
bare-metal.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006908  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004b4  08006a98  08006a98  00016a98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006f4c  08006f4c  00020324  2**0
                  CONTENTS
  4 .ARM          00000000  08006f4c  08006f4c  00020324  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006f4c  08006f4c  00020324  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006f4c  08006f4c  00016f4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006f50  08006f50  00016f50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000324  20000000  08006f54  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001c8  20000324  08007278  00020324  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004ec  08007278  000204ec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020324  2**0
                  CONTENTS, READONLY
 12 .debug_info   000154d5  00000000  00000000  00020354  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000028d9  00000000  00000000  00035829  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f38  00000000  00000000  00038108  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e40  00000000  00000000  00039040  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e1f6  00000000  00000000  00039e80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000135a6  00000000  00000000  00058076  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000aeb82  00000000  00000000  0006b61c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0011a19e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000048a4  00000000  00000000  0011a1f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000324 	.word	0x20000324
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006a80 	.word	0x08006a80

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000328 	.word	0x20000328
 80001cc:	08006a80 	.word	0x08006a80

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <LED>:
  int paramValues[COMMAND_PARAMS];
  void (*cmdFunction)(char*, int*); // the command support function...
};
///////////////////////////////////////////////////
// Define cmd-line Command support functions below.
void LED(char* paramStr, int* paramValues) {
 80002a0:	b590      	push	{r4, r7, lr}
 80002a2:	b083      	sub	sp, #12
 80002a4:	af00      	add	r7, sp, #0
 80002a6:	6078      	str	r0, [r7, #4]
 80002a8:	6039      	str	r1, [r7, #0]
	if (strncmp(paramStr, "ON", 2) == 0) {
 80002aa:	2202      	movs	r2, #2
 80002ac:	4939      	ldr	r1, [pc, #228]	; (8000394 <LED+0xf4>)
 80002ae:	6878      	ldr	r0, [r7, #4]
 80002b0:	f005 feb7 	bl	8006022 <strncmp>
 80002b4:	4603      	mov	r3, r0
 80002b6:	2b00      	cmp	r3, #0
 80002b8:	d111      	bne.n	80002de <LED+0x3e>
		printf("\r\nLED ON");
 80002ba:	4837      	ldr	r0, [pc, #220]	; (8000398 <LED+0xf8>)
 80002bc:	f005 fd0a 	bl	8005cd4 <iprintf>
		paramValues[0] = 1;
 80002c0:	683b      	ldr	r3, [r7, #0]
 80002c2:	2201      	movs	r2, #1
 80002c4:	601a      	str	r2, [r3, #0]
		paramValues[1] = 0;
 80002c6:	683b      	ldr	r3, [r7, #0]
 80002c8:	3304      	adds	r3, #4
 80002ca:	2200      	movs	r2, #0
 80002cc:	601a      	str	r2, [r3, #0]
		paramValues[2] = 0;
 80002ce:	683b      	ldr	r3, [r7, #0]
 80002d0:	3308      	adds	r3, #8
 80002d2:	2200      	movs	r2, #0
 80002d4:	601a      	str	r2, [r3, #0]
      led2 = ON;
 80002d6:	4b31      	ldr	r3, [pc, #196]	; (800039c <LED+0xfc>)
 80002d8:	2201      	movs	r2, #1
 80002da:	701a      	strb	r2, [r3, #0]
		printf("\r\nLED BLINK %d", msValue);
   }
	else {
		printf("\r\nUNKNOWN LED COMMAND");
	}
}
 80002dc:	e055      	b.n	800038a <LED+0xea>
	else if (strncmp(paramStr, "OFF", 3) == 0) {
 80002de:	2203      	movs	r2, #3
 80002e0:	492f      	ldr	r1, [pc, #188]	; (80003a0 <LED+0x100>)
 80002e2:	6878      	ldr	r0, [r7, #4]
 80002e4:	f005 fe9d 	bl	8006022 <strncmp>
 80002e8:	4603      	mov	r3, r0
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d111      	bne.n	8000312 <LED+0x72>
		printf("\r\nLED OFF");
 80002ee:	482d      	ldr	r0, [pc, #180]	; (80003a4 <LED+0x104>)
 80002f0:	f005 fcf0 	bl	8005cd4 <iprintf>
		paramValues[0] = 0;
 80002f4:	683b      	ldr	r3, [r7, #0]
 80002f6:	2200      	movs	r2, #0
 80002f8:	601a      	str	r2, [r3, #0]
		paramValues[1] = 1;
 80002fa:	683b      	ldr	r3, [r7, #0]
 80002fc:	3304      	adds	r3, #4
 80002fe:	2201      	movs	r2, #1
 8000300:	601a      	str	r2, [r3, #0]
		paramValues[2] = 0;
 8000302:	683b      	ldr	r3, [r7, #0]
 8000304:	3308      	adds	r3, #8
 8000306:	2200      	movs	r2, #0
 8000308:	601a      	str	r2, [r3, #0]
      led2 = OFF;
 800030a:	4b24      	ldr	r3, [pc, #144]	; (800039c <LED+0xfc>)
 800030c:	2200      	movs	r2, #0
 800030e:	701a      	strb	r2, [r3, #0]
}
 8000310:	e03b      	b.n	800038a <LED+0xea>
	else if (strncmp(paramStr, "BLINK", 5) == 0) {
 8000312:	2205      	movs	r2, #5
 8000314:	4924      	ldr	r1, [pc, #144]	; (80003a8 <LED+0x108>)
 8000316:	6878      	ldr	r0, [r7, #4]
 8000318:	f005 fe83 	bl	8006022 <strncmp>
 800031c:	4603      	mov	r3, r0
 800031e:	2b00      	cmp	r3, #0
 8000320:	d130      	bne.n	8000384 <LED+0xe4>
		if (strncmp(&paramStr[6], "0", 3) != 0) {
 8000322:	687b      	ldr	r3, [r7, #4]
 8000324:	3306      	adds	r3, #6
 8000326:	4921      	ldr	r1, [pc, #132]	; (80003ac <LED+0x10c>)
 8000328:	4618      	mov	r0, r3
 800032a:	f7ff ff51 	bl	80001d0 <strcmp>
 800032e:	4603      	mov	r3, r0
 8000330:	2b00      	cmp	r3, #0
 8000332:	d01c      	beq.n	800036e <LED+0xce>
		   paramValues[2] = atoi(&paramStr[6]);
 8000334:	687b      	ldr	r3, [r7, #4]
 8000336:	1d9a      	adds	r2, r3, #6
 8000338:	683b      	ldr	r3, [r7, #0]
 800033a:	f103 0408 	add.w	r4, r3, #8
 800033e:	4610      	mov	r0, r2
 8000340:	f005 fa1a 	bl	8005778 <atoi>
 8000344:	4603      	mov	r3, r0
 8000346:	6023      	str	r3, [r4, #0]
		   msValue = atoi(&paramStr[6]);
 8000348:	687b      	ldr	r3, [r7, #4]
 800034a:	3306      	adds	r3, #6
 800034c:	4618      	mov	r0, r3
 800034e:	f005 fa13 	bl	8005778 <atoi>
 8000352:	4603      	mov	r3, r0
 8000354:	4a16      	ldr	r2, [pc, #88]	; (80003b0 <LED+0x110>)
 8000356:	6013      	str	r3, [r2, #0]
         paramValues[0] = 0;
 8000358:	683b      	ldr	r3, [r7, #0]
 800035a:	2200      	movs	r2, #0
 800035c:	601a      	str	r2, [r3, #0]
         paramValues[1] = 0;
 800035e:	683b      	ldr	r3, [r7, #0]
 8000360:	3304      	adds	r3, #4
 8000362:	2200      	movs	r2, #0
 8000364:	601a      	str	r2, [r3, #0]
         led2 = BLINKING;
 8000366:	4b0d      	ldr	r3, [pc, #52]	; (800039c <LED+0xfc>)
 8000368:	2202      	movs	r2, #2
 800036a:	701a      	strb	r2, [r3, #0]
 800036c:	e003      	b.n	8000376 <LED+0xd6>
			paramValues[2] = 0;
 800036e:	683b      	ldr	r3, [r7, #0]
 8000370:	3308      	adds	r3, #8
 8000372:	2200      	movs	r2, #0
 8000374:	601a      	str	r2, [r3, #0]
		printf("\r\nLED BLINK %d", msValue);
 8000376:	4b0e      	ldr	r3, [pc, #56]	; (80003b0 <LED+0x110>)
 8000378:	681b      	ldr	r3, [r3, #0]
 800037a:	4619      	mov	r1, r3
 800037c:	480d      	ldr	r0, [pc, #52]	; (80003b4 <LED+0x114>)
 800037e:	f005 fca9 	bl	8005cd4 <iprintf>
}
 8000382:	e002      	b.n	800038a <LED+0xea>
		printf("\r\nUNKNOWN LED COMMAND");
 8000384:	480c      	ldr	r0, [pc, #48]	; (80003b8 <LED+0x118>)
 8000386:	f005 fca5 	bl	8005cd4 <iprintf>
}
 800038a:	bf00      	nop
 800038c:	370c      	adds	r7, #12
 800038e:	46bd      	mov	sp, r7
 8000390:	bd90      	pop	{r4, r7, pc}
 8000392:	bf00      	nop
 8000394:	08006a98 	.word	0x08006a98
 8000398:	08006a9c 	.word	0x08006a9c
 800039c:	20000350 	.word	0x20000350
 80003a0:	08006aa8 	.word	0x08006aa8
 80003a4:	08006aac 	.word	0x08006aac
 80003a8:	08006ab8 	.word	0x08006ab8
 80003ac:	08006ac0 	.word	0x08006ac0
 80003b0:	20000344 	.word	0x20000344
 80003b4:	08006ac4 	.word	0x08006ac4
 80003b8:	08006ad4 	.word	0x08006ad4

080003bc <ADC>:

void ADC(char* paramStr, int* paramValues){
 80003bc:	b580      	push	{r7, lr}
 80003be:	b082      	sub	sp, #8
 80003c0:	af00      	add	r7, sp, #0
 80003c2:	6078      	str	r0, [r7, #4]
 80003c4:	6039      	str	r1, [r7, #0]
   if (strncmp(paramStr, "RO", 2) == 0) {
 80003c6:	2202      	movs	r2, #2
 80003c8:	491c      	ldr	r1, [pc, #112]	; (800043c <ADC+0x80>)
 80003ca:	6878      	ldr	r0, [r7, #4]
 80003cc:	f005 fe29 	bl	8006022 <strncmp>
 80003d0:	4603      	mov	r3, r0
 80003d2:	2b00      	cmp	r3, #0
 80003d4:	d11b      	bne.n	800040e <ADC+0x52>
      printf("\r\nADC READ ONCE");
 80003d6:	481a      	ldr	r0, [pc, #104]	; (8000440 <ADC+0x84>)
 80003d8:	f005 fc7c 	bl	8005cd4 <iprintf>
      // Start ADC Conversion
      HAL_ADC_Start(&hadc1);
 80003dc:	4819      	ldr	r0, [pc, #100]	; (8000444 <ADC+0x88>)
 80003de:	f001 f805 	bl	80013ec <HAL_ADC_Start>
      HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 80003e2:	2100      	movs	r1, #0
 80003e4:	4817      	ldr	r0, [pc, #92]	; (8000444 <ADC+0x88>)
 80003e6:	f001 f93a 	bl	800165e <HAL_ADCEx_Calibration_Start>

      // Poll ADC1 Peripheral & TimeOut = 1mSec
      HAL_ADC_PollForConversion(&hadc1, 1);
 80003ea:	2101      	movs	r1, #1
 80003ec:	4815      	ldr	r0, [pc, #84]	; (8000444 <ADC+0x88>)
 80003ee:	f001 f86b 	bl	80014c8 <HAL_ADC_PollForConversion>
      // Read The ADC Conversion Result - using 3300 + 400 offset to
      // calculate the analog value
      printf("\r\nAA Battery voltage: %ld mV", 3700*HAL_ADC_GetValue(&hadc1)/4096);
 80003f2:	4814      	ldr	r0, [pc, #80]	; (8000444 <ADC+0x88>)
 80003f4:	f001 f926 	bl	8001644 <HAL_ADC_GetValue>
 80003f8:	4603      	mov	r3, r0
 80003fa:	f640 6274 	movw	r2, #3700	; 0xe74
 80003fe:	fb02 f303 	mul.w	r3, r2, r3
 8000402:	0b1b      	lsrs	r3, r3, #12
 8000404:	4619      	mov	r1, r3
 8000406:	4810      	ldr	r0, [pc, #64]	; (8000448 <ADC+0x8c>)
 8000408:	f005 fc64 	bl	8005cd4 <iprintf>
            "AVRAGE (not implemented)\r\nPOLL (not implemented)\r\nHELP = this printout.");
   }
   else {
      printf("\r\nUNKNOWN ADC COMMAND");
   }
}
 800040c:	e011      	b.n	8000432 <ADC+0x76>
   else if (strncmp(paramStr, "HELP", 2) == 0){
 800040e:	2202      	movs	r2, #2
 8000410:	490e      	ldr	r1, [pc, #56]	; (800044c <ADC+0x90>)
 8000412:	6878      	ldr	r0, [r7, #4]
 8000414:	f005 fe05 	bl	8006022 <strncmp>
 8000418:	4603      	mov	r3, r0
 800041a:	2b00      	cmp	r3, #0
 800041c:	d106      	bne.n	800042c <ADC+0x70>
      printf("\r\nThe ADC command takes the following parameters\r\n");
 800041e:	480c      	ldr	r0, [pc, #48]	; (8000450 <ADC+0x94>)
 8000420:	f005 fcde 	bl	8005de0 <puts>
      printf("RO = Read Once\r\n" \
 8000424:	480b      	ldr	r0, [pc, #44]	; (8000454 <ADC+0x98>)
 8000426:	f005 fc55 	bl	8005cd4 <iprintf>
}
 800042a:	e002      	b.n	8000432 <ADC+0x76>
      printf("\r\nUNKNOWN ADC COMMAND");
 800042c:	480a      	ldr	r0, [pc, #40]	; (8000458 <ADC+0x9c>)
 800042e:	f005 fc51 	bl	8005cd4 <iprintf>
}
 8000432:	bf00      	nop
 8000434:	3708      	adds	r7, #8
 8000436:	46bd      	mov	sp, r7
 8000438:	bd80      	pop	{r7, pc}
 800043a:	bf00      	nop
 800043c:	08006aec 	.word	0x08006aec
 8000440:	08006af0 	.word	0x08006af0
 8000444:	20000360 	.word	0x20000360
 8000448:	08006b00 	.word	0x08006b00
 800044c:	08006b20 	.word	0x08006b20
 8000450:	08006b28 	.word	0x08006b28
 8000454:	08006b5c 	.word	0x08006b5c
 8000458:	08006bb4 	.word	0x08006bb4

0800045c <TIM>:

void TIM(char* paramStr, int* paramValues) {
 800045c:	b580      	push	{r7, lr}
 800045e:	b082      	sub	sp, #8
 8000460:	af00      	add	r7, sp, #0
 8000462:	6078      	str	r0, [r7, #4]
 8000464:	6039      	str	r1, [r7, #0]
   if (strncmp(paramStr, "OS", 2) == 0) {      
 8000466:	2202      	movs	r2, #2
 8000468:	493b      	ldr	r1, [pc, #236]	; (8000558 <TIM+0xfc>)
 800046a:	6878      	ldr	r0, [r7, #4]
 800046c:	f005 fdd9 	bl	8006022 <strncmp>
 8000470:	4603      	mov	r3, r0
 8000472:	2b00      	cmp	r3, #0
 8000474:	d11b      	bne.n	80004ae <TIM+0x52>
      __HAL_TIM_SET_AUTORELOAD(&htim2, atoi(&paramStr[3]));
 8000476:	687b      	ldr	r3, [r7, #4]
 8000478:	3303      	adds	r3, #3
 800047a:	4618      	mov	r0, r3
 800047c:	f005 f97c 	bl	8005778 <atoi>
 8000480:	4602      	mov	r2, r0
 8000482:	4b36      	ldr	r3, [pc, #216]	; (800055c <TIM+0x100>)
 8000484:	681b      	ldr	r3, [r3, #0]
 8000486:	62da      	str	r2, [r3, #44]	; 0x2c
 8000488:	687b      	ldr	r3, [r7, #4]
 800048a:	3303      	adds	r3, #3
 800048c:	4618      	mov	r0, r3
 800048e:	f005 f973 	bl	8005778 <atoi>
 8000492:	4603      	mov	r3, r0
 8000494:	461a      	mov	r2, r3
 8000496:	4b31      	ldr	r3, [pc, #196]	; (800055c <TIM+0x100>)
 8000498:	60da      	str	r2, [r3, #12]
      printf("\r\nOne Shot timer with period: %d", (int)htim2.Init.Period);
 800049a:	4b30      	ldr	r3, [pc, #192]	; (800055c <TIM+0x100>)
 800049c:	68db      	ldr	r3, [r3, #12]
 800049e:	4619      	mov	r1, r3
 80004a0:	482f      	ldr	r0, [pc, #188]	; (8000560 <TIM+0x104>)
 80004a2:	f005 fc17 	bl	8005cd4 <iprintf>
      // The timer2 struct is updated accordingly to the __HAL_TIM_SET_AUTORELOAD() function.
      
      HAL_TIM_Base_Start_IT(&htim2);
 80004a6:	482d      	ldr	r0, [pc, #180]	; (800055c <TIM+0x100>)
 80004a8:	f003 fb20 	bl	8003aec <HAL_TIM_Base_Start_IT>
      printf("\r\nSome help text for the Timer CountDown (TCD) command-set here...");
   }
   else {
      printf("\r\nUNKNOWN TCD COMMAND");
   }
}
 80004ac:	e04f      	b.n	800054e <TIM+0xf2>
   else if (strncmp(paramStr, "PERIOD", 6) == 0) {
 80004ae:	2206      	movs	r2, #6
 80004b0:	492c      	ldr	r1, [pc, #176]	; (8000564 <TIM+0x108>)
 80004b2:	6878      	ldr	r0, [r7, #4]
 80004b4:	f005 fdb5 	bl	8006022 <strncmp>
 80004b8:	4603      	mov	r3, r0
 80004ba:	2b00      	cmp	r3, #0
 80004bc:	d118      	bne.n	80004f0 <TIM+0x94>
      __HAL_TIM_SET_AUTORELOAD(&htim2, atoi(&paramStr[7]));
 80004be:	687b      	ldr	r3, [r7, #4]
 80004c0:	3307      	adds	r3, #7
 80004c2:	4618      	mov	r0, r3
 80004c4:	f005 f958 	bl	8005778 <atoi>
 80004c8:	4602      	mov	r2, r0
 80004ca:	4b24      	ldr	r3, [pc, #144]	; (800055c <TIM+0x100>)
 80004cc:	681b      	ldr	r3, [r3, #0]
 80004ce:	62da      	str	r2, [r3, #44]	; 0x2c
 80004d0:	687b      	ldr	r3, [r7, #4]
 80004d2:	3307      	adds	r3, #7
 80004d4:	4618      	mov	r0, r3
 80004d6:	f005 f94f 	bl	8005778 <atoi>
 80004da:	4603      	mov	r3, r0
 80004dc:	461a      	mov	r2, r3
 80004de:	4b1f      	ldr	r3, [pc, #124]	; (800055c <TIM+0x100>)
 80004e0:	60da      	str	r2, [r3, #12]
      printf("\r\nAuto-reload period: %d", (int)htim2.Init.Period);
 80004e2:	4b1e      	ldr	r3, [pc, #120]	; (800055c <TIM+0x100>)
 80004e4:	68db      	ldr	r3, [r3, #12]
 80004e6:	4619      	mov	r1, r3
 80004e8:	481f      	ldr	r0, [pc, #124]	; (8000568 <TIM+0x10c>)
 80004ea:	f005 fbf3 	bl	8005cd4 <iprintf>
}
 80004ee:	e02e      	b.n	800054e <TIM+0xf2>
   else if (strncmp(paramStr, "REPEAT", 6) == 0) {
 80004f0:	2206      	movs	r2, #6
 80004f2:	491e      	ldr	r1, [pc, #120]	; (800056c <TIM+0x110>)
 80004f4:	6878      	ldr	r0, [r7, #4]
 80004f6:	f005 fd94 	bl	8006022 <strncmp>
 80004fa:	4603      	mov	r3, r0
 80004fc:	2b00      	cmp	r3, #0
 80004fe:	d117      	bne.n	8000530 <TIM+0xd4>
      timRepeat = atoi(&paramStr[7]);
 8000500:	687b      	ldr	r3, [r7, #4]
 8000502:	3307      	adds	r3, #7
 8000504:	4618      	mov	r0, r3
 8000506:	f005 f937 	bl	8005778 <atoi>
 800050a:	4603      	mov	r3, r0
 800050c:	4a18      	ldr	r2, [pc, #96]	; (8000570 <TIM+0x114>)
 800050e:	6013      	str	r3, [r2, #0]
      timRepeatCount = 0;
 8000510:	4b18      	ldr	r3, [pc, #96]	; (8000574 <TIM+0x118>)
 8000512:	2200      	movs	r2, #0
 8000514:	601a      	str	r2, [r3, #0]
      HAL_TIM_Base_Start_IT(&htim2);
 8000516:	4811      	ldr	r0, [pc, #68]	; (800055c <TIM+0x100>)
 8000518:	f003 fae8 	bl	8003aec <HAL_TIM_Base_Start_IT>
      timMode = REPEAT;
 800051c:	4b16      	ldr	r3, [pc, #88]	; (8000578 <TIM+0x11c>)
 800051e:	2201      	movs	r2, #1
 8000520:	701a      	strb	r2, [r3, #0]
      printf("\r\nAuto-reload repeat % times", timRepeat);
 8000522:	4b13      	ldr	r3, [pc, #76]	; (8000570 <TIM+0x114>)
 8000524:	681b      	ldr	r3, [r3, #0]
 8000526:	4619      	mov	r1, r3
 8000528:	4814      	ldr	r0, [pc, #80]	; (800057c <TIM+0x120>)
 800052a:	f005 fbd3 	bl	8005cd4 <iprintf>
}
 800052e:	e00e      	b.n	800054e <TIM+0xf2>
   else if (strncmp(paramStr, "HELP", 2) == 0){
 8000530:	2202      	movs	r2, #2
 8000532:	4913      	ldr	r1, [pc, #76]	; (8000580 <TIM+0x124>)
 8000534:	6878      	ldr	r0, [r7, #4]
 8000536:	f005 fd74 	bl	8006022 <strncmp>
 800053a:	4603      	mov	r3, r0
 800053c:	2b00      	cmp	r3, #0
 800053e:	d103      	bne.n	8000548 <TIM+0xec>
      printf("\r\nSome help text for the Timer CountDown (TCD) command-set here...");
 8000540:	4810      	ldr	r0, [pc, #64]	; (8000584 <TIM+0x128>)
 8000542:	f005 fbc7 	bl	8005cd4 <iprintf>
}
 8000546:	e002      	b.n	800054e <TIM+0xf2>
      printf("\r\nUNKNOWN TCD COMMAND");
 8000548:	480f      	ldr	r0, [pc, #60]	; (8000588 <TIM+0x12c>)
 800054a:	f005 fbc3 	bl	8005cd4 <iprintf>
}
 800054e:	bf00      	nop
 8000550:	3708      	adds	r7, #8
 8000552:	46bd      	mov	sp, r7
 8000554:	bd80      	pop	{r7, pc}
 8000556:	bf00      	nop
 8000558:	08006bcc 	.word	0x08006bcc
 800055c:	2000048c 	.word	0x2000048c
 8000560:	08006bd0 	.word	0x08006bd0
 8000564:	08006bf4 	.word	0x08006bf4
 8000568:	08006bfc 	.word	0x08006bfc
 800056c:	08006c18 	.word	0x08006c18
 8000570:	20000000 	.word	0x20000000
 8000574:	20000340 	.word	0x20000340
 8000578:	20000351 	.word	0x20000351
 800057c:	08006c20 	.word	0x08006c20
 8000580:	08006b20 	.word	0x08006b20
 8000584:	08006c40 	.word	0x08006c40
 8000588:	08006c84 	.word	0x08006c84

0800058c <SYS>:

void SYS(char* paramStr, int* paramValues){
 800058c:	b580      	push	{r7, lr}
 800058e:	b082      	sub	sp, #8
 8000590:	af00      	add	r7, sp, #0
 8000592:	6078      	str	r0, [r7, #4]
 8000594:	6039      	str	r1, [r7, #0]
   if (strncmp(paramStr, "BN", 2) == 0) {
 8000596:	2202      	movs	r2, #2
 8000598:	4914      	ldr	r1, [pc, #80]	; (80005ec <SYS+0x60>)
 800059a:	6878      	ldr	r0, [r7, #4]
 800059c:	f005 fd41 	bl	8006022 <strncmp>
 80005a0:	4603      	mov	r3, r0
 80005a2:	2b00      	cmp	r3, #0
 80005a4:	d104      	bne.n	80005b0 <SYS+0x24>
      printf("\r\nBuild no.:%d", BUILD);
 80005a6:	2168      	movs	r1, #104	; 0x68
 80005a8:	4811      	ldr	r0, [pc, #68]	; (80005f0 <SYS+0x64>)
 80005aa:	f005 fb93 	bl	8005cd4 <iprintf>
   }
   else if (strncmp(paramStr, "VER", 2) == 0) {
      printf("\r\nVersion:%d.%d", MAJOR_VERSION, MINOR_VERSION);
   }

}
 80005ae:	e019      	b.n	80005e4 <SYS+0x58>
   else if (strncmp(paramStr, "BD", 2) == 0) {
 80005b0:	2202      	movs	r2, #2
 80005b2:	4910      	ldr	r1, [pc, #64]	; (80005f4 <SYS+0x68>)
 80005b4:	6878      	ldr	r0, [r7, #4]
 80005b6:	f005 fd34 	bl	8006022 <strncmp>
 80005ba:	4603      	mov	r3, r0
 80005bc:	2b00      	cmp	r3, #0
 80005be:	d104      	bne.n	80005ca <SYS+0x3e>
      printf("\r\nBuild date: %s", BUILD_DATE_AND_TIME);
 80005c0:	490d      	ldr	r1, [pc, #52]	; (80005f8 <SYS+0x6c>)
 80005c2:	480e      	ldr	r0, [pc, #56]	; (80005fc <SYS+0x70>)
 80005c4:	f005 fb86 	bl	8005cd4 <iprintf>
}
 80005c8:	e00c      	b.n	80005e4 <SYS+0x58>
   else if (strncmp(paramStr, "VER", 2) == 0) {
 80005ca:	2202      	movs	r2, #2
 80005cc:	490c      	ldr	r1, [pc, #48]	; (8000600 <SYS+0x74>)
 80005ce:	6878      	ldr	r0, [r7, #4]
 80005d0:	f005 fd27 	bl	8006022 <strncmp>
 80005d4:	4603      	mov	r3, r0
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	d104      	bne.n	80005e4 <SYS+0x58>
      printf("\r\nVersion:%d.%d", MAJOR_VERSION, MINOR_VERSION);
 80005da:	2200      	movs	r2, #0
 80005dc:	2100      	movs	r1, #0
 80005de:	4809      	ldr	r0, [pc, #36]	; (8000604 <SYS+0x78>)
 80005e0:	f005 fb78 	bl	8005cd4 <iprintf>
}
 80005e4:	bf00      	nop
 80005e6:	3708      	adds	r7, #8
 80005e8:	46bd      	mov	sp, r7
 80005ea:	bd80      	pop	{r7, pc}
 80005ec:	08006c9c 	.word	0x08006c9c
 80005f0:	08006ca0 	.word	0x08006ca0
 80005f4:	08006cb0 	.word	0x08006cb0
 80005f8:	08006cb4 	.word	0x08006cb4
 80005fc:	08006cd0 	.word	0x08006cd0
 8000600:	08006ce4 	.word	0x08006ce4
 8000604:	08006ce8 	.word	0x08006ce8

08000608 <promt>:
  {"ADC", 4, 7, {"RO", "AVRAGE", "POLL", "HELP"}, {0, 10, 500, 0}, &ADC},
  {"TCD", 4, 7, {"OS", "PERIOD", "REPEAT", "HELP"}, {0, 10, 500, 0}, &TIM},
  {"SYS", 3, 4, {"BN", "BD", "VER"}, {0, 0, 0}, &SYS}
};

void promt() {
 8000608:	b580      	push	{r7, lr}
 800060a:	af00      	add	r7, sp, #0
   printf("\r\nNUCLEO> ");
 800060c:	4805      	ldr	r0, [pc, #20]	; (8000624 <promt+0x1c>)
 800060e:	f005 fb61 	bl	8005cd4 <iprintf>
   fflush(stdout);
 8000612:	4b05      	ldr	r3, [pc, #20]	; (8000628 <promt+0x20>)
 8000614:	681b      	ldr	r3, [r3, #0]
 8000616:	689b      	ldr	r3, [r3, #8]
 8000618:	4618      	mov	r0, r3
 800061a:	f005 f979 	bl	8005910 <fflush>
}
 800061e:	bf00      	nop
 8000620:	bd80      	pop	{r7, pc}
 8000622:	bf00      	nop
 8000624:	08006cf8 	.word	0x08006cf8
 8000628:	200002c0 	.word	0x200002c0

0800062c <executeCmd>:

uint8_t executeCmd(char *termInput, int cmdLength) {
 800062c:	b590      	push	{r4, r7, lr}
 800062e:	b085      	sub	sp, #20
 8000630:	af00      	add	r7, sp, #0
 8000632:	6078      	str	r0, [r7, #4]
 8000634:	6039      	str	r1, [r7, #0]
   int i = 0;
 8000636:	2300      	movs	r3, #0
 8000638:	60fb      	str	r3, [r7, #12]
   size_t numberOfCommands = sizeof(mcuCmds) / sizeof(mcuCmds[0]);
 800063a:	2304      	movs	r3, #4
 800063c:	60bb      	str	r3, [r7, #8]

   // Check if the entered command is part of the command-list for this application.
   for (; i < numberOfCommands; i++) {
 800063e:	e03d      	b.n	80006bc <executeCmd+0x90>
 	  if (strncmp(mcuCmds[i].name, termInput, strlen(mcuCmds[i].name)) == 0) {
 8000640:	68fb      	ldr	r3, [r7, #12]
 8000642:	22ac      	movs	r2, #172	; 0xac
 8000644:	fb02 f303 	mul.w	r3, r2, r3
 8000648:	4a27      	ldr	r2, [pc, #156]	; (80006e8 <executeCmd+0xbc>)
 800064a:	189c      	adds	r4, r3, r2
 800064c:	68fb      	ldr	r3, [r7, #12]
 800064e:	22ac      	movs	r2, #172	; 0xac
 8000650:	fb02 f303 	mul.w	r3, r2, r3
 8000654:	4a24      	ldr	r2, [pc, #144]	; (80006e8 <executeCmd+0xbc>)
 8000656:	4413      	add	r3, r2
 8000658:	4618      	mov	r0, r3
 800065a:	f7ff fdc3 	bl	80001e4 <strlen>
 800065e:	4603      	mov	r3, r0
 8000660:	461a      	mov	r2, r3
 8000662:	6879      	ldr	r1, [r7, #4]
 8000664:	4620      	mov	r0, r4
 8000666:	f005 fcdc 	bl	8006022 <strncmp>
 800066a:	4603      	mov	r3, r0
 800066c:	2b00      	cmp	r3, #0
 800066e:	d122      	bne.n	80006b6 <executeCmd+0x8a>
 		 mcuCmds[i].cmdFunction((char*)&termInput[strlen(mcuCmds[i].name)+1], (int*) &mcuCmds[i].paramValues);
 8000670:	4a1d      	ldr	r2, [pc, #116]	; (80006e8 <executeCmd+0xbc>)
 8000672:	68fb      	ldr	r3, [r7, #12]
 8000674:	21ac      	movs	r1, #172	; 0xac
 8000676:	fb01 f303 	mul.w	r3, r1, r3
 800067a:	4413      	add	r3, r2
 800067c:	33a8      	adds	r3, #168	; 0xa8
 800067e:	681c      	ldr	r4, [r3, #0]
 8000680:	68fb      	ldr	r3, [r7, #12]
 8000682:	22ac      	movs	r2, #172	; 0xac
 8000684:	fb02 f303 	mul.w	r3, r2, r3
 8000688:	4a17      	ldr	r2, [pc, #92]	; (80006e8 <executeCmd+0xbc>)
 800068a:	4413      	add	r3, r2
 800068c:	4618      	mov	r0, r3
 800068e:	f7ff fda9 	bl	80001e4 <strlen>
 8000692:	4603      	mov	r3, r0
 8000694:	3301      	adds	r3, #1
 8000696:	687a      	ldr	r2, [r7, #4]
 8000698:	441a      	add	r2, r3
 800069a:	68fb      	ldr	r3, [r7, #12]
 800069c:	21ac      	movs	r1, #172	; 0xac
 800069e:	fb01 f303 	mul.w	r3, r1, r3
 80006a2:	3380      	adds	r3, #128	; 0x80
 80006a4:	4910      	ldr	r1, [pc, #64]	; (80006e8 <executeCmd+0xbc>)
 80006a6:	440b      	add	r3, r1
 80006a8:	4619      	mov	r1, r3
 80006aa:	4610      	mov	r0, r2
 80006ac:	47a0      	blx	r4
       /*** for test only...
 		 printf("\r\nparamValues[0]: %d, paramValues[1]: %d, paramValues[2]: %d",
               mcuCmds[i].paramValues[0],mcuCmds[i].paramValues[1],mcuCmds[i].paramValues[2]);
               ***/
 		 promt();
 80006ae:	f7ff ffab 	bl	8000608 <promt>
     	 return 0;
 80006b2:	2300      	movs	r3, #0
 80006b4:	e014      	b.n	80006e0 <executeCmd+0xb4>
   for (; i < numberOfCommands; i++) {
 80006b6:	68fb      	ldr	r3, [r7, #12]
 80006b8:	3301      	adds	r3, #1
 80006ba:	60fb      	str	r3, [r7, #12]
 80006bc:	68fb      	ldr	r3, [r7, #12]
 80006be:	68ba      	ldr	r2, [r7, #8]
 80006c0:	429a      	cmp	r2, r3
 80006c2:	d8bd      	bhi.n	8000640 <executeCmd+0x14>
      }
   }

   // Execute the command if part of the command-list.
   if (i >= numberOfCommands) {
 80006c4:	68fb      	ldr	r3, [r7, #12]
 80006c6:	68ba      	ldr	r2, [r7, #8]
 80006c8:	429a      	cmp	r2, r3
 80006ca:	d808      	bhi.n	80006de <executeCmd+0xb2>
      printf("\r\nThe command: %s[%d], is not recognized", termInput, numberOfCommands);
 80006cc:	68ba      	ldr	r2, [r7, #8]
 80006ce:	6879      	ldr	r1, [r7, #4]
 80006d0:	4806      	ldr	r0, [pc, #24]	; (80006ec <executeCmd+0xc0>)
 80006d2:	f005 faff 	bl	8005cd4 <iprintf>
      promt();
 80006d6:	f7ff ff97 	bl	8000608 <promt>
      return -1;
 80006da:	23ff      	movs	r3, #255	; 0xff
 80006dc:	e000      	b.n	80006e0 <executeCmd+0xb4>
   }
   else {
	  return -2;
 80006de:	23fe      	movs	r3, #254	; 0xfe
   }
}
 80006e0:	4618      	mov	r0, r3
 80006e2:	3714      	adds	r7, #20
 80006e4:	46bd      	mov	sp, r7
 80006e6:	bd90      	pop	{r4, r7, pc}
 80006e8:	20000004 	.word	0x20000004
 80006ec:	08006d04 	.word	0x08006d04

080006f0 <_write>:
static void MX_USART1_UART_Init(void);
static void MX_ADC1_Init(void);
static void MX_TIM2_Init(void);
/* USER CODE BEGIN PFP */

int _write(int fd, char *ptr, int len) {
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b084      	sub	sp, #16
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	60f8      	str	r0, [r7, #12]
 80006f8:	60b9      	str	r1, [r7, #8]
 80006fa:	607a      	str	r2, [r7, #4]
	//HAL_UART_Transmit(&huart1, (uint8_t *) ptr, len, HAL_MAX_DELAY);
	HAL_UART_Transmit(&huart1, (uint8_t*) ptr, len, 1000);
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	b29a      	uxth	r2, r3
 8000700:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000704:	68b9      	ldr	r1, [r7, #8]
 8000706:	4804      	ldr	r0, [pc, #16]	; (8000718 <_write+0x28>)
 8000708:	f003 fe5e 	bl	80043c8 <HAL_UART_Transmit>
	return len;
 800070c:	687b      	ldr	r3, [r7, #4]
}
 800070e:	4618      	mov	r0, r3
 8000710:	3710      	adds	r7, #16
 8000712:	46bd      	mov	sp, r7
 8000714:	bd80      	pop	{r7, pc}
 8000716:	bf00      	nop
 8000718:	200003b0 	.word	0x200003b0

0800071c <HAL_UART_RxCpltCallback>:
char termInputBuffer[80];
int bytesReceived = 0;
uint8_t led2 = OFF;
uint8_t timMode = ONE_SHOT;

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 800071c:	b580      	push	{r7, lr}
 800071e:	b082      	sub	sp, #8
 8000720:	af00      	add	r7, sp, #0
 8000722:	6078      	str	r0, [r7, #4]
	//uint8_t UARTnewLine = 10;
	if (UART1_rxBuffer == 13) {
 8000724:	4b21      	ldr	r3, [pc, #132]	; (80007ac <HAL_UART_RxCpltCallback+0x90>)
 8000726:	781b      	ldrb	r3, [r3, #0]
 8000728:	2b0d      	cmp	r3, #13
 800072a:	d126      	bne.n	800077a <HAL_UART_RxCpltCallback+0x5e>
		//HAL_UART_Transmit(&huart1, &UARTnewLine, 1, 100);
		if (bytesReceived > 0) {
 800072c:	4b20      	ldr	r3, [pc, #128]	; (80007b0 <HAL_UART_RxCpltCallback+0x94>)
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	2b00      	cmp	r3, #0
 8000732:	dd1a      	ble.n	800076a <HAL_UART_RxCpltCallback+0x4e>
			HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8000734:	2201      	movs	r2, #1
 8000736:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800073a:	481e      	ldr	r0, [pc, #120]	; (80007b4 <HAL_UART_RxCpltCallback+0x98>)
 800073c:	f001 fe7c 	bl	8002438 <HAL_GPIO_WritePin>

			executeCmd(&termInputBuffer[0], bytesReceived);
 8000740:	4b1b      	ldr	r3, [pc, #108]	; (80007b0 <HAL_UART_RxCpltCallback+0x94>)
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	4619      	mov	r1, r3
 8000746:	481c      	ldr	r0, [pc, #112]	; (80007b8 <HAL_UART_RxCpltCallback+0x9c>)
 8000748:	f7ff ff70 	bl	800062c <executeCmd>
			bytesReceived = 0;
 800074c:	4b18      	ldr	r3, [pc, #96]	; (80007b0 <HAL_UART_RxCpltCallback+0x94>)
 800074e:	2200      	movs	r2, #0
 8000750:	601a      	str	r2, [r3, #0]
			memset(termInputBuffer, 0, 80);
 8000752:	2250      	movs	r2, #80	; 0x50
 8000754:	2100      	movs	r1, #0
 8000756:	4818      	ldr	r0, [pc, #96]	; (80007b8 <HAL_UART_RxCpltCallback+0x9c>)
 8000758:	f005 fa09 	bl	8005b6e <memset>
			HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800075c:	2200      	movs	r2, #0
 800075e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000762:	4814      	ldr	r0, [pc, #80]	; (80007b4 <HAL_UART_RxCpltCallback+0x98>)
 8000764:	f001 fe68 	bl	8002438 <HAL_GPIO_WritePin>
 8000768:	e001      	b.n	800076e <HAL_UART_RxCpltCallback+0x52>
		} else {
			promt();
 800076a:	f7ff ff4d 	bl	8000608 <promt>
		}
		HAL_UART_Receive_IT(&huart1, &UART1_rxBuffer, 1);
 800076e:	2201      	movs	r2, #1
 8000770:	490e      	ldr	r1, [pc, #56]	; (80007ac <HAL_UART_RxCpltCallback+0x90>)
 8000772:	4812      	ldr	r0, [pc, #72]	; (80007bc <HAL_UART_RxCpltCallback+0xa0>)
 8000774:	f003 feb2 	bl	80044dc <HAL_UART_Receive_IT>
		return;
 8000778:	e015      	b.n	80007a6 <HAL_UART_RxCpltCallback+0x8a>
	}
	HAL_UART_Transmit(&huart1, &UART1_rxBuffer, 1, 100);
 800077a:	2364      	movs	r3, #100	; 0x64
 800077c:	2201      	movs	r2, #1
 800077e:	490b      	ldr	r1, [pc, #44]	; (80007ac <HAL_UART_RxCpltCallback+0x90>)
 8000780:	480e      	ldr	r0, [pc, #56]	; (80007bc <HAL_UART_RxCpltCallback+0xa0>)
 8000782:	f003 fe21 	bl	80043c8 <HAL_UART_Transmit>
	termInputBuffer[bytesReceived] = UART1_rxBuffer;
 8000786:	4b0a      	ldr	r3, [pc, #40]	; (80007b0 <HAL_UART_RxCpltCallback+0x94>)
 8000788:	681b      	ldr	r3, [r3, #0]
 800078a:	4a08      	ldr	r2, [pc, #32]	; (80007ac <HAL_UART_RxCpltCallback+0x90>)
 800078c:	7811      	ldrb	r1, [r2, #0]
 800078e:	4a0a      	ldr	r2, [pc, #40]	; (80007b8 <HAL_UART_RxCpltCallback+0x9c>)
 8000790:	54d1      	strb	r1, [r2, r3]
	bytesReceived++;
 8000792:	4b07      	ldr	r3, [pc, #28]	; (80007b0 <HAL_UART_RxCpltCallback+0x94>)
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	3301      	adds	r3, #1
 8000798:	4a05      	ldr	r2, [pc, #20]	; (80007b0 <HAL_UART_RxCpltCallback+0x94>)
 800079a:	6013      	str	r3, [r2, #0]
	// re-trigger the interrupt...
	HAL_UART_Receive_IT(&huart1, &UART1_rxBuffer, 1);
 800079c:	2201      	movs	r2, #1
 800079e:	4903      	ldr	r1, [pc, #12]	; (80007ac <HAL_UART_RxCpltCallback+0x90>)
 80007a0:	4806      	ldr	r0, [pc, #24]	; (80007bc <HAL_UART_RxCpltCallback+0xa0>)
 80007a2:	f003 fe9b 	bl	80044dc <HAL_UART_Receive_IT>
}
 80007a6:	3708      	adds	r7, #8
 80007a8:	46bd      	mov	sp, r7
 80007aa:	bd80      	pop	{r7, pc}
 80007ac:	20000348 	.word	0x20000348
 80007b0:	2000034c 	.word	0x2000034c
 80007b4:	48000400 	.word	0x48000400
 80007b8:	20000438 	.word	0x20000438
 80007bc:	200003b0 	.word	0x200003b0

080007c0 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b082      	sub	sp, #8
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	6078      	str	r0, [r7, #4]
   if (timMode == ONE_SHOT) {
 80007c8:	4b10      	ldr	r3, [pc, #64]	; (800080c <HAL_TIM_PeriodElapsedCallback+0x4c>)
 80007ca:	781b      	ldrb	r3, [r3, #0]
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d108      	bne.n	80007e2 <HAL_TIM_PeriodElapsedCallback+0x22>
      HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80007d0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80007d4:	480e      	ldr	r0, [pc, #56]	; (8000810 <HAL_TIM_PeriodElapsedCallback+0x50>)
 80007d6:	f001 fe47 	bl	8002468 <HAL_GPIO_TogglePin>
      HAL_TIM_Base_Stop_IT(&htim2);
 80007da:	480e      	ldr	r0, [pc, #56]	; (8000814 <HAL_TIM_PeriodElapsedCallback+0x54>)
 80007dc:	f003 f9da 	bl	8003b94 <HAL_TIM_Base_Stop_IT>
         HAL_TIM_Base_Stop_IT(&htim2);
      }
   }
   //printf("\r\nHAL_TIM_PeriodElapsedCallback");
   //promt();
}
 80007e0:	e010      	b.n	8000804 <HAL_TIM_PeriodElapsedCallback+0x44>
      HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80007e2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80007e6:	480a      	ldr	r0, [pc, #40]	; (8000810 <HAL_TIM_PeriodElapsedCallback+0x50>)
 80007e8:	f001 fe3e 	bl	8002468 <HAL_GPIO_TogglePin>
      if (timRepeatCount++ > timRepeat) {
 80007ec:	4b0a      	ldr	r3, [pc, #40]	; (8000818 <HAL_TIM_PeriodElapsedCallback+0x58>)
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	1c5a      	adds	r2, r3, #1
 80007f2:	4909      	ldr	r1, [pc, #36]	; (8000818 <HAL_TIM_PeriodElapsedCallback+0x58>)
 80007f4:	600a      	str	r2, [r1, #0]
 80007f6:	4a09      	ldr	r2, [pc, #36]	; (800081c <HAL_TIM_PeriodElapsedCallback+0x5c>)
 80007f8:	6812      	ldr	r2, [r2, #0]
 80007fa:	4293      	cmp	r3, r2
 80007fc:	dd02      	ble.n	8000804 <HAL_TIM_PeriodElapsedCallback+0x44>
         HAL_TIM_Base_Stop_IT(&htim2);
 80007fe:	4805      	ldr	r0, [pc, #20]	; (8000814 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8000800:	f003 f9c8 	bl	8003b94 <HAL_TIM_Base_Stop_IT>
}
 8000804:	bf00      	nop
 8000806:	3708      	adds	r7, #8
 8000808:	46bd      	mov	sp, r7
 800080a:	bd80      	pop	{r7, pc}
 800080c:	20000351 	.word	0x20000351
 8000810:	48000400 	.word	0x48000400
 8000814:	2000048c 	.word	0x2000048c
 8000818:	20000340 	.word	0x20000340
 800081c:	20000000 	.word	0x20000000

08000820 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	b082      	sub	sp, #8
 8000824:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	setvbuf(stdout, NULL, _IONBF, 0);
 8000826:	4b2c      	ldr	r3, [pc, #176]	; (80008d8 <main+0xb8>)
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	6898      	ldr	r0, [r3, #8]
 800082c:	2300      	movs	r3, #0
 800082e:	2202      	movs	r2, #2
 8000830:	2100      	movs	r1, #0
 8000832:	f005 faed 	bl	8005e10 <setvbuf>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000836:	f000 fbc9 	bl	8000fcc <HAL_Init>
  /* USER CODE BEGIN Init */
	//uint8_t* msg = "hello world\n";
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800083a:	f000 f85d 	bl	80008f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800083e:	f000 f9a1 	bl	8000b84 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000842:	f000 f96f 	bl	8000b24 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8000846:	f000 f8a7 	bl	8000998 <MX_ADC1_Init>
  MX_TIM2_Init();
 800084a:	f000 f91b 	bl	8000a84 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart1, &UART1_rxBuffer, 1);
 800084e:	2201      	movs	r2, #1
 8000850:	4922      	ldr	r1, [pc, #136]	; (80008dc <main+0xbc>)
 8000852:	4823      	ldr	r0, [pc, #140]	; (80008e0 <main+0xc0>)
 8000854:	f003 fe42 	bl	80044dc <HAL_UART_Receive_IT>

  //HAL_TIM_Base_Start_IT(&htim2);

  uint8_t ledState = OFF;
 8000858:	2300      	movs	r3, #0
 800085a:	71fb      	strb	r3, [r7, #7]
  printf("\r\n\r\nBare-Metal SW on STM32-NUCLEO-F302R8 development board");
 800085c:	4821      	ldr	r0, [pc, #132]	; (80008e4 <main+0xc4>)
 800085e:	f005 fa39 	bl	8005cd4 <iprintf>
  printf("\r\nBuild No. %d", BUILD);
 8000862:	2168      	movs	r1, #104	; 0x68
 8000864:	4820      	ldr	r0, [pc, #128]	; (80008e8 <main+0xc8>)
 8000866:	f005 fa35 	bl	8005cd4 <iprintf>
  promt();
 800086a:	f7ff fecd 	bl	8000608 <promt>

	while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		if (led2 != ledState) {
 800086e:	4b1f      	ldr	r3, [pc, #124]	; (80008ec <main+0xcc>)
 8000870:	781b      	ldrb	r3, [r3, #0]
 8000872:	79fa      	ldrb	r2, [r7, #7]
 8000874:	429a      	cmp	r2, r3
 8000876:	d013      	beq.n	80008a0 <main+0x80>
			ledState = led2;
 8000878:	4b1c      	ldr	r3, [pc, #112]	; (80008ec <main+0xcc>)
 800087a:	781b      	ldrb	r3, [r3, #0]
 800087c:	71fb      	strb	r3, [r7, #7]
			if (led2 == ON) {
 800087e:	4b1b      	ldr	r3, [pc, #108]	; (80008ec <main+0xcc>)
 8000880:	781b      	ldrb	r3, [r3, #0]
 8000882:	2b01      	cmp	r3, #1
 8000884:	d106      	bne.n	8000894 <main+0x74>
				HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8000886:	2201      	movs	r2, #1
 8000888:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800088c:	4818      	ldr	r0, [pc, #96]	; (80008f0 <main+0xd0>)
 800088e:	f001 fdd3 	bl	8002438 <HAL_GPIO_WritePin>
 8000892:	e005      	b.n	80008a0 <main+0x80>
			} else {
				HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000894:	2200      	movs	r2, #0
 8000896:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800089a:	4815      	ldr	r0, [pc, #84]	; (80008f0 <main+0xd0>)
 800089c:	f001 fdcc 	bl	8002438 <HAL_GPIO_WritePin>
			}
		}

		if (led2 == BLINKING) {
 80008a0:	4b12      	ldr	r3, [pc, #72]	; (80008ec <main+0xcc>)
 80008a2:	781b      	ldrb	r3, [r3, #0]
 80008a4:	2b02      	cmp	r3, #2
 80008a6:	d1e2      	bne.n	800086e <main+0x4e>
		   if (msValue > 0) {
 80008a8:	4b12      	ldr	r3, [pc, #72]	; (80008f4 <main+0xd4>)
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	dd0a      	ble.n	80008c6 <main+0xa6>
			  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80008b0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008b4:	480e      	ldr	r0, [pc, #56]	; (80008f0 <main+0xd0>)
 80008b6:	f001 fdd7 	bl	8002468 <HAL_GPIO_TogglePin>
			  HAL_Delay(msValue);
 80008ba:	4b0e      	ldr	r3, [pc, #56]	; (80008f4 <main+0xd4>)
 80008bc:	681b      	ldr	r3, [r3, #0]
 80008be:	4618      	mov	r0, r3
 80008c0:	f000 fbea 	bl	8001098 <HAL_Delay>
 80008c4:	e7d3      	b.n	800086e <main+0x4e>
		   } else {
			   HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80008c6:	2200      	movs	r2, #0
 80008c8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008cc:	4808      	ldr	r0, [pc, #32]	; (80008f0 <main+0xd0>)
 80008ce:	f001 fdb3 	bl	8002438 <HAL_GPIO_WritePin>
			   ledState = OFF;
 80008d2:	2300      	movs	r3, #0
 80008d4:	71fb      	strb	r3, [r7, #7]
		if (led2 != ledState) {
 80008d6:	e7ca      	b.n	800086e <main+0x4e>
 80008d8:	200002c0 	.word	0x200002c0
 80008dc:	20000348 	.word	0x20000348
 80008e0:	200003b0 	.word	0x200003b0
 80008e4:	08006d30 	.word	0x08006d30
 80008e8:	08006d6c 	.word	0x08006d6c
 80008ec:	20000350 	.word	0x20000350
 80008f0:	48000400 	.word	0x48000400
 80008f4:	20000344 	.word	0x20000344

080008f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b09c      	sub	sp, #112	; 0x70
 80008fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008fe:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000902:	2228      	movs	r2, #40	; 0x28
 8000904:	2100      	movs	r1, #0
 8000906:	4618      	mov	r0, r3
 8000908:	f005 f931 	bl	8005b6e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800090c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000910:	2200      	movs	r2, #0
 8000912:	601a      	str	r2, [r3, #0]
 8000914:	605a      	str	r2, [r3, #4]
 8000916:	609a      	str	r2, [r3, #8]
 8000918:	60da      	str	r2, [r3, #12]
 800091a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800091c:	463b      	mov	r3, r7
 800091e:	2234      	movs	r2, #52	; 0x34
 8000920:	2100      	movs	r1, #0
 8000922:	4618      	mov	r0, r3
 8000924:	f005 f923 	bl	8005b6e <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000928:	2302      	movs	r3, #2
 800092a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800092c:	2301      	movs	r3, #1
 800092e:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000930:	2310      	movs	r3, #16
 8000932:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000934:	2300      	movs	r3, #0
 8000936:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000938:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800093c:	4618      	mov	r0, r3
 800093e:	f001 fdad 	bl	800249c <HAL_RCC_OscConfig>
 8000942:	4603      	mov	r3, r0
 8000944:	2b00      	cmp	r3, #0
 8000946:	d001      	beq.n	800094c <SystemClock_Config+0x54>
  {
    Error_Handler();
 8000948:	f000 f968 	bl	8000c1c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800094c:	230f      	movs	r3, #15
 800094e:	637b      	str	r3, [r7, #52]	; 0x34
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000950:	2300      	movs	r3, #0
 8000952:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000954:	2300      	movs	r3, #0
 8000956:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000958:	2300      	movs	r3, #0
 800095a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800095c:	2300      	movs	r3, #0
 800095e:	647b      	str	r3, [r7, #68]	; 0x44

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000960:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000964:	2100      	movs	r1, #0
 8000966:	4618      	mov	r0, r3
 8000968:	f002 fca0 	bl	80032ac <HAL_RCC_ClockConfig>
 800096c:	4603      	mov	r3, r0
 800096e:	2b00      	cmp	r3, #0
 8000970:	d001      	beq.n	8000976 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8000972:	f000 f953 	bl	8000c1c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000976:	2301      	movs	r3, #1
 8000978:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 800097a:	2300      	movs	r3, #0
 800097c:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800097e:	463b      	mov	r3, r7
 8000980:	4618      	mov	r0, r3
 8000982:	f002 fec9 	bl	8003718 <HAL_RCCEx_PeriphCLKConfig>
 8000986:	4603      	mov	r3, r0
 8000988:	2b00      	cmp	r3, #0
 800098a:	d001      	beq.n	8000990 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800098c:	f000 f946 	bl	8000c1c <Error_Handler>
  }
}
 8000990:	bf00      	nop
 8000992:	3770      	adds	r7, #112	; 0x70
 8000994:	46bd      	mov	sp, r7
 8000996:	bd80      	pop	{r7, pc}

08000998 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	b086      	sub	sp, #24
 800099c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800099e:	463b      	mov	r3, r7
 80009a0:	2200      	movs	r2, #0
 80009a2:	601a      	str	r2, [r3, #0]
 80009a4:	605a      	str	r2, [r3, #4]
 80009a6:	609a      	str	r2, [r3, #8]
 80009a8:	60da      	str	r2, [r3, #12]
 80009aa:	611a      	str	r2, [r3, #16]
 80009ac:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 80009ae:	4b34      	ldr	r3, [pc, #208]	; (8000a80 <MX_ADC1_Init+0xe8>)
 80009b0:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80009b4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80009b6:	4b32      	ldr	r3, [pc, #200]	; (8000a80 <MX_ADC1_Init+0xe8>)
 80009b8:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80009bc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80009be:	4b30      	ldr	r3, [pc, #192]	; (8000a80 <MX_ADC1_Init+0xe8>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80009c4:	4b2e      	ldr	r3, [pc, #184]	; (8000a80 <MX_ADC1_Init+0xe8>)
 80009c6:	2201      	movs	r2, #1
 80009c8:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80009ca:	4b2d      	ldr	r3, [pc, #180]	; (8000a80 <MX_ADC1_Init+0xe8>)
 80009cc:	2201      	movs	r2, #1
 80009ce:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80009d0:	4b2b      	ldr	r3, [pc, #172]	; (8000a80 <MX_ADC1_Init+0xe8>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80009d8:	4b29      	ldr	r3, [pc, #164]	; (8000a80 <MX_ADC1_Init+0xe8>)
 80009da:	2200      	movs	r2, #0
 80009dc:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80009de:	4b28      	ldr	r3, [pc, #160]	; (8000a80 <MX_ADC1_Init+0xe8>)
 80009e0:	2201      	movs	r2, #1
 80009e2:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80009e4:	4b26      	ldr	r3, [pc, #152]	; (8000a80 <MX_ADC1_Init+0xe8>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 80009ea:	4b25      	ldr	r3, [pc, #148]	; (8000a80 <MX_ADC1_Init+0xe8>)
 80009ec:	2203      	movs	r2, #3
 80009ee:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80009f0:	4b23      	ldr	r3, [pc, #140]	; (8000a80 <MX_ADC1_Init+0xe8>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80009f8:	4b21      	ldr	r3, [pc, #132]	; (8000a80 <MX_ADC1_Init+0xe8>)
 80009fa:	2208      	movs	r2, #8
 80009fc:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80009fe:	4b20      	ldr	r3, [pc, #128]	; (8000a80 <MX_ADC1_Init+0xe8>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000a04:	4b1e      	ldr	r3, [pc, #120]	; (8000a80 <MX_ADC1_Init+0xe8>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000a0a:	481d      	ldr	r0, [pc, #116]	; (8000a80 <MX_ADC1_Init+0xe8>)
 8000a0c:	f000 fb68 	bl	80010e0 <HAL_ADC_Init>
 8000a10:	4603      	mov	r3, r0
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d001      	beq.n	8000a1a <MX_ADC1_Init+0x82>
  {
    Error_Handler();
 8000a16:	f000 f901 	bl	8000c1c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8000a1a:	230f      	movs	r3, #15
 8000a1c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000a1e:	2301      	movs	r3, #1
 8000a20:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000a22:	2300      	movs	r3, #0
 8000a24:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000a26:	2300      	movs	r3, #0
 8000a28:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000a2e:	2300      	movs	r3, #0
 8000a30:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a32:	463b      	mov	r3, r7
 8000a34:	4619      	mov	r1, r3
 8000a36:	4812      	ldr	r0, [pc, #72]	; (8000a80 <MX_ADC1_Init+0xe8>)
 8000a38:	f000 fe84 	bl	8001744 <HAL_ADC_ConfigChannel>
 8000a3c:	4603      	mov	r3, r0
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d001      	beq.n	8000a46 <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 8000a42:	f000 f8eb 	bl	8000c1c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000a46:	2302      	movs	r3, #2
 8000a48:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a4a:	463b      	mov	r3, r7
 8000a4c:	4619      	mov	r1, r3
 8000a4e:	480c      	ldr	r0, [pc, #48]	; (8000a80 <MX_ADC1_Init+0xe8>)
 8000a50:	f000 fe78 	bl	8001744 <HAL_ADC_ConfigChannel>
 8000a54:	4603      	mov	r3, r0
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d001      	beq.n	8000a5e <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 8000a5a:	f000 f8df 	bl	8000c1c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000a5e:	2303      	movs	r3, #3
 8000a60:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a62:	463b      	mov	r3, r7
 8000a64:	4619      	mov	r1, r3
 8000a66:	4806      	ldr	r0, [pc, #24]	; (8000a80 <MX_ADC1_Init+0xe8>)
 8000a68:	f000 fe6c 	bl	8001744 <HAL_ADC_ConfigChannel>
 8000a6c:	4603      	mov	r3, r0
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d001      	beq.n	8000a76 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8000a72:	f000 f8d3 	bl	8000c1c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000a76:	bf00      	nop
 8000a78:	3718      	adds	r7, #24
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	bd80      	pop	{r7, pc}
 8000a7e:	bf00      	nop
 8000a80:	20000360 	.word	0x20000360

08000a84 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b088      	sub	sp, #32
 8000a88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a8a:	f107 0310 	add.w	r3, r7, #16
 8000a8e:	2200      	movs	r2, #0
 8000a90:	601a      	str	r2, [r3, #0]
 8000a92:	605a      	str	r2, [r3, #4]
 8000a94:	609a      	str	r2, [r3, #8]
 8000a96:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a98:	1d3b      	adds	r3, r7, #4
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	601a      	str	r2, [r3, #0]
 8000a9e:	605a      	str	r2, [r3, #4]
 8000aa0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000aa2:	4b1f      	ldr	r3, [pc, #124]	; (8000b20 <MX_TIM2_Init+0x9c>)
 8000aa4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000aa8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1024;
 8000aaa:	4b1d      	ldr	r3, [pc, #116]	; (8000b20 <MX_TIM2_Init+0x9c>)
 8000aac:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000ab0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ab2:	4b1b      	ldr	r3, [pc, #108]	; (8000b20 <MX_TIM2_Init+0x9c>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 8000;
 8000ab8:	4b19      	ldr	r3, [pc, #100]	; (8000b20 <MX_TIM2_Init+0x9c>)
 8000aba:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8000abe:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8000ac0:	4b17      	ldr	r3, [pc, #92]	; (8000b20 <MX_TIM2_Init+0x9c>)
 8000ac2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000ac6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000ac8:	4b15      	ldr	r3, [pc, #84]	; (8000b20 <MX_TIM2_Init+0x9c>)
 8000aca:	2280      	movs	r2, #128	; 0x80
 8000acc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000ace:	4814      	ldr	r0, [pc, #80]	; (8000b20 <MX_TIM2_Init+0x9c>)
 8000ad0:	f002 ffb4 	bl	8003a3c <HAL_TIM_Base_Init>
 8000ad4:	4603      	mov	r3, r0
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d001      	beq.n	8000ade <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8000ada:	f000 f89f 	bl	8000c1c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ade:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ae2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000ae4:	f107 0310 	add.w	r3, r7, #16
 8000ae8:	4619      	mov	r1, r3
 8000aea:	480d      	ldr	r0, [pc, #52]	; (8000b20 <MX_TIM2_Init+0x9c>)
 8000aec:	f003 f9a0 	bl	8003e30 <HAL_TIM_ConfigClockSource>
 8000af0:	4603      	mov	r3, r0
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d001      	beq.n	8000afa <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 8000af6:	f000 f891 	bl	8000c1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000afa:	2300      	movs	r3, #0
 8000afc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000afe:	2300      	movs	r3, #0
 8000b00:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000b02:	1d3b      	adds	r3, r7, #4
 8000b04:	4619      	mov	r1, r3
 8000b06:	4806      	ldr	r0, [pc, #24]	; (8000b20 <MX_TIM2_Init+0x9c>)
 8000b08:	f003 fb8c 	bl	8004224 <HAL_TIMEx_MasterConfigSynchronization>
 8000b0c:	4603      	mov	r3, r0
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d001      	beq.n	8000b16 <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 8000b12:	f000 f883 	bl	8000c1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000b16:	bf00      	nop
 8000b18:	3720      	adds	r7, #32
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	bd80      	pop	{r7, pc}
 8000b1e:	bf00      	nop
 8000b20:	2000048c 	.word	0x2000048c

08000b24 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000b28:	4b14      	ldr	r3, [pc, #80]	; (8000b7c <MX_USART1_UART_Init+0x58>)
 8000b2a:	4a15      	ldr	r2, [pc, #84]	; (8000b80 <MX_USART1_UART_Init+0x5c>)
 8000b2c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000b2e:	4b13      	ldr	r3, [pc, #76]	; (8000b7c <MX_USART1_UART_Init+0x58>)
 8000b30:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000b34:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000b36:	4b11      	ldr	r3, [pc, #68]	; (8000b7c <MX_USART1_UART_Init+0x58>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000b3c:	4b0f      	ldr	r3, [pc, #60]	; (8000b7c <MX_USART1_UART_Init+0x58>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000b42:	4b0e      	ldr	r3, [pc, #56]	; (8000b7c <MX_USART1_UART_Init+0x58>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000b48:	4b0c      	ldr	r3, [pc, #48]	; (8000b7c <MX_USART1_UART_Init+0x58>)
 8000b4a:	220c      	movs	r2, #12
 8000b4c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b4e:	4b0b      	ldr	r3, [pc, #44]	; (8000b7c <MX_USART1_UART_Init+0x58>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b54:	4b09      	ldr	r3, [pc, #36]	; (8000b7c <MX_USART1_UART_Init+0x58>)
 8000b56:	2200      	movs	r2, #0
 8000b58:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b5a:	4b08      	ldr	r3, [pc, #32]	; (8000b7c <MX_USART1_UART_Init+0x58>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b60:	4b06      	ldr	r3, [pc, #24]	; (8000b7c <MX_USART1_UART_Init+0x58>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000b66:	4805      	ldr	r0, [pc, #20]	; (8000b7c <MX_USART1_UART_Init+0x58>)
 8000b68:	f003 fbe0 	bl	800432c <HAL_UART_Init>
 8000b6c:	4603      	mov	r3, r0
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d001      	beq.n	8000b76 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000b72:	f000 f853 	bl	8000c1c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000b76:	bf00      	nop
 8000b78:	bd80      	pop	{r7, pc}
 8000b7a:	bf00      	nop
 8000b7c:	200003b0 	.word	0x200003b0
 8000b80:	40013800 	.word	0x40013800

08000b84 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b088      	sub	sp, #32
 8000b88:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b8a:	f107 030c 	add.w	r3, r7, #12
 8000b8e:	2200      	movs	r2, #0
 8000b90:	601a      	str	r2, [r3, #0]
 8000b92:	605a      	str	r2, [r3, #4]
 8000b94:	609a      	str	r2, [r3, #8]
 8000b96:	60da      	str	r2, [r3, #12]
 8000b98:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b9a:	4b1e      	ldr	r3, [pc, #120]	; (8000c14 <MX_GPIO_Init+0x90>)
 8000b9c:	695b      	ldr	r3, [r3, #20]
 8000b9e:	4a1d      	ldr	r2, [pc, #116]	; (8000c14 <MX_GPIO_Init+0x90>)
 8000ba0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ba4:	6153      	str	r3, [r2, #20]
 8000ba6:	4b1b      	ldr	r3, [pc, #108]	; (8000c14 <MX_GPIO_Init+0x90>)
 8000ba8:	695b      	ldr	r3, [r3, #20]
 8000baa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000bae:	60bb      	str	r3, [r7, #8]
 8000bb0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bb2:	4b18      	ldr	r3, [pc, #96]	; (8000c14 <MX_GPIO_Init+0x90>)
 8000bb4:	695b      	ldr	r3, [r3, #20]
 8000bb6:	4a17      	ldr	r2, [pc, #92]	; (8000c14 <MX_GPIO_Init+0x90>)
 8000bb8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000bbc:	6153      	str	r3, [r2, #20]
 8000bbe:	4b15      	ldr	r3, [pc, #84]	; (8000c14 <MX_GPIO_Init+0x90>)
 8000bc0:	695b      	ldr	r3, [r3, #20]
 8000bc2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000bc6:	607b      	str	r3, [r7, #4]
 8000bc8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bca:	4b12      	ldr	r3, [pc, #72]	; (8000c14 <MX_GPIO_Init+0x90>)
 8000bcc:	695b      	ldr	r3, [r3, #20]
 8000bce:	4a11      	ldr	r2, [pc, #68]	; (8000c14 <MX_GPIO_Init+0x90>)
 8000bd0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000bd4:	6153      	str	r3, [r2, #20]
 8000bd6:	4b0f      	ldr	r3, [pc, #60]	; (8000c14 <MX_GPIO_Init+0x90>)
 8000bd8:	695b      	ldr	r3, [r3, #20]
 8000bda:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000bde:	603b      	str	r3, [r7, #0]
 8000be0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000be2:	2200      	movs	r2, #0
 8000be4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000be8:	480b      	ldr	r0, [pc, #44]	; (8000c18 <MX_GPIO_Init+0x94>)
 8000bea:	f001 fc25 	bl	8002438 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000bee:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000bf2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bf4:	2301      	movs	r3, #1
 8000bf6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000c00:	f107 030c 	add.w	r3, r7, #12
 8000c04:	4619      	mov	r1, r3
 8000c06:	4804      	ldr	r0, [pc, #16]	; (8000c18 <MX_GPIO_Init+0x94>)
 8000c08:	f001 faa4 	bl	8002154 <HAL_GPIO_Init>

}
 8000c0c:	bf00      	nop
 8000c0e:	3720      	adds	r7, #32
 8000c10:	46bd      	mov	sp, r7
 8000c12:	bd80      	pop	{r7, pc}
 8000c14:	40021000 	.word	0x40021000
 8000c18:	48000400 	.word	0x48000400

08000c1c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c1c:	b480      	push	{r7}
 8000c1e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c20:	b672      	cpsid	i
}
 8000c22:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000c24:	e7fe      	b.n	8000c24 <Error_Handler+0x8>
	...

08000c28 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	b083      	sub	sp, #12
 8000c2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c2e:	4b0f      	ldr	r3, [pc, #60]	; (8000c6c <HAL_MspInit+0x44>)
 8000c30:	699b      	ldr	r3, [r3, #24]
 8000c32:	4a0e      	ldr	r2, [pc, #56]	; (8000c6c <HAL_MspInit+0x44>)
 8000c34:	f043 0301 	orr.w	r3, r3, #1
 8000c38:	6193      	str	r3, [r2, #24]
 8000c3a:	4b0c      	ldr	r3, [pc, #48]	; (8000c6c <HAL_MspInit+0x44>)
 8000c3c:	699b      	ldr	r3, [r3, #24]
 8000c3e:	f003 0301 	and.w	r3, r3, #1
 8000c42:	607b      	str	r3, [r7, #4]
 8000c44:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c46:	4b09      	ldr	r3, [pc, #36]	; (8000c6c <HAL_MspInit+0x44>)
 8000c48:	69db      	ldr	r3, [r3, #28]
 8000c4a:	4a08      	ldr	r2, [pc, #32]	; (8000c6c <HAL_MspInit+0x44>)
 8000c4c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c50:	61d3      	str	r3, [r2, #28]
 8000c52:	4b06      	ldr	r3, [pc, #24]	; (8000c6c <HAL_MspInit+0x44>)
 8000c54:	69db      	ldr	r3, [r3, #28]
 8000c56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c5a:	603b      	str	r3, [r7, #0]
 8000c5c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c5e:	bf00      	nop
 8000c60:	370c      	adds	r7, #12
 8000c62:	46bd      	mov	sp, r7
 8000c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c68:	4770      	bx	lr
 8000c6a:	bf00      	nop
 8000c6c:	40021000 	.word	0x40021000

08000c70 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b08a      	sub	sp, #40	; 0x28
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c78:	f107 0314 	add.w	r3, r7, #20
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	601a      	str	r2, [r3, #0]
 8000c80:	605a      	str	r2, [r3, #4]
 8000c82:	609a      	str	r2, [r3, #8]
 8000c84:	60da      	str	r2, [r3, #12]
 8000c86:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000c90:	d124      	bne.n	8000cdc <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000c92:	4b14      	ldr	r3, [pc, #80]	; (8000ce4 <HAL_ADC_MspInit+0x74>)
 8000c94:	695b      	ldr	r3, [r3, #20]
 8000c96:	4a13      	ldr	r2, [pc, #76]	; (8000ce4 <HAL_ADC_MspInit+0x74>)
 8000c98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c9c:	6153      	str	r3, [r2, #20]
 8000c9e:	4b11      	ldr	r3, [pc, #68]	; (8000ce4 <HAL_ADC_MspInit+0x74>)
 8000ca0:	695b      	ldr	r3, [r3, #20]
 8000ca2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ca6:	613b      	str	r3, [r7, #16]
 8000ca8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000caa:	4b0e      	ldr	r3, [pc, #56]	; (8000ce4 <HAL_ADC_MspInit+0x74>)
 8000cac:	695b      	ldr	r3, [r3, #20]
 8000cae:	4a0d      	ldr	r2, [pc, #52]	; (8000ce4 <HAL_ADC_MspInit+0x74>)
 8000cb0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000cb4:	6153      	str	r3, [r2, #20]
 8000cb6:	4b0b      	ldr	r3, [pc, #44]	; (8000ce4 <HAL_ADC_MspInit+0x74>)
 8000cb8:	695b      	ldr	r3, [r3, #20]
 8000cba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cbe:	60fb      	str	r3, [r7, #12]
 8000cc0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA7     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000cc2:	2380      	movs	r3, #128	; 0x80
 8000cc4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000cc6:	2303      	movs	r3, #3
 8000cc8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cce:	f107 0314 	add.w	r3, r7, #20
 8000cd2:	4619      	mov	r1, r3
 8000cd4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000cd8:	f001 fa3c 	bl	8002154 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000cdc:	bf00      	nop
 8000cde:	3728      	adds	r7, #40	; 0x28
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	bd80      	pop	{r7, pc}
 8000ce4:	40021000 	.word	0x40021000

08000ce8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b084      	sub	sp, #16
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000cf8:	d113      	bne.n	8000d22 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	; (8000d2c <HAL_TIM_Base_MspInit+0x44>)
 8000cfc:	69db      	ldr	r3, [r3, #28]
 8000cfe:	4a0b      	ldr	r2, [pc, #44]	; (8000d2c <HAL_TIM_Base_MspInit+0x44>)
 8000d00:	f043 0301 	orr.w	r3, r3, #1
 8000d04:	61d3      	str	r3, [r2, #28]
 8000d06:	4b09      	ldr	r3, [pc, #36]	; (8000d2c <HAL_TIM_Base_MspInit+0x44>)
 8000d08:	69db      	ldr	r3, [r3, #28]
 8000d0a:	f003 0301 	and.w	r3, r3, #1
 8000d0e:	60fb      	str	r3, [r7, #12]
 8000d10:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000d12:	2200      	movs	r2, #0
 8000d14:	2100      	movs	r1, #0
 8000d16:	201c      	movs	r0, #28
 8000d18:	f001 f96f 	bl	8001ffa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000d1c:	201c      	movs	r0, #28
 8000d1e:	f001 f988 	bl	8002032 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000d22:	bf00      	nop
 8000d24:	3710      	adds	r7, #16
 8000d26:	46bd      	mov	sp, r7
 8000d28:	bd80      	pop	{r7, pc}
 8000d2a:	bf00      	nop
 8000d2c:	40021000 	.word	0x40021000

08000d30 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b08a      	sub	sp, #40	; 0x28
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d38:	f107 0314 	add.w	r3, r7, #20
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	601a      	str	r2, [r3, #0]
 8000d40:	605a      	str	r2, [r3, #4]
 8000d42:	609a      	str	r2, [r3, #8]
 8000d44:	60da      	str	r2, [r3, #12]
 8000d46:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	4a1b      	ldr	r2, [pc, #108]	; (8000dbc <HAL_UART_MspInit+0x8c>)
 8000d4e:	4293      	cmp	r3, r2
 8000d50:	d12f      	bne.n	8000db2 <HAL_UART_MspInit+0x82>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000d52:	4b1b      	ldr	r3, [pc, #108]	; (8000dc0 <HAL_UART_MspInit+0x90>)
 8000d54:	699b      	ldr	r3, [r3, #24]
 8000d56:	4a1a      	ldr	r2, [pc, #104]	; (8000dc0 <HAL_UART_MspInit+0x90>)
 8000d58:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d5c:	6193      	str	r3, [r2, #24]
 8000d5e:	4b18      	ldr	r3, [pc, #96]	; (8000dc0 <HAL_UART_MspInit+0x90>)
 8000d60:	699b      	ldr	r3, [r3, #24]
 8000d62:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d66:	613b      	str	r3, [r7, #16]
 8000d68:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d6a:	4b15      	ldr	r3, [pc, #84]	; (8000dc0 <HAL_UART_MspInit+0x90>)
 8000d6c:	695b      	ldr	r3, [r3, #20]
 8000d6e:	4a14      	ldr	r2, [pc, #80]	; (8000dc0 <HAL_UART_MspInit+0x90>)
 8000d70:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000d74:	6153      	str	r3, [r2, #20]
 8000d76:	4b12      	ldr	r3, [pc, #72]	; (8000dc0 <HAL_UART_MspInit+0x90>)
 8000d78:	695b      	ldr	r3, [r3, #20]
 8000d7a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000d7e:	60fb      	str	r3, [r7, #12]
 8000d80:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000d82:	2330      	movs	r3, #48	; 0x30
 8000d84:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d86:	2302      	movs	r3, #2
 8000d88:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d8e:	2303      	movs	r3, #3
 8000d90:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000d92:	2307      	movs	r3, #7
 8000d94:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d96:	f107 0314 	add.w	r3, r7, #20
 8000d9a:	4619      	mov	r1, r3
 8000d9c:	4809      	ldr	r0, [pc, #36]	; (8000dc4 <HAL_UART_MspInit+0x94>)
 8000d9e:	f001 f9d9 	bl	8002154 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000da2:	2200      	movs	r2, #0
 8000da4:	2100      	movs	r1, #0
 8000da6:	2025      	movs	r0, #37	; 0x25
 8000da8:	f001 f927 	bl	8001ffa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000dac:	2025      	movs	r0, #37	; 0x25
 8000dae:	f001 f940 	bl	8002032 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000db2:	bf00      	nop
 8000db4:	3728      	adds	r7, #40	; 0x28
 8000db6:	46bd      	mov	sp, r7
 8000db8:	bd80      	pop	{r7, pc}
 8000dba:	bf00      	nop
 8000dbc:	40013800 	.word	0x40013800
 8000dc0:	40021000 	.word	0x40021000
 8000dc4:	48000800 	.word	0x48000800

08000dc8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000dcc:	e7fe      	b.n	8000dcc <NMI_Handler+0x4>

08000dce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000dce:	b480      	push	{r7}
 8000dd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000dd2:	e7fe      	b.n	8000dd2 <HardFault_Handler+0x4>

08000dd4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000dd8:	e7fe      	b.n	8000dd8 <MemManage_Handler+0x4>

08000dda <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000dda:	b480      	push	{r7}
 8000ddc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000dde:	e7fe      	b.n	8000dde <BusFault_Handler+0x4>

08000de0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000de0:	b480      	push	{r7}
 8000de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000de4:	e7fe      	b.n	8000de4 <UsageFault_Handler+0x4>

08000de6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000de6:	b480      	push	{r7}
 8000de8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000dea:	bf00      	nop
 8000dec:	46bd      	mov	sp, r7
 8000dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df2:	4770      	bx	lr

08000df4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000df4:	b480      	push	{r7}
 8000df6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000df8:	bf00      	nop
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e00:	4770      	bx	lr

08000e02 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e02:	b480      	push	{r7}
 8000e04:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e06:	bf00      	nop
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0e:	4770      	bx	lr

08000e10 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e14:	f000 f920 	bl	8001058 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e18:	bf00      	nop
 8000e1a:	bd80      	pop	{r7, pc}

08000e1c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000e20:	4802      	ldr	r0, [pc, #8]	; (8000e2c <TIM2_IRQHandler+0x10>)
 8000e22:	f002 fee6 	bl	8003bf2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000e26:	bf00      	nop
 8000e28:	bd80      	pop	{r7, pc}
 8000e2a:	bf00      	nop
 8000e2c:	2000048c 	.word	0x2000048c

08000e30 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000e34:	4802      	ldr	r0, [pc, #8]	; (8000e40 <USART1_IRQHandler+0x10>)
 8000e36:	f003 fb95 	bl	8004564 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000e3a:	bf00      	nop
 8000e3c:	bd80      	pop	{r7, pc}
 8000e3e:	bf00      	nop
 8000e40:	200003b0 	.word	0x200003b0

08000e44 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b086      	sub	sp, #24
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	60f8      	str	r0, [r7, #12]
 8000e4c:	60b9      	str	r1, [r7, #8]
 8000e4e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e50:	2300      	movs	r3, #0
 8000e52:	617b      	str	r3, [r7, #20]
 8000e54:	e00a      	b.n	8000e6c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000e56:	f3af 8000 	nop.w
 8000e5a:	4601      	mov	r1, r0
 8000e5c:	68bb      	ldr	r3, [r7, #8]
 8000e5e:	1c5a      	adds	r2, r3, #1
 8000e60:	60ba      	str	r2, [r7, #8]
 8000e62:	b2ca      	uxtb	r2, r1
 8000e64:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e66:	697b      	ldr	r3, [r7, #20]
 8000e68:	3301      	adds	r3, #1
 8000e6a:	617b      	str	r3, [r7, #20]
 8000e6c:	697a      	ldr	r2, [r7, #20]
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	429a      	cmp	r2, r3
 8000e72:	dbf0      	blt.n	8000e56 <_read+0x12>
	}

return len;
 8000e74:	687b      	ldr	r3, [r7, #4]
}
 8000e76:	4618      	mov	r0, r3
 8000e78:	3718      	adds	r7, #24
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	bd80      	pop	{r7, pc}

08000e7e <_close>:
	}
	return len;
}

int _close(int file)
{
 8000e7e:	b480      	push	{r7}
 8000e80:	b083      	sub	sp, #12
 8000e82:	af00      	add	r7, sp, #0
 8000e84:	6078      	str	r0, [r7, #4]
	return -1;
 8000e86:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	370c      	adds	r7, #12
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e94:	4770      	bx	lr

08000e96 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000e96:	b480      	push	{r7}
 8000e98:	b083      	sub	sp, #12
 8000e9a:	af00      	add	r7, sp, #0
 8000e9c:	6078      	str	r0, [r7, #4]
 8000e9e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000ea0:	683b      	ldr	r3, [r7, #0]
 8000ea2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000ea6:	605a      	str	r2, [r3, #4]
	return 0;
 8000ea8:	2300      	movs	r3, #0
}
 8000eaa:	4618      	mov	r0, r3
 8000eac:	370c      	adds	r7, #12
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb4:	4770      	bx	lr

08000eb6 <_isatty>:

int _isatty(int file)
{
 8000eb6:	b480      	push	{r7}
 8000eb8:	b083      	sub	sp, #12
 8000eba:	af00      	add	r7, sp, #0
 8000ebc:	6078      	str	r0, [r7, #4]
	return 1;
 8000ebe:	2301      	movs	r3, #1
}
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	370c      	adds	r7, #12
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eca:	4770      	bx	lr

08000ecc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000ecc:	b480      	push	{r7}
 8000ece:	b085      	sub	sp, #20
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	60f8      	str	r0, [r7, #12]
 8000ed4:	60b9      	str	r1, [r7, #8]
 8000ed6:	607a      	str	r2, [r7, #4]
	return 0;
 8000ed8:	2300      	movs	r3, #0
}
 8000eda:	4618      	mov	r0, r3
 8000edc:	3714      	adds	r7, #20
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee4:	4770      	bx	lr
	...

08000ee8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b086      	sub	sp, #24
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ef0:	4a14      	ldr	r2, [pc, #80]	; (8000f44 <_sbrk+0x5c>)
 8000ef2:	4b15      	ldr	r3, [pc, #84]	; (8000f48 <_sbrk+0x60>)
 8000ef4:	1ad3      	subs	r3, r2, r3
 8000ef6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ef8:	697b      	ldr	r3, [r7, #20]
 8000efa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000efc:	4b13      	ldr	r3, [pc, #76]	; (8000f4c <_sbrk+0x64>)
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d102      	bne.n	8000f0a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f04:	4b11      	ldr	r3, [pc, #68]	; (8000f4c <_sbrk+0x64>)
 8000f06:	4a12      	ldr	r2, [pc, #72]	; (8000f50 <_sbrk+0x68>)
 8000f08:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f0a:	4b10      	ldr	r3, [pc, #64]	; (8000f4c <_sbrk+0x64>)
 8000f0c:	681a      	ldr	r2, [r3, #0]
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	4413      	add	r3, r2
 8000f12:	693a      	ldr	r2, [r7, #16]
 8000f14:	429a      	cmp	r2, r3
 8000f16:	d207      	bcs.n	8000f28 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f18:	f004 fc32 	bl	8005780 <__errno>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	220c      	movs	r2, #12
 8000f20:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f22:	f04f 33ff 	mov.w	r3, #4294967295
 8000f26:	e009      	b.n	8000f3c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f28:	4b08      	ldr	r3, [pc, #32]	; (8000f4c <_sbrk+0x64>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f2e:	4b07      	ldr	r3, [pc, #28]	; (8000f4c <_sbrk+0x64>)
 8000f30:	681a      	ldr	r2, [r3, #0]
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	4413      	add	r3, r2
 8000f36:	4a05      	ldr	r2, [pc, #20]	; (8000f4c <_sbrk+0x64>)
 8000f38:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f3a:	68fb      	ldr	r3, [r7, #12]
}
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	3718      	adds	r7, #24
 8000f40:	46bd      	mov	sp, r7
 8000f42:	bd80      	pop	{r7, pc}
 8000f44:	20004000 	.word	0x20004000
 8000f48:	00000400 	.word	0x00000400
 8000f4c:	20000354 	.word	0x20000354
 8000f50:	200004f0 	.word	0x200004f0

08000f54 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f54:	b480      	push	{r7}
 8000f56:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f58:	4b06      	ldr	r3, [pc, #24]	; (8000f74 <SystemInit+0x20>)
 8000f5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000f5e:	4a05      	ldr	r2, [pc, #20]	; (8000f74 <SystemInit+0x20>)
 8000f60:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000f64:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f68:	bf00      	nop
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f70:	4770      	bx	lr
 8000f72:	bf00      	nop
 8000f74:	e000ed00 	.word	0xe000ed00

08000f78 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000f78:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000fb0 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000f7c:	f7ff ffea 	bl	8000f54 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000f80:	480c      	ldr	r0, [pc, #48]	; (8000fb4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000f82:	490d      	ldr	r1, [pc, #52]	; (8000fb8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000f84:	4a0d      	ldr	r2, [pc, #52]	; (8000fbc <LoopForever+0xe>)
  movs r3, #0
 8000f86:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f88:	e002      	b.n	8000f90 <LoopCopyDataInit>

08000f8a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f8a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f8c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f8e:	3304      	adds	r3, #4

08000f90 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f90:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f92:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f94:	d3f9      	bcc.n	8000f8a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f96:	4a0a      	ldr	r2, [pc, #40]	; (8000fc0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000f98:	4c0a      	ldr	r4, [pc, #40]	; (8000fc4 <LoopForever+0x16>)
  movs r3, #0
 8000f9a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f9c:	e001      	b.n	8000fa2 <LoopFillZerobss>

08000f9e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f9e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000fa0:	3204      	adds	r2, #4

08000fa2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000fa2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000fa4:	d3fb      	bcc.n	8000f9e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000fa6:	f004 fdbb 	bl	8005b20 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000faa:	f7ff fc39 	bl	8000820 <main>

08000fae <LoopForever>:

LoopForever:
    b LoopForever
 8000fae:	e7fe      	b.n	8000fae <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000fb0:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8000fb4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000fb8:	20000324 	.word	0x20000324
  ldr r2, =_sidata
 8000fbc:	08006f54 	.word	0x08006f54
  ldr r2, =_sbss
 8000fc0:	20000324 	.word	0x20000324
  ldr r4, =_ebss
 8000fc4:	200004ec 	.word	0x200004ec

08000fc8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000fc8:	e7fe      	b.n	8000fc8 <ADC1_IRQHandler>
	...

08000fcc <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000fd0:	4b08      	ldr	r3, [pc, #32]	; (8000ff4 <HAL_Init+0x28>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	4a07      	ldr	r2, [pc, #28]	; (8000ff4 <HAL_Init+0x28>)
 8000fd6:	f043 0310 	orr.w	r3, r3, #16
 8000fda:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000fdc:	2003      	movs	r0, #3
 8000fde:	f001 f801 	bl	8001fe4 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000fe2:	200f      	movs	r0, #15
 8000fe4:	f000 f808 	bl	8000ff8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000fe8:	f7ff fe1e 	bl	8000c28 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000fec:	2300      	movs	r3, #0
}
 8000fee:	4618      	mov	r0, r3
 8000ff0:	bd80      	pop	{r7, pc}
 8000ff2:	bf00      	nop
 8000ff4:	40022000 	.word	0x40022000

08000ff8 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b082      	sub	sp, #8
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001000:	4b12      	ldr	r3, [pc, #72]	; (800104c <HAL_InitTick+0x54>)
 8001002:	681a      	ldr	r2, [r3, #0]
 8001004:	4b12      	ldr	r3, [pc, #72]	; (8001050 <HAL_InitTick+0x58>)
 8001006:	781b      	ldrb	r3, [r3, #0]
 8001008:	4619      	mov	r1, r3
 800100a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800100e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001012:	fbb2 f3f3 	udiv	r3, r2, r3
 8001016:	4618      	mov	r0, r3
 8001018:	f001 f819 	bl	800204e <HAL_SYSTICK_Config>
 800101c:	4603      	mov	r3, r0
 800101e:	2b00      	cmp	r3, #0
 8001020:	d001      	beq.n	8001026 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001022:	2301      	movs	r3, #1
 8001024:	e00e      	b.n	8001044 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	2b0f      	cmp	r3, #15
 800102a:	d80a      	bhi.n	8001042 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800102c:	2200      	movs	r2, #0
 800102e:	6879      	ldr	r1, [r7, #4]
 8001030:	f04f 30ff 	mov.w	r0, #4294967295
 8001034:	f000 ffe1 	bl	8001ffa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001038:	4a06      	ldr	r2, [pc, #24]	; (8001054 <HAL_InitTick+0x5c>)
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800103e:	2300      	movs	r3, #0
 8001040:	e000      	b.n	8001044 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001042:	2301      	movs	r3, #1
}
 8001044:	4618      	mov	r0, r3
 8001046:	3708      	adds	r7, #8
 8001048:	46bd      	mov	sp, r7
 800104a:	bd80      	pop	{r7, pc}
 800104c:	200002b4 	.word	0x200002b4
 8001050:	200002bc 	.word	0x200002bc
 8001054:	200002b8 	.word	0x200002b8

08001058 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001058:	b480      	push	{r7}
 800105a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800105c:	4b06      	ldr	r3, [pc, #24]	; (8001078 <HAL_IncTick+0x20>)
 800105e:	781b      	ldrb	r3, [r3, #0]
 8001060:	461a      	mov	r2, r3
 8001062:	4b06      	ldr	r3, [pc, #24]	; (800107c <HAL_IncTick+0x24>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	4413      	add	r3, r2
 8001068:	4a04      	ldr	r2, [pc, #16]	; (800107c <HAL_IncTick+0x24>)
 800106a:	6013      	str	r3, [r2, #0]
}
 800106c:	bf00      	nop
 800106e:	46bd      	mov	sp, r7
 8001070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001074:	4770      	bx	lr
 8001076:	bf00      	nop
 8001078:	200002bc 	.word	0x200002bc
 800107c:	200004d8 	.word	0x200004d8

08001080 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001080:	b480      	push	{r7}
 8001082:	af00      	add	r7, sp, #0
  return uwTick;  
 8001084:	4b03      	ldr	r3, [pc, #12]	; (8001094 <HAL_GetTick+0x14>)
 8001086:	681b      	ldr	r3, [r3, #0]
}
 8001088:	4618      	mov	r0, r3
 800108a:	46bd      	mov	sp, r7
 800108c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop
 8001094:	200004d8 	.word	0x200004d8

08001098 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b084      	sub	sp, #16
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80010a0:	f7ff ffee 	bl	8001080 <HAL_GetTick>
 80010a4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010aa:	68fb      	ldr	r3, [r7, #12]
 80010ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010b0:	d005      	beq.n	80010be <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80010b2:	4b0a      	ldr	r3, [pc, #40]	; (80010dc <HAL_Delay+0x44>)
 80010b4:	781b      	ldrb	r3, [r3, #0]
 80010b6:	461a      	mov	r2, r3
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	4413      	add	r3, r2
 80010bc:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80010be:	bf00      	nop
 80010c0:	f7ff ffde 	bl	8001080 <HAL_GetTick>
 80010c4:	4602      	mov	r2, r0
 80010c6:	68bb      	ldr	r3, [r7, #8]
 80010c8:	1ad3      	subs	r3, r2, r3
 80010ca:	68fa      	ldr	r2, [r7, #12]
 80010cc:	429a      	cmp	r2, r3
 80010ce:	d8f7      	bhi.n	80010c0 <HAL_Delay+0x28>
  {
  }
}
 80010d0:	bf00      	nop
 80010d2:	bf00      	nop
 80010d4:	3710      	adds	r7, #16
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	bf00      	nop
 80010dc:	200002bc 	.word	0x200002bc

080010e0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b09a      	sub	sp, #104	; 0x68
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80010e8:	2300      	movs	r3, #0
 80010ea:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 80010ee:	2300      	movs	r3, #0
 80010f0:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 80010f2:	2300      	movs	r3, #0
 80010f4:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d101      	bne.n	8001100 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 80010fc:	2301      	movs	r3, #1
 80010fe:	e169      	b.n	80013d4 <HAL_ADC_Init+0x2f4>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	691b      	ldr	r3, [r3, #16]
 8001104:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800110a:	f003 0310 	and.w	r3, r3, #16
 800110e:	2b00      	cmp	r3, #0
 8001110:	d176      	bne.n	8001200 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001116:	2b00      	cmp	r3, #0
 8001118:	d152      	bne.n	80011c0 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	2200      	movs	r2, #0
 800111e:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	2200      	movs	r2, #0
 8001124:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	2200      	movs	r2, #0
 800112a:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	2200      	movs	r2, #0
 8001130:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001134:	6878      	ldr	r0, [r7, #4]
 8001136:	f7ff fd9b 	bl	8000c70 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	689b      	ldr	r3, [r3, #8]
 8001140:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001144:	2b00      	cmp	r3, #0
 8001146:	d13b      	bne.n	80011c0 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8001148:	6878      	ldr	r0, [r7, #4]
 800114a:	f000 fe15 	bl	8001d78 <ADC_Disable>
 800114e:	4603      	mov	r3, r0
 8001150:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001158:	f003 0310 	and.w	r3, r3, #16
 800115c:	2b00      	cmp	r3, #0
 800115e:	d12f      	bne.n	80011c0 <HAL_ADC_Init+0xe0>
 8001160:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001164:	2b00      	cmp	r3, #0
 8001166:	d12b      	bne.n	80011c0 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800116c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001170:	f023 0302 	bic.w	r3, r3, #2
 8001174:	f043 0202 	orr.w	r2, r3, #2
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	689a      	ldr	r2, [r3, #8]
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800118a:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	689a      	ldr	r2, [r3, #8]
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800119a:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800119c:	4b8f      	ldr	r3, [pc, #572]	; (80013dc <HAL_ADC_Init+0x2fc>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	4a8f      	ldr	r2, [pc, #572]	; (80013e0 <HAL_ADC_Init+0x300>)
 80011a2:	fba2 2303 	umull	r2, r3, r2, r3
 80011a6:	0c9a      	lsrs	r2, r3, #18
 80011a8:	4613      	mov	r3, r2
 80011aa:	009b      	lsls	r3, r3, #2
 80011ac:	4413      	add	r3, r2
 80011ae:	005b      	lsls	r3, r3, #1
 80011b0:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80011b2:	e002      	b.n	80011ba <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 80011b4:	68bb      	ldr	r3, [r7, #8]
 80011b6:	3b01      	subs	r3, #1
 80011b8:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80011ba:	68bb      	ldr	r3, [r7, #8]
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d1f9      	bne.n	80011b4 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	689b      	ldr	r3, [r3, #8]
 80011c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d007      	beq.n	80011de <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	689b      	ldr	r3, [r3, #8]
 80011d4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80011d8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80011dc:	d110      	bne.n	8001200 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011e2:	f023 0312 	bic.w	r3, r3, #18
 80011e6:	f043 0210 	orr.w	r2, r3, #16
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011f2:	f043 0201 	orr.w	r2, r3, #1
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 80011fa:	2301      	movs	r3, #1
 80011fc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001204:	f003 0310 	and.w	r3, r3, #16
 8001208:	2b00      	cmp	r3, #0
 800120a:	f040 80d6 	bne.w	80013ba <HAL_ADC_Init+0x2da>
 800120e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001212:	2b00      	cmp	r3, #0
 8001214:	f040 80d1 	bne.w	80013ba <HAL_ADC_Init+0x2da>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	689b      	ldr	r3, [r3, #8]
 800121e:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8001222:	2b00      	cmp	r3, #0
 8001224:	f040 80c9 	bne.w	80013ba <HAL_ADC_Init+0x2da>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800122c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001230:	f043 0202 	orr.w	r2, r3, #2
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001238:	4b6a      	ldr	r3, [pc, #424]	; (80013e4 <HAL_ADC_Init+0x304>)
 800123a:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800123c:	2300      	movs	r3, #0
 800123e:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	689b      	ldr	r3, [r3, #8]
 8001246:	f003 0303 	and.w	r3, r3, #3
 800124a:	2b01      	cmp	r3, #1
 800124c:	d108      	bne.n	8001260 <HAL_ADC_Init+0x180>
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	f003 0301 	and.w	r3, r3, #1
 8001258:	2b01      	cmp	r3, #1
 800125a:	d101      	bne.n	8001260 <HAL_ADC_Init+0x180>
 800125c:	2301      	movs	r3, #1
 800125e:	e000      	b.n	8001262 <HAL_ADC_Init+0x182>
 8001260:	2300      	movs	r3, #0
 8001262:	2b00      	cmp	r3, #0
 8001264:	d11c      	bne.n	80012a0 <HAL_ADC_Init+0x1c0>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001266:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001268:	2b00      	cmp	r3, #0
 800126a:	d010      	beq.n	800128e <HAL_ADC_Init+0x1ae>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	689b      	ldr	r3, [r3, #8]
 8001270:	f003 0303 	and.w	r3, r3, #3
 8001274:	2b01      	cmp	r3, #1
 8001276:	d107      	bne.n	8001288 <HAL_ADC_Init+0x1a8>
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	f003 0301 	and.w	r3, r3, #1
 8001280:	2b01      	cmp	r3, #1
 8001282:	d101      	bne.n	8001288 <HAL_ADC_Init+0x1a8>
 8001284:	2301      	movs	r3, #1
 8001286:	e000      	b.n	800128a <HAL_ADC_Init+0x1aa>
 8001288:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800128a:	2b00      	cmp	r3, #0
 800128c:	d108      	bne.n	80012a0 <HAL_ADC_Init+0x1c0>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 800128e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001290:	689b      	ldr	r3, [r3, #8]
 8001292:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	685b      	ldr	r3, [r3, #4]
 800129a:	431a      	orrs	r2, r3
 800129c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800129e:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	7e5b      	ldrb	r3, [r3, #25]
 80012a4:	035b      	lsls	r3, r3, #13
 80012a6:	687a      	ldr	r2, [r7, #4]
 80012a8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80012aa:	2a01      	cmp	r2, #1
 80012ac:	d002      	beq.n	80012b4 <HAL_ADC_Init+0x1d4>
 80012ae:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80012b2:	e000      	b.n	80012b6 <HAL_ADC_Init+0x1d6>
 80012b4:	2200      	movs	r2, #0
 80012b6:	431a      	orrs	r2, r3
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	68db      	ldr	r3, [r3, #12]
 80012bc:	431a      	orrs	r2, r3
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	689b      	ldr	r3, [r3, #8]
 80012c2:	4313      	orrs	r3, r2
 80012c4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80012c6:	4313      	orrs	r3, r2
 80012c8:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80012d0:	2b01      	cmp	r3, #1
 80012d2:	d11b      	bne.n	800130c <HAL_ADC_Init+0x22c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	7e5b      	ldrb	r3, [r3, #25]
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d109      	bne.n	80012f0 <HAL_ADC_Init+0x210>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012e0:	3b01      	subs	r3, #1
 80012e2:	045a      	lsls	r2, r3, #17
 80012e4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80012e6:	4313      	orrs	r3, r2
 80012e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012ec:	663b      	str	r3, [r7, #96]	; 0x60
 80012ee:	e00d      	b.n	800130c <HAL_ADC_Init+0x22c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012f4:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80012f8:	f043 0220 	orr.w	r2, r3, #32
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001304:	f043 0201 	orr.w	r2, r3, #1
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001310:	2b01      	cmp	r3, #1
 8001312:	d007      	beq.n	8001324 <HAL_ADC_Init+0x244>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800131c:	4313      	orrs	r3, r2
 800131e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001320:	4313      	orrs	r3, r2
 8001322:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	689b      	ldr	r3, [r3, #8]
 800132a:	f003 030c 	and.w	r3, r3, #12
 800132e:	2b00      	cmp	r3, #0
 8001330:	d114      	bne.n	800135c <HAL_ADC_Init+0x27c>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	68db      	ldr	r3, [r3, #12]
 8001338:	687a      	ldr	r2, [r7, #4]
 800133a:	6812      	ldr	r2, [r2, #0]
 800133c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001340:	f023 0302 	bic.w	r3, r3, #2
 8001344:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	7e1b      	ldrb	r3, [r3, #24]
 800134a:	039a      	lsls	r2, r3, #14
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001352:	005b      	lsls	r3, r3, #1
 8001354:	4313      	orrs	r3, r2
 8001356:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001358:	4313      	orrs	r3, r2
 800135a:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	68da      	ldr	r2, [r3, #12]
 8001362:	4b21      	ldr	r3, [pc, #132]	; (80013e8 <HAL_ADC_Init+0x308>)
 8001364:	4013      	ands	r3, r2
 8001366:	687a      	ldr	r2, [r7, #4]
 8001368:	6812      	ldr	r2, [r2, #0]
 800136a:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800136c:	430b      	orrs	r3, r1
 800136e:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	691b      	ldr	r3, [r3, #16]
 8001374:	2b01      	cmp	r3, #1
 8001376:	d10c      	bne.n	8001392 <HAL_ADC_Init+0x2b2>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800137e:	f023 010f 	bic.w	r1, r3, #15
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	69db      	ldr	r3, [r3, #28]
 8001386:	1e5a      	subs	r2, r3, #1
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	430a      	orrs	r2, r1
 800138e:	631a      	str	r2, [r3, #48]	; 0x30
 8001390:	e007      	b.n	80013a2 <HAL_ADC_Init+0x2c2>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	f022 020f 	bic.w	r2, r2, #15
 80013a0:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	2200      	movs	r2, #0
 80013a6:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013ac:	f023 0303 	bic.w	r3, r3, #3
 80013b0:	f043 0201 	orr.w	r2, r3, #1
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	641a      	str	r2, [r3, #64]	; 0x40
 80013b8:	e00a      	b.n	80013d0 <HAL_ADC_Init+0x2f0>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013be:	f023 0312 	bic.w	r3, r3, #18
 80013c2:	f043 0210 	orr.w	r2, r3, #16
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 80013ca:	2301      	movs	r3, #1
 80013cc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 80013d0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80013d4:	4618      	mov	r0, r3
 80013d6:	3768      	adds	r7, #104	; 0x68
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd80      	pop	{r7, pc}
 80013dc:	200002b4 	.word	0x200002b4
 80013e0:	431bde83 	.word	0x431bde83
 80013e4:	50000300 	.word	0x50000300
 80013e8:	fff0c007 	.word	0xfff0c007

080013ec <HAL_ADC_Start>:
  *         if ADC is master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b084      	sub	sp, #16
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80013f4:	2300      	movs	r3, #0
 80013f6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	689b      	ldr	r3, [r3, #8]
 80013fe:	f003 0304 	and.w	r3, r3, #4
 8001402:	2b00      	cmp	r3, #0
 8001404:	d158      	bne.n	80014b8 <HAL_ADC_Start+0xcc>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800140c:	2b01      	cmp	r3, #1
 800140e:	d101      	bne.n	8001414 <HAL_ADC_Start+0x28>
 8001410:	2302      	movs	r3, #2
 8001412:	e054      	b.n	80014be <HAL_ADC_Start+0xd2>
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	2201      	movs	r2, #1
 8001418:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800141c:	6878      	ldr	r0, [r7, #4]
 800141e:	f000 fc47 	bl	8001cb0 <ADC_Enable>
 8001422:	4603      	mov	r3, r0
 8001424:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001426:	7bfb      	ldrb	r3, [r7, #15]
 8001428:	2b00      	cmp	r3, #0
 800142a:	d140      	bne.n	80014ae <HAL_ADC_Start+0xc2>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001430:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001434:	f023 0301 	bic.w	r3, r3, #1
 8001438:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	641a      	str	r2, [r3, #64]	; 0x40
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001444:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	68db      	ldr	r3, [r3, #12]
 8001452:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001456:	2b00      	cmp	r3, #0
 8001458:	d007      	beq.n	800146a <HAL_ADC_Start+0x7e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800145e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001462:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	641a      	str	r2, [r3, #64]	; 0x40
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800146e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001472:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001476:	d106      	bne.n	8001486 <HAL_ADC_Start+0x9a>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800147c:	f023 0206 	bic.w	r2, r3, #6
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	645a      	str	r2, [r3, #68]	; 0x44
 8001484:	e002      	b.n	800148c <HAL_ADC_Start+0xa0>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	2200      	movs	r2, #0
 800148a:	645a      	str	r2, [r3, #68]	; 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	2200      	movs	r2, #0
 8001490:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	221c      	movs	r2, #28
 800149a:	601a      	str	r2, [r3, #0]
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	689a      	ldr	r2, [r3, #8]
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	f042 0204 	orr.w	r2, r2, #4
 80014aa:	609a      	str	r2, [r3, #8]
 80014ac:	e006      	b.n	80014bc <HAL_ADC_Start+0xd0>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	2200      	movs	r2, #0
 80014b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80014b6:	e001      	b.n	80014bc <HAL_ADC_Start+0xd0>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80014b8:	2302      	movs	r3, #2
 80014ba:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80014bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80014be:	4618      	mov	r0, r3
 80014c0:	3710      	adds	r7, #16
 80014c2:	46bd      	mov	sp, r7
 80014c4:	bd80      	pop	{r7, pc}
	...

080014c8 <HAL_ADC_PollForConversion>:
  * @note   Depending on init parameter "EOCSelection", flags EOS or EOC is 
  *         checked and cleared depending on autodelay status (bit AUTDLY).     
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b086      	sub	sp, #24
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
 80014d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_EOC;
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 80014d2:	2300      	movs	r3, #0
 80014d4:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

/* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	695b      	ldr	r3, [r3, #20]
 80014da:	2b08      	cmp	r3, #8
 80014dc:	d102      	bne.n	80014e4 <HAL_ADC_PollForConversion+0x1c>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 80014de:	2308      	movs	r3, #8
 80014e0:	617b      	str	r3, [r7, #20]
 80014e2:	e02e      	b.n	8001542 <HAL_ADC_PollForConversion+0x7a>
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80014e4:	4b56      	ldr	r3, [pc, #344]	; (8001640 <HAL_ADC_PollForConversion+0x178>)
 80014e6:	60fb      	str	r3, [r7, #12]
    
    /* Check DMA configuration, depending on MultiMode set or not */
    if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	689b      	ldr	r3, [r3, #8]
 80014ec:	f003 031f 	and.w	r3, r3, #31
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d112      	bne.n	800151a <HAL_ADC_PollForConversion+0x52>
    {
      if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	68db      	ldr	r3, [r3, #12]
 80014fa:	f003 0301 	and.w	r3, r3, #1
 80014fe:	2b01      	cmp	r3, #1
 8001500:	d11d      	bne.n	800153e <HAL_ADC_PollForConversion+0x76>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001506:	f043 0220 	orr.w	r2, r3, #32
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	2200      	movs	r2, #0
 8001512:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 8001516:	2301      	movs	r3, #1
 8001518:	e08d      	b.n	8001636 <HAL_ADC_PollForConversion+0x16e>
      }
    }
    else
    {
      /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	689b      	ldr	r3, [r3, #8]
 800151e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001522:	2b00      	cmp	r3, #0
 8001524:	d00b      	beq.n	800153e <HAL_ADC_PollForConversion+0x76>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800152a:	f043 0220 	orr.w	r2, r3, #32
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	2200      	movs	r2, #0
 8001536:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 800153a:	2301      	movs	r3, #1
 800153c:	e07b      	b.n	8001636 <HAL_ADC_PollForConversion+0x16e>
      }
    }
    
    tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 800153e:	230c      	movs	r3, #12
 8001540:	617b      	str	r3, [r7, #20]
  /* Get relevant register CFGR in ADC instance of ADC master or slave      */
  /* in function of multimode state (for devices with multimode             */
  /* available).                                                            */
  if(ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
  {
    tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	68db      	ldr	r3, [r3, #12]
 8001548:	613b      	str	r3, [r7, #16]
  {
    tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();  
 800154a:	f7ff fd99 	bl	8001080 <HAL_GetTick>
 800154e:	60b8      	str	r0, [r7, #8]
  
  /* Wait until End of Conversion or End of Sequence flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001550:	e021      	b.n	8001596 <HAL_ADC_PollForConversion+0xce>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8001552:	683b      	ldr	r3, [r7, #0]
 8001554:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001558:	d01d      	beq.n	8001596 <HAL_ADC_PollForConversion+0xce>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800155a:	683b      	ldr	r3, [r7, #0]
 800155c:	2b00      	cmp	r3, #0
 800155e:	d007      	beq.n	8001570 <HAL_ADC_PollForConversion+0xa8>
 8001560:	f7ff fd8e 	bl	8001080 <HAL_GetTick>
 8001564:	4602      	mov	r2, r0
 8001566:	68bb      	ldr	r3, [r7, #8]
 8001568:	1ad3      	subs	r3, r2, r3
 800156a:	683a      	ldr	r2, [r7, #0]
 800156c:	429a      	cmp	r2, r3
 800156e:	d212      	bcs.n	8001596 <HAL_ADC_PollForConversion+0xce>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	681a      	ldr	r2, [r3, #0]
 8001576:	697b      	ldr	r3, [r7, #20]
 8001578:	4013      	ands	r3, r2
 800157a:	2b00      	cmp	r3, #0
 800157c:	d10b      	bne.n	8001596 <HAL_ADC_PollForConversion+0xce>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001582:	f043 0204 	orr.w	r2, r3, #4
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	2200      	movs	r2, #0
 800158e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_TIMEOUT;
 8001592:	2303      	movs	r3, #3
 8001594:	e04f      	b.n	8001636 <HAL_ADC_PollForConversion+0x16e>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	681a      	ldr	r2, [r3, #0]
 800159c:	697b      	ldr	r3, [r7, #20]
 800159e:	4013      	ands	r3, r2
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d0d6      	beq.n	8001552 <HAL_ADC_PollForConversion+0x8a>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015a8:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	68db      	ldr	r3, [r3, #12]
 80015b6:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d131      	bne.n	8001622 <HAL_ADC_PollForConversion+0x15a>
     (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )
 80015be:	693b      	ldr	r3, [r7, #16]
 80015c0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d12c      	bne.n	8001622 <HAL_ADC_PollForConversion+0x15a>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	f003 0308 	and.w	r3, r3, #8
 80015d2:	2b08      	cmp	r3, #8
 80015d4:	d125      	bne.n	8001622 <HAL_ADC_PollForConversion+0x15a>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	689b      	ldr	r3, [r3, #8]
 80015dc:	f003 0304 	and.w	r3, r3, #4
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d112      	bne.n	800160a <HAL_ADC_PollForConversion+0x142>
      {        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015e8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	641a      	str	r2, [r3, #64]	; 0x40
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015f4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d112      	bne.n	8001622 <HAL_ADC_PollForConversion+0x15a>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001600:	f043 0201 	orr.w	r2, r3, #1
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	641a      	str	r2, [r3, #64]	; 0x40
 8001608:	e00b      	b.n	8001622 <HAL_ADC_PollForConversion+0x15a>
        }
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800160e:	f043 0220 	orr.w	r2, r3, #32
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800161a:	f043 0201 	orr.w	r2, r3, #1
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (READ_BIT (tmp_cfgr, ADC_CFGR_AUTDLY) == RESET)
 8001622:	693b      	ldr	r3, [r7, #16]
 8001624:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001628:	2b00      	cmp	r3, #0
 800162a:	d103      	bne.n	8001634 <HAL_ADC_PollForConversion+0x16c>
  {
    /* Clear regular group conversion flag */
    /* (EOC or EOS depending on HAL ADC initialization parameter) */
    __HAL_ADC_CLEAR_FLAG(hadc, tmp_Flag_EOC);
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	697a      	ldr	r2, [r7, #20]
 8001632:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001634:	2300      	movs	r3, #0
}
 8001636:	4618      	mov	r0, r3
 8001638:	3718      	adds	r7, #24
 800163a:	46bd      	mov	sp, r7
 800163c:	bd80      	pop	{r7, pc}
 800163e:	bf00      	nop
 8001640:	50000300 	.word	0x50000300

08001644 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001644:	b480      	push	{r7}
 8001646:	b083      	sub	sp, #12
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8001652:	4618      	mov	r0, r3
 8001654:	370c      	adds	r7, #12
 8001656:	46bd      	mov	sp, r7
 8001658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165c:	4770      	bx	lr

0800165e <HAL_ADCEx_Calibration_Start>:
  *            @arg ADC_SINGLE_ENDED: Channel in mode input single ended
  *            @arg ADC_DIFFERENTIAL_ENDED: Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc, uint32_t SingleDiff)
{
 800165e:	b580      	push	{r7, lr}
 8001660:	b084      	sub	sp, #16
 8001662:	af00      	add	r7, sp, #0
 8001664:	6078      	str	r0, [r7, #4]
 8001666:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001668:	2300      	movs	r3, #0
 800166a:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001672:	2b01      	cmp	r3, #1
 8001674:	d101      	bne.n	800167a <HAL_ADCEx_Calibration_Start+0x1c>
 8001676:	2302      	movs	r3, #2
 8001678:	e05f      	b.n	800173a <HAL_ADCEx_Calibration_Start+0xdc>
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	2201      	movs	r2, #1
 800167e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
   
  /* Calibration prerequisite: ADC must be disabled. */
   
  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8001682:	6878      	ldr	r0, [r7, #4]
 8001684:	f000 fb78 	bl	8001d78 <ADC_Disable>
 8001688:	4603      	mov	r3, r0
 800168a:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800168c:	7bfb      	ldrb	r3, [r7, #15]
 800168e:	2b00      	cmp	r3, #0
 8001690:	d14e      	bne.n	8001730 <HAL_ADCEx_Calibration_Start+0xd2>
  {
    /* Change ADC state */
    hadc->State = HAL_ADC_STATE_READY;
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	2201      	movs	r2, #1
 8001696:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Select calibration mode single ended or differential ended */
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	689a      	ldr	r2, [r3, #8]
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 80016a6:	609a      	str	r2, [r3, #8]
    if (SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	2b01      	cmp	r3, #1
 80016ac:	d107      	bne.n	80016be <HAL_ADCEx_Calibration_Start+0x60>
    {
      hadc->Instance->CR |= ADC_CR_ADCALDIF;
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	689a      	ldr	r2, [r3, #8]
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80016bc:	609a      	str	r2, [r3, #8]
    }

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	689a      	ldr	r2, [r3, #8]
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80016cc:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 80016ce:	f7ff fcd7 	bl	8001080 <HAL_GetTick>
 80016d2:	60b8      	str	r0, [r7, #8]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 80016d4:	e01c      	b.n	8001710 <HAL_ADCEx_Calibration_Start+0xb2>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80016d6:	f7ff fcd3 	bl	8001080 <HAL_GetTick>
 80016da:	4602      	mov	r2, r0
 80016dc:	68bb      	ldr	r3, [r7, #8]
 80016de:	1ad3      	subs	r3, r2, r3
 80016e0:	2b0a      	cmp	r3, #10
 80016e2:	d915      	bls.n	8001710 <HAL_ADCEx_Calibration_Start+0xb2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	689b      	ldr	r3, [r3, #8]
 80016ea:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80016ee:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80016f2:	d10d      	bne.n	8001710 <HAL_ADCEx_Calibration_Start+0xb2>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016f8:	f023 0312 	bic.w	r3, r3, #18
 80016fc:	f043 0210 	orr.w	r2, r3, #16
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	2200      	movs	r2, #0
 8001708:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800170c:	2301      	movs	r3, #1
 800170e:	e014      	b.n	800173a <HAL_ADCEx_Calibration_Start+0xdc>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	689b      	ldr	r3, [r3, #8]
 8001716:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800171a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800171e:	d0da      	beq.n	80016d6 <HAL_ADCEx_Calibration_Start+0x78>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001724:	f023 0303 	bic.w	r3, r3, #3
 8001728:	f043 0201 	orr.w	r2, r3, #1
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	2200      	movs	r2, #0
 8001734:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8001738:	7bfb      	ldrb	r3, [r7, #15]
}
 800173a:	4618      	mov	r0, r3
 800173c:	3710      	adds	r7, #16
 800173e:	46bd      	mov	sp, r7
 8001740:	bd80      	pop	{r7, pc}
	...

08001744 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001744:	b480      	push	{r7}
 8001746:	b09b      	sub	sp, #108	; 0x6c
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
 800174c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800174e:	2300      	movs	r3, #0
 8001750:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8001754:	2300      	movs	r3, #0
 8001756:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800175e:	2b01      	cmp	r3, #1
 8001760:	d101      	bne.n	8001766 <HAL_ADC_ConfigChannel+0x22>
 8001762:	2302      	movs	r3, #2
 8001764:	e299      	b.n	8001c9a <HAL_ADC_ConfigChannel+0x556>
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	2201      	movs	r2, #1
 800176a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	689b      	ldr	r3, [r3, #8]
 8001774:	f003 0304 	and.w	r3, r3, #4
 8001778:	2b00      	cmp	r3, #0
 800177a:	f040 827d 	bne.w	8001c78 <HAL_ADC_ConfigChannel+0x534>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 800177e:	683b      	ldr	r3, [r7, #0]
 8001780:	685b      	ldr	r3, [r3, #4]
 8001782:	2b04      	cmp	r3, #4
 8001784:	d81c      	bhi.n	80017c0 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800178c:	683b      	ldr	r3, [r7, #0]
 800178e:	685a      	ldr	r2, [r3, #4]
 8001790:	4613      	mov	r3, r2
 8001792:	005b      	lsls	r3, r3, #1
 8001794:	4413      	add	r3, r2
 8001796:	005b      	lsls	r3, r3, #1
 8001798:	461a      	mov	r2, r3
 800179a:	231f      	movs	r3, #31
 800179c:	4093      	lsls	r3, r2
 800179e:	43db      	mvns	r3, r3
 80017a0:	4019      	ands	r1, r3
 80017a2:	683b      	ldr	r3, [r7, #0]
 80017a4:	6818      	ldr	r0, [r3, #0]
 80017a6:	683b      	ldr	r3, [r7, #0]
 80017a8:	685a      	ldr	r2, [r3, #4]
 80017aa:	4613      	mov	r3, r2
 80017ac:	005b      	lsls	r3, r3, #1
 80017ae:	4413      	add	r3, r2
 80017b0:	005b      	lsls	r3, r3, #1
 80017b2:	fa00 f203 	lsl.w	r2, r0, r3
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	430a      	orrs	r2, r1
 80017bc:	631a      	str	r2, [r3, #48]	; 0x30
 80017be:	e063      	b.n	8001888 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 80017c0:	683b      	ldr	r3, [r7, #0]
 80017c2:	685b      	ldr	r3, [r3, #4]
 80017c4:	2b09      	cmp	r3, #9
 80017c6:	d81e      	bhi.n	8001806 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80017ce:	683b      	ldr	r3, [r7, #0]
 80017d0:	685a      	ldr	r2, [r3, #4]
 80017d2:	4613      	mov	r3, r2
 80017d4:	005b      	lsls	r3, r3, #1
 80017d6:	4413      	add	r3, r2
 80017d8:	005b      	lsls	r3, r3, #1
 80017da:	3b1e      	subs	r3, #30
 80017dc:	221f      	movs	r2, #31
 80017de:	fa02 f303 	lsl.w	r3, r2, r3
 80017e2:	43db      	mvns	r3, r3
 80017e4:	4019      	ands	r1, r3
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	6818      	ldr	r0, [r3, #0]
 80017ea:	683b      	ldr	r3, [r7, #0]
 80017ec:	685a      	ldr	r2, [r3, #4]
 80017ee:	4613      	mov	r3, r2
 80017f0:	005b      	lsls	r3, r3, #1
 80017f2:	4413      	add	r3, r2
 80017f4:	005b      	lsls	r3, r3, #1
 80017f6:	3b1e      	subs	r3, #30
 80017f8:	fa00 f203 	lsl.w	r2, r0, r3
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	430a      	orrs	r2, r1
 8001802:	635a      	str	r2, [r3, #52]	; 0x34
 8001804:	e040      	b.n	8001888 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8001806:	683b      	ldr	r3, [r7, #0]
 8001808:	685b      	ldr	r3, [r3, #4]
 800180a:	2b0e      	cmp	r3, #14
 800180c:	d81e      	bhi.n	800184c <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8001814:	683b      	ldr	r3, [r7, #0]
 8001816:	685a      	ldr	r2, [r3, #4]
 8001818:	4613      	mov	r3, r2
 800181a:	005b      	lsls	r3, r3, #1
 800181c:	4413      	add	r3, r2
 800181e:	005b      	lsls	r3, r3, #1
 8001820:	3b3c      	subs	r3, #60	; 0x3c
 8001822:	221f      	movs	r2, #31
 8001824:	fa02 f303 	lsl.w	r3, r2, r3
 8001828:	43db      	mvns	r3, r3
 800182a:	4019      	ands	r1, r3
 800182c:	683b      	ldr	r3, [r7, #0]
 800182e:	6818      	ldr	r0, [r3, #0]
 8001830:	683b      	ldr	r3, [r7, #0]
 8001832:	685a      	ldr	r2, [r3, #4]
 8001834:	4613      	mov	r3, r2
 8001836:	005b      	lsls	r3, r3, #1
 8001838:	4413      	add	r3, r2
 800183a:	005b      	lsls	r3, r3, #1
 800183c:	3b3c      	subs	r3, #60	; 0x3c
 800183e:	fa00 f203 	lsl.w	r2, r0, r3
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	430a      	orrs	r2, r1
 8001848:	639a      	str	r2, [r3, #56]	; 0x38
 800184a:	e01d      	b.n	8001888 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8001852:	683b      	ldr	r3, [r7, #0]
 8001854:	685a      	ldr	r2, [r3, #4]
 8001856:	4613      	mov	r3, r2
 8001858:	005b      	lsls	r3, r3, #1
 800185a:	4413      	add	r3, r2
 800185c:	005b      	lsls	r3, r3, #1
 800185e:	3b5a      	subs	r3, #90	; 0x5a
 8001860:	221f      	movs	r2, #31
 8001862:	fa02 f303 	lsl.w	r3, r2, r3
 8001866:	43db      	mvns	r3, r3
 8001868:	4019      	ands	r1, r3
 800186a:	683b      	ldr	r3, [r7, #0]
 800186c:	6818      	ldr	r0, [r3, #0]
 800186e:	683b      	ldr	r3, [r7, #0]
 8001870:	685a      	ldr	r2, [r3, #4]
 8001872:	4613      	mov	r3, r2
 8001874:	005b      	lsls	r3, r3, #1
 8001876:	4413      	add	r3, r2
 8001878:	005b      	lsls	r3, r3, #1
 800187a:	3b5a      	subs	r3, #90	; 0x5a
 800187c:	fa00 f203 	lsl.w	r2, r0, r3
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	430a      	orrs	r2, r1
 8001886:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	689b      	ldr	r3, [r3, #8]
 800188e:	f003 030c 	and.w	r3, r3, #12
 8001892:	2b00      	cmp	r3, #0
 8001894:	f040 80e5 	bne.w	8001a62 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	2b09      	cmp	r3, #9
 800189e:	d91c      	bls.n	80018da <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	6999      	ldr	r1, [r3, #24]
 80018a6:	683b      	ldr	r3, [r7, #0]
 80018a8:	681a      	ldr	r2, [r3, #0]
 80018aa:	4613      	mov	r3, r2
 80018ac:	005b      	lsls	r3, r3, #1
 80018ae:	4413      	add	r3, r2
 80018b0:	3b1e      	subs	r3, #30
 80018b2:	2207      	movs	r2, #7
 80018b4:	fa02 f303 	lsl.w	r3, r2, r3
 80018b8:	43db      	mvns	r3, r3
 80018ba:	4019      	ands	r1, r3
 80018bc:	683b      	ldr	r3, [r7, #0]
 80018be:	6898      	ldr	r0, [r3, #8]
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	681a      	ldr	r2, [r3, #0]
 80018c4:	4613      	mov	r3, r2
 80018c6:	005b      	lsls	r3, r3, #1
 80018c8:	4413      	add	r3, r2
 80018ca:	3b1e      	subs	r3, #30
 80018cc:	fa00 f203 	lsl.w	r2, r0, r3
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	430a      	orrs	r2, r1
 80018d6:	619a      	str	r2, [r3, #24]
 80018d8:	e019      	b.n	800190e <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	6959      	ldr	r1, [r3, #20]
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	681a      	ldr	r2, [r3, #0]
 80018e4:	4613      	mov	r3, r2
 80018e6:	005b      	lsls	r3, r3, #1
 80018e8:	4413      	add	r3, r2
 80018ea:	2207      	movs	r2, #7
 80018ec:	fa02 f303 	lsl.w	r3, r2, r3
 80018f0:	43db      	mvns	r3, r3
 80018f2:	4019      	ands	r1, r3
 80018f4:	683b      	ldr	r3, [r7, #0]
 80018f6:	6898      	ldr	r0, [r3, #8]
 80018f8:	683b      	ldr	r3, [r7, #0]
 80018fa:	681a      	ldr	r2, [r3, #0]
 80018fc:	4613      	mov	r3, r2
 80018fe:	005b      	lsls	r3, r3, #1
 8001900:	4413      	add	r3, r2
 8001902:	fa00 f203 	lsl.w	r2, r0, r3
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	430a      	orrs	r2, r1
 800190c:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 800190e:	683b      	ldr	r3, [r7, #0]
 8001910:	695a      	ldr	r2, [r3, #20]
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	68db      	ldr	r3, [r3, #12]
 8001918:	08db      	lsrs	r3, r3, #3
 800191a:	f003 0303 	and.w	r3, r3, #3
 800191e:	005b      	lsls	r3, r3, #1
 8001920:	fa02 f303 	lsl.w	r3, r2, r3
 8001924:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8001926:	683b      	ldr	r3, [r7, #0]
 8001928:	691b      	ldr	r3, [r3, #16]
 800192a:	3b01      	subs	r3, #1
 800192c:	2b03      	cmp	r3, #3
 800192e:	d84f      	bhi.n	80019d0 <HAL_ADC_ConfigChannel+0x28c>
 8001930:	a201      	add	r2, pc, #4	; (adr r2, 8001938 <HAL_ADC_ConfigChannel+0x1f4>)
 8001932:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001936:	bf00      	nop
 8001938:	08001949 	.word	0x08001949
 800193c:	0800196b 	.word	0x0800196b
 8001940:	0800198d 	.word	0x0800198d
 8001944:	080019af 	.word	0x080019af
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800194e:	4b99      	ldr	r3, [pc, #612]	; (8001bb4 <HAL_ADC_ConfigChannel+0x470>)
 8001950:	4013      	ands	r3, r2
 8001952:	683a      	ldr	r2, [r7, #0]
 8001954:	6812      	ldr	r2, [r2, #0]
 8001956:	0691      	lsls	r1, r2, #26
 8001958:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800195a:	430a      	orrs	r2, r1
 800195c:	431a      	orrs	r2, r3
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001966:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001968:	e07e      	b.n	8001a68 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001970:	4b90      	ldr	r3, [pc, #576]	; (8001bb4 <HAL_ADC_ConfigChannel+0x470>)
 8001972:	4013      	ands	r3, r2
 8001974:	683a      	ldr	r2, [r7, #0]
 8001976:	6812      	ldr	r2, [r2, #0]
 8001978:	0691      	lsls	r1, r2, #26
 800197a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800197c:	430a      	orrs	r2, r1
 800197e:	431a      	orrs	r2, r3
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001988:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800198a:	e06d      	b.n	8001a68 <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8001992:	4b88      	ldr	r3, [pc, #544]	; (8001bb4 <HAL_ADC_ConfigChannel+0x470>)
 8001994:	4013      	ands	r3, r2
 8001996:	683a      	ldr	r2, [r7, #0]
 8001998:	6812      	ldr	r2, [r2, #0]
 800199a:	0691      	lsls	r1, r2, #26
 800199c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800199e:	430a      	orrs	r2, r1
 80019a0:	431a      	orrs	r2, r3
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80019aa:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80019ac:	e05c      	b.n	8001a68 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80019b4:	4b7f      	ldr	r3, [pc, #508]	; (8001bb4 <HAL_ADC_ConfigChannel+0x470>)
 80019b6:	4013      	ands	r3, r2
 80019b8:	683a      	ldr	r2, [r7, #0]
 80019ba:	6812      	ldr	r2, [r2, #0]
 80019bc:	0691      	lsls	r1, r2, #26
 80019be:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80019c0:	430a      	orrs	r2, r1
 80019c2:	431a      	orrs	r2, r3
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80019cc:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80019ce:	e04b      	b.n	8001a68 <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80019d6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80019da:	683b      	ldr	r3, [r7, #0]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	069b      	lsls	r3, r3, #26
 80019e0:	429a      	cmp	r2, r3
 80019e2:	d107      	bne.n	80019f4 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80019f2:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80019fa:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80019fe:	683b      	ldr	r3, [r7, #0]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	069b      	lsls	r3, r3, #26
 8001a04:	429a      	cmp	r2, r3
 8001a06:	d107      	bne.n	8001a18 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001a16:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001a1e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001a22:	683b      	ldr	r3, [r7, #0]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	069b      	lsls	r3, r3, #26
 8001a28:	429a      	cmp	r2, r3
 8001a2a:	d107      	bne.n	8001a3c <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001a3a:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001a42:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001a46:	683b      	ldr	r3, [r7, #0]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	069b      	lsls	r3, r3, #26
 8001a4c:	429a      	cmp	r2, r3
 8001a4e:	d10a      	bne.n	8001a66 <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001a5e:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8001a60:	e001      	b.n	8001a66 <HAL_ADC_ConfigChannel+0x322>
    }

  }
 8001a62:	bf00      	nop
 8001a64:	e000      	b.n	8001a68 <HAL_ADC_ConfigChannel+0x324>
      break;
 8001a66:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	689b      	ldr	r3, [r3, #8]
 8001a6e:	f003 0303 	and.w	r3, r3, #3
 8001a72:	2b01      	cmp	r3, #1
 8001a74:	d108      	bne.n	8001a88 <HAL_ADC_ConfigChannel+0x344>
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	f003 0301 	and.w	r3, r3, #1
 8001a80:	2b01      	cmp	r3, #1
 8001a82:	d101      	bne.n	8001a88 <HAL_ADC_ConfigChannel+0x344>
 8001a84:	2301      	movs	r3, #1
 8001a86:	e000      	b.n	8001a8a <HAL_ADC_ConfigChannel+0x346>
 8001a88:	2300      	movs	r3, #0
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	f040 80ff 	bne.w	8001c8e <HAL_ADC_ConfigChannel+0x54a>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	68db      	ldr	r3, [r3, #12]
 8001a94:	2b01      	cmp	r3, #1
 8001a96:	d00f      	beq.n	8001ab8 <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8001aa0:	683b      	ldr	r3, [r7, #0]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	2201      	movs	r2, #1
 8001aa6:	fa02 f303 	lsl.w	r3, r2, r3
 8001aaa:	43da      	mvns	r2, r3
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	400a      	ands	r2, r1
 8001ab2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8001ab6:	e049      	b.n	8001b4c <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	2201      	movs	r2, #1
 8001ac6:	409a      	lsls	r2, r3
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	430a      	orrs	r2, r1
 8001ace:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8001ad2:	683b      	ldr	r3, [r7, #0]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	2b09      	cmp	r3, #9
 8001ad8:	d91c      	bls.n	8001b14 <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	6999      	ldr	r1, [r3, #24]
 8001ae0:	683b      	ldr	r3, [r7, #0]
 8001ae2:	681a      	ldr	r2, [r3, #0]
 8001ae4:	4613      	mov	r3, r2
 8001ae6:	005b      	lsls	r3, r3, #1
 8001ae8:	4413      	add	r3, r2
 8001aea:	3b1b      	subs	r3, #27
 8001aec:	2207      	movs	r2, #7
 8001aee:	fa02 f303 	lsl.w	r3, r2, r3
 8001af2:	43db      	mvns	r3, r3
 8001af4:	4019      	ands	r1, r3
 8001af6:	683b      	ldr	r3, [r7, #0]
 8001af8:	6898      	ldr	r0, [r3, #8]
 8001afa:	683b      	ldr	r3, [r7, #0]
 8001afc:	681a      	ldr	r2, [r3, #0]
 8001afe:	4613      	mov	r3, r2
 8001b00:	005b      	lsls	r3, r3, #1
 8001b02:	4413      	add	r3, r2
 8001b04:	3b1b      	subs	r3, #27
 8001b06:	fa00 f203 	lsl.w	r2, r0, r3
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	430a      	orrs	r2, r1
 8001b10:	619a      	str	r2, [r3, #24]
 8001b12:	e01b      	b.n	8001b4c <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	6959      	ldr	r1, [r3, #20]
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	1c5a      	adds	r2, r3, #1
 8001b20:	4613      	mov	r3, r2
 8001b22:	005b      	lsls	r3, r3, #1
 8001b24:	4413      	add	r3, r2
 8001b26:	2207      	movs	r2, #7
 8001b28:	fa02 f303 	lsl.w	r3, r2, r3
 8001b2c:	43db      	mvns	r3, r3
 8001b2e:	4019      	ands	r1, r3
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	6898      	ldr	r0, [r3, #8]
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	1c5a      	adds	r2, r3, #1
 8001b3a:	4613      	mov	r3, r2
 8001b3c:	005b      	lsls	r3, r3, #1
 8001b3e:	4413      	add	r3, r2
 8001b40:	fa00 f203 	lsl.w	r2, r0, r3
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	430a      	orrs	r2, r1
 8001b4a:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001b4c:	4b1a      	ldr	r3, [pc, #104]	; (8001bb8 <HAL_ADC_ConfigChannel+0x474>)
 8001b4e:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	2b10      	cmp	r3, #16
 8001b56:	d105      	bne.n	8001b64 <HAL_ADC_ConfigChannel+0x420>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001b58:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001b5a:	689b      	ldr	r3, [r3, #8]
 8001b5c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d014      	beq.n	8001b8e <HAL_ADC_ConfigChannel+0x44a>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8001b64:	683b      	ldr	r3, [r7, #0]
 8001b66:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001b68:	2b11      	cmp	r3, #17
 8001b6a:	d105      	bne.n	8001b78 <HAL_ADC_ConfigChannel+0x434>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001b6c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001b6e:	689b      	ldr	r3, [r3, #8]
 8001b70:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d00a      	beq.n	8001b8e <HAL_ADC_ConfigChannel+0x44a>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001b7c:	2b12      	cmp	r3, #18
 8001b7e:	f040 8086 	bne.w	8001c8e <HAL_ADC_ConfigChannel+0x54a>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8001b82:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001b84:	689b      	ldr	r3, [r3, #8]
 8001b86:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d17f      	bne.n	8001c8e <HAL_ADC_ConfigChannel+0x54a>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001b8e:	2300      	movs	r3, #0
 8001b90:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	689b      	ldr	r3, [r3, #8]
 8001b98:	f003 0303 	and.w	r3, r3, #3
 8001b9c:	2b01      	cmp	r3, #1
 8001b9e:	d10d      	bne.n	8001bbc <HAL_ADC_ConfigChannel+0x478>
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	f003 0301 	and.w	r3, r3, #1
 8001baa:	2b01      	cmp	r3, #1
 8001bac:	d106      	bne.n	8001bbc <HAL_ADC_ConfigChannel+0x478>
 8001bae:	2301      	movs	r3, #1
 8001bb0:	e005      	b.n	8001bbe <HAL_ADC_ConfigChannel+0x47a>
 8001bb2:	bf00      	nop
 8001bb4:	83fff000 	.word	0x83fff000
 8001bb8:	50000300 	.word	0x50000300
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d150      	bne.n	8001c64 <HAL_ADC_ConfigChannel+0x520>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001bc2:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d010      	beq.n	8001bea <HAL_ADC_ConfigChannel+0x4a6>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	689b      	ldr	r3, [r3, #8]
 8001bcc:	f003 0303 	and.w	r3, r3, #3
 8001bd0:	2b01      	cmp	r3, #1
 8001bd2:	d107      	bne.n	8001be4 <HAL_ADC_ConfigChannel+0x4a0>
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	f003 0301 	and.w	r3, r3, #1
 8001bdc:	2b01      	cmp	r3, #1
 8001bde:	d101      	bne.n	8001be4 <HAL_ADC_ConfigChannel+0x4a0>
 8001be0:	2301      	movs	r3, #1
 8001be2:	e000      	b.n	8001be6 <HAL_ADC_ConfigChannel+0x4a2>
 8001be4:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d13c      	bne.n	8001c64 <HAL_ADC_ConfigChannel+0x520>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	2b10      	cmp	r3, #16
 8001bf0:	d11d      	bne.n	8001c2e <HAL_ADC_ConfigChannel+0x4ea>
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001bfa:	d118      	bne.n	8001c2e <HAL_ADC_ConfigChannel+0x4ea>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8001bfc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001bfe:	689b      	ldr	r3, [r3, #8]
 8001c00:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001c04:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001c06:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001c08:	4b27      	ldr	r3, [pc, #156]	; (8001ca8 <HAL_ADC_ConfigChannel+0x564>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	4a27      	ldr	r2, [pc, #156]	; (8001cac <HAL_ADC_ConfigChannel+0x568>)
 8001c0e:	fba2 2303 	umull	r2, r3, r2, r3
 8001c12:	0c9a      	lsrs	r2, r3, #18
 8001c14:	4613      	mov	r3, r2
 8001c16:	009b      	lsls	r3, r3, #2
 8001c18:	4413      	add	r3, r2
 8001c1a:	005b      	lsls	r3, r3, #1
 8001c1c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001c1e:	e002      	b.n	8001c26 <HAL_ADC_ConfigChannel+0x4e2>
          {
            wait_loop_index--;
 8001c20:	68bb      	ldr	r3, [r7, #8]
 8001c22:	3b01      	subs	r3, #1
 8001c24:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001c26:	68bb      	ldr	r3, [r7, #8]
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d1f9      	bne.n	8001c20 <HAL_ADC_ConfigChannel+0x4dc>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001c2c:	e02e      	b.n	8001c8c <HAL_ADC_ConfigChannel+0x548>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8001c2e:	683b      	ldr	r3, [r7, #0]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	2b11      	cmp	r3, #17
 8001c34:	d10b      	bne.n	8001c4e <HAL_ADC_ConfigChannel+0x50a>
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001c3e:	d106      	bne.n	8001c4e <HAL_ADC_ConfigChannel+0x50a>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8001c40:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001c42:	689b      	ldr	r3, [r3, #8]
 8001c44:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8001c48:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001c4a:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001c4c:	e01e      	b.n	8001c8c <HAL_ADC_ConfigChannel+0x548>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8001c4e:	683b      	ldr	r3, [r7, #0]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	2b12      	cmp	r3, #18
 8001c54:	d11a      	bne.n	8001c8c <HAL_ADC_ConfigChannel+0x548>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8001c56:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001c58:	689b      	ldr	r3, [r3, #8]
 8001c5a:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001c5e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001c60:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001c62:	e013      	b.n	8001c8c <HAL_ADC_ConfigChannel+0x548>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c68:	f043 0220 	orr.w	r2, r3, #32
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8001c70:	2301      	movs	r3, #1
 8001c72:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8001c76:	e00a      	b.n	8001c8e <HAL_ADC_ConfigChannel+0x54a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c7c:	f043 0220 	orr.w	r2, r3, #32
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8001c84:	2301      	movs	r3, #1
 8001c86:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8001c8a:	e000      	b.n	8001c8e <HAL_ADC_ConfigChannel+0x54a>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001c8c:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	2200      	movs	r2, #0
 8001c92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8001c96:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	376c      	adds	r7, #108	; 0x6c
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca4:	4770      	bx	lr
 8001ca6:	bf00      	nop
 8001ca8:	200002b4 	.word	0x200002b4
 8001cac:	431bde83 	.word	0x431bde83

08001cb0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b084      	sub	sp, #16
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001cb8:	2300      	movs	r3, #0
 8001cba:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	689b      	ldr	r3, [r3, #8]
 8001cc2:	f003 0303 	and.w	r3, r3, #3
 8001cc6:	2b01      	cmp	r3, #1
 8001cc8:	d108      	bne.n	8001cdc <ADC_Enable+0x2c>
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	f003 0301 	and.w	r3, r3, #1
 8001cd4:	2b01      	cmp	r3, #1
 8001cd6:	d101      	bne.n	8001cdc <ADC_Enable+0x2c>
 8001cd8:	2301      	movs	r3, #1
 8001cda:	e000      	b.n	8001cde <ADC_Enable+0x2e>
 8001cdc:	2300      	movs	r3, #0
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d143      	bne.n	8001d6a <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	689a      	ldr	r2, [r3, #8]
 8001ce8:	4b22      	ldr	r3, [pc, #136]	; (8001d74 <ADC_Enable+0xc4>)
 8001cea:	4013      	ands	r3, r2
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d00d      	beq.n	8001d0c <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cf4:	f043 0210 	orr.w	r2, r3, #16
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d00:	f043 0201 	orr.w	r2, r3, #1
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 8001d08:	2301      	movs	r3, #1
 8001d0a:	e02f      	b.n	8001d6c <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	689a      	ldr	r2, [r3, #8]
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	f042 0201 	orr.w	r2, r2, #1
 8001d1a:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8001d1c:	f7ff f9b0 	bl	8001080 <HAL_GetTick>
 8001d20:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001d22:	e01b      	b.n	8001d5c <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001d24:	f7ff f9ac 	bl	8001080 <HAL_GetTick>
 8001d28:	4602      	mov	r2, r0
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	1ad3      	subs	r3, r2, r3
 8001d2e:	2b02      	cmp	r3, #2
 8001d30:	d914      	bls.n	8001d5c <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	f003 0301 	and.w	r3, r3, #1
 8001d3c:	2b01      	cmp	r3, #1
 8001d3e:	d00d      	beq.n	8001d5c <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d44:	f043 0210 	orr.w	r2, r3, #16
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d50:	f043 0201 	orr.w	r2, r3, #1
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8001d58:	2301      	movs	r3, #1
 8001d5a:	e007      	b.n	8001d6c <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f003 0301 	and.w	r3, r3, #1
 8001d66:	2b01      	cmp	r3, #1
 8001d68:	d1dc      	bne.n	8001d24 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001d6a:	2300      	movs	r3, #0
}
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	3710      	adds	r7, #16
 8001d70:	46bd      	mov	sp, r7
 8001d72:	bd80      	pop	{r7, pc}
 8001d74:	8000003f 	.word	0x8000003f

08001d78 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b084      	sub	sp, #16
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001d80:	2300      	movs	r3, #0
 8001d82:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	689b      	ldr	r3, [r3, #8]
 8001d8a:	f003 0303 	and.w	r3, r3, #3
 8001d8e:	2b01      	cmp	r3, #1
 8001d90:	d108      	bne.n	8001da4 <ADC_Disable+0x2c>
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f003 0301 	and.w	r3, r3, #1
 8001d9c:	2b01      	cmp	r3, #1
 8001d9e:	d101      	bne.n	8001da4 <ADC_Disable+0x2c>
 8001da0:	2301      	movs	r3, #1
 8001da2:	e000      	b.n	8001da6 <ADC_Disable+0x2e>
 8001da4:	2300      	movs	r3, #0
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d047      	beq.n	8001e3a <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	689b      	ldr	r3, [r3, #8]
 8001db0:	f003 030d 	and.w	r3, r3, #13
 8001db4:	2b01      	cmp	r3, #1
 8001db6:	d10f      	bne.n	8001dd8 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	689a      	ldr	r2, [r3, #8]
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	f042 0202 	orr.w	r2, r2, #2
 8001dc6:	609a      	str	r2, [r3, #8]
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	2203      	movs	r2, #3
 8001dce:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8001dd0:	f7ff f956 	bl	8001080 <HAL_GetTick>
 8001dd4:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001dd6:	e029      	b.n	8001e2c <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ddc:	f043 0210 	orr.w	r2, r3, #16
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001de8:	f043 0201 	orr.w	r2, r3, #1
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8001df0:	2301      	movs	r3, #1
 8001df2:	e023      	b.n	8001e3c <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001df4:	f7ff f944 	bl	8001080 <HAL_GetTick>
 8001df8:	4602      	mov	r2, r0
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	1ad3      	subs	r3, r2, r3
 8001dfe:	2b02      	cmp	r3, #2
 8001e00:	d914      	bls.n	8001e2c <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	689b      	ldr	r3, [r3, #8]
 8001e08:	f003 0301 	and.w	r3, r3, #1
 8001e0c:	2b01      	cmp	r3, #1
 8001e0e:	d10d      	bne.n	8001e2c <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e14:	f043 0210 	orr.w	r2, r3, #16
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e20:	f043 0201 	orr.w	r2, r3, #1
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8001e28:	2301      	movs	r3, #1
 8001e2a:	e007      	b.n	8001e3c <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	689b      	ldr	r3, [r3, #8]
 8001e32:	f003 0301 	and.w	r3, r3, #1
 8001e36:	2b01      	cmp	r3, #1
 8001e38:	d0dc      	beq.n	8001df4 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001e3a:	2300      	movs	r3, #0
}
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	3710      	adds	r7, #16
 8001e40:	46bd      	mov	sp, r7
 8001e42:	bd80      	pop	{r7, pc}

08001e44 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e44:	b480      	push	{r7}
 8001e46:	b085      	sub	sp, #20
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	f003 0307 	and.w	r3, r3, #7
 8001e52:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e54:	4b0c      	ldr	r3, [pc, #48]	; (8001e88 <__NVIC_SetPriorityGrouping+0x44>)
 8001e56:	68db      	ldr	r3, [r3, #12]
 8001e58:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e5a:	68ba      	ldr	r2, [r7, #8]
 8001e5c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001e60:	4013      	ands	r3, r2
 8001e62:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e68:	68bb      	ldr	r3, [r7, #8]
 8001e6a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e6c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001e70:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e74:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e76:	4a04      	ldr	r2, [pc, #16]	; (8001e88 <__NVIC_SetPriorityGrouping+0x44>)
 8001e78:	68bb      	ldr	r3, [r7, #8]
 8001e7a:	60d3      	str	r3, [r2, #12]
}
 8001e7c:	bf00      	nop
 8001e7e:	3714      	adds	r7, #20
 8001e80:	46bd      	mov	sp, r7
 8001e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e86:	4770      	bx	lr
 8001e88:	e000ed00 	.word	0xe000ed00

08001e8c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e90:	4b04      	ldr	r3, [pc, #16]	; (8001ea4 <__NVIC_GetPriorityGrouping+0x18>)
 8001e92:	68db      	ldr	r3, [r3, #12]
 8001e94:	0a1b      	lsrs	r3, r3, #8
 8001e96:	f003 0307 	and.w	r3, r3, #7
}
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea2:	4770      	bx	lr
 8001ea4:	e000ed00 	.word	0xe000ed00

08001ea8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	b083      	sub	sp, #12
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	4603      	mov	r3, r0
 8001eb0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001eb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	db0b      	blt.n	8001ed2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001eba:	79fb      	ldrb	r3, [r7, #7]
 8001ebc:	f003 021f 	and.w	r2, r3, #31
 8001ec0:	4907      	ldr	r1, [pc, #28]	; (8001ee0 <__NVIC_EnableIRQ+0x38>)
 8001ec2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ec6:	095b      	lsrs	r3, r3, #5
 8001ec8:	2001      	movs	r0, #1
 8001eca:	fa00 f202 	lsl.w	r2, r0, r2
 8001ece:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001ed2:	bf00      	nop
 8001ed4:	370c      	adds	r7, #12
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001edc:	4770      	bx	lr
 8001ede:	bf00      	nop
 8001ee0:	e000e100 	.word	0xe000e100

08001ee4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	b083      	sub	sp, #12
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	4603      	mov	r3, r0
 8001eec:	6039      	str	r1, [r7, #0]
 8001eee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ef0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	db0a      	blt.n	8001f0e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	b2da      	uxtb	r2, r3
 8001efc:	490c      	ldr	r1, [pc, #48]	; (8001f30 <__NVIC_SetPriority+0x4c>)
 8001efe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f02:	0112      	lsls	r2, r2, #4
 8001f04:	b2d2      	uxtb	r2, r2
 8001f06:	440b      	add	r3, r1
 8001f08:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f0c:	e00a      	b.n	8001f24 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	b2da      	uxtb	r2, r3
 8001f12:	4908      	ldr	r1, [pc, #32]	; (8001f34 <__NVIC_SetPriority+0x50>)
 8001f14:	79fb      	ldrb	r3, [r7, #7]
 8001f16:	f003 030f 	and.w	r3, r3, #15
 8001f1a:	3b04      	subs	r3, #4
 8001f1c:	0112      	lsls	r2, r2, #4
 8001f1e:	b2d2      	uxtb	r2, r2
 8001f20:	440b      	add	r3, r1
 8001f22:	761a      	strb	r2, [r3, #24]
}
 8001f24:	bf00      	nop
 8001f26:	370c      	adds	r7, #12
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2e:	4770      	bx	lr
 8001f30:	e000e100 	.word	0xe000e100
 8001f34:	e000ed00 	.word	0xe000ed00

08001f38 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	b089      	sub	sp, #36	; 0x24
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	60f8      	str	r0, [r7, #12]
 8001f40:	60b9      	str	r1, [r7, #8]
 8001f42:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	f003 0307 	and.w	r3, r3, #7
 8001f4a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f4c:	69fb      	ldr	r3, [r7, #28]
 8001f4e:	f1c3 0307 	rsb	r3, r3, #7
 8001f52:	2b04      	cmp	r3, #4
 8001f54:	bf28      	it	cs
 8001f56:	2304      	movcs	r3, #4
 8001f58:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f5a:	69fb      	ldr	r3, [r7, #28]
 8001f5c:	3304      	adds	r3, #4
 8001f5e:	2b06      	cmp	r3, #6
 8001f60:	d902      	bls.n	8001f68 <NVIC_EncodePriority+0x30>
 8001f62:	69fb      	ldr	r3, [r7, #28]
 8001f64:	3b03      	subs	r3, #3
 8001f66:	e000      	b.n	8001f6a <NVIC_EncodePriority+0x32>
 8001f68:	2300      	movs	r3, #0
 8001f6a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f6c:	f04f 32ff 	mov.w	r2, #4294967295
 8001f70:	69bb      	ldr	r3, [r7, #24]
 8001f72:	fa02 f303 	lsl.w	r3, r2, r3
 8001f76:	43da      	mvns	r2, r3
 8001f78:	68bb      	ldr	r3, [r7, #8]
 8001f7a:	401a      	ands	r2, r3
 8001f7c:	697b      	ldr	r3, [r7, #20]
 8001f7e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f80:	f04f 31ff 	mov.w	r1, #4294967295
 8001f84:	697b      	ldr	r3, [r7, #20]
 8001f86:	fa01 f303 	lsl.w	r3, r1, r3
 8001f8a:	43d9      	mvns	r1, r3
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f90:	4313      	orrs	r3, r2
         );
}
 8001f92:	4618      	mov	r0, r3
 8001f94:	3724      	adds	r7, #36	; 0x24
 8001f96:	46bd      	mov	sp, r7
 8001f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9c:	4770      	bx	lr
	...

08001fa0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b082      	sub	sp, #8
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	3b01      	subs	r3, #1
 8001fac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001fb0:	d301      	bcc.n	8001fb6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001fb2:	2301      	movs	r3, #1
 8001fb4:	e00f      	b.n	8001fd6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001fb6:	4a0a      	ldr	r2, [pc, #40]	; (8001fe0 <SysTick_Config+0x40>)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	3b01      	subs	r3, #1
 8001fbc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001fbe:	210f      	movs	r1, #15
 8001fc0:	f04f 30ff 	mov.w	r0, #4294967295
 8001fc4:	f7ff ff8e 	bl	8001ee4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001fc8:	4b05      	ldr	r3, [pc, #20]	; (8001fe0 <SysTick_Config+0x40>)
 8001fca:	2200      	movs	r2, #0
 8001fcc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001fce:	4b04      	ldr	r3, [pc, #16]	; (8001fe0 <SysTick_Config+0x40>)
 8001fd0:	2207      	movs	r2, #7
 8001fd2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001fd4:	2300      	movs	r3, #0
}
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	3708      	adds	r7, #8
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bd80      	pop	{r7, pc}
 8001fde:	bf00      	nop
 8001fe0:	e000e010 	.word	0xe000e010

08001fe4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b082      	sub	sp, #8
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001fec:	6878      	ldr	r0, [r7, #4]
 8001fee:	f7ff ff29 	bl	8001e44 <__NVIC_SetPriorityGrouping>
}
 8001ff2:	bf00      	nop
 8001ff4:	3708      	adds	r7, #8
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bd80      	pop	{r7, pc}

08001ffa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ffa:	b580      	push	{r7, lr}
 8001ffc:	b086      	sub	sp, #24
 8001ffe:	af00      	add	r7, sp, #0
 8002000:	4603      	mov	r3, r0
 8002002:	60b9      	str	r1, [r7, #8]
 8002004:	607a      	str	r2, [r7, #4]
 8002006:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002008:	2300      	movs	r3, #0
 800200a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800200c:	f7ff ff3e 	bl	8001e8c <__NVIC_GetPriorityGrouping>
 8002010:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002012:	687a      	ldr	r2, [r7, #4]
 8002014:	68b9      	ldr	r1, [r7, #8]
 8002016:	6978      	ldr	r0, [r7, #20]
 8002018:	f7ff ff8e 	bl	8001f38 <NVIC_EncodePriority>
 800201c:	4602      	mov	r2, r0
 800201e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002022:	4611      	mov	r1, r2
 8002024:	4618      	mov	r0, r3
 8002026:	f7ff ff5d 	bl	8001ee4 <__NVIC_SetPriority>
}
 800202a:	bf00      	nop
 800202c:	3718      	adds	r7, #24
 800202e:	46bd      	mov	sp, r7
 8002030:	bd80      	pop	{r7, pc}

08002032 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002032:	b580      	push	{r7, lr}
 8002034:	b082      	sub	sp, #8
 8002036:	af00      	add	r7, sp, #0
 8002038:	4603      	mov	r3, r0
 800203a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800203c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002040:	4618      	mov	r0, r3
 8002042:	f7ff ff31 	bl	8001ea8 <__NVIC_EnableIRQ>
}
 8002046:	bf00      	nop
 8002048:	3708      	adds	r7, #8
 800204a:	46bd      	mov	sp, r7
 800204c:	bd80      	pop	{r7, pc}

0800204e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800204e:	b580      	push	{r7, lr}
 8002050:	b082      	sub	sp, #8
 8002052:	af00      	add	r7, sp, #0
 8002054:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002056:	6878      	ldr	r0, [r7, #4]
 8002058:	f7ff ffa2 	bl	8001fa0 <SysTick_Config>
 800205c:	4603      	mov	r3, r0
}
 800205e:	4618      	mov	r0, r3
 8002060:	3708      	adds	r7, #8
 8002062:	46bd      	mov	sp, r7
 8002064:	bd80      	pop	{r7, pc}

08002066 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002066:	b480      	push	{r7}
 8002068:	b083      	sub	sp, #12
 800206a:	af00      	add	r7, sp, #0
 800206c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002074:	2b02      	cmp	r3, #2
 8002076:	d008      	beq.n	800208a <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	2204      	movs	r2, #4
 800207c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	2200      	movs	r2, #0
 8002082:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002086:	2301      	movs	r3, #1
 8002088:	e020      	b.n	80020cc <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	681a      	ldr	r2, [r3, #0]
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	f022 020e 	bic.w	r2, r2, #14
 8002098:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	681a      	ldr	r2, [r3, #0]
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f022 0201 	bic.w	r2, r2, #1
 80020a8:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020b2:	2101      	movs	r1, #1
 80020b4:	fa01 f202 	lsl.w	r2, r1, r2
 80020b8:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	2201      	movs	r2, #1
 80020be:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	2200      	movs	r2, #0
 80020c6:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 80020ca:	2300      	movs	r3, #0
}
 80020cc:	4618      	mov	r0, r3
 80020ce:	370c      	adds	r7, #12
 80020d0:	46bd      	mov	sp, r7
 80020d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d6:	4770      	bx	lr

080020d8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80020d8:	b580      	push	{r7, lr}
 80020da:	b084      	sub	sp, #16
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80020e0:	2300      	movs	r3, #0
 80020e2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80020ea:	2b02      	cmp	r3, #2
 80020ec:	d005      	beq.n	80020fa <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	2204      	movs	r2, #4
 80020f2:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80020f4:	2301      	movs	r3, #1
 80020f6:	73fb      	strb	r3, [r7, #15]
 80020f8:	e027      	b.n	800214a <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	681a      	ldr	r2, [r3, #0]
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f022 020e 	bic.w	r2, r2, #14
 8002108:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	681a      	ldr	r2, [r3, #0]
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f022 0201 	bic.w	r2, r2, #1
 8002118:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002122:	2101      	movs	r1, #1
 8002124:	fa01 f202 	lsl.w	r2, r1, r2
 8002128:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	2201      	movs	r2, #1
 800212e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	2200      	movs	r2, #0
 8002136:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800213e:	2b00      	cmp	r3, #0
 8002140:	d003      	beq.n	800214a <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002146:	6878      	ldr	r0, [r7, #4]
 8002148:	4798      	blx	r3
    } 
  }
  return status;
 800214a:	7bfb      	ldrb	r3, [r7, #15]
}
 800214c:	4618      	mov	r0, r3
 800214e:	3710      	adds	r7, #16
 8002150:	46bd      	mov	sp, r7
 8002152:	bd80      	pop	{r7, pc}

08002154 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002154:	b480      	push	{r7}
 8002156:	b087      	sub	sp, #28
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
 800215c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800215e:	2300      	movs	r3, #0
 8002160:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002162:	e14e      	b.n	8002402 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	681a      	ldr	r2, [r3, #0]
 8002168:	2101      	movs	r1, #1
 800216a:	697b      	ldr	r3, [r7, #20]
 800216c:	fa01 f303 	lsl.w	r3, r1, r3
 8002170:	4013      	ands	r3, r2
 8002172:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	2b00      	cmp	r3, #0
 8002178:	f000 8140 	beq.w	80023fc <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	685b      	ldr	r3, [r3, #4]
 8002180:	f003 0303 	and.w	r3, r3, #3
 8002184:	2b01      	cmp	r3, #1
 8002186:	d005      	beq.n	8002194 <HAL_GPIO_Init+0x40>
 8002188:	683b      	ldr	r3, [r7, #0]
 800218a:	685b      	ldr	r3, [r3, #4]
 800218c:	f003 0303 	and.w	r3, r3, #3
 8002190:	2b02      	cmp	r3, #2
 8002192:	d130      	bne.n	80021f6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	689b      	ldr	r3, [r3, #8]
 8002198:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800219a:	697b      	ldr	r3, [r7, #20]
 800219c:	005b      	lsls	r3, r3, #1
 800219e:	2203      	movs	r2, #3
 80021a0:	fa02 f303 	lsl.w	r3, r2, r3
 80021a4:	43db      	mvns	r3, r3
 80021a6:	693a      	ldr	r2, [r7, #16]
 80021a8:	4013      	ands	r3, r2
 80021aa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80021ac:	683b      	ldr	r3, [r7, #0]
 80021ae:	68da      	ldr	r2, [r3, #12]
 80021b0:	697b      	ldr	r3, [r7, #20]
 80021b2:	005b      	lsls	r3, r3, #1
 80021b4:	fa02 f303 	lsl.w	r3, r2, r3
 80021b8:	693a      	ldr	r2, [r7, #16]
 80021ba:	4313      	orrs	r3, r2
 80021bc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	693a      	ldr	r2, [r7, #16]
 80021c2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	685b      	ldr	r3, [r3, #4]
 80021c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80021ca:	2201      	movs	r2, #1
 80021cc:	697b      	ldr	r3, [r7, #20]
 80021ce:	fa02 f303 	lsl.w	r3, r2, r3
 80021d2:	43db      	mvns	r3, r3
 80021d4:	693a      	ldr	r2, [r7, #16]
 80021d6:	4013      	ands	r3, r2
 80021d8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80021da:	683b      	ldr	r3, [r7, #0]
 80021dc:	685b      	ldr	r3, [r3, #4]
 80021de:	091b      	lsrs	r3, r3, #4
 80021e0:	f003 0201 	and.w	r2, r3, #1
 80021e4:	697b      	ldr	r3, [r7, #20]
 80021e6:	fa02 f303 	lsl.w	r3, r2, r3
 80021ea:	693a      	ldr	r2, [r7, #16]
 80021ec:	4313      	orrs	r3, r2
 80021ee:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	693a      	ldr	r2, [r7, #16]
 80021f4:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	685b      	ldr	r3, [r3, #4]
 80021fa:	f003 0303 	and.w	r3, r3, #3
 80021fe:	2b03      	cmp	r3, #3
 8002200:	d017      	beq.n	8002232 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	68db      	ldr	r3, [r3, #12]
 8002206:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002208:	697b      	ldr	r3, [r7, #20]
 800220a:	005b      	lsls	r3, r3, #1
 800220c:	2203      	movs	r2, #3
 800220e:	fa02 f303 	lsl.w	r3, r2, r3
 8002212:	43db      	mvns	r3, r3
 8002214:	693a      	ldr	r2, [r7, #16]
 8002216:	4013      	ands	r3, r2
 8002218:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800221a:	683b      	ldr	r3, [r7, #0]
 800221c:	689a      	ldr	r2, [r3, #8]
 800221e:	697b      	ldr	r3, [r7, #20]
 8002220:	005b      	lsls	r3, r3, #1
 8002222:	fa02 f303 	lsl.w	r3, r2, r3
 8002226:	693a      	ldr	r2, [r7, #16]
 8002228:	4313      	orrs	r3, r2
 800222a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	693a      	ldr	r2, [r7, #16]
 8002230:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002232:	683b      	ldr	r3, [r7, #0]
 8002234:	685b      	ldr	r3, [r3, #4]
 8002236:	f003 0303 	and.w	r3, r3, #3
 800223a:	2b02      	cmp	r3, #2
 800223c:	d123      	bne.n	8002286 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800223e:	697b      	ldr	r3, [r7, #20]
 8002240:	08da      	lsrs	r2, r3, #3
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	3208      	adds	r2, #8
 8002246:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800224a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800224c:	697b      	ldr	r3, [r7, #20]
 800224e:	f003 0307 	and.w	r3, r3, #7
 8002252:	009b      	lsls	r3, r3, #2
 8002254:	220f      	movs	r2, #15
 8002256:	fa02 f303 	lsl.w	r3, r2, r3
 800225a:	43db      	mvns	r3, r3
 800225c:	693a      	ldr	r2, [r7, #16]
 800225e:	4013      	ands	r3, r2
 8002260:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002262:	683b      	ldr	r3, [r7, #0]
 8002264:	691a      	ldr	r2, [r3, #16]
 8002266:	697b      	ldr	r3, [r7, #20]
 8002268:	f003 0307 	and.w	r3, r3, #7
 800226c:	009b      	lsls	r3, r3, #2
 800226e:	fa02 f303 	lsl.w	r3, r2, r3
 8002272:	693a      	ldr	r2, [r7, #16]
 8002274:	4313      	orrs	r3, r2
 8002276:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002278:	697b      	ldr	r3, [r7, #20]
 800227a:	08da      	lsrs	r2, r3, #3
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	3208      	adds	r2, #8
 8002280:	6939      	ldr	r1, [r7, #16]
 8002282:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800228c:	697b      	ldr	r3, [r7, #20]
 800228e:	005b      	lsls	r3, r3, #1
 8002290:	2203      	movs	r2, #3
 8002292:	fa02 f303 	lsl.w	r3, r2, r3
 8002296:	43db      	mvns	r3, r3
 8002298:	693a      	ldr	r2, [r7, #16]
 800229a:	4013      	ands	r3, r2
 800229c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	685b      	ldr	r3, [r3, #4]
 80022a2:	f003 0203 	and.w	r2, r3, #3
 80022a6:	697b      	ldr	r3, [r7, #20]
 80022a8:	005b      	lsls	r3, r3, #1
 80022aa:	fa02 f303 	lsl.w	r3, r2, r3
 80022ae:	693a      	ldr	r2, [r7, #16]
 80022b0:	4313      	orrs	r3, r2
 80022b2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	693a      	ldr	r2, [r7, #16]
 80022b8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	685b      	ldr	r3, [r3, #4]
 80022be:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	f000 809a 	beq.w	80023fc <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022c8:	4b55      	ldr	r3, [pc, #340]	; (8002420 <HAL_GPIO_Init+0x2cc>)
 80022ca:	699b      	ldr	r3, [r3, #24]
 80022cc:	4a54      	ldr	r2, [pc, #336]	; (8002420 <HAL_GPIO_Init+0x2cc>)
 80022ce:	f043 0301 	orr.w	r3, r3, #1
 80022d2:	6193      	str	r3, [r2, #24]
 80022d4:	4b52      	ldr	r3, [pc, #328]	; (8002420 <HAL_GPIO_Init+0x2cc>)
 80022d6:	699b      	ldr	r3, [r3, #24]
 80022d8:	f003 0301 	and.w	r3, r3, #1
 80022dc:	60bb      	str	r3, [r7, #8]
 80022de:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80022e0:	4a50      	ldr	r2, [pc, #320]	; (8002424 <HAL_GPIO_Init+0x2d0>)
 80022e2:	697b      	ldr	r3, [r7, #20]
 80022e4:	089b      	lsrs	r3, r3, #2
 80022e6:	3302      	adds	r3, #2
 80022e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022ec:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80022ee:	697b      	ldr	r3, [r7, #20]
 80022f0:	f003 0303 	and.w	r3, r3, #3
 80022f4:	009b      	lsls	r3, r3, #2
 80022f6:	220f      	movs	r2, #15
 80022f8:	fa02 f303 	lsl.w	r3, r2, r3
 80022fc:	43db      	mvns	r3, r3
 80022fe:	693a      	ldr	r2, [r7, #16]
 8002300:	4013      	ands	r3, r2
 8002302:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800230a:	d013      	beq.n	8002334 <HAL_GPIO_Init+0x1e0>
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	4a46      	ldr	r2, [pc, #280]	; (8002428 <HAL_GPIO_Init+0x2d4>)
 8002310:	4293      	cmp	r3, r2
 8002312:	d00d      	beq.n	8002330 <HAL_GPIO_Init+0x1dc>
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	4a45      	ldr	r2, [pc, #276]	; (800242c <HAL_GPIO_Init+0x2d8>)
 8002318:	4293      	cmp	r3, r2
 800231a:	d007      	beq.n	800232c <HAL_GPIO_Init+0x1d8>
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	4a44      	ldr	r2, [pc, #272]	; (8002430 <HAL_GPIO_Init+0x2dc>)
 8002320:	4293      	cmp	r3, r2
 8002322:	d101      	bne.n	8002328 <HAL_GPIO_Init+0x1d4>
 8002324:	2303      	movs	r3, #3
 8002326:	e006      	b.n	8002336 <HAL_GPIO_Init+0x1e2>
 8002328:	2305      	movs	r3, #5
 800232a:	e004      	b.n	8002336 <HAL_GPIO_Init+0x1e2>
 800232c:	2302      	movs	r3, #2
 800232e:	e002      	b.n	8002336 <HAL_GPIO_Init+0x1e2>
 8002330:	2301      	movs	r3, #1
 8002332:	e000      	b.n	8002336 <HAL_GPIO_Init+0x1e2>
 8002334:	2300      	movs	r3, #0
 8002336:	697a      	ldr	r2, [r7, #20]
 8002338:	f002 0203 	and.w	r2, r2, #3
 800233c:	0092      	lsls	r2, r2, #2
 800233e:	4093      	lsls	r3, r2
 8002340:	693a      	ldr	r2, [r7, #16]
 8002342:	4313      	orrs	r3, r2
 8002344:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002346:	4937      	ldr	r1, [pc, #220]	; (8002424 <HAL_GPIO_Init+0x2d0>)
 8002348:	697b      	ldr	r3, [r7, #20]
 800234a:	089b      	lsrs	r3, r3, #2
 800234c:	3302      	adds	r3, #2
 800234e:	693a      	ldr	r2, [r7, #16]
 8002350:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002354:	4b37      	ldr	r3, [pc, #220]	; (8002434 <HAL_GPIO_Init+0x2e0>)
 8002356:	689b      	ldr	r3, [r3, #8]
 8002358:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	43db      	mvns	r3, r3
 800235e:	693a      	ldr	r2, [r7, #16]
 8002360:	4013      	ands	r3, r2
 8002362:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002364:	683b      	ldr	r3, [r7, #0]
 8002366:	685b      	ldr	r3, [r3, #4]
 8002368:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800236c:	2b00      	cmp	r3, #0
 800236e:	d003      	beq.n	8002378 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8002370:	693a      	ldr	r2, [r7, #16]
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	4313      	orrs	r3, r2
 8002376:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002378:	4a2e      	ldr	r2, [pc, #184]	; (8002434 <HAL_GPIO_Init+0x2e0>)
 800237a:	693b      	ldr	r3, [r7, #16]
 800237c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800237e:	4b2d      	ldr	r3, [pc, #180]	; (8002434 <HAL_GPIO_Init+0x2e0>)
 8002380:	68db      	ldr	r3, [r3, #12]
 8002382:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	43db      	mvns	r3, r3
 8002388:	693a      	ldr	r2, [r7, #16]
 800238a:	4013      	ands	r3, r2
 800238c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	685b      	ldr	r3, [r3, #4]
 8002392:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002396:	2b00      	cmp	r3, #0
 8002398:	d003      	beq.n	80023a2 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 800239a:	693a      	ldr	r2, [r7, #16]
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	4313      	orrs	r3, r2
 80023a0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80023a2:	4a24      	ldr	r2, [pc, #144]	; (8002434 <HAL_GPIO_Init+0x2e0>)
 80023a4:	693b      	ldr	r3, [r7, #16]
 80023a6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80023a8:	4b22      	ldr	r3, [pc, #136]	; (8002434 <HAL_GPIO_Init+0x2e0>)
 80023aa:	685b      	ldr	r3, [r3, #4]
 80023ac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	43db      	mvns	r3, r3
 80023b2:	693a      	ldr	r2, [r7, #16]
 80023b4:	4013      	ands	r3, r2
 80023b6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	685b      	ldr	r3, [r3, #4]
 80023bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d003      	beq.n	80023cc <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 80023c4:	693a      	ldr	r2, [r7, #16]
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	4313      	orrs	r3, r2
 80023ca:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80023cc:	4a19      	ldr	r2, [pc, #100]	; (8002434 <HAL_GPIO_Init+0x2e0>)
 80023ce:	693b      	ldr	r3, [r7, #16]
 80023d0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80023d2:	4b18      	ldr	r3, [pc, #96]	; (8002434 <HAL_GPIO_Init+0x2e0>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	43db      	mvns	r3, r3
 80023dc:	693a      	ldr	r2, [r7, #16]
 80023de:	4013      	ands	r3, r2
 80023e0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	685b      	ldr	r3, [r3, #4]
 80023e6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d003      	beq.n	80023f6 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 80023ee:	693a      	ldr	r2, [r7, #16]
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	4313      	orrs	r3, r2
 80023f4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80023f6:	4a0f      	ldr	r2, [pc, #60]	; (8002434 <HAL_GPIO_Init+0x2e0>)
 80023f8:	693b      	ldr	r3, [r7, #16]
 80023fa:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80023fc:	697b      	ldr	r3, [r7, #20]
 80023fe:	3301      	adds	r3, #1
 8002400:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	681a      	ldr	r2, [r3, #0]
 8002406:	697b      	ldr	r3, [r7, #20]
 8002408:	fa22 f303 	lsr.w	r3, r2, r3
 800240c:	2b00      	cmp	r3, #0
 800240e:	f47f aea9 	bne.w	8002164 <HAL_GPIO_Init+0x10>
  }
}
 8002412:	bf00      	nop
 8002414:	bf00      	nop
 8002416:	371c      	adds	r7, #28
 8002418:	46bd      	mov	sp, r7
 800241a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241e:	4770      	bx	lr
 8002420:	40021000 	.word	0x40021000
 8002424:	40010000 	.word	0x40010000
 8002428:	48000400 	.word	0x48000400
 800242c:	48000800 	.word	0x48000800
 8002430:	48000c00 	.word	0x48000c00
 8002434:	40010400 	.word	0x40010400

08002438 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002438:	b480      	push	{r7}
 800243a:	b083      	sub	sp, #12
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
 8002440:	460b      	mov	r3, r1
 8002442:	807b      	strh	r3, [r7, #2]
 8002444:	4613      	mov	r3, r2
 8002446:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002448:	787b      	ldrb	r3, [r7, #1]
 800244a:	2b00      	cmp	r3, #0
 800244c:	d003      	beq.n	8002456 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800244e:	887a      	ldrh	r2, [r7, #2]
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002454:	e002      	b.n	800245c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002456:	887a      	ldrh	r2, [r7, #2]
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800245c:	bf00      	nop
 800245e:	370c      	adds	r7, #12
 8002460:	46bd      	mov	sp, r7
 8002462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002466:	4770      	bx	lr

08002468 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002468:	b480      	push	{r7}
 800246a:	b085      	sub	sp, #20
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
 8002470:	460b      	mov	r3, r1
 8002472:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	695b      	ldr	r3, [r3, #20]
 8002478:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800247a:	887a      	ldrh	r2, [r7, #2]
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	4013      	ands	r3, r2
 8002480:	041a      	lsls	r2, r3, #16
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	43d9      	mvns	r1, r3
 8002486:	887b      	ldrh	r3, [r7, #2]
 8002488:	400b      	ands	r3, r1
 800248a:	431a      	orrs	r2, r3
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	619a      	str	r2, [r3, #24]
}
 8002490:	bf00      	nop
 8002492:	3714      	adds	r7, #20
 8002494:	46bd      	mov	sp, r7
 8002496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249a:	4770      	bx	lr

0800249c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 80024a2:	af00      	add	r7, sp, #0
 80024a4:	1d3b      	adds	r3, r7, #4
 80024a6:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80024a8:	1d3b      	adds	r3, r7, #4
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d102      	bne.n	80024b6 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 80024b0:	2301      	movs	r3, #1
 80024b2:	f000 bef4 	b.w	800329e <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80024b6:	1d3b      	adds	r3, r7, #4
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f003 0301 	and.w	r3, r3, #1
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	f000 816a 	beq.w	800279a <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80024c6:	4bb3      	ldr	r3, [pc, #716]	; (8002794 <HAL_RCC_OscConfig+0x2f8>)
 80024c8:	685b      	ldr	r3, [r3, #4]
 80024ca:	f003 030c 	and.w	r3, r3, #12
 80024ce:	2b04      	cmp	r3, #4
 80024d0:	d00c      	beq.n	80024ec <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80024d2:	4bb0      	ldr	r3, [pc, #704]	; (8002794 <HAL_RCC_OscConfig+0x2f8>)
 80024d4:	685b      	ldr	r3, [r3, #4]
 80024d6:	f003 030c 	and.w	r3, r3, #12
 80024da:	2b08      	cmp	r3, #8
 80024dc:	d159      	bne.n	8002592 <HAL_RCC_OscConfig+0xf6>
 80024de:	4bad      	ldr	r3, [pc, #692]	; (8002794 <HAL_RCC_OscConfig+0x2f8>)
 80024e0:	685b      	ldr	r3, [r3, #4]
 80024e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80024e6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80024ea:	d152      	bne.n	8002592 <HAL_RCC_OscConfig+0xf6>
 80024ec:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80024f0:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024f4:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 80024f8:	fa93 f3a3 	rbit	r3, r3
 80024fc:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002500:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002504:	fab3 f383 	clz	r3, r3
 8002508:	b2db      	uxtb	r3, r3
 800250a:	095b      	lsrs	r3, r3, #5
 800250c:	b2db      	uxtb	r3, r3
 800250e:	f043 0301 	orr.w	r3, r3, #1
 8002512:	b2db      	uxtb	r3, r3
 8002514:	2b01      	cmp	r3, #1
 8002516:	d102      	bne.n	800251e <HAL_RCC_OscConfig+0x82>
 8002518:	4b9e      	ldr	r3, [pc, #632]	; (8002794 <HAL_RCC_OscConfig+0x2f8>)
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	e015      	b.n	800254a <HAL_RCC_OscConfig+0xae>
 800251e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002522:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002526:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 800252a:	fa93 f3a3 	rbit	r3, r3
 800252e:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8002532:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002536:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 800253a:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 800253e:	fa93 f3a3 	rbit	r3, r3
 8002542:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8002546:	4b93      	ldr	r3, [pc, #588]	; (8002794 <HAL_RCC_OscConfig+0x2f8>)
 8002548:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800254a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800254e:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8002552:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8002556:	fa92 f2a2 	rbit	r2, r2
 800255a:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 800255e:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8002562:	fab2 f282 	clz	r2, r2
 8002566:	b2d2      	uxtb	r2, r2
 8002568:	f042 0220 	orr.w	r2, r2, #32
 800256c:	b2d2      	uxtb	r2, r2
 800256e:	f002 021f 	and.w	r2, r2, #31
 8002572:	2101      	movs	r1, #1
 8002574:	fa01 f202 	lsl.w	r2, r1, r2
 8002578:	4013      	ands	r3, r2
 800257a:	2b00      	cmp	r3, #0
 800257c:	f000 810c 	beq.w	8002798 <HAL_RCC_OscConfig+0x2fc>
 8002580:	1d3b      	adds	r3, r7, #4
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	685b      	ldr	r3, [r3, #4]
 8002586:	2b00      	cmp	r3, #0
 8002588:	f040 8106 	bne.w	8002798 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 800258c:	2301      	movs	r3, #1
 800258e:	f000 be86 	b.w	800329e <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002592:	1d3b      	adds	r3, r7, #4
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	685b      	ldr	r3, [r3, #4]
 8002598:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800259c:	d106      	bne.n	80025ac <HAL_RCC_OscConfig+0x110>
 800259e:	4b7d      	ldr	r3, [pc, #500]	; (8002794 <HAL_RCC_OscConfig+0x2f8>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	4a7c      	ldr	r2, [pc, #496]	; (8002794 <HAL_RCC_OscConfig+0x2f8>)
 80025a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025a8:	6013      	str	r3, [r2, #0]
 80025aa:	e030      	b.n	800260e <HAL_RCC_OscConfig+0x172>
 80025ac:	1d3b      	adds	r3, r7, #4
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	685b      	ldr	r3, [r3, #4]
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d10c      	bne.n	80025d0 <HAL_RCC_OscConfig+0x134>
 80025b6:	4b77      	ldr	r3, [pc, #476]	; (8002794 <HAL_RCC_OscConfig+0x2f8>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	4a76      	ldr	r2, [pc, #472]	; (8002794 <HAL_RCC_OscConfig+0x2f8>)
 80025bc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80025c0:	6013      	str	r3, [r2, #0]
 80025c2:	4b74      	ldr	r3, [pc, #464]	; (8002794 <HAL_RCC_OscConfig+0x2f8>)
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	4a73      	ldr	r2, [pc, #460]	; (8002794 <HAL_RCC_OscConfig+0x2f8>)
 80025c8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80025cc:	6013      	str	r3, [r2, #0]
 80025ce:	e01e      	b.n	800260e <HAL_RCC_OscConfig+0x172>
 80025d0:	1d3b      	adds	r3, r7, #4
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	685b      	ldr	r3, [r3, #4]
 80025d6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80025da:	d10c      	bne.n	80025f6 <HAL_RCC_OscConfig+0x15a>
 80025dc:	4b6d      	ldr	r3, [pc, #436]	; (8002794 <HAL_RCC_OscConfig+0x2f8>)
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	4a6c      	ldr	r2, [pc, #432]	; (8002794 <HAL_RCC_OscConfig+0x2f8>)
 80025e2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80025e6:	6013      	str	r3, [r2, #0]
 80025e8:	4b6a      	ldr	r3, [pc, #424]	; (8002794 <HAL_RCC_OscConfig+0x2f8>)
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	4a69      	ldr	r2, [pc, #420]	; (8002794 <HAL_RCC_OscConfig+0x2f8>)
 80025ee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025f2:	6013      	str	r3, [r2, #0]
 80025f4:	e00b      	b.n	800260e <HAL_RCC_OscConfig+0x172>
 80025f6:	4b67      	ldr	r3, [pc, #412]	; (8002794 <HAL_RCC_OscConfig+0x2f8>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	4a66      	ldr	r2, [pc, #408]	; (8002794 <HAL_RCC_OscConfig+0x2f8>)
 80025fc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002600:	6013      	str	r3, [r2, #0]
 8002602:	4b64      	ldr	r3, [pc, #400]	; (8002794 <HAL_RCC_OscConfig+0x2f8>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	4a63      	ldr	r2, [pc, #396]	; (8002794 <HAL_RCC_OscConfig+0x2f8>)
 8002608:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800260c:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800260e:	4b61      	ldr	r3, [pc, #388]	; (8002794 <HAL_RCC_OscConfig+0x2f8>)
 8002610:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002612:	f023 020f 	bic.w	r2, r3, #15
 8002616:	1d3b      	adds	r3, r7, #4
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	689b      	ldr	r3, [r3, #8]
 800261c:	495d      	ldr	r1, [pc, #372]	; (8002794 <HAL_RCC_OscConfig+0x2f8>)
 800261e:	4313      	orrs	r3, r2
 8002620:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002622:	1d3b      	adds	r3, r7, #4
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	685b      	ldr	r3, [r3, #4]
 8002628:	2b00      	cmp	r3, #0
 800262a:	d059      	beq.n	80026e0 <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800262c:	f7fe fd28 	bl	8001080 <HAL_GetTick>
 8002630:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002634:	e00a      	b.n	800264c <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002636:	f7fe fd23 	bl	8001080 <HAL_GetTick>
 800263a:	4602      	mov	r2, r0
 800263c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002640:	1ad3      	subs	r3, r2, r3
 8002642:	2b64      	cmp	r3, #100	; 0x64
 8002644:	d902      	bls.n	800264c <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8002646:	2303      	movs	r3, #3
 8002648:	f000 be29 	b.w	800329e <HAL_RCC_OscConfig+0xe02>
 800264c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002650:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002654:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8002658:	fa93 f3a3 	rbit	r3, r3
 800265c:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8002660:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002664:	fab3 f383 	clz	r3, r3
 8002668:	b2db      	uxtb	r3, r3
 800266a:	095b      	lsrs	r3, r3, #5
 800266c:	b2db      	uxtb	r3, r3
 800266e:	f043 0301 	orr.w	r3, r3, #1
 8002672:	b2db      	uxtb	r3, r3
 8002674:	2b01      	cmp	r3, #1
 8002676:	d102      	bne.n	800267e <HAL_RCC_OscConfig+0x1e2>
 8002678:	4b46      	ldr	r3, [pc, #280]	; (8002794 <HAL_RCC_OscConfig+0x2f8>)
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	e015      	b.n	80026aa <HAL_RCC_OscConfig+0x20e>
 800267e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002682:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002686:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 800268a:	fa93 f3a3 	rbit	r3, r3
 800268e:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8002692:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002696:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 800269a:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 800269e:	fa93 f3a3 	rbit	r3, r3
 80026a2:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 80026a6:	4b3b      	ldr	r3, [pc, #236]	; (8002794 <HAL_RCC_OscConfig+0x2f8>)
 80026a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026aa:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80026ae:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 80026b2:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 80026b6:	fa92 f2a2 	rbit	r2, r2
 80026ba:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 80026be:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 80026c2:	fab2 f282 	clz	r2, r2
 80026c6:	b2d2      	uxtb	r2, r2
 80026c8:	f042 0220 	orr.w	r2, r2, #32
 80026cc:	b2d2      	uxtb	r2, r2
 80026ce:	f002 021f 	and.w	r2, r2, #31
 80026d2:	2101      	movs	r1, #1
 80026d4:	fa01 f202 	lsl.w	r2, r1, r2
 80026d8:	4013      	ands	r3, r2
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d0ab      	beq.n	8002636 <HAL_RCC_OscConfig+0x19a>
 80026de:	e05c      	b.n	800279a <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026e0:	f7fe fcce 	bl	8001080 <HAL_GetTick>
 80026e4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026e8:	e00a      	b.n	8002700 <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80026ea:	f7fe fcc9 	bl	8001080 <HAL_GetTick>
 80026ee:	4602      	mov	r2, r0
 80026f0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80026f4:	1ad3      	subs	r3, r2, r3
 80026f6:	2b64      	cmp	r3, #100	; 0x64
 80026f8:	d902      	bls.n	8002700 <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 80026fa:	2303      	movs	r3, #3
 80026fc:	f000 bdcf 	b.w	800329e <HAL_RCC_OscConfig+0xe02>
 8002700:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002704:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002708:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 800270c:	fa93 f3a3 	rbit	r3, r3
 8002710:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8002714:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002718:	fab3 f383 	clz	r3, r3
 800271c:	b2db      	uxtb	r3, r3
 800271e:	095b      	lsrs	r3, r3, #5
 8002720:	b2db      	uxtb	r3, r3
 8002722:	f043 0301 	orr.w	r3, r3, #1
 8002726:	b2db      	uxtb	r3, r3
 8002728:	2b01      	cmp	r3, #1
 800272a:	d102      	bne.n	8002732 <HAL_RCC_OscConfig+0x296>
 800272c:	4b19      	ldr	r3, [pc, #100]	; (8002794 <HAL_RCC_OscConfig+0x2f8>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	e015      	b.n	800275e <HAL_RCC_OscConfig+0x2c2>
 8002732:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002736:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800273a:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 800273e:	fa93 f3a3 	rbit	r3, r3
 8002742:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8002746:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800274a:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 800274e:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8002752:	fa93 f3a3 	rbit	r3, r3
 8002756:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 800275a:	4b0e      	ldr	r3, [pc, #56]	; (8002794 <HAL_RCC_OscConfig+0x2f8>)
 800275c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800275e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002762:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8002766:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 800276a:	fa92 f2a2 	rbit	r2, r2
 800276e:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8002772:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8002776:	fab2 f282 	clz	r2, r2
 800277a:	b2d2      	uxtb	r2, r2
 800277c:	f042 0220 	orr.w	r2, r2, #32
 8002780:	b2d2      	uxtb	r2, r2
 8002782:	f002 021f 	and.w	r2, r2, #31
 8002786:	2101      	movs	r1, #1
 8002788:	fa01 f202 	lsl.w	r2, r1, r2
 800278c:	4013      	ands	r3, r2
 800278e:	2b00      	cmp	r3, #0
 8002790:	d1ab      	bne.n	80026ea <HAL_RCC_OscConfig+0x24e>
 8002792:	e002      	b.n	800279a <HAL_RCC_OscConfig+0x2fe>
 8002794:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002798:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800279a:	1d3b      	adds	r3, r7, #4
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f003 0302 	and.w	r3, r3, #2
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	f000 816f 	beq.w	8002a88 <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80027aa:	4bd0      	ldr	r3, [pc, #832]	; (8002aec <HAL_RCC_OscConfig+0x650>)
 80027ac:	685b      	ldr	r3, [r3, #4]
 80027ae:	f003 030c 	and.w	r3, r3, #12
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d00b      	beq.n	80027ce <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80027b6:	4bcd      	ldr	r3, [pc, #820]	; (8002aec <HAL_RCC_OscConfig+0x650>)
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	f003 030c 	and.w	r3, r3, #12
 80027be:	2b08      	cmp	r3, #8
 80027c0:	d16c      	bne.n	800289c <HAL_RCC_OscConfig+0x400>
 80027c2:	4bca      	ldr	r3, [pc, #808]	; (8002aec <HAL_RCC_OscConfig+0x650>)
 80027c4:	685b      	ldr	r3, [r3, #4]
 80027c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d166      	bne.n	800289c <HAL_RCC_OscConfig+0x400>
 80027ce:	2302      	movs	r3, #2
 80027d0:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027d4:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 80027d8:	fa93 f3a3 	rbit	r3, r3
 80027dc:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 80027e0:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027e4:	fab3 f383 	clz	r3, r3
 80027e8:	b2db      	uxtb	r3, r3
 80027ea:	095b      	lsrs	r3, r3, #5
 80027ec:	b2db      	uxtb	r3, r3
 80027ee:	f043 0301 	orr.w	r3, r3, #1
 80027f2:	b2db      	uxtb	r3, r3
 80027f4:	2b01      	cmp	r3, #1
 80027f6:	d102      	bne.n	80027fe <HAL_RCC_OscConfig+0x362>
 80027f8:	4bbc      	ldr	r3, [pc, #752]	; (8002aec <HAL_RCC_OscConfig+0x650>)
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	e013      	b.n	8002826 <HAL_RCC_OscConfig+0x38a>
 80027fe:	2302      	movs	r3, #2
 8002800:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002804:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8002808:	fa93 f3a3 	rbit	r3, r3
 800280c:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8002810:	2302      	movs	r3, #2
 8002812:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8002816:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800281a:	fa93 f3a3 	rbit	r3, r3
 800281e:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8002822:	4bb2      	ldr	r3, [pc, #712]	; (8002aec <HAL_RCC_OscConfig+0x650>)
 8002824:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002826:	2202      	movs	r2, #2
 8002828:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 800282c:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8002830:	fa92 f2a2 	rbit	r2, r2
 8002834:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8002838:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 800283c:	fab2 f282 	clz	r2, r2
 8002840:	b2d2      	uxtb	r2, r2
 8002842:	f042 0220 	orr.w	r2, r2, #32
 8002846:	b2d2      	uxtb	r2, r2
 8002848:	f002 021f 	and.w	r2, r2, #31
 800284c:	2101      	movs	r1, #1
 800284e:	fa01 f202 	lsl.w	r2, r1, r2
 8002852:	4013      	ands	r3, r2
 8002854:	2b00      	cmp	r3, #0
 8002856:	d007      	beq.n	8002868 <HAL_RCC_OscConfig+0x3cc>
 8002858:	1d3b      	adds	r3, r7, #4
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	691b      	ldr	r3, [r3, #16]
 800285e:	2b01      	cmp	r3, #1
 8002860:	d002      	beq.n	8002868 <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 8002862:	2301      	movs	r3, #1
 8002864:	f000 bd1b 	b.w	800329e <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002868:	4ba0      	ldr	r3, [pc, #640]	; (8002aec <HAL_RCC_OscConfig+0x650>)
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002870:	1d3b      	adds	r3, r7, #4
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	695b      	ldr	r3, [r3, #20]
 8002876:	21f8      	movs	r1, #248	; 0xf8
 8002878:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800287c:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8002880:	fa91 f1a1 	rbit	r1, r1
 8002884:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8002888:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 800288c:	fab1 f181 	clz	r1, r1
 8002890:	b2c9      	uxtb	r1, r1
 8002892:	408b      	lsls	r3, r1
 8002894:	4995      	ldr	r1, [pc, #596]	; (8002aec <HAL_RCC_OscConfig+0x650>)
 8002896:	4313      	orrs	r3, r2
 8002898:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800289a:	e0f5      	b.n	8002a88 <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800289c:	1d3b      	adds	r3, r7, #4
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	691b      	ldr	r3, [r3, #16]
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	f000 8085 	beq.w	80029b2 <HAL_RCC_OscConfig+0x516>
 80028a8:	2301      	movs	r3, #1
 80028aa:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028ae:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 80028b2:	fa93 f3a3 	rbit	r3, r3
 80028b6:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 80028ba:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80028be:	fab3 f383 	clz	r3, r3
 80028c2:	b2db      	uxtb	r3, r3
 80028c4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80028c8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80028cc:	009b      	lsls	r3, r3, #2
 80028ce:	461a      	mov	r2, r3
 80028d0:	2301      	movs	r3, #1
 80028d2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028d4:	f7fe fbd4 	bl	8001080 <HAL_GetTick>
 80028d8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028dc:	e00a      	b.n	80028f4 <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80028de:	f7fe fbcf 	bl	8001080 <HAL_GetTick>
 80028e2:	4602      	mov	r2, r0
 80028e4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80028e8:	1ad3      	subs	r3, r2, r3
 80028ea:	2b02      	cmp	r3, #2
 80028ec:	d902      	bls.n	80028f4 <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 80028ee:	2303      	movs	r3, #3
 80028f0:	f000 bcd5 	b.w	800329e <HAL_RCC_OscConfig+0xe02>
 80028f4:	2302      	movs	r3, #2
 80028f6:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028fa:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 80028fe:	fa93 f3a3 	rbit	r3, r3
 8002902:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8002906:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800290a:	fab3 f383 	clz	r3, r3
 800290e:	b2db      	uxtb	r3, r3
 8002910:	095b      	lsrs	r3, r3, #5
 8002912:	b2db      	uxtb	r3, r3
 8002914:	f043 0301 	orr.w	r3, r3, #1
 8002918:	b2db      	uxtb	r3, r3
 800291a:	2b01      	cmp	r3, #1
 800291c:	d102      	bne.n	8002924 <HAL_RCC_OscConfig+0x488>
 800291e:	4b73      	ldr	r3, [pc, #460]	; (8002aec <HAL_RCC_OscConfig+0x650>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	e013      	b.n	800294c <HAL_RCC_OscConfig+0x4b0>
 8002924:	2302      	movs	r3, #2
 8002926:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800292a:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 800292e:	fa93 f3a3 	rbit	r3, r3
 8002932:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8002936:	2302      	movs	r3, #2
 8002938:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 800293c:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8002940:	fa93 f3a3 	rbit	r3, r3
 8002944:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8002948:	4b68      	ldr	r3, [pc, #416]	; (8002aec <HAL_RCC_OscConfig+0x650>)
 800294a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800294c:	2202      	movs	r2, #2
 800294e:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8002952:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8002956:	fa92 f2a2 	rbit	r2, r2
 800295a:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 800295e:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8002962:	fab2 f282 	clz	r2, r2
 8002966:	b2d2      	uxtb	r2, r2
 8002968:	f042 0220 	orr.w	r2, r2, #32
 800296c:	b2d2      	uxtb	r2, r2
 800296e:	f002 021f 	and.w	r2, r2, #31
 8002972:	2101      	movs	r1, #1
 8002974:	fa01 f202 	lsl.w	r2, r1, r2
 8002978:	4013      	ands	r3, r2
 800297a:	2b00      	cmp	r3, #0
 800297c:	d0af      	beq.n	80028de <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800297e:	4b5b      	ldr	r3, [pc, #364]	; (8002aec <HAL_RCC_OscConfig+0x650>)
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002986:	1d3b      	adds	r3, r7, #4
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	695b      	ldr	r3, [r3, #20]
 800298c:	21f8      	movs	r1, #248	; 0xf8
 800298e:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002992:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8002996:	fa91 f1a1 	rbit	r1, r1
 800299a:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 800299e:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 80029a2:	fab1 f181 	clz	r1, r1
 80029a6:	b2c9      	uxtb	r1, r1
 80029a8:	408b      	lsls	r3, r1
 80029aa:	4950      	ldr	r1, [pc, #320]	; (8002aec <HAL_RCC_OscConfig+0x650>)
 80029ac:	4313      	orrs	r3, r2
 80029ae:	600b      	str	r3, [r1, #0]
 80029b0:	e06a      	b.n	8002a88 <HAL_RCC_OscConfig+0x5ec>
 80029b2:	2301      	movs	r3, #1
 80029b4:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029b8:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80029bc:	fa93 f3a3 	rbit	r3, r3
 80029c0:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 80029c4:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80029c8:	fab3 f383 	clz	r3, r3
 80029cc:	b2db      	uxtb	r3, r3
 80029ce:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80029d2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80029d6:	009b      	lsls	r3, r3, #2
 80029d8:	461a      	mov	r2, r3
 80029da:	2300      	movs	r3, #0
 80029dc:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029de:	f7fe fb4f 	bl	8001080 <HAL_GetTick>
 80029e2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029e6:	e00a      	b.n	80029fe <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80029e8:	f7fe fb4a 	bl	8001080 <HAL_GetTick>
 80029ec:	4602      	mov	r2, r0
 80029ee:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80029f2:	1ad3      	subs	r3, r2, r3
 80029f4:	2b02      	cmp	r3, #2
 80029f6:	d902      	bls.n	80029fe <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 80029f8:	2303      	movs	r3, #3
 80029fa:	f000 bc50 	b.w	800329e <HAL_RCC_OscConfig+0xe02>
 80029fe:	2302      	movs	r3, #2
 8002a00:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a04:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8002a08:	fa93 f3a3 	rbit	r3, r3
 8002a0c:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8002a10:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a14:	fab3 f383 	clz	r3, r3
 8002a18:	b2db      	uxtb	r3, r3
 8002a1a:	095b      	lsrs	r3, r3, #5
 8002a1c:	b2db      	uxtb	r3, r3
 8002a1e:	f043 0301 	orr.w	r3, r3, #1
 8002a22:	b2db      	uxtb	r3, r3
 8002a24:	2b01      	cmp	r3, #1
 8002a26:	d102      	bne.n	8002a2e <HAL_RCC_OscConfig+0x592>
 8002a28:	4b30      	ldr	r3, [pc, #192]	; (8002aec <HAL_RCC_OscConfig+0x650>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	e013      	b.n	8002a56 <HAL_RCC_OscConfig+0x5ba>
 8002a2e:	2302      	movs	r3, #2
 8002a30:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a34:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8002a38:	fa93 f3a3 	rbit	r3, r3
 8002a3c:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8002a40:	2302      	movs	r3, #2
 8002a42:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8002a46:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8002a4a:	fa93 f3a3 	rbit	r3, r3
 8002a4e:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8002a52:	4b26      	ldr	r3, [pc, #152]	; (8002aec <HAL_RCC_OscConfig+0x650>)
 8002a54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a56:	2202      	movs	r2, #2
 8002a58:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8002a5c:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8002a60:	fa92 f2a2 	rbit	r2, r2
 8002a64:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8002a68:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8002a6c:	fab2 f282 	clz	r2, r2
 8002a70:	b2d2      	uxtb	r2, r2
 8002a72:	f042 0220 	orr.w	r2, r2, #32
 8002a76:	b2d2      	uxtb	r2, r2
 8002a78:	f002 021f 	and.w	r2, r2, #31
 8002a7c:	2101      	movs	r1, #1
 8002a7e:	fa01 f202 	lsl.w	r2, r1, r2
 8002a82:	4013      	ands	r3, r2
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d1af      	bne.n	80029e8 <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a88:	1d3b      	adds	r3, r7, #4
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f003 0308 	and.w	r3, r3, #8
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	f000 80da 	beq.w	8002c4c <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002a98:	1d3b      	adds	r3, r7, #4
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	699b      	ldr	r3, [r3, #24]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d069      	beq.n	8002b76 <HAL_RCC_OscConfig+0x6da>
 8002aa2:	2301      	movs	r3, #1
 8002aa4:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002aa8:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002aac:	fa93 f3a3 	rbit	r3, r3
 8002ab0:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8002ab4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ab8:	fab3 f383 	clz	r3, r3
 8002abc:	b2db      	uxtb	r3, r3
 8002abe:	461a      	mov	r2, r3
 8002ac0:	4b0b      	ldr	r3, [pc, #44]	; (8002af0 <HAL_RCC_OscConfig+0x654>)
 8002ac2:	4413      	add	r3, r2
 8002ac4:	009b      	lsls	r3, r3, #2
 8002ac6:	461a      	mov	r2, r3
 8002ac8:	2301      	movs	r3, #1
 8002aca:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002acc:	f7fe fad8 	bl	8001080 <HAL_GetTick>
 8002ad0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ad4:	e00e      	b.n	8002af4 <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002ad6:	f7fe fad3 	bl	8001080 <HAL_GetTick>
 8002ada:	4602      	mov	r2, r0
 8002adc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002ae0:	1ad3      	subs	r3, r2, r3
 8002ae2:	2b02      	cmp	r3, #2
 8002ae4:	d906      	bls.n	8002af4 <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 8002ae6:	2303      	movs	r3, #3
 8002ae8:	e3d9      	b.n	800329e <HAL_RCC_OscConfig+0xe02>
 8002aea:	bf00      	nop
 8002aec:	40021000 	.word	0x40021000
 8002af0:	10908120 	.word	0x10908120
 8002af4:	2302      	movs	r3, #2
 8002af6:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002afa:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002afe:	fa93 f3a3 	rbit	r3, r3
 8002b02:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8002b06:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8002b0a:	2202      	movs	r2, #2
 8002b0c:	601a      	str	r2, [r3, #0]
 8002b0e:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	fa93 f2a3 	rbit	r2, r3
 8002b18:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8002b1c:	601a      	str	r2, [r3, #0]
 8002b1e:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8002b22:	2202      	movs	r2, #2
 8002b24:	601a      	str	r2, [r3, #0]
 8002b26:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	fa93 f2a3 	rbit	r2, r3
 8002b30:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8002b34:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b36:	4ba5      	ldr	r3, [pc, #660]	; (8002dcc <HAL_RCC_OscConfig+0x930>)
 8002b38:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002b3a:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8002b3e:	2102      	movs	r1, #2
 8002b40:	6019      	str	r1, [r3, #0]
 8002b42:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	fa93 f1a3 	rbit	r1, r3
 8002b4c:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002b50:	6019      	str	r1, [r3, #0]
  return result;
 8002b52:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	fab3 f383 	clz	r3, r3
 8002b5c:	b2db      	uxtb	r3, r3
 8002b5e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002b62:	b2db      	uxtb	r3, r3
 8002b64:	f003 031f 	and.w	r3, r3, #31
 8002b68:	2101      	movs	r1, #1
 8002b6a:	fa01 f303 	lsl.w	r3, r1, r3
 8002b6e:	4013      	ands	r3, r2
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d0b0      	beq.n	8002ad6 <HAL_RCC_OscConfig+0x63a>
 8002b74:	e06a      	b.n	8002c4c <HAL_RCC_OscConfig+0x7b0>
 8002b76:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8002b7a:	2201      	movs	r2, #1
 8002b7c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b7e:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	fa93 f2a3 	rbit	r2, r3
 8002b88:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8002b8c:	601a      	str	r2, [r3, #0]
  return result;
 8002b8e:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8002b92:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b94:	fab3 f383 	clz	r3, r3
 8002b98:	b2db      	uxtb	r3, r3
 8002b9a:	461a      	mov	r2, r3
 8002b9c:	4b8c      	ldr	r3, [pc, #560]	; (8002dd0 <HAL_RCC_OscConfig+0x934>)
 8002b9e:	4413      	add	r3, r2
 8002ba0:	009b      	lsls	r3, r3, #2
 8002ba2:	461a      	mov	r2, r3
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ba8:	f7fe fa6a 	bl	8001080 <HAL_GetTick>
 8002bac:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002bb0:	e009      	b.n	8002bc6 <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002bb2:	f7fe fa65 	bl	8001080 <HAL_GetTick>
 8002bb6:	4602      	mov	r2, r0
 8002bb8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002bbc:	1ad3      	subs	r3, r2, r3
 8002bbe:	2b02      	cmp	r3, #2
 8002bc0:	d901      	bls.n	8002bc6 <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 8002bc2:	2303      	movs	r3, #3
 8002bc4:	e36b      	b.n	800329e <HAL_RCC_OscConfig+0xe02>
 8002bc6:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8002bca:	2202      	movs	r2, #2
 8002bcc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bce:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	fa93 f2a3 	rbit	r2, r3
 8002bd8:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8002bdc:	601a      	str	r2, [r3, #0]
 8002bde:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8002be2:	2202      	movs	r2, #2
 8002be4:	601a      	str	r2, [r3, #0]
 8002be6:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	fa93 f2a3 	rbit	r2, r3
 8002bf0:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002bf4:	601a      	str	r2, [r3, #0]
 8002bf6:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8002bfa:	2202      	movs	r2, #2
 8002bfc:	601a      	str	r2, [r3, #0]
 8002bfe:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	fa93 f2a3 	rbit	r2, r3
 8002c08:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002c0c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c0e:	4b6f      	ldr	r3, [pc, #444]	; (8002dcc <HAL_RCC_OscConfig+0x930>)
 8002c10:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002c12:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8002c16:	2102      	movs	r1, #2
 8002c18:	6019      	str	r1, [r3, #0]
 8002c1a:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	fa93 f1a3 	rbit	r1, r3
 8002c24:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8002c28:	6019      	str	r1, [r3, #0]
  return result;
 8002c2a:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	fab3 f383 	clz	r3, r3
 8002c34:	b2db      	uxtb	r3, r3
 8002c36:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002c3a:	b2db      	uxtb	r3, r3
 8002c3c:	f003 031f 	and.w	r3, r3, #31
 8002c40:	2101      	movs	r1, #1
 8002c42:	fa01 f303 	lsl.w	r3, r1, r3
 8002c46:	4013      	ands	r3, r2
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d1b2      	bne.n	8002bb2 <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c4c:	1d3b      	adds	r3, r7, #4
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f003 0304 	and.w	r3, r3, #4
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	f000 8158 	beq.w	8002f0c <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c62:	4b5a      	ldr	r3, [pc, #360]	; (8002dcc <HAL_RCC_OscConfig+0x930>)
 8002c64:	69db      	ldr	r3, [r3, #28]
 8002c66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d112      	bne.n	8002c94 <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c6e:	4b57      	ldr	r3, [pc, #348]	; (8002dcc <HAL_RCC_OscConfig+0x930>)
 8002c70:	69db      	ldr	r3, [r3, #28]
 8002c72:	4a56      	ldr	r2, [pc, #344]	; (8002dcc <HAL_RCC_OscConfig+0x930>)
 8002c74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c78:	61d3      	str	r3, [r2, #28]
 8002c7a:	4b54      	ldr	r3, [pc, #336]	; (8002dcc <HAL_RCC_OscConfig+0x930>)
 8002c7c:	69db      	ldr	r3, [r3, #28]
 8002c7e:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8002c82:	f107 0308 	add.w	r3, r7, #8
 8002c86:	601a      	str	r2, [r3, #0]
 8002c88:	f107 0308 	add.w	r3, r7, #8
 8002c8c:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002c8e:	2301      	movs	r3, #1
 8002c90:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c94:	4b4f      	ldr	r3, [pc, #316]	; (8002dd4 <HAL_RCC_OscConfig+0x938>)
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d11a      	bne.n	8002cd6 <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002ca0:	4b4c      	ldr	r3, [pc, #304]	; (8002dd4 <HAL_RCC_OscConfig+0x938>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	4a4b      	ldr	r2, [pc, #300]	; (8002dd4 <HAL_RCC_OscConfig+0x938>)
 8002ca6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002caa:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002cac:	f7fe f9e8 	bl	8001080 <HAL_GetTick>
 8002cb0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cb4:	e009      	b.n	8002cca <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002cb6:	f7fe f9e3 	bl	8001080 <HAL_GetTick>
 8002cba:	4602      	mov	r2, r0
 8002cbc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002cc0:	1ad3      	subs	r3, r2, r3
 8002cc2:	2b64      	cmp	r3, #100	; 0x64
 8002cc4:	d901      	bls.n	8002cca <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 8002cc6:	2303      	movs	r3, #3
 8002cc8:	e2e9      	b.n	800329e <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cca:	4b42      	ldr	r3, [pc, #264]	; (8002dd4 <HAL_RCC_OscConfig+0x938>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d0ef      	beq.n	8002cb6 <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002cd6:	1d3b      	adds	r3, r7, #4
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	68db      	ldr	r3, [r3, #12]
 8002cdc:	2b01      	cmp	r3, #1
 8002cde:	d106      	bne.n	8002cee <HAL_RCC_OscConfig+0x852>
 8002ce0:	4b3a      	ldr	r3, [pc, #232]	; (8002dcc <HAL_RCC_OscConfig+0x930>)
 8002ce2:	6a1b      	ldr	r3, [r3, #32]
 8002ce4:	4a39      	ldr	r2, [pc, #228]	; (8002dcc <HAL_RCC_OscConfig+0x930>)
 8002ce6:	f043 0301 	orr.w	r3, r3, #1
 8002cea:	6213      	str	r3, [r2, #32]
 8002cec:	e02f      	b.n	8002d4e <HAL_RCC_OscConfig+0x8b2>
 8002cee:	1d3b      	adds	r3, r7, #4
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	68db      	ldr	r3, [r3, #12]
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d10c      	bne.n	8002d12 <HAL_RCC_OscConfig+0x876>
 8002cf8:	4b34      	ldr	r3, [pc, #208]	; (8002dcc <HAL_RCC_OscConfig+0x930>)
 8002cfa:	6a1b      	ldr	r3, [r3, #32]
 8002cfc:	4a33      	ldr	r2, [pc, #204]	; (8002dcc <HAL_RCC_OscConfig+0x930>)
 8002cfe:	f023 0301 	bic.w	r3, r3, #1
 8002d02:	6213      	str	r3, [r2, #32]
 8002d04:	4b31      	ldr	r3, [pc, #196]	; (8002dcc <HAL_RCC_OscConfig+0x930>)
 8002d06:	6a1b      	ldr	r3, [r3, #32]
 8002d08:	4a30      	ldr	r2, [pc, #192]	; (8002dcc <HAL_RCC_OscConfig+0x930>)
 8002d0a:	f023 0304 	bic.w	r3, r3, #4
 8002d0e:	6213      	str	r3, [r2, #32]
 8002d10:	e01d      	b.n	8002d4e <HAL_RCC_OscConfig+0x8b2>
 8002d12:	1d3b      	adds	r3, r7, #4
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	68db      	ldr	r3, [r3, #12]
 8002d18:	2b05      	cmp	r3, #5
 8002d1a:	d10c      	bne.n	8002d36 <HAL_RCC_OscConfig+0x89a>
 8002d1c:	4b2b      	ldr	r3, [pc, #172]	; (8002dcc <HAL_RCC_OscConfig+0x930>)
 8002d1e:	6a1b      	ldr	r3, [r3, #32]
 8002d20:	4a2a      	ldr	r2, [pc, #168]	; (8002dcc <HAL_RCC_OscConfig+0x930>)
 8002d22:	f043 0304 	orr.w	r3, r3, #4
 8002d26:	6213      	str	r3, [r2, #32]
 8002d28:	4b28      	ldr	r3, [pc, #160]	; (8002dcc <HAL_RCC_OscConfig+0x930>)
 8002d2a:	6a1b      	ldr	r3, [r3, #32]
 8002d2c:	4a27      	ldr	r2, [pc, #156]	; (8002dcc <HAL_RCC_OscConfig+0x930>)
 8002d2e:	f043 0301 	orr.w	r3, r3, #1
 8002d32:	6213      	str	r3, [r2, #32]
 8002d34:	e00b      	b.n	8002d4e <HAL_RCC_OscConfig+0x8b2>
 8002d36:	4b25      	ldr	r3, [pc, #148]	; (8002dcc <HAL_RCC_OscConfig+0x930>)
 8002d38:	6a1b      	ldr	r3, [r3, #32]
 8002d3a:	4a24      	ldr	r2, [pc, #144]	; (8002dcc <HAL_RCC_OscConfig+0x930>)
 8002d3c:	f023 0301 	bic.w	r3, r3, #1
 8002d40:	6213      	str	r3, [r2, #32]
 8002d42:	4b22      	ldr	r3, [pc, #136]	; (8002dcc <HAL_RCC_OscConfig+0x930>)
 8002d44:	6a1b      	ldr	r3, [r3, #32]
 8002d46:	4a21      	ldr	r2, [pc, #132]	; (8002dcc <HAL_RCC_OscConfig+0x930>)
 8002d48:	f023 0304 	bic.w	r3, r3, #4
 8002d4c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002d4e:	1d3b      	adds	r3, r7, #4
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	68db      	ldr	r3, [r3, #12]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d06b      	beq.n	8002e30 <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d58:	f7fe f992 	bl	8001080 <HAL_GetTick>
 8002d5c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d60:	e00b      	b.n	8002d7a <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d62:	f7fe f98d 	bl	8001080 <HAL_GetTick>
 8002d66:	4602      	mov	r2, r0
 8002d68:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002d6c:	1ad3      	subs	r3, r2, r3
 8002d6e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d72:	4293      	cmp	r3, r2
 8002d74:	d901      	bls.n	8002d7a <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 8002d76:	2303      	movs	r3, #3
 8002d78:	e291      	b.n	800329e <HAL_RCC_OscConfig+0xe02>
 8002d7a:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8002d7e:	2202      	movs	r2, #2
 8002d80:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d82:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	fa93 f2a3 	rbit	r2, r3
 8002d8c:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8002d90:	601a      	str	r2, [r3, #0]
 8002d92:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8002d96:	2202      	movs	r2, #2
 8002d98:	601a      	str	r2, [r3, #0]
 8002d9a:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	fa93 f2a3 	rbit	r2, r3
 8002da4:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8002da8:	601a      	str	r2, [r3, #0]
  return result;
 8002daa:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8002dae:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002db0:	fab3 f383 	clz	r3, r3
 8002db4:	b2db      	uxtb	r3, r3
 8002db6:	095b      	lsrs	r3, r3, #5
 8002db8:	b2db      	uxtb	r3, r3
 8002dba:	f043 0302 	orr.w	r3, r3, #2
 8002dbe:	b2db      	uxtb	r3, r3
 8002dc0:	2b02      	cmp	r3, #2
 8002dc2:	d109      	bne.n	8002dd8 <HAL_RCC_OscConfig+0x93c>
 8002dc4:	4b01      	ldr	r3, [pc, #4]	; (8002dcc <HAL_RCC_OscConfig+0x930>)
 8002dc6:	6a1b      	ldr	r3, [r3, #32]
 8002dc8:	e014      	b.n	8002df4 <HAL_RCC_OscConfig+0x958>
 8002dca:	bf00      	nop
 8002dcc:	40021000 	.word	0x40021000
 8002dd0:	10908120 	.word	0x10908120
 8002dd4:	40007000 	.word	0x40007000
 8002dd8:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8002ddc:	2202      	movs	r2, #2
 8002dde:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002de0:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	fa93 f2a3 	rbit	r2, r3
 8002dea:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8002dee:	601a      	str	r2, [r3, #0]
 8002df0:	4bbb      	ldr	r3, [pc, #748]	; (80030e0 <HAL_RCC_OscConfig+0xc44>)
 8002df2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002df4:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8002df8:	2102      	movs	r1, #2
 8002dfa:	6011      	str	r1, [r2, #0]
 8002dfc:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8002e00:	6812      	ldr	r2, [r2, #0]
 8002e02:	fa92 f1a2 	rbit	r1, r2
 8002e06:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8002e0a:	6011      	str	r1, [r2, #0]
  return result;
 8002e0c:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8002e10:	6812      	ldr	r2, [r2, #0]
 8002e12:	fab2 f282 	clz	r2, r2
 8002e16:	b2d2      	uxtb	r2, r2
 8002e18:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002e1c:	b2d2      	uxtb	r2, r2
 8002e1e:	f002 021f 	and.w	r2, r2, #31
 8002e22:	2101      	movs	r1, #1
 8002e24:	fa01 f202 	lsl.w	r2, r1, r2
 8002e28:	4013      	ands	r3, r2
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d099      	beq.n	8002d62 <HAL_RCC_OscConfig+0x8c6>
 8002e2e:	e063      	b.n	8002ef8 <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e30:	f7fe f926 	bl	8001080 <HAL_GetTick>
 8002e34:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e38:	e00b      	b.n	8002e52 <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002e3a:	f7fe f921 	bl	8001080 <HAL_GetTick>
 8002e3e:	4602      	mov	r2, r0
 8002e40:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002e44:	1ad3      	subs	r3, r2, r3
 8002e46:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e4a:	4293      	cmp	r3, r2
 8002e4c:	d901      	bls.n	8002e52 <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 8002e4e:	2303      	movs	r3, #3
 8002e50:	e225      	b.n	800329e <HAL_RCC_OscConfig+0xe02>
 8002e52:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8002e56:	2202      	movs	r2, #2
 8002e58:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e5a:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	fa93 f2a3 	rbit	r2, r3
 8002e64:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002e68:	601a      	str	r2, [r3, #0]
 8002e6a:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8002e6e:	2202      	movs	r2, #2
 8002e70:	601a      	str	r2, [r3, #0]
 8002e72:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	fa93 f2a3 	rbit	r2, r3
 8002e7c:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8002e80:	601a      	str	r2, [r3, #0]
  return result;
 8002e82:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8002e86:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e88:	fab3 f383 	clz	r3, r3
 8002e8c:	b2db      	uxtb	r3, r3
 8002e8e:	095b      	lsrs	r3, r3, #5
 8002e90:	b2db      	uxtb	r3, r3
 8002e92:	f043 0302 	orr.w	r3, r3, #2
 8002e96:	b2db      	uxtb	r3, r3
 8002e98:	2b02      	cmp	r3, #2
 8002e9a:	d102      	bne.n	8002ea2 <HAL_RCC_OscConfig+0xa06>
 8002e9c:	4b90      	ldr	r3, [pc, #576]	; (80030e0 <HAL_RCC_OscConfig+0xc44>)
 8002e9e:	6a1b      	ldr	r3, [r3, #32]
 8002ea0:	e00d      	b.n	8002ebe <HAL_RCC_OscConfig+0xa22>
 8002ea2:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8002ea6:	2202      	movs	r2, #2
 8002ea8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eaa:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	fa93 f2a3 	rbit	r2, r3
 8002eb4:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8002eb8:	601a      	str	r2, [r3, #0]
 8002eba:	4b89      	ldr	r3, [pc, #548]	; (80030e0 <HAL_RCC_OscConfig+0xc44>)
 8002ebc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ebe:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8002ec2:	2102      	movs	r1, #2
 8002ec4:	6011      	str	r1, [r2, #0]
 8002ec6:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8002eca:	6812      	ldr	r2, [r2, #0]
 8002ecc:	fa92 f1a2 	rbit	r1, r2
 8002ed0:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8002ed4:	6011      	str	r1, [r2, #0]
  return result;
 8002ed6:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8002eda:	6812      	ldr	r2, [r2, #0]
 8002edc:	fab2 f282 	clz	r2, r2
 8002ee0:	b2d2      	uxtb	r2, r2
 8002ee2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002ee6:	b2d2      	uxtb	r2, r2
 8002ee8:	f002 021f 	and.w	r2, r2, #31
 8002eec:	2101      	movs	r1, #1
 8002eee:	fa01 f202 	lsl.w	r2, r1, r2
 8002ef2:	4013      	ands	r3, r2
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d1a0      	bne.n	8002e3a <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002ef8:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8002efc:	2b01      	cmp	r3, #1
 8002efe:	d105      	bne.n	8002f0c <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f00:	4b77      	ldr	r3, [pc, #476]	; (80030e0 <HAL_RCC_OscConfig+0xc44>)
 8002f02:	69db      	ldr	r3, [r3, #28]
 8002f04:	4a76      	ldr	r2, [pc, #472]	; (80030e0 <HAL_RCC_OscConfig+0xc44>)
 8002f06:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002f0a:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002f0c:	1d3b      	adds	r3, r7, #4
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	69db      	ldr	r3, [r3, #28]
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	f000 81c2 	beq.w	800329c <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002f18:	4b71      	ldr	r3, [pc, #452]	; (80030e0 <HAL_RCC_OscConfig+0xc44>)
 8002f1a:	685b      	ldr	r3, [r3, #4]
 8002f1c:	f003 030c 	and.w	r3, r3, #12
 8002f20:	2b08      	cmp	r3, #8
 8002f22:	f000 819c 	beq.w	800325e <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002f26:	1d3b      	adds	r3, r7, #4
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	69db      	ldr	r3, [r3, #28]
 8002f2c:	2b02      	cmp	r3, #2
 8002f2e:	f040 8114 	bne.w	800315a <HAL_RCC_OscConfig+0xcbe>
 8002f32:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8002f36:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002f3a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f3c:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	fa93 f2a3 	rbit	r2, r3
 8002f46:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8002f4a:	601a      	str	r2, [r3, #0]
  return result;
 8002f4c:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8002f50:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f52:	fab3 f383 	clz	r3, r3
 8002f56:	b2db      	uxtb	r3, r3
 8002f58:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002f5c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002f60:	009b      	lsls	r3, r3, #2
 8002f62:	461a      	mov	r2, r3
 8002f64:	2300      	movs	r3, #0
 8002f66:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f68:	f7fe f88a 	bl	8001080 <HAL_GetTick>
 8002f6c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f70:	e009      	b.n	8002f86 <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f72:	f7fe f885 	bl	8001080 <HAL_GetTick>
 8002f76:	4602      	mov	r2, r0
 8002f78:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002f7c:	1ad3      	subs	r3, r2, r3
 8002f7e:	2b02      	cmp	r3, #2
 8002f80:	d901      	bls.n	8002f86 <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 8002f82:	2303      	movs	r3, #3
 8002f84:	e18b      	b.n	800329e <HAL_RCC_OscConfig+0xe02>
 8002f86:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8002f8a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002f8e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f90:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	fa93 f2a3 	rbit	r2, r3
 8002f9a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002f9e:	601a      	str	r2, [r3, #0]
  return result;
 8002fa0:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002fa4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002fa6:	fab3 f383 	clz	r3, r3
 8002faa:	b2db      	uxtb	r3, r3
 8002fac:	095b      	lsrs	r3, r3, #5
 8002fae:	b2db      	uxtb	r3, r3
 8002fb0:	f043 0301 	orr.w	r3, r3, #1
 8002fb4:	b2db      	uxtb	r3, r3
 8002fb6:	2b01      	cmp	r3, #1
 8002fb8:	d102      	bne.n	8002fc0 <HAL_RCC_OscConfig+0xb24>
 8002fba:	4b49      	ldr	r3, [pc, #292]	; (80030e0 <HAL_RCC_OscConfig+0xc44>)
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	e01b      	b.n	8002ff8 <HAL_RCC_OscConfig+0xb5c>
 8002fc0:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002fc4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002fc8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fca:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	fa93 f2a3 	rbit	r2, r3
 8002fd4:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002fd8:	601a      	str	r2, [r3, #0]
 8002fda:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8002fde:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002fe2:	601a      	str	r2, [r3, #0]
 8002fe4:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	fa93 f2a3 	rbit	r2, r3
 8002fee:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002ff2:	601a      	str	r2, [r3, #0]
 8002ff4:	4b3a      	ldr	r3, [pc, #232]	; (80030e0 <HAL_RCC_OscConfig+0xc44>)
 8002ff6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ff8:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8002ffc:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003000:	6011      	str	r1, [r2, #0]
 8003002:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8003006:	6812      	ldr	r2, [r2, #0]
 8003008:	fa92 f1a2 	rbit	r1, r2
 800300c:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8003010:	6011      	str	r1, [r2, #0]
  return result;
 8003012:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8003016:	6812      	ldr	r2, [r2, #0]
 8003018:	fab2 f282 	clz	r2, r2
 800301c:	b2d2      	uxtb	r2, r2
 800301e:	f042 0220 	orr.w	r2, r2, #32
 8003022:	b2d2      	uxtb	r2, r2
 8003024:	f002 021f 	and.w	r2, r2, #31
 8003028:	2101      	movs	r1, #1
 800302a:	fa01 f202 	lsl.w	r2, r1, r2
 800302e:	4013      	ands	r3, r2
 8003030:	2b00      	cmp	r3, #0
 8003032:	d19e      	bne.n	8002f72 <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003034:	4b2a      	ldr	r3, [pc, #168]	; (80030e0 <HAL_RCC_OscConfig+0xc44>)
 8003036:	685b      	ldr	r3, [r3, #4]
 8003038:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800303c:	1d3b      	adds	r3, r7, #4
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003042:	1d3b      	adds	r3, r7, #4
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	6a1b      	ldr	r3, [r3, #32]
 8003048:	430b      	orrs	r3, r1
 800304a:	4925      	ldr	r1, [pc, #148]	; (80030e0 <HAL_RCC_OscConfig+0xc44>)
 800304c:	4313      	orrs	r3, r2
 800304e:	604b      	str	r3, [r1, #4]
 8003050:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8003054:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003058:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800305a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	fa93 f2a3 	rbit	r2, r3
 8003064:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003068:	601a      	str	r2, [r3, #0]
  return result;
 800306a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800306e:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003070:	fab3 f383 	clz	r3, r3
 8003074:	b2db      	uxtb	r3, r3
 8003076:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800307a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800307e:	009b      	lsls	r3, r3, #2
 8003080:	461a      	mov	r2, r3
 8003082:	2301      	movs	r3, #1
 8003084:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003086:	f7fd fffb 	bl	8001080 <HAL_GetTick>
 800308a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800308e:	e009      	b.n	80030a4 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003090:	f7fd fff6 	bl	8001080 <HAL_GetTick>
 8003094:	4602      	mov	r2, r0
 8003096:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800309a:	1ad3      	subs	r3, r2, r3
 800309c:	2b02      	cmp	r3, #2
 800309e:	d901      	bls.n	80030a4 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 80030a0:	2303      	movs	r3, #3
 80030a2:	e0fc      	b.n	800329e <HAL_RCC_OscConfig+0xe02>
 80030a4:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80030a8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80030ac:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030ae:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	fa93 f2a3 	rbit	r2, r3
 80030b8:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80030bc:	601a      	str	r2, [r3, #0]
  return result;
 80030be:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80030c2:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80030c4:	fab3 f383 	clz	r3, r3
 80030c8:	b2db      	uxtb	r3, r3
 80030ca:	095b      	lsrs	r3, r3, #5
 80030cc:	b2db      	uxtb	r3, r3
 80030ce:	f043 0301 	orr.w	r3, r3, #1
 80030d2:	b2db      	uxtb	r3, r3
 80030d4:	2b01      	cmp	r3, #1
 80030d6:	d105      	bne.n	80030e4 <HAL_RCC_OscConfig+0xc48>
 80030d8:	4b01      	ldr	r3, [pc, #4]	; (80030e0 <HAL_RCC_OscConfig+0xc44>)
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	e01e      	b.n	800311c <HAL_RCC_OscConfig+0xc80>
 80030de:	bf00      	nop
 80030e0:	40021000 	.word	0x40021000
 80030e4:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80030e8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80030ec:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030ee:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	fa93 f2a3 	rbit	r2, r3
 80030f8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80030fc:	601a      	str	r2, [r3, #0]
 80030fe:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003102:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003106:	601a      	str	r2, [r3, #0]
 8003108:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	fa93 f2a3 	rbit	r2, r3
 8003112:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003116:	601a      	str	r2, [r3, #0]
 8003118:	4b63      	ldr	r3, [pc, #396]	; (80032a8 <HAL_RCC_OscConfig+0xe0c>)
 800311a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800311c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8003120:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003124:	6011      	str	r1, [r2, #0]
 8003126:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800312a:	6812      	ldr	r2, [r2, #0]
 800312c:	fa92 f1a2 	rbit	r1, r2
 8003130:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8003134:	6011      	str	r1, [r2, #0]
  return result;
 8003136:	f107 0234 	add.w	r2, r7, #52	; 0x34
 800313a:	6812      	ldr	r2, [r2, #0]
 800313c:	fab2 f282 	clz	r2, r2
 8003140:	b2d2      	uxtb	r2, r2
 8003142:	f042 0220 	orr.w	r2, r2, #32
 8003146:	b2d2      	uxtb	r2, r2
 8003148:	f002 021f 	and.w	r2, r2, #31
 800314c:	2101      	movs	r1, #1
 800314e:	fa01 f202 	lsl.w	r2, r1, r2
 8003152:	4013      	ands	r3, r2
 8003154:	2b00      	cmp	r3, #0
 8003156:	d09b      	beq.n	8003090 <HAL_RCC_OscConfig+0xbf4>
 8003158:	e0a0      	b.n	800329c <HAL_RCC_OscConfig+0xe00>
 800315a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800315e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003162:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003164:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	fa93 f2a3 	rbit	r2, r3
 800316e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003172:	601a      	str	r2, [r3, #0]
  return result;
 8003174:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003178:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800317a:	fab3 f383 	clz	r3, r3
 800317e:	b2db      	uxtb	r3, r3
 8003180:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003184:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003188:	009b      	lsls	r3, r3, #2
 800318a:	461a      	mov	r2, r3
 800318c:	2300      	movs	r3, #0
 800318e:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003190:	f7fd ff76 	bl	8001080 <HAL_GetTick>
 8003194:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003198:	e009      	b.n	80031ae <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800319a:	f7fd ff71 	bl	8001080 <HAL_GetTick>
 800319e:	4602      	mov	r2, r0
 80031a0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80031a4:	1ad3      	subs	r3, r2, r3
 80031a6:	2b02      	cmp	r3, #2
 80031a8:	d901      	bls.n	80031ae <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 80031aa:	2303      	movs	r3, #3
 80031ac:	e077      	b.n	800329e <HAL_RCC_OscConfig+0xe02>
 80031ae:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80031b2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80031b6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031b8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	fa93 f2a3 	rbit	r2, r3
 80031c2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80031c6:	601a      	str	r2, [r3, #0]
  return result;
 80031c8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80031cc:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80031ce:	fab3 f383 	clz	r3, r3
 80031d2:	b2db      	uxtb	r3, r3
 80031d4:	095b      	lsrs	r3, r3, #5
 80031d6:	b2db      	uxtb	r3, r3
 80031d8:	f043 0301 	orr.w	r3, r3, #1
 80031dc:	b2db      	uxtb	r3, r3
 80031de:	2b01      	cmp	r3, #1
 80031e0:	d102      	bne.n	80031e8 <HAL_RCC_OscConfig+0xd4c>
 80031e2:	4b31      	ldr	r3, [pc, #196]	; (80032a8 <HAL_RCC_OscConfig+0xe0c>)
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	e01b      	b.n	8003220 <HAL_RCC_OscConfig+0xd84>
 80031e8:	f107 0320 	add.w	r3, r7, #32
 80031ec:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80031f0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031f2:	f107 0320 	add.w	r3, r7, #32
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	fa93 f2a3 	rbit	r2, r3
 80031fc:	f107 031c 	add.w	r3, r7, #28
 8003200:	601a      	str	r2, [r3, #0]
 8003202:	f107 0318 	add.w	r3, r7, #24
 8003206:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800320a:	601a      	str	r2, [r3, #0]
 800320c:	f107 0318 	add.w	r3, r7, #24
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	fa93 f2a3 	rbit	r2, r3
 8003216:	f107 0314 	add.w	r3, r7, #20
 800321a:	601a      	str	r2, [r3, #0]
 800321c:	4b22      	ldr	r3, [pc, #136]	; (80032a8 <HAL_RCC_OscConfig+0xe0c>)
 800321e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003220:	f107 0210 	add.w	r2, r7, #16
 8003224:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003228:	6011      	str	r1, [r2, #0]
 800322a:	f107 0210 	add.w	r2, r7, #16
 800322e:	6812      	ldr	r2, [r2, #0]
 8003230:	fa92 f1a2 	rbit	r1, r2
 8003234:	f107 020c 	add.w	r2, r7, #12
 8003238:	6011      	str	r1, [r2, #0]
  return result;
 800323a:	f107 020c 	add.w	r2, r7, #12
 800323e:	6812      	ldr	r2, [r2, #0]
 8003240:	fab2 f282 	clz	r2, r2
 8003244:	b2d2      	uxtb	r2, r2
 8003246:	f042 0220 	orr.w	r2, r2, #32
 800324a:	b2d2      	uxtb	r2, r2
 800324c:	f002 021f 	and.w	r2, r2, #31
 8003250:	2101      	movs	r1, #1
 8003252:	fa01 f202 	lsl.w	r2, r1, r2
 8003256:	4013      	ands	r3, r2
 8003258:	2b00      	cmp	r3, #0
 800325a:	d19e      	bne.n	800319a <HAL_RCC_OscConfig+0xcfe>
 800325c:	e01e      	b.n	800329c <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800325e:	1d3b      	adds	r3, r7, #4
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	69db      	ldr	r3, [r3, #28]
 8003264:	2b01      	cmp	r3, #1
 8003266:	d101      	bne.n	800326c <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8003268:	2301      	movs	r3, #1
 800326a:	e018      	b.n	800329e <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800326c:	4b0e      	ldr	r3, [pc, #56]	; (80032a8 <HAL_RCC_OscConfig+0xe0c>)
 800326e:	685b      	ldr	r3, [r3, #4]
 8003270:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003274:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8003278:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800327c:	1d3b      	adds	r3, r7, #4
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	6a1b      	ldr	r3, [r3, #32]
 8003282:	429a      	cmp	r2, r3
 8003284:	d108      	bne.n	8003298 <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8003286:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800328a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800328e:	1d3b      	adds	r3, r7, #4
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003294:	429a      	cmp	r2, r3
 8003296:	d001      	beq.n	800329c <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 8003298:	2301      	movs	r3, #1
 800329a:	e000      	b.n	800329e <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 800329c:	2300      	movs	r3, #0
}
 800329e:	4618      	mov	r0, r3
 80032a0:	f507 7700 	add.w	r7, r7, #512	; 0x200
 80032a4:	46bd      	mov	sp, r7
 80032a6:	bd80      	pop	{r7, pc}
 80032a8:	40021000 	.word	0x40021000

080032ac <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b09e      	sub	sp, #120	; 0x78
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
 80032b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80032b6:	2300      	movs	r3, #0
 80032b8:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d101      	bne.n	80032c4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80032c0:	2301      	movs	r3, #1
 80032c2:	e162      	b.n	800358a <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80032c4:	4b90      	ldr	r3, [pc, #576]	; (8003508 <HAL_RCC_ClockConfig+0x25c>)
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f003 0307 	and.w	r3, r3, #7
 80032cc:	683a      	ldr	r2, [r7, #0]
 80032ce:	429a      	cmp	r2, r3
 80032d0:	d910      	bls.n	80032f4 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032d2:	4b8d      	ldr	r3, [pc, #564]	; (8003508 <HAL_RCC_ClockConfig+0x25c>)
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f023 0207 	bic.w	r2, r3, #7
 80032da:	498b      	ldr	r1, [pc, #556]	; (8003508 <HAL_RCC_ClockConfig+0x25c>)
 80032dc:	683b      	ldr	r3, [r7, #0]
 80032de:	4313      	orrs	r3, r2
 80032e0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80032e2:	4b89      	ldr	r3, [pc, #548]	; (8003508 <HAL_RCC_ClockConfig+0x25c>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f003 0307 	and.w	r3, r3, #7
 80032ea:	683a      	ldr	r2, [r7, #0]
 80032ec:	429a      	cmp	r2, r3
 80032ee:	d001      	beq.n	80032f4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80032f0:	2301      	movs	r3, #1
 80032f2:	e14a      	b.n	800358a <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f003 0302 	and.w	r3, r3, #2
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d008      	beq.n	8003312 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003300:	4b82      	ldr	r3, [pc, #520]	; (800350c <HAL_RCC_ClockConfig+0x260>)
 8003302:	685b      	ldr	r3, [r3, #4]
 8003304:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	689b      	ldr	r3, [r3, #8]
 800330c:	497f      	ldr	r1, [pc, #508]	; (800350c <HAL_RCC_ClockConfig+0x260>)
 800330e:	4313      	orrs	r3, r2
 8003310:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f003 0301 	and.w	r3, r3, #1
 800331a:	2b00      	cmp	r3, #0
 800331c:	f000 80dc 	beq.w	80034d8 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	685b      	ldr	r3, [r3, #4]
 8003324:	2b01      	cmp	r3, #1
 8003326:	d13c      	bne.n	80033a2 <HAL_RCC_ClockConfig+0xf6>
 8003328:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800332c:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800332e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003330:	fa93 f3a3 	rbit	r3, r3
 8003334:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8003336:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003338:	fab3 f383 	clz	r3, r3
 800333c:	b2db      	uxtb	r3, r3
 800333e:	095b      	lsrs	r3, r3, #5
 8003340:	b2db      	uxtb	r3, r3
 8003342:	f043 0301 	orr.w	r3, r3, #1
 8003346:	b2db      	uxtb	r3, r3
 8003348:	2b01      	cmp	r3, #1
 800334a:	d102      	bne.n	8003352 <HAL_RCC_ClockConfig+0xa6>
 800334c:	4b6f      	ldr	r3, [pc, #444]	; (800350c <HAL_RCC_ClockConfig+0x260>)
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	e00f      	b.n	8003372 <HAL_RCC_ClockConfig+0xc6>
 8003352:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003356:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003358:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800335a:	fa93 f3a3 	rbit	r3, r3
 800335e:	667b      	str	r3, [r7, #100]	; 0x64
 8003360:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003364:	663b      	str	r3, [r7, #96]	; 0x60
 8003366:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003368:	fa93 f3a3 	rbit	r3, r3
 800336c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800336e:	4b67      	ldr	r3, [pc, #412]	; (800350c <HAL_RCC_ClockConfig+0x260>)
 8003370:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003372:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003376:	65ba      	str	r2, [r7, #88]	; 0x58
 8003378:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800337a:	fa92 f2a2 	rbit	r2, r2
 800337e:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8003380:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003382:	fab2 f282 	clz	r2, r2
 8003386:	b2d2      	uxtb	r2, r2
 8003388:	f042 0220 	orr.w	r2, r2, #32
 800338c:	b2d2      	uxtb	r2, r2
 800338e:	f002 021f 	and.w	r2, r2, #31
 8003392:	2101      	movs	r1, #1
 8003394:	fa01 f202 	lsl.w	r2, r1, r2
 8003398:	4013      	ands	r3, r2
 800339a:	2b00      	cmp	r3, #0
 800339c:	d17b      	bne.n	8003496 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800339e:	2301      	movs	r3, #1
 80033a0:	e0f3      	b.n	800358a <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	685b      	ldr	r3, [r3, #4]
 80033a6:	2b02      	cmp	r3, #2
 80033a8:	d13c      	bne.n	8003424 <HAL_RCC_ClockConfig+0x178>
 80033aa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80033ae:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033b0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80033b2:	fa93 f3a3 	rbit	r3, r3
 80033b6:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80033b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033ba:	fab3 f383 	clz	r3, r3
 80033be:	b2db      	uxtb	r3, r3
 80033c0:	095b      	lsrs	r3, r3, #5
 80033c2:	b2db      	uxtb	r3, r3
 80033c4:	f043 0301 	orr.w	r3, r3, #1
 80033c8:	b2db      	uxtb	r3, r3
 80033ca:	2b01      	cmp	r3, #1
 80033cc:	d102      	bne.n	80033d4 <HAL_RCC_ClockConfig+0x128>
 80033ce:	4b4f      	ldr	r3, [pc, #316]	; (800350c <HAL_RCC_ClockConfig+0x260>)
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	e00f      	b.n	80033f4 <HAL_RCC_ClockConfig+0x148>
 80033d4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80033d8:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033da:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80033dc:	fa93 f3a3 	rbit	r3, r3
 80033e0:	647b      	str	r3, [r7, #68]	; 0x44
 80033e2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80033e6:	643b      	str	r3, [r7, #64]	; 0x40
 80033e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80033ea:	fa93 f3a3 	rbit	r3, r3
 80033ee:	63fb      	str	r3, [r7, #60]	; 0x3c
 80033f0:	4b46      	ldr	r3, [pc, #280]	; (800350c <HAL_RCC_ClockConfig+0x260>)
 80033f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033f4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80033f8:	63ba      	str	r2, [r7, #56]	; 0x38
 80033fa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80033fc:	fa92 f2a2 	rbit	r2, r2
 8003400:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8003402:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003404:	fab2 f282 	clz	r2, r2
 8003408:	b2d2      	uxtb	r2, r2
 800340a:	f042 0220 	orr.w	r2, r2, #32
 800340e:	b2d2      	uxtb	r2, r2
 8003410:	f002 021f 	and.w	r2, r2, #31
 8003414:	2101      	movs	r1, #1
 8003416:	fa01 f202 	lsl.w	r2, r1, r2
 800341a:	4013      	ands	r3, r2
 800341c:	2b00      	cmp	r3, #0
 800341e:	d13a      	bne.n	8003496 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003420:	2301      	movs	r3, #1
 8003422:	e0b2      	b.n	800358a <HAL_RCC_ClockConfig+0x2de>
 8003424:	2302      	movs	r3, #2
 8003426:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003428:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800342a:	fa93 f3a3 	rbit	r3, r3
 800342e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003430:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003432:	fab3 f383 	clz	r3, r3
 8003436:	b2db      	uxtb	r3, r3
 8003438:	095b      	lsrs	r3, r3, #5
 800343a:	b2db      	uxtb	r3, r3
 800343c:	f043 0301 	orr.w	r3, r3, #1
 8003440:	b2db      	uxtb	r3, r3
 8003442:	2b01      	cmp	r3, #1
 8003444:	d102      	bne.n	800344c <HAL_RCC_ClockConfig+0x1a0>
 8003446:	4b31      	ldr	r3, [pc, #196]	; (800350c <HAL_RCC_ClockConfig+0x260>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	e00d      	b.n	8003468 <HAL_RCC_ClockConfig+0x1bc>
 800344c:	2302      	movs	r3, #2
 800344e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003450:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003452:	fa93 f3a3 	rbit	r3, r3
 8003456:	627b      	str	r3, [r7, #36]	; 0x24
 8003458:	2302      	movs	r3, #2
 800345a:	623b      	str	r3, [r7, #32]
 800345c:	6a3b      	ldr	r3, [r7, #32]
 800345e:	fa93 f3a3 	rbit	r3, r3
 8003462:	61fb      	str	r3, [r7, #28]
 8003464:	4b29      	ldr	r3, [pc, #164]	; (800350c <HAL_RCC_ClockConfig+0x260>)
 8003466:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003468:	2202      	movs	r2, #2
 800346a:	61ba      	str	r2, [r7, #24]
 800346c:	69ba      	ldr	r2, [r7, #24]
 800346e:	fa92 f2a2 	rbit	r2, r2
 8003472:	617a      	str	r2, [r7, #20]
  return result;
 8003474:	697a      	ldr	r2, [r7, #20]
 8003476:	fab2 f282 	clz	r2, r2
 800347a:	b2d2      	uxtb	r2, r2
 800347c:	f042 0220 	orr.w	r2, r2, #32
 8003480:	b2d2      	uxtb	r2, r2
 8003482:	f002 021f 	and.w	r2, r2, #31
 8003486:	2101      	movs	r1, #1
 8003488:	fa01 f202 	lsl.w	r2, r1, r2
 800348c:	4013      	ands	r3, r2
 800348e:	2b00      	cmp	r3, #0
 8003490:	d101      	bne.n	8003496 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003492:	2301      	movs	r3, #1
 8003494:	e079      	b.n	800358a <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003496:	4b1d      	ldr	r3, [pc, #116]	; (800350c <HAL_RCC_ClockConfig+0x260>)
 8003498:	685b      	ldr	r3, [r3, #4]
 800349a:	f023 0203 	bic.w	r2, r3, #3
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	685b      	ldr	r3, [r3, #4]
 80034a2:	491a      	ldr	r1, [pc, #104]	; (800350c <HAL_RCC_ClockConfig+0x260>)
 80034a4:	4313      	orrs	r3, r2
 80034a6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80034a8:	f7fd fdea 	bl	8001080 <HAL_GetTick>
 80034ac:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034ae:	e00a      	b.n	80034c6 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034b0:	f7fd fde6 	bl	8001080 <HAL_GetTick>
 80034b4:	4602      	mov	r2, r0
 80034b6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80034b8:	1ad3      	subs	r3, r2, r3
 80034ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80034be:	4293      	cmp	r3, r2
 80034c0:	d901      	bls.n	80034c6 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80034c2:	2303      	movs	r3, #3
 80034c4:	e061      	b.n	800358a <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034c6:	4b11      	ldr	r3, [pc, #68]	; (800350c <HAL_RCC_ClockConfig+0x260>)
 80034c8:	685b      	ldr	r3, [r3, #4]
 80034ca:	f003 020c 	and.w	r2, r3, #12
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	685b      	ldr	r3, [r3, #4]
 80034d2:	009b      	lsls	r3, r3, #2
 80034d4:	429a      	cmp	r2, r3
 80034d6:	d1eb      	bne.n	80034b0 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80034d8:	4b0b      	ldr	r3, [pc, #44]	; (8003508 <HAL_RCC_ClockConfig+0x25c>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f003 0307 	and.w	r3, r3, #7
 80034e0:	683a      	ldr	r2, [r7, #0]
 80034e2:	429a      	cmp	r2, r3
 80034e4:	d214      	bcs.n	8003510 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034e6:	4b08      	ldr	r3, [pc, #32]	; (8003508 <HAL_RCC_ClockConfig+0x25c>)
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f023 0207 	bic.w	r2, r3, #7
 80034ee:	4906      	ldr	r1, [pc, #24]	; (8003508 <HAL_RCC_ClockConfig+0x25c>)
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	4313      	orrs	r3, r2
 80034f4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80034f6:	4b04      	ldr	r3, [pc, #16]	; (8003508 <HAL_RCC_ClockConfig+0x25c>)
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f003 0307 	and.w	r3, r3, #7
 80034fe:	683a      	ldr	r2, [r7, #0]
 8003500:	429a      	cmp	r2, r3
 8003502:	d005      	beq.n	8003510 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8003504:	2301      	movs	r3, #1
 8003506:	e040      	b.n	800358a <HAL_RCC_ClockConfig+0x2de>
 8003508:	40022000 	.word	0x40022000
 800350c:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f003 0304 	and.w	r3, r3, #4
 8003518:	2b00      	cmp	r3, #0
 800351a:	d008      	beq.n	800352e <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800351c:	4b1d      	ldr	r3, [pc, #116]	; (8003594 <HAL_RCC_ClockConfig+0x2e8>)
 800351e:	685b      	ldr	r3, [r3, #4]
 8003520:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	68db      	ldr	r3, [r3, #12]
 8003528:	491a      	ldr	r1, [pc, #104]	; (8003594 <HAL_RCC_ClockConfig+0x2e8>)
 800352a:	4313      	orrs	r3, r2
 800352c:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f003 0308 	and.w	r3, r3, #8
 8003536:	2b00      	cmp	r3, #0
 8003538:	d009      	beq.n	800354e <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800353a:	4b16      	ldr	r3, [pc, #88]	; (8003594 <HAL_RCC_ClockConfig+0x2e8>)
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	691b      	ldr	r3, [r3, #16]
 8003546:	00db      	lsls	r3, r3, #3
 8003548:	4912      	ldr	r1, [pc, #72]	; (8003594 <HAL_RCC_ClockConfig+0x2e8>)
 800354a:	4313      	orrs	r3, r2
 800354c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800354e:	f000 f829 	bl	80035a4 <HAL_RCC_GetSysClockFreq>
 8003552:	4601      	mov	r1, r0
 8003554:	4b0f      	ldr	r3, [pc, #60]	; (8003594 <HAL_RCC_ClockConfig+0x2e8>)
 8003556:	685b      	ldr	r3, [r3, #4]
 8003558:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800355c:	22f0      	movs	r2, #240	; 0xf0
 800355e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003560:	693a      	ldr	r2, [r7, #16]
 8003562:	fa92 f2a2 	rbit	r2, r2
 8003566:	60fa      	str	r2, [r7, #12]
  return result;
 8003568:	68fa      	ldr	r2, [r7, #12]
 800356a:	fab2 f282 	clz	r2, r2
 800356e:	b2d2      	uxtb	r2, r2
 8003570:	40d3      	lsrs	r3, r2
 8003572:	4a09      	ldr	r2, [pc, #36]	; (8003598 <HAL_RCC_ClockConfig+0x2ec>)
 8003574:	5cd3      	ldrb	r3, [r2, r3]
 8003576:	fa21 f303 	lsr.w	r3, r1, r3
 800357a:	4a08      	ldr	r2, [pc, #32]	; (800359c <HAL_RCC_ClockConfig+0x2f0>)
 800357c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800357e:	4b08      	ldr	r3, [pc, #32]	; (80035a0 <HAL_RCC_ClockConfig+0x2f4>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	4618      	mov	r0, r3
 8003584:	f7fd fd38 	bl	8000ff8 <HAL_InitTick>
  
  return HAL_OK;
 8003588:	2300      	movs	r3, #0
}
 800358a:	4618      	mov	r0, r3
 800358c:	3778      	adds	r7, #120	; 0x78
 800358e:	46bd      	mov	sp, r7
 8003590:	bd80      	pop	{r7, pc}
 8003592:	bf00      	nop
 8003594:	40021000 	.word	0x40021000
 8003598:	08006d7c 	.word	0x08006d7c
 800359c:	200002b4 	.word	0x200002b4
 80035a0:	200002b8 	.word	0x200002b8

080035a4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80035a4:	b480      	push	{r7}
 80035a6:	b08b      	sub	sp, #44	; 0x2c
 80035a8:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80035aa:	2300      	movs	r3, #0
 80035ac:	61fb      	str	r3, [r7, #28]
 80035ae:	2300      	movs	r3, #0
 80035b0:	61bb      	str	r3, [r7, #24]
 80035b2:	2300      	movs	r3, #0
 80035b4:	627b      	str	r3, [r7, #36]	; 0x24
 80035b6:	2300      	movs	r3, #0
 80035b8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80035ba:	2300      	movs	r3, #0
 80035bc:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80035be:	4b29      	ldr	r3, [pc, #164]	; (8003664 <HAL_RCC_GetSysClockFreq+0xc0>)
 80035c0:	685b      	ldr	r3, [r3, #4]
 80035c2:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80035c4:	69fb      	ldr	r3, [r7, #28]
 80035c6:	f003 030c 	and.w	r3, r3, #12
 80035ca:	2b04      	cmp	r3, #4
 80035cc:	d002      	beq.n	80035d4 <HAL_RCC_GetSysClockFreq+0x30>
 80035ce:	2b08      	cmp	r3, #8
 80035d0:	d003      	beq.n	80035da <HAL_RCC_GetSysClockFreq+0x36>
 80035d2:	e03c      	b.n	800364e <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80035d4:	4b24      	ldr	r3, [pc, #144]	; (8003668 <HAL_RCC_GetSysClockFreq+0xc4>)
 80035d6:	623b      	str	r3, [r7, #32]
      break;
 80035d8:	e03c      	b.n	8003654 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80035da:	69fb      	ldr	r3, [r7, #28]
 80035dc:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80035e0:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80035e4:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035e6:	68ba      	ldr	r2, [r7, #8]
 80035e8:	fa92 f2a2 	rbit	r2, r2
 80035ec:	607a      	str	r2, [r7, #4]
  return result;
 80035ee:	687a      	ldr	r2, [r7, #4]
 80035f0:	fab2 f282 	clz	r2, r2
 80035f4:	b2d2      	uxtb	r2, r2
 80035f6:	40d3      	lsrs	r3, r2
 80035f8:	4a1c      	ldr	r2, [pc, #112]	; (800366c <HAL_RCC_GetSysClockFreq+0xc8>)
 80035fa:	5cd3      	ldrb	r3, [r2, r3]
 80035fc:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80035fe:	4b19      	ldr	r3, [pc, #100]	; (8003664 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003600:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003602:	f003 030f 	and.w	r3, r3, #15
 8003606:	220f      	movs	r2, #15
 8003608:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800360a:	693a      	ldr	r2, [r7, #16]
 800360c:	fa92 f2a2 	rbit	r2, r2
 8003610:	60fa      	str	r2, [r7, #12]
  return result;
 8003612:	68fa      	ldr	r2, [r7, #12]
 8003614:	fab2 f282 	clz	r2, r2
 8003618:	b2d2      	uxtb	r2, r2
 800361a:	40d3      	lsrs	r3, r2
 800361c:	4a14      	ldr	r2, [pc, #80]	; (8003670 <HAL_RCC_GetSysClockFreq+0xcc>)
 800361e:	5cd3      	ldrb	r3, [r2, r3]
 8003620:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8003622:	69fb      	ldr	r3, [r7, #28]
 8003624:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003628:	2b00      	cmp	r3, #0
 800362a:	d008      	beq.n	800363e <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800362c:	4a0e      	ldr	r2, [pc, #56]	; (8003668 <HAL_RCC_GetSysClockFreq+0xc4>)
 800362e:	69bb      	ldr	r3, [r7, #24]
 8003630:	fbb2 f2f3 	udiv	r2, r2, r3
 8003634:	697b      	ldr	r3, [r7, #20]
 8003636:	fb02 f303 	mul.w	r3, r2, r3
 800363a:	627b      	str	r3, [r7, #36]	; 0x24
 800363c:	e004      	b.n	8003648 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800363e:	697b      	ldr	r3, [r7, #20]
 8003640:	4a0c      	ldr	r2, [pc, #48]	; (8003674 <HAL_RCC_GetSysClockFreq+0xd0>)
 8003642:	fb02 f303 	mul.w	r3, r2, r3
 8003646:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8003648:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800364a:	623b      	str	r3, [r7, #32]
      break;
 800364c:	e002      	b.n	8003654 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800364e:	4b06      	ldr	r3, [pc, #24]	; (8003668 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003650:	623b      	str	r3, [r7, #32]
      break;
 8003652:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003654:	6a3b      	ldr	r3, [r7, #32]
}
 8003656:	4618      	mov	r0, r3
 8003658:	372c      	adds	r7, #44	; 0x2c
 800365a:	46bd      	mov	sp, r7
 800365c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003660:	4770      	bx	lr
 8003662:	bf00      	nop
 8003664:	40021000 	.word	0x40021000
 8003668:	007a1200 	.word	0x007a1200
 800366c:	08006d94 	.word	0x08006d94
 8003670:	08006da4 	.word	0x08006da4
 8003674:	003d0900 	.word	0x003d0900

08003678 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003678:	b480      	push	{r7}
 800367a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800367c:	4b03      	ldr	r3, [pc, #12]	; (800368c <HAL_RCC_GetHCLKFreq+0x14>)
 800367e:	681b      	ldr	r3, [r3, #0]
}
 8003680:	4618      	mov	r0, r3
 8003682:	46bd      	mov	sp, r7
 8003684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003688:	4770      	bx	lr
 800368a:	bf00      	nop
 800368c:	200002b4 	.word	0x200002b4

08003690 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	b082      	sub	sp, #8
 8003694:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8003696:	f7ff ffef 	bl	8003678 <HAL_RCC_GetHCLKFreq>
 800369a:	4601      	mov	r1, r0
 800369c:	4b0b      	ldr	r3, [pc, #44]	; (80036cc <HAL_RCC_GetPCLK1Freq+0x3c>)
 800369e:	685b      	ldr	r3, [r3, #4]
 80036a0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80036a4:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80036a8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036aa:	687a      	ldr	r2, [r7, #4]
 80036ac:	fa92 f2a2 	rbit	r2, r2
 80036b0:	603a      	str	r2, [r7, #0]
  return result;
 80036b2:	683a      	ldr	r2, [r7, #0]
 80036b4:	fab2 f282 	clz	r2, r2
 80036b8:	b2d2      	uxtb	r2, r2
 80036ba:	40d3      	lsrs	r3, r2
 80036bc:	4a04      	ldr	r2, [pc, #16]	; (80036d0 <HAL_RCC_GetPCLK1Freq+0x40>)
 80036be:	5cd3      	ldrb	r3, [r2, r3]
 80036c0:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80036c4:	4618      	mov	r0, r3
 80036c6:	3708      	adds	r7, #8
 80036c8:	46bd      	mov	sp, r7
 80036ca:	bd80      	pop	{r7, pc}
 80036cc:	40021000 	.word	0x40021000
 80036d0:	08006d8c 	.word	0x08006d8c

080036d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	b082      	sub	sp, #8
 80036d8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80036da:	f7ff ffcd 	bl	8003678 <HAL_RCC_GetHCLKFreq>
 80036de:	4601      	mov	r1, r0
 80036e0:	4b0b      	ldr	r3, [pc, #44]	; (8003710 <HAL_RCC_GetPCLK2Freq+0x3c>)
 80036e2:	685b      	ldr	r3, [r3, #4]
 80036e4:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80036e8:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80036ec:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036ee:	687a      	ldr	r2, [r7, #4]
 80036f0:	fa92 f2a2 	rbit	r2, r2
 80036f4:	603a      	str	r2, [r7, #0]
  return result;
 80036f6:	683a      	ldr	r2, [r7, #0]
 80036f8:	fab2 f282 	clz	r2, r2
 80036fc:	b2d2      	uxtb	r2, r2
 80036fe:	40d3      	lsrs	r3, r2
 8003700:	4a04      	ldr	r2, [pc, #16]	; (8003714 <HAL_RCC_GetPCLK2Freq+0x40>)
 8003702:	5cd3      	ldrb	r3, [r2, r3]
 8003704:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8003708:	4618      	mov	r0, r3
 800370a:	3708      	adds	r7, #8
 800370c:	46bd      	mov	sp, r7
 800370e:	bd80      	pop	{r7, pc}
 8003710:	40021000 	.word	0x40021000
 8003714:	08006d8c 	.word	0x08006d8c

08003718 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003718:	b580      	push	{r7, lr}
 800371a:	b092      	sub	sp, #72	; 0x48
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003720:	2300      	movs	r3, #0
 8003722:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8003724:	2300      	movs	r3, #0
 8003726:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8003728:	2300      	movs	r3, #0
 800372a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003736:	2b00      	cmp	r3, #0
 8003738:	f000 80d4 	beq.w	80038e4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800373c:	4b4e      	ldr	r3, [pc, #312]	; (8003878 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800373e:	69db      	ldr	r3, [r3, #28]
 8003740:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003744:	2b00      	cmp	r3, #0
 8003746:	d10e      	bne.n	8003766 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003748:	4b4b      	ldr	r3, [pc, #300]	; (8003878 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800374a:	69db      	ldr	r3, [r3, #28]
 800374c:	4a4a      	ldr	r2, [pc, #296]	; (8003878 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800374e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003752:	61d3      	str	r3, [r2, #28]
 8003754:	4b48      	ldr	r3, [pc, #288]	; (8003878 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003756:	69db      	ldr	r3, [r3, #28]
 8003758:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800375c:	60bb      	str	r3, [r7, #8]
 800375e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003760:	2301      	movs	r3, #1
 8003762:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003766:	4b45      	ldr	r3, [pc, #276]	; (800387c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800376e:	2b00      	cmp	r3, #0
 8003770:	d118      	bne.n	80037a4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003772:	4b42      	ldr	r3, [pc, #264]	; (800387c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	4a41      	ldr	r2, [pc, #260]	; (800387c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003778:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800377c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800377e:	f7fd fc7f 	bl	8001080 <HAL_GetTick>
 8003782:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003784:	e008      	b.n	8003798 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003786:	f7fd fc7b 	bl	8001080 <HAL_GetTick>
 800378a:	4602      	mov	r2, r0
 800378c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800378e:	1ad3      	subs	r3, r2, r3
 8003790:	2b64      	cmp	r3, #100	; 0x64
 8003792:	d901      	bls.n	8003798 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003794:	2303      	movs	r3, #3
 8003796:	e14b      	b.n	8003a30 <HAL_RCCEx_PeriphCLKConfig+0x318>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003798:	4b38      	ldr	r3, [pc, #224]	; (800387c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d0f0      	beq.n	8003786 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80037a4:	4b34      	ldr	r3, [pc, #208]	; (8003878 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037a6:	6a1b      	ldr	r3, [r3, #32]
 80037a8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80037ac:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80037ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	f000 8084 	beq.w	80038be <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	685b      	ldr	r3, [r3, #4]
 80037ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80037be:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80037c0:	429a      	cmp	r2, r3
 80037c2:	d07c      	beq.n	80038be <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80037c4:	4b2c      	ldr	r3, [pc, #176]	; (8003878 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037c6:	6a1b      	ldr	r3, [r3, #32]
 80037c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80037cc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80037ce:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80037d2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037d6:	fa93 f3a3 	rbit	r3, r3
 80037da:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80037dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80037de:	fab3 f383 	clz	r3, r3
 80037e2:	b2db      	uxtb	r3, r3
 80037e4:	461a      	mov	r2, r3
 80037e6:	4b26      	ldr	r3, [pc, #152]	; (8003880 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80037e8:	4413      	add	r3, r2
 80037ea:	009b      	lsls	r3, r3, #2
 80037ec:	461a      	mov	r2, r3
 80037ee:	2301      	movs	r3, #1
 80037f0:	6013      	str	r3, [r2, #0]
 80037f2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80037f6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80037fa:	fa93 f3a3 	rbit	r3, r3
 80037fe:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003800:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003802:	fab3 f383 	clz	r3, r3
 8003806:	b2db      	uxtb	r3, r3
 8003808:	461a      	mov	r2, r3
 800380a:	4b1d      	ldr	r3, [pc, #116]	; (8003880 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800380c:	4413      	add	r3, r2
 800380e:	009b      	lsls	r3, r3, #2
 8003810:	461a      	mov	r2, r3
 8003812:	2300      	movs	r3, #0
 8003814:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003816:	4a18      	ldr	r2, [pc, #96]	; (8003878 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003818:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800381a:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800381c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800381e:	f003 0301 	and.w	r3, r3, #1
 8003822:	2b00      	cmp	r3, #0
 8003824:	d04b      	beq.n	80038be <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003826:	f7fd fc2b 	bl	8001080 <HAL_GetTick>
 800382a:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800382c:	e00a      	b.n	8003844 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800382e:	f7fd fc27 	bl	8001080 <HAL_GetTick>
 8003832:	4602      	mov	r2, r0
 8003834:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003836:	1ad3      	subs	r3, r2, r3
 8003838:	f241 3288 	movw	r2, #5000	; 0x1388
 800383c:	4293      	cmp	r3, r2
 800383e:	d901      	bls.n	8003844 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8003840:	2303      	movs	r3, #3
 8003842:	e0f5      	b.n	8003a30 <HAL_RCCEx_PeriphCLKConfig+0x318>
 8003844:	2302      	movs	r3, #2
 8003846:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003848:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800384a:	fa93 f3a3 	rbit	r3, r3
 800384e:	627b      	str	r3, [r7, #36]	; 0x24
 8003850:	2302      	movs	r3, #2
 8003852:	623b      	str	r3, [r7, #32]
 8003854:	6a3b      	ldr	r3, [r7, #32]
 8003856:	fa93 f3a3 	rbit	r3, r3
 800385a:	61fb      	str	r3, [r7, #28]
  return result;
 800385c:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800385e:	fab3 f383 	clz	r3, r3
 8003862:	b2db      	uxtb	r3, r3
 8003864:	095b      	lsrs	r3, r3, #5
 8003866:	b2db      	uxtb	r3, r3
 8003868:	f043 0302 	orr.w	r3, r3, #2
 800386c:	b2db      	uxtb	r3, r3
 800386e:	2b02      	cmp	r3, #2
 8003870:	d108      	bne.n	8003884 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8003872:	4b01      	ldr	r3, [pc, #4]	; (8003878 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003874:	6a1b      	ldr	r3, [r3, #32]
 8003876:	e00d      	b.n	8003894 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8003878:	40021000 	.word	0x40021000
 800387c:	40007000 	.word	0x40007000
 8003880:	10908100 	.word	0x10908100
 8003884:	2302      	movs	r3, #2
 8003886:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003888:	69bb      	ldr	r3, [r7, #24]
 800388a:	fa93 f3a3 	rbit	r3, r3
 800388e:	617b      	str	r3, [r7, #20]
 8003890:	4b69      	ldr	r3, [pc, #420]	; (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003892:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003894:	2202      	movs	r2, #2
 8003896:	613a      	str	r2, [r7, #16]
 8003898:	693a      	ldr	r2, [r7, #16]
 800389a:	fa92 f2a2 	rbit	r2, r2
 800389e:	60fa      	str	r2, [r7, #12]
  return result;
 80038a0:	68fa      	ldr	r2, [r7, #12]
 80038a2:	fab2 f282 	clz	r2, r2
 80038a6:	b2d2      	uxtb	r2, r2
 80038a8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80038ac:	b2d2      	uxtb	r2, r2
 80038ae:	f002 021f 	and.w	r2, r2, #31
 80038b2:	2101      	movs	r1, #1
 80038b4:	fa01 f202 	lsl.w	r2, r1, r2
 80038b8:	4013      	ands	r3, r2
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d0b7      	beq.n	800382e <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80038be:	4b5e      	ldr	r3, [pc, #376]	; (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80038c0:	6a1b      	ldr	r3, [r3, #32]
 80038c2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	685b      	ldr	r3, [r3, #4]
 80038ca:	495b      	ldr	r1, [pc, #364]	; (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80038cc:	4313      	orrs	r3, r2
 80038ce:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80038d0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80038d4:	2b01      	cmp	r3, #1
 80038d6:	d105      	bne.n	80038e4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80038d8:	4b57      	ldr	r3, [pc, #348]	; (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80038da:	69db      	ldr	r3, [r3, #28]
 80038dc:	4a56      	ldr	r2, [pc, #344]	; (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80038de:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80038e2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f003 0301 	and.w	r3, r3, #1
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d008      	beq.n	8003902 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80038f0:	4b51      	ldr	r3, [pc, #324]	; (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80038f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038f4:	f023 0203 	bic.w	r2, r3, #3
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	689b      	ldr	r3, [r3, #8]
 80038fc:	494e      	ldr	r1, [pc, #312]	; (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80038fe:	4313      	orrs	r3, r2
 8003900:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f003 0320 	and.w	r3, r3, #32
 800390a:	2b00      	cmp	r3, #0
 800390c:	d008      	beq.n	8003920 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800390e:	4b4a      	ldr	r3, [pc, #296]	; (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003910:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003912:	f023 0210 	bic.w	r2, r3, #16
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	68db      	ldr	r3, [r3, #12]
 800391a:	4947      	ldr	r1, [pc, #284]	; (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800391c:	4313      	orrs	r3, r2
 800391e:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003928:	2b00      	cmp	r3, #0
 800392a:	d008      	beq.n	800393e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 800392c:	4b42      	ldr	r3, [pc, #264]	; (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800392e:	685b      	ldr	r3, [r3, #4]
 8003930:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003938:	493f      	ldr	r1, [pc, #252]	; (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800393a:	4313      	orrs	r3, r2
 800393c:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003946:	2b00      	cmp	r3, #0
 8003948:	d008      	beq.n	800395c <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800394a:	4b3b      	ldr	r3, [pc, #236]	; (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800394c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800394e:	f023 0220 	bic.w	r2, r3, #32
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	691b      	ldr	r3, [r3, #16]
 8003956:	4938      	ldr	r1, [pc, #224]	; (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003958:	4313      	orrs	r3, r2
 800395a:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003964:	2b00      	cmp	r3, #0
 8003966:	d008      	beq.n	800397a <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003968:	4b33      	ldr	r3, [pc, #204]	; (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800396a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800396c:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	695b      	ldr	r3, [r3, #20]
 8003974:	4930      	ldr	r1, [pc, #192]	; (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003976:	4313      	orrs	r3, r2
 8003978:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003982:	2b00      	cmp	r3, #0
 8003984:	d008      	beq.n	8003998 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003986:	4b2c      	ldr	r3, [pc, #176]	; (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003988:	685b      	ldr	r3, [r3, #4]
 800398a:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	69db      	ldr	r3, [r3, #28]
 8003992:	4929      	ldr	r1, [pc, #164]	; (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003994:	4313      	orrs	r3, r2
 8003996:	604b      	str	r3, [r1, #4]
       /* STM32F301x8 || STM32F302x8 || STM32F318xx    */
  
#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
      
  /*------------------------------ ADC1 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC1) == RCC_PERIPHCLK_ADC1)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d008      	beq.n	80039b6 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC1PLLCLK_DIV(PeriphClkInit->Adc1ClockSelection));
    
    /* Configure the ADC1 clock source */
    __HAL_RCC_ADC1_CONFIG(PeriphClkInit->Adc1ClockSelection);
 80039a4:	4b24      	ldr	r3, [pc, #144]	; (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80039a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039a8:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	699b      	ldr	r3, [r3, #24]
 80039b0:	4921      	ldr	r1, [pc, #132]	; (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80039b2:	4313      	orrs	r3, r2
 80039b4:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d008      	beq.n	80039d4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80039c2:	4b1d      	ldr	r3, [pc, #116]	; (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80039c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039c6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6a1b      	ldr	r3, [r3, #32]
 80039ce:	491a      	ldr	r1, [pc, #104]	; (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80039d0:	4313      	orrs	r3, r2
 80039d2:	630b      	str	r3, [r1, #48]	; 0x30
       /* STM32F303xC || STM32F358xx    */

#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM15 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d008      	beq.n	80039f2 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80039e0:	4b15      	ldr	r3, [pc, #84]	; (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80039e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039e4:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039ec:	4912      	ldr	r1, [pc, #72]	; (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80039ee:	4313      	orrs	r3, r2
 80039f0:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d008      	beq.n	8003a10 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the TIM16 clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 80039fe:	4b0e      	ldr	r3, [pc, #56]	; (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a02:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a0a:	490b      	ldr	r1, [pc, #44]	; (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003a0c:	4313      	orrs	r3, r2
 8003a0e:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d008      	beq.n	8003a2e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the TIM17 clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8003a1c:	4b06      	ldr	r3, [pc, #24]	; (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003a1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a20:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a28:	4903      	ldr	r1, [pc, #12]	; (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003a2a:	4313      	orrs	r3, r2
 8003a2c:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8003a2e:	2300      	movs	r3, #0
}
 8003a30:	4618      	mov	r0, r3
 8003a32:	3748      	adds	r7, #72	; 0x48
 8003a34:	46bd      	mov	sp, r7
 8003a36:	bd80      	pop	{r7, pc}
 8003a38:	40021000 	.word	0x40021000

08003a3c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	b082      	sub	sp, #8
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d101      	bne.n	8003a4e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003a4a:	2301      	movs	r3, #1
 8003a4c:	e049      	b.n	8003ae2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a54:	b2db      	uxtb	r3, r3
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d106      	bne.n	8003a68 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003a62:	6878      	ldr	r0, [r7, #4]
 8003a64:	f7fd f940 	bl	8000ce8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2202      	movs	r2, #2
 8003a6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681a      	ldr	r2, [r3, #0]
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	3304      	adds	r3, #4
 8003a78:	4619      	mov	r1, r3
 8003a7a:	4610      	mov	r0, r2
 8003a7c:	f000 faca 	bl	8004014 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	2201      	movs	r2, #1
 8003a84:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	2201      	movs	r2, #1
 8003a8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2201      	movs	r2, #1
 8003a94:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2201      	movs	r2, #1
 8003a9c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	2201      	movs	r2, #1
 8003aa4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2201      	movs	r2, #1
 8003aac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	2201      	movs	r2, #1
 8003ab4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2201      	movs	r2, #1
 8003abc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2201      	movs	r2, #1
 8003ac4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	2201      	movs	r2, #1
 8003acc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	2201      	movs	r2, #1
 8003ad4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	2201      	movs	r2, #1
 8003adc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003ae0:	2300      	movs	r3, #0
}
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	3708      	adds	r7, #8
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	bd80      	pop	{r7, pc}
	...

08003aec <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003aec:	b480      	push	{r7}
 8003aee:	b085      	sub	sp, #20
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003afa:	b2db      	uxtb	r3, r3
 8003afc:	2b01      	cmp	r3, #1
 8003afe:	d001      	beq.n	8003b04 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003b00:	2301      	movs	r3, #1
 8003b02:	e03b      	b.n	8003b7c <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	2202      	movs	r2, #2
 8003b08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	68da      	ldr	r2, [r3, #12]
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f042 0201 	orr.w	r2, r2, #1
 8003b1a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	4a19      	ldr	r2, [pc, #100]	; (8003b88 <HAL_TIM_Base_Start_IT+0x9c>)
 8003b22:	4293      	cmp	r3, r2
 8003b24:	d009      	beq.n	8003b3a <HAL_TIM_Base_Start_IT+0x4e>
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b2e:	d004      	beq.n	8003b3a <HAL_TIM_Base_Start_IT+0x4e>
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	4a15      	ldr	r2, [pc, #84]	; (8003b8c <HAL_TIM_Base_Start_IT+0xa0>)
 8003b36:	4293      	cmp	r3, r2
 8003b38:	d115      	bne.n	8003b66 <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	689a      	ldr	r2, [r3, #8]
 8003b40:	4b13      	ldr	r3, [pc, #76]	; (8003b90 <HAL_TIM_Base_Start_IT+0xa4>)
 8003b42:	4013      	ands	r3, r2
 8003b44:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	2b06      	cmp	r3, #6
 8003b4a:	d015      	beq.n	8003b78 <HAL_TIM_Base_Start_IT+0x8c>
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b52:	d011      	beq.n	8003b78 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	681a      	ldr	r2, [r3, #0]
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f042 0201 	orr.w	r2, r2, #1
 8003b62:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b64:	e008      	b.n	8003b78 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	681a      	ldr	r2, [r3, #0]
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f042 0201 	orr.w	r2, r2, #1
 8003b74:	601a      	str	r2, [r3, #0]
 8003b76:	e000      	b.n	8003b7a <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b78:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003b7a:	2300      	movs	r3, #0
}
 8003b7c:	4618      	mov	r0, r3
 8003b7e:	3714      	adds	r7, #20
 8003b80:	46bd      	mov	sp, r7
 8003b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b86:	4770      	bx	lr
 8003b88:	40012c00 	.word	0x40012c00
 8003b8c:	40014000 	.word	0x40014000
 8003b90:	00010007 	.word	0x00010007

08003b94 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8003b94:	b480      	push	{r7}
 8003b96:	b083      	sub	sp, #12
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	68da      	ldr	r2, [r3, #12]
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f022 0201 	bic.w	r2, r2, #1
 8003baa:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	6a1a      	ldr	r2, [r3, #32]
 8003bb2:	f241 1311 	movw	r3, #4369	; 0x1111
 8003bb6:	4013      	ands	r3, r2
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d10f      	bne.n	8003bdc <HAL_TIM_Base_Stop_IT+0x48>
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	6a1a      	ldr	r2, [r3, #32]
 8003bc2:	f240 4344 	movw	r3, #1092	; 0x444
 8003bc6:	4013      	ands	r3, r2
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d107      	bne.n	8003bdc <HAL_TIM_Base_Stop_IT+0x48>
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	681a      	ldr	r2, [r3, #0]
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f022 0201 	bic.w	r2, r2, #1
 8003bda:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2201      	movs	r2, #1
 8003be0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8003be4:	2300      	movs	r3, #0
}
 8003be6:	4618      	mov	r0, r3
 8003be8:	370c      	adds	r7, #12
 8003bea:	46bd      	mov	sp, r7
 8003bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf0:	4770      	bx	lr

08003bf2 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003bf2:	b580      	push	{r7, lr}
 8003bf4:	b082      	sub	sp, #8
 8003bf6:	af00      	add	r7, sp, #0
 8003bf8:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	691b      	ldr	r3, [r3, #16]
 8003c00:	f003 0302 	and.w	r3, r3, #2
 8003c04:	2b02      	cmp	r3, #2
 8003c06:	d122      	bne.n	8003c4e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	68db      	ldr	r3, [r3, #12]
 8003c0e:	f003 0302 	and.w	r3, r3, #2
 8003c12:	2b02      	cmp	r3, #2
 8003c14:	d11b      	bne.n	8003c4e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f06f 0202 	mvn.w	r2, #2
 8003c1e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	2201      	movs	r2, #1
 8003c24:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	699b      	ldr	r3, [r3, #24]
 8003c2c:	f003 0303 	and.w	r3, r3, #3
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d003      	beq.n	8003c3c <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003c34:	6878      	ldr	r0, [r7, #4]
 8003c36:	f000 f9ce 	bl	8003fd6 <HAL_TIM_IC_CaptureCallback>
 8003c3a:	e005      	b.n	8003c48 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c3c:	6878      	ldr	r0, [r7, #4]
 8003c3e:	f000 f9c0 	bl	8003fc2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c42:	6878      	ldr	r0, [r7, #4]
 8003c44:	f000 f9d1 	bl	8003fea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	691b      	ldr	r3, [r3, #16]
 8003c54:	f003 0304 	and.w	r3, r3, #4
 8003c58:	2b04      	cmp	r3, #4
 8003c5a:	d122      	bne.n	8003ca2 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	68db      	ldr	r3, [r3, #12]
 8003c62:	f003 0304 	and.w	r3, r3, #4
 8003c66:	2b04      	cmp	r3, #4
 8003c68:	d11b      	bne.n	8003ca2 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f06f 0204 	mvn.w	r2, #4
 8003c72:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2202      	movs	r2, #2
 8003c78:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	699b      	ldr	r3, [r3, #24]
 8003c80:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d003      	beq.n	8003c90 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003c88:	6878      	ldr	r0, [r7, #4]
 8003c8a:	f000 f9a4 	bl	8003fd6 <HAL_TIM_IC_CaptureCallback>
 8003c8e:	e005      	b.n	8003c9c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c90:	6878      	ldr	r0, [r7, #4]
 8003c92:	f000 f996 	bl	8003fc2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c96:	6878      	ldr	r0, [r7, #4]
 8003c98:	f000 f9a7 	bl	8003fea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	691b      	ldr	r3, [r3, #16]
 8003ca8:	f003 0308 	and.w	r3, r3, #8
 8003cac:	2b08      	cmp	r3, #8
 8003cae:	d122      	bne.n	8003cf6 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	68db      	ldr	r3, [r3, #12]
 8003cb6:	f003 0308 	and.w	r3, r3, #8
 8003cba:	2b08      	cmp	r3, #8
 8003cbc:	d11b      	bne.n	8003cf6 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f06f 0208 	mvn.w	r2, #8
 8003cc6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2204      	movs	r2, #4
 8003ccc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	69db      	ldr	r3, [r3, #28]
 8003cd4:	f003 0303 	and.w	r3, r3, #3
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d003      	beq.n	8003ce4 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003cdc:	6878      	ldr	r0, [r7, #4]
 8003cde:	f000 f97a 	bl	8003fd6 <HAL_TIM_IC_CaptureCallback>
 8003ce2:	e005      	b.n	8003cf0 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ce4:	6878      	ldr	r0, [r7, #4]
 8003ce6:	f000 f96c 	bl	8003fc2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003cea:	6878      	ldr	r0, [r7, #4]
 8003cec:	f000 f97d 	bl	8003fea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	691b      	ldr	r3, [r3, #16]
 8003cfc:	f003 0310 	and.w	r3, r3, #16
 8003d00:	2b10      	cmp	r3, #16
 8003d02:	d122      	bne.n	8003d4a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	68db      	ldr	r3, [r3, #12]
 8003d0a:	f003 0310 	and.w	r3, r3, #16
 8003d0e:	2b10      	cmp	r3, #16
 8003d10:	d11b      	bne.n	8003d4a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f06f 0210 	mvn.w	r2, #16
 8003d1a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2208      	movs	r2, #8
 8003d20:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	69db      	ldr	r3, [r3, #28]
 8003d28:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d003      	beq.n	8003d38 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d30:	6878      	ldr	r0, [r7, #4]
 8003d32:	f000 f950 	bl	8003fd6 <HAL_TIM_IC_CaptureCallback>
 8003d36:	e005      	b.n	8003d44 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d38:	6878      	ldr	r0, [r7, #4]
 8003d3a:	f000 f942 	bl	8003fc2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d3e:	6878      	ldr	r0, [r7, #4]
 8003d40:	f000 f953 	bl	8003fea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	2200      	movs	r2, #0
 8003d48:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	691b      	ldr	r3, [r3, #16]
 8003d50:	f003 0301 	and.w	r3, r3, #1
 8003d54:	2b01      	cmp	r3, #1
 8003d56:	d10e      	bne.n	8003d76 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	68db      	ldr	r3, [r3, #12]
 8003d5e:	f003 0301 	and.w	r3, r3, #1
 8003d62:	2b01      	cmp	r3, #1
 8003d64:	d107      	bne.n	8003d76 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f06f 0201 	mvn.w	r2, #1
 8003d6e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003d70:	6878      	ldr	r0, [r7, #4]
 8003d72:	f7fc fd25 	bl	80007c0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	691b      	ldr	r3, [r3, #16]
 8003d7c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d80:	2b80      	cmp	r3, #128	; 0x80
 8003d82:	d10e      	bne.n	8003da2 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	68db      	ldr	r3, [r3, #12]
 8003d8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d8e:	2b80      	cmp	r3, #128	; 0x80
 8003d90:	d107      	bne.n	8003da2 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003d9a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003d9c:	6878      	ldr	r0, [r7, #4]
 8003d9e:	f000 fab1 	bl	8004304 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	691b      	ldr	r3, [r3, #16]
 8003da8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003db0:	d10e      	bne.n	8003dd0 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	68db      	ldr	r3, [r3, #12]
 8003db8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003dbc:	2b80      	cmp	r3, #128	; 0x80
 8003dbe:	d107      	bne.n	8003dd0 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003dc8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003dca:	6878      	ldr	r0, [r7, #4]
 8003dcc:	f000 faa4 	bl	8004318 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	691b      	ldr	r3, [r3, #16]
 8003dd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003dda:	2b40      	cmp	r3, #64	; 0x40
 8003ddc:	d10e      	bne.n	8003dfc <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	68db      	ldr	r3, [r3, #12]
 8003de4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003de8:	2b40      	cmp	r3, #64	; 0x40
 8003dea:	d107      	bne.n	8003dfc <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003df4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003df6:	6878      	ldr	r0, [r7, #4]
 8003df8:	f000 f901 	bl	8003ffe <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	691b      	ldr	r3, [r3, #16]
 8003e02:	f003 0320 	and.w	r3, r3, #32
 8003e06:	2b20      	cmp	r3, #32
 8003e08:	d10e      	bne.n	8003e28 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	68db      	ldr	r3, [r3, #12]
 8003e10:	f003 0320 	and.w	r3, r3, #32
 8003e14:	2b20      	cmp	r3, #32
 8003e16:	d107      	bne.n	8003e28 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f06f 0220 	mvn.w	r2, #32
 8003e20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003e22:	6878      	ldr	r0, [r7, #4]
 8003e24:	f000 fa64 	bl	80042f0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003e28:	bf00      	nop
 8003e2a:	3708      	adds	r7, #8
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	bd80      	pop	{r7, pc}

08003e30 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b084      	sub	sp, #16
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
 8003e38:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003e3a:	2300      	movs	r3, #0
 8003e3c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e44:	2b01      	cmp	r3, #1
 8003e46:	d101      	bne.n	8003e4c <HAL_TIM_ConfigClockSource+0x1c>
 8003e48:	2302      	movs	r3, #2
 8003e4a:	e0b6      	b.n	8003fba <HAL_TIM_ConfigClockSource+0x18a>
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	2201      	movs	r2, #1
 8003e50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	2202      	movs	r2, #2
 8003e58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	689b      	ldr	r3, [r3, #8]
 8003e62:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003e64:	68bb      	ldr	r3, [r7, #8]
 8003e66:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003e6a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003e6e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e70:	68bb      	ldr	r3, [r7, #8]
 8003e72:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003e76:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	68ba      	ldr	r2, [r7, #8]
 8003e7e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003e80:	683b      	ldr	r3, [r7, #0]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e88:	d03e      	beq.n	8003f08 <HAL_TIM_ConfigClockSource+0xd8>
 8003e8a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e8e:	f200 8087 	bhi.w	8003fa0 <HAL_TIM_ConfigClockSource+0x170>
 8003e92:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e96:	f000 8086 	beq.w	8003fa6 <HAL_TIM_ConfigClockSource+0x176>
 8003e9a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e9e:	d87f      	bhi.n	8003fa0 <HAL_TIM_ConfigClockSource+0x170>
 8003ea0:	2b70      	cmp	r3, #112	; 0x70
 8003ea2:	d01a      	beq.n	8003eda <HAL_TIM_ConfigClockSource+0xaa>
 8003ea4:	2b70      	cmp	r3, #112	; 0x70
 8003ea6:	d87b      	bhi.n	8003fa0 <HAL_TIM_ConfigClockSource+0x170>
 8003ea8:	2b60      	cmp	r3, #96	; 0x60
 8003eaa:	d050      	beq.n	8003f4e <HAL_TIM_ConfigClockSource+0x11e>
 8003eac:	2b60      	cmp	r3, #96	; 0x60
 8003eae:	d877      	bhi.n	8003fa0 <HAL_TIM_ConfigClockSource+0x170>
 8003eb0:	2b50      	cmp	r3, #80	; 0x50
 8003eb2:	d03c      	beq.n	8003f2e <HAL_TIM_ConfigClockSource+0xfe>
 8003eb4:	2b50      	cmp	r3, #80	; 0x50
 8003eb6:	d873      	bhi.n	8003fa0 <HAL_TIM_ConfigClockSource+0x170>
 8003eb8:	2b40      	cmp	r3, #64	; 0x40
 8003eba:	d058      	beq.n	8003f6e <HAL_TIM_ConfigClockSource+0x13e>
 8003ebc:	2b40      	cmp	r3, #64	; 0x40
 8003ebe:	d86f      	bhi.n	8003fa0 <HAL_TIM_ConfigClockSource+0x170>
 8003ec0:	2b30      	cmp	r3, #48	; 0x30
 8003ec2:	d064      	beq.n	8003f8e <HAL_TIM_ConfigClockSource+0x15e>
 8003ec4:	2b30      	cmp	r3, #48	; 0x30
 8003ec6:	d86b      	bhi.n	8003fa0 <HAL_TIM_ConfigClockSource+0x170>
 8003ec8:	2b20      	cmp	r3, #32
 8003eca:	d060      	beq.n	8003f8e <HAL_TIM_ConfigClockSource+0x15e>
 8003ecc:	2b20      	cmp	r3, #32
 8003ece:	d867      	bhi.n	8003fa0 <HAL_TIM_ConfigClockSource+0x170>
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d05c      	beq.n	8003f8e <HAL_TIM_ConfigClockSource+0x15e>
 8003ed4:	2b10      	cmp	r3, #16
 8003ed6:	d05a      	beq.n	8003f8e <HAL_TIM_ConfigClockSource+0x15e>
 8003ed8:	e062      	b.n	8003fa0 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6818      	ldr	r0, [r3, #0]
 8003ede:	683b      	ldr	r3, [r7, #0]
 8003ee0:	6899      	ldr	r1, [r3, #8]
 8003ee2:	683b      	ldr	r3, [r7, #0]
 8003ee4:	685a      	ldr	r2, [r3, #4]
 8003ee6:	683b      	ldr	r3, [r7, #0]
 8003ee8:	68db      	ldr	r3, [r3, #12]
 8003eea:	f000 f97b 	bl	80041e4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	689b      	ldr	r3, [r3, #8]
 8003ef4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003ef6:	68bb      	ldr	r3, [r7, #8]
 8003ef8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003efc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	68ba      	ldr	r2, [r7, #8]
 8003f04:	609a      	str	r2, [r3, #8]
      break;
 8003f06:	e04f      	b.n	8003fa8 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	6818      	ldr	r0, [r3, #0]
 8003f0c:	683b      	ldr	r3, [r7, #0]
 8003f0e:	6899      	ldr	r1, [r3, #8]
 8003f10:	683b      	ldr	r3, [r7, #0]
 8003f12:	685a      	ldr	r2, [r3, #4]
 8003f14:	683b      	ldr	r3, [r7, #0]
 8003f16:	68db      	ldr	r3, [r3, #12]
 8003f18:	f000 f964 	bl	80041e4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	689a      	ldr	r2, [r3, #8]
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003f2a:	609a      	str	r2, [r3, #8]
      break;
 8003f2c:	e03c      	b.n	8003fa8 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	6818      	ldr	r0, [r3, #0]
 8003f32:	683b      	ldr	r3, [r7, #0]
 8003f34:	6859      	ldr	r1, [r3, #4]
 8003f36:	683b      	ldr	r3, [r7, #0]
 8003f38:	68db      	ldr	r3, [r3, #12]
 8003f3a:	461a      	mov	r2, r3
 8003f3c:	f000 f8d8 	bl	80040f0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	2150      	movs	r1, #80	; 0x50
 8003f46:	4618      	mov	r0, r3
 8003f48:	f000 f931 	bl	80041ae <TIM_ITRx_SetConfig>
      break;
 8003f4c:	e02c      	b.n	8003fa8 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	6818      	ldr	r0, [r3, #0]
 8003f52:	683b      	ldr	r3, [r7, #0]
 8003f54:	6859      	ldr	r1, [r3, #4]
 8003f56:	683b      	ldr	r3, [r7, #0]
 8003f58:	68db      	ldr	r3, [r3, #12]
 8003f5a:	461a      	mov	r2, r3
 8003f5c:	f000 f8f7 	bl	800414e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	2160      	movs	r1, #96	; 0x60
 8003f66:	4618      	mov	r0, r3
 8003f68:	f000 f921 	bl	80041ae <TIM_ITRx_SetConfig>
      break;
 8003f6c:	e01c      	b.n	8003fa8 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6818      	ldr	r0, [r3, #0]
 8003f72:	683b      	ldr	r3, [r7, #0]
 8003f74:	6859      	ldr	r1, [r3, #4]
 8003f76:	683b      	ldr	r3, [r7, #0]
 8003f78:	68db      	ldr	r3, [r3, #12]
 8003f7a:	461a      	mov	r2, r3
 8003f7c:	f000 f8b8 	bl	80040f0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	2140      	movs	r1, #64	; 0x40
 8003f86:	4618      	mov	r0, r3
 8003f88:	f000 f911 	bl	80041ae <TIM_ITRx_SetConfig>
      break;
 8003f8c:	e00c      	b.n	8003fa8 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681a      	ldr	r2, [r3, #0]
 8003f92:	683b      	ldr	r3, [r7, #0]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	4619      	mov	r1, r3
 8003f98:	4610      	mov	r0, r2
 8003f9a:	f000 f908 	bl	80041ae <TIM_ITRx_SetConfig>
      break;
 8003f9e:	e003      	b.n	8003fa8 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8003fa0:	2301      	movs	r3, #1
 8003fa2:	73fb      	strb	r3, [r7, #15]
      break;
 8003fa4:	e000      	b.n	8003fa8 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8003fa6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2201      	movs	r2, #1
 8003fac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003fb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fba:	4618      	mov	r0, r3
 8003fbc:	3710      	adds	r7, #16
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	bd80      	pop	{r7, pc}

08003fc2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003fc2:	b480      	push	{r7}
 8003fc4:	b083      	sub	sp, #12
 8003fc6:	af00      	add	r7, sp, #0
 8003fc8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003fca:	bf00      	nop
 8003fcc:	370c      	adds	r7, #12
 8003fce:	46bd      	mov	sp, r7
 8003fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd4:	4770      	bx	lr

08003fd6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003fd6:	b480      	push	{r7}
 8003fd8:	b083      	sub	sp, #12
 8003fda:	af00      	add	r7, sp, #0
 8003fdc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003fde:	bf00      	nop
 8003fe0:	370c      	adds	r7, #12
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe8:	4770      	bx	lr

08003fea <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003fea:	b480      	push	{r7}
 8003fec:	b083      	sub	sp, #12
 8003fee:	af00      	add	r7, sp, #0
 8003ff0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003ff2:	bf00      	nop
 8003ff4:	370c      	adds	r7, #12
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffc:	4770      	bx	lr

08003ffe <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003ffe:	b480      	push	{r7}
 8004000:	b083      	sub	sp, #12
 8004002:	af00      	add	r7, sp, #0
 8004004:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004006:	bf00      	nop
 8004008:	370c      	adds	r7, #12
 800400a:	46bd      	mov	sp, r7
 800400c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004010:	4770      	bx	lr
	...

08004014 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004014:	b480      	push	{r7}
 8004016:	b085      	sub	sp, #20
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
 800401c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	4a2e      	ldr	r2, [pc, #184]	; (80040e0 <TIM_Base_SetConfig+0xcc>)
 8004028:	4293      	cmp	r3, r2
 800402a:	d003      	beq.n	8004034 <TIM_Base_SetConfig+0x20>
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004032:	d108      	bne.n	8004046 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800403a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800403c:	683b      	ldr	r3, [r7, #0]
 800403e:	685b      	ldr	r3, [r3, #4]
 8004040:	68fa      	ldr	r2, [r7, #12]
 8004042:	4313      	orrs	r3, r2
 8004044:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	4a25      	ldr	r2, [pc, #148]	; (80040e0 <TIM_Base_SetConfig+0xcc>)
 800404a:	4293      	cmp	r3, r2
 800404c:	d00f      	beq.n	800406e <TIM_Base_SetConfig+0x5a>
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004054:	d00b      	beq.n	800406e <TIM_Base_SetConfig+0x5a>
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	4a22      	ldr	r2, [pc, #136]	; (80040e4 <TIM_Base_SetConfig+0xd0>)
 800405a:	4293      	cmp	r3, r2
 800405c:	d007      	beq.n	800406e <TIM_Base_SetConfig+0x5a>
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	4a21      	ldr	r2, [pc, #132]	; (80040e8 <TIM_Base_SetConfig+0xd4>)
 8004062:	4293      	cmp	r3, r2
 8004064:	d003      	beq.n	800406e <TIM_Base_SetConfig+0x5a>
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	4a20      	ldr	r2, [pc, #128]	; (80040ec <TIM_Base_SetConfig+0xd8>)
 800406a:	4293      	cmp	r3, r2
 800406c:	d108      	bne.n	8004080 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004074:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004076:	683b      	ldr	r3, [r7, #0]
 8004078:	68db      	ldr	r3, [r3, #12]
 800407a:	68fa      	ldr	r2, [r7, #12]
 800407c:	4313      	orrs	r3, r2
 800407e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004086:	683b      	ldr	r3, [r7, #0]
 8004088:	695b      	ldr	r3, [r3, #20]
 800408a:	4313      	orrs	r3, r2
 800408c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	68fa      	ldr	r2, [r7, #12]
 8004092:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004094:	683b      	ldr	r3, [r7, #0]
 8004096:	689a      	ldr	r2, [r3, #8]
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800409c:	683b      	ldr	r3, [r7, #0]
 800409e:	681a      	ldr	r2, [r3, #0]
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	4a0e      	ldr	r2, [pc, #56]	; (80040e0 <TIM_Base_SetConfig+0xcc>)
 80040a8:	4293      	cmp	r3, r2
 80040aa:	d00b      	beq.n	80040c4 <TIM_Base_SetConfig+0xb0>
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	4a0d      	ldr	r2, [pc, #52]	; (80040e4 <TIM_Base_SetConfig+0xd0>)
 80040b0:	4293      	cmp	r3, r2
 80040b2:	d007      	beq.n	80040c4 <TIM_Base_SetConfig+0xb0>
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	4a0c      	ldr	r2, [pc, #48]	; (80040e8 <TIM_Base_SetConfig+0xd4>)
 80040b8:	4293      	cmp	r3, r2
 80040ba:	d003      	beq.n	80040c4 <TIM_Base_SetConfig+0xb0>
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	4a0b      	ldr	r2, [pc, #44]	; (80040ec <TIM_Base_SetConfig+0xd8>)
 80040c0:	4293      	cmp	r3, r2
 80040c2:	d103      	bne.n	80040cc <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80040c4:	683b      	ldr	r3, [r7, #0]
 80040c6:	691a      	ldr	r2, [r3, #16]
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2201      	movs	r2, #1
 80040d0:	615a      	str	r2, [r3, #20]
}
 80040d2:	bf00      	nop
 80040d4:	3714      	adds	r7, #20
 80040d6:	46bd      	mov	sp, r7
 80040d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040dc:	4770      	bx	lr
 80040de:	bf00      	nop
 80040e0:	40012c00 	.word	0x40012c00
 80040e4:	40014000 	.word	0x40014000
 80040e8:	40014400 	.word	0x40014400
 80040ec:	40014800 	.word	0x40014800

080040f0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80040f0:	b480      	push	{r7}
 80040f2:	b087      	sub	sp, #28
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	60f8      	str	r0, [r7, #12]
 80040f8:	60b9      	str	r1, [r7, #8]
 80040fa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	6a1b      	ldr	r3, [r3, #32]
 8004100:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	6a1b      	ldr	r3, [r3, #32]
 8004106:	f023 0201 	bic.w	r2, r3, #1
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	699b      	ldr	r3, [r3, #24]
 8004112:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004114:	693b      	ldr	r3, [r7, #16]
 8004116:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800411a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	011b      	lsls	r3, r3, #4
 8004120:	693a      	ldr	r2, [r7, #16]
 8004122:	4313      	orrs	r3, r2
 8004124:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004126:	697b      	ldr	r3, [r7, #20]
 8004128:	f023 030a 	bic.w	r3, r3, #10
 800412c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800412e:	697a      	ldr	r2, [r7, #20]
 8004130:	68bb      	ldr	r3, [r7, #8]
 8004132:	4313      	orrs	r3, r2
 8004134:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	693a      	ldr	r2, [r7, #16]
 800413a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	697a      	ldr	r2, [r7, #20]
 8004140:	621a      	str	r2, [r3, #32]
}
 8004142:	bf00      	nop
 8004144:	371c      	adds	r7, #28
 8004146:	46bd      	mov	sp, r7
 8004148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800414c:	4770      	bx	lr

0800414e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800414e:	b480      	push	{r7}
 8004150:	b087      	sub	sp, #28
 8004152:	af00      	add	r7, sp, #0
 8004154:	60f8      	str	r0, [r7, #12]
 8004156:	60b9      	str	r1, [r7, #8]
 8004158:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	6a1b      	ldr	r3, [r3, #32]
 800415e:	f023 0210 	bic.w	r2, r3, #16
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	699b      	ldr	r3, [r3, #24]
 800416a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	6a1b      	ldr	r3, [r3, #32]
 8004170:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004172:	697b      	ldr	r3, [r7, #20]
 8004174:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004178:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	031b      	lsls	r3, r3, #12
 800417e:	697a      	ldr	r2, [r7, #20]
 8004180:	4313      	orrs	r3, r2
 8004182:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004184:	693b      	ldr	r3, [r7, #16]
 8004186:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800418a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800418c:	68bb      	ldr	r3, [r7, #8]
 800418e:	011b      	lsls	r3, r3, #4
 8004190:	693a      	ldr	r2, [r7, #16]
 8004192:	4313      	orrs	r3, r2
 8004194:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	697a      	ldr	r2, [r7, #20]
 800419a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	693a      	ldr	r2, [r7, #16]
 80041a0:	621a      	str	r2, [r3, #32]
}
 80041a2:	bf00      	nop
 80041a4:	371c      	adds	r7, #28
 80041a6:	46bd      	mov	sp, r7
 80041a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ac:	4770      	bx	lr

080041ae <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80041ae:	b480      	push	{r7}
 80041b0:	b085      	sub	sp, #20
 80041b2:	af00      	add	r7, sp, #0
 80041b4:	6078      	str	r0, [r7, #4]
 80041b6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	689b      	ldr	r3, [r3, #8]
 80041bc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80041c4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80041c6:	683a      	ldr	r2, [r7, #0]
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	4313      	orrs	r3, r2
 80041cc:	f043 0307 	orr.w	r3, r3, #7
 80041d0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	68fa      	ldr	r2, [r7, #12]
 80041d6:	609a      	str	r2, [r3, #8]
}
 80041d8:	bf00      	nop
 80041da:	3714      	adds	r7, #20
 80041dc:	46bd      	mov	sp, r7
 80041de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e2:	4770      	bx	lr

080041e4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80041e4:	b480      	push	{r7}
 80041e6:	b087      	sub	sp, #28
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	60f8      	str	r0, [r7, #12]
 80041ec:	60b9      	str	r1, [r7, #8]
 80041ee:	607a      	str	r2, [r7, #4]
 80041f0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	689b      	ldr	r3, [r3, #8]
 80041f6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80041f8:	697b      	ldr	r3, [r7, #20]
 80041fa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80041fe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004200:	683b      	ldr	r3, [r7, #0]
 8004202:	021a      	lsls	r2, r3, #8
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	431a      	orrs	r2, r3
 8004208:	68bb      	ldr	r3, [r7, #8]
 800420a:	4313      	orrs	r3, r2
 800420c:	697a      	ldr	r2, [r7, #20]
 800420e:	4313      	orrs	r3, r2
 8004210:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	697a      	ldr	r2, [r7, #20]
 8004216:	609a      	str	r2, [r3, #8]
}
 8004218:	bf00      	nop
 800421a:	371c      	adds	r7, #28
 800421c:	46bd      	mov	sp, r7
 800421e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004222:	4770      	bx	lr

08004224 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004224:	b480      	push	{r7}
 8004226:	b085      	sub	sp, #20
 8004228:	af00      	add	r7, sp, #0
 800422a:	6078      	str	r0, [r7, #4]
 800422c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004234:	2b01      	cmp	r3, #1
 8004236:	d101      	bne.n	800423c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004238:	2302      	movs	r3, #2
 800423a:	e04f      	b.n	80042dc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2201      	movs	r2, #1
 8004240:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2202      	movs	r2, #2
 8004248:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	685b      	ldr	r3, [r3, #4]
 8004252:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	689b      	ldr	r3, [r3, #8]
 800425a:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	4a21      	ldr	r2, [pc, #132]	; (80042e8 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8004262:	4293      	cmp	r3, r2
 8004264:	d108      	bne.n	8004278 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800426c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800426e:	683b      	ldr	r3, [r7, #0]
 8004270:	685b      	ldr	r3, [r3, #4]
 8004272:	68fa      	ldr	r2, [r7, #12]
 8004274:	4313      	orrs	r3, r2
 8004276:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800427e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004280:	683b      	ldr	r3, [r7, #0]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	68fa      	ldr	r2, [r7, #12]
 8004286:	4313      	orrs	r3, r2
 8004288:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	68fa      	ldr	r2, [r7, #12]
 8004290:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	4a14      	ldr	r2, [pc, #80]	; (80042e8 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8004298:	4293      	cmp	r3, r2
 800429a:	d009      	beq.n	80042b0 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042a4:	d004      	beq.n	80042b0 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	4a10      	ldr	r2, [pc, #64]	; (80042ec <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80042ac:	4293      	cmp	r3, r2
 80042ae:	d10c      	bne.n	80042ca <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80042b0:	68bb      	ldr	r3, [r7, #8]
 80042b2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80042b6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80042b8:	683b      	ldr	r3, [r7, #0]
 80042ba:	689b      	ldr	r3, [r3, #8]
 80042bc:	68ba      	ldr	r2, [r7, #8]
 80042be:	4313      	orrs	r3, r2
 80042c0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	68ba      	ldr	r2, [r7, #8]
 80042c8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2201      	movs	r2, #1
 80042ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	2200      	movs	r2, #0
 80042d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80042da:	2300      	movs	r3, #0
}
 80042dc:	4618      	mov	r0, r3
 80042de:	3714      	adds	r7, #20
 80042e0:	46bd      	mov	sp, r7
 80042e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e6:	4770      	bx	lr
 80042e8:	40012c00 	.word	0x40012c00
 80042ec:	40014000 	.word	0x40014000

080042f0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80042f0:	b480      	push	{r7}
 80042f2:	b083      	sub	sp, #12
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80042f8:	bf00      	nop
 80042fa:	370c      	adds	r7, #12
 80042fc:	46bd      	mov	sp, r7
 80042fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004302:	4770      	bx	lr

08004304 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004304:	b480      	push	{r7}
 8004306:	b083      	sub	sp, #12
 8004308:	af00      	add	r7, sp, #0
 800430a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800430c:	bf00      	nop
 800430e:	370c      	adds	r7, #12
 8004310:	46bd      	mov	sp, r7
 8004312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004316:	4770      	bx	lr

08004318 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004318:	b480      	push	{r7}
 800431a:	b083      	sub	sp, #12
 800431c:	af00      	add	r7, sp, #0
 800431e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004320:	bf00      	nop
 8004322:	370c      	adds	r7, #12
 8004324:	46bd      	mov	sp, r7
 8004326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432a:	4770      	bx	lr

0800432c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800432c:	b580      	push	{r7, lr}
 800432e:	b082      	sub	sp, #8
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2b00      	cmp	r3, #0
 8004338:	d101      	bne.n	800433e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800433a:	2301      	movs	r3, #1
 800433c:	e040      	b.n	80043c0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004342:	2b00      	cmp	r3, #0
 8004344:	d106      	bne.n	8004354 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	2200      	movs	r2, #0
 800434a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800434e:	6878      	ldr	r0, [r7, #4]
 8004350:	f7fc fcee 	bl	8000d30 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2224      	movs	r2, #36	; 0x24
 8004358:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	681a      	ldr	r2, [r3, #0]
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f022 0201 	bic.w	r2, r2, #1
 8004368:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800436a:	6878      	ldr	r0, [r7, #4]
 800436c:	f000 fc00 	bl	8004b70 <UART_SetConfig>
 8004370:	4603      	mov	r3, r0
 8004372:	2b01      	cmp	r3, #1
 8004374:	d101      	bne.n	800437a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8004376:	2301      	movs	r3, #1
 8004378:	e022      	b.n	80043c0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800437e:	2b00      	cmp	r3, #0
 8004380:	d002      	beq.n	8004388 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8004382:	6878      	ldr	r0, [r7, #4]
 8004384:	f000 fd2a 	bl	8004ddc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	685a      	ldr	r2, [r3, #4]
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004396:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	689a      	ldr	r2, [r3, #8]
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80043a6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	681a      	ldr	r2, [r3, #0]
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f042 0201 	orr.w	r2, r2, #1
 80043b6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80043b8:	6878      	ldr	r0, [r7, #4]
 80043ba:	f000 fdb1 	bl	8004f20 <UART_CheckIdleState>
 80043be:	4603      	mov	r3, r0
}
 80043c0:	4618      	mov	r0, r3
 80043c2:	3708      	adds	r7, #8
 80043c4:	46bd      	mov	sp, r7
 80043c6:	bd80      	pop	{r7, pc}

080043c8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	b08a      	sub	sp, #40	; 0x28
 80043cc:	af02      	add	r7, sp, #8
 80043ce:	60f8      	str	r0, [r7, #12]
 80043d0:	60b9      	str	r1, [r7, #8]
 80043d2:	603b      	str	r3, [r7, #0]
 80043d4:	4613      	mov	r3, r2
 80043d6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80043dc:	2b20      	cmp	r3, #32
 80043de:	d178      	bne.n	80044d2 <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 80043e0:	68bb      	ldr	r3, [r7, #8]
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d002      	beq.n	80043ec <HAL_UART_Transmit+0x24>
 80043e6:	88fb      	ldrh	r3, [r7, #6]
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d101      	bne.n	80043f0 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80043ec:	2301      	movs	r3, #1
 80043ee:	e071      	b.n	80044d4 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	2200      	movs	r2, #0
 80043f4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	2221      	movs	r2, #33	; 0x21
 80043fc:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80043fe:	f7fc fe3f 	bl	8001080 <HAL_GetTick>
 8004402:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	88fa      	ldrh	r2, [r7, #6]
 8004408:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	88fa      	ldrh	r2, [r7, #6]
 8004410:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	689b      	ldr	r3, [r3, #8]
 8004418:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800441c:	d108      	bne.n	8004430 <HAL_UART_Transmit+0x68>
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	691b      	ldr	r3, [r3, #16]
 8004422:	2b00      	cmp	r3, #0
 8004424:	d104      	bne.n	8004430 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8004426:	2300      	movs	r3, #0
 8004428:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800442a:	68bb      	ldr	r3, [r7, #8]
 800442c:	61bb      	str	r3, [r7, #24]
 800442e:	e003      	b.n	8004438 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004430:	68bb      	ldr	r3, [r7, #8]
 8004432:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004434:	2300      	movs	r3, #0
 8004436:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004438:	e030      	b.n	800449c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800443a:	683b      	ldr	r3, [r7, #0]
 800443c:	9300      	str	r3, [sp, #0]
 800443e:	697b      	ldr	r3, [r7, #20]
 8004440:	2200      	movs	r2, #0
 8004442:	2180      	movs	r1, #128	; 0x80
 8004444:	68f8      	ldr	r0, [r7, #12]
 8004446:	f000 fe13 	bl	8005070 <UART_WaitOnFlagUntilTimeout>
 800444a:	4603      	mov	r3, r0
 800444c:	2b00      	cmp	r3, #0
 800444e:	d004      	beq.n	800445a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	2220      	movs	r2, #32
 8004454:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8004456:	2303      	movs	r3, #3
 8004458:	e03c      	b.n	80044d4 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 800445a:	69fb      	ldr	r3, [r7, #28]
 800445c:	2b00      	cmp	r3, #0
 800445e:	d10b      	bne.n	8004478 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004460:	69bb      	ldr	r3, [r7, #24]
 8004462:	881a      	ldrh	r2, [r3, #0]
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800446c:	b292      	uxth	r2, r2
 800446e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004470:	69bb      	ldr	r3, [r7, #24]
 8004472:	3302      	adds	r3, #2
 8004474:	61bb      	str	r3, [r7, #24]
 8004476:	e008      	b.n	800448a <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004478:	69fb      	ldr	r3, [r7, #28]
 800447a:	781a      	ldrb	r2, [r3, #0]
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	b292      	uxth	r2, r2
 8004482:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004484:	69fb      	ldr	r3, [r7, #28]
 8004486:	3301      	adds	r3, #1
 8004488:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004490:	b29b      	uxth	r3, r3
 8004492:	3b01      	subs	r3, #1
 8004494:	b29a      	uxth	r2, r3
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80044a2:	b29b      	uxth	r3, r3
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d1c8      	bne.n	800443a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80044a8:	683b      	ldr	r3, [r7, #0]
 80044aa:	9300      	str	r3, [sp, #0]
 80044ac:	697b      	ldr	r3, [r7, #20]
 80044ae:	2200      	movs	r2, #0
 80044b0:	2140      	movs	r1, #64	; 0x40
 80044b2:	68f8      	ldr	r0, [r7, #12]
 80044b4:	f000 fddc 	bl	8005070 <UART_WaitOnFlagUntilTimeout>
 80044b8:	4603      	mov	r3, r0
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d004      	beq.n	80044c8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	2220      	movs	r2, #32
 80044c2:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 80044c4:	2303      	movs	r3, #3
 80044c6:	e005      	b.n	80044d4 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	2220      	movs	r2, #32
 80044cc:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80044ce:	2300      	movs	r3, #0
 80044d0:	e000      	b.n	80044d4 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 80044d2:	2302      	movs	r3, #2
  }
}
 80044d4:	4618      	mov	r0, r3
 80044d6:	3720      	adds	r7, #32
 80044d8:	46bd      	mov	sp, r7
 80044da:	bd80      	pop	{r7, pc}

080044dc <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80044dc:	b580      	push	{r7, lr}
 80044de:	b08a      	sub	sp, #40	; 0x28
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	60f8      	str	r0, [r7, #12]
 80044e4:	60b9      	str	r1, [r7, #8]
 80044e6:	4613      	mov	r3, r2
 80044e8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80044f0:	2b20      	cmp	r3, #32
 80044f2:	d132      	bne.n	800455a <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 80044f4:	68bb      	ldr	r3, [r7, #8]
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d002      	beq.n	8004500 <HAL_UART_Receive_IT+0x24>
 80044fa:	88fb      	ldrh	r3, [r7, #6]
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d101      	bne.n	8004504 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8004500:	2301      	movs	r3, #1
 8004502:	e02b      	b.n	800455c <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	2200      	movs	r2, #0
 8004508:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	685b      	ldr	r3, [r3, #4]
 8004510:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004514:	2b00      	cmp	r3, #0
 8004516:	d018      	beq.n	800454a <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800451e:	697b      	ldr	r3, [r7, #20]
 8004520:	e853 3f00 	ldrex	r3, [r3]
 8004524:	613b      	str	r3, [r7, #16]
   return(result);
 8004526:	693b      	ldr	r3, [r7, #16]
 8004528:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800452c:	627b      	str	r3, [r7, #36]	; 0x24
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	461a      	mov	r2, r3
 8004534:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004536:	623b      	str	r3, [r7, #32]
 8004538:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800453a:	69f9      	ldr	r1, [r7, #28]
 800453c:	6a3a      	ldr	r2, [r7, #32]
 800453e:	e841 2300 	strex	r3, r2, [r1]
 8004542:	61bb      	str	r3, [r7, #24]
   return(result);
 8004544:	69bb      	ldr	r3, [r7, #24]
 8004546:	2b00      	cmp	r3, #0
 8004548:	d1e6      	bne.n	8004518 <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800454a:	88fb      	ldrh	r3, [r7, #6]
 800454c:	461a      	mov	r2, r3
 800454e:	68b9      	ldr	r1, [r7, #8]
 8004550:	68f8      	ldr	r0, [r7, #12]
 8004552:	f000 fdf5 	bl	8005140 <UART_Start_Receive_IT>
 8004556:	4603      	mov	r3, r0
 8004558:	e000      	b.n	800455c <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 800455a:	2302      	movs	r3, #2
  }
}
 800455c:	4618      	mov	r0, r3
 800455e:	3728      	adds	r7, #40	; 0x28
 8004560:	46bd      	mov	sp, r7
 8004562:	bd80      	pop	{r7, pc}

08004564 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b0ba      	sub	sp, #232	; 0xe8
 8004568:	af00      	add	r7, sp, #0
 800456a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	69db      	ldr	r3, [r3, #28]
 8004572:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	689b      	ldr	r3, [r3, #8]
 8004586:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800458a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800458e:	f640 030f 	movw	r3, #2063	; 0x80f
 8004592:	4013      	ands	r3, r2
 8004594:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8004598:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800459c:	2b00      	cmp	r3, #0
 800459e:	d115      	bne.n	80045cc <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80045a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80045a4:	f003 0320 	and.w	r3, r3, #32
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d00f      	beq.n	80045cc <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80045ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80045b0:	f003 0320 	and.w	r3, r3, #32
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d009      	beq.n	80045cc <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80045bc:	2b00      	cmp	r3, #0
 80045be:	f000 82ab 	beq.w	8004b18 <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80045c6:	6878      	ldr	r0, [r7, #4]
 80045c8:	4798      	blx	r3
      }
      return;
 80045ca:	e2a5      	b.n	8004b18 <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80045cc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	f000 8117 	beq.w	8004804 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80045d6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80045da:	f003 0301 	and.w	r3, r3, #1
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d106      	bne.n	80045f0 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80045e2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80045e6:	4b85      	ldr	r3, [pc, #532]	; (80047fc <HAL_UART_IRQHandler+0x298>)
 80045e8:	4013      	ands	r3, r2
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	f000 810a 	beq.w	8004804 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80045f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80045f4:	f003 0301 	and.w	r3, r3, #1
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d011      	beq.n	8004620 <HAL_UART_IRQHandler+0xbc>
 80045fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004600:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004604:	2b00      	cmp	r3, #0
 8004606:	d00b      	beq.n	8004620 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	2201      	movs	r2, #1
 800460e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004616:	f043 0201 	orr.w	r2, r3, #1
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004620:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004624:	f003 0302 	and.w	r3, r3, #2
 8004628:	2b00      	cmp	r3, #0
 800462a:	d011      	beq.n	8004650 <HAL_UART_IRQHandler+0xec>
 800462c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004630:	f003 0301 	and.w	r3, r3, #1
 8004634:	2b00      	cmp	r3, #0
 8004636:	d00b      	beq.n	8004650 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	2202      	movs	r2, #2
 800463e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004646:	f043 0204 	orr.w	r2, r3, #4
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004650:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004654:	f003 0304 	and.w	r3, r3, #4
 8004658:	2b00      	cmp	r3, #0
 800465a:	d011      	beq.n	8004680 <HAL_UART_IRQHandler+0x11c>
 800465c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004660:	f003 0301 	and.w	r3, r3, #1
 8004664:	2b00      	cmp	r3, #0
 8004666:	d00b      	beq.n	8004680 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	2204      	movs	r2, #4
 800466e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004676:	f043 0202 	orr.w	r2, r3, #2
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004680:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004684:	f003 0308 	and.w	r3, r3, #8
 8004688:	2b00      	cmp	r3, #0
 800468a:	d017      	beq.n	80046bc <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800468c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004690:	f003 0320 	and.w	r3, r3, #32
 8004694:	2b00      	cmp	r3, #0
 8004696:	d105      	bne.n	80046a4 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004698:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800469c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d00b      	beq.n	80046bc <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	2208      	movs	r2, #8
 80046aa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80046b2:	f043 0208 	orr.w	r2, r3, #8
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80046bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80046c0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d012      	beq.n	80046ee <HAL_UART_IRQHandler+0x18a>
 80046c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80046cc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d00c      	beq.n	80046ee <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80046dc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80046e4:	f043 0220 	orr.w	r2, r3, #32
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	f000 8211 	beq.w	8004b1c <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80046fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80046fe:	f003 0320 	and.w	r3, r3, #32
 8004702:	2b00      	cmp	r3, #0
 8004704:	d00d      	beq.n	8004722 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004706:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800470a:	f003 0320 	and.w	r3, r3, #32
 800470e:	2b00      	cmp	r3, #0
 8004710:	d007      	beq.n	8004722 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004716:	2b00      	cmp	r3, #0
 8004718:	d003      	beq.n	8004722 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800471e:	6878      	ldr	r0, [r7, #4]
 8004720:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004728:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	689b      	ldr	r3, [r3, #8]
 8004732:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004736:	2b40      	cmp	r3, #64	; 0x40
 8004738:	d005      	beq.n	8004746 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800473a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800473e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004742:	2b00      	cmp	r3, #0
 8004744:	d04f      	beq.n	80047e6 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004746:	6878      	ldr	r0, [r7, #4]
 8004748:	f000 fdc0 	bl	80052cc <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	689b      	ldr	r3, [r3, #8]
 8004752:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004756:	2b40      	cmp	r3, #64	; 0x40
 8004758:	d141      	bne.n	80047de <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	3308      	adds	r3, #8
 8004760:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004764:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004768:	e853 3f00 	ldrex	r3, [r3]
 800476c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004770:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004774:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004778:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	3308      	adds	r3, #8
 8004782:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004786:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800478a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800478e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004792:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004796:	e841 2300 	strex	r3, r2, [r1]
 800479a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800479e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d1d9      	bne.n	800475a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d013      	beq.n	80047d6 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80047b2:	4a13      	ldr	r2, [pc, #76]	; (8004800 <HAL_UART_IRQHandler+0x29c>)
 80047b4:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80047ba:	4618      	mov	r0, r3
 80047bc:	f7fd fc8c 	bl	80020d8 <HAL_DMA_Abort_IT>
 80047c0:	4603      	mov	r3, r0
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d017      	beq.n	80047f6 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80047ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047cc:	687a      	ldr	r2, [r7, #4]
 80047ce:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80047d0:	4610      	mov	r0, r2
 80047d2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80047d4:	e00f      	b.n	80047f6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80047d6:	6878      	ldr	r0, [r7, #4]
 80047d8:	f000 f9b4 	bl	8004b44 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80047dc:	e00b      	b.n	80047f6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80047de:	6878      	ldr	r0, [r7, #4]
 80047e0:	f000 f9b0 	bl	8004b44 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80047e4:	e007      	b.n	80047f6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80047e6:	6878      	ldr	r0, [r7, #4]
 80047e8:	f000 f9ac 	bl	8004b44 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	2200      	movs	r2, #0
 80047f0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 80047f4:	e192      	b.n	8004b1c <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80047f6:	bf00      	nop
    return;
 80047f8:	e190      	b.n	8004b1c <HAL_UART_IRQHandler+0x5b8>
 80047fa:	bf00      	nop
 80047fc:	04000120 	.word	0x04000120
 8004800:	08005395 	.word	0x08005395

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004808:	2b01      	cmp	r3, #1
 800480a:	f040 814b 	bne.w	8004aa4 <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800480e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004812:	f003 0310 	and.w	r3, r3, #16
 8004816:	2b00      	cmp	r3, #0
 8004818:	f000 8144 	beq.w	8004aa4 <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800481c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004820:	f003 0310 	and.w	r3, r3, #16
 8004824:	2b00      	cmp	r3, #0
 8004826:	f000 813d 	beq.w	8004aa4 <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	2210      	movs	r2, #16
 8004830:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	689b      	ldr	r3, [r3, #8]
 8004838:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800483c:	2b40      	cmp	r3, #64	; 0x40
 800483e:	f040 80b5 	bne.w	80049ac <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	685b      	ldr	r3, [r3, #4]
 800484a:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800484e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004852:	2b00      	cmp	r3, #0
 8004854:	f000 8164 	beq.w	8004b20 <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800485e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004862:	429a      	cmp	r2, r3
 8004864:	f080 815c 	bcs.w	8004b20 <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800486e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004876:	699b      	ldr	r3, [r3, #24]
 8004878:	2b20      	cmp	r3, #32
 800487a:	f000 8086 	beq.w	800498a <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004886:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800488a:	e853 3f00 	ldrex	r3, [r3]
 800488e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004892:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004896:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800489a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	461a      	mov	r2, r3
 80048a4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80048a8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80048ac:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048b0:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80048b4:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80048b8:	e841 2300 	strex	r3, r2, [r1]
 80048bc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80048c0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d1da      	bne.n	800487e <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	3308      	adds	r3, #8
 80048ce:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048d0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80048d2:	e853 3f00 	ldrex	r3, [r3]
 80048d6:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80048d8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80048da:	f023 0301 	bic.w	r3, r3, #1
 80048de:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	3308      	adds	r3, #8
 80048e8:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80048ec:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80048f0:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048f2:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80048f4:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80048f8:	e841 2300 	strex	r3, r2, [r1]
 80048fc:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80048fe:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004900:	2b00      	cmp	r3, #0
 8004902:	d1e1      	bne.n	80048c8 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	3308      	adds	r3, #8
 800490a:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800490c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800490e:	e853 3f00 	ldrex	r3, [r3]
 8004912:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004914:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004916:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800491a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	3308      	adds	r3, #8
 8004924:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004928:	66fa      	str	r2, [r7, #108]	; 0x6c
 800492a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800492c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800492e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004930:	e841 2300 	strex	r3, r2, [r1]
 8004934:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004936:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004938:	2b00      	cmp	r3, #0
 800493a:	d1e3      	bne.n	8004904 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2220      	movs	r2, #32
 8004940:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2200      	movs	r2, #0
 8004948:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004950:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004952:	e853 3f00 	ldrex	r3, [r3]
 8004956:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004958:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800495a:	f023 0310 	bic.w	r3, r3, #16
 800495e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	461a      	mov	r2, r3
 8004968:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800496c:	65bb      	str	r3, [r7, #88]	; 0x58
 800496e:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004970:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004972:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004974:	e841 2300 	strex	r3, r2, [r1]
 8004978:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800497a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800497c:	2b00      	cmp	r3, #0
 800497e:	d1e4      	bne.n	800494a <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004984:	4618      	mov	r0, r3
 8004986:	f7fd fb6e 	bl	8002066 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	2202      	movs	r2, #2
 800498e:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800499c:	b29b      	uxth	r3, r3
 800499e:	1ad3      	subs	r3, r2, r3
 80049a0:	b29b      	uxth	r3, r3
 80049a2:	4619      	mov	r1, r3
 80049a4:	6878      	ldr	r0, [r7, #4]
 80049a6:	f000 f8d7 	bl	8004b58 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80049aa:	e0b9      	b.n	8004b20 <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80049b8:	b29b      	uxth	r3, r3
 80049ba:	1ad3      	subs	r3, r2, r3
 80049bc:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80049c6:	b29b      	uxth	r3, r3
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	f000 80ab 	beq.w	8004b24 <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 80049ce:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	f000 80a6 	beq.w	8004b24 <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049e0:	e853 3f00 	ldrex	r3, [r3]
 80049e4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80049e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80049e8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80049ec:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	461a      	mov	r2, r3
 80049f6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80049fa:	647b      	str	r3, [r7, #68]	; 0x44
 80049fc:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049fe:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004a00:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004a02:	e841 2300 	strex	r3, r2, [r1]
 8004a06:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004a08:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d1e4      	bne.n	80049d8 <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	3308      	adds	r3, #8
 8004a14:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a18:	e853 3f00 	ldrex	r3, [r3]
 8004a1c:	623b      	str	r3, [r7, #32]
   return(result);
 8004a1e:	6a3b      	ldr	r3, [r7, #32]
 8004a20:	f023 0301 	bic.w	r3, r3, #1
 8004a24:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	3308      	adds	r3, #8
 8004a2e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004a32:	633a      	str	r2, [r7, #48]	; 0x30
 8004a34:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a36:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004a38:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004a3a:	e841 2300 	strex	r3, r2, [r1]
 8004a3e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004a40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d1e3      	bne.n	8004a0e <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	2220      	movs	r2, #32
 8004a4a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	2200      	movs	r2, #0
 8004a52:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	2200      	movs	r2, #0
 8004a58:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a60:	693b      	ldr	r3, [r7, #16]
 8004a62:	e853 3f00 	ldrex	r3, [r3]
 8004a66:	60fb      	str	r3, [r7, #12]
   return(result);
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	f023 0310 	bic.w	r3, r3, #16
 8004a6e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	461a      	mov	r2, r3
 8004a78:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004a7c:	61fb      	str	r3, [r7, #28]
 8004a7e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a80:	69b9      	ldr	r1, [r7, #24]
 8004a82:	69fa      	ldr	r2, [r7, #28]
 8004a84:	e841 2300 	strex	r3, r2, [r1]
 8004a88:	617b      	str	r3, [r7, #20]
   return(result);
 8004a8a:	697b      	ldr	r3, [r7, #20]
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d1e4      	bne.n	8004a5a <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2202      	movs	r2, #2
 8004a94:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004a96:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004a9a:	4619      	mov	r1, r3
 8004a9c:	6878      	ldr	r0, [r7, #4]
 8004a9e:	f000 f85b 	bl	8004b58 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004aa2:	e03f      	b.n	8004b24 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004aa4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004aa8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d00e      	beq.n	8004ace <HAL_UART_IRQHandler+0x56a>
 8004ab0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004ab4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d008      	beq.n	8004ace <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8004ac4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004ac6:	6878      	ldr	r0, [r7, #4]
 8004ac8:	f000 fe4c 	bl	8005764 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004acc:	e02d      	b.n	8004b2a <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004ace:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004ad2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d00e      	beq.n	8004af8 <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004ada:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004ade:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d008      	beq.n	8004af8 <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d01c      	beq.n	8004b28 <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004af2:	6878      	ldr	r0, [r7, #4]
 8004af4:	4798      	blx	r3
    }
    return;
 8004af6:	e017      	b.n	8004b28 <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004af8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004afc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d012      	beq.n	8004b2a <HAL_UART_IRQHandler+0x5c6>
 8004b04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004b08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d00c      	beq.n	8004b2a <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 8004b10:	6878      	ldr	r0, [r7, #4]
 8004b12:	f000 fc55 	bl	80053c0 <UART_EndTransmit_IT>
    return;
 8004b16:	e008      	b.n	8004b2a <HAL_UART_IRQHandler+0x5c6>
      return;
 8004b18:	bf00      	nop
 8004b1a:	e006      	b.n	8004b2a <HAL_UART_IRQHandler+0x5c6>
    return;
 8004b1c:	bf00      	nop
 8004b1e:	e004      	b.n	8004b2a <HAL_UART_IRQHandler+0x5c6>
      return;
 8004b20:	bf00      	nop
 8004b22:	e002      	b.n	8004b2a <HAL_UART_IRQHandler+0x5c6>
      return;
 8004b24:	bf00      	nop
 8004b26:	e000      	b.n	8004b2a <HAL_UART_IRQHandler+0x5c6>
    return;
 8004b28:	bf00      	nop
  }

}
 8004b2a:	37e8      	adds	r7, #232	; 0xe8
 8004b2c:	46bd      	mov	sp, r7
 8004b2e:	bd80      	pop	{r7, pc}

08004b30 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004b30:	b480      	push	{r7}
 8004b32:	b083      	sub	sp, #12
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004b38:	bf00      	nop
 8004b3a:	370c      	adds	r7, #12
 8004b3c:	46bd      	mov	sp, r7
 8004b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b42:	4770      	bx	lr

08004b44 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004b44:	b480      	push	{r7}
 8004b46:	b083      	sub	sp, #12
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004b4c:	bf00      	nop
 8004b4e:	370c      	adds	r7, #12
 8004b50:	46bd      	mov	sp, r7
 8004b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b56:	4770      	bx	lr

08004b58 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004b58:	b480      	push	{r7}
 8004b5a:	b083      	sub	sp, #12
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
 8004b60:	460b      	mov	r3, r1
 8004b62:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004b64:	bf00      	nop
 8004b66:	370c      	adds	r7, #12
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b6e:	4770      	bx	lr

08004b70 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b088      	sub	sp, #32
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004b78:	2300      	movs	r3, #0
 8004b7a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	689a      	ldr	r2, [r3, #8]
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	691b      	ldr	r3, [r3, #16]
 8004b84:	431a      	orrs	r2, r3
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	695b      	ldr	r3, [r3, #20]
 8004b8a:	431a      	orrs	r2, r3
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	69db      	ldr	r3, [r3, #28]
 8004b90:	4313      	orrs	r3, r2
 8004b92:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	681a      	ldr	r2, [r3, #0]
 8004b9a:	4b8a      	ldr	r3, [pc, #552]	; (8004dc4 <UART_SetConfig+0x254>)
 8004b9c:	4013      	ands	r3, r2
 8004b9e:	687a      	ldr	r2, [r7, #4]
 8004ba0:	6812      	ldr	r2, [r2, #0]
 8004ba2:	6979      	ldr	r1, [r7, #20]
 8004ba4:	430b      	orrs	r3, r1
 8004ba6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	685b      	ldr	r3, [r3, #4]
 8004bae:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	68da      	ldr	r2, [r3, #12]
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	430a      	orrs	r2, r1
 8004bbc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	699b      	ldr	r3, [r3, #24]
 8004bc2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	6a1b      	ldr	r3, [r3, #32]
 8004bc8:	697a      	ldr	r2, [r7, #20]
 8004bca:	4313      	orrs	r3, r2
 8004bcc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	689b      	ldr	r3, [r3, #8]
 8004bd4:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	697a      	ldr	r2, [r7, #20]
 8004bde:	430a      	orrs	r2, r1
 8004be0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	4a78      	ldr	r2, [pc, #480]	; (8004dc8 <UART_SetConfig+0x258>)
 8004be8:	4293      	cmp	r3, r2
 8004bea:	d120      	bne.n	8004c2e <UART_SetConfig+0xbe>
 8004bec:	4b77      	ldr	r3, [pc, #476]	; (8004dcc <UART_SetConfig+0x25c>)
 8004bee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bf0:	f003 0303 	and.w	r3, r3, #3
 8004bf4:	2b03      	cmp	r3, #3
 8004bf6:	d817      	bhi.n	8004c28 <UART_SetConfig+0xb8>
 8004bf8:	a201      	add	r2, pc, #4	; (adr r2, 8004c00 <UART_SetConfig+0x90>)
 8004bfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bfe:	bf00      	nop
 8004c00:	08004c11 	.word	0x08004c11
 8004c04:	08004c1d 	.word	0x08004c1d
 8004c08:	08004c23 	.word	0x08004c23
 8004c0c:	08004c17 	.word	0x08004c17
 8004c10:	2300      	movs	r3, #0
 8004c12:	77fb      	strb	r3, [r7, #31]
 8004c14:	e01d      	b.n	8004c52 <UART_SetConfig+0xe2>
 8004c16:	2302      	movs	r3, #2
 8004c18:	77fb      	strb	r3, [r7, #31]
 8004c1a:	e01a      	b.n	8004c52 <UART_SetConfig+0xe2>
 8004c1c:	2304      	movs	r3, #4
 8004c1e:	77fb      	strb	r3, [r7, #31]
 8004c20:	e017      	b.n	8004c52 <UART_SetConfig+0xe2>
 8004c22:	2308      	movs	r3, #8
 8004c24:	77fb      	strb	r3, [r7, #31]
 8004c26:	e014      	b.n	8004c52 <UART_SetConfig+0xe2>
 8004c28:	2310      	movs	r3, #16
 8004c2a:	77fb      	strb	r3, [r7, #31]
 8004c2c:	e011      	b.n	8004c52 <UART_SetConfig+0xe2>
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	4a67      	ldr	r2, [pc, #412]	; (8004dd0 <UART_SetConfig+0x260>)
 8004c34:	4293      	cmp	r3, r2
 8004c36:	d102      	bne.n	8004c3e <UART_SetConfig+0xce>
 8004c38:	2300      	movs	r3, #0
 8004c3a:	77fb      	strb	r3, [r7, #31]
 8004c3c:	e009      	b.n	8004c52 <UART_SetConfig+0xe2>
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	4a64      	ldr	r2, [pc, #400]	; (8004dd4 <UART_SetConfig+0x264>)
 8004c44:	4293      	cmp	r3, r2
 8004c46:	d102      	bne.n	8004c4e <UART_SetConfig+0xde>
 8004c48:	2300      	movs	r3, #0
 8004c4a:	77fb      	strb	r3, [r7, #31]
 8004c4c:	e001      	b.n	8004c52 <UART_SetConfig+0xe2>
 8004c4e:	2310      	movs	r3, #16
 8004c50:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	69db      	ldr	r3, [r3, #28]
 8004c56:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004c5a:	d15a      	bne.n	8004d12 <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8004c5c:	7ffb      	ldrb	r3, [r7, #31]
 8004c5e:	2b08      	cmp	r3, #8
 8004c60:	d827      	bhi.n	8004cb2 <UART_SetConfig+0x142>
 8004c62:	a201      	add	r2, pc, #4	; (adr r2, 8004c68 <UART_SetConfig+0xf8>)
 8004c64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c68:	08004c8d 	.word	0x08004c8d
 8004c6c:	08004c95 	.word	0x08004c95
 8004c70:	08004c9d 	.word	0x08004c9d
 8004c74:	08004cb3 	.word	0x08004cb3
 8004c78:	08004ca3 	.word	0x08004ca3
 8004c7c:	08004cb3 	.word	0x08004cb3
 8004c80:	08004cb3 	.word	0x08004cb3
 8004c84:	08004cb3 	.word	0x08004cb3
 8004c88:	08004cab 	.word	0x08004cab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004c8c:	f7fe fd00 	bl	8003690 <HAL_RCC_GetPCLK1Freq>
 8004c90:	61b8      	str	r0, [r7, #24]
        break;
 8004c92:	e013      	b.n	8004cbc <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004c94:	f7fe fd1e 	bl	80036d4 <HAL_RCC_GetPCLK2Freq>
 8004c98:	61b8      	str	r0, [r7, #24]
        break;
 8004c9a:	e00f      	b.n	8004cbc <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004c9c:	4b4e      	ldr	r3, [pc, #312]	; (8004dd8 <UART_SetConfig+0x268>)
 8004c9e:	61bb      	str	r3, [r7, #24]
        break;
 8004ca0:	e00c      	b.n	8004cbc <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004ca2:	f7fe fc7f 	bl	80035a4 <HAL_RCC_GetSysClockFreq>
 8004ca6:	61b8      	str	r0, [r7, #24]
        break;
 8004ca8:	e008      	b.n	8004cbc <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004caa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004cae:	61bb      	str	r3, [r7, #24]
        break;
 8004cb0:	e004      	b.n	8004cbc <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8004cb2:	2300      	movs	r3, #0
 8004cb4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004cb6:	2301      	movs	r3, #1
 8004cb8:	77bb      	strb	r3, [r7, #30]
        break;
 8004cba:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004cbc:	69bb      	ldr	r3, [r7, #24]
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d074      	beq.n	8004dac <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004cc2:	69bb      	ldr	r3, [r7, #24]
 8004cc4:	005a      	lsls	r2, r3, #1
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	685b      	ldr	r3, [r3, #4]
 8004cca:	085b      	lsrs	r3, r3, #1
 8004ccc:	441a      	add	r2, r3
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	685b      	ldr	r3, [r3, #4]
 8004cd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cd6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004cd8:	693b      	ldr	r3, [r7, #16]
 8004cda:	2b0f      	cmp	r3, #15
 8004cdc:	d916      	bls.n	8004d0c <UART_SetConfig+0x19c>
 8004cde:	693b      	ldr	r3, [r7, #16]
 8004ce0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004ce4:	d212      	bcs.n	8004d0c <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004ce6:	693b      	ldr	r3, [r7, #16]
 8004ce8:	b29b      	uxth	r3, r3
 8004cea:	f023 030f 	bic.w	r3, r3, #15
 8004cee:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004cf0:	693b      	ldr	r3, [r7, #16]
 8004cf2:	085b      	lsrs	r3, r3, #1
 8004cf4:	b29b      	uxth	r3, r3
 8004cf6:	f003 0307 	and.w	r3, r3, #7
 8004cfa:	b29a      	uxth	r2, r3
 8004cfc:	89fb      	ldrh	r3, [r7, #14]
 8004cfe:	4313      	orrs	r3, r2
 8004d00:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	89fa      	ldrh	r2, [r7, #14]
 8004d08:	60da      	str	r2, [r3, #12]
 8004d0a:	e04f      	b.n	8004dac <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8004d0c:	2301      	movs	r3, #1
 8004d0e:	77bb      	strb	r3, [r7, #30]
 8004d10:	e04c      	b.n	8004dac <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004d12:	7ffb      	ldrb	r3, [r7, #31]
 8004d14:	2b08      	cmp	r3, #8
 8004d16:	d828      	bhi.n	8004d6a <UART_SetConfig+0x1fa>
 8004d18:	a201      	add	r2, pc, #4	; (adr r2, 8004d20 <UART_SetConfig+0x1b0>)
 8004d1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d1e:	bf00      	nop
 8004d20:	08004d45 	.word	0x08004d45
 8004d24:	08004d4d 	.word	0x08004d4d
 8004d28:	08004d55 	.word	0x08004d55
 8004d2c:	08004d6b 	.word	0x08004d6b
 8004d30:	08004d5b 	.word	0x08004d5b
 8004d34:	08004d6b 	.word	0x08004d6b
 8004d38:	08004d6b 	.word	0x08004d6b
 8004d3c:	08004d6b 	.word	0x08004d6b
 8004d40:	08004d63 	.word	0x08004d63
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004d44:	f7fe fca4 	bl	8003690 <HAL_RCC_GetPCLK1Freq>
 8004d48:	61b8      	str	r0, [r7, #24]
        break;
 8004d4a:	e013      	b.n	8004d74 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004d4c:	f7fe fcc2 	bl	80036d4 <HAL_RCC_GetPCLK2Freq>
 8004d50:	61b8      	str	r0, [r7, #24]
        break;
 8004d52:	e00f      	b.n	8004d74 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004d54:	4b20      	ldr	r3, [pc, #128]	; (8004dd8 <UART_SetConfig+0x268>)
 8004d56:	61bb      	str	r3, [r7, #24]
        break;
 8004d58:	e00c      	b.n	8004d74 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004d5a:	f7fe fc23 	bl	80035a4 <HAL_RCC_GetSysClockFreq>
 8004d5e:	61b8      	str	r0, [r7, #24]
        break;
 8004d60:	e008      	b.n	8004d74 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004d62:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004d66:	61bb      	str	r3, [r7, #24]
        break;
 8004d68:	e004      	b.n	8004d74 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8004d6a:	2300      	movs	r3, #0
 8004d6c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004d6e:	2301      	movs	r3, #1
 8004d70:	77bb      	strb	r3, [r7, #30]
        break;
 8004d72:	bf00      	nop
    }

    if (pclk != 0U)
 8004d74:	69bb      	ldr	r3, [r7, #24]
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d018      	beq.n	8004dac <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	685b      	ldr	r3, [r3, #4]
 8004d7e:	085a      	lsrs	r2, r3, #1
 8004d80:	69bb      	ldr	r3, [r7, #24]
 8004d82:	441a      	add	r2, r3
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	685b      	ldr	r3, [r3, #4]
 8004d88:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d8c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004d8e:	693b      	ldr	r3, [r7, #16]
 8004d90:	2b0f      	cmp	r3, #15
 8004d92:	d909      	bls.n	8004da8 <UART_SetConfig+0x238>
 8004d94:	693b      	ldr	r3, [r7, #16]
 8004d96:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004d9a:	d205      	bcs.n	8004da8 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004d9c:	693b      	ldr	r3, [r7, #16]
 8004d9e:	b29a      	uxth	r2, r3
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	60da      	str	r2, [r3, #12]
 8004da6:	e001      	b.n	8004dac <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8004da8:	2301      	movs	r3, #1
 8004daa:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2200      	movs	r2, #0
 8004db0:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	2200      	movs	r2, #0
 8004db6:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8004db8:	7fbb      	ldrb	r3, [r7, #30]
}
 8004dba:	4618      	mov	r0, r3
 8004dbc:	3720      	adds	r7, #32
 8004dbe:	46bd      	mov	sp, r7
 8004dc0:	bd80      	pop	{r7, pc}
 8004dc2:	bf00      	nop
 8004dc4:	efff69f3 	.word	0xefff69f3
 8004dc8:	40013800 	.word	0x40013800
 8004dcc:	40021000 	.word	0x40021000
 8004dd0:	40004400 	.word	0x40004400
 8004dd4:	40004800 	.word	0x40004800
 8004dd8:	007a1200 	.word	0x007a1200

08004ddc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004ddc:	b480      	push	{r7}
 8004dde:	b083      	sub	sp, #12
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004de8:	f003 0301 	and.w	r3, r3, #1
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d00a      	beq.n	8004e06 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	685b      	ldr	r3, [r3, #4]
 8004df6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	430a      	orrs	r2, r1
 8004e04:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e0a:	f003 0302 	and.w	r3, r3, #2
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d00a      	beq.n	8004e28 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	685b      	ldr	r3, [r3, #4]
 8004e18:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	430a      	orrs	r2, r1
 8004e26:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e2c:	f003 0304 	and.w	r3, r3, #4
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d00a      	beq.n	8004e4a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	685b      	ldr	r3, [r3, #4]
 8004e3a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	430a      	orrs	r2, r1
 8004e48:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e4e:	f003 0308 	and.w	r3, r3, #8
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d00a      	beq.n	8004e6c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	685b      	ldr	r3, [r3, #4]
 8004e5c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	430a      	orrs	r2, r1
 8004e6a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e70:	f003 0310 	and.w	r3, r3, #16
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d00a      	beq.n	8004e8e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	689b      	ldr	r3, [r3, #8]
 8004e7e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	430a      	orrs	r2, r1
 8004e8c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e92:	f003 0320 	and.w	r3, r3, #32
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d00a      	beq.n	8004eb0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	689b      	ldr	r3, [r3, #8]
 8004ea0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	430a      	orrs	r2, r1
 8004eae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d01a      	beq.n	8004ef2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	685b      	ldr	r3, [r3, #4]
 8004ec2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	430a      	orrs	r2, r1
 8004ed0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ed6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004eda:	d10a      	bne.n	8004ef2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	685b      	ldr	r3, [r3, #4]
 8004ee2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	430a      	orrs	r2, r1
 8004ef0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ef6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d00a      	beq.n	8004f14 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	685b      	ldr	r3, [r3, #4]
 8004f04:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	430a      	orrs	r2, r1
 8004f12:	605a      	str	r2, [r3, #4]
  }
}
 8004f14:	bf00      	nop
 8004f16:	370c      	adds	r7, #12
 8004f18:	46bd      	mov	sp, r7
 8004f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f1e:	4770      	bx	lr

08004f20 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004f20:	b580      	push	{r7, lr}
 8004f22:	b098      	sub	sp, #96	; 0x60
 8004f24:	af02      	add	r7, sp, #8
 8004f26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	2200      	movs	r2, #0
 8004f2c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004f30:	f7fc f8a6 	bl	8001080 <HAL_GetTick>
 8004f34:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f003 0308 	and.w	r3, r3, #8
 8004f40:	2b08      	cmp	r3, #8
 8004f42:	d12e      	bne.n	8004fa2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004f44:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004f48:	9300      	str	r3, [sp, #0]
 8004f4a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004f52:	6878      	ldr	r0, [r7, #4]
 8004f54:	f000 f88c 	bl	8005070 <UART_WaitOnFlagUntilTimeout>
 8004f58:	4603      	mov	r3, r0
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d021      	beq.n	8004fa2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f66:	e853 3f00 	ldrex	r3, [r3]
 8004f6a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004f6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004f6e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004f72:	653b      	str	r3, [r7, #80]	; 0x50
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	461a      	mov	r2, r3
 8004f7a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004f7c:	647b      	str	r3, [r7, #68]	; 0x44
 8004f7e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f80:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004f82:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004f84:	e841 2300 	strex	r3, r2, [r1]
 8004f88:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004f8a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d1e6      	bne.n	8004f5e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2220      	movs	r2, #32
 8004f94:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	2200      	movs	r2, #0
 8004f9a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004f9e:	2303      	movs	r3, #3
 8004fa0:	e062      	b.n	8005068 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f003 0304 	and.w	r3, r3, #4
 8004fac:	2b04      	cmp	r3, #4
 8004fae:	d149      	bne.n	8005044 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004fb0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004fb4:	9300      	str	r3, [sp, #0]
 8004fb6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004fb8:	2200      	movs	r2, #0
 8004fba:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004fbe:	6878      	ldr	r0, [r7, #4]
 8004fc0:	f000 f856 	bl	8005070 <UART_WaitOnFlagUntilTimeout>
 8004fc4:	4603      	mov	r3, r0
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d03c      	beq.n	8005044 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fd2:	e853 3f00 	ldrex	r3, [r3]
 8004fd6:	623b      	str	r3, [r7, #32]
   return(result);
 8004fd8:	6a3b      	ldr	r3, [r7, #32]
 8004fda:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004fde:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	461a      	mov	r2, r3
 8004fe6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004fe8:	633b      	str	r3, [r7, #48]	; 0x30
 8004fea:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fec:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004fee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004ff0:	e841 2300 	strex	r3, r2, [r1]
 8004ff4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004ff6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d1e6      	bne.n	8004fca <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	3308      	adds	r3, #8
 8005002:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005004:	693b      	ldr	r3, [r7, #16]
 8005006:	e853 3f00 	ldrex	r3, [r3]
 800500a:	60fb      	str	r3, [r7, #12]
   return(result);
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	f023 0301 	bic.w	r3, r3, #1
 8005012:	64bb      	str	r3, [r7, #72]	; 0x48
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	3308      	adds	r3, #8
 800501a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800501c:	61fa      	str	r2, [r7, #28]
 800501e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005020:	69b9      	ldr	r1, [r7, #24]
 8005022:	69fa      	ldr	r2, [r7, #28]
 8005024:	e841 2300 	strex	r3, r2, [r1]
 8005028:	617b      	str	r3, [r7, #20]
   return(result);
 800502a:	697b      	ldr	r3, [r7, #20]
 800502c:	2b00      	cmp	r3, #0
 800502e:	d1e5      	bne.n	8004ffc <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2220      	movs	r2, #32
 8005034:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2200      	movs	r2, #0
 800503c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005040:	2303      	movs	r3, #3
 8005042:	e011      	b.n	8005068 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	2220      	movs	r2, #32
 8005048:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	2220      	movs	r2, #32
 800504e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	2200      	movs	r2, #0
 8005056:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2200      	movs	r2, #0
 800505c:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	2200      	movs	r2, #0
 8005062:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8005066:	2300      	movs	r3, #0
}
 8005068:	4618      	mov	r0, r3
 800506a:	3758      	adds	r7, #88	; 0x58
 800506c:	46bd      	mov	sp, r7
 800506e:	bd80      	pop	{r7, pc}

08005070 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005070:	b580      	push	{r7, lr}
 8005072:	b084      	sub	sp, #16
 8005074:	af00      	add	r7, sp, #0
 8005076:	60f8      	str	r0, [r7, #12]
 8005078:	60b9      	str	r1, [r7, #8]
 800507a:	603b      	str	r3, [r7, #0]
 800507c:	4613      	mov	r3, r2
 800507e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005080:	e049      	b.n	8005116 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005082:	69bb      	ldr	r3, [r7, #24]
 8005084:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005088:	d045      	beq.n	8005116 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800508a:	f7fb fff9 	bl	8001080 <HAL_GetTick>
 800508e:	4602      	mov	r2, r0
 8005090:	683b      	ldr	r3, [r7, #0]
 8005092:	1ad3      	subs	r3, r2, r3
 8005094:	69ba      	ldr	r2, [r7, #24]
 8005096:	429a      	cmp	r2, r3
 8005098:	d302      	bcc.n	80050a0 <UART_WaitOnFlagUntilTimeout+0x30>
 800509a:	69bb      	ldr	r3, [r7, #24]
 800509c:	2b00      	cmp	r3, #0
 800509e:	d101      	bne.n	80050a4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80050a0:	2303      	movs	r3, #3
 80050a2:	e048      	b.n	8005136 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	f003 0304 	and.w	r3, r3, #4
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d031      	beq.n	8005116 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	69db      	ldr	r3, [r3, #28]
 80050b8:	f003 0308 	and.w	r3, r3, #8
 80050bc:	2b08      	cmp	r3, #8
 80050be:	d110      	bne.n	80050e2 <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	2208      	movs	r2, #8
 80050c6:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 80050c8:	68f8      	ldr	r0, [r7, #12]
 80050ca:	f000 f8ff 	bl	80052cc <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	2208      	movs	r2, #8
 80050d2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	2200      	movs	r2, #0
 80050da:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 80050de:	2301      	movs	r3, #1
 80050e0:	e029      	b.n	8005136 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	69db      	ldr	r3, [r3, #28]
 80050e8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80050ec:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80050f0:	d111      	bne.n	8005116 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80050fa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80050fc:	68f8      	ldr	r0, [r7, #12]
 80050fe:	f000 f8e5 	bl	80052cc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	2220      	movs	r2, #32
 8005106:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	2200      	movs	r2, #0
 800510e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8005112:	2303      	movs	r3, #3
 8005114:	e00f      	b.n	8005136 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	69da      	ldr	r2, [r3, #28]
 800511c:	68bb      	ldr	r3, [r7, #8]
 800511e:	4013      	ands	r3, r2
 8005120:	68ba      	ldr	r2, [r7, #8]
 8005122:	429a      	cmp	r2, r3
 8005124:	bf0c      	ite	eq
 8005126:	2301      	moveq	r3, #1
 8005128:	2300      	movne	r3, #0
 800512a:	b2db      	uxtb	r3, r3
 800512c:	461a      	mov	r2, r3
 800512e:	79fb      	ldrb	r3, [r7, #7]
 8005130:	429a      	cmp	r2, r3
 8005132:	d0a6      	beq.n	8005082 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005134:	2300      	movs	r3, #0
}
 8005136:	4618      	mov	r0, r3
 8005138:	3710      	adds	r7, #16
 800513a:	46bd      	mov	sp, r7
 800513c:	bd80      	pop	{r7, pc}
	...

08005140 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005140:	b480      	push	{r7}
 8005142:	b097      	sub	sp, #92	; 0x5c
 8005144:	af00      	add	r7, sp, #0
 8005146:	60f8      	str	r0, [r7, #12]
 8005148:	60b9      	str	r1, [r7, #8]
 800514a:	4613      	mov	r3, r2
 800514c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	68ba      	ldr	r2, [r7, #8]
 8005152:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	88fa      	ldrh	r2, [r7, #6]
 8005158:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	88fa      	ldrh	r2, [r7, #6]
 8005160:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	2200      	movs	r2, #0
 8005168:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	689b      	ldr	r3, [r3, #8]
 800516e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005172:	d10e      	bne.n	8005192 <UART_Start_Receive_IT+0x52>
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	691b      	ldr	r3, [r3, #16]
 8005178:	2b00      	cmp	r3, #0
 800517a:	d105      	bne.n	8005188 <UART_Start_Receive_IT+0x48>
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	f240 12ff 	movw	r2, #511	; 0x1ff
 8005182:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005186:	e02d      	b.n	80051e4 <UART_Start_Receive_IT+0xa4>
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	22ff      	movs	r2, #255	; 0xff
 800518c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005190:	e028      	b.n	80051e4 <UART_Start_Receive_IT+0xa4>
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	689b      	ldr	r3, [r3, #8]
 8005196:	2b00      	cmp	r3, #0
 8005198:	d10d      	bne.n	80051b6 <UART_Start_Receive_IT+0x76>
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	691b      	ldr	r3, [r3, #16]
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d104      	bne.n	80051ac <UART_Start_Receive_IT+0x6c>
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	22ff      	movs	r2, #255	; 0xff
 80051a6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80051aa:	e01b      	b.n	80051e4 <UART_Start_Receive_IT+0xa4>
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	227f      	movs	r2, #127	; 0x7f
 80051b0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80051b4:	e016      	b.n	80051e4 <UART_Start_Receive_IT+0xa4>
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	689b      	ldr	r3, [r3, #8]
 80051ba:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80051be:	d10d      	bne.n	80051dc <UART_Start_Receive_IT+0x9c>
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	691b      	ldr	r3, [r3, #16]
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d104      	bne.n	80051d2 <UART_Start_Receive_IT+0x92>
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	227f      	movs	r2, #127	; 0x7f
 80051cc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80051d0:	e008      	b.n	80051e4 <UART_Start_Receive_IT+0xa4>
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	223f      	movs	r2, #63	; 0x3f
 80051d6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80051da:	e003      	b.n	80051e4 <UART_Start_Receive_IT+0xa4>
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	2200      	movs	r2, #0
 80051e0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	2200      	movs	r2, #0
 80051e8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	2222      	movs	r2, #34	; 0x22
 80051f0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	3308      	adds	r3, #8
 80051fa:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80051fe:	e853 3f00 	ldrex	r3, [r3]
 8005202:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005204:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005206:	f043 0301 	orr.w	r3, r3, #1
 800520a:	657b      	str	r3, [r7, #84]	; 0x54
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	3308      	adds	r3, #8
 8005212:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005214:	64ba      	str	r2, [r7, #72]	; 0x48
 8005216:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005218:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800521a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800521c:	e841 2300 	strex	r3, r2, [r1]
 8005220:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005222:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005224:	2b00      	cmp	r3, #0
 8005226:	d1e5      	bne.n	80051f4 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	689b      	ldr	r3, [r3, #8]
 800522c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005230:	d107      	bne.n	8005242 <UART_Start_Receive_IT+0x102>
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	691b      	ldr	r3, [r3, #16]
 8005236:	2b00      	cmp	r3, #0
 8005238:	d103      	bne.n	8005242 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	4a21      	ldr	r2, [pc, #132]	; (80052c4 <UART_Start_Receive_IT+0x184>)
 800523e:	669a      	str	r2, [r3, #104]	; 0x68
 8005240:	e002      	b.n	8005248 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	4a20      	ldr	r2, [pc, #128]	; (80052c8 <UART_Start_Receive_IT+0x188>)
 8005246:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	691b      	ldr	r3, [r3, #16]
 800524c:	2b00      	cmp	r3, #0
 800524e:	d019      	beq.n	8005284 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005256:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005258:	e853 3f00 	ldrex	r3, [r3]
 800525c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800525e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005260:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8005264:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	461a      	mov	r2, r3
 800526c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800526e:	637b      	str	r3, [r7, #52]	; 0x34
 8005270:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005272:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005274:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005276:	e841 2300 	strex	r3, r2, [r1]
 800527a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800527c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800527e:	2b00      	cmp	r3, #0
 8005280:	d1e6      	bne.n	8005250 <UART_Start_Receive_IT+0x110>
 8005282:	e018      	b.n	80052b6 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800528a:	697b      	ldr	r3, [r7, #20]
 800528c:	e853 3f00 	ldrex	r3, [r3]
 8005290:	613b      	str	r3, [r7, #16]
   return(result);
 8005292:	693b      	ldr	r3, [r7, #16]
 8005294:	f043 0320 	orr.w	r3, r3, #32
 8005298:	653b      	str	r3, [r7, #80]	; 0x50
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	461a      	mov	r2, r3
 80052a0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80052a2:	623b      	str	r3, [r7, #32]
 80052a4:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052a6:	69f9      	ldr	r1, [r7, #28]
 80052a8:	6a3a      	ldr	r2, [r7, #32]
 80052aa:	e841 2300 	strex	r3, r2, [r1]
 80052ae:	61bb      	str	r3, [r7, #24]
   return(result);
 80052b0:	69bb      	ldr	r3, [r7, #24]
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d1e6      	bne.n	8005284 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 80052b6:	2300      	movs	r3, #0
}
 80052b8:	4618      	mov	r0, r3
 80052ba:	375c      	adds	r7, #92	; 0x5c
 80052bc:	46bd      	mov	sp, r7
 80052be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c2:	4770      	bx	lr
 80052c4:	080055bd 	.word	0x080055bd
 80052c8:	08005415 	.word	0x08005415

080052cc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80052cc:	b480      	push	{r7}
 80052ce:	b095      	sub	sp, #84	; 0x54
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80052dc:	e853 3f00 	ldrex	r3, [r3]
 80052e0:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80052e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052e4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80052e8:	64fb      	str	r3, [r7, #76]	; 0x4c
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	461a      	mov	r2, r3
 80052f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80052f2:	643b      	str	r3, [r7, #64]	; 0x40
 80052f4:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052f6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80052f8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80052fa:	e841 2300 	strex	r3, r2, [r1]
 80052fe:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005300:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005302:	2b00      	cmp	r3, #0
 8005304:	d1e6      	bne.n	80052d4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	3308      	adds	r3, #8
 800530c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800530e:	6a3b      	ldr	r3, [r7, #32]
 8005310:	e853 3f00 	ldrex	r3, [r3]
 8005314:	61fb      	str	r3, [r7, #28]
   return(result);
 8005316:	69fb      	ldr	r3, [r7, #28]
 8005318:	f023 0301 	bic.w	r3, r3, #1
 800531c:	64bb      	str	r3, [r7, #72]	; 0x48
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	3308      	adds	r3, #8
 8005324:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005326:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005328:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800532a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800532c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800532e:	e841 2300 	strex	r3, r2, [r1]
 8005332:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005334:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005336:	2b00      	cmp	r3, #0
 8005338:	d1e5      	bne.n	8005306 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800533e:	2b01      	cmp	r3, #1
 8005340:	d118      	bne.n	8005374 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	e853 3f00 	ldrex	r3, [r3]
 800534e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005350:	68bb      	ldr	r3, [r7, #8]
 8005352:	f023 0310 	bic.w	r3, r3, #16
 8005356:	647b      	str	r3, [r7, #68]	; 0x44
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	461a      	mov	r2, r3
 800535e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005360:	61bb      	str	r3, [r7, #24]
 8005362:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005364:	6979      	ldr	r1, [r7, #20]
 8005366:	69ba      	ldr	r2, [r7, #24]
 8005368:	e841 2300 	strex	r3, r2, [r1]
 800536c:	613b      	str	r3, [r7, #16]
   return(result);
 800536e:	693b      	ldr	r3, [r7, #16]
 8005370:	2b00      	cmp	r3, #0
 8005372:	d1e6      	bne.n	8005342 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	2220      	movs	r2, #32
 8005378:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	2200      	movs	r2, #0
 8005380:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	2200      	movs	r2, #0
 8005386:	669a      	str	r2, [r3, #104]	; 0x68
}
 8005388:	bf00      	nop
 800538a:	3754      	adds	r7, #84	; 0x54
 800538c:	46bd      	mov	sp, r7
 800538e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005392:	4770      	bx	lr

08005394 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005394:	b580      	push	{r7, lr}
 8005396:	b084      	sub	sp, #16
 8005398:	af00      	add	r7, sp, #0
 800539a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053a0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	2200      	movs	r2, #0
 80053a6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	2200      	movs	r2, #0
 80053ae:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80053b2:	68f8      	ldr	r0, [r7, #12]
 80053b4:	f7ff fbc6 	bl	8004b44 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80053b8:	bf00      	nop
 80053ba:	3710      	adds	r7, #16
 80053bc:	46bd      	mov	sp, r7
 80053be:	bd80      	pop	{r7, pc}

080053c0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80053c0:	b580      	push	{r7, lr}
 80053c2:	b088      	sub	sp, #32
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	e853 3f00 	ldrex	r3, [r3]
 80053d4:	60bb      	str	r3, [r7, #8]
   return(result);
 80053d6:	68bb      	ldr	r3, [r7, #8]
 80053d8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80053dc:	61fb      	str	r3, [r7, #28]
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	461a      	mov	r2, r3
 80053e4:	69fb      	ldr	r3, [r7, #28]
 80053e6:	61bb      	str	r3, [r7, #24]
 80053e8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053ea:	6979      	ldr	r1, [r7, #20]
 80053ec:	69ba      	ldr	r2, [r7, #24]
 80053ee:	e841 2300 	strex	r3, r2, [r1]
 80053f2:	613b      	str	r3, [r7, #16]
   return(result);
 80053f4:	693b      	ldr	r3, [r7, #16]
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d1e6      	bne.n	80053c8 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	2220      	movs	r2, #32
 80053fe:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	2200      	movs	r2, #0
 8005404:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005406:	6878      	ldr	r0, [r7, #4]
 8005408:	f7ff fb92 	bl	8004b30 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800540c:	bf00      	nop
 800540e:	3720      	adds	r7, #32
 8005410:	46bd      	mov	sp, r7
 8005412:	bd80      	pop	{r7, pc}

08005414 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005414:	b580      	push	{r7, lr}
 8005416:	b09c      	sub	sp, #112	; 0x70
 8005418:	af00      	add	r7, sp, #0
 800541a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005422:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800542c:	2b22      	cmp	r3, #34	; 0x22
 800542e:	f040 80b9 	bne.w	80055a4 <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8005438:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800543c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8005440:	b2d9      	uxtb	r1, r3
 8005442:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8005446:	b2da      	uxtb	r2, r3
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800544c:	400a      	ands	r2, r1
 800544e:	b2d2      	uxtb	r2, r2
 8005450:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005456:	1c5a      	adds	r2, r3, #1
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005462:	b29b      	uxth	r3, r3
 8005464:	3b01      	subs	r3, #1
 8005466:	b29a      	uxth	r2, r3
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005474:	b29b      	uxth	r3, r3
 8005476:	2b00      	cmp	r3, #0
 8005478:	f040 809c 	bne.w	80055b4 <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005482:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005484:	e853 3f00 	ldrex	r3, [r3]
 8005488:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800548a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800548c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005490:	66bb      	str	r3, [r7, #104]	; 0x68
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	461a      	mov	r2, r3
 8005498:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800549a:	65bb      	str	r3, [r7, #88]	; 0x58
 800549c:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800549e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80054a0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80054a2:	e841 2300 	strex	r3, r2, [r1]
 80054a6:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80054a8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d1e6      	bne.n	800547c <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	3308      	adds	r3, #8
 80054b4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80054b8:	e853 3f00 	ldrex	r3, [r3]
 80054bc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80054be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80054c0:	f023 0301 	bic.w	r3, r3, #1
 80054c4:	667b      	str	r3, [r7, #100]	; 0x64
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	3308      	adds	r3, #8
 80054cc:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80054ce:	647a      	str	r2, [r7, #68]	; 0x44
 80054d0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054d2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80054d4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80054d6:	e841 2300 	strex	r3, r2, [r1]
 80054da:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80054dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d1e5      	bne.n	80054ae <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	2220      	movs	r2, #32
 80054e6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	2200      	movs	r2, #0
 80054ee:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	2200      	movs	r2, #0
 80054f4:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	685b      	ldr	r3, [r3, #4]
 80054fc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005500:	2b00      	cmp	r3, #0
 8005502:	d018      	beq.n	8005536 <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800550a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800550c:	e853 3f00 	ldrex	r3, [r3]
 8005510:	623b      	str	r3, [r7, #32]
   return(result);
 8005512:	6a3b      	ldr	r3, [r7, #32]
 8005514:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005518:	663b      	str	r3, [r7, #96]	; 0x60
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	461a      	mov	r2, r3
 8005520:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005522:	633b      	str	r3, [r7, #48]	; 0x30
 8005524:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005526:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005528:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800552a:	e841 2300 	strex	r3, r2, [r1]
 800552e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005530:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005532:	2b00      	cmp	r3, #0
 8005534:	d1e6      	bne.n	8005504 <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800553a:	2b01      	cmp	r3, #1
 800553c:	d12e      	bne.n	800559c <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	2200      	movs	r2, #0
 8005542:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800554a:	693b      	ldr	r3, [r7, #16]
 800554c:	e853 3f00 	ldrex	r3, [r3]
 8005550:	60fb      	str	r3, [r7, #12]
   return(result);
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	f023 0310 	bic.w	r3, r3, #16
 8005558:	65fb      	str	r3, [r7, #92]	; 0x5c
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	461a      	mov	r2, r3
 8005560:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005562:	61fb      	str	r3, [r7, #28]
 8005564:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005566:	69b9      	ldr	r1, [r7, #24]
 8005568:	69fa      	ldr	r2, [r7, #28]
 800556a:	e841 2300 	strex	r3, r2, [r1]
 800556e:	617b      	str	r3, [r7, #20]
   return(result);
 8005570:	697b      	ldr	r3, [r7, #20]
 8005572:	2b00      	cmp	r3, #0
 8005574:	d1e6      	bne.n	8005544 <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	69db      	ldr	r3, [r3, #28]
 800557c:	f003 0310 	and.w	r3, r3, #16
 8005580:	2b10      	cmp	r3, #16
 8005582:	d103      	bne.n	800558c <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	2210      	movs	r2, #16
 800558a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8005592:	4619      	mov	r1, r3
 8005594:	6878      	ldr	r0, [r7, #4]
 8005596:	f7ff fadf 	bl	8004b58 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800559a:	e00b      	b.n	80055b4 <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 800559c:	6878      	ldr	r0, [r7, #4]
 800559e:	f7fb f8bd 	bl	800071c <HAL_UART_RxCpltCallback>
}
 80055a2:	e007      	b.n	80055b4 <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	699a      	ldr	r2, [r3, #24]
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	f042 0208 	orr.w	r2, r2, #8
 80055b2:	619a      	str	r2, [r3, #24]
}
 80055b4:	bf00      	nop
 80055b6:	3770      	adds	r7, #112	; 0x70
 80055b8:	46bd      	mov	sp, r7
 80055ba:	bd80      	pop	{r7, pc}

080055bc <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80055bc:	b580      	push	{r7, lr}
 80055be:	b09c      	sub	sp, #112	; 0x70
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80055ca:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80055d4:	2b22      	cmp	r3, #34	; 0x22
 80055d6:	f040 80b9 	bne.w	800574c <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80055e0:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055e8:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80055ea:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 80055ee:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 80055f2:	4013      	ands	r3, r2
 80055f4:	b29a      	uxth	r2, r3
 80055f6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80055f8:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055fe:	1c9a      	adds	r2, r3, #2
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800560a:	b29b      	uxth	r3, r3
 800560c:	3b01      	subs	r3, #1
 800560e:	b29a      	uxth	r2, r3
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800561c:	b29b      	uxth	r3, r3
 800561e:	2b00      	cmp	r3, #0
 8005620:	f040 809c 	bne.w	800575c <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800562a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800562c:	e853 3f00 	ldrex	r3, [r3]
 8005630:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8005632:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005634:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005638:	667b      	str	r3, [r7, #100]	; 0x64
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	461a      	mov	r2, r3
 8005640:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005642:	657b      	str	r3, [r7, #84]	; 0x54
 8005644:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005646:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8005648:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800564a:	e841 2300 	strex	r3, r2, [r1]
 800564e:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8005650:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005652:	2b00      	cmp	r3, #0
 8005654:	d1e6      	bne.n	8005624 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	3308      	adds	r3, #8
 800565c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800565e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005660:	e853 3f00 	ldrex	r3, [r3]
 8005664:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005666:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005668:	f023 0301 	bic.w	r3, r3, #1
 800566c:	663b      	str	r3, [r7, #96]	; 0x60
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	3308      	adds	r3, #8
 8005674:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005676:	643a      	str	r2, [r7, #64]	; 0x40
 8005678:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800567a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800567c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800567e:	e841 2300 	strex	r3, r2, [r1]
 8005682:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005684:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005686:	2b00      	cmp	r3, #0
 8005688:	d1e5      	bne.n	8005656 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	2220      	movs	r2, #32
 800568e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	2200      	movs	r2, #0
 8005696:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	2200      	movs	r2, #0
 800569c:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	685b      	ldr	r3, [r3, #4]
 80056a4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d018      	beq.n	80056de <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056b2:	6a3b      	ldr	r3, [r7, #32]
 80056b4:	e853 3f00 	ldrex	r3, [r3]
 80056b8:	61fb      	str	r3, [r7, #28]
   return(result);
 80056ba:	69fb      	ldr	r3, [r7, #28]
 80056bc:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80056c0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	461a      	mov	r2, r3
 80056c8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80056ca:	62fb      	str	r3, [r7, #44]	; 0x2c
 80056cc:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056ce:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80056d0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80056d2:	e841 2300 	strex	r3, r2, [r1]
 80056d6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80056d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d1e6      	bne.n	80056ac <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80056e2:	2b01      	cmp	r3, #1
 80056e4:	d12e      	bne.n	8005744 <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	2200      	movs	r2, #0
 80056ea:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	e853 3f00 	ldrex	r3, [r3]
 80056f8:	60bb      	str	r3, [r7, #8]
   return(result);
 80056fa:	68bb      	ldr	r3, [r7, #8]
 80056fc:	f023 0310 	bic.w	r3, r3, #16
 8005700:	65bb      	str	r3, [r7, #88]	; 0x58
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	461a      	mov	r2, r3
 8005708:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800570a:	61bb      	str	r3, [r7, #24]
 800570c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800570e:	6979      	ldr	r1, [r7, #20]
 8005710:	69ba      	ldr	r2, [r7, #24]
 8005712:	e841 2300 	strex	r3, r2, [r1]
 8005716:	613b      	str	r3, [r7, #16]
   return(result);
 8005718:	693b      	ldr	r3, [r7, #16]
 800571a:	2b00      	cmp	r3, #0
 800571c:	d1e6      	bne.n	80056ec <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	69db      	ldr	r3, [r3, #28]
 8005724:	f003 0310 	and.w	r3, r3, #16
 8005728:	2b10      	cmp	r3, #16
 800572a:	d103      	bne.n	8005734 <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	2210      	movs	r2, #16
 8005732:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800573a:	4619      	mov	r1, r3
 800573c:	6878      	ldr	r0, [r7, #4]
 800573e:	f7ff fa0b 	bl	8004b58 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005742:	e00b      	b.n	800575c <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8005744:	6878      	ldr	r0, [r7, #4]
 8005746:	f7fa ffe9 	bl	800071c <HAL_UART_RxCpltCallback>
}
 800574a:	e007      	b.n	800575c <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	699a      	ldr	r2, [r3, #24]
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	f042 0208 	orr.w	r2, r2, #8
 800575a:	619a      	str	r2, [r3, #24]
}
 800575c:	bf00      	nop
 800575e:	3770      	adds	r7, #112	; 0x70
 8005760:	46bd      	mov	sp, r7
 8005762:	bd80      	pop	{r7, pc}

08005764 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005764:	b480      	push	{r7}
 8005766:	b083      	sub	sp, #12
 8005768:	af00      	add	r7, sp, #0
 800576a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800576c:	bf00      	nop
 800576e:	370c      	adds	r7, #12
 8005770:	46bd      	mov	sp, r7
 8005772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005776:	4770      	bx	lr

08005778 <atoi>:
 8005778:	220a      	movs	r2, #10
 800577a:	2100      	movs	r1, #0
 800577c:	f000 bce8 	b.w	8006150 <strtol>

08005780 <__errno>:
 8005780:	4b01      	ldr	r3, [pc, #4]	; (8005788 <__errno+0x8>)
 8005782:	6818      	ldr	r0, [r3, #0]
 8005784:	4770      	bx	lr
 8005786:	bf00      	nop
 8005788:	200002c0 	.word	0x200002c0

0800578c <__sflush_r>:
 800578c:	898a      	ldrh	r2, [r1, #12]
 800578e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005792:	4605      	mov	r5, r0
 8005794:	0710      	lsls	r0, r2, #28
 8005796:	460c      	mov	r4, r1
 8005798:	d458      	bmi.n	800584c <__sflush_r+0xc0>
 800579a:	684b      	ldr	r3, [r1, #4]
 800579c:	2b00      	cmp	r3, #0
 800579e:	dc05      	bgt.n	80057ac <__sflush_r+0x20>
 80057a0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	dc02      	bgt.n	80057ac <__sflush_r+0x20>
 80057a6:	2000      	movs	r0, #0
 80057a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80057ac:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80057ae:	2e00      	cmp	r6, #0
 80057b0:	d0f9      	beq.n	80057a6 <__sflush_r+0x1a>
 80057b2:	2300      	movs	r3, #0
 80057b4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80057b8:	682f      	ldr	r7, [r5, #0]
 80057ba:	602b      	str	r3, [r5, #0]
 80057bc:	d032      	beq.n	8005824 <__sflush_r+0x98>
 80057be:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80057c0:	89a3      	ldrh	r3, [r4, #12]
 80057c2:	075a      	lsls	r2, r3, #29
 80057c4:	d505      	bpl.n	80057d2 <__sflush_r+0x46>
 80057c6:	6863      	ldr	r3, [r4, #4]
 80057c8:	1ac0      	subs	r0, r0, r3
 80057ca:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80057cc:	b10b      	cbz	r3, 80057d2 <__sflush_r+0x46>
 80057ce:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80057d0:	1ac0      	subs	r0, r0, r3
 80057d2:	2300      	movs	r3, #0
 80057d4:	4602      	mov	r2, r0
 80057d6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80057d8:	6a21      	ldr	r1, [r4, #32]
 80057da:	4628      	mov	r0, r5
 80057dc:	47b0      	blx	r6
 80057de:	1c43      	adds	r3, r0, #1
 80057e0:	89a3      	ldrh	r3, [r4, #12]
 80057e2:	d106      	bne.n	80057f2 <__sflush_r+0x66>
 80057e4:	6829      	ldr	r1, [r5, #0]
 80057e6:	291d      	cmp	r1, #29
 80057e8:	d82c      	bhi.n	8005844 <__sflush_r+0xb8>
 80057ea:	4a2a      	ldr	r2, [pc, #168]	; (8005894 <__sflush_r+0x108>)
 80057ec:	40ca      	lsrs	r2, r1
 80057ee:	07d6      	lsls	r6, r2, #31
 80057f0:	d528      	bpl.n	8005844 <__sflush_r+0xb8>
 80057f2:	2200      	movs	r2, #0
 80057f4:	6062      	str	r2, [r4, #4]
 80057f6:	04d9      	lsls	r1, r3, #19
 80057f8:	6922      	ldr	r2, [r4, #16]
 80057fa:	6022      	str	r2, [r4, #0]
 80057fc:	d504      	bpl.n	8005808 <__sflush_r+0x7c>
 80057fe:	1c42      	adds	r2, r0, #1
 8005800:	d101      	bne.n	8005806 <__sflush_r+0x7a>
 8005802:	682b      	ldr	r3, [r5, #0]
 8005804:	b903      	cbnz	r3, 8005808 <__sflush_r+0x7c>
 8005806:	6560      	str	r0, [r4, #84]	; 0x54
 8005808:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800580a:	602f      	str	r7, [r5, #0]
 800580c:	2900      	cmp	r1, #0
 800580e:	d0ca      	beq.n	80057a6 <__sflush_r+0x1a>
 8005810:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005814:	4299      	cmp	r1, r3
 8005816:	d002      	beq.n	800581e <__sflush_r+0x92>
 8005818:	4628      	mov	r0, r5
 800581a:	f000 f9b1 	bl	8005b80 <_free_r>
 800581e:	2000      	movs	r0, #0
 8005820:	6360      	str	r0, [r4, #52]	; 0x34
 8005822:	e7c1      	b.n	80057a8 <__sflush_r+0x1c>
 8005824:	6a21      	ldr	r1, [r4, #32]
 8005826:	2301      	movs	r3, #1
 8005828:	4628      	mov	r0, r5
 800582a:	47b0      	blx	r6
 800582c:	1c41      	adds	r1, r0, #1
 800582e:	d1c7      	bne.n	80057c0 <__sflush_r+0x34>
 8005830:	682b      	ldr	r3, [r5, #0]
 8005832:	2b00      	cmp	r3, #0
 8005834:	d0c4      	beq.n	80057c0 <__sflush_r+0x34>
 8005836:	2b1d      	cmp	r3, #29
 8005838:	d001      	beq.n	800583e <__sflush_r+0xb2>
 800583a:	2b16      	cmp	r3, #22
 800583c:	d101      	bne.n	8005842 <__sflush_r+0xb6>
 800583e:	602f      	str	r7, [r5, #0]
 8005840:	e7b1      	b.n	80057a6 <__sflush_r+0x1a>
 8005842:	89a3      	ldrh	r3, [r4, #12]
 8005844:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005848:	81a3      	strh	r3, [r4, #12]
 800584a:	e7ad      	b.n	80057a8 <__sflush_r+0x1c>
 800584c:	690f      	ldr	r7, [r1, #16]
 800584e:	2f00      	cmp	r7, #0
 8005850:	d0a9      	beq.n	80057a6 <__sflush_r+0x1a>
 8005852:	0793      	lsls	r3, r2, #30
 8005854:	680e      	ldr	r6, [r1, #0]
 8005856:	bf08      	it	eq
 8005858:	694b      	ldreq	r3, [r1, #20]
 800585a:	600f      	str	r7, [r1, #0]
 800585c:	bf18      	it	ne
 800585e:	2300      	movne	r3, #0
 8005860:	eba6 0807 	sub.w	r8, r6, r7
 8005864:	608b      	str	r3, [r1, #8]
 8005866:	f1b8 0f00 	cmp.w	r8, #0
 800586a:	dd9c      	ble.n	80057a6 <__sflush_r+0x1a>
 800586c:	6a21      	ldr	r1, [r4, #32]
 800586e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005870:	4643      	mov	r3, r8
 8005872:	463a      	mov	r2, r7
 8005874:	4628      	mov	r0, r5
 8005876:	47b0      	blx	r6
 8005878:	2800      	cmp	r0, #0
 800587a:	dc06      	bgt.n	800588a <__sflush_r+0xfe>
 800587c:	89a3      	ldrh	r3, [r4, #12]
 800587e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005882:	81a3      	strh	r3, [r4, #12]
 8005884:	f04f 30ff 	mov.w	r0, #4294967295
 8005888:	e78e      	b.n	80057a8 <__sflush_r+0x1c>
 800588a:	4407      	add	r7, r0
 800588c:	eba8 0800 	sub.w	r8, r8, r0
 8005890:	e7e9      	b.n	8005866 <__sflush_r+0xda>
 8005892:	bf00      	nop
 8005894:	20400001 	.word	0x20400001

08005898 <_fflush_r>:
 8005898:	b538      	push	{r3, r4, r5, lr}
 800589a:	690b      	ldr	r3, [r1, #16]
 800589c:	4605      	mov	r5, r0
 800589e:	460c      	mov	r4, r1
 80058a0:	b913      	cbnz	r3, 80058a8 <_fflush_r+0x10>
 80058a2:	2500      	movs	r5, #0
 80058a4:	4628      	mov	r0, r5
 80058a6:	bd38      	pop	{r3, r4, r5, pc}
 80058a8:	b118      	cbz	r0, 80058b2 <_fflush_r+0x1a>
 80058aa:	6983      	ldr	r3, [r0, #24]
 80058ac:	b90b      	cbnz	r3, 80058b2 <_fflush_r+0x1a>
 80058ae:	f000 f899 	bl	80059e4 <__sinit>
 80058b2:	4b14      	ldr	r3, [pc, #80]	; (8005904 <_fflush_r+0x6c>)
 80058b4:	429c      	cmp	r4, r3
 80058b6:	d11b      	bne.n	80058f0 <_fflush_r+0x58>
 80058b8:	686c      	ldr	r4, [r5, #4]
 80058ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d0ef      	beq.n	80058a2 <_fflush_r+0xa>
 80058c2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80058c4:	07d0      	lsls	r0, r2, #31
 80058c6:	d404      	bmi.n	80058d2 <_fflush_r+0x3a>
 80058c8:	0599      	lsls	r1, r3, #22
 80058ca:	d402      	bmi.n	80058d2 <_fflush_r+0x3a>
 80058cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80058ce:	f000 f94c 	bl	8005b6a <__retarget_lock_acquire_recursive>
 80058d2:	4628      	mov	r0, r5
 80058d4:	4621      	mov	r1, r4
 80058d6:	f7ff ff59 	bl	800578c <__sflush_r>
 80058da:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80058dc:	07da      	lsls	r2, r3, #31
 80058de:	4605      	mov	r5, r0
 80058e0:	d4e0      	bmi.n	80058a4 <_fflush_r+0xc>
 80058e2:	89a3      	ldrh	r3, [r4, #12]
 80058e4:	059b      	lsls	r3, r3, #22
 80058e6:	d4dd      	bmi.n	80058a4 <_fflush_r+0xc>
 80058e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80058ea:	f000 f93f 	bl	8005b6c <__retarget_lock_release_recursive>
 80058ee:	e7d9      	b.n	80058a4 <_fflush_r+0xc>
 80058f0:	4b05      	ldr	r3, [pc, #20]	; (8005908 <_fflush_r+0x70>)
 80058f2:	429c      	cmp	r4, r3
 80058f4:	d101      	bne.n	80058fa <_fflush_r+0x62>
 80058f6:	68ac      	ldr	r4, [r5, #8]
 80058f8:	e7df      	b.n	80058ba <_fflush_r+0x22>
 80058fa:	4b04      	ldr	r3, [pc, #16]	; (800590c <_fflush_r+0x74>)
 80058fc:	429c      	cmp	r4, r3
 80058fe:	bf08      	it	eq
 8005900:	68ec      	ldreq	r4, [r5, #12]
 8005902:	e7da      	b.n	80058ba <_fflush_r+0x22>
 8005904:	08006dd4 	.word	0x08006dd4
 8005908:	08006df4 	.word	0x08006df4
 800590c:	08006db4 	.word	0x08006db4

08005910 <fflush>:
 8005910:	4601      	mov	r1, r0
 8005912:	b920      	cbnz	r0, 800591e <fflush+0xe>
 8005914:	4b04      	ldr	r3, [pc, #16]	; (8005928 <fflush+0x18>)
 8005916:	4905      	ldr	r1, [pc, #20]	; (800592c <fflush+0x1c>)
 8005918:	6818      	ldr	r0, [r3, #0]
 800591a:	f000 b8e1 	b.w	8005ae0 <_fwalk_reent>
 800591e:	4b04      	ldr	r3, [pc, #16]	; (8005930 <fflush+0x20>)
 8005920:	6818      	ldr	r0, [r3, #0]
 8005922:	f7ff bfb9 	b.w	8005898 <_fflush_r>
 8005926:	bf00      	nop
 8005928:	08006e14 	.word	0x08006e14
 800592c:	08005899 	.word	0x08005899
 8005930:	200002c0 	.word	0x200002c0

08005934 <std>:
 8005934:	2300      	movs	r3, #0
 8005936:	b510      	push	{r4, lr}
 8005938:	4604      	mov	r4, r0
 800593a:	e9c0 3300 	strd	r3, r3, [r0]
 800593e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005942:	6083      	str	r3, [r0, #8]
 8005944:	8181      	strh	r1, [r0, #12]
 8005946:	6643      	str	r3, [r0, #100]	; 0x64
 8005948:	81c2      	strh	r2, [r0, #14]
 800594a:	6183      	str	r3, [r0, #24]
 800594c:	4619      	mov	r1, r3
 800594e:	2208      	movs	r2, #8
 8005950:	305c      	adds	r0, #92	; 0x5c
 8005952:	f000 f90c 	bl	8005b6e <memset>
 8005956:	4b05      	ldr	r3, [pc, #20]	; (800596c <std+0x38>)
 8005958:	6263      	str	r3, [r4, #36]	; 0x24
 800595a:	4b05      	ldr	r3, [pc, #20]	; (8005970 <std+0x3c>)
 800595c:	62a3      	str	r3, [r4, #40]	; 0x28
 800595e:	4b05      	ldr	r3, [pc, #20]	; (8005974 <std+0x40>)
 8005960:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005962:	4b05      	ldr	r3, [pc, #20]	; (8005978 <std+0x44>)
 8005964:	6224      	str	r4, [r4, #32]
 8005966:	6323      	str	r3, [r4, #48]	; 0x30
 8005968:	bd10      	pop	{r4, pc}
 800596a:	bf00      	nop
 800596c:	08005f9d 	.word	0x08005f9d
 8005970:	08005fbf 	.word	0x08005fbf
 8005974:	08005ff7 	.word	0x08005ff7
 8005978:	0800601b 	.word	0x0800601b

0800597c <_cleanup_r>:
 800597c:	4901      	ldr	r1, [pc, #4]	; (8005984 <_cleanup_r+0x8>)
 800597e:	f000 b8af 	b.w	8005ae0 <_fwalk_reent>
 8005982:	bf00      	nop
 8005984:	08005899 	.word	0x08005899

08005988 <__sfmoreglue>:
 8005988:	b570      	push	{r4, r5, r6, lr}
 800598a:	1e4a      	subs	r2, r1, #1
 800598c:	2568      	movs	r5, #104	; 0x68
 800598e:	4355      	muls	r5, r2
 8005990:	460e      	mov	r6, r1
 8005992:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005996:	f000 f943 	bl	8005c20 <_malloc_r>
 800599a:	4604      	mov	r4, r0
 800599c:	b140      	cbz	r0, 80059b0 <__sfmoreglue+0x28>
 800599e:	2100      	movs	r1, #0
 80059a0:	e9c0 1600 	strd	r1, r6, [r0]
 80059a4:	300c      	adds	r0, #12
 80059a6:	60a0      	str	r0, [r4, #8]
 80059a8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80059ac:	f000 f8df 	bl	8005b6e <memset>
 80059b0:	4620      	mov	r0, r4
 80059b2:	bd70      	pop	{r4, r5, r6, pc}

080059b4 <__sfp_lock_acquire>:
 80059b4:	4801      	ldr	r0, [pc, #4]	; (80059bc <__sfp_lock_acquire+0x8>)
 80059b6:	f000 b8d8 	b.w	8005b6a <__retarget_lock_acquire_recursive>
 80059ba:	bf00      	nop
 80059bc:	200004e4 	.word	0x200004e4

080059c0 <__sfp_lock_release>:
 80059c0:	4801      	ldr	r0, [pc, #4]	; (80059c8 <__sfp_lock_release+0x8>)
 80059c2:	f000 b8d3 	b.w	8005b6c <__retarget_lock_release_recursive>
 80059c6:	bf00      	nop
 80059c8:	200004e4 	.word	0x200004e4

080059cc <__sinit_lock_acquire>:
 80059cc:	4801      	ldr	r0, [pc, #4]	; (80059d4 <__sinit_lock_acquire+0x8>)
 80059ce:	f000 b8cc 	b.w	8005b6a <__retarget_lock_acquire_recursive>
 80059d2:	bf00      	nop
 80059d4:	200004df 	.word	0x200004df

080059d8 <__sinit_lock_release>:
 80059d8:	4801      	ldr	r0, [pc, #4]	; (80059e0 <__sinit_lock_release+0x8>)
 80059da:	f000 b8c7 	b.w	8005b6c <__retarget_lock_release_recursive>
 80059de:	bf00      	nop
 80059e0:	200004df 	.word	0x200004df

080059e4 <__sinit>:
 80059e4:	b510      	push	{r4, lr}
 80059e6:	4604      	mov	r4, r0
 80059e8:	f7ff fff0 	bl	80059cc <__sinit_lock_acquire>
 80059ec:	69a3      	ldr	r3, [r4, #24]
 80059ee:	b11b      	cbz	r3, 80059f8 <__sinit+0x14>
 80059f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80059f4:	f7ff bff0 	b.w	80059d8 <__sinit_lock_release>
 80059f8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80059fc:	6523      	str	r3, [r4, #80]	; 0x50
 80059fe:	4b13      	ldr	r3, [pc, #76]	; (8005a4c <__sinit+0x68>)
 8005a00:	4a13      	ldr	r2, [pc, #76]	; (8005a50 <__sinit+0x6c>)
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	62a2      	str	r2, [r4, #40]	; 0x28
 8005a06:	42a3      	cmp	r3, r4
 8005a08:	bf04      	itt	eq
 8005a0a:	2301      	moveq	r3, #1
 8005a0c:	61a3      	streq	r3, [r4, #24]
 8005a0e:	4620      	mov	r0, r4
 8005a10:	f000 f820 	bl	8005a54 <__sfp>
 8005a14:	6060      	str	r0, [r4, #4]
 8005a16:	4620      	mov	r0, r4
 8005a18:	f000 f81c 	bl	8005a54 <__sfp>
 8005a1c:	60a0      	str	r0, [r4, #8]
 8005a1e:	4620      	mov	r0, r4
 8005a20:	f000 f818 	bl	8005a54 <__sfp>
 8005a24:	2200      	movs	r2, #0
 8005a26:	60e0      	str	r0, [r4, #12]
 8005a28:	2104      	movs	r1, #4
 8005a2a:	6860      	ldr	r0, [r4, #4]
 8005a2c:	f7ff ff82 	bl	8005934 <std>
 8005a30:	68a0      	ldr	r0, [r4, #8]
 8005a32:	2201      	movs	r2, #1
 8005a34:	2109      	movs	r1, #9
 8005a36:	f7ff ff7d 	bl	8005934 <std>
 8005a3a:	68e0      	ldr	r0, [r4, #12]
 8005a3c:	2202      	movs	r2, #2
 8005a3e:	2112      	movs	r1, #18
 8005a40:	f7ff ff78 	bl	8005934 <std>
 8005a44:	2301      	movs	r3, #1
 8005a46:	61a3      	str	r3, [r4, #24]
 8005a48:	e7d2      	b.n	80059f0 <__sinit+0xc>
 8005a4a:	bf00      	nop
 8005a4c:	08006e14 	.word	0x08006e14
 8005a50:	0800597d 	.word	0x0800597d

08005a54 <__sfp>:
 8005a54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a56:	4607      	mov	r7, r0
 8005a58:	f7ff ffac 	bl	80059b4 <__sfp_lock_acquire>
 8005a5c:	4b1e      	ldr	r3, [pc, #120]	; (8005ad8 <__sfp+0x84>)
 8005a5e:	681e      	ldr	r6, [r3, #0]
 8005a60:	69b3      	ldr	r3, [r6, #24]
 8005a62:	b913      	cbnz	r3, 8005a6a <__sfp+0x16>
 8005a64:	4630      	mov	r0, r6
 8005a66:	f7ff ffbd 	bl	80059e4 <__sinit>
 8005a6a:	3648      	adds	r6, #72	; 0x48
 8005a6c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005a70:	3b01      	subs	r3, #1
 8005a72:	d503      	bpl.n	8005a7c <__sfp+0x28>
 8005a74:	6833      	ldr	r3, [r6, #0]
 8005a76:	b30b      	cbz	r3, 8005abc <__sfp+0x68>
 8005a78:	6836      	ldr	r6, [r6, #0]
 8005a7a:	e7f7      	b.n	8005a6c <__sfp+0x18>
 8005a7c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005a80:	b9d5      	cbnz	r5, 8005ab8 <__sfp+0x64>
 8005a82:	4b16      	ldr	r3, [pc, #88]	; (8005adc <__sfp+0x88>)
 8005a84:	60e3      	str	r3, [r4, #12]
 8005a86:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005a8a:	6665      	str	r5, [r4, #100]	; 0x64
 8005a8c:	f000 f86c 	bl	8005b68 <__retarget_lock_init_recursive>
 8005a90:	f7ff ff96 	bl	80059c0 <__sfp_lock_release>
 8005a94:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005a98:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005a9c:	6025      	str	r5, [r4, #0]
 8005a9e:	61a5      	str	r5, [r4, #24]
 8005aa0:	2208      	movs	r2, #8
 8005aa2:	4629      	mov	r1, r5
 8005aa4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005aa8:	f000 f861 	bl	8005b6e <memset>
 8005aac:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005ab0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005ab4:	4620      	mov	r0, r4
 8005ab6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005ab8:	3468      	adds	r4, #104	; 0x68
 8005aba:	e7d9      	b.n	8005a70 <__sfp+0x1c>
 8005abc:	2104      	movs	r1, #4
 8005abe:	4638      	mov	r0, r7
 8005ac0:	f7ff ff62 	bl	8005988 <__sfmoreglue>
 8005ac4:	4604      	mov	r4, r0
 8005ac6:	6030      	str	r0, [r6, #0]
 8005ac8:	2800      	cmp	r0, #0
 8005aca:	d1d5      	bne.n	8005a78 <__sfp+0x24>
 8005acc:	f7ff ff78 	bl	80059c0 <__sfp_lock_release>
 8005ad0:	230c      	movs	r3, #12
 8005ad2:	603b      	str	r3, [r7, #0]
 8005ad4:	e7ee      	b.n	8005ab4 <__sfp+0x60>
 8005ad6:	bf00      	nop
 8005ad8:	08006e14 	.word	0x08006e14
 8005adc:	ffff0001 	.word	0xffff0001

08005ae0 <_fwalk_reent>:
 8005ae0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ae4:	4606      	mov	r6, r0
 8005ae6:	4688      	mov	r8, r1
 8005ae8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005aec:	2700      	movs	r7, #0
 8005aee:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005af2:	f1b9 0901 	subs.w	r9, r9, #1
 8005af6:	d505      	bpl.n	8005b04 <_fwalk_reent+0x24>
 8005af8:	6824      	ldr	r4, [r4, #0]
 8005afa:	2c00      	cmp	r4, #0
 8005afc:	d1f7      	bne.n	8005aee <_fwalk_reent+0xe>
 8005afe:	4638      	mov	r0, r7
 8005b00:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005b04:	89ab      	ldrh	r3, [r5, #12]
 8005b06:	2b01      	cmp	r3, #1
 8005b08:	d907      	bls.n	8005b1a <_fwalk_reent+0x3a>
 8005b0a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005b0e:	3301      	adds	r3, #1
 8005b10:	d003      	beq.n	8005b1a <_fwalk_reent+0x3a>
 8005b12:	4629      	mov	r1, r5
 8005b14:	4630      	mov	r0, r6
 8005b16:	47c0      	blx	r8
 8005b18:	4307      	orrs	r7, r0
 8005b1a:	3568      	adds	r5, #104	; 0x68
 8005b1c:	e7e9      	b.n	8005af2 <_fwalk_reent+0x12>
	...

08005b20 <__libc_init_array>:
 8005b20:	b570      	push	{r4, r5, r6, lr}
 8005b22:	4d0d      	ldr	r5, [pc, #52]	; (8005b58 <__libc_init_array+0x38>)
 8005b24:	4c0d      	ldr	r4, [pc, #52]	; (8005b5c <__libc_init_array+0x3c>)
 8005b26:	1b64      	subs	r4, r4, r5
 8005b28:	10a4      	asrs	r4, r4, #2
 8005b2a:	2600      	movs	r6, #0
 8005b2c:	42a6      	cmp	r6, r4
 8005b2e:	d109      	bne.n	8005b44 <__libc_init_array+0x24>
 8005b30:	4d0b      	ldr	r5, [pc, #44]	; (8005b60 <__libc_init_array+0x40>)
 8005b32:	4c0c      	ldr	r4, [pc, #48]	; (8005b64 <__libc_init_array+0x44>)
 8005b34:	f000 ffa4 	bl	8006a80 <_init>
 8005b38:	1b64      	subs	r4, r4, r5
 8005b3a:	10a4      	asrs	r4, r4, #2
 8005b3c:	2600      	movs	r6, #0
 8005b3e:	42a6      	cmp	r6, r4
 8005b40:	d105      	bne.n	8005b4e <__libc_init_array+0x2e>
 8005b42:	bd70      	pop	{r4, r5, r6, pc}
 8005b44:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b48:	4798      	blx	r3
 8005b4a:	3601      	adds	r6, #1
 8005b4c:	e7ee      	b.n	8005b2c <__libc_init_array+0xc>
 8005b4e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b52:	4798      	blx	r3
 8005b54:	3601      	adds	r6, #1
 8005b56:	e7f2      	b.n	8005b3e <__libc_init_array+0x1e>
 8005b58:	08006f4c 	.word	0x08006f4c
 8005b5c:	08006f4c 	.word	0x08006f4c
 8005b60:	08006f4c 	.word	0x08006f4c
 8005b64:	08006f50 	.word	0x08006f50

08005b68 <__retarget_lock_init_recursive>:
 8005b68:	4770      	bx	lr

08005b6a <__retarget_lock_acquire_recursive>:
 8005b6a:	4770      	bx	lr

08005b6c <__retarget_lock_release_recursive>:
 8005b6c:	4770      	bx	lr

08005b6e <memset>:
 8005b6e:	4402      	add	r2, r0
 8005b70:	4603      	mov	r3, r0
 8005b72:	4293      	cmp	r3, r2
 8005b74:	d100      	bne.n	8005b78 <memset+0xa>
 8005b76:	4770      	bx	lr
 8005b78:	f803 1b01 	strb.w	r1, [r3], #1
 8005b7c:	e7f9      	b.n	8005b72 <memset+0x4>
	...

08005b80 <_free_r>:
 8005b80:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005b82:	2900      	cmp	r1, #0
 8005b84:	d048      	beq.n	8005c18 <_free_r+0x98>
 8005b86:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005b8a:	9001      	str	r0, [sp, #4]
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	f1a1 0404 	sub.w	r4, r1, #4
 8005b92:	bfb8      	it	lt
 8005b94:	18e4      	addlt	r4, r4, r3
 8005b96:	f000 fc45 	bl	8006424 <__malloc_lock>
 8005b9a:	4a20      	ldr	r2, [pc, #128]	; (8005c1c <_free_r+0x9c>)
 8005b9c:	9801      	ldr	r0, [sp, #4]
 8005b9e:	6813      	ldr	r3, [r2, #0]
 8005ba0:	4615      	mov	r5, r2
 8005ba2:	b933      	cbnz	r3, 8005bb2 <_free_r+0x32>
 8005ba4:	6063      	str	r3, [r4, #4]
 8005ba6:	6014      	str	r4, [r2, #0]
 8005ba8:	b003      	add	sp, #12
 8005baa:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005bae:	f000 bc3f 	b.w	8006430 <__malloc_unlock>
 8005bb2:	42a3      	cmp	r3, r4
 8005bb4:	d90b      	bls.n	8005bce <_free_r+0x4e>
 8005bb6:	6821      	ldr	r1, [r4, #0]
 8005bb8:	1862      	adds	r2, r4, r1
 8005bba:	4293      	cmp	r3, r2
 8005bbc:	bf04      	itt	eq
 8005bbe:	681a      	ldreq	r2, [r3, #0]
 8005bc0:	685b      	ldreq	r3, [r3, #4]
 8005bc2:	6063      	str	r3, [r4, #4]
 8005bc4:	bf04      	itt	eq
 8005bc6:	1852      	addeq	r2, r2, r1
 8005bc8:	6022      	streq	r2, [r4, #0]
 8005bca:	602c      	str	r4, [r5, #0]
 8005bcc:	e7ec      	b.n	8005ba8 <_free_r+0x28>
 8005bce:	461a      	mov	r2, r3
 8005bd0:	685b      	ldr	r3, [r3, #4]
 8005bd2:	b10b      	cbz	r3, 8005bd8 <_free_r+0x58>
 8005bd4:	42a3      	cmp	r3, r4
 8005bd6:	d9fa      	bls.n	8005bce <_free_r+0x4e>
 8005bd8:	6811      	ldr	r1, [r2, #0]
 8005bda:	1855      	adds	r5, r2, r1
 8005bdc:	42a5      	cmp	r5, r4
 8005bde:	d10b      	bne.n	8005bf8 <_free_r+0x78>
 8005be0:	6824      	ldr	r4, [r4, #0]
 8005be2:	4421      	add	r1, r4
 8005be4:	1854      	adds	r4, r2, r1
 8005be6:	42a3      	cmp	r3, r4
 8005be8:	6011      	str	r1, [r2, #0]
 8005bea:	d1dd      	bne.n	8005ba8 <_free_r+0x28>
 8005bec:	681c      	ldr	r4, [r3, #0]
 8005bee:	685b      	ldr	r3, [r3, #4]
 8005bf0:	6053      	str	r3, [r2, #4]
 8005bf2:	4421      	add	r1, r4
 8005bf4:	6011      	str	r1, [r2, #0]
 8005bf6:	e7d7      	b.n	8005ba8 <_free_r+0x28>
 8005bf8:	d902      	bls.n	8005c00 <_free_r+0x80>
 8005bfa:	230c      	movs	r3, #12
 8005bfc:	6003      	str	r3, [r0, #0]
 8005bfe:	e7d3      	b.n	8005ba8 <_free_r+0x28>
 8005c00:	6825      	ldr	r5, [r4, #0]
 8005c02:	1961      	adds	r1, r4, r5
 8005c04:	428b      	cmp	r3, r1
 8005c06:	bf04      	itt	eq
 8005c08:	6819      	ldreq	r1, [r3, #0]
 8005c0a:	685b      	ldreq	r3, [r3, #4]
 8005c0c:	6063      	str	r3, [r4, #4]
 8005c0e:	bf04      	itt	eq
 8005c10:	1949      	addeq	r1, r1, r5
 8005c12:	6021      	streq	r1, [r4, #0]
 8005c14:	6054      	str	r4, [r2, #4]
 8005c16:	e7c7      	b.n	8005ba8 <_free_r+0x28>
 8005c18:	b003      	add	sp, #12
 8005c1a:	bd30      	pop	{r4, r5, pc}
 8005c1c:	20000358 	.word	0x20000358

08005c20 <_malloc_r>:
 8005c20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c22:	1ccd      	adds	r5, r1, #3
 8005c24:	f025 0503 	bic.w	r5, r5, #3
 8005c28:	3508      	adds	r5, #8
 8005c2a:	2d0c      	cmp	r5, #12
 8005c2c:	bf38      	it	cc
 8005c2e:	250c      	movcc	r5, #12
 8005c30:	2d00      	cmp	r5, #0
 8005c32:	4606      	mov	r6, r0
 8005c34:	db01      	blt.n	8005c3a <_malloc_r+0x1a>
 8005c36:	42a9      	cmp	r1, r5
 8005c38:	d903      	bls.n	8005c42 <_malloc_r+0x22>
 8005c3a:	230c      	movs	r3, #12
 8005c3c:	6033      	str	r3, [r6, #0]
 8005c3e:	2000      	movs	r0, #0
 8005c40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005c42:	f000 fbef 	bl	8006424 <__malloc_lock>
 8005c46:	4921      	ldr	r1, [pc, #132]	; (8005ccc <_malloc_r+0xac>)
 8005c48:	680a      	ldr	r2, [r1, #0]
 8005c4a:	4614      	mov	r4, r2
 8005c4c:	b99c      	cbnz	r4, 8005c76 <_malloc_r+0x56>
 8005c4e:	4f20      	ldr	r7, [pc, #128]	; (8005cd0 <_malloc_r+0xb0>)
 8005c50:	683b      	ldr	r3, [r7, #0]
 8005c52:	b923      	cbnz	r3, 8005c5e <_malloc_r+0x3e>
 8005c54:	4621      	mov	r1, r4
 8005c56:	4630      	mov	r0, r6
 8005c58:	f000 f8ca 	bl	8005df0 <_sbrk_r>
 8005c5c:	6038      	str	r0, [r7, #0]
 8005c5e:	4629      	mov	r1, r5
 8005c60:	4630      	mov	r0, r6
 8005c62:	f000 f8c5 	bl	8005df0 <_sbrk_r>
 8005c66:	1c43      	adds	r3, r0, #1
 8005c68:	d123      	bne.n	8005cb2 <_malloc_r+0x92>
 8005c6a:	230c      	movs	r3, #12
 8005c6c:	6033      	str	r3, [r6, #0]
 8005c6e:	4630      	mov	r0, r6
 8005c70:	f000 fbde 	bl	8006430 <__malloc_unlock>
 8005c74:	e7e3      	b.n	8005c3e <_malloc_r+0x1e>
 8005c76:	6823      	ldr	r3, [r4, #0]
 8005c78:	1b5b      	subs	r3, r3, r5
 8005c7a:	d417      	bmi.n	8005cac <_malloc_r+0x8c>
 8005c7c:	2b0b      	cmp	r3, #11
 8005c7e:	d903      	bls.n	8005c88 <_malloc_r+0x68>
 8005c80:	6023      	str	r3, [r4, #0]
 8005c82:	441c      	add	r4, r3
 8005c84:	6025      	str	r5, [r4, #0]
 8005c86:	e004      	b.n	8005c92 <_malloc_r+0x72>
 8005c88:	6863      	ldr	r3, [r4, #4]
 8005c8a:	42a2      	cmp	r2, r4
 8005c8c:	bf0c      	ite	eq
 8005c8e:	600b      	streq	r3, [r1, #0]
 8005c90:	6053      	strne	r3, [r2, #4]
 8005c92:	4630      	mov	r0, r6
 8005c94:	f000 fbcc 	bl	8006430 <__malloc_unlock>
 8005c98:	f104 000b 	add.w	r0, r4, #11
 8005c9c:	1d23      	adds	r3, r4, #4
 8005c9e:	f020 0007 	bic.w	r0, r0, #7
 8005ca2:	1ac2      	subs	r2, r0, r3
 8005ca4:	d0cc      	beq.n	8005c40 <_malloc_r+0x20>
 8005ca6:	1a1b      	subs	r3, r3, r0
 8005ca8:	50a3      	str	r3, [r4, r2]
 8005caa:	e7c9      	b.n	8005c40 <_malloc_r+0x20>
 8005cac:	4622      	mov	r2, r4
 8005cae:	6864      	ldr	r4, [r4, #4]
 8005cb0:	e7cc      	b.n	8005c4c <_malloc_r+0x2c>
 8005cb2:	1cc4      	adds	r4, r0, #3
 8005cb4:	f024 0403 	bic.w	r4, r4, #3
 8005cb8:	42a0      	cmp	r0, r4
 8005cba:	d0e3      	beq.n	8005c84 <_malloc_r+0x64>
 8005cbc:	1a21      	subs	r1, r4, r0
 8005cbe:	4630      	mov	r0, r6
 8005cc0:	f000 f896 	bl	8005df0 <_sbrk_r>
 8005cc4:	3001      	adds	r0, #1
 8005cc6:	d1dd      	bne.n	8005c84 <_malloc_r+0x64>
 8005cc8:	e7cf      	b.n	8005c6a <_malloc_r+0x4a>
 8005cca:	bf00      	nop
 8005ccc:	20000358 	.word	0x20000358
 8005cd0:	2000035c 	.word	0x2000035c

08005cd4 <iprintf>:
 8005cd4:	b40f      	push	{r0, r1, r2, r3}
 8005cd6:	4b0a      	ldr	r3, [pc, #40]	; (8005d00 <iprintf+0x2c>)
 8005cd8:	b513      	push	{r0, r1, r4, lr}
 8005cda:	681c      	ldr	r4, [r3, #0]
 8005cdc:	b124      	cbz	r4, 8005ce8 <iprintf+0x14>
 8005cde:	69a3      	ldr	r3, [r4, #24]
 8005ce0:	b913      	cbnz	r3, 8005ce8 <iprintf+0x14>
 8005ce2:	4620      	mov	r0, r4
 8005ce4:	f7ff fe7e 	bl	80059e4 <__sinit>
 8005ce8:	ab05      	add	r3, sp, #20
 8005cea:	9a04      	ldr	r2, [sp, #16]
 8005cec:	68a1      	ldr	r1, [r4, #8]
 8005cee:	9301      	str	r3, [sp, #4]
 8005cf0:	4620      	mov	r0, r4
 8005cf2:	f000 fbcd 	bl	8006490 <_vfiprintf_r>
 8005cf6:	b002      	add	sp, #8
 8005cf8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005cfc:	b004      	add	sp, #16
 8005cfe:	4770      	bx	lr
 8005d00:	200002c0 	.word	0x200002c0

08005d04 <_puts_r>:
 8005d04:	b570      	push	{r4, r5, r6, lr}
 8005d06:	460e      	mov	r6, r1
 8005d08:	4605      	mov	r5, r0
 8005d0a:	b118      	cbz	r0, 8005d14 <_puts_r+0x10>
 8005d0c:	6983      	ldr	r3, [r0, #24]
 8005d0e:	b90b      	cbnz	r3, 8005d14 <_puts_r+0x10>
 8005d10:	f7ff fe68 	bl	80059e4 <__sinit>
 8005d14:	69ab      	ldr	r3, [r5, #24]
 8005d16:	68ac      	ldr	r4, [r5, #8]
 8005d18:	b913      	cbnz	r3, 8005d20 <_puts_r+0x1c>
 8005d1a:	4628      	mov	r0, r5
 8005d1c:	f7ff fe62 	bl	80059e4 <__sinit>
 8005d20:	4b2c      	ldr	r3, [pc, #176]	; (8005dd4 <_puts_r+0xd0>)
 8005d22:	429c      	cmp	r4, r3
 8005d24:	d120      	bne.n	8005d68 <_puts_r+0x64>
 8005d26:	686c      	ldr	r4, [r5, #4]
 8005d28:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005d2a:	07db      	lsls	r3, r3, #31
 8005d2c:	d405      	bmi.n	8005d3a <_puts_r+0x36>
 8005d2e:	89a3      	ldrh	r3, [r4, #12]
 8005d30:	0598      	lsls	r0, r3, #22
 8005d32:	d402      	bmi.n	8005d3a <_puts_r+0x36>
 8005d34:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005d36:	f7ff ff18 	bl	8005b6a <__retarget_lock_acquire_recursive>
 8005d3a:	89a3      	ldrh	r3, [r4, #12]
 8005d3c:	0719      	lsls	r1, r3, #28
 8005d3e:	d51d      	bpl.n	8005d7c <_puts_r+0x78>
 8005d40:	6923      	ldr	r3, [r4, #16]
 8005d42:	b1db      	cbz	r3, 8005d7c <_puts_r+0x78>
 8005d44:	3e01      	subs	r6, #1
 8005d46:	68a3      	ldr	r3, [r4, #8]
 8005d48:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005d4c:	3b01      	subs	r3, #1
 8005d4e:	60a3      	str	r3, [r4, #8]
 8005d50:	bb39      	cbnz	r1, 8005da2 <_puts_r+0x9e>
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	da38      	bge.n	8005dc8 <_puts_r+0xc4>
 8005d56:	4622      	mov	r2, r4
 8005d58:	210a      	movs	r1, #10
 8005d5a:	4628      	mov	r0, r5
 8005d5c:	f000 fa02 	bl	8006164 <__swbuf_r>
 8005d60:	3001      	adds	r0, #1
 8005d62:	d011      	beq.n	8005d88 <_puts_r+0x84>
 8005d64:	250a      	movs	r5, #10
 8005d66:	e011      	b.n	8005d8c <_puts_r+0x88>
 8005d68:	4b1b      	ldr	r3, [pc, #108]	; (8005dd8 <_puts_r+0xd4>)
 8005d6a:	429c      	cmp	r4, r3
 8005d6c:	d101      	bne.n	8005d72 <_puts_r+0x6e>
 8005d6e:	68ac      	ldr	r4, [r5, #8]
 8005d70:	e7da      	b.n	8005d28 <_puts_r+0x24>
 8005d72:	4b1a      	ldr	r3, [pc, #104]	; (8005ddc <_puts_r+0xd8>)
 8005d74:	429c      	cmp	r4, r3
 8005d76:	bf08      	it	eq
 8005d78:	68ec      	ldreq	r4, [r5, #12]
 8005d7a:	e7d5      	b.n	8005d28 <_puts_r+0x24>
 8005d7c:	4621      	mov	r1, r4
 8005d7e:	4628      	mov	r0, r5
 8005d80:	f000 fa54 	bl	800622c <__swsetup_r>
 8005d84:	2800      	cmp	r0, #0
 8005d86:	d0dd      	beq.n	8005d44 <_puts_r+0x40>
 8005d88:	f04f 35ff 	mov.w	r5, #4294967295
 8005d8c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005d8e:	07da      	lsls	r2, r3, #31
 8005d90:	d405      	bmi.n	8005d9e <_puts_r+0x9a>
 8005d92:	89a3      	ldrh	r3, [r4, #12]
 8005d94:	059b      	lsls	r3, r3, #22
 8005d96:	d402      	bmi.n	8005d9e <_puts_r+0x9a>
 8005d98:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005d9a:	f7ff fee7 	bl	8005b6c <__retarget_lock_release_recursive>
 8005d9e:	4628      	mov	r0, r5
 8005da0:	bd70      	pop	{r4, r5, r6, pc}
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	da04      	bge.n	8005db0 <_puts_r+0xac>
 8005da6:	69a2      	ldr	r2, [r4, #24]
 8005da8:	429a      	cmp	r2, r3
 8005daa:	dc06      	bgt.n	8005dba <_puts_r+0xb6>
 8005dac:	290a      	cmp	r1, #10
 8005dae:	d004      	beq.n	8005dba <_puts_r+0xb6>
 8005db0:	6823      	ldr	r3, [r4, #0]
 8005db2:	1c5a      	adds	r2, r3, #1
 8005db4:	6022      	str	r2, [r4, #0]
 8005db6:	7019      	strb	r1, [r3, #0]
 8005db8:	e7c5      	b.n	8005d46 <_puts_r+0x42>
 8005dba:	4622      	mov	r2, r4
 8005dbc:	4628      	mov	r0, r5
 8005dbe:	f000 f9d1 	bl	8006164 <__swbuf_r>
 8005dc2:	3001      	adds	r0, #1
 8005dc4:	d1bf      	bne.n	8005d46 <_puts_r+0x42>
 8005dc6:	e7df      	b.n	8005d88 <_puts_r+0x84>
 8005dc8:	6823      	ldr	r3, [r4, #0]
 8005dca:	250a      	movs	r5, #10
 8005dcc:	1c5a      	adds	r2, r3, #1
 8005dce:	6022      	str	r2, [r4, #0]
 8005dd0:	701d      	strb	r5, [r3, #0]
 8005dd2:	e7db      	b.n	8005d8c <_puts_r+0x88>
 8005dd4:	08006dd4 	.word	0x08006dd4
 8005dd8:	08006df4 	.word	0x08006df4
 8005ddc:	08006db4 	.word	0x08006db4

08005de0 <puts>:
 8005de0:	4b02      	ldr	r3, [pc, #8]	; (8005dec <puts+0xc>)
 8005de2:	4601      	mov	r1, r0
 8005de4:	6818      	ldr	r0, [r3, #0]
 8005de6:	f7ff bf8d 	b.w	8005d04 <_puts_r>
 8005dea:	bf00      	nop
 8005dec:	200002c0 	.word	0x200002c0

08005df0 <_sbrk_r>:
 8005df0:	b538      	push	{r3, r4, r5, lr}
 8005df2:	4d06      	ldr	r5, [pc, #24]	; (8005e0c <_sbrk_r+0x1c>)
 8005df4:	2300      	movs	r3, #0
 8005df6:	4604      	mov	r4, r0
 8005df8:	4608      	mov	r0, r1
 8005dfa:	602b      	str	r3, [r5, #0]
 8005dfc:	f7fb f874 	bl	8000ee8 <_sbrk>
 8005e00:	1c43      	adds	r3, r0, #1
 8005e02:	d102      	bne.n	8005e0a <_sbrk_r+0x1a>
 8005e04:	682b      	ldr	r3, [r5, #0]
 8005e06:	b103      	cbz	r3, 8005e0a <_sbrk_r+0x1a>
 8005e08:	6023      	str	r3, [r4, #0]
 8005e0a:	bd38      	pop	{r3, r4, r5, pc}
 8005e0c:	200004e8 	.word	0x200004e8

08005e10 <setvbuf>:
 8005e10:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005e14:	461d      	mov	r5, r3
 8005e16:	4b5d      	ldr	r3, [pc, #372]	; (8005f8c <setvbuf+0x17c>)
 8005e18:	681f      	ldr	r7, [r3, #0]
 8005e1a:	4604      	mov	r4, r0
 8005e1c:	460e      	mov	r6, r1
 8005e1e:	4690      	mov	r8, r2
 8005e20:	b127      	cbz	r7, 8005e2c <setvbuf+0x1c>
 8005e22:	69bb      	ldr	r3, [r7, #24]
 8005e24:	b913      	cbnz	r3, 8005e2c <setvbuf+0x1c>
 8005e26:	4638      	mov	r0, r7
 8005e28:	f7ff fddc 	bl	80059e4 <__sinit>
 8005e2c:	4b58      	ldr	r3, [pc, #352]	; (8005f90 <setvbuf+0x180>)
 8005e2e:	429c      	cmp	r4, r3
 8005e30:	d167      	bne.n	8005f02 <setvbuf+0xf2>
 8005e32:	687c      	ldr	r4, [r7, #4]
 8005e34:	f1b8 0f02 	cmp.w	r8, #2
 8005e38:	d006      	beq.n	8005e48 <setvbuf+0x38>
 8005e3a:	f1b8 0f01 	cmp.w	r8, #1
 8005e3e:	f200 809f 	bhi.w	8005f80 <setvbuf+0x170>
 8005e42:	2d00      	cmp	r5, #0
 8005e44:	f2c0 809c 	blt.w	8005f80 <setvbuf+0x170>
 8005e48:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005e4a:	07db      	lsls	r3, r3, #31
 8005e4c:	d405      	bmi.n	8005e5a <setvbuf+0x4a>
 8005e4e:	89a3      	ldrh	r3, [r4, #12]
 8005e50:	0598      	lsls	r0, r3, #22
 8005e52:	d402      	bmi.n	8005e5a <setvbuf+0x4a>
 8005e54:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005e56:	f7ff fe88 	bl	8005b6a <__retarget_lock_acquire_recursive>
 8005e5a:	4621      	mov	r1, r4
 8005e5c:	4638      	mov	r0, r7
 8005e5e:	f7ff fd1b 	bl	8005898 <_fflush_r>
 8005e62:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005e64:	b141      	cbz	r1, 8005e78 <setvbuf+0x68>
 8005e66:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005e6a:	4299      	cmp	r1, r3
 8005e6c:	d002      	beq.n	8005e74 <setvbuf+0x64>
 8005e6e:	4638      	mov	r0, r7
 8005e70:	f7ff fe86 	bl	8005b80 <_free_r>
 8005e74:	2300      	movs	r3, #0
 8005e76:	6363      	str	r3, [r4, #52]	; 0x34
 8005e78:	2300      	movs	r3, #0
 8005e7a:	61a3      	str	r3, [r4, #24]
 8005e7c:	6063      	str	r3, [r4, #4]
 8005e7e:	89a3      	ldrh	r3, [r4, #12]
 8005e80:	0619      	lsls	r1, r3, #24
 8005e82:	d503      	bpl.n	8005e8c <setvbuf+0x7c>
 8005e84:	6921      	ldr	r1, [r4, #16]
 8005e86:	4638      	mov	r0, r7
 8005e88:	f7ff fe7a 	bl	8005b80 <_free_r>
 8005e8c:	89a3      	ldrh	r3, [r4, #12]
 8005e8e:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8005e92:	f023 0303 	bic.w	r3, r3, #3
 8005e96:	f1b8 0f02 	cmp.w	r8, #2
 8005e9a:	81a3      	strh	r3, [r4, #12]
 8005e9c:	d06c      	beq.n	8005f78 <setvbuf+0x168>
 8005e9e:	ab01      	add	r3, sp, #4
 8005ea0:	466a      	mov	r2, sp
 8005ea2:	4621      	mov	r1, r4
 8005ea4:	4638      	mov	r0, r7
 8005ea6:	f000 fa51 	bl	800634c <__swhatbuf_r>
 8005eaa:	89a3      	ldrh	r3, [r4, #12]
 8005eac:	4318      	orrs	r0, r3
 8005eae:	81a0      	strh	r0, [r4, #12]
 8005eb0:	2d00      	cmp	r5, #0
 8005eb2:	d130      	bne.n	8005f16 <setvbuf+0x106>
 8005eb4:	9d00      	ldr	r5, [sp, #0]
 8005eb6:	4628      	mov	r0, r5
 8005eb8:	f000 faac 	bl	8006414 <malloc>
 8005ebc:	4606      	mov	r6, r0
 8005ebe:	2800      	cmp	r0, #0
 8005ec0:	d155      	bne.n	8005f6e <setvbuf+0x15e>
 8005ec2:	f8dd 9000 	ldr.w	r9, [sp]
 8005ec6:	45a9      	cmp	r9, r5
 8005ec8:	d14a      	bne.n	8005f60 <setvbuf+0x150>
 8005eca:	f04f 35ff 	mov.w	r5, #4294967295
 8005ece:	2200      	movs	r2, #0
 8005ed0:	60a2      	str	r2, [r4, #8]
 8005ed2:	f104 0247 	add.w	r2, r4, #71	; 0x47
 8005ed6:	6022      	str	r2, [r4, #0]
 8005ed8:	6122      	str	r2, [r4, #16]
 8005eda:	2201      	movs	r2, #1
 8005edc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005ee0:	6162      	str	r2, [r4, #20]
 8005ee2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005ee4:	f043 0302 	orr.w	r3, r3, #2
 8005ee8:	07d2      	lsls	r2, r2, #31
 8005eea:	81a3      	strh	r3, [r4, #12]
 8005eec:	d405      	bmi.n	8005efa <setvbuf+0xea>
 8005eee:	f413 7f00 	tst.w	r3, #512	; 0x200
 8005ef2:	d102      	bne.n	8005efa <setvbuf+0xea>
 8005ef4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005ef6:	f7ff fe39 	bl	8005b6c <__retarget_lock_release_recursive>
 8005efa:	4628      	mov	r0, r5
 8005efc:	b003      	add	sp, #12
 8005efe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005f02:	4b24      	ldr	r3, [pc, #144]	; (8005f94 <setvbuf+0x184>)
 8005f04:	429c      	cmp	r4, r3
 8005f06:	d101      	bne.n	8005f0c <setvbuf+0xfc>
 8005f08:	68bc      	ldr	r4, [r7, #8]
 8005f0a:	e793      	b.n	8005e34 <setvbuf+0x24>
 8005f0c:	4b22      	ldr	r3, [pc, #136]	; (8005f98 <setvbuf+0x188>)
 8005f0e:	429c      	cmp	r4, r3
 8005f10:	bf08      	it	eq
 8005f12:	68fc      	ldreq	r4, [r7, #12]
 8005f14:	e78e      	b.n	8005e34 <setvbuf+0x24>
 8005f16:	2e00      	cmp	r6, #0
 8005f18:	d0cd      	beq.n	8005eb6 <setvbuf+0xa6>
 8005f1a:	69bb      	ldr	r3, [r7, #24]
 8005f1c:	b913      	cbnz	r3, 8005f24 <setvbuf+0x114>
 8005f1e:	4638      	mov	r0, r7
 8005f20:	f7ff fd60 	bl	80059e4 <__sinit>
 8005f24:	f1b8 0f01 	cmp.w	r8, #1
 8005f28:	bf08      	it	eq
 8005f2a:	89a3      	ldrheq	r3, [r4, #12]
 8005f2c:	6026      	str	r6, [r4, #0]
 8005f2e:	bf04      	itt	eq
 8005f30:	f043 0301 	orreq.w	r3, r3, #1
 8005f34:	81a3      	strheq	r3, [r4, #12]
 8005f36:	89a2      	ldrh	r2, [r4, #12]
 8005f38:	f012 0308 	ands.w	r3, r2, #8
 8005f3c:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8005f40:	d01c      	beq.n	8005f7c <setvbuf+0x16c>
 8005f42:	07d3      	lsls	r3, r2, #31
 8005f44:	bf41      	itttt	mi
 8005f46:	2300      	movmi	r3, #0
 8005f48:	426d      	negmi	r5, r5
 8005f4a:	60a3      	strmi	r3, [r4, #8]
 8005f4c:	61a5      	strmi	r5, [r4, #24]
 8005f4e:	bf58      	it	pl
 8005f50:	60a5      	strpl	r5, [r4, #8]
 8005f52:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8005f54:	f015 0501 	ands.w	r5, r5, #1
 8005f58:	d115      	bne.n	8005f86 <setvbuf+0x176>
 8005f5a:	f412 7f00 	tst.w	r2, #512	; 0x200
 8005f5e:	e7c8      	b.n	8005ef2 <setvbuf+0xe2>
 8005f60:	4648      	mov	r0, r9
 8005f62:	f000 fa57 	bl	8006414 <malloc>
 8005f66:	4606      	mov	r6, r0
 8005f68:	2800      	cmp	r0, #0
 8005f6a:	d0ae      	beq.n	8005eca <setvbuf+0xba>
 8005f6c:	464d      	mov	r5, r9
 8005f6e:	89a3      	ldrh	r3, [r4, #12]
 8005f70:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005f74:	81a3      	strh	r3, [r4, #12]
 8005f76:	e7d0      	b.n	8005f1a <setvbuf+0x10a>
 8005f78:	2500      	movs	r5, #0
 8005f7a:	e7a8      	b.n	8005ece <setvbuf+0xbe>
 8005f7c:	60a3      	str	r3, [r4, #8]
 8005f7e:	e7e8      	b.n	8005f52 <setvbuf+0x142>
 8005f80:	f04f 35ff 	mov.w	r5, #4294967295
 8005f84:	e7b9      	b.n	8005efa <setvbuf+0xea>
 8005f86:	2500      	movs	r5, #0
 8005f88:	e7b7      	b.n	8005efa <setvbuf+0xea>
 8005f8a:	bf00      	nop
 8005f8c:	200002c0 	.word	0x200002c0
 8005f90:	08006dd4 	.word	0x08006dd4
 8005f94:	08006df4 	.word	0x08006df4
 8005f98:	08006db4 	.word	0x08006db4

08005f9c <__sread>:
 8005f9c:	b510      	push	{r4, lr}
 8005f9e:	460c      	mov	r4, r1
 8005fa0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005fa4:	f000 fd38 	bl	8006a18 <_read_r>
 8005fa8:	2800      	cmp	r0, #0
 8005faa:	bfab      	itete	ge
 8005fac:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005fae:	89a3      	ldrhlt	r3, [r4, #12]
 8005fb0:	181b      	addge	r3, r3, r0
 8005fb2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005fb6:	bfac      	ite	ge
 8005fb8:	6563      	strge	r3, [r4, #84]	; 0x54
 8005fba:	81a3      	strhlt	r3, [r4, #12]
 8005fbc:	bd10      	pop	{r4, pc}

08005fbe <__swrite>:
 8005fbe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005fc2:	461f      	mov	r7, r3
 8005fc4:	898b      	ldrh	r3, [r1, #12]
 8005fc6:	05db      	lsls	r3, r3, #23
 8005fc8:	4605      	mov	r5, r0
 8005fca:	460c      	mov	r4, r1
 8005fcc:	4616      	mov	r6, r2
 8005fce:	d505      	bpl.n	8005fdc <__swrite+0x1e>
 8005fd0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005fd4:	2302      	movs	r3, #2
 8005fd6:	2200      	movs	r2, #0
 8005fd8:	f000 f9a6 	bl	8006328 <_lseek_r>
 8005fdc:	89a3      	ldrh	r3, [r4, #12]
 8005fde:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005fe2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005fe6:	81a3      	strh	r3, [r4, #12]
 8005fe8:	4632      	mov	r2, r6
 8005fea:	463b      	mov	r3, r7
 8005fec:	4628      	mov	r0, r5
 8005fee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005ff2:	f000 b909 	b.w	8006208 <_write_r>

08005ff6 <__sseek>:
 8005ff6:	b510      	push	{r4, lr}
 8005ff8:	460c      	mov	r4, r1
 8005ffa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ffe:	f000 f993 	bl	8006328 <_lseek_r>
 8006002:	1c43      	adds	r3, r0, #1
 8006004:	89a3      	ldrh	r3, [r4, #12]
 8006006:	bf15      	itete	ne
 8006008:	6560      	strne	r0, [r4, #84]	; 0x54
 800600a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800600e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006012:	81a3      	strheq	r3, [r4, #12]
 8006014:	bf18      	it	ne
 8006016:	81a3      	strhne	r3, [r4, #12]
 8006018:	bd10      	pop	{r4, pc}

0800601a <__sclose>:
 800601a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800601e:	f000 b973 	b.w	8006308 <_close_r>

08006022 <strncmp>:
 8006022:	b510      	push	{r4, lr}
 8006024:	b16a      	cbz	r2, 8006042 <strncmp+0x20>
 8006026:	3901      	subs	r1, #1
 8006028:	1884      	adds	r4, r0, r2
 800602a:	f810 3b01 	ldrb.w	r3, [r0], #1
 800602e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8006032:	4293      	cmp	r3, r2
 8006034:	d103      	bne.n	800603e <strncmp+0x1c>
 8006036:	42a0      	cmp	r0, r4
 8006038:	d001      	beq.n	800603e <strncmp+0x1c>
 800603a:	2b00      	cmp	r3, #0
 800603c:	d1f5      	bne.n	800602a <strncmp+0x8>
 800603e:	1a98      	subs	r0, r3, r2
 8006040:	bd10      	pop	{r4, pc}
 8006042:	4610      	mov	r0, r2
 8006044:	e7fc      	b.n	8006040 <strncmp+0x1e>
	...

08006048 <_strtol_l.isra.0>:
 8006048:	2b01      	cmp	r3, #1
 800604a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800604e:	d001      	beq.n	8006054 <_strtol_l.isra.0+0xc>
 8006050:	2b24      	cmp	r3, #36	; 0x24
 8006052:	d906      	bls.n	8006062 <_strtol_l.isra.0+0x1a>
 8006054:	f7ff fb94 	bl	8005780 <__errno>
 8006058:	2316      	movs	r3, #22
 800605a:	6003      	str	r3, [r0, #0]
 800605c:	2000      	movs	r0, #0
 800605e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006062:	4f3a      	ldr	r7, [pc, #232]	; (800614c <_strtol_l.isra.0+0x104>)
 8006064:	468e      	mov	lr, r1
 8006066:	4676      	mov	r6, lr
 8006068:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800606c:	5de5      	ldrb	r5, [r4, r7]
 800606e:	f015 0508 	ands.w	r5, r5, #8
 8006072:	d1f8      	bne.n	8006066 <_strtol_l.isra.0+0x1e>
 8006074:	2c2d      	cmp	r4, #45	; 0x2d
 8006076:	d134      	bne.n	80060e2 <_strtol_l.isra.0+0x9a>
 8006078:	f89e 4000 	ldrb.w	r4, [lr]
 800607c:	f04f 0801 	mov.w	r8, #1
 8006080:	f106 0e02 	add.w	lr, r6, #2
 8006084:	2b00      	cmp	r3, #0
 8006086:	d05c      	beq.n	8006142 <_strtol_l.isra.0+0xfa>
 8006088:	2b10      	cmp	r3, #16
 800608a:	d10c      	bne.n	80060a6 <_strtol_l.isra.0+0x5e>
 800608c:	2c30      	cmp	r4, #48	; 0x30
 800608e:	d10a      	bne.n	80060a6 <_strtol_l.isra.0+0x5e>
 8006090:	f89e 4000 	ldrb.w	r4, [lr]
 8006094:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8006098:	2c58      	cmp	r4, #88	; 0x58
 800609a:	d14d      	bne.n	8006138 <_strtol_l.isra.0+0xf0>
 800609c:	f89e 4001 	ldrb.w	r4, [lr, #1]
 80060a0:	2310      	movs	r3, #16
 80060a2:	f10e 0e02 	add.w	lr, lr, #2
 80060a6:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 80060aa:	f10c 3cff 	add.w	ip, ip, #4294967295
 80060ae:	2600      	movs	r6, #0
 80060b0:	fbbc f9f3 	udiv	r9, ip, r3
 80060b4:	4635      	mov	r5, r6
 80060b6:	fb03 ca19 	mls	sl, r3, r9, ip
 80060ba:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 80060be:	2f09      	cmp	r7, #9
 80060c0:	d818      	bhi.n	80060f4 <_strtol_l.isra.0+0xac>
 80060c2:	463c      	mov	r4, r7
 80060c4:	42a3      	cmp	r3, r4
 80060c6:	dd24      	ble.n	8006112 <_strtol_l.isra.0+0xca>
 80060c8:	2e00      	cmp	r6, #0
 80060ca:	db1f      	blt.n	800610c <_strtol_l.isra.0+0xc4>
 80060cc:	45a9      	cmp	r9, r5
 80060ce:	d31d      	bcc.n	800610c <_strtol_l.isra.0+0xc4>
 80060d0:	d101      	bne.n	80060d6 <_strtol_l.isra.0+0x8e>
 80060d2:	45a2      	cmp	sl, r4
 80060d4:	db1a      	blt.n	800610c <_strtol_l.isra.0+0xc4>
 80060d6:	fb05 4503 	mla	r5, r5, r3, r4
 80060da:	2601      	movs	r6, #1
 80060dc:	f81e 4b01 	ldrb.w	r4, [lr], #1
 80060e0:	e7eb      	b.n	80060ba <_strtol_l.isra.0+0x72>
 80060e2:	2c2b      	cmp	r4, #43	; 0x2b
 80060e4:	bf08      	it	eq
 80060e6:	f89e 4000 	ldrbeq.w	r4, [lr]
 80060ea:	46a8      	mov	r8, r5
 80060ec:	bf08      	it	eq
 80060ee:	f106 0e02 	addeq.w	lr, r6, #2
 80060f2:	e7c7      	b.n	8006084 <_strtol_l.isra.0+0x3c>
 80060f4:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 80060f8:	2f19      	cmp	r7, #25
 80060fa:	d801      	bhi.n	8006100 <_strtol_l.isra.0+0xb8>
 80060fc:	3c37      	subs	r4, #55	; 0x37
 80060fe:	e7e1      	b.n	80060c4 <_strtol_l.isra.0+0x7c>
 8006100:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8006104:	2f19      	cmp	r7, #25
 8006106:	d804      	bhi.n	8006112 <_strtol_l.isra.0+0xca>
 8006108:	3c57      	subs	r4, #87	; 0x57
 800610a:	e7db      	b.n	80060c4 <_strtol_l.isra.0+0x7c>
 800610c:	f04f 36ff 	mov.w	r6, #4294967295
 8006110:	e7e4      	b.n	80060dc <_strtol_l.isra.0+0x94>
 8006112:	2e00      	cmp	r6, #0
 8006114:	da05      	bge.n	8006122 <_strtol_l.isra.0+0xda>
 8006116:	2322      	movs	r3, #34	; 0x22
 8006118:	6003      	str	r3, [r0, #0]
 800611a:	4665      	mov	r5, ip
 800611c:	b942      	cbnz	r2, 8006130 <_strtol_l.isra.0+0xe8>
 800611e:	4628      	mov	r0, r5
 8006120:	e79d      	b.n	800605e <_strtol_l.isra.0+0x16>
 8006122:	f1b8 0f00 	cmp.w	r8, #0
 8006126:	d000      	beq.n	800612a <_strtol_l.isra.0+0xe2>
 8006128:	426d      	negs	r5, r5
 800612a:	2a00      	cmp	r2, #0
 800612c:	d0f7      	beq.n	800611e <_strtol_l.isra.0+0xd6>
 800612e:	b10e      	cbz	r6, 8006134 <_strtol_l.isra.0+0xec>
 8006130:	f10e 31ff 	add.w	r1, lr, #4294967295
 8006134:	6011      	str	r1, [r2, #0]
 8006136:	e7f2      	b.n	800611e <_strtol_l.isra.0+0xd6>
 8006138:	2430      	movs	r4, #48	; 0x30
 800613a:	2b00      	cmp	r3, #0
 800613c:	d1b3      	bne.n	80060a6 <_strtol_l.isra.0+0x5e>
 800613e:	2308      	movs	r3, #8
 8006140:	e7b1      	b.n	80060a6 <_strtol_l.isra.0+0x5e>
 8006142:	2c30      	cmp	r4, #48	; 0x30
 8006144:	d0a4      	beq.n	8006090 <_strtol_l.isra.0+0x48>
 8006146:	230a      	movs	r3, #10
 8006148:	e7ad      	b.n	80060a6 <_strtol_l.isra.0+0x5e>
 800614a:	bf00      	nop
 800614c:	08006e19 	.word	0x08006e19

08006150 <strtol>:
 8006150:	4613      	mov	r3, r2
 8006152:	460a      	mov	r2, r1
 8006154:	4601      	mov	r1, r0
 8006156:	4802      	ldr	r0, [pc, #8]	; (8006160 <strtol+0x10>)
 8006158:	6800      	ldr	r0, [r0, #0]
 800615a:	f7ff bf75 	b.w	8006048 <_strtol_l.isra.0>
 800615e:	bf00      	nop
 8006160:	200002c0 	.word	0x200002c0

08006164 <__swbuf_r>:
 8006164:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006166:	460e      	mov	r6, r1
 8006168:	4614      	mov	r4, r2
 800616a:	4605      	mov	r5, r0
 800616c:	b118      	cbz	r0, 8006176 <__swbuf_r+0x12>
 800616e:	6983      	ldr	r3, [r0, #24]
 8006170:	b90b      	cbnz	r3, 8006176 <__swbuf_r+0x12>
 8006172:	f7ff fc37 	bl	80059e4 <__sinit>
 8006176:	4b21      	ldr	r3, [pc, #132]	; (80061fc <__swbuf_r+0x98>)
 8006178:	429c      	cmp	r4, r3
 800617a:	d12b      	bne.n	80061d4 <__swbuf_r+0x70>
 800617c:	686c      	ldr	r4, [r5, #4]
 800617e:	69a3      	ldr	r3, [r4, #24]
 8006180:	60a3      	str	r3, [r4, #8]
 8006182:	89a3      	ldrh	r3, [r4, #12]
 8006184:	071a      	lsls	r2, r3, #28
 8006186:	d52f      	bpl.n	80061e8 <__swbuf_r+0x84>
 8006188:	6923      	ldr	r3, [r4, #16]
 800618a:	b36b      	cbz	r3, 80061e8 <__swbuf_r+0x84>
 800618c:	6923      	ldr	r3, [r4, #16]
 800618e:	6820      	ldr	r0, [r4, #0]
 8006190:	1ac0      	subs	r0, r0, r3
 8006192:	6963      	ldr	r3, [r4, #20]
 8006194:	b2f6      	uxtb	r6, r6
 8006196:	4283      	cmp	r3, r0
 8006198:	4637      	mov	r7, r6
 800619a:	dc04      	bgt.n	80061a6 <__swbuf_r+0x42>
 800619c:	4621      	mov	r1, r4
 800619e:	4628      	mov	r0, r5
 80061a0:	f7ff fb7a 	bl	8005898 <_fflush_r>
 80061a4:	bb30      	cbnz	r0, 80061f4 <__swbuf_r+0x90>
 80061a6:	68a3      	ldr	r3, [r4, #8]
 80061a8:	3b01      	subs	r3, #1
 80061aa:	60a3      	str	r3, [r4, #8]
 80061ac:	6823      	ldr	r3, [r4, #0]
 80061ae:	1c5a      	adds	r2, r3, #1
 80061b0:	6022      	str	r2, [r4, #0]
 80061b2:	701e      	strb	r6, [r3, #0]
 80061b4:	6963      	ldr	r3, [r4, #20]
 80061b6:	3001      	adds	r0, #1
 80061b8:	4283      	cmp	r3, r0
 80061ba:	d004      	beq.n	80061c6 <__swbuf_r+0x62>
 80061bc:	89a3      	ldrh	r3, [r4, #12]
 80061be:	07db      	lsls	r3, r3, #31
 80061c0:	d506      	bpl.n	80061d0 <__swbuf_r+0x6c>
 80061c2:	2e0a      	cmp	r6, #10
 80061c4:	d104      	bne.n	80061d0 <__swbuf_r+0x6c>
 80061c6:	4621      	mov	r1, r4
 80061c8:	4628      	mov	r0, r5
 80061ca:	f7ff fb65 	bl	8005898 <_fflush_r>
 80061ce:	b988      	cbnz	r0, 80061f4 <__swbuf_r+0x90>
 80061d0:	4638      	mov	r0, r7
 80061d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80061d4:	4b0a      	ldr	r3, [pc, #40]	; (8006200 <__swbuf_r+0x9c>)
 80061d6:	429c      	cmp	r4, r3
 80061d8:	d101      	bne.n	80061de <__swbuf_r+0x7a>
 80061da:	68ac      	ldr	r4, [r5, #8]
 80061dc:	e7cf      	b.n	800617e <__swbuf_r+0x1a>
 80061de:	4b09      	ldr	r3, [pc, #36]	; (8006204 <__swbuf_r+0xa0>)
 80061e0:	429c      	cmp	r4, r3
 80061e2:	bf08      	it	eq
 80061e4:	68ec      	ldreq	r4, [r5, #12]
 80061e6:	e7ca      	b.n	800617e <__swbuf_r+0x1a>
 80061e8:	4621      	mov	r1, r4
 80061ea:	4628      	mov	r0, r5
 80061ec:	f000 f81e 	bl	800622c <__swsetup_r>
 80061f0:	2800      	cmp	r0, #0
 80061f2:	d0cb      	beq.n	800618c <__swbuf_r+0x28>
 80061f4:	f04f 37ff 	mov.w	r7, #4294967295
 80061f8:	e7ea      	b.n	80061d0 <__swbuf_r+0x6c>
 80061fa:	bf00      	nop
 80061fc:	08006dd4 	.word	0x08006dd4
 8006200:	08006df4 	.word	0x08006df4
 8006204:	08006db4 	.word	0x08006db4

08006208 <_write_r>:
 8006208:	b538      	push	{r3, r4, r5, lr}
 800620a:	4d07      	ldr	r5, [pc, #28]	; (8006228 <_write_r+0x20>)
 800620c:	4604      	mov	r4, r0
 800620e:	4608      	mov	r0, r1
 8006210:	4611      	mov	r1, r2
 8006212:	2200      	movs	r2, #0
 8006214:	602a      	str	r2, [r5, #0]
 8006216:	461a      	mov	r2, r3
 8006218:	f7fa fa6a 	bl	80006f0 <_write>
 800621c:	1c43      	adds	r3, r0, #1
 800621e:	d102      	bne.n	8006226 <_write_r+0x1e>
 8006220:	682b      	ldr	r3, [r5, #0]
 8006222:	b103      	cbz	r3, 8006226 <_write_r+0x1e>
 8006224:	6023      	str	r3, [r4, #0]
 8006226:	bd38      	pop	{r3, r4, r5, pc}
 8006228:	200004e8 	.word	0x200004e8

0800622c <__swsetup_r>:
 800622c:	4b32      	ldr	r3, [pc, #200]	; (80062f8 <__swsetup_r+0xcc>)
 800622e:	b570      	push	{r4, r5, r6, lr}
 8006230:	681d      	ldr	r5, [r3, #0]
 8006232:	4606      	mov	r6, r0
 8006234:	460c      	mov	r4, r1
 8006236:	b125      	cbz	r5, 8006242 <__swsetup_r+0x16>
 8006238:	69ab      	ldr	r3, [r5, #24]
 800623a:	b913      	cbnz	r3, 8006242 <__swsetup_r+0x16>
 800623c:	4628      	mov	r0, r5
 800623e:	f7ff fbd1 	bl	80059e4 <__sinit>
 8006242:	4b2e      	ldr	r3, [pc, #184]	; (80062fc <__swsetup_r+0xd0>)
 8006244:	429c      	cmp	r4, r3
 8006246:	d10f      	bne.n	8006268 <__swsetup_r+0x3c>
 8006248:	686c      	ldr	r4, [r5, #4]
 800624a:	89a3      	ldrh	r3, [r4, #12]
 800624c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006250:	0719      	lsls	r1, r3, #28
 8006252:	d42c      	bmi.n	80062ae <__swsetup_r+0x82>
 8006254:	06dd      	lsls	r5, r3, #27
 8006256:	d411      	bmi.n	800627c <__swsetup_r+0x50>
 8006258:	2309      	movs	r3, #9
 800625a:	6033      	str	r3, [r6, #0]
 800625c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006260:	81a3      	strh	r3, [r4, #12]
 8006262:	f04f 30ff 	mov.w	r0, #4294967295
 8006266:	e03e      	b.n	80062e6 <__swsetup_r+0xba>
 8006268:	4b25      	ldr	r3, [pc, #148]	; (8006300 <__swsetup_r+0xd4>)
 800626a:	429c      	cmp	r4, r3
 800626c:	d101      	bne.n	8006272 <__swsetup_r+0x46>
 800626e:	68ac      	ldr	r4, [r5, #8]
 8006270:	e7eb      	b.n	800624a <__swsetup_r+0x1e>
 8006272:	4b24      	ldr	r3, [pc, #144]	; (8006304 <__swsetup_r+0xd8>)
 8006274:	429c      	cmp	r4, r3
 8006276:	bf08      	it	eq
 8006278:	68ec      	ldreq	r4, [r5, #12]
 800627a:	e7e6      	b.n	800624a <__swsetup_r+0x1e>
 800627c:	0758      	lsls	r0, r3, #29
 800627e:	d512      	bpl.n	80062a6 <__swsetup_r+0x7a>
 8006280:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006282:	b141      	cbz	r1, 8006296 <__swsetup_r+0x6a>
 8006284:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006288:	4299      	cmp	r1, r3
 800628a:	d002      	beq.n	8006292 <__swsetup_r+0x66>
 800628c:	4630      	mov	r0, r6
 800628e:	f7ff fc77 	bl	8005b80 <_free_r>
 8006292:	2300      	movs	r3, #0
 8006294:	6363      	str	r3, [r4, #52]	; 0x34
 8006296:	89a3      	ldrh	r3, [r4, #12]
 8006298:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800629c:	81a3      	strh	r3, [r4, #12]
 800629e:	2300      	movs	r3, #0
 80062a0:	6063      	str	r3, [r4, #4]
 80062a2:	6923      	ldr	r3, [r4, #16]
 80062a4:	6023      	str	r3, [r4, #0]
 80062a6:	89a3      	ldrh	r3, [r4, #12]
 80062a8:	f043 0308 	orr.w	r3, r3, #8
 80062ac:	81a3      	strh	r3, [r4, #12]
 80062ae:	6923      	ldr	r3, [r4, #16]
 80062b0:	b94b      	cbnz	r3, 80062c6 <__swsetup_r+0x9a>
 80062b2:	89a3      	ldrh	r3, [r4, #12]
 80062b4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80062b8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80062bc:	d003      	beq.n	80062c6 <__swsetup_r+0x9a>
 80062be:	4621      	mov	r1, r4
 80062c0:	4630      	mov	r0, r6
 80062c2:	f000 f867 	bl	8006394 <__smakebuf_r>
 80062c6:	89a0      	ldrh	r0, [r4, #12]
 80062c8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80062cc:	f010 0301 	ands.w	r3, r0, #1
 80062d0:	d00a      	beq.n	80062e8 <__swsetup_r+0xbc>
 80062d2:	2300      	movs	r3, #0
 80062d4:	60a3      	str	r3, [r4, #8]
 80062d6:	6963      	ldr	r3, [r4, #20]
 80062d8:	425b      	negs	r3, r3
 80062da:	61a3      	str	r3, [r4, #24]
 80062dc:	6923      	ldr	r3, [r4, #16]
 80062de:	b943      	cbnz	r3, 80062f2 <__swsetup_r+0xc6>
 80062e0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80062e4:	d1ba      	bne.n	800625c <__swsetup_r+0x30>
 80062e6:	bd70      	pop	{r4, r5, r6, pc}
 80062e8:	0781      	lsls	r1, r0, #30
 80062ea:	bf58      	it	pl
 80062ec:	6963      	ldrpl	r3, [r4, #20]
 80062ee:	60a3      	str	r3, [r4, #8]
 80062f0:	e7f4      	b.n	80062dc <__swsetup_r+0xb0>
 80062f2:	2000      	movs	r0, #0
 80062f4:	e7f7      	b.n	80062e6 <__swsetup_r+0xba>
 80062f6:	bf00      	nop
 80062f8:	200002c0 	.word	0x200002c0
 80062fc:	08006dd4 	.word	0x08006dd4
 8006300:	08006df4 	.word	0x08006df4
 8006304:	08006db4 	.word	0x08006db4

08006308 <_close_r>:
 8006308:	b538      	push	{r3, r4, r5, lr}
 800630a:	4d06      	ldr	r5, [pc, #24]	; (8006324 <_close_r+0x1c>)
 800630c:	2300      	movs	r3, #0
 800630e:	4604      	mov	r4, r0
 8006310:	4608      	mov	r0, r1
 8006312:	602b      	str	r3, [r5, #0]
 8006314:	f7fa fdb3 	bl	8000e7e <_close>
 8006318:	1c43      	adds	r3, r0, #1
 800631a:	d102      	bne.n	8006322 <_close_r+0x1a>
 800631c:	682b      	ldr	r3, [r5, #0]
 800631e:	b103      	cbz	r3, 8006322 <_close_r+0x1a>
 8006320:	6023      	str	r3, [r4, #0]
 8006322:	bd38      	pop	{r3, r4, r5, pc}
 8006324:	200004e8 	.word	0x200004e8

08006328 <_lseek_r>:
 8006328:	b538      	push	{r3, r4, r5, lr}
 800632a:	4d07      	ldr	r5, [pc, #28]	; (8006348 <_lseek_r+0x20>)
 800632c:	4604      	mov	r4, r0
 800632e:	4608      	mov	r0, r1
 8006330:	4611      	mov	r1, r2
 8006332:	2200      	movs	r2, #0
 8006334:	602a      	str	r2, [r5, #0]
 8006336:	461a      	mov	r2, r3
 8006338:	f7fa fdc8 	bl	8000ecc <_lseek>
 800633c:	1c43      	adds	r3, r0, #1
 800633e:	d102      	bne.n	8006346 <_lseek_r+0x1e>
 8006340:	682b      	ldr	r3, [r5, #0]
 8006342:	b103      	cbz	r3, 8006346 <_lseek_r+0x1e>
 8006344:	6023      	str	r3, [r4, #0]
 8006346:	bd38      	pop	{r3, r4, r5, pc}
 8006348:	200004e8 	.word	0x200004e8

0800634c <__swhatbuf_r>:
 800634c:	b570      	push	{r4, r5, r6, lr}
 800634e:	460e      	mov	r6, r1
 8006350:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006354:	2900      	cmp	r1, #0
 8006356:	b096      	sub	sp, #88	; 0x58
 8006358:	4614      	mov	r4, r2
 800635a:	461d      	mov	r5, r3
 800635c:	da07      	bge.n	800636e <__swhatbuf_r+0x22>
 800635e:	2300      	movs	r3, #0
 8006360:	602b      	str	r3, [r5, #0]
 8006362:	89b3      	ldrh	r3, [r6, #12]
 8006364:	061a      	lsls	r2, r3, #24
 8006366:	d410      	bmi.n	800638a <__swhatbuf_r+0x3e>
 8006368:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800636c:	e00e      	b.n	800638c <__swhatbuf_r+0x40>
 800636e:	466a      	mov	r2, sp
 8006370:	f000 fb64 	bl	8006a3c <_fstat_r>
 8006374:	2800      	cmp	r0, #0
 8006376:	dbf2      	blt.n	800635e <__swhatbuf_r+0x12>
 8006378:	9a01      	ldr	r2, [sp, #4]
 800637a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800637e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006382:	425a      	negs	r2, r3
 8006384:	415a      	adcs	r2, r3
 8006386:	602a      	str	r2, [r5, #0]
 8006388:	e7ee      	b.n	8006368 <__swhatbuf_r+0x1c>
 800638a:	2340      	movs	r3, #64	; 0x40
 800638c:	2000      	movs	r0, #0
 800638e:	6023      	str	r3, [r4, #0]
 8006390:	b016      	add	sp, #88	; 0x58
 8006392:	bd70      	pop	{r4, r5, r6, pc}

08006394 <__smakebuf_r>:
 8006394:	898b      	ldrh	r3, [r1, #12]
 8006396:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006398:	079d      	lsls	r5, r3, #30
 800639a:	4606      	mov	r6, r0
 800639c:	460c      	mov	r4, r1
 800639e:	d507      	bpl.n	80063b0 <__smakebuf_r+0x1c>
 80063a0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80063a4:	6023      	str	r3, [r4, #0]
 80063a6:	6123      	str	r3, [r4, #16]
 80063a8:	2301      	movs	r3, #1
 80063aa:	6163      	str	r3, [r4, #20]
 80063ac:	b002      	add	sp, #8
 80063ae:	bd70      	pop	{r4, r5, r6, pc}
 80063b0:	ab01      	add	r3, sp, #4
 80063b2:	466a      	mov	r2, sp
 80063b4:	f7ff ffca 	bl	800634c <__swhatbuf_r>
 80063b8:	9900      	ldr	r1, [sp, #0]
 80063ba:	4605      	mov	r5, r0
 80063bc:	4630      	mov	r0, r6
 80063be:	f7ff fc2f 	bl	8005c20 <_malloc_r>
 80063c2:	b948      	cbnz	r0, 80063d8 <__smakebuf_r+0x44>
 80063c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80063c8:	059a      	lsls	r2, r3, #22
 80063ca:	d4ef      	bmi.n	80063ac <__smakebuf_r+0x18>
 80063cc:	f023 0303 	bic.w	r3, r3, #3
 80063d0:	f043 0302 	orr.w	r3, r3, #2
 80063d4:	81a3      	strh	r3, [r4, #12]
 80063d6:	e7e3      	b.n	80063a0 <__smakebuf_r+0xc>
 80063d8:	4b0d      	ldr	r3, [pc, #52]	; (8006410 <__smakebuf_r+0x7c>)
 80063da:	62b3      	str	r3, [r6, #40]	; 0x28
 80063dc:	89a3      	ldrh	r3, [r4, #12]
 80063de:	6020      	str	r0, [r4, #0]
 80063e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80063e4:	81a3      	strh	r3, [r4, #12]
 80063e6:	9b00      	ldr	r3, [sp, #0]
 80063e8:	6163      	str	r3, [r4, #20]
 80063ea:	9b01      	ldr	r3, [sp, #4]
 80063ec:	6120      	str	r0, [r4, #16]
 80063ee:	b15b      	cbz	r3, 8006408 <__smakebuf_r+0x74>
 80063f0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80063f4:	4630      	mov	r0, r6
 80063f6:	f000 fb33 	bl	8006a60 <_isatty_r>
 80063fa:	b128      	cbz	r0, 8006408 <__smakebuf_r+0x74>
 80063fc:	89a3      	ldrh	r3, [r4, #12]
 80063fe:	f023 0303 	bic.w	r3, r3, #3
 8006402:	f043 0301 	orr.w	r3, r3, #1
 8006406:	81a3      	strh	r3, [r4, #12]
 8006408:	89a0      	ldrh	r0, [r4, #12]
 800640a:	4305      	orrs	r5, r0
 800640c:	81a5      	strh	r5, [r4, #12]
 800640e:	e7cd      	b.n	80063ac <__smakebuf_r+0x18>
 8006410:	0800597d 	.word	0x0800597d

08006414 <malloc>:
 8006414:	4b02      	ldr	r3, [pc, #8]	; (8006420 <malloc+0xc>)
 8006416:	4601      	mov	r1, r0
 8006418:	6818      	ldr	r0, [r3, #0]
 800641a:	f7ff bc01 	b.w	8005c20 <_malloc_r>
 800641e:	bf00      	nop
 8006420:	200002c0 	.word	0x200002c0

08006424 <__malloc_lock>:
 8006424:	4801      	ldr	r0, [pc, #4]	; (800642c <__malloc_lock+0x8>)
 8006426:	f7ff bba0 	b.w	8005b6a <__retarget_lock_acquire_recursive>
 800642a:	bf00      	nop
 800642c:	200004e0 	.word	0x200004e0

08006430 <__malloc_unlock>:
 8006430:	4801      	ldr	r0, [pc, #4]	; (8006438 <__malloc_unlock+0x8>)
 8006432:	f7ff bb9b 	b.w	8005b6c <__retarget_lock_release_recursive>
 8006436:	bf00      	nop
 8006438:	200004e0 	.word	0x200004e0

0800643c <__sfputc_r>:
 800643c:	6893      	ldr	r3, [r2, #8]
 800643e:	3b01      	subs	r3, #1
 8006440:	2b00      	cmp	r3, #0
 8006442:	b410      	push	{r4}
 8006444:	6093      	str	r3, [r2, #8]
 8006446:	da08      	bge.n	800645a <__sfputc_r+0x1e>
 8006448:	6994      	ldr	r4, [r2, #24]
 800644a:	42a3      	cmp	r3, r4
 800644c:	db01      	blt.n	8006452 <__sfputc_r+0x16>
 800644e:	290a      	cmp	r1, #10
 8006450:	d103      	bne.n	800645a <__sfputc_r+0x1e>
 8006452:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006456:	f7ff be85 	b.w	8006164 <__swbuf_r>
 800645a:	6813      	ldr	r3, [r2, #0]
 800645c:	1c58      	adds	r0, r3, #1
 800645e:	6010      	str	r0, [r2, #0]
 8006460:	7019      	strb	r1, [r3, #0]
 8006462:	4608      	mov	r0, r1
 8006464:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006468:	4770      	bx	lr

0800646a <__sfputs_r>:
 800646a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800646c:	4606      	mov	r6, r0
 800646e:	460f      	mov	r7, r1
 8006470:	4614      	mov	r4, r2
 8006472:	18d5      	adds	r5, r2, r3
 8006474:	42ac      	cmp	r4, r5
 8006476:	d101      	bne.n	800647c <__sfputs_r+0x12>
 8006478:	2000      	movs	r0, #0
 800647a:	e007      	b.n	800648c <__sfputs_r+0x22>
 800647c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006480:	463a      	mov	r2, r7
 8006482:	4630      	mov	r0, r6
 8006484:	f7ff ffda 	bl	800643c <__sfputc_r>
 8006488:	1c43      	adds	r3, r0, #1
 800648a:	d1f3      	bne.n	8006474 <__sfputs_r+0xa>
 800648c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006490 <_vfiprintf_r>:
 8006490:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006494:	460d      	mov	r5, r1
 8006496:	b09d      	sub	sp, #116	; 0x74
 8006498:	4614      	mov	r4, r2
 800649a:	4698      	mov	r8, r3
 800649c:	4606      	mov	r6, r0
 800649e:	b118      	cbz	r0, 80064a8 <_vfiprintf_r+0x18>
 80064a0:	6983      	ldr	r3, [r0, #24]
 80064a2:	b90b      	cbnz	r3, 80064a8 <_vfiprintf_r+0x18>
 80064a4:	f7ff fa9e 	bl	80059e4 <__sinit>
 80064a8:	4b89      	ldr	r3, [pc, #548]	; (80066d0 <_vfiprintf_r+0x240>)
 80064aa:	429d      	cmp	r5, r3
 80064ac:	d11b      	bne.n	80064e6 <_vfiprintf_r+0x56>
 80064ae:	6875      	ldr	r5, [r6, #4]
 80064b0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80064b2:	07d9      	lsls	r1, r3, #31
 80064b4:	d405      	bmi.n	80064c2 <_vfiprintf_r+0x32>
 80064b6:	89ab      	ldrh	r3, [r5, #12]
 80064b8:	059a      	lsls	r2, r3, #22
 80064ba:	d402      	bmi.n	80064c2 <_vfiprintf_r+0x32>
 80064bc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80064be:	f7ff fb54 	bl	8005b6a <__retarget_lock_acquire_recursive>
 80064c2:	89ab      	ldrh	r3, [r5, #12]
 80064c4:	071b      	lsls	r3, r3, #28
 80064c6:	d501      	bpl.n	80064cc <_vfiprintf_r+0x3c>
 80064c8:	692b      	ldr	r3, [r5, #16]
 80064ca:	b9eb      	cbnz	r3, 8006508 <_vfiprintf_r+0x78>
 80064cc:	4629      	mov	r1, r5
 80064ce:	4630      	mov	r0, r6
 80064d0:	f7ff feac 	bl	800622c <__swsetup_r>
 80064d4:	b1c0      	cbz	r0, 8006508 <_vfiprintf_r+0x78>
 80064d6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80064d8:	07dc      	lsls	r4, r3, #31
 80064da:	d50e      	bpl.n	80064fa <_vfiprintf_r+0x6a>
 80064dc:	f04f 30ff 	mov.w	r0, #4294967295
 80064e0:	b01d      	add	sp, #116	; 0x74
 80064e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064e6:	4b7b      	ldr	r3, [pc, #492]	; (80066d4 <_vfiprintf_r+0x244>)
 80064e8:	429d      	cmp	r5, r3
 80064ea:	d101      	bne.n	80064f0 <_vfiprintf_r+0x60>
 80064ec:	68b5      	ldr	r5, [r6, #8]
 80064ee:	e7df      	b.n	80064b0 <_vfiprintf_r+0x20>
 80064f0:	4b79      	ldr	r3, [pc, #484]	; (80066d8 <_vfiprintf_r+0x248>)
 80064f2:	429d      	cmp	r5, r3
 80064f4:	bf08      	it	eq
 80064f6:	68f5      	ldreq	r5, [r6, #12]
 80064f8:	e7da      	b.n	80064b0 <_vfiprintf_r+0x20>
 80064fa:	89ab      	ldrh	r3, [r5, #12]
 80064fc:	0598      	lsls	r0, r3, #22
 80064fe:	d4ed      	bmi.n	80064dc <_vfiprintf_r+0x4c>
 8006500:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006502:	f7ff fb33 	bl	8005b6c <__retarget_lock_release_recursive>
 8006506:	e7e9      	b.n	80064dc <_vfiprintf_r+0x4c>
 8006508:	2300      	movs	r3, #0
 800650a:	9309      	str	r3, [sp, #36]	; 0x24
 800650c:	2320      	movs	r3, #32
 800650e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006512:	f8cd 800c 	str.w	r8, [sp, #12]
 8006516:	2330      	movs	r3, #48	; 0x30
 8006518:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80066dc <_vfiprintf_r+0x24c>
 800651c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006520:	f04f 0901 	mov.w	r9, #1
 8006524:	4623      	mov	r3, r4
 8006526:	469a      	mov	sl, r3
 8006528:	f813 2b01 	ldrb.w	r2, [r3], #1
 800652c:	b10a      	cbz	r2, 8006532 <_vfiprintf_r+0xa2>
 800652e:	2a25      	cmp	r2, #37	; 0x25
 8006530:	d1f9      	bne.n	8006526 <_vfiprintf_r+0x96>
 8006532:	ebba 0b04 	subs.w	fp, sl, r4
 8006536:	d00b      	beq.n	8006550 <_vfiprintf_r+0xc0>
 8006538:	465b      	mov	r3, fp
 800653a:	4622      	mov	r2, r4
 800653c:	4629      	mov	r1, r5
 800653e:	4630      	mov	r0, r6
 8006540:	f7ff ff93 	bl	800646a <__sfputs_r>
 8006544:	3001      	adds	r0, #1
 8006546:	f000 80aa 	beq.w	800669e <_vfiprintf_r+0x20e>
 800654a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800654c:	445a      	add	r2, fp
 800654e:	9209      	str	r2, [sp, #36]	; 0x24
 8006550:	f89a 3000 	ldrb.w	r3, [sl]
 8006554:	2b00      	cmp	r3, #0
 8006556:	f000 80a2 	beq.w	800669e <_vfiprintf_r+0x20e>
 800655a:	2300      	movs	r3, #0
 800655c:	f04f 32ff 	mov.w	r2, #4294967295
 8006560:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006564:	f10a 0a01 	add.w	sl, sl, #1
 8006568:	9304      	str	r3, [sp, #16]
 800656a:	9307      	str	r3, [sp, #28]
 800656c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006570:	931a      	str	r3, [sp, #104]	; 0x68
 8006572:	4654      	mov	r4, sl
 8006574:	2205      	movs	r2, #5
 8006576:	f814 1b01 	ldrb.w	r1, [r4], #1
 800657a:	4858      	ldr	r0, [pc, #352]	; (80066dc <_vfiprintf_r+0x24c>)
 800657c:	f7f9 fe40 	bl	8000200 <memchr>
 8006580:	9a04      	ldr	r2, [sp, #16]
 8006582:	b9d8      	cbnz	r0, 80065bc <_vfiprintf_r+0x12c>
 8006584:	06d1      	lsls	r1, r2, #27
 8006586:	bf44      	itt	mi
 8006588:	2320      	movmi	r3, #32
 800658a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800658e:	0713      	lsls	r3, r2, #28
 8006590:	bf44      	itt	mi
 8006592:	232b      	movmi	r3, #43	; 0x2b
 8006594:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006598:	f89a 3000 	ldrb.w	r3, [sl]
 800659c:	2b2a      	cmp	r3, #42	; 0x2a
 800659e:	d015      	beq.n	80065cc <_vfiprintf_r+0x13c>
 80065a0:	9a07      	ldr	r2, [sp, #28]
 80065a2:	4654      	mov	r4, sl
 80065a4:	2000      	movs	r0, #0
 80065a6:	f04f 0c0a 	mov.w	ip, #10
 80065aa:	4621      	mov	r1, r4
 80065ac:	f811 3b01 	ldrb.w	r3, [r1], #1
 80065b0:	3b30      	subs	r3, #48	; 0x30
 80065b2:	2b09      	cmp	r3, #9
 80065b4:	d94e      	bls.n	8006654 <_vfiprintf_r+0x1c4>
 80065b6:	b1b0      	cbz	r0, 80065e6 <_vfiprintf_r+0x156>
 80065b8:	9207      	str	r2, [sp, #28]
 80065ba:	e014      	b.n	80065e6 <_vfiprintf_r+0x156>
 80065bc:	eba0 0308 	sub.w	r3, r0, r8
 80065c0:	fa09 f303 	lsl.w	r3, r9, r3
 80065c4:	4313      	orrs	r3, r2
 80065c6:	9304      	str	r3, [sp, #16]
 80065c8:	46a2      	mov	sl, r4
 80065ca:	e7d2      	b.n	8006572 <_vfiprintf_r+0xe2>
 80065cc:	9b03      	ldr	r3, [sp, #12]
 80065ce:	1d19      	adds	r1, r3, #4
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	9103      	str	r1, [sp, #12]
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	bfbb      	ittet	lt
 80065d8:	425b      	neglt	r3, r3
 80065da:	f042 0202 	orrlt.w	r2, r2, #2
 80065de:	9307      	strge	r3, [sp, #28]
 80065e0:	9307      	strlt	r3, [sp, #28]
 80065e2:	bfb8      	it	lt
 80065e4:	9204      	strlt	r2, [sp, #16]
 80065e6:	7823      	ldrb	r3, [r4, #0]
 80065e8:	2b2e      	cmp	r3, #46	; 0x2e
 80065ea:	d10c      	bne.n	8006606 <_vfiprintf_r+0x176>
 80065ec:	7863      	ldrb	r3, [r4, #1]
 80065ee:	2b2a      	cmp	r3, #42	; 0x2a
 80065f0:	d135      	bne.n	800665e <_vfiprintf_r+0x1ce>
 80065f2:	9b03      	ldr	r3, [sp, #12]
 80065f4:	1d1a      	adds	r2, r3, #4
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	9203      	str	r2, [sp, #12]
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	bfb8      	it	lt
 80065fe:	f04f 33ff 	movlt.w	r3, #4294967295
 8006602:	3402      	adds	r4, #2
 8006604:	9305      	str	r3, [sp, #20]
 8006606:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80066ec <_vfiprintf_r+0x25c>
 800660a:	7821      	ldrb	r1, [r4, #0]
 800660c:	2203      	movs	r2, #3
 800660e:	4650      	mov	r0, sl
 8006610:	f7f9 fdf6 	bl	8000200 <memchr>
 8006614:	b140      	cbz	r0, 8006628 <_vfiprintf_r+0x198>
 8006616:	2340      	movs	r3, #64	; 0x40
 8006618:	eba0 000a 	sub.w	r0, r0, sl
 800661c:	fa03 f000 	lsl.w	r0, r3, r0
 8006620:	9b04      	ldr	r3, [sp, #16]
 8006622:	4303      	orrs	r3, r0
 8006624:	3401      	adds	r4, #1
 8006626:	9304      	str	r3, [sp, #16]
 8006628:	f814 1b01 	ldrb.w	r1, [r4], #1
 800662c:	482c      	ldr	r0, [pc, #176]	; (80066e0 <_vfiprintf_r+0x250>)
 800662e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006632:	2206      	movs	r2, #6
 8006634:	f7f9 fde4 	bl	8000200 <memchr>
 8006638:	2800      	cmp	r0, #0
 800663a:	d03f      	beq.n	80066bc <_vfiprintf_r+0x22c>
 800663c:	4b29      	ldr	r3, [pc, #164]	; (80066e4 <_vfiprintf_r+0x254>)
 800663e:	bb1b      	cbnz	r3, 8006688 <_vfiprintf_r+0x1f8>
 8006640:	9b03      	ldr	r3, [sp, #12]
 8006642:	3307      	adds	r3, #7
 8006644:	f023 0307 	bic.w	r3, r3, #7
 8006648:	3308      	adds	r3, #8
 800664a:	9303      	str	r3, [sp, #12]
 800664c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800664e:	443b      	add	r3, r7
 8006650:	9309      	str	r3, [sp, #36]	; 0x24
 8006652:	e767      	b.n	8006524 <_vfiprintf_r+0x94>
 8006654:	fb0c 3202 	mla	r2, ip, r2, r3
 8006658:	460c      	mov	r4, r1
 800665a:	2001      	movs	r0, #1
 800665c:	e7a5      	b.n	80065aa <_vfiprintf_r+0x11a>
 800665e:	2300      	movs	r3, #0
 8006660:	3401      	adds	r4, #1
 8006662:	9305      	str	r3, [sp, #20]
 8006664:	4619      	mov	r1, r3
 8006666:	f04f 0c0a 	mov.w	ip, #10
 800666a:	4620      	mov	r0, r4
 800666c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006670:	3a30      	subs	r2, #48	; 0x30
 8006672:	2a09      	cmp	r2, #9
 8006674:	d903      	bls.n	800667e <_vfiprintf_r+0x1ee>
 8006676:	2b00      	cmp	r3, #0
 8006678:	d0c5      	beq.n	8006606 <_vfiprintf_r+0x176>
 800667a:	9105      	str	r1, [sp, #20]
 800667c:	e7c3      	b.n	8006606 <_vfiprintf_r+0x176>
 800667e:	fb0c 2101 	mla	r1, ip, r1, r2
 8006682:	4604      	mov	r4, r0
 8006684:	2301      	movs	r3, #1
 8006686:	e7f0      	b.n	800666a <_vfiprintf_r+0x1da>
 8006688:	ab03      	add	r3, sp, #12
 800668a:	9300      	str	r3, [sp, #0]
 800668c:	462a      	mov	r2, r5
 800668e:	4b16      	ldr	r3, [pc, #88]	; (80066e8 <_vfiprintf_r+0x258>)
 8006690:	a904      	add	r1, sp, #16
 8006692:	4630      	mov	r0, r6
 8006694:	f3af 8000 	nop.w
 8006698:	4607      	mov	r7, r0
 800669a:	1c78      	adds	r0, r7, #1
 800669c:	d1d6      	bne.n	800664c <_vfiprintf_r+0x1bc>
 800669e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80066a0:	07d9      	lsls	r1, r3, #31
 80066a2:	d405      	bmi.n	80066b0 <_vfiprintf_r+0x220>
 80066a4:	89ab      	ldrh	r3, [r5, #12]
 80066a6:	059a      	lsls	r2, r3, #22
 80066a8:	d402      	bmi.n	80066b0 <_vfiprintf_r+0x220>
 80066aa:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80066ac:	f7ff fa5e 	bl	8005b6c <__retarget_lock_release_recursive>
 80066b0:	89ab      	ldrh	r3, [r5, #12]
 80066b2:	065b      	lsls	r3, r3, #25
 80066b4:	f53f af12 	bmi.w	80064dc <_vfiprintf_r+0x4c>
 80066b8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80066ba:	e711      	b.n	80064e0 <_vfiprintf_r+0x50>
 80066bc:	ab03      	add	r3, sp, #12
 80066be:	9300      	str	r3, [sp, #0]
 80066c0:	462a      	mov	r2, r5
 80066c2:	4b09      	ldr	r3, [pc, #36]	; (80066e8 <_vfiprintf_r+0x258>)
 80066c4:	a904      	add	r1, sp, #16
 80066c6:	4630      	mov	r0, r6
 80066c8:	f000 f880 	bl	80067cc <_printf_i>
 80066cc:	e7e4      	b.n	8006698 <_vfiprintf_r+0x208>
 80066ce:	bf00      	nop
 80066d0:	08006dd4 	.word	0x08006dd4
 80066d4:	08006df4 	.word	0x08006df4
 80066d8:	08006db4 	.word	0x08006db4
 80066dc:	08006f19 	.word	0x08006f19
 80066e0:	08006f23 	.word	0x08006f23
 80066e4:	00000000 	.word	0x00000000
 80066e8:	0800646b 	.word	0x0800646b
 80066ec:	08006f1f 	.word	0x08006f1f

080066f0 <_printf_common>:
 80066f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80066f4:	4616      	mov	r6, r2
 80066f6:	4699      	mov	r9, r3
 80066f8:	688a      	ldr	r2, [r1, #8]
 80066fa:	690b      	ldr	r3, [r1, #16]
 80066fc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006700:	4293      	cmp	r3, r2
 8006702:	bfb8      	it	lt
 8006704:	4613      	movlt	r3, r2
 8006706:	6033      	str	r3, [r6, #0]
 8006708:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800670c:	4607      	mov	r7, r0
 800670e:	460c      	mov	r4, r1
 8006710:	b10a      	cbz	r2, 8006716 <_printf_common+0x26>
 8006712:	3301      	adds	r3, #1
 8006714:	6033      	str	r3, [r6, #0]
 8006716:	6823      	ldr	r3, [r4, #0]
 8006718:	0699      	lsls	r1, r3, #26
 800671a:	bf42      	ittt	mi
 800671c:	6833      	ldrmi	r3, [r6, #0]
 800671e:	3302      	addmi	r3, #2
 8006720:	6033      	strmi	r3, [r6, #0]
 8006722:	6825      	ldr	r5, [r4, #0]
 8006724:	f015 0506 	ands.w	r5, r5, #6
 8006728:	d106      	bne.n	8006738 <_printf_common+0x48>
 800672a:	f104 0a19 	add.w	sl, r4, #25
 800672e:	68e3      	ldr	r3, [r4, #12]
 8006730:	6832      	ldr	r2, [r6, #0]
 8006732:	1a9b      	subs	r3, r3, r2
 8006734:	42ab      	cmp	r3, r5
 8006736:	dc26      	bgt.n	8006786 <_printf_common+0x96>
 8006738:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800673c:	1e13      	subs	r3, r2, #0
 800673e:	6822      	ldr	r2, [r4, #0]
 8006740:	bf18      	it	ne
 8006742:	2301      	movne	r3, #1
 8006744:	0692      	lsls	r2, r2, #26
 8006746:	d42b      	bmi.n	80067a0 <_printf_common+0xb0>
 8006748:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800674c:	4649      	mov	r1, r9
 800674e:	4638      	mov	r0, r7
 8006750:	47c0      	blx	r8
 8006752:	3001      	adds	r0, #1
 8006754:	d01e      	beq.n	8006794 <_printf_common+0xa4>
 8006756:	6823      	ldr	r3, [r4, #0]
 8006758:	68e5      	ldr	r5, [r4, #12]
 800675a:	6832      	ldr	r2, [r6, #0]
 800675c:	f003 0306 	and.w	r3, r3, #6
 8006760:	2b04      	cmp	r3, #4
 8006762:	bf08      	it	eq
 8006764:	1aad      	subeq	r5, r5, r2
 8006766:	68a3      	ldr	r3, [r4, #8]
 8006768:	6922      	ldr	r2, [r4, #16]
 800676a:	bf0c      	ite	eq
 800676c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006770:	2500      	movne	r5, #0
 8006772:	4293      	cmp	r3, r2
 8006774:	bfc4      	itt	gt
 8006776:	1a9b      	subgt	r3, r3, r2
 8006778:	18ed      	addgt	r5, r5, r3
 800677a:	2600      	movs	r6, #0
 800677c:	341a      	adds	r4, #26
 800677e:	42b5      	cmp	r5, r6
 8006780:	d11a      	bne.n	80067b8 <_printf_common+0xc8>
 8006782:	2000      	movs	r0, #0
 8006784:	e008      	b.n	8006798 <_printf_common+0xa8>
 8006786:	2301      	movs	r3, #1
 8006788:	4652      	mov	r2, sl
 800678a:	4649      	mov	r1, r9
 800678c:	4638      	mov	r0, r7
 800678e:	47c0      	blx	r8
 8006790:	3001      	adds	r0, #1
 8006792:	d103      	bne.n	800679c <_printf_common+0xac>
 8006794:	f04f 30ff 	mov.w	r0, #4294967295
 8006798:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800679c:	3501      	adds	r5, #1
 800679e:	e7c6      	b.n	800672e <_printf_common+0x3e>
 80067a0:	18e1      	adds	r1, r4, r3
 80067a2:	1c5a      	adds	r2, r3, #1
 80067a4:	2030      	movs	r0, #48	; 0x30
 80067a6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80067aa:	4422      	add	r2, r4
 80067ac:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80067b0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80067b4:	3302      	adds	r3, #2
 80067b6:	e7c7      	b.n	8006748 <_printf_common+0x58>
 80067b8:	2301      	movs	r3, #1
 80067ba:	4622      	mov	r2, r4
 80067bc:	4649      	mov	r1, r9
 80067be:	4638      	mov	r0, r7
 80067c0:	47c0      	blx	r8
 80067c2:	3001      	adds	r0, #1
 80067c4:	d0e6      	beq.n	8006794 <_printf_common+0xa4>
 80067c6:	3601      	adds	r6, #1
 80067c8:	e7d9      	b.n	800677e <_printf_common+0x8e>
	...

080067cc <_printf_i>:
 80067cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80067d0:	460c      	mov	r4, r1
 80067d2:	4691      	mov	r9, r2
 80067d4:	7e27      	ldrb	r7, [r4, #24]
 80067d6:	990c      	ldr	r1, [sp, #48]	; 0x30
 80067d8:	2f78      	cmp	r7, #120	; 0x78
 80067da:	4680      	mov	r8, r0
 80067dc:	469a      	mov	sl, r3
 80067de:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80067e2:	d807      	bhi.n	80067f4 <_printf_i+0x28>
 80067e4:	2f62      	cmp	r7, #98	; 0x62
 80067e6:	d80a      	bhi.n	80067fe <_printf_i+0x32>
 80067e8:	2f00      	cmp	r7, #0
 80067ea:	f000 80d8 	beq.w	800699e <_printf_i+0x1d2>
 80067ee:	2f58      	cmp	r7, #88	; 0x58
 80067f0:	f000 80a3 	beq.w	800693a <_printf_i+0x16e>
 80067f4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80067f8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80067fc:	e03a      	b.n	8006874 <_printf_i+0xa8>
 80067fe:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006802:	2b15      	cmp	r3, #21
 8006804:	d8f6      	bhi.n	80067f4 <_printf_i+0x28>
 8006806:	a001      	add	r0, pc, #4	; (adr r0, 800680c <_printf_i+0x40>)
 8006808:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800680c:	08006865 	.word	0x08006865
 8006810:	08006879 	.word	0x08006879
 8006814:	080067f5 	.word	0x080067f5
 8006818:	080067f5 	.word	0x080067f5
 800681c:	080067f5 	.word	0x080067f5
 8006820:	080067f5 	.word	0x080067f5
 8006824:	08006879 	.word	0x08006879
 8006828:	080067f5 	.word	0x080067f5
 800682c:	080067f5 	.word	0x080067f5
 8006830:	080067f5 	.word	0x080067f5
 8006834:	080067f5 	.word	0x080067f5
 8006838:	08006985 	.word	0x08006985
 800683c:	080068a9 	.word	0x080068a9
 8006840:	08006967 	.word	0x08006967
 8006844:	080067f5 	.word	0x080067f5
 8006848:	080067f5 	.word	0x080067f5
 800684c:	080069a7 	.word	0x080069a7
 8006850:	080067f5 	.word	0x080067f5
 8006854:	080068a9 	.word	0x080068a9
 8006858:	080067f5 	.word	0x080067f5
 800685c:	080067f5 	.word	0x080067f5
 8006860:	0800696f 	.word	0x0800696f
 8006864:	680b      	ldr	r3, [r1, #0]
 8006866:	1d1a      	adds	r2, r3, #4
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	600a      	str	r2, [r1, #0]
 800686c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006870:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006874:	2301      	movs	r3, #1
 8006876:	e0a3      	b.n	80069c0 <_printf_i+0x1f4>
 8006878:	6825      	ldr	r5, [r4, #0]
 800687a:	6808      	ldr	r0, [r1, #0]
 800687c:	062e      	lsls	r6, r5, #24
 800687e:	f100 0304 	add.w	r3, r0, #4
 8006882:	d50a      	bpl.n	800689a <_printf_i+0xce>
 8006884:	6805      	ldr	r5, [r0, #0]
 8006886:	600b      	str	r3, [r1, #0]
 8006888:	2d00      	cmp	r5, #0
 800688a:	da03      	bge.n	8006894 <_printf_i+0xc8>
 800688c:	232d      	movs	r3, #45	; 0x2d
 800688e:	426d      	negs	r5, r5
 8006890:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006894:	485e      	ldr	r0, [pc, #376]	; (8006a10 <_printf_i+0x244>)
 8006896:	230a      	movs	r3, #10
 8006898:	e019      	b.n	80068ce <_printf_i+0x102>
 800689a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800689e:	6805      	ldr	r5, [r0, #0]
 80068a0:	600b      	str	r3, [r1, #0]
 80068a2:	bf18      	it	ne
 80068a4:	b22d      	sxthne	r5, r5
 80068a6:	e7ef      	b.n	8006888 <_printf_i+0xbc>
 80068a8:	680b      	ldr	r3, [r1, #0]
 80068aa:	6825      	ldr	r5, [r4, #0]
 80068ac:	1d18      	adds	r0, r3, #4
 80068ae:	6008      	str	r0, [r1, #0]
 80068b0:	0628      	lsls	r0, r5, #24
 80068b2:	d501      	bpl.n	80068b8 <_printf_i+0xec>
 80068b4:	681d      	ldr	r5, [r3, #0]
 80068b6:	e002      	b.n	80068be <_printf_i+0xf2>
 80068b8:	0669      	lsls	r1, r5, #25
 80068ba:	d5fb      	bpl.n	80068b4 <_printf_i+0xe8>
 80068bc:	881d      	ldrh	r5, [r3, #0]
 80068be:	4854      	ldr	r0, [pc, #336]	; (8006a10 <_printf_i+0x244>)
 80068c0:	2f6f      	cmp	r7, #111	; 0x6f
 80068c2:	bf0c      	ite	eq
 80068c4:	2308      	moveq	r3, #8
 80068c6:	230a      	movne	r3, #10
 80068c8:	2100      	movs	r1, #0
 80068ca:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80068ce:	6866      	ldr	r6, [r4, #4]
 80068d0:	60a6      	str	r6, [r4, #8]
 80068d2:	2e00      	cmp	r6, #0
 80068d4:	bfa2      	ittt	ge
 80068d6:	6821      	ldrge	r1, [r4, #0]
 80068d8:	f021 0104 	bicge.w	r1, r1, #4
 80068dc:	6021      	strge	r1, [r4, #0]
 80068de:	b90d      	cbnz	r5, 80068e4 <_printf_i+0x118>
 80068e0:	2e00      	cmp	r6, #0
 80068e2:	d04d      	beq.n	8006980 <_printf_i+0x1b4>
 80068e4:	4616      	mov	r6, r2
 80068e6:	fbb5 f1f3 	udiv	r1, r5, r3
 80068ea:	fb03 5711 	mls	r7, r3, r1, r5
 80068ee:	5dc7      	ldrb	r7, [r0, r7]
 80068f0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80068f4:	462f      	mov	r7, r5
 80068f6:	42bb      	cmp	r3, r7
 80068f8:	460d      	mov	r5, r1
 80068fa:	d9f4      	bls.n	80068e6 <_printf_i+0x11a>
 80068fc:	2b08      	cmp	r3, #8
 80068fe:	d10b      	bne.n	8006918 <_printf_i+0x14c>
 8006900:	6823      	ldr	r3, [r4, #0]
 8006902:	07df      	lsls	r7, r3, #31
 8006904:	d508      	bpl.n	8006918 <_printf_i+0x14c>
 8006906:	6923      	ldr	r3, [r4, #16]
 8006908:	6861      	ldr	r1, [r4, #4]
 800690a:	4299      	cmp	r1, r3
 800690c:	bfde      	ittt	le
 800690e:	2330      	movle	r3, #48	; 0x30
 8006910:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006914:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006918:	1b92      	subs	r2, r2, r6
 800691a:	6122      	str	r2, [r4, #16]
 800691c:	f8cd a000 	str.w	sl, [sp]
 8006920:	464b      	mov	r3, r9
 8006922:	aa03      	add	r2, sp, #12
 8006924:	4621      	mov	r1, r4
 8006926:	4640      	mov	r0, r8
 8006928:	f7ff fee2 	bl	80066f0 <_printf_common>
 800692c:	3001      	adds	r0, #1
 800692e:	d14c      	bne.n	80069ca <_printf_i+0x1fe>
 8006930:	f04f 30ff 	mov.w	r0, #4294967295
 8006934:	b004      	add	sp, #16
 8006936:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800693a:	4835      	ldr	r0, [pc, #212]	; (8006a10 <_printf_i+0x244>)
 800693c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006940:	6823      	ldr	r3, [r4, #0]
 8006942:	680e      	ldr	r6, [r1, #0]
 8006944:	061f      	lsls	r7, r3, #24
 8006946:	f856 5b04 	ldr.w	r5, [r6], #4
 800694a:	600e      	str	r6, [r1, #0]
 800694c:	d514      	bpl.n	8006978 <_printf_i+0x1ac>
 800694e:	07d9      	lsls	r1, r3, #31
 8006950:	bf44      	itt	mi
 8006952:	f043 0320 	orrmi.w	r3, r3, #32
 8006956:	6023      	strmi	r3, [r4, #0]
 8006958:	b91d      	cbnz	r5, 8006962 <_printf_i+0x196>
 800695a:	6823      	ldr	r3, [r4, #0]
 800695c:	f023 0320 	bic.w	r3, r3, #32
 8006960:	6023      	str	r3, [r4, #0]
 8006962:	2310      	movs	r3, #16
 8006964:	e7b0      	b.n	80068c8 <_printf_i+0xfc>
 8006966:	6823      	ldr	r3, [r4, #0]
 8006968:	f043 0320 	orr.w	r3, r3, #32
 800696c:	6023      	str	r3, [r4, #0]
 800696e:	2378      	movs	r3, #120	; 0x78
 8006970:	4828      	ldr	r0, [pc, #160]	; (8006a14 <_printf_i+0x248>)
 8006972:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006976:	e7e3      	b.n	8006940 <_printf_i+0x174>
 8006978:	065e      	lsls	r6, r3, #25
 800697a:	bf48      	it	mi
 800697c:	b2ad      	uxthmi	r5, r5
 800697e:	e7e6      	b.n	800694e <_printf_i+0x182>
 8006980:	4616      	mov	r6, r2
 8006982:	e7bb      	b.n	80068fc <_printf_i+0x130>
 8006984:	680b      	ldr	r3, [r1, #0]
 8006986:	6826      	ldr	r6, [r4, #0]
 8006988:	6960      	ldr	r0, [r4, #20]
 800698a:	1d1d      	adds	r5, r3, #4
 800698c:	600d      	str	r5, [r1, #0]
 800698e:	0635      	lsls	r5, r6, #24
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	d501      	bpl.n	8006998 <_printf_i+0x1cc>
 8006994:	6018      	str	r0, [r3, #0]
 8006996:	e002      	b.n	800699e <_printf_i+0x1d2>
 8006998:	0671      	lsls	r1, r6, #25
 800699a:	d5fb      	bpl.n	8006994 <_printf_i+0x1c8>
 800699c:	8018      	strh	r0, [r3, #0]
 800699e:	2300      	movs	r3, #0
 80069a0:	6123      	str	r3, [r4, #16]
 80069a2:	4616      	mov	r6, r2
 80069a4:	e7ba      	b.n	800691c <_printf_i+0x150>
 80069a6:	680b      	ldr	r3, [r1, #0]
 80069a8:	1d1a      	adds	r2, r3, #4
 80069aa:	600a      	str	r2, [r1, #0]
 80069ac:	681e      	ldr	r6, [r3, #0]
 80069ae:	6862      	ldr	r2, [r4, #4]
 80069b0:	2100      	movs	r1, #0
 80069b2:	4630      	mov	r0, r6
 80069b4:	f7f9 fc24 	bl	8000200 <memchr>
 80069b8:	b108      	cbz	r0, 80069be <_printf_i+0x1f2>
 80069ba:	1b80      	subs	r0, r0, r6
 80069bc:	6060      	str	r0, [r4, #4]
 80069be:	6863      	ldr	r3, [r4, #4]
 80069c0:	6123      	str	r3, [r4, #16]
 80069c2:	2300      	movs	r3, #0
 80069c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80069c8:	e7a8      	b.n	800691c <_printf_i+0x150>
 80069ca:	6923      	ldr	r3, [r4, #16]
 80069cc:	4632      	mov	r2, r6
 80069ce:	4649      	mov	r1, r9
 80069d0:	4640      	mov	r0, r8
 80069d2:	47d0      	blx	sl
 80069d4:	3001      	adds	r0, #1
 80069d6:	d0ab      	beq.n	8006930 <_printf_i+0x164>
 80069d8:	6823      	ldr	r3, [r4, #0]
 80069da:	079b      	lsls	r3, r3, #30
 80069dc:	d413      	bmi.n	8006a06 <_printf_i+0x23a>
 80069de:	68e0      	ldr	r0, [r4, #12]
 80069e0:	9b03      	ldr	r3, [sp, #12]
 80069e2:	4298      	cmp	r0, r3
 80069e4:	bfb8      	it	lt
 80069e6:	4618      	movlt	r0, r3
 80069e8:	e7a4      	b.n	8006934 <_printf_i+0x168>
 80069ea:	2301      	movs	r3, #1
 80069ec:	4632      	mov	r2, r6
 80069ee:	4649      	mov	r1, r9
 80069f0:	4640      	mov	r0, r8
 80069f2:	47d0      	blx	sl
 80069f4:	3001      	adds	r0, #1
 80069f6:	d09b      	beq.n	8006930 <_printf_i+0x164>
 80069f8:	3501      	adds	r5, #1
 80069fa:	68e3      	ldr	r3, [r4, #12]
 80069fc:	9903      	ldr	r1, [sp, #12]
 80069fe:	1a5b      	subs	r3, r3, r1
 8006a00:	42ab      	cmp	r3, r5
 8006a02:	dcf2      	bgt.n	80069ea <_printf_i+0x21e>
 8006a04:	e7eb      	b.n	80069de <_printf_i+0x212>
 8006a06:	2500      	movs	r5, #0
 8006a08:	f104 0619 	add.w	r6, r4, #25
 8006a0c:	e7f5      	b.n	80069fa <_printf_i+0x22e>
 8006a0e:	bf00      	nop
 8006a10:	08006f2a 	.word	0x08006f2a
 8006a14:	08006f3b 	.word	0x08006f3b

08006a18 <_read_r>:
 8006a18:	b538      	push	{r3, r4, r5, lr}
 8006a1a:	4d07      	ldr	r5, [pc, #28]	; (8006a38 <_read_r+0x20>)
 8006a1c:	4604      	mov	r4, r0
 8006a1e:	4608      	mov	r0, r1
 8006a20:	4611      	mov	r1, r2
 8006a22:	2200      	movs	r2, #0
 8006a24:	602a      	str	r2, [r5, #0]
 8006a26:	461a      	mov	r2, r3
 8006a28:	f7fa fa0c 	bl	8000e44 <_read>
 8006a2c:	1c43      	adds	r3, r0, #1
 8006a2e:	d102      	bne.n	8006a36 <_read_r+0x1e>
 8006a30:	682b      	ldr	r3, [r5, #0]
 8006a32:	b103      	cbz	r3, 8006a36 <_read_r+0x1e>
 8006a34:	6023      	str	r3, [r4, #0]
 8006a36:	bd38      	pop	{r3, r4, r5, pc}
 8006a38:	200004e8 	.word	0x200004e8

08006a3c <_fstat_r>:
 8006a3c:	b538      	push	{r3, r4, r5, lr}
 8006a3e:	4d07      	ldr	r5, [pc, #28]	; (8006a5c <_fstat_r+0x20>)
 8006a40:	2300      	movs	r3, #0
 8006a42:	4604      	mov	r4, r0
 8006a44:	4608      	mov	r0, r1
 8006a46:	4611      	mov	r1, r2
 8006a48:	602b      	str	r3, [r5, #0]
 8006a4a:	f7fa fa24 	bl	8000e96 <_fstat>
 8006a4e:	1c43      	adds	r3, r0, #1
 8006a50:	d102      	bne.n	8006a58 <_fstat_r+0x1c>
 8006a52:	682b      	ldr	r3, [r5, #0]
 8006a54:	b103      	cbz	r3, 8006a58 <_fstat_r+0x1c>
 8006a56:	6023      	str	r3, [r4, #0]
 8006a58:	bd38      	pop	{r3, r4, r5, pc}
 8006a5a:	bf00      	nop
 8006a5c:	200004e8 	.word	0x200004e8

08006a60 <_isatty_r>:
 8006a60:	b538      	push	{r3, r4, r5, lr}
 8006a62:	4d06      	ldr	r5, [pc, #24]	; (8006a7c <_isatty_r+0x1c>)
 8006a64:	2300      	movs	r3, #0
 8006a66:	4604      	mov	r4, r0
 8006a68:	4608      	mov	r0, r1
 8006a6a:	602b      	str	r3, [r5, #0]
 8006a6c:	f7fa fa23 	bl	8000eb6 <_isatty>
 8006a70:	1c43      	adds	r3, r0, #1
 8006a72:	d102      	bne.n	8006a7a <_isatty_r+0x1a>
 8006a74:	682b      	ldr	r3, [r5, #0]
 8006a76:	b103      	cbz	r3, 8006a7a <_isatty_r+0x1a>
 8006a78:	6023      	str	r3, [r4, #0]
 8006a7a:	bd38      	pop	{r3, r4, r5, pc}
 8006a7c:	200004e8 	.word	0x200004e8

08006a80 <_init>:
 8006a80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a82:	bf00      	nop
 8006a84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006a86:	bc08      	pop	{r3}
 8006a88:	469e      	mov	lr, r3
 8006a8a:	4770      	bx	lr

08006a8c <_fini>:
 8006a8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a8e:	bf00      	nop
 8006a90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006a92:	bc08      	pop	{r3}
 8006a94:	469e      	mov	lr, r3
 8006a96:	4770      	bx	lr
