module sky130_hilas_TopLevelTestStructure (
  Vtun ,
  Vinj ,
  GateNFET1 ,
  CharOutput ,
  DrainInject ,
  VrefChar ,
  Cap3 ,
  Cap2 ,
  GateAndCap1 ,
  GeneralGate01 ,
  GeneralGate02 ,
  OutputTA1 ,
  Vdd ,
  Gate1 ,
  ColSel1 ,
  Gate2 ,
  ColSel2 ,
  Drain1p ,
  Drain1n ,
  Drain2p ,
  Drain2n ,
  Drain3p ,
  Drain3n ,
  Drain4p ,
  Drain4n ,
  Drain5p ,
  Drain5n ,
  Drain6p ,
  Drain6n ,
  SourceN ,
  SourceP ,
  Well ,
  Run ,
  Prog ,
  DrainOut ,
  WTAIn2 ,
  WTAIn1 ,
  WTAIn3 ,
  WTAIn4 ,
  RowTerm2 ,
  Column1 ,
  Column2 ,
  DacOutput ,
  WTAOutput1 ,
  WTAOutput2 ,
  WTAOutput3 ,
  WTAOutput4 ,
  Dig01 ,
  Dig02 ,
  Dig03 ,
  Dig04 ,
  Dig05 ,
  Dig06 ,
  Dig07 ,
  Dig08 ,
  Dig09 ,
  Dig10 ,
  Dig11 ,
  Dig12 ,
  Dig16 ,
  Dig15 ,
  Dig14 ,
  Dig13
);
  inout Vtun ;
  wire Vtun ;
  inout Vinj ;
  wire Vinj ;
  inout GateNFET1 ;
  wire GateNFET1 ;
  inout CharOutput ;
  wire CharOutput ;
  inout DrainInject ;
  wire DrainInject ;
  inout VrefChar ;
  wire VrefChar ;
  inout Cap3 ;
  wire Cap3 ;
  inout Cap2 ;
  wire Cap2 ;
  inout GateAndCap1 ;
  wire GateAndCap1 ;
  inout GeneralGate01 ;
  wire GeneralGate01 ;
  inout GeneralGate02 ;
  wire GeneralGate02 ;
  inout OutputTA1 ;
  wire OutputTA1 ;
  inout Vdd ;
  wire Vdd ;
  inout Gate1 ;
  wire Gate1 ;
  inout ColSel1 ;
  wire ColSel1 ;
  inout Gate2 ;
  wire Gate2 ;
  inout ColSel2 ;
  wire ColSel2 ;
  inout Drain1p ;
  wire Drain1p ;
  inout Drain1n ;
  wire Drain1n ;
  inout Drain2p ;
  wire Drain2p ;
  inout Drain2n ;
  wire Drain2n ;
  inout Drain3p ;
  wire Drain3p ;
  inout Drain3n ;
  wire Drain3n ;
  inout Drain4p ;
  wire Drain4p ;
  inout Drain4n ;
  wire Drain4n ;
  inout Drain5p ;
  wire Drain5p ;
  inout Drain5n ;
  wire Drain5n ;
  inout Drain6p ;
  wire Drain6p ;
  inout Drain6n ;
  wire Drain6n ;
  inout SourceN ;
  wire SourceN ;
  inout SourceP ;
  wire SourceP ;
  inout Well ;
  wire Well ;
  inout Run ;
  wire Run ;
  inout Prog ;
  wire Prog ;
  inout DrainOut ;
  wire DrainOut ;
  inout WTAIn2 ;
  wire WTAIn2 ;
  inout WTAIn1 ;
  wire WTAIn1 ;
  inout WTAIn3 ;
  wire WTAIn3 ;
  inout WTAIn4 ;
  wire WTAIn4 ;
  inout RowTerm2 ;
  wire RowTerm2 ;
  inout Column1 ;
  wire Column1 ;
  inout Column2 ;
  wire Column2 ;
  inout DacOutput ;
  wire DacOutput ;
  inout WTAOutput1 ;
  wire WTAOutput1 ;
  inout WTAOutput2 ;
  wire WTAOutput2 ;
  inout WTAOutput3 ;
  wire WTAOutput3 ;
  inout WTAOutput4 ;
  wire WTAOutput4 ;
  inout Dig01 ;
  wire Dig01 ;
  inout Dig02 ;
  wire Dig02 ;
  inout Dig03 ;
  wire Dig03 ;
  inout Dig04 ;
  wire Dig04 ;
  inout Dig05 ;
  wire Dig05 ;
  inout Dig06 ;
  wire Dig06 ;
  inout Dig07 ;
  wire Dig07 ;
  inout Dig08 ;
  wire Dig08 ;
  inout Dig09 ;
  wire Dig09 ;
  inout Dig10 ;
  wire Dig10 ;
  inout Dig11 ;
  wire Dig11 ;
  inout Dig12 ;
  wire Dig12 ;
  inout Dig16 ;
  wire Dig16 ;
  inout Dig15 ;
  wire Dig15 ;
  inout Dig14 ;
  wire Dig14 ;
  inout Dig13 ;
  wire Dig13 ;
---- begin signal list
wire GND ; // GND
wire net10 ; // #net10
wire net11 ; // #net11
wire net12 ; // #net12
wire net13 ; // #net13
wire net14 ; // #net14
wire net15 ; // #net15
wire net16 ; // #net16
wire net17 ; // #net17
wire net18 ; // #net18
wire net19 ; // #net19
wire net20 ; // #net20
wire net21 ; // #net21
wire net22 ; // #net22
wire net23 ; // #net23
wire net24 ; // #net24
wire net25 ; // #net25
wire net26 ; // #net26
wire net27 ; // #net27
wire net28 ; // #net28
wire net29 ; // #net29
wire net1 ; // #net1
wire net2 ; // #net2
wire net3 ; // #net3
wire net4 ; // #net4
wire net5 ; // #net5
wire net6 ; // #net6
wire net7 ; // #net7
wire net8 ; // #net8
wire net9 ; // #net9
wire net30 ; // #net30

---- end signal list
sky130_hilas_swc4x2_bb
---- instance x1 (
  ?1 Vinj Vinj 
  ?1 Vtun Vtun 
  ?1 ColSel2 ColSel2 
  ?1 ColSel1 ColSel1 
  ?1 Col2 Column2 
  ?1 Gate2 Gate2 
  ?1 Gate1 Gate1 
  ?1 Col1 Column1 
  ?1 Drain1 net2 
  ?1 Row1 __UNCONNECTED_PIN__0 
  ?1 Drain2 net5 
  ?1 Row2 RowTerm2 
  ?1 Drain3 net4 
  ?1 Row3 __UNCONNECTED_PIN__1 
  ?1 Drain4 net3 
  ?1 Row4 __UNCONNECTED_PIN__2 
);

sky130_hilas_drainSelect01_bb
---- instance x2 (
  ?1 Vinj Vinj 
  ?1 SelectDrain DrainOut 
  ?1 Select1 net23 
  ?1 Drain1 net2 
  ?1 Select2 net24 
  ?1 Drain2 net5 
  ?1 Select3 net25 
  ?1 Drain3 net4 
  ?1 Select4 net26 
  ?1 Drain4 net3 
);

sky130_hilas_WTA4input_bb
---- instance x3 (
  ?1 Vinj Vinj 
  ?1 Vtun Vtun 
  ?1 ColSel1 ColSel1 
  ?1 Vdd Vdd 
  ?1 Gate1 Gate1 
  ?1 WTAMiddleNode net1 
  ?1 WTAOut1 WTAOutput1 
  ?1 WTAIn1 WTAIn1 
  ?1 Drain1 net6 
  ?1 WTAOut2 WTAOutput2 
  ?1 WTAIn2 WTAIn2 
  ?1 Drain2 net9 
  ?1 WTAOut3 WTAOutput3 
  ?1 WTAIn3 WTAIn3 
  ?1 Drain3 net8 
  ?1 WTAOut4 WTAOutput4 
  ?1 WTAIn4 WTAIn4 
  ?1 Drain4 net7 
);

sky130_hilas_TA2Cell_1FG_Strong_bb
---- instance x4 (
  ?1 Vinj Vinj 
  ?1 Vtun Vtun 
  ?1 ColSel1 ColSel1 
  ?1 Vdd net14 
  ?1 Gate1 Gate1 
  ?1 ColSel2 ColSel2 
  ?1 Output1 net17 
  ?1 Drain1 net12 
  ?1 Vin22 GeneralGate01 
  ?1 Output2 net18 
  ?1 Vin21 GeneralGate02 
  ?1 Drain2 net13 
  ?1 Vin11 GeneralGate02 
  ?1 Vin12 GeneralGate01 
  ?1 Prog Prog 
  ?1 Run Run 
  ?1 Gate2 Gate2 
);

sky130_hilas_TA2Cell_1FG_bb
---- instance x6 (
  ?1 Vinj Vinj 
  ?1 Vtun Vtun 
  ?1 ColSel1 ColSel1 
  ?1 Vdd net14 
  ?1 Gate1 Gate1 
  ?1 Gate2 Gate2 
  ?1 ColSel2 ColSel2 
  ?1 Vin11 GeneralGate02 
  ?1 Output1 net16 
  ?1 Drain1 net11 
  ?1 Vin12 GeneralGate01 
  ?1 Vin22 GeneralGate01 
  ?1 Output2 net15 
  ?1 Vin21 GeneralGate02 
  ?1 Drain2 net10 
);

sky130_hilas_Tgate4Single01_bb
---- instance x7 (
  ?1 Vdd net14 
  ?1 Out1 OutputTA1 
  ?1 Select1 Dig16 
  ?1 Node1_1 net17 
  ?1 Out2 OutputTA1 
  ?1 Select2 Dig15 
  ?1 Node1_2 net18 
  ?1 Out3 OutputTA1 
  ?1 Select3 Dig14 
  ?1 Node1_3 net16 
  ?1 Out4 OutputTA1 
  ?1 Select4 Dig13 
  ?1 Node1_4 net15 
);

sky130_hilas_Trans2med_bb
---- instance x8 (
  ?1 Drain1p Drain4p 
  ?1 Drain1n Drain4n 
  ?1 Well Well 
  ?1 Gate1p GateAndCap1 
  ?1 Gate1n GateAndCap1 
  ?1 Source1p SourceP 
  ?1 Source1n SourceN 
  ?1 Drain2n Drain5p 
  ?1 Drain2p Drain5n 
  ?1 Gate2p GateAndCap1 
  ?1 Gate2n GateAndCap1 
  ?1 Source2n SourceN 
  ?1 Source2p SourceP 
);

sky130_hilas_Trans4small_bb
---- instance x9 (
  ?1 Drain1p Drain1p 
  ?1 Drain1n Drain1n 
  ?1 Gate1p GateAndCap1 
  ?1 Well Well 
  ?1 Gate1n GateAndCap1 
  ?1 Source1p SourceP 
  ?1 Source1n SourceN 
  ?1 Drain2p Drain2p 
  ?1 Drain2n Drain2n 
  ?1 Gate2n GateAndCap1 
  ?1 Gate2p GateAndCap1 
  ?1 Source2p SourceP 
  ?1 Source2n SourceN 
  ?1 Drain3p Drain3p 
  ?1 Drain3n Drain3n 
  ?1 Gate3p GateAndCap1 
  ?1 Gate3n GateAndCap1 
  ?1 Source3p SourceP 
  ?1 Source3n SourceN 
);

sky130_hilas_nFETLarge_bb
---- instance x10 (
  ?1 Drain1n Drain6n 
  ?1 Gate1n GateAndCap1 
  ?1 Source1n SourceN 
);

sky130_hilas_pFETLarge_bb
---- instance x11 (
  ?1 Drain1p Drain6p 
  ?1 Gate1p GateAndCap1 
  ?1 Well Well 
  ?1 Source1p SourceP 
);

sky130_hilas_FGcharacterization01_bb
---- instance x12 (
  ?1 Vinj Vinj 
  ?1 Drain1 DrainInject 
  ?1 Vbias VrefChar 
  ?1 Source1 Vinj 
  ?1 Output CharOutput 
  ?1 Vbias GateNFET1 
  ?1 Vtun Vtun 
  ?1 Gate5 Cap3 
  ?1 Gate4 Cap2 
  ?1 Gate2 GateAndCap1 
  ?1 Gate3 GeneralGate02 
  ?1 Gate1 GeneralGate01 
);

sky130_hilas_DAC5bit01_bb
---- instance x14 (
  ?1 A4 GeneralGate01 
  ?1 A0 GeneralGate02 
  ?1 A3 GateAndCap1 
  ?1 A2 Cap2 
  ?1 A1 Cap3 
  ?1 Vdd Vdd 
  ?1 Out DacOutput 
);

sky130_hilas_drainSelect01_bb
---- instance x16 (
  ?1 Vinj Vinj 
  ?1 SelectDrain DrainOut 
  ?1 Select1 net27 
  ?1 Drain1 net6 
  ?1 Select2 net28 
  ?1 Drain2 net9 
  ?1 Select3 net29 
  ?1 Drain3 net8 
  ?1 Select4 net30 
  ?1 Drain4 net7 
);

sky130_hilas_nFETLarge_bb
---- instance x17 (
  ?1 Drain1n net1 
  ?1 Gate1n GateNFET1 
  ?1 Source1n GND 
);

sky130_hilas_drainSelect01_bb
---- instance x18 (
  ?1 Vinj Vinj 
  ?1 SelectDrain DrainOut 
  ?1 Select1 net19 
  ?1 Drain1 net12 
  ?1 Select2 net20 
  ?1 Drain2 net13 
  ?1 Select3 net21 
  ?1 Drain3 net11 
  ?1 Select4 net22 
  ?1 Drain4 net10 
);

sky130_hilas_LevelShift4InputUp_bb
---- instance x5 (
  ?1 Vinj Vinj 
  ?1 Vdd Vdd 
  ?1 Input1 Dig12 
  ?1 Output1 net19 
  ?1 Input2 Dig11 
  ?1 Output2 net20 
  ?1 Input3 Dig10 
  ?1 Output3 net21 
  ?1 Input4 Dig09 
  ?1 Output4 net22 
);

sky130_hilas_LevelShift4InputUp_bb
---- instance x13 (
  ?1 Vinj Vinj 
  ?1 Vdd Vdd 
  ?1 Input1 Dig08 
  ?1 Output1 net23 
  ?1 Input2 Dig07 
  ?1 Output2 net24 
  ?1 Input3 Dig06 
  ?1 Output3 net25 
  ?1 Input4 Dig05 
  ?1 Output4 net26 
);

sky130_hilas_LevelShift4InputUp_bb
---- instance x15 (
  ?1 Vinj Vinj 
  ?1 Vdd Vdd 
  ?1 Input1 Dig04 
  ?1 Output1 net27 
  ?1 Input2 Dig03 
  ?1 Output2 net28 
  ?1 Input3 Dig02 
  ?1 Output3 net29 
  ?1 Input4 Dig01 
  ?1 Output4 net30 
);

---- begin user architecture code
---- end user architecture code
endmodule

// expanding   symbol:  sky130_hilas_swc4x2_bb.sym # of pins=16
// sym_path: /home/bjmuld/work/hilas/fastlane/pdks/sky130A_hilas/libs.ref/sky130_hilas_sc/xschem/sky130_hilas_swc4x2_bb.sym
// sch_path: /home/bjmuld/work/hilas/fastlane/pdks/sky130A_hilas/libs.ref/sky130_hilas_sc/xschem/sky130_hilas_swc4x2_bb.sch
