module single_port_bram_16bit (
    input wire clk,
    input wire we,
    input wire rld,
    input wire [15:0] addr,
    input wire [15:0] din,
    output reg [15:0] dout
  );

  (* ram_style = "block" *) reg [15:0] mem [0:(1 << 16)-1];

  always @(posedge clk , posedge rld)
  begin
    if (we)
      mem[addr] <= din;
    dout <= mem[addr];
  end

  always @(negedge clk, negedge rld )
  begin
    dout <= mem[addr];
  end


endmodule
