/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [5:0] _01_;
  wire [23:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [18:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [16:0] celloutsig_0_15z;
  wire [11:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [18:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [10:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_3z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [24:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [6:0] celloutsig_1_15z;
  wire [16:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [10:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [7:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_10z = celloutsig_0_5z ? celloutsig_0_1z[8] : celloutsig_0_4z[2];
  assign celloutsig_0_20z = !(in_data[71] ? celloutsig_0_15z[5] : in_data[72]);
  assign celloutsig_0_3z = !(celloutsig_0_2z ? in_data[14] : in_data[12]);
  assign celloutsig_0_31z = ~((celloutsig_0_14z | celloutsig_0_25z) & (celloutsig_0_28z[5] | celloutsig_0_6z));
  assign celloutsig_1_0z = ~((in_data[105] | in_data[111]) & (in_data[191] | in_data[116]));
  assign celloutsig_1_11z = ~((celloutsig_1_5z | celloutsig_1_5z) & (celloutsig_1_2z[2] | celloutsig_1_5z));
  assign celloutsig_0_8z = ~((celloutsig_0_3z | celloutsig_0_4z[6]) & (celloutsig_0_3z | celloutsig_0_7z));
  assign celloutsig_0_9z = ~((celloutsig_0_3z | celloutsig_0_8z) & (celloutsig_0_6z | celloutsig_0_2z));
  assign celloutsig_0_25z = ~((_00_ | celloutsig_0_7z) & (celloutsig_0_9z | celloutsig_0_13z[3]));
  reg [5:0] _11_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _11_ <= 6'h00;
    else _11_ <= celloutsig_0_15z[14:9];
  assign { _01_[5:3], _00_, _01_[1:0] } = _11_;
  assign celloutsig_1_16z = { in_data[163:151], celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_4z } / { 1'h1, celloutsig_1_15z[5:0], celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_1z };
  assign celloutsig_0_28z = { in_data[10:4], celloutsig_0_20z, celloutsig_0_7z, celloutsig_0_21z, celloutsig_0_3z } / { 1'h1, in_data[86:84], _01_[5:3], _00_, _01_[1:0], celloutsig_0_23z };
  assign celloutsig_1_5z = { in_data[170:168], celloutsig_1_0z } == { in_data[156:154], celloutsig_1_1z };
  assign celloutsig_0_18z = { celloutsig_0_17z[6:5], celloutsig_0_7z, celloutsig_0_5z, _01_[5:3], _00_, _01_[1:0] } == { in_data[62:60], celloutsig_0_13z, celloutsig_0_6z };
  assign celloutsig_0_5z = in_data[46:44] === celloutsig_0_1z[15:13];
  assign celloutsig_0_12z = { in_data[60:51], celloutsig_0_5z, celloutsig_0_9z } > celloutsig_0_0z[20:9];
  assign celloutsig_1_7z = in_data[117:110] && { in_data[109:107], celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_23z = { celloutsig_0_0z[13:1], celloutsig_0_18z } && in_data[78:65];
  assign celloutsig_1_8z = ! { celloutsig_1_3z[10], celloutsig_1_3z[8:6], celloutsig_1_3z[8:7], celloutsig_1_2z };
  assign celloutsig_0_2z = ! celloutsig_0_0z[16:4];
  assign celloutsig_0_21z = { celloutsig_0_17z[9:4], celloutsig_0_1z, celloutsig_0_10z } < { celloutsig_0_1z, celloutsig_0_20z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_1_4z = celloutsig_1_0z & ~(celloutsig_1_2z[0]);
  assign celloutsig_0_7z = celloutsig_0_2z & ~(celloutsig_0_0z[21]);
  assign celloutsig_1_2z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } % { 1'h1, in_data[163], celloutsig_1_1z };
  assign celloutsig_1_15z = { celloutsig_1_9z[4:3], celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_1z } % { 1'h1, celloutsig_1_10z[15], celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_13z, celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_0_17z = - celloutsig_0_11z[14:3];
  assign celloutsig_0_0z = ~ in_data[70:47];
  assign celloutsig_1_19z = ~ { celloutsig_1_16z[8:6], celloutsig_1_8z };
  assign celloutsig_0_1z = ~ in_data[63:45];
  assign celloutsig_1_10z = { in_data[187:170], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_7z } | { in_data[172:168], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_1_18z = & { celloutsig_1_3z[10], celloutsig_1_3z[8:6] };
  assign celloutsig_0_6z = | celloutsig_0_0z[17:10];
  assign celloutsig_1_1z = ~^ { in_data[113:101], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_12z = ~^ { celloutsig_1_3z[8:6], celloutsig_1_3z[8:6], celloutsig_1_3z[8:7], celloutsig_1_2z };
  assign celloutsig_0_14z = ~^ { celloutsig_0_1z[16:4], celloutsig_0_4z };
  assign celloutsig_0_11z = { celloutsig_0_1z[10:2], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_9z } - { in_data[86:69], celloutsig_0_2z };
  assign celloutsig_0_15z = { celloutsig_0_0z[20:6], celloutsig_0_12z, celloutsig_0_9z } - { celloutsig_0_4z[6:1], celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_4z };
  assign celloutsig_0_4z = { in_data[40:35], celloutsig_0_2z } ^ celloutsig_0_0z[21:15];
  assign celloutsig_1_9z = { in_data[114], celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_4z } ^ { celloutsig_1_3z[7:6], celloutsig_1_3z[8:6], celloutsig_1_3z[8:7], celloutsig_1_7z };
  assign celloutsig_0_13z = { celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_7z } ^ { celloutsig_0_0z[21:17], celloutsig_0_2z };
  assign celloutsig_0_30z = ~((celloutsig_0_20z & _01_[0]) | in_data[87]);
  assign celloutsig_1_6z = ~((celloutsig_1_3z[6] & celloutsig_1_2z[2]) | celloutsig_1_5z);
  assign celloutsig_1_13z = ~((celloutsig_1_4z & in_data[154]) | celloutsig_1_6z);
  assign { celloutsig_1_3z[8:6], celloutsig_1_3z[10] } = ~ { celloutsig_1_2z, celloutsig_1_0z };
  assign _01_[2] = _00_;
  assign { celloutsig_1_3z[9], celloutsig_1_3z[5:0] } = { celloutsig_1_3z[10], celloutsig_1_3z[8:6], celloutsig_1_3z[8:6] };
  assign { out_data[128], out_data[99:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_30z, celloutsig_0_31z };
endmodule
