
*** Running vivado
    with args -log DMA_LOOP_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source DMA_LOOP_wrapper.tcl -notrace



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source DMA_LOOP_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Z_MILIANKE_FPGA/0_origin/ip_repo/m_axi_lite_dma_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Z_MILIANKE_FPGA/0_origin/ip_repo/M_AXI_FULL_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/32761/AppData/Roaming/Xilinx/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/data/ip'.
Command: link_design -top DMA_LOOP_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 1404.941 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 152 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'DMA_LOOP_i/VID_AXIS_0/inst/u_fifo_generator_0/U0'
Finished Parsing XDC File [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'DMA_LOOP_i/VID_AXIS_0/inst/u_fifo_generator_0/U0'
Parsing XDC File [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ip/DMA_LOOP_axi_dma_0_1/DMA_LOOP_axi_dma_0_1.xdc] for cell 'DMA_LOOP_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ip/DMA_LOOP_axi_dma_0_1/DMA_LOOP_axi_dma_0_1.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ip/DMA_LOOP_axi_dma_0_1/DMA_LOOP_axi_dma_0_1.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ip/DMA_LOOP_axi_dma_0_1/DMA_LOOP_axi_dma_0_1.xdc:61]
Finished Parsing XDC File [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ip/DMA_LOOP_axi_dma_0_1/DMA_LOOP_axi_dma_0_1.xdc] for cell 'DMA_LOOP_i/axi_dma_0/U0'
Parsing XDC File [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ip/DMA_LOOP_vio_0_0/DMA_LOOP_vio_0_0.xdc] for cell 'DMA_LOOP_i/vio_0'
Finished Parsing XDC File [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ip/DMA_LOOP_vio_0_0/DMA_LOOP_vio_0_0.xdc] for cell 'DMA_LOOP_i/vio_0'
Parsing XDC File [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'DMA_LOOP_i/VID_AXIS_0/inst/u_fifo_generator_0/U0'
Finished Parsing XDC File [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'DMA_LOOP_i/VID_AXIS_0/inst/u_fifo_generator_0/U0'
Parsing XDC File [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ip/DMA_LOOP_axi_dma_0_1/DMA_LOOP_axi_dma_0_1_clocks.xdc] for cell 'DMA_LOOP_i/axi_dma_0/U0'
Finished Parsing XDC File [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ip/DMA_LOOP_axi_dma_0_1/DMA_LOOP_axi_dma_0_1_clocks.xdc] for cell 'DMA_LOOP_i/axi_dma_0/U0'
INFO: [Project 1-1714] 8 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1635.688 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

13 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1635.688 ; gain = 230.746
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.966 . Memory (MB): peak = 1635.688 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 159fd2a52

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.146 . Memory (MB): peak = 1635.688 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.runs/impl_1/.Xil/Vivado-11824-DESKTOP-Q1EFAHP/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "wr_clk_period": no such variable
 [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.runs/impl_1/.Xil/Vivado-11824-DESKTOP-Q1EFAHP/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:12]
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value": no such variable
 [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.runs/impl_1/.Xil/Vivado-11824-DESKTOP-Q1EFAHP/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:17]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.runs/impl_1/.Xil/Vivado-11824-DESKTOP-Q1EFAHP/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value": no such variable
 [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.runs/impl_1/.Xil/Vivado-11824-DESKTOP-Q1EFAHP/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:20]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.runs/impl_1/.Xil/Vivado-11824-DESKTOP-Q1EFAHP/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "rd_clk_period_2": no such variable
 [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.runs/impl_1/.Xil/Vivado-11824-DESKTOP-Q1EFAHP/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:25]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.runs/impl_1/.Xil/Vivado-11824-DESKTOP-Q1EFAHP/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value_2": no such variable
 [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.runs/impl_1/.Xil/Vivado-11824-DESKTOP-Q1EFAHP/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:33]
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value_2": no such variable
 [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.runs/impl_1/.Xil/Vivado-11824-DESKTOP-Q1EFAHP/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:36]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1946.816 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: af1a9d98

Time (s): cpu = 00:00:01 ; elapsed = 00:01:36 . Memory (MB): peak = 1946.816 ; gain = 45.348

Phase 2 Retarget
INFO: [Opt 31-1287] Pulled Inverter DMA_LOOP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_3 into driver instance DMA_LOOP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_7, which resulted in an inversion of 6 pins
INFO: [Opt 31-138] Pushed 2 inverter(s) to 20 load pin(s).
In IDDR TRANSFORM
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 13b11bb8c

Time (s): cpu = 00:00:02 ; elapsed = 00:01:36 . Memory (MB): peak = 1946.816 ; gain = 45.348
INFO: [Opt 31-389] Phase Retarget created 3 cells and removed 52 cells
INFO: [Opt 31-1021] In phase Retarget, 52 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 3 Constant propagation | Checksum: 1bf0ce47c

Time (s): cpu = 00:00:02 ; elapsed = 00:01:36 . Memory (MB): peak = 1946.816 ; gain = 45.348
INFO: [Opt 31-389] Phase Constant propagation created 36 cells and removed 87 cells
INFO: [Opt 31-1021] In phase Constant propagation, 52 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1c94f57db

Time (s): cpu = 00:00:02 ; elapsed = 00:01:36 . Memory (MB): peak = 1946.816 ; gain = 45.348
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 5 cells
INFO: [Opt 31-1021] In phase Sweep, 854 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 1c94f57db

Time (s): cpu = 00:00:02 ; elapsed = 00:01:36 . Memory (MB): peak = 1946.816 ; gain = 45.348
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 1c94f57db

Time (s): cpu = 00:00:02 ; elapsed = 00:01:36 . Memory (MB): peak = 1946.816 ; gain = 45.348
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1c94f57db

Time (s): cpu = 00:00:02 ; elapsed = 00:01:36 . Memory (MB): peak = 1946.816 ; gain = 45.348
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 60 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               3  |              52  |                                             52  |
|  Constant propagation         |              36  |              87  |                                             52  |
|  Sweep                        |               0  |               5  |                                            854  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             60  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1946.816 ; gain = 0.000
Ending Logic Optimization Task | Checksum: abef8ec2

Time (s): cpu = 00:00:02 ; elapsed = 00:01:36 . Memory (MB): peak = 1946.816 ; gain = 45.348

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 46 BRAM(s) out of a total of 49 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 6 WE to EN ports
Number of BRAM Ports augmented: 70 newly gated: 6 Total Ports: 98
Ending PowerOpt Patch Enables Task | Checksum: b966a865

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.549 . Memory (MB): peak = 2112.473 ; gain = 0.000
Ending Power Optimization Task | Checksum: b966a865

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2112.473 ; gain = 165.656

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 11b0b24ba

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.441 . Memory (MB): peak = 2112.473 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 11b0b24ba

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2112.473 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2112.473 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 11b0b24ba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2112.473 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 5 Warnings, 10 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:01:49 . Memory (MB): peak = 2112.473 ; gain = 476.785
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'D:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.runs/impl_1/DMA_LOOP_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file DMA_LOOP_wrapper_drc_opted.rpt -pb DMA_LOOP_wrapper_drc_opted.pb -rpx DMA_LOOP_wrapper_drc_opted.rpx
Command: report_drc -file DMA_LOOP_wrapper_drc_opted.rpt -pb DMA_LOOP_wrapper_drc_opted.pb -rpx DMA_LOOP_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.runs/impl_1/DMA_LOOP_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2112.473 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ec281a84

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2112.473 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2112.473 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d8310600

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2112.473 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1cf571553

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2112.473 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1cf571553

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2112.473 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1cf571553

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2112.473 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 133e245ce

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2112.473 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 19f246175

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2112.473 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 19f246175

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2112.473 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 332 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 132 nets or LUTs. Breaked 0 LUT, combined 132 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2112.473 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            132  |                   132  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            132  |                   132  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1ea67e09a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2112.473 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 10c08c72b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2112.473 ; gain = 0.000
Phase 2 Global Placement | Checksum: 10c08c72b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2112.473 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19ed0a28c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2112.473 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1cf604f1b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2112.473 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 151a311a1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2112.473 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1cd03e6ac

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2112.473 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 16d275a11

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2112.473 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: e5bc5473

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2112.473 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1695d5b82

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2112.473 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1695d5b82

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2112.473 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c888b042

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=27.542 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1ab012a29

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 2112.473 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 16d14e67a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 2112.473 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c888b042

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2112.473 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=27.542. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1f4d90613

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2112.473 ; gain = 0.000

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2112.473 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1f4d90613

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2112.473 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f4d90613

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2112.473 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1f4d90613

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2112.473 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1f4d90613

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2112.473 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2112.473 ; gain = 0.000

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2112.473 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13e1c4ff8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2112.473 ; gain = 0.000
Ending Placer Task | Checksum: 87752629

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2112.473 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 5 Warnings, 10 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2112.473 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.534 . Memory (MB): peak = 2112.473 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.runs/impl_1/DMA_LOOP_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file DMA_LOOP_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 2112.473 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file DMA_LOOP_wrapper_utilization_placed.rpt -pb DMA_LOOP_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file DMA_LOOP_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2112.473 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 5 Warnings, 10 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.477 . Memory (MB): peak = 2112.473 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.runs/impl_1/DMA_LOOP_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 4c6a904f ConstDB: 0 ShapeSum: 3b0a95da RouteDB: 0
Post Restoration Checksum: NetGraph: ba954513 NumContArr: 66d94bbe Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 1216e90d1

Time (s): cpu = 00:00:34 ; elapsed = 00:00:30 . Memory (MB): peak = 2166.430 ; gain = 53.957

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1216e90d1

Time (s): cpu = 00:00:34 ; elapsed = 00:00:30 . Memory (MB): peak = 2173.605 ; gain = 61.133

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1216e90d1

Time (s): cpu = 00:00:34 ; elapsed = 00:00:30 . Memory (MB): peak = 2173.605 ; gain = 61.133
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1e1bd000b

Time (s): cpu = 00:00:35 ; elapsed = 00:00:32 . Memory (MB): peak = 2191.281 ; gain = 78.809
INFO: [Route 35-416] Intermediate Timing Summary | WNS=27.544 | TNS=0.000  | WHS=-0.204 | THS=-21.121|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 1116afed3

Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 2191.281 ; gain = 78.809
INFO: [Route 35-416] Intermediate Timing Summary | WNS=27.544 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 1116afed3

Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 2201.238 ; gain = 88.766

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3810
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3810
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1a14cec9d

Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 2201.238 ; gain = 88.766

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1a14cec9d

Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 2201.238 ; gain = 88.766
Phase 3 Initial Routing | Checksum: 213e8ff31

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 2201.238 ; gain = 88.766

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 137
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=26.291 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1f519a8b9

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 2201.238 ; gain = 88.766

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=26.291 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 19ee58aef

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 2201.238 ; gain = 88.766
Phase 4 Rip-up And Reroute | Checksum: 19ee58aef

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 2201.238 ; gain = 88.766

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1cc205855

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 2201.238 ; gain = 88.766
INFO: [Route 35-416] Intermediate Timing Summary | WNS=26.442 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 206b21490

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 2201.238 ; gain = 88.766

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 206b21490

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 2201.238 ; gain = 88.766
Phase 5 Delay and Skew Optimization | Checksum: 206b21490

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 2201.238 ; gain = 88.766

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13d255707

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 2201.238 ; gain = 88.766
INFO: [Route 35-416] Intermediate Timing Summary | WNS=26.442 | TNS=0.000  | WHS=0.046  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 14712d714

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 2201.238 ; gain = 88.766
Phase 6 Post Hold Fix | Checksum: 14712d714

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 2201.238 ; gain = 88.766

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.757482 %
  Global Horizontal Routing Utilization  = 0.989013 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 155622536

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 2201.238 ; gain = 88.766

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 155622536

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 2201.238 ; gain = 88.766

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: e6e45c10

Time (s): cpu = 00:00:42 ; elapsed = 00:00:36 . Memory (MB): peak = 2201.238 ; gain = 88.766

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=26.442 | TNS=0.000  | WHS=0.046  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: e6e45c10

Time (s): cpu = 00:00:42 ; elapsed = 00:00:36 . Memory (MB): peak = 2201.238 ; gain = 88.766
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:42 ; elapsed = 00:00:36 . Memory (MB): peak = 2201.238 ; gain = 88.766

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
112 Infos, 5 Warnings, 10 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:38 . Memory (MB): peak = 2201.238 ; gain = 88.766
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.540 . Memory (MB): peak = 2210.262 ; gain = 9.023
INFO: [Common 17-1381] The checkpoint 'D:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.runs/impl_1/DMA_LOOP_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file DMA_LOOP_wrapper_drc_routed.rpt -pb DMA_LOOP_wrapper_drc_routed.pb -rpx DMA_LOOP_wrapper_drc_routed.rpx
Command: report_drc -file DMA_LOOP_wrapper_drc_routed.rpt -pb DMA_LOOP_wrapper_drc_routed.pb -rpx DMA_LOOP_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.runs/impl_1/DMA_LOOP_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file DMA_LOOP_wrapper_methodology_drc_routed.rpt -pb DMA_LOOP_wrapper_methodology_drc_routed.pb -rpx DMA_LOOP_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file DMA_LOOP_wrapper_methodology_drc_routed.rpt -pb DMA_LOOP_wrapper_methodology_drc_routed.pb -rpx DMA_LOOP_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.runs/impl_1/DMA_LOOP_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file DMA_LOOP_wrapper_power_routed.rpt -pb DMA_LOOP_wrapper_power_summary_routed.pb -rpx DMA_LOOP_wrapper_power_routed.rpx
Command: report_power -file DMA_LOOP_wrapper_power_routed.rpt -pb DMA_LOOP_wrapper_power_summary_routed.pb -rpx DMA_LOOP_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
124 Infos, 5 Warnings, 10 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file DMA_LOOP_wrapper_route_status.rpt -pb DMA_LOOP_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file DMA_LOOP_wrapper_timing_summary_routed.rpt -pb DMA_LOOP_wrapper_timing_summary_routed.pb -rpx DMA_LOOP_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file DMA_LOOP_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file DMA_LOOP_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file DMA_LOOP_wrapper_bus_skew_routed.rpt -pb DMA_LOOP_wrapper_bus_skew_routed.pb -rpx DMA_LOOP_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Jan 31 10:08:36 2023...
