#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000001ade624d000 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001ade6238d30 .scope module, "tb" "tb" 3 40;
 .timescale -12 -12;
L_000001ade622db80 .functor NOT 1, L_000001ade62a9490, C4<0>, C4<0>, C4<0>;
L_000001ade622e050 .functor XOR 3, L_000001ade62aabb0, L_000001ade62a93f0, C4<000>, C4<000>;
L_000001ade622e210 .functor XOR 3, L_000001ade622e050, L_000001ade62aa2f0, C4<000>, C4<000>;
v000001ade62a7f50_0 .net *"_ivl_10", 2 0, L_000001ade62aa2f0;  1 drivers
v000001ade62a7230_0 .net *"_ivl_12", 2 0, L_000001ade622e210;  1 drivers
v000001ade62a72d0_0 .net *"_ivl_2", 2 0, L_000001ade62aa7f0;  1 drivers
v000001ade62a7c30_0 .net *"_ivl_4", 2 0, L_000001ade62aabb0;  1 drivers
v000001ade62a6510_0 .net *"_ivl_6", 2 0, L_000001ade62a93f0;  1 drivers
v000001ade62a7370_0 .net *"_ivl_8", 2 0, L_000001ade622e050;  1 drivers
v000001ade62a7410_0 .var "clk", 0 0;
v000001ade62a74b0_0 .net "in", 3 0, v000001ade62a6470_0;  1 drivers
v000001ade62a7d70_0 .net "out_and_dut", 0 0, L_000001ade622e750;  1 drivers
v000001ade62a7ff0_0 .net "out_and_ref", 0 0, L_000001ade62a6290;  1 drivers
v000001ade62a75f0_0 .net "out_or_dut", 0 0, L_000001ade622e440;  1 drivers
v000001ade62a7550_0 .net "out_or_ref", 0 0, L_000001ade62a6330;  1 drivers
v000001ade62a6150_0 .net "out_xor_dut", 0 0, L_000001ade622de90;  1 drivers
v000001ade62a7730_0 .net "out_xor_ref", 0 0, L_000001ade62aacf0;  1 drivers
v000001ade62a7af0_0 .var/2u "stats1", 287 0;
v000001ade62a61f0_0 .var/2u "strobe", 0 0;
v000001ade62a7910_0 .net "tb_match", 0 0, L_000001ade62a9490;  1 drivers
v000001ade62a79b0_0 .net "tb_mismatch", 0 0, L_000001ade622db80;  1 drivers
v000001ade62a7a50_0 .net "wavedrom_enable", 0 0, v000001ade62a6dd0_0;  1 drivers
v000001ade62a65b0_0 .net "wavedrom_title", 511 0, v000001ade62a6830_0;  1 drivers
L_000001ade62aa7f0 .concat [ 1 1 1 0], L_000001ade62aacf0, L_000001ade62a6330, L_000001ade62a6290;
L_000001ade62aabb0 .concat [ 1 1 1 0], L_000001ade62aacf0, L_000001ade62a6330, L_000001ade62a6290;
L_000001ade62a93f0 .concat [ 1 1 1 0], L_000001ade622de90, L_000001ade622e440, L_000001ade622e750;
L_000001ade62aa2f0 .concat [ 1 1 1 0], L_000001ade62aacf0, L_000001ade62a6330, L_000001ade62a6290;
L_000001ade62a9490 .cmp/eeq 3, L_000001ade62aa7f0, L_000001ade622e210;
S_000001ade6238ec0 .scope module, "good1" "RefModule" 3 87, 4 2 0, S_000001ade6238d30;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 1 "out_and";
    .port_info 2 /OUTPUT 1 "out_or";
    .port_info 3 /OUTPUT 1 "out_xor";
v000001ade622caa0_0 .net "in", 3 0, v000001ade62a6470_0;  alias, 1 drivers
v000001ade622cb40_0 .net "out_and", 0 0, L_000001ade62a6290;  alias, 1 drivers
v000001ade622cbe0_0 .net "out_or", 0 0, L_000001ade62a6330;  alias, 1 drivers
v000001ade62a7050_0 .net "out_xor", 0 0, L_000001ade62aacf0;  alias, 1 drivers
L_000001ade62a6290 .reduce/and v000001ade62a6470_0;
L_000001ade62a6330 .reduce/or v000001ade62a6470_0;
L_000001ade62aacf0 .reduce/xor v000001ade62a6470_0;
S_000001ade6239050 .scope module, "stim1" "stimulus_gen" 3 83, 3 6 0, S_000001ade6238d30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "in";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v000001ade62a7cd0_0 .net "clk", 0 0, v000001ade62a7410_0;  1 drivers
v000001ade62a6470_0 .var "in", 3 0;
v000001ade62a6dd0_0 .var "wavedrom_enable", 0 0;
v000001ade62a6830_0 .var "wavedrom_title", 511 0;
E_000001ade6251990/0 .event negedge, v000001ade62a7cd0_0;
E_000001ade6251990/1 .event posedge, v000001ade62a7cd0_0;
E_000001ade6251990 .event/or E_000001ade6251990/0, E_000001ade6251990/1;
E_000001ade6252250 .event negedge, v000001ade62a7cd0_0;
E_000001ade6251c50 .event posedge, v000001ade62a7cd0_0;
S_000001ade6247c20 .scope task, "wavedrom_start" "wavedrom_start" 3 18, 3 18 0, S_000001ade6239050;
 .timescale -12 -12;
v000001ade62a6970_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_000001ade6247db0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 21, 3 21 0, S_000001ade6239050;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_000001ade6247f40 .scope module, "top_module1" "TopModule" 3 93, 5 3 0, S_000001ade6238d30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 1 "out_and";
    .port_info 2 /OUTPUT 1 "out_or";
    .port_info 3 /OUTPUT 1 "out_xor";
L_000001ade622e7c0 .functor AND 1, L_000001ade62a9670, L_000001ade62aa1b0, C4<1>, C4<1>;
L_000001ade622e910 .functor AND 1, L_000001ade622e7c0, L_000001ade62a9cb0, C4<1>, C4<1>;
L_000001ade622e750 .functor AND 1, L_000001ade622e910, L_000001ade62a9710, C4<1>, C4<1>;
L_000001ade622e6e0 .functor OR 1, L_000001ade62aa750, L_000001ade62aa610, C4<0>, C4<0>;
L_000001ade622de20 .functor OR 1, L_000001ade622e6e0, L_000001ade62a9350, C4<0>, C4<0>;
L_000001ade622e440 .functor OR 1, L_000001ade622de20, L_000001ade62aac50, C4<0>, C4<0>;
L_000001ade622dbf0 .functor XOR 1, L_000001ade62aad90, L_000001ade62aa250, C4<0>, C4<0>;
L_000001ade622e0c0 .functor XOR 1, L_000001ade622dbf0, L_000001ade62aaed0, C4<0>, C4<0>;
L_000001ade622de90 .functor XOR 1, L_000001ade622e0c0, L_000001ade62a97b0, C4<0>, C4<0>;
v000001ade62a7e10_0 .net *"_ivl_1", 0 0, L_000001ade62a9670;  1 drivers
v000001ade62a6e70_0 .net *"_ivl_11", 0 0, L_000001ade62a9710;  1 drivers
v000001ade62a6bf0_0 .net *"_ivl_15", 0 0, L_000001ade62aa750;  1 drivers
v000001ade62a6650_0 .net *"_ivl_17", 0 0, L_000001ade62aa610;  1 drivers
v000001ade62a6f10_0 .net *"_ivl_18", 0 0, L_000001ade622e6e0;  1 drivers
v000001ade62a6790_0 .net *"_ivl_21", 0 0, L_000001ade62a9350;  1 drivers
v000001ade62a6fb0_0 .net *"_ivl_22", 0 0, L_000001ade622de20;  1 drivers
v000001ade62a66f0_0 .net *"_ivl_25", 0 0, L_000001ade62aac50;  1 drivers
v000001ade62a7690_0 .net *"_ivl_29", 0 0, L_000001ade62aad90;  1 drivers
v000001ade62a6c90_0 .net *"_ivl_3", 0 0, L_000001ade62aa1b0;  1 drivers
v000001ade62a6b50_0 .net *"_ivl_31", 0 0, L_000001ade62aa250;  1 drivers
v000001ade62a70f0_0 .net *"_ivl_32", 0 0, L_000001ade622dbf0;  1 drivers
v000001ade62a7b90_0 .net *"_ivl_35", 0 0, L_000001ade62aaed0;  1 drivers
v000001ade62a7eb0_0 .net *"_ivl_36", 0 0, L_000001ade622e0c0;  1 drivers
v000001ade62a6d30_0 .net *"_ivl_39", 0 0, L_000001ade62a97b0;  1 drivers
v000001ade62a6a10_0 .net *"_ivl_4", 0 0, L_000001ade622e7c0;  1 drivers
v000001ade62a7190_0 .net *"_ivl_7", 0 0, L_000001ade62a9cb0;  1 drivers
v000001ade62a77d0_0 .net *"_ivl_8", 0 0, L_000001ade622e910;  1 drivers
v000001ade62a68d0_0 .net "in", 3 0, v000001ade62a6470_0;  alias, 1 drivers
v000001ade62a63d0_0 .net "out_and", 0 0, L_000001ade622e750;  alias, 1 drivers
v000001ade62a6ab0_0 .net "out_or", 0 0, L_000001ade622e440;  alias, 1 drivers
v000001ade62a7870_0 .net "out_xor", 0 0, L_000001ade622de90;  alias, 1 drivers
L_000001ade62a9670 .part v000001ade62a6470_0, 3, 1;
L_000001ade62aa1b0 .part v000001ade62a6470_0, 2, 1;
L_000001ade62a9cb0 .part v000001ade62a6470_0, 1, 1;
L_000001ade62a9710 .part v000001ade62a6470_0, 0, 1;
L_000001ade62aa750 .part v000001ade62a6470_0, 3, 1;
L_000001ade62aa610 .part v000001ade62a6470_0, 2, 1;
L_000001ade62a9350 .part v000001ade62a6470_0, 1, 1;
L_000001ade62aac50 .part v000001ade62a6470_0, 0, 1;
L_000001ade62aad90 .part v000001ade62a6470_0, 3, 1;
L_000001ade62aa250 .part v000001ade62a6470_0, 2, 1;
L_000001ade62aaed0 .part v000001ade62a6470_0, 1, 1;
L_000001ade62a97b0 .part v000001ade62a6470_0, 0, 1;
S_000001ade624e260 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 101, 3 101 0, S_000001ade6238d30;
 .timescale -12 -12;
E_000001ade6251b90 .event edge, v000001ade62a61f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000001ade62a61f0_0;
    %nor/r;
    %assign/vec4 v000001ade62a61f0_0, 0;
    %wait E_000001ade6251b90;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_000001ade6239050;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ade62a6470_0, 0;
    %wait E_000001ade6252250;
    %wait E_000001ade6251c50;
    %pushi/vec4 15, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001ade6251c50;
    %load/vec4 v000001ade62a6470_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001ade62a6470_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_000001ade6252250;
    %fork TD_tb.stim1.wavedrom_stop, S_000001ade6247db0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001ade6251990;
    %vpi_func 3 34 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v000001ade62a6470_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 35 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_000001ade6238d30;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ade62a7410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ade62a61f0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_000001ade6238d30;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v000001ade62a7410_0;
    %inv;
    %store/vec4 v000001ade62a7410_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_000001ade6238d30;
T_6 ;
    %vpi_call/w 3 75 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 76 "$dumpvars", 32'sb00000000000000000000000000000001, v000001ade62a7cd0_0, v000001ade62a79b0_0, v000001ade62a74b0_0, v000001ade62a7ff0_0, v000001ade62a7d70_0, v000001ade62a7550_0, v000001ade62a75f0_0, v000001ade62a7730_0, v000001ade62a6150_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_000001ade6238d30;
T_7 ;
    %load/vec4 v000001ade62a7af0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %vpi_call/w 3 110 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_and", &PV<v000001ade62a7af0_0, 192, 32>, &PV<v000001ade62a7af0_0, 160, 32> {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 111 "$display", "Hint: Output '%s' has no mismatches.", "out_and" {0 0 0};
T_7.1 ;
    %load/vec4 v000001ade62a7af0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_call/w 3 112 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_or", &PV<v000001ade62a7af0_0, 128, 32>, &PV<v000001ade62a7af0_0, 96, 32> {0 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 113 "$display", "Hint: Output '%s' has no mismatches.", "out_or" {0 0 0};
T_7.3 ;
    %load/vec4 v000001ade62a7af0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %vpi_call/w 3 114 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_xor", &PV<v000001ade62a7af0_0, 64, 32>, &PV<v000001ade62a7af0_0, 32, 32> {0 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 115 "$display", "Hint: Output '%s' has no mismatches.", "out_xor" {0 0 0};
T_7.5 ;
    %vpi_call/w 3 117 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v000001ade62a7af0_0, 256, 32>, &PV<v000001ade62a7af0_0, 0, 32> {0 0 0};
    %vpi_call/w 3 118 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 119 "$display", "Mismatches: %1d in %1d samples", &PV<v000001ade62a7af0_0, 256, 32>, &PV<v000001ade62a7af0_0, 0, 32> {0 0 0};
    %end;
    .thread T_7, $final;
    .scope S_000001ade6238d30;
T_8 ;
    %wait E_000001ade6251990;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ade62a7af0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ade62a7af0_0, 4, 32;
    %load/vec4 v000001ade62a7910_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000001ade62a7af0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 130 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ade62a7af0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ade62a7af0_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ade62a7af0_0, 4, 32;
T_8.0 ;
    %load/vec4 v000001ade62a7ff0_0;
    %load/vec4 v000001ade62a7ff0_0;
    %load/vec4 v000001ade62a7d70_0;
    %xor;
    %load/vec4 v000001ade62a7ff0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v000001ade62a7af0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ade62a7af0_0, 4, 32;
T_8.6 ;
    %load/vec4 v000001ade62a7af0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ade62a7af0_0, 4, 32;
T_8.4 ;
    %load/vec4 v000001ade62a7550_0;
    %load/vec4 v000001ade62a7550_0;
    %load/vec4 v000001ade62a75f0_0;
    %xor;
    %load/vec4 v000001ade62a7550_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v000001ade62a7af0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 137 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ade62a7af0_0, 4, 32;
T_8.10 ;
    %load/vec4 v000001ade62a7af0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ade62a7af0_0, 4, 32;
T_8.8 ;
    %load/vec4 v000001ade62a7730_0;
    %load/vec4 v000001ade62a7730_0;
    %load/vec4 v000001ade62a6150_0;
    %xor;
    %load/vec4 v000001ade62a7730_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v000001ade62a7af0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ade62a7af0_0, 4, 32;
T_8.14 ;
    %load/vec4 v000001ade62a7af0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ade62a7af0_0, 4, 32;
T_8.12 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001ade6238d30;
T_9 ;
    %delay 1000000, 0;
    %vpi_call/w 3 148 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 149 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob051_gates4_test.sv";
    "dataset_code-complete-iccad2023/Prob051_gates4_ref.sv";
    "results\gemma3_12b_0shot_temp0.0\Prob051_gates4/Prob051_gates4_sample01.sv";
