Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,108
design__instance__area,1231.98
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00002548737211327534
power__switching__total,0.000006466096238000318
power__leakage__total,0.0000017235076938959537
power__total,0.000033676973544061184
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2521416202750711
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2518516577684139
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.2517333635017945
timing__setup__ws__corner:nom_fast_1p32V_m40C,15.411832246628503
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.251733
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.25471223073899
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2544531046777139
timing__hold__ws__corner:nom_slow_1p08V_125C,0.9418057711392853
timing__setup__ws__corner:nom_slow_1p08V_125C,14.910276102482026
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.941806
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.25312302970102024
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.25284991482923824
timing__hold__ws__corner:nom_typ_1p20V_25C,0.5010451639849414
timing__setup__ws__corner:nom_typ_1p20V_25C,15.218555735251325
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.501045
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2521416202750711
clock__skew__worst_setup,0.2518516577684139
timing__hold__ws,0.2517333635017945
timing__setup__ws,14.910276102482026
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.251733
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,108
design__instance__area__stdcell,1231.98
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.0425679
design__instance__utilization__stdcell,0.0425679
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:inverter,1
design__instance__area__class:inverter,5.4432
design__instance__count__class:sequential_cell,9
design__instance__area__class:sequential_cell,424.57
design__instance__count__class:multi_input_combinational_cell,52
design__instance__area__class:multi_input_combinational_cell,402.797
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,23
design__instance__area__class:timing_repair_buffer,263.088
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,2444.49
design__violations,0
design__instance__count__class:clock_buffer,3
design__instance__area__class:clock_buffer,27.216
design__instance__count__class:clock_inverter,1
design__instance__area__class:clock_inverter,5.4432
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,10
antenna__violating__nets,4
antenna__violating__pins,4
route__antenna_violation__count,4
antenna_diodes_count,19
design__instance__count__class:antenna_cell,19
design__instance__area__class:antenna_cell,103.421
route__net,116
route__net__special,2
route__drc_errors__iter:0,20
route__wirelength__iter:0,2491
route__drc_errors__iter:1,17
route__wirelength__iter:1,2444
route__drc_errors__iter:2,13
route__wirelength__iter:2,2458
route__drc_errors__iter:3,0
route__wirelength__iter:3,2452
route__drc_errors,0
route__wirelength,2452
route__vias,487
route__vias__singlecut,487
route__vias__multicut,0
design__disconnected_pin__count,8
design__critical_disconnected_pin__count,0
route__wirelength__max,178.41
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,18
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,18
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,18
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,18
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000031038
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000419702
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,3.773E-7
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000419702
design_powergrid__voltage__worst,0.00000419702
design_powergrid__voltage__worst__net:VPWR,1.2
design_powergrid__drop__worst,0.00000419702
design_powergrid__drop__worst__net:VPWR,0.0000031038
design_powergrid__voltage__worst__net:VGND,0.00000419702
design_powergrid__drop__worst__net:VGND,0.00000419702
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,4.20000000000000002170030648229737124665916780941188335418701171875E-7
ir__drop__worst,0.0000030999999999999999655982650670349443089435226283967494964599609375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
