// Seed: 2694903844
module module_0;
  wire id_1, id_2;
  assign id_1 = id_1;
  logic [7:0] id_3, id_5;
  assign module_1.id_2 = 0;
  wire id_6;
  id_7(
      .id_0(1), .id_1(id_5[1]), .id_2(id_3)
  );
endmodule
module module_1 (
    output logic id_0,
    input  tri1  id_1,
    output uwire id_2
);
  always id_0 <= 1'b0;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  tri  id_0,
    output tri1 id_1
);
  assign id_1 = id_0;
  wire id_3;
  module_0 modCall_1 ();
endmodule
