{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764825708956 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764825708957 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  4 12:21:48 2025 " "Processing started: Thu Dec  4 12:21:48 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764825708957 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825708957 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RiscV_Final -c RiscV_Final " "Command: quartus_map --read_settings_files=on --write_settings_files=off RiscV_Final -c RiscV_Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825708957 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1764825709142 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764825709142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/plic/pri_deter.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/plic/pri_deter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prio_deter " "Found entity 1: prio_deter" {  } { { "RISC_V/plic/pri_deter.sv" "" { Text "D:/DATN_FINAL/RISC_V/plic/pri_deter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825714048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/plic/intr_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/plic/intr_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interrupt_controller " "Found entity 1: interrupt_controller" {  } { { "RISC_V/plic/intr_ctrl.sv" "" { Text "D:/DATN_FINAL/RISC_V/plic/intr_ctrl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825714049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/plic/int_sensing.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/plic/int_sensing.sv" { { "Info" "ISGN_ENTITY_NAME" "1 int_sensing " "Found entity 1: int_sensing" {  } { { "RISC_V/plic/int_sensing.sv" "" { Text "D:/DATN_FINAL/RISC_V/plic/int_sensing.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825714050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/plic/edge_detection.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/plic/edge_detection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detection " "Found entity 1: edge_detection" {  } { { "RISC_V/plic/edge_detection.sv" "" { Text "D:/DATN_FINAL/RISC_V/plic/edge_detection.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825714050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/plic/apb_rw.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/plic/apb_rw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 apb_rw " "Found entity 1: apb_rw" {  } { { "RISC_V/plic/apb_rw.sv" "" { Text "D:/DATN_FINAL/RISC_V/plic/apb_rw.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825714051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/timer/timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/timer/timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "RISC_V/timer/timer.sv" "" { Text "D:/DATN_FINAL/RISC_V/timer/timer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825714052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/timer/rw_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/timer/rw_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rw_control " "Found entity 1: rw_control" {  } { { "RISC_V/timer/rw_control.sv" "" { Text "D:/DATN_FINAL/RISC_V/timer/rw_control.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825714052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/timer/counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/timer/counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "RISC_V/timer/counter.sv" "" { Text "D:/DATN_FINAL/RISC_V/timer/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825714053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/timer/compare.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/timer/compare.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compare " "Found entity 1: compare" {  } { { "RISC_V/timer/compare.sv" "" { Text "D:/DATN_FINAL/RISC_V/timer/compare.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825714054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/timer/clk_sel.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/timer/clk_sel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_sel " "Found entity 1: clk_sel" {  } { { "RISC_V/timer/clk_sel.sv" "" { Text "D:/DATN_FINAL/RISC_V/timer/clk_sel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825714054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714054 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "START_TX start_tx uart_transmitter.sv(24) " "Verilog HDL Declaration information at uart_transmitter.sv(24): object \"START_TX\" differs only in case from object \"start_tx\" in the same scope" {  } { { "RISC_V/uart/uart_transmitter.sv" "" { Text "D:/DATN_FINAL/RISC_V/uart/uart_transmitter.sv" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764825714055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/uart/uart_transmitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/uart/uart_transmitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_transmitter " "Found entity 1: uart_transmitter" {  } { { "RISC_V/uart/uart_transmitter.sv" "" { Text "D:/DATN_FINAL/RISC_V/uart/uart_transmitter.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825714055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/uart/uart_receiver.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/uart/uart_receiver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_receiver " "Found entity 1: uart_receiver" {  } { { "RISC_V/uart/uart_receiver.sv" "" { Text "D:/DATN_FINAL/RISC_V/uart/uart_receiver.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825714056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/uart/bclk_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/uart/bclk_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BCLK_Generator " "Found entity 1: BCLK_Generator" {  } { { "RISC_V/uart/BCLK_Generator.sv" "" { Text "D:/DATN_FINAL/RISC_V/uart/BCLK_Generator.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825714057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/uart/apb_uart_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/uart/apb_uart_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 APB_UART_top " "Found entity 1: APB_UART_top" {  } { { "RISC_V/uart/apb_uart_top.sv" "" { Text "D:/DATN_FINAL/RISC_V/uart/apb_uart_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825714057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/uart/apb_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/uart/apb_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 APB_Interface " "Found entity 1: APB_Interface" {  } { { "RISC_V/uart/apb_interface.sv" "" { Text "D:/DATN_FINAL/RISC_V/uart/apb_interface.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825714058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/wrapper_processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/wrapper_processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wrapper_processor " "Found entity 1: wrapper_processor" {  } { { "RISC_V/wrapper_processor.sv" "" { Text "D:/DATN_FINAL/RISC_V/wrapper_processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825714059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/srl.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/srl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 srl " "Found entity 1: srl" {  } { { "RISC_V/srl.sv" "" { Text "D:/DATN_FINAL/RISC_V/srl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825714059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/sra.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/sra.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sra " "Found entity 1: sra" {  } { { "RISC_V/sra.sv" "" { Text "D:/DATN_FINAL/RISC_V/sra.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825714060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/sll.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/sll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sll " "Found entity 1: sll" {  } { { "RISC_V/sll.sv" "" { Text "D:/DATN_FINAL/RISC_V/sll.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825714061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "RISC_V/regfile.sv" "" { Text "D:/DATN_FINAL/RISC_V/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825714062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "RISC_V/processor.sv" "" { Text "D:/DATN_FINAL/RISC_V/processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825714063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714063 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC_TRAP pc_trap pipelined.sv(28) " "Verilog HDL Declaration information at pipelined.sv(28): object \"PC_TRAP\" differs only in case from object \"pc_trap\" in the same scope" {  } { { "RISC_V/pipelined.sv" "" { Text "D:/DATN_FINAL/RISC_V/pipelined.sv" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764825714064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/pipelined.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/pipelined.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipelined " "Found entity 1: pipelined" {  } { { "RISC_V/pipelined.sv" "" { Text "D:/DATN_FINAL/RISC_V/pipelined.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825714064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714064 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc_trap PC_TRAP PCNEXT.sv(8) " "Verilog HDL Declaration information at PCNEXT.sv(8): object \"pc_trap\" differs only in case from object \"PC_TRAP\" in the same scope" {  } { { "RISC_V/PCNEXT.sv" "" { Text "D:/DATN_FINAL/RISC_V/PCNEXT.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764825714065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/pcnext.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/pcnext.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PCNEXT " "Found entity 1: PCNEXT" {  } { { "RISC_V/PCNEXT.sv" "" { Text "D:/DATN_FINAL/RISC_V/PCNEXT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825714065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/pc_intr.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/pc_intr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_intr " "Found entity 1: pc_intr" {  } { { "RISC_V/pc_intr.sv" "" { Text "D:/DATN_FINAL/RISC_V/pc_intr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825714066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/pc_ctrl_taken.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/pc_ctrl_taken.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_ctrl_taken " "Found entity 1: pc_ctrl_taken" {  } { { "RISC_V/pc_ctrl_taken.sv" "" { Text "D:/DATN_FINAL/RISC_V/pc_ctrl_taken.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825714066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "RISC_V/PC.sv" "" { Text "D:/DATN_FINAL/RISC_V/PC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825714067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/mem_wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/mem_wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB " "Found entity 1: MEM_WB" {  } { { "RISC_V/MEM_WB.sv" "" { Text "D:/DATN_FINAL/RISC_V/MEM_WB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825714068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/machine_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/machine_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 machine_controller " "Found entity 1: machine_controller" {  } { { "RISC_V/machine_control.sv" "" { Text "D:/DATN_FINAL/RISC_V/machine_control.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825714069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu " "Found entity 1: lsu" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 245 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825714070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/immgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/immgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 immgen " "Found entity 1: immgen" {  } { { "RISC_V/immgen.sv" "" { Text "D:/DATN_FINAL/RISC_V/immgen.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825714070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IMEM " "Found entity 1: IMEM" {  } { { "RISC_V/IMEM.sv" "" { Text "D:/DATN_FINAL/RISC_V/IMEM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825714071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/if_id.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/if_id.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "RISC_V/IF_ID.sv" "" { Text "D:/DATN_FINAL/RISC_V/IF_ID.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825714071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/id_ex.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/id_ex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX " "Found entity 1: ID_EX" {  } { { "RISC_V/ID_EX.sv" "" { Text "D:/DATN_FINAL/RISC_V/ID_EX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825714072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/hazard_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/hazard_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_unit " "Found entity 1: hazard_unit" {  } { { "RISC_V/hazard_unit.sv" "" { Text "D:/DATN_FINAL/RISC_V/hazard_unit.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825714073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/forward_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/forward_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forward_unit " "Found entity 1: forward_unit" {  } { { "RISC_V/forward_unit.sv" "" { Text "D:/DATN_FINAL/RISC_V/forward_unit.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825714074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/ex_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/ex_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM " "Found entity 1: EX_MEM" {  } { { "RISC_V/EX_MEM.sv" "" { Text "D:/DATN_FINAL/RISC_V/EX_MEM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825714074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/ctrl_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/ctrl_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_unit " "Found entity 1: ctrl_unit" {  } { { "RISC_V/ctrl_unit.sv" "" { Text "D:/DATN_FINAL/RISC_V/ctrl_unit.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825714075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714075 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "mie MIE CSR.sv(24) " "Verilog HDL Declaration information at CSR.sv(24): object \"mie\" differs only in case from object \"MIE\" in the same scope" {  } { { "RISC_V/CSR.sv" "" { Text "D:/DATN_FINAL/RISC_V/CSR.sv" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764825714076 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "mepc MEPC CSR.sv(23) " "Verilog HDL Declaration information at CSR.sv(23): object \"mepc\" differs only in case from object \"MEPC\" in the same scope" {  } { { "RISC_V/CSR.sv" "" { Text "D:/DATN_FINAL/RISC_V/CSR.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764825714076 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MCAUSE mcause CSR.sv(31) " "Verilog HDL Declaration information at CSR.sv(31): object \"MCAUSE\" differs only in case from object \"mcause\" in the same scope" {  } { { "RISC_V/CSR.sv" "" { Text "D:/DATN_FINAL/RISC_V/CSR.sv" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764825714076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CSR " "Found entity 1: CSR" {  } { { "RISC_V/CSR.sv" "" { Text "D:/DATN_FINAL/RISC_V/CSR.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825714076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/brc.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/brc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 brc " "Found entity 1: brc" {  } { { "RISC_V/brc.sv" "" { Text "D:/DATN_FINAL/RISC_V/brc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825714077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/branch_predictor.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/branch_predictor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branch_predictor " "Found entity 1: branch_predictor" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825714077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/apb_master.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/apb_master.sv" { { "Info" "ISGN_ENTITY_NAME" "1 apb_master " "Found entity 1: apb_master" {  } { { "RISC_V/apb_master.sv" "" { Text "D:/DATN_FINAL/RISC_V/apb_master.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825714078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "RISC_V/alu.sv" "" { Text "D:/DATN_FINAL/RISC_V/alu.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825714079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714079 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_busy uart_transmitter.sv(204) " "Verilog HDL Implicit Net warning at uart_transmitter.sv(204): created implicit net for \"tx_busy\"" {  } { { "RISC_V/uart/uart_transmitter.sv" "" { Text "D:/DATN_FINAL/RISC_V/uart/uart_transmitter.sv" 204 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764825714079 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fifo_empty uart_receiver.sv(67) " "Verilog HDL Implicit Net warning at uart_receiver.sv(67): created implicit net for \"fifo_empty\"" {  } { { "RISC_V/uart/uart_receiver.sv" "" { Text "D:/DATN_FINAL/RISC_V/uart/uart_receiver.sv" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764825714079 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fifo_full uart_receiver.sv(70) " "Verilog HDL Implicit Net warning at uart_receiver.sv(70): created implicit net for \"fifo_full\"" {  } { { "RISC_V/uart/uart_receiver.sv" "" { Text "D:/DATN_FINAL/RISC_V/uart/uart_receiver.sv" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764825714079 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rx_busy uart_receiver.sv(206) " "Verilog HDL Implicit Net warning at uart_receiver.sv(206): created implicit net for \"rx_busy\"" {  } { { "RISC_V/uart/uart_receiver.sv" "" { Text "D:/DATN_FINAL/RISC_V/uart/uart_receiver.sv" 206 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764825714079 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "intr_ev processor.sv(24) " "Verilog HDL Implicit Net warning at processor.sv(24): created implicit net for \"intr_ev\"" {  } { { "RISC_V/processor.sv" "" { Text "D:/DATN_FINAL/RISC_V/processor.sv" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764825714079 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "br_less pipelined.sv(249) " "Verilog HDL Implicit Net warning at pipelined.sv(249): created implicit net for \"br_less\"" {  } { { "RISC_V/pipelined.sv" "" { Text "D:/DATN_FINAL/RISC_V/pipelined.sv" 249 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764825714079 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "br_equal pipelined.sv(250) " "Verilog HDL Implicit Net warning at pipelined.sv(250): created implicit net for \"br_equal\"" {  } { { "RISC_V/pipelined.sv" "" { Text "D:/DATN_FINAL/RISC_V/pipelined.sv" 250 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764825714079 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "insn_vld_MEM pipelined.sv(293) " "Verilog HDL Implicit Net warning at pipelined.sv(293): created implicit net for \"insn_vld_MEM\"" {  } { { "RISC_V/pipelined.sv" "" { Text "D:/DATN_FINAL/RISC_V/pipelined.sv" 293 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764825714079 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mie pipelined.sv(460) " "Verilog HDL Implicit Net warning at pipelined.sv(460): created implicit net for \"mie\"" {  } { { "RISC_V/pipelined.sv" "" { Text "D:/DATN_FINAL/RISC_V/pipelined.sv" 460 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764825714080 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wrapper_processor " "Elaborating entity \"wrapper_processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1764825714109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:dut " "Elaborating entity \"processor\" for hierarchy \"processor:dut\"" {  } { { "RISC_V/wrapper_processor.sv" "dut" { Text "D:/DATN_FINAL/RISC_V/wrapper_processor.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764825714111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipelined processor:dut\|pipelined:CPU " "Elaborating entity \"pipelined\" for hierarchy \"processor:dut\|pipelined:CPU\"" {  } { { "RISC_V/processor.sv" "CPU" { Text "D:/DATN_FINAL/RISC_V/processor.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764825714113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_predictor processor:dut\|pipelined:CPU\|branch_predictor:bp " "Elaborating entity \"branch_predictor\" for hierarchy \"processor:dut\|pipelined:CPU\|branch_predictor:bp\"" {  } { { "RISC_V/pipelined.sv" "bp" { Text "D:/DATN_FINAL/RISC_V/pipelined.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764825714117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCNEXT processor:dut\|pipelined:CPU\|PCNEXT:PCNEXT " "Elaborating entity \"PCNEXT\" for hierarchy \"processor:dut\|pipelined:CPU\|PCNEXT:PCNEXT\"" {  } { { "RISC_V/pipelined.sv" "PCNEXT" { Text "D:/DATN_FINAL/RISC_V/pipelined.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764825714119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC processor:dut\|pipelined:CPU\|PC:PC " "Elaborating entity \"PC\" for hierarchy \"processor:dut\|pipelined:CPU\|PC:PC\"" {  } { { "RISC_V/pipelined.sv" "PC" { Text "D:/DATN_FINAL/RISC_V/pipelined.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764825714121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMEM processor:dut\|pipelined:CPU\|IMEM:IMEM " "Elaborating entity \"IMEM\" for hierarchy \"processor:dut\|pipelined:CPU\|IMEM:IMEM\"" {  } { { "RISC_V/pipelined.sv" "IMEM" { Text "D:/DATN_FINAL/RISC_V/pipelined.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764825714121 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "5 0 1023 IMEM.sv(12) " "Verilog HDL warning at IMEM.sv(12): number of words (5) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "RISC_V/IMEM.sv" "" { Text "D:/DATN_FINAL/RISC_V/IMEM.sv" 12 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1764825714127 "|wrapper_processor|processor:dut|pipelined:CPU|IMEM:IMEM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 IMEM.sv(8) " "Net \"memory.data_a\" at IMEM.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "RISC_V/IMEM.sv" "" { Text "D:/DATN_FINAL/RISC_V/IMEM.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1764825714141 "|wrapper_processor|processor:dut|pipelined:CPU|IMEM:IMEM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 IMEM.sv(8) " "Net \"memory.waddr_a\" at IMEM.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "RISC_V/IMEM.sv" "" { Text "D:/DATN_FINAL/RISC_V/IMEM.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1764825714141 "|wrapper_processor|processor:dut|pipelined:CPU|IMEM:IMEM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 IMEM.sv(8) " "Net \"memory.we_a\" at IMEM.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "RISC_V/IMEM.sv" "" { Text "D:/DATN_FINAL/RISC_V/IMEM.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1764825714141 "|wrapper_processor|processor:dut|pipelined:CPU|IMEM:IMEM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID processor:dut\|pipelined:CPU\|IF_ID:IF_ID " "Elaborating entity \"IF_ID\" for hierarchy \"processor:dut\|pipelined:CPU\|IF_ID:IF_ID\"" {  } { { "RISC_V/pipelined.sv" "IF_ID" { Text "D:/DATN_FINAL/RISC_V/pipelined.sv" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764825714145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_unit processor:dut\|pipelined:CPU\|ctrl_unit:ctrl_unit " "Elaborating entity \"ctrl_unit\" for hierarchy \"processor:dut\|pipelined:CPU\|ctrl_unit:ctrl_unit\"" {  } { { "RISC_V/pipelined.sv" "ctrl_unit" { Text "D:/DATN_FINAL/RISC_V/pipelined.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764825714153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile processor:dut\|pipelined:CPU\|regfile:regfile " "Elaborating entity \"regfile\" for hierarchy \"processor:dut\|pipelined:CPU\|regfile:regfile\"" {  } { { "RISC_V/pipelined.sv" "regfile" { Text "D:/DATN_FINAL/RISC_V/pipelined.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764825714161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immgen processor:dut\|pipelined:CPU\|immgen:immgen " "Elaborating entity \"immgen\" for hierarchy \"processor:dut\|pipelined:CPU\|immgen:immgen\"" {  } { { "RISC_V/pipelined.sv" "immgen" { Text "D:/DATN_FINAL/RISC_V/pipelined.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764825714251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX processor:dut\|pipelined:CPU\|ID_EX:ID_EX " "Elaborating entity \"ID_EX\" for hierarchy \"processor:dut\|pipelined:CPU\|ID_EX:ID_EX\"" {  } { { "RISC_V/pipelined.sv" "ID_EX" { Text "D:/DATN_FINAL/RISC_V/pipelined.sv" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764825714258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brc processor:dut\|pipelined:CPU\|brc:brc " "Elaborating entity \"brc\" for hierarchy \"processor:dut\|pipelined:CPU\|brc:brc\"" {  } { { "RISC_V/pipelined.sv" "brc" { Text "D:/DATN_FINAL/RISC_V/pipelined.sv" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764825714273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu processor:dut\|pipelined:CPU\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"processor:dut\|pipelined:CPU\|alu:alu\"" {  } { { "RISC_V/pipelined.sv" "alu" { Text "D:/DATN_FINAL/RISC_V/pipelined.sv" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764825714278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll processor:dut\|pipelined:CPU\|alu:alu\|sll:SLLdut " "Elaborating entity \"sll\" for hierarchy \"processor:dut\|pipelined:CPU\|alu:alu\|sll:SLLdut\"" {  } { { "RISC_V/alu.sv" "SLLdut" { Text "D:/DATN_FINAL/RISC_V/alu.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764825714287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "srl processor:dut\|pipelined:CPU\|alu:alu\|srl:SRLdut " "Elaborating entity \"srl\" for hierarchy \"processor:dut\|pipelined:CPU\|alu:alu\|srl:SRLdut\"" {  } { { "RISC_V/alu.sv" "SRLdut" { Text "D:/DATN_FINAL/RISC_V/alu.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764825714293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra processor:dut\|pipelined:CPU\|alu:alu\|sra:SRAdut " "Elaborating entity \"sra\" for hierarchy \"processor:dut\|pipelined:CPU\|alu:alu\|sra:SRAdut\"" {  } { { "RISC_V/alu.sv" "SRAdut" { Text "D:/DATN_FINAL/RISC_V/alu.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764825714299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_ctrl_taken processor:dut\|pipelined:CPU\|pc_ctrl_taken:pc_ctrl_taken " "Elaborating entity \"pc_ctrl_taken\" for hierarchy \"processor:dut\|pipelined:CPU\|pc_ctrl_taken:pc_ctrl_taken\"" {  } { { "RISC_V/pipelined.sv" "pc_ctrl_taken" { Text "D:/DATN_FINAL/RISC_V/pipelined.sv" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764825714305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM processor:dut\|pipelined:CPU\|EX_MEM:EX_MEM " "Elaborating entity \"EX_MEM\" for hierarchy \"processor:dut\|pipelined:CPU\|EX_MEM:EX_MEM\"" {  } { { "RISC_V/pipelined.sv" "EX_MEM" { Text "D:/DATN_FINAL/RISC_V/pipelined.sv" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764825714308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu processor:dut\|pipelined:CPU\|lsu:lsu " "Elaborating entity \"lsu\" for hierarchy \"processor:dut\|pipelined:CPU\|lsu:lsu\"" {  } { { "RISC_V/pipelined.sv" "lsu" { Text "D:/DATN_FINAL/RISC_V/pipelined.sv" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764825714319 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 lsu.sv(379) " "Verilog HDL assignment warning at lsu.sv(379): truncated value with size 8 to match size of target (7)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764825714330 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 lsu.sv(380) " "Verilog HDL assignment warning at lsu.sv(380): truncated value with size 8 to match size of target (7)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764825714330 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 lsu.sv(381) " "Verilog HDL assignment warning at lsu.sv(381): truncated value with size 8 to match size of target (7)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764825714330 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 lsu.sv(382) " "Verilog HDL assignment warning at lsu.sv(382): truncated value with size 8 to match size of target (7)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764825714330 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 lsu.sv(383) " "Verilog HDL assignment warning at lsu.sv(383): truncated value with size 8 to match size of target (7)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764825714330 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 lsu.sv(384) " "Verilog HDL assignment warning at lsu.sv(384): truncated value with size 8 to match size of target (7)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764825714330 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 lsu.sv(385) " "Verilog HDL assignment warning at lsu.sv(385): truncated value with size 8 to match size of target (7)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764825714330 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 lsu.sv(386) " "Verilog HDL assignment warning at lsu.sv(386): truncated value with size 8 to match size of target (7)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764825714330 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[63\]\[0\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[63\]\[0\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714456 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[63\]\[0\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[63\]\[0\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714456 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[63\]\[0\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[63\]\[0\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714456 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[63\]\[0\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[63\]\[0\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714456 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[63\]\[0\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[63\]\[0\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714456 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[63\]\[0\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[63\]\[0\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714456 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[63\]\[0\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[63\]\[0\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714456 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[63\]\[0\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[63\]\[0\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714456 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[63\]\[1\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[63\]\[1\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714456 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[63\]\[1\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[63\]\[1\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714457 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[63\]\[1\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[63\]\[1\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714457 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[63\]\[1\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[63\]\[1\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714457 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[63\]\[1\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[63\]\[1\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714457 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[63\]\[1\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[63\]\[1\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714457 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[63\]\[1\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[63\]\[1\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714457 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[63\]\[1\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[63\]\[1\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714457 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[63\]\[2\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[63\]\[2\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714457 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[63\]\[2\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[63\]\[2\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714457 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[63\]\[2\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[63\]\[2\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714457 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[63\]\[2\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[63\]\[2\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714457 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[63\]\[2\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[63\]\[2\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714457 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[63\]\[2\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[63\]\[2\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714457 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[63\]\[2\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[63\]\[2\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714457 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[63\]\[2\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[63\]\[2\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714457 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[63\]\[3\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[63\]\[3\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714457 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[63\]\[3\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[63\]\[3\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714457 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[63\]\[3\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[63\]\[3\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714457 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[63\]\[3\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[63\]\[3\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714457 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[63\]\[3\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[63\]\[3\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714458 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[63\]\[3\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[63\]\[3\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714458 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[63\]\[3\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[63\]\[3\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714458 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[63\]\[3\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[63\]\[3\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714458 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[62\]\[0\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[62\]\[0\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714458 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[62\]\[0\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[62\]\[0\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714458 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[62\]\[0\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[62\]\[0\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714458 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[62\]\[0\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[62\]\[0\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714458 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[62\]\[0\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[62\]\[0\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714458 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[62\]\[0\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[62\]\[0\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714458 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[62\]\[0\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[62\]\[0\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714458 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[62\]\[0\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[62\]\[0\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714458 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[62\]\[1\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[62\]\[1\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714458 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[62\]\[1\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[62\]\[1\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714458 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[62\]\[1\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[62\]\[1\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714458 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[62\]\[1\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[62\]\[1\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714458 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[62\]\[1\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[62\]\[1\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714458 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[62\]\[1\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[62\]\[1\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714458 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[62\]\[1\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[62\]\[1\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714458 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[62\]\[1\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[62\]\[1\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714459 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[62\]\[2\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[62\]\[2\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714459 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[62\]\[2\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[62\]\[2\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714459 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[62\]\[2\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[62\]\[2\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714459 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[62\]\[2\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[62\]\[2\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714459 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[62\]\[2\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[62\]\[2\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714459 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[62\]\[2\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[62\]\[2\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714459 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[62\]\[2\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[62\]\[2\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714459 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[62\]\[2\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[62\]\[2\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714459 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[62\]\[3\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[62\]\[3\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714459 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[62\]\[3\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[62\]\[3\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714459 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[62\]\[3\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[62\]\[3\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714459 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[62\]\[3\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[62\]\[3\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714459 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[62\]\[3\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[62\]\[3\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714459 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[62\]\[3\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[62\]\[3\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714459 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[62\]\[3\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[62\]\[3\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714459 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[62\]\[3\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[62\]\[3\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714459 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[61\]\[0\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[61\]\[0\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714459 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[61\]\[0\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[61\]\[0\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714460 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[61\]\[0\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[61\]\[0\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714460 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[61\]\[0\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[61\]\[0\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714460 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[61\]\[0\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[61\]\[0\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714460 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[61\]\[0\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[61\]\[0\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714460 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[61\]\[0\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[61\]\[0\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714460 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[61\]\[0\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[61\]\[0\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714460 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[61\]\[1\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[61\]\[1\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714460 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[61\]\[1\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[61\]\[1\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714460 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[61\]\[1\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[61\]\[1\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714460 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[61\]\[1\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[61\]\[1\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714460 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[61\]\[1\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[61\]\[1\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714460 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[61\]\[1\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[61\]\[1\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714460 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[61\]\[1\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[61\]\[1\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714460 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[61\]\[1\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[61\]\[1\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714460 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[61\]\[2\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[61\]\[2\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714460 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[61\]\[2\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[61\]\[2\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714460 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[61\]\[2\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[61\]\[2\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714460 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[61\]\[2\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[61\]\[2\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714460 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[61\]\[2\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[61\]\[2\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714460 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[61\]\[2\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[61\]\[2\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714461 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[61\]\[2\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[61\]\[2\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714461 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[61\]\[2\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[61\]\[2\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714461 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[61\]\[3\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[61\]\[3\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714461 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[61\]\[3\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[61\]\[3\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714461 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[61\]\[3\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[61\]\[3\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714461 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[61\]\[3\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[61\]\[3\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714461 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[61\]\[3\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[61\]\[3\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714461 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[61\]\[3\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[61\]\[3\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714461 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[61\]\[3\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[61\]\[3\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714461 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[61\]\[3\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[61\]\[3\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714461 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[60\]\[0\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[60\]\[0\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714461 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[60\]\[0\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[60\]\[0\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714461 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[60\]\[0\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[60\]\[0\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714461 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[60\]\[0\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[60\]\[0\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714461 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[60\]\[0\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[60\]\[0\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714461 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[60\]\[0\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[60\]\[0\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714462 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[60\]\[0\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[60\]\[0\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714462 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[60\]\[0\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[60\]\[0\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714462 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[60\]\[1\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[60\]\[1\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714462 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[60\]\[1\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[60\]\[1\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714462 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[60\]\[1\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[60\]\[1\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714462 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[60\]\[1\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[60\]\[1\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714462 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[60\]\[1\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[60\]\[1\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714462 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[60\]\[1\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[60\]\[1\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714462 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[60\]\[1\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[60\]\[1\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714462 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[60\]\[1\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[60\]\[1\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714462 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[60\]\[2\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[60\]\[2\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714462 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[60\]\[2\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[60\]\[2\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714462 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[60\]\[2\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[60\]\[2\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714462 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[60\]\[2\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[60\]\[2\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714462 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[60\]\[2\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[60\]\[2\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714462 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[60\]\[2\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[60\]\[2\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714462 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[60\]\[2\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[60\]\[2\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714462 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[60\]\[2\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[60\]\[2\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714462 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[60\]\[3\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[60\]\[3\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714463 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[60\]\[3\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[60\]\[3\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714463 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[60\]\[3\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[60\]\[3\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714463 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[60\]\[3\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[60\]\[3\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714463 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[60\]\[3\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[60\]\[3\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714463 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[60\]\[3\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[60\]\[3\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714463 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[60\]\[3\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[60\]\[3\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714463 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[60\]\[3\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[60\]\[3\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714463 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[59\]\[0\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[59\]\[0\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714463 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[59\]\[0\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[59\]\[0\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714463 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[59\]\[0\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[59\]\[0\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714463 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[59\]\[0\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[59\]\[0\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714463 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[59\]\[0\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[59\]\[0\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714463 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[59\]\[0\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[59\]\[0\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714463 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[59\]\[0\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[59\]\[0\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714463 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[59\]\[0\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[59\]\[0\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714463 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[59\]\[1\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[59\]\[1\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714463 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[59\]\[1\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[59\]\[1\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714463 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[59\]\[1\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[59\]\[1\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714463 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[59\]\[1\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[59\]\[1\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714463 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[59\]\[1\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[59\]\[1\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714464 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[59\]\[1\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[59\]\[1\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714464 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[59\]\[1\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[59\]\[1\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714464 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[59\]\[1\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[59\]\[1\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714464 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[59\]\[2\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[59\]\[2\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714464 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[59\]\[2\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[59\]\[2\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714464 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[59\]\[2\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[59\]\[2\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714464 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[59\]\[2\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[59\]\[2\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714464 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[59\]\[2\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[59\]\[2\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714464 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[59\]\[2\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[59\]\[2\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714464 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[59\]\[2\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[59\]\[2\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714464 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[59\]\[2\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[59\]\[2\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714464 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[59\]\[3\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[59\]\[3\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714464 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[59\]\[3\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[59\]\[3\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714464 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[59\]\[3\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[59\]\[3\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714464 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[59\]\[3\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[59\]\[3\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714464 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[59\]\[3\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[59\]\[3\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714464 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[59\]\[3\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[59\]\[3\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714464 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[59\]\[3\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[59\]\[3\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714464 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[59\]\[3\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[59\]\[3\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714465 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[58\]\[0\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[58\]\[0\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714465 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[58\]\[0\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[58\]\[0\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714465 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[58\]\[0\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[58\]\[0\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714465 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[58\]\[0\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[58\]\[0\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714465 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[58\]\[0\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[58\]\[0\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714465 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[58\]\[0\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[58\]\[0\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714465 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[58\]\[0\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[58\]\[0\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714465 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[58\]\[0\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[58\]\[0\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714465 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[58\]\[1\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[58\]\[1\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714465 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[58\]\[1\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[58\]\[1\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714465 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[58\]\[1\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[58\]\[1\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714465 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[58\]\[1\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[58\]\[1\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714465 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[58\]\[1\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[58\]\[1\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714465 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[58\]\[1\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[58\]\[1\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714465 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[58\]\[1\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[58\]\[1\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714465 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[58\]\[1\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[58\]\[1\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714465 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[58\]\[2\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[58\]\[2\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714466 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[58\]\[2\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[58\]\[2\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714466 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[58\]\[2\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[58\]\[2\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714466 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[58\]\[2\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[58\]\[2\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714466 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[58\]\[2\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[58\]\[2\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714466 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[58\]\[2\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[58\]\[2\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714466 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[58\]\[2\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[58\]\[2\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714466 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[58\]\[2\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[58\]\[2\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714466 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[58\]\[3\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[58\]\[3\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714466 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[58\]\[3\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[58\]\[3\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714466 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[58\]\[3\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[58\]\[3\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714466 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[58\]\[3\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[58\]\[3\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714466 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[58\]\[3\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[58\]\[3\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714466 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[58\]\[3\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[58\]\[3\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714466 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[58\]\[3\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[58\]\[3\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714466 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[58\]\[3\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[58\]\[3\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714466 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[57\]\[0\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[57\]\[0\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714467 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[57\]\[0\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[57\]\[0\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714467 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[57\]\[0\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[57\]\[0\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714467 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[57\]\[0\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[57\]\[0\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714467 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[57\]\[0\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[57\]\[0\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714467 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[57\]\[0\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[57\]\[0\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714467 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[57\]\[0\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[57\]\[0\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714467 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[57\]\[0\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[57\]\[0\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714467 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[57\]\[1\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[57\]\[1\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714467 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[57\]\[1\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[57\]\[1\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714467 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[57\]\[1\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[57\]\[1\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714467 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[57\]\[1\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[57\]\[1\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714467 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[57\]\[1\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[57\]\[1\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714468 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[57\]\[1\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[57\]\[1\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714468 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[57\]\[1\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[57\]\[1\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714468 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[57\]\[1\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[57\]\[1\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714468 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[57\]\[2\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[57\]\[2\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714468 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[57\]\[2\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[57\]\[2\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714468 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[57\]\[2\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[57\]\[2\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714468 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[57\]\[2\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[57\]\[2\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714469 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[57\]\[2\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[57\]\[2\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714469 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[57\]\[2\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[57\]\[2\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714469 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[57\]\[2\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[57\]\[2\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714469 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[57\]\[2\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[57\]\[2\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714469 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[57\]\[3\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[57\]\[3\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714469 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[57\]\[3\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[57\]\[3\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714469 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[57\]\[3\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[57\]\[3\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714469 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[57\]\[3\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[57\]\[3\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714469 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[57\]\[3\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[57\]\[3\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714469 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[57\]\[3\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[57\]\[3\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714469 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[57\]\[3\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[57\]\[3\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714469 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[57\]\[3\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[57\]\[3\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714469 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[56\]\[0\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[56\]\[0\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714469 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[56\]\[0\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[56\]\[0\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714469 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[56\]\[0\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[56\]\[0\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714470 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[56\]\[0\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[56\]\[0\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714470 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[56\]\[0\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[56\]\[0\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714470 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[56\]\[0\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[56\]\[0\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714470 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[56\]\[0\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[56\]\[0\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714470 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[56\]\[0\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[56\]\[0\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714470 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[56\]\[1\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[56\]\[1\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714470 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[56\]\[1\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[56\]\[1\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714470 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[56\]\[1\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[56\]\[1\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714470 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[56\]\[1\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[56\]\[1\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714470 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[56\]\[1\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[56\]\[1\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714470 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[56\]\[1\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[56\]\[1\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714470 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[56\]\[1\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[56\]\[1\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714470 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[56\]\[1\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[56\]\[1\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714470 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[56\]\[2\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[56\]\[2\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714470 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[56\]\[2\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[56\]\[2\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714470 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[56\]\[2\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[56\]\[2\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714470 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[56\]\[2\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[56\]\[2\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714470 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[56\]\[2\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[56\]\[2\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714471 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[56\]\[2\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[56\]\[2\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714471 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[56\]\[2\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[56\]\[2\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714471 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[56\]\[2\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[56\]\[2\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714471 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[56\]\[3\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[56\]\[3\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714471 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[56\]\[3\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[56\]\[3\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714471 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[56\]\[3\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[56\]\[3\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714471 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[56\]\[3\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[56\]\[3\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714471 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[56\]\[3\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[56\]\[3\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714471 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[56\]\[3\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[56\]\[3\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714471 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[56\]\[3\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[56\]\[3\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714471 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[56\]\[3\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[56\]\[3\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714471 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[55\]\[0\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[55\]\[0\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714471 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[55\]\[0\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[55\]\[0\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714471 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[55\]\[0\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[55\]\[0\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714471 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[55\]\[0\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[55\]\[0\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714471 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[55\]\[0\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[55\]\[0\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714471 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[55\]\[0\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[55\]\[0\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714471 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[55\]\[0\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[55\]\[0\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714472 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[55\]\[0\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[55\]\[0\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714472 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[55\]\[1\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[55\]\[1\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714472 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[55\]\[1\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[55\]\[1\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714472 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[55\]\[1\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[55\]\[1\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714472 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[55\]\[1\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[55\]\[1\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714472 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[55\]\[1\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[55\]\[1\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714472 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[55\]\[1\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[55\]\[1\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714472 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[55\]\[1\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[55\]\[1\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714472 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[55\]\[1\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[55\]\[1\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714472 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[55\]\[2\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[55\]\[2\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714472 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[55\]\[2\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[55\]\[2\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714472 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[55\]\[2\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[55\]\[2\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714472 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[55\]\[2\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[55\]\[2\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714472 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[55\]\[2\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[55\]\[2\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714472 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[55\]\[2\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[55\]\[2\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714472 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[55\]\[2\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[55\]\[2\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714472 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[55\]\[2\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[55\]\[2\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714472 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[55\]\[3\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[55\]\[3\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714473 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[55\]\[3\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[55\]\[3\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714473 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[55\]\[3\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[55\]\[3\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714473 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[55\]\[3\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[55\]\[3\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714473 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[55\]\[3\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[55\]\[3\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714473 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[55\]\[3\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[55\]\[3\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714473 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[55\]\[3\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[55\]\[3\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714473 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[55\]\[3\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[55\]\[3\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714473 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[54\]\[0\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[54\]\[0\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714473 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[54\]\[0\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[54\]\[0\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714473 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[54\]\[0\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[54\]\[0\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714473 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[54\]\[0\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[54\]\[0\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714473 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[54\]\[0\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[54\]\[0\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714473 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[54\]\[0\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[54\]\[0\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714473 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[54\]\[0\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[54\]\[0\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714473 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[54\]\[0\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[54\]\[0\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714473 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[54\]\[1\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[54\]\[1\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714474 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[54\]\[1\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[54\]\[1\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714474 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[54\]\[1\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[54\]\[1\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714474 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[54\]\[1\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[54\]\[1\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714474 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[54\]\[1\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[54\]\[1\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714474 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[54\]\[1\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[54\]\[1\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714474 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[54\]\[1\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[54\]\[1\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714474 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[54\]\[1\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[54\]\[1\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714474 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[54\]\[2\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[54\]\[2\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714474 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[54\]\[2\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[54\]\[2\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714474 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[54\]\[2\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[54\]\[2\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714474 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[54\]\[2\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[54\]\[2\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714474 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[54\]\[2\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[54\]\[2\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714474 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[54\]\[2\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[54\]\[2\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714474 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[54\]\[2\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[54\]\[2\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714474 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[54\]\[2\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[54\]\[2\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714474 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[54\]\[3\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[54\]\[3\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714474 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[54\]\[3\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[54\]\[3\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714475 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[54\]\[3\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[54\]\[3\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714475 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[54\]\[3\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[54\]\[3\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714475 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[54\]\[3\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[54\]\[3\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714475 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[54\]\[3\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[54\]\[3\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714475 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[54\]\[3\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[54\]\[3\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714475 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[54\]\[3\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[54\]\[3\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714475 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[53\]\[0\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[53\]\[0\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714475 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[53\]\[0\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[53\]\[0\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714475 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[53\]\[0\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[53\]\[0\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714475 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[53\]\[0\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[53\]\[0\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714475 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[53\]\[0\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[53\]\[0\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714475 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[53\]\[0\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[53\]\[0\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714475 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[53\]\[0\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[53\]\[0\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714475 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[53\]\[0\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[53\]\[0\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714475 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[53\]\[1\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[53\]\[1\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714475 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[53\]\[1\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[53\]\[1\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714475 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[53\]\[1\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[53\]\[1\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714475 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[53\]\[1\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[53\]\[1\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714475 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[53\]\[1\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[53\]\[1\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714476 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[53\]\[1\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[53\]\[1\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714476 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[53\]\[1\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[53\]\[1\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714476 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[53\]\[1\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[53\]\[1\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714476 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[53\]\[2\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[53\]\[2\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714476 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[53\]\[2\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[53\]\[2\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714476 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[53\]\[2\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[53\]\[2\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714476 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[53\]\[2\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[53\]\[2\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714476 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[53\]\[2\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[53\]\[2\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714476 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[53\]\[2\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[53\]\[2\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714476 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[53\]\[2\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[53\]\[2\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714476 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[53\]\[2\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[53\]\[2\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714476 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[53\]\[3\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[53\]\[3\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714476 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[53\]\[3\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[53\]\[3\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714476 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[53\]\[3\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[53\]\[3\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714476 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[53\]\[3\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[53\]\[3\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714476 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[53\]\[3\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[53\]\[3\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714476 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[53\]\[3\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[53\]\[3\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714476 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[53\]\[3\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[53\]\[3\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714477 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[53\]\[3\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[53\]\[3\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714477 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[52\]\[0\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[52\]\[0\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714477 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[52\]\[0\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[52\]\[0\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714477 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[52\]\[0\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[52\]\[0\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714477 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[52\]\[0\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[52\]\[0\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714477 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[52\]\[0\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[52\]\[0\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714477 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[52\]\[0\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[52\]\[0\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714477 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[52\]\[0\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[52\]\[0\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714477 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[52\]\[0\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[52\]\[0\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714477 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[52\]\[1\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[52\]\[1\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714477 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[52\]\[1\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[52\]\[1\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714477 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[52\]\[1\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[52\]\[1\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714477 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[52\]\[1\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[52\]\[1\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714477 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[52\]\[1\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[52\]\[1\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714477 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[52\]\[1\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[52\]\[1\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714477 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[52\]\[1\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[52\]\[1\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714477 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[52\]\[1\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[52\]\[1\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714477 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[52\]\[2\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[52\]\[2\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714478 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[52\]\[2\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[52\]\[2\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714478 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[52\]\[2\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[52\]\[2\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714478 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[52\]\[2\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[52\]\[2\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714478 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[52\]\[2\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[52\]\[2\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714478 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[52\]\[2\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[52\]\[2\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714478 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[52\]\[2\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[52\]\[2\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714478 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[52\]\[2\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[52\]\[2\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714478 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[52\]\[3\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[52\]\[3\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714478 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[52\]\[3\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[52\]\[3\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714478 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[52\]\[3\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[52\]\[3\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714478 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[52\]\[3\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[52\]\[3\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714478 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[52\]\[3\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[52\]\[3\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714478 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[52\]\[3\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[52\]\[3\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714478 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[52\]\[3\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[52\]\[3\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714478 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[52\]\[3\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[52\]\[3\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714478 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[51\]\[0\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[51\]\[0\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714478 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[51\]\[0\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[51\]\[0\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714479 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[51\]\[0\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[51\]\[0\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714479 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[51\]\[0\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[51\]\[0\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714479 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[51\]\[0\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[51\]\[0\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714479 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[51\]\[0\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[51\]\[0\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714479 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[51\]\[0\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[51\]\[0\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714479 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[51\]\[0\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[51\]\[0\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714479 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[51\]\[1\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[51\]\[1\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714479 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[51\]\[1\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[51\]\[1\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714479 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[51\]\[1\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[51\]\[1\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714479 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[51\]\[1\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[51\]\[1\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714479 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[51\]\[1\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[51\]\[1\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714479 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[51\]\[1\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[51\]\[1\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714479 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[51\]\[1\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[51\]\[1\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714479 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[51\]\[1\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[51\]\[1\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714480 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[51\]\[2\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[51\]\[2\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714480 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[51\]\[2\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[51\]\[2\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714480 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[51\]\[2\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[51\]\[2\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714480 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[51\]\[2\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[51\]\[2\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714480 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[51\]\[2\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[51\]\[2\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714480 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[51\]\[2\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[51\]\[2\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714480 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[51\]\[2\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[51\]\[2\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714480 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[51\]\[2\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[51\]\[2\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714480 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[51\]\[3\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[51\]\[3\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714480 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[51\]\[3\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[51\]\[3\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714480 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[51\]\[3\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[51\]\[3\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714480 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[51\]\[3\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[51\]\[3\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714480 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[51\]\[3\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[51\]\[3\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714480 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[51\]\[3\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[51\]\[3\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714480 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[51\]\[3\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[51\]\[3\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714480 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[51\]\[3\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[51\]\[3\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714480 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[50\]\[0\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[50\]\[0\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714480 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[50\]\[0\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[50\]\[0\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714481 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[50\]\[0\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[50\]\[0\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714481 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[50\]\[0\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[50\]\[0\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714481 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[50\]\[0\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[50\]\[0\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714481 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[50\]\[0\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[50\]\[0\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714481 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[50\]\[0\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[50\]\[0\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714481 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[50\]\[0\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[50\]\[0\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714481 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[50\]\[1\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[50\]\[1\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714481 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[50\]\[1\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[50\]\[1\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714481 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[50\]\[1\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[50\]\[1\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714481 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[50\]\[1\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[50\]\[1\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714481 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[50\]\[1\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[50\]\[1\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714481 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[50\]\[1\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[50\]\[1\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714481 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[50\]\[1\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[50\]\[1\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714481 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[50\]\[1\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[50\]\[1\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714482 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[50\]\[2\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[50\]\[2\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714482 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[50\]\[2\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[50\]\[2\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714482 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[50\]\[2\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[50\]\[2\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714482 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[50\]\[2\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[50\]\[2\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714482 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[50\]\[2\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[50\]\[2\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714482 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[50\]\[2\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[50\]\[2\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714482 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[50\]\[2\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[50\]\[2\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714482 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[50\]\[2\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[50\]\[2\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714482 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[50\]\[3\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[50\]\[3\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714482 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[50\]\[3\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[50\]\[3\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714482 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[50\]\[3\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[50\]\[3\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714482 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[50\]\[3\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[50\]\[3\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714482 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[50\]\[3\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[50\]\[3\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714482 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[50\]\[3\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[50\]\[3\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714482 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[50\]\[3\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[50\]\[3\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714482 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[50\]\[3\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[50\]\[3\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714482 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[49\]\[0\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[49\]\[0\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714482 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[49\]\[0\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[49\]\[0\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714483 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[49\]\[0\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[49\]\[0\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714483 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[49\]\[0\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[49\]\[0\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714483 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[49\]\[0\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[49\]\[0\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714483 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[49\]\[0\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[49\]\[0\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714483 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[49\]\[0\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[49\]\[0\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714483 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[49\]\[0\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[49\]\[0\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714483 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[49\]\[1\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[49\]\[1\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714483 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[49\]\[1\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[49\]\[1\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714483 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[49\]\[1\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[49\]\[1\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714483 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[49\]\[1\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[49\]\[1\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714483 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[49\]\[1\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[49\]\[1\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714483 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[49\]\[1\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[49\]\[1\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714483 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[49\]\[1\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[49\]\[1\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714483 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[49\]\[1\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[49\]\[1\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714483 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[49\]\[2\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[49\]\[2\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714483 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[49\]\[2\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[49\]\[2\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714483 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[49\]\[2\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[49\]\[2\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714483 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[49\]\[2\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[49\]\[2\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714484 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[49\]\[2\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[49\]\[2\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714484 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[49\]\[2\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[49\]\[2\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714484 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[49\]\[2\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[49\]\[2\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714484 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[49\]\[2\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[49\]\[2\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714484 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[49\]\[3\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[49\]\[3\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714484 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[49\]\[3\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[49\]\[3\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714484 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[49\]\[3\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[49\]\[3\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714484 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[49\]\[3\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[49\]\[3\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714484 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[49\]\[3\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[49\]\[3\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714484 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[49\]\[3\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[49\]\[3\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714484 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[49\]\[3\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[49\]\[3\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714484 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[49\]\[3\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[49\]\[3\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714484 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[48\]\[0\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[48\]\[0\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714484 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[48\]\[0\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[48\]\[0\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714484 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[48\]\[0\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[48\]\[0\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714484 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[48\]\[0\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[48\]\[0\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714484 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[48\]\[0\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[48\]\[0\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714484 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[48\]\[0\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[48\]\[0\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714485 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[48\]\[0\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[48\]\[0\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714485 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[48\]\[0\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[48\]\[0\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714485 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[48\]\[1\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[48\]\[1\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714485 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[48\]\[1\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[48\]\[1\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714485 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[48\]\[1\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[48\]\[1\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714485 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[48\]\[1\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[48\]\[1\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714485 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[48\]\[1\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[48\]\[1\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714485 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[48\]\[1\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[48\]\[1\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714485 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[48\]\[1\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[48\]\[1\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714485 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[48\]\[1\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[48\]\[1\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714485 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[48\]\[2\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[48\]\[2\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714485 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[48\]\[2\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[48\]\[2\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714485 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[48\]\[2\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[48\]\[2\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714485 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[48\]\[2\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[48\]\[2\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714485 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[48\]\[2\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[48\]\[2\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714485 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[48\]\[2\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[48\]\[2\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714486 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[48\]\[2\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[48\]\[2\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714486 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[48\]\[2\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[48\]\[2\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714486 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[48\]\[3\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[48\]\[3\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714486 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[48\]\[3\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[48\]\[3\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714486 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[48\]\[3\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[48\]\[3\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714486 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[48\]\[3\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[48\]\[3\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714486 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[48\]\[3\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[48\]\[3\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714486 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[48\]\[3\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[48\]\[3\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714486 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[48\]\[3\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[48\]\[3\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714486 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[48\]\[3\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[48\]\[3\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714486 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[47\]\[0\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[47\]\[0\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714486 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[47\]\[0\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[47\]\[0\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714486 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[47\]\[0\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[47\]\[0\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714486 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[47\]\[0\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[47\]\[0\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714486 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[47\]\[0\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[47\]\[0\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714486 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[47\]\[0\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[47\]\[0\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714486 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[47\]\[0\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[47\]\[0\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714487 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[47\]\[0\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[47\]\[0\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714487 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[47\]\[1\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[47\]\[1\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714487 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[47\]\[1\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[47\]\[1\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714487 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[47\]\[1\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[47\]\[1\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714487 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[47\]\[1\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[47\]\[1\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714487 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[47\]\[1\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[47\]\[1\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714487 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[47\]\[1\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[47\]\[1\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714487 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[47\]\[1\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[47\]\[1\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714487 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[47\]\[1\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[47\]\[1\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714487 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[47\]\[2\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[47\]\[2\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714487 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[47\]\[2\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[47\]\[2\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714487 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[47\]\[2\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[47\]\[2\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714487 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[47\]\[2\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[47\]\[2\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714487 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[47\]\[2\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[47\]\[2\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714487 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[47\]\[2\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[47\]\[2\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714487 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[47\]\[2\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[47\]\[2\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714488 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[47\]\[2\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[47\]\[2\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714488 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[47\]\[3\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[47\]\[3\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714488 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[47\]\[3\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[47\]\[3\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714488 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[47\]\[3\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[47\]\[3\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714488 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[47\]\[3\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[47\]\[3\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714488 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[47\]\[3\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[47\]\[3\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714488 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[47\]\[3\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[47\]\[3\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714488 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[47\]\[3\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[47\]\[3\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714488 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[47\]\[3\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[47\]\[3\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714488 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[46\]\[0\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[46\]\[0\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714488 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[46\]\[0\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[46\]\[0\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714488 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[46\]\[0\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[46\]\[0\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714488 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[46\]\[0\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[46\]\[0\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714488 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[46\]\[0\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[46\]\[0\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714488 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[46\]\[0\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[46\]\[0\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714488 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[46\]\[0\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[46\]\[0\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714488 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[46\]\[0\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[46\]\[0\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714489 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[46\]\[1\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[46\]\[1\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714489 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[46\]\[1\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[46\]\[1\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714489 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[46\]\[1\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[46\]\[1\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714489 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[46\]\[1\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[46\]\[1\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714489 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[46\]\[1\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[46\]\[1\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714489 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[46\]\[1\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[46\]\[1\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714489 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[46\]\[1\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[46\]\[1\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714489 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[46\]\[1\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[46\]\[1\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714489 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[46\]\[2\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[46\]\[2\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714489 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[46\]\[2\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[46\]\[2\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714489 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[46\]\[2\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[46\]\[2\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714489 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[46\]\[2\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[46\]\[2\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714489 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[46\]\[2\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[46\]\[2\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714489 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[46\]\[2\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[46\]\[2\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714489 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[46\]\[2\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[46\]\[2\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714489 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[46\]\[2\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[46\]\[2\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714489 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[46\]\[3\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[46\]\[3\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714490 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[46\]\[3\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[46\]\[3\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714490 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[46\]\[3\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[46\]\[3\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714490 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[46\]\[3\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[46\]\[3\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714490 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[46\]\[3\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[46\]\[3\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714490 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[46\]\[3\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[46\]\[3\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714490 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[46\]\[3\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[46\]\[3\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714490 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[46\]\[3\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[46\]\[3\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714490 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[45\]\[0\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[45\]\[0\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714490 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[45\]\[0\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[45\]\[0\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714490 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[45\]\[0\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[45\]\[0\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714490 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[45\]\[0\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[45\]\[0\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714490 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[45\]\[0\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[45\]\[0\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714490 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[45\]\[0\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[45\]\[0\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714490 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[45\]\[0\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[45\]\[0\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714490 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[45\]\[0\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[45\]\[0\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714491 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[45\]\[1\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[45\]\[1\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714491 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[45\]\[1\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[45\]\[1\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714491 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[45\]\[1\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[45\]\[1\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714491 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[45\]\[1\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[45\]\[1\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714491 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[45\]\[1\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[45\]\[1\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714491 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[45\]\[1\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[45\]\[1\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714491 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[45\]\[1\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[45\]\[1\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714491 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[45\]\[1\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[45\]\[1\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714491 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[45\]\[2\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[45\]\[2\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714491 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[45\]\[2\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[45\]\[2\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714491 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[45\]\[2\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[45\]\[2\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714491 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[45\]\[2\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[45\]\[2\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714491 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[45\]\[2\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[45\]\[2\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714491 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[45\]\[2\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[45\]\[2\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714491 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[45\]\[2\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[45\]\[2\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714491 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[45\]\[2\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[45\]\[2\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714492 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[45\]\[3\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[45\]\[3\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714492 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[45\]\[3\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[45\]\[3\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714492 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[45\]\[3\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[45\]\[3\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714492 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[45\]\[3\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[45\]\[3\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714492 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[45\]\[3\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[45\]\[3\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714492 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[45\]\[3\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[45\]\[3\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714492 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[45\]\[3\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[45\]\[3\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714492 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[45\]\[3\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[45\]\[3\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714492 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[44\]\[0\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[44\]\[0\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714492 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[44\]\[0\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[44\]\[0\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714492 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[44\]\[0\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[44\]\[0\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714492 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[44\]\[0\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[44\]\[0\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714492 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[44\]\[0\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[44\]\[0\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714492 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[44\]\[0\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[44\]\[0\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714492 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[44\]\[0\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[44\]\[0\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714492 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[44\]\[0\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[44\]\[0\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714492 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[44\]\[1\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[44\]\[1\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714493 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[44\]\[1\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[44\]\[1\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714493 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[44\]\[1\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[44\]\[1\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714493 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[44\]\[1\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[44\]\[1\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714493 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[44\]\[1\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[44\]\[1\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714493 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[44\]\[1\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[44\]\[1\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714493 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[44\]\[1\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[44\]\[1\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714493 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[44\]\[1\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[44\]\[1\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714493 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[44\]\[2\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[44\]\[2\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714493 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[44\]\[2\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[44\]\[2\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714493 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[44\]\[2\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[44\]\[2\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714493 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[44\]\[2\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[44\]\[2\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714493 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[44\]\[2\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[44\]\[2\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714493 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[44\]\[2\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[44\]\[2\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714493 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[44\]\[2\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[44\]\[2\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714493 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[44\]\[2\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[44\]\[2\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714493 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[44\]\[3\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[44\]\[3\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714493 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[44\]\[3\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[44\]\[3\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714494 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[44\]\[3\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[44\]\[3\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714494 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[44\]\[3\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[44\]\[3\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714494 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[44\]\[3\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[44\]\[3\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714494 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[44\]\[3\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[44\]\[3\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714494 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[44\]\[3\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[44\]\[3\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714494 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[44\]\[3\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[44\]\[3\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714494 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[43\]\[0\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[43\]\[0\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714494 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[43\]\[0\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[43\]\[0\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714494 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[43\]\[0\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[43\]\[0\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714494 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[43\]\[0\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[43\]\[0\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714494 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[43\]\[0\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[43\]\[0\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714494 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[43\]\[0\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[43\]\[0\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714494 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[43\]\[0\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[43\]\[0\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714494 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[43\]\[0\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[43\]\[0\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714494 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[43\]\[1\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[43\]\[1\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714494 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[43\]\[1\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[43\]\[1\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714494 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[43\]\[1\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[43\]\[1\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714494 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[43\]\[1\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[43\]\[1\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714495 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[43\]\[1\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[43\]\[1\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714495 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[43\]\[1\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[43\]\[1\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714495 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[43\]\[1\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[43\]\[1\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714495 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[43\]\[1\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[43\]\[1\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714495 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[43\]\[2\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[43\]\[2\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714495 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[43\]\[2\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[43\]\[2\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714495 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[43\]\[2\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[43\]\[2\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714495 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[43\]\[2\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[43\]\[2\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714495 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[43\]\[2\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[43\]\[2\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714495 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[43\]\[2\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[43\]\[2\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714495 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[43\]\[2\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[43\]\[2\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714495 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[43\]\[2\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[43\]\[2\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714495 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[43\]\[3\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[43\]\[3\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714495 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[43\]\[3\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[43\]\[3\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714495 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[43\]\[3\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[43\]\[3\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714495 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[43\]\[3\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[43\]\[3\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714496 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[43\]\[3\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[43\]\[3\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714496 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[43\]\[3\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[43\]\[3\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714496 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[43\]\[3\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[43\]\[3\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714496 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[43\]\[3\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[43\]\[3\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714496 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[42\]\[0\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[42\]\[0\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714496 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[42\]\[0\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[42\]\[0\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714496 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[42\]\[0\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[42\]\[0\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714496 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[42\]\[0\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[42\]\[0\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714496 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[42\]\[0\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[42\]\[0\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714496 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[42\]\[0\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[42\]\[0\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714496 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[42\]\[0\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[42\]\[0\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714496 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[42\]\[0\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[42\]\[0\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714496 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[42\]\[1\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[42\]\[1\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714496 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[42\]\[1\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[42\]\[1\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714496 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[42\]\[1\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[42\]\[1\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714496 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[42\]\[1\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[42\]\[1\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714496 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[42\]\[1\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[42\]\[1\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714496 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[42\]\[1\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[42\]\[1\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714497 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[42\]\[1\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[42\]\[1\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714497 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[42\]\[1\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[42\]\[1\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714497 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[42\]\[2\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[42\]\[2\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714497 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[42\]\[2\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[42\]\[2\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714497 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[42\]\[2\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[42\]\[2\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714497 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[42\]\[2\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[42\]\[2\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714497 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[42\]\[2\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[42\]\[2\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714497 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[42\]\[2\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[42\]\[2\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714497 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[42\]\[2\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[42\]\[2\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714497 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[42\]\[2\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[42\]\[2\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714497 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[42\]\[3\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[42\]\[3\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714497 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[42\]\[3\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[42\]\[3\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714498 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[42\]\[3\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[42\]\[3\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714498 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[42\]\[3\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[42\]\[3\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714498 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[42\]\[3\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[42\]\[3\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714498 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[42\]\[3\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[42\]\[3\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714498 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[42\]\[3\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[42\]\[3\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714498 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[42\]\[3\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[42\]\[3\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714498 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[41\]\[0\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[41\]\[0\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714498 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[41\]\[0\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[41\]\[0\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714498 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[41\]\[0\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[41\]\[0\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714498 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[41\]\[0\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[41\]\[0\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714498 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[41\]\[0\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[41\]\[0\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714498 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[41\]\[0\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[41\]\[0\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714498 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[41\]\[0\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[41\]\[0\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714498 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[41\]\[0\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[41\]\[0\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714499 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[41\]\[1\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[41\]\[1\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714499 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[41\]\[1\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[41\]\[1\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714499 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[41\]\[1\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[41\]\[1\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714499 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[41\]\[1\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[41\]\[1\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714499 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[41\]\[1\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[41\]\[1\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714499 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[41\]\[1\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[41\]\[1\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714499 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[41\]\[1\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[41\]\[1\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714499 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[41\]\[1\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[41\]\[1\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714499 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[41\]\[2\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[41\]\[2\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714499 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[41\]\[2\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[41\]\[2\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714499 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[41\]\[2\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[41\]\[2\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714499 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[41\]\[2\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[41\]\[2\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714499 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[41\]\[2\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[41\]\[2\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714499 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[41\]\[2\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[41\]\[2\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714499 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[41\]\[2\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[41\]\[2\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714500 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[41\]\[2\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[41\]\[2\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714500 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[41\]\[3\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[41\]\[3\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714500 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[41\]\[3\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[41\]\[3\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714500 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[41\]\[3\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[41\]\[3\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714500 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[41\]\[3\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[41\]\[3\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714500 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[41\]\[3\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[41\]\[3\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714500 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[41\]\[3\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[41\]\[3\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714500 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[41\]\[3\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[41\]\[3\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714500 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[41\]\[3\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[41\]\[3\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714500 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[40\]\[0\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[40\]\[0\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714500 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[40\]\[0\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[40\]\[0\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714500 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[40\]\[0\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[40\]\[0\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714500 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[40\]\[0\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[40\]\[0\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714500 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[40\]\[0\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[40\]\[0\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714500 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[40\]\[0\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[40\]\[0\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714501 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[40\]\[0\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[40\]\[0\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714501 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[40\]\[0\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[40\]\[0\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714501 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[40\]\[1\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[40\]\[1\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714501 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[40\]\[1\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[40\]\[1\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714501 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[40\]\[1\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[40\]\[1\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714501 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[40\]\[1\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[40\]\[1\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714501 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[40\]\[1\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[40\]\[1\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714501 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[40\]\[1\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[40\]\[1\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714501 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[40\]\[1\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[40\]\[1\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714501 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[40\]\[1\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[40\]\[1\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714501 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[40\]\[2\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[40\]\[2\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714501 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[40\]\[2\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[40\]\[2\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714501 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[40\]\[2\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[40\]\[2\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714501 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[40\]\[2\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[40\]\[2\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714501 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[40\]\[2\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[40\]\[2\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714502 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[40\]\[2\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[40\]\[2\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714502 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[40\]\[2\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[40\]\[2\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714502 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[40\]\[2\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[40\]\[2\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714502 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[40\]\[3\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[40\]\[3\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714502 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[40\]\[3\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[40\]\[3\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714502 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[40\]\[3\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[40\]\[3\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714502 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[40\]\[3\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[40\]\[3\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714502 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[40\]\[3\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[40\]\[3\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714502 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[40\]\[3\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[40\]\[3\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714502 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[40\]\[3\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[40\]\[3\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714502 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[40\]\[3\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[40\]\[3\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714502 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[39\]\[0\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[39\]\[0\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714502 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[39\]\[0\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[39\]\[0\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714502 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[39\]\[0\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[39\]\[0\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714502 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[39\]\[0\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[39\]\[0\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714503 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[39\]\[0\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[39\]\[0\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714503 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[39\]\[0\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[39\]\[0\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714503 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[39\]\[0\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[39\]\[0\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714503 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[39\]\[0\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[39\]\[0\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714503 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[39\]\[1\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[39\]\[1\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714503 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[39\]\[1\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[39\]\[1\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714503 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[39\]\[1\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[39\]\[1\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714503 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[39\]\[1\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[39\]\[1\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714503 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[39\]\[1\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[39\]\[1\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714503 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[39\]\[1\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[39\]\[1\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714503 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[39\]\[1\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[39\]\[1\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714503 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[39\]\[1\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[39\]\[1\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714503 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[39\]\[2\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[39\]\[2\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714504 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[39\]\[2\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[39\]\[2\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714504 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[39\]\[2\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[39\]\[2\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714504 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[39\]\[2\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[39\]\[2\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714504 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[39\]\[2\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[39\]\[2\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714504 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[39\]\[2\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[39\]\[2\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714504 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[39\]\[2\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[39\]\[2\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714504 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[39\]\[2\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[39\]\[2\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714504 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[39\]\[3\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[39\]\[3\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714504 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[39\]\[3\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[39\]\[3\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714504 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[39\]\[3\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[39\]\[3\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714504 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[39\]\[3\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[39\]\[3\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714504 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[39\]\[3\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[39\]\[3\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714505 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[39\]\[3\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[39\]\[3\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714505 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[39\]\[3\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[39\]\[3\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714505 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[39\]\[3\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[39\]\[3\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714505 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[38\]\[0\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[38\]\[0\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714505 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[38\]\[0\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[38\]\[0\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714505 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[38\]\[0\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[38\]\[0\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714505 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[38\]\[0\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[38\]\[0\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714505 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[38\]\[0\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[38\]\[0\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714505 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[38\]\[0\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[38\]\[0\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714505 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[38\]\[0\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[38\]\[0\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714505 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[38\]\[0\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[38\]\[0\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714505 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[38\]\[1\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[38\]\[1\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714505 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[38\]\[1\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[38\]\[1\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714505 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[38\]\[1\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[38\]\[1\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714505 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[38\]\[1\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[38\]\[1\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714506 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[38\]\[1\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[38\]\[1\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714506 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[38\]\[1\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[38\]\[1\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714506 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[38\]\[1\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[38\]\[1\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714506 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[38\]\[1\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[38\]\[1\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714506 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[38\]\[2\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[38\]\[2\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714506 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[38\]\[2\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[38\]\[2\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714506 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[38\]\[2\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[38\]\[2\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714506 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[38\]\[2\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[38\]\[2\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714506 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[38\]\[2\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[38\]\[2\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714506 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[38\]\[2\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[38\]\[2\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714506 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[38\]\[2\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[38\]\[2\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714506 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[38\]\[2\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[38\]\[2\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714506 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[38\]\[3\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[38\]\[3\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714506 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[38\]\[3\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[38\]\[3\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714507 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[38\]\[3\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[38\]\[3\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714507 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[38\]\[3\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[38\]\[3\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714507 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[38\]\[3\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[38\]\[3\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714507 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[38\]\[3\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[38\]\[3\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714507 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[38\]\[3\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[38\]\[3\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714507 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[38\]\[3\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[38\]\[3\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714507 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[37\]\[0\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[37\]\[0\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714507 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[37\]\[0\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[37\]\[0\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714507 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[37\]\[0\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[37\]\[0\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714507 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[37\]\[0\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[37\]\[0\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714507 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[37\]\[0\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[37\]\[0\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714507 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[37\]\[0\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[37\]\[0\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714507 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[37\]\[0\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[37\]\[0\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714507 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[37\]\[0\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[37\]\[0\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714508 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[37\]\[1\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[37\]\[1\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714508 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[37\]\[1\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[37\]\[1\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714508 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[37\]\[1\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[37\]\[1\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714508 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[37\]\[1\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[37\]\[1\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714508 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[37\]\[1\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[37\]\[1\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714508 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[37\]\[1\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[37\]\[1\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714508 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[37\]\[1\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[37\]\[1\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714508 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[37\]\[1\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[37\]\[1\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714508 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[37\]\[2\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[37\]\[2\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714508 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[37\]\[2\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[37\]\[2\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714508 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[37\]\[2\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[37\]\[2\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714508 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[37\]\[2\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[37\]\[2\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714508 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[37\]\[2\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[37\]\[2\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714508 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[37\]\[2\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[37\]\[2\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714508 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[37\]\[2\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[37\]\[2\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714508 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[37\]\[2\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[37\]\[2\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714509 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[37\]\[3\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[37\]\[3\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714509 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[37\]\[3\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[37\]\[3\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714509 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[37\]\[3\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[37\]\[3\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714509 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[37\]\[3\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[37\]\[3\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714509 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[37\]\[3\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[37\]\[3\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714509 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[37\]\[3\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[37\]\[3\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714509 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[37\]\[3\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[37\]\[3\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714509 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[37\]\[3\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[37\]\[3\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714509 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[36\]\[0\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[36\]\[0\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714509 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[36\]\[0\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[36\]\[0\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714509 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[36\]\[0\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[36\]\[0\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714510 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[36\]\[0\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[36\]\[0\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714510 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[36\]\[0\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[36\]\[0\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714510 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[36\]\[0\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[36\]\[0\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714510 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[36\]\[0\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[36\]\[0\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714510 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[36\]\[0\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[36\]\[0\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714510 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[36\]\[1\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[36\]\[1\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714510 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[36\]\[1\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[36\]\[1\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714510 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[36\]\[1\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[36\]\[1\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714510 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[36\]\[1\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[36\]\[1\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714510 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[36\]\[1\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[36\]\[1\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714510 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[36\]\[1\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[36\]\[1\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714510 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[36\]\[1\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[36\]\[1\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714510 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[36\]\[1\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[36\]\[1\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714510 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[36\]\[2\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[36\]\[2\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714510 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[36\]\[2\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[36\]\[2\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714511 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[36\]\[2\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[36\]\[2\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714511 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[36\]\[2\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[36\]\[2\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714511 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[36\]\[2\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[36\]\[2\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714511 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[36\]\[2\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[36\]\[2\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714511 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[36\]\[2\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[36\]\[2\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714511 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[36\]\[2\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[36\]\[2\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714511 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[36\]\[3\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[36\]\[3\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714511 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[36\]\[3\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[36\]\[3\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714511 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[36\]\[3\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[36\]\[3\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714511 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[36\]\[3\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[36\]\[3\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714511 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[36\]\[3\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[36\]\[3\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714511 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[36\]\[3\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[36\]\[3\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714511 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[36\]\[3\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[36\]\[3\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714511 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[36\]\[3\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[36\]\[3\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714511 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[35\]\[0\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[35\]\[0\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714511 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[35\]\[0\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[35\]\[0\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714511 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[35\]\[0\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[35\]\[0\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714512 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[35\]\[0\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[35\]\[0\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714512 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[35\]\[0\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[35\]\[0\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714512 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[35\]\[0\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[35\]\[0\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714512 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[35\]\[0\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[35\]\[0\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714512 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[35\]\[0\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[35\]\[0\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714512 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[35\]\[1\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[35\]\[1\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714512 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[35\]\[1\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[35\]\[1\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714512 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[35\]\[1\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[35\]\[1\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714512 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[35\]\[1\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[35\]\[1\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714512 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[35\]\[1\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[35\]\[1\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714512 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[35\]\[1\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[35\]\[1\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714512 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[35\]\[1\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[35\]\[1\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714512 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[35\]\[1\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[35\]\[1\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714512 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[35\]\[2\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[35\]\[2\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714512 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[35\]\[2\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[35\]\[2\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714513 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[35\]\[2\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[35\]\[2\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714513 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[35\]\[2\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[35\]\[2\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714513 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[35\]\[2\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[35\]\[2\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714513 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[35\]\[2\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[35\]\[2\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714513 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[35\]\[2\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[35\]\[2\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714513 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[35\]\[2\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[35\]\[2\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714513 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[35\]\[3\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[35\]\[3\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714513 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[35\]\[3\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[35\]\[3\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714513 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[35\]\[3\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[35\]\[3\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714513 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[35\]\[3\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[35\]\[3\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714513 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[35\]\[3\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[35\]\[3\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714513 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[35\]\[3\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[35\]\[3\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714514 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[35\]\[3\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[35\]\[3\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714514 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[35\]\[3\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[35\]\[3\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714514 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[34\]\[0\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[34\]\[0\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714514 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[34\]\[0\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[34\]\[0\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714514 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[34\]\[0\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[34\]\[0\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714514 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[34\]\[0\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[34\]\[0\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714514 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[34\]\[0\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[34\]\[0\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714514 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[34\]\[0\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[34\]\[0\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714514 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[34\]\[0\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[34\]\[0\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714514 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[34\]\[0\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[34\]\[0\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714514 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[34\]\[1\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[34\]\[1\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714514 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[34\]\[1\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[34\]\[1\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714514 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[34\]\[1\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[34\]\[1\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714514 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[34\]\[1\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[34\]\[1\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714514 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[34\]\[1\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[34\]\[1\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714515 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[34\]\[1\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[34\]\[1\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714515 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[34\]\[1\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[34\]\[1\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714515 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[34\]\[1\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[34\]\[1\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714515 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[34\]\[2\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[34\]\[2\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714515 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[34\]\[2\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[34\]\[2\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714515 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[34\]\[2\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[34\]\[2\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714515 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[34\]\[2\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[34\]\[2\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714515 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[34\]\[2\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[34\]\[2\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714515 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[34\]\[2\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[34\]\[2\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714515 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[34\]\[2\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[34\]\[2\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714515 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[34\]\[2\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[34\]\[2\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714515 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[34\]\[3\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[34\]\[3\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714515 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[34\]\[3\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[34\]\[3\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714515 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[34\]\[3\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[34\]\[3\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714516 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[34\]\[3\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[34\]\[3\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714516 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[34\]\[3\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[34\]\[3\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714516 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[34\]\[3\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[34\]\[3\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714516 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[34\]\[3\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[34\]\[3\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714516 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[34\]\[3\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[34\]\[3\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714516 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[33\]\[0\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[33\]\[0\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714516 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[33\]\[0\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[33\]\[0\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714516 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[33\]\[0\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[33\]\[0\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714516 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[33\]\[0\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[33\]\[0\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714516 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[33\]\[0\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[33\]\[0\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714516 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[33\]\[0\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[33\]\[0\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714516 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[33\]\[0\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[33\]\[0\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714516 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[33\]\[0\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[33\]\[0\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714517 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[33\]\[1\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[33\]\[1\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714517 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[33\]\[1\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[33\]\[1\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714517 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[33\]\[1\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[33\]\[1\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714517 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[33\]\[1\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[33\]\[1\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714517 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[33\]\[1\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[33\]\[1\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714517 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[33\]\[1\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[33\]\[1\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714517 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[33\]\[1\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[33\]\[1\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714517 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[33\]\[1\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[33\]\[1\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714517 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[33\]\[2\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[33\]\[2\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714517 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[33\]\[2\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[33\]\[2\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714517 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[33\]\[2\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[33\]\[2\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714517 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[33\]\[2\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[33\]\[2\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714517 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[33\]\[2\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[33\]\[2\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714517 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[33\]\[2\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[33\]\[2\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714518 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[33\]\[2\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[33\]\[2\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714518 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[33\]\[2\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[33\]\[2\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714518 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[33\]\[3\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[33\]\[3\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714518 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[33\]\[3\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[33\]\[3\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714518 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[33\]\[3\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[33\]\[3\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714518 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[33\]\[3\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[33\]\[3\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714518 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[33\]\[3\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[33\]\[3\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714518 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[33\]\[3\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[33\]\[3\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714518 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[33\]\[3\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[33\]\[3\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714518 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[33\]\[3\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[33\]\[3\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714518 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[32\]\[0\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[32\]\[0\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714518 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[32\]\[0\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[32\]\[0\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714518 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[32\]\[0\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[32\]\[0\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714518 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[32\]\[0\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[32\]\[0\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714518 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[32\]\[0\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[32\]\[0\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714519 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[32\]\[0\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[32\]\[0\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714519 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[32\]\[0\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[32\]\[0\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714519 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[32\]\[0\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[32\]\[0\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714519 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[32\]\[1\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[32\]\[1\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714519 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[32\]\[1\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[32\]\[1\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714519 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[32\]\[1\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[32\]\[1\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714519 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[32\]\[1\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[32\]\[1\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714519 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[32\]\[1\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[32\]\[1\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714519 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[32\]\[1\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[32\]\[1\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714519 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[32\]\[1\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[32\]\[1\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714519 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[32\]\[1\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[32\]\[1\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714519 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[32\]\[2\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[32\]\[2\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714519 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[32\]\[2\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[32\]\[2\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714519 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[32\]\[2\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[32\]\[2\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714520 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[32\]\[2\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[32\]\[2\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714520 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[32\]\[2\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[32\]\[2\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714520 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[32\]\[2\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[32\]\[2\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714520 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[32\]\[2\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[32\]\[2\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714520 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[32\]\[2\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[32\]\[2\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714520 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[32\]\[3\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[32\]\[3\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714520 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[32\]\[3\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[32\]\[3\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714520 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[32\]\[3\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[32\]\[3\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714520 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[32\]\[3\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[32\]\[3\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714520 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[32\]\[3\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[32\]\[3\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714520 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[32\]\[3\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[32\]\[3\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714520 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[32\]\[3\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[32\]\[3\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714520 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[32\]\[3\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[32\]\[3\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714520 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[31\]\[0\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[31\]\[0\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714520 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[31\]\[0\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[31\]\[0\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714521 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[31\]\[0\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[31\]\[0\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714521 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[31\]\[0\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[31\]\[0\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714521 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[31\]\[0\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[31\]\[0\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714521 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[31\]\[0\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[31\]\[0\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714521 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[31\]\[0\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[31\]\[0\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714521 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[31\]\[0\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[31\]\[0\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714521 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[31\]\[1\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[31\]\[1\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714521 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[31\]\[1\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[31\]\[1\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714521 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[31\]\[1\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[31\]\[1\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714521 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[31\]\[1\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[31\]\[1\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714521 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[31\]\[1\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[31\]\[1\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714521 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[31\]\[1\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[31\]\[1\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714521 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[31\]\[1\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[31\]\[1\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714521 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[31\]\[1\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[31\]\[1\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714522 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[31\]\[2\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[31\]\[2\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714522 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[31\]\[2\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[31\]\[2\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714522 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[31\]\[2\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[31\]\[2\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714522 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[31\]\[2\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[31\]\[2\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714522 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[31\]\[2\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[31\]\[2\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714522 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[31\]\[2\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[31\]\[2\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714522 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[31\]\[2\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[31\]\[2\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714522 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[31\]\[2\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[31\]\[2\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714522 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[31\]\[3\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[31\]\[3\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714522 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[31\]\[3\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[31\]\[3\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714522 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[31\]\[3\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[31\]\[3\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714522 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[31\]\[3\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[31\]\[3\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714522 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[31\]\[3\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[31\]\[3\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714523 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[31\]\[3\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[31\]\[3\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714523 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[31\]\[3\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[31\]\[3\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714523 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[31\]\[3\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[31\]\[3\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714523 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[30\]\[0\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[30\]\[0\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714523 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[30\]\[0\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[30\]\[0\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714523 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[30\]\[0\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[30\]\[0\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714523 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[30\]\[0\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[30\]\[0\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714523 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[30\]\[0\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[30\]\[0\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714523 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[30\]\[0\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[30\]\[0\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714523 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[30\]\[0\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[30\]\[0\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714523 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[30\]\[0\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[30\]\[0\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714523 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[30\]\[1\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[30\]\[1\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714524 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[30\]\[1\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[30\]\[1\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714524 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[30\]\[1\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[30\]\[1\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714524 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[30\]\[1\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[30\]\[1\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714524 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[30\]\[1\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[30\]\[1\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714524 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[30\]\[1\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[30\]\[1\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714524 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[30\]\[1\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[30\]\[1\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714524 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[30\]\[1\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[30\]\[1\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714524 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[30\]\[2\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[30\]\[2\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714524 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[30\]\[2\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[30\]\[2\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714524 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[30\]\[2\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[30\]\[2\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714524 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[30\]\[2\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[30\]\[2\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714524 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[30\]\[2\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[30\]\[2\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714524 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[30\]\[2\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[30\]\[2\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714524 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[30\]\[2\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[30\]\[2\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714525 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[30\]\[2\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[30\]\[2\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714525 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[30\]\[3\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[30\]\[3\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714525 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[30\]\[3\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[30\]\[3\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714525 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[30\]\[3\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[30\]\[3\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714525 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[30\]\[3\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[30\]\[3\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714525 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[30\]\[3\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[30\]\[3\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714525 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[30\]\[3\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[30\]\[3\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714525 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[30\]\[3\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[30\]\[3\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714525 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[30\]\[3\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[30\]\[3\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714525 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[29\]\[0\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[29\]\[0\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714525 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[29\]\[0\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[29\]\[0\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714525 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[29\]\[0\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[29\]\[0\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714525 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[29\]\[0\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[29\]\[0\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714525 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[29\]\[0\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[29\]\[0\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714526 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[29\]\[0\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[29\]\[0\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714526 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[29\]\[0\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[29\]\[0\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714526 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[29\]\[0\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[29\]\[0\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714526 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[29\]\[1\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[29\]\[1\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714526 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[29\]\[1\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[29\]\[1\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714526 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[29\]\[1\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[29\]\[1\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714526 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[29\]\[1\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[29\]\[1\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714526 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[29\]\[1\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[29\]\[1\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714526 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[29\]\[1\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[29\]\[1\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714526 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[29\]\[1\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[29\]\[1\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714526 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[29\]\[1\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[29\]\[1\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714526 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[29\]\[2\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[29\]\[2\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714526 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[29\]\[2\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[29\]\[2\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714526 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[29\]\[2\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[29\]\[2\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714526 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[29\]\[2\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[29\]\[2\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714527 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[29\]\[2\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[29\]\[2\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714527 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[29\]\[2\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[29\]\[2\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714527 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[29\]\[2\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[29\]\[2\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714527 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[29\]\[2\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[29\]\[2\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714527 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[29\]\[3\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[29\]\[3\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714527 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[29\]\[3\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[29\]\[3\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714527 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[29\]\[3\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[29\]\[3\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714527 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[29\]\[3\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[29\]\[3\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714527 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[29\]\[3\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[29\]\[3\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714527 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[29\]\[3\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[29\]\[3\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714527 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[29\]\[3\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[29\]\[3\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714527 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[29\]\[3\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[29\]\[3\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714527 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[28\]\[0\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[28\]\[0\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714528 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[28\]\[0\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[28\]\[0\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714528 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[28\]\[0\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[28\]\[0\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714528 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[28\]\[0\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[28\]\[0\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714528 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[28\]\[0\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[28\]\[0\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714528 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[28\]\[0\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[28\]\[0\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714528 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[28\]\[0\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[28\]\[0\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714528 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[28\]\[0\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[28\]\[0\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714528 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[28\]\[1\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[28\]\[1\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714528 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[28\]\[1\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[28\]\[1\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714528 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[28\]\[1\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[28\]\[1\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714528 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[28\]\[1\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[28\]\[1\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714528 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[28\]\[1\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[28\]\[1\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714529 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[28\]\[1\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[28\]\[1\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714529 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[28\]\[1\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[28\]\[1\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714529 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[28\]\[1\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[28\]\[1\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714529 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[28\]\[2\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[28\]\[2\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714529 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[28\]\[2\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[28\]\[2\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714529 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[28\]\[2\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[28\]\[2\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714529 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[28\]\[2\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[28\]\[2\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714529 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[28\]\[2\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[28\]\[2\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714529 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[28\]\[2\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[28\]\[2\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714529 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[28\]\[2\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[28\]\[2\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714529 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[28\]\[2\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[28\]\[2\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714529 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[28\]\[3\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[28\]\[3\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714529 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[28\]\[3\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[28\]\[3\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714530 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[28\]\[3\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[28\]\[3\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714530 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[28\]\[3\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[28\]\[3\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714530 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[28\]\[3\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[28\]\[3\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714530 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[28\]\[3\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[28\]\[3\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714530 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[28\]\[3\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[28\]\[3\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714530 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[28\]\[3\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[28\]\[3\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714530 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[27\]\[0\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[27\]\[0\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714530 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[27\]\[0\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[27\]\[0\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714530 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[27\]\[0\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[27\]\[0\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714530 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[27\]\[0\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[27\]\[0\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714530 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[27\]\[0\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[27\]\[0\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714530 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[27\]\[0\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[27\]\[0\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714531 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[27\]\[0\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[27\]\[0\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714531 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[27\]\[0\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[27\]\[0\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714531 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[27\]\[1\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[27\]\[1\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714531 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[27\]\[1\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[27\]\[1\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714531 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[27\]\[1\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[27\]\[1\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714531 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[27\]\[1\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[27\]\[1\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714531 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[27\]\[1\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[27\]\[1\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714531 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[27\]\[1\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[27\]\[1\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714531 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[27\]\[1\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[27\]\[1\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714531 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[27\]\[1\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[27\]\[1\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714531 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[27\]\[2\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[27\]\[2\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714532 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[27\]\[2\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[27\]\[2\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714532 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[27\]\[2\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[27\]\[2\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714532 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[27\]\[2\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[27\]\[2\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714532 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[27\]\[2\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[27\]\[2\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714532 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[27\]\[2\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[27\]\[2\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714532 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[27\]\[2\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[27\]\[2\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714532 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[27\]\[2\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[27\]\[2\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714532 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[27\]\[3\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[27\]\[3\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714532 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[27\]\[3\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[27\]\[3\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714532 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[27\]\[3\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[27\]\[3\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714532 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[27\]\[3\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[27\]\[3\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714532 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[27\]\[3\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[27\]\[3\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714532 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[27\]\[3\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[27\]\[3\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714532 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[27\]\[3\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[27\]\[3\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714533 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[27\]\[3\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[27\]\[3\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714533 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[26\]\[0\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[26\]\[0\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714533 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[26\]\[0\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[26\]\[0\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714533 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[26\]\[0\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[26\]\[0\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714533 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[26\]\[0\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[26\]\[0\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714533 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[26\]\[0\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[26\]\[0\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714533 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[26\]\[0\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[26\]\[0\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714533 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[26\]\[0\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[26\]\[0\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714533 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[26\]\[0\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[26\]\[0\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714533 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[26\]\[1\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[26\]\[1\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714533 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[26\]\[1\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[26\]\[1\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714533 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[26\]\[1\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[26\]\[1\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714533 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[26\]\[1\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[26\]\[1\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714534 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[26\]\[1\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[26\]\[1\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714534 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[26\]\[1\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[26\]\[1\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714534 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[26\]\[1\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[26\]\[1\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714534 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[26\]\[1\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[26\]\[1\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714534 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[26\]\[2\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[26\]\[2\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714534 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[26\]\[2\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[26\]\[2\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714534 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[26\]\[2\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[26\]\[2\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714534 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[26\]\[2\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[26\]\[2\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714534 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[26\]\[2\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[26\]\[2\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714534 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[26\]\[2\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[26\]\[2\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714534 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[26\]\[2\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[26\]\[2\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714534 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[26\]\[2\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[26\]\[2\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714535 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[26\]\[3\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[26\]\[3\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714535 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[26\]\[3\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[26\]\[3\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714535 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[26\]\[3\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[26\]\[3\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714535 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[26\]\[3\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[26\]\[3\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714535 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[26\]\[3\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[26\]\[3\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714535 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[26\]\[3\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[26\]\[3\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714535 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[26\]\[3\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[26\]\[3\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714535 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[26\]\[3\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[26\]\[3\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714535 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[25\]\[0\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[25\]\[0\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714535 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[25\]\[0\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[25\]\[0\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714535 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[25\]\[0\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[25\]\[0\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714535 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[25\]\[0\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[25\]\[0\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714536 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[25\]\[0\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[25\]\[0\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714536 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[25\]\[0\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[25\]\[0\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714536 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[25\]\[0\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[25\]\[0\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714536 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[25\]\[0\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[25\]\[0\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714536 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[25\]\[1\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[25\]\[1\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714536 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[25\]\[1\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[25\]\[1\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714536 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[25\]\[1\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[25\]\[1\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714536 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[25\]\[1\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[25\]\[1\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714536 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[25\]\[1\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[25\]\[1\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714536 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[25\]\[1\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[25\]\[1\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714536 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[25\]\[1\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[25\]\[1\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714536 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[25\]\[1\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[25\]\[1\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714536 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[25\]\[2\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[25\]\[2\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714536 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[25\]\[2\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[25\]\[2\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714537 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[25\]\[2\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[25\]\[2\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714537 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[25\]\[2\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[25\]\[2\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714537 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[25\]\[2\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[25\]\[2\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714537 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[25\]\[2\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[25\]\[2\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714537 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[25\]\[2\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[25\]\[2\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714537 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[25\]\[2\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[25\]\[2\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714537 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[25\]\[3\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[25\]\[3\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714537 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[25\]\[3\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[25\]\[3\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714537 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[25\]\[3\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[25\]\[3\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714537 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[25\]\[3\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[25\]\[3\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714537 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[25\]\[3\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[25\]\[3\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714537 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[25\]\[3\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[25\]\[3\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714538 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[25\]\[3\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[25\]\[3\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714538 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[25\]\[3\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[25\]\[3\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714538 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[24\]\[0\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[24\]\[0\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714538 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[24\]\[0\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[24\]\[0\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714538 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[24\]\[0\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[24\]\[0\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714538 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[24\]\[0\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[24\]\[0\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714538 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[24\]\[0\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[24\]\[0\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714538 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[24\]\[0\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[24\]\[0\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714538 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[24\]\[0\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[24\]\[0\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714538 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[24\]\[0\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[24\]\[0\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714538 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[24\]\[1\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[24\]\[1\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714538 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[24\]\[1\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[24\]\[1\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714538 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[24\]\[1\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[24\]\[1\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714539 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[24\]\[1\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[24\]\[1\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714539 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[24\]\[1\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[24\]\[1\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714539 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[24\]\[1\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[24\]\[1\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714539 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[24\]\[1\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[24\]\[1\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714539 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[24\]\[1\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[24\]\[1\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714539 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[24\]\[2\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[24\]\[2\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714539 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[24\]\[2\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[24\]\[2\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714539 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[24\]\[2\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[24\]\[2\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714539 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[24\]\[2\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[24\]\[2\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714539 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[24\]\[2\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[24\]\[2\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714539 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[24\]\[2\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[24\]\[2\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714539 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[24\]\[2\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[24\]\[2\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714539 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[24\]\[2\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[24\]\[2\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714539 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[24\]\[3\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[24\]\[3\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714540 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[24\]\[3\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[24\]\[3\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714540 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[24\]\[3\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[24\]\[3\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714540 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[24\]\[3\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[24\]\[3\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714540 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[24\]\[3\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[24\]\[3\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714540 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[24\]\[3\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[24\]\[3\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714540 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[24\]\[3\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[24\]\[3\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714540 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[24\]\[3\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[24\]\[3\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714540 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[23\]\[0\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[23\]\[0\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714540 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[23\]\[0\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[23\]\[0\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714540 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[23\]\[0\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[23\]\[0\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714540 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[23\]\[0\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[23\]\[0\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714541 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[23\]\[0\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[23\]\[0\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714541 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[23\]\[0\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[23\]\[0\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714541 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[23\]\[0\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[23\]\[0\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714541 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[23\]\[0\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[23\]\[0\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714541 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[23\]\[1\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[23\]\[1\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714541 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[23\]\[1\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[23\]\[1\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714541 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[23\]\[1\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[23\]\[1\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714541 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[23\]\[1\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[23\]\[1\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714541 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[23\]\[1\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[23\]\[1\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714541 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[23\]\[1\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[23\]\[1\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714541 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[23\]\[1\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[23\]\[1\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714541 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[23\]\[1\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[23\]\[1\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714541 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[23\]\[2\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[23\]\[2\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714542 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[23\]\[2\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[23\]\[2\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714542 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[23\]\[2\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[23\]\[2\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714542 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[23\]\[2\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[23\]\[2\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714542 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[23\]\[2\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[23\]\[2\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714542 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[23\]\[2\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[23\]\[2\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714542 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[23\]\[2\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[23\]\[2\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714542 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[23\]\[2\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[23\]\[2\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714542 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[23\]\[3\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[23\]\[3\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714542 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[23\]\[3\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[23\]\[3\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714542 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[23\]\[3\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[23\]\[3\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714542 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[23\]\[3\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[23\]\[3\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714542 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[23\]\[3\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[23\]\[3\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714542 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[23\]\[3\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[23\]\[3\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714543 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[23\]\[3\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[23\]\[3\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714543 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[23\]\[3\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[23\]\[3\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714543 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[22\]\[0\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[22\]\[0\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714543 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[22\]\[0\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[22\]\[0\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714543 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[22\]\[0\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[22\]\[0\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714543 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[22\]\[0\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[22\]\[0\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714543 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[22\]\[0\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[22\]\[0\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714543 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[22\]\[0\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[22\]\[0\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714543 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[22\]\[0\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[22\]\[0\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714543 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[22\]\[0\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[22\]\[0\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714543 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[22\]\[1\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[22\]\[1\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714543 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[22\]\[1\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[22\]\[1\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714543 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[22\]\[1\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[22\]\[1\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714544 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[22\]\[1\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[22\]\[1\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714544 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[22\]\[1\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[22\]\[1\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714544 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[22\]\[1\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[22\]\[1\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714544 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[22\]\[1\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[22\]\[1\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714544 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[22\]\[1\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[22\]\[1\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714544 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[22\]\[2\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[22\]\[2\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714544 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[22\]\[2\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[22\]\[2\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714544 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[22\]\[2\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[22\]\[2\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714544 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[22\]\[2\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[22\]\[2\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714544 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[22\]\[2\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[22\]\[2\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714544 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[22\]\[2\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[22\]\[2\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714544 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[22\]\[2\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[22\]\[2\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714545 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[22\]\[2\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[22\]\[2\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714545 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[22\]\[3\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[22\]\[3\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714545 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[22\]\[3\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[22\]\[3\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714545 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[22\]\[3\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[22\]\[3\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714545 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[22\]\[3\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[22\]\[3\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714545 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[22\]\[3\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[22\]\[3\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714545 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[22\]\[3\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[22\]\[3\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714545 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[22\]\[3\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[22\]\[3\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714545 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[22\]\[3\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[22\]\[3\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714546 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[21\]\[0\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[21\]\[0\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714546 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[21\]\[0\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[21\]\[0\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714546 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[21\]\[0\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[21\]\[0\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714546 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[21\]\[0\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[21\]\[0\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714546 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[21\]\[0\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[21\]\[0\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714546 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[21\]\[0\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[21\]\[0\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714546 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[21\]\[0\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[21\]\[0\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714546 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[21\]\[0\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[21\]\[0\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714547 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[21\]\[1\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[21\]\[1\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714547 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[21\]\[1\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[21\]\[1\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714547 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[21\]\[1\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[21\]\[1\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714547 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[21\]\[1\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[21\]\[1\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714547 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[21\]\[1\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[21\]\[1\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714547 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[21\]\[1\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[21\]\[1\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714547 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[21\]\[1\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[21\]\[1\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714547 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[21\]\[1\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[21\]\[1\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714547 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[21\]\[2\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[21\]\[2\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714548 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[21\]\[2\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[21\]\[2\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714548 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[21\]\[2\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[21\]\[2\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714548 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[21\]\[2\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[21\]\[2\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714548 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[21\]\[2\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[21\]\[2\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714548 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[21\]\[2\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[21\]\[2\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714548 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[21\]\[2\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[21\]\[2\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714548 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[21\]\[2\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[21\]\[2\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714548 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[21\]\[3\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[21\]\[3\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714548 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[21\]\[3\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[21\]\[3\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714548 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[21\]\[3\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[21\]\[3\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714548 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[21\]\[3\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[21\]\[3\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714548 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[21\]\[3\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[21\]\[3\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714549 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[21\]\[3\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[21\]\[3\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714549 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[21\]\[3\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[21\]\[3\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714549 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[21\]\[3\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[21\]\[3\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714549 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[20\]\[0\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[20\]\[0\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714549 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[20\]\[0\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[20\]\[0\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714549 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[20\]\[0\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[20\]\[0\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714549 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[20\]\[0\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[20\]\[0\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714549 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[20\]\[0\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[20\]\[0\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714549 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[20\]\[0\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[20\]\[0\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714549 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[20\]\[0\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[20\]\[0\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714549 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[20\]\[0\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[20\]\[0\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714549 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[20\]\[1\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[20\]\[1\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714550 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[20\]\[1\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[20\]\[1\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714550 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[20\]\[1\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[20\]\[1\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714550 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[20\]\[1\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[20\]\[1\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714550 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[20\]\[1\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[20\]\[1\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714550 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[20\]\[1\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[20\]\[1\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714550 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[20\]\[1\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[20\]\[1\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714550 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[20\]\[1\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[20\]\[1\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714550 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[20\]\[2\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[20\]\[2\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714550 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[20\]\[2\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[20\]\[2\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714550 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[20\]\[2\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[20\]\[2\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714550 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[20\]\[2\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[20\]\[2\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714550 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[20\]\[2\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[20\]\[2\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714551 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[20\]\[2\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[20\]\[2\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714551 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[20\]\[2\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[20\]\[2\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714551 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[20\]\[2\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[20\]\[2\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714551 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[20\]\[3\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[20\]\[3\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714551 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[20\]\[3\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[20\]\[3\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714551 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[20\]\[3\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[20\]\[3\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714551 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[20\]\[3\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[20\]\[3\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714551 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[20\]\[3\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[20\]\[3\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714551 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[20\]\[3\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[20\]\[3\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714551 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[20\]\[3\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[20\]\[3\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714551 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[20\]\[3\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[20\]\[3\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714551 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[19\]\[0\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[19\]\[0\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714551 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[19\]\[0\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[19\]\[0\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714552 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[19\]\[0\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[19\]\[0\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714552 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[19\]\[0\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[19\]\[0\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714552 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[19\]\[0\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[19\]\[0\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714552 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[19\]\[0\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[19\]\[0\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714552 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[19\]\[0\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[19\]\[0\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714552 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[19\]\[0\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[19\]\[0\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714552 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[19\]\[1\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[19\]\[1\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714553 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[19\]\[1\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[19\]\[1\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714553 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[19\]\[1\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[19\]\[1\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714553 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[19\]\[1\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[19\]\[1\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714553 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[19\]\[1\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[19\]\[1\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714553 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[19\]\[1\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[19\]\[1\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714553 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[19\]\[1\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[19\]\[1\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714553 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[19\]\[1\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[19\]\[1\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714553 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[19\]\[2\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[19\]\[2\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714553 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[19\]\[2\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[19\]\[2\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714553 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[19\]\[2\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[19\]\[2\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714553 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[19\]\[2\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[19\]\[2\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714554 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[19\]\[2\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[19\]\[2\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714554 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[19\]\[2\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[19\]\[2\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714554 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[19\]\[2\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[19\]\[2\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714554 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[19\]\[2\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[19\]\[2\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714554 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[19\]\[3\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[19\]\[3\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714554 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[19\]\[3\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[19\]\[3\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714554 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[19\]\[3\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[19\]\[3\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714554 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[19\]\[3\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[19\]\[3\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714554 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[19\]\[3\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[19\]\[3\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714554 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[19\]\[3\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[19\]\[3\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714554 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[19\]\[3\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[19\]\[3\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714554 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[19\]\[3\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[19\]\[3\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714554 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[18\]\[0\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[18\]\[0\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714555 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[18\]\[0\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[18\]\[0\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714555 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[18\]\[0\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[18\]\[0\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714555 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[18\]\[0\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[18\]\[0\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714555 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[18\]\[0\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[18\]\[0\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714555 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[18\]\[0\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[18\]\[0\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714555 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[18\]\[0\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[18\]\[0\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714555 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[18\]\[0\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[18\]\[0\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714555 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[18\]\[1\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[18\]\[1\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714555 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[18\]\[1\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[18\]\[1\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714555 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[18\]\[1\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[18\]\[1\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714555 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[18\]\[1\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[18\]\[1\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714555 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[18\]\[1\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[18\]\[1\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714556 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[18\]\[1\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[18\]\[1\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714556 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[18\]\[1\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[18\]\[1\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714556 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[18\]\[1\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[18\]\[1\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714556 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[18\]\[2\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[18\]\[2\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714556 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[18\]\[2\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[18\]\[2\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714556 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[18\]\[2\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[18\]\[2\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714556 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[18\]\[2\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[18\]\[2\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714556 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[18\]\[2\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[18\]\[2\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714556 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[18\]\[2\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[18\]\[2\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714556 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[18\]\[2\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[18\]\[2\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714556 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[18\]\[2\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[18\]\[2\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714556 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[18\]\[3\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[18\]\[3\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714556 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[18\]\[3\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[18\]\[3\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714557 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[18\]\[3\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[18\]\[3\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714557 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[18\]\[3\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[18\]\[3\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714557 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[18\]\[3\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[18\]\[3\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714557 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[18\]\[3\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[18\]\[3\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714557 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[18\]\[3\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[18\]\[3\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714557 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[18\]\[3\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[18\]\[3\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714557 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[17\]\[0\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[17\]\[0\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714557 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[17\]\[0\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[17\]\[0\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714557 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[17\]\[0\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[17\]\[0\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714557 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[17\]\[0\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[17\]\[0\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714557 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[17\]\[0\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[17\]\[0\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714557 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[17\]\[0\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[17\]\[0\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714558 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[17\]\[0\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[17\]\[0\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714558 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[17\]\[0\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[17\]\[0\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714558 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[17\]\[1\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[17\]\[1\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714558 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[17\]\[1\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[17\]\[1\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714558 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[17\]\[1\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[17\]\[1\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714558 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[17\]\[1\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[17\]\[1\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714558 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[17\]\[1\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[17\]\[1\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714558 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[17\]\[1\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[17\]\[1\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714558 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[17\]\[1\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[17\]\[1\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714558 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[17\]\[1\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[17\]\[1\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714558 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[17\]\[2\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[17\]\[2\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714558 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[17\]\[2\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[17\]\[2\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714559 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[17\]\[2\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[17\]\[2\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714559 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[17\]\[2\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[17\]\[2\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714559 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[17\]\[2\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[17\]\[2\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714559 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[17\]\[2\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[17\]\[2\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714559 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[17\]\[2\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[17\]\[2\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714559 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[17\]\[2\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[17\]\[2\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714559 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[17\]\[3\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[17\]\[3\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714559 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[17\]\[3\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[17\]\[3\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714559 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[17\]\[3\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[17\]\[3\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714559 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[17\]\[3\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[17\]\[3\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714559 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[17\]\[3\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[17\]\[3\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714559 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[17\]\[3\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[17\]\[3\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714560 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[17\]\[3\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[17\]\[3\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714560 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[17\]\[3\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[17\]\[3\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714560 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[16\]\[0\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[16\]\[0\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714560 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[16\]\[0\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[16\]\[0\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714560 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[16\]\[0\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[16\]\[0\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714560 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[16\]\[0\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[16\]\[0\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714560 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[16\]\[0\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[16\]\[0\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714560 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[16\]\[0\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[16\]\[0\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714560 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[16\]\[0\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[16\]\[0\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714560 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[16\]\[0\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[16\]\[0\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714560 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[16\]\[1\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[16\]\[1\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714560 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[16\]\[1\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[16\]\[1\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714560 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[16\]\[1\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[16\]\[1\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714561 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[16\]\[1\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[16\]\[1\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714561 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[16\]\[1\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[16\]\[1\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714561 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[16\]\[1\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[16\]\[1\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714561 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[16\]\[1\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[16\]\[1\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714561 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[16\]\[1\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[16\]\[1\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714561 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[16\]\[2\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[16\]\[2\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714561 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[16\]\[2\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[16\]\[2\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714561 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[16\]\[2\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[16\]\[2\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714561 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[16\]\[2\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[16\]\[2\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714561 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[16\]\[2\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[16\]\[2\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714562 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[16\]\[2\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[16\]\[2\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714562 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[16\]\[2\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[16\]\[2\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714562 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[16\]\[2\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[16\]\[2\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714562 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[16\]\[3\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[16\]\[3\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714562 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[16\]\[3\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[16\]\[3\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714562 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[16\]\[3\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[16\]\[3\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714562 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[16\]\[3\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[16\]\[3\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714562 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[16\]\[3\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[16\]\[3\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714562 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[16\]\[3\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[16\]\[3\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714562 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[16\]\[3\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[16\]\[3\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714562 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[16\]\[3\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[16\]\[3\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714563 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[15\]\[0\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[15\]\[0\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714563 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[15\]\[0\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[15\]\[0\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714563 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[15\]\[0\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[15\]\[0\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714563 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[15\]\[0\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[15\]\[0\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714563 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[15\]\[0\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[15\]\[0\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714563 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[15\]\[0\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[15\]\[0\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714563 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[15\]\[0\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[15\]\[0\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714563 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[15\]\[0\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[15\]\[0\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714563 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[15\]\[1\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[15\]\[1\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714563 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[15\]\[1\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[15\]\[1\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714564 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[15\]\[1\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[15\]\[1\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714564 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[15\]\[1\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[15\]\[1\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714564 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[15\]\[1\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[15\]\[1\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714564 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[15\]\[1\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[15\]\[1\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714564 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[15\]\[1\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[15\]\[1\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714564 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[15\]\[1\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[15\]\[1\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714564 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[15\]\[2\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[15\]\[2\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714564 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[15\]\[2\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[15\]\[2\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714564 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[15\]\[2\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[15\]\[2\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714564 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[15\]\[2\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[15\]\[2\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714564 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[15\]\[2\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[15\]\[2\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714565 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[15\]\[2\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[15\]\[2\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714565 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[15\]\[2\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[15\]\[2\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714565 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[15\]\[2\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[15\]\[2\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714565 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[15\]\[3\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[15\]\[3\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714565 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[15\]\[3\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[15\]\[3\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714565 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[15\]\[3\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[15\]\[3\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714565 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[15\]\[3\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[15\]\[3\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714565 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[15\]\[3\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[15\]\[3\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714565 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[15\]\[3\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[15\]\[3\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714565 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[15\]\[3\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[15\]\[3\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714565 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[15\]\[3\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[15\]\[3\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714565 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[14\]\[0\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[14\]\[0\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714566 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[14\]\[0\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[14\]\[0\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714566 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[14\]\[0\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[14\]\[0\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714566 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[14\]\[0\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[14\]\[0\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714566 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[14\]\[0\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[14\]\[0\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714566 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[14\]\[0\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[14\]\[0\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714566 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[14\]\[0\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[14\]\[0\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714566 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[14\]\[0\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[14\]\[0\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714566 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[14\]\[1\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[14\]\[1\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714566 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[14\]\[1\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[14\]\[1\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714566 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[14\]\[1\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[14\]\[1\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714566 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[14\]\[1\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[14\]\[1\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714566 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[14\]\[1\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[14\]\[1\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714566 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[14\]\[1\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[14\]\[1\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714567 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[14\]\[1\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[14\]\[1\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714567 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[14\]\[1\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[14\]\[1\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714567 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[14\]\[2\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[14\]\[2\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714567 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[14\]\[2\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[14\]\[2\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714567 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[14\]\[2\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[14\]\[2\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714567 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[14\]\[2\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[14\]\[2\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714567 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[14\]\[2\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[14\]\[2\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714567 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[14\]\[2\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[14\]\[2\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714567 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[14\]\[2\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[14\]\[2\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714567 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[14\]\[2\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[14\]\[2\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714567 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[14\]\[3\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[14\]\[3\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714567 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[14\]\[3\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[14\]\[3\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714567 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[14\]\[3\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[14\]\[3\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714568 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[14\]\[3\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[14\]\[3\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714568 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[14\]\[3\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[14\]\[3\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714568 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[14\]\[3\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[14\]\[3\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714568 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[14\]\[3\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[14\]\[3\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714568 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[14\]\[3\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[14\]\[3\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714568 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[13\]\[0\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[13\]\[0\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714568 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[13\]\[0\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[13\]\[0\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714568 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[13\]\[0\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[13\]\[0\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714568 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[13\]\[0\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[13\]\[0\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714568 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[13\]\[0\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[13\]\[0\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714568 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[13\]\[0\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[13\]\[0\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714568 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[13\]\[0\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[13\]\[0\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714569 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[13\]\[0\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[13\]\[0\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714569 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[13\]\[1\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[13\]\[1\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714569 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[13\]\[1\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[13\]\[1\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714569 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[13\]\[1\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[13\]\[1\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714569 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[13\]\[1\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[13\]\[1\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714569 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[13\]\[1\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[13\]\[1\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714569 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[13\]\[1\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[13\]\[1\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714569 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[13\]\[1\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[13\]\[1\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714569 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[13\]\[1\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[13\]\[1\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714569 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[13\]\[2\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[13\]\[2\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714569 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[13\]\[2\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[13\]\[2\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714569 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[13\]\[2\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[13\]\[2\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714570 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[13\]\[2\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[13\]\[2\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714570 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[13\]\[2\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[13\]\[2\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714570 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[13\]\[2\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[13\]\[2\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714570 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[13\]\[2\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[13\]\[2\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714570 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[13\]\[2\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[13\]\[2\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714570 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[13\]\[3\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[13\]\[3\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714570 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[13\]\[3\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[13\]\[3\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714570 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[13\]\[3\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[13\]\[3\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714571 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[13\]\[3\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[13\]\[3\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714571 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[13\]\[3\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[13\]\[3\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714571 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[13\]\[3\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[13\]\[3\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714571 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[13\]\[3\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[13\]\[3\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714571 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[13\]\[3\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[13\]\[3\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714571 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[12\]\[0\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[12\]\[0\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714571 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[12\]\[0\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[12\]\[0\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714571 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[12\]\[0\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[12\]\[0\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714571 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[12\]\[0\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[12\]\[0\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714571 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[12\]\[0\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[12\]\[0\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714571 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[12\]\[0\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[12\]\[0\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714572 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[12\]\[0\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[12\]\[0\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714572 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[12\]\[0\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[12\]\[0\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714572 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[12\]\[1\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[12\]\[1\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714572 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[12\]\[1\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[12\]\[1\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714572 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[12\]\[1\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[12\]\[1\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714572 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[12\]\[1\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[12\]\[1\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714572 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[12\]\[1\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[12\]\[1\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714572 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[12\]\[1\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[12\]\[1\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714572 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[12\]\[1\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[12\]\[1\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714572 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[12\]\[1\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[12\]\[1\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714572 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[12\]\[2\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[12\]\[2\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714572 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[12\]\[2\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[12\]\[2\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714573 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[12\]\[2\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[12\]\[2\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714573 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[12\]\[2\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[12\]\[2\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714573 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[12\]\[2\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[12\]\[2\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714573 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[12\]\[2\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[12\]\[2\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714573 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[12\]\[2\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[12\]\[2\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714573 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[12\]\[2\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[12\]\[2\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714573 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[12\]\[3\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[12\]\[3\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714573 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[12\]\[3\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[12\]\[3\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714573 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[12\]\[3\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[12\]\[3\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714573 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[12\]\[3\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[12\]\[3\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714573 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[12\]\[3\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[12\]\[3\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714573 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[12\]\[3\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[12\]\[3\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714574 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[12\]\[3\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[12\]\[3\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714574 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[12\]\[3\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[12\]\[3\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714574 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[11\]\[0\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[11\]\[0\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714574 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[11\]\[0\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[11\]\[0\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714574 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[11\]\[0\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[11\]\[0\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714574 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[11\]\[0\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[11\]\[0\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714574 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[11\]\[0\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[11\]\[0\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714574 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[11\]\[0\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[11\]\[0\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714574 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[11\]\[0\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[11\]\[0\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714574 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[11\]\[0\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[11\]\[0\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714574 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[11\]\[1\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[11\]\[1\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714575 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[11\]\[1\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[11\]\[1\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714575 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[11\]\[1\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[11\]\[1\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714575 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[11\]\[1\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[11\]\[1\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714575 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[11\]\[1\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[11\]\[1\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714575 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[11\]\[1\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[11\]\[1\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714575 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[11\]\[1\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[11\]\[1\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714575 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[11\]\[1\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[11\]\[1\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714575 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[11\]\[2\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[11\]\[2\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714575 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[11\]\[2\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[11\]\[2\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714575 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[11\]\[2\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[11\]\[2\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714575 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[11\]\[2\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[11\]\[2\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714576 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[11\]\[2\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[11\]\[2\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714576 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[11\]\[2\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[11\]\[2\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714576 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[11\]\[2\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[11\]\[2\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714576 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[11\]\[2\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[11\]\[2\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714576 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[11\]\[3\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[11\]\[3\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714576 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[11\]\[3\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[11\]\[3\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714576 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[11\]\[3\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[11\]\[3\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714576 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[11\]\[3\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[11\]\[3\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714576 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[11\]\[3\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[11\]\[3\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714576 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[11\]\[3\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[11\]\[3\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714576 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[11\]\[3\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[11\]\[3\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714577 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[11\]\[3\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[11\]\[3\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714577 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[10\]\[0\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[10\]\[0\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714577 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[10\]\[0\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[10\]\[0\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714577 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[10\]\[0\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[10\]\[0\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714577 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[10\]\[0\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[10\]\[0\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714577 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[10\]\[0\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[10\]\[0\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714577 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[10\]\[0\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[10\]\[0\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714577 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[10\]\[0\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[10\]\[0\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714577 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[10\]\[0\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[10\]\[0\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714577 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[10\]\[1\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[10\]\[1\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714577 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[10\]\[1\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[10\]\[1\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714578 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[10\]\[1\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[10\]\[1\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714578 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[10\]\[1\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[10\]\[1\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714578 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[10\]\[1\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[10\]\[1\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714578 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[10\]\[1\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[10\]\[1\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714578 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[10\]\[1\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[10\]\[1\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714578 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[10\]\[1\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[10\]\[1\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714578 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[10\]\[2\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[10\]\[2\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714578 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[10\]\[2\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[10\]\[2\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714578 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[10\]\[2\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[10\]\[2\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714578 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[10\]\[2\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[10\]\[2\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714578 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[10\]\[2\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[10\]\[2\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714579 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[10\]\[2\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[10\]\[2\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714579 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[10\]\[2\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[10\]\[2\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714579 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[10\]\[2\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[10\]\[2\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714579 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[10\]\[3\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[10\]\[3\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714579 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[10\]\[3\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[10\]\[3\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714579 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[10\]\[3\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[10\]\[3\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714579 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[10\]\[3\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[10\]\[3\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714579 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[10\]\[3\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[10\]\[3\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714579 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[10\]\[3\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[10\]\[3\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714579 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[10\]\[3\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[10\]\[3\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714579 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[10\]\[3\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[10\]\[3\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714579 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[9\]\[0\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[9\]\[0\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714580 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[9\]\[0\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[9\]\[0\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714580 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[9\]\[0\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[9\]\[0\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714580 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[9\]\[0\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[9\]\[0\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714580 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[9\]\[0\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[9\]\[0\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714580 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[9\]\[0\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[9\]\[0\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714580 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[9\]\[0\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[9\]\[0\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714580 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[9\]\[0\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[9\]\[0\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714580 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[9\]\[1\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[9\]\[1\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714580 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[9\]\[1\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[9\]\[1\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714580 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[9\]\[1\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[9\]\[1\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714580 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[9\]\[1\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[9\]\[1\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714580 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[9\]\[1\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[9\]\[1\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714581 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[9\]\[1\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[9\]\[1\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714581 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[9\]\[1\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[9\]\[1\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714581 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[9\]\[1\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[9\]\[1\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714581 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[9\]\[2\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[9\]\[2\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714581 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[9\]\[2\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[9\]\[2\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714581 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[9\]\[2\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[9\]\[2\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714581 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[9\]\[2\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[9\]\[2\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714581 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[9\]\[2\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[9\]\[2\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714581 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[9\]\[2\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[9\]\[2\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714581 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[9\]\[2\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[9\]\[2\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714581 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[9\]\[2\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[9\]\[2\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714581 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[9\]\[3\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[9\]\[3\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714582 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[9\]\[3\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[9\]\[3\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714582 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[9\]\[3\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[9\]\[3\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714582 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[9\]\[3\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[9\]\[3\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714582 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[9\]\[3\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[9\]\[3\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714582 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[9\]\[3\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[9\]\[3\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714582 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[9\]\[3\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[9\]\[3\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714582 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[9\]\[3\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[9\]\[3\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714582 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[8\]\[0\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[8\]\[0\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714582 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[8\]\[0\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[8\]\[0\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714582 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[8\]\[0\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[8\]\[0\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714582 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[8\]\[0\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[8\]\[0\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714583 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[8\]\[0\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[8\]\[0\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714583 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[8\]\[0\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[8\]\[0\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714583 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[8\]\[0\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[8\]\[0\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714583 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[8\]\[0\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[8\]\[0\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714583 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[8\]\[1\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[8\]\[1\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714583 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[8\]\[1\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[8\]\[1\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714583 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[8\]\[1\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[8\]\[1\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714583 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[8\]\[1\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[8\]\[1\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714583 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[8\]\[1\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[8\]\[1\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714583 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[8\]\[1\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[8\]\[1\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714583 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[8\]\[1\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[8\]\[1\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714584 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[8\]\[1\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[8\]\[1\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714584 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[8\]\[2\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[8\]\[2\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714584 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[8\]\[2\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[8\]\[2\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714584 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[8\]\[2\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[8\]\[2\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714584 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[8\]\[2\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[8\]\[2\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714584 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[8\]\[2\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[8\]\[2\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714584 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[8\]\[2\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[8\]\[2\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714584 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[8\]\[2\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[8\]\[2\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714584 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[8\]\[2\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[8\]\[2\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714584 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[8\]\[3\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[8\]\[3\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714584 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[8\]\[3\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[8\]\[3\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714585 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[8\]\[3\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[8\]\[3\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714585 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[8\]\[3\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[8\]\[3\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714585 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[8\]\[3\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[8\]\[3\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714585 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[8\]\[3\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[8\]\[3\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714585 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[8\]\[3\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[8\]\[3\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714585 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[8\]\[3\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[8\]\[3\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714585 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[7\]\[0\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[7\]\[0\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714585 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[7\]\[0\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[7\]\[0\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714585 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[7\]\[0\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[7\]\[0\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714585 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[7\]\[0\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[7\]\[0\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714585 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[7\]\[0\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[7\]\[0\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714585 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[7\]\[0\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[7\]\[0\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714586 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[7\]\[0\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[7\]\[0\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714586 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[7\]\[0\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[7\]\[0\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714586 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[7\]\[1\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[7\]\[1\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714586 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[7\]\[1\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[7\]\[1\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714586 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[7\]\[1\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[7\]\[1\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714586 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[7\]\[1\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[7\]\[1\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714586 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[7\]\[1\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[7\]\[1\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714586 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[7\]\[1\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[7\]\[1\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714586 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[7\]\[1\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[7\]\[1\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714586 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[7\]\[1\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[7\]\[1\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714586 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[7\]\[2\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[7\]\[2\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714586 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[7\]\[2\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[7\]\[2\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714587 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[7\]\[2\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[7\]\[2\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714587 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[7\]\[2\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[7\]\[2\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714587 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[7\]\[2\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[7\]\[2\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714587 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[7\]\[2\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[7\]\[2\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714587 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[7\]\[2\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[7\]\[2\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714587 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[7\]\[2\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[7\]\[2\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714587 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[7\]\[3\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[7\]\[3\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714587 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[7\]\[3\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[7\]\[3\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714587 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[7\]\[3\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[7\]\[3\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714587 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[7\]\[3\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[7\]\[3\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714587 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[7\]\[3\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[7\]\[3\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714587 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[7\]\[3\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[7\]\[3\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714588 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[7\]\[3\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[7\]\[3\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714588 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[7\]\[3\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[7\]\[3\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714588 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[6\]\[0\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[6\]\[0\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714588 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[6\]\[0\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[6\]\[0\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714588 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[6\]\[0\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[6\]\[0\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714588 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[6\]\[0\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[6\]\[0\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714588 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[6\]\[0\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[6\]\[0\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714588 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[6\]\[0\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[6\]\[0\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714588 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[6\]\[0\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[6\]\[0\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714588 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[6\]\[0\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[6\]\[0\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714588 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[6\]\[1\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[6\]\[1\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714589 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[6\]\[1\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[6\]\[1\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714589 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[6\]\[1\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[6\]\[1\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714589 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[6\]\[1\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[6\]\[1\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714589 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[6\]\[1\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[6\]\[1\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714589 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[6\]\[1\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[6\]\[1\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714589 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[6\]\[1\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[6\]\[1\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714589 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[6\]\[1\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[6\]\[1\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714589 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[6\]\[2\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[6\]\[2\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714589 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[6\]\[2\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[6\]\[2\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714589 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[6\]\[2\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[6\]\[2\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714589 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[6\]\[2\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[6\]\[2\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714589 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[6\]\[2\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[6\]\[2\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714590 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[6\]\[2\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[6\]\[2\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714590 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[6\]\[2\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[6\]\[2\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714590 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[6\]\[2\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[6\]\[2\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714590 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[6\]\[3\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[6\]\[3\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714590 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[6\]\[3\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[6\]\[3\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714590 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[6\]\[3\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[6\]\[3\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714590 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[6\]\[3\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[6\]\[3\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714590 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[6\]\[3\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[6\]\[3\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714590 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[6\]\[3\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[6\]\[3\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714590 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[6\]\[3\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[6\]\[3\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714590 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[6\]\[3\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[6\]\[3\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714591 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[5\]\[0\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[5\]\[0\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714591 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[5\]\[0\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[5\]\[0\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714591 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[5\]\[0\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[5\]\[0\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714591 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[5\]\[0\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[5\]\[0\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714591 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[5\]\[0\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[5\]\[0\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714591 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[5\]\[0\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[5\]\[0\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714591 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[5\]\[0\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[5\]\[0\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714591 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[5\]\[0\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[5\]\[0\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714591 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[5\]\[1\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[5\]\[1\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714591 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[5\]\[1\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[5\]\[1\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714591 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[5\]\[1\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[5\]\[1\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714591 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[5\]\[1\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[5\]\[1\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714592 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[5\]\[1\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[5\]\[1\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714592 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[5\]\[1\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[5\]\[1\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714592 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[5\]\[1\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[5\]\[1\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714592 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[5\]\[1\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[5\]\[1\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714592 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[5\]\[2\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[5\]\[2\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714592 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[5\]\[2\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[5\]\[2\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714592 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[5\]\[2\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[5\]\[2\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714592 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[5\]\[2\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[5\]\[2\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714592 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[5\]\[2\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[5\]\[2\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714592 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[5\]\[2\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[5\]\[2\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714592 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[5\]\[2\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[5\]\[2\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714593 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[5\]\[2\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[5\]\[2\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714593 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[5\]\[3\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[5\]\[3\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714593 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[5\]\[3\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[5\]\[3\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714593 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[5\]\[3\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[5\]\[3\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714593 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[5\]\[3\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[5\]\[3\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714593 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[5\]\[3\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[5\]\[3\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714593 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[5\]\[3\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[5\]\[3\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714593 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[5\]\[3\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[5\]\[3\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714593 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[5\]\[3\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[5\]\[3\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714594 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[4\]\[0\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[4\]\[0\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714594 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[4\]\[0\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[4\]\[0\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714594 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[4\]\[0\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[4\]\[0\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714594 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[4\]\[0\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[4\]\[0\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714594 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[4\]\[0\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[4\]\[0\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714594 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[4\]\[0\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[4\]\[0\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714594 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[4\]\[0\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[4\]\[0\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714594 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[4\]\[0\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[4\]\[0\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714594 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[4\]\[1\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[4\]\[1\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714594 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[4\]\[1\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[4\]\[1\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714594 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[4\]\[1\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[4\]\[1\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714595 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[4\]\[1\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[4\]\[1\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714595 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[4\]\[1\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[4\]\[1\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714595 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[4\]\[1\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[4\]\[1\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714595 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[4\]\[1\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[4\]\[1\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714595 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[4\]\[1\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[4\]\[1\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714595 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[4\]\[2\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[4\]\[2\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714595 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[4\]\[2\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[4\]\[2\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714596 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[4\]\[2\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[4\]\[2\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714596 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[4\]\[2\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[4\]\[2\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714596 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[4\]\[2\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[4\]\[2\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714596 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[4\]\[2\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[4\]\[2\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714596 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[4\]\[2\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[4\]\[2\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714596 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[4\]\[2\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[4\]\[2\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714596 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[4\]\[3\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[4\]\[3\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714596 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[4\]\[3\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[4\]\[3\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714596 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[4\]\[3\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[4\]\[3\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714596 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[4\]\[3\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[4\]\[3\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714596 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[4\]\[3\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[4\]\[3\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714597 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[4\]\[3\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[4\]\[3\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714597 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[4\]\[3\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[4\]\[3\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714597 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[4\]\[3\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[4\]\[3\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714597 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[3\]\[0\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[3\]\[0\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714597 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[3\]\[0\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[3\]\[0\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714597 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[3\]\[0\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[3\]\[0\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714597 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[3\]\[0\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[3\]\[0\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714597 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[3\]\[0\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[3\]\[0\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714597 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[3\]\[0\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[3\]\[0\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714597 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[3\]\[0\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[3\]\[0\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714597 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[3\]\[0\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[3\]\[0\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714598 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[3\]\[1\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[3\]\[1\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714598 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[3\]\[1\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[3\]\[1\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714598 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[3\]\[1\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[3\]\[1\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714598 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[3\]\[1\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[3\]\[1\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714598 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[3\]\[1\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[3\]\[1\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714598 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[3\]\[1\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[3\]\[1\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714598 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[3\]\[1\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[3\]\[1\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714598 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[3\]\[1\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[3\]\[1\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714598 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[3\]\[2\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[3\]\[2\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714598 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[3\]\[2\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[3\]\[2\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714599 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[3\]\[2\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[3\]\[2\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714599 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[3\]\[2\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[3\]\[2\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714599 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[3\]\[2\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[3\]\[2\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714599 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[3\]\[2\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[3\]\[2\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714599 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[3\]\[2\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[3\]\[2\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714599 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[3\]\[2\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[3\]\[2\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714599 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[3\]\[3\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[3\]\[3\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714599 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[3\]\[3\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[3\]\[3\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714599 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[3\]\[3\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[3\]\[3\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714599 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[3\]\[3\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[3\]\[3\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714600 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[3\]\[3\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[3\]\[3\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714600 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[3\]\[3\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[3\]\[3\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714600 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[3\]\[3\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[3\]\[3\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714600 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[3\]\[3\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[3\]\[3\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714600 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[2\]\[0\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[2\]\[0\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714600 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[2\]\[0\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[2\]\[0\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714600 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[2\]\[0\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[2\]\[0\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714600 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[2\]\[0\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[2\]\[0\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714600 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[2\]\[0\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[2\]\[0\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714600 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[2\]\[0\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[2\]\[0\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714600 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[2\]\[0\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[2\]\[0\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714601 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[2\]\[0\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[2\]\[0\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714601 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[2\]\[1\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[2\]\[1\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714601 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[2\]\[1\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[2\]\[1\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714601 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[2\]\[1\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[2\]\[1\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714601 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[2\]\[1\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[2\]\[1\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714601 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[2\]\[1\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[2\]\[1\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714601 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[2\]\[1\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[2\]\[1\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714601 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[2\]\[1\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[2\]\[1\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714601 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[2\]\[1\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[2\]\[1\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714601 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[2\]\[2\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[2\]\[2\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714602 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[2\]\[2\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[2\]\[2\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714602 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[2\]\[2\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[2\]\[2\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714602 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[2\]\[2\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[2\]\[2\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714602 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[2\]\[2\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[2\]\[2\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714602 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[2\]\[2\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[2\]\[2\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714602 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[2\]\[2\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[2\]\[2\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714602 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[2\]\[2\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[2\]\[2\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714602 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[2\]\[3\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[2\]\[3\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714602 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[2\]\[3\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[2\]\[3\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714602 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[2\]\[3\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[2\]\[3\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714602 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[2\]\[3\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[2\]\[3\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714603 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[2\]\[3\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[2\]\[3\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714603 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[2\]\[3\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[2\]\[3\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714603 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[2\]\[3\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[2\]\[3\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714603 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[2\]\[3\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[2\]\[3\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714603 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[1\]\[0\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[1\]\[0\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714603 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[1\]\[0\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[1\]\[0\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714603 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[1\]\[0\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[1\]\[0\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714603 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[1\]\[0\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[1\]\[0\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714603 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[1\]\[0\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[1\]\[0\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714603 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[1\]\[0\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[1\]\[0\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714603 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[1\]\[0\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[1\]\[0\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714604 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[1\]\[0\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[1\]\[0\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714604 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[1\]\[1\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[1\]\[1\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714604 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[1\]\[1\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[1\]\[1\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714604 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[1\]\[1\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[1\]\[1\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714604 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[1\]\[1\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[1\]\[1\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714604 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[1\]\[1\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[1\]\[1\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714604 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[1\]\[1\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[1\]\[1\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714604 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[1\]\[1\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[1\]\[1\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714604 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[1\]\[1\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[1\]\[1\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714604 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[1\]\[2\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[1\]\[2\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714604 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[1\]\[2\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[1\]\[2\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714605 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[1\]\[2\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[1\]\[2\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714605 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[1\]\[2\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[1\]\[2\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714605 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[1\]\[2\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[1\]\[2\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714605 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[1\]\[2\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[1\]\[2\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714605 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[1\]\[2\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[1\]\[2\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714605 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[1\]\[2\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[1\]\[2\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714605 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[1\]\[3\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[1\]\[3\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714605 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[1\]\[3\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[1\]\[3\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714605 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[1\]\[3\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[1\]\[3\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714605 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[1\]\[3\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[1\]\[3\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714608 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[1\]\[3\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[1\]\[3\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714608 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[1\]\[3\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[1\]\[3\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714608 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[1\]\[3\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[1\]\[3\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714608 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[1\]\[3\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[1\]\[3\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714608 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[0\]\[0\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[0\]\[0\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714608 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[0\]\[0\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[0\]\[0\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714609 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[0\]\[0\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[0\]\[0\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714609 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[0\]\[0\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[0\]\[0\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714609 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[0\]\[0\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[0\]\[0\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714609 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[0\]\[0\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[0\]\[0\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714609 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[0\]\[0\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[0\]\[0\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714609 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[0\]\[0\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[0\]\[0\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714609 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[0\]\[1\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[0\]\[1\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714609 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[0\]\[1\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[0\]\[1\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714610 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[0\]\[1\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[0\]\[1\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714610 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[0\]\[1\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[0\]\[1\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714610 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[0\]\[1\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[0\]\[1\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714610 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[0\]\[1\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[0\]\[1\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714610 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[0\]\[1\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[0\]\[1\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714610 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[0\]\[1\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[0\]\[1\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714610 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[0\]\[2\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[0\]\[2\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714610 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[0\]\[2\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[0\]\[2\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714610 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[0\]\[2\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[0\]\[2\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714610 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[0\]\[2\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[0\]\[2\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714611 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[0\]\[2\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[0\]\[2\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714611 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[0\]\[2\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[0\]\[2\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714611 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[0\]\[2\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[0\]\[2\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714611 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[0\]\[2\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[0\]\[2\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714611 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[0\]\[3\]\[0\] lsu.sv(422) " "Inferred latch for \"data_memory\[0\]\[3\]\[0\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714611 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[0\]\[3\]\[1\] lsu.sv(422) " "Inferred latch for \"data_memory\[0\]\[3\]\[1\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714611 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[0\]\[3\]\[2\] lsu.sv(422) " "Inferred latch for \"data_memory\[0\]\[3\]\[2\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714611 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[0\]\[3\]\[3\] lsu.sv(422) " "Inferred latch for \"data_memory\[0\]\[3\]\[3\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714611 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[0\]\[3\]\[4\] lsu.sv(422) " "Inferred latch for \"data_memory\[0\]\[3\]\[4\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714611 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[0\]\[3\]\[5\] lsu.sv(422) " "Inferred latch for \"data_memory\[0\]\[3\]\[5\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714612 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[0\]\[3\]\[6\] lsu.sv(422) " "Inferred latch for \"data_memory\[0\]\[3\]\[6\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714612 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory\[0\]\[3\]\[7\] lsu.sv(422) " "Inferred latch for \"data_memory\[0\]\[3\]\[7\]\" at lsu.sv(422)" {  } { { "RISC_V/lsu.sv" "" { Text "D:/DATN_FINAL/RISC_V/lsu.sv" 422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825714612 "|wrapper_processor|processor:dut|pipelined:CPU|lsu:lsu"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "data_memory " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"data_memory\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1764825715138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB processor:dut\|pipelined:CPU\|MEM_WB:MEM_WB " "Elaborating entity \"MEM_WB\" for hierarchy \"processor:dut\|pipelined:CPU\|MEM_WB:MEM_WB\"" {  } { { "RISC_V/pipelined.sv" "MEM_WB" { Text "D:/DATN_FINAL/RISC_V/pipelined.sv" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764825715244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_unit processor:dut\|pipelined:CPU\|hazard_unit:HU " "Elaborating entity \"hazard_unit\" for hierarchy \"processor:dut\|pipelined:CPU\|hazard_unit:HU\"" {  } { { "RISC_V/pipelined.sv" "HU" { Text "D:/DATN_FINAL/RISC_V/pipelined.sv" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764825715253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forward_unit processor:dut\|pipelined:CPU\|forward_unit:FU " "Elaborating entity \"forward_unit\" for hierarchy \"processor:dut\|pipelined:CPU\|forward_unit:FU\"" {  } { { "RISC_V/pipelined.sv" "FU" { Text "D:/DATN_FINAL/RISC_V/pipelined.sv" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764825715258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSR processor:dut\|pipelined:CPU\|CSR:CSR " "Elaborating entity \"CSR\" for hierarchy \"processor:dut\|pipelined:CPU\|CSR:CSR\"" {  } { { "RISC_V/pipelined.sv" "CSR" { Text "D:/DATN_FINAL/RISC_V/pipelined.sv" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764825715262 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mip_addr CSR.sv(38) " "Verilog HDL or VHDL warning at CSR.sv(38): object \"mip_addr\" assigned a value but never read" {  } { { "RISC_V/CSR.sv" "" { Text "D:/DATN_FINAL/RISC_V/CSR.sv" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764825715262 "|wrapper_processor|processor:dut|pipelined:CPU|CSR:CSR"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "mepc_base CSR.sv(39) " "Verilog HDL warning at CSR.sv(39): object mepc_base used but never assigned" {  } { { "RISC_V/CSR.sv" "" { Text "D:/DATN_FINAL/RISC_V/CSR.sv" 39 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1764825715262 "|wrapper_processor|processor:dut|pipelined:CPU|CSR:CSR"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mepc_base 0 CSR.sv(39) " "Net \"mepc_base\" at CSR.sv(39) has no driver or initial value, using a default initial value '0'" {  } { { "RISC_V/CSR.sv" "" { Text "D:/DATN_FINAL/RISC_V/CSR.sv" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1764825715265 "|wrapper_processor|processor:dut|pipelined:CPU|CSR:CSR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_intr processor:dut\|pipelined:CPU\|pc_intr:pc_intr " "Elaborating entity \"pc_intr\" for hierarchy \"processor:dut\|pipelined:CPU\|pc_intr:pc_intr\"" {  } { { "RISC_V/pipelined.sv" "pc_intr" { Text "D:/DATN_FINAL/RISC_V/pipelined.sv" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764825715276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "machine_controller processor:dut\|pipelined:CPU\|machine_controller:MC " "Elaborating entity \"machine_controller\" for hierarchy \"processor:dut\|pipelined:CPU\|machine_controller:MC\"" {  } { { "RISC_V/pipelined.sv" "MC" { Text "D:/DATN_FINAL/RISC_V/pipelined.sv" 499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764825715281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apb_master processor:dut\|pipelined:CPU\|apb_master:AM " "Elaborating entity \"apb_master\" for hierarchy \"processor:dut\|pipelined:CPU\|apb_master:AM\"" {  } { { "RISC_V/pipelined.sv" "AM" { Text "D:/DATN_FINAL/RISC_V/pipelined.sv" 532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764825715286 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "psel_q apb_master.sv(27) " "Verilog HDL or VHDL warning at apb_master.sv(27): object \"psel_q\" assigned a value but never read" {  } { { "RISC_V/apb_master.sv" "" { Text "D:/DATN_FINAL/RISC_V/apb_master.sv" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764825715286 "|wrapper_processor|processor:dut|pipelined:CPU|apb_master:AM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "penable_q apb_master.sv(27) " "Verilog HDL or VHDL warning at apb_master.sv(27): object \"penable_q\" assigned a value but never read" {  } { { "RISC_V/apb_master.sv" "" { Text "D:/DATN_FINAL/RISC_V/apb_master.sv" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764825715286 "|wrapper_processor|processor:dut|pipelined:CPU|apb_master:AM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer processor:dut\|timer:timer " "Elaborating entity \"timer\" for hierarchy \"processor:dut\|timer:timer\"" {  } { { "RISC_V/processor.sv" "timer" { Text "D:/DATN_FINAL/RISC_V/processor.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764825715298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_sel processor:dut\|timer:timer\|clk_sel:sys_clk " "Elaborating entity \"clk_sel\" for hierarchy \"processor:dut\|timer:timer\|clk_sel:sys_clk\"" {  } { { "RISC_V/timer/timer.sv" "sys_clk" { Text "D:/DATN_FINAL/RISC_V/timer/timer.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764825715303 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cks clk_sel.sv(14) " "Verilog HDL Always Construct warning at clk_sel.sv(14): variable \"cks\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RISC_V/timer/clk_sel.sv" "" { Text "D:/DATN_FINAL/RISC_V/timer/clk_sel.sv" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1764825715304 "|wrapper_processor|processor:dut|timer:timer|clk_sel:sys_clk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter processor:dut\|timer:timer\|counter:counter_module " "Elaborating entity \"counter\" for hierarchy \"processor:dut\|timer:timer\|counter:counter_module\"" {  } { { "RISC_V/timer/timer.sv" "counter_module" { Text "D:/DATN_FINAL/RISC_V/timer/timer.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764825715307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare processor:dut\|timer:timer\|compare:compare_module " "Elaborating entity \"compare\" for hierarchy \"processor:dut\|timer:timer\|compare:compare_module\"" {  } { { "RISC_V/timer/timer.sv" "compare_module" { Text "D:/DATN_FINAL/RISC_V/timer/timer.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764825715314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_control processor:dut\|timer:timer\|rw_control:reg_control " "Elaborating entity \"rw_control\" for hierarchy \"processor:dut\|timer:timer\|rw_control:reg_control\"" {  } { { "RISC_V/timer/timer.sv" "reg_control" { Text "D:/DATN_FINAL/RISC_V/timer/timer.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764825715318 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tcr_reg rw_control.sv(65) " "Verilog HDL Always Construct warning at rw_control.sv(65): inferring latch(es) for variable \"tcr_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "RISC_V/timer/rw_control.sv" "" { Text "D:/DATN_FINAL/RISC_V/timer/rw_control.sv" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1764825715319 "|wrapper_processor|processor:dut|timer:timer|rw_control:reg_control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "rw_control.sv(109) " "Verilog HDL Case Statement information at rw_control.sv(109): all case item expressions in this case statement are onehot" {  } { { "RISC_V/timer/rw_control.sv" "" { Text "D:/DATN_FINAL/RISC_V/timer/rw_control.sv" 109 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1764825715319 "|wrapper_processor|processor:dut|timer:timer|rw_control:reg_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupt_controller processor:dut\|interrupt_controller:plic " "Elaborating entity \"interrupt_controller\" for hierarchy \"processor:dut\|interrupt_controller:plic\"" {  } { { "RISC_V/processor.sv" "plic" { Text "D:/DATN_FINAL/RISC_V/processor.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764825715326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apb_rw processor:dut\|interrupt_controller:plic\|apb_rw:apb_protocol " "Elaborating entity \"apb_rw\" for hierarchy \"processor:dut\|interrupt_controller:plic\|apb_rw:apb_protocol\"" {  } { { "RISC_V/plic/intr_ctrl.sv" "apb_protocol" { Text "D:/DATN_FINAL/RISC_V/plic/intr_ctrl.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764825715332 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "apb_rw.sv(98) " "Verilog HDL Case Statement information at apb_rw.sv(98): all case item expressions in this case statement are onehot" {  } { { "RISC_V/plic/apb_rw.sv" "" { Text "D:/DATN_FINAL/RISC_V/plic/apb_rw.sv" 98 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1764825715335 "|wrapper_processor|processor:dut|interrupt_controller:plic|apb_rw:apb_protocol"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "prdata apb_rw.sv(97) " "Verilog HDL Always Construct warning at apb_rw.sv(97): inferring latch(es) for variable \"prdata\", which holds its previous value in one or more paths through the always construct" {  } { { "RISC_V/plic/apb_rw.sv" "" { Text "D:/DATN_FINAL/RISC_V/plic/apb_rw.sv" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1764825715336 "|wrapper_processor|processor:dut|interrupt_controller:plic|apb_rw:apb_protocol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prdata\[0\] apb_rw.sv(109) " "Inferred latch for \"prdata\[0\]\" at apb_rw.sv(109)" {  } { { "RISC_V/plic/apb_rw.sv" "" { Text "D:/DATN_FINAL/RISC_V/plic/apb_rw.sv" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825715338 "|wrapper_processor|processor:dut|interrupt_controller:plic|apb_rw:apb_protocol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prdata\[1\] apb_rw.sv(109) " "Inferred latch for \"prdata\[1\]\" at apb_rw.sv(109)" {  } { { "RISC_V/plic/apb_rw.sv" "" { Text "D:/DATN_FINAL/RISC_V/plic/apb_rw.sv" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825715338 "|wrapper_processor|processor:dut|interrupt_controller:plic|apb_rw:apb_protocol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prdata\[2\] apb_rw.sv(109) " "Inferred latch for \"prdata\[2\]\" at apb_rw.sv(109)" {  } { { "RISC_V/plic/apb_rw.sv" "" { Text "D:/DATN_FINAL/RISC_V/plic/apb_rw.sv" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825715338 "|wrapper_processor|processor:dut|interrupt_controller:plic|apb_rw:apb_protocol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prdata\[3\] apb_rw.sv(109) " "Inferred latch for \"prdata\[3\]\" at apb_rw.sv(109)" {  } { { "RISC_V/plic/apb_rw.sv" "" { Text "D:/DATN_FINAL/RISC_V/plic/apb_rw.sv" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825715338 "|wrapper_processor|processor:dut|interrupt_controller:plic|apb_rw:apb_protocol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prdata\[4\] apb_rw.sv(109) " "Inferred latch for \"prdata\[4\]\" at apb_rw.sv(109)" {  } { { "RISC_V/plic/apb_rw.sv" "" { Text "D:/DATN_FINAL/RISC_V/plic/apb_rw.sv" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825715338 "|wrapper_processor|processor:dut|interrupt_controller:plic|apb_rw:apb_protocol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prdata\[5\] apb_rw.sv(109) " "Inferred latch for \"prdata\[5\]\" at apb_rw.sv(109)" {  } { { "RISC_V/plic/apb_rw.sv" "" { Text "D:/DATN_FINAL/RISC_V/plic/apb_rw.sv" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825715338 "|wrapper_processor|processor:dut|interrupt_controller:plic|apb_rw:apb_protocol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prdata\[6\] apb_rw.sv(109) " "Inferred latch for \"prdata\[6\]\" at apb_rw.sv(109)" {  } { { "RISC_V/plic/apb_rw.sv" "" { Text "D:/DATN_FINAL/RISC_V/plic/apb_rw.sv" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825715338 "|wrapper_processor|processor:dut|interrupt_controller:plic|apb_rw:apb_protocol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prdata\[7\] apb_rw.sv(109) " "Inferred latch for \"prdata\[7\]\" at apb_rw.sv(109)" {  } { { "RISC_V/plic/apb_rw.sv" "" { Text "D:/DATN_FINAL/RISC_V/plic/apb_rw.sv" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825715338 "|wrapper_processor|processor:dut|interrupt_controller:plic|apb_rw:apb_protocol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prdata\[8\] apb_rw.sv(109) " "Inferred latch for \"prdata\[8\]\" at apb_rw.sv(109)" {  } { { "RISC_V/plic/apb_rw.sv" "" { Text "D:/DATN_FINAL/RISC_V/plic/apb_rw.sv" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825715338 "|wrapper_processor|processor:dut|interrupt_controller:plic|apb_rw:apb_protocol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prdata\[9\] apb_rw.sv(109) " "Inferred latch for \"prdata\[9\]\" at apb_rw.sv(109)" {  } { { "RISC_V/plic/apb_rw.sv" "" { Text "D:/DATN_FINAL/RISC_V/plic/apb_rw.sv" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825715339 "|wrapper_processor|processor:dut|interrupt_controller:plic|apb_rw:apb_protocol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prdata\[10\] apb_rw.sv(109) " "Inferred latch for \"prdata\[10\]\" at apb_rw.sv(109)" {  } { { "RISC_V/plic/apb_rw.sv" "" { Text "D:/DATN_FINAL/RISC_V/plic/apb_rw.sv" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825715339 "|wrapper_processor|processor:dut|interrupt_controller:plic|apb_rw:apb_protocol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prdata\[11\] apb_rw.sv(109) " "Inferred latch for \"prdata\[11\]\" at apb_rw.sv(109)" {  } { { "RISC_V/plic/apb_rw.sv" "" { Text "D:/DATN_FINAL/RISC_V/plic/apb_rw.sv" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825715339 "|wrapper_processor|processor:dut|interrupt_controller:plic|apb_rw:apb_protocol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prdata\[12\] apb_rw.sv(109) " "Inferred latch for \"prdata\[12\]\" at apb_rw.sv(109)" {  } { { "RISC_V/plic/apb_rw.sv" "" { Text "D:/DATN_FINAL/RISC_V/plic/apb_rw.sv" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825715339 "|wrapper_processor|processor:dut|interrupt_controller:plic|apb_rw:apb_protocol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prdata\[13\] apb_rw.sv(109) " "Inferred latch for \"prdata\[13\]\" at apb_rw.sv(109)" {  } { { "RISC_V/plic/apb_rw.sv" "" { Text "D:/DATN_FINAL/RISC_V/plic/apb_rw.sv" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825715339 "|wrapper_processor|processor:dut|interrupt_controller:plic|apb_rw:apb_protocol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prdata\[14\] apb_rw.sv(109) " "Inferred latch for \"prdata\[14\]\" at apb_rw.sv(109)" {  } { { "RISC_V/plic/apb_rw.sv" "" { Text "D:/DATN_FINAL/RISC_V/plic/apb_rw.sv" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825715339 "|wrapper_processor|processor:dut|interrupt_controller:plic|apb_rw:apb_protocol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prdata\[15\] apb_rw.sv(109) " "Inferred latch for \"prdata\[15\]\" at apb_rw.sv(109)" {  } { { "RISC_V/plic/apb_rw.sv" "" { Text "D:/DATN_FINAL/RISC_V/plic/apb_rw.sv" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825715339 "|wrapper_processor|processor:dut|interrupt_controller:plic|apb_rw:apb_protocol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prdata\[16\] apb_rw.sv(109) " "Inferred latch for \"prdata\[16\]\" at apb_rw.sv(109)" {  } { { "RISC_V/plic/apb_rw.sv" "" { Text "D:/DATN_FINAL/RISC_V/plic/apb_rw.sv" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825715339 "|wrapper_processor|processor:dut|interrupt_controller:plic|apb_rw:apb_protocol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prdata\[17\] apb_rw.sv(109) " "Inferred latch for \"prdata\[17\]\" at apb_rw.sv(109)" {  } { { "RISC_V/plic/apb_rw.sv" "" { Text "D:/DATN_FINAL/RISC_V/plic/apb_rw.sv" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825715339 "|wrapper_processor|processor:dut|interrupt_controller:plic|apb_rw:apb_protocol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prdata\[18\] apb_rw.sv(109) " "Inferred latch for \"prdata\[18\]\" at apb_rw.sv(109)" {  } { { "RISC_V/plic/apb_rw.sv" "" { Text "D:/DATN_FINAL/RISC_V/plic/apb_rw.sv" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825715339 "|wrapper_processor|processor:dut|interrupt_controller:plic|apb_rw:apb_protocol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prdata\[19\] apb_rw.sv(109) " "Inferred latch for \"prdata\[19\]\" at apb_rw.sv(109)" {  } { { "RISC_V/plic/apb_rw.sv" "" { Text "D:/DATN_FINAL/RISC_V/plic/apb_rw.sv" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825715339 "|wrapper_processor|processor:dut|interrupt_controller:plic|apb_rw:apb_protocol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prdata\[20\] apb_rw.sv(109) " "Inferred latch for \"prdata\[20\]\" at apb_rw.sv(109)" {  } { { "RISC_V/plic/apb_rw.sv" "" { Text "D:/DATN_FINAL/RISC_V/plic/apb_rw.sv" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825715339 "|wrapper_processor|processor:dut|interrupt_controller:plic|apb_rw:apb_protocol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prdata\[21\] apb_rw.sv(109) " "Inferred latch for \"prdata\[21\]\" at apb_rw.sv(109)" {  } { { "RISC_V/plic/apb_rw.sv" "" { Text "D:/DATN_FINAL/RISC_V/plic/apb_rw.sv" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825715339 "|wrapper_processor|processor:dut|interrupt_controller:plic|apb_rw:apb_protocol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prdata\[22\] apb_rw.sv(109) " "Inferred latch for \"prdata\[22\]\" at apb_rw.sv(109)" {  } { { "RISC_V/plic/apb_rw.sv" "" { Text "D:/DATN_FINAL/RISC_V/plic/apb_rw.sv" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825715339 "|wrapper_processor|processor:dut|interrupt_controller:plic|apb_rw:apb_protocol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prdata\[23\] apb_rw.sv(109) " "Inferred latch for \"prdata\[23\]\" at apb_rw.sv(109)" {  } { { "RISC_V/plic/apb_rw.sv" "" { Text "D:/DATN_FINAL/RISC_V/plic/apb_rw.sv" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825715339 "|wrapper_processor|processor:dut|interrupt_controller:plic|apb_rw:apb_protocol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prdata\[24\] apb_rw.sv(109) " "Inferred latch for \"prdata\[24\]\" at apb_rw.sv(109)" {  } { { "RISC_V/plic/apb_rw.sv" "" { Text "D:/DATN_FINAL/RISC_V/plic/apb_rw.sv" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825715339 "|wrapper_processor|processor:dut|interrupt_controller:plic|apb_rw:apb_protocol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prdata\[25\] apb_rw.sv(109) " "Inferred latch for \"prdata\[25\]\" at apb_rw.sv(109)" {  } { { "RISC_V/plic/apb_rw.sv" "" { Text "D:/DATN_FINAL/RISC_V/plic/apb_rw.sv" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825715339 "|wrapper_processor|processor:dut|interrupt_controller:plic|apb_rw:apb_protocol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prdata\[26\] apb_rw.sv(109) " "Inferred latch for \"prdata\[26\]\" at apb_rw.sv(109)" {  } { { "RISC_V/plic/apb_rw.sv" "" { Text "D:/DATN_FINAL/RISC_V/plic/apb_rw.sv" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825715339 "|wrapper_processor|processor:dut|interrupt_controller:plic|apb_rw:apb_protocol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prdata\[27\] apb_rw.sv(109) " "Inferred latch for \"prdata\[27\]\" at apb_rw.sv(109)" {  } { { "RISC_V/plic/apb_rw.sv" "" { Text "D:/DATN_FINAL/RISC_V/plic/apb_rw.sv" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825715340 "|wrapper_processor|processor:dut|interrupt_controller:plic|apb_rw:apb_protocol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prdata\[28\] apb_rw.sv(109) " "Inferred latch for \"prdata\[28\]\" at apb_rw.sv(109)" {  } { { "RISC_V/plic/apb_rw.sv" "" { Text "D:/DATN_FINAL/RISC_V/plic/apb_rw.sv" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825715340 "|wrapper_processor|processor:dut|interrupt_controller:plic|apb_rw:apb_protocol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prdata\[29\] apb_rw.sv(109) " "Inferred latch for \"prdata\[29\]\" at apb_rw.sv(109)" {  } { { "RISC_V/plic/apb_rw.sv" "" { Text "D:/DATN_FINAL/RISC_V/plic/apb_rw.sv" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825715340 "|wrapper_processor|processor:dut|interrupt_controller:plic|apb_rw:apb_protocol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prdata\[30\] apb_rw.sv(109) " "Inferred latch for \"prdata\[30\]\" at apb_rw.sv(109)" {  } { { "RISC_V/plic/apb_rw.sv" "" { Text "D:/DATN_FINAL/RISC_V/plic/apb_rw.sv" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825715340 "|wrapper_processor|processor:dut|interrupt_controller:plic|apb_rw:apb_protocol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prdata\[31\] apb_rw.sv(109) " "Inferred latch for \"prdata\[31\]\" at apb_rw.sv(109)" {  } { { "RISC_V/plic/apb_rw.sv" "" { Text "D:/DATN_FINAL/RISC_V/plic/apb_rw.sv" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825715340 "|wrapper_processor|processor:dut|interrupt_controller:plic|apb_rw:apb_protocol"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int_sensing processor:dut\|interrupt_controller:plic\|int_sensing:int_sense " "Elaborating entity \"int_sensing\" for hierarchy \"processor:dut\|interrupt_controller:plic\|int_sensing:int_sense\"" {  } { { "RISC_V/plic/intr_ctrl.sv" "int_sense" { Text "D:/DATN_FINAL/RISC_V/plic/intr_ctrl.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764825715352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detection processor:dut\|interrupt_controller:plic\|int_sensing:int_sense\|edge_detection:IRQ0_detector " "Elaborating entity \"edge_detection\" for hierarchy \"processor:dut\|interrupt_controller:plic\|int_sensing:int_sense\|edge_detection:IRQ0_detector\"" {  } { { "RISC_V/plic/int_sensing.sv" "IRQ0_detector" { Text "D:/DATN_FINAL/RISC_V/plic/int_sensing.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764825715357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prio_deter processor:dut\|interrupt_controller:plic\|prio_deter:prio_deter " "Elaborating entity \"prio_deter\" for hierarchy \"processor:dut\|interrupt_controller:plic\|prio_deter:prio_deter\"" {  } { { "RISC_V/plic/intr_ctrl.sv" "prio_deter" { Text "D:/DATN_FINAL/RISC_V/plic/intr_ctrl.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764825715362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "APB_UART_top processor:dut\|APB_UART_top:uart " "Elaborating entity \"APB_UART_top\" for hierarchy \"processor:dut\|APB_UART_top:uart\"" {  } { { "RISC_V/processor.sv" "uart" { Text "D:/DATN_FINAL/RISC_V/processor.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764825715367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "APB_Interface processor:dut\|APB_UART_top:uart\|APB_Interface:apb_interface " "Elaborating entity \"APB_Interface\" for hierarchy \"processor:dut\|APB_UART_top:uart\|APB_Interface:apb_interface\"" {  } { { "RISC_V/uart/apb_uart_top.sv" "apb_interface" { Text "D:/DATN_FINAL/RISC_V/uart/apb_uart_top.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764825715373 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 apb_interface.sv(97) " "Verilog HDL assignment warning at apb_interface.sv(97): truncated value with size 32 to match size of target (1)" {  } { { "RISC_V/uart/apb_interface.sv" "" { Text "D:/DATN_FINAL/RISC_V/uart/apb_interface.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764825715373 "|wrapper_processor|processor:dut|APB_UART_top:uart|APB_Interface:apb_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 apb_interface.sv(98) " "Verilog HDL assignment warning at apb_interface.sv(98): truncated value with size 32 to match size of target (1)" {  } { { "RISC_V/uart/apb_interface.sv" "" { Text "D:/DATN_FINAL/RISC_V/uart/apb_interface.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764825715374 "|wrapper_processor|processor:dut|APB_UART_top:uart|APB_Interface:apb_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 apb_interface.sv(165) " "Verilog HDL assignment warning at apb_interface.sv(165): truncated value with size 33 to match size of target (32)" {  } { { "RISC_V/uart/apb_interface.sv" "" { Text "D:/DATN_FINAL/RISC_V/uart/apb_interface.sv" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764825715374 "|wrapper_processor|processor:dut|APB_UART_top:uart|APB_Interface:apb_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCLK_Generator processor:dut\|APB_UART_top:uart\|BCLK_Generator:bclk_gen " "Elaborating entity \"BCLK_Generator\" for hierarchy \"processor:dut\|APB_UART_top:uart\|BCLK_Generator:bclk_gen\"" {  } { { "RISC_V/uart/apb_uart_top.sv" "bclk_gen" { Text "D:/DATN_FINAL/RISC_V/uart/apb_uart_top.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764825715382 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 BCLK_Generator.sv(39) " "Verilog HDL assignment warning at BCLK_Generator.sv(39): truncated value with size 32 to match size of target (11)" {  } { { "RISC_V/uart/BCLK_Generator.sv" "" { Text "D:/DATN_FINAL/RISC_V/uart/BCLK_Generator.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764825715382 "|wrapper_processor|processor:dut|APB_UART_top:uart|BCLK_Generator:bclk_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 BCLK_Generator.sv(50) " "Verilog HDL assignment warning at BCLK_Generator.sv(50): truncated value with size 32 to match size of target (11)" {  } { { "RISC_V/uart/BCLK_Generator.sv" "" { Text "D:/DATN_FINAL/RISC_V/uart/BCLK_Generator.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764825715382 "|wrapper_processor|processor:dut|APB_UART_top:uart|BCLK_Generator:bclk_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_receiver processor:dut\|APB_UART_top:uart\|uart_receiver:uart_rx " "Elaborating entity \"uart_receiver\" for hierarchy \"processor:dut\|APB_UART_top:uart\|uart_receiver:uart_rx\"" {  } { { "RISC_V/uart/apb_uart_top.sv" "uart_rx" { Text "D:/DATN_FINAL/RISC_V/uart/apb_uart_top.sv" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764825715387 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_done uart_receiver.sv(39) " "Verilog HDL or VHDL warning at uart_receiver.sv(39): object \"rx_done\" assigned a value but never read" {  } { { "RISC_V/uart/uart_receiver.sv" "" { Text "D:/DATN_FINAL/RISC_V/uart/uart_receiver.sv" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764825715387 "|wrapper_processor|processor:dut|APB_UART_top:uart|uart_receiver:uart_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_receiver.sv(67) " "Verilog HDL assignment warning at uart_receiver.sv(67): truncated value with size 32 to match size of target (1)" {  } { { "RISC_V/uart/uart_receiver.sv" "" { Text "D:/DATN_FINAL/RISC_V/uart/uart_receiver.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764825715387 "|wrapper_processor|processor:dut|APB_UART_top:uart|uart_receiver:uart_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_receiver.sv(70) " "Verilog HDL assignment warning at uart_receiver.sv(70): truncated value with size 32 to match size of target (1)" {  } { { "RISC_V/uart/uart_receiver.sv" "" { Text "D:/DATN_FINAL/RISC_V/uart/uart_receiver.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764825715387 "|wrapper_processor|processor:dut|APB_UART_top:uart|uart_receiver:uart_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_receiver.sv(84) " "Verilog HDL assignment warning at uart_receiver.sv(84): truncated value with size 32 to match size of target (5)" {  } { { "RISC_V/uart/uart_receiver.sv" "" { Text "D:/DATN_FINAL/RISC_V/uart/uart_receiver.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764825715387 "|wrapper_processor|processor:dut|APB_UART_top:uart|uart_receiver:uart_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_receiver.sv(85) " "Verilog HDL assignment warning at uart_receiver.sv(85): truncated value with size 32 to match size of target (5)" {  } { { "RISC_V/uart/uart_receiver.sv" "" { Text "D:/DATN_FINAL/RISC_V/uart/uart_receiver.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764825715388 "|wrapper_processor|processor:dut|APB_UART_top:uart|uart_receiver:uart_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_receiver.sv(88) " "Verilog HDL assignment warning at uart_receiver.sv(88): truncated value with size 32 to match size of target (5)" {  } { { "RISC_V/uart/uart_receiver.sv" "" { Text "D:/DATN_FINAL/RISC_V/uart/uart_receiver.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764825715388 "|wrapper_processor|processor:dut|APB_UART_top:uart|uart_receiver:uart_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_receiver.sv(89) " "Verilog HDL assignment warning at uart_receiver.sv(89): truncated value with size 32 to match size of target (5)" {  } { { "RISC_V/uart/uart_receiver.sv" "" { Text "D:/DATN_FINAL/RISC_V/uart/uart_receiver.sv" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764825715388 "|wrapper_processor|processor:dut|APB_UART_top:uart|uart_receiver:uart_rx"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "uart_receiver.sv(103) " "Verilog HDL Case Statement warning at uart_receiver.sv(103): case item expression never matches the case expression" {  } { { "RISC_V/uart/uart_receiver.sv" "" { Text "D:/DATN_FINAL/RISC_V/uart/uart_receiver.sv" 103 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1764825715388 "|wrapper_processor|processor:dut|APB_UART_top:uart|uart_receiver:uart_rx"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "uart_receiver.sv(104) " "Verilog HDL Case Statement warning at uart_receiver.sv(104): case item expression never matches the case expression" {  } { { "RISC_V/uart/uart_receiver.sv" "" { Text "D:/DATN_FINAL/RISC_V/uart/uart_receiver.sv" 104 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1764825715388 "|wrapper_processor|processor:dut|APB_UART_top:uart|uart_receiver:uart_rx"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_temp uart_receiver.sv(152) " "Verilog HDL Always Construct warning at uart_receiver.sv(152): inferring latch(es) for variable \"data_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "RISC_V/uart/uart_receiver.sv" "" { Text "D:/DATN_FINAL/RISC_V/uart/uart_receiver.sv" 152 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1764825715389 "|wrapper_processor|processor:dut|APB_UART_top:uart|uart_receiver:uart_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_receiver.sv(206) " "Verilog HDL assignment warning at uart_receiver.sv(206): truncated value with size 32 to match size of target (1)" {  } { { "RISC_V/uart/uart_receiver.sv" "" { Text "D:/DATN_FINAL/RISC_V/uart/uart_receiver.sv" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764825715389 "|wrapper_processor|processor:dut|APB_UART_top:uart|uart_receiver:uart_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_receiver.sv(211) " "Verilog HDL assignment warning at uart_receiver.sv(211): truncated value with size 32 to match size of target (1)" {  } { { "RISC_V/uart/uart_receiver.sv" "" { Text "D:/DATN_FINAL/RISC_V/uart/uart_receiver.sv" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764825715390 "|wrapper_processor|processor:dut|APB_UART_top:uart|uart_receiver:uart_rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_temp\[0\] uart_receiver.sv(152) " "Inferred latch for \"data_temp\[0\]\" at uart_receiver.sv(152)" {  } { { "RISC_V/uart/uart_receiver.sv" "" { Text "D:/DATN_FINAL/RISC_V/uart/uart_receiver.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825715391 "|wrapper_processor|processor:dut|APB_UART_top:uart|uart_receiver:uart_rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_temp\[1\] uart_receiver.sv(152) " "Inferred latch for \"data_temp\[1\]\" at uart_receiver.sv(152)" {  } { { "RISC_V/uart/uart_receiver.sv" "" { Text "D:/DATN_FINAL/RISC_V/uart/uart_receiver.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825715391 "|wrapper_processor|processor:dut|APB_UART_top:uart|uart_receiver:uart_rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_temp\[2\] uart_receiver.sv(152) " "Inferred latch for \"data_temp\[2\]\" at uart_receiver.sv(152)" {  } { { "RISC_V/uart/uart_receiver.sv" "" { Text "D:/DATN_FINAL/RISC_V/uart/uart_receiver.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825715391 "|wrapper_processor|processor:dut|APB_UART_top:uart|uart_receiver:uart_rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_temp\[3\] uart_receiver.sv(152) " "Inferred latch for \"data_temp\[3\]\" at uart_receiver.sv(152)" {  } { { "RISC_V/uart/uart_receiver.sv" "" { Text "D:/DATN_FINAL/RISC_V/uart/uart_receiver.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825715391 "|wrapper_processor|processor:dut|APB_UART_top:uart|uart_receiver:uart_rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_temp\[4\] uart_receiver.sv(152) " "Inferred latch for \"data_temp\[4\]\" at uart_receiver.sv(152)" {  } { { "RISC_V/uart/uart_receiver.sv" "" { Text "D:/DATN_FINAL/RISC_V/uart/uart_receiver.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825715391 "|wrapper_processor|processor:dut|APB_UART_top:uart|uart_receiver:uart_rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_temp\[5\] uart_receiver.sv(152) " "Inferred latch for \"data_temp\[5\]\" at uart_receiver.sv(152)" {  } { { "RISC_V/uart/uart_receiver.sv" "" { Text "D:/DATN_FINAL/RISC_V/uart/uart_receiver.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825715391 "|wrapper_processor|processor:dut|APB_UART_top:uart|uart_receiver:uart_rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_temp\[6\] uart_receiver.sv(152) " "Inferred latch for \"data_temp\[6\]\" at uart_receiver.sv(152)" {  } { { "RISC_V/uart/uart_receiver.sv" "" { Text "D:/DATN_FINAL/RISC_V/uart/uart_receiver.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825715391 "|wrapper_processor|processor:dut|APB_UART_top:uart|uart_receiver:uart_rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_temp\[7\] uart_receiver.sv(152) " "Inferred latch for \"data_temp\[7\]\" at uart_receiver.sv(152)" {  } { { "RISC_V/uart/uart_receiver.sv" "" { Text "D:/DATN_FINAL/RISC_V/uart/uart_receiver.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825715391 "|wrapper_processor|processor:dut|APB_UART_top:uart|uart_receiver:uart_rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_temp\[8\] uart_receiver.sv(152) " "Inferred latch for \"data_temp\[8\]\" at uart_receiver.sv(152)" {  } { { "RISC_V/uart/uart_receiver.sv" "" { Text "D:/DATN_FINAL/RISC_V/uart/uart_receiver.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825715391 "|wrapper_processor|processor:dut|APB_UART_top:uart|uart_receiver:uart_rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_temp\[9\] uart_receiver.sv(152) " "Inferred latch for \"data_temp\[9\]\" at uart_receiver.sv(152)" {  } { { "RISC_V/uart/uart_receiver.sv" "" { Text "D:/DATN_FINAL/RISC_V/uart/uart_receiver.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825715391 "|wrapper_processor|processor:dut|APB_UART_top:uart|uart_receiver:uart_rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_transmitter processor:dut\|APB_UART_top:uart\|uart_transmitter:uart_tx " "Elaborating entity \"uart_transmitter\" for hierarchy \"processor:dut\|APB_UART_top:uart\|uart_transmitter:uart_tx\"" {  } { { "RISC_V/uart/apb_uart_top.sv" "uart_tx" { Text "D:/DATN_FINAL/RISC_V/uart/apb_uart_top.sv" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764825715399 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_done uart_transmitter.sv(120) " "Verilog HDL or VHDL warning at uart_transmitter.sv(120): object \"tx_done\" assigned a value but never read" {  } { { "RISC_V/uart/uart_transmitter.sv" "" { Text "D:/DATN_FINAL/RISC_V/uart/uart_transmitter.sv" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764825715399 "|wrapper_processor|processor:dut|APB_UART_top:uart|uart_transmitter:uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_transmitter.sv(56) " "Verilog HDL assignment warning at uart_transmitter.sv(56): truncated value with size 32 to match size of target (1)" {  } { { "RISC_V/uart/uart_transmitter.sv" "" { Text "D:/DATN_FINAL/RISC_V/uart/uart_transmitter.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764825715399 "|wrapper_processor|processor:dut|APB_UART_top:uart|uart_transmitter:uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_transmitter.sv(59) " "Verilog HDL assignment warning at uart_transmitter.sv(59): truncated value with size 32 to match size of target (1)" {  } { { "RISC_V/uart/uart_transmitter.sv" "" { Text "D:/DATN_FINAL/RISC_V/uart/uart_transmitter.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764825715399 "|wrapper_processor|processor:dut|APB_UART_top:uart|uart_transmitter:uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_transmitter.sv(69) " "Verilog HDL assignment warning at uart_transmitter.sv(69): truncated value with size 32 to match size of target (5)" {  } { { "RISC_V/uart/uart_transmitter.sv" "" { Text "D:/DATN_FINAL/RISC_V/uart/uart_transmitter.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764825715400 "|wrapper_processor|processor:dut|APB_UART_top:uart|uart_transmitter:uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_transmitter.sv(70) " "Verilog HDL assignment warning at uart_transmitter.sv(70): truncated value with size 32 to match size of target (5)" {  } { { "RISC_V/uart/uart_transmitter.sv" "" { Text "D:/DATN_FINAL/RISC_V/uart/uart_transmitter.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764825715400 "|wrapper_processor|processor:dut|APB_UART_top:uart|uart_transmitter:uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_transmitter.sv(73) " "Verilog HDL assignment warning at uart_transmitter.sv(73): truncated value with size 32 to match size of target (5)" {  } { { "RISC_V/uart/uart_transmitter.sv" "" { Text "D:/DATN_FINAL/RISC_V/uart/uart_transmitter.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764825715400 "|wrapper_processor|processor:dut|APB_UART_top:uart|uart_transmitter:uart_tx"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "uart_transmitter.sv(83) " "Verilog HDL Case Statement warning at uart_transmitter.sv(83): case item expression never matches the case expression" {  } { { "RISC_V/uart/uart_transmitter.sv" "" { Text "D:/DATN_FINAL/RISC_V/uart/uart_transmitter.sv" 83 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1764825715400 "|wrapper_processor|processor:dut|APB_UART_top:uart|uart_transmitter:uart_tx"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "uart_transmitter.sv(84) " "Verilog HDL Case Statement warning at uart_transmitter.sv(84): case item expression never matches the case expression" {  } { { "RISC_V/uart/uart_transmitter.sv" "" { Text "D:/DATN_FINAL/RISC_V/uart/uart_transmitter.sv" 84 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1764825715400 "|wrapper_processor|processor:dut|APB_UART_top:uart|uart_transmitter:uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_transmitter.sv(111) " "Verilog HDL assignment warning at uart_transmitter.sv(111): truncated value with size 32 to match size of target (1)" {  } { { "RISC_V/uart/uart_transmitter.sv" "" { Text "D:/DATN_FINAL/RISC_V/uart/uart_transmitter.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764825715400 "|wrapper_processor|processor:dut|APB_UART_top:uart|uart_transmitter:uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_transmitter.sv(112) " "Verilog HDL assignment warning at uart_transmitter.sv(112): truncated value with size 32 to match size of target (1)" {  } { { "RISC_V/uart/uart_transmitter.sv" "" { Text "D:/DATN_FINAL/RISC_V/uart/uart_transmitter.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764825715400 "|wrapper_processor|processor:dut|APB_UART_top:uart|uart_transmitter:uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 uart_transmitter.sv(171) " "Verilog HDL assignment warning at uart_transmitter.sv(171): truncated value with size 5 to match size of target (4)" {  } { { "RISC_V/uart/uart_transmitter.sv" "" { Text "D:/DATN_FINAL/RISC_V/uart/uart_transmitter.sv" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764825715401 "|wrapper_processor|processor:dut|APB_UART_top:uart|uart_transmitter:uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 uart_transmitter.sv(186) " "Verilog HDL assignment warning at uart_transmitter.sv(186): truncated value with size 5 to match size of target (4)" {  } { { "RISC_V/uart/uart_transmitter.sv" "" { Text "D:/DATN_FINAL/RISC_V/uart/uart_transmitter.sv" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764825715401 "|wrapper_processor|processor:dut|APB_UART_top:uart|uart_transmitter:uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 uart_transmitter.sv(197) " "Verilog HDL assignment warning at uart_transmitter.sv(197): truncated value with size 5 to match size of target (4)" {  } { { "RISC_V/uart/uart_transmitter.sv" "" { Text "D:/DATN_FINAL/RISC_V/uart/uart_transmitter.sv" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764825715401 "|wrapper_processor|processor:dut|APB_UART_top:uart|uart_transmitter:uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_transmitter.sv(204) " "Verilog HDL assignment warning at uart_transmitter.sv(204): truncated value with size 32 to match size of target (1)" {  } { { "RISC_V/uart/uart_transmitter.sv" "" { Text "D:/DATN_FINAL/RISC_V/uart/uart_transmitter.sv" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764825715402 "|wrapper_processor|processor:dut|APB_UART_top:uart|uart_transmitter:uart_tx"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "processor:dut\|APB_UART_top:uart\|uart_receiver:uart_rx\|fifo_mem_rtl_0 " "Inferred RAM node \"processor:dut\|APB_UART_top:uart\|uart_receiver:uart_rx\|fifo_mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1764825716894 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/DATN_FINAL/db/RiscV_Final.ram0_IMEM_257482.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/DATN_FINAL/db/RiscV_Final.ram0_IMEM_257482.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1764825716912 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "processor:dut\|APB_UART_top:uart\|uart_receiver:uart_rx\|fifo_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"processor:dut\|APB_UART_top:uart\|uart_receiver:uart_rx\|fifo_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764825720862 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 2 " "Parameter WIDTH_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764825720862 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764825720862 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764825720862 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 2 " "Parameter WIDTH_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764825720862 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764825720862 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764825720862 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764825720862 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764825720862 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764825720862 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764825720862 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764825720862 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764825720862 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764825720862 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764825720862 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1764825720862 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1764825720862 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:dut\|APB_UART_top:uart\|uart_receiver:uart_rx\|altsyncram:fifo_mem_rtl_0 " "Elaborated megafunction instantiation \"processor:dut\|APB_UART_top:uart\|uart_receiver:uart_rx\|altsyncram:fifo_mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764825721142 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:dut\|APB_UART_top:uart\|uart_receiver:uart_rx\|altsyncram:fifo_mem_rtl_0 " "Instantiated megafunction \"processor:dut\|APB_UART_top:uart\|uart_receiver:uart_rx\|altsyncram:fifo_mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764825721142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 2 " "Parameter \"WIDTH_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764825721142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764825721142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764825721142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 2 " "Parameter \"WIDTH_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764825721142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764825721142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764825721142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764825721142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764825721142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764825721142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764825721142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764825721142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764825721142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764825721142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764825721142 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764825721142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1fo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1fo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1fo1 " "Found entity 1: altsyncram_1fo1" {  } { { "db/altsyncram_1fo1.tdf" "" { Text "D:/DATN_FINAL/db/altsyncram_1fo1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764825721195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825721195 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|tag.waddr_a\[0\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|tag.waddr_a\[0\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|tag.waddr_a\[0\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|tag.waddr_a\[0\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|tag.waddr_a\[0\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|tag.waddr_a\[0\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1764825722657 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|tag.waddr_a[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|tag.waddr_a\[1\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|tag.waddr_a\[1\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|tag.waddr_a\[1\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|tag.waddr_a\[1\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|tag.waddr_a\[1\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|tag.waddr_a\[1\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1764825722657 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|tag.waddr_a[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|tag.waddr_a\[2\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|tag.waddr_a\[2\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|tag.waddr_a\[2\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|tag.waddr_a\[2\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|tag.waddr_a\[2\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|tag.waddr_a\[2\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1764825722657 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|tag.waddr_a[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|tag.waddr_a\[3\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|tag.waddr_a\[3\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|tag.waddr_a\[3\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|tag.waddr_a\[3\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|tag.waddr_a\[3\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|tag.waddr_a\[3\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1764825722657 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|tag.waddr_a[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|tag.waddr_a\[4\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|tag.waddr_a\[4\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|tag.waddr_a\[4\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|tag.waddr_a\[4\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|tag.waddr_a\[4\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|tag.waddr_a\[4\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1764825722657 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|tag.waddr_a[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|tag.waddr_a\[5\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|tag.waddr_a\[5\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|tag.waddr_a\[5\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|tag.waddr_a\[5\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|tag.waddr_a\[5\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|tag.waddr_a\[5\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1764825722657 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|tag.waddr_a[5]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 0 1764825722657 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[0\]\[1\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[0\]\[1\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[0\]\[1\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[0\]\[1\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[0\]\[1\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[0\]\[1\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[0][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[2\]\[1\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[2\]\[1\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[2\]\[1\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[2\]\[1\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[2\]\[1\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[2\]\[1\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[2][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[4\]\[1\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[4\]\[1\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[4\]\[1\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[4\]\[1\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[4\]\[1\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[4\]\[1\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[4][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[6\]\[1\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[6\]\[1\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[6\]\[1\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[6\]\[1\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[6\]\[1\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[6\]\[1\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[6][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[1\]\[1\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[1\]\[1\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[1\]\[1\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[1\]\[1\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[1\]\[1\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[1\]\[1\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[1][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[3\]\[1\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[3\]\[1\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[3\]\[1\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[3\]\[1\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[3\]\[1\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[3\]\[1\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[3][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[5\]\[1\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[5\]\[1\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[5\]\[1\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[5\]\[1\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[5\]\[1\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[5\]\[1\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[5][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[7\]\[1\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[7\]\[1\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[7\]\[1\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[7\]\[1\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[7\]\[1\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[7\]\[1\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[7][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[8\]\[1\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[8\]\[1\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[8\]\[1\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[8\]\[1\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[8\]\[1\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[8\]\[1\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[8][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[10\]\[1\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[10\]\[1\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[10\]\[1\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[10\]\[1\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[10\]\[1\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[10\]\[1\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[10][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[12\]\[1\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[12\]\[1\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[12\]\[1\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[12\]\[1\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[12\]\[1\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[12\]\[1\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[12][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[14\]\[1\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[14\]\[1\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[14\]\[1\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[14\]\[1\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[14\]\[1\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[14\]\[1\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[14][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[9\]\[1\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[9\]\[1\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[9\]\[1\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[9\]\[1\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[9\]\[1\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[9\]\[1\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[9][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[11\]\[1\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[11\]\[1\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[11\]\[1\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[11\]\[1\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[11\]\[1\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[11\]\[1\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[11][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[13\]\[1\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[13\]\[1\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[13\]\[1\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[13\]\[1\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[13\]\[1\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[13\]\[1\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[13][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[15\]\[1\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[15\]\[1\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[15\]\[1\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[15\]\[1\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[15\]\[1\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[15\]\[1\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[15][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[16\]\[1\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[16\]\[1\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[16\]\[1\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[16\]\[1\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[16\]\[1\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[16\]\[1\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[16][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[18\]\[1\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[18\]\[1\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[18\]\[1\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[18\]\[1\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[18\]\[1\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[18\]\[1\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[18][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[20\]\[1\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[20\]\[1\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[20\]\[1\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[20\]\[1\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[20\]\[1\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[20\]\[1\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[20][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[22\]\[1\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[22\]\[1\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[22\]\[1\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[22\]\[1\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[22\]\[1\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[22\]\[1\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[22][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[17\]\[1\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[17\]\[1\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[17\]\[1\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[17\]\[1\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[17\]\[1\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[17\]\[1\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[17][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[19\]\[1\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[19\]\[1\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[19\]\[1\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[19\]\[1\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[19\]\[1\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[19\]\[1\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[19][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[21\]\[1\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[21\]\[1\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[21\]\[1\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[21\]\[1\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[21\]\[1\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[21\]\[1\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[21][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[23\]\[1\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[23\]\[1\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[23\]\[1\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[23\]\[1\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[23\]\[1\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[23\]\[1\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[23][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[24\]\[1\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[24\]\[1\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[24\]\[1\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[24\]\[1\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[24\]\[1\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[24\]\[1\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[24][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[26\]\[1\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[26\]\[1\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[26\]\[1\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[26\]\[1\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[26\]\[1\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[26\]\[1\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[26][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[28\]\[1\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[28\]\[1\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[28\]\[1\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[28\]\[1\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[28\]\[1\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[28\]\[1\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[28][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[30\]\[1\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[30\]\[1\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[30\]\[1\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[30\]\[1\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[30\]\[1\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[30\]\[1\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[30][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[25\]\[1\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[25\]\[1\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[25\]\[1\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[25\]\[1\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[25\]\[1\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[25\]\[1\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[25][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[27\]\[1\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[27\]\[1\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[27\]\[1\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[27\]\[1\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[27\]\[1\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[27\]\[1\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[27][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[29\]\[1\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[29\]\[1\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[29\]\[1\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[29\]\[1\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[29\]\[1\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[29\]\[1\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[29][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[31\]\[1\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[31\]\[1\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[31\]\[1\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[31\]\[1\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[31\]\[1\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[31\]\[1\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[31][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[32\]\[1\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[32\]\[1\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[32\]\[1\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[32\]\[1\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[32\]\[1\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[32\]\[1\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[32][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[34\]\[1\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[34\]\[1\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[34\]\[1\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[34\]\[1\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[34\]\[1\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[34\]\[1\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[34][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[36\]\[1\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[36\]\[1\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[36\]\[1\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[36\]\[1\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[36\]\[1\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[36\]\[1\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[36][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[38\]\[1\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[38\]\[1\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[38\]\[1\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[38\]\[1\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[38\]\[1\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[38\]\[1\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[38][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[33\]\[1\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[33\]\[1\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[33\]\[1\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[33\]\[1\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[33\]\[1\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[33\]\[1\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[33][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[35\]\[1\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[35\]\[1\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[35\]\[1\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[35\]\[1\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[35\]\[1\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[35\]\[1\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[35][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[37\]\[1\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[37\]\[1\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[37\]\[1\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[37\]\[1\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[37\]\[1\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[37\]\[1\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[37][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[39\]\[1\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[39\]\[1\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[39\]\[1\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[39\]\[1\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[39\]\[1\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[39\]\[1\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[39][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[40\]\[1\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[40\]\[1\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[40\]\[1\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[40\]\[1\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[40\]\[1\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[40\]\[1\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[40][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[42\]\[1\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[42\]\[1\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[42\]\[1\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[42\]\[1\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[42\]\[1\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[42\]\[1\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[42][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[44\]\[1\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[44\]\[1\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[44\]\[1\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[44\]\[1\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[44\]\[1\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[44\]\[1\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[44][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[46\]\[1\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[46\]\[1\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[46\]\[1\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[46\]\[1\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[46\]\[1\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[46\]\[1\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[46][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[41\]\[1\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[41\]\[1\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[41\]\[1\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[41\]\[1\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[41\]\[1\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[41\]\[1\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[41][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[43\]\[1\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[43\]\[1\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[43\]\[1\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[43\]\[1\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[43\]\[1\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[43\]\[1\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[43][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[45\]\[1\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[45\]\[1\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[45\]\[1\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[45\]\[1\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[45\]\[1\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[45\]\[1\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[45][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[47\]\[1\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[47\]\[1\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[47\]\[1\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[47\]\[1\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[47\]\[1\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[47\]\[1\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[47][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[48\]\[1\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[48\]\[1\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[48\]\[1\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[48\]\[1\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[48\]\[1\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[48\]\[1\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[48][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[49\]\[1\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[49\]\[1\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[49\]\[1\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[49\]\[1\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[49\]\[1\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[49\]\[1\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[49][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[56\]\[1\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[56\]\[1\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[56\]\[1\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[56\]\[1\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[56\]\[1\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[56\]\[1\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[56][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[57\]\[1\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[57\]\[1\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[57\]\[1\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[57\]\[1\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[57\]\[1\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[57\]\[1\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[57][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[50\]\[1\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[50\]\[1\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[50\]\[1\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[50\]\[1\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[50\]\[1\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[50\]\[1\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[50][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[51\]\[1\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[51\]\[1\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[51\]\[1\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[51\]\[1\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[51\]\[1\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[51\]\[1\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[51][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[58\]\[1\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[58\]\[1\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[58\]\[1\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[58\]\[1\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[58\]\[1\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[58\]\[1\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[58][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[59\]\[1\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[59\]\[1\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[59\]\[1\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[59\]\[1\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[59\]\[1\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[59\]\[1\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[59][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[52\]\[1\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[52\]\[1\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[52\]\[1\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[52\]\[1\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[52\]\[1\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[52\]\[1\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[52][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[53\]\[1\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[53\]\[1\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[53\]\[1\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[53\]\[1\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[53\]\[1\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[53\]\[1\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[53][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[60\]\[1\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[60\]\[1\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[60\]\[1\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[60\]\[1\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[60\]\[1\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[60\]\[1\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[60][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[61\]\[1\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[61\]\[1\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[61\]\[1\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[61\]\[1\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[61\]\[1\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[61\]\[1\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[61][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[54\]\[1\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[54\]\[1\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[54\]\[1\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[54\]\[1\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[54\]\[1\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[54\]\[1\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[54][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[55\]\[1\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[55\]\[1\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[55\]\[1\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[55\]\[1\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[55\]\[1\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[55\]\[1\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[55][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[62\]\[1\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[62\]\[1\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[62\]\[1\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[62\]\[1\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[62\]\[1\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[62\]\[1\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[62][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[63\]\[1\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[63\]\[1\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[63\]\[1\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[63\]\[1\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[63\]\[1\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[63\]\[1\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[63][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[0\]\[0\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[0\]\[0\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[0\]\[0\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[0\]\[0\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[0\]\[0\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[0\]\[0\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[0][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[16\]\[0\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[16\]\[0\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[16\]\[0\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[16\]\[0\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[16\]\[0\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[16\]\[0\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[16][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[32\]\[0\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[32\]\[0\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[32\]\[0\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[32\]\[0\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[32\]\[0\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[32\]\[0\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[32][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[48\]\[0\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[48\]\[0\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[48\]\[0\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[48\]\[0\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[48\]\[0\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[48\]\[0\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[48][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[4\]\[0\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[4\]\[0\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[4\]\[0\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[4\]\[0\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[4\]\[0\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[4\]\[0\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[4][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[20\]\[0\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[20\]\[0\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[20\]\[0\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[20\]\[0\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[20\]\[0\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[20\]\[0\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[20][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[36\]\[0\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[36\]\[0\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[36\]\[0\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[36\]\[0\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[36\]\[0\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[36\]\[0\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[36][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[52\]\[0\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[52\]\[0\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[52\]\[0\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[52\]\[0\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[52\]\[0\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[52\]\[0\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[52][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[8\]\[0\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[8\]\[0\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[8\]\[0\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[8\]\[0\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[8\]\[0\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[8\]\[0\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[8][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[24\]\[0\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[24\]\[0\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[24\]\[0\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[24\]\[0\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[24\]\[0\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[24\]\[0\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[24][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[40\]\[0\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[40\]\[0\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[40\]\[0\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[40\]\[0\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[40\]\[0\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[40\]\[0\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[40][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[56\]\[0\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[56\]\[0\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[56\]\[0\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[56\]\[0\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[56\]\[0\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[56\]\[0\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[56][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[12\]\[0\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[12\]\[0\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[12\]\[0\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[12\]\[0\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[12\]\[0\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[12\]\[0\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[12][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[28\]\[0\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[28\]\[0\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[28\]\[0\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[28\]\[0\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[28\]\[0\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[28\]\[0\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[28][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[44\]\[0\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[44\]\[0\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[44\]\[0\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[44\]\[0\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[44\]\[0\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[44\]\[0\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[44][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[60\]\[0\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[60\]\[0\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[60\]\[0\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[60\]\[0\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[60\]\[0\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[60\]\[0\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[60][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[1\]\[0\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[1\]\[0\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[1\]\[0\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[1\]\[0\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[1\]\[0\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[1\]\[0\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[1][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[17\]\[0\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[17\]\[0\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[17\]\[0\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[17\]\[0\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[17\]\[0\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[17\]\[0\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[17][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[33\]\[0\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[33\]\[0\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[33\]\[0\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[33\]\[0\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[33\]\[0\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[33\]\[0\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[33][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[49\]\[0\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[49\]\[0\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[49\]\[0\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[49\]\[0\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[49\]\[0\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[49\]\[0\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[49][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[5\]\[0\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[5\]\[0\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[5\]\[0\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[5\]\[0\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[5\]\[0\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[5\]\[0\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[5][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[21\]\[0\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[21\]\[0\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[21\]\[0\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[21\]\[0\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[21\]\[0\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[21\]\[0\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[21][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[37\]\[0\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[37\]\[0\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[37\]\[0\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[37\]\[0\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[37\]\[0\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[37\]\[0\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[37][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[53\]\[0\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[53\]\[0\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[53\]\[0\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[53\]\[0\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[53\]\[0\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[53\]\[0\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[53][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[9\]\[0\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[9\]\[0\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[9\]\[0\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[9\]\[0\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[9\]\[0\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[9\]\[0\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[9][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[25\]\[0\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[25\]\[0\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[25\]\[0\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[25\]\[0\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[25\]\[0\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[25\]\[0\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[25][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[41\]\[0\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[41\]\[0\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[41\]\[0\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[41\]\[0\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[41\]\[0\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[41\]\[0\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[41][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[57\]\[0\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[57\]\[0\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[57\]\[0\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[57\]\[0\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[57\]\[0\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[57\]\[0\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[57][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[13\]\[0\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[13\]\[0\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[13\]\[0\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[13\]\[0\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[13\]\[0\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[13\]\[0\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[13][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[29\]\[0\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[29\]\[0\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[29\]\[0\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[29\]\[0\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[29\]\[0\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[29\]\[0\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[29][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[45\]\[0\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[45\]\[0\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[45\]\[0\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[45\]\[0\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[45\]\[0\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[45\]\[0\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[45][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[61\]\[0\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[61\]\[0\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[61\]\[0\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[61\]\[0\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[61\]\[0\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[61\]\[0\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[61][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[2\]\[0\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[2\]\[0\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[2\]\[0\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[2\]\[0\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[2\]\[0\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[2\]\[0\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[2][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[18\]\[0\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[18\]\[0\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[18\]\[0\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[18\]\[0\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[18\]\[0\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[18\]\[0\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[18][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[34\]\[0\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[34\]\[0\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[34\]\[0\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[34\]\[0\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[34\]\[0\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[34\]\[0\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[34][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[50\]\[0\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[50\]\[0\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[50\]\[0\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[50\]\[0\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[50\]\[0\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[50\]\[0\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[50][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[6\]\[0\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[6\]\[0\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[6\]\[0\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[6\]\[0\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[6\]\[0\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[6\]\[0\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[6][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[22\]\[0\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[22\]\[0\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[22\]\[0\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[22\]\[0\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[22\]\[0\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[22\]\[0\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[22][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[38\]\[0\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[38\]\[0\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[38\]\[0\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[38\]\[0\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[38\]\[0\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[38\]\[0\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[38][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[54\]\[0\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[54\]\[0\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[54\]\[0\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[54\]\[0\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[54\]\[0\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[54\]\[0\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[54][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[10\]\[0\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[10\]\[0\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[10\]\[0\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[10\]\[0\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[10\]\[0\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[10\]\[0\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[10][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[26\]\[0\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[26\]\[0\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[26\]\[0\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[26\]\[0\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[26\]\[0\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[26\]\[0\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[26][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[42\]\[0\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[42\]\[0\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[42\]\[0\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[42\]\[0\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[42\]\[0\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[42\]\[0\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[42][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[58\]\[0\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[58\]\[0\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[58\]\[0\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[58\]\[0\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[58\]\[0\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[58\]\[0\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[58][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[14\]\[0\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[14\]\[0\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[14\]\[0\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[14\]\[0\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[14\]\[0\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[14\]\[0\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[14][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[30\]\[0\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[30\]\[0\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[30\]\[0\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[30\]\[0\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[30\]\[0\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[30\]\[0\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[30][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[46\]\[0\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[46\]\[0\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[46\]\[0\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[46\]\[0\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[46\]\[0\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[46\]\[0\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[46][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[62\]\[0\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[62\]\[0\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[62\]\[0\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[62\]\[0\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[62\]\[0\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[62\]\[0\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[62][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[3\]\[0\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[3\]\[0\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[3\]\[0\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[3\]\[0\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[3\]\[0\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[3\]\[0\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[3][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[19\]\[0\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[19\]\[0\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[19\]\[0\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[19\]\[0\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[19\]\[0\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[19\]\[0\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[19][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[35\]\[0\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[35\]\[0\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[35\]\[0\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[35\]\[0\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[35\]\[0\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[35\]\[0\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[35][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[51\]\[0\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[51\]\[0\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[51\]\[0\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[51\]\[0\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[51\]\[0\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[51\]\[0\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[51][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[7\]\[0\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[7\]\[0\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[7\]\[0\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[7\]\[0\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[7\]\[0\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[7\]\[0\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[7][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[23\]\[0\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[23\]\[0\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[23\]\[0\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[23\]\[0\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[23\]\[0\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[23\]\[0\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[23][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[39\]\[0\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[39\]\[0\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[39\]\[0\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[39\]\[0\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[39\]\[0\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[39\]\[0\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[39][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[55\]\[0\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[55\]\[0\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[55\]\[0\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[55\]\[0\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[55\]\[0\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[55\]\[0\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[55][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[11\]\[0\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[11\]\[0\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[11\]\[0\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[11\]\[0\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[11\]\[0\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[11\]\[0\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[11][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[27\]\[0\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[27\]\[0\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[27\]\[0\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[27\]\[0\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[27\]\[0\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[27\]\[0\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[27][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[43\]\[0\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[43\]\[0\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[43\]\[0\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[43\]\[0\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[43\]\[0\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[43\]\[0\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[43][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[59\]\[0\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[59\]\[0\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[59\]\[0\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[59\]\[0\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[59\]\[0\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[59\]\[0\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[59][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[15\]\[0\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[15\]\[0\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[15\]\[0\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[15\]\[0\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[15\]\[0\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[15\]\[0\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[15][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[31\]\[0\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[31\]\[0\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[31\]\[0\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[31\]\[0\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[31\]\[0\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[31\]\[0\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[31][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[47\]\[0\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[47\]\[0\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[47\]\[0\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[47\]\[0\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[47\]\[0\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[47\]\[0\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[47][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[63\]\[0\] processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[63\]\[0\]~synth processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[63\]\[0\]~synth " "Register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[63\]\[0\]\" is converted into an equivalent circuit using register \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[63\]\[0\]~synth\" and latch \"processor:dut\|pipelined:CPU\|branch_predictor:bp\|state\[63\]\[0\]~synth\"" {  } { { "RISC_V/branch_predictor.sv" "" { Text "D:/DATN_FINAL/RISC_V/branch_predictor.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1764825722330 "|wrapper_processor|processor:dut|pipelined:CPU|branch_predictor:bp|state[63][0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 3 1764825722330 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1764825726064 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1764825734415 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/DATN_FINAL/output_files/RiscV_Final.map.smsg " "Generated suppressed messages file D:/DATN_FINAL/output_files/RiscV_Final.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825734836 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1764825735428 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764825735428 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21872 " "Implemented 21872 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "38 " "Implemented 38 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1764825736266 ""} { "Info" "ICUT_CUT_TM_OPINS" "152 " "Implemented 152 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1764825736266 ""} { "Info" "ICUT_CUT_TM_LCELLS" "21680 " "Implemented 21680 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1764825736266 ""} { "Info" "ICUT_CUT_TM_RAMS" "2 " "Implemented 2 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1764825736266 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1764825736266 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 199 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 199 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5097 " "Peak virtual memory: 5097 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764825736329 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  4 12:22:16 2025 " "Processing ended: Thu Dec  4 12:22:16 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764825736329 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764825736329 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764825736329 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764825736329 ""}
