--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml glib_top.twx glib_top.ncd -o glib_top.twr glib_top.pcf

Design file:              glib_top.ncd
Physical constraint file: glib_top.pcf
Device,package,speed:     xc6vlx130t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y2.SOUTHREFCLKRX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKTX0
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKTX0
  Location pin: GTXE1_X0Y2.SOUTHREFCLKTX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y1.SOUTHREFCLKRX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 
ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y2.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y2.TXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y1.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 31784 paths analyzed, 9944 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.176ns.
--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/registers_core_inst/tx_data_o_41 (SLICE_X33Y123.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_1_inst/registers_core_inst/data_byte_25 (FF)
  Destination:          usr/link_tracking_1_inst/registers_core_inst/tx_data_o_41 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.901ns (Levels of Logic = 0)
  Clock Path Skew:      -0.240ns (1.392 - 1.632)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_1_inst/registers_core_inst/data_byte_25 to usr/link_tracking_1_inst/registers_core_inst/tx_data_o_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y41.BMUX    Tshcko                0.420   usr/link_tracking_1_inst/registers_core_inst/data_byte<31>
                                                       usr/link_tracking_1_inst/registers_core_inst/data_byte_25
    SLICE_X33Y123.BX     net (fanout=9)        5.447   usr/link_tracking_1_inst/registers_core_inst/data_byte<25>
    SLICE_X33Y123.CLK    Tdick                 0.034   usr/link_tracking_1_inst/regs_tx_data<43>
                                                       usr/link_tracking_1_inst/registers_core_inst/tx_data_o_41
    -------------------------------------------------  ---------------------------
    Total                                      5.901ns (0.454ns logic, 5.447ns route)
                                                       (7.7% logic, 92.3% route)

--------------------------------------------------------------------------------

Paths for end point usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i (GTXE1_X0Y1.TXDATA4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_1_inst/gtp_tx_mux_inst/tx_data_o_4 (FF)
  Destination:          usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i (HSIO)
  Requirement:          6.250ns
  Data Path Delay:      6.475ns (Levels of Logic = 0)
  Clock Path Skew:      0.473ns (1.968 - 1.495)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_1_inst/gtp_tx_mux_inst/tx_data_o_4 to usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y99.AQ      Tcko                  0.381   usr/tx_data<21>
                                                       usr/link_tracking_1_inst/gtp_tx_mux_inst/tx_data_o_4
    GTXE1_X0Y1.TXDATA4   net (fanout=2)        5.770   usr/tx_data<20>
    GTXE1_X0Y1.TXUSRCLK2 Tgtxcck_TXDATA        0.324   usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
    -------------------------------------------------  ---------------------------
    Total                                      6.475ns (0.705ns logic, 5.770ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_trigger_inst/tx_data_o_0 (SLICE_X61Y38.A6), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_trigger_inst/data_0 (FF)
  Destination:          usr/link_trigger_inst/tx_data_o_0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.999ns (Levels of Logic = 2)
  Clock Path Skew:      0.017ns (1.531 - 1.514)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_trigger_inst/data_0 to usr/link_trigger_inst/tx_data_o_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y41.AQ      Tcko                  0.337   usr/link_trigger_inst/data<18>
                                                       usr/link_trigger_inst/data_0
    SLICE_X56Y95.B5      net (fanout=1)        2.620   usr/link_trigger_inst/data<0>
    SLICE_X56Y95.BMUX    Tilo                  0.205   usr/link_trigger_inst/orbits
                                                       usr/link_trigger_inst/Mmux_GND_653_o_GND_653_o_mux_14_OUT16_SW0
    SLICE_X61Y38.A6      net (fanout=1)        2.764   usr/link_trigger_inst/N2
    SLICE_X61Y38.CLK     Tas                   0.073   usr/tx_data<51>
                                                       usr/link_trigger_inst/Mmux_GND_653_o_GND_653_o_mux_14_OUT16
                                                       usr/link_trigger_inst/tx_data_o_0
    -------------------------------------------------  ---------------------------
    Total                                      5.999ns (0.615ns logic, 5.384ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_trigger_inst/state_FSM_FFd1 (FF)
  Destination:          usr/link_trigger_inst/tx_data_o_0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      3.715ns (Levels of Logic = 2)
  Clock Path Skew:      0.138ns (1.640 - 1.502)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_trigger_inst/state_FSM_FFd1 to usr/link_trigger_inst/tx_data_o_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y95.AQ      Tcko                  0.337   usr/link_trigger_inst/state_FSM_FFd4
                                                       usr/link_trigger_inst/state_FSM_FFd1
    SLICE_X56Y95.B3      net (fanout=2)        0.343   usr/link_trigger_inst/state_FSM_FFd1
    SLICE_X56Y95.BMUX    Tilo                  0.198   usr/link_trigger_inst/orbits
                                                       usr/link_trigger_inst/Mmux_GND_653_o_GND_653_o_mux_14_OUT16_SW0
    SLICE_X61Y38.A6      net (fanout=1)        2.764   usr/link_trigger_inst/N2
    SLICE_X61Y38.CLK     Tas                   0.073   usr/tx_data<51>
                                                       usr/link_trigger_inst/Mmux_GND_653_o_GND_653_o_mux_14_OUT16
                                                       usr/link_trigger_inst/tx_data_o_0
    -------------------------------------------------  ---------------------------
    Total                                      3.715ns (0.608ns logic, 3.107ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 (RAMB36_X5Y1.DIBDI26), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[118].I_SRLT_NE_0.FF (FF)
  Destination:          usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.179ns (Levels of Logic = 0)
  Clock Path Skew:      0.156ns (0.543 - 0.387)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[118].I_SRLT_NE_0.FF to usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X84Y6.CQ         Tcko                  0.115   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<117>
                                                         usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[118].I_SRLT_NE_0.FF
    RAMB36_X5Y1.DIBDI26    net (fanout=1)        0.262   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<118>
    RAMB36_X5Y1.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
                                                         usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.179ns (-0.083ns logic, 0.262ns route)
                                                         (-46.4% logic, 146.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 (RAMB36_X5Y1.DIBDI30), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.028ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[122].I_SRLT_NE_0.FF (FF)
  Destination:          usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.185ns (Levels of Logic = 0)
  Clock Path Skew:      0.157ns (0.543 - 0.386)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[122].I_SRLT_NE_0.FF to usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X82Y7.CQ         Tcko                  0.115   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<121>
                                                         usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[122].I_SRLT_NE_0.FF
    RAMB36_X5Y1.DIBDI30    net (fanout=1)        0.268   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<122>
    RAMB36_X5Y1.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
                                                         usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.185ns (-0.083ns logic, 0.268ns route)
                                                         (-44.9% logic, 144.9% route)

--------------------------------------------------------------------------------

Paths for end point usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 (RAMB36_X5Y1.DIBDI31), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.033ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[123].I_SRLT_NE_0.FF (FF)
  Destination:          usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.190ns (Levels of Logic = 0)
  Clock Path Skew:      0.157ns (0.543 - 0.386)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[123].I_SRLT_NE_0.FF to usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X82Y7.BQ         Tcko                  0.115   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<121>
                                                         usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[123].I_SRLT_NE_0.FF
    RAMB36_X5Y1.DIBDI31    net (fanout=1)        0.273   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<123>
    RAMB36_X5Y1.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
                                                         usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.190ns (-0.083ns logic, 0.273ns route)
                                                         (-43.7% logic, 143.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y2.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y2.TXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y1.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.572ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/pll/mmcm_adv_inst/CLKOUT5
  Logical resource: system/pll/mmcm_adv_inst/CLKOUT5
  Location pin: MMCM_ADV_X0Y7.CLKOUT5
  Clock network: system/glib_pll_clkout_200
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y7.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y7.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p 
PHASE 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2456 paths analyzed, 401 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_24 (SLICE_X41Y158.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/reset_gen/SRL16E (FF)
  Destination:          system/rst/clkdiv/cnt_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.847ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.094 - 0.115)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/reset_gen/SRL16E to system/rst/clkdiv/cnt_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y155.D      Treg                  1.574   system/rst/clkdiv/rst_b
                                                       system/rst/clkdiv/reset_gen/SRL16E
    SLICE_X40Y155.A5     net (fanout=2)        0.311   system/rst/clkdiv/rst_b
    SLICE_X40Y155.A      Tilo                  0.068   system/rst/clkdiv/rst_b
                                                       system/rst/clkdiv/rst_b_inv1_INV_0
    SLICE_X41Y158.SR     net (fanout=7)        0.599   system/rst/clkdiv/rst_b_inv
    SLICE_X41Y158.CLK    Trck                  0.295   system/rst/clkdiv/cnt<24>
                                                       system/rst/clkdiv/cnt_24
    -------------------------------------------------  ---------------------------
    Total                                      2.847ns (1.937ns logic, 0.910ns route)
                                                       (68.0% logic, 32.0% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/rst_fabric.timer_28 (SLICE_X50Y172.CE), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_fabric.timer_12 (FF)
  Destination:          system/rst/rst_fabric.timer_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.822ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.088 - 0.113)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric.timer_12 to system/rst/rst_fabric.timer_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y168.AQ     Tcko                  0.337   system/rst/rst_fabric.timer<15>
                                                       system/rst/rst_fabric.timer_12
    SLICE_X51Y168.A1     net (fanout=2)        0.709   system/rst/rst_fabric.timer<12>
    SLICE_X51Y168.A      Tilo                  0.068   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>
                                                       system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>1
    SLICE_X51Y169.A1     net (fanout=2)        0.710   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>
    SLICE_X51Y169.A      Tilo                  0.068   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o_inv
                                                       system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o_inv1
    SLICE_X50Y172.CE     net (fanout=8)        0.612   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o_inv
    SLICE_X50Y172.CLK    Tceck                 0.318   system/rst/rst_fabric.timer<31>
                                                       system/rst/rst_fabric.timer_28
    -------------------------------------------------  ---------------------------
    Total                                      2.822ns (0.791ns logic, 2.031ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_fabric.timer_15 (FF)
  Destination:          system/rst/rst_fabric.timer_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.702ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.088 - 0.113)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric.timer_15 to system/rst/rst_fabric.timer_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y168.DQ     Tcko                  0.337   system/rst/rst_fabric.timer<15>
                                                       system/rst/rst_fabric.timer_15
    SLICE_X51Y168.A2     net (fanout=2)        0.589   system/rst/rst_fabric.timer<15>
    SLICE_X51Y168.A      Tilo                  0.068   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>
                                                       system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>1
    SLICE_X51Y169.A1     net (fanout=2)        0.710   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>
    SLICE_X51Y169.A      Tilo                  0.068   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o_inv
                                                       system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o_inv1
    SLICE_X50Y172.CE     net (fanout=8)        0.612   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o_inv
    SLICE_X50Y172.CLK    Tceck                 0.318   system/rst/rst_fabric.timer<31>
                                                       system/rst/rst_fabric.timer_28
    -------------------------------------------------  ---------------------------
    Total                                      2.702ns (0.791ns logic, 1.911ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_fabric.timer_3 (FF)
  Destination:          system/rst/rst_fabric.timer_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.648ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.088 - 0.115)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric.timer_3 to system/rst/rst_fabric.timer_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y165.DQ     Tcko                  0.337   system/rst/rst_fabric.timer<3>
                                                       system/rst/rst_fabric.timer_3
    SLICE_X51Y165.A2     net (fanout=2)        0.589   system/rst/rst_fabric.timer<3>
    SLICE_X51Y165.A      Tilo                  0.068   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>2
                                                       system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>3
    SLICE_X51Y169.A4     net (fanout=2)        0.656   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>2
    SLICE_X51Y169.A      Tilo                  0.068   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o_inv
                                                       system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o_inv1
    SLICE_X50Y172.CE     net (fanout=8)        0.612   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o_inv
    SLICE_X50Y172.CLK    Tceck                 0.318   system/rst/rst_fabric.timer<31>
                                                       system/rst/rst_fabric.timer_28
    -------------------------------------------------  ---------------------------
    Total                                      2.648ns (0.791ns logic, 1.857ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/rst_fabric.timer_29 (SLICE_X50Y172.CE), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_fabric.timer_12 (FF)
  Destination:          system/rst/rst_fabric.timer_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.822ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.088 - 0.113)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric.timer_12 to system/rst/rst_fabric.timer_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y168.AQ     Tcko                  0.337   system/rst/rst_fabric.timer<15>
                                                       system/rst/rst_fabric.timer_12
    SLICE_X51Y168.A1     net (fanout=2)        0.709   system/rst/rst_fabric.timer<12>
    SLICE_X51Y168.A      Tilo                  0.068   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>
                                                       system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>1
    SLICE_X51Y169.A1     net (fanout=2)        0.710   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>
    SLICE_X51Y169.A      Tilo                  0.068   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o_inv
                                                       system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o_inv1
    SLICE_X50Y172.CE     net (fanout=8)        0.612   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o_inv
    SLICE_X50Y172.CLK    Tceck                 0.318   system/rst/rst_fabric.timer<31>
                                                       system/rst/rst_fabric.timer_29
    -------------------------------------------------  ---------------------------
    Total                                      2.822ns (0.791ns logic, 2.031ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_fabric.timer_15 (FF)
  Destination:          system/rst/rst_fabric.timer_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.702ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.088 - 0.113)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric.timer_15 to system/rst/rst_fabric.timer_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y168.DQ     Tcko                  0.337   system/rst/rst_fabric.timer<15>
                                                       system/rst/rst_fabric.timer_15
    SLICE_X51Y168.A2     net (fanout=2)        0.589   system/rst/rst_fabric.timer<15>
    SLICE_X51Y168.A      Tilo                  0.068   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>
                                                       system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>1
    SLICE_X51Y169.A1     net (fanout=2)        0.710   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>
    SLICE_X51Y169.A      Tilo                  0.068   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o_inv
                                                       system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o_inv1
    SLICE_X50Y172.CE     net (fanout=8)        0.612   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o_inv
    SLICE_X50Y172.CLK    Tceck                 0.318   system/rst/rst_fabric.timer<31>
                                                       system/rst/rst_fabric.timer_29
    -------------------------------------------------  ---------------------------
    Total                                      2.702ns (0.791ns logic, 1.911ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_fabric.timer_3 (FF)
  Destination:          system/rst/rst_fabric.timer_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.648ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.088 - 0.115)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_fabric.timer_3 to system/rst/rst_fabric.timer_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y165.DQ     Tcko                  0.337   system/rst/rst_fabric.timer<3>
                                                       system/rst/rst_fabric.timer_3
    SLICE_X51Y165.A2     net (fanout=2)        0.589   system/rst/rst_fabric.timer<3>
    SLICE_X51Y165.A      Tilo                  0.068   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>2
                                                       system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>3
    SLICE_X51Y169.A4     net (fanout=2)        0.656   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o<31>2
    SLICE_X51Y169.A      Tilo                  0.068   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o_inv
                                                       system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o_inv1
    SLICE_X50Y172.CE     net (fanout=8)        0.612   system/rst/GND_50_o_rst_fabric.timer[31]_equal_1_o_inv
    SLICE_X50Y172.CLK    Tceck                 0.318   system/rst/rst_fabric.timer<31>
                                                       system/rst/rst_fabric.timer_29
    -------------------------------------------------  ---------------------------
    Total                                      2.648ns (0.791ns logic, 1.857ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/rst/rst (SLICE_X42Y148.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.115ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/nuke_d2 (FF)
  Destination:          system/rst/rst (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.150ns (Levels of Logic = 1)
  Clock Path Skew:      0.035ns (0.466 - 0.431)
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/nuke_d2 to system/rst/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y148.DQ     Tcko                  0.115   system/rst/nuke_d2
                                                       system/rst/nuke_d2
    SLICE_X42Y148.D6     net (fanout=1)        0.092   system/rst/nuke_d2
    SLICE_X42Y148.CLK    Tah         (-Th)     0.057   system/rst/rst
                                                       system/rst/nuke_d2_pll_locked_i_OR_1_o1
                                                       system/rst/rst
    -------------------------------------------------  ---------------------------
    Total                                      0.150ns (0.058ns logic, 0.092ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (SLICE_X103Y114.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.132ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.132ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Destination Clock:    system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done to system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y114.DQ    Tcko                  0.098   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    SLICE_X103Y114.D6    net (fanout=2)        0.091   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
    SLICE_X103Y114.CLK   Tah         (-Th)     0.057   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done_rstpot1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    -------------------------------------------------  ---------------------------
    Total                                      0.132ns (0.041ns logic, 0.091ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_0 (SLICE_X41Y152.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.143ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/clkdiv/cnt_0 (FF)
  Destination:          system/rst/clkdiv/cnt_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.143ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/clkdiv/cnt_0 to system/rst/clkdiv/cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y152.AQ     Tcko                  0.098   system/rst/clkdiv/cnt<3>
                                                       system/rst/clkdiv/cnt_0
    SLICE_X41Y152.A5     net (fanout=1)        0.062   system/rst/clkdiv/cnt<0>
    SLICE_X41Y152.CLK    Tah         (-Th)     0.017   system/rst/clkdiv/cnt<3>
                                                       system/rst/clkdiv/Mcount_cnt_lut<0>_INV_0
                                                       system/rst/clkdiv/Mcount_cnt_cy<3>
                                                       system/rst/clkdiv/cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      0.143ns (0.081ns logic, 0.062ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.572ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/pll/mmcm_adv_inst/CLKOUT5
  Logical resource: system/pll/mmcm_adv_inst/CLKOUT5
  Location pin: MMCM_ADV_X0Y7.CLKOUT5
  Clock network: system/glib_pll_clkout_200
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y7.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y7.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP         
"system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44112 paths analyzed, 13365 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.634ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_7 (SLICE_X78Y142.DX), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.466ns (Levels of Logic = 3)
  Clock Path Skew:      -0.133ns (0.908 - 1.041)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y21.DOBDO3  Trcko_DOB             2.073   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    SLICE_X66Y118.B6     net (fanout=1)        1.207   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<15>
    SLICE_X66Y118.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<9>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob81
    SLICE_X76Y145.C1     net (fanout=3)        3.011   system/phy_en.phy_ipb_ctrl/udp_if/udpdob<7>
    SLICE_X76Y145.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT81
    SLICE_X76Y145.D3     net (fanout=1)        0.342   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT8
    SLICE_X76Y145.DMUX   Tilo                  0.190   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.mac_tx_data_int[7]_send_data.next_mac_tx_data[7]_mux_77_OUT81
    SLICE_X78Y142.DX     net (fanout=1)        0.492   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int[7]_send_data.next_mac_tx_data[7]_mux_77_OUT<7>
    SLICE_X78Y142.CLK    Tdick                 0.015   system/mac_tx_data<2><7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_7
    -------------------------------------------------  ---------------------------
    Total                                      7.466ns (2.414ns logic, 5.052ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAM)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.366ns (Levels of Logic = 3)
  Clock Path Skew:      -0.139ns (0.908 - 1.047)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y22.DOBDO3  Trcko_DOB             2.073   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    SLICE_X66Y118.B5     net (fanout=1)        1.107   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<31>
    SLICE_X66Y118.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<9>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob81
    SLICE_X76Y145.C1     net (fanout=3)        3.011   system/phy_en.phy_ipb_ctrl/udp_if/udpdob<7>
    SLICE_X76Y145.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT81
    SLICE_X76Y145.D3     net (fanout=1)        0.342   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT8
    SLICE_X76Y145.DMUX   Tilo                  0.190   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.mac_tx_data_int[7]_send_data.next_mac_tx_data[7]_mux_77_OUT81
    SLICE_X78Y142.DX     net (fanout=1)        0.492   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int[7]_send_data.next_mac_tx_data[7]_mux_77_OUT<7>
    SLICE_X78Y142.CLK    Tdick                 0.015   system/mac_tx_data<2><7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_7
    -------------------------------------------------  ---------------------------
    Total                                      7.366ns (2.414ns logic, 4.952ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6 (RAM)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.304ns (Levels of Logic = 3)
  Clock Path Skew:      -0.141ns (0.908 - 1.049)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6 to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y23.DOBDO3  Trcko_DOB             2.073   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
    SLICE_X66Y118.B4     net (fanout=1)        1.045   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<23>
    SLICE_X66Y118.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<9>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob81
    SLICE_X76Y145.C1     net (fanout=3)        3.011   system/phy_en.phy_ipb_ctrl/udp_if/udpdob<7>
    SLICE_X76Y145.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT81
    SLICE_X76Y145.D3     net (fanout=1)        0.342   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT8
    SLICE_X76Y145.DMUX   Tilo                  0.190   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.mac_tx_data_int[7]_send_data.next_mac_tx_data[7]_mux_77_OUT81
    SLICE_X78Y142.DX     net (fanout=1)        0.492   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int[7]_send_data.next_mac_tx_data[7]_mux_77_OUT<7>
    SLICE_X78Y142.CLK    Tdick                 0.015   system/mac_tx_data<2><7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_7
    -------------------------------------------------  ---------------------------
    Total                                      7.304ns (2.414ns logic, 4.890ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_0 (SLICE_X79Y142.AX), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.450ns (Levels of Logic = 3)
  Clock Path Skew:      -0.103ns (0.908 - 1.011)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y22.DOBDO0  Trcko_DOB             2.073   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    SLICE_X65Y126.A3     net (fanout=1)        1.379   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<8>
    SLICE_X65Y126.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob11
    SLICE_X77Y142.A2     net (fanout=3)        2.472   system/phy_en.phy_ipb_ctrl/udp_if/udpdob<0>
    SLICE_X77Y142.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<1>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT11
    SLICE_X77Y142.B2     net (fanout=1)        0.794   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT1
    SLICE_X77Y142.BMUX   Tilo                  0.197   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<1>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.mac_tx_data_int[7]_send_data.next_mac_tx_data[7]_mux_77_OUT11
    SLICE_X79Y142.AX     net (fanout=1)        0.365   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int[7]_send_data.next_mac_tx_data[7]_mux_77_OUT<0>
    SLICE_X79Y142.CLK    Tdick                 0.034   system/mac_tx_data<2><3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_0
    -------------------------------------------------  ---------------------------
    Total                                      7.450ns (2.440ns logic, 5.010ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.394ns (Levels of Logic = 3)
  Clock Path Skew:      -0.105ns (0.908 - 1.013)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y23.DOBDO0  Trcko_DOB             2.073   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    SLICE_X65Y126.A2     net (fanout=1)        1.323   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<24>
    SLICE_X65Y126.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob11
    SLICE_X77Y142.A2     net (fanout=3)        2.472   system/phy_en.phy_ipb_ctrl/udp_if/udpdob<0>
    SLICE_X77Y142.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<1>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT11
    SLICE_X77Y142.B2     net (fanout=1)        0.794   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT1
    SLICE_X77Y142.BMUX   Tilo                  0.197   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<1>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.mac_tx_data_int[7]_send_data.next_mac_tx_data[7]_mux_77_OUT11
    SLICE_X79Y142.AX     net (fanout=1)        0.365   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int[7]_send_data.next_mac_tx_data[7]_mux_77_OUT<0>
    SLICE_X79Y142.CLK    Tdick                 0.034   system/mac_tx_data<2><3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_0
    -------------------------------------------------  ---------------------------
    Total                                      7.394ns (2.440ns logic, 4.954ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5 (RAM)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.775ns (Levels of Logic = 3)
  Clock Path Skew:      -0.136ns (0.689 - 0.825)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5 to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y24.DOBDO0  Trcko_DOB             2.073   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    SLICE_X65Y126.A6     net (fanout=1)        0.704   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<16>
    SLICE_X65Y126.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob11
    SLICE_X77Y142.A2     net (fanout=3)        2.472   system/phy_en.phy_ipb_ctrl/udp_if/udpdob<0>
    SLICE_X77Y142.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<1>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT11
    SLICE_X77Y142.B2     net (fanout=1)        0.794   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT1
    SLICE_X77Y142.BMUX   Tilo                  0.197   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<1>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.mac_tx_data_int[7]_send_data.next_mac_tx_data[7]_mux_77_OUT11
    SLICE_X79Y142.AX     net (fanout=1)        0.365   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int[7]_send_data.next_mac_tx_data[7]_mux_77_OUT<0>
    SLICE_X79Y142.CLK    Tdick                 0.034   system/mac_tx_data<2><3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_0
    -------------------------------------------------  ---------------------------
    Total                                      6.775ns (2.440ns logic, 4.335ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_2 (SLICE_X79Y142.CX), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.292ns (Levels of Logic = 3)
  Clock Path Skew:      -0.103ns (0.908 - 1.011)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y22.DOBDO2  Trcko_DOB             2.073   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    SLICE_X65Y120.A1     net (fanout=1)        1.205   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<10>
    SLICE_X65Y120.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob31
    SLICE_X76Y146.A3     net (fanout=3)        2.807   system/phy_en.phy_ipb_ctrl/udp_if/udpdob<2>
    SLICE_X76Y146.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT31
    SLICE_X76Y146.B3     net (fanout=1)        0.340   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT3
    SLICE_X76Y146.BMUX   Tilo                  0.198   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.mac_tx_data_int[7]_send_data.next_mac_tx_data[7]_mux_77_OUT31
    SLICE_X79Y142.CX     net (fanout=1)        0.499   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int[7]_send_data.next_mac_tx_data[7]_mux_77_OUT<2>
    SLICE_X79Y142.CLK    Tdick                 0.034   system/mac_tx_data<2><3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_2
    -------------------------------------------------  ---------------------------
    Total                                      7.292ns (2.441ns logic, 4.851ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.014ns (Levels of Logic = 3)
  Clock Path Skew:      -0.134ns (0.689 - 0.823)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y25.DOBDO2  Trcko_DOB             2.073   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    SLICE_X65Y120.A3     net (fanout=1)        0.927   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<2>
    SLICE_X65Y120.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob31
    SLICE_X76Y146.A3     net (fanout=3)        2.807   system/phy_en.phy_ipb_ctrl/udp_if/udpdob<2>
    SLICE_X76Y146.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT31
    SLICE_X76Y146.B3     net (fanout=1)        0.340   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT3
    SLICE_X76Y146.BMUX   Tilo                  0.198   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.mac_tx_data_int[7]_send_data.next_mac_tx_data[7]_mux_77_OUT31
    SLICE_X79Y142.CX     net (fanout=1)        0.499   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int[7]_send_data.next_mac_tx_data[7]_mux_77_OUT<2>
    SLICE_X79Y142.CLK    Tdick                 0.034   system/mac_tx_data<2><3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_2
    -------------------------------------------------  ---------------------------
    Total                                      7.014ns (2.441ns logic, 4.573ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.847ns (Levels of Logic = 3)
  Clock Path Skew:      -0.105ns (0.908 - 1.013)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y23.DOBDO2  Trcko_DOB             2.073   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    SLICE_X65Y120.A5     net (fanout=1)        0.760   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<26>
    SLICE_X65Y120.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob31
    SLICE_X76Y146.A3     net (fanout=3)        2.807   system/phy_en.phy_ipb_ctrl/udp_if/udpdob<2>
    SLICE_X76Y146.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT31
    SLICE_X76Y146.B3     net (fanout=1)        0.340   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT3
    SLICE_X76Y146.BMUX   Tilo                  0.198   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.mac_tx_data_int[7]_send_data.next_mac_tx_data[7]_mux_77_OUT31
    SLICE_X79Y142.CX     net (fanout=1)        0.499   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int[7]_send_data.next_mac_tx_data[7]_mux_77_OUT<2>
    SLICE_X79Y142.CLK    Tdick                 0.034   system/mac_tx_data<2><3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_2
    -------------------------------------------------  ---------------------------
    Total                                      6.847ns (2.441ns logic, 4.406ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y1.PHYEMACRXCHARISCOMMA), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/rxchariscomma_r (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.060ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.355 - 0.319)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_eth/sgmii/rxchariscomma_r to system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
    Location                        Delay type         Delay(ns)  Physical Resource
                                                                  Logical Resource(s)
    ------------------------------------------------------------  -------------------
    SLICE_X95Y97.BQ                 Tcko                  0.098   system/phy_en.phy_eth/sgmii/rxrundisp_r
                                                                  system/phy_en.phy_eth/sgmii/rxchariscomma_r
    TEMAC_X0Y1.PHYEMACRXCHARISCOMMA net (fanout=1)        0.243   system/phy_en.phy_eth/sgmii/rxchariscomma_r
    TEMAC_X0Y1.PHYEMACGTXCLK        Tmacckd_COMMA(-Th)     0.281   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
                                                                  system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
    ------------------------------------------------------------  ---------------------------
    Total                                                 0.060ns (-0.183ns logic, 0.243ns route)
                                                                  (-305.0% logic, 405.0% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram42 (RAMB36_X3Y28.DIADI1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/payload/payload_data_sig_5 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram42 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.164ns (Levels of Logic = 0)
  Clock Path Skew:      0.140ns (0.422 - 0.282)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/payload/payload_data_sig_5 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram42
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X70Y140.BQ        Tcko                  0.115   system/phy_en.phy_ipb_ctrl/udp_if/payload_data<7>
                                                          system/phy_en.phy_ipb_ctrl/udp_if/payload/payload_data_sig_5
    RAMB36_X3Y28.DIADI1     net (fanout=5)        0.247   system/phy_en.phy_ipb_ctrl/udp_if/payload_data<5>
    RAMB36_X3Y28.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram42
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram42
    ----------------------------------------------------  ---------------------------
    Total                                         0.164ns (-0.083ns logic, 0.247ns route)
                                                          (-50.6% logic, 150.6% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y1.PHYEMACRXDISPERR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.026ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/rxdisperr_r (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.062ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.355 - 0.319)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_eth/sgmii/rxdisperr_r to system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X95Y97.AQ             Tcko                  0.098   system/phy_en.phy_eth/sgmii/rxrundisp_r
                                                              system/phy_en.phy_eth/sgmii/rxdisperr_r
    TEMAC_X0Y1.PHYEMACRXDISPERR net (fanout=1)        0.286   system/phy_en.phy_eth/sgmii/rxdisperr_r
    TEMAC_X0Y1.PHYEMACGTXCLK    Tmacckd_ERROR(-Th)     0.322   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
                                                              system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
    --------------------------------------------------------  ---------------------------
    Total                                             0.062ns (-0.224ns logic, 0.286ns route)
                                                              (-361.3% logic, 461.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/clkbuf/I
  Logical resource: system/phy_en.phy_eth/clkbuf/I
  Location pin: BUFR_X2Y5.I
  Clock network: system/phy_en.phy_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y10.RXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y10.TXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP   
      "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44140 paths analyzed, 13368 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.879ns.
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_56 (SLICE_X97Y44.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_56 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.820ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.945 - 0.969)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y93.AQ      Tcko                  0.337   system/rst_macclk<0>
                                                       system/rst/rst_125_0
    SLICE_X78Y49.A3      net (fanout=519)      3.744   system/rst_macclk<0>
    SLICE_X78Y49.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X85Y50.B4      net (fanout=1)        0.669   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X85Y50.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X85Y50.C1      net (fanout=9)        0.722   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X85Y50.CMUX    Tilo                  0.191   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X97Y44.SR      net (fanout=25)       1.508   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X97Y44.CLK     Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<59>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_56
    -------------------------------------------------  ---------------------------
    Total                                      7.820ns (1.177ns logic, 6.643ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_56 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.419ns (Levels of Logic = 3)
  Clock Path Skew:      -0.045ns (0.726 - 0.771)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y71.DMUX    Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X78Y60.B2      net (fanout=136)      1.473   system/mac_rx_valid<0>
    SLICE_X78Y60.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X85Y50.B5      net (fanout=537)      1.454   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X85Y50.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X85Y50.C1      net (fanout=9)        0.722   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X85Y50.CMUX    Tilo                  0.191   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X97Y44.SR      net (fanout=25)       1.508   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X97Y44.CLK     Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<59>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_56
    -------------------------------------------------  ---------------------------
    Total                                      6.419ns (1.262ns logic, 5.157ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_56 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.414ns (Levels of Logic = 4)
  Clock Path Skew:      -0.045ns (0.726 - 0.771)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y71.AQ      Tcko                  0.381   system/mac_rx_last<0>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast
    SLICE_X80Y62.C3      net (fanout=2)        0.911   system/mac_rx_last<0>
    SLICE_X80Y62.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X78Y49.A1      net (fanout=41)       1.315   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last
    SLICE_X78Y49.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X85Y50.B4      net (fanout=1)        0.669   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X85Y50.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X85Y50.C1      net (fanout=9)        0.722   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X85Y50.CMUX    Tilo                  0.191   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X97Y44.SR      net (fanout=25)       1.508   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X97Y44.CLK     Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<59>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_56
    -------------------------------------------------  ---------------------------
    Total                                      6.414ns (1.289ns logic, 5.125ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_57 (SLICE_X97Y44.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_57 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.820ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.945 - 0.969)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y93.AQ      Tcko                  0.337   system/rst_macclk<0>
                                                       system/rst/rst_125_0
    SLICE_X78Y49.A3      net (fanout=519)      3.744   system/rst_macclk<0>
    SLICE_X78Y49.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X85Y50.B4      net (fanout=1)        0.669   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X85Y50.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X85Y50.C1      net (fanout=9)        0.722   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X85Y50.CMUX    Tilo                  0.191   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X97Y44.SR      net (fanout=25)       1.508   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X97Y44.CLK     Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<59>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_57
    -------------------------------------------------  ---------------------------
    Total                                      7.820ns (1.177ns logic, 6.643ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_57 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.419ns (Levels of Logic = 3)
  Clock Path Skew:      -0.045ns (0.726 - 0.771)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y71.DMUX    Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X78Y60.B2      net (fanout=136)      1.473   system/mac_rx_valid<0>
    SLICE_X78Y60.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X85Y50.B5      net (fanout=537)      1.454   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X85Y50.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X85Y50.C1      net (fanout=9)        0.722   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X85Y50.CMUX    Tilo                  0.191   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X97Y44.SR      net (fanout=25)       1.508   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X97Y44.CLK     Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<59>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_57
    -------------------------------------------------  ---------------------------
    Total                                      6.419ns (1.262ns logic, 5.157ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_57 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.414ns (Levels of Logic = 4)
  Clock Path Skew:      -0.045ns (0.726 - 0.771)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y71.AQ      Tcko                  0.381   system/mac_rx_last<0>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast
    SLICE_X80Y62.C3      net (fanout=2)        0.911   system/mac_rx_last<0>
    SLICE_X80Y62.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X78Y49.A1      net (fanout=41)       1.315   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last
    SLICE_X78Y49.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X85Y50.B4      net (fanout=1)        0.669   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X85Y50.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X85Y50.C1      net (fanout=9)        0.722   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X85Y50.CMUX    Tilo                  0.191   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X97Y44.SR      net (fanout=25)       1.508   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X97Y44.CLK     Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<59>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_57
    -------------------------------------------------  ---------------------------
    Total                                      6.414ns (1.289ns logic, 5.125ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_58 (SLICE_X97Y44.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_58 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.820ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.945 - 0.969)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y93.AQ      Tcko                  0.337   system/rst_macclk<0>
                                                       system/rst/rst_125_0
    SLICE_X78Y49.A3      net (fanout=519)      3.744   system/rst_macclk<0>
    SLICE_X78Y49.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X85Y50.B4      net (fanout=1)        0.669   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X85Y50.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X85Y50.C1      net (fanout=9)        0.722   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X85Y50.CMUX    Tilo                  0.191   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X97Y44.SR      net (fanout=25)       1.508   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X97Y44.CLK     Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<59>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_58
    -------------------------------------------------  ---------------------------
    Total                                      7.820ns (1.177ns logic, 6.643ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_58 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.419ns (Levels of Logic = 3)
  Clock Path Skew:      -0.045ns (0.726 - 0.771)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y71.DMUX    Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X78Y60.B2      net (fanout=136)      1.473   system/mac_rx_valid<0>
    SLICE_X78Y60.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X85Y50.B5      net (fanout=537)      1.454   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X85Y50.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X85Y50.C1      net (fanout=9)        0.722   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X85Y50.CMUX    Tilo                  0.191   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X97Y44.SR      net (fanout=25)       1.508   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X97Y44.CLK     Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<59>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_58
    -------------------------------------------------  ---------------------------
    Total                                      6.419ns (1.262ns logic, 5.157ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_58 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.414ns (Levels of Logic = 4)
  Clock Path Skew:      -0.045ns (0.726 - 0.771)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y71.AQ      Tcko                  0.381   system/mac_rx_last<0>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast
    SLICE_X80Y62.C3      net (fanout=2)        0.911   system/mac_rx_last<0>
    SLICE_X80Y62.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X78Y49.A1      net (fanout=41)       1.315   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last
    SLICE_X78Y49.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X85Y50.B4      net (fanout=1)        0.669   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X85Y50.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X85Y50.C1      net (fanout=9)        0.722   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X85Y50.CMUX    Tilo                  0.191   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X97Y44.SR      net (fanout=25)       1.508   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X97Y44.CLK     Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<59>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_58
    -------------------------------------------------  ---------------------------
    Total                                      6.414ns (1.289ns logic, 5.125ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12 (RAMB36_X3Y12.ADDRARDADDRL8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.022ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.addr_int_8 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.176ns (Levels of Logic = 0)
  Clock Path Skew:      0.154ns (0.422 - 0.268)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.addr_int_8 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X65Y61.CQ            Tcko                  0.098   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload_addr<9>
                                                             system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.addr_int_8
    RAMB36_X3Y12.ADDRARDADDRL8 net (fanout=18)       0.175   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload_addr<8>
    RAMB36_X3Y12.CLKARDCLKL    Trckc_ADDRA (-Th)     0.097   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12
                                                             system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12
    -------------------------------------------------------  ---------------------------
    Total                                            0.176ns (0.001ns logic, 0.175ns route)
                                                             (0.6% logic, 99.4% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12 (RAMB36_X3Y12.ADDRARDADDRU8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.022ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.addr_int_8 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.176ns (Levels of Logic = 0)
  Clock Path Skew:      0.154ns (0.422 - 0.268)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.addr_int_8 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X65Y61.CQ            Tcko                  0.098   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload_addr<9>
                                                             system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.addr_int_8
    RAMB36_X3Y12.ADDRARDADDRU8 net (fanout=18)       0.175   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload_addr<8>
    RAMB36_X3Y12.CLKARDCLKU    Trckc_ADDRA (-Th)     0.097   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12
                                                             system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12
    -------------------------------------------------------  ---------------------------
    Total                                            0.176ns (0.001ns logic, 0.175ns route)
                                                             (0.6% logic, 99.4% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAMB36_X5Y9.DIADI3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/dia_3 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.180ns (Levels of Logic = 0)
  Clock Path Skew:      0.156ns (0.474 - 0.318)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/dia_3 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X86Y50.DQ        Tcko                  0.115   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/dia<3>
                                                         system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/dia_3
    RAMB36_X5Y9.DIADI3     net (fanout=1)        0.263   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/dia<3>
    RAMB36_X5Y9.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
                                                         system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.180ns (-0.083ns logic, 0.263ns route)
                                                         (-46.1% logic, 146.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Logical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Location pin: BUFR_X2Y4.I
  Clock network: system/amc_p0_en.amc_p0_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y9.RXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y9.TXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" 
TS_xpoint1_clk1_p PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 721 paths analyzed, 111 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.789ns (Levels of Logic = 1)
  Clock Path Skew:      0.023ns (1.494 - 1.471)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y76.DMUX     Tshcko                0.422   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X26Y54.A2      net (fanout=23)       2.703   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X26Y54.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.278   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.789ns (0.808ns logic, 3.981ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.460ns (Levels of Logic = 1)
  Clock Path Skew:      0.023ns (1.494 - 1.471)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y76.DQ       Tcko                  0.337   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X26Y54.A3      net (fanout=22)       2.459   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X26Y54.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.278   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.460ns (0.723ns logic, 3.737ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_pwrdown (SLICE_X26Y54.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.732ns (Levels of Logic = 1)
  Clock Path Skew:      -0.077ns (0.883 - 0.960)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y76.DMUX     Tshcko                0.422   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X26Y54.A2      net (fanout=23)       2.703   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X26Y54.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X26Y54.CE      net (fanout=2)        0.255   system/cdce_synch/_n0067_inv
    SLICE_X26Y54.CLK     Tceck                 0.284   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      3.732ns (0.774ns logic, 2.958ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.403ns (Levels of Logic = 1)
  Clock Path Skew:      -0.077ns (0.883 - 0.960)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y76.DQ       Tcko                  0.337   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X26Y54.A3      net (fanout=22)       2.459   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X26Y54.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X26Y54.CE      net (fanout=2)        0.255   system/cdce_synch/_n0067_inv
    SLICE_X26Y54.CLK     Tceck                 0.284   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      3.403ns (0.689ns logic, 2.714ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.800ns (Levels of Logic = 0)
  Clock Path Skew:      0.023ns (1.494 - 1.471)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y76.DMUX     Tshcko                0.422   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.AX      net (fanout=23)       3.344   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.CLK     Tdick                 0.034   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      3.800ns (0.456ns logic, 3.344ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_18 (SLICE_X0Y76.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.123ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.158ns (Levels of Logic = 1)
  Clock Path Skew:      0.035ns (0.452 - 0.417)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/cdce_control.timer_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y76.DQ       Tcko                  0.098   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X0Y76.C5       net (fanout=22)       0.136   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X0Y76.CLK      Tah         (-Th)     0.076   system/cdce_synch/cdce_control.timer_19
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT101
                                                       system/cdce_synch/cdce_control.timer_18
    -------------------------------------------------  ---------------------------
    Total                                      0.158ns (0.022ns logic, 0.136ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_17 (SLICE_X0Y76.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.124ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.159ns (Levels of Logic = 1)
  Clock Path Skew:      0.035ns (0.452 - 0.417)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/cdce_control.timer_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y76.DQ       Tcko                  0.098   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X0Y76.B5       net (fanout=22)       0.138   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X0Y76.CLK      Tah         (-Th)     0.077   system/cdce_synch/cdce_control.timer_19
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT91
                                                       system/cdce_synch/cdce_control.timer_17
    -------------------------------------------------  ---------------------------
    Total                                      0.159ns (0.021ns logic, 0.138ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.state_FSM_FFd1 (SLICE_X2Y76.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.124ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.124ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/cdce_control.state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y76.DQ       Tcko                  0.098   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X2Y76.D4       net (fanout=22)       0.109   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X2Y76.CLK      Tah         (-Th)     0.083   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1-In1
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.124ns (0.015ns logic, 0.109ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y16.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/n0554<0>/SR
  Logical resource: system/sram2_if/bist/ERRORCOUNTER_O_0/SR
  Location pin: SLICE_X1Y64.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y30.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y13.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X4Y29.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_200 = PERIOD TIMEGRP 
"system_glib_pll_clkout_200"         TS_clk125_2_p / 1.6 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_200 = PERIOD TIMEGRP "system_glib_pll_clkout_200"
        TS_clk125_2_p / 1.6 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: usr/fpga_clk_pll_inst/mmcm_adv_inst/CLKIN1
  Logical resource: usr/fpga_clk_pll_inst/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y6.CLKIN1
  Clock network: usr/fpga_clk_pll_inst/clkin1
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: usr/fpga_clk_pll_inst/mmcm_adv_inst/CLKIN1
  Logical resource: usr/fpga_clk_pll_inst/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y6.CLKIN1
  Clock network: usr/fpga_clk_pll_inst/clkin1
--------------------------------------------------------------------------------
Slack: 3.571ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/clkbuf_pllout6/I0
  Logical resource: system/clkbuf_pllout6/I0
  Location pin: BUFGCTRL_X0Y21.I0
  Clock network: system/glib_pll_clkout_200
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y20.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram1_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram1_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X18Y15.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 137543 paths analyzed, 1680 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.229ns.
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_28 (SLICE_X39Y72.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      17.005ns (Levels of Logic = 8)
  Clock Path Skew:      -0.019ns (2.495 - 2.514)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y97.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X12Y65.C1      net (fanout=69)       4.709   system/ipb_arb/src<0>
    SLICE_X12Y65.C       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X29Y87.A3      net (fanout=257)      2.511   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X29Y87.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y87.B3      net (fanout=1)        0.755   system/ipb_fabric/N01
    SLICE_X32Y87.B       Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X31Y90.A1      net (fanout=37)       1.532   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X31Y90.A       Tilo                  0.068   system/ipb_from_slaves[2]_ipb_rdata<19>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X30Y88.C1      net (fanout=34)       0.624   system/ipb_fabric/sel<2>
    SLICE_X30Y88.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X20Y103.B1     net (fanout=4)        1.696   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X20Y103.BMUX   Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X20Y103.A2     net (fanout=7)        0.627   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X20Y103.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X22Y102.C4     net (fanout=7)        0.541   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X22Y102.C      Tilo                  0.068   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd1
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X39Y72.SR      net (fanout=15)       2.479   system/sram2_if/sramInterface/_n0147
    SLICE_X39Y72.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     17.005ns (1.531ns logic, 15.474ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.959ns (Levels of Logic = 9)
  Clock Path Skew:      -0.019ns (2.495 - 2.514)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y97.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X12Y65.C1      net (fanout=69)       4.709   system/ipb_arb/src<0>
    SLICE_X12Y65.C       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X29Y87.A3      net (fanout=257)      2.511   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X29Y87.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y87.B3      net (fanout=1)        0.755   system/ipb_fabric/N01
    SLICE_X32Y87.B       Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y87.C2      net (fanout=37)       0.615   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y87.CMUX    Tilo                  0.198   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X30Y88.B1      net (fanout=1)        0.761   system/ipb_fabric/N68
    SLICE_X30Y88.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X30Y88.C4      net (fanout=33)       0.536   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X30Y88.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X20Y103.B1     net (fanout=4)        1.696   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X20Y103.BMUX   Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X20Y103.A2     net (fanout=7)        0.627   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X20Y103.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X22Y102.C4     net (fanout=7)        0.541   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X22Y102.C      Tilo                  0.068   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd1
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X39Y72.SR      net (fanout=15)       2.479   system/sram2_if/sramInterface/_n0147
    SLICE_X39Y72.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     16.959ns (1.729ns logic, 15.230ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.935ns (Levels of Logic = 8)
  Clock Path Skew:      -0.019ns (2.495 - 2.514)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y97.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X12Y65.A5      net (fanout=69)       4.411   system/ipb_arb/src<0>
    SLICE_X12Y65.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X29Y87.A2      net (fanout=257)      2.739   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X29Y87.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y87.B3      net (fanout=1)        0.755   system/ipb_fabric/N01
    SLICE_X32Y87.B       Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X31Y90.A1      net (fanout=37)       1.532   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X31Y90.A       Tilo                  0.068   system/ipb_from_slaves[2]_ipb_rdata<19>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X30Y88.C1      net (fanout=34)       0.624   system/ipb_fabric/sel<2>
    SLICE_X30Y88.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X20Y103.B1     net (fanout=4)        1.696   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X20Y103.BMUX   Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X20Y103.A2     net (fanout=7)        0.627   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X20Y103.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X22Y102.C4     net (fanout=7)        0.541   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X22Y102.C      Tilo                  0.068   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd1
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X39Y72.SR      net (fanout=15)       2.479   system/sram2_if/sramInterface/_n0147
    SLICE_X39Y72.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     16.935ns (1.531ns logic, 15.404ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_27 (SLICE_X39Y72.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      17.005ns (Levels of Logic = 8)
  Clock Path Skew:      -0.019ns (2.495 - 2.514)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y97.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X12Y65.C1      net (fanout=69)       4.709   system/ipb_arb/src<0>
    SLICE_X12Y65.C       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X29Y87.A3      net (fanout=257)      2.511   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X29Y87.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y87.B3      net (fanout=1)        0.755   system/ipb_fabric/N01
    SLICE_X32Y87.B       Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X31Y90.A1      net (fanout=37)       1.532   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X31Y90.A       Tilo                  0.068   system/ipb_from_slaves[2]_ipb_rdata<19>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X30Y88.C1      net (fanout=34)       0.624   system/ipb_fabric/sel<2>
    SLICE_X30Y88.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X20Y103.B1     net (fanout=4)        1.696   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X20Y103.BMUX   Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X20Y103.A2     net (fanout=7)        0.627   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X20Y103.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X22Y102.C4     net (fanout=7)        0.541   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X22Y102.C      Tilo                  0.068   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd1
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X39Y72.SR      net (fanout=15)       2.479   system/sram2_if/sramInterface/_n0147
    SLICE_X39Y72.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     17.005ns (1.531ns logic, 15.474ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.959ns (Levels of Logic = 9)
  Clock Path Skew:      -0.019ns (2.495 - 2.514)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y97.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X12Y65.C1      net (fanout=69)       4.709   system/ipb_arb/src<0>
    SLICE_X12Y65.C       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X29Y87.A3      net (fanout=257)      2.511   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X29Y87.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y87.B3      net (fanout=1)        0.755   system/ipb_fabric/N01
    SLICE_X32Y87.B       Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y87.C2      net (fanout=37)       0.615   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y87.CMUX    Tilo                  0.198   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X30Y88.B1      net (fanout=1)        0.761   system/ipb_fabric/N68
    SLICE_X30Y88.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X30Y88.C4      net (fanout=33)       0.536   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X30Y88.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X20Y103.B1     net (fanout=4)        1.696   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X20Y103.BMUX   Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X20Y103.A2     net (fanout=7)        0.627   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X20Y103.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X22Y102.C4     net (fanout=7)        0.541   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X22Y102.C      Tilo                  0.068   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd1
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X39Y72.SR      net (fanout=15)       2.479   system/sram2_if/sramInterface/_n0147
    SLICE_X39Y72.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     16.959ns (1.729ns logic, 15.230ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.935ns (Levels of Logic = 8)
  Clock Path Skew:      -0.019ns (2.495 - 2.514)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y97.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X12Y65.A5      net (fanout=69)       4.411   system/ipb_arb/src<0>
    SLICE_X12Y65.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X29Y87.A2      net (fanout=257)      2.739   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X29Y87.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y87.B3      net (fanout=1)        0.755   system/ipb_fabric/N01
    SLICE_X32Y87.B       Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X31Y90.A1      net (fanout=37)       1.532   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X31Y90.A       Tilo                  0.068   system/ipb_from_slaves[2]_ipb_rdata<19>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X30Y88.C1      net (fanout=34)       0.624   system/ipb_fabric/sel<2>
    SLICE_X30Y88.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X20Y103.B1     net (fanout=4)        1.696   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X20Y103.BMUX   Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X20Y103.A2     net (fanout=7)        0.627   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X20Y103.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X22Y102.C4     net (fanout=7)        0.541   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X22Y102.C      Tilo                  0.068   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd1
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X39Y72.SR      net (fanout=15)       2.479   system/sram2_if/sramInterface/_n0147
    SLICE_X39Y72.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     16.935ns (1.531ns logic, 15.404ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_32 (SLICE_X38Y93.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_32 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.316ns (Levels of Logic = 8)
  Clock Path Skew:      -0.140ns (2.374 - 2.514)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y97.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X12Y65.C1      net (fanout=69)       4.709   system/ipb_arb/src<0>
    SLICE_X12Y65.C       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X29Y87.A3      net (fanout=257)      2.511   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X29Y87.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y87.B3      net (fanout=1)        0.755   system/ipb_fabric/N01
    SLICE_X32Y87.B       Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X31Y90.A1      net (fanout=37)       1.532   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X31Y90.A       Tilo                  0.068   system/ipb_from_slaves[2]_ipb_rdata<19>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X30Y88.C1      net (fanout=34)       0.624   system/ipb_fabric/sel<2>
    SLICE_X30Y88.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X20Y103.B1     net (fanout=4)        1.696   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X20Y103.BMUX   Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X20Y103.A2     net (fanout=7)        0.627   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X20Y103.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X22Y102.C4     net (fanout=7)        0.541   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X22Y102.C      Tilo                  0.068   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd1
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X38Y93.SR      net (fanout=15)       1.790   system/sram2_if/sramInterface/_n0147
    SLICE_X38Y93.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<31>
                                                       system/sram2_if/sramInterface/DATA_O_32
    -------------------------------------------------  ---------------------------
    Total                                     16.316ns (1.531ns logic, 14.785ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_32 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.270ns (Levels of Logic = 9)
  Clock Path Skew:      -0.140ns (2.374 - 2.514)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y97.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X12Y65.C1      net (fanout=69)       4.709   system/ipb_arb/src<0>
    SLICE_X12Y65.C       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X29Y87.A3      net (fanout=257)      2.511   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X29Y87.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y87.B3      net (fanout=1)        0.755   system/ipb_fabric/N01
    SLICE_X32Y87.B       Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y87.C2      net (fanout=37)       0.615   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y87.CMUX    Tilo                  0.198   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X30Y88.B1      net (fanout=1)        0.761   system/ipb_fabric/N68
    SLICE_X30Y88.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X30Y88.C4      net (fanout=33)       0.536   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X30Y88.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X20Y103.B1     net (fanout=4)        1.696   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X20Y103.BMUX   Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X20Y103.A2     net (fanout=7)        0.627   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X20Y103.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X22Y102.C4     net (fanout=7)        0.541   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X22Y102.C      Tilo                  0.068   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd1
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X38Y93.SR      net (fanout=15)       1.790   system/sram2_if/sramInterface/_n0147
    SLICE_X38Y93.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<31>
                                                       system/sram2_if/sramInterface/DATA_O_32
    -------------------------------------------------  ---------------------------
    Total                                     16.270ns (1.729ns logic, 14.541ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_32 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.246ns (Levels of Logic = 8)
  Clock Path Skew:      -0.140ns (2.374 - 2.514)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y97.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X12Y65.A5      net (fanout=69)       4.411   system/ipb_arb/src<0>
    SLICE_X12Y65.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X29Y87.A2      net (fanout=257)      2.739   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X29Y87.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y87.B3      net (fanout=1)        0.755   system/ipb_fabric/N01
    SLICE_X32Y87.B       Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X31Y90.A1      net (fanout=37)       1.532   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X31Y90.A       Tilo                  0.068   system/ipb_from_slaves[2]_ipb_rdata<19>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X30Y88.C1      net (fanout=34)       0.624   system/ipb_fabric/sel<2>
    SLICE_X30Y88.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X20Y103.B1     net (fanout=4)        1.696   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X20Y103.BMUX   Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X20Y103.A2     net (fanout=7)        0.627   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X20Y103.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X22Y102.C4     net (fanout=7)        0.541   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X22Y102.C      Tilo                  0.068   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd1
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X38Y93.SR      net (fanout=15)       1.790   system/sram2_if/sramInterface/_n0147
    SLICE_X38Y93.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<31>
                                                       system/sram2_if/sramInterface/DATA_O_32
    -------------------------------------------------  ---------------------------
    Total                                     16.246ns (1.531ns logic, 14.715ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/bist/prbsPatterGenerator/pdata_23 (SLICE_X20Y91.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.078ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_23 (FF)
  Destination:          system/sram2_if/bist/prbsPatterGenerator/pdata_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.089ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.061 - 0.050)
  Source Clock:         system/sram_w[2]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_23 to system/sram2_if/bist/prbsPatterGenerator/pdata_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y91.BMUX    Tshcko                0.129   system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg<31>
                                                       system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_23
    SLICE_X20Y91.DX      net (fanout=1)        0.049   system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg<23>
    SLICE_X20Y91.CLK     Tckdi       (-Th)     0.089   system/sram2_if/data_from_bist<23>
                                                       system/sram2_if/bist/prbsPatterGenerator/pdata_23
    -------------------------------------------------  ---------------------------
    Total                                      0.089ns (0.040ns logic, 0.049ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/bist/prbsPatterGenerator/pdata_22 (SLICE_X20Y91.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.079ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_22 (FF)
  Destination:          system/sram2_if/bist/prbsPatterGenerator/pdata_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.090ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.061 - 0.050)
  Source Clock:         system/sram_w[2]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_22 to system/sram2_if/bist/prbsPatterGenerator/pdata_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y91.AMUX    Tshcko                0.130   system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg<31>
                                                       system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_22
    SLICE_X20Y91.CX      net (fanout=1)        0.049   system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg<22>
    SLICE_X20Y91.CLK     Tckdi       (-Th)     0.089   system/sram2_if/data_from_bist<23>
                                                       system/sram2_if/bist/prbsPatterGenerator/pdata_22
    -------------------------------------------------  ---------------------------
    Total                                      0.090ns (0.041ns logic, 0.049ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/bist/prbsPatterGenerator/pdata_3 (SLICE_X20Y88.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.090ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_3 (FF)
  Destination:          system/sram2_if/bist/prbsPatterGenerator/pdata_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.101ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.064 - 0.053)
  Source Clock:         system/sram_w[2]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_3 to system/sram2_if/bist/prbsPatterGenerator/pdata_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y88.AQ      Tcko                  0.098   system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg<0>
                                                       system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_3
    SLICE_X20Y88.DX      net (fanout=1)        0.092   system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg<3>
    SLICE_X20Y88.CLK     Tckdi       (-Th)     0.089   system/sram2_if/data_from_bist<3>
                                                       system/sram2_if/bist/prbsPatterGenerator/pdata_3
    -------------------------------------------------  ---------------------------
    Total                                      0.101ns (0.009ns logic, 0.092ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y16.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/n0554<0>/SR
  Logical resource: system/sram2_if/bist/ERRORCOUNTER_O_0/SR
  Location pin: SLICE_X1Y64.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 337646 paths analyzed, 11610 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.930ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAMB36_X3Y25.DIADI0), 1474 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      17.875ns (Levels of Logic = 9)
  Clock Path Skew:      0.030ns (1.520 - 1.490)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X38Y97.AQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X12Y65.C1         net (fanout=69)       4.709   system/ipb_arb/src<0>
    SLICE_X12Y65.C          Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X29Y87.A3         net (fanout=257)      2.511   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X29Y87.A          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y87.B3         net (fanout=1)        0.755   system/ipb_fabric/N01
    SLICE_X32Y87.B          Tilo                  0.068   system/ipb_fabric/N66
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X31Y90.A1         net (fanout=37)       1.532   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X31Y90.A          Tilo                  0.068   system/ipb_from_slaves[2]_ipb_rdata<19>
                                                          system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X30Y90.A1         net (fanout=34)       0.612   system/ipb_fabric/sel<2>
    SLICE_X30Y90.A          Tilo                  0.068   system/ipb_from_slaves[2]_ipb_rdata<16>
                                                          system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X30Y92.B3         net (fanout=17)       0.480   system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X30Y92.B          Tilo                  0.068   system/ipb_fabric/N2
                                                          system/ipb_fabric/mux_rdata<0><0>_SW0
    SLICE_X37Y78.A6         net (fanout=1)        1.420   system/ipb_fabric/N2
    SLICE_X37Y78.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<3>
                                                          system/ipb_fabric/mux_rdata<0><0>
    SLICE_X43Y102.B3        net (fanout=3)        1.871   system/ipb_from_fabric_ipb_rdata<0>
    SLICE_X43Y102.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux321
    SLICE_X43Y102.A6        net (fanout=1)        0.110   system/phy_en.phy_ipb_ctrl/trans/tx_data<0>
    SLICE_X43Y102.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata3211
    RAMB36_X3Y25.DIADI0     net (fanout=1)        2.219   system/phy_en.phy_ipb_ctrl/trans_out_wdata<0>
    RAMB36_X3Y25.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                        17.875ns (1.656ns logic, 16.219ns route)
                                                          (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      17.805ns (Levels of Logic = 9)
  Clock Path Skew:      0.030ns (1.520 - 1.490)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X38Y97.AQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X12Y65.A5         net (fanout=69)       4.411   system/ipb_arb/src<0>
    SLICE_X12Y65.A          Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X29Y87.A2         net (fanout=257)      2.739   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X29Y87.A          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y87.B3         net (fanout=1)        0.755   system/ipb_fabric/N01
    SLICE_X32Y87.B          Tilo                  0.068   system/ipb_fabric/N66
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X31Y90.A1         net (fanout=37)       1.532   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X31Y90.A          Tilo                  0.068   system/ipb_from_slaves[2]_ipb_rdata<19>
                                                          system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X30Y90.A1         net (fanout=34)       0.612   system/ipb_fabric/sel<2>
    SLICE_X30Y90.A          Tilo                  0.068   system/ipb_from_slaves[2]_ipb_rdata<16>
                                                          system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X30Y92.B3         net (fanout=17)       0.480   system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X30Y92.B          Tilo                  0.068   system/ipb_fabric/N2
                                                          system/ipb_fabric/mux_rdata<0><0>_SW0
    SLICE_X37Y78.A6         net (fanout=1)        1.420   system/ipb_fabric/N2
    SLICE_X37Y78.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<3>
                                                          system/ipb_fabric/mux_rdata<0><0>
    SLICE_X43Y102.B3        net (fanout=3)        1.871   system/ipb_from_fabric_ipb_rdata<0>
    SLICE_X43Y102.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux321
    SLICE_X43Y102.A6        net (fanout=1)        0.110   system/phy_en.phy_ipb_ctrl/trans/tx_data<0>
    SLICE_X43Y102.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata3211
    RAMB36_X3Y25.DIADI0     net (fanout=1)        2.219   system/phy_en.phy_ipb_ctrl/trans_out_wdata<0>
    RAMB36_X3Y25.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                        17.805ns (1.656ns logic, 16.149ns route)
                                                          (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      17.210ns (Levels of Logic = 8)
  Clock Path Skew:      0.030ns (1.520 - 1.490)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X38Y97.AQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X12Y65.C1         net (fanout=69)       4.709   system/ipb_arb/src<0>
    SLICE_X12Y65.C          Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X29Y87.A3         net (fanout=257)      2.511   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X29Y87.A          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y87.B3         net (fanout=1)        0.755   system/ipb_fabric/N01
    SLICE_X32Y87.B          Tilo                  0.068   system/ipb_fabric/N66
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X30Y90.A2         net (fanout=37)       1.547   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X30Y90.A          Tilo                  0.068   system/ipb_from_slaves[2]_ipb_rdata<16>
                                                          system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X30Y92.B3         net (fanout=17)       0.480   system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X30Y92.B          Tilo                  0.068   system/ipb_fabric/N2
                                                          system/ipb_fabric/mux_rdata<0><0>_SW0
    SLICE_X37Y78.A6         net (fanout=1)        1.420   system/ipb_fabric/N2
    SLICE_X37Y78.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<3>
                                                          system/ipb_fabric/mux_rdata<0><0>
    SLICE_X43Y102.B3        net (fanout=3)        1.871   system/ipb_from_fabric_ipb_rdata<0>
    SLICE_X43Y102.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux321
    SLICE_X43Y102.A6        net (fanout=1)        0.110   system/phy_en.phy_ipb_ctrl/trans/tx_data<0>
    SLICE_X43Y102.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata3211
    RAMB36_X3Y25.DIADI0     net (fanout=1)        2.219   system/phy_en.phy_ipb_ctrl/trans_out_wdata<0>
    RAMB36_X3Y25.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                        17.210ns (1.588ns logic, 15.622ns route)
                                                          (9.2% logic, 90.8% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAMB36_X5Y17.DIADI3), 1474 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      17.832ns (Levels of Logic = 9)
  Clock Path Skew:      -0.002ns (1.488 - 1.490)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X38Y97.AQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X12Y65.C1         net (fanout=69)       4.709   system/ipb_arb/src<0>
    SLICE_X12Y65.C          Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X29Y87.A3         net (fanout=257)      2.511   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X29Y87.A          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y87.B3         net (fanout=1)        0.755   system/ipb_fabric/N01
    SLICE_X32Y87.B          Tilo                  0.068   system/ipb_fabric/N66
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X31Y90.A1         net (fanout=37)       1.532   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X31Y90.A          Tilo                  0.068   system/ipb_from_slaves[2]_ipb_rdata<19>
                                                          system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X30Y90.A1         net (fanout=34)       0.612   system/ipb_fabric/sel<2>
    SLICE_X30Y90.A          Tilo                  0.068   system/ipb_from_slaves[2]_ipb_rdata<16>
                                                          system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X35Y96.D2         net (fanout=17)       1.296   system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X35Y96.D          Tilo                  0.068   system/ipb_fabric/N6
                                                          system/ipb_fabric/mux_rdata<0><11>_SW0
    SLICE_X34Y95.D2         net (fanout=1)        0.713   system/ipb_fabric/N6
    SLICE_X34Y95.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<11>
                                                          system/ipb_fabric/mux_rdata<0><11>
    SLICE_X56Y85.B6         net (fanout=3)        1.765   system/ipb_from_fabric_ipb_rdata<11>
    SLICE_X56Y85.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<31>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/mux1011
    SLICE_X56Y85.A2         net (fanout=1)        0.478   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<11>
    SLICE_X56Y85.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<31>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/Mmux_trans_out_wdata2111
    RAMB36_X5Y17.DIADI3     net (fanout=1)        1.805   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_wdata<11>
    RAMB36_X5Y17.CLKARDCLKL Trdck_DIA             0.707   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    ----------------------------------------------------  ---------------------------
    Total                                        17.832ns (1.656ns logic, 16.176ns route)
                                                          (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      17.762ns (Levels of Logic = 9)
  Clock Path Skew:      -0.002ns (1.488 - 1.490)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X38Y97.AQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X12Y65.A5         net (fanout=69)       4.411   system/ipb_arb/src<0>
    SLICE_X12Y65.A          Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X29Y87.A2         net (fanout=257)      2.739   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X29Y87.A          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y87.B3         net (fanout=1)        0.755   system/ipb_fabric/N01
    SLICE_X32Y87.B          Tilo                  0.068   system/ipb_fabric/N66
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X31Y90.A1         net (fanout=37)       1.532   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X31Y90.A          Tilo                  0.068   system/ipb_from_slaves[2]_ipb_rdata<19>
                                                          system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X30Y90.A1         net (fanout=34)       0.612   system/ipb_fabric/sel<2>
    SLICE_X30Y90.A          Tilo                  0.068   system/ipb_from_slaves[2]_ipb_rdata<16>
                                                          system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X35Y96.D2         net (fanout=17)       1.296   system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X35Y96.D          Tilo                  0.068   system/ipb_fabric/N6
                                                          system/ipb_fabric/mux_rdata<0><11>_SW0
    SLICE_X34Y95.D2         net (fanout=1)        0.713   system/ipb_fabric/N6
    SLICE_X34Y95.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<11>
                                                          system/ipb_fabric/mux_rdata<0><11>
    SLICE_X56Y85.B6         net (fanout=3)        1.765   system/ipb_from_fabric_ipb_rdata<11>
    SLICE_X56Y85.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<31>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/mux1011
    SLICE_X56Y85.A2         net (fanout=1)        0.478   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<11>
    SLICE_X56Y85.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<31>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/Mmux_trans_out_wdata2111
    RAMB36_X5Y17.DIADI3     net (fanout=1)        1.805   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_wdata<11>
    RAMB36_X5Y17.CLKARDCLKL Trdck_DIA             0.707   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    ----------------------------------------------------  ---------------------------
    Total                                        17.762ns (1.656ns logic, 16.106ns route)
                                                          (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      17.167ns (Levels of Logic = 8)
  Clock Path Skew:      -0.002ns (1.488 - 1.490)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X38Y97.AQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X12Y65.C1         net (fanout=69)       4.709   system/ipb_arb/src<0>
    SLICE_X12Y65.C          Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X29Y87.A3         net (fanout=257)      2.511   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X29Y87.A          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y87.B3         net (fanout=1)        0.755   system/ipb_fabric/N01
    SLICE_X32Y87.B          Tilo                  0.068   system/ipb_fabric/N66
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X30Y90.A2         net (fanout=37)       1.547   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X30Y90.A          Tilo                  0.068   system/ipb_from_slaves[2]_ipb_rdata<16>
                                                          system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X35Y96.D2         net (fanout=17)       1.296   system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X35Y96.D          Tilo                  0.068   system/ipb_fabric/N6
                                                          system/ipb_fabric/mux_rdata<0><11>_SW0
    SLICE_X34Y95.D2         net (fanout=1)        0.713   system/ipb_fabric/N6
    SLICE_X34Y95.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<11>
                                                          system/ipb_fabric/mux_rdata<0><11>
    SLICE_X56Y85.B6         net (fanout=3)        1.765   system/ipb_from_fabric_ipb_rdata<11>
    SLICE_X56Y85.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<31>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/mux1011
    SLICE_X56Y85.A2         net (fanout=1)        0.478   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<11>
    SLICE_X56Y85.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<31>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/Mmux_trans_out_wdata2111
    RAMB36_X5Y17.DIADI3     net (fanout=1)        1.805   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_wdata<11>
    RAMB36_X5Y17.CLKARDCLKL Trdck_DIA             0.707   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    ----------------------------------------------------  ---------------------------
    Total                                        17.167ns (1.588ns logic, 15.579ns route)
                                                          (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5 (RAMB36_X3Y24.DIADI3), 984 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      17.492ns (Levels of Logic = 7)
  Clock Path Skew:      0.032ns (1.522 - 1.490)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X38Y97.AQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X12Y65.C1         net (fanout=69)       4.709   system/ipb_arb/src<0>
    SLICE_X12Y65.C          Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X29Y87.A3         net (fanout=257)      2.511   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X29Y87.A          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y87.B3         net (fanout=1)        0.755   system/ipb_fabric/N01
    SLICE_X32Y87.B          Tilo                  0.068   system/ipb_fabric/N66
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X31Y90.A1         net (fanout=37)       1.532   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X31Y90.A          Tilo                  0.068   system/ipb_from_slaves[2]_ipb_rdata<19>
                                                          system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X35Y77.D1         net (fanout=34)       1.961   system/ipb_fabric/sel<2>
    SLICE_X35Y77.D          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<19>
                                                          system/ipb_fabric/mux_rdata<0><19>
    SLICE_X43Y109.D4        net (fanout=3)        2.231   system/ipb_from_fabric_ipb_rdata<19>
    SLICE_X43Y109.D         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<19>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux1091
    SLICE_X43Y109.C2        net (fanout=1)        0.463   system/phy_en.phy_ipb_ctrl/trans/tx_data<19>
    SLICE_X43Y109.C         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<19>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata1311
    RAMB36_X3Y24.DIADI3     net (fanout=1)        1.810   system/phy_en.phy_ipb_ctrl/trans_out_wdata<19>
    RAMB36_X3Y24.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    ----------------------------------------------------  ---------------------------
    Total                                        17.492ns (1.520ns logic, 15.972ns route)
                                                          (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      17.422ns (Levels of Logic = 7)
  Clock Path Skew:      0.032ns (1.522 - 1.490)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X38Y97.AQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X12Y65.A5         net (fanout=69)       4.411   system/ipb_arb/src<0>
    SLICE_X12Y65.A          Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X29Y87.A2         net (fanout=257)      2.739   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X29Y87.A          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y87.B3         net (fanout=1)        0.755   system/ipb_fabric/N01
    SLICE_X32Y87.B          Tilo                  0.068   system/ipb_fabric/N66
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X31Y90.A1         net (fanout=37)       1.532   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X31Y90.A          Tilo                  0.068   system/ipb_from_slaves[2]_ipb_rdata<19>
                                                          system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X35Y77.D1         net (fanout=34)       1.961   system/ipb_fabric/sel<2>
    SLICE_X35Y77.D          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<19>
                                                          system/ipb_fabric/mux_rdata<0><19>
    SLICE_X43Y109.D4        net (fanout=3)        2.231   system/ipb_from_fabric_ipb_rdata<19>
    SLICE_X43Y109.D         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<19>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux1091
    SLICE_X43Y109.C2        net (fanout=1)        0.463   system/phy_en.phy_ipb_ctrl/trans/tx_data<19>
    SLICE_X43Y109.C         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<19>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata1311
    RAMB36_X3Y24.DIADI3     net (fanout=1)        1.810   system/phy_en.phy_ipb_ctrl/trans_out_wdata<19>
    RAMB36_X3Y24.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    ----------------------------------------------------  ---------------------------
    Total                                        17.422ns (1.520ns logic, 15.902ns route)
                                                          (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      16.795ns (Levels of Logic = 8)
  Clock Path Skew:      0.032ns (1.522 - 1.490)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X38Y97.AQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X12Y65.C1         net (fanout=69)       4.709   system/ipb_arb/src<0>
    SLICE_X12Y65.C          Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X29Y87.A3         net (fanout=257)      2.511   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X29Y87.A          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y87.B3         net (fanout=1)        0.755   system/ipb_fabric/N01
    SLICE_X32Y87.B          Tilo                  0.068   system/ipb_fabric/N66
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y87.C2         net (fanout=37)       0.615   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y87.CMUX       Tilo                  0.198   system/ipb_fabric/N66
                                                          system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X30Y88.B1         net (fanout=1)        0.761   system/ipb_fabric/N68
    SLICE_X30Y88.B          Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                          system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X35Y77.D5         net (fanout=33)       1.222   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X35Y77.D          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<19>
                                                          system/ipb_fabric/mux_rdata<0><19>
    SLICE_X43Y109.D4        net (fanout=3)        2.231   system/ipb_from_fabric_ipb_rdata<19>
    SLICE_X43Y109.D         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<19>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux1091
    SLICE_X43Y109.C2        net (fanout=1)        0.463   system/phy_en.phy_ipb_ctrl/trans/tx_data<19>
    SLICE_X43Y109.C         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<19>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata1311
    RAMB36_X3Y24.DIADI3     net (fanout=1)        1.810   system/phy_en.phy_ipb_ctrl/trans_out_wdata<19>
    RAMB36_X3Y24.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    ----------------------------------------------------  ---------------------------
    Total                                        16.795ns (1.718ns logic, 15.077ns route)
                                                          (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/trans/sm/state_FSM_FFd1 (SLICE_X32Y118.A3), 7 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/trans/sm/state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.611ns (Levels of Logic = 2)
  Clock Path Skew:      0.402ns (1.119 - 0.717)
  Source Clock:         system/glib_pll_clkout_31_25_c rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O to system/phy_en.phy_ipb_ctrl/trans/sm/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y124.AQ     Tcko                  0.098   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    SLICE_X35Y124.C4     net (fanout=1)        0.141   system/ipb_from_slaves[2]_ipb_ack
    SLICE_X35Y124.C      Tilo                  0.034   system/icap_if/confFsm/main_process.state_FSM_FFd2
                                                       system/ipb_fabric/ored_ack<0>1
    SLICE_X32Y118.A3     net (fanout=16)       0.414   system/ipb_from_fabric_ipb_ack
    SLICE_X32Y118.CLK    Tah         (-Th)     0.076   system/phy_en.phy_ipb_ctrl/trans/sm/state_FSM_FFd2
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/state_FSM_FFd1-In
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.611ns (0.056ns logic, 0.555ns route)
                                                       (9.2% logic, 90.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.245ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/sramInterfaceIoControl/IPBUS_ACK_O (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/trans/sm/state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.841ns (Levels of Logic = 2)
  Clock Path Skew:      0.391ns (1.119 - 0.728)
  Source Clock:         system/glib_pll_clkout_31_25_b rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/sramInterfaceIoControl/IPBUS_ACK_O to system/phy_en.phy_ipb_ctrl/trans/sm/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y127.AQ     Tcko                  0.115   system/ipb_from_slaves[1]_ipb_ack
                                                       system/sram1_if/sramInterfaceIoControl/IPBUS_ACK_O
    SLICE_X35Y124.C5     net (fanout=1)        0.354   system/ipb_from_slaves[1]_ipb_ack
    SLICE_X35Y124.C      Tilo                  0.034   system/icap_if/confFsm/main_process.state_FSM_FFd2
                                                       system/ipb_fabric/ored_ack<0>1
    SLICE_X32Y118.A3     net (fanout=16)       0.414   system/ipb_from_fabric_ipb_ack
    SLICE_X32Y118.CLK    Tah         (-Th)     0.076   system/phy_en.phy_ipb_ctrl/trans/sm/state_FSM_FFd2
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/state_FSM_FFd1-In
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.841ns (0.073ns logic, 0.768ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.034ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/icap_if/confFsm/FMS_SELECT_O (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/trans/sm/state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.070ns (Levels of Logic = 3)
  Clock Path Skew:      0.036ns (0.667 - 0.631)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/icap_if/confFsm/FMS_SELECT_O to system/phy_en.phy_ipb_ctrl/trans/sm/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y129.AQ     Tcko                  0.098   system/icap_if/select_from_fsm
                                                       system/icap_if/confFsm/FMS_SELECT_O
    SLICE_X35Y124.D4     net (fanout=20)       0.406   system/icap_if/select_from_fsm
    SLICE_X35Y124.D      Tilo                  0.034   system/icap_if/confFsm/main_process.state_FSM_FFd2
                                                       system/icap_if/ioControl/Mmux_IPBUS_O_ipb_ack11
    SLICE_X35Y124.C2     net (fanout=1)        0.160   system/ipb_from_slaves[7]_ipb_ack
    SLICE_X35Y124.C      Tilo                  0.034   system/icap_if/confFsm/main_process.state_FSM_FFd2
                                                       system/ipb_fabric/ored_ack<0>1
    SLICE_X32Y118.A3     net (fanout=16)       0.414   system/ipb_from_fabric_ipb_ack
    SLICE_X32Y118.CLK    Tah         (-Th)     0.076   system/phy_en.phy_ipb_ctrl/trans/sm/state_FSM_FFd2
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/state_FSM_FFd1-In
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.070ns (0.090ns logic, 0.980ns route)
                                                       (8.4% logic, 91.6% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/trans/sm/state_FSM_FFd2 (SLICE_X32Y118.C2), 44 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.042ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/trans/sm/state_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.649ns (Levels of Logic = 3)
  Clock Path Skew:      0.402ns (1.119 - 0.717)
  Source Clock:         system/glib_pll_clkout_31_25_c rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O to system/phy_en.phy_ipb_ctrl/trans/sm/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y124.AQ     Tcko                  0.098   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    SLICE_X35Y124.C4     net (fanout=1)        0.141   system/ipb_from_slaves[2]_ipb_ack
    SLICE_X35Y124.C      Tilo                  0.034   system/icap_if/confFsm/main_process.state_FSM_FFd2
                                                       system/ipb_fabric/ored_ack<0>1
    SLICE_X34Y118.C5     net (fanout=16)       0.204   system/ipb_from_fabric_ipb_ack
    SLICE_X34Y118.C      Tilo                  0.034   system/phy_en.phy_ipb_ctrl/trans/sm/state_FSM_FFd2-In2
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/state_FSM_FFd2-In2
    SLICE_X32Y118.C2     net (fanout=1)        0.214   system/phy_en.phy_ipb_ctrl/trans/sm/state_FSM_FFd2-In2
    SLICE_X32Y118.CLK    Tah         (-Th)     0.076   system/phy_en.phy_ipb_ctrl/trans/sm/state_FSM_FFd2
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/state_FSM_FFd2-In5
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.649ns (0.090ns logic, 0.559ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.283ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/sramInterfaceIoControl/IPBUS_ACK_O (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/trans/sm/state_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.879ns (Levels of Logic = 3)
  Clock Path Skew:      0.391ns (1.119 - 0.728)
  Source Clock:         system/glib_pll_clkout_31_25_b rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/sramInterfaceIoControl/IPBUS_ACK_O to system/phy_en.phy_ipb_ctrl/trans/sm/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y127.AQ     Tcko                  0.115   system/ipb_from_slaves[1]_ipb_ack
                                                       system/sram1_if/sramInterfaceIoControl/IPBUS_ACK_O
    SLICE_X35Y124.C5     net (fanout=1)        0.354   system/ipb_from_slaves[1]_ipb_ack
    SLICE_X35Y124.C      Tilo                  0.034   system/icap_if/confFsm/main_process.state_FSM_FFd2
                                                       system/ipb_fabric/ored_ack<0>1
    SLICE_X34Y118.C5     net (fanout=16)       0.204   system/ipb_from_fabric_ipb_ack
    SLICE_X34Y118.C      Tilo                  0.034   system/phy_en.phy_ipb_ctrl/trans/sm/state_FSM_FFd2-In2
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/state_FSM_FFd2-In2
    SLICE_X32Y118.C2     net (fanout=1)        0.214   system/phy_en.phy_ipb_ctrl/trans/sm/state_FSM_FFd2-In2
    SLICE_X32Y118.CLK    Tah         (-Th)     0.076   system/phy_en.phy_ipb_ctrl/trans/sm/state_FSM_FFd2
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/state_FSM_FFd2-In5
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.879ns (0.107ns logic, 0.772ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/state_FSM_FFd2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/trans/sm/state_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.513ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/state_FSM_FFd2 to system/phy_en.phy_ipb_ctrl/trans/sm/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y118.CQ     Tcko                  0.115   system/phy_en.phy_ipb_ctrl/trans/sm/state_FSM_FFd2
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/state_FSM_FFd2
    SLICE_X34Y118.C2     net (fanout=56)       0.226   system/phy_en.phy_ipb_ctrl/trans/sm/state_FSM_FFd2
    SLICE_X34Y118.C      Tilo                  0.034   system/phy_en.phy_ipb_ctrl/trans/sm/state_FSM_FFd2-In2
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/state_FSM_FFd2-In2
    SLICE_X32Y118.C2     net (fanout=1)        0.214   system/phy_en.phy_ipb_ctrl/trans/sm/state_FSM_FFd2-In2
    SLICE_X32Y118.CLK    Tah         (-Th)     0.076   system/phy_en.phy_ipb_ctrl/trans/sm/state_FSM_FFd2
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/state_FSM_FFd2-In5
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.513ns (0.073ns logic, 0.440ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (SLICE_X56Y71.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.053ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_18_8 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.064ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.064 - 0.053)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_18_8 to system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y71.AQ      Tcko                  0.098   system/regs_from_ipbus<18><11>
                                                       system/ipb_sys_regs/regs_18_8
    SLICE_X56Y71.AI      net (fanout=2)        0.053   system/regs_from_ipbus<18><8>
    SLICE_X56Y71.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.064ns (0.011ns logic, 0.053ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y30.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y13.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X4Y29.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_200_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_200_0" TS_clk125_2_n / 1.6 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_200_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_200_0" TS_clk125_2_n / 1.6 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: usr/fpga_clk_pll_inst/mmcm_adv_inst/CLKIN1
  Logical resource: usr/fpga_clk_pll_inst/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y6.CLKIN1
  Clock network: usr/fpga_clk_pll_inst/clkin1
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: usr/fpga_clk_pll_inst/mmcm_adv_inst/CLKIN1
  Logical resource: usr/fpga_clk_pll_inst/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y6.CLKIN1
  Clock network: usr/fpga_clk_pll_inst/clkin1
--------------------------------------------------------------------------------
Slack: 3.571ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/clkbuf_pllout6/I0
  Logical resource: system/clkbuf_pllout6/I0
  Location pin: BUFGCTRL_X0Y21.I0
  Clock network: system/glib_pll_clkout_200
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 98303 paths analyzed, 1640 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.944ns.
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_25 (SLICE_X31Y73.D2), 290 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_25 (FF)
  Requirement:          32.000ns
  Data Path Delay:      17.683ns (Levels of Logic = 9)
  Clock Path Skew:      -0.056ns (2.458 - 2.514)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_r_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y97.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X12Y65.C1      net (fanout=69)       4.709   system/ipb_arb/src<0>
    SLICE_X12Y65.C       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X29Y87.A3      net (fanout=257)      2.511   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X29Y87.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y87.B3      net (fanout=1)        0.755   system/ipb_fabric/N01
    SLICE_X32Y87.B       Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y90.A1      net (fanout=37)       1.235   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y90.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<18>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X28Y88.A5      net (fanout=33)       0.692   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X28Y88.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X28Y88.B4      net (fanout=4)        0.411   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X28Y88.BMUX    Tilo                  0.201   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X27Y47.C2      net (fanout=7)        2.404   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X27Y47.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X32Y47.A2      net (fanout=3)        0.817   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X32Y47.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X31Y73.D2      net (fanout=70)       3.065   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X31Y73.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<25>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT181
                                                       system/sram1_if/sramInterface/data_i_r_25
    -------------------------------------------------  ---------------------------
    Total                                     17.683ns (1.084ns logic, 16.599ns route)
                                                       (6.1% logic, 93.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_25 (FF)
  Requirement:          32.000ns
  Data Path Delay:      17.613ns (Levels of Logic = 9)
  Clock Path Skew:      -0.056ns (2.458 - 2.514)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_r_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y97.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X12Y65.A5      net (fanout=69)       4.411   system/ipb_arb/src<0>
    SLICE_X12Y65.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X29Y87.A2      net (fanout=257)      2.739   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X29Y87.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y87.B3      net (fanout=1)        0.755   system/ipb_fabric/N01
    SLICE_X32Y87.B       Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y90.A1      net (fanout=37)       1.235   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y90.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<18>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X28Y88.A5      net (fanout=33)       0.692   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X28Y88.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X28Y88.B4      net (fanout=4)        0.411   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X28Y88.BMUX    Tilo                  0.201   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X27Y47.C2      net (fanout=7)        2.404   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X27Y47.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X32Y47.A2      net (fanout=3)        0.817   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X32Y47.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X31Y73.D2      net (fanout=70)       3.065   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X31Y73.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<25>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT181
                                                       system/sram1_if/sramInterface/data_i_r_25
    -------------------------------------------------  ---------------------------
    Total                                     17.613ns (1.084ns logic, 16.529ns route)
                                                       (6.2% logic, 93.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_25 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.750ns (Levels of Logic = 9)
  Clock Path Skew:      -0.056ns (2.458 - 2.514)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/data_i_r_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y97.CQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X12Y65.A3      net (fanout=68)       3.548   system/ipb_arb/src<1>
    SLICE_X12Y65.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X29Y87.A2      net (fanout=257)      2.739   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X29Y87.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y87.B3      net (fanout=1)        0.755   system/ipb_fabric/N01
    SLICE_X32Y87.B       Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y90.A1      net (fanout=37)       1.235   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y90.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<18>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X28Y88.A5      net (fanout=33)       0.692   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X28Y88.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X28Y88.B4      net (fanout=4)        0.411   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X28Y88.BMUX    Tilo                  0.201   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X27Y47.C2      net (fanout=7)        2.404   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X27Y47.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X32Y47.A2      net (fanout=3)        0.817   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X32Y47.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X31Y73.D2      net (fanout=70)       3.065   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X31Y73.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<25>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT181
                                                       system/sram1_if/sramInterface/data_i_r_25
    -------------------------------------------------  ---------------------------
    Total                                     16.750ns (1.084ns logic, 15.666ns route)
                                                       (6.5% logic, 93.5% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_21 (SLICE_X28Y67.D1), 290 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_21 (FF)
  Requirement:          32.000ns
  Data Path Delay:      17.483ns (Levels of Logic = 9)
  Clock Path Skew:      -0.066ns (2.448 - 2.514)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_r_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y97.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X12Y65.C1      net (fanout=69)       4.709   system/ipb_arb/src<0>
    SLICE_X12Y65.C       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X29Y87.A3      net (fanout=257)      2.511   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X29Y87.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y87.B3      net (fanout=1)        0.755   system/ipb_fabric/N01
    SLICE_X32Y87.B       Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y90.A1      net (fanout=37)       1.235   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y90.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<18>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X28Y88.A5      net (fanout=33)       0.692   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X28Y88.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X28Y88.B4      net (fanout=4)        0.411   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X28Y88.BMUX    Tilo                  0.201   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X27Y47.C2      net (fanout=7)        2.404   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X27Y47.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X32Y47.A2      net (fanout=3)        0.817   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X32Y47.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X28Y67.D1      net (fanout=70)       2.907   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X28Y67.CLK     Tas                   0.028   system/sram1_if/sramInterface/data_i_r<21>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT141
                                                       system/sram1_if/sramInterface/data_i_r_21
    -------------------------------------------------  ---------------------------
    Total                                     17.483ns (1.042ns logic, 16.441ns route)
                                                       (6.0% logic, 94.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_21 (FF)
  Requirement:          32.000ns
  Data Path Delay:      17.413ns (Levels of Logic = 9)
  Clock Path Skew:      -0.066ns (2.448 - 2.514)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_r_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y97.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X12Y65.A5      net (fanout=69)       4.411   system/ipb_arb/src<0>
    SLICE_X12Y65.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X29Y87.A2      net (fanout=257)      2.739   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X29Y87.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y87.B3      net (fanout=1)        0.755   system/ipb_fabric/N01
    SLICE_X32Y87.B       Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y90.A1      net (fanout=37)       1.235   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y90.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<18>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X28Y88.A5      net (fanout=33)       0.692   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X28Y88.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X28Y88.B4      net (fanout=4)        0.411   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X28Y88.BMUX    Tilo                  0.201   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X27Y47.C2      net (fanout=7)        2.404   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X27Y47.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X32Y47.A2      net (fanout=3)        0.817   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X32Y47.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X28Y67.D1      net (fanout=70)       2.907   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X28Y67.CLK     Tas                   0.028   system/sram1_if/sramInterface/data_i_r<21>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT141
                                                       system/sram1_if/sramInterface/data_i_r_21
    -------------------------------------------------  ---------------------------
    Total                                     17.413ns (1.042ns logic, 16.371ns route)
                                                       (6.0% logic, 94.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_21 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.550ns (Levels of Logic = 9)
  Clock Path Skew:      -0.066ns (2.448 - 2.514)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/data_i_r_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y97.CQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X12Y65.A3      net (fanout=68)       3.548   system/ipb_arb/src<1>
    SLICE_X12Y65.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X29Y87.A2      net (fanout=257)      2.739   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X29Y87.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y87.B3      net (fanout=1)        0.755   system/ipb_fabric/N01
    SLICE_X32Y87.B       Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y90.A1      net (fanout=37)       1.235   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y90.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<18>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X28Y88.A5      net (fanout=33)       0.692   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X28Y88.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X28Y88.B4      net (fanout=4)        0.411   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X28Y88.BMUX    Tilo                  0.201   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X27Y47.C2      net (fanout=7)        2.404   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X27Y47.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X32Y47.A2      net (fanout=3)        0.817   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X32Y47.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X28Y67.D1      net (fanout=70)       2.907   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X28Y67.CLK     Tas                   0.028   system/sram1_if/sramInterface/data_i_r<21>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT141
                                                       system/sram1_if/sramInterface/data_i_r_21
    -------------------------------------------------  ---------------------------
    Total                                     16.550ns (1.042ns logic, 15.508ns route)
                                                       (6.3% logic, 93.7% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_24 (SLICE_X31Y73.B4), 290 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_24 (FF)
  Requirement:          32.000ns
  Data Path Delay:      17.480ns (Levels of Logic = 9)
  Clock Path Skew:      -0.056ns (2.458 - 2.514)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_r_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y97.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X12Y65.C1      net (fanout=69)       4.709   system/ipb_arb/src<0>
    SLICE_X12Y65.C       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X29Y87.A3      net (fanout=257)      2.511   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X29Y87.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y87.B3      net (fanout=1)        0.755   system/ipb_fabric/N01
    SLICE_X32Y87.B       Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y90.A1      net (fanout=37)       1.235   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y90.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<18>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X28Y88.A5      net (fanout=33)       0.692   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X28Y88.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X28Y88.B4      net (fanout=4)        0.411   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X28Y88.BMUX    Tilo                  0.201   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X27Y47.C2      net (fanout=7)        2.404   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X27Y47.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X32Y47.A2      net (fanout=3)        0.817   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X32Y47.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X31Y73.B4      net (fanout=70)       2.862   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X31Y73.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<25>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT171
                                                       system/sram1_if/sramInterface/data_i_r_24
    -------------------------------------------------  ---------------------------
    Total                                     17.480ns (1.084ns logic, 16.396ns route)
                                                       (6.2% logic, 93.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_24 (FF)
  Requirement:          32.000ns
  Data Path Delay:      17.410ns (Levels of Logic = 9)
  Clock Path Skew:      -0.056ns (2.458 - 2.514)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_r_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y97.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X12Y65.A5      net (fanout=69)       4.411   system/ipb_arb/src<0>
    SLICE_X12Y65.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X29Y87.A2      net (fanout=257)      2.739   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X29Y87.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y87.B3      net (fanout=1)        0.755   system/ipb_fabric/N01
    SLICE_X32Y87.B       Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y90.A1      net (fanout=37)       1.235   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y90.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<18>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X28Y88.A5      net (fanout=33)       0.692   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X28Y88.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X28Y88.B4      net (fanout=4)        0.411   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X28Y88.BMUX    Tilo                  0.201   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X27Y47.C2      net (fanout=7)        2.404   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X27Y47.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X32Y47.A2      net (fanout=3)        0.817   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X32Y47.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X31Y73.B4      net (fanout=70)       2.862   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X31Y73.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<25>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT171
                                                       system/sram1_if/sramInterface/data_i_r_24
    -------------------------------------------------  ---------------------------
    Total                                     17.410ns (1.084ns logic, 16.326ns route)
                                                       (6.2% logic, 93.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_24 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.547ns (Levels of Logic = 9)
  Clock Path Skew:      -0.056ns (2.458 - 2.514)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/data_i_r_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y97.CQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X12Y65.A3      net (fanout=68)       3.548   system/ipb_arb/src<1>
    SLICE_X12Y65.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X29Y87.A2      net (fanout=257)      2.739   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X29Y87.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y87.B3      net (fanout=1)        0.755   system/ipb_fabric/N01
    SLICE_X32Y87.B       Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y90.A1      net (fanout=37)       1.235   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y90.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<18>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X28Y88.A5      net (fanout=33)       0.692   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X28Y88.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X28Y88.B4      net (fanout=4)        0.411   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X28Y88.BMUX    Tilo                  0.201   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X27Y47.C2      net (fanout=7)        2.404   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X27Y47.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X32Y47.A2      net (fanout=3)        0.817   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X32Y47.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X31Y73.B4      net (fanout=70)       2.862   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X31Y73.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<25>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT171
                                                       system/sram1_if/sramInterface/data_i_r_24
    -------------------------------------------------  ---------------------------
    Total                                     16.547ns (1.084ns logic, 15.463ns route)
                                                       (6.6% logic, 93.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/ADDR_O_20 (SLICE_X32Y74.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.032ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_0 (FF)
  Destination:          system/sram1_if/sramInterface/ADDR_O_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.328ns (Levels of Logic = 1)
  Clock Path Skew:      0.091ns (1.177 - 1.086)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_0 to system/sram1_if/sramInterface/ADDR_O_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y78.AQ      Tcko                  0.115   system/regs_from_ipbus<8><17>
                                                       system/ipb_sys_regs/regs_8_0
    SLICE_X32Y74.D6      net (fanout=75)       0.290   system/regs_from_ipbus<8><0>
    SLICE_X32Y74.CLK     Tah         (-Th)     0.077   system/sram_w[1]_addr<20>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O131
                                                       system/sram1_if/sramInterface/ADDR_O_20
    -------------------------------------------------  ---------------------------
    Total                                      0.328ns (0.038ns logic, 0.290ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/control_process.dataToSram (SLICE_X32Y47.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.065ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/sramInterface/control_process.counter_0 (FF)
  Destination:          system/sram1_if/sramInterface/control_process.dataToSram (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.076ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.064 - 0.053)
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/sramInterface/control_process.counter_0 to system/sram1_if/sramInterface/control_process.dataToSram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y47.BQ      Tcko                  0.098   system/sram1_if/sramInterface/control_process.counter<0>
                                                       system/sram1_if/sramInterface/control_process.counter_0
    SLICE_X32Y47.A6      net (fanout=6)        0.054   system/sram1_if/sramInterface/control_process.counter<0>
    SLICE_X32Y47.CLK     Tah         (-Th)     0.076   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
                                                       system/sram1_if/sramInterface/control_process.dataToSram
    -------------------------------------------------  ---------------------------
    Total                                      0.076ns (0.022ns logic, 0.054ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_27 (SLICE_X30Y73.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.066ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.355ns (Levels of Logic = 1)
  Clock Path Skew:      0.084ns (1.170 - 1.086)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_0 to system/sram1_if/sramInterface/data_i_r_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y78.AQ      Tcko                  0.115   system/regs_from_ipbus<8><17>
                                                       system/ipb_sys_regs/regs_8_0
    SLICE_X30Y73.D4      net (fanout=75)       0.317   system/regs_from_ipbus<8><0>
    SLICE_X30Y73.CLK     Tah         (-Th)     0.077   system/sram1_if/sramInterface/data_i_r<27>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT201
                                                       system/sram1_if/sramInterface/data_i_r_27
    -------------------------------------------------  ---------------------------
    Total                                      0.355ns (0.038ns logic, 0.317ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y20.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram1_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram1_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X18Y15.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0" 
TS_xpoint1_clk1_p / 6         PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0" TS_xpoint1_clk1_p / 6
        PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA/CLK
  Location pin: SLICE_X56Y82.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA/CLK
  Location pin: SLICE_X56Y82.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA_D1/CLK
  Location pin: SLICE_X56Y82.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" 
TS_xpoint1_clk1_n /         6 PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1922 paths analyzed, 334 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.064ns.
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (SLICE_X60Y88.A6), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_9 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.920ns (Levels of Logic = 5)
  Clock Path Skew:      -0.061ns (0.907 - 0.968)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_9 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y88.BQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_9
    SLICE_X60Y87.B1      net (fanout=4)        0.728   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<9>
    SLICE_X60Y87.B       Tilo                  0.068   usr/link_tracking_1_inst/vi2c_rx_data<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X60Y87.C5      net (fanout=1)        0.432   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X60Y87.CMUX    Tilo                  0.198   usr/link_tracking_1_inst/vi2c_rx_data<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X61Y88.B6      net (fanout=1)        0.484   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X61Y88.B       Tilo                  0.068   usr/link_tracking_1_inst/vi2c_rx_data<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X60Y88.B6      net (fanout=2)        0.383   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X60Y88.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o12
    SLICE_X60Y88.A6      net (fanout=1)        0.124   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X60Y88.CLK     Tas                   0.030   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.920ns (0.769ns logic, 2.151ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.803ns (Levels of Logic = 5)
  Clock Path Skew:      -0.061ns (0.907 - 0.968)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y88.AQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8
    SLICE_X60Y87.B2      net (fanout=4)        0.611   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<8>
    SLICE_X60Y87.B       Tilo                  0.068   usr/link_tracking_1_inst/vi2c_rx_data<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X60Y87.C5      net (fanout=1)        0.432   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X60Y87.CMUX    Tilo                  0.198   usr/link_tracking_1_inst/vi2c_rx_data<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X61Y88.B6      net (fanout=1)        0.484   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X61Y88.B       Tilo                  0.068   usr/link_tracking_1_inst/vi2c_rx_data<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X60Y88.B6      net (fanout=2)        0.383   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X60Y88.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o12
    SLICE_X60Y88.A6      net (fanout=1)        0.124   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X60Y88.CLK     Tas                   0.030   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.803ns (0.769ns logic, 2.034ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_9 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.781ns (Levels of Logic = 5)
  Clock Path Skew:      -0.063ns (0.907 - 0.970)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_9 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y85.BQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_9
    SLICE_X60Y87.B3      net (fanout=1)        0.589   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<9>
    SLICE_X60Y87.B       Tilo                  0.068   usr/link_tracking_1_inst/vi2c_rx_data<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X60Y87.C5      net (fanout=1)        0.432   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X60Y87.CMUX    Tilo                  0.198   usr/link_tracking_1_inst/vi2c_rx_data<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X61Y88.B6      net (fanout=1)        0.484   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X61Y88.B       Tilo                  0.068   usr/link_tracking_1_inst/vi2c_rx_data<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X60Y88.B6      net (fanout=2)        0.383   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X60Y88.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o12
    SLICE_X60Y88.A6      net (fanout=1)        0.124   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X60Y88.CLK     Tas                   0.030   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.781ns (0.769ns logic, 2.012ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (SLICE_X62Y86.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_10 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.882ns (Levels of Logic = 2)
  Clock Path Skew:      -0.048ns (0.909 - 0.957)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_10 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y103.CQ     Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_10
    SLICE_X61Y103.C1     net (fanout=2)        0.585   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<10>
    SLICE_X61Y103.C      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>2
    SLICE_X60Y100.A6     net (fanout=2)        0.505   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X60Y100.A      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X62Y86.CE      net (fanout=4)        0.957   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X62Y86.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      2.882ns (0.835ns logic, 2.047ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_2 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.846ns (Levels of Logic = 2)
  Clock Path Skew:      -0.044ns (0.909 - 0.953)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_2 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y101.CQ     Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_2
    SLICE_X61Y101.C1     net (fanout=2)        0.585   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<2>
    SLICE_X61Y101.C      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X60Y100.A3     net (fanout=2)        0.469   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>
    SLICE_X60Y100.A      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X62Y86.CE      net (fanout=4)        0.957   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X62Y86.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      2.846ns (0.835ns logic, 2.011ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_13 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.835ns (Levels of Logic = 2)
  Clock Path Skew:      -0.049ns (0.909 - 0.958)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_13 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y104.BQ     Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_13
    SLICE_X61Y104.D2     net (fanout=2)        0.482   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<13>
    SLICE_X61Y104.D      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>2
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>3
    SLICE_X60Y100.A5     net (fanout=2)        0.561   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>2
    SLICE_X60Y100.A      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X62Y86.CE      net (fanout=4)        0.957   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X62Y86.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      2.835ns (0.835ns logic, 2.000ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1 (SLICE_X62Y86.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_10 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.882ns (Levels of Logic = 2)
  Clock Path Skew:      -0.048ns (0.909 - 0.957)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_10 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y103.CQ     Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_10
    SLICE_X61Y103.C1     net (fanout=2)        0.585   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<10>
    SLICE_X61Y103.C      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>2
    SLICE_X60Y100.A6     net (fanout=2)        0.505   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X60Y100.A      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X62Y86.CE      net (fanout=4)        0.957   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X62Y86.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    -------------------------------------------------  ---------------------------
    Total                                      2.882ns (0.835ns logic, 2.047ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_2 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.846ns (Levels of Logic = 2)
  Clock Path Skew:      -0.044ns (0.909 - 0.953)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_2 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y101.CQ     Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_2
    SLICE_X61Y101.C1     net (fanout=2)        0.585   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<2>
    SLICE_X61Y101.C      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X60Y100.A3     net (fanout=2)        0.469   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>
    SLICE_X60Y100.A      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X62Y86.CE      net (fanout=4)        0.957   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X62Y86.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    -------------------------------------------------  ---------------------------
    Total                                      2.846ns (0.835ns logic, 2.011ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_13 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.835ns (Levels of Logic = 2)
  Clock Path Skew:      -0.049ns (0.909 - 0.958)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_13 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y104.BQ     Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_13
    SLICE_X61Y104.D2     net (fanout=2)        0.482   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<13>
    SLICE_X61Y104.D      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>2
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>3
    SLICE_X60Y100.A5     net (fanout=2)        0.561   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>2
    SLICE_X60Y100.A      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X62Y86.CE      net (fanout=4)        0.957   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X62Y86.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    -------------------------------------------------  ---------------------------
    Total                                      2.835ns (0.835ns logic, 2.000ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (SLICE_X60Y86.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.079ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.113ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.454 - 0.420)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y86.AQ      Tcko                  0.098   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    SLICE_X60Y86.AI      net (fanout=2)        0.102   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<0>
    SLICE_X60Y86.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.113ns (0.011ns logic, 0.102ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA (SLICE_X60Y90.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_12 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 0)
  Clock Path Skew:      0.032ns (0.451 - 0.419)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_12 to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y89.AQ      Tcko                  0.098   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_12
    SLICE_X60Y90.AI      net (fanout=4)        0.112   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<12>
    SLICE_X60Y90.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.011ns logic, 0.112ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1 (SLICE_X60Y86.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.146ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.454 - 0.420)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1 to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y86.BQ      Tcko                  0.098   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    SLICE_X60Y86.AX      net (fanout=2)        0.101   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<1>
    SLICE_X60Y86.CLK     Tdh         (-Th)     0.053   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.146ns (0.045ns logic, 0.101ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA/CLK
  Location pin: SLICE_X56Y82.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA/CLK
  Location pin: SLICE_X56Y82.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA_D1/CLK
  Location pin: SLICE_X56Y82.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_fpga_clk_pll_inst_clkout1 = PERIOD TIMEGRP         
"usr_fpga_clk_pll_inst_clkout1" TS_system_glib_pll_clkout_200 / 0.2         
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_fpga_clk_pll_inst_clkout1 = PERIOD TIMEGRP
        "usr_fpga_clk_pll_inst_clkout1" TS_system_glib_pll_clkout_200 / 0.2
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK
  Logical resource: usr/link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X0Y49.CLKBWRCLK
  Clock network: usr/vfat2_clk
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: usr/link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Logical resource: usr/link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X2Y9.CLKARDCLK
  Clock network: usr/vfat2_clk
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: usr/link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X1Y19.CLKBWRCLKL
  Clock network: usr/vfat2_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_fpga_clk_pll_inst_clkout1_0 = PERIOD TIMEGRP         
"usr_fpga_clk_pll_inst_clkout1_0" TS_system_glib_pll_clkout_200_0 /         0.2 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8966 paths analyzed, 4918 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.003ns.
--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/en_o (SLICE_X23Y49.A3), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0 (FF)
  Destination:          usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/en_o (FF)
  Requirement:          25.000ns
  Data Path Delay:      15.881ns (Levels of Logic = 2)
  Clock Path Skew:      0.004ns (1.458 - 1.454)
  Source Clock:         usr/vfat2_clk rising at 4.000ns
  Destination Clock:    usr/vfat2_clk rising at 29.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0 to usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/en_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y120.CQ     Tcko                  0.337   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<0>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0
    SLICE_X0Y160.D3      net (fanout=196)      5.664   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<0>
    SLICE_X0Y160.CMUX    Topdc                 0.355   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_41
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_2_f7
    SLICE_X23Y49.A3      net (fanout=223)      9.452   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o
    SLICE_X23Y49.CLK     Tas                   0.073   usr/link_tracking_1_inst/tracking_core_inst/data_fifo_wr
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/en_o_rstpot
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/en_o
    -------------------------------------------------  ---------------------------
    Total                                     15.881ns (0.765ns logic, 15.116ns route)
                                                       (4.8% logic, 95.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2 (FF)
  Destination:          usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/en_o (FF)
  Requirement:          25.000ns
  Data Path Delay:      13.653ns (Levels of Logic = 2)
  Clock Path Skew:      0.005ns (1.458 - 1.453)
  Source Clock:         usr/vfat2_clk rising at 4.000ns
  Destination Clock:    usr/vfat2_clk rising at 29.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2 to usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/en_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y124.CQ     Tcko                  0.381   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<2>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2
    SLICE_X0Y160.CX      net (fanout=195)      3.475   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<2>
    SLICE_X0Y160.CMUX    Tcxc                  0.272   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_2_f7
    SLICE_X23Y49.A3      net (fanout=223)      9.452   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o
    SLICE_X23Y49.CLK     Tas                   0.073   usr/link_tracking_1_inst/tracking_core_inst/data_fifo_wr
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/en_o_rstpot
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/en_o
    -------------------------------------------------  ---------------------------
    Total                                     13.653ns (0.726ns logic, 12.927ns route)
                                                       (5.3% logic, 94.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_1 (FF)
  Destination:          usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/en_o (FF)
  Requirement:          25.000ns
  Data Path Delay:      13.092ns (Levels of Logic = 2)
  Clock Path Skew:      0.005ns (1.458 - 1.453)
  Source Clock:         usr/vfat2_clk rising at 4.000ns
  Destination Clock:    usr/vfat2_clk rising at 29.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_1 to usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/en_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y125.CQ     Tcko                  0.381   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<1>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_1
    SLICE_X0Y160.D6      net (fanout=195)      2.831   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<1>
    SLICE_X0Y160.CMUX    Topdc                 0.355   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_41
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_2_f7
    SLICE_X23Y49.A3      net (fanout=223)      9.452   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o
    SLICE_X23Y49.CLK     Tas                   0.073   usr/link_tracking_1_inst/tracking_core_inst/data_fifo_wr
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/en_o_rstpot
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/en_o
    -------------------------------------------------  ---------------------------
    Total                                     13.092ns (0.809ns logic, 12.283ns route)
                                                       (6.2% logic, 93.8% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_209 (SLICE_X24Y54.D1), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0 (FF)
  Destination:          usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_209 (FF)
  Requirement:          25.000ns
  Data Path Delay:      15.673ns (Levels of Logic = 2)
  Clock Path Skew:      0.016ns (1.470 - 1.454)
  Source Clock:         usr/vfat2_clk rising at 4.000ns
  Destination Clock:    usr/vfat2_clk rising at 29.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0 to usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_209
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y120.CQ     Tcko                  0.337   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<0>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0
    SLICE_X0Y160.D3      net (fanout=196)      5.664   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<0>
    SLICE_X0Y160.CMUX    Topdc                 0.355   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_41
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_2_f7
    SLICE_X24Y54.D1      net (fanout=223)      9.289   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o
    SLICE_X24Y54.CLK     Tas                   0.028   usr/link_tracking_1_inst/tracking_core_inst/data_fifo_din<209>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_209_rstpot
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_209
    -------------------------------------------------  ---------------------------
    Total                                     15.673ns (0.720ns logic, 14.953ns route)
                                                       (4.6% logic, 95.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2 (FF)
  Destination:          usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_209 (FF)
  Requirement:          25.000ns
  Data Path Delay:      13.445ns (Levels of Logic = 2)
  Clock Path Skew:      0.017ns (1.470 - 1.453)
  Source Clock:         usr/vfat2_clk rising at 4.000ns
  Destination Clock:    usr/vfat2_clk rising at 29.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2 to usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_209
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y124.CQ     Tcko                  0.381   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<2>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2
    SLICE_X0Y160.CX      net (fanout=195)      3.475   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<2>
    SLICE_X0Y160.CMUX    Tcxc                  0.272   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_2_f7
    SLICE_X24Y54.D1      net (fanout=223)      9.289   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o
    SLICE_X24Y54.CLK     Tas                   0.028   usr/link_tracking_1_inst/tracking_core_inst/data_fifo_din<209>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_209_rstpot
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_209
    -------------------------------------------------  ---------------------------
    Total                                     13.445ns (0.681ns logic, 12.764ns route)
                                                       (5.1% logic, 94.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_1 (FF)
  Destination:          usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_209 (FF)
  Requirement:          25.000ns
  Data Path Delay:      12.884ns (Levels of Logic = 2)
  Clock Path Skew:      0.017ns (1.470 - 1.453)
  Source Clock:         usr/vfat2_clk rising at 4.000ns
  Destination Clock:    usr/vfat2_clk rising at 29.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_1 to usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_209
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y125.CQ     Tcko                  0.381   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<1>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_1
    SLICE_X0Y160.D6      net (fanout=195)      2.831   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<1>
    SLICE_X0Y160.CMUX    Topdc                 0.355   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_41
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_2_f7
    SLICE_X24Y54.D1      net (fanout=223)      9.289   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o
    SLICE_X24Y54.CLK     Tas                   0.028   usr/link_tracking_1_inst/tracking_core_inst/data_fifo_din<209>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_209_rstpot
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_209
    -------------------------------------------------  ---------------------------
    Total                                     12.884ns (0.764ns logic, 12.120ns route)
                                                       (5.9% logic, 94.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_207 (SLICE_X24Y54.B2), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0 (FF)
  Destination:          usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_207 (FF)
  Requirement:          25.000ns
  Data Path Delay:      15.540ns (Levels of Logic = 2)
  Clock Path Skew:      0.016ns (1.470 - 1.454)
  Source Clock:         usr/vfat2_clk rising at 4.000ns
  Destination Clock:    usr/vfat2_clk rising at 29.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0 to usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_207
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y120.CQ     Tcko                  0.337   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<0>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0
    SLICE_X0Y160.D3      net (fanout=196)      5.664   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<0>
    SLICE_X0Y160.CMUX    Topdc                 0.355   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_41
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_2_f7
    SLICE_X24Y54.B2      net (fanout=223)      9.156   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o
    SLICE_X24Y54.CLK     Tas                   0.028   usr/link_tracking_1_inst/tracking_core_inst/data_fifo_din<209>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_207_rstpot
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_207
    -------------------------------------------------  ---------------------------
    Total                                     15.540ns (0.720ns logic, 14.820ns route)
                                                       (4.6% logic, 95.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2 (FF)
  Destination:          usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_207 (FF)
  Requirement:          25.000ns
  Data Path Delay:      13.312ns (Levels of Logic = 2)
  Clock Path Skew:      0.017ns (1.470 - 1.453)
  Source Clock:         usr/vfat2_clk rising at 4.000ns
  Destination Clock:    usr/vfat2_clk rising at 29.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2 to usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_207
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y124.CQ     Tcko                  0.381   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<2>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2
    SLICE_X0Y160.CX      net (fanout=195)      3.475   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<2>
    SLICE_X0Y160.CMUX    Tcxc                  0.272   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_2_f7
    SLICE_X24Y54.B2      net (fanout=223)      9.156   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o
    SLICE_X24Y54.CLK     Tas                   0.028   usr/link_tracking_1_inst/tracking_core_inst/data_fifo_din<209>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_207_rstpot
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_207
    -------------------------------------------------  ---------------------------
    Total                                     13.312ns (0.681ns logic, 12.631ns route)
                                                       (5.1% logic, 94.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_1 (FF)
  Destination:          usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_207 (FF)
  Requirement:          25.000ns
  Data Path Delay:      12.751ns (Levels of Logic = 2)
  Clock Path Skew:      0.017ns (1.470 - 1.453)
  Source Clock:         usr/vfat2_clk rising at 4.000ns
  Destination Clock:    usr/vfat2_clk rising at 29.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_1 to usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_207
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y125.CQ     Tcko                  0.381   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<1>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_1
    SLICE_X0Y160.D6      net (fanout=195)      2.831   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<1>
    SLICE_X0Y160.CMUX    Topdc                 0.355   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_41
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_2_f7
    SLICE_X24Y54.B2      net (fanout=223)      9.156   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o
    SLICE_X24Y54.CLK     Tas                   0.028   usr/link_tracking_1_inst/tracking_core_inst/data_fifo_din<209>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_207_rstpot
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_207
    -------------------------------------------------  ---------------------------
    Total                                     12.751ns (0.764ns logic, 11.987ns route)
                                                       (6.0% logic, 94.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_fpga_clk_pll_inst_clkout1_0 = PERIOD TIMEGRP
        "usr_fpga_clk_pll_inst_clkout1_0" TS_system_glib_pll_clkout_200_0 /
        0.2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAMB36_X1Y24.DIBDI25), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.005ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_100 (FF)
  Destination:          usr/link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.170ns (Levels of Logic = 0)
  Clock Path Skew:      0.165ns (0.760 - 0.595)
  Source Clock:         usr/vfat2_clk rising at 29.000ns
  Destination Clock:    usr/vfat2_clk rising at 29.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_100 to usr/link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X20Y118.AQ        Tcko                  0.115   usr/link_tracking_1_inst/tracking_core_inst/data_fifo_din<103>
                                                          usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_100
    RAMB36_X1Y24.DIBDI25    net (fanout=2)        0.253   usr/link_tracking_1_inst/tracking_core_inst/data_fifo_din<100>
    RAMB36_X1Y24.CLKBWRCLKL Trckd_DIA   (-Th)     0.198   usr/link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          usr/link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.170ns (-0.083ns logic, 0.253ns route)
                                                          (-48.8% logic, 148.8% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X0Y49.DIBDI0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_18 (FF)
  Destination:          usr/link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.165ns (Levels of Logic = 0)
  Clock Path Skew:      0.150ns (0.564 - 0.414)
  Source Clock:         usr/vfat2_clk rising at 29.000ns
  Destination Clock:    usr/vfat2_clk rising at 29.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_18 to usr/link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X6Y126.CQ        Tcko                  0.098   usr/link_tracking_1_inst/tracking_core_inst/data_fifo_din<19>
                                                         usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_18
    RAMB18_X0Y49.DIBDI0    net (fanout=2)        0.265   usr/link_tracking_1_inst/tracking_core_inst/data_fifo_din<18>
    RAMB18_X0Y49.CLKBWRCLK Trckd_DIA   (-Th)     0.198   usr/link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                         usr/link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.165ns (-0.100ns logic, 0.265ns route)
                                                         (-60.6% logic, 160.6% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAMB36_X1Y24.DIADI6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_42 (FF)
  Destination:          usr/link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.168ns (Levels of Logic = 0)
  Clock Path Skew:      0.153ns (0.549 - 0.396)
  Source Clock:         usr/vfat2_clk rising at 29.000ns
  Destination Clock:    usr/vfat2_clk rising at 29.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_42 to usr/link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X20Y125.CQ        Tcko                  0.115   usr/link_tracking_1_inst/tracking_core_inst/data_fifo_din<43>
                                                          usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_42
    RAMB36_X1Y24.DIADI6     net (fanout=2)        0.251   usr/link_tracking_1_inst/tracking_core_inst/data_fifo_din<42>
    RAMB36_X1Y24.CLKBWRCLKL Trckd_DIA   (-Th)     0.198   usr/link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          usr/link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.168ns (-0.083ns logic, 0.251ns route)
                                                          (-49.4% logic, 149.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_fpga_clk_pll_inst_clkout1_0 = PERIOD TIMEGRP
        "usr_fpga_clk_pll_inst_clkout1_0" TS_system_glib_pll_clkout_200_0 /
        0.2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK
  Logical resource: usr/link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X0Y49.CLKBWRCLK
  Clock network: usr/vfat2_clk
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: usr/link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Logical resource: usr/link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X2Y9.CLKARDCLK
  Clock network: usr/vfat2_clk
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: usr/link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X1Y19.CLKBWRCLKL
  Clock network: usr/vfat2_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_3_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.198ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X64Y83.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  25.802ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      6.198ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X64Y83.D2      net (fanout=3)        4.649   user_mac_addr<3>
    SLICE_X64Y83.D       Tilo                  0.068   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o1
    SLICE_X64Y83.CLK     net (fanout=2)        0.721   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      6.198ns (0.828ns logic, 5.370ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X64Y83.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  25.901ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      6.099ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X64Y83.D2      net (fanout=3)        4.649   user_mac_addr<3>
    SLICE_X64Y83.DMUX    Tilo                  0.196   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o1
    SLICE_X64Y83.SR      net (fanout=2)        0.240   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
    SLICE_X64Y83.CLK     Trck                  0.254   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/mac_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.099ns (1.210ns logic, 4.889ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X64Y83.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   3.018ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Data Path Delay:      3.018ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X64Y83.D2      net (fanout=3)        2.431   user_mac_addr<3>
    SLICE_X64Y83.DMUX    Tilo                  0.076   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o1
    SLICE_X64Y83.SR      net (fanout=2)        0.091   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
    SLICE_X64Y83.CLK     Tremck      (-Th)    -0.054   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/mac_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.018ns (0.496ns logic, 2.522ns route)
                                                       (16.4% logic, 83.6% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X64Y83.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   3.273ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Data Path Delay:      3.273ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X64Y83.D2      net (fanout=3)        2.431   user_mac_addr<3>
    SLICE_X64Y83.D       Tilo                  0.034   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o1
    SLICE_X64Y83.CLK     net (fanout=2)        0.442   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      3.273ns (0.400ns logic, 2.873ns route)
                                                       (12.2% logic, 87.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_2_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.258ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X56Y75.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.742ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.258ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X56Y75.C1      net (fanout=3)        3.757   user_mac_addr<2>
    SLICE_X56Y75.CMUX    Tilo                  0.198   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o1
    SLICE_X56Y75.SR      net (fanout=2)        0.351   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
    SLICE_X56Y75.CLK     Trck                  0.254   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/mac_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.258ns (1.150ns logic, 4.108ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X56Y75.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.113ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.887ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X56Y75.C1      net (fanout=3)        3.757   user_mac_addr<2>
    SLICE_X56Y75.C       Tilo                  0.068   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o1
    SLICE_X56Y75.CLK     net (fanout=2)        0.364   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      4.887ns (0.766ns logic, 4.121ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X56Y75.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.422ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Data Path Delay:      2.422ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X56Y75.C1      net (fanout=3)        1.847   user_mac_addr<2>
    SLICE_X56Y75.CMUX    Tilo                  0.077   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o1
    SLICE_X56Y75.SR      net (fanout=2)        0.132   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
    SLICE_X56Y75.CLK     Tremck      (-Th)    -0.054   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/mac_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.422ns (0.443ns logic, 1.979ns route)
                                                       (18.3% logic, 81.7% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X56Y75.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.340ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Data Path Delay:      2.340ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X56Y75.C1      net (fanout=3)        1.847   user_mac_addr<2>
    SLICE_X56Y75.C       Tilo                  0.034   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o1
    SLICE_X56Y75.CLK     net (fanout=2)        0.147   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      2.340ns (0.346ns logic, 1.994ns route)
                                                       (14.8% logic, 85.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_1_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.955ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X54Y77.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.045ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.955ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X54Y77.A5      net (fanout=3)        3.392   user_mac_addr<1>
    SLICE_X54Y77.AMUX    Tilo                  0.193   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o1
    SLICE_X54Y77.SR      net (fanout=2)        0.379   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
    SLICE_X54Y77.CLK     Trck                  0.297   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/mac_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.955ns (1.184ns logic, 3.771ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X54Y77.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.368ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.632ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X54Y77.A5      net (fanout=3)        3.392   user_mac_addr<1>
    SLICE_X54Y77.A       Tilo                  0.068   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o1
    SLICE_X54Y77.CLK     net (fanout=2)        0.478   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      4.632ns (0.762ns logic, 3.870ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X54Y77.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.296ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Data Path Delay:      2.296ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X54Y77.A5      net (fanout=3)        1.685   user_mac_addr<1>
    SLICE_X54Y77.AMUX    Tilo                  0.078   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o1
    SLICE_X54Y77.SR      net (fanout=2)        0.149   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
    SLICE_X54Y77.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/mac_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.296ns (0.462ns logic, 1.834ns route)
                                                       (20.1% logic, 79.9% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X54Y77.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.219ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Data Path Delay:      2.219ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X54Y77.A5      net (fanout=3)        1.685   user_mac_addr<1>
    SLICE_X54Y77.A       Tilo                  0.034   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o1
    SLICE_X54Y77.CLK     net (fanout=2)        0.191   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      2.219ns (0.343ns logic, 1.876ns route)
                                                       (15.5% logic, 84.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_0_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.682ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X56Y79.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.318ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.682ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X54Y79.A3      net (fanout=3)        4.112   user_mac_addr<0>
    SLICE_X54Y79.AMUX    Tilo                  0.182   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o1
    SLICE_X56Y79.SR      net (fanout=2)        0.393   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
    SLICE_X56Y79.CLK     Trck                  0.254   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/mac_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.682ns (1.177ns logic, 4.505ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X56Y79.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.571ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.429ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X54Y79.A3      net (fanout=3)        4.112   user_mac_addr<0>
    SLICE_X54Y79.A       Tilo                  0.068   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o1
    SLICE_X56Y79.CLK     net (fanout=2)        0.508   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      5.429ns (0.809ns logic, 4.620ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X56Y79.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.533ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Data Path Delay:      2.533ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X54Y79.A3      net (fanout=3)        1.875   user_mac_addr<0>
    SLICE_X54Y79.AMUX    Tilo                  0.079   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o1
    SLICE_X56Y79.SR      net (fanout=2)        0.176   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
    SLICE_X56Y79.CLK     Tremck      (-Th)    -0.054   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/mac_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.533ns (0.482ns logic, 2.051ns route)
                                                       (19.0% logic, 81.0% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X56Y79.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.488ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Data Path Delay:      2.488ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X54Y79.A3      net (fanout=3)        1.875   user_mac_addr<0>
    SLICE_X54Y79.A       Tilo                  0.034   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o1
    SLICE_X56Y79.CLK     net (fanout=2)        0.230   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      2.488ns (0.383ns logic, 2.105ns route)
                                                       (15.4% logic, 84.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP 
"TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.867ns.
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X13Y36.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    30.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      1.867ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_934_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y47.AQ      Tcko                  0.381   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X14Y36.D5      net (fanout=5)        0.760   system/regs_from_ipbus<11><12>
    SLICE_X14Y36.DMUX    Tilo                  0.196   system/spi/shiftreg.sck_assertion_edge
                                                       system/spi/reset_i_cpol_i_AND_935_o1
    SLICE_X13Y36.SR      net (fanout=2)        0.233   system/spi/reset_i_cpol_i_AND_935_o
    SLICE_X13Y36.CLK     Trck                  0.297   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.867ns (0.874ns logic, 0.993ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X13Y36.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  30.435ns (requirement - data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      1.565ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y47.AQ      Tcko                  0.381   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X14Y36.D5      net (fanout=5)        0.760   system/regs_from_ipbus<11><12>
    SLICE_X14Y36.D       Tilo                  0.068   system/spi/shiftreg.sck_assertion_edge
                                                       system/spi/reset_i_cpol_i_AND_934_o1
    SLICE_X13Y36.CLK     net (fanout=2)        0.356   system/spi/reset_i_cpol_i_AND_934_o
    -------------------------------------------------  ---------------------------
    Total                                      1.565ns (0.449ns logic, 1.116ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP "TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X13Y36.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.662ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.662ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_934_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y47.AQ      Tcko                  0.115   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X14Y36.D5      net (fanout=5)        0.302   system/regs_from_ipbus<11><12>
    SLICE_X14Y36.DMUX    Tilo                  0.081   system/spi/shiftreg.sck_assertion_edge
                                                       system/spi/reset_i_cpol_i_AND_935_o1
    SLICE_X13Y36.SR      net (fanout=2)        0.089   system/spi/reset_i_cpol_i_AND_935_o
    SLICE_X13Y36.CLK     Tremck      (-Th)    -0.075   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.662ns (0.271ns logic, 0.391ns route)
                                                       (40.9% logic, 59.1% route)
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X13Y36.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   0.596ns (data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Data Path Delay:      0.596ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y47.AQ      Tcko                  0.115   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X14Y36.D5      net (fanout=5)        0.302   system/regs_from_ipbus<11><12>
    SLICE_X14Y36.D       Tilo                  0.034   system/spi/shiftreg.sck_assertion_edge
                                                       system/spi/reset_i_cpol_i_AND_934_o1
    SLICE_X13Y36.CLK     net (fanout=2)        0.145   system/spi/reset_i_cpol_i_AND_934_o
    -------------------------------------------------  ---------------------------
    Total                                      0.596ns (0.149ns logic, 0.447ns route)
                                                       (25.0% logic, 75.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_1_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.922ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X49Y70.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.078ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.922ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][1]_AND_771_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X49Y70.A2      net (fanout=3)        3.251   user_mac_addr<1>
    SLICE_X49Y70.AMUX    Tilo                  0.194   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/reset_regs_i[6][1]_AND_772_o1
    SLICE_X49Y70.SR      net (fanout=2)        0.486   system/i2c_s/reset_regs_i[6][1]_AND_772_o
    SLICE_X49Y70.CLK     Trck                  0.297   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/regs_6_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.922ns (1.185ns logic, 3.737ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X49Y70.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.623ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.377ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X49Y70.A2      net (fanout=3)        3.251   user_mac_addr<1>
    SLICE_X49Y70.A       Tilo                  0.068   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/reset_regs_i[6][1]_AND_771_o1
    SLICE_X49Y70.CLK     net (fanout=2)        0.364   system/i2c_s/reset_regs_i[6][1]_AND_771_o
    -------------------------------------------------  ---------------------------
    Total                                      4.377ns (0.762ns logic, 3.615ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X49Y70.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.254ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Data Path Delay:      2.254ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][1]_AND_771_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X49Y70.A2      net (fanout=3)        1.609   user_mac_addr<1>
    SLICE_X49Y70.AMUX    Tilo                  0.075   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/reset_regs_i[6][1]_AND_772_o1
    SLICE_X49Y70.SR      net (fanout=2)        0.186   system/i2c_s/reset_regs_i[6][1]_AND_772_o
    SLICE_X49Y70.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/regs_6_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.254ns (0.459ns logic, 1.795ns route)
                                                       (20.4% logic, 79.6% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X49Y70.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.099ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Data Path Delay:      2.099ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X49Y70.A2      net (fanout=3)        1.609   user_mac_addr<1>
    SLICE_X49Y70.A       Tilo                  0.034   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/reset_regs_i[6][1]_AND_771_o1
    SLICE_X49Y70.CLK     net (fanout=2)        0.147   system/i2c_s/reset_regs_i[6][1]_AND_771_o
    -------------------------------------------------  ---------------------------
    Total                                      2.099ns (0.343ns logic, 1.756ns route)
                                                       (16.3% logic, 83.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_3_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.931ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X49Y73.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.069ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.931ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][3]_AND_767_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X48Y73.A3      net (fanout=3)        3.313   user_mac_addr<3>
    SLICE_X48Y73.AMUX    Tilo                  0.182   system/amc_p0_en.amc_p0_ipb_ctrl/pkt_tx
                                                       system/i2c_s/reset_regs_i[6][3]_AND_768_o1
    SLICE_X49Y73.SR      net (fanout=2)        0.379   system/i2c_s/reset_regs_i[6][3]_AND_768_o
    SLICE_X49Y73.CLK     Trck                  0.297   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/regs_6_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.931ns (1.239ns logic, 3.692ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X49Y73.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.386ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.614ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X48Y73.A3      net (fanout=3)        3.313   user_mac_addr<3>
    SLICE_X48Y73.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/pkt_tx
                                                       system/i2c_s/reset_regs_i[6][3]_AND_767_o1
    SLICE_X49Y73.CLK     net (fanout=2)        0.473   system/i2c_s/reset_regs_i[6][3]_AND_767_o
    -------------------------------------------------  ---------------------------
    Total                                      4.614ns (0.828ns logic, 3.786ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X49Y73.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.309ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Data Path Delay:      2.309ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][3]_AND_767_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X48Y73.A3      net (fanout=3)        1.642   user_mac_addr<3>
    SLICE_X48Y73.AMUX    Tilo                  0.079   system/amc_p0_en.amc_p0_ipb_ctrl/pkt_tx
                                                       system/i2c_s/reset_regs_i[6][3]_AND_768_o1
    SLICE_X49Y73.SR      net (fanout=2)        0.147   system/i2c_s/reset_regs_i[6][3]_AND_768_o
    SLICE_X49Y73.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/regs_6_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.309ns (0.520ns logic, 1.789ns route)
                                                       (22.5% logic, 77.5% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X49Y73.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.233ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Data Path Delay:      2.233ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X48Y73.A3      net (fanout=3)        1.642   user_mac_addr<3>
    SLICE_X48Y73.A       Tilo                  0.034   system/amc_p0_en.amc_p0_ipb_ctrl/pkt_tx
                                                       system/i2c_s/reset_regs_i[6][3]_AND_767_o1
    SLICE_X49Y73.CLK     net (fanout=2)        0.191   system/i2c_s/reset_regs_i[6][3]_AND_767_o
    -------------------------------------------------  ---------------------------
    Total                                      2.233ns (0.400ns logic, 1.833ns route)
                                                       (17.9% logic, 82.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_2_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.366ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X50Y69.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.634ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.366ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][2]_AND_769_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X49Y69.A5      net (fanout=3)        2.818   user_mac_addr<2>
    SLICE_X49Y69.AMUX    Tilo                  0.193   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/blen<10>
                                                       system/i2c_s/reset_regs_i[6][2]_AND_770_o1
    SLICE_X50Y69.SR      net (fanout=2)        0.360   system/i2c_s/reset_regs_i[6][2]_AND_770_o
    SLICE_X50Y69.CLK     Trck                  0.297   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/regs_6_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.366ns (1.188ns logic, 3.178ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X50Y69.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.185ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.815ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X49Y69.A5      net (fanout=3)        2.818   user_mac_addr<2>
    SLICE_X49Y69.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/blen<10>
                                                       system/i2c_s/reset_regs_i[6][2]_AND_769_o1
    SLICE_X50Y69.CLK     net (fanout=2)        0.231   system/i2c_s/reset_regs_i[6][2]_AND_769_o
    -------------------------------------------------  ---------------------------
    Total                                      3.815ns (0.766ns logic, 3.049ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X50Y69.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.051ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Data Path Delay:      2.051ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][2]_AND_769_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X49Y69.A5      net (fanout=3)        1.448   user_mac_addr<2>
    SLICE_X49Y69.AMUX    Tilo                  0.078   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/blen<10>
                                                       system/i2c_s/reset_regs_i[6][2]_AND_770_o1
    SLICE_X50Y69.SR      net (fanout=2)        0.138   system/i2c_s/reset_regs_i[6][2]_AND_770_o
    SLICE_X50Y69.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/regs_6_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (0.465ns logic, 1.586ns route)
                                                       (22.7% logic, 77.3% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X50Y69.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.891ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Data Path Delay:      1.891ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X49Y69.A5      net (fanout=3)        1.448   user_mac_addr<2>
    SLICE_X49Y69.A       Tilo                  0.034   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/blen<10>
                                                       system/i2c_s/reset_regs_i[6][2]_AND_769_o1
    SLICE_X50Y69.CLK     net (fanout=2)        0.097   system/i2c_s/reset_regs_i[6][2]_AND_769_o
    -------------------------------------------------  ---------------------------
    Total                                      1.891ns (0.346ns logic, 1.545ns route)
                                                       (18.3% logic, 81.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_0_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.026ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X49Y75.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.974ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.026ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][0]_AND_773_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X48Y75.D5      net (fanout=3)        3.556   user_mac_addr<0>
    SLICE_X48Y75.DMUX    Tilo                  0.191   system/i2c_s/reset_regs_i[6][0]_AND_773_o
                                                       system/i2c_s/reset_regs_i[6][0]_AND_774_o1
    SLICE_X49Y75.SR      net (fanout=2)        0.241   system/i2c_s/reset_regs_i[6][0]_AND_774_o
    SLICE_X49Y75.CLK     Trck                  0.297   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/regs_6_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.026ns (1.229ns logic, 3.797ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X49Y75.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.165ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.835ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X48Y75.D5      net (fanout=3)        3.556   user_mac_addr<0>
    SLICE_X48Y75.D       Tilo                  0.068   system/i2c_s/reset_regs_i[6][0]_AND_773_o
                                                       system/i2c_s/reset_regs_i[6][0]_AND_773_o1
    SLICE_X49Y75.CLK     net (fanout=2)        0.470   system/i2c_s/reset_regs_i[6][0]_AND_773_o
    -------------------------------------------------  ---------------------------
    Total                                      4.835ns (0.809ns logic, 4.026ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X49Y75.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.257ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Data Path Delay:      2.257ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][0]_AND_773_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X48Y75.D5      net (fanout=3)        1.663   user_mac_addr<0>
    SLICE_X48Y75.DMUX    Tilo                  0.078   system/i2c_s/reset_regs_i[6][0]_AND_773_o
                                                       system/i2c_s/reset_regs_i[6][0]_AND_774_o1
    SLICE_X49Y75.SR      net (fanout=2)        0.092   system/i2c_s/reset_regs_i[6][0]_AND_774_o
    SLICE_X49Y75.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/regs_6_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.257ns (0.502ns logic, 1.755ns route)
                                                       (22.2% logic, 77.8% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X49Y75.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.237ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Data Path Delay:      2.237ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X48Y75.D5      net (fanout=3)        1.663   user_mac_addr<0>
    SLICE_X48Y75.D       Tilo                  0.034   system/i2c_s/reset_regs_i[6][0]_AND_773_o
                                                       system/i2c_s/reset_regs_i[6][0]_AND_773_o1
    SLICE_X49Y75.CLK     net (fanout=2)        0.191   system/i2c_s/reset_regs_i[6][0]_AND_773_o
    -------------------------------------------------  ---------------------------
    Total                                      2.237ns (0.383ns logic, 1.854ns route)
                                                       (17.1% logic, 82.9% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk125_2_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk125_2_p                  |      8.000ns|      4.000ns|      5.121ns|            0|            0|            0|       584932|
| TS_clk125_2_n                 |      8.000ns|      4.000ns|      5.121ns|            0|            0|         2456|       582458|
|  TS_system_glib_pll_clkout_31_|     32.000ns|     17.229ns|          N/A|            0|            0|       137543|            0|
|  25_c_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     17.930ns|          N/A|            0|            0|       337646|            0|
|  25_a_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_200|      5.000ns|      2.800ns|      3.201ns|            0|            0|            0|         8966|
|  _0                           |             |             |             |             |             |             |             |
|   TS_usr_fpga_clk_pll_inst_clk|     25.000ns|     16.003ns|          N/A|            0|            0|         8966|            0|
|   out1_0                      |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     17.944ns|          N/A|            0|            0|        98303|            0|
|  25_b_0                       |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_c                           |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      2.222ns|      6.198ns|            0|            0|            0|           18|
| 5_a                           |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_3_|     32.000ns|      6.198ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_2_|     32.000ns|      5.258ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_1_|     32.000ns|      4.955ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_0_|     32.000ns|      5.682ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemspisck_LDC       |     32.000ns|      1.867ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_1_LDC|     32.000ns|      4.922ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_3_LDC|     32.000ns|      4.931ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_2_LDC|     32.000ns|      4.366ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_0_LDC|     32.000ns|      5.026ns|          N/A|            0|            0|            2|            0|
| TS_system_glib_pll_clkout_200 |      5.000ns|      2.800ns|      0.444ns|            0|            0|            0|            0|
|  TS_usr_fpga_clk_pll_inst_clko|     25.000ns|      2.222ns|          N/A|            0|            0|            0|            0|
|  ut1                          |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_b                           |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_xpoint1_clk1_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_xpoint1_clk1_p              |     25.000ns|     10.000ns|     18.384ns|            0|            0|            0|         2643|
| TS_xpoint1_clk1_n             |     25.000ns|     10.000ns|     18.384ns|            0|            0|          721|         1922|
|  TS_system_gbt_phase_monitorin|      4.167ns|      3.064ns|          N/A|            0|            0|         1922|            0|
|  g_ttclk_pll_clkout0_0        |             |             |             |             |             |             |             |
| TS_system_gbt_phase_monitoring|      4.167ns|      2.000ns|          N/A|            0|            0|            0|            0|
| _ttclk_pll_clkout0            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk125_2_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   17.944|         |         |         |
clk125_2_p     |   17.944|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk125_2_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   17.944|         |         |         |
clk125_2_p     |   17.944|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<0>     |         |         |    1.197|    1.197|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<1>     |         |         |    1.176|    1.176|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<2>     |         |         |    1.102|    1.102|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<3>     |         |         |    1.003|    1.003|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    4.801|         |         |         |
xpoint1_clk1_p |    4.801|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    4.801|         |         |         |
xpoint1_clk1_p |    4.801|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 707611 paths, 0 nets, and 64299 connections

Design statistics:
   Minimum period:  17.944ns{1}   (Maximum frequency:  55.729MHz)
   Maximum path delay from/to any node:   6.198ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Dec 01 11:32:49 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 801 MB



