Warning (10268): Verilog HDL information at Verilog1.v(13): always construct contains both blocking and non-blocking assignments File: C:/Users/DELL/Desktop/HCMUS_FPGA/Chuong_FPGA/Chuong_FPGA/PHUC/New folder/Verilog1.v Line: 13
