{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Web Edition " "Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 27 06:08:37 2017 " "Info: Processing started: Fri Oct 27 06:08:37 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HiddenLayer -c HiddenLayer " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off HiddenLayer -c HiddenLayer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hiddenlayer_tb.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file hiddenlayer_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HiddenLayer_tb " "Info: Found entity 1: HiddenLayer_tb" {  } { { "HiddenLayer_tb.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_tb.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yenrong/desktop/fyp_drowsinessdetector/weightinitiallize/lfsr.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/yenrong/desktop/fyp_drowsinessdetector/weightinitiallize/lfsr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Info: Found entity 1: LFSR" {  } { { "../WeightInitiallize/LFSR.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/WeightInitiallize/LFSR.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yenrong/desktop/fyp_drowsinessdetector/weightinitiallize/clk_div.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/yenrong/desktop/fyp_drowsinessdetector/weightinitiallize/clk_div.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Info: Found entity 1: clk_div" {  } { { "../WeightInitiallize/clk_div.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/WeightInitiallize/clk_div.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "activationfunc.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file activationfunc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ActivationFunc " "Info: Found entity 1: ActivationFunc" {  } { { "ActivationFunc.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/ActivationFunc.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiply.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiply.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiply " "Info: Found entity 1: multiply" {  } { { "multiply.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/multiply.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "WeightRAM.sv(27) " "Warning (10268): Verilog HDL information at WeightRAM.sv(27): always construct contains both blocking and non-blocking assignments" {  } { { "../WeightInitiallize/WeightRAM.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/WeightInitiallize/WeightRAM.sv" 27 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yenrong/desktop/fyp_drowsinessdetector/weightinitiallize/weightram.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/yenrong/desktop/fyp_drowsinessdetector/weightinitiallize/weightram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WeightRAM " "Info: Found entity 1: WeightRAM" {  } { { "../WeightInitiallize/WeightRAM.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/WeightInitiallize/WeightRAM.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \")\" HiddenLayer.sv(33) " "Error (10170): Verilog HDL syntax error at HiddenLayer.sv(33) near text \";\";  expecting \")\"" {  } { { "HiddenLayer.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer.sv" 33 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \")\" HiddenLayer.sv(34) " "Error (10170): Verilog HDL syntax error at HiddenLayer.sv(34) near text \";\";  expecting \")\"" {  } { { "HiddenLayer.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer.sv" 34 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \")\" HiddenLayer.sv(35) " "Error (10170): Verilog HDL syntax error at HiddenLayer.sv(35) near text \";\";  expecting \")\"" {  } { { "HiddenLayer.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer.sv" 35 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "HiddenLayer HiddenLayer.sv(1) " "Error (10112): Ignored design unit \"HiddenLayer\" at HiddenLayer.sv(1) due to previous errors" {  } { { "HiddenLayer.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hiddenlayer.sv 0 0 " "Info: Found 0 design units, including 0 entities, in source file hiddenlayer.sv" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hiddenneuron.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file hiddenneuron.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HiddenNeuron " "Info: Found entity 1: HiddenNeuron" {  } { { "HiddenNeuron.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenNeuron.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputneuron.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file outputneuron.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OutputNeuron " "Info: Found entity 1: OutputNeuron" {  } { { "OutputNeuron.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/OutputNeuron.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 4 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "272 " "Error: Peak virtual memory: 272 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 27 06:08:37 2017 " "Error: Processing ended: Fri Oct 27 06:08:37 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Error: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Error: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 0 s " "Error: Quartus II Full Compilation was unsuccessful. 6 errors, 0 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
