{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 13 21:20:13 2011 " "Info: Processing started: Mon Jun 13 21:20:13 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DE2_Clock -c DE2_Clock --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE2_Clock -c DE2_Clock --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_50Mhz " "Info: Assuming node \"clk_50Mhz\" is an undefined clock" {  } { { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_50Mhz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "CLK_10HZ " "Info: Detected ripple clock \"CLK_10HZ\" as buffer" {  } { { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 27 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_10HZ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLK_400HZ " "Info: Detected ripple clock \"CLK_400HZ\" as buffer" {  } { { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 27 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_400HZ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_50Mhz register CLK_COUNT_10HZ\[5\] register CLK_10HZ 240.96 MHz 4.15 ns Internal " "Info: Clock \"clk_50Mhz\" has Internal fmax of 240.96 MHz between source register \"CLK_COUNT_10HZ\[5\]\" and destination register \"CLK_10HZ\" (period= 4.15 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.717 ns + Longest register register " "Info: + Longest register to register delay is 1.717 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLK_COUNT_10HZ\[5\] 1 REG LCFF_X15_Y12_N19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y12_N19; Fanout = 3; REG Node = 'CLK_COUNT_10HZ\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_COUNT_10HZ[5] } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.376 ns) 0.690 ns LessThan1~0 2 COMB LCCOMB_X15_Y12_N24 1 " "Info: 2: + IC(0.314 ns) + CELL(0.376 ns) = 0.690 ns; Loc. = LCCOMB_X15_Y12_N24; Fanout = 1; COMB Node = 'LessThan1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.690 ns" { CLK_COUNT_10HZ[5] LessThan1~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1509 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.275 ns) 1.230 ns LessThan1~2 3 COMB LCCOMB_X15_Y12_N6 9 " "Info: 3: + IC(0.265 ns) + CELL(0.275 ns) = 1.230 ns; Loc. = LCCOMB_X15_Y12_N6; Fanout = 9; COMB Node = 'LessThan1~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.540 ns" { LessThan1~0 LessThan1~2 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1509 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 1.633 ns CLK_10HZ~0 4 COMB LCCOMB_X15_Y12_N2 1 " "Info: 4: + IC(0.253 ns) + CELL(0.150 ns) = 1.633 ns; Loc. = LCCOMB_X15_Y12_N2; Fanout = 1; COMB Node = 'CLK_10HZ~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { LessThan1~2 CLK_10HZ~0 } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.717 ns CLK_10HZ 5 REG LCFF_X15_Y12_N3 2 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 1.717 ns; Loc. = LCFF_X15_Y12_N3; Fanout = 2; REG Node = 'CLK_10HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { CLK_10HZ~0 CLK_10HZ } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.885 ns ( 51.54 % ) " "Info: Total cell delay = 0.885 ns ( 51.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.832 ns ( 48.46 % ) " "Info: Total interconnect delay = 0.832 ns ( 48.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.717 ns" { CLK_COUNT_10HZ[5] LessThan1~0 LessThan1~2 CLK_10HZ~0 CLK_10HZ } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.717 ns" { CLK_COUNT_10HZ[5] {} LessThan1~0 {} LessThan1~2 {} CLK_10HZ~0 {} CLK_10HZ {} } { 0.000ns 0.314ns 0.265ns 0.253ns 0.000ns } { 0.000ns 0.376ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.219 ns - Smallest " "Info: - Smallest clock skew is -2.219 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50Mhz destination 4.108 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_50Mhz\" to destination register is 4.108 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50Mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50Mhz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50Mhz } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.787 ns) 2.791 ns CLK_400HZ 2 REG LCFF_X14_Y16_N23 3 " "Info: 2: + IC(1.005 ns) + CELL(0.787 ns) = 2.791 ns; Loc. = LCFF_X14_Y16_N23; Fanout = 3; REG Node = 'CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.792 ns" { clk_50Mhz CLK_400HZ } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.780 ns) + CELL(0.537 ns) 4.108 ns CLK_10HZ 3 REG LCFF_X15_Y12_N3 2 " "Info: 3: + IC(0.780 ns) + CELL(0.537 ns) = 4.108 ns; Loc. = LCFF_X15_Y12_N3; Fanout = 2; REG Node = 'CLK_10HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.317 ns" { CLK_400HZ CLK_10HZ } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 56.55 % ) " "Info: Total cell delay = 2.323 ns ( 56.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.785 ns ( 43.45 % ) " "Info: Total interconnect delay = 1.785 ns ( 43.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.108 ns" { clk_50Mhz CLK_400HZ CLK_10HZ } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.108 ns" { clk_50Mhz {} clk_50Mhz~combout {} CLK_400HZ {} CLK_10HZ {} } { 0.000ns 0.000ns 1.005ns 0.780ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50Mhz source 6.327 ns - Longest register " "Info: - Longest clock path from clock \"clk_50Mhz\" to source register is 6.327 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50Mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50Mhz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50Mhz } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.787 ns) 2.791 ns CLK_400HZ 2 REG LCFF_X14_Y16_N23 3 " "Info: 2: + IC(1.005 ns) + CELL(0.787 ns) = 2.791 ns; Loc. = LCFF_X14_Y16_N23; Fanout = 3; REG Node = 'CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.792 ns" { clk_50Mhz CLK_400HZ } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.978 ns) + CELL(0.000 ns) 4.769 ns CLK_400HZ~clkctrl 3 COMB CLKCTRL_G1 56 " "Info: 3: + IC(1.978 ns) + CELL(0.000 ns) = 4.769 ns; Loc. = CLKCTRL_G1; Fanout = 56; COMB Node = 'CLK_400HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.978 ns" { CLK_400HZ CLK_400HZ~clkctrl } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.537 ns) 6.327 ns CLK_COUNT_10HZ\[5\] 4 REG LCFF_X15_Y12_N19 3 " "Info: 4: + IC(1.021 ns) + CELL(0.537 ns) = 6.327 ns; Loc. = LCFF_X15_Y12_N19; Fanout = 3; REG Node = 'CLK_COUNT_10HZ\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { CLK_400HZ~clkctrl CLK_COUNT_10HZ[5] } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.72 % ) " "Info: Total cell delay = 2.323 ns ( 36.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.004 ns ( 63.28 % ) " "Info: Total interconnect delay = 4.004 ns ( 63.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.327 ns" { clk_50Mhz CLK_400HZ CLK_400HZ~clkctrl CLK_COUNT_10HZ[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.327 ns" { clk_50Mhz {} clk_50Mhz~combout {} CLK_400HZ {} CLK_400HZ~clkctrl {} CLK_COUNT_10HZ[5] {} } { 0.000ns 0.000ns 1.005ns 1.978ns 1.021ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.108 ns" { clk_50Mhz CLK_400HZ CLK_10HZ } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.108 ns" { clk_50Mhz {} clk_50Mhz~combout {} CLK_400HZ {} CLK_10HZ {} } { 0.000ns 0.000ns 1.005ns 0.780ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.327 ns" { clk_50Mhz CLK_400HZ CLK_400HZ~clkctrl CLK_COUNT_10HZ[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.327 ns" { clk_50Mhz {} clk_50Mhz~combout {} CLK_400HZ {} CLK_400HZ~clkctrl {} CLK_COUNT_10HZ[5] {} } { 0.000ns 0.000ns 1.005ns 1.978ns 1.021ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 54 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.717 ns" { CLK_COUNT_10HZ[5] LessThan1~0 LessThan1~2 CLK_10HZ~0 CLK_10HZ } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.717 ns" { CLK_COUNT_10HZ[5] {} LessThan1~0 {} LessThan1~2 {} CLK_10HZ~0 {} CLK_10HZ {} } { 0.000ns 0.314ns 0.265ns 0.253ns 0.000ns } { 0.000ns 0.376ns 0.275ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.108 ns" { clk_50Mhz CLK_400HZ CLK_10HZ } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.108 ns" { clk_50Mhz {} clk_50Mhz~combout {} CLK_400HZ {} CLK_10HZ {} } { 0.000ns 0.000ns 1.005ns 0.780ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.327 ns" { clk_50Mhz CLK_400HZ CLK_400HZ~clkctrl CLK_COUNT_10HZ[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.327 ns" { clk_50Mhz {} clk_50Mhz~combout {} CLK_400HZ {} CLK_400HZ~clkctrl {} CLK_COUNT_10HZ[5] {} } { 0.000ns 0.000ns 1.005ns 1.978ns 1.021ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "CLK_COUNT_400HZ\[16\] reset clk_50Mhz 6.385 ns register " "Info: tsu for register \"CLK_COUNT_400HZ\[16\]\" (data pin = \"reset\", clock pin = \"clk_50Mhz\") is 6.385 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.072 ns + Longest pin register " "Info: + Longest pin to register delay is 9.072 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns reset 1 PIN PIN_P23 13 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 13; PIN Node = 'reset'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.547 ns) + CELL(0.420 ns) 7.809 ns CLK_COUNT_400HZ\[9\]~50 2 COMB LCCOMB_X15_Y12_N0 20 " "Info: 2: + IC(6.547 ns) + CELL(0.420 ns) = 7.809 ns; Loc. = LCCOMB_X15_Y12_N0; Fanout = 20; COMB Node = 'CLK_COUNT_400HZ\[9\]~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.967 ns" { reset CLK_COUNT_400HZ[9]~50 } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.753 ns) + CELL(0.510 ns) 9.072 ns CLK_COUNT_400HZ\[16\] 3 REG LCFF_X16_Y11_N13 3 " "Info: 3: + IC(0.753 ns) + CELL(0.510 ns) = 9.072 ns; Loc. = LCFF_X16_Y11_N13; Fanout = 3; REG Node = 'CLK_COUNT_400HZ\[16\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.263 ns" { CLK_COUNT_400HZ[9]~50 CLK_COUNT_400HZ[16] } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.772 ns ( 19.53 % ) " "Info: Total cell delay = 1.772 ns ( 19.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.300 ns ( 80.47 % ) " "Info: Total interconnect delay = 7.300 ns ( 80.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.072 ns" { reset CLK_COUNT_400HZ[9]~50 CLK_COUNT_400HZ[16] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.072 ns" { reset {} reset~combout {} CLK_COUNT_400HZ[9]~50 {} CLK_COUNT_400HZ[16] {} } { 0.000ns 0.000ns 6.547ns 0.753ns } { 0.000ns 0.842ns 0.420ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 50 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50Mhz destination 2.651 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_50Mhz\" to destination register is 2.651 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50Mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50Mhz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50Mhz } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_50Mhz~clkctrl 2 COMB CLKCTRL_G2 20 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 20; COMB Node = 'clk_50Mhz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_50Mhz clk_50Mhz~clkctrl } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.537 ns) 2.651 ns CLK_COUNT_400HZ\[16\] 3 REG LCFF_X16_Y11_N13 3 " "Info: 3: + IC(0.997 ns) + CELL(0.537 ns) = 2.651 ns; Loc. = LCFF_X16_Y11_N13; Fanout = 3; REG Node = 'CLK_COUNT_400HZ\[16\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { clk_50Mhz~clkctrl CLK_COUNT_400HZ[16] } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.94 % ) " "Info: Total cell delay = 1.536 ns ( 57.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.115 ns ( 42.06 % ) " "Info: Total interconnect delay = 1.115 ns ( 42.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.651 ns" { clk_50Mhz clk_50Mhz~clkctrl CLK_COUNT_400HZ[16] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.651 ns" { clk_50Mhz {} clk_50Mhz~combout {} clk_50Mhz~clkctrl {} CLK_COUNT_400HZ[16] {} } { 0.000ns 0.000ns 0.118ns 0.997ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.072 ns" { reset CLK_COUNT_400HZ[9]~50 CLK_COUNT_400HZ[16] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.072 ns" { reset {} reset~combout {} CLK_COUNT_400HZ[9]~50 {} CLK_COUNT_400HZ[16] {} } { 0.000ns 0.000ns 6.547ns 0.753ns } { 0.000ns 0.842ns 0.420ns 0.510ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.651 ns" { clk_50Mhz clk_50Mhz~clkctrl CLK_COUNT_400HZ[16] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.651 ns" { clk_50Mhz {} clk_50Mhz~combout {} clk_50Mhz~clkctrl {} CLK_COUNT_400HZ[16] {} } { 0.000ns 0.000ns 0.118ns 0.997ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_50Mhz DATA_BUS\[7\] DATA_BUS_VALUE\[7\] 14.005 ns register " "Info: tco from clock \"clk_50Mhz\" to destination pin \"DATA_BUS\[7\]\" through register \"DATA_BUS_VALUE\[7\]\" is 14.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50Mhz source 6.339 ns + Longest register " "Info: + Longest clock path from clock \"clk_50Mhz\" to source register is 6.339 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50Mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50Mhz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50Mhz } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.787 ns) 2.791 ns CLK_400HZ 2 REG LCFF_X14_Y16_N23 3 " "Info: 2: + IC(1.005 ns) + CELL(0.787 ns) = 2.791 ns; Loc. = LCFF_X14_Y16_N23; Fanout = 3; REG Node = 'CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.792 ns" { clk_50Mhz CLK_400HZ } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.978 ns) + CELL(0.000 ns) 4.769 ns CLK_400HZ~clkctrl 3 COMB CLKCTRL_G1 56 " "Info: 3: + IC(1.978 ns) + CELL(0.000 ns) = 4.769 ns; Loc. = CLKCTRL_G1; Fanout = 56; COMB Node = 'CLK_400HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.978 ns" { CLK_400HZ CLK_400HZ~clkctrl } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.537 ns) 6.339 ns DATA_BUS_VALUE\[7\] 4 REG LCFF_X58_Y33_N15 2 " "Info: 4: + IC(1.033 ns) + CELL(0.537 ns) = 6.339 ns; Loc. = LCFF_X58_Y33_N15; Fanout = 2; REG Node = 'DATA_BUS_VALUE\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { CLK_400HZ~clkctrl DATA_BUS_VALUE[7] } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.65 % ) " "Info: Total cell delay = 2.323 ns ( 36.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.016 ns ( 63.35 % ) " "Info: Total interconnect delay = 4.016 ns ( 63.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.339 ns" { clk_50Mhz CLK_400HZ CLK_400HZ~clkctrl DATA_BUS_VALUE[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.339 ns" { clk_50Mhz {} clk_50Mhz~combout {} CLK_400HZ {} CLK_400HZ~clkctrl {} DATA_BUS_VALUE[7] {} } { 0.000ns 0.000ns 1.005ns 1.978ns 1.033ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 54 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.416 ns + Longest register pin " "Info: + Longest register to pin delay is 7.416 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DATA_BUS_VALUE\[7\] 1 REG LCFF_X58_Y33_N15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X58_Y33_N15; Fanout = 2; REG Node = 'DATA_BUS_VALUE\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS_VALUE[7] } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.764 ns) + CELL(2.652 ns) 7.416 ns DATA_BUS\[7\] 2 PIN PIN_H3 0 " "Info: 2: + IC(4.764 ns) + CELL(2.652 ns) = 7.416 ns; Loc. = PIN_H3; Fanout = 0; PIN Node = 'DATA_BUS\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.416 ns" { DATA_BUS_VALUE[7] DATA_BUS[7] } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.652 ns ( 35.76 % ) " "Info: Total cell delay = 2.652 ns ( 35.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.764 ns ( 64.24 % ) " "Info: Total interconnect delay = 4.764 ns ( 64.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.416 ns" { DATA_BUS_VALUE[7] DATA_BUS[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.416 ns" { DATA_BUS_VALUE[7] {} DATA_BUS[7] {} } { 0.000ns 4.764ns } { 0.000ns 2.652ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.339 ns" { clk_50Mhz CLK_400HZ CLK_400HZ~clkctrl DATA_BUS_VALUE[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.339 ns" { clk_50Mhz {} clk_50Mhz~combout {} CLK_400HZ {} CLK_400HZ~clkctrl {} DATA_BUS_VALUE[7] {} } { 0.000ns 0.000ns 1.005ns 1.978ns 1.033ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.416 ns" { DATA_BUS_VALUE[7] DATA_BUS[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.416 ns" { DATA_BUS_VALUE[7] {} DATA_BUS[7] {} } { 0.000ns 4.764ns } { 0.000ns 2.652ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "reset RESET_LED 9.199 ns Longest " "Info: Longest tpd from source pin \"reset\" to destination pin \"RESET_LED\" is 9.199 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns reset 1 PIN PIN_P23 13 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 13; PIN Node = 'reset'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.539 ns) + CELL(2.818 ns) 9.199 ns RESET_LED 2 PIN PIN_U17 0 " "Info: 2: + IC(5.539 ns) + CELL(2.818 ns) = 9.199 ns; Loc. = PIN_U17; Fanout = 0; PIN Node = 'RESET_LED'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.357 ns" { reset RESET_LED } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.660 ns ( 39.79 % ) " "Info: Total cell delay = 3.660 ns ( 39.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.539 ns ( 60.21 % ) " "Info: Total interconnect delay = 5.539 ns ( 60.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.199 ns" { reset RESET_LED } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.199 ns" { reset {} reset~combout {} RESET_LED {} } { 0.000ns 0.000ns 5.539ns } { 0.000ns 0.842ns 2.818ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "CLK_COUNT_10HZ\[4\] reset clk_50Mhz -1.449 ns register " "Info: th for register \"CLK_COUNT_10HZ\[4\]\" (data pin = \"reset\", clock pin = \"clk_50Mhz\") is -1.449 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50Mhz destination 6.327 ns + Longest register " "Info: + Longest clock path from clock \"clk_50Mhz\" to destination register is 6.327 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50Mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50Mhz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50Mhz } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.787 ns) 2.791 ns CLK_400HZ 2 REG LCFF_X14_Y16_N23 3 " "Info: 2: + IC(1.005 ns) + CELL(0.787 ns) = 2.791 ns; Loc. = LCFF_X14_Y16_N23; Fanout = 3; REG Node = 'CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.792 ns" { clk_50Mhz CLK_400HZ } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.978 ns) + CELL(0.000 ns) 4.769 ns CLK_400HZ~clkctrl 3 COMB CLKCTRL_G1 56 " "Info: 3: + IC(1.978 ns) + CELL(0.000 ns) = 4.769 ns; Loc. = CLKCTRL_G1; Fanout = 56; COMB Node = 'CLK_400HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.978 ns" { CLK_400HZ CLK_400HZ~clkctrl } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.537 ns) 6.327 ns CLK_COUNT_10HZ\[4\] 4 REG LCFF_X15_Y12_N17 3 " "Info: 4: + IC(1.021 ns) + CELL(0.537 ns) = 6.327 ns; Loc. = LCFF_X15_Y12_N17; Fanout = 3; REG Node = 'CLK_COUNT_10HZ\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { CLK_400HZ~clkctrl CLK_COUNT_10HZ[4] } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.72 % ) " "Info: Total cell delay = 2.323 ns ( 36.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.004 ns ( 63.28 % ) " "Info: Total interconnect delay = 4.004 ns ( 63.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.327 ns" { clk_50Mhz CLK_400HZ CLK_400HZ~clkctrl CLK_COUNT_10HZ[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.327 ns" { clk_50Mhz {} clk_50Mhz~combout {} CLK_400HZ {} CLK_400HZ~clkctrl {} CLK_COUNT_10HZ[4] {} } { 0.000ns 0.000ns 1.005ns 1.978ns 1.021ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 54 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.042 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.042 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns reset 1 PIN PIN_P23 13 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 13; PIN Node = 'reset'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.540 ns) + CELL(0.660 ns) 8.042 ns CLK_COUNT_10HZ\[4\] 2 REG LCFF_X15_Y12_N17 3 " "Info: 2: + IC(6.540 ns) + CELL(0.660 ns) = 8.042 ns; Loc. = LCFF_X15_Y12_N17; Fanout = 3; REG Node = 'CLK_COUNT_10HZ\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.200 ns" { reset CLK_COUNT_10HZ[4] } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.502 ns ( 18.68 % ) " "Info: Total cell delay = 1.502 ns ( 18.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.540 ns ( 81.32 % ) " "Info: Total interconnect delay = 6.540 ns ( 81.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.042 ns" { reset CLK_COUNT_10HZ[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.042 ns" { reset {} reset~combout {} CLK_COUNT_10HZ[4] {} } { 0.000ns 0.000ns 6.540ns } { 0.000ns 0.842ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.327 ns" { clk_50Mhz CLK_400HZ CLK_400HZ~clkctrl CLK_COUNT_10HZ[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.327 ns" { clk_50Mhz {} clk_50Mhz~combout {} CLK_400HZ {} CLK_400HZ~clkctrl {} CLK_COUNT_10HZ[4] {} } { 0.000ns 0.000ns 1.005ns 1.978ns 1.021ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.042 ns" { reset CLK_COUNT_10HZ[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.042 ns" { reset {} reset~combout {} CLK_COUNT_10HZ[4] {} } { 0.000ns 0.000ns 6.540ns } { 0.000ns 0.842ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "169 " "Info: Peak virtual memory: 169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 13 21:20:14 2011 " "Info: Processing ended: Mon Jun 13 21:20:14 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
