{"vcs1":{"timestamp_begin":1681592453.366984894, "rt":1.02, "ut":0.16, "st":0.21}}
{"vcselab":{"timestamp_begin":1681592454.457758278, "rt":0.83, "ut":0.32, "st":0.13}}
{"link":{"timestamp_begin":1681592455.350461665, "rt":0.58, "ut":0.10, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681592452.950269822}
{"VCS_COMP_START_TIME": 1681592452.950269822}
{"VCS_COMP_END_TIME": 1681592928.590675082}
{"VCS_USER_OPTIONS": "-sverilog -R -top tb_comp -debug_access+all comparator.sv tb_comp.sv -gui"}
{"vcs1": {"peak_mem": 337548}}
{"stitch_vcselab": {"peak_mem": 222584}}
