Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Jan  2 15:28:02 2026
| Host         : dragos-Lenovo-Legion-5-17ARH05H running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xczu3egsbva484-1
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 3485 |     0 |     70560 |  4.94 |
|   LUT as Logic             | 3137 |     0 |     70560 |  4.45 |
|   LUT as Memory            |  348 |     0 |     28800 |  1.21 |
|     LUT as Distributed RAM |   32 |     0 |           |       |
|     LUT as Shift Register  |  316 |     0 |           |       |
| CLB Registers              | 4390 |     0 |    141120 |  3.11 |
|   Register as Flip Flop    | 4390 |     0 |    141120 |  3.11 |
|   Register as Latch        |    0 |     0 |    141120 |  0.00 |
| CARRY8                     |  162 |     0 |      8820 |  1.84 |
| F7 Muxes                   |   71 |     0 |     35280 |  0.20 |
| F8 Muxes                   |   32 |     0 |     17640 |  0.18 |
| F9 Muxes                   |    0 |     0 |      8820 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 41    |          Yes |           - |          Set |
| 184   |          Yes |           - |        Reset |
| 45    |          Yes |         Set |            - |
| 4120  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        |  799 |     0 |      8820 |  9.06 |
|   CLBL                                     |  523 |     0 |           |       |
|   CLBM                                     |  276 |     0 |           |       |
| LUT as Logic                               | 3137 |     0 |     70560 |  4.45 |
|   using O5 output only                     |   77 |       |           |       |
|   using O6 output only                     | 2170 |       |           |       |
|   using O5 and O6                          |  890 |       |           |       |
| LUT as Memory                              |  348 |     0 |     28800 |  1.21 |
|   LUT as Distributed RAM                   |   32 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |    0 |       |           |       |
|     using O5 and O6                        |   32 |       |           |       |
|   LUT as Shift Register                    |  316 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |  114 |       |           |       |
|     using O5 and O6                        |  202 |       |           |       |
| CLB Registers                              | 4390 |     0 |    141120 |  3.11 |
|   Register driven from within the CLB      | 1948 |       |           |       |
|   Register driven from outside the CLB     | 2442 |       |           |       |
|     LUT in front of the register is unused | 1734 |       |           |       |
|     LUT in front of the register is used   |  708 |       |           |       |
| Unique Control Sets                        |  259 |       |     17640 |  1.47 |
+--------------------------------------------+------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |    3 |     0 |       216 |  1.39 |
|   RAMB36/FIFO*    |    3 |     0 |       216 |  1.39 |
|     RAMB36E2 only |    3 |       |           |       |
|   RAMB18          |    0 |     0 |       432 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    8 |     0 |       360 |  2.22 |
|   DSP48E2 only |    8 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |        82 |  0.00 |
| HPIOB_M          |    0 |     0 |        26 |  0.00 |
| HPIOB_S          |    0 |     0 |        26 |  0.00 |
| HDIOB_M          |    0 |     0 |        12 |  0.00 |
| HDIOB_S          |    0 |     0 |        12 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |         6 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |        72 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       156 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |        12 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    2 |     0 |       196 |  1.02 |
|   BUFGCE             |    1 |     0 |        88 |  1.14 |
|   BUFGCE_DIV         |    0 |     0 |        12 |  0.00 |
|   BUFG_PS            |    1 |     0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        24 |  0.00 |
| PLL                  |    0 |     0 |         6 |  0.00 |
| MMCM                 |    0 |     0 |         3 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+-----------+--------+
| Site Type | Used | Fixed | Available |  Util% |
+-----------+------+-------+-----------+--------+
| PS8       |    1 |     0 |         1 | 100.00 |
| SYSMONE4  |    0 |     0 |         1 |   0.00 |
+-----------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 4120 |            Register |
| LUT6     | 1306 |                 CLB |
| LUT4     |  877 |                 CLB |
| LUT3     |  801 |                 CLB |
| LUT2     |  564 |                 CLB |
| LUT5     |  307 |                 CLB |
| SRL16E   |  281 |                 CLB |
| SRLC32E  |  235 |                 CLB |
| FDCE     |  184 |            Register |
| LUT1     |  172 |                 CLB |
| CARRY8   |  162 |                 CLB |
| MUXF7    |   71 |                 CLB |
| RAMD32   |   56 |                 CLB |
| FDSE     |   45 |            Register |
| FDPE     |   41 |            Register |
| MUXF8    |   32 |                 CLB |
| RAMS32   |    8 |                 CLB |
| DSP48E2  |    8 |          Arithmetic |
| RAMB36E2 |    3 |            BLOCKRAM |
| SRLC16E  |    2 |                 CLB |
| PS8      |    1 |            Advanced |
| BUFG_PS  |    1 |               Clock |
| BUFGCE   |    1 |               Clock |
| BSCANE2  |    1 |       Configuration |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------+------+
|           Ref Name           | Used |
+------------------------------+------+
| design_1_zynq_ultra_ps_e_0_2 |    1 |
| design_1_xbar_0              |    1 |
| design_1_proc_sys_reset_0_0  |    1 |
| design_1_lane_linear_ip_0_1  |    1 |
| design_1_ila_0_0             |    1 |
| design_1_axi_gpio_0_0        |    1 |
| design_1_auto_pc_0           |    1 |
| dbg_hub                      |    1 |
+------------------------------+------+


