
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack max 99.50

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock clock_i
   0.14 source latency counter_0/n20[0]$_DFFE_PP0P_/CLK ^
  -0.14 target latency counter_0/n20[3]$_DFFE_PP0P_/CLK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: reset_n_i (input port clocked by clock_i)
Endpoint: counter_0/n20[1]$_DFFE_PP0P_
          (removal check against rising-edge clock clock_i)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clock_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         25.00   25.00 ^ input external delay
     1    0.01    0.00    0.00   25.00 ^ reset_n_i (in)
                                         reset_n_i (net)
                  0.00    0.00   25.00 ^ input2/A (sg13g2_buf_1)
     1    0.01    0.04    0.06   25.06 ^ input2/X (sg13g2_buf_1)
                                         net2 (net)
                  0.04    0.00   25.06 ^ _0_/A (sg13g2_inv_2)
     1    0.01    0.03    0.04   25.10 v _0_/Y (sg13g2_inv_2)
                                         n1 (net)
                  0.03    0.00   25.10 v counter_0/_12_/A (sg13g2_inv_4)
     4    0.03    0.04    0.04   25.14 ^ counter_0/_12_/Y (sg13g2_inv_4)
                                         counter_0/_00_ (net)
                  0.04    0.00   25.14 ^ counter_0/n20[1]$_DFFE_PP0P_/RESET_B (sg13g2_dfrbp_1)
                                 25.14   data arrival time

                          0.00    0.00   clock clock_i (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clock_i (in)
                                         clock_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clock_i/A (sg13g2_buf_2)
     2    0.01    0.03    0.06    0.06 ^ clkbuf_0_clock_i/X (sg13g2_buf_2)
                                         clknet_0_clock_i (net)
                  0.03    0.00    0.06 ^ clkbuf_1_0__f_clock_i/A (sg13g2_buf_2)
     2    0.01    0.03    0.08    0.14 ^ clkbuf_1_0__f_clock_i/X (sg13g2_buf_2)
                                         clknet_1_0__leaf_clock_i (net)
                  0.03    0.00    0.14 ^ counter_0/n20[1]$_DFFE_PP0P_/CLK (sg13g2_dfrbp_1)
                          0.00    0.14   clock reconvergence pessimism
                         -0.10    0.04   library removal time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                -25.14   data arrival time
-----------------------------------------------------------------------------
                                 25.10   slack (MET)


Startpoint: counter_0/n20[3]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clock_i)
Endpoint: counter_0/n20[3]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clock_i)
Path Group: clock_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clock_i (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clock_i (in)
                                         clock_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clock_i/A (sg13g2_buf_2)
     2    0.01    0.03    0.06    0.06 ^ clkbuf_0_clock_i/X (sg13g2_buf_2)
                                         clknet_0_clock_i (net)
                  0.03    0.00    0.06 ^ clkbuf_1_1__f_clock_i/A (sg13g2_buf_2)
     2    0.01    0.03    0.07    0.14 ^ clkbuf_1_1__f_clock_i/X (sg13g2_buf_2)
                                         clknet_1_1__leaf_clock_i (net)
                  0.03    0.00    0.14 ^ counter_0/n20[3]$_DFFE_PP0P_/CLK (sg13g2_dfrbp_1)
     2    0.01    0.06    0.23    0.37 ^ counter_0/n20[3]$_DFFE_PP0P_/Q (sg13g2_dfrbp_1)
                                         net6 (net)
                  0.06    0.00    0.37 ^ counter_0/_19_/A (sg13g2_xnor2_1)
     1    0.00    0.03    0.07    0.44 v counter_0/_19_/Y (sg13g2_xnor2_1)
                                         counter_0/_04_ (net)
                  0.03    0.00    0.44 v counter_0/n20[3]$_DFFE_PP0P_/D (sg13g2_dfrbp_1)
                                  0.44   data arrival time

                          0.00    0.00   clock clock_i (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clock_i (in)
                                         clock_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clock_i/A (sg13g2_buf_2)
     2    0.01    0.03    0.06    0.06 ^ clkbuf_0_clock_i/X (sg13g2_buf_2)
                                         clknet_0_clock_i (net)
                  0.03    0.00    0.06 ^ clkbuf_1_1__f_clock_i/A (sg13g2_buf_2)
     2    0.01    0.03    0.07    0.14 ^ clkbuf_1_1__f_clock_i/X (sg13g2_buf_2)
                                         clknet_1_1__leaf_clock_i (net)
                  0.03    0.00    0.14 ^ counter_0/n20[3]$_DFFE_PP0P_/CLK (sg13g2_dfrbp_1)
                          0.00    0.14   clock reconvergence pessimism
                         -0.03    0.11   library hold time
                                  0.11   data required time
-----------------------------------------------------------------------------
                                  0.11   data required time
                                 -0.44   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: reset_n_i (input port clocked by clock_i)
Endpoint: counter_0/n20[2]$_DFFE_PP0P_
          (recovery check against rising-edge clock clock_i)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clock_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         25.00   25.00 ^ input external delay
     1    0.01    0.00    0.00   25.00 ^ reset_n_i (in)
                                         reset_n_i (net)
                  0.00    0.00   25.00 ^ input2/A (sg13g2_buf_1)
     1    0.01    0.04    0.06   25.06 ^ input2/X (sg13g2_buf_1)
                                         net2 (net)
                  0.04    0.00   25.06 ^ _0_/A (sg13g2_inv_2)
     1    0.01    0.03    0.04   25.10 v _0_/Y (sg13g2_inv_2)
                                         n1 (net)
                  0.03    0.00   25.10 v counter_0/_12_/A (sg13g2_inv_4)
     4    0.03    0.04    0.04   25.14 ^ counter_0/_12_/Y (sg13g2_inv_4)
                                         counter_0/_00_ (net)
                  0.04    0.00   25.14 ^ counter_0/n20[2]$_DFFE_PP0P_/RESET_B (sg13g2_dfrbp_1)
                                 25.14   data arrival time

                        125.00  125.00   clock clock_i (rise edge)
                          0.00  125.00   clock source latency
     1    0.01    0.00    0.00  125.00 ^ clock_i (in)
                                         clock_i (net)
                  0.00    0.00  125.00 ^ clkbuf_0_clock_i/A (sg13g2_buf_2)
     2    0.01    0.03    0.06  125.06 ^ clkbuf_0_clock_i/X (sg13g2_buf_2)
                                         clknet_0_clock_i (net)
                  0.03    0.00  125.06 ^ clkbuf_1_1__f_clock_i/A (sg13g2_buf_2)
     2    0.01    0.03    0.07  125.14 ^ clkbuf_1_1__f_clock_i/X (sg13g2_buf_2)
                                         clknet_1_1__leaf_clock_i (net)
                  0.03    0.00  125.14 ^ counter_0/n20[2]$_DFFE_PP0P_/CLK (sg13g2_dfrbp_1)
                          0.00  125.14   clock reconvergence pessimism
                         -0.12  125.02   library recovery time
                                125.02   data required time
-----------------------------------------------------------------------------
                                125.02   data required time
                                -25.14   data arrival time
-----------------------------------------------------------------------------
                                 99.88   slack (MET)


Startpoint: counter_0/n20[0]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clock_i)
Endpoint: counter_value_o[0] (output port clocked by clock_i)
Path Group: clock_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clock_i (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clock_i (in)
                                         clock_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clock_i/A (sg13g2_buf_2)
     2    0.01    0.03    0.06    0.06 ^ clkbuf_0_clock_i/X (sg13g2_buf_2)
                                         clknet_0_clock_i (net)
                  0.03    0.00    0.06 ^ clkbuf_1_0__f_clock_i/A (sg13g2_buf_2)
     2    0.01    0.03    0.08    0.14 ^ clkbuf_1_0__f_clock_i/X (sg13g2_buf_2)
                                         clknet_1_0__leaf_clock_i (net)
                  0.03    0.00    0.14 ^ counter_0/n20[0]$_DFFE_PP0P_/CLK (sg13g2_dfrbp_1)
     5    0.02    0.10    0.26    0.40 ^ counter_0/n20[0]$_DFFE_PP0P_/Q (sg13g2_dfrbp_1)
                                         net3 (net)
                  0.10    0.00    0.40 ^ output3/A (sg13g2_buf_1)
     1    0.01    0.03    0.10    0.50 ^ output3/X (sg13g2_buf_1)
                                         counter_value_o[0] (net)
                  0.03    0.00    0.50 ^ counter_value_o[0] (out)
                                  0.50   data arrival time

                        125.00  125.00   clock clock_i (rise edge)
                          0.00  125.00   clock network delay (propagated)
                          0.00  125.00   clock reconvergence pessimism
                        -25.00  100.00   output external delay
                                100.00   data required time
-----------------------------------------------------------------------------
                                100.00   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                 99.50   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: reset_n_i (input port clocked by clock_i)
Endpoint: counter_0/n20[2]$_DFFE_PP0P_
          (recovery check against rising-edge clock clock_i)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clock_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         25.00   25.00 ^ input external delay
     1    0.01    0.00    0.00   25.00 ^ reset_n_i (in)
                                         reset_n_i (net)
                  0.00    0.00   25.00 ^ input2/A (sg13g2_buf_1)
     1    0.01    0.04    0.06   25.06 ^ input2/X (sg13g2_buf_1)
                                         net2 (net)
                  0.04    0.00   25.06 ^ _0_/A (sg13g2_inv_2)
     1    0.01    0.03    0.04   25.10 v _0_/Y (sg13g2_inv_2)
                                         n1 (net)
                  0.03    0.00   25.10 v counter_0/_12_/A (sg13g2_inv_4)
     4    0.03    0.04    0.04   25.14 ^ counter_0/_12_/Y (sg13g2_inv_4)
                                         counter_0/_00_ (net)
                  0.04    0.00   25.14 ^ counter_0/n20[2]$_DFFE_PP0P_/RESET_B (sg13g2_dfrbp_1)
                                 25.14   data arrival time

                        125.00  125.00   clock clock_i (rise edge)
                          0.00  125.00   clock source latency
     1    0.01    0.00    0.00  125.00 ^ clock_i (in)
                                         clock_i (net)
                  0.00    0.00  125.00 ^ clkbuf_0_clock_i/A (sg13g2_buf_2)
     2    0.01    0.03    0.06  125.06 ^ clkbuf_0_clock_i/X (sg13g2_buf_2)
                                         clknet_0_clock_i (net)
                  0.03    0.00  125.06 ^ clkbuf_1_1__f_clock_i/A (sg13g2_buf_2)
     2    0.01    0.03    0.07  125.14 ^ clkbuf_1_1__f_clock_i/X (sg13g2_buf_2)
                                         clknet_1_1__leaf_clock_i (net)
                  0.03    0.00  125.14 ^ counter_0/n20[2]$_DFFE_PP0P_/CLK (sg13g2_dfrbp_1)
                          0.00  125.14   clock reconvergence pessimism
                         -0.12  125.02   library recovery time
                                125.02   data required time
-----------------------------------------------------------------------------
                                125.02   data required time
                                -25.14   data arrival time
-----------------------------------------------------------------------------
                                 99.88   slack (MET)


Startpoint: counter_0/n20[0]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clock_i)
Endpoint: counter_value_o[0] (output port clocked by clock_i)
Path Group: clock_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clock_i (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clock_i (in)
                                         clock_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clock_i/A (sg13g2_buf_2)
     2    0.01    0.03    0.06    0.06 ^ clkbuf_0_clock_i/X (sg13g2_buf_2)
                                         clknet_0_clock_i (net)
                  0.03    0.00    0.06 ^ clkbuf_1_0__f_clock_i/A (sg13g2_buf_2)
     2    0.01    0.03    0.08    0.14 ^ clkbuf_1_0__f_clock_i/X (sg13g2_buf_2)
                                         clknet_1_0__leaf_clock_i (net)
                  0.03    0.00    0.14 ^ counter_0/n20[0]$_DFFE_PP0P_/CLK (sg13g2_dfrbp_1)
     5    0.02    0.10    0.26    0.40 ^ counter_0/n20[0]$_DFFE_PP0P_/Q (sg13g2_dfrbp_1)
                                         net3 (net)
                  0.10    0.00    0.40 ^ output3/A (sg13g2_buf_1)
     1    0.01    0.03    0.10    0.50 ^ output3/X (sg13g2_buf_1)
                                         counter_value_o[0] (net)
                  0.03    0.00    0.50 ^ counter_value_o[0] (out)
                                  0.50   data arrival time

                        125.00  125.00   clock clock_i (rise edge)
                          0.00  125.00   clock network delay (propagated)
                          0.00  125.00   clock reconvergence pessimism
                        -25.00  100.00   output external delay
                                100.00   data required time
-----------------------------------------------------------------------------
                                100.00   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                 99.50   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
2.403961181640625

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.5074000358581543

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.9587

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
3.0

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
8.0

==========================================================================
cts final max_fanout_check_slack_limit
--------------------------------------------------------------------------
0.3750

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.2762278914451599

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.30000001192092896

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9208

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: counter_0/n20[0]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clock_i)
Endpoint: counter_0/n20[3]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clock_i)
Path Group: clock_i
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clock_i (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clock_i (in)
   0.06    0.06 ^ clkbuf_0_clock_i/X (sg13g2_buf_2)
   0.08    0.14 ^ clkbuf_1_0__f_clock_i/X (sg13g2_buf_2)
   0.00    0.14 ^ counter_0/n20[0]$_DFFE_PP0P_/CLK (sg13g2_dfrbp_1)
   0.26    0.40 ^ counter_0/n20[0]$_DFFE_PP0P_/Q (sg13g2_dfrbp_1)
   0.14    0.54 v counter_0/_18_/Y (sg13g2_nand4_1)
   0.11    0.65 v counter_0/_19_/Y (sg13g2_xnor2_1)
   0.00    0.65 v counter_0/n20[3]$_DFFE_PP0P_/D (sg13g2_dfrbp_1)
           0.65   data arrival time

 125.00  125.00   clock clock_i (rise edge)
   0.00  125.00   clock source latency
   0.00  125.00 ^ clock_i (in)
   0.06  125.06 ^ clkbuf_0_clock_i/X (sg13g2_buf_2)
   0.07  125.14 ^ clkbuf_1_1__f_clock_i/X (sg13g2_buf_2)
   0.00  125.14 ^ counter_0/n20[3]$_DFFE_PP0P_/CLK (sg13g2_dfrbp_1)
   0.00  125.14   clock reconvergence pessimism
  -0.12  125.02   library setup time
         125.02   data required time
---------------------------------------------------------
         125.02   data required time
          -0.65   data arrival time
---------------------------------------------------------
         124.37   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: counter_0/n20[3]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clock_i)
Endpoint: counter_0/n20[3]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clock_i)
Path Group: clock_i
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clock_i (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clock_i (in)
   0.06    0.06 ^ clkbuf_0_clock_i/X (sg13g2_buf_2)
   0.07    0.14 ^ clkbuf_1_1__f_clock_i/X (sg13g2_buf_2)
   0.00    0.14 ^ counter_0/n20[3]$_DFFE_PP0P_/CLK (sg13g2_dfrbp_1)
   0.23    0.37 ^ counter_0/n20[3]$_DFFE_PP0P_/Q (sg13g2_dfrbp_1)
   0.07    0.44 v counter_0/_19_/Y (sg13g2_xnor2_1)
   0.00    0.44 v counter_0/n20[3]$_DFFE_PP0P_/D (sg13g2_dfrbp_1)
           0.44   data arrival time

   0.00    0.00   clock clock_i (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clock_i (in)
   0.06    0.06 ^ clkbuf_0_clock_i/X (sg13g2_buf_2)
   0.07    0.14 ^ clkbuf_1_1__f_clock_i/X (sg13g2_buf_2)
   0.00    0.14 ^ counter_0/n20[3]$_DFFE_PP0P_/CLK (sg13g2_dfrbp_1)
   0.00    0.14   clock reconvergence pessimism
  -0.03    0.11   library hold time
           0.11   data required time
---------------------------------------------------------
           0.11   data required time
          -0.44   data arrival time
---------------------------------------------------------
           0.33   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.1391

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.1417

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.5021

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
99.4979

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
19816.351324

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.78e-06   4.11e-07   2.15e-09   4.19e-06  71.7%
Combinational          5.57e-07   2.78e-07   2.12e-09   8.37e-07  14.3%
Clock                  4.68e-07   3.46e-07   5.45e-10   8.15e-07  13.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.80e-06   1.04e-06   4.81e-09   5.84e-06 100.0%
                          82.2%      17.7%       0.1%
