// Seed: 1396175275
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_11 = 32'd17,
    parameter id_12 = 32'd96,
    parameter id_15 = 32'd24,
    parameter id_16 = 32'd43,
    parameter id_5  = 32'd70,
    parameter id_6  = 32'd83
) (
    output supply1 id_0,
    input uwire id_1
    , id_8,
    input tri id_2,
    input tri0 id_3,
    input tri id_4,
    input wor _id_5,
    output tri0 _id_6
);
  wire id_9;
  wire [-1 : id_5] id_10, _id_11, _id_12, id_13, id_14, _id_15, _id_16, id_17, id_18;
  assign id_8[1] = -1;
  wire id_19[id_15 : -1 'b0];
  ;
  wire id_20;
  module_0 modCall_1 (
      id_19,
      id_10
  );
  logic [id_16 : id_5  -  id_12] id_21;
  ;
  wire id_22;
  logic [id_6 : id_11] id_23;
  nor primCall (id_0, id_1, id_3, id_19, id_18, id_13);
  wire id_24;
endmodule
