<profile>

<section name = "Vitis HLS Report for 'simulatedAnnealingTop'" level="0">
<item name = "Date">Tue Mar 19 21:35:40 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">prj_ob</item>
<item name = "Solution">simulatedAnnealingTop (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu55c-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.12 ns, 2.423 ns, 0.84 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">120002581, 120002581, 0.375 sec, 0.375 sec, 120002582, 120002582, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_simulatedAnnealingTop_Pipeline_1_fu_115">simulatedAnnealingTop_Pipeline_1, 674, 674, 2.106 us, 2.106 us, 674, 674, no</column>
<column name="grp_simulatedAnnealingTop_Pipeline_2_fu_126">simulatedAnnealingTop_Pipeline_2, 674, 674, 2.106 us, 2.106 us, 674, 674, no</column>
<column name="grp_simulatedAnnealingTop_Pipeline_3_fu_135">simulatedAnnealingTop_Pipeline_3, 403, 403, 1.259 us, 1.259 us, 403, 403, no</column>
<column name="grp_exec_pipeline_fu_143">exec_pipeline, 120000079, 120000079, 0.375 sec, 0.375 sec, 120000079, 120000079, no</column>
<column name="grp_simulatedAnnealingTop_Pipeline_4_fu_154">simulatedAnnealingTop_Pipeline_4, 672, 672, 2.100 us, 2.100 us, 672, 672, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 0, 27471, 49515, 0</column>
<column name="Memory">0, -, 544, 579, 0</column>
<column name="Multiplexer">-, -, -, 714, -</column>
<column name="Register">-, -, 285, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, 3, 11, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 1, 3, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 246, 424, 0</column>
<column name="grp_exec_pipeline_fu_143">exec_pipeline, 0, 0, 14365, 36515, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 0, 0, 1445, 2615, 0</column>
<column name="grp_simulatedAnnealingTop_Pipeline_1_fu_115">simulatedAnnealingTop_Pipeline_1, 0, 0, 5298, 3319, 0</column>
<column name="grp_simulatedAnnealingTop_Pipeline_2_fu_126">simulatedAnnealingTop_Pipeline_2, 0, 0, 5298, 3319, 0</column>
<column name="grp_simulatedAnnealingTop_Pipeline_3_fu_135">simulatedAnnealingTop_Pipeline_3, 0, 0, 294, 302, 0</column>
<column name="grp_simulatedAnnealingTop_Pipeline_4_fu_154">simulatedAnnealingTop_Pipeline_4, 0, 0, 525, 3021, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="n2c_l_V_U">n2c_l_V_RAM_AUTO_1R1W, 0, 256, 257, 0, 6, 800, 1, 4800</column>
<column name="c2n_l_V_U">n2c_l_V_RAM_AUTO_1R1W, 0, 256, 257, 0, 6, 800, 1, 4800</column>
<column name="n_l_V_U">n_l_V_RAM_1WNR_AUTO_1R1W, 0, 32, 65, 0, 100, 32, 1, 3200</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">383, 81, 1, 81</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="c2n_l_V_address0">20, 4, 3, 12</column>
<column name="c2n_l_V_ce0">20, 4, 1, 4</column>
<column name="c2n_l_V_ce1">9, 2, 1, 2</column>
<column name="c2n_l_V_d0">14, 3, 800, 2400</column>
<column name="c2n_l_V_we0">14, 3, 100, 300</column>
<column name="gmem_ARADDR">26, 5, 64, 320</column>
<column name="gmem_ARLEN">26, 5, 32, 160</column>
<column name="gmem_ARVALID">26, 5, 1, 5</column>
<column name="gmem_AWVALID">9, 2, 1, 2</column>
<column name="gmem_BREADY">9, 2, 1, 2</column>
<column name="gmem_RREADY">20, 4, 1, 4</column>
<column name="gmem_WVALID">9, 2, 1, 2</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="n2c_l_V_address0">14, 3, 3, 9</column>
<column name="n2c_l_V_ce0">14, 3, 1, 3</column>
<column name="n2c_l_V_ce1">9, 2, 1, 2</column>
<column name="n2c_l_V_d0">14, 3, 800, 2400</column>
<column name="n2c_l_V_we0">14, 3, 100, 300</column>
<column name="n_l_V_address0">14, 3, 7, 21</column>
<column name="n_l_V_ce0">14, 3, 1, 3</column>
<column name="n_l_V_ce1">9, 2, 1, 2</column>
<column name="n_l_V_we0">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">80, 0, 80, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_rst_n_inv">1, 0, 1, 0</column>
<column name="ap_rst_reg_1">1, 0, 1, 0</column>
<column name="ap_rst_reg_2">1, 0, 1, 0</column>
<column name="c2n_read_reg_192">64, 0, 64, 0</column>
<column name="empty_93_reg_208">4, 0, 4, 0</column>
<column name="empty_reg_203">4, 0, 4, 0</column>
<column name="grp_exec_pipeline_fu_143_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_simulatedAnnealingTop_Pipeline_1_fu_115_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_simulatedAnnealingTop_Pipeline_2_fu_126_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_simulatedAnnealingTop_Pipeline_3_fu_135_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_simulatedAnnealingTop_Pipeline_4_fu_154_ap_start_reg">1, 0, 1, 0</column>
<column name="n2c_read_reg_198">64, 0, 64, 0</column>
<column name="trunc_ln_reg_214">60, 0, 60, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_chain, simulatedAnnealingTop, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_chain, simulatedAnnealingTop, return value</column>
<column name="interrupt">out, 1, ap_ctrl_chain, simulatedAnnealingTop, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 128, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 16, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 128, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
</table>
</item>
</section>
</profile>
