INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/s/a/safarhat/Documents/EC605/lab_3/clock_divider/clock_divider.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
WARNING: [VRFC 10-1581] illegal format specifier " for display [/ad/eng/users/s/a/safarhat/Documents/EC605/lab_3/clock_divider/clock_divider.srcs/sources_1/new/clk_divider.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/s/a/safarhat/Documents/EC605/lab_3/clock_divider/clock_divider.srcs/sim_1/new/clk_divider_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider_testbench
