{"Source Block": ["serv/rtl/serv_state.v@69:79@HdlIdDef", "   //slt*, branch/jump, shift, load/store\n   wire two_stage_op = i_slt_op | i_mem_op | i_branch_op | i_shift_op;\n\n   reg \tstage_two_pending;\n\n   reg \tpending_irq;\n\n   assign o_dbus_cyc = (state == IDLE) & stage_two_pending & i_mem_op & !i_mem_misalign;\n\n   wire trap_pending = (o_ctrl_jump & i_ctrl_misalign) | i_mem_misalign;\n\n"], "Clone Blocks": [["serv/rtl/serv_state.v@67:77", "   assign o_ctrl_trap = (state == TRAP);\n\n   //slt*, branch/jump, shift, load/store\n   wire two_stage_op = i_slt_op | i_mem_op | i_branch_op | i_shift_op;\n\n   reg \tstage_two_pending;\n\n   reg \tpending_irq;\n\n   assign o_dbus_cyc = (state == IDLE) & stage_two_pending & i_mem_op & !i_mem_misalign;\n\n"], ["serv/rtl/serv_state.v@71:81", "\n   reg \tstage_two_pending;\n\n   reg \tpending_irq;\n\n   assign o_dbus_cyc = (state == IDLE) & stage_two_pending & i_mem_op & !i_mem_misalign;\n\n   wire trap_pending = (o_ctrl_jump & i_ctrl_misalign) | i_mem_misalign;\n\n   //Prepare RF for reads when a new instruction is fetched\n   // or when stage one caused an exception (rreq implies a write request too)\n"]], "Diff Content": {"Delete": [[74, "   reg \tpending_irq;\n"]], "Add": [[74, "   reg \tirq_sync;\n"], [74, "   reg \tmisalign_trap_sync;\n"]]}}