PA0	B0
PA1	B1
PA2	B2
PA3	B3
PA4	B4
PA5	B5
PA6	B6
PA7	B7
BB0	PARITY
PB1	CLK_LOW
PB2	DATA_LOW
PB3	BUFFER_FULL
PB4	CLEAR_BUFFER
PB5	N.C. (EVTL Startbit)
PB6	N.C. (EVTL Stopbit)
PB7	BUZZER

DATAIN via CLK,DATA
REG9 if LOW>HIGH 
 -> TRIGGER INT on PB3
 -> DISABLE INT
 -> READ DATA and PARITY
 -> Clear Buffer
 -> Write Char to RAM / Process CHAR Input
 -> ENABLE INT

OE   -> LOW
STCP -> BUS_CLK
SHCP -> CPU_CLK
MR   -> PB4
DS   -> BUS_DATA