Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Programs/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4de401f60d8a4a99b8c94bc34a7b0475 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot test_wrapper_func_synth xil_defaultlib.test_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <dividend> does not exist in entity <test>.  Please compare the definition of block <test> to its component declaration and its instantion to detect the mismatch. [C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/test/hdl/test_wrapper.vhd:28]
ERROR: [VRFC 10-718] formal port <divisor> does not exist in entity <test>.  Please compare the definition of block <test> to its component declaration and its instantion to detect the mismatch. [C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/test/hdl/test_wrapper.vhd:29]
ERROR: [VRFC 10-718] formal port <EN> does not exist in entity <test>.  Please compare the definition of block <test> to its component declaration and its instantion to detect the mismatch. [C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/test/hdl/test_wrapper.vhd:31]
ERROR: [VRFC 10-718] formal port <data_out_tvalid> does not exist in entity <test>.  Please compare the definition of block <test> to its component declaration and its instantion to detect the mismatch. [C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/test/hdl/test_wrapper.vhd:32]
ERROR: [VRFC 10-718] formal port <data_valid> does not exist in entity <test>.  Please compare the definition of block <test> to its component declaration and its instantion to detect the mismatch. [C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/test/hdl/test_wrapper.vhd:33]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
