Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Fri Jan  1 22:25:36 2021
| Host         : VirtualBox-Ubuntu-20 running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file riscv_top_timing_summary_routed.rpt -pb riscv_top_timing_summary_routed.pb -rpx riscv_top_timing_summary_routed.rpx -warn_on_violation
| Design       : riscv_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (7876)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (7876)
---------------------------------
 There are 7876 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.203    -7385.680                   6277                22486        0.031        0.000                      0                22486        2.917        0.000                       0                  7882  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
EXCLK                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 4.167}        8.333           120.000         
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 4.167}        8.333           120.000         
  clkfbout_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
EXCLK                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         -4.203    -7385.680                   6277                22423        0.153        0.000                      0                22423        2.917        0.000                       0                  7878  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       -4.201    -7372.955                   6269                22423        0.153        0.000                      0                22423        2.917        0.000                       0                  7878  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         -4.203    -7385.680                   6277                22423        0.031        0.000                      0                22423  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       -4.203    -7385.680                   6277                22423        0.031        0.000                      0                22423  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0          3.140        0.000                      0                   63        0.888        0.000                      0                   63  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          3.140        0.000                      0                   63        0.766        0.000                      0                   63  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        3.140        0.000                      0                   63        0.766        0.000                      0                   63  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1        3.142        0.000                      0                   63        0.888        0.000                      0                   63  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  EXCLK
  To Clock:  EXCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         EXCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :         6277  Failing Endpoints,  Worst Slack       -4.203ns,  Total Violation    -7385.680ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.917ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.203ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/lbuffer/FSM_onehot_stage_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.483ns  (logic 3.822ns (30.617%)  route 8.661ns (69.383%))
  Logic Levels:           17  (CARRY4=3 LUT3=1 LUT6=10 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 7.019 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.729    -0.783    cpu0/lbuffer/clk_out1
    SLICE_X12Y118        FDSE                                         r  cpu0/lbuffer/head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118        FDSE (Prop_fdse_C_Q)         0.518    -0.265 r  cpu0/lbuffer/head_reg[0]/Q
                         net (fo=37, routed)          1.007     0.742    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA0
    SLICE_X14Y118        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     0.892 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA/O
                         net (fo=144, routed)         1.246     2.138    cpu0/ROB/lbuffer_rob_index_out[0]
    SLICE_X20Y113        LUT6 (Prop_lut6_I4_O)        0.328     2.466 r  cpu0/ROB/FSM_onehot_stage[2]_i_213/O
                         net (fo=1, routed)           0.000     2.466    cpu0/ROB/FSM_onehot_stage[2]_i_213_n_0
    SLICE_X20Y113        MUXF7 (Prop_muxf7_I1_O)      0.245     2.711 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_106/O
                         net (fo=1, routed)           0.000     2.711    cpu0/ROB/FSM_onehot_stage_reg[2]_i_106_n_0
    SLICE_X20Y113        MUXF8 (Prop_muxf8_I0_O)      0.104     2.815 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_44/O
                         net (fo=16, routed)          1.097     3.913    cpu0/ROB/FSM_onehot_stage_reg[2]_i_44_n_0
    SLICE_X14Y112        LUT6 (Prop_lut6_I3_O)        0.316     4.229 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_30/O
                         net (fo=1, routed)           0.000     4.229    cpu0/ROB/lbuffer_rob_h_out[3]_i_30_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.742 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.742    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_22_n_0
    SLICE_X14Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.859 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.859    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_18_n_0
    SLICE_X14Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.088 f  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_15/CO[2]
                         net (fo=5, routed)           0.637     5.725    cpu0/ROB/rob_lbuffer_disambiguation_out16_out
    SLICE_X20Y114        LUT6 (Prop_lut6_I2_O)        0.310     6.035 r  cpu0/ROB/lbuffer_rob_result_out[6]_i_66/O
                         net (fo=13, routed)          1.073     7.107    cpu0/ROB/lbuffer_rob_result_out[6]_i_66_n_0
    SLICE_X6Y114         LUT3 (Prop_lut3_I1_O)        0.124     7.231 f  cpu0/ROB/FSM_onehot_stage[2]_i_332/O
                         net (fo=1, routed)           0.577     7.809    cpu0/ROB/FSM_onehot_stage[2]_i_332_n_0
    SLICE_X5Y113         LUT6 (Prop_lut6_I5_O)        0.124     7.933 f  cpu0/ROB/FSM_onehot_stage[2]_i_201/O
                         net (fo=3, routed)           0.768     8.700    cpu0/ROB/FSM_onehot_stage[2]_i_201_n_0
    SLICE_X1Y112         LUT6 (Prop_lut6_I3_O)        0.124     8.824 f  cpu0/ROB/FSM_onehot_stage[2]_i_99_replica/O
                         net (fo=1, routed)           0.707     9.531    cpu0/ROB/FSM_onehot_stage[2]_i_99_n_0_repN
    SLICE_X3Y112         LUT6 (Prop_lut6_I2_O)        0.124     9.655 f  cpu0/ROB/FSM_onehot_stage[2]_i_40/O
                         net (fo=1, routed)           0.296     9.952    cpu0/ROB/FSM_onehot_stage[2]_i_40_n_0
    SLICE_X1Y111         LUT6 (Prop_lut6_I2_O)        0.124    10.076 f  cpu0/ROB/FSM_onehot_stage[2]_i_16/O
                         net (fo=1, routed)           0.404    10.480    cpu0/ROB/FSM_onehot_stage[2]_i_16_n_0
    SLICE_X1Y110         LUT6 (Prop_lut6_I2_O)        0.124    10.604 f  cpu0/ROB/FSM_onehot_stage[2]_i_7/O
                         net (fo=1, routed)           0.433    11.037    cpu0/lbuffer/FSM_onehot_stage_reg[2]_2
    SLICE_X1Y110         LUT6 (Prop_lut6_I3_O)        0.124    11.161 r  cpu0/lbuffer/FSM_onehot_stage[2]_i_2__0/O
                         net (fo=2, routed)           0.416    11.577    cpu0/lbuffer/FSM_onehot_stage[2]_i_2__0_n_0
    SLICE_X1Y110         LUT6 (Prop_lut6_I1_O)        0.124    11.701 r  cpu0/lbuffer/FSM_onehot_stage[2]_i_1__0/O
                         net (fo=1, routed)           0.000    11.701    cpu0/lbuffer/FSM_onehot_stage[2]_i_1__0_n_0
    SLICE_X1Y110         FDRE                                         r  cpu0/lbuffer/FSM_onehot_stage_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.681     7.019    cpu0/lbuffer/clk_out1
    SLICE_X1Y110         FDRE                                         r  cpu0/lbuffer/FSM_onehot_stage_reg[2]/C
                         clock pessimism              0.571     7.590    
                         clock uncertainty           -0.123     7.467    
    SLICE_X1Y110         FDRE (Setup_fdre_C_D)        0.031     7.498    cpu0/lbuffer/FSM_onehot_stage_reg[2]
  -------------------------------------------------------------------
                         required time                          7.498    
                         arrival time                         -11.701    
  -------------------------------------------------------------------
                         slack                                 -4.203    

Slack (VIOLATED) :        -4.201ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/lbuffer/FSM_onehot_stage_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.479ns  (logic 3.822ns (30.626%)  route 8.657ns (69.374%))
  Logic Levels:           17  (CARRY4=3 LUT3=1 LUT6=10 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 7.019 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.729    -0.783    cpu0/lbuffer/clk_out1
    SLICE_X12Y118        FDSE                                         r  cpu0/lbuffer/head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118        FDSE (Prop_fdse_C_Q)         0.518    -0.265 r  cpu0/lbuffer/head_reg[0]/Q
                         net (fo=37, routed)          1.007     0.742    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA0
    SLICE_X14Y118        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     0.892 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA/O
                         net (fo=144, routed)         1.246     2.138    cpu0/ROB/lbuffer_rob_index_out[0]
    SLICE_X20Y113        LUT6 (Prop_lut6_I4_O)        0.328     2.466 r  cpu0/ROB/FSM_onehot_stage[2]_i_213/O
                         net (fo=1, routed)           0.000     2.466    cpu0/ROB/FSM_onehot_stage[2]_i_213_n_0
    SLICE_X20Y113        MUXF7 (Prop_muxf7_I1_O)      0.245     2.711 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_106/O
                         net (fo=1, routed)           0.000     2.711    cpu0/ROB/FSM_onehot_stage_reg[2]_i_106_n_0
    SLICE_X20Y113        MUXF8 (Prop_muxf8_I0_O)      0.104     2.815 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_44/O
                         net (fo=16, routed)          1.097     3.913    cpu0/ROB/FSM_onehot_stage_reg[2]_i_44_n_0
    SLICE_X14Y112        LUT6 (Prop_lut6_I3_O)        0.316     4.229 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_30/O
                         net (fo=1, routed)           0.000     4.229    cpu0/ROB/lbuffer_rob_h_out[3]_i_30_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.742 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.742    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_22_n_0
    SLICE_X14Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.859 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.859    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_18_n_0
    SLICE_X14Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.088 f  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_15/CO[2]
                         net (fo=5, routed)           0.637     5.725    cpu0/ROB/rob_lbuffer_disambiguation_out16_out
    SLICE_X20Y114        LUT6 (Prop_lut6_I2_O)        0.310     6.035 r  cpu0/ROB/lbuffer_rob_result_out[6]_i_66/O
                         net (fo=13, routed)          1.073     7.107    cpu0/ROB/lbuffer_rob_result_out[6]_i_66_n_0
    SLICE_X6Y114         LUT3 (Prop_lut3_I1_O)        0.124     7.231 f  cpu0/ROB/FSM_onehot_stage[2]_i_332/O
                         net (fo=1, routed)           0.577     7.809    cpu0/ROB/FSM_onehot_stage[2]_i_332_n_0
    SLICE_X5Y113         LUT6 (Prop_lut6_I5_O)        0.124     7.933 f  cpu0/ROB/FSM_onehot_stage[2]_i_201/O
                         net (fo=3, routed)           0.768     8.700    cpu0/ROB/FSM_onehot_stage[2]_i_201_n_0
    SLICE_X1Y112         LUT6 (Prop_lut6_I3_O)        0.124     8.824 f  cpu0/ROB/FSM_onehot_stage[2]_i_99_replica/O
                         net (fo=1, routed)           0.707     9.531    cpu0/ROB/FSM_onehot_stage[2]_i_99_n_0_repN
    SLICE_X3Y112         LUT6 (Prop_lut6_I2_O)        0.124     9.655 f  cpu0/ROB/FSM_onehot_stage[2]_i_40/O
                         net (fo=1, routed)           0.296     9.952    cpu0/ROB/FSM_onehot_stage[2]_i_40_n_0
    SLICE_X1Y111         LUT6 (Prop_lut6_I2_O)        0.124    10.076 f  cpu0/ROB/FSM_onehot_stage[2]_i_16/O
                         net (fo=1, routed)           0.404    10.480    cpu0/ROB/FSM_onehot_stage[2]_i_16_n_0
    SLICE_X1Y110         LUT6 (Prop_lut6_I2_O)        0.124    10.604 f  cpu0/ROB/FSM_onehot_stage[2]_i_7/O
                         net (fo=1, routed)           0.433    11.037    cpu0/lbuffer/FSM_onehot_stage_reg[2]_2
    SLICE_X1Y110         LUT6 (Prop_lut6_I3_O)        0.124    11.161 r  cpu0/lbuffer/FSM_onehot_stage[2]_i_2__0/O
                         net (fo=2, routed)           0.412    11.573    cpu0/lbuffer/FSM_onehot_stage[2]_i_2__0_n_0
    SLICE_X1Y110         LUT6 (Prop_lut6_I1_O)        0.124    11.697 r  cpu0/lbuffer/FSM_onehot_stage[1]_i_1__0/O
                         net (fo=1, routed)           0.000    11.697    cpu0/lbuffer/FSM_onehot_stage[1]_i_1__0_n_0
    SLICE_X1Y110         FDRE                                         r  cpu0/lbuffer/FSM_onehot_stage_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.681     7.019    cpu0/lbuffer/clk_out1
    SLICE_X1Y110         FDRE                                         r  cpu0/lbuffer/FSM_onehot_stage_reg[1]/C
                         clock pessimism              0.571     7.590    
                         clock uncertainty           -0.123     7.467    
    SLICE_X1Y110         FDRE (Setup_fdre_C_D)        0.029     7.496    cpu0/lbuffer/FSM_onehot_stage_reg[1]
  -------------------------------------------------------------------
                         required time                          7.496    
                         arrival time                         -11.697    
  -------------------------------------------------------------------
                         slack                                 -4.201    

Slack (VIOLATED) :        -4.067ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.350ns  (logic 3.591ns (29.078%)  route 8.759ns (70.922%))
  Logic Levels:           16  (CARRY4=2 LUT4=1 LUT6=10 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 7.021 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.729    -0.783    cpu0/lbuffer/clk_out1
    SLICE_X12Y118        FDSE                                         r  cpu0/lbuffer/head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118        FDSE (Prop_fdse_C_Q)         0.518    -0.265 r  cpu0/lbuffer/head_reg[0]/Q
                         net (fo=37, routed)          1.007     0.742    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA0
    SLICE_X14Y118        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     0.892 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA/O
                         net (fo=144, routed)         1.502     2.394    cpu0/ROB/lbuffer_rob_index_out[0]
    SLICE_X12Y110        LUT6 (Prop_lut6_I4_O)        0.328     2.722 r  cpu0/ROB/FSM_onehot_stage[2]_i_370/O
                         net (fo=1, routed)           0.000     2.722    cpu0/ROB/FSM_onehot_stage[2]_i_370_n_0
    SLICE_X12Y110        MUXF7 (Prop_muxf7_I1_O)      0.247     2.969 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_278/O
                         net (fo=1, routed)           0.000     2.969    cpu0/ROB/FSM_onehot_stage_reg[2]_i_278_n_0
    SLICE_X12Y110        MUXF8 (Prop_muxf8_I0_O)      0.098     3.067 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_159/O
                         net (fo=16, routed)          0.781     3.848    cpu0/ROB/FSM_onehot_stage_reg[2]_i_159_n_0
    SLICE_X18Y115        LUT6 (Prop_lut6_I4_O)        0.319     4.167 r  cpu0/ROB/FSM_onehot_stage[2]_i_379/O
                         net (fo=1, routed)           0.000     4.167    cpu0/ROB/FSM_onehot_stage[2]_i_379_n_0
    SLICE_X18Y115        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.565 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_286/CO[3]
                         net (fo=1, routed)           0.000     4.565    cpu0/ROB/FSM_onehot_stage_reg[2]_i_286_n_0
    SLICE_X18Y116        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.793 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_163/CO[2]
                         net (fo=2, routed)           0.586     5.379    cpu0/ROB/rob_lbuffer_disambiguation_out10_out
    SLICE_X17Y116        LUT6 (Prop_lut6_I2_O)        0.313     5.692 f  cpu0/ROB/FSM_onehot_stage[2]_i_410/O
                         net (fo=3, routed)           0.637     6.329    cpu0/ROB/FSM_onehot_stage[2]_i_410_n_0
    SLICE_X12Y111        LUT4 (Prop_lut4_I1_O)        0.124     6.453 f  cpu0/ROB/lbuffer_rob_result_out[31]_i_97/O
                         net (fo=33, routed)          0.913     7.366    cpu0/ROB/lbuffer_rob_result_out[31]_i_97_n_0
    SLICE_X11Y106        LUT6 (Prop_lut6_I4_O)        0.124     7.490 r  cpu0/ROB/lbuffer_rob_result_out[25]_i_29/O
                         net (fo=1, routed)           0.661     8.150    cpu0/ROB/lbuffer_rob_result_out[25]_i_29_n_0
    SLICE_X10Y106        LUT6 (Prop_lut6_I2_O)        0.124     8.274 r  cpu0/ROB/lbuffer_rob_result_out[25]_i_23/O
                         net (fo=1, routed)           0.685     8.959    cpu0/ROB/lbuffer_rob_result_out[25]_i_23_n_0
    SLICE_X8Y105         LUT6 (Prop_lut6_I2_O)        0.124     9.083 r  cpu0/ROB/lbuffer_rob_result_out[25]_i_17/O
                         net (fo=1, routed)           0.739     9.822    cpu0/ROB/lbuffer_rob_result_out[25]_i_17_n_0
    SLICE_X8Y102         LUT6 (Prop_lut6_I2_O)        0.124     9.946 r  cpu0/ROB/lbuffer_rob_result_out[25]_i_11/O
                         net (fo=1, routed)           0.286    10.232    cpu0/ROB/lbuffer_rob_result_out[25]_i_11_n_0
    SLICE_X8Y102         LUT6 (Prop_lut6_I2_O)        0.124    10.356 r  cpu0/ROB/lbuffer_rob_result_out[25]_i_5/O
                         net (fo=1, routed)           0.401    10.757    cpu0/ROB/lbuffer_rob_result_out[25]_i_5_n_0
    SLICE_X6Y102         LUT6 (Prop_lut6_I2_O)        0.124    10.881 r  cpu0/ROB/lbuffer_rob_result_out[25]_i_2/O
                         net (fo=1, routed)           0.562    11.443    cpu0/ROB/rob_lbuffer_forwarding_data[25]
    SLICE_X3Y103         LUT6 (Prop_lut6_I3_O)        0.124    11.567 r  cpu0/ROB/lbuffer_rob_result_out[25]_i_1/O
                         net (fo=1, routed)           0.000    11.567    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]_1[24]
    SLICE_X3Y103         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.683     7.021    cpu0/lbuffer/clk_out1
    SLICE_X3Y103         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[25]/C
                         clock pessimism              0.571     7.592    
                         clock uncertainty           -0.123     7.469    
    SLICE_X3Y103         FDRE (Setup_fdre_C_D)        0.031     7.500    cpu0/lbuffer/lbuffer_rob_result_out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.500    
                         arrival time                         -11.567    
  -------------------------------------------------------------------
                         slack                                 -4.067    

Slack (VIOLATED) :        -4.061ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.341ns  (logic 3.531ns (28.612%)  route 8.810ns (71.388%))
  Logic Levels:           15  (CARRY4=3 LUT4=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 7.020 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.729    -0.783    cpu0/lbuffer/clk_out1
    SLICE_X12Y118        FDSE                                         r  cpu0/lbuffer/head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118        FDSE (Prop_fdse_C_Q)         0.518    -0.265 r  cpu0/lbuffer/head_reg[0]/Q
                         net (fo=37, routed)          0.997     0.732    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRB0
    SLICE_X14Y118        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     0.884 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMB/O
                         net (fo=92, routed)          1.335     2.219    cpu0/ROB/lbuffer_rob_index_out[2]
    SLICE_X13Y109        MUXF7 (Prop_muxf7_S_O)       0.520     2.739 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_244/O
                         net (fo=1, routed)           0.000     2.739    cpu0/ROB/FSM_onehot_stage_reg[2]_i_244_n_0
    SLICE_X13Y109        MUXF8 (Prop_muxf8_I0_O)      0.104     2.843 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_129/O
                         net (fo=16, routed)          1.082     3.925    cpu0/ROB/FSM_onehot_stage_reg[2]_i_129_n_0
    SLICE_X16Y113        LUT6 (Prop_lut6_I3_O)        0.316     4.241 r  cpu0/ROB/FSM_onehot_stage[2]_i_397/O
                         net (fo=1, routed)           0.000     4.241    cpu0/ROB/FSM_onehot_stage[2]_i_397_n_0
    SLICE_X16Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.639 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_309/CO[3]
                         net (fo=1, routed)           0.000     4.639    cpu0/ROB/FSM_onehot_stage_reg[2]_i_309_n_0
    SLICE_X16Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.753 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_181/CO[3]
                         net (fo=1, routed)           0.000     4.753    cpu0/ROB/FSM_onehot_stage_reg[2]_i_181_n_0
    SLICE_X16Y115        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.981 f  cpu0/ROB/FSM_onehot_stage_reg[2]_i_78/CO[2]
                         net (fo=4, routed)           0.496     5.477    cpu0/ROB/rob_lbuffer_disambiguation_out13_out
    SLICE_X16Y112        LUT5 (Prop_lut5_I4_O)        0.313     5.790 f  cpu0/ROB/lbuffer_rob_result_out[5]_i_36/O
                         net (fo=26, routed)          1.169     6.959    cpu0/ROB/lbuffer_rob_result_out[5]_i_36_n_0
    SLICE_X7Y113         LUT4 (Prop_lut4_I0_O)        0.124     7.083 f  cpu0/ROB/lbuffer_rob_result_out[18]_i_33/O
                         net (fo=1, routed)           0.625     7.708    cpu0/ROB/lbuffer_rob_result_out[18]_i_33_n_0
    SLICE_X7Y110         LUT6 (Prop_lut6_I5_O)        0.124     7.832 r  cpu0/ROB/lbuffer_rob_result_out[18]_i_31/O
                         net (fo=1, routed)           0.821     8.653    cpu0/ROB/lbuffer_rob_result_out[18]_i_31_n_0
    SLICE_X6Y100         LUT6 (Prop_lut6_I4_O)        0.124     8.777 r  cpu0/ROB/lbuffer_rob_result_out[18]_i_23/O
                         net (fo=1, routed)           0.286     9.064    cpu0/ROB/lbuffer_rob_result_out[18]_i_23_n_0
    SLICE_X6Y100         LUT6 (Prop_lut6_I2_O)        0.124     9.188 r  cpu0/ROB/lbuffer_rob_result_out[18]_i_17/O
                         net (fo=1, routed)           0.656     9.843    cpu0/ROB/lbuffer_rob_result_out[18]_i_17_n_0
    SLICE_X7Y100         LUT6 (Prop_lut6_I2_O)        0.124     9.967 r  cpu0/ROB/lbuffer_rob_result_out[18]_i_11/O
                         net (fo=1, routed)           0.566    10.534    cpu0/ROB/lbuffer_rob_result_out[18]_i_11_n_0
    SLICE_X5Y100         LUT6 (Prop_lut6_I4_O)        0.124    10.658 r  cpu0/ROB/lbuffer_rob_result_out[18]_i_2_comp/O
                         net (fo=1, routed)           0.777    11.434    cpu0/ROB/rob_lbuffer_forwarding_data[18]
    SLICE_X5Y104         LUT6 (Prop_lut6_I3_O)        0.124    11.558 r  cpu0/ROB/lbuffer_rob_result_out[18]_i_1/O
                         net (fo=1, routed)           0.000    11.558    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]_1[17]
    SLICE_X5Y104         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.682     7.020    cpu0/lbuffer/clk_out1
    SLICE_X5Y104         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[18]/C
                         clock pessimism              0.571     7.591    
                         clock uncertainty           -0.123     7.468    
    SLICE_X5Y104         FDRE (Setup_fdre_C_D)        0.029     7.497    cpu0/lbuffer/lbuffer_rob_result_out_reg[18]
  -------------------------------------------------------------------
                         required time                          7.497    
                         arrival time                         -11.558    
  -------------------------------------------------------------------
                         slack                                 -4.061    

Slack (VIOLATED) :        -4.013ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.296ns  (logic 3.678ns (29.913%)  route 8.618ns (70.087%))
  Logic Levels:           16  (CARRY4=3 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 7.020 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.729    -0.783    cpu0/lbuffer/clk_out1
    SLICE_X12Y118        FDSE                                         r  cpu0/lbuffer/head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118        FDSE (Prop_fdse_C_Q)         0.518    -0.265 r  cpu0/lbuffer/head_reg[0]/Q
                         net (fo=37, routed)          1.007     0.742    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA0
    SLICE_X14Y118        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     0.892 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA/O
                         net (fo=144, routed)         1.459     2.351    cpu0/ROB/lbuffer_rob_index_out[0]
    SLICE_X15Y109        LUT6 (Prop_lut6_I4_O)        0.328     2.679 r  cpu0/ROB/FSM_onehot_stage[2]_i_348/O
                         net (fo=1, routed)           0.000     2.679    cpu0/ROB/FSM_onehot_stage[2]_i_348_n_0
    SLICE_X15Y109        MUXF7 (Prop_muxf7_I1_O)      0.217     2.896 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_211/O
                         net (fo=1, routed)           0.000     2.896    cpu0/ROB/FSM_onehot_stage_reg[2]_i_211_n_0
    SLICE_X15Y109        MUXF8 (Prop_muxf8_I1_O)      0.094     2.990 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_105/O
                         net (fo=16, routed)          0.708     3.698    cpu0/ROB/FSM_onehot_stage_reg[2]_i_105_n_0
    SLICE_X13Y113        LUT6 (Prop_lut6_I4_O)        0.316     4.014 r  cpu0/ROB/lbuffer_rob_result_out[6]_i_80/O
                         net (fo=1, routed)           0.000     4.014    cpu0/ROB/lbuffer_rob_result_out[6]_i_80_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.546 r  cpu0/ROB/lbuffer_rob_result_out_reg[6]_i_56/CO[3]
                         net (fo=1, routed)           0.000     4.546    cpu0/ROB/lbuffer_rob_result_out_reg[6]_i_56_n_0
    SLICE_X13Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.660 r  cpu0/ROB/lbuffer_rob_result_out_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.660    cpu0/ROB/lbuffer_rob_result_out_reg[6]_i_35_n_0
    SLICE_X13Y115        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.888 r  cpu0/ROB/lbuffer_rob_result_out_reg[6]_i_21/CO[2]
                         net (fo=2, routed)           0.651     5.539    cpu0/ROB/rob_lbuffer_disambiguation_out110_out
    SLICE_X8Y117         LUT5 (Prop_lut5_I1_O)        0.313     5.852 f  cpu0/ROB/FSM_onehot_stage[2]_i_164/O
                         net (fo=3, routed)           0.508     6.360    cpu0/ROB/busy_reg[11]_0
    SLICE_X8Y117         LUT6 (Prop_lut6_I3_O)        0.124     6.484 f  cpu0/ROB/FSM_onehot_stage[2]_i_86/O
                         net (fo=24, routed)          1.141     7.625    cpu0/ROB/FSM_onehot_stage[2]_i_86_n_0
    SLICE_X4Y112         LUT5 (Prop_lut5_I0_O)        0.124     7.749 r  cpu0/ROB/lbuffer_rob_result_out[7]_i_12/O
                         net (fo=2, routed)           0.989     8.738    cpu0/ROB/lbuffer_rob_result_out[7]_i_12_n_0
    SLICE_X4Y108         LUT6 (Prop_lut6_I5_O)        0.124     8.862 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_75/O
                         net (fo=1, routed)           0.427     9.290    cpu0/ROB/lbuffer_rob_result_out[31]_i_75_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I2_O)        0.124     9.414 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_55/O
                         net (fo=2, routed)           0.585     9.999    cpu0/ROB/lbuffer_rob_result_out[31]_i_55_n_0
    SLICE_X3Y105         LUT6 (Prop_lut6_I5_O)        0.124    10.123 f  cpu0/ROB/lbuffer_rob_result_out[31]_i_20_comp_4/O
                         net (fo=1, routed)           0.301    10.424    cpu0/ROB/lbuffer_rob_result_out[31]_i_20_n_0
    SLICE_X3Y104         LUT6 (Prop_lut6_I4_O)        0.124    10.548 f  cpu0/ROB/lbuffer_rob_result_out[31]_i_8_comp/O
                         net (fo=16, routed)          0.841    11.389    cpu0/ROB/lbuffer_rob_result_out[31]_i_8_n_0
    SLICE_X5Y105         LUT6 (Prop_lut6_I0_O)        0.124    11.513 r  cpu0/ROB/lbuffer_rob_result_out[22]_i_1/O
                         net (fo=1, routed)           0.000    11.513    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]_1[21]
    SLICE_X5Y105         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.682     7.020    cpu0/lbuffer/clk_out1
    SLICE_X5Y105         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[22]/C
                         clock pessimism              0.571     7.591    
                         clock uncertainty           -0.123     7.468    
    SLICE_X5Y105         FDRE (Setup_fdre_C_D)        0.032     7.500    cpu0/lbuffer/lbuffer_rob_result_out_reg[22]
  -------------------------------------------------------------------
                         required time                          7.500    
                         arrival time                         -11.513    
  -------------------------------------------------------------------
                         slack                                 -4.013    

Slack (VIOLATED) :        -3.990ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.269ns  (logic 3.591ns (29.268%)  route 8.678ns (70.731%))
  Logic Levels:           16  (CARRY4=2 LUT4=1 LUT5=1 LUT6=9 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 7.019 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.729    -0.783    cpu0/lbuffer/clk_out1
    SLICE_X12Y118        FDSE                                         r  cpu0/lbuffer/head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118        FDSE (Prop_fdse_C_Q)         0.518    -0.265 r  cpu0/lbuffer/head_reg[0]/Q
                         net (fo=37, routed)          1.007     0.742    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA0
    SLICE_X14Y118        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     0.892 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA/O
                         net (fo=144, routed)         1.502     2.394    cpu0/ROB/lbuffer_rob_index_out[0]
    SLICE_X12Y110        LUT6 (Prop_lut6_I4_O)        0.328     2.722 r  cpu0/ROB/FSM_onehot_stage[2]_i_370/O
                         net (fo=1, routed)           0.000     2.722    cpu0/ROB/FSM_onehot_stage[2]_i_370_n_0
    SLICE_X12Y110        MUXF7 (Prop_muxf7_I1_O)      0.247     2.969 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_278/O
                         net (fo=1, routed)           0.000     2.969    cpu0/ROB/FSM_onehot_stage_reg[2]_i_278_n_0
    SLICE_X12Y110        MUXF8 (Prop_muxf8_I0_O)      0.098     3.067 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_159/O
                         net (fo=16, routed)          0.781     3.848    cpu0/ROB/FSM_onehot_stage_reg[2]_i_159_n_0
    SLICE_X18Y115        LUT6 (Prop_lut6_I4_O)        0.319     4.167 r  cpu0/ROB/FSM_onehot_stage[2]_i_379/O
                         net (fo=1, routed)           0.000     4.167    cpu0/ROB/FSM_onehot_stage[2]_i_379_n_0
    SLICE_X18Y115        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.565 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_286/CO[3]
                         net (fo=1, routed)           0.000     4.565    cpu0/ROB/FSM_onehot_stage_reg[2]_i_286_n_0
    SLICE_X18Y116        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.793 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_163/CO[2]
                         net (fo=2, routed)           0.586     5.379    cpu0/ROB/rob_lbuffer_disambiguation_out10_out
    SLICE_X17Y116        LUT6 (Prop_lut6_I2_O)        0.313     5.692 f  cpu0/ROB/FSM_onehot_stage[2]_i_410/O
                         net (fo=3, routed)           0.637     6.329    cpu0/ROB/FSM_onehot_stage[2]_i_410_n_0
    SLICE_X12Y111        LUT4 (Prop_lut4_I1_O)        0.124     6.453 f  cpu0/ROB/lbuffer_rob_result_out[31]_i_97/O
                         net (fo=33, routed)          1.293     7.746    cpu0/ROB/lbuffer_rob_result_out[31]_i_97_n_0
    SLICE_X14Y101        LUT5 (Prop_lut5_I0_O)        0.124     7.870 r  cpu0/ROB/lbuffer_rob_result_out[4]_i_31/O
                         net (fo=1, routed)           0.162     8.032    cpu0/ROB/lbuffer_rob_result_out[4]_i_31_n_0
    SLICE_X14Y101        LUT6 (Prop_lut6_I1_O)        0.124     8.156 r  cpu0/ROB/lbuffer_rob_result_out[4]_i_26/O
                         net (fo=1, routed)           0.582     8.738    cpu0/ROB/lbuffer_rob_result_out[4]_i_26_n_0
    SLICE_X12Y101        LUT6 (Prop_lut6_I2_O)        0.124     8.862 r  cpu0/ROB/lbuffer_rob_result_out[4]_i_20/O
                         net (fo=1, routed)           0.572     9.434    cpu0/ROB/lbuffer_rob_result_out[4]_i_20_n_0
    SLICE_X13Y100        LUT6 (Prop_lut6_I2_O)        0.124     9.558 r  cpu0/ROB/lbuffer_rob_result_out[4]_i_14/O
                         net (fo=1, routed)           0.149     9.707    cpu0/ROB/lbuffer_rob_result_out[4]_i_14_n_0
    SLICE_X13Y100        LUT6 (Prop_lut6_I2_O)        0.124     9.831 r  cpu0/ROB/lbuffer_rob_result_out[4]_i_8/O
                         net (fo=1, routed)           0.482    10.313    cpu0/ROB/lbuffer_rob_result_out[4]_i_8_n_0
    SLICE_X10Y100        LUT6 (Prop_lut6_I2_O)        0.124    10.437 r  cpu0/ROB/lbuffer_rob_result_out[4]_i_3/O
                         net (fo=1, routed)           0.926    11.363    cpu0/ROB/lbuffer_rob_result_out[4]_i_3_n_0
    SLICE_X3Y109         LUT6 (Prop_lut6_I1_O)        0.124    11.487 r  cpu0/ROB/lbuffer_rob_result_out[4]_i_1/O
                         net (fo=1, routed)           0.000    11.487    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]_1[4]
    SLICE_X3Y109         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.681     7.019    cpu0/lbuffer/clk_out1
    SLICE_X3Y109         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[4]/C
                         clock pessimism              0.571     7.590    
                         clock uncertainty           -0.123     7.467    
    SLICE_X3Y109         FDRE (Setup_fdre_C_D)        0.029     7.496    cpu0/lbuffer/lbuffer_rob_result_out_reg[4]
  -------------------------------------------------------------------
                         required time                          7.496    
                         arrival time                         -11.487    
  -------------------------------------------------------------------
                         slack                                 -3.990    

Slack (VIOLATED) :        -3.976ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.258ns  (logic 3.480ns (28.390%)  route 8.778ns (71.610%))
  Logic Levels:           15  (CARRY4=3 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 7.020 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.729    -0.783    cpu0/lbuffer/clk_out1
    SLICE_X12Y118        FDSE                                         r  cpu0/lbuffer/head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118        FDSE (Prop_fdse_C_Q)         0.518    -0.265 r  cpu0/lbuffer/head_reg[0]/Q
                         net (fo=37, routed)          0.997     0.732    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRB0
    SLICE_X14Y118        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     0.884 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMB/O
                         net (fo=92, routed)          1.457     2.341    cpu0/ROB/lbuffer_rob_index_out[2]
    SLICE_X18Y110        MUXF7 (Prop_muxf7_S_O)       0.500     2.841 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_117/O
                         net (fo=1, routed)           0.000     2.841    cpu0/ROB/FSM_onehot_stage_reg[2]_i_117_n_0
    SLICE_X18Y110        MUXF8 (Prop_muxf8_I1_O)      0.094     2.935 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_48/O
                         net (fo=16, routed)          1.005     3.941    cpu0/ROB/FSM_onehot_stage_reg[2]_i_48_n_0
    SLICE_X12Y112        LUT6 (Prop_lut6_I4_O)        0.316     4.257 r  cpu0/ROB/lbuffer_rob_result_out[14]_i_70/O
                         net (fo=1, routed)           0.000     4.257    cpu0/ROB/lbuffer_rob_result_out[14]_i_70_n_0
    SLICE_X12Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.633 r  cpu0/ROB/lbuffer_rob_result_out_reg[14]_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.633    cpu0/ROB/lbuffer_rob_result_out_reg[14]_i_60_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.750 r  cpu0/ROB/lbuffer_rob_result_out_reg[14]_i_48/CO[3]
                         net (fo=1, routed)           0.000     4.750    cpu0/ROB/lbuffer_rob_result_out_reg[14]_i_48_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.979 f  cpu0/ROB/lbuffer_rob_result_out_reg[14]_i_36/CO[2]
                         net (fo=3, routed)           0.670     5.649    cpu0/ROB/rob_lbuffer_disambiguation_out17_out
    SLICE_X13Y116        LUT5 (Prop_lut5_I0_O)        0.310     5.959 f  cpu0/ROB/FSM_onehot_stage[2]_i_84/O
                         net (fo=67, routed)          1.038     6.997    cpu0/ROB/FSM_onehot_stage[2]_i_84_n_0
    SLICE_X19Y107        LUT5 (Prop_lut5_I3_O)        0.124     7.121 f  cpu0/ROB/lbuffer_rob_result_out[26]_i_27/O
                         net (fo=1, routed)           0.808     7.928    cpu0/ROB/lbuffer_rob_result_out[26]_i_27_n_0
    SLICE_X16Y107        LUT6 (Prop_lut6_I0_O)        0.124     8.052 r  cpu0/ROB/lbuffer_rob_result_out[26]_i_23/O
                         net (fo=1, routed)           0.819     8.871    cpu0/ROB/lbuffer_rob_result_out[26]_i_23_n_0
    SLICE_X12Y106        LUT6 (Prop_lut6_I2_O)        0.124     8.995 r  cpu0/ROB/lbuffer_rob_result_out[26]_i_17/O
                         net (fo=1, routed)           0.416     9.412    cpu0/ROB/lbuffer_rob_result_out[26]_i_17_n_0
    SLICE_X12Y105        LUT6 (Prop_lut6_I2_O)        0.124     9.536 r  cpu0/ROB/lbuffer_rob_result_out[26]_i_11/O
                         net (fo=1, routed)           0.461     9.997    cpu0/ROB/lbuffer_rob_result_out[26]_i_11_n_0
    SLICE_X11Y107        LUT6 (Prop_lut6_I2_O)        0.124    10.121 r  cpu0/ROB/lbuffer_rob_result_out[26]_i_5/O
                         net (fo=1, routed)           0.459    10.579    cpu0/ROB/lbuffer_rob_result_out[26]_i_5_n_0
    SLICE_X9Y104         LUT6 (Prop_lut6_I2_O)        0.124    10.703 r  cpu0/ROB/lbuffer_rob_result_out[26]_i_2/O
                         net (fo=1, routed)           0.648    11.351    cpu0/ROB/rob_lbuffer_forwarding_data[26]
    SLICE_X4Y103         LUT6 (Prop_lut6_I3_O)        0.124    11.475 r  cpu0/ROB/lbuffer_rob_result_out[26]_i_1/O
                         net (fo=1, routed)           0.000    11.475    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]_1[25]
    SLICE_X4Y103         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.682     7.020    cpu0/lbuffer/clk_out1
    SLICE_X4Y103         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[26]/C
                         clock pessimism              0.571     7.591    
                         clock uncertainty           -0.123     7.468    
    SLICE_X4Y103         FDRE (Setup_fdre_C_D)        0.031     7.499    cpu0/lbuffer/lbuffer_rob_result_out_reg[26]
  -------------------------------------------------------------------
                         required time                          7.499    
                         arrival time                         -11.475    
  -------------------------------------------------------------------
                         slack                                 -3.976    

Slack (VIOLATED) :        -3.971ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.798ns  (logic 3.698ns (31.345%)  route 8.100ns (68.655%))
  Logic Levels:           16  (CARRY4=3 LUT3=1 LUT6=9 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 6.846 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.729    -0.783    cpu0/lbuffer/clk_out1
    SLICE_X12Y118        FDSE                                         r  cpu0/lbuffer/head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118        FDSE (Prop_fdse_C_Q)         0.518    -0.265 r  cpu0/lbuffer/head_reg[0]/Q
                         net (fo=37, routed)          1.007     0.742    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA0
    SLICE_X14Y118        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     0.892 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA/O
                         net (fo=144, routed)         1.246     2.138    cpu0/ROB/lbuffer_rob_index_out[0]
    SLICE_X20Y113        LUT6 (Prop_lut6_I4_O)        0.328     2.466 r  cpu0/ROB/FSM_onehot_stage[2]_i_213/O
                         net (fo=1, routed)           0.000     2.466    cpu0/ROB/FSM_onehot_stage[2]_i_213_n_0
    SLICE_X20Y113        MUXF7 (Prop_muxf7_I1_O)      0.245     2.711 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_106/O
                         net (fo=1, routed)           0.000     2.711    cpu0/ROB/FSM_onehot_stage_reg[2]_i_106_n_0
    SLICE_X20Y113        MUXF8 (Prop_muxf8_I0_O)      0.104     2.815 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_44/O
                         net (fo=16, routed)          1.097     3.913    cpu0/ROB/FSM_onehot_stage_reg[2]_i_44_n_0
    SLICE_X14Y112        LUT6 (Prop_lut6_I3_O)        0.316     4.229 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_30/O
                         net (fo=1, routed)           0.000     4.229    cpu0/ROB/lbuffer_rob_h_out[3]_i_30_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.742 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.742    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_22_n_0
    SLICE_X14Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.859 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.859    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_18_n_0
    SLICE_X14Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.088 f  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_15/CO[2]
                         net (fo=5, routed)           0.637     5.725    cpu0/ROB/rob_lbuffer_disambiguation_out16_out
    SLICE_X20Y114        LUT6 (Prop_lut6_I2_O)        0.310     6.035 r  cpu0/ROB/lbuffer_rob_result_out[6]_i_66/O
                         net (fo=13, routed)          1.073     7.107    cpu0/ROB/lbuffer_rob_result_out[6]_i_66_n_0
    SLICE_X6Y114         LUT3 (Prop_lut3_I1_O)        0.124     7.231 f  cpu0/ROB/FSM_onehot_stage[2]_i_332/O
                         net (fo=1, routed)           0.577     7.809    cpu0/ROB/FSM_onehot_stage[2]_i_332_n_0
    SLICE_X5Y113         LUT6 (Prop_lut6_I5_O)        0.124     7.933 f  cpu0/ROB/FSM_onehot_stage[2]_i_201/O
                         net (fo=3, routed)           0.584     8.517    cpu0/ROB/FSM_onehot_stage[2]_i_201_n_0
    SLICE_X5Y112         LUT6 (Prop_lut6_I3_O)        0.124     8.641 f  cpu0/ROB/FSM_onehot_stage[2]_i_99/O
                         net (fo=1, routed)           0.151     8.792    cpu0/ROB/FSM_onehot_stage[2]_i_99_n_0
    SLICE_X5Y112         LUT6 (Prop_lut6_I3_O)        0.124     8.916 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_12/O
                         net (fo=1, routed)           0.307     9.223    cpu0/ROB/lbuffer_rob_h_out[3]_i_12_n_0
    SLICE_X3Y111         LUT6 (Prop_lut6_I4_O)        0.124     9.347 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_8_comp/O
                         net (fo=1, routed)           0.151     9.498    cpu0/ROB/lbuffer_rob_h_out[3]_i_8_n_0
    SLICE_X3Y111         LUT6 (Prop_lut6_I3_O)        0.124     9.622 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_4_comp/O
                         net (fo=3, routed)           0.329     9.952    cpu0/lbuffer/lbuffer_rob_result_out_reg[0]_0
    SLICE_X3Y110         LUT6 (Prop_lut6_I1_O)        0.124    10.076 r  cpu0/lbuffer/lbuffer_rob_result_out[31]_i_1/O
                         net (fo=32, routed)          0.940    11.015    cpu0/lbuffer/lbuffer_rob_result_out[31]_i_1_n_0
    SLICE_X6Y99          FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.508     6.846    cpu0/lbuffer/clk_out1
    SLICE_X6Y99          FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[9]/C
                         clock pessimism              0.491     7.336    
                         clock uncertainty           -0.123     7.214    
    SLICE_X6Y99          FDRE (Setup_fdre_C_CE)      -0.169     7.045    cpu0/lbuffer/lbuffer_rob_result_out_reg[9]
  -------------------------------------------------------------------
                         required time                          7.045    
                         arrival time                         -11.015    
  -------------------------------------------------------------------
                         slack                                 -3.971    

Slack (VIOLATED) :        -3.956ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.284ns  (logic 3.678ns (29.941%)  route 8.606ns (70.059%))
  Logic Levels:           16  (CARRY4=3 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 7.020 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.729    -0.783    cpu0/lbuffer/clk_out1
    SLICE_X12Y118        FDSE                                         r  cpu0/lbuffer/head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118        FDSE (Prop_fdse_C_Q)         0.518    -0.265 r  cpu0/lbuffer/head_reg[0]/Q
                         net (fo=37, routed)          1.007     0.742    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA0
    SLICE_X14Y118        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     0.892 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA/O
                         net (fo=144, routed)         1.459     2.351    cpu0/ROB/lbuffer_rob_index_out[0]
    SLICE_X15Y109        LUT6 (Prop_lut6_I4_O)        0.328     2.679 r  cpu0/ROB/FSM_onehot_stage[2]_i_348/O
                         net (fo=1, routed)           0.000     2.679    cpu0/ROB/FSM_onehot_stage[2]_i_348_n_0
    SLICE_X15Y109        MUXF7 (Prop_muxf7_I1_O)      0.217     2.896 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_211/O
                         net (fo=1, routed)           0.000     2.896    cpu0/ROB/FSM_onehot_stage_reg[2]_i_211_n_0
    SLICE_X15Y109        MUXF8 (Prop_muxf8_I1_O)      0.094     2.990 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_105/O
                         net (fo=16, routed)          0.708     3.698    cpu0/ROB/FSM_onehot_stage_reg[2]_i_105_n_0
    SLICE_X13Y113        LUT6 (Prop_lut6_I4_O)        0.316     4.014 r  cpu0/ROB/lbuffer_rob_result_out[6]_i_80/O
                         net (fo=1, routed)           0.000     4.014    cpu0/ROB/lbuffer_rob_result_out[6]_i_80_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.546 r  cpu0/ROB/lbuffer_rob_result_out_reg[6]_i_56/CO[3]
                         net (fo=1, routed)           0.000     4.546    cpu0/ROB/lbuffer_rob_result_out_reg[6]_i_56_n_0
    SLICE_X13Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.660 r  cpu0/ROB/lbuffer_rob_result_out_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.660    cpu0/ROB/lbuffer_rob_result_out_reg[6]_i_35_n_0
    SLICE_X13Y115        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.888 r  cpu0/ROB/lbuffer_rob_result_out_reg[6]_i_21/CO[2]
                         net (fo=2, routed)           0.651     5.539    cpu0/ROB/rob_lbuffer_disambiguation_out110_out
    SLICE_X8Y117         LUT5 (Prop_lut5_I1_O)        0.313     5.852 f  cpu0/ROB/FSM_onehot_stage[2]_i_164/O
                         net (fo=3, routed)           0.508     6.360    cpu0/ROB/busy_reg[11]_0
    SLICE_X8Y117         LUT6 (Prop_lut6_I3_O)        0.124     6.484 f  cpu0/ROB/FSM_onehot_stage[2]_i_86/O
                         net (fo=24, routed)          1.141     7.625    cpu0/ROB/FSM_onehot_stage[2]_i_86_n_0
    SLICE_X4Y112         LUT5 (Prop_lut5_I0_O)        0.124     7.749 r  cpu0/ROB/lbuffer_rob_result_out[7]_i_12/O
                         net (fo=2, routed)           0.989     8.738    cpu0/ROB/lbuffer_rob_result_out[7]_i_12_n_0
    SLICE_X4Y108         LUT6 (Prop_lut6_I5_O)        0.124     8.862 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_75/O
                         net (fo=1, routed)           0.427     9.290    cpu0/ROB/lbuffer_rob_result_out[31]_i_75_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I2_O)        0.124     9.414 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_55/O
                         net (fo=2, routed)           0.585     9.999    cpu0/ROB/lbuffer_rob_result_out[31]_i_55_n_0
    SLICE_X3Y105         LUT6 (Prop_lut6_I5_O)        0.124    10.123 f  cpu0/ROB/lbuffer_rob_result_out[31]_i_20_comp_4/O
                         net (fo=1, routed)           0.301    10.424    cpu0/ROB/lbuffer_rob_result_out[31]_i_20_n_0
    SLICE_X3Y104         LUT6 (Prop_lut6_I4_O)        0.124    10.548 f  cpu0/ROB/lbuffer_rob_result_out[31]_i_8_comp/O
                         net (fo=16, routed)          0.830    11.378    cpu0/ROB/lbuffer_rob_result_out[31]_i_8_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I0_O)        0.124    11.502 r  cpu0/ROB/lbuffer_rob_result_out[29]_i_1/O
                         net (fo=1, routed)           0.000    11.502    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]_1[28]
    SLICE_X6Y104         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.682     7.020    cpu0/lbuffer/clk_out1
    SLICE_X6Y104         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[29]/C
                         clock pessimism              0.571     7.591    
                         clock uncertainty           -0.123     7.468    
    SLICE_X6Y104         FDRE (Setup_fdre_C_D)        0.077     7.545    cpu0/lbuffer/lbuffer_rob_result_out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.545    
                         arrival time                         -11.502    
  -------------------------------------------------------------------
                         slack                                 -3.956    

Slack (VIOLATED) :        -3.922ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.204ns  (logic 3.554ns (29.121%)  route 8.650ns (70.879%))
  Logic Levels:           15  (CARRY4=3 LUT6=9 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 7.020 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.729    -0.783    cpu0/lbuffer/clk_out1
    SLICE_X12Y118        FDSE                                         r  cpu0/lbuffer/head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118        FDSE (Prop_fdse_C_Q)         0.518    -0.265 r  cpu0/lbuffer/head_reg[0]/Q
                         net (fo=37, routed)          1.007     0.742    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA0
    SLICE_X14Y118        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     0.892 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA/O
                         net (fo=144, routed)         1.459     2.351    cpu0/ROB/lbuffer_rob_index_out[0]
    SLICE_X15Y109        LUT6 (Prop_lut6_I4_O)        0.328     2.679 r  cpu0/ROB/FSM_onehot_stage[2]_i_348/O
                         net (fo=1, routed)           0.000     2.679    cpu0/ROB/FSM_onehot_stage[2]_i_348_n_0
    SLICE_X15Y109        MUXF7 (Prop_muxf7_I1_O)      0.217     2.896 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_211/O
                         net (fo=1, routed)           0.000     2.896    cpu0/ROB/FSM_onehot_stage_reg[2]_i_211_n_0
    SLICE_X15Y109        MUXF8 (Prop_muxf8_I1_O)      0.094     2.990 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_105/O
                         net (fo=16, routed)          0.916     3.906    cpu0/ROB/FSM_onehot_stage_reg[2]_i_105_n_0
    SLICE_X9Y113         LUT6 (Prop_lut6_I4_O)        0.316     4.222 r  cpu0/ROB/FSM_onehot_stage[2]_i_385/O
                         net (fo=1, routed)           0.000     4.222    cpu0/ROB/FSM_onehot_stage[2]_i_385_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.754 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_291/CO[3]
                         net (fo=1, routed)           0.000     4.754    cpu0/ROB/FSM_onehot_stage_reg[2]_i_291_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.868 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_165/CO[3]
                         net (fo=1, routed)           0.000     4.868    cpu0/ROB/FSM_onehot_stage_reg[2]_i_165_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.096 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_69/CO[2]
                         net (fo=5, routed)           0.629     5.725    cpu0/ROB/rob_lbuffer_disambiguation_out12_out
    SLICE_X8Y111         LUT6 (Prop_lut6_I4_O)        0.313     6.038 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_101_comp/O
                         net (fo=39, routed)          1.583     7.621    cpu0/ROB/lbuffer_rob_result_out[31]_i_101_n_0
    SLICE_X22Y108        LUT6 (Prop_lut6_I0_O)        0.124     7.745 r  cpu0/ROB/lbuffer_rob_result_out[23]_i_29/O
                         net (fo=1, routed)           0.395     8.140    cpu0/ROB/lbuffer_rob_result_out[23]_i_29_n_0
    SLICE_X21Y109        LUT6 (Prop_lut6_I2_O)        0.124     8.264 r  cpu0/ROB/lbuffer_rob_result_out[23]_i_23/O
                         net (fo=1, routed)           0.797     9.061    cpu0/ROB/lbuffer_rob_result_out[23]_i_23_n_0
    SLICE_X21Y108        LUT6 (Prop_lut6_I2_O)        0.124     9.185 r  cpu0/ROB/lbuffer_rob_result_out[23]_i_17/O
                         net (fo=1, routed)           0.549     9.735    cpu0/ROB/lbuffer_rob_result_out[23]_i_17_n_0
    SLICE_X21Y105        LUT6 (Prop_lut6_I2_O)        0.124     9.859 r  cpu0/ROB/lbuffer_rob_result_out[23]_i_11/O
                         net (fo=1, routed)           0.598    10.457    cpu0/ROB/lbuffer_rob_result_out[23]_i_11_n_0
    SLICE_X12Y105        LUT6 (Prop_lut6_I4_O)        0.124    10.581 r  cpu0/ROB/lbuffer_rob_result_out[23]_i_2_comp/O
                         net (fo=1, routed)           0.716    11.298    cpu0/ROB/rob_lbuffer_forwarding_data[23]
    SLICE_X5Y104         LUT6 (Prop_lut6_I3_O)        0.124    11.422 r  cpu0/ROB/lbuffer_rob_result_out[23]_i_1/O
                         net (fo=1, routed)           0.000    11.422    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]_1[22]
    SLICE_X5Y104         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.682     7.020    cpu0/lbuffer/clk_out1
    SLICE_X5Y104         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[23]/C
                         clock pessimism              0.571     7.591    
                         clock uncertainty           -0.123     7.468    
    SLICE_X5Y104         FDRE (Setup_fdre_C_D)        0.031     7.499    cpu0/lbuffer/lbuffer_rob_result_out_reg[23]
  -------------------------------------------------------------------
                         required time                          7.499    
                         arrival time                         -11.422    
  -------------------------------------------------------------------
                         slack                                 -3.922    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 cpu0/icache/icache_ramctrl_addr_out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/icache/tag_reg_64_127_18_20/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.148ns (52.784%)  route 0.132ns (47.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.563    -0.618    cpu0/icache/clk_out1
    SLICE_X10Y92         FDRE                                         r  cpu0/icache/icache_ramctrl_addr_out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y92         FDRE (Prop_fdre_C_Q)         0.148    -0.470 r  cpu0/icache/icache_ramctrl_addr_out_reg[29]/Q
                         net (fo=2, routed)           0.132    -0.338    cpu0/icache/tag_reg_64_127_18_20/DIC
    SLICE_X8Y93          RAMD64E                                      r  cpu0/icache/tag_reg_64_127_18_20/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.833    -0.856    cpu0/icache/tag_reg_64_127_18_20/WCLK
    SLICE_X8Y93          RAMD64E                                      r  cpu0/icache/tag_reg_64_127_18_20/RAMC/CLK
                         clock pessimism              0.275    -0.581    
    SLICE_X8Y93          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.090    -0.491    cpu0/icache/tag_reg_64_127_18_20/RAMC
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 cpu0/ram_controller/inst_inst_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/icache/value_reg_0_63_6_8/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.148ns (52.795%)  route 0.132ns (47.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.560    -0.621    cpu0/ram_controller/clk_out1
    SLICE_X10Y85         FDRE                                         r  cpu0/ram_controller/inst_inst_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.148    -0.473 r  cpu0/ram_controller/inst_inst_out_reg[8]/Q
                         net (fo=2, routed)           0.132    -0.341    cpu0/icache/value_reg_0_63_6_8/DIC
    SLICE_X8Y86          RAMD64E                                      r  cpu0/icache/value_reg_0_63_6_8/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.828    -0.861    cpu0/icache/value_reg_0_63_6_8/WCLK
    SLICE_X8Y86          RAMD64E                                      r  cpu0/icache/value_reg_0_63_6_8/RAMC/CLK
                         clock pessimism              0.275    -0.586    
    SLICE_X8Y86          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.090    -0.496    cpu0/icache/value_reg_0_63_6_8/RAMC
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 cpu0/instqueue/pc_reg[6][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/instqueue/instqueue_decoder_pc_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.250ns (81.672%)  route 0.056ns (18.328%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.593    -0.588    cpu0/instqueue/clk_out1
    SLICE_X3Y93          FDRE                                         r  cpu0/instqueue/pc_reg[6][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  cpu0/instqueue/pc_reg[6][31]/Q
                         net (fo=1, routed)           0.056    -0.391    cpu0/instqueue/pc_reg[6]_164[31]
    SLICE_X2Y93          LUT6 (Prop_lut6_I1_O)        0.045    -0.346 r  cpu0/instqueue/instqueue_decoder_pc_out[31]_i_3/O
                         net (fo=1, routed)           0.000    -0.346    cpu0/instqueue/instqueue_decoder_pc_out[31]_i_3_n_0
    SLICE_X2Y93          MUXF7 (Prop_muxf7_I1_O)      0.064    -0.282 r  cpu0/instqueue/instqueue_decoder_pc_out_reg[31]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    cpu0/instqueue/pc[31]
    SLICE_X2Y93          FDRE                                         r  cpu0/instqueue/instqueue_decoder_pc_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.863    -0.826    cpu0/instqueue/clk_out1
    SLICE_X2Y93          FDRE                                         r  cpu0/instqueue/instqueue_decoder_pc_out_reg[31]/C
                         clock pessimism              0.251    -0.575    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.134    -0.441    cpu0/instqueue/instqueue_decoder_pc_out_reg[31]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 cpu0/instqueue/pc_reg[4][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/instqueue/instqueue_decoder_pc_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.250ns (81.672%)  route 0.056ns (18.328%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.594    -0.587    cpu0/instqueue/clk_out1
    SLICE_X3Y97          FDRE                                         r  cpu0/instqueue/pc_reg[4][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  cpu0/instqueue/pc_reg[4][23]/Q
                         net (fo=1, routed)           0.056    -0.390    cpu0/instqueue/pc_reg[4]_166[23]
    SLICE_X2Y97          LUT6 (Prop_lut6_I5_O)        0.045    -0.345 r  cpu0/instqueue/instqueue_decoder_pc_out[23]_i_3/O
                         net (fo=1, routed)           0.000    -0.345    cpu0/instqueue/instqueue_decoder_pc_out[23]_i_3_n_0
    SLICE_X2Y97          MUXF7 (Prop_muxf7_I1_O)      0.064    -0.281 r  cpu0/instqueue/instqueue_decoder_pc_out_reg[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    cpu0/instqueue/pc[23]
    SLICE_X2Y97          FDRE                                         r  cpu0/instqueue/instqueue_decoder_pc_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.864    -0.825    cpu0/instqueue/clk_out1
    SLICE_X2Y97          FDRE                                         r  cpu0/instqueue/instqueue_decoder_pc_out_reg[23]/C
                         clock pessimism              0.251    -0.574    
    SLICE_X2Y97          FDRE (Hold_fdre_C_D)         0.134    -0.440    cpu0/instqueue/instqueue_decoder_pc_out_reg[23]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.141ns (27.856%)  route 0.365ns (72.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.557    -0.624    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X31Y65         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.365    -0.118    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/ADDRD0
    SLICE_X34Y59         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.827    -0.862    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/WCLK
    SLICE_X34Y59         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMA/CLK
                         clock pessimism              0.275    -0.587    
    SLICE_X34Y59         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.277    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.141ns (27.856%)  route 0.365ns (72.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.557    -0.624    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X31Y65         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.365    -0.118    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/ADDRD0
    SLICE_X34Y59         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.827    -0.862    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/WCLK
    SLICE_X34Y59         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMB/CLK
                         clock pessimism              0.275    -0.587    
    SLICE_X34Y59         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.277    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.141ns (27.856%)  route 0.365ns (72.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.557    -0.624    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X31Y65         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.365    -0.118    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/ADDRD0
    SLICE_X34Y59         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.827    -0.862    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/WCLK
    SLICE_X34Y59         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMC/CLK
                         clock pessimism              0.275    -0.587    
    SLICE_X34Y59         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.277    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.141ns (27.856%)  route 0.365ns (72.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.557    -0.624    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X31Y65         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.365    -0.118    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/ADDRD0
    SLICE_X34Y59         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.827    -0.862    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/WCLK
    SLICE_X34Y59         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMD/CLK
                         clock pessimism              0.275    -0.587    
    SLICE_X34Y59         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.277    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 cpu0/ram_controller/inst_inst_out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/icache/value_reg_64_127_21_23/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.576%)  route 0.136ns (51.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.561    -0.620    cpu0/ram_controller/clk_out1
    SLICE_X13Y87         FDRE                                         r  cpu0/ram_controller/inst_inst_out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y87         FDRE (Prop_fdre_C_Q)         0.128    -0.492 r  cpu0/ram_controller/inst_inst_out_reg[23]/Q
                         net (fo=2, routed)           0.136    -0.357    cpu0/icache/value_reg_64_127_21_23/DIC
    SLICE_X12Y87         RAMD64E                                      r  cpu0/icache/value_reg_64_127_21_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.829    -0.860    cpu0/icache/value_reg_64_127_21_23/WCLK
    SLICE_X12Y87         RAMD64E                                      r  cpu0/icache/value_reg_64_127_21_23/RAMC/CLK
                         clock pessimism              0.253    -0.607    
    SLICE_X12Y87         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.091    -0.516    cpu0/icache/value_reg_64_127_21_23/RAMC
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 hci0/q_tx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_6_6/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.453%)  route 0.176ns (55.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.557    -0.624    hci0/clk_out1
    SLICE_X32Y65         FDRE                                         r  hci0/q_tx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  hci0/q_tx_data_reg[6]/Q
                         net (fo=32, routed)          0.176    -0.307    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_6_6/D
    SLICE_X30Y67         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.821    -0.868    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_6_6/WCLK
    SLICE_X30Y67         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_6_6/SP/CLK
                         clock pessimism              0.256    -0.612    
    SLICE_X30Y67         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.468    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.161    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.333       5.441      RAMB36_X2Y14     ram0/ram_bram/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.333       5.441      RAMB36_X2Y9      ram0/ram_bram/ram_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.333       5.441      RAMB36_X1Y10     ram0/ram_bram/ram_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.333       5.441      RAMB36_X0Y14     ram0/ram_bram/ram_reg_2_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.333       5.441      RAMB36_X1Y13     ram0/ram_bram/ram_reg_3_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.333       5.441      RAMB36_X1Y5      ram0/ram_bram/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.333       5.441      RAMB36_X2Y13     ram0/ram_bram/ram_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.333       5.441      RAMB36_X1Y8      ram0/ram_bram/ram_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.333       5.441      RAMB36_X0Y12     ram0/ram_bram/ram_reg_2_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.333       5.441      RAMB36_X0Y5      ram0/ram_bram/ram_reg_3_5/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.333       205.027    MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.167       2.917      SLICE_X38Y62     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.167       2.917      SLICE_X38Y62     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.167       2.917      SLICE_X38Y62     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.167       2.917      SLICE_X38Y62     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.167       2.917      SLICE_X30Y67     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_6_6/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.167       2.917      SLICE_X30Y67     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_6_6/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.167       2.917      SLICE_X30Y67     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_7_7/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.167       2.917      SLICE_X30Y67     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_7_7/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.167       2.917      SLICE_X30Y64     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.167       2.917      SLICE_X30Y64     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_3_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.167       2.917      SLICE_X46Y64     hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.167       2.917      SLICE_X46Y64     hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.167       2.917      SLICE_X46Y64     hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.167       2.917      SLICE_X46Y64     hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.167       2.917      SLICE_X46Y64     hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.167       2.917      SLICE_X46Y64     hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.167       2.917      SLICE_X46Y64     hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.167       2.917      SLICE_X46Y64     hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMD_D1/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.167       2.917      SLICE_X38Y62     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.167       2.917      SLICE_X38Y62     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { NEW_CLOCK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    NEW_CLOCK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :         6269  Failing Endpoints,  Worst Slack       -4.201ns,  Total Violation    -7372.955ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.917ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.201ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/lbuffer/FSM_onehot_stage_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.483ns  (logic 3.822ns (30.617%)  route 8.661ns (69.383%))
  Logic Levels:           17  (CARRY4=3 LUT3=1 LUT6=10 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 7.019 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.729    -0.783    cpu0/lbuffer/clk_out1
    SLICE_X12Y118        FDSE                                         r  cpu0/lbuffer/head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118        FDSE (Prop_fdse_C_Q)         0.518    -0.265 r  cpu0/lbuffer/head_reg[0]/Q
                         net (fo=37, routed)          1.007     0.742    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA0
    SLICE_X14Y118        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     0.892 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA/O
                         net (fo=144, routed)         1.246     2.138    cpu0/ROB/lbuffer_rob_index_out[0]
    SLICE_X20Y113        LUT6 (Prop_lut6_I4_O)        0.328     2.466 r  cpu0/ROB/FSM_onehot_stage[2]_i_213/O
                         net (fo=1, routed)           0.000     2.466    cpu0/ROB/FSM_onehot_stage[2]_i_213_n_0
    SLICE_X20Y113        MUXF7 (Prop_muxf7_I1_O)      0.245     2.711 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_106/O
                         net (fo=1, routed)           0.000     2.711    cpu0/ROB/FSM_onehot_stage_reg[2]_i_106_n_0
    SLICE_X20Y113        MUXF8 (Prop_muxf8_I0_O)      0.104     2.815 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_44/O
                         net (fo=16, routed)          1.097     3.913    cpu0/ROB/FSM_onehot_stage_reg[2]_i_44_n_0
    SLICE_X14Y112        LUT6 (Prop_lut6_I3_O)        0.316     4.229 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_30/O
                         net (fo=1, routed)           0.000     4.229    cpu0/ROB/lbuffer_rob_h_out[3]_i_30_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.742 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.742    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_22_n_0
    SLICE_X14Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.859 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.859    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_18_n_0
    SLICE_X14Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.088 f  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_15/CO[2]
                         net (fo=5, routed)           0.637     5.725    cpu0/ROB/rob_lbuffer_disambiguation_out16_out
    SLICE_X20Y114        LUT6 (Prop_lut6_I2_O)        0.310     6.035 r  cpu0/ROB/lbuffer_rob_result_out[6]_i_66/O
                         net (fo=13, routed)          1.073     7.107    cpu0/ROB/lbuffer_rob_result_out[6]_i_66_n_0
    SLICE_X6Y114         LUT3 (Prop_lut3_I1_O)        0.124     7.231 f  cpu0/ROB/FSM_onehot_stage[2]_i_332/O
                         net (fo=1, routed)           0.577     7.809    cpu0/ROB/FSM_onehot_stage[2]_i_332_n_0
    SLICE_X5Y113         LUT6 (Prop_lut6_I5_O)        0.124     7.933 f  cpu0/ROB/FSM_onehot_stage[2]_i_201/O
                         net (fo=3, routed)           0.768     8.700    cpu0/ROB/FSM_onehot_stage[2]_i_201_n_0
    SLICE_X1Y112         LUT6 (Prop_lut6_I3_O)        0.124     8.824 f  cpu0/ROB/FSM_onehot_stage[2]_i_99_replica/O
                         net (fo=1, routed)           0.707     9.531    cpu0/ROB/FSM_onehot_stage[2]_i_99_n_0_repN
    SLICE_X3Y112         LUT6 (Prop_lut6_I2_O)        0.124     9.655 f  cpu0/ROB/FSM_onehot_stage[2]_i_40/O
                         net (fo=1, routed)           0.296     9.952    cpu0/ROB/FSM_onehot_stage[2]_i_40_n_0
    SLICE_X1Y111         LUT6 (Prop_lut6_I2_O)        0.124    10.076 f  cpu0/ROB/FSM_onehot_stage[2]_i_16/O
                         net (fo=1, routed)           0.404    10.480    cpu0/ROB/FSM_onehot_stage[2]_i_16_n_0
    SLICE_X1Y110         LUT6 (Prop_lut6_I2_O)        0.124    10.604 f  cpu0/ROB/FSM_onehot_stage[2]_i_7/O
                         net (fo=1, routed)           0.433    11.037    cpu0/lbuffer/FSM_onehot_stage_reg[2]_2
    SLICE_X1Y110         LUT6 (Prop_lut6_I3_O)        0.124    11.161 r  cpu0/lbuffer/FSM_onehot_stage[2]_i_2__0/O
                         net (fo=2, routed)           0.416    11.577    cpu0/lbuffer/FSM_onehot_stage[2]_i_2__0_n_0
    SLICE_X1Y110         LUT6 (Prop_lut6_I1_O)        0.124    11.701 r  cpu0/lbuffer/FSM_onehot_stage[2]_i_1__0/O
                         net (fo=1, routed)           0.000    11.701    cpu0/lbuffer/FSM_onehot_stage[2]_i_1__0_n_0
    SLICE_X1Y110         FDRE                                         r  cpu0/lbuffer/FSM_onehot_stage_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.681     7.019    cpu0/lbuffer/clk_out1
    SLICE_X1Y110         FDRE                                         r  cpu0/lbuffer/FSM_onehot_stage_reg[2]/C
                         clock pessimism              0.571     7.590    
                         clock uncertainty           -0.121     7.469    
    SLICE_X1Y110         FDRE (Setup_fdre_C_D)        0.031     7.500    cpu0/lbuffer/FSM_onehot_stage_reg[2]
  -------------------------------------------------------------------
                         required time                          7.500    
                         arrival time                         -11.701    
  -------------------------------------------------------------------
                         slack                                 -4.201    

Slack (VIOLATED) :        -4.199ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/lbuffer/FSM_onehot_stage_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.479ns  (logic 3.822ns (30.626%)  route 8.657ns (69.374%))
  Logic Levels:           17  (CARRY4=3 LUT3=1 LUT6=10 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 7.019 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.729    -0.783    cpu0/lbuffer/clk_out1
    SLICE_X12Y118        FDSE                                         r  cpu0/lbuffer/head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118        FDSE (Prop_fdse_C_Q)         0.518    -0.265 r  cpu0/lbuffer/head_reg[0]/Q
                         net (fo=37, routed)          1.007     0.742    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA0
    SLICE_X14Y118        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     0.892 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA/O
                         net (fo=144, routed)         1.246     2.138    cpu0/ROB/lbuffer_rob_index_out[0]
    SLICE_X20Y113        LUT6 (Prop_lut6_I4_O)        0.328     2.466 r  cpu0/ROB/FSM_onehot_stage[2]_i_213/O
                         net (fo=1, routed)           0.000     2.466    cpu0/ROB/FSM_onehot_stage[2]_i_213_n_0
    SLICE_X20Y113        MUXF7 (Prop_muxf7_I1_O)      0.245     2.711 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_106/O
                         net (fo=1, routed)           0.000     2.711    cpu0/ROB/FSM_onehot_stage_reg[2]_i_106_n_0
    SLICE_X20Y113        MUXF8 (Prop_muxf8_I0_O)      0.104     2.815 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_44/O
                         net (fo=16, routed)          1.097     3.913    cpu0/ROB/FSM_onehot_stage_reg[2]_i_44_n_0
    SLICE_X14Y112        LUT6 (Prop_lut6_I3_O)        0.316     4.229 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_30/O
                         net (fo=1, routed)           0.000     4.229    cpu0/ROB/lbuffer_rob_h_out[3]_i_30_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.742 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.742    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_22_n_0
    SLICE_X14Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.859 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.859    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_18_n_0
    SLICE_X14Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.088 f  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_15/CO[2]
                         net (fo=5, routed)           0.637     5.725    cpu0/ROB/rob_lbuffer_disambiguation_out16_out
    SLICE_X20Y114        LUT6 (Prop_lut6_I2_O)        0.310     6.035 r  cpu0/ROB/lbuffer_rob_result_out[6]_i_66/O
                         net (fo=13, routed)          1.073     7.107    cpu0/ROB/lbuffer_rob_result_out[6]_i_66_n_0
    SLICE_X6Y114         LUT3 (Prop_lut3_I1_O)        0.124     7.231 f  cpu0/ROB/FSM_onehot_stage[2]_i_332/O
                         net (fo=1, routed)           0.577     7.809    cpu0/ROB/FSM_onehot_stage[2]_i_332_n_0
    SLICE_X5Y113         LUT6 (Prop_lut6_I5_O)        0.124     7.933 f  cpu0/ROB/FSM_onehot_stage[2]_i_201/O
                         net (fo=3, routed)           0.768     8.700    cpu0/ROB/FSM_onehot_stage[2]_i_201_n_0
    SLICE_X1Y112         LUT6 (Prop_lut6_I3_O)        0.124     8.824 f  cpu0/ROB/FSM_onehot_stage[2]_i_99_replica/O
                         net (fo=1, routed)           0.707     9.531    cpu0/ROB/FSM_onehot_stage[2]_i_99_n_0_repN
    SLICE_X3Y112         LUT6 (Prop_lut6_I2_O)        0.124     9.655 f  cpu0/ROB/FSM_onehot_stage[2]_i_40/O
                         net (fo=1, routed)           0.296     9.952    cpu0/ROB/FSM_onehot_stage[2]_i_40_n_0
    SLICE_X1Y111         LUT6 (Prop_lut6_I2_O)        0.124    10.076 f  cpu0/ROB/FSM_onehot_stage[2]_i_16/O
                         net (fo=1, routed)           0.404    10.480    cpu0/ROB/FSM_onehot_stage[2]_i_16_n_0
    SLICE_X1Y110         LUT6 (Prop_lut6_I2_O)        0.124    10.604 f  cpu0/ROB/FSM_onehot_stage[2]_i_7/O
                         net (fo=1, routed)           0.433    11.037    cpu0/lbuffer/FSM_onehot_stage_reg[2]_2
    SLICE_X1Y110         LUT6 (Prop_lut6_I3_O)        0.124    11.161 r  cpu0/lbuffer/FSM_onehot_stage[2]_i_2__0/O
                         net (fo=2, routed)           0.412    11.573    cpu0/lbuffer/FSM_onehot_stage[2]_i_2__0_n_0
    SLICE_X1Y110         LUT6 (Prop_lut6_I1_O)        0.124    11.697 r  cpu0/lbuffer/FSM_onehot_stage[1]_i_1__0/O
                         net (fo=1, routed)           0.000    11.697    cpu0/lbuffer/FSM_onehot_stage[1]_i_1__0_n_0
    SLICE_X1Y110         FDRE                                         r  cpu0/lbuffer/FSM_onehot_stage_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.681     7.019    cpu0/lbuffer/clk_out1
    SLICE_X1Y110         FDRE                                         r  cpu0/lbuffer/FSM_onehot_stage_reg[1]/C
                         clock pessimism              0.571     7.590    
                         clock uncertainty           -0.121     7.469    
    SLICE_X1Y110         FDRE (Setup_fdre_C_D)        0.029     7.498    cpu0/lbuffer/FSM_onehot_stage_reg[1]
  -------------------------------------------------------------------
                         required time                          7.498    
                         arrival time                         -11.697    
  -------------------------------------------------------------------
                         slack                                 -4.199    

Slack (VIOLATED) :        -4.065ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.350ns  (logic 3.591ns (29.078%)  route 8.759ns (70.922%))
  Logic Levels:           16  (CARRY4=2 LUT4=1 LUT6=10 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 7.021 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.729    -0.783    cpu0/lbuffer/clk_out1
    SLICE_X12Y118        FDSE                                         r  cpu0/lbuffer/head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118        FDSE (Prop_fdse_C_Q)         0.518    -0.265 r  cpu0/lbuffer/head_reg[0]/Q
                         net (fo=37, routed)          1.007     0.742    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA0
    SLICE_X14Y118        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     0.892 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA/O
                         net (fo=144, routed)         1.502     2.394    cpu0/ROB/lbuffer_rob_index_out[0]
    SLICE_X12Y110        LUT6 (Prop_lut6_I4_O)        0.328     2.722 r  cpu0/ROB/FSM_onehot_stage[2]_i_370/O
                         net (fo=1, routed)           0.000     2.722    cpu0/ROB/FSM_onehot_stage[2]_i_370_n_0
    SLICE_X12Y110        MUXF7 (Prop_muxf7_I1_O)      0.247     2.969 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_278/O
                         net (fo=1, routed)           0.000     2.969    cpu0/ROB/FSM_onehot_stage_reg[2]_i_278_n_0
    SLICE_X12Y110        MUXF8 (Prop_muxf8_I0_O)      0.098     3.067 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_159/O
                         net (fo=16, routed)          0.781     3.848    cpu0/ROB/FSM_onehot_stage_reg[2]_i_159_n_0
    SLICE_X18Y115        LUT6 (Prop_lut6_I4_O)        0.319     4.167 r  cpu0/ROB/FSM_onehot_stage[2]_i_379/O
                         net (fo=1, routed)           0.000     4.167    cpu0/ROB/FSM_onehot_stage[2]_i_379_n_0
    SLICE_X18Y115        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.565 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_286/CO[3]
                         net (fo=1, routed)           0.000     4.565    cpu0/ROB/FSM_onehot_stage_reg[2]_i_286_n_0
    SLICE_X18Y116        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.793 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_163/CO[2]
                         net (fo=2, routed)           0.586     5.379    cpu0/ROB/rob_lbuffer_disambiguation_out10_out
    SLICE_X17Y116        LUT6 (Prop_lut6_I2_O)        0.313     5.692 f  cpu0/ROB/FSM_onehot_stage[2]_i_410/O
                         net (fo=3, routed)           0.637     6.329    cpu0/ROB/FSM_onehot_stage[2]_i_410_n_0
    SLICE_X12Y111        LUT4 (Prop_lut4_I1_O)        0.124     6.453 f  cpu0/ROB/lbuffer_rob_result_out[31]_i_97/O
                         net (fo=33, routed)          0.913     7.366    cpu0/ROB/lbuffer_rob_result_out[31]_i_97_n_0
    SLICE_X11Y106        LUT6 (Prop_lut6_I4_O)        0.124     7.490 r  cpu0/ROB/lbuffer_rob_result_out[25]_i_29/O
                         net (fo=1, routed)           0.661     8.150    cpu0/ROB/lbuffer_rob_result_out[25]_i_29_n_0
    SLICE_X10Y106        LUT6 (Prop_lut6_I2_O)        0.124     8.274 r  cpu0/ROB/lbuffer_rob_result_out[25]_i_23/O
                         net (fo=1, routed)           0.685     8.959    cpu0/ROB/lbuffer_rob_result_out[25]_i_23_n_0
    SLICE_X8Y105         LUT6 (Prop_lut6_I2_O)        0.124     9.083 r  cpu0/ROB/lbuffer_rob_result_out[25]_i_17/O
                         net (fo=1, routed)           0.739     9.822    cpu0/ROB/lbuffer_rob_result_out[25]_i_17_n_0
    SLICE_X8Y102         LUT6 (Prop_lut6_I2_O)        0.124     9.946 r  cpu0/ROB/lbuffer_rob_result_out[25]_i_11/O
                         net (fo=1, routed)           0.286    10.232    cpu0/ROB/lbuffer_rob_result_out[25]_i_11_n_0
    SLICE_X8Y102         LUT6 (Prop_lut6_I2_O)        0.124    10.356 r  cpu0/ROB/lbuffer_rob_result_out[25]_i_5/O
                         net (fo=1, routed)           0.401    10.757    cpu0/ROB/lbuffer_rob_result_out[25]_i_5_n_0
    SLICE_X6Y102         LUT6 (Prop_lut6_I2_O)        0.124    10.881 r  cpu0/ROB/lbuffer_rob_result_out[25]_i_2/O
                         net (fo=1, routed)           0.562    11.443    cpu0/ROB/rob_lbuffer_forwarding_data[25]
    SLICE_X3Y103         LUT6 (Prop_lut6_I3_O)        0.124    11.567 r  cpu0/ROB/lbuffer_rob_result_out[25]_i_1/O
                         net (fo=1, routed)           0.000    11.567    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]_1[24]
    SLICE_X3Y103         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.683     7.021    cpu0/lbuffer/clk_out1
    SLICE_X3Y103         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[25]/C
                         clock pessimism              0.571     7.592    
                         clock uncertainty           -0.121     7.471    
    SLICE_X3Y103         FDRE (Setup_fdre_C_D)        0.031     7.502    cpu0/lbuffer/lbuffer_rob_result_out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.502    
                         arrival time                         -11.567    
  -------------------------------------------------------------------
                         slack                                 -4.065    

Slack (VIOLATED) :        -4.059ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.341ns  (logic 3.531ns (28.612%)  route 8.810ns (71.388%))
  Logic Levels:           15  (CARRY4=3 LUT4=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 7.020 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.729    -0.783    cpu0/lbuffer/clk_out1
    SLICE_X12Y118        FDSE                                         r  cpu0/lbuffer/head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118        FDSE (Prop_fdse_C_Q)         0.518    -0.265 r  cpu0/lbuffer/head_reg[0]/Q
                         net (fo=37, routed)          0.997     0.732    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRB0
    SLICE_X14Y118        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     0.884 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMB/O
                         net (fo=92, routed)          1.335     2.219    cpu0/ROB/lbuffer_rob_index_out[2]
    SLICE_X13Y109        MUXF7 (Prop_muxf7_S_O)       0.520     2.739 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_244/O
                         net (fo=1, routed)           0.000     2.739    cpu0/ROB/FSM_onehot_stage_reg[2]_i_244_n_0
    SLICE_X13Y109        MUXF8 (Prop_muxf8_I0_O)      0.104     2.843 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_129/O
                         net (fo=16, routed)          1.082     3.925    cpu0/ROB/FSM_onehot_stage_reg[2]_i_129_n_0
    SLICE_X16Y113        LUT6 (Prop_lut6_I3_O)        0.316     4.241 r  cpu0/ROB/FSM_onehot_stage[2]_i_397/O
                         net (fo=1, routed)           0.000     4.241    cpu0/ROB/FSM_onehot_stage[2]_i_397_n_0
    SLICE_X16Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.639 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_309/CO[3]
                         net (fo=1, routed)           0.000     4.639    cpu0/ROB/FSM_onehot_stage_reg[2]_i_309_n_0
    SLICE_X16Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.753 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_181/CO[3]
                         net (fo=1, routed)           0.000     4.753    cpu0/ROB/FSM_onehot_stage_reg[2]_i_181_n_0
    SLICE_X16Y115        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.981 f  cpu0/ROB/FSM_onehot_stage_reg[2]_i_78/CO[2]
                         net (fo=4, routed)           0.496     5.477    cpu0/ROB/rob_lbuffer_disambiguation_out13_out
    SLICE_X16Y112        LUT5 (Prop_lut5_I4_O)        0.313     5.790 f  cpu0/ROB/lbuffer_rob_result_out[5]_i_36/O
                         net (fo=26, routed)          1.169     6.959    cpu0/ROB/lbuffer_rob_result_out[5]_i_36_n_0
    SLICE_X7Y113         LUT4 (Prop_lut4_I0_O)        0.124     7.083 f  cpu0/ROB/lbuffer_rob_result_out[18]_i_33/O
                         net (fo=1, routed)           0.625     7.708    cpu0/ROB/lbuffer_rob_result_out[18]_i_33_n_0
    SLICE_X7Y110         LUT6 (Prop_lut6_I5_O)        0.124     7.832 r  cpu0/ROB/lbuffer_rob_result_out[18]_i_31/O
                         net (fo=1, routed)           0.821     8.653    cpu0/ROB/lbuffer_rob_result_out[18]_i_31_n_0
    SLICE_X6Y100         LUT6 (Prop_lut6_I4_O)        0.124     8.777 r  cpu0/ROB/lbuffer_rob_result_out[18]_i_23/O
                         net (fo=1, routed)           0.286     9.064    cpu0/ROB/lbuffer_rob_result_out[18]_i_23_n_0
    SLICE_X6Y100         LUT6 (Prop_lut6_I2_O)        0.124     9.188 r  cpu0/ROB/lbuffer_rob_result_out[18]_i_17/O
                         net (fo=1, routed)           0.656     9.843    cpu0/ROB/lbuffer_rob_result_out[18]_i_17_n_0
    SLICE_X7Y100         LUT6 (Prop_lut6_I2_O)        0.124     9.967 r  cpu0/ROB/lbuffer_rob_result_out[18]_i_11/O
                         net (fo=1, routed)           0.566    10.534    cpu0/ROB/lbuffer_rob_result_out[18]_i_11_n_0
    SLICE_X5Y100         LUT6 (Prop_lut6_I4_O)        0.124    10.658 r  cpu0/ROB/lbuffer_rob_result_out[18]_i_2_comp/O
                         net (fo=1, routed)           0.777    11.434    cpu0/ROB/rob_lbuffer_forwarding_data[18]
    SLICE_X5Y104         LUT6 (Prop_lut6_I3_O)        0.124    11.558 r  cpu0/ROB/lbuffer_rob_result_out[18]_i_1/O
                         net (fo=1, routed)           0.000    11.558    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]_1[17]
    SLICE_X5Y104         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.682     7.020    cpu0/lbuffer/clk_out1
    SLICE_X5Y104         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[18]/C
                         clock pessimism              0.571     7.591    
                         clock uncertainty           -0.121     7.470    
    SLICE_X5Y104         FDRE (Setup_fdre_C_D)        0.029     7.499    cpu0/lbuffer/lbuffer_rob_result_out_reg[18]
  -------------------------------------------------------------------
                         required time                          7.499    
                         arrival time                         -11.558    
  -------------------------------------------------------------------
                         slack                                 -4.059    

Slack (VIOLATED) :        -4.011ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.296ns  (logic 3.678ns (29.913%)  route 8.618ns (70.087%))
  Logic Levels:           16  (CARRY4=3 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 7.020 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.729    -0.783    cpu0/lbuffer/clk_out1
    SLICE_X12Y118        FDSE                                         r  cpu0/lbuffer/head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118        FDSE (Prop_fdse_C_Q)         0.518    -0.265 r  cpu0/lbuffer/head_reg[0]/Q
                         net (fo=37, routed)          1.007     0.742    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA0
    SLICE_X14Y118        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     0.892 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA/O
                         net (fo=144, routed)         1.459     2.351    cpu0/ROB/lbuffer_rob_index_out[0]
    SLICE_X15Y109        LUT6 (Prop_lut6_I4_O)        0.328     2.679 r  cpu0/ROB/FSM_onehot_stage[2]_i_348/O
                         net (fo=1, routed)           0.000     2.679    cpu0/ROB/FSM_onehot_stage[2]_i_348_n_0
    SLICE_X15Y109        MUXF7 (Prop_muxf7_I1_O)      0.217     2.896 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_211/O
                         net (fo=1, routed)           0.000     2.896    cpu0/ROB/FSM_onehot_stage_reg[2]_i_211_n_0
    SLICE_X15Y109        MUXF8 (Prop_muxf8_I1_O)      0.094     2.990 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_105/O
                         net (fo=16, routed)          0.708     3.698    cpu0/ROB/FSM_onehot_stage_reg[2]_i_105_n_0
    SLICE_X13Y113        LUT6 (Prop_lut6_I4_O)        0.316     4.014 r  cpu0/ROB/lbuffer_rob_result_out[6]_i_80/O
                         net (fo=1, routed)           0.000     4.014    cpu0/ROB/lbuffer_rob_result_out[6]_i_80_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.546 r  cpu0/ROB/lbuffer_rob_result_out_reg[6]_i_56/CO[3]
                         net (fo=1, routed)           0.000     4.546    cpu0/ROB/lbuffer_rob_result_out_reg[6]_i_56_n_0
    SLICE_X13Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.660 r  cpu0/ROB/lbuffer_rob_result_out_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.660    cpu0/ROB/lbuffer_rob_result_out_reg[6]_i_35_n_0
    SLICE_X13Y115        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.888 r  cpu0/ROB/lbuffer_rob_result_out_reg[6]_i_21/CO[2]
                         net (fo=2, routed)           0.651     5.539    cpu0/ROB/rob_lbuffer_disambiguation_out110_out
    SLICE_X8Y117         LUT5 (Prop_lut5_I1_O)        0.313     5.852 f  cpu0/ROB/FSM_onehot_stage[2]_i_164/O
                         net (fo=3, routed)           0.508     6.360    cpu0/ROB/busy_reg[11]_0
    SLICE_X8Y117         LUT6 (Prop_lut6_I3_O)        0.124     6.484 f  cpu0/ROB/FSM_onehot_stage[2]_i_86/O
                         net (fo=24, routed)          1.141     7.625    cpu0/ROB/FSM_onehot_stage[2]_i_86_n_0
    SLICE_X4Y112         LUT5 (Prop_lut5_I0_O)        0.124     7.749 r  cpu0/ROB/lbuffer_rob_result_out[7]_i_12/O
                         net (fo=2, routed)           0.989     8.738    cpu0/ROB/lbuffer_rob_result_out[7]_i_12_n_0
    SLICE_X4Y108         LUT6 (Prop_lut6_I5_O)        0.124     8.862 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_75/O
                         net (fo=1, routed)           0.427     9.290    cpu0/ROB/lbuffer_rob_result_out[31]_i_75_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I2_O)        0.124     9.414 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_55/O
                         net (fo=2, routed)           0.585     9.999    cpu0/ROB/lbuffer_rob_result_out[31]_i_55_n_0
    SLICE_X3Y105         LUT6 (Prop_lut6_I5_O)        0.124    10.123 f  cpu0/ROB/lbuffer_rob_result_out[31]_i_20_comp_4/O
                         net (fo=1, routed)           0.301    10.424    cpu0/ROB/lbuffer_rob_result_out[31]_i_20_n_0
    SLICE_X3Y104         LUT6 (Prop_lut6_I4_O)        0.124    10.548 f  cpu0/ROB/lbuffer_rob_result_out[31]_i_8_comp/O
                         net (fo=16, routed)          0.841    11.389    cpu0/ROB/lbuffer_rob_result_out[31]_i_8_n_0
    SLICE_X5Y105         LUT6 (Prop_lut6_I0_O)        0.124    11.513 r  cpu0/ROB/lbuffer_rob_result_out[22]_i_1/O
                         net (fo=1, routed)           0.000    11.513    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]_1[21]
    SLICE_X5Y105         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.682     7.020    cpu0/lbuffer/clk_out1
    SLICE_X5Y105         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[22]/C
                         clock pessimism              0.571     7.591    
                         clock uncertainty           -0.121     7.470    
    SLICE_X5Y105         FDRE (Setup_fdre_C_D)        0.032     7.502    cpu0/lbuffer/lbuffer_rob_result_out_reg[22]
  -------------------------------------------------------------------
                         required time                          7.502    
                         arrival time                         -11.513    
  -------------------------------------------------------------------
                         slack                                 -4.011    

Slack (VIOLATED) :        -3.988ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.269ns  (logic 3.591ns (29.268%)  route 8.678ns (70.731%))
  Logic Levels:           16  (CARRY4=2 LUT4=1 LUT5=1 LUT6=9 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 7.019 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.729    -0.783    cpu0/lbuffer/clk_out1
    SLICE_X12Y118        FDSE                                         r  cpu0/lbuffer/head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118        FDSE (Prop_fdse_C_Q)         0.518    -0.265 r  cpu0/lbuffer/head_reg[0]/Q
                         net (fo=37, routed)          1.007     0.742    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA0
    SLICE_X14Y118        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     0.892 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA/O
                         net (fo=144, routed)         1.502     2.394    cpu0/ROB/lbuffer_rob_index_out[0]
    SLICE_X12Y110        LUT6 (Prop_lut6_I4_O)        0.328     2.722 r  cpu0/ROB/FSM_onehot_stage[2]_i_370/O
                         net (fo=1, routed)           0.000     2.722    cpu0/ROB/FSM_onehot_stage[2]_i_370_n_0
    SLICE_X12Y110        MUXF7 (Prop_muxf7_I1_O)      0.247     2.969 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_278/O
                         net (fo=1, routed)           0.000     2.969    cpu0/ROB/FSM_onehot_stage_reg[2]_i_278_n_0
    SLICE_X12Y110        MUXF8 (Prop_muxf8_I0_O)      0.098     3.067 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_159/O
                         net (fo=16, routed)          0.781     3.848    cpu0/ROB/FSM_onehot_stage_reg[2]_i_159_n_0
    SLICE_X18Y115        LUT6 (Prop_lut6_I4_O)        0.319     4.167 r  cpu0/ROB/FSM_onehot_stage[2]_i_379/O
                         net (fo=1, routed)           0.000     4.167    cpu0/ROB/FSM_onehot_stage[2]_i_379_n_0
    SLICE_X18Y115        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.565 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_286/CO[3]
                         net (fo=1, routed)           0.000     4.565    cpu0/ROB/FSM_onehot_stage_reg[2]_i_286_n_0
    SLICE_X18Y116        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.793 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_163/CO[2]
                         net (fo=2, routed)           0.586     5.379    cpu0/ROB/rob_lbuffer_disambiguation_out10_out
    SLICE_X17Y116        LUT6 (Prop_lut6_I2_O)        0.313     5.692 f  cpu0/ROB/FSM_onehot_stage[2]_i_410/O
                         net (fo=3, routed)           0.637     6.329    cpu0/ROB/FSM_onehot_stage[2]_i_410_n_0
    SLICE_X12Y111        LUT4 (Prop_lut4_I1_O)        0.124     6.453 f  cpu0/ROB/lbuffer_rob_result_out[31]_i_97/O
                         net (fo=33, routed)          1.293     7.746    cpu0/ROB/lbuffer_rob_result_out[31]_i_97_n_0
    SLICE_X14Y101        LUT5 (Prop_lut5_I0_O)        0.124     7.870 r  cpu0/ROB/lbuffer_rob_result_out[4]_i_31/O
                         net (fo=1, routed)           0.162     8.032    cpu0/ROB/lbuffer_rob_result_out[4]_i_31_n_0
    SLICE_X14Y101        LUT6 (Prop_lut6_I1_O)        0.124     8.156 r  cpu0/ROB/lbuffer_rob_result_out[4]_i_26/O
                         net (fo=1, routed)           0.582     8.738    cpu0/ROB/lbuffer_rob_result_out[4]_i_26_n_0
    SLICE_X12Y101        LUT6 (Prop_lut6_I2_O)        0.124     8.862 r  cpu0/ROB/lbuffer_rob_result_out[4]_i_20/O
                         net (fo=1, routed)           0.572     9.434    cpu0/ROB/lbuffer_rob_result_out[4]_i_20_n_0
    SLICE_X13Y100        LUT6 (Prop_lut6_I2_O)        0.124     9.558 r  cpu0/ROB/lbuffer_rob_result_out[4]_i_14/O
                         net (fo=1, routed)           0.149     9.707    cpu0/ROB/lbuffer_rob_result_out[4]_i_14_n_0
    SLICE_X13Y100        LUT6 (Prop_lut6_I2_O)        0.124     9.831 r  cpu0/ROB/lbuffer_rob_result_out[4]_i_8/O
                         net (fo=1, routed)           0.482    10.313    cpu0/ROB/lbuffer_rob_result_out[4]_i_8_n_0
    SLICE_X10Y100        LUT6 (Prop_lut6_I2_O)        0.124    10.437 r  cpu0/ROB/lbuffer_rob_result_out[4]_i_3/O
                         net (fo=1, routed)           0.926    11.363    cpu0/ROB/lbuffer_rob_result_out[4]_i_3_n_0
    SLICE_X3Y109         LUT6 (Prop_lut6_I1_O)        0.124    11.487 r  cpu0/ROB/lbuffer_rob_result_out[4]_i_1/O
                         net (fo=1, routed)           0.000    11.487    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]_1[4]
    SLICE_X3Y109         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.681     7.019    cpu0/lbuffer/clk_out1
    SLICE_X3Y109         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[4]/C
                         clock pessimism              0.571     7.590    
                         clock uncertainty           -0.121     7.469    
    SLICE_X3Y109         FDRE (Setup_fdre_C_D)        0.029     7.498    cpu0/lbuffer/lbuffer_rob_result_out_reg[4]
  -------------------------------------------------------------------
                         required time                          7.498    
                         arrival time                         -11.487    
  -------------------------------------------------------------------
                         slack                                 -3.988    

Slack (VIOLATED) :        -3.974ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.258ns  (logic 3.480ns (28.390%)  route 8.778ns (71.610%))
  Logic Levels:           15  (CARRY4=3 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 7.020 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.729    -0.783    cpu0/lbuffer/clk_out1
    SLICE_X12Y118        FDSE                                         r  cpu0/lbuffer/head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118        FDSE (Prop_fdse_C_Q)         0.518    -0.265 r  cpu0/lbuffer/head_reg[0]/Q
                         net (fo=37, routed)          0.997     0.732    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRB0
    SLICE_X14Y118        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     0.884 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMB/O
                         net (fo=92, routed)          1.457     2.341    cpu0/ROB/lbuffer_rob_index_out[2]
    SLICE_X18Y110        MUXF7 (Prop_muxf7_S_O)       0.500     2.841 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_117/O
                         net (fo=1, routed)           0.000     2.841    cpu0/ROB/FSM_onehot_stage_reg[2]_i_117_n_0
    SLICE_X18Y110        MUXF8 (Prop_muxf8_I1_O)      0.094     2.935 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_48/O
                         net (fo=16, routed)          1.005     3.941    cpu0/ROB/FSM_onehot_stage_reg[2]_i_48_n_0
    SLICE_X12Y112        LUT6 (Prop_lut6_I4_O)        0.316     4.257 r  cpu0/ROB/lbuffer_rob_result_out[14]_i_70/O
                         net (fo=1, routed)           0.000     4.257    cpu0/ROB/lbuffer_rob_result_out[14]_i_70_n_0
    SLICE_X12Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.633 r  cpu0/ROB/lbuffer_rob_result_out_reg[14]_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.633    cpu0/ROB/lbuffer_rob_result_out_reg[14]_i_60_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.750 r  cpu0/ROB/lbuffer_rob_result_out_reg[14]_i_48/CO[3]
                         net (fo=1, routed)           0.000     4.750    cpu0/ROB/lbuffer_rob_result_out_reg[14]_i_48_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.979 f  cpu0/ROB/lbuffer_rob_result_out_reg[14]_i_36/CO[2]
                         net (fo=3, routed)           0.670     5.649    cpu0/ROB/rob_lbuffer_disambiguation_out17_out
    SLICE_X13Y116        LUT5 (Prop_lut5_I0_O)        0.310     5.959 f  cpu0/ROB/FSM_onehot_stage[2]_i_84/O
                         net (fo=67, routed)          1.038     6.997    cpu0/ROB/FSM_onehot_stage[2]_i_84_n_0
    SLICE_X19Y107        LUT5 (Prop_lut5_I3_O)        0.124     7.121 f  cpu0/ROB/lbuffer_rob_result_out[26]_i_27/O
                         net (fo=1, routed)           0.808     7.928    cpu0/ROB/lbuffer_rob_result_out[26]_i_27_n_0
    SLICE_X16Y107        LUT6 (Prop_lut6_I0_O)        0.124     8.052 r  cpu0/ROB/lbuffer_rob_result_out[26]_i_23/O
                         net (fo=1, routed)           0.819     8.871    cpu0/ROB/lbuffer_rob_result_out[26]_i_23_n_0
    SLICE_X12Y106        LUT6 (Prop_lut6_I2_O)        0.124     8.995 r  cpu0/ROB/lbuffer_rob_result_out[26]_i_17/O
                         net (fo=1, routed)           0.416     9.412    cpu0/ROB/lbuffer_rob_result_out[26]_i_17_n_0
    SLICE_X12Y105        LUT6 (Prop_lut6_I2_O)        0.124     9.536 r  cpu0/ROB/lbuffer_rob_result_out[26]_i_11/O
                         net (fo=1, routed)           0.461     9.997    cpu0/ROB/lbuffer_rob_result_out[26]_i_11_n_0
    SLICE_X11Y107        LUT6 (Prop_lut6_I2_O)        0.124    10.121 r  cpu0/ROB/lbuffer_rob_result_out[26]_i_5/O
                         net (fo=1, routed)           0.459    10.579    cpu0/ROB/lbuffer_rob_result_out[26]_i_5_n_0
    SLICE_X9Y104         LUT6 (Prop_lut6_I2_O)        0.124    10.703 r  cpu0/ROB/lbuffer_rob_result_out[26]_i_2/O
                         net (fo=1, routed)           0.648    11.351    cpu0/ROB/rob_lbuffer_forwarding_data[26]
    SLICE_X4Y103         LUT6 (Prop_lut6_I3_O)        0.124    11.475 r  cpu0/ROB/lbuffer_rob_result_out[26]_i_1/O
                         net (fo=1, routed)           0.000    11.475    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]_1[25]
    SLICE_X4Y103         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.682     7.020    cpu0/lbuffer/clk_out1
    SLICE_X4Y103         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[26]/C
                         clock pessimism              0.571     7.591    
                         clock uncertainty           -0.121     7.470    
    SLICE_X4Y103         FDRE (Setup_fdre_C_D)        0.031     7.501    cpu0/lbuffer/lbuffer_rob_result_out_reg[26]
  -------------------------------------------------------------------
                         required time                          7.501    
                         arrival time                         -11.475    
  -------------------------------------------------------------------
                         slack                                 -3.974    

Slack (VIOLATED) :        -3.969ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.798ns  (logic 3.698ns (31.345%)  route 8.100ns (68.655%))
  Logic Levels:           16  (CARRY4=3 LUT3=1 LUT6=9 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 6.846 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.729    -0.783    cpu0/lbuffer/clk_out1
    SLICE_X12Y118        FDSE                                         r  cpu0/lbuffer/head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118        FDSE (Prop_fdse_C_Q)         0.518    -0.265 r  cpu0/lbuffer/head_reg[0]/Q
                         net (fo=37, routed)          1.007     0.742    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA0
    SLICE_X14Y118        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     0.892 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA/O
                         net (fo=144, routed)         1.246     2.138    cpu0/ROB/lbuffer_rob_index_out[0]
    SLICE_X20Y113        LUT6 (Prop_lut6_I4_O)        0.328     2.466 r  cpu0/ROB/FSM_onehot_stage[2]_i_213/O
                         net (fo=1, routed)           0.000     2.466    cpu0/ROB/FSM_onehot_stage[2]_i_213_n_0
    SLICE_X20Y113        MUXF7 (Prop_muxf7_I1_O)      0.245     2.711 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_106/O
                         net (fo=1, routed)           0.000     2.711    cpu0/ROB/FSM_onehot_stage_reg[2]_i_106_n_0
    SLICE_X20Y113        MUXF8 (Prop_muxf8_I0_O)      0.104     2.815 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_44/O
                         net (fo=16, routed)          1.097     3.913    cpu0/ROB/FSM_onehot_stage_reg[2]_i_44_n_0
    SLICE_X14Y112        LUT6 (Prop_lut6_I3_O)        0.316     4.229 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_30/O
                         net (fo=1, routed)           0.000     4.229    cpu0/ROB/lbuffer_rob_h_out[3]_i_30_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.742 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.742    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_22_n_0
    SLICE_X14Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.859 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.859    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_18_n_0
    SLICE_X14Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.088 f  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_15/CO[2]
                         net (fo=5, routed)           0.637     5.725    cpu0/ROB/rob_lbuffer_disambiguation_out16_out
    SLICE_X20Y114        LUT6 (Prop_lut6_I2_O)        0.310     6.035 r  cpu0/ROB/lbuffer_rob_result_out[6]_i_66/O
                         net (fo=13, routed)          1.073     7.107    cpu0/ROB/lbuffer_rob_result_out[6]_i_66_n_0
    SLICE_X6Y114         LUT3 (Prop_lut3_I1_O)        0.124     7.231 f  cpu0/ROB/FSM_onehot_stage[2]_i_332/O
                         net (fo=1, routed)           0.577     7.809    cpu0/ROB/FSM_onehot_stage[2]_i_332_n_0
    SLICE_X5Y113         LUT6 (Prop_lut6_I5_O)        0.124     7.933 f  cpu0/ROB/FSM_onehot_stage[2]_i_201/O
                         net (fo=3, routed)           0.584     8.517    cpu0/ROB/FSM_onehot_stage[2]_i_201_n_0
    SLICE_X5Y112         LUT6 (Prop_lut6_I3_O)        0.124     8.641 f  cpu0/ROB/FSM_onehot_stage[2]_i_99/O
                         net (fo=1, routed)           0.151     8.792    cpu0/ROB/FSM_onehot_stage[2]_i_99_n_0
    SLICE_X5Y112         LUT6 (Prop_lut6_I3_O)        0.124     8.916 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_12/O
                         net (fo=1, routed)           0.307     9.223    cpu0/ROB/lbuffer_rob_h_out[3]_i_12_n_0
    SLICE_X3Y111         LUT6 (Prop_lut6_I4_O)        0.124     9.347 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_8_comp/O
                         net (fo=1, routed)           0.151     9.498    cpu0/ROB/lbuffer_rob_h_out[3]_i_8_n_0
    SLICE_X3Y111         LUT6 (Prop_lut6_I3_O)        0.124     9.622 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_4_comp/O
                         net (fo=3, routed)           0.329     9.952    cpu0/lbuffer/lbuffer_rob_result_out_reg[0]_0
    SLICE_X3Y110         LUT6 (Prop_lut6_I1_O)        0.124    10.076 r  cpu0/lbuffer/lbuffer_rob_result_out[31]_i_1/O
                         net (fo=32, routed)          0.940    11.015    cpu0/lbuffer/lbuffer_rob_result_out[31]_i_1_n_0
    SLICE_X6Y99          FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.508     6.846    cpu0/lbuffer/clk_out1
    SLICE_X6Y99          FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[9]/C
                         clock pessimism              0.491     7.336    
                         clock uncertainty           -0.121     7.216    
    SLICE_X6Y99          FDRE (Setup_fdre_C_CE)      -0.169     7.047    cpu0/lbuffer/lbuffer_rob_result_out_reg[9]
  -------------------------------------------------------------------
                         required time                          7.047    
                         arrival time                         -11.015    
  -------------------------------------------------------------------
                         slack                                 -3.969    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.284ns  (logic 3.678ns (29.941%)  route 8.606ns (70.059%))
  Logic Levels:           16  (CARRY4=3 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 7.020 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.729    -0.783    cpu0/lbuffer/clk_out1
    SLICE_X12Y118        FDSE                                         r  cpu0/lbuffer/head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118        FDSE (Prop_fdse_C_Q)         0.518    -0.265 r  cpu0/lbuffer/head_reg[0]/Q
                         net (fo=37, routed)          1.007     0.742    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA0
    SLICE_X14Y118        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     0.892 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA/O
                         net (fo=144, routed)         1.459     2.351    cpu0/ROB/lbuffer_rob_index_out[0]
    SLICE_X15Y109        LUT6 (Prop_lut6_I4_O)        0.328     2.679 r  cpu0/ROB/FSM_onehot_stage[2]_i_348/O
                         net (fo=1, routed)           0.000     2.679    cpu0/ROB/FSM_onehot_stage[2]_i_348_n_0
    SLICE_X15Y109        MUXF7 (Prop_muxf7_I1_O)      0.217     2.896 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_211/O
                         net (fo=1, routed)           0.000     2.896    cpu0/ROB/FSM_onehot_stage_reg[2]_i_211_n_0
    SLICE_X15Y109        MUXF8 (Prop_muxf8_I1_O)      0.094     2.990 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_105/O
                         net (fo=16, routed)          0.708     3.698    cpu0/ROB/FSM_onehot_stage_reg[2]_i_105_n_0
    SLICE_X13Y113        LUT6 (Prop_lut6_I4_O)        0.316     4.014 r  cpu0/ROB/lbuffer_rob_result_out[6]_i_80/O
                         net (fo=1, routed)           0.000     4.014    cpu0/ROB/lbuffer_rob_result_out[6]_i_80_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.546 r  cpu0/ROB/lbuffer_rob_result_out_reg[6]_i_56/CO[3]
                         net (fo=1, routed)           0.000     4.546    cpu0/ROB/lbuffer_rob_result_out_reg[6]_i_56_n_0
    SLICE_X13Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.660 r  cpu0/ROB/lbuffer_rob_result_out_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.660    cpu0/ROB/lbuffer_rob_result_out_reg[6]_i_35_n_0
    SLICE_X13Y115        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.888 r  cpu0/ROB/lbuffer_rob_result_out_reg[6]_i_21/CO[2]
                         net (fo=2, routed)           0.651     5.539    cpu0/ROB/rob_lbuffer_disambiguation_out110_out
    SLICE_X8Y117         LUT5 (Prop_lut5_I1_O)        0.313     5.852 f  cpu0/ROB/FSM_onehot_stage[2]_i_164/O
                         net (fo=3, routed)           0.508     6.360    cpu0/ROB/busy_reg[11]_0
    SLICE_X8Y117         LUT6 (Prop_lut6_I3_O)        0.124     6.484 f  cpu0/ROB/FSM_onehot_stage[2]_i_86/O
                         net (fo=24, routed)          1.141     7.625    cpu0/ROB/FSM_onehot_stage[2]_i_86_n_0
    SLICE_X4Y112         LUT5 (Prop_lut5_I0_O)        0.124     7.749 r  cpu0/ROB/lbuffer_rob_result_out[7]_i_12/O
                         net (fo=2, routed)           0.989     8.738    cpu0/ROB/lbuffer_rob_result_out[7]_i_12_n_0
    SLICE_X4Y108         LUT6 (Prop_lut6_I5_O)        0.124     8.862 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_75/O
                         net (fo=1, routed)           0.427     9.290    cpu0/ROB/lbuffer_rob_result_out[31]_i_75_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I2_O)        0.124     9.414 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_55/O
                         net (fo=2, routed)           0.585     9.999    cpu0/ROB/lbuffer_rob_result_out[31]_i_55_n_0
    SLICE_X3Y105         LUT6 (Prop_lut6_I5_O)        0.124    10.123 f  cpu0/ROB/lbuffer_rob_result_out[31]_i_20_comp_4/O
                         net (fo=1, routed)           0.301    10.424    cpu0/ROB/lbuffer_rob_result_out[31]_i_20_n_0
    SLICE_X3Y104         LUT6 (Prop_lut6_I4_O)        0.124    10.548 f  cpu0/ROB/lbuffer_rob_result_out[31]_i_8_comp/O
                         net (fo=16, routed)          0.830    11.378    cpu0/ROB/lbuffer_rob_result_out[31]_i_8_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I0_O)        0.124    11.502 r  cpu0/ROB/lbuffer_rob_result_out[29]_i_1/O
                         net (fo=1, routed)           0.000    11.502    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]_1[28]
    SLICE_X6Y104         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.682     7.020    cpu0/lbuffer/clk_out1
    SLICE_X6Y104         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[29]/C
                         clock pessimism              0.571     7.591    
                         clock uncertainty           -0.121     7.470    
    SLICE_X6Y104         FDRE (Setup_fdre_C_D)        0.077     7.547    cpu0/lbuffer/lbuffer_rob_result_out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.547    
                         arrival time                         -11.502    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.920ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.204ns  (logic 3.554ns (29.121%)  route 8.650ns (70.879%))
  Logic Levels:           15  (CARRY4=3 LUT6=9 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 7.020 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.729    -0.783    cpu0/lbuffer/clk_out1
    SLICE_X12Y118        FDSE                                         r  cpu0/lbuffer/head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118        FDSE (Prop_fdse_C_Q)         0.518    -0.265 r  cpu0/lbuffer/head_reg[0]/Q
                         net (fo=37, routed)          1.007     0.742    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA0
    SLICE_X14Y118        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     0.892 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA/O
                         net (fo=144, routed)         1.459     2.351    cpu0/ROB/lbuffer_rob_index_out[0]
    SLICE_X15Y109        LUT6 (Prop_lut6_I4_O)        0.328     2.679 r  cpu0/ROB/FSM_onehot_stage[2]_i_348/O
                         net (fo=1, routed)           0.000     2.679    cpu0/ROB/FSM_onehot_stage[2]_i_348_n_0
    SLICE_X15Y109        MUXF7 (Prop_muxf7_I1_O)      0.217     2.896 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_211/O
                         net (fo=1, routed)           0.000     2.896    cpu0/ROB/FSM_onehot_stage_reg[2]_i_211_n_0
    SLICE_X15Y109        MUXF8 (Prop_muxf8_I1_O)      0.094     2.990 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_105/O
                         net (fo=16, routed)          0.916     3.906    cpu0/ROB/FSM_onehot_stage_reg[2]_i_105_n_0
    SLICE_X9Y113         LUT6 (Prop_lut6_I4_O)        0.316     4.222 r  cpu0/ROB/FSM_onehot_stage[2]_i_385/O
                         net (fo=1, routed)           0.000     4.222    cpu0/ROB/FSM_onehot_stage[2]_i_385_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.754 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_291/CO[3]
                         net (fo=1, routed)           0.000     4.754    cpu0/ROB/FSM_onehot_stage_reg[2]_i_291_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.868 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_165/CO[3]
                         net (fo=1, routed)           0.000     4.868    cpu0/ROB/FSM_onehot_stage_reg[2]_i_165_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.096 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_69/CO[2]
                         net (fo=5, routed)           0.629     5.725    cpu0/ROB/rob_lbuffer_disambiguation_out12_out
    SLICE_X8Y111         LUT6 (Prop_lut6_I4_O)        0.313     6.038 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_101_comp/O
                         net (fo=39, routed)          1.583     7.621    cpu0/ROB/lbuffer_rob_result_out[31]_i_101_n_0
    SLICE_X22Y108        LUT6 (Prop_lut6_I0_O)        0.124     7.745 r  cpu0/ROB/lbuffer_rob_result_out[23]_i_29/O
                         net (fo=1, routed)           0.395     8.140    cpu0/ROB/lbuffer_rob_result_out[23]_i_29_n_0
    SLICE_X21Y109        LUT6 (Prop_lut6_I2_O)        0.124     8.264 r  cpu0/ROB/lbuffer_rob_result_out[23]_i_23/O
                         net (fo=1, routed)           0.797     9.061    cpu0/ROB/lbuffer_rob_result_out[23]_i_23_n_0
    SLICE_X21Y108        LUT6 (Prop_lut6_I2_O)        0.124     9.185 r  cpu0/ROB/lbuffer_rob_result_out[23]_i_17/O
                         net (fo=1, routed)           0.549     9.735    cpu0/ROB/lbuffer_rob_result_out[23]_i_17_n_0
    SLICE_X21Y105        LUT6 (Prop_lut6_I2_O)        0.124     9.859 r  cpu0/ROB/lbuffer_rob_result_out[23]_i_11/O
                         net (fo=1, routed)           0.598    10.457    cpu0/ROB/lbuffer_rob_result_out[23]_i_11_n_0
    SLICE_X12Y105        LUT6 (Prop_lut6_I4_O)        0.124    10.581 r  cpu0/ROB/lbuffer_rob_result_out[23]_i_2_comp/O
                         net (fo=1, routed)           0.716    11.298    cpu0/ROB/rob_lbuffer_forwarding_data[23]
    SLICE_X5Y104         LUT6 (Prop_lut6_I3_O)        0.124    11.422 r  cpu0/ROB/lbuffer_rob_result_out[23]_i_1/O
                         net (fo=1, routed)           0.000    11.422    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]_1[22]
    SLICE_X5Y104         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.682     7.020    cpu0/lbuffer/clk_out1
    SLICE_X5Y104         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[23]/C
                         clock pessimism              0.571     7.591    
                         clock uncertainty           -0.121     7.470    
    SLICE_X5Y104         FDRE (Setup_fdre_C_D)        0.031     7.501    cpu0/lbuffer/lbuffer_rob_result_out_reg[23]
  -------------------------------------------------------------------
                         required time                          7.501    
                         arrival time                         -11.422    
  -------------------------------------------------------------------
                         slack                                 -3.920    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 cpu0/icache/icache_ramctrl_addr_out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/icache/tag_reg_64_127_18_20/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.148ns (52.784%)  route 0.132ns (47.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.563    -0.618    cpu0/icache/clk_out1
    SLICE_X10Y92         FDRE                                         r  cpu0/icache/icache_ramctrl_addr_out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y92         FDRE (Prop_fdre_C_Q)         0.148    -0.470 r  cpu0/icache/icache_ramctrl_addr_out_reg[29]/Q
                         net (fo=2, routed)           0.132    -0.338    cpu0/icache/tag_reg_64_127_18_20/DIC
    SLICE_X8Y93          RAMD64E                                      r  cpu0/icache/tag_reg_64_127_18_20/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.833    -0.856    cpu0/icache/tag_reg_64_127_18_20/WCLK
    SLICE_X8Y93          RAMD64E                                      r  cpu0/icache/tag_reg_64_127_18_20/RAMC/CLK
                         clock pessimism              0.275    -0.581    
    SLICE_X8Y93          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.090    -0.491    cpu0/icache/tag_reg_64_127_18_20/RAMC
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 cpu0/ram_controller/inst_inst_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/icache/value_reg_0_63_6_8/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.148ns (52.795%)  route 0.132ns (47.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.560    -0.621    cpu0/ram_controller/clk_out1
    SLICE_X10Y85         FDRE                                         r  cpu0/ram_controller/inst_inst_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.148    -0.473 r  cpu0/ram_controller/inst_inst_out_reg[8]/Q
                         net (fo=2, routed)           0.132    -0.341    cpu0/icache/value_reg_0_63_6_8/DIC
    SLICE_X8Y86          RAMD64E                                      r  cpu0/icache/value_reg_0_63_6_8/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.828    -0.861    cpu0/icache/value_reg_0_63_6_8/WCLK
    SLICE_X8Y86          RAMD64E                                      r  cpu0/icache/value_reg_0_63_6_8/RAMC/CLK
                         clock pessimism              0.275    -0.586    
    SLICE_X8Y86          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.090    -0.496    cpu0/icache/value_reg_0_63_6_8/RAMC
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 cpu0/instqueue/pc_reg[6][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/instqueue/instqueue_decoder_pc_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.250ns (81.672%)  route 0.056ns (18.328%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.593    -0.588    cpu0/instqueue/clk_out1
    SLICE_X3Y93          FDRE                                         r  cpu0/instqueue/pc_reg[6][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  cpu0/instqueue/pc_reg[6][31]/Q
                         net (fo=1, routed)           0.056    -0.391    cpu0/instqueue/pc_reg[6]_164[31]
    SLICE_X2Y93          LUT6 (Prop_lut6_I1_O)        0.045    -0.346 r  cpu0/instqueue/instqueue_decoder_pc_out[31]_i_3/O
                         net (fo=1, routed)           0.000    -0.346    cpu0/instqueue/instqueue_decoder_pc_out[31]_i_3_n_0
    SLICE_X2Y93          MUXF7 (Prop_muxf7_I1_O)      0.064    -0.282 r  cpu0/instqueue/instqueue_decoder_pc_out_reg[31]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    cpu0/instqueue/pc[31]
    SLICE_X2Y93          FDRE                                         r  cpu0/instqueue/instqueue_decoder_pc_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.863    -0.826    cpu0/instqueue/clk_out1
    SLICE_X2Y93          FDRE                                         r  cpu0/instqueue/instqueue_decoder_pc_out_reg[31]/C
                         clock pessimism              0.251    -0.575    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.134    -0.441    cpu0/instqueue/instqueue_decoder_pc_out_reg[31]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 cpu0/instqueue/pc_reg[4][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/instqueue/instqueue_decoder_pc_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.250ns (81.672%)  route 0.056ns (18.328%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.594    -0.587    cpu0/instqueue/clk_out1
    SLICE_X3Y97          FDRE                                         r  cpu0/instqueue/pc_reg[4][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  cpu0/instqueue/pc_reg[4][23]/Q
                         net (fo=1, routed)           0.056    -0.390    cpu0/instqueue/pc_reg[4]_166[23]
    SLICE_X2Y97          LUT6 (Prop_lut6_I5_O)        0.045    -0.345 r  cpu0/instqueue/instqueue_decoder_pc_out[23]_i_3/O
                         net (fo=1, routed)           0.000    -0.345    cpu0/instqueue/instqueue_decoder_pc_out[23]_i_3_n_0
    SLICE_X2Y97          MUXF7 (Prop_muxf7_I1_O)      0.064    -0.281 r  cpu0/instqueue/instqueue_decoder_pc_out_reg[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    cpu0/instqueue/pc[23]
    SLICE_X2Y97          FDRE                                         r  cpu0/instqueue/instqueue_decoder_pc_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.864    -0.825    cpu0/instqueue/clk_out1
    SLICE_X2Y97          FDRE                                         r  cpu0/instqueue/instqueue_decoder_pc_out_reg[23]/C
                         clock pessimism              0.251    -0.574    
    SLICE_X2Y97          FDRE (Hold_fdre_C_D)         0.134    -0.440    cpu0/instqueue/instqueue_decoder_pc_out_reg[23]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.141ns (27.856%)  route 0.365ns (72.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.557    -0.624    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X31Y65         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.365    -0.118    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/ADDRD0
    SLICE_X34Y59         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.827    -0.862    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/WCLK
    SLICE_X34Y59         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMA/CLK
                         clock pessimism              0.275    -0.587    
    SLICE_X34Y59         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.277    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.141ns (27.856%)  route 0.365ns (72.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.557    -0.624    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X31Y65         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.365    -0.118    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/ADDRD0
    SLICE_X34Y59         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.827    -0.862    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/WCLK
    SLICE_X34Y59         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMB/CLK
                         clock pessimism              0.275    -0.587    
    SLICE_X34Y59         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.277    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.141ns (27.856%)  route 0.365ns (72.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.557    -0.624    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X31Y65         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.365    -0.118    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/ADDRD0
    SLICE_X34Y59         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.827    -0.862    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/WCLK
    SLICE_X34Y59         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMC/CLK
                         clock pessimism              0.275    -0.587    
    SLICE_X34Y59         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.277    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.141ns (27.856%)  route 0.365ns (72.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.557    -0.624    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X31Y65         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.365    -0.118    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/ADDRD0
    SLICE_X34Y59         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.827    -0.862    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/WCLK
    SLICE_X34Y59         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMD/CLK
                         clock pessimism              0.275    -0.587    
    SLICE_X34Y59         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.277    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 cpu0/ram_controller/inst_inst_out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/icache/value_reg_64_127_21_23/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.576%)  route 0.136ns (51.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.561    -0.620    cpu0/ram_controller/clk_out1
    SLICE_X13Y87         FDRE                                         r  cpu0/ram_controller/inst_inst_out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y87         FDRE (Prop_fdre_C_Q)         0.128    -0.492 r  cpu0/ram_controller/inst_inst_out_reg[23]/Q
                         net (fo=2, routed)           0.136    -0.357    cpu0/icache/value_reg_64_127_21_23/DIC
    SLICE_X12Y87         RAMD64E                                      r  cpu0/icache/value_reg_64_127_21_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.829    -0.860    cpu0/icache/value_reg_64_127_21_23/WCLK
    SLICE_X12Y87         RAMD64E                                      r  cpu0/icache/value_reg_64_127_21_23/RAMC/CLK
                         clock pessimism              0.253    -0.607    
    SLICE_X12Y87         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.091    -0.516    cpu0/icache/value_reg_64_127_21_23/RAMC
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 hci0/q_tx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_6_6/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.453%)  route 0.176ns (55.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.557    -0.624    hci0/clk_out1
    SLICE_X32Y65         FDRE                                         r  hci0/q_tx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  hci0/q_tx_data_reg[6]/Q
                         net (fo=32, routed)          0.176    -0.307    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_6_6/D
    SLICE_X30Y67         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.821    -0.868    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_6_6/WCLK
    SLICE_X30Y67         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_6_6/SP/CLK
                         clock pessimism              0.256    -0.612    
    SLICE_X30Y67         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.468    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.161    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.333       5.441      RAMB36_X2Y14     ram0/ram_bram/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.333       5.441      RAMB36_X2Y9      ram0/ram_bram/ram_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.333       5.441      RAMB36_X1Y10     ram0/ram_bram/ram_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.333       5.441      RAMB36_X0Y14     ram0/ram_bram/ram_reg_2_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.333       5.441      RAMB36_X1Y13     ram0/ram_bram/ram_reg_3_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.333       5.441      RAMB36_X1Y5      ram0/ram_bram/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.333       5.441      RAMB36_X2Y13     ram0/ram_bram/ram_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.333       5.441      RAMB36_X1Y8      ram0/ram_bram/ram_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.333       5.441      RAMB36_X0Y12     ram0/ram_bram/ram_reg_2_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.333       5.441      RAMB36_X0Y5      ram0/ram_bram/ram_reg_3_5/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.333       205.027    MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.167       2.917      SLICE_X38Y62     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.167       2.917      SLICE_X38Y62     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.167       2.917      SLICE_X38Y62     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.167       2.917      SLICE_X38Y62     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.167       2.917      SLICE_X30Y67     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_6_6/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.167       2.917      SLICE_X30Y67     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_6_6/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.167       2.917      SLICE_X30Y67     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_7_7/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.167       2.917      SLICE_X30Y67     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_7_7/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.167       2.917      SLICE_X30Y64     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.167       2.917      SLICE_X30Y64     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_3_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.167       2.917      SLICE_X46Y64     hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.167       2.917      SLICE_X46Y64     hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.167       2.917      SLICE_X46Y64     hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.167       2.917      SLICE_X46Y64     hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.167       2.917      SLICE_X46Y64     hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.167       2.917      SLICE_X46Y64     hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.167       2.917      SLICE_X46Y64     hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.167       2.917      SLICE_X46Y64     hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMD_D1/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.167       2.917      SLICE_X38Y62     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.167       2.917      SLICE_X38Y62     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { NEW_CLOCK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    NEW_CLOCK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :         6277  Failing Endpoints,  Worst Slack       -4.203ns,  Total Violation    -7385.680ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.203ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/lbuffer/FSM_onehot_stage_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.483ns  (logic 3.822ns (30.617%)  route 8.661ns (69.383%))
  Logic Levels:           17  (CARRY4=3 LUT3=1 LUT6=10 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 7.019 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.729    -0.783    cpu0/lbuffer/clk_out1
    SLICE_X12Y118        FDSE                                         r  cpu0/lbuffer/head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118        FDSE (Prop_fdse_C_Q)         0.518    -0.265 r  cpu0/lbuffer/head_reg[0]/Q
                         net (fo=37, routed)          1.007     0.742    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA0
    SLICE_X14Y118        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     0.892 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA/O
                         net (fo=144, routed)         1.246     2.138    cpu0/ROB/lbuffer_rob_index_out[0]
    SLICE_X20Y113        LUT6 (Prop_lut6_I4_O)        0.328     2.466 r  cpu0/ROB/FSM_onehot_stage[2]_i_213/O
                         net (fo=1, routed)           0.000     2.466    cpu0/ROB/FSM_onehot_stage[2]_i_213_n_0
    SLICE_X20Y113        MUXF7 (Prop_muxf7_I1_O)      0.245     2.711 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_106/O
                         net (fo=1, routed)           0.000     2.711    cpu0/ROB/FSM_onehot_stage_reg[2]_i_106_n_0
    SLICE_X20Y113        MUXF8 (Prop_muxf8_I0_O)      0.104     2.815 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_44/O
                         net (fo=16, routed)          1.097     3.913    cpu0/ROB/FSM_onehot_stage_reg[2]_i_44_n_0
    SLICE_X14Y112        LUT6 (Prop_lut6_I3_O)        0.316     4.229 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_30/O
                         net (fo=1, routed)           0.000     4.229    cpu0/ROB/lbuffer_rob_h_out[3]_i_30_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.742 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.742    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_22_n_0
    SLICE_X14Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.859 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.859    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_18_n_0
    SLICE_X14Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.088 f  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_15/CO[2]
                         net (fo=5, routed)           0.637     5.725    cpu0/ROB/rob_lbuffer_disambiguation_out16_out
    SLICE_X20Y114        LUT6 (Prop_lut6_I2_O)        0.310     6.035 r  cpu0/ROB/lbuffer_rob_result_out[6]_i_66/O
                         net (fo=13, routed)          1.073     7.107    cpu0/ROB/lbuffer_rob_result_out[6]_i_66_n_0
    SLICE_X6Y114         LUT3 (Prop_lut3_I1_O)        0.124     7.231 f  cpu0/ROB/FSM_onehot_stage[2]_i_332/O
                         net (fo=1, routed)           0.577     7.809    cpu0/ROB/FSM_onehot_stage[2]_i_332_n_0
    SLICE_X5Y113         LUT6 (Prop_lut6_I5_O)        0.124     7.933 f  cpu0/ROB/FSM_onehot_stage[2]_i_201/O
                         net (fo=3, routed)           0.768     8.700    cpu0/ROB/FSM_onehot_stage[2]_i_201_n_0
    SLICE_X1Y112         LUT6 (Prop_lut6_I3_O)        0.124     8.824 f  cpu0/ROB/FSM_onehot_stage[2]_i_99_replica/O
                         net (fo=1, routed)           0.707     9.531    cpu0/ROB/FSM_onehot_stage[2]_i_99_n_0_repN
    SLICE_X3Y112         LUT6 (Prop_lut6_I2_O)        0.124     9.655 f  cpu0/ROB/FSM_onehot_stage[2]_i_40/O
                         net (fo=1, routed)           0.296     9.952    cpu0/ROB/FSM_onehot_stage[2]_i_40_n_0
    SLICE_X1Y111         LUT6 (Prop_lut6_I2_O)        0.124    10.076 f  cpu0/ROB/FSM_onehot_stage[2]_i_16/O
                         net (fo=1, routed)           0.404    10.480    cpu0/ROB/FSM_onehot_stage[2]_i_16_n_0
    SLICE_X1Y110         LUT6 (Prop_lut6_I2_O)        0.124    10.604 f  cpu0/ROB/FSM_onehot_stage[2]_i_7/O
                         net (fo=1, routed)           0.433    11.037    cpu0/lbuffer/FSM_onehot_stage_reg[2]_2
    SLICE_X1Y110         LUT6 (Prop_lut6_I3_O)        0.124    11.161 r  cpu0/lbuffer/FSM_onehot_stage[2]_i_2__0/O
                         net (fo=2, routed)           0.416    11.577    cpu0/lbuffer/FSM_onehot_stage[2]_i_2__0_n_0
    SLICE_X1Y110         LUT6 (Prop_lut6_I1_O)        0.124    11.701 r  cpu0/lbuffer/FSM_onehot_stage[2]_i_1__0/O
                         net (fo=1, routed)           0.000    11.701    cpu0/lbuffer/FSM_onehot_stage[2]_i_1__0_n_0
    SLICE_X1Y110         FDRE                                         r  cpu0/lbuffer/FSM_onehot_stage_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.681     7.019    cpu0/lbuffer/clk_out1
    SLICE_X1Y110         FDRE                                         r  cpu0/lbuffer/FSM_onehot_stage_reg[2]/C
                         clock pessimism              0.571     7.590    
                         clock uncertainty           -0.123     7.467    
    SLICE_X1Y110         FDRE (Setup_fdre_C_D)        0.031     7.498    cpu0/lbuffer/FSM_onehot_stage_reg[2]
  -------------------------------------------------------------------
                         required time                          7.498    
                         arrival time                         -11.701    
  -------------------------------------------------------------------
                         slack                                 -4.203    

Slack (VIOLATED) :        -4.201ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/lbuffer/FSM_onehot_stage_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.479ns  (logic 3.822ns (30.626%)  route 8.657ns (69.374%))
  Logic Levels:           17  (CARRY4=3 LUT3=1 LUT6=10 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 7.019 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.729    -0.783    cpu0/lbuffer/clk_out1
    SLICE_X12Y118        FDSE                                         r  cpu0/lbuffer/head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118        FDSE (Prop_fdse_C_Q)         0.518    -0.265 r  cpu0/lbuffer/head_reg[0]/Q
                         net (fo=37, routed)          1.007     0.742    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA0
    SLICE_X14Y118        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     0.892 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA/O
                         net (fo=144, routed)         1.246     2.138    cpu0/ROB/lbuffer_rob_index_out[0]
    SLICE_X20Y113        LUT6 (Prop_lut6_I4_O)        0.328     2.466 r  cpu0/ROB/FSM_onehot_stage[2]_i_213/O
                         net (fo=1, routed)           0.000     2.466    cpu0/ROB/FSM_onehot_stage[2]_i_213_n_0
    SLICE_X20Y113        MUXF7 (Prop_muxf7_I1_O)      0.245     2.711 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_106/O
                         net (fo=1, routed)           0.000     2.711    cpu0/ROB/FSM_onehot_stage_reg[2]_i_106_n_0
    SLICE_X20Y113        MUXF8 (Prop_muxf8_I0_O)      0.104     2.815 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_44/O
                         net (fo=16, routed)          1.097     3.913    cpu0/ROB/FSM_onehot_stage_reg[2]_i_44_n_0
    SLICE_X14Y112        LUT6 (Prop_lut6_I3_O)        0.316     4.229 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_30/O
                         net (fo=1, routed)           0.000     4.229    cpu0/ROB/lbuffer_rob_h_out[3]_i_30_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.742 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.742    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_22_n_0
    SLICE_X14Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.859 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.859    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_18_n_0
    SLICE_X14Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.088 f  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_15/CO[2]
                         net (fo=5, routed)           0.637     5.725    cpu0/ROB/rob_lbuffer_disambiguation_out16_out
    SLICE_X20Y114        LUT6 (Prop_lut6_I2_O)        0.310     6.035 r  cpu0/ROB/lbuffer_rob_result_out[6]_i_66/O
                         net (fo=13, routed)          1.073     7.107    cpu0/ROB/lbuffer_rob_result_out[6]_i_66_n_0
    SLICE_X6Y114         LUT3 (Prop_lut3_I1_O)        0.124     7.231 f  cpu0/ROB/FSM_onehot_stage[2]_i_332/O
                         net (fo=1, routed)           0.577     7.809    cpu0/ROB/FSM_onehot_stage[2]_i_332_n_0
    SLICE_X5Y113         LUT6 (Prop_lut6_I5_O)        0.124     7.933 f  cpu0/ROB/FSM_onehot_stage[2]_i_201/O
                         net (fo=3, routed)           0.768     8.700    cpu0/ROB/FSM_onehot_stage[2]_i_201_n_0
    SLICE_X1Y112         LUT6 (Prop_lut6_I3_O)        0.124     8.824 f  cpu0/ROB/FSM_onehot_stage[2]_i_99_replica/O
                         net (fo=1, routed)           0.707     9.531    cpu0/ROB/FSM_onehot_stage[2]_i_99_n_0_repN
    SLICE_X3Y112         LUT6 (Prop_lut6_I2_O)        0.124     9.655 f  cpu0/ROB/FSM_onehot_stage[2]_i_40/O
                         net (fo=1, routed)           0.296     9.952    cpu0/ROB/FSM_onehot_stage[2]_i_40_n_0
    SLICE_X1Y111         LUT6 (Prop_lut6_I2_O)        0.124    10.076 f  cpu0/ROB/FSM_onehot_stage[2]_i_16/O
                         net (fo=1, routed)           0.404    10.480    cpu0/ROB/FSM_onehot_stage[2]_i_16_n_0
    SLICE_X1Y110         LUT6 (Prop_lut6_I2_O)        0.124    10.604 f  cpu0/ROB/FSM_onehot_stage[2]_i_7/O
                         net (fo=1, routed)           0.433    11.037    cpu0/lbuffer/FSM_onehot_stage_reg[2]_2
    SLICE_X1Y110         LUT6 (Prop_lut6_I3_O)        0.124    11.161 r  cpu0/lbuffer/FSM_onehot_stage[2]_i_2__0/O
                         net (fo=2, routed)           0.412    11.573    cpu0/lbuffer/FSM_onehot_stage[2]_i_2__0_n_0
    SLICE_X1Y110         LUT6 (Prop_lut6_I1_O)        0.124    11.697 r  cpu0/lbuffer/FSM_onehot_stage[1]_i_1__0/O
                         net (fo=1, routed)           0.000    11.697    cpu0/lbuffer/FSM_onehot_stage[1]_i_1__0_n_0
    SLICE_X1Y110         FDRE                                         r  cpu0/lbuffer/FSM_onehot_stage_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.681     7.019    cpu0/lbuffer/clk_out1
    SLICE_X1Y110         FDRE                                         r  cpu0/lbuffer/FSM_onehot_stage_reg[1]/C
                         clock pessimism              0.571     7.590    
                         clock uncertainty           -0.123     7.467    
    SLICE_X1Y110         FDRE (Setup_fdre_C_D)        0.029     7.496    cpu0/lbuffer/FSM_onehot_stage_reg[1]
  -------------------------------------------------------------------
                         required time                          7.496    
                         arrival time                         -11.697    
  -------------------------------------------------------------------
                         slack                                 -4.201    

Slack (VIOLATED) :        -4.067ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.350ns  (logic 3.591ns (29.078%)  route 8.759ns (70.922%))
  Logic Levels:           16  (CARRY4=2 LUT4=1 LUT6=10 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 7.021 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.729    -0.783    cpu0/lbuffer/clk_out1
    SLICE_X12Y118        FDSE                                         r  cpu0/lbuffer/head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118        FDSE (Prop_fdse_C_Q)         0.518    -0.265 r  cpu0/lbuffer/head_reg[0]/Q
                         net (fo=37, routed)          1.007     0.742    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA0
    SLICE_X14Y118        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     0.892 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA/O
                         net (fo=144, routed)         1.502     2.394    cpu0/ROB/lbuffer_rob_index_out[0]
    SLICE_X12Y110        LUT6 (Prop_lut6_I4_O)        0.328     2.722 r  cpu0/ROB/FSM_onehot_stage[2]_i_370/O
                         net (fo=1, routed)           0.000     2.722    cpu0/ROB/FSM_onehot_stage[2]_i_370_n_0
    SLICE_X12Y110        MUXF7 (Prop_muxf7_I1_O)      0.247     2.969 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_278/O
                         net (fo=1, routed)           0.000     2.969    cpu0/ROB/FSM_onehot_stage_reg[2]_i_278_n_0
    SLICE_X12Y110        MUXF8 (Prop_muxf8_I0_O)      0.098     3.067 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_159/O
                         net (fo=16, routed)          0.781     3.848    cpu0/ROB/FSM_onehot_stage_reg[2]_i_159_n_0
    SLICE_X18Y115        LUT6 (Prop_lut6_I4_O)        0.319     4.167 r  cpu0/ROB/FSM_onehot_stage[2]_i_379/O
                         net (fo=1, routed)           0.000     4.167    cpu0/ROB/FSM_onehot_stage[2]_i_379_n_0
    SLICE_X18Y115        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.565 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_286/CO[3]
                         net (fo=1, routed)           0.000     4.565    cpu0/ROB/FSM_onehot_stage_reg[2]_i_286_n_0
    SLICE_X18Y116        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.793 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_163/CO[2]
                         net (fo=2, routed)           0.586     5.379    cpu0/ROB/rob_lbuffer_disambiguation_out10_out
    SLICE_X17Y116        LUT6 (Prop_lut6_I2_O)        0.313     5.692 f  cpu0/ROB/FSM_onehot_stage[2]_i_410/O
                         net (fo=3, routed)           0.637     6.329    cpu0/ROB/FSM_onehot_stage[2]_i_410_n_0
    SLICE_X12Y111        LUT4 (Prop_lut4_I1_O)        0.124     6.453 f  cpu0/ROB/lbuffer_rob_result_out[31]_i_97/O
                         net (fo=33, routed)          0.913     7.366    cpu0/ROB/lbuffer_rob_result_out[31]_i_97_n_0
    SLICE_X11Y106        LUT6 (Prop_lut6_I4_O)        0.124     7.490 r  cpu0/ROB/lbuffer_rob_result_out[25]_i_29/O
                         net (fo=1, routed)           0.661     8.150    cpu0/ROB/lbuffer_rob_result_out[25]_i_29_n_0
    SLICE_X10Y106        LUT6 (Prop_lut6_I2_O)        0.124     8.274 r  cpu0/ROB/lbuffer_rob_result_out[25]_i_23/O
                         net (fo=1, routed)           0.685     8.959    cpu0/ROB/lbuffer_rob_result_out[25]_i_23_n_0
    SLICE_X8Y105         LUT6 (Prop_lut6_I2_O)        0.124     9.083 r  cpu0/ROB/lbuffer_rob_result_out[25]_i_17/O
                         net (fo=1, routed)           0.739     9.822    cpu0/ROB/lbuffer_rob_result_out[25]_i_17_n_0
    SLICE_X8Y102         LUT6 (Prop_lut6_I2_O)        0.124     9.946 r  cpu0/ROB/lbuffer_rob_result_out[25]_i_11/O
                         net (fo=1, routed)           0.286    10.232    cpu0/ROB/lbuffer_rob_result_out[25]_i_11_n_0
    SLICE_X8Y102         LUT6 (Prop_lut6_I2_O)        0.124    10.356 r  cpu0/ROB/lbuffer_rob_result_out[25]_i_5/O
                         net (fo=1, routed)           0.401    10.757    cpu0/ROB/lbuffer_rob_result_out[25]_i_5_n_0
    SLICE_X6Y102         LUT6 (Prop_lut6_I2_O)        0.124    10.881 r  cpu0/ROB/lbuffer_rob_result_out[25]_i_2/O
                         net (fo=1, routed)           0.562    11.443    cpu0/ROB/rob_lbuffer_forwarding_data[25]
    SLICE_X3Y103         LUT6 (Prop_lut6_I3_O)        0.124    11.567 r  cpu0/ROB/lbuffer_rob_result_out[25]_i_1/O
                         net (fo=1, routed)           0.000    11.567    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]_1[24]
    SLICE_X3Y103         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.683     7.021    cpu0/lbuffer/clk_out1
    SLICE_X3Y103         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[25]/C
                         clock pessimism              0.571     7.592    
                         clock uncertainty           -0.123     7.469    
    SLICE_X3Y103         FDRE (Setup_fdre_C_D)        0.031     7.500    cpu0/lbuffer/lbuffer_rob_result_out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.500    
                         arrival time                         -11.567    
  -------------------------------------------------------------------
                         slack                                 -4.067    

Slack (VIOLATED) :        -4.061ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.341ns  (logic 3.531ns (28.612%)  route 8.810ns (71.388%))
  Logic Levels:           15  (CARRY4=3 LUT4=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 7.020 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.729    -0.783    cpu0/lbuffer/clk_out1
    SLICE_X12Y118        FDSE                                         r  cpu0/lbuffer/head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118        FDSE (Prop_fdse_C_Q)         0.518    -0.265 r  cpu0/lbuffer/head_reg[0]/Q
                         net (fo=37, routed)          0.997     0.732    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRB0
    SLICE_X14Y118        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     0.884 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMB/O
                         net (fo=92, routed)          1.335     2.219    cpu0/ROB/lbuffer_rob_index_out[2]
    SLICE_X13Y109        MUXF7 (Prop_muxf7_S_O)       0.520     2.739 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_244/O
                         net (fo=1, routed)           0.000     2.739    cpu0/ROB/FSM_onehot_stage_reg[2]_i_244_n_0
    SLICE_X13Y109        MUXF8 (Prop_muxf8_I0_O)      0.104     2.843 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_129/O
                         net (fo=16, routed)          1.082     3.925    cpu0/ROB/FSM_onehot_stage_reg[2]_i_129_n_0
    SLICE_X16Y113        LUT6 (Prop_lut6_I3_O)        0.316     4.241 r  cpu0/ROB/FSM_onehot_stage[2]_i_397/O
                         net (fo=1, routed)           0.000     4.241    cpu0/ROB/FSM_onehot_stage[2]_i_397_n_0
    SLICE_X16Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.639 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_309/CO[3]
                         net (fo=1, routed)           0.000     4.639    cpu0/ROB/FSM_onehot_stage_reg[2]_i_309_n_0
    SLICE_X16Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.753 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_181/CO[3]
                         net (fo=1, routed)           0.000     4.753    cpu0/ROB/FSM_onehot_stage_reg[2]_i_181_n_0
    SLICE_X16Y115        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.981 f  cpu0/ROB/FSM_onehot_stage_reg[2]_i_78/CO[2]
                         net (fo=4, routed)           0.496     5.477    cpu0/ROB/rob_lbuffer_disambiguation_out13_out
    SLICE_X16Y112        LUT5 (Prop_lut5_I4_O)        0.313     5.790 f  cpu0/ROB/lbuffer_rob_result_out[5]_i_36/O
                         net (fo=26, routed)          1.169     6.959    cpu0/ROB/lbuffer_rob_result_out[5]_i_36_n_0
    SLICE_X7Y113         LUT4 (Prop_lut4_I0_O)        0.124     7.083 f  cpu0/ROB/lbuffer_rob_result_out[18]_i_33/O
                         net (fo=1, routed)           0.625     7.708    cpu0/ROB/lbuffer_rob_result_out[18]_i_33_n_0
    SLICE_X7Y110         LUT6 (Prop_lut6_I5_O)        0.124     7.832 r  cpu0/ROB/lbuffer_rob_result_out[18]_i_31/O
                         net (fo=1, routed)           0.821     8.653    cpu0/ROB/lbuffer_rob_result_out[18]_i_31_n_0
    SLICE_X6Y100         LUT6 (Prop_lut6_I4_O)        0.124     8.777 r  cpu0/ROB/lbuffer_rob_result_out[18]_i_23/O
                         net (fo=1, routed)           0.286     9.064    cpu0/ROB/lbuffer_rob_result_out[18]_i_23_n_0
    SLICE_X6Y100         LUT6 (Prop_lut6_I2_O)        0.124     9.188 r  cpu0/ROB/lbuffer_rob_result_out[18]_i_17/O
                         net (fo=1, routed)           0.656     9.843    cpu0/ROB/lbuffer_rob_result_out[18]_i_17_n_0
    SLICE_X7Y100         LUT6 (Prop_lut6_I2_O)        0.124     9.967 r  cpu0/ROB/lbuffer_rob_result_out[18]_i_11/O
                         net (fo=1, routed)           0.566    10.534    cpu0/ROB/lbuffer_rob_result_out[18]_i_11_n_0
    SLICE_X5Y100         LUT6 (Prop_lut6_I4_O)        0.124    10.658 r  cpu0/ROB/lbuffer_rob_result_out[18]_i_2_comp/O
                         net (fo=1, routed)           0.777    11.434    cpu0/ROB/rob_lbuffer_forwarding_data[18]
    SLICE_X5Y104         LUT6 (Prop_lut6_I3_O)        0.124    11.558 r  cpu0/ROB/lbuffer_rob_result_out[18]_i_1/O
                         net (fo=1, routed)           0.000    11.558    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]_1[17]
    SLICE_X5Y104         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.682     7.020    cpu0/lbuffer/clk_out1
    SLICE_X5Y104         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[18]/C
                         clock pessimism              0.571     7.591    
                         clock uncertainty           -0.123     7.468    
    SLICE_X5Y104         FDRE (Setup_fdre_C_D)        0.029     7.497    cpu0/lbuffer/lbuffer_rob_result_out_reg[18]
  -------------------------------------------------------------------
                         required time                          7.497    
                         arrival time                         -11.558    
  -------------------------------------------------------------------
                         slack                                 -4.061    

Slack (VIOLATED) :        -4.013ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.296ns  (logic 3.678ns (29.913%)  route 8.618ns (70.087%))
  Logic Levels:           16  (CARRY4=3 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 7.020 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.729    -0.783    cpu0/lbuffer/clk_out1
    SLICE_X12Y118        FDSE                                         r  cpu0/lbuffer/head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118        FDSE (Prop_fdse_C_Q)         0.518    -0.265 r  cpu0/lbuffer/head_reg[0]/Q
                         net (fo=37, routed)          1.007     0.742    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA0
    SLICE_X14Y118        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     0.892 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA/O
                         net (fo=144, routed)         1.459     2.351    cpu0/ROB/lbuffer_rob_index_out[0]
    SLICE_X15Y109        LUT6 (Prop_lut6_I4_O)        0.328     2.679 r  cpu0/ROB/FSM_onehot_stage[2]_i_348/O
                         net (fo=1, routed)           0.000     2.679    cpu0/ROB/FSM_onehot_stage[2]_i_348_n_0
    SLICE_X15Y109        MUXF7 (Prop_muxf7_I1_O)      0.217     2.896 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_211/O
                         net (fo=1, routed)           0.000     2.896    cpu0/ROB/FSM_onehot_stage_reg[2]_i_211_n_0
    SLICE_X15Y109        MUXF8 (Prop_muxf8_I1_O)      0.094     2.990 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_105/O
                         net (fo=16, routed)          0.708     3.698    cpu0/ROB/FSM_onehot_stage_reg[2]_i_105_n_0
    SLICE_X13Y113        LUT6 (Prop_lut6_I4_O)        0.316     4.014 r  cpu0/ROB/lbuffer_rob_result_out[6]_i_80/O
                         net (fo=1, routed)           0.000     4.014    cpu0/ROB/lbuffer_rob_result_out[6]_i_80_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.546 r  cpu0/ROB/lbuffer_rob_result_out_reg[6]_i_56/CO[3]
                         net (fo=1, routed)           0.000     4.546    cpu0/ROB/lbuffer_rob_result_out_reg[6]_i_56_n_0
    SLICE_X13Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.660 r  cpu0/ROB/lbuffer_rob_result_out_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.660    cpu0/ROB/lbuffer_rob_result_out_reg[6]_i_35_n_0
    SLICE_X13Y115        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.888 r  cpu0/ROB/lbuffer_rob_result_out_reg[6]_i_21/CO[2]
                         net (fo=2, routed)           0.651     5.539    cpu0/ROB/rob_lbuffer_disambiguation_out110_out
    SLICE_X8Y117         LUT5 (Prop_lut5_I1_O)        0.313     5.852 f  cpu0/ROB/FSM_onehot_stage[2]_i_164/O
                         net (fo=3, routed)           0.508     6.360    cpu0/ROB/busy_reg[11]_0
    SLICE_X8Y117         LUT6 (Prop_lut6_I3_O)        0.124     6.484 f  cpu0/ROB/FSM_onehot_stage[2]_i_86/O
                         net (fo=24, routed)          1.141     7.625    cpu0/ROB/FSM_onehot_stage[2]_i_86_n_0
    SLICE_X4Y112         LUT5 (Prop_lut5_I0_O)        0.124     7.749 r  cpu0/ROB/lbuffer_rob_result_out[7]_i_12/O
                         net (fo=2, routed)           0.989     8.738    cpu0/ROB/lbuffer_rob_result_out[7]_i_12_n_0
    SLICE_X4Y108         LUT6 (Prop_lut6_I5_O)        0.124     8.862 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_75/O
                         net (fo=1, routed)           0.427     9.290    cpu0/ROB/lbuffer_rob_result_out[31]_i_75_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I2_O)        0.124     9.414 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_55/O
                         net (fo=2, routed)           0.585     9.999    cpu0/ROB/lbuffer_rob_result_out[31]_i_55_n_0
    SLICE_X3Y105         LUT6 (Prop_lut6_I5_O)        0.124    10.123 f  cpu0/ROB/lbuffer_rob_result_out[31]_i_20_comp_4/O
                         net (fo=1, routed)           0.301    10.424    cpu0/ROB/lbuffer_rob_result_out[31]_i_20_n_0
    SLICE_X3Y104         LUT6 (Prop_lut6_I4_O)        0.124    10.548 f  cpu0/ROB/lbuffer_rob_result_out[31]_i_8_comp/O
                         net (fo=16, routed)          0.841    11.389    cpu0/ROB/lbuffer_rob_result_out[31]_i_8_n_0
    SLICE_X5Y105         LUT6 (Prop_lut6_I0_O)        0.124    11.513 r  cpu0/ROB/lbuffer_rob_result_out[22]_i_1/O
                         net (fo=1, routed)           0.000    11.513    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]_1[21]
    SLICE_X5Y105         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.682     7.020    cpu0/lbuffer/clk_out1
    SLICE_X5Y105         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[22]/C
                         clock pessimism              0.571     7.591    
                         clock uncertainty           -0.123     7.468    
    SLICE_X5Y105         FDRE (Setup_fdre_C_D)        0.032     7.500    cpu0/lbuffer/lbuffer_rob_result_out_reg[22]
  -------------------------------------------------------------------
                         required time                          7.500    
                         arrival time                         -11.513    
  -------------------------------------------------------------------
                         slack                                 -4.013    

Slack (VIOLATED) :        -3.990ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.269ns  (logic 3.591ns (29.268%)  route 8.678ns (70.731%))
  Logic Levels:           16  (CARRY4=2 LUT4=1 LUT5=1 LUT6=9 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 7.019 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.729    -0.783    cpu0/lbuffer/clk_out1
    SLICE_X12Y118        FDSE                                         r  cpu0/lbuffer/head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118        FDSE (Prop_fdse_C_Q)         0.518    -0.265 r  cpu0/lbuffer/head_reg[0]/Q
                         net (fo=37, routed)          1.007     0.742    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA0
    SLICE_X14Y118        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     0.892 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA/O
                         net (fo=144, routed)         1.502     2.394    cpu0/ROB/lbuffer_rob_index_out[0]
    SLICE_X12Y110        LUT6 (Prop_lut6_I4_O)        0.328     2.722 r  cpu0/ROB/FSM_onehot_stage[2]_i_370/O
                         net (fo=1, routed)           0.000     2.722    cpu0/ROB/FSM_onehot_stage[2]_i_370_n_0
    SLICE_X12Y110        MUXF7 (Prop_muxf7_I1_O)      0.247     2.969 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_278/O
                         net (fo=1, routed)           0.000     2.969    cpu0/ROB/FSM_onehot_stage_reg[2]_i_278_n_0
    SLICE_X12Y110        MUXF8 (Prop_muxf8_I0_O)      0.098     3.067 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_159/O
                         net (fo=16, routed)          0.781     3.848    cpu0/ROB/FSM_onehot_stage_reg[2]_i_159_n_0
    SLICE_X18Y115        LUT6 (Prop_lut6_I4_O)        0.319     4.167 r  cpu0/ROB/FSM_onehot_stage[2]_i_379/O
                         net (fo=1, routed)           0.000     4.167    cpu0/ROB/FSM_onehot_stage[2]_i_379_n_0
    SLICE_X18Y115        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.565 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_286/CO[3]
                         net (fo=1, routed)           0.000     4.565    cpu0/ROB/FSM_onehot_stage_reg[2]_i_286_n_0
    SLICE_X18Y116        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.793 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_163/CO[2]
                         net (fo=2, routed)           0.586     5.379    cpu0/ROB/rob_lbuffer_disambiguation_out10_out
    SLICE_X17Y116        LUT6 (Prop_lut6_I2_O)        0.313     5.692 f  cpu0/ROB/FSM_onehot_stage[2]_i_410/O
                         net (fo=3, routed)           0.637     6.329    cpu0/ROB/FSM_onehot_stage[2]_i_410_n_0
    SLICE_X12Y111        LUT4 (Prop_lut4_I1_O)        0.124     6.453 f  cpu0/ROB/lbuffer_rob_result_out[31]_i_97/O
                         net (fo=33, routed)          1.293     7.746    cpu0/ROB/lbuffer_rob_result_out[31]_i_97_n_0
    SLICE_X14Y101        LUT5 (Prop_lut5_I0_O)        0.124     7.870 r  cpu0/ROB/lbuffer_rob_result_out[4]_i_31/O
                         net (fo=1, routed)           0.162     8.032    cpu0/ROB/lbuffer_rob_result_out[4]_i_31_n_0
    SLICE_X14Y101        LUT6 (Prop_lut6_I1_O)        0.124     8.156 r  cpu0/ROB/lbuffer_rob_result_out[4]_i_26/O
                         net (fo=1, routed)           0.582     8.738    cpu0/ROB/lbuffer_rob_result_out[4]_i_26_n_0
    SLICE_X12Y101        LUT6 (Prop_lut6_I2_O)        0.124     8.862 r  cpu0/ROB/lbuffer_rob_result_out[4]_i_20/O
                         net (fo=1, routed)           0.572     9.434    cpu0/ROB/lbuffer_rob_result_out[4]_i_20_n_0
    SLICE_X13Y100        LUT6 (Prop_lut6_I2_O)        0.124     9.558 r  cpu0/ROB/lbuffer_rob_result_out[4]_i_14/O
                         net (fo=1, routed)           0.149     9.707    cpu0/ROB/lbuffer_rob_result_out[4]_i_14_n_0
    SLICE_X13Y100        LUT6 (Prop_lut6_I2_O)        0.124     9.831 r  cpu0/ROB/lbuffer_rob_result_out[4]_i_8/O
                         net (fo=1, routed)           0.482    10.313    cpu0/ROB/lbuffer_rob_result_out[4]_i_8_n_0
    SLICE_X10Y100        LUT6 (Prop_lut6_I2_O)        0.124    10.437 r  cpu0/ROB/lbuffer_rob_result_out[4]_i_3/O
                         net (fo=1, routed)           0.926    11.363    cpu0/ROB/lbuffer_rob_result_out[4]_i_3_n_0
    SLICE_X3Y109         LUT6 (Prop_lut6_I1_O)        0.124    11.487 r  cpu0/ROB/lbuffer_rob_result_out[4]_i_1/O
                         net (fo=1, routed)           0.000    11.487    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]_1[4]
    SLICE_X3Y109         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.681     7.019    cpu0/lbuffer/clk_out1
    SLICE_X3Y109         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[4]/C
                         clock pessimism              0.571     7.590    
                         clock uncertainty           -0.123     7.467    
    SLICE_X3Y109         FDRE (Setup_fdre_C_D)        0.029     7.496    cpu0/lbuffer/lbuffer_rob_result_out_reg[4]
  -------------------------------------------------------------------
                         required time                          7.496    
                         arrival time                         -11.487    
  -------------------------------------------------------------------
                         slack                                 -3.990    

Slack (VIOLATED) :        -3.976ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.258ns  (logic 3.480ns (28.390%)  route 8.778ns (71.610%))
  Logic Levels:           15  (CARRY4=3 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 7.020 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.729    -0.783    cpu0/lbuffer/clk_out1
    SLICE_X12Y118        FDSE                                         r  cpu0/lbuffer/head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118        FDSE (Prop_fdse_C_Q)         0.518    -0.265 r  cpu0/lbuffer/head_reg[0]/Q
                         net (fo=37, routed)          0.997     0.732    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRB0
    SLICE_X14Y118        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     0.884 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMB/O
                         net (fo=92, routed)          1.457     2.341    cpu0/ROB/lbuffer_rob_index_out[2]
    SLICE_X18Y110        MUXF7 (Prop_muxf7_S_O)       0.500     2.841 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_117/O
                         net (fo=1, routed)           0.000     2.841    cpu0/ROB/FSM_onehot_stage_reg[2]_i_117_n_0
    SLICE_X18Y110        MUXF8 (Prop_muxf8_I1_O)      0.094     2.935 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_48/O
                         net (fo=16, routed)          1.005     3.941    cpu0/ROB/FSM_onehot_stage_reg[2]_i_48_n_0
    SLICE_X12Y112        LUT6 (Prop_lut6_I4_O)        0.316     4.257 r  cpu0/ROB/lbuffer_rob_result_out[14]_i_70/O
                         net (fo=1, routed)           0.000     4.257    cpu0/ROB/lbuffer_rob_result_out[14]_i_70_n_0
    SLICE_X12Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.633 r  cpu0/ROB/lbuffer_rob_result_out_reg[14]_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.633    cpu0/ROB/lbuffer_rob_result_out_reg[14]_i_60_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.750 r  cpu0/ROB/lbuffer_rob_result_out_reg[14]_i_48/CO[3]
                         net (fo=1, routed)           0.000     4.750    cpu0/ROB/lbuffer_rob_result_out_reg[14]_i_48_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.979 f  cpu0/ROB/lbuffer_rob_result_out_reg[14]_i_36/CO[2]
                         net (fo=3, routed)           0.670     5.649    cpu0/ROB/rob_lbuffer_disambiguation_out17_out
    SLICE_X13Y116        LUT5 (Prop_lut5_I0_O)        0.310     5.959 f  cpu0/ROB/FSM_onehot_stage[2]_i_84/O
                         net (fo=67, routed)          1.038     6.997    cpu0/ROB/FSM_onehot_stage[2]_i_84_n_0
    SLICE_X19Y107        LUT5 (Prop_lut5_I3_O)        0.124     7.121 f  cpu0/ROB/lbuffer_rob_result_out[26]_i_27/O
                         net (fo=1, routed)           0.808     7.928    cpu0/ROB/lbuffer_rob_result_out[26]_i_27_n_0
    SLICE_X16Y107        LUT6 (Prop_lut6_I0_O)        0.124     8.052 r  cpu0/ROB/lbuffer_rob_result_out[26]_i_23/O
                         net (fo=1, routed)           0.819     8.871    cpu0/ROB/lbuffer_rob_result_out[26]_i_23_n_0
    SLICE_X12Y106        LUT6 (Prop_lut6_I2_O)        0.124     8.995 r  cpu0/ROB/lbuffer_rob_result_out[26]_i_17/O
                         net (fo=1, routed)           0.416     9.412    cpu0/ROB/lbuffer_rob_result_out[26]_i_17_n_0
    SLICE_X12Y105        LUT6 (Prop_lut6_I2_O)        0.124     9.536 r  cpu0/ROB/lbuffer_rob_result_out[26]_i_11/O
                         net (fo=1, routed)           0.461     9.997    cpu0/ROB/lbuffer_rob_result_out[26]_i_11_n_0
    SLICE_X11Y107        LUT6 (Prop_lut6_I2_O)        0.124    10.121 r  cpu0/ROB/lbuffer_rob_result_out[26]_i_5/O
                         net (fo=1, routed)           0.459    10.579    cpu0/ROB/lbuffer_rob_result_out[26]_i_5_n_0
    SLICE_X9Y104         LUT6 (Prop_lut6_I2_O)        0.124    10.703 r  cpu0/ROB/lbuffer_rob_result_out[26]_i_2/O
                         net (fo=1, routed)           0.648    11.351    cpu0/ROB/rob_lbuffer_forwarding_data[26]
    SLICE_X4Y103         LUT6 (Prop_lut6_I3_O)        0.124    11.475 r  cpu0/ROB/lbuffer_rob_result_out[26]_i_1/O
                         net (fo=1, routed)           0.000    11.475    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]_1[25]
    SLICE_X4Y103         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.682     7.020    cpu0/lbuffer/clk_out1
    SLICE_X4Y103         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[26]/C
                         clock pessimism              0.571     7.591    
                         clock uncertainty           -0.123     7.468    
    SLICE_X4Y103         FDRE (Setup_fdre_C_D)        0.031     7.499    cpu0/lbuffer/lbuffer_rob_result_out_reg[26]
  -------------------------------------------------------------------
                         required time                          7.499    
                         arrival time                         -11.475    
  -------------------------------------------------------------------
                         slack                                 -3.976    

Slack (VIOLATED) :        -3.971ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.798ns  (logic 3.698ns (31.345%)  route 8.100ns (68.655%))
  Logic Levels:           16  (CARRY4=3 LUT3=1 LUT6=9 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 6.846 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.729    -0.783    cpu0/lbuffer/clk_out1
    SLICE_X12Y118        FDSE                                         r  cpu0/lbuffer/head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118        FDSE (Prop_fdse_C_Q)         0.518    -0.265 r  cpu0/lbuffer/head_reg[0]/Q
                         net (fo=37, routed)          1.007     0.742    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA0
    SLICE_X14Y118        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     0.892 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA/O
                         net (fo=144, routed)         1.246     2.138    cpu0/ROB/lbuffer_rob_index_out[0]
    SLICE_X20Y113        LUT6 (Prop_lut6_I4_O)        0.328     2.466 r  cpu0/ROB/FSM_onehot_stage[2]_i_213/O
                         net (fo=1, routed)           0.000     2.466    cpu0/ROB/FSM_onehot_stage[2]_i_213_n_0
    SLICE_X20Y113        MUXF7 (Prop_muxf7_I1_O)      0.245     2.711 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_106/O
                         net (fo=1, routed)           0.000     2.711    cpu0/ROB/FSM_onehot_stage_reg[2]_i_106_n_0
    SLICE_X20Y113        MUXF8 (Prop_muxf8_I0_O)      0.104     2.815 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_44/O
                         net (fo=16, routed)          1.097     3.913    cpu0/ROB/FSM_onehot_stage_reg[2]_i_44_n_0
    SLICE_X14Y112        LUT6 (Prop_lut6_I3_O)        0.316     4.229 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_30/O
                         net (fo=1, routed)           0.000     4.229    cpu0/ROB/lbuffer_rob_h_out[3]_i_30_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.742 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.742    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_22_n_0
    SLICE_X14Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.859 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.859    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_18_n_0
    SLICE_X14Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.088 f  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_15/CO[2]
                         net (fo=5, routed)           0.637     5.725    cpu0/ROB/rob_lbuffer_disambiguation_out16_out
    SLICE_X20Y114        LUT6 (Prop_lut6_I2_O)        0.310     6.035 r  cpu0/ROB/lbuffer_rob_result_out[6]_i_66/O
                         net (fo=13, routed)          1.073     7.107    cpu0/ROB/lbuffer_rob_result_out[6]_i_66_n_0
    SLICE_X6Y114         LUT3 (Prop_lut3_I1_O)        0.124     7.231 f  cpu0/ROB/FSM_onehot_stage[2]_i_332/O
                         net (fo=1, routed)           0.577     7.809    cpu0/ROB/FSM_onehot_stage[2]_i_332_n_0
    SLICE_X5Y113         LUT6 (Prop_lut6_I5_O)        0.124     7.933 f  cpu0/ROB/FSM_onehot_stage[2]_i_201/O
                         net (fo=3, routed)           0.584     8.517    cpu0/ROB/FSM_onehot_stage[2]_i_201_n_0
    SLICE_X5Y112         LUT6 (Prop_lut6_I3_O)        0.124     8.641 f  cpu0/ROB/FSM_onehot_stage[2]_i_99/O
                         net (fo=1, routed)           0.151     8.792    cpu0/ROB/FSM_onehot_stage[2]_i_99_n_0
    SLICE_X5Y112         LUT6 (Prop_lut6_I3_O)        0.124     8.916 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_12/O
                         net (fo=1, routed)           0.307     9.223    cpu0/ROB/lbuffer_rob_h_out[3]_i_12_n_0
    SLICE_X3Y111         LUT6 (Prop_lut6_I4_O)        0.124     9.347 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_8_comp/O
                         net (fo=1, routed)           0.151     9.498    cpu0/ROB/lbuffer_rob_h_out[3]_i_8_n_0
    SLICE_X3Y111         LUT6 (Prop_lut6_I3_O)        0.124     9.622 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_4_comp/O
                         net (fo=3, routed)           0.329     9.952    cpu0/lbuffer/lbuffer_rob_result_out_reg[0]_0
    SLICE_X3Y110         LUT6 (Prop_lut6_I1_O)        0.124    10.076 r  cpu0/lbuffer/lbuffer_rob_result_out[31]_i_1/O
                         net (fo=32, routed)          0.940    11.015    cpu0/lbuffer/lbuffer_rob_result_out[31]_i_1_n_0
    SLICE_X6Y99          FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.508     6.846    cpu0/lbuffer/clk_out1
    SLICE_X6Y99          FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[9]/C
                         clock pessimism              0.491     7.336    
                         clock uncertainty           -0.123     7.214    
    SLICE_X6Y99          FDRE (Setup_fdre_C_CE)      -0.169     7.045    cpu0/lbuffer/lbuffer_rob_result_out_reg[9]
  -------------------------------------------------------------------
                         required time                          7.045    
                         arrival time                         -11.015    
  -------------------------------------------------------------------
                         slack                                 -3.971    

Slack (VIOLATED) :        -3.956ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.284ns  (logic 3.678ns (29.941%)  route 8.606ns (70.059%))
  Logic Levels:           16  (CARRY4=3 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 7.020 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.729    -0.783    cpu0/lbuffer/clk_out1
    SLICE_X12Y118        FDSE                                         r  cpu0/lbuffer/head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118        FDSE (Prop_fdse_C_Q)         0.518    -0.265 r  cpu0/lbuffer/head_reg[0]/Q
                         net (fo=37, routed)          1.007     0.742    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA0
    SLICE_X14Y118        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     0.892 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA/O
                         net (fo=144, routed)         1.459     2.351    cpu0/ROB/lbuffer_rob_index_out[0]
    SLICE_X15Y109        LUT6 (Prop_lut6_I4_O)        0.328     2.679 r  cpu0/ROB/FSM_onehot_stage[2]_i_348/O
                         net (fo=1, routed)           0.000     2.679    cpu0/ROB/FSM_onehot_stage[2]_i_348_n_0
    SLICE_X15Y109        MUXF7 (Prop_muxf7_I1_O)      0.217     2.896 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_211/O
                         net (fo=1, routed)           0.000     2.896    cpu0/ROB/FSM_onehot_stage_reg[2]_i_211_n_0
    SLICE_X15Y109        MUXF8 (Prop_muxf8_I1_O)      0.094     2.990 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_105/O
                         net (fo=16, routed)          0.708     3.698    cpu0/ROB/FSM_onehot_stage_reg[2]_i_105_n_0
    SLICE_X13Y113        LUT6 (Prop_lut6_I4_O)        0.316     4.014 r  cpu0/ROB/lbuffer_rob_result_out[6]_i_80/O
                         net (fo=1, routed)           0.000     4.014    cpu0/ROB/lbuffer_rob_result_out[6]_i_80_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.546 r  cpu0/ROB/lbuffer_rob_result_out_reg[6]_i_56/CO[3]
                         net (fo=1, routed)           0.000     4.546    cpu0/ROB/lbuffer_rob_result_out_reg[6]_i_56_n_0
    SLICE_X13Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.660 r  cpu0/ROB/lbuffer_rob_result_out_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.660    cpu0/ROB/lbuffer_rob_result_out_reg[6]_i_35_n_0
    SLICE_X13Y115        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.888 r  cpu0/ROB/lbuffer_rob_result_out_reg[6]_i_21/CO[2]
                         net (fo=2, routed)           0.651     5.539    cpu0/ROB/rob_lbuffer_disambiguation_out110_out
    SLICE_X8Y117         LUT5 (Prop_lut5_I1_O)        0.313     5.852 f  cpu0/ROB/FSM_onehot_stage[2]_i_164/O
                         net (fo=3, routed)           0.508     6.360    cpu0/ROB/busy_reg[11]_0
    SLICE_X8Y117         LUT6 (Prop_lut6_I3_O)        0.124     6.484 f  cpu0/ROB/FSM_onehot_stage[2]_i_86/O
                         net (fo=24, routed)          1.141     7.625    cpu0/ROB/FSM_onehot_stage[2]_i_86_n_0
    SLICE_X4Y112         LUT5 (Prop_lut5_I0_O)        0.124     7.749 r  cpu0/ROB/lbuffer_rob_result_out[7]_i_12/O
                         net (fo=2, routed)           0.989     8.738    cpu0/ROB/lbuffer_rob_result_out[7]_i_12_n_0
    SLICE_X4Y108         LUT6 (Prop_lut6_I5_O)        0.124     8.862 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_75/O
                         net (fo=1, routed)           0.427     9.290    cpu0/ROB/lbuffer_rob_result_out[31]_i_75_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I2_O)        0.124     9.414 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_55/O
                         net (fo=2, routed)           0.585     9.999    cpu0/ROB/lbuffer_rob_result_out[31]_i_55_n_0
    SLICE_X3Y105         LUT6 (Prop_lut6_I5_O)        0.124    10.123 f  cpu0/ROB/lbuffer_rob_result_out[31]_i_20_comp_4/O
                         net (fo=1, routed)           0.301    10.424    cpu0/ROB/lbuffer_rob_result_out[31]_i_20_n_0
    SLICE_X3Y104         LUT6 (Prop_lut6_I4_O)        0.124    10.548 f  cpu0/ROB/lbuffer_rob_result_out[31]_i_8_comp/O
                         net (fo=16, routed)          0.830    11.378    cpu0/ROB/lbuffer_rob_result_out[31]_i_8_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I0_O)        0.124    11.502 r  cpu0/ROB/lbuffer_rob_result_out[29]_i_1/O
                         net (fo=1, routed)           0.000    11.502    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]_1[28]
    SLICE_X6Y104         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.682     7.020    cpu0/lbuffer/clk_out1
    SLICE_X6Y104         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[29]/C
                         clock pessimism              0.571     7.591    
                         clock uncertainty           -0.123     7.468    
    SLICE_X6Y104         FDRE (Setup_fdre_C_D)        0.077     7.545    cpu0/lbuffer/lbuffer_rob_result_out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.545    
                         arrival time                         -11.502    
  -------------------------------------------------------------------
                         slack                                 -3.956    

Slack (VIOLATED) :        -3.922ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.204ns  (logic 3.554ns (29.121%)  route 8.650ns (70.879%))
  Logic Levels:           15  (CARRY4=3 LUT6=9 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 7.020 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.729    -0.783    cpu0/lbuffer/clk_out1
    SLICE_X12Y118        FDSE                                         r  cpu0/lbuffer/head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118        FDSE (Prop_fdse_C_Q)         0.518    -0.265 r  cpu0/lbuffer/head_reg[0]/Q
                         net (fo=37, routed)          1.007     0.742    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA0
    SLICE_X14Y118        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     0.892 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA/O
                         net (fo=144, routed)         1.459     2.351    cpu0/ROB/lbuffer_rob_index_out[0]
    SLICE_X15Y109        LUT6 (Prop_lut6_I4_O)        0.328     2.679 r  cpu0/ROB/FSM_onehot_stage[2]_i_348/O
                         net (fo=1, routed)           0.000     2.679    cpu0/ROB/FSM_onehot_stage[2]_i_348_n_0
    SLICE_X15Y109        MUXF7 (Prop_muxf7_I1_O)      0.217     2.896 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_211/O
                         net (fo=1, routed)           0.000     2.896    cpu0/ROB/FSM_onehot_stage_reg[2]_i_211_n_0
    SLICE_X15Y109        MUXF8 (Prop_muxf8_I1_O)      0.094     2.990 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_105/O
                         net (fo=16, routed)          0.916     3.906    cpu0/ROB/FSM_onehot_stage_reg[2]_i_105_n_0
    SLICE_X9Y113         LUT6 (Prop_lut6_I4_O)        0.316     4.222 r  cpu0/ROB/FSM_onehot_stage[2]_i_385/O
                         net (fo=1, routed)           0.000     4.222    cpu0/ROB/FSM_onehot_stage[2]_i_385_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.754 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_291/CO[3]
                         net (fo=1, routed)           0.000     4.754    cpu0/ROB/FSM_onehot_stage_reg[2]_i_291_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.868 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_165/CO[3]
                         net (fo=1, routed)           0.000     4.868    cpu0/ROB/FSM_onehot_stage_reg[2]_i_165_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.096 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_69/CO[2]
                         net (fo=5, routed)           0.629     5.725    cpu0/ROB/rob_lbuffer_disambiguation_out12_out
    SLICE_X8Y111         LUT6 (Prop_lut6_I4_O)        0.313     6.038 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_101_comp/O
                         net (fo=39, routed)          1.583     7.621    cpu0/ROB/lbuffer_rob_result_out[31]_i_101_n_0
    SLICE_X22Y108        LUT6 (Prop_lut6_I0_O)        0.124     7.745 r  cpu0/ROB/lbuffer_rob_result_out[23]_i_29/O
                         net (fo=1, routed)           0.395     8.140    cpu0/ROB/lbuffer_rob_result_out[23]_i_29_n_0
    SLICE_X21Y109        LUT6 (Prop_lut6_I2_O)        0.124     8.264 r  cpu0/ROB/lbuffer_rob_result_out[23]_i_23/O
                         net (fo=1, routed)           0.797     9.061    cpu0/ROB/lbuffer_rob_result_out[23]_i_23_n_0
    SLICE_X21Y108        LUT6 (Prop_lut6_I2_O)        0.124     9.185 r  cpu0/ROB/lbuffer_rob_result_out[23]_i_17/O
                         net (fo=1, routed)           0.549     9.735    cpu0/ROB/lbuffer_rob_result_out[23]_i_17_n_0
    SLICE_X21Y105        LUT6 (Prop_lut6_I2_O)        0.124     9.859 r  cpu0/ROB/lbuffer_rob_result_out[23]_i_11/O
                         net (fo=1, routed)           0.598    10.457    cpu0/ROB/lbuffer_rob_result_out[23]_i_11_n_0
    SLICE_X12Y105        LUT6 (Prop_lut6_I4_O)        0.124    10.581 r  cpu0/ROB/lbuffer_rob_result_out[23]_i_2_comp/O
                         net (fo=1, routed)           0.716    11.298    cpu0/ROB/rob_lbuffer_forwarding_data[23]
    SLICE_X5Y104         LUT6 (Prop_lut6_I3_O)        0.124    11.422 r  cpu0/ROB/lbuffer_rob_result_out[23]_i_1/O
                         net (fo=1, routed)           0.000    11.422    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]_1[22]
    SLICE_X5Y104         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.682     7.020    cpu0/lbuffer/clk_out1
    SLICE_X5Y104         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[23]/C
                         clock pessimism              0.571     7.591    
                         clock uncertainty           -0.123     7.468    
    SLICE_X5Y104         FDRE (Setup_fdre_C_D)        0.031     7.499    cpu0/lbuffer/lbuffer_rob_result_out_reg[23]
  -------------------------------------------------------------------
                         required time                          7.499    
                         arrival time                         -11.422    
  -------------------------------------------------------------------
                         slack                                 -3.922    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 cpu0/icache/icache_ramctrl_addr_out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/icache/tag_reg_64_127_18_20/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.148ns (52.784%)  route 0.132ns (47.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.563    -0.618    cpu0/icache/clk_out1
    SLICE_X10Y92         FDRE                                         r  cpu0/icache/icache_ramctrl_addr_out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y92         FDRE (Prop_fdre_C_Q)         0.148    -0.470 r  cpu0/icache/icache_ramctrl_addr_out_reg[29]/Q
                         net (fo=2, routed)           0.132    -0.338    cpu0/icache/tag_reg_64_127_18_20/DIC
    SLICE_X8Y93          RAMD64E                                      r  cpu0/icache/tag_reg_64_127_18_20/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.833    -0.856    cpu0/icache/tag_reg_64_127_18_20/WCLK
    SLICE_X8Y93          RAMD64E                                      r  cpu0/icache/tag_reg_64_127_18_20/RAMC/CLK
                         clock pessimism              0.275    -0.581    
                         clock uncertainty            0.123    -0.459    
    SLICE_X8Y93          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.090    -0.369    cpu0/icache/tag_reg_64_127_18_20/RAMC
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 cpu0/ram_controller/inst_inst_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/icache/value_reg_0_63_6_8/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.148ns (52.795%)  route 0.132ns (47.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.560    -0.621    cpu0/ram_controller/clk_out1
    SLICE_X10Y85         FDRE                                         r  cpu0/ram_controller/inst_inst_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.148    -0.473 r  cpu0/ram_controller/inst_inst_out_reg[8]/Q
                         net (fo=2, routed)           0.132    -0.341    cpu0/icache/value_reg_0_63_6_8/DIC
    SLICE_X8Y86          RAMD64E                                      r  cpu0/icache/value_reg_0_63_6_8/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.828    -0.861    cpu0/icache/value_reg_0_63_6_8/WCLK
    SLICE_X8Y86          RAMD64E                                      r  cpu0/icache/value_reg_0_63_6_8/RAMC/CLK
                         clock pessimism              0.275    -0.586    
                         clock uncertainty            0.123    -0.464    
    SLICE_X8Y86          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.090    -0.374    cpu0/icache/value_reg_0_63_6_8/RAMC
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 cpu0/instqueue/pc_reg[6][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/instqueue/instqueue_decoder_pc_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.250ns (81.672%)  route 0.056ns (18.328%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.593    -0.588    cpu0/instqueue/clk_out1
    SLICE_X3Y93          FDRE                                         r  cpu0/instqueue/pc_reg[6][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  cpu0/instqueue/pc_reg[6][31]/Q
                         net (fo=1, routed)           0.056    -0.391    cpu0/instqueue/pc_reg[6]_164[31]
    SLICE_X2Y93          LUT6 (Prop_lut6_I1_O)        0.045    -0.346 r  cpu0/instqueue/instqueue_decoder_pc_out[31]_i_3/O
                         net (fo=1, routed)           0.000    -0.346    cpu0/instqueue/instqueue_decoder_pc_out[31]_i_3_n_0
    SLICE_X2Y93          MUXF7 (Prop_muxf7_I1_O)      0.064    -0.282 r  cpu0/instqueue/instqueue_decoder_pc_out_reg[31]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    cpu0/instqueue/pc[31]
    SLICE_X2Y93          FDRE                                         r  cpu0/instqueue/instqueue_decoder_pc_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.863    -0.826    cpu0/instqueue/clk_out1
    SLICE_X2Y93          FDRE                                         r  cpu0/instqueue/instqueue_decoder_pc_out_reg[31]/C
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.123    -0.453    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.134    -0.319    cpu0/instqueue/instqueue_decoder_pc_out_reg[31]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 cpu0/instqueue/pc_reg[4][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/instqueue/instqueue_decoder_pc_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.250ns (81.672%)  route 0.056ns (18.328%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.594    -0.587    cpu0/instqueue/clk_out1
    SLICE_X3Y97          FDRE                                         r  cpu0/instqueue/pc_reg[4][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  cpu0/instqueue/pc_reg[4][23]/Q
                         net (fo=1, routed)           0.056    -0.390    cpu0/instqueue/pc_reg[4]_166[23]
    SLICE_X2Y97          LUT6 (Prop_lut6_I5_O)        0.045    -0.345 r  cpu0/instqueue/instqueue_decoder_pc_out[23]_i_3/O
                         net (fo=1, routed)           0.000    -0.345    cpu0/instqueue/instqueue_decoder_pc_out[23]_i_3_n_0
    SLICE_X2Y97          MUXF7 (Prop_muxf7_I1_O)      0.064    -0.281 r  cpu0/instqueue/instqueue_decoder_pc_out_reg[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    cpu0/instqueue/pc[23]
    SLICE_X2Y97          FDRE                                         r  cpu0/instqueue/instqueue_decoder_pc_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.864    -0.825    cpu0/instqueue/clk_out1
    SLICE_X2Y97          FDRE                                         r  cpu0/instqueue/instqueue_decoder_pc_out_reg[23]/C
                         clock pessimism              0.251    -0.574    
                         clock uncertainty            0.123    -0.452    
    SLICE_X2Y97          FDRE (Hold_fdre_C_D)         0.134    -0.318    cpu0/instqueue/instqueue_decoder_pc_out_reg[23]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.141ns (27.856%)  route 0.365ns (72.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.557    -0.624    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X31Y65         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.365    -0.118    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/ADDRD0
    SLICE_X34Y59         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.827    -0.862    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/WCLK
    SLICE_X34Y59         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMA/CLK
                         clock pessimism              0.275    -0.587    
                         clock uncertainty            0.123    -0.465    
    SLICE_X34Y59         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.155    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.141ns (27.856%)  route 0.365ns (72.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.557    -0.624    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X31Y65         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.365    -0.118    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/ADDRD0
    SLICE_X34Y59         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.827    -0.862    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/WCLK
    SLICE_X34Y59         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMB/CLK
                         clock pessimism              0.275    -0.587    
                         clock uncertainty            0.123    -0.465    
    SLICE_X34Y59         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.155    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.141ns (27.856%)  route 0.365ns (72.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.557    -0.624    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X31Y65         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.365    -0.118    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/ADDRD0
    SLICE_X34Y59         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.827    -0.862    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/WCLK
    SLICE_X34Y59         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMC/CLK
                         clock pessimism              0.275    -0.587    
                         clock uncertainty            0.123    -0.465    
    SLICE_X34Y59         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.155    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.141ns (27.856%)  route 0.365ns (72.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.557    -0.624    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X31Y65         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.365    -0.118    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/ADDRD0
    SLICE_X34Y59         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.827    -0.862    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/WCLK
    SLICE_X34Y59         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMD/CLK
                         clock pessimism              0.275    -0.587    
                         clock uncertainty            0.123    -0.465    
    SLICE_X34Y59         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.155    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 cpu0/ram_controller/inst_inst_out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/icache/value_reg_64_127_21_23/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.576%)  route 0.136ns (51.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.561    -0.620    cpu0/ram_controller/clk_out1
    SLICE_X13Y87         FDRE                                         r  cpu0/ram_controller/inst_inst_out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y87         FDRE (Prop_fdre_C_Q)         0.128    -0.492 r  cpu0/ram_controller/inst_inst_out_reg[23]/Q
                         net (fo=2, routed)           0.136    -0.357    cpu0/icache/value_reg_64_127_21_23/DIC
    SLICE_X12Y87         RAMD64E                                      r  cpu0/icache/value_reg_64_127_21_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.829    -0.860    cpu0/icache/value_reg_64_127_21_23/WCLK
    SLICE_X12Y87         RAMD64E                                      r  cpu0/icache/value_reg_64_127_21_23/RAMC/CLK
                         clock pessimism              0.253    -0.607    
                         clock uncertainty            0.123    -0.485    
    SLICE_X12Y87         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.091    -0.394    cpu0/icache/value_reg_64_127_21_23/RAMC
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 hci0/q_tx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_6_6/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.453%)  route 0.176ns (55.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.557    -0.624    hci0/clk_out1
    SLICE_X32Y65         FDRE                                         r  hci0/q_tx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  hci0/q_tx_data_reg[6]/Q
                         net (fo=32, routed)          0.176    -0.307    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_6_6/D
    SLICE_X30Y67         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.821    -0.868    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_6_6/WCLK
    SLICE_X30Y67         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_6_6/SP/CLK
                         clock pessimism              0.256    -0.612    
                         clock uncertainty            0.123    -0.490    
    SLICE_X30Y67         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.346    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.039    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :         6277  Failing Endpoints,  Worst Slack       -4.203ns,  Total Violation    -7385.680ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.203ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/lbuffer/FSM_onehot_stage_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.483ns  (logic 3.822ns (30.617%)  route 8.661ns (69.383%))
  Logic Levels:           17  (CARRY4=3 LUT3=1 LUT6=10 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 7.019 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.729    -0.783    cpu0/lbuffer/clk_out1
    SLICE_X12Y118        FDSE                                         r  cpu0/lbuffer/head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118        FDSE (Prop_fdse_C_Q)         0.518    -0.265 r  cpu0/lbuffer/head_reg[0]/Q
                         net (fo=37, routed)          1.007     0.742    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA0
    SLICE_X14Y118        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     0.892 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA/O
                         net (fo=144, routed)         1.246     2.138    cpu0/ROB/lbuffer_rob_index_out[0]
    SLICE_X20Y113        LUT6 (Prop_lut6_I4_O)        0.328     2.466 r  cpu0/ROB/FSM_onehot_stage[2]_i_213/O
                         net (fo=1, routed)           0.000     2.466    cpu0/ROB/FSM_onehot_stage[2]_i_213_n_0
    SLICE_X20Y113        MUXF7 (Prop_muxf7_I1_O)      0.245     2.711 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_106/O
                         net (fo=1, routed)           0.000     2.711    cpu0/ROB/FSM_onehot_stage_reg[2]_i_106_n_0
    SLICE_X20Y113        MUXF8 (Prop_muxf8_I0_O)      0.104     2.815 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_44/O
                         net (fo=16, routed)          1.097     3.913    cpu0/ROB/FSM_onehot_stage_reg[2]_i_44_n_0
    SLICE_X14Y112        LUT6 (Prop_lut6_I3_O)        0.316     4.229 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_30/O
                         net (fo=1, routed)           0.000     4.229    cpu0/ROB/lbuffer_rob_h_out[3]_i_30_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.742 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.742    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_22_n_0
    SLICE_X14Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.859 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.859    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_18_n_0
    SLICE_X14Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.088 f  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_15/CO[2]
                         net (fo=5, routed)           0.637     5.725    cpu0/ROB/rob_lbuffer_disambiguation_out16_out
    SLICE_X20Y114        LUT6 (Prop_lut6_I2_O)        0.310     6.035 r  cpu0/ROB/lbuffer_rob_result_out[6]_i_66/O
                         net (fo=13, routed)          1.073     7.107    cpu0/ROB/lbuffer_rob_result_out[6]_i_66_n_0
    SLICE_X6Y114         LUT3 (Prop_lut3_I1_O)        0.124     7.231 f  cpu0/ROB/FSM_onehot_stage[2]_i_332/O
                         net (fo=1, routed)           0.577     7.809    cpu0/ROB/FSM_onehot_stage[2]_i_332_n_0
    SLICE_X5Y113         LUT6 (Prop_lut6_I5_O)        0.124     7.933 f  cpu0/ROB/FSM_onehot_stage[2]_i_201/O
                         net (fo=3, routed)           0.768     8.700    cpu0/ROB/FSM_onehot_stage[2]_i_201_n_0
    SLICE_X1Y112         LUT6 (Prop_lut6_I3_O)        0.124     8.824 f  cpu0/ROB/FSM_onehot_stage[2]_i_99_replica/O
                         net (fo=1, routed)           0.707     9.531    cpu0/ROB/FSM_onehot_stage[2]_i_99_n_0_repN
    SLICE_X3Y112         LUT6 (Prop_lut6_I2_O)        0.124     9.655 f  cpu0/ROB/FSM_onehot_stage[2]_i_40/O
                         net (fo=1, routed)           0.296     9.952    cpu0/ROB/FSM_onehot_stage[2]_i_40_n_0
    SLICE_X1Y111         LUT6 (Prop_lut6_I2_O)        0.124    10.076 f  cpu0/ROB/FSM_onehot_stage[2]_i_16/O
                         net (fo=1, routed)           0.404    10.480    cpu0/ROB/FSM_onehot_stage[2]_i_16_n_0
    SLICE_X1Y110         LUT6 (Prop_lut6_I2_O)        0.124    10.604 f  cpu0/ROB/FSM_onehot_stage[2]_i_7/O
                         net (fo=1, routed)           0.433    11.037    cpu0/lbuffer/FSM_onehot_stage_reg[2]_2
    SLICE_X1Y110         LUT6 (Prop_lut6_I3_O)        0.124    11.161 r  cpu0/lbuffer/FSM_onehot_stage[2]_i_2__0/O
                         net (fo=2, routed)           0.416    11.577    cpu0/lbuffer/FSM_onehot_stage[2]_i_2__0_n_0
    SLICE_X1Y110         LUT6 (Prop_lut6_I1_O)        0.124    11.701 r  cpu0/lbuffer/FSM_onehot_stage[2]_i_1__0/O
                         net (fo=1, routed)           0.000    11.701    cpu0/lbuffer/FSM_onehot_stage[2]_i_1__0_n_0
    SLICE_X1Y110         FDRE                                         r  cpu0/lbuffer/FSM_onehot_stage_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.681     7.019    cpu0/lbuffer/clk_out1
    SLICE_X1Y110         FDRE                                         r  cpu0/lbuffer/FSM_onehot_stage_reg[2]/C
                         clock pessimism              0.571     7.590    
                         clock uncertainty           -0.123     7.467    
    SLICE_X1Y110         FDRE (Setup_fdre_C_D)        0.031     7.498    cpu0/lbuffer/FSM_onehot_stage_reg[2]
  -------------------------------------------------------------------
                         required time                          7.498    
                         arrival time                         -11.701    
  -------------------------------------------------------------------
                         slack                                 -4.203    

Slack (VIOLATED) :        -4.201ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/lbuffer/FSM_onehot_stage_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.479ns  (logic 3.822ns (30.626%)  route 8.657ns (69.374%))
  Logic Levels:           17  (CARRY4=3 LUT3=1 LUT6=10 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 7.019 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.729    -0.783    cpu0/lbuffer/clk_out1
    SLICE_X12Y118        FDSE                                         r  cpu0/lbuffer/head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118        FDSE (Prop_fdse_C_Q)         0.518    -0.265 r  cpu0/lbuffer/head_reg[0]/Q
                         net (fo=37, routed)          1.007     0.742    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA0
    SLICE_X14Y118        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     0.892 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA/O
                         net (fo=144, routed)         1.246     2.138    cpu0/ROB/lbuffer_rob_index_out[0]
    SLICE_X20Y113        LUT6 (Prop_lut6_I4_O)        0.328     2.466 r  cpu0/ROB/FSM_onehot_stage[2]_i_213/O
                         net (fo=1, routed)           0.000     2.466    cpu0/ROB/FSM_onehot_stage[2]_i_213_n_0
    SLICE_X20Y113        MUXF7 (Prop_muxf7_I1_O)      0.245     2.711 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_106/O
                         net (fo=1, routed)           0.000     2.711    cpu0/ROB/FSM_onehot_stage_reg[2]_i_106_n_0
    SLICE_X20Y113        MUXF8 (Prop_muxf8_I0_O)      0.104     2.815 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_44/O
                         net (fo=16, routed)          1.097     3.913    cpu0/ROB/FSM_onehot_stage_reg[2]_i_44_n_0
    SLICE_X14Y112        LUT6 (Prop_lut6_I3_O)        0.316     4.229 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_30/O
                         net (fo=1, routed)           0.000     4.229    cpu0/ROB/lbuffer_rob_h_out[3]_i_30_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.742 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.742    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_22_n_0
    SLICE_X14Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.859 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.859    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_18_n_0
    SLICE_X14Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.088 f  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_15/CO[2]
                         net (fo=5, routed)           0.637     5.725    cpu0/ROB/rob_lbuffer_disambiguation_out16_out
    SLICE_X20Y114        LUT6 (Prop_lut6_I2_O)        0.310     6.035 r  cpu0/ROB/lbuffer_rob_result_out[6]_i_66/O
                         net (fo=13, routed)          1.073     7.107    cpu0/ROB/lbuffer_rob_result_out[6]_i_66_n_0
    SLICE_X6Y114         LUT3 (Prop_lut3_I1_O)        0.124     7.231 f  cpu0/ROB/FSM_onehot_stage[2]_i_332/O
                         net (fo=1, routed)           0.577     7.809    cpu0/ROB/FSM_onehot_stage[2]_i_332_n_0
    SLICE_X5Y113         LUT6 (Prop_lut6_I5_O)        0.124     7.933 f  cpu0/ROB/FSM_onehot_stage[2]_i_201/O
                         net (fo=3, routed)           0.768     8.700    cpu0/ROB/FSM_onehot_stage[2]_i_201_n_0
    SLICE_X1Y112         LUT6 (Prop_lut6_I3_O)        0.124     8.824 f  cpu0/ROB/FSM_onehot_stage[2]_i_99_replica/O
                         net (fo=1, routed)           0.707     9.531    cpu0/ROB/FSM_onehot_stage[2]_i_99_n_0_repN
    SLICE_X3Y112         LUT6 (Prop_lut6_I2_O)        0.124     9.655 f  cpu0/ROB/FSM_onehot_stage[2]_i_40/O
                         net (fo=1, routed)           0.296     9.952    cpu0/ROB/FSM_onehot_stage[2]_i_40_n_0
    SLICE_X1Y111         LUT6 (Prop_lut6_I2_O)        0.124    10.076 f  cpu0/ROB/FSM_onehot_stage[2]_i_16/O
                         net (fo=1, routed)           0.404    10.480    cpu0/ROB/FSM_onehot_stage[2]_i_16_n_0
    SLICE_X1Y110         LUT6 (Prop_lut6_I2_O)        0.124    10.604 f  cpu0/ROB/FSM_onehot_stage[2]_i_7/O
                         net (fo=1, routed)           0.433    11.037    cpu0/lbuffer/FSM_onehot_stage_reg[2]_2
    SLICE_X1Y110         LUT6 (Prop_lut6_I3_O)        0.124    11.161 r  cpu0/lbuffer/FSM_onehot_stage[2]_i_2__0/O
                         net (fo=2, routed)           0.412    11.573    cpu0/lbuffer/FSM_onehot_stage[2]_i_2__0_n_0
    SLICE_X1Y110         LUT6 (Prop_lut6_I1_O)        0.124    11.697 r  cpu0/lbuffer/FSM_onehot_stage[1]_i_1__0/O
                         net (fo=1, routed)           0.000    11.697    cpu0/lbuffer/FSM_onehot_stage[1]_i_1__0_n_0
    SLICE_X1Y110         FDRE                                         r  cpu0/lbuffer/FSM_onehot_stage_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.681     7.019    cpu0/lbuffer/clk_out1
    SLICE_X1Y110         FDRE                                         r  cpu0/lbuffer/FSM_onehot_stage_reg[1]/C
                         clock pessimism              0.571     7.590    
                         clock uncertainty           -0.123     7.467    
    SLICE_X1Y110         FDRE (Setup_fdre_C_D)        0.029     7.496    cpu0/lbuffer/FSM_onehot_stage_reg[1]
  -------------------------------------------------------------------
                         required time                          7.496    
                         arrival time                         -11.697    
  -------------------------------------------------------------------
                         slack                                 -4.201    

Slack (VIOLATED) :        -4.067ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.350ns  (logic 3.591ns (29.078%)  route 8.759ns (70.922%))
  Logic Levels:           16  (CARRY4=2 LUT4=1 LUT6=10 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 7.021 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.729    -0.783    cpu0/lbuffer/clk_out1
    SLICE_X12Y118        FDSE                                         r  cpu0/lbuffer/head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118        FDSE (Prop_fdse_C_Q)         0.518    -0.265 r  cpu0/lbuffer/head_reg[0]/Q
                         net (fo=37, routed)          1.007     0.742    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA0
    SLICE_X14Y118        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     0.892 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA/O
                         net (fo=144, routed)         1.502     2.394    cpu0/ROB/lbuffer_rob_index_out[0]
    SLICE_X12Y110        LUT6 (Prop_lut6_I4_O)        0.328     2.722 r  cpu0/ROB/FSM_onehot_stage[2]_i_370/O
                         net (fo=1, routed)           0.000     2.722    cpu0/ROB/FSM_onehot_stage[2]_i_370_n_0
    SLICE_X12Y110        MUXF7 (Prop_muxf7_I1_O)      0.247     2.969 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_278/O
                         net (fo=1, routed)           0.000     2.969    cpu0/ROB/FSM_onehot_stage_reg[2]_i_278_n_0
    SLICE_X12Y110        MUXF8 (Prop_muxf8_I0_O)      0.098     3.067 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_159/O
                         net (fo=16, routed)          0.781     3.848    cpu0/ROB/FSM_onehot_stage_reg[2]_i_159_n_0
    SLICE_X18Y115        LUT6 (Prop_lut6_I4_O)        0.319     4.167 r  cpu0/ROB/FSM_onehot_stage[2]_i_379/O
                         net (fo=1, routed)           0.000     4.167    cpu0/ROB/FSM_onehot_stage[2]_i_379_n_0
    SLICE_X18Y115        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.565 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_286/CO[3]
                         net (fo=1, routed)           0.000     4.565    cpu0/ROB/FSM_onehot_stage_reg[2]_i_286_n_0
    SLICE_X18Y116        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.793 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_163/CO[2]
                         net (fo=2, routed)           0.586     5.379    cpu0/ROB/rob_lbuffer_disambiguation_out10_out
    SLICE_X17Y116        LUT6 (Prop_lut6_I2_O)        0.313     5.692 f  cpu0/ROB/FSM_onehot_stage[2]_i_410/O
                         net (fo=3, routed)           0.637     6.329    cpu0/ROB/FSM_onehot_stage[2]_i_410_n_0
    SLICE_X12Y111        LUT4 (Prop_lut4_I1_O)        0.124     6.453 f  cpu0/ROB/lbuffer_rob_result_out[31]_i_97/O
                         net (fo=33, routed)          0.913     7.366    cpu0/ROB/lbuffer_rob_result_out[31]_i_97_n_0
    SLICE_X11Y106        LUT6 (Prop_lut6_I4_O)        0.124     7.490 r  cpu0/ROB/lbuffer_rob_result_out[25]_i_29/O
                         net (fo=1, routed)           0.661     8.150    cpu0/ROB/lbuffer_rob_result_out[25]_i_29_n_0
    SLICE_X10Y106        LUT6 (Prop_lut6_I2_O)        0.124     8.274 r  cpu0/ROB/lbuffer_rob_result_out[25]_i_23/O
                         net (fo=1, routed)           0.685     8.959    cpu0/ROB/lbuffer_rob_result_out[25]_i_23_n_0
    SLICE_X8Y105         LUT6 (Prop_lut6_I2_O)        0.124     9.083 r  cpu0/ROB/lbuffer_rob_result_out[25]_i_17/O
                         net (fo=1, routed)           0.739     9.822    cpu0/ROB/lbuffer_rob_result_out[25]_i_17_n_0
    SLICE_X8Y102         LUT6 (Prop_lut6_I2_O)        0.124     9.946 r  cpu0/ROB/lbuffer_rob_result_out[25]_i_11/O
                         net (fo=1, routed)           0.286    10.232    cpu0/ROB/lbuffer_rob_result_out[25]_i_11_n_0
    SLICE_X8Y102         LUT6 (Prop_lut6_I2_O)        0.124    10.356 r  cpu0/ROB/lbuffer_rob_result_out[25]_i_5/O
                         net (fo=1, routed)           0.401    10.757    cpu0/ROB/lbuffer_rob_result_out[25]_i_5_n_0
    SLICE_X6Y102         LUT6 (Prop_lut6_I2_O)        0.124    10.881 r  cpu0/ROB/lbuffer_rob_result_out[25]_i_2/O
                         net (fo=1, routed)           0.562    11.443    cpu0/ROB/rob_lbuffer_forwarding_data[25]
    SLICE_X3Y103         LUT6 (Prop_lut6_I3_O)        0.124    11.567 r  cpu0/ROB/lbuffer_rob_result_out[25]_i_1/O
                         net (fo=1, routed)           0.000    11.567    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]_1[24]
    SLICE_X3Y103         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.683     7.021    cpu0/lbuffer/clk_out1
    SLICE_X3Y103         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[25]/C
                         clock pessimism              0.571     7.592    
                         clock uncertainty           -0.123     7.469    
    SLICE_X3Y103         FDRE (Setup_fdre_C_D)        0.031     7.500    cpu0/lbuffer/lbuffer_rob_result_out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.500    
                         arrival time                         -11.567    
  -------------------------------------------------------------------
                         slack                                 -4.067    

Slack (VIOLATED) :        -4.061ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.341ns  (logic 3.531ns (28.612%)  route 8.810ns (71.388%))
  Logic Levels:           15  (CARRY4=3 LUT4=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 7.020 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.729    -0.783    cpu0/lbuffer/clk_out1
    SLICE_X12Y118        FDSE                                         r  cpu0/lbuffer/head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118        FDSE (Prop_fdse_C_Q)         0.518    -0.265 r  cpu0/lbuffer/head_reg[0]/Q
                         net (fo=37, routed)          0.997     0.732    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRB0
    SLICE_X14Y118        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     0.884 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMB/O
                         net (fo=92, routed)          1.335     2.219    cpu0/ROB/lbuffer_rob_index_out[2]
    SLICE_X13Y109        MUXF7 (Prop_muxf7_S_O)       0.520     2.739 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_244/O
                         net (fo=1, routed)           0.000     2.739    cpu0/ROB/FSM_onehot_stage_reg[2]_i_244_n_0
    SLICE_X13Y109        MUXF8 (Prop_muxf8_I0_O)      0.104     2.843 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_129/O
                         net (fo=16, routed)          1.082     3.925    cpu0/ROB/FSM_onehot_stage_reg[2]_i_129_n_0
    SLICE_X16Y113        LUT6 (Prop_lut6_I3_O)        0.316     4.241 r  cpu0/ROB/FSM_onehot_stage[2]_i_397/O
                         net (fo=1, routed)           0.000     4.241    cpu0/ROB/FSM_onehot_stage[2]_i_397_n_0
    SLICE_X16Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.639 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_309/CO[3]
                         net (fo=1, routed)           0.000     4.639    cpu0/ROB/FSM_onehot_stage_reg[2]_i_309_n_0
    SLICE_X16Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.753 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_181/CO[3]
                         net (fo=1, routed)           0.000     4.753    cpu0/ROB/FSM_onehot_stage_reg[2]_i_181_n_0
    SLICE_X16Y115        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.981 f  cpu0/ROB/FSM_onehot_stage_reg[2]_i_78/CO[2]
                         net (fo=4, routed)           0.496     5.477    cpu0/ROB/rob_lbuffer_disambiguation_out13_out
    SLICE_X16Y112        LUT5 (Prop_lut5_I4_O)        0.313     5.790 f  cpu0/ROB/lbuffer_rob_result_out[5]_i_36/O
                         net (fo=26, routed)          1.169     6.959    cpu0/ROB/lbuffer_rob_result_out[5]_i_36_n_0
    SLICE_X7Y113         LUT4 (Prop_lut4_I0_O)        0.124     7.083 f  cpu0/ROB/lbuffer_rob_result_out[18]_i_33/O
                         net (fo=1, routed)           0.625     7.708    cpu0/ROB/lbuffer_rob_result_out[18]_i_33_n_0
    SLICE_X7Y110         LUT6 (Prop_lut6_I5_O)        0.124     7.832 r  cpu0/ROB/lbuffer_rob_result_out[18]_i_31/O
                         net (fo=1, routed)           0.821     8.653    cpu0/ROB/lbuffer_rob_result_out[18]_i_31_n_0
    SLICE_X6Y100         LUT6 (Prop_lut6_I4_O)        0.124     8.777 r  cpu0/ROB/lbuffer_rob_result_out[18]_i_23/O
                         net (fo=1, routed)           0.286     9.064    cpu0/ROB/lbuffer_rob_result_out[18]_i_23_n_0
    SLICE_X6Y100         LUT6 (Prop_lut6_I2_O)        0.124     9.188 r  cpu0/ROB/lbuffer_rob_result_out[18]_i_17/O
                         net (fo=1, routed)           0.656     9.843    cpu0/ROB/lbuffer_rob_result_out[18]_i_17_n_0
    SLICE_X7Y100         LUT6 (Prop_lut6_I2_O)        0.124     9.967 r  cpu0/ROB/lbuffer_rob_result_out[18]_i_11/O
                         net (fo=1, routed)           0.566    10.534    cpu0/ROB/lbuffer_rob_result_out[18]_i_11_n_0
    SLICE_X5Y100         LUT6 (Prop_lut6_I4_O)        0.124    10.658 r  cpu0/ROB/lbuffer_rob_result_out[18]_i_2_comp/O
                         net (fo=1, routed)           0.777    11.434    cpu0/ROB/rob_lbuffer_forwarding_data[18]
    SLICE_X5Y104         LUT6 (Prop_lut6_I3_O)        0.124    11.558 r  cpu0/ROB/lbuffer_rob_result_out[18]_i_1/O
                         net (fo=1, routed)           0.000    11.558    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]_1[17]
    SLICE_X5Y104         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.682     7.020    cpu0/lbuffer/clk_out1
    SLICE_X5Y104         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[18]/C
                         clock pessimism              0.571     7.591    
                         clock uncertainty           -0.123     7.468    
    SLICE_X5Y104         FDRE (Setup_fdre_C_D)        0.029     7.497    cpu0/lbuffer/lbuffer_rob_result_out_reg[18]
  -------------------------------------------------------------------
                         required time                          7.497    
                         arrival time                         -11.558    
  -------------------------------------------------------------------
                         slack                                 -4.061    

Slack (VIOLATED) :        -4.013ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.296ns  (logic 3.678ns (29.913%)  route 8.618ns (70.087%))
  Logic Levels:           16  (CARRY4=3 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 7.020 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.729    -0.783    cpu0/lbuffer/clk_out1
    SLICE_X12Y118        FDSE                                         r  cpu0/lbuffer/head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118        FDSE (Prop_fdse_C_Q)         0.518    -0.265 r  cpu0/lbuffer/head_reg[0]/Q
                         net (fo=37, routed)          1.007     0.742    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA0
    SLICE_X14Y118        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     0.892 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA/O
                         net (fo=144, routed)         1.459     2.351    cpu0/ROB/lbuffer_rob_index_out[0]
    SLICE_X15Y109        LUT6 (Prop_lut6_I4_O)        0.328     2.679 r  cpu0/ROB/FSM_onehot_stage[2]_i_348/O
                         net (fo=1, routed)           0.000     2.679    cpu0/ROB/FSM_onehot_stage[2]_i_348_n_0
    SLICE_X15Y109        MUXF7 (Prop_muxf7_I1_O)      0.217     2.896 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_211/O
                         net (fo=1, routed)           0.000     2.896    cpu0/ROB/FSM_onehot_stage_reg[2]_i_211_n_0
    SLICE_X15Y109        MUXF8 (Prop_muxf8_I1_O)      0.094     2.990 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_105/O
                         net (fo=16, routed)          0.708     3.698    cpu0/ROB/FSM_onehot_stage_reg[2]_i_105_n_0
    SLICE_X13Y113        LUT6 (Prop_lut6_I4_O)        0.316     4.014 r  cpu0/ROB/lbuffer_rob_result_out[6]_i_80/O
                         net (fo=1, routed)           0.000     4.014    cpu0/ROB/lbuffer_rob_result_out[6]_i_80_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.546 r  cpu0/ROB/lbuffer_rob_result_out_reg[6]_i_56/CO[3]
                         net (fo=1, routed)           0.000     4.546    cpu0/ROB/lbuffer_rob_result_out_reg[6]_i_56_n_0
    SLICE_X13Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.660 r  cpu0/ROB/lbuffer_rob_result_out_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.660    cpu0/ROB/lbuffer_rob_result_out_reg[6]_i_35_n_0
    SLICE_X13Y115        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.888 r  cpu0/ROB/lbuffer_rob_result_out_reg[6]_i_21/CO[2]
                         net (fo=2, routed)           0.651     5.539    cpu0/ROB/rob_lbuffer_disambiguation_out110_out
    SLICE_X8Y117         LUT5 (Prop_lut5_I1_O)        0.313     5.852 f  cpu0/ROB/FSM_onehot_stage[2]_i_164/O
                         net (fo=3, routed)           0.508     6.360    cpu0/ROB/busy_reg[11]_0
    SLICE_X8Y117         LUT6 (Prop_lut6_I3_O)        0.124     6.484 f  cpu0/ROB/FSM_onehot_stage[2]_i_86/O
                         net (fo=24, routed)          1.141     7.625    cpu0/ROB/FSM_onehot_stage[2]_i_86_n_0
    SLICE_X4Y112         LUT5 (Prop_lut5_I0_O)        0.124     7.749 r  cpu0/ROB/lbuffer_rob_result_out[7]_i_12/O
                         net (fo=2, routed)           0.989     8.738    cpu0/ROB/lbuffer_rob_result_out[7]_i_12_n_0
    SLICE_X4Y108         LUT6 (Prop_lut6_I5_O)        0.124     8.862 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_75/O
                         net (fo=1, routed)           0.427     9.290    cpu0/ROB/lbuffer_rob_result_out[31]_i_75_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I2_O)        0.124     9.414 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_55/O
                         net (fo=2, routed)           0.585     9.999    cpu0/ROB/lbuffer_rob_result_out[31]_i_55_n_0
    SLICE_X3Y105         LUT6 (Prop_lut6_I5_O)        0.124    10.123 f  cpu0/ROB/lbuffer_rob_result_out[31]_i_20_comp_4/O
                         net (fo=1, routed)           0.301    10.424    cpu0/ROB/lbuffer_rob_result_out[31]_i_20_n_0
    SLICE_X3Y104         LUT6 (Prop_lut6_I4_O)        0.124    10.548 f  cpu0/ROB/lbuffer_rob_result_out[31]_i_8_comp/O
                         net (fo=16, routed)          0.841    11.389    cpu0/ROB/lbuffer_rob_result_out[31]_i_8_n_0
    SLICE_X5Y105         LUT6 (Prop_lut6_I0_O)        0.124    11.513 r  cpu0/ROB/lbuffer_rob_result_out[22]_i_1/O
                         net (fo=1, routed)           0.000    11.513    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]_1[21]
    SLICE_X5Y105         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.682     7.020    cpu0/lbuffer/clk_out1
    SLICE_X5Y105         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[22]/C
                         clock pessimism              0.571     7.591    
                         clock uncertainty           -0.123     7.468    
    SLICE_X5Y105         FDRE (Setup_fdre_C_D)        0.032     7.500    cpu0/lbuffer/lbuffer_rob_result_out_reg[22]
  -------------------------------------------------------------------
                         required time                          7.500    
                         arrival time                         -11.513    
  -------------------------------------------------------------------
                         slack                                 -4.013    

Slack (VIOLATED) :        -3.990ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.269ns  (logic 3.591ns (29.268%)  route 8.678ns (70.731%))
  Logic Levels:           16  (CARRY4=2 LUT4=1 LUT5=1 LUT6=9 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 7.019 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.729    -0.783    cpu0/lbuffer/clk_out1
    SLICE_X12Y118        FDSE                                         r  cpu0/lbuffer/head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118        FDSE (Prop_fdse_C_Q)         0.518    -0.265 r  cpu0/lbuffer/head_reg[0]/Q
                         net (fo=37, routed)          1.007     0.742    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA0
    SLICE_X14Y118        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     0.892 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA/O
                         net (fo=144, routed)         1.502     2.394    cpu0/ROB/lbuffer_rob_index_out[0]
    SLICE_X12Y110        LUT6 (Prop_lut6_I4_O)        0.328     2.722 r  cpu0/ROB/FSM_onehot_stage[2]_i_370/O
                         net (fo=1, routed)           0.000     2.722    cpu0/ROB/FSM_onehot_stage[2]_i_370_n_0
    SLICE_X12Y110        MUXF7 (Prop_muxf7_I1_O)      0.247     2.969 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_278/O
                         net (fo=1, routed)           0.000     2.969    cpu0/ROB/FSM_onehot_stage_reg[2]_i_278_n_0
    SLICE_X12Y110        MUXF8 (Prop_muxf8_I0_O)      0.098     3.067 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_159/O
                         net (fo=16, routed)          0.781     3.848    cpu0/ROB/FSM_onehot_stage_reg[2]_i_159_n_0
    SLICE_X18Y115        LUT6 (Prop_lut6_I4_O)        0.319     4.167 r  cpu0/ROB/FSM_onehot_stage[2]_i_379/O
                         net (fo=1, routed)           0.000     4.167    cpu0/ROB/FSM_onehot_stage[2]_i_379_n_0
    SLICE_X18Y115        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.565 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_286/CO[3]
                         net (fo=1, routed)           0.000     4.565    cpu0/ROB/FSM_onehot_stage_reg[2]_i_286_n_0
    SLICE_X18Y116        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.793 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_163/CO[2]
                         net (fo=2, routed)           0.586     5.379    cpu0/ROB/rob_lbuffer_disambiguation_out10_out
    SLICE_X17Y116        LUT6 (Prop_lut6_I2_O)        0.313     5.692 f  cpu0/ROB/FSM_onehot_stage[2]_i_410/O
                         net (fo=3, routed)           0.637     6.329    cpu0/ROB/FSM_onehot_stage[2]_i_410_n_0
    SLICE_X12Y111        LUT4 (Prop_lut4_I1_O)        0.124     6.453 f  cpu0/ROB/lbuffer_rob_result_out[31]_i_97/O
                         net (fo=33, routed)          1.293     7.746    cpu0/ROB/lbuffer_rob_result_out[31]_i_97_n_0
    SLICE_X14Y101        LUT5 (Prop_lut5_I0_O)        0.124     7.870 r  cpu0/ROB/lbuffer_rob_result_out[4]_i_31/O
                         net (fo=1, routed)           0.162     8.032    cpu0/ROB/lbuffer_rob_result_out[4]_i_31_n_0
    SLICE_X14Y101        LUT6 (Prop_lut6_I1_O)        0.124     8.156 r  cpu0/ROB/lbuffer_rob_result_out[4]_i_26/O
                         net (fo=1, routed)           0.582     8.738    cpu0/ROB/lbuffer_rob_result_out[4]_i_26_n_0
    SLICE_X12Y101        LUT6 (Prop_lut6_I2_O)        0.124     8.862 r  cpu0/ROB/lbuffer_rob_result_out[4]_i_20/O
                         net (fo=1, routed)           0.572     9.434    cpu0/ROB/lbuffer_rob_result_out[4]_i_20_n_0
    SLICE_X13Y100        LUT6 (Prop_lut6_I2_O)        0.124     9.558 r  cpu0/ROB/lbuffer_rob_result_out[4]_i_14/O
                         net (fo=1, routed)           0.149     9.707    cpu0/ROB/lbuffer_rob_result_out[4]_i_14_n_0
    SLICE_X13Y100        LUT6 (Prop_lut6_I2_O)        0.124     9.831 r  cpu0/ROB/lbuffer_rob_result_out[4]_i_8/O
                         net (fo=1, routed)           0.482    10.313    cpu0/ROB/lbuffer_rob_result_out[4]_i_8_n_0
    SLICE_X10Y100        LUT6 (Prop_lut6_I2_O)        0.124    10.437 r  cpu0/ROB/lbuffer_rob_result_out[4]_i_3/O
                         net (fo=1, routed)           0.926    11.363    cpu0/ROB/lbuffer_rob_result_out[4]_i_3_n_0
    SLICE_X3Y109         LUT6 (Prop_lut6_I1_O)        0.124    11.487 r  cpu0/ROB/lbuffer_rob_result_out[4]_i_1/O
                         net (fo=1, routed)           0.000    11.487    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]_1[4]
    SLICE_X3Y109         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.681     7.019    cpu0/lbuffer/clk_out1
    SLICE_X3Y109         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[4]/C
                         clock pessimism              0.571     7.590    
                         clock uncertainty           -0.123     7.467    
    SLICE_X3Y109         FDRE (Setup_fdre_C_D)        0.029     7.496    cpu0/lbuffer/lbuffer_rob_result_out_reg[4]
  -------------------------------------------------------------------
                         required time                          7.496    
                         arrival time                         -11.487    
  -------------------------------------------------------------------
                         slack                                 -3.990    

Slack (VIOLATED) :        -3.976ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.258ns  (logic 3.480ns (28.390%)  route 8.778ns (71.610%))
  Logic Levels:           15  (CARRY4=3 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 7.020 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.729    -0.783    cpu0/lbuffer/clk_out1
    SLICE_X12Y118        FDSE                                         r  cpu0/lbuffer/head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118        FDSE (Prop_fdse_C_Q)         0.518    -0.265 r  cpu0/lbuffer/head_reg[0]/Q
                         net (fo=37, routed)          0.997     0.732    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRB0
    SLICE_X14Y118        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     0.884 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMB/O
                         net (fo=92, routed)          1.457     2.341    cpu0/ROB/lbuffer_rob_index_out[2]
    SLICE_X18Y110        MUXF7 (Prop_muxf7_S_O)       0.500     2.841 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_117/O
                         net (fo=1, routed)           0.000     2.841    cpu0/ROB/FSM_onehot_stage_reg[2]_i_117_n_0
    SLICE_X18Y110        MUXF8 (Prop_muxf8_I1_O)      0.094     2.935 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_48/O
                         net (fo=16, routed)          1.005     3.941    cpu0/ROB/FSM_onehot_stage_reg[2]_i_48_n_0
    SLICE_X12Y112        LUT6 (Prop_lut6_I4_O)        0.316     4.257 r  cpu0/ROB/lbuffer_rob_result_out[14]_i_70/O
                         net (fo=1, routed)           0.000     4.257    cpu0/ROB/lbuffer_rob_result_out[14]_i_70_n_0
    SLICE_X12Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.633 r  cpu0/ROB/lbuffer_rob_result_out_reg[14]_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.633    cpu0/ROB/lbuffer_rob_result_out_reg[14]_i_60_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.750 r  cpu0/ROB/lbuffer_rob_result_out_reg[14]_i_48/CO[3]
                         net (fo=1, routed)           0.000     4.750    cpu0/ROB/lbuffer_rob_result_out_reg[14]_i_48_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.979 f  cpu0/ROB/lbuffer_rob_result_out_reg[14]_i_36/CO[2]
                         net (fo=3, routed)           0.670     5.649    cpu0/ROB/rob_lbuffer_disambiguation_out17_out
    SLICE_X13Y116        LUT5 (Prop_lut5_I0_O)        0.310     5.959 f  cpu0/ROB/FSM_onehot_stage[2]_i_84/O
                         net (fo=67, routed)          1.038     6.997    cpu0/ROB/FSM_onehot_stage[2]_i_84_n_0
    SLICE_X19Y107        LUT5 (Prop_lut5_I3_O)        0.124     7.121 f  cpu0/ROB/lbuffer_rob_result_out[26]_i_27/O
                         net (fo=1, routed)           0.808     7.928    cpu0/ROB/lbuffer_rob_result_out[26]_i_27_n_0
    SLICE_X16Y107        LUT6 (Prop_lut6_I0_O)        0.124     8.052 r  cpu0/ROB/lbuffer_rob_result_out[26]_i_23/O
                         net (fo=1, routed)           0.819     8.871    cpu0/ROB/lbuffer_rob_result_out[26]_i_23_n_0
    SLICE_X12Y106        LUT6 (Prop_lut6_I2_O)        0.124     8.995 r  cpu0/ROB/lbuffer_rob_result_out[26]_i_17/O
                         net (fo=1, routed)           0.416     9.412    cpu0/ROB/lbuffer_rob_result_out[26]_i_17_n_0
    SLICE_X12Y105        LUT6 (Prop_lut6_I2_O)        0.124     9.536 r  cpu0/ROB/lbuffer_rob_result_out[26]_i_11/O
                         net (fo=1, routed)           0.461     9.997    cpu0/ROB/lbuffer_rob_result_out[26]_i_11_n_0
    SLICE_X11Y107        LUT6 (Prop_lut6_I2_O)        0.124    10.121 r  cpu0/ROB/lbuffer_rob_result_out[26]_i_5/O
                         net (fo=1, routed)           0.459    10.579    cpu0/ROB/lbuffer_rob_result_out[26]_i_5_n_0
    SLICE_X9Y104         LUT6 (Prop_lut6_I2_O)        0.124    10.703 r  cpu0/ROB/lbuffer_rob_result_out[26]_i_2/O
                         net (fo=1, routed)           0.648    11.351    cpu0/ROB/rob_lbuffer_forwarding_data[26]
    SLICE_X4Y103         LUT6 (Prop_lut6_I3_O)        0.124    11.475 r  cpu0/ROB/lbuffer_rob_result_out[26]_i_1/O
                         net (fo=1, routed)           0.000    11.475    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]_1[25]
    SLICE_X4Y103         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.682     7.020    cpu0/lbuffer/clk_out1
    SLICE_X4Y103         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[26]/C
                         clock pessimism              0.571     7.591    
                         clock uncertainty           -0.123     7.468    
    SLICE_X4Y103         FDRE (Setup_fdre_C_D)        0.031     7.499    cpu0/lbuffer/lbuffer_rob_result_out_reg[26]
  -------------------------------------------------------------------
                         required time                          7.499    
                         arrival time                         -11.475    
  -------------------------------------------------------------------
                         slack                                 -3.976    

Slack (VIOLATED) :        -3.971ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.798ns  (logic 3.698ns (31.345%)  route 8.100ns (68.655%))
  Logic Levels:           16  (CARRY4=3 LUT3=1 LUT6=9 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 6.846 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.729    -0.783    cpu0/lbuffer/clk_out1
    SLICE_X12Y118        FDSE                                         r  cpu0/lbuffer/head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118        FDSE (Prop_fdse_C_Q)         0.518    -0.265 r  cpu0/lbuffer/head_reg[0]/Q
                         net (fo=37, routed)          1.007     0.742    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA0
    SLICE_X14Y118        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     0.892 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA/O
                         net (fo=144, routed)         1.246     2.138    cpu0/ROB/lbuffer_rob_index_out[0]
    SLICE_X20Y113        LUT6 (Prop_lut6_I4_O)        0.328     2.466 r  cpu0/ROB/FSM_onehot_stage[2]_i_213/O
                         net (fo=1, routed)           0.000     2.466    cpu0/ROB/FSM_onehot_stage[2]_i_213_n_0
    SLICE_X20Y113        MUXF7 (Prop_muxf7_I1_O)      0.245     2.711 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_106/O
                         net (fo=1, routed)           0.000     2.711    cpu0/ROB/FSM_onehot_stage_reg[2]_i_106_n_0
    SLICE_X20Y113        MUXF8 (Prop_muxf8_I0_O)      0.104     2.815 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_44/O
                         net (fo=16, routed)          1.097     3.913    cpu0/ROB/FSM_onehot_stage_reg[2]_i_44_n_0
    SLICE_X14Y112        LUT6 (Prop_lut6_I3_O)        0.316     4.229 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_30/O
                         net (fo=1, routed)           0.000     4.229    cpu0/ROB/lbuffer_rob_h_out[3]_i_30_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.742 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.742    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_22_n_0
    SLICE_X14Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.859 r  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.859    cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_18_n_0
    SLICE_X14Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.088 f  cpu0/ROB/lbuffer_rob_h_out_reg[3]_i_15/CO[2]
                         net (fo=5, routed)           0.637     5.725    cpu0/ROB/rob_lbuffer_disambiguation_out16_out
    SLICE_X20Y114        LUT6 (Prop_lut6_I2_O)        0.310     6.035 r  cpu0/ROB/lbuffer_rob_result_out[6]_i_66/O
                         net (fo=13, routed)          1.073     7.107    cpu0/ROB/lbuffer_rob_result_out[6]_i_66_n_0
    SLICE_X6Y114         LUT3 (Prop_lut3_I1_O)        0.124     7.231 f  cpu0/ROB/FSM_onehot_stage[2]_i_332/O
                         net (fo=1, routed)           0.577     7.809    cpu0/ROB/FSM_onehot_stage[2]_i_332_n_0
    SLICE_X5Y113         LUT6 (Prop_lut6_I5_O)        0.124     7.933 f  cpu0/ROB/FSM_onehot_stage[2]_i_201/O
                         net (fo=3, routed)           0.584     8.517    cpu0/ROB/FSM_onehot_stage[2]_i_201_n_0
    SLICE_X5Y112         LUT6 (Prop_lut6_I3_O)        0.124     8.641 f  cpu0/ROB/FSM_onehot_stage[2]_i_99/O
                         net (fo=1, routed)           0.151     8.792    cpu0/ROB/FSM_onehot_stage[2]_i_99_n_0
    SLICE_X5Y112         LUT6 (Prop_lut6_I3_O)        0.124     8.916 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_12/O
                         net (fo=1, routed)           0.307     9.223    cpu0/ROB/lbuffer_rob_h_out[3]_i_12_n_0
    SLICE_X3Y111         LUT6 (Prop_lut6_I4_O)        0.124     9.347 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_8_comp/O
                         net (fo=1, routed)           0.151     9.498    cpu0/ROB/lbuffer_rob_h_out[3]_i_8_n_0
    SLICE_X3Y111         LUT6 (Prop_lut6_I3_O)        0.124     9.622 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_4_comp/O
                         net (fo=3, routed)           0.329     9.952    cpu0/lbuffer/lbuffer_rob_result_out_reg[0]_0
    SLICE_X3Y110         LUT6 (Prop_lut6_I1_O)        0.124    10.076 r  cpu0/lbuffer/lbuffer_rob_result_out[31]_i_1/O
                         net (fo=32, routed)          0.940    11.015    cpu0/lbuffer/lbuffer_rob_result_out[31]_i_1_n_0
    SLICE_X6Y99          FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.508     6.846    cpu0/lbuffer/clk_out1
    SLICE_X6Y99          FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[9]/C
                         clock pessimism              0.491     7.336    
                         clock uncertainty           -0.123     7.214    
    SLICE_X6Y99          FDRE (Setup_fdre_C_CE)      -0.169     7.045    cpu0/lbuffer/lbuffer_rob_result_out_reg[9]
  -------------------------------------------------------------------
                         required time                          7.045    
                         arrival time                         -11.015    
  -------------------------------------------------------------------
                         slack                                 -3.971    

Slack (VIOLATED) :        -3.956ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.284ns  (logic 3.678ns (29.941%)  route 8.606ns (70.059%))
  Logic Levels:           16  (CARRY4=3 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 7.020 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.729    -0.783    cpu0/lbuffer/clk_out1
    SLICE_X12Y118        FDSE                                         r  cpu0/lbuffer/head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118        FDSE (Prop_fdse_C_Q)         0.518    -0.265 r  cpu0/lbuffer/head_reg[0]/Q
                         net (fo=37, routed)          1.007     0.742    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA0
    SLICE_X14Y118        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     0.892 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA/O
                         net (fo=144, routed)         1.459     2.351    cpu0/ROB/lbuffer_rob_index_out[0]
    SLICE_X15Y109        LUT6 (Prop_lut6_I4_O)        0.328     2.679 r  cpu0/ROB/FSM_onehot_stage[2]_i_348/O
                         net (fo=1, routed)           0.000     2.679    cpu0/ROB/FSM_onehot_stage[2]_i_348_n_0
    SLICE_X15Y109        MUXF7 (Prop_muxf7_I1_O)      0.217     2.896 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_211/O
                         net (fo=1, routed)           0.000     2.896    cpu0/ROB/FSM_onehot_stage_reg[2]_i_211_n_0
    SLICE_X15Y109        MUXF8 (Prop_muxf8_I1_O)      0.094     2.990 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_105/O
                         net (fo=16, routed)          0.708     3.698    cpu0/ROB/FSM_onehot_stage_reg[2]_i_105_n_0
    SLICE_X13Y113        LUT6 (Prop_lut6_I4_O)        0.316     4.014 r  cpu0/ROB/lbuffer_rob_result_out[6]_i_80/O
                         net (fo=1, routed)           0.000     4.014    cpu0/ROB/lbuffer_rob_result_out[6]_i_80_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.546 r  cpu0/ROB/lbuffer_rob_result_out_reg[6]_i_56/CO[3]
                         net (fo=1, routed)           0.000     4.546    cpu0/ROB/lbuffer_rob_result_out_reg[6]_i_56_n_0
    SLICE_X13Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.660 r  cpu0/ROB/lbuffer_rob_result_out_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.660    cpu0/ROB/lbuffer_rob_result_out_reg[6]_i_35_n_0
    SLICE_X13Y115        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.888 r  cpu0/ROB/lbuffer_rob_result_out_reg[6]_i_21/CO[2]
                         net (fo=2, routed)           0.651     5.539    cpu0/ROB/rob_lbuffer_disambiguation_out110_out
    SLICE_X8Y117         LUT5 (Prop_lut5_I1_O)        0.313     5.852 f  cpu0/ROB/FSM_onehot_stage[2]_i_164/O
                         net (fo=3, routed)           0.508     6.360    cpu0/ROB/busy_reg[11]_0
    SLICE_X8Y117         LUT6 (Prop_lut6_I3_O)        0.124     6.484 f  cpu0/ROB/FSM_onehot_stage[2]_i_86/O
                         net (fo=24, routed)          1.141     7.625    cpu0/ROB/FSM_onehot_stage[2]_i_86_n_0
    SLICE_X4Y112         LUT5 (Prop_lut5_I0_O)        0.124     7.749 r  cpu0/ROB/lbuffer_rob_result_out[7]_i_12/O
                         net (fo=2, routed)           0.989     8.738    cpu0/ROB/lbuffer_rob_result_out[7]_i_12_n_0
    SLICE_X4Y108         LUT6 (Prop_lut6_I5_O)        0.124     8.862 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_75/O
                         net (fo=1, routed)           0.427     9.290    cpu0/ROB/lbuffer_rob_result_out[31]_i_75_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I2_O)        0.124     9.414 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_55/O
                         net (fo=2, routed)           0.585     9.999    cpu0/ROB/lbuffer_rob_result_out[31]_i_55_n_0
    SLICE_X3Y105         LUT6 (Prop_lut6_I5_O)        0.124    10.123 f  cpu0/ROB/lbuffer_rob_result_out[31]_i_20_comp_4/O
                         net (fo=1, routed)           0.301    10.424    cpu0/ROB/lbuffer_rob_result_out[31]_i_20_n_0
    SLICE_X3Y104         LUT6 (Prop_lut6_I4_O)        0.124    10.548 f  cpu0/ROB/lbuffer_rob_result_out[31]_i_8_comp/O
                         net (fo=16, routed)          0.830    11.378    cpu0/ROB/lbuffer_rob_result_out[31]_i_8_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I0_O)        0.124    11.502 r  cpu0/ROB/lbuffer_rob_result_out[29]_i_1/O
                         net (fo=1, routed)           0.000    11.502    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]_1[28]
    SLICE_X6Y104         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.682     7.020    cpu0/lbuffer/clk_out1
    SLICE_X6Y104         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[29]/C
                         clock pessimism              0.571     7.591    
                         clock uncertainty           -0.123     7.468    
    SLICE_X6Y104         FDRE (Setup_fdre_C_D)        0.077     7.545    cpu0/lbuffer/lbuffer_rob_result_out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.545    
                         arrival time                         -11.502    
  -------------------------------------------------------------------
                         slack                                 -3.956    

Slack (VIOLATED) :        -3.922ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.204ns  (logic 3.554ns (29.121%)  route 8.650ns (70.879%))
  Logic Levels:           15  (CARRY4=3 LUT6=9 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 7.020 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.729    -0.783    cpu0/lbuffer/clk_out1
    SLICE_X12Y118        FDSE                                         r  cpu0/lbuffer/head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118        FDSE (Prop_fdse_C_Q)         0.518    -0.265 r  cpu0/lbuffer/head_reg[0]/Q
                         net (fo=37, routed)          1.007     0.742    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA0
    SLICE_X14Y118        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     0.892 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA/O
                         net (fo=144, routed)         1.459     2.351    cpu0/ROB/lbuffer_rob_index_out[0]
    SLICE_X15Y109        LUT6 (Prop_lut6_I4_O)        0.328     2.679 r  cpu0/ROB/FSM_onehot_stage[2]_i_348/O
                         net (fo=1, routed)           0.000     2.679    cpu0/ROB/FSM_onehot_stage[2]_i_348_n_0
    SLICE_X15Y109        MUXF7 (Prop_muxf7_I1_O)      0.217     2.896 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_211/O
                         net (fo=1, routed)           0.000     2.896    cpu0/ROB/FSM_onehot_stage_reg[2]_i_211_n_0
    SLICE_X15Y109        MUXF8 (Prop_muxf8_I1_O)      0.094     2.990 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_105/O
                         net (fo=16, routed)          0.916     3.906    cpu0/ROB/FSM_onehot_stage_reg[2]_i_105_n_0
    SLICE_X9Y113         LUT6 (Prop_lut6_I4_O)        0.316     4.222 r  cpu0/ROB/FSM_onehot_stage[2]_i_385/O
                         net (fo=1, routed)           0.000     4.222    cpu0/ROB/FSM_onehot_stage[2]_i_385_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.754 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_291/CO[3]
                         net (fo=1, routed)           0.000     4.754    cpu0/ROB/FSM_onehot_stage_reg[2]_i_291_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.868 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_165/CO[3]
                         net (fo=1, routed)           0.000     4.868    cpu0/ROB/FSM_onehot_stage_reg[2]_i_165_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.096 r  cpu0/ROB/FSM_onehot_stage_reg[2]_i_69/CO[2]
                         net (fo=5, routed)           0.629     5.725    cpu0/ROB/rob_lbuffer_disambiguation_out12_out
    SLICE_X8Y111         LUT6 (Prop_lut6_I4_O)        0.313     6.038 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_101_comp/O
                         net (fo=39, routed)          1.583     7.621    cpu0/ROB/lbuffer_rob_result_out[31]_i_101_n_0
    SLICE_X22Y108        LUT6 (Prop_lut6_I0_O)        0.124     7.745 r  cpu0/ROB/lbuffer_rob_result_out[23]_i_29/O
                         net (fo=1, routed)           0.395     8.140    cpu0/ROB/lbuffer_rob_result_out[23]_i_29_n_0
    SLICE_X21Y109        LUT6 (Prop_lut6_I2_O)        0.124     8.264 r  cpu0/ROB/lbuffer_rob_result_out[23]_i_23/O
                         net (fo=1, routed)           0.797     9.061    cpu0/ROB/lbuffer_rob_result_out[23]_i_23_n_0
    SLICE_X21Y108        LUT6 (Prop_lut6_I2_O)        0.124     9.185 r  cpu0/ROB/lbuffer_rob_result_out[23]_i_17/O
                         net (fo=1, routed)           0.549     9.735    cpu0/ROB/lbuffer_rob_result_out[23]_i_17_n_0
    SLICE_X21Y105        LUT6 (Prop_lut6_I2_O)        0.124     9.859 r  cpu0/ROB/lbuffer_rob_result_out[23]_i_11/O
                         net (fo=1, routed)           0.598    10.457    cpu0/ROB/lbuffer_rob_result_out[23]_i_11_n_0
    SLICE_X12Y105        LUT6 (Prop_lut6_I4_O)        0.124    10.581 r  cpu0/ROB/lbuffer_rob_result_out[23]_i_2_comp/O
                         net (fo=1, routed)           0.716    11.298    cpu0/ROB/rob_lbuffer_forwarding_data[23]
    SLICE_X5Y104         LUT6 (Prop_lut6_I3_O)        0.124    11.422 r  cpu0/ROB/lbuffer_rob_result_out[23]_i_1/O
                         net (fo=1, routed)           0.000    11.422    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]_1[22]
    SLICE_X5Y104         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.682     7.020    cpu0/lbuffer/clk_out1
    SLICE_X5Y104         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[23]/C
                         clock pessimism              0.571     7.591    
                         clock uncertainty           -0.123     7.468    
    SLICE_X5Y104         FDRE (Setup_fdre_C_D)        0.031     7.499    cpu0/lbuffer/lbuffer_rob_result_out_reg[23]
  -------------------------------------------------------------------
                         required time                          7.499    
                         arrival time                         -11.422    
  -------------------------------------------------------------------
                         slack                                 -3.922    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 cpu0/icache/icache_ramctrl_addr_out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/icache/tag_reg_64_127_18_20/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.148ns (52.784%)  route 0.132ns (47.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.563    -0.618    cpu0/icache/clk_out1
    SLICE_X10Y92         FDRE                                         r  cpu0/icache/icache_ramctrl_addr_out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y92         FDRE (Prop_fdre_C_Q)         0.148    -0.470 r  cpu0/icache/icache_ramctrl_addr_out_reg[29]/Q
                         net (fo=2, routed)           0.132    -0.338    cpu0/icache/tag_reg_64_127_18_20/DIC
    SLICE_X8Y93          RAMD64E                                      r  cpu0/icache/tag_reg_64_127_18_20/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.833    -0.856    cpu0/icache/tag_reg_64_127_18_20/WCLK
    SLICE_X8Y93          RAMD64E                                      r  cpu0/icache/tag_reg_64_127_18_20/RAMC/CLK
                         clock pessimism              0.275    -0.581    
                         clock uncertainty            0.123    -0.459    
    SLICE_X8Y93          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.090    -0.369    cpu0/icache/tag_reg_64_127_18_20/RAMC
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 cpu0/ram_controller/inst_inst_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/icache/value_reg_0_63_6_8/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.148ns (52.795%)  route 0.132ns (47.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.560    -0.621    cpu0/ram_controller/clk_out1
    SLICE_X10Y85         FDRE                                         r  cpu0/ram_controller/inst_inst_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.148    -0.473 r  cpu0/ram_controller/inst_inst_out_reg[8]/Q
                         net (fo=2, routed)           0.132    -0.341    cpu0/icache/value_reg_0_63_6_8/DIC
    SLICE_X8Y86          RAMD64E                                      r  cpu0/icache/value_reg_0_63_6_8/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.828    -0.861    cpu0/icache/value_reg_0_63_6_8/WCLK
    SLICE_X8Y86          RAMD64E                                      r  cpu0/icache/value_reg_0_63_6_8/RAMC/CLK
                         clock pessimism              0.275    -0.586    
                         clock uncertainty            0.123    -0.464    
    SLICE_X8Y86          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.090    -0.374    cpu0/icache/value_reg_0_63_6_8/RAMC
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 cpu0/instqueue/pc_reg[6][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/instqueue/instqueue_decoder_pc_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.250ns (81.672%)  route 0.056ns (18.328%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.593    -0.588    cpu0/instqueue/clk_out1
    SLICE_X3Y93          FDRE                                         r  cpu0/instqueue/pc_reg[6][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  cpu0/instqueue/pc_reg[6][31]/Q
                         net (fo=1, routed)           0.056    -0.391    cpu0/instqueue/pc_reg[6]_164[31]
    SLICE_X2Y93          LUT6 (Prop_lut6_I1_O)        0.045    -0.346 r  cpu0/instqueue/instqueue_decoder_pc_out[31]_i_3/O
                         net (fo=1, routed)           0.000    -0.346    cpu0/instqueue/instqueue_decoder_pc_out[31]_i_3_n_0
    SLICE_X2Y93          MUXF7 (Prop_muxf7_I1_O)      0.064    -0.282 r  cpu0/instqueue/instqueue_decoder_pc_out_reg[31]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    cpu0/instqueue/pc[31]
    SLICE_X2Y93          FDRE                                         r  cpu0/instqueue/instqueue_decoder_pc_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.863    -0.826    cpu0/instqueue/clk_out1
    SLICE_X2Y93          FDRE                                         r  cpu0/instqueue/instqueue_decoder_pc_out_reg[31]/C
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.123    -0.453    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.134    -0.319    cpu0/instqueue/instqueue_decoder_pc_out_reg[31]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 cpu0/instqueue/pc_reg[4][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/instqueue/instqueue_decoder_pc_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.250ns (81.672%)  route 0.056ns (18.328%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.594    -0.587    cpu0/instqueue/clk_out1
    SLICE_X3Y97          FDRE                                         r  cpu0/instqueue/pc_reg[4][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  cpu0/instqueue/pc_reg[4][23]/Q
                         net (fo=1, routed)           0.056    -0.390    cpu0/instqueue/pc_reg[4]_166[23]
    SLICE_X2Y97          LUT6 (Prop_lut6_I5_O)        0.045    -0.345 r  cpu0/instqueue/instqueue_decoder_pc_out[23]_i_3/O
                         net (fo=1, routed)           0.000    -0.345    cpu0/instqueue/instqueue_decoder_pc_out[23]_i_3_n_0
    SLICE_X2Y97          MUXF7 (Prop_muxf7_I1_O)      0.064    -0.281 r  cpu0/instqueue/instqueue_decoder_pc_out_reg[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    cpu0/instqueue/pc[23]
    SLICE_X2Y97          FDRE                                         r  cpu0/instqueue/instqueue_decoder_pc_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.864    -0.825    cpu0/instqueue/clk_out1
    SLICE_X2Y97          FDRE                                         r  cpu0/instqueue/instqueue_decoder_pc_out_reg[23]/C
                         clock pessimism              0.251    -0.574    
                         clock uncertainty            0.123    -0.452    
    SLICE_X2Y97          FDRE (Hold_fdre_C_D)         0.134    -0.318    cpu0/instqueue/instqueue_decoder_pc_out_reg[23]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.141ns (27.856%)  route 0.365ns (72.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.557    -0.624    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X31Y65         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.365    -0.118    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/ADDRD0
    SLICE_X34Y59         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.827    -0.862    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/WCLK
    SLICE_X34Y59         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMA/CLK
                         clock pessimism              0.275    -0.587    
                         clock uncertainty            0.123    -0.465    
    SLICE_X34Y59         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.155    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.141ns (27.856%)  route 0.365ns (72.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.557    -0.624    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X31Y65         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.365    -0.118    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/ADDRD0
    SLICE_X34Y59         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.827    -0.862    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/WCLK
    SLICE_X34Y59         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMB/CLK
                         clock pessimism              0.275    -0.587    
                         clock uncertainty            0.123    -0.465    
    SLICE_X34Y59         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.155    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.141ns (27.856%)  route 0.365ns (72.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.557    -0.624    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X31Y65         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.365    -0.118    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/ADDRD0
    SLICE_X34Y59         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.827    -0.862    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/WCLK
    SLICE_X34Y59         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMC/CLK
                         clock pessimism              0.275    -0.587    
                         clock uncertainty            0.123    -0.465    
    SLICE_X34Y59         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.155    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.141ns (27.856%)  route 0.365ns (72.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.557    -0.624    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X31Y65         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.365    -0.118    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/ADDRD0
    SLICE_X34Y59         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.827    -0.862    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/WCLK
    SLICE_X34Y59         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMD/CLK
                         clock pessimism              0.275    -0.587    
                         clock uncertainty            0.123    -0.465    
    SLICE_X34Y59         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.155    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 cpu0/ram_controller/inst_inst_out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/icache/value_reg_64_127_21_23/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.576%)  route 0.136ns (51.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.561    -0.620    cpu0/ram_controller/clk_out1
    SLICE_X13Y87         FDRE                                         r  cpu0/ram_controller/inst_inst_out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y87         FDRE (Prop_fdre_C_Q)         0.128    -0.492 r  cpu0/ram_controller/inst_inst_out_reg[23]/Q
                         net (fo=2, routed)           0.136    -0.357    cpu0/icache/value_reg_64_127_21_23/DIC
    SLICE_X12Y87         RAMD64E                                      r  cpu0/icache/value_reg_64_127_21_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.829    -0.860    cpu0/icache/value_reg_64_127_21_23/WCLK
    SLICE_X12Y87         RAMD64E                                      r  cpu0/icache/value_reg_64_127_21_23/RAMC/CLK
                         clock pessimism              0.253    -0.607    
                         clock uncertainty            0.123    -0.485    
    SLICE_X12Y87         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.091    -0.394    cpu0/icache/value_reg_64_127_21_23/RAMC
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 hci0/q_tx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_6_6/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.453%)  route 0.176ns (55.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.557    -0.624    hci0/clk_out1
    SLICE_X32Y65         FDRE                                         r  hci0/q_tx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  hci0/q_tx_data_reg[6]/Q
                         net (fo=32, routed)          0.176    -0.307    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_6_6/D
    SLICE_X30Y67         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.821    -0.868    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_6_6/WCLK
    SLICE_X30Y67         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_6_6/SP/CLK
                         clock pessimism              0.256    -0.612    
                         clock uncertainty            0.123    -0.490    
    SLICE_X30Y67         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.346    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.039    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.140ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.888ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.140ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.610ns  (logic 0.456ns (9.891%)  route 4.154ns (90.109%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 6.777 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.545    -0.967    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.456    -0.511 f  rst_reg/Q
                         net (fo=203, routed)         4.154     3.644    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X50Y61         FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.439     6.777    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X50Y61         FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[0]/C
                         clock pessimism              0.491     7.267    
                         clock uncertainty           -0.123     7.145    
    SLICE_X50Y61         FDPE (Recov_fdpe_C_PRE)     -0.361     6.784    hci0/uart_blk/uart_rx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                          6.784    
                         arrival time                          -3.644    
  -------------------------------------------------------------------
                         slack                                  3.140    

Slack (MET) :             3.337ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_done_tick_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.456ns (10.446%)  route 3.909ns (89.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 6.773 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.545    -0.967    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.456    -0.511 f  rst_reg/Q
                         net (fo=203, routed)         3.909     3.399    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X47Y61         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_done_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.435     6.773    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X47Y61         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_done_tick_reg/C
                         clock pessimism              0.491     7.263    
                         clock uncertainty           -0.123     7.141    
    SLICE_X47Y61         FDCE (Recov_fdce_C_CLR)     -0.405     6.736    hci0/uart_blk/uart_rx_blk/q_done_tick_reg
  -------------------------------------------------------------------
                         required time                          6.736    
                         arrival time                          -3.399    
  -------------------------------------------------------------------
                         slack                                  3.337    

Slack (MET) :             3.337ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_parity_err_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.456ns (10.446%)  route 3.909ns (89.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 6.773 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.545    -0.967    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.456    -0.511 f  rst_reg/Q
                         net (fo=203, routed)         3.909     3.399    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X47Y61         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.435     6.773    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X47Y61         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_parity_err_reg/C
                         clock pessimism              0.491     7.263    
                         clock uncertainty           -0.123     7.141    
    SLICE_X47Y61         FDCE (Recov_fdce_C_CLR)     -0.405     6.736    hci0/uart_blk/uart_rx_blk/q_parity_err_reg
  -------------------------------------------------------------------
                         required time                          6.736    
                         arrival time                          -3.399    
  -------------------------------------------------------------------
                         slack                                  3.337    

Slack (MET) :             3.381ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.456ns (10.446%)  route 3.909ns (89.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 6.773 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.545    -0.967    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.456    -0.511 f  rst_reg/Q
                         net (fo=203, routed)         3.909     3.399    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X46Y61         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.435     6.773    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X46Y61         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/C
                         clock pessimism              0.491     7.263    
                         clock uncertainty           -0.123     7.141    
    SLICE_X46Y61         FDCE (Recov_fdce_C_CLR)     -0.361     6.780    hci0/uart_blk/uart_rx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          6.780    
                         arrival time                          -3.399    
  -------------------------------------------------------------------
                         slack                                  3.381    

Slack (MET) :             3.381ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.456ns (10.446%)  route 3.909ns (89.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 6.773 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.545    -0.967    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.456    -0.511 f  rst_reg/Q
                         net (fo=203, routed)         3.909     3.399    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X46Y61         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.435     6.773    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X46Y61         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/C
                         clock pessimism              0.491     7.263    
                         clock uncertainty           -0.123     7.141    
    SLICE_X46Y61         FDCE (Recov_fdce_C_CLR)     -0.361     6.780    hci0/uart_blk/uart_rx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          6.780    
                         arrival time                          -3.399    
  -------------------------------------------------------------------
                         slack                                  3.381    

Slack (MET) :             3.381ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.456ns (10.446%)  route 3.909ns (89.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 6.773 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.545    -0.967    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.456    -0.511 f  rst_reg/Q
                         net (fo=203, routed)         3.909     3.399    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X46Y61         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.435     6.773    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X46Y61         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/C
                         clock pessimism              0.491     7.263    
                         clock uncertainty           -0.123     7.141    
    SLICE_X46Y61         FDCE (Recov_fdce_C_CLR)     -0.361     6.780    hci0/uart_blk/uart_rx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          6.780    
                         arrival time                          -3.399    
  -------------------------------------------------------------------
                         slack                                  3.381    

Slack (MET) :             3.423ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.456ns (10.446%)  route 3.909ns (89.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 6.773 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.545    -0.967    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.456    -0.511 f  rst_reg/Q
                         net (fo=203, routed)         3.909     3.399    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X46Y61         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.435     6.773    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X46Y61         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                         clock pessimism              0.491     7.263    
                         clock uncertainty           -0.123     7.141    
    SLICE_X46Y61         FDCE (Recov_fdce_C_CLR)     -0.319     6.822    hci0/uart_blk/uart_rx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          6.822    
                         arrival time                          -3.399    
  -------------------------------------------------------------------
                         slack                                  3.423    

Slack (MET) :             3.423ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.456ns (10.446%)  route 3.909ns (89.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 6.773 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.545    -0.967    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.456    -0.511 f  rst_reg/Q
                         net (fo=203, routed)         3.909     3.399    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X46Y61         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.435     6.773    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X46Y61         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/C
                         clock pessimism              0.491     7.263    
                         clock uncertainty           -0.123     7.141    
    SLICE_X46Y61         FDCE (Recov_fdce_C_CLR)     -0.319     6.822    hci0/uart_blk/uart_rx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          6.822    
                         arrival time                          -3.399    
  -------------------------------------------------------------------
                         slack                                  3.423    

Slack (MET) :             3.423ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.456ns (10.446%)  route 3.909ns (89.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 6.773 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.545    -0.967    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.456    -0.511 f  rst_reg/Q
                         net (fo=203, routed)         3.909     3.399    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X46Y61         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.435     6.773    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X46Y61         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/C
                         clock pessimism              0.491     7.263    
                         clock uncertainty           -0.123     7.141    
    SLICE_X46Y61         FDCE (Recov_fdce_C_CLR)     -0.319     6.822    hci0/uart_blk/uart_rx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          6.822    
                         arrival time                          -3.399    
  -------------------------------------------------------------------
                         slack                                  3.423    

Slack (MET) :             3.423ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.456ns (10.446%)  route 3.909ns (89.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 6.773 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.545    -0.967    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.456    -0.511 f  rst_reg/Q
                         net (fo=203, routed)         3.909     3.399    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X46Y61         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.435     6.773    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X46Y61         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/C
                         clock pessimism              0.491     7.263    
                         clock uncertainty           -0.123     7.141    
    SLICE_X46Y61         FDCE (Recov_fdce_C_CLR)     -0.319     6.822    hci0/uart_blk/uart_rx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          6.822    
                         arrival time                          -3.399    
  -------------------------------------------------------------------
                         slack                                  3.423    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.141ns (16.962%)  route 0.690ns (83.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.556    -0.625    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.141    -0.484 f  rst_reg/Q
                         net (fo=203, routed)         0.690     0.206    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X32Y64         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.824    -0.865    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X32Y64         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/C
                         clock pessimism              0.275    -0.590    
    SLICE_X32Y64         FDCE (Remov_fdce_C_CLR)     -0.092    -0.682    hci0/uart_blk/uart_tx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.682    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.141ns (16.962%)  route 0.690ns (83.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.556    -0.625    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.141    -0.484 f  rst_reg/Q
                         net (fo=203, routed)         0.690     0.206    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X32Y64         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.824    -0.865    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X32Y64         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/C
                         clock pessimism              0.275    -0.590    
    SLICE_X32Y64         FDCE (Remov_fdce_C_CLR)     -0.092    -0.682    hci0/uart_blk/uart_tx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.682    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.141ns (16.962%)  route 0.690ns (83.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.556    -0.625    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.141    -0.484 f  rst_reg/Q
                         net (fo=203, routed)         0.690     0.206    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X32Y64         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.824    -0.865    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X32Y64         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/C
                         clock pessimism              0.275    -0.590    
    SLICE_X32Y64         FDCE (Remov_fdce_C_CLR)     -0.092    -0.682    hci0/uart_blk/uart_tx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.682    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.141ns (16.962%)  route 0.690ns (83.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.556    -0.625    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.141    -0.484 f  rst_reg/Q
                         net (fo=203, routed)         0.690     0.206    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X32Y64         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.824    -0.865    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X32Y64         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/C
                         clock pessimism              0.275    -0.590    
    SLICE_X32Y64         FDCE (Remov_fdce_C_CLR)     -0.092    -0.682    hci0/uart_blk/uart_tx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.682    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.891ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.141ns (16.962%)  route 0.690ns (83.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.556    -0.625    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.141    -0.484 f  rst_reg/Q
                         net (fo=203, routed)         0.690     0.206    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X32Y64         FDPE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.824    -0.865    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X32Y64         FDPE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/C
                         clock pessimism              0.275    -0.590    
    SLICE_X32Y64         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.685    hci0/uart_blk/uart_tx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.685    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.141ns (12.351%)  route 1.001ns (87.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.556    -0.625    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.141    -0.484 f  rst_reg/Q
                         net (fo=203, routed)         1.001     0.516    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X37Y62         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.825    -0.864    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X37Y62         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/C
                         clock pessimism              0.503    -0.360    
    SLICE_X37Y62         FDCE (Remov_fdce_C_CLR)     -0.092    -0.452    hci0/uart_blk/uart_tx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                           0.516    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.141ns (12.351%)  route 1.001ns (87.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.556    -0.625    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.141    -0.484 f  rst_reg/Q
                         net (fo=203, routed)         1.001     0.516    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X37Y62         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.825    -0.864    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X37Y62         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/C
                         clock pessimism              0.503    -0.360    
    SLICE_X37Y62         FDCE (Remov_fdce_C_CLR)     -0.092    -0.452    hci0/uart_blk/uart_tx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                           0.516    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.141ns (12.351%)  route 1.001ns (87.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.556    -0.625    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.141    -0.484 f  rst_reg/Q
                         net (fo=203, routed)         1.001     0.516    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X37Y62         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.825    -0.864    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X37Y62         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/C
                         clock pessimism              0.503    -0.360    
    SLICE_X37Y62         FDCE (Remov_fdce_C_CLR)     -0.092    -0.452    hci0/uart_blk/uart_tx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                           0.516    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.141ns (12.351%)  route 1.001ns (87.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.556    -0.625    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.141    -0.484 f  rst_reg/Q
                         net (fo=203, routed)         1.001     0.516    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X37Y62         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.825    -0.864    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X37Y62         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/C
                         clock pessimism              0.503    -0.360    
    SLICE_X37Y62         FDCE (Remov_fdce_C_CLR)     -0.092    -0.452    hci0/uart_blk/uart_tx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                           0.516    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.141ns (12.351%)  route 1.001ns (87.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.556    -0.625    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.141    -0.484 f  rst_reg/Q
                         net (fo=203, routed)         1.001     0.516    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X37Y62         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.825    -0.864    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X37Y62         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                         clock pessimism              0.503    -0.360    
    SLICE_X37Y62         FDCE (Remov_fdce_C_CLR)     -0.092    -0.452    hci0/uart_blk/uart_tx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                           0.516    
  -------------------------------------------------------------------
                         slack                                  0.969    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.140ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.766ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.140ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.610ns  (logic 0.456ns (9.891%)  route 4.154ns (90.109%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 6.777 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.545    -0.967    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.456    -0.511 f  rst_reg/Q
                         net (fo=203, routed)         4.154     3.644    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X50Y61         FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.439     6.777    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X50Y61         FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[0]/C
                         clock pessimism              0.491     7.267    
                         clock uncertainty           -0.123     7.145    
    SLICE_X50Y61         FDPE (Recov_fdpe_C_PRE)     -0.361     6.784    hci0/uart_blk/uart_rx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                          6.784    
                         arrival time                          -3.644    
  -------------------------------------------------------------------
                         slack                                  3.140    

Slack (MET) :             3.337ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_done_tick_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.456ns (10.446%)  route 3.909ns (89.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 6.773 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.545    -0.967    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.456    -0.511 f  rst_reg/Q
                         net (fo=203, routed)         3.909     3.399    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X47Y61         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_done_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.435     6.773    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X47Y61         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_done_tick_reg/C
                         clock pessimism              0.491     7.263    
                         clock uncertainty           -0.123     7.141    
    SLICE_X47Y61         FDCE (Recov_fdce_C_CLR)     -0.405     6.736    hci0/uart_blk/uart_rx_blk/q_done_tick_reg
  -------------------------------------------------------------------
                         required time                          6.736    
                         arrival time                          -3.399    
  -------------------------------------------------------------------
                         slack                                  3.337    

Slack (MET) :             3.337ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_parity_err_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.456ns (10.446%)  route 3.909ns (89.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 6.773 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.545    -0.967    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.456    -0.511 f  rst_reg/Q
                         net (fo=203, routed)         3.909     3.399    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X47Y61         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.435     6.773    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X47Y61         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_parity_err_reg/C
                         clock pessimism              0.491     7.263    
                         clock uncertainty           -0.123     7.141    
    SLICE_X47Y61         FDCE (Recov_fdce_C_CLR)     -0.405     6.736    hci0/uart_blk/uart_rx_blk/q_parity_err_reg
  -------------------------------------------------------------------
                         required time                          6.736    
                         arrival time                          -3.399    
  -------------------------------------------------------------------
                         slack                                  3.337    

Slack (MET) :             3.381ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.456ns (10.446%)  route 3.909ns (89.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 6.773 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.545    -0.967    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.456    -0.511 f  rst_reg/Q
                         net (fo=203, routed)         3.909     3.399    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X46Y61         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.435     6.773    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X46Y61         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/C
                         clock pessimism              0.491     7.263    
                         clock uncertainty           -0.123     7.141    
    SLICE_X46Y61         FDCE (Recov_fdce_C_CLR)     -0.361     6.780    hci0/uart_blk/uart_rx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          6.780    
                         arrival time                          -3.399    
  -------------------------------------------------------------------
                         slack                                  3.381    

Slack (MET) :             3.381ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.456ns (10.446%)  route 3.909ns (89.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 6.773 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.545    -0.967    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.456    -0.511 f  rst_reg/Q
                         net (fo=203, routed)         3.909     3.399    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X46Y61         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.435     6.773    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X46Y61         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/C
                         clock pessimism              0.491     7.263    
                         clock uncertainty           -0.123     7.141    
    SLICE_X46Y61         FDCE (Recov_fdce_C_CLR)     -0.361     6.780    hci0/uart_blk/uart_rx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          6.780    
                         arrival time                          -3.399    
  -------------------------------------------------------------------
                         slack                                  3.381    

Slack (MET) :             3.381ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.456ns (10.446%)  route 3.909ns (89.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 6.773 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.545    -0.967    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.456    -0.511 f  rst_reg/Q
                         net (fo=203, routed)         3.909     3.399    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X46Y61         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.435     6.773    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X46Y61         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/C
                         clock pessimism              0.491     7.263    
                         clock uncertainty           -0.123     7.141    
    SLICE_X46Y61         FDCE (Recov_fdce_C_CLR)     -0.361     6.780    hci0/uart_blk/uart_rx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          6.780    
                         arrival time                          -3.399    
  -------------------------------------------------------------------
                         slack                                  3.381    

Slack (MET) :             3.423ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.456ns (10.446%)  route 3.909ns (89.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 6.773 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.545    -0.967    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.456    -0.511 f  rst_reg/Q
                         net (fo=203, routed)         3.909     3.399    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X46Y61         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.435     6.773    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X46Y61         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                         clock pessimism              0.491     7.263    
                         clock uncertainty           -0.123     7.141    
    SLICE_X46Y61         FDCE (Recov_fdce_C_CLR)     -0.319     6.822    hci0/uart_blk/uart_rx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          6.822    
                         arrival time                          -3.399    
  -------------------------------------------------------------------
                         slack                                  3.423    

Slack (MET) :             3.423ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.456ns (10.446%)  route 3.909ns (89.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 6.773 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.545    -0.967    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.456    -0.511 f  rst_reg/Q
                         net (fo=203, routed)         3.909     3.399    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X46Y61         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.435     6.773    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X46Y61         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/C
                         clock pessimism              0.491     7.263    
                         clock uncertainty           -0.123     7.141    
    SLICE_X46Y61         FDCE (Recov_fdce_C_CLR)     -0.319     6.822    hci0/uart_blk/uart_rx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          6.822    
                         arrival time                          -3.399    
  -------------------------------------------------------------------
                         slack                                  3.423    

Slack (MET) :             3.423ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.456ns (10.446%)  route 3.909ns (89.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 6.773 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.545    -0.967    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.456    -0.511 f  rst_reg/Q
                         net (fo=203, routed)         3.909     3.399    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X46Y61         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.435     6.773    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X46Y61         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/C
                         clock pessimism              0.491     7.263    
                         clock uncertainty           -0.123     7.141    
    SLICE_X46Y61         FDCE (Recov_fdce_C_CLR)     -0.319     6.822    hci0/uart_blk/uart_rx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          6.822    
                         arrival time                          -3.399    
  -------------------------------------------------------------------
                         slack                                  3.423    

Slack (MET) :             3.423ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.456ns (10.446%)  route 3.909ns (89.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 6.773 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.545    -0.967    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.456    -0.511 f  rst_reg/Q
                         net (fo=203, routed)         3.909     3.399    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X46Y61         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.435     6.773    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X46Y61         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/C
                         clock pessimism              0.491     7.263    
                         clock uncertainty           -0.123     7.141    
    SLICE_X46Y61         FDCE (Recov_fdce_C_CLR)     -0.319     6.822    hci0/uart_blk/uart_rx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          6.822    
                         arrival time                          -3.399    
  -------------------------------------------------------------------
                         slack                                  3.423    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.141ns (16.962%)  route 0.690ns (83.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.556    -0.625    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.141    -0.484 f  rst_reg/Q
                         net (fo=203, routed)         0.690     0.206    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X32Y64         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.824    -0.865    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X32Y64         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/C
                         clock pessimism              0.275    -0.590    
                         clock uncertainty            0.123    -0.468    
    SLICE_X32Y64         FDCE (Remov_fdce_C_CLR)     -0.092    -0.560    hci0/uart_blk/uart_tx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.141ns (16.962%)  route 0.690ns (83.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.556    -0.625    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.141    -0.484 f  rst_reg/Q
                         net (fo=203, routed)         0.690     0.206    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X32Y64         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.824    -0.865    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X32Y64         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/C
                         clock pessimism              0.275    -0.590    
                         clock uncertainty            0.123    -0.468    
    SLICE_X32Y64         FDCE (Remov_fdce_C_CLR)     -0.092    -0.560    hci0/uart_blk/uart_tx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.141ns (16.962%)  route 0.690ns (83.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.556    -0.625    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.141    -0.484 f  rst_reg/Q
                         net (fo=203, routed)         0.690     0.206    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X32Y64         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.824    -0.865    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X32Y64         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/C
                         clock pessimism              0.275    -0.590    
                         clock uncertainty            0.123    -0.468    
    SLICE_X32Y64         FDCE (Remov_fdce_C_CLR)     -0.092    -0.560    hci0/uart_blk/uart_tx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.141ns (16.962%)  route 0.690ns (83.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.556    -0.625    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.141    -0.484 f  rst_reg/Q
                         net (fo=203, routed)         0.690     0.206    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X32Y64         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.824    -0.865    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X32Y64         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/C
                         clock pessimism              0.275    -0.590    
                         clock uncertainty            0.123    -0.468    
    SLICE_X32Y64         FDCE (Remov_fdce_C_CLR)     -0.092    -0.560    hci0/uart_blk/uart_tx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.141ns (16.962%)  route 0.690ns (83.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.556    -0.625    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.141    -0.484 f  rst_reg/Q
                         net (fo=203, routed)         0.690     0.206    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X32Y64         FDPE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.824    -0.865    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X32Y64         FDPE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/C
                         clock pessimism              0.275    -0.590    
                         clock uncertainty            0.123    -0.468    
    SLICE_X32Y64         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.563    hci0/uart_blk/uart_tx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.846ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.141ns (12.351%)  route 1.001ns (87.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.556    -0.625    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.141    -0.484 f  rst_reg/Q
                         net (fo=203, routed)         1.001     0.516    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X37Y62         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.825    -0.864    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X37Y62         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/C
                         clock pessimism              0.503    -0.360    
                         clock uncertainty            0.123    -0.238    
    SLICE_X37Y62         FDCE (Remov_fdce_C_CLR)     -0.092    -0.330    hci0/uart_blk/uart_tx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                           0.516    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.846ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.141ns (12.351%)  route 1.001ns (87.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.556    -0.625    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.141    -0.484 f  rst_reg/Q
                         net (fo=203, routed)         1.001     0.516    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X37Y62         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.825    -0.864    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X37Y62         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/C
                         clock pessimism              0.503    -0.360    
                         clock uncertainty            0.123    -0.238    
    SLICE_X37Y62         FDCE (Remov_fdce_C_CLR)     -0.092    -0.330    hci0/uart_blk/uart_tx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                           0.516    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.846ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.141ns (12.351%)  route 1.001ns (87.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.556    -0.625    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.141    -0.484 f  rst_reg/Q
                         net (fo=203, routed)         1.001     0.516    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X37Y62         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.825    -0.864    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X37Y62         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/C
                         clock pessimism              0.503    -0.360    
                         clock uncertainty            0.123    -0.238    
    SLICE_X37Y62         FDCE (Remov_fdce_C_CLR)     -0.092    -0.330    hci0/uart_blk/uart_tx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                           0.516    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.846ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.141ns (12.351%)  route 1.001ns (87.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.556    -0.625    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.141    -0.484 f  rst_reg/Q
                         net (fo=203, routed)         1.001     0.516    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X37Y62         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.825    -0.864    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X37Y62         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/C
                         clock pessimism              0.503    -0.360    
                         clock uncertainty            0.123    -0.238    
    SLICE_X37Y62         FDCE (Remov_fdce_C_CLR)     -0.092    -0.330    hci0/uart_blk/uart_tx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                           0.516    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.846ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.141ns (12.351%)  route 1.001ns (87.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.556    -0.625    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.141    -0.484 f  rst_reg/Q
                         net (fo=203, routed)         1.001     0.516    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X37Y62         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.825    -0.864    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X37Y62         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                         clock pessimism              0.503    -0.360    
                         clock uncertainty            0.123    -0.238    
    SLICE_X37Y62         FDCE (Remov_fdce_C_CLR)     -0.092    -0.330    hci0/uart_blk/uart_tx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                           0.516    
  -------------------------------------------------------------------
                         slack                                  0.846    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.140ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.766ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.140ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.610ns  (logic 0.456ns (9.891%)  route 4.154ns (90.109%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 6.777 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.545    -0.967    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.456    -0.511 f  rst_reg/Q
                         net (fo=203, routed)         4.154     3.644    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X50Y61         FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.439     6.777    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X50Y61         FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[0]/C
                         clock pessimism              0.491     7.267    
                         clock uncertainty           -0.123     7.145    
    SLICE_X50Y61         FDPE (Recov_fdpe_C_PRE)     -0.361     6.784    hci0/uart_blk/uart_rx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                          6.784    
                         arrival time                          -3.644    
  -------------------------------------------------------------------
                         slack                                  3.140    

Slack (MET) :             3.337ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_done_tick_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.456ns (10.446%)  route 3.909ns (89.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 6.773 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.545    -0.967    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.456    -0.511 f  rst_reg/Q
                         net (fo=203, routed)         3.909     3.399    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X47Y61         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_done_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.435     6.773    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X47Y61         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_done_tick_reg/C
                         clock pessimism              0.491     7.263    
                         clock uncertainty           -0.123     7.141    
    SLICE_X47Y61         FDCE (Recov_fdce_C_CLR)     -0.405     6.736    hci0/uart_blk/uart_rx_blk/q_done_tick_reg
  -------------------------------------------------------------------
                         required time                          6.736    
                         arrival time                          -3.399    
  -------------------------------------------------------------------
                         slack                                  3.337    

Slack (MET) :             3.337ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_parity_err_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.456ns (10.446%)  route 3.909ns (89.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 6.773 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.545    -0.967    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.456    -0.511 f  rst_reg/Q
                         net (fo=203, routed)         3.909     3.399    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X47Y61         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.435     6.773    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X47Y61         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_parity_err_reg/C
                         clock pessimism              0.491     7.263    
                         clock uncertainty           -0.123     7.141    
    SLICE_X47Y61         FDCE (Recov_fdce_C_CLR)     -0.405     6.736    hci0/uart_blk/uart_rx_blk/q_parity_err_reg
  -------------------------------------------------------------------
                         required time                          6.736    
                         arrival time                          -3.399    
  -------------------------------------------------------------------
                         slack                                  3.337    

Slack (MET) :             3.381ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.456ns (10.446%)  route 3.909ns (89.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 6.773 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.545    -0.967    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.456    -0.511 f  rst_reg/Q
                         net (fo=203, routed)         3.909     3.399    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X46Y61         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.435     6.773    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X46Y61         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/C
                         clock pessimism              0.491     7.263    
                         clock uncertainty           -0.123     7.141    
    SLICE_X46Y61         FDCE (Recov_fdce_C_CLR)     -0.361     6.780    hci0/uart_blk/uart_rx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          6.780    
                         arrival time                          -3.399    
  -------------------------------------------------------------------
                         slack                                  3.381    

Slack (MET) :             3.381ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.456ns (10.446%)  route 3.909ns (89.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 6.773 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.545    -0.967    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.456    -0.511 f  rst_reg/Q
                         net (fo=203, routed)         3.909     3.399    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X46Y61         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.435     6.773    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X46Y61         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/C
                         clock pessimism              0.491     7.263    
                         clock uncertainty           -0.123     7.141    
    SLICE_X46Y61         FDCE (Recov_fdce_C_CLR)     -0.361     6.780    hci0/uart_blk/uart_rx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          6.780    
                         arrival time                          -3.399    
  -------------------------------------------------------------------
                         slack                                  3.381    

Slack (MET) :             3.381ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.456ns (10.446%)  route 3.909ns (89.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 6.773 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.545    -0.967    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.456    -0.511 f  rst_reg/Q
                         net (fo=203, routed)         3.909     3.399    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X46Y61         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.435     6.773    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X46Y61         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/C
                         clock pessimism              0.491     7.263    
                         clock uncertainty           -0.123     7.141    
    SLICE_X46Y61         FDCE (Recov_fdce_C_CLR)     -0.361     6.780    hci0/uart_blk/uart_rx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          6.780    
                         arrival time                          -3.399    
  -------------------------------------------------------------------
                         slack                                  3.381    

Slack (MET) :             3.423ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.456ns (10.446%)  route 3.909ns (89.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 6.773 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.545    -0.967    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.456    -0.511 f  rst_reg/Q
                         net (fo=203, routed)         3.909     3.399    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X46Y61         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.435     6.773    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X46Y61         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                         clock pessimism              0.491     7.263    
                         clock uncertainty           -0.123     7.141    
    SLICE_X46Y61         FDCE (Recov_fdce_C_CLR)     -0.319     6.822    hci0/uart_blk/uart_rx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          6.822    
                         arrival time                          -3.399    
  -------------------------------------------------------------------
                         slack                                  3.423    

Slack (MET) :             3.423ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.456ns (10.446%)  route 3.909ns (89.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 6.773 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.545    -0.967    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.456    -0.511 f  rst_reg/Q
                         net (fo=203, routed)         3.909     3.399    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X46Y61         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.435     6.773    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X46Y61         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/C
                         clock pessimism              0.491     7.263    
                         clock uncertainty           -0.123     7.141    
    SLICE_X46Y61         FDCE (Recov_fdce_C_CLR)     -0.319     6.822    hci0/uart_blk/uart_rx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          6.822    
                         arrival time                          -3.399    
  -------------------------------------------------------------------
                         slack                                  3.423    

Slack (MET) :             3.423ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.456ns (10.446%)  route 3.909ns (89.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 6.773 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.545    -0.967    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.456    -0.511 f  rst_reg/Q
                         net (fo=203, routed)         3.909     3.399    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X46Y61         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.435     6.773    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X46Y61         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/C
                         clock pessimism              0.491     7.263    
                         clock uncertainty           -0.123     7.141    
    SLICE_X46Y61         FDCE (Recov_fdce_C_CLR)     -0.319     6.822    hci0/uart_blk/uart_rx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          6.822    
                         arrival time                          -3.399    
  -------------------------------------------------------------------
                         slack                                  3.423    

Slack (MET) :             3.423ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.456ns (10.446%)  route 3.909ns (89.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 6.773 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.545    -0.967    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.456    -0.511 f  rst_reg/Q
                         net (fo=203, routed)         3.909     3.399    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X46Y61         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.435     6.773    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X46Y61         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/C
                         clock pessimism              0.491     7.263    
                         clock uncertainty           -0.123     7.141    
    SLICE_X46Y61         FDCE (Recov_fdce_C_CLR)     -0.319     6.822    hci0/uart_blk/uart_rx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          6.822    
                         arrival time                          -3.399    
  -------------------------------------------------------------------
                         slack                                  3.423    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.141ns (16.962%)  route 0.690ns (83.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.556    -0.625    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.141    -0.484 f  rst_reg/Q
                         net (fo=203, routed)         0.690     0.206    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X32Y64         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.824    -0.865    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X32Y64         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/C
                         clock pessimism              0.275    -0.590    
                         clock uncertainty            0.123    -0.468    
    SLICE_X32Y64         FDCE (Remov_fdce_C_CLR)     -0.092    -0.560    hci0/uart_blk/uart_tx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.141ns (16.962%)  route 0.690ns (83.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.556    -0.625    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.141    -0.484 f  rst_reg/Q
                         net (fo=203, routed)         0.690     0.206    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X32Y64         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.824    -0.865    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X32Y64         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/C
                         clock pessimism              0.275    -0.590    
                         clock uncertainty            0.123    -0.468    
    SLICE_X32Y64         FDCE (Remov_fdce_C_CLR)     -0.092    -0.560    hci0/uart_blk/uart_tx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.141ns (16.962%)  route 0.690ns (83.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.556    -0.625    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.141    -0.484 f  rst_reg/Q
                         net (fo=203, routed)         0.690     0.206    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X32Y64         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.824    -0.865    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X32Y64         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/C
                         clock pessimism              0.275    -0.590    
                         clock uncertainty            0.123    -0.468    
    SLICE_X32Y64         FDCE (Remov_fdce_C_CLR)     -0.092    -0.560    hci0/uart_blk/uart_tx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.141ns (16.962%)  route 0.690ns (83.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.556    -0.625    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.141    -0.484 f  rst_reg/Q
                         net (fo=203, routed)         0.690     0.206    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X32Y64         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.824    -0.865    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X32Y64         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/C
                         clock pessimism              0.275    -0.590    
                         clock uncertainty            0.123    -0.468    
    SLICE_X32Y64         FDCE (Remov_fdce_C_CLR)     -0.092    -0.560    hci0/uart_blk/uart_tx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.141ns (16.962%)  route 0.690ns (83.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.556    -0.625    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.141    -0.484 f  rst_reg/Q
                         net (fo=203, routed)         0.690     0.206    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X32Y64         FDPE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.824    -0.865    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X32Y64         FDPE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/C
                         clock pessimism              0.275    -0.590    
                         clock uncertainty            0.123    -0.468    
    SLICE_X32Y64         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.563    hci0/uart_blk/uart_tx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.846ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.141ns (12.351%)  route 1.001ns (87.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.556    -0.625    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.141    -0.484 f  rst_reg/Q
                         net (fo=203, routed)         1.001     0.516    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X37Y62         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.825    -0.864    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X37Y62         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/C
                         clock pessimism              0.503    -0.360    
                         clock uncertainty            0.123    -0.238    
    SLICE_X37Y62         FDCE (Remov_fdce_C_CLR)     -0.092    -0.330    hci0/uart_blk/uart_tx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                           0.516    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.846ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.141ns (12.351%)  route 1.001ns (87.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.556    -0.625    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.141    -0.484 f  rst_reg/Q
                         net (fo=203, routed)         1.001     0.516    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X37Y62         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.825    -0.864    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X37Y62         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/C
                         clock pessimism              0.503    -0.360    
                         clock uncertainty            0.123    -0.238    
    SLICE_X37Y62         FDCE (Remov_fdce_C_CLR)     -0.092    -0.330    hci0/uart_blk/uart_tx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                           0.516    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.846ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.141ns (12.351%)  route 1.001ns (87.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.556    -0.625    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.141    -0.484 f  rst_reg/Q
                         net (fo=203, routed)         1.001     0.516    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X37Y62         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.825    -0.864    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X37Y62         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/C
                         clock pessimism              0.503    -0.360    
                         clock uncertainty            0.123    -0.238    
    SLICE_X37Y62         FDCE (Remov_fdce_C_CLR)     -0.092    -0.330    hci0/uart_blk/uart_tx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                           0.516    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.846ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.141ns (12.351%)  route 1.001ns (87.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.556    -0.625    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.141    -0.484 f  rst_reg/Q
                         net (fo=203, routed)         1.001     0.516    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X37Y62         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.825    -0.864    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X37Y62         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/C
                         clock pessimism              0.503    -0.360    
                         clock uncertainty            0.123    -0.238    
    SLICE_X37Y62         FDCE (Remov_fdce_C_CLR)     -0.092    -0.330    hci0/uart_blk/uart_tx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                           0.516    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.846ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.141ns (12.351%)  route 1.001ns (87.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.556    -0.625    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.141    -0.484 f  rst_reg/Q
                         net (fo=203, routed)         1.001     0.516    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X37Y62         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.825    -0.864    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X37Y62         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                         clock pessimism              0.503    -0.360    
                         clock uncertainty            0.123    -0.238    
    SLICE_X37Y62         FDCE (Remov_fdce_C_CLR)     -0.092    -0.330    hci0/uart_blk/uart_tx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                           0.516    
  -------------------------------------------------------------------
                         slack                                  0.846    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.142ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.888ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.142ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.610ns  (logic 0.456ns (9.891%)  route 4.154ns (90.109%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 6.777 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.545    -0.967    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.456    -0.511 f  rst_reg/Q
                         net (fo=203, routed)         4.154     3.644    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X50Y61         FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.439     6.777    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X50Y61         FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[0]/C
                         clock pessimism              0.491     7.267    
                         clock uncertainty           -0.121     7.147    
    SLICE_X50Y61         FDPE (Recov_fdpe_C_PRE)     -0.361     6.786    hci0/uart_blk/uart_rx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                          6.786    
                         arrival time                          -3.644    
  -------------------------------------------------------------------
                         slack                                  3.142    

Slack (MET) :             3.339ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_done_tick_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.456ns (10.446%)  route 3.909ns (89.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 6.773 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.545    -0.967    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.456    -0.511 f  rst_reg/Q
                         net (fo=203, routed)         3.909     3.399    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X47Y61         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_done_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.435     6.773    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X47Y61         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_done_tick_reg/C
                         clock pessimism              0.491     7.263    
                         clock uncertainty           -0.121     7.143    
    SLICE_X47Y61         FDCE (Recov_fdce_C_CLR)     -0.405     6.738    hci0/uart_blk/uart_rx_blk/q_done_tick_reg
  -------------------------------------------------------------------
                         required time                          6.738    
                         arrival time                          -3.399    
  -------------------------------------------------------------------
                         slack                                  3.339    

Slack (MET) :             3.339ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_parity_err_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.456ns (10.446%)  route 3.909ns (89.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 6.773 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.545    -0.967    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.456    -0.511 f  rst_reg/Q
                         net (fo=203, routed)         3.909     3.399    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X47Y61         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.435     6.773    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X47Y61         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_parity_err_reg/C
                         clock pessimism              0.491     7.263    
                         clock uncertainty           -0.121     7.143    
    SLICE_X47Y61         FDCE (Recov_fdce_C_CLR)     -0.405     6.738    hci0/uart_blk/uart_rx_blk/q_parity_err_reg
  -------------------------------------------------------------------
                         required time                          6.738    
                         arrival time                          -3.399    
  -------------------------------------------------------------------
                         slack                                  3.339    

Slack (MET) :             3.383ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.456ns (10.446%)  route 3.909ns (89.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 6.773 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.545    -0.967    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.456    -0.511 f  rst_reg/Q
                         net (fo=203, routed)         3.909     3.399    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X46Y61         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.435     6.773    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X46Y61         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/C
                         clock pessimism              0.491     7.263    
                         clock uncertainty           -0.121     7.143    
    SLICE_X46Y61         FDCE (Recov_fdce_C_CLR)     -0.361     6.782    hci0/uart_blk/uart_rx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          6.782    
                         arrival time                          -3.399    
  -------------------------------------------------------------------
                         slack                                  3.383    

Slack (MET) :             3.383ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.456ns (10.446%)  route 3.909ns (89.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 6.773 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.545    -0.967    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.456    -0.511 f  rst_reg/Q
                         net (fo=203, routed)         3.909     3.399    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X46Y61         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.435     6.773    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X46Y61         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/C
                         clock pessimism              0.491     7.263    
                         clock uncertainty           -0.121     7.143    
    SLICE_X46Y61         FDCE (Recov_fdce_C_CLR)     -0.361     6.782    hci0/uart_blk/uart_rx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          6.782    
                         arrival time                          -3.399    
  -------------------------------------------------------------------
                         slack                                  3.383    

Slack (MET) :             3.383ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.456ns (10.446%)  route 3.909ns (89.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 6.773 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.545    -0.967    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.456    -0.511 f  rst_reg/Q
                         net (fo=203, routed)         3.909     3.399    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X46Y61         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.435     6.773    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X46Y61         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/C
                         clock pessimism              0.491     7.263    
                         clock uncertainty           -0.121     7.143    
    SLICE_X46Y61         FDCE (Recov_fdce_C_CLR)     -0.361     6.782    hci0/uart_blk/uart_rx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          6.782    
                         arrival time                          -3.399    
  -------------------------------------------------------------------
                         slack                                  3.383    

Slack (MET) :             3.425ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.456ns (10.446%)  route 3.909ns (89.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 6.773 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.545    -0.967    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.456    -0.511 f  rst_reg/Q
                         net (fo=203, routed)         3.909     3.399    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X46Y61         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.435     6.773    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X46Y61         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                         clock pessimism              0.491     7.263    
                         clock uncertainty           -0.121     7.143    
    SLICE_X46Y61         FDCE (Recov_fdce_C_CLR)     -0.319     6.824    hci0/uart_blk/uart_rx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          6.824    
                         arrival time                          -3.399    
  -------------------------------------------------------------------
                         slack                                  3.425    

Slack (MET) :             3.425ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.456ns (10.446%)  route 3.909ns (89.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 6.773 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.545    -0.967    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.456    -0.511 f  rst_reg/Q
                         net (fo=203, routed)         3.909     3.399    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X46Y61         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.435     6.773    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X46Y61         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/C
                         clock pessimism              0.491     7.263    
                         clock uncertainty           -0.121     7.143    
    SLICE_X46Y61         FDCE (Recov_fdce_C_CLR)     -0.319     6.824    hci0/uart_blk/uart_rx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          6.824    
                         arrival time                          -3.399    
  -------------------------------------------------------------------
                         slack                                  3.425    

Slack (MET) :             3.425ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.456ns (10.446%)  route 3.909ns (89.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 6.773 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.545    -0.967    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.456    -0.511 f  rst_reg/Q
                         net (fo=203, routed)         3.909     3.399    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X46Y61         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.435     6.773    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X46Y61         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/C
                         clock pessimism              0.491     7.263    
                         clock uncertainty           -0.121     7.143    
    SLICE_X46Y61         FDCE (Recov_fdce_C_CLR)     -0.319     6.824    hci0/uart_blk/uart_rx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          6.824    
                         arrival time                          -3.399    
  -------------------------------------------------------------------
                         slack                                  3.425    

Slack (MET) :             3.425ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.456ns (10.446%)  route 3.909ns (89.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 6.773 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.545    -0.967    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.456    -0.511 f  rst_reg/Q
                         net (fo=203, routed)         3.909     3.399    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X46Y61         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        1.435     6.773    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X46Y61         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/C
                         clock pessimism              0.491     7.263    
                         clock uncertainty           -0.121     7.143    
    SLICE_X46Y61         FDCE (Recov_fdce_C_CLR)     -0.319     6.824    hci0/uart_blk/uart_rx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          6.824    
                         arrival time                          -3.399    
  -------------------------------------------------------------------
                         slack                                  3.425    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.141ns (16.962%)  route 0.690ns (83.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.556    -0.625    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.141    -0.484 f  rst_reg/Q
                         net (fo=203, routed)         0.690     0.206    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X32Y64         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.824    -0.865    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X32Y64         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/C
                         clock pessimism              0.275    -0.590    
    SLICE_X32Y64         FDCE (Remov_fdce_C_CLR)     -0.092    -0.682    hci0/uart_blk/uart_tx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.682    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.141ns (16.962%)  route 0.690ns (83.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.556    -0.625    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.141    -0.484 f  rst_reg/Q
                         net (fo=203, routed)         0.690     0.206    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X32Y64         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.824    -0.865    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X32Y64         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/C
                         clock pessimism              0.275    -0.590    
    SLICE_X32Y64         FDCE (Remov_fdce_C_CLR)     -0.092    -0.682    hci0/uart_blk/uart_tx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.682    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.141ns (16.962%)  route 0.690ns (83.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.556    -0.625    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.141    -0.484 f  rst_reg/Q
                         net (fo=203, routed)         0.690     0.206    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X32Y64         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.824    -0.865    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X32Y64         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/C
                         clock pessimism              0.275    -0.590    
    SLICE_X32Y64         FDCE (Remov_fdce_C_CLR)     -0.092    -0.682    hci0/uart_blk/uart_tx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.682    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.141ns (16.962%)  route 0.690ns (83.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.556    -0.625    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.141    -0.484 f  rst_reg/Q
                         net (fo=203, routed)         0.690     0.206    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X32Y64         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.824    -0.865    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X32Y64         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/C
                         clock pessimism              0.275    -0.590    
    SLICE_X32Y64         FDCE (Remov_fdce_C_CLR)     -0.092    -0.682    hci0/uart_blk/uart_tx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.682    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.891ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.141ns (16.962%)  route 0.690ns (83.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.556    -0.625    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.141    -0.484 f  rst_reg/Q
                         net (fo=203, routed)         0.690     0.206    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X32Y64         FDPE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.824    -0.865    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X32Y64         FDPE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/C
                         clock pessimism              0.275    -0.590    
    SLICE_X32Y64         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.685    hci0/uart_blk/uart_tx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.685    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.141ns (12.351%)  route 1.001ns (87.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.556    -0.625    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.141    -0.484 f  rst_reg/Q
                         net (fo=203, routed)         1.001     0.516    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X37Y62         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.825    -0.864    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X37Y62         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/C
                         clock pessimism              0.503    -0.360    
    SLICE_X37Y62         FDCE (Remov_fdce_C_CLR)     -0.092    -0.452    hci0/uart_blk/uart_tx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                           0.516    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.141ns (12.351%)  route 1.001ns (87.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.556    -0.625    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.141    -0.484 f  rst_reg/Q
                         net (fo=203, routed)         1.001     0.516    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X37Y62         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.825    -0.864    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X37Y62         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/C
                         clock pessimism              0.503    -0.360    
    SLICE_X37Y62         FDCE (Remov_fdce_C_CLR)     -0.092    -0.452    hci0/uart_blk/uart_tx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                           0.516    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.141ns (12.351%)  route 1.001ns (87.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.556    -0.625    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.141    -0.484 f  rst_reg/Q
                         net (fo=203, routed)         1.001     0.516    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X37Y62         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.825    -0.864    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X37Y62         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/C
                         clock pessimism              0.503    -0.360    
    SLICE_X37Y62         FDCE (Remov_fdce_C_CLR)     -0.092    -0.452    hci0/uart_blk/uart_tx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                           0.516    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.141ns (12.351%)  route 1.001ns (87.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.556    -0.625    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.141    -0.484 f  rst_reg/Q
                         net (fo=203, routed)         1.001     0.516    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X37Y62         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.825    -0.864    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X37Y62         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/C
                         clock pessimism              0.503    -0.360    
    SLICE_X37Y62         FDCE (Remov_fdce_C_CLR)     -0.092    -0.452    hci0/uart_blk/uart_tx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                           0.516    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.141ns (12.351%)  route 1.001ns (87.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.556    -0.625    clk
    SLICE_X32Y83         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.141    -0.484 f  rst_reg/Q
                         net (fo=203, routed)         1.001     0.516    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X37Y62         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7876, routed)        0.825    -0.864    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X37Y62         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                         clock pessimism              0.503    -0.360    
    SLICE_X37Y62         FDCE (Remov_fdce_C_CLR)     -0.092    -0.452    hci0/uart_blk/uart_tx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                           0.516    
  -------------------------------------------------------------------
                         slack                                  0.969    





