[View]
Entity=testbench_for_spu_lite
Architecture=
TopLevelType=2
[file:.\src\local_store_unit.vhd]
Enabled=1
LIB=spu_lite
Skip Entity=0
Netlist=1
Syntax 2002=0
Syntax 93=0
Syntax RelaxLRM=0
Syntax Disable 87=0
DisableAssertionsProcessing=0
Syntax 2008=1
Syntax 2018=0
[file:.\src\register_file.vhd]
Enabled=1
LIB=spu_lite
Skip Entity=0
Netlist=1
Syntax 2002=0
Syntax 93=0
Syntax RelaxLRM=0
Syntax Disable 87=0
DisableAssertionsProcessing=0
Syntax 2008=1
Syntax 2018=0
[file:.\src\simple_fixed_unit1.vhd]
Enabled=1
LIB=spu_lite
Skip Entity=0
Netlist=1
Syntax 2002=0
Syntax 93=0
Syntax RelaxLRM=0
Syntax Disable 87=0
DisableAssertionsProcessing=0
Syntax 2008=1
Syntax 2018=0
[file:.\src\single_precision_unit.vhd]
Enabled=1
LIB=spu_lite
Skip Entity=0
Netlist=1
Syntax 2002=0
Syntax 93=0
Syntax RelaxLRM=0
Syntax Disable 87=0
DisableAssertionsProcessing=0
Syntax 2008=1
Syntax 2018=0
[file:.\src\simple_fixed_unit2.bde]
Enabled=1
[file:.\src\simple_fixed_unit2.vhd]
Enabled=1
LIB=spu_lite
Skip Entity=0
Netlist=1
Syntax 2002=0
Syntax 93=0
Syntax RelaxLRM=0
Syntax Disable 87=0
DisableAssertionsProcessing=0
Syntax 2008=1
Syntax 2018=0
[file:.\src\byte_unit.vhd]
Enabled=1
LIB=spu_lite
Skip Entity=0
Netlist=1
Syntax 2002=0
Syntax 93=0
Syntax RelaxLRM=0
Syntax Disable 87=0
DisableAssertionsProcessing=0
Syntax 2008=1
Syntax 2018=0
[file:.\src\permute_unit.vhd]
Enabled=1
LIB=spu_lite
Skip Entity=0
Netlist=1
Syntax 2002=0
Syntax 93=0
Syntax RelaxLRM=0
Syntax Disable 87=0
DisableAssertionsProcessing=0
Syntax 2008=1
Syntax 2018=0
[file:.\src\branch_unit.vhd]
Enabled=1
LIB=spu_lite
Skip Entity=0
Netlist=1
Syntax 2002=0
Syntax 93=0
Syntax RelaxLRM=0
Syntax Disable 87=0
DisableAssertionsProcessing=0
Syntax 2008=1
Syntax 2018=0
[file:.\src\spu_lite_pkg.vhd]
Enabled=1
LIB=spu_lite
Skip Entity=0
Netlist=1
Syntax 2002=0
Syntax 93=0
Syntax RelaxLRM=0
Syntax Disable 87=0
DisableAssertionsProcessing=0
Syntax 2008=1
Syntax 2018=0
[file:.\src\spu_top.bde]
Enabled=1
[file:.\src\even_pipe_reg.vhd]
Enabled=1
[file:.\src\odd_pipe_reg.vhd]
Enabled=1
[file:.\src\even_result_mux.bde]
Enabled=1
[file:.\src\even_result_mux.vhd]
Enabled=1
[file:.\src\forwarding_unit.vhd]
Enabled=1
LIB=spu_lite
Skip Entity=0
Netlist=1
Syntax 2002=0
Syntax 93=0
Syntax RelaxLRM=0
Syntax Disable 87=0
DisableAssertionsProcessing=0
Syntax 2008=1
Syntax 2018=0
[file:.\compile\spu_top.vhd]
Generated=TRUE
Enabled=1
[file:.\src\even_rf_reg.vhd]
Enabled=1
LIB=spu_lite
Skip Entity=0
Netlist=1
Syntax 2002=0
Syntax 93=0
Syntax RelaxLRM=0
Syntax Disable 87=0
DisableAssertionsProcessing=0
Syntax 2008=1
Syntax 2018=0
[file:.\src\odd_rf_reg.vhd]
Enabled=1
LIB=spu_lite
Skip Entity=0
Netlist=1
Syntax 2002=0
Syntax 93=0
Syntax RelaxLRM=0
Syntax Disable 87=0
DisableAssertionsProcessing=0
Syntax 2008=1
Syntax 2018=0
[file:.\src\result_mux.vhd]
Enabled=1
LIB=spu_lite
Skip Entity=0
Netlist=1
Syntax 2002=0
Syntax 93=0
Syntax RelaxLRM=0
Syntax Disable 87=0
DisableAssertionsProcessing=0
Syntax 2008=1
Syntax 2018=0
[file:.\src\result_reg.vhd]
Enabled=1
LIB=spu_lite
Skip Entity=0
Netlist=1
Syntax 2002=0
Syntax 93=0
Syntax RelaxLRM=0
Syntax Disable 87=0
DisableAssertionsProcessing=0
Syntax 2008=1
Syntax 2018=0
[file:.\src\spu_lite.bde]
Enabled=1
LIB=spu_lite
Skip Entity=0
Netlist=1
Syntax 2002=0
Syntax 93=0
Syntax RelaxLRM=0
Syntax Disable 87=0
DisableAssertionsProcessing=0
Syntax 2008=1
Syntax 2018=0
[file:.\compile\spu_lite.vhd]
Generated=TRUE
Enabled=1
[file:.\src\pipe_reg.vhd]
Enabled=1
LIB=spu_lite
Skip Entity=0
Netlist=1
Syntax 2002=0
Syntax 93=0
Syntax RelaxLRM=0
Syntax Disable 87=0
DisableAssertionsProcessing=0
Syntax 2008=1
Syntax 2018=0
[file:.\src\branch_reg.vhd]
Enabled=1
LIB=spu_lite
Skip Entity=0
Netlist=1
Syntax 2002=0
Syntax 93=0
Syntax RelaxLRM=0
Syntax Disable 87=0
DisableAssertionsProcessing=0
Syntax 2008=1
Syntax 2018=0
[file:.\src\spu_lite.vhd]
Enabled=1
LIB=spu_lite
Skip Entity=0
Netlist=1
Syntax 2002=0
Syntax 93=0
Syntax RelaxLRM=1
Syntax Disable 87=0
DisableAssertionsProcessing=0
Syntax 2008=1
Syntax 2018=0
[file:.\src\TestBench\spu_lite_pipeline_TB.vhd]
Enabled=1
[file:.\src\TestBench\spu_lite_pipeline_TB_runtest.do]
Enabled=1
[file:.\src\TestBench\spu_lite_TB.vhd]
Enabled=1
[file:.\src\TestBench\spu_lite_TB_runtest.do]
Enabled=1
[file:.\src\branch_prediction_unit.vhd]
Enabled=1
LIB=spu_lite
Skip Entity=0
Netlist=1
Syntax 2002=0
Syntax 93=0
Syntax RelaxLRM=0
Syntax Disable 87=0
DisableAssertionsProcessing=0
Syntax 2008=1
Syntax 2018=0
[file:.\src\decode_reg.vhd]
Enabled=1
LIB=spu_lite
Skip Entity=0
Netlist=1
Syntax 2002=0
Syntax 93=0
Syntax RelaxLRM=0
Syntax Disable 87=0
DisableAssertionsProcessing=0
Syntax 2008=1
Syntax 2018=0
[file:.\src\decode_unit.vhd]
Enabled=1
LIB=spu_lite
Skip Entity=0
Netlist=1
Syntax 2002=0
Syntax 93=0
Syntax RelaxLRM=0
Syntax Disable 87=0
DisableAssertionsProcessing=0
Syntax 2008=1
Syntax 2018=0
[file:.\src\instruction_memory.vhd]
Enabled=1
LIB=spu_lite
Skip Entity=0
Netlist=1
Syntax 2002=0
Syntax 93=0
Syntax RelaxLRM=0
Syntax Disable 87=0
DisableAssertionsProcessing=0
Syntax 2008=1
Syntax 2018=0
[file:.\src\issue_control_unit.vhd]
Enabled=1
LIB=spu_lite
Skip Entity=0
Netlist=1
Syntax 2002=0
Syntax 93=0
Syntax RelaxLRM=0
Syntax Disable 87=0
DisableAssertionsProcessing=0
Syntax 2008=1
Syntax 2018=0
[file:.\src\program_counter.vhd]
Enabled=1
LIB=spu_lite
Skip Entity=0
Netlist=1
Syntax 2002=0
Syntax 93=0
Syntax RelaxLRM=0
Syntax Disable 87=0
DisableAssertionsProcessing=0
Syntax 2008=1
Syntax 2018=0
[file:.\src\d_flip_flop.vhd]
Enabled=1
LIB=spu_lite
Skip Entity=0
Netlist=1
Syntax 2002=0
Syntax 93=0
Syntax RelaxLRM=1
Syntax Disable 87=0
DisableAssertionsProcessing=0
Syntax 2008=1
Syntax 2018=0
[file:.\src\instruction_cache.vhd]
Enabled=1
LIB=spu_lite
Skip Entity=0
Netlist=1
Syntax 2002=0
Syntax 93=0
Syntax RelaxLRM=1
Syntax Disable 87=0
DisableAssertionsProcessing=0
Syntax 2008=1
Syntax 2018=0
