\hypertarget{cortex__a15_8hh_source}{}\doxysection{cortex\+\_\+a15.\+hh}
\label{cortex__a15_8hh_source}\index{cortex\_a15.hh@{cortex\_a15.hh}}

\begin{DoxyCode}{0}
\DoxyCodeLine{00001 \textcolor{preprocessor}{\#include <cstdint>}}
\DoxyCodeLine{00002 \textcolor{keyword}{namespace }optkit::arm::cortex\_a15\{}
\DoxyCodeLine{00003     \textcolor{keyword}{enum} cortex\_a15 : uint64\_t \{}
\DoxyCodeLine{00004         SW\_INCR = 0x00, \textcolor{comment}{// Instruction architecturally executed (condition check pass) Software increment}}
\DoxyCodeLine{00005         L1I\_CACHE\_REFILL = 0x01, \textcolor{comment}{// Level 1 instruction cache refill}}
\DoxyCodeLine{00006         L1I\_TLB\_REFILL = 0x02, \textcolor{comment}{// Level 1 instruction TLB refill}}
\DoxyCodeLine{00007         L1D\_CACHE\_REFILL = 0x03, \textcolor{comment}{// Level 1 data cache refill}}
\DoxyCodeLine{00008         L1D\_CACHE\_ACCESS = 0x04, \textcolor{comment}{// Level 1 data cache access}}
\DoxyCodeLine{00009         L1D\_TLB\_REFILL = 0x05, \textcolor{comment}{// Level 1 data TLB refill}}
\DoxyCodeLine{00010         INST\_RETIRED = 0x08, \textcolor{comment}{// Instruction architecturally executed}}
\DoxyCodeLine{00011         EXCEPTION\_TAKEN = 0x09, \textcolor{comment}{// Exception taken}}
\DoxyCodeLine{00012         EXCEPTION\_RETURN = 0x0a, \textcolor{comment}{// Instruction architecturally executed (condition check pass) Exception return}}
\DoxyCodeLine{00013         CID\_WRITE\_RETIRED = 0x0b, \textcolor{comment}{// Instruction architecturally executed (condition check pass)  Write to CONTEXTIDR}}
\DoxyCodeLine{00014         BRANCH\_MISPRED = 0x10, \textcolor{comment}{// Mispredicted or not predicted branch speculatively executed}}
\DoxyCodeLine{00015         CPU\_CYCLES = 0x11, \textcolor{comment}{// Cycles}}
\DoxyCodeLine{00016         BRANCH\_PRED = 0x12, \textcolor{comment}{// Predictable branch speculatively executed}}
\DoxyCodeLine{00017         DATA\_MEM\_ACCESS = 0x13, \textcolor{comment}{// Data memory access}}
\DoxyCodeLine{00018         L1I\_CACHE\_ACCESS = 0x14, \textcolor{comment}{// Level 1 instruction cache access}}
\DoxyCodeLine{00019         L1D\_CACHE\_WB = 0x15, \textcolor{comment}{// Level 1 data cache WriteBack}}
\DoxyCodeLine{00020         L2D\_CACHE\_ACCESS = 0x16, \textcolor{comment}{// Level 2 data cache access}}
\DoxyCodeLine{00021         L2D\_CACHE\_REFILL = 0x17, \textcolor{comment}{// Level 2 data cache refill}}
\DoxyCodeLine{00022         L2D\_CACHE\_WB = 0x18, \textcolor{comment}{// Level 2 data cache WriteBack}}
\DoxyCodeLine{00023         BUS\_ACCESS = 0x19, \textcolor{comment}{// Bus access}}
\DoxyCodeLine{00024         LOCAL\_MEMORY\_ERROR = 0x1a, \textcolor{comment}{// Local memory error}}
\DoxyCodeLine{00025         INST\_SPEC\_EXEC = 0x1b, \textcolor{comment}{// Instruction speculatively executed}}
\DoxyCodeLine{00026         TTBR\_WRITE\_RETIRED = 0x1c, \textcolor{comment}{// Instruction architecturally executed (condition check pass)  Write to translation table base}}
\DoxyCodeLine{00027         BUS\_CYCLES = 0x1d, \textcolor{comment}{// Bus cycle}}
\DoxyCodeLine{00028         L1D\_READ\_ACCESS = 0x40, \textcolor{comment}{// Level 1 data cache read access}}
\DoxyCodeLine{00029         L1D\_WRITE\_ACCESS = 0x41, \textcolor{comment}{// Level 1 data cache write access}}
\DoxyCodeLine{00030         L1D\_READ\_REFILL = 0x42, \textcolor{comment}{// Level 1 data cache read refill}}
\DoxyCodeLine{00031         L1D\_WRITE\_REFILL = 0x43, \textcolor{comment}{// Level 1 data cache write refill}}
\DoxyCodeLine{00032         L1D\_WB\_VICTIM = 0x46, \textcolor{comment}{// Level 1 data cache writeback victim}}
\DoxyCodeLine{00033         L1D\_WB\_CLEAN\_COHERENCY = 0x47, \textcolor{comment}{// Level 1 data cache writeback cleaning and coherency}}
\DoxyCodeLine{00034         L1D\_INVALIDATE = 0x48, \textcolor{comment}{// Level 1 data cache invalidate}}
\DoxyCodeLine{00035         L1D\_TLB\_READ\_REFILL = 0x4c, \textcolor{comment}{// Level 1 data TLB read refill}}
\DoxyCodeLine{00036         L1D\_TLB\_WRITE\_REFILL = 0x4d, \textcolor{comment}{// Level 1 data TLB write refill}}
\DoxyCodeLine{00037         L2D\_READ\_ACCESS = 0x50, \textcolor{comment}{// Level 2 data cache read access}}
\DoxyCodeLine{00038         L2D\_WRITE\_ACCESS = 0x51, \textcolor{comment}{// Level 2 data cache write access}}
\DoxyCodeLine{00039         L2D\_READ\_REFILL = 0x52, \textcolor{comment}{// Level 2 data cache read refill}}
\DoxyCodeLine{00040         L2D\_WRITE\_REFILL = 0x53, \textcolor{comment}{// Level 2 data cache write refill}}
\DoxyCodeLine{00041         L2D\_WB\_VICTIM = 0x56, \textcolor{comment}{// Level 2 data cache writeback victim}}
\DoxyCodeLine{00042         L2D\_WB\_CLEAN\_COHERENCY = 0x57, \textcolor{comment}{// Level 2 data cache writeback cleaning and coherency}}
\DoxyCodeLine{00043         L2D\_INVALIDATE = 0x58, \textcolor{comment}{// Level 2 data cache invalidate}}
\DoxyCodeLine{00044         BUS\_READ\_ACCESS = 0x60, \textcolor{comment}{// Bus read access}}
\DoxyCodeLine{00045         BUS\_WRITE\_ACCESS = 0x61, \textcolor{comment}{// Bus write access}}
\DoxyCodeLine{00046         BUS\_NORMAL\_ACCESS = 0x62, \textcolor{comment}{// Bus normal access}}
\DoxyCodeLine{00047         BUS\_NOT\_NORMAL\_ACCESS = 0x63, \textcolor{comment}{// Bus not normal access}}
\DoxyCodeLine{00048         BUS\_NORMAL\_ACCESS\_2 = 0x64, \textcolor{comment}{// Bus normal access}}
\DoxyCodeLine{00049         BUS\_PERIPH\_ACCESS = 0x65, \textcolor{comment}{// Bus peripheral access}}
\DoxyCodeLine{00050         DATA\_MEM\_READ\_ACCESS = 0x66, \textcolor{comment}{// Data memory read access}}
\DoxyCodeLine{00051         DATA\_MEM\_WRITE\_ACCESS = 0x67, \textcolor{comment}{// Data memory write access}}
\DoxyCodeLine{00052         UNALIGNED\_READ\_ACCESS = 0x68, \textcolor{comment}{// Unaligned read access}}
\DoxyCodeLine{00053         UNALIGNED\_WRITE\_ACCESS = 0x69, \textcolor{comment}{// Unaligned read access}}
\DoxyCodeLine{00054         UNALIGNED\_ACCESS = 0x6a, \textcolor{comment}{// Unaligned access}}
\DoxyCodeLine{00055         INST\_SPEC\_EXEC\_LDREX = 0x6c, \textcolor{comment}{// LDREX exclusive instruction speculatively executed}}
\DoxyCodeLine{00056         INST\_SPEC\_EXEC\_STREX\_PASS = 0x6d, \textcolor{comment}{// STREX pass exclusive instruction speculatively executed}}
\DoxyCodeLine{00057         INST\_SPEC\_EXEC\_STREX\_FAIL = 0x6e, \textcolor{comment}{// STREX fail exclusive instruction speculatively executed}}
\DoxyCodeLine{00058         INST\_SPEC\_EXEC\_LOAD = 0x70, \textcolor{comment}{// Load instruction speculatively executed}}
\DoxyCodeLine{00059         INST\_SPEC\_EXEC\_STORE = 0x71, \textcolor{comment}{// Store instruction speculatively executed}}
\DoxyCodeLine{00060         INST\_SPEC\_EXEC\_LOAD\_STORE = 0x72, \textcolor{comment}{// Load or store instruction speculatively executed}}
\DoxyCodeLine{00061         INST\_SPEC\_EXEC\_INTEGER\_INST = 0x73, \textcolor{comment}{// Integer data processing instruction speculatively executed}}
\DoxyCodeLine{00062         INST\_SPEC\_EXEC\_SIMD = 0x74, \textcolor{comment}{// Advanced SIMD instruction speculatively executed}}
\DoxyCodeLine{00063         INST\_SPEC\_EXEC\_VFP = 0x75, \textcolor{comment}{// VFP instruction speculatively executed}}
\DoxyCodeLine{00064         INST\_SPEC\_EXEC\_SOFT\_PC = 0x76, \textcolor{comment}{// Software of the PC instruction speculatively executed}}
\DoxyCodeLine{00065         BRANCH\_SPEC\_EXEC\_IMM\_BRANCH = 0x78, \textcolor{comment}{// Immediate branch speculatively executed}}
\DoxyCodeLine{00066         BRANCH\_SPEC\_EXEC\_RET = 0x79, \textcolor{comment}{// Return branch speculatively executed}}
\DoxyCodeLine{00067         BRANCH\_SPEC\_EXEC\_IND = 0x7a, \textcolor{comment}{// Indirect branch speculatively executed}}
\DoxyCodeLine{00068         BARRIER\_SPEC\_EXEC\_ISB = 0x7c, \textcolor{comment}{// ISB barrier speculatively executed}}
\DoxyCodeLine{00069         BARRIER\_SPEC\_EXEC\_DSB = 0x7d, \textcolor{comment}{// DSB barrier speculatively executed}}
\DoxyCodeLine{00070         BARRIER\_SPEC\_EXEC\_DMB = 0x7e, \textcolor{comment}{// DMB barrier speculatively executed}}
\DoxyCodeLine{00071         }
\DoxyCodeLine{00072     \};}
\DoxyCodeLine{00073 \};}
\DoxyCodeLine{00074 }
\DoxyCodeLine{00075 \textcolor{keyword}{namespace }cortex\_a15 = optkit::arm::cortex\_a15;}

\end{DoxyCode}
