hmLoadTopic({
hmKeywords:"Acknowledge Interrupt,Alpha AXP,Asynchronous Interrupt,CPU IPL (Interrupt Priority Level),CPU IRQ State,CPUIRQState,Device IRQ,Device IRQ Vector,Emulated Interrupt,Global IRQ Controller,Global_IRQController.h\/CPP,Hardware Interrupt,Indexed IRQ,Interrupt Acknowledge,Interrupt Delivery,Interrupt Masking,Interrupt Pending,Interrupt Posting,Interrupt Priority,Interrupt Queue,Interrupt Register,Interrupt Reset,Interrupt Service Routine (ISR),Interrupt Vector,IRQ (Interrupt Request),IRQ Bank,IRQ Controller,IRQ Handler,IRQ Mask,IRQ Priority,IRQ Vector Table,Multi-CPU Interrupts,Per-CPU Interrupt State,Post Interrupt,Q_GLOBAL_STATIC,Register IRQ Vector,SMP Interrupt Handling,Software Interrupt,System Interrupt,Thread-safe Interrupt,Virtual Interrupt,VMS Interrupt Model",
hmTitle:"globalIRQController)",
hmDescription:"Interrupt Controller (IPL arbitrator and delivery). ",
hmPrevLink:"",
hmNextLink:"",
hmParentLink:"appendix---trait-examples.html",
hmBreadCrumbs:"",
hmTitlePath:"Introduction > Appendix > Appendix I – Global Singletons",
hmHeader:"<h1 class=\"p_Heading1\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1\">globalIRQController)<\/span><\/h1>\n\r",
hmBody:"<h2 class=\"p_Heading2\" style=\"page-break-after: avoid;\"><span class=\"f_Heading2\">Interrupt Controller (IPL arbitrator and delivery). <\/span><\/h2>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<h2 class=\"p_Heading2\" style=\"page-break-after: avoid;\"><span class=\"f_Heading2\">Considerations: <\/span><\/h2>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>Thread Safe. <\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>Maintains a vector for the number of CPUs that are registered-attached to it. <\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>The gIRQController() must be initialize with the CPU count (constructor requires it):<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">\/\/&nbsp;At&nbsp;system&nbsp;init&nbsp;(before&nbsp;SMPManager\/CPUs&nbsp;start):<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">globalIRQController().init(numCpus);<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;<\/span><\/p>\n\r<h2 class=\"p_Heading2\" style=\"page-break-after: avoid;\"><span class=\"f_Heading2\" style=\"color: #ff0000;\">Special Note:<\/span><\/h2>\n\r<p class=\"p_Normal\">\/\/ The maximum number of CPUs are fixed at compile time. &nbsp;This is a convenience extension only.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">#define&nbsp;MAX_CPUS&nbsp;64<\/span><\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<h2 class=\"p_Heading2\" style=\"page-break-after: avoid;\"><span class=\"f_Heading2\">Accessors: <\/span><\/h2>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<h2 class=\"p_Heading2\" style=\"page-break-after: avoid;\"><span class=\"f_Heading2\">&nbsp;<\/span><\/h2>\n\r<p class=\"p_Normal\"><span style=\"font-weight: bold;\">Best Practice:<\/span><\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>Global, indexed access: Works for all SMP and per-CPU IRQ control.<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>Singleton lifetime: System-wide, resettable at runtime.<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>No need for per-CPU controller objects—one global, multi-CPU-aware instance is enough.<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>Externally accessible from anywhere (PAL, DeviceManager, CPU, MMIO, etc).<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">Source Code: <\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">CoreLib::Global_IRQController.h\/CPP<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r"
})
