{
  "design": {
    "design_info": {
      "boundary_crc": "0xA256B1BAD1D9032D",
      "device": "xcu55c-fsvh2892-2L-e",
      "gen_directory": "../../../../project.gen/sources_1/bd/top_level",
      "name": "top_level",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1",
      "validated": "true"
    },
    "design_tree": {
      "pcie0_bridge": {
        "pcie_bridge": "",
        "clock_buffer": "",
        "system_ila": "",
        "axi4_master_plug": ""
      },
      "smartconnect": "",
      "gnd": "",
      "control": "",
      "axi4_traffic_gen_0": "",
      "axi4_traffic_gen_1": "",
      "pcie1_bridge": {
        "pcie_bridge": "",
        "clock_buffer": "",
        "system_ila": "",
        "axi_clock_converter": "",
        "axi4_master_plug": ""
      }
    },
    "interface_ports": {
      "pcie0_refclk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        }
      },
      "pcie_mgt_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:pcie_7x_mgt:1.0",
        "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0"
      },
      "pcie1_refclk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        }
      },
      "pcie_mgt_1": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:pcie_7x_mgt:1.0",
        "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0"
      }
    },
    "ports": {
      "hbm_cattrip": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "pcie_perst_l": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "pcie0_bridge": {
        "interface_ports": {
          "pcie_mgt": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:pcie_7x_mgt:1.0",
            "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0"
          },
          "pcie_refclk": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "M_AXI_B": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_B": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "pcie_perst": {
            "type": "rst",
            "direction": "I"
          },
          "axi_aclk": {
            "direction": "O"
          },
          "axi_aresetn": {
            "direction": "O"
          }
        },
        "components": {
          "pcie_bridge": {
            "vlnv": "xilinx.com:ip:xdma:4.1",
            "xci_name": "top_level_xdma_0_0",
            "xci_path": "ip/top_level_xdma_0_0/top_level_xdma_0_0.xci",
            "inst_hier_path": "pcie0_bridge/pcie_bridge",
            "parameters": {
              "PF0_DEVICE_ID_mqdma": {
                "value": "9048"
              },
              "PF0_SRIOV_VF_DEVICE_ID": {
                "value": "A048"
              },
              "PF2_DEVICE_ID_mqdma": {
                "value": "9248"
              },
              "PF3_DEVICE_ID_mqdma": {
                "value": "9348"
              },
              "axi_addr_width": {
                "value": "64"
              },
              "axi_data_width": {
                "value": "512_bit"
              },
              "axisten_freq": {
                "value": "250"
              },
              "bridge_burst": {
                "value": "true"
              },
              "en_axi_slave_if": {
                "value": "true"
              },
              "en_gt_selection": {
                "value": "false"
              },
              "functional_mode": {
                "value": "AXI_Bridge"
              },
              "mode_selection": {
                "value": "Advanced"
              },
              "pcie_blk_locn": {
                "value": "PCIE4C_X1Y0"
              },
              "pf0_bar0_scale": {
                "value": "Megabytes"
              },
              "pf0_bar0_size": {
                "value": "1"
              },
              "pf0_device_id": {
                "value": "903F"
              },
              "pf0_msi_enabled": {
                "value": "false"
              },
              "pl_link_cap_max_link_speed": {
                "value": "16.0_GT/s"
              },
              "pl_link_cap_max_link_width": {
                "value": "X8"
              }
            },
            "interface_ports": {
              "S_AXI_B": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "S_AXI_B"
              },
              "M_AXI_B": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "M_AXI_B",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFFFFFFFFFF",
                  "width": "64"
                },
                "parameters": {
                  "master_id": {
                    "value": "1"
                  }
                }
              },
              "S_AXI_LITE": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "S_AXI_LITE"
              }
            },
            "addressing": {
              "memory_maps": {
                "S_AXI_LITE": {
                  "address_blocks": {
                    "CTL0": {
                      "base_address": "0",
                      "range": "512M",
                      "width": "29",
                      "usage": "memory",
                      "offset_base_param": "baseaddr",
                      "offset_high_param": "highaddr"
                    }
                  }
                },
                "S_AXI_B": {
                  "address_blocks": {
                    "BAR0": {
                      "base_address": "0",
                      "range": "1M",
                      "width": "20",
                      "usage": "memory",
                      "offset_base_param": "axibar_0",
                      "offset_high_param": "axibar_highaddr_0"
                    }
                  }
                }
              },
              "address_spaces": {
                "M_AXI_B": {
                  "range": "16E",
                  "width": "64"
                }
              }
            }
          },
          "clock_buffer": {
            "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
            "xci_name": "top_level_util_ds_buf_0_0",
            "xci_path": "ip/top_level_util_ds_buf_0_0/top_level_util_ds_buf_0_0.xci",
            "inst_hier_path": "pcie0_bridge/clock_buffer",
            "parameters": {
              "C_BUF_TYPE": {
                "value": "IBUFDSGTE"
              }
            }
          },
          "system_ila": {
            "vlnv": "xilinx.com:ip:system_ila:1.1",
            "xci_name": "top_level_system_ila_0_0",
            "xci_path": "ip/top_level_system_ila_0_0/top_level_system_ila_0_0.xci",
            "inst_hier_path": "pcie0_bridge/system_ila",
            "interface_ports": {
              "SLOT_0_AXI": {
                "mode": "Monitor",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            }
          },
          "axi4_master_plug": {
            "vlnv": "xilinx.com:module_ref:axi4_master_plug:1.0",
            "xci_name": "top_level_axi4_master_plug_0_1",
            "xci_path": "ip/top_level_axi4_master_plug_0_1/top_level_axi4_master_plug_0_1.xci",
            "inst_hier_path": "pcie0_bridge/axi4_master_plug",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "axi4_master_plug",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "auto"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "32",
                    "value_src": "auto"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                },
                "address_space_ref": "AXI",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "AXI_AWADDR",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "AXI_AWVALID",
                    "direction": "O"
                  },
                  "AWREADY": {
                    "physical_name": "AXI_AWREADY",
                    "direction": "I"
                  },
                  "WDATA": {
                    "physical_name": "AXI_WDATA",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "AXI_WVALID",
                    "direction": "O"
                  },
                  "WREADY": {
                    "physical_name": "AXI_WREADY",
                    "direction": "I"
                  },
                  "BRESP": {
                    "physical_name": "AXI_BRESP",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "AXI_BVALID",
                    "direction": "I"
                  },
                  "BREADY": {
                    "physical_name": "AXI_BREADY",
                    "direction": "O"
                  },
                  "ARADDR": {
                    "physical_name": "AXI_ARADDR",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "AXI_ARVALID",
                    "direction": "O"
                  },
                  "ARREADY": {
                    "physical_name": "AXI_ARREADY",
                    "direction": "I"
                  },
                  "RDATA": {
                    "physical_name": "AXI_RDATA",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "AXI_RRESP",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "AXI_RVALID",
                    "direction": "I"
                  },
                  "RREADY": {
                    "physical_name": "AXI_RREADY",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "AXI",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "AXI": {
                  "range": "4G",
                  "width": "32"
                }
              }
            }
          }
        },
        "interface_nets": {
          "CLK_IN_D_0_1": {
            "interface_ports": [
              "pcie_refclk",
              "clock_buffer/CLK_IN_D"
            ]
          },
          "S_AXI_B_1": {
            "interface_ports": [
              "S_AXI_B",
              "pcie_bridge/S_AXI_B",
              "system_ila/SLOT_0_AXI"
            ]
          },
          "axi4_master_plug_AXI": {
            "interface_ports": [
              "axi4_master_plug/AXI",
              "pcie_bridge/S_AXI_LITE"
            ]
          },
          "xdma_0_M_AXI_B": {
            "interface_ports": [
              "M_AXI_B",
              "pcie_bridge/M_AXI_B"
            ]
          },
          "xdma_0_pcie_mgt": {
            "interface_ports": [
              "pcie_mgt",
              "pcie_bridge/pcie_mgt"
            ]
          }
        },
        "nets": {
          "sys_rst_n_0_1": {
            "ports": [
              "pcie_perst",
              "pcie_bridge/sys_rst_n"
            ]
          },
          "util_ds_buf_0_IBUF_DS_ODIV2": {
            "ports": [
              "clock_buffer/IBUF_DS_ODIV2",
              "pcie_bridge/sys_clk"
            ]
          },
          "util_ds_buf_0_IBUF_OUT": {
            "ports": [
              "clock_buffer/IBUF_OUT",
              "pcie_bridge/sys_clk_gt"
            ]
          },
          "xdma_0_axi_aclk": {
            "ports": [
              "pcie_bridge/axi_aclk",
              "axi_aclk",
              "system_ila/clk",
              "axi4_master_plug/clk"
            ]
          },
          "xdma_0_axi_aresetn": {
            "ports": [
              "pcie_bridge/axi_aresetn",
              "axi_aresetn"
            ]
          }
        }
      },
      "smartconnect": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "top_level_smartconnect_0_0",
        "xci_path": "ip/top_level_smartconnect_0_0/top_level_smartconnect_0_0.xci",
        "inst_hier_path": "smartconnect",
        "parameters": {
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "32"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "32"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "gnd": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "top_level_xlconstant_0_0",
        "xci_path": "ip/top_level_xlconstant_0_0/top_level_xlconstant_0_0.xci",
        "inst_hier_path": "gnd",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "control": {
        "vlnv": "xilinx.com:module_ref:control:1.0",
        "xci_name": "top_level_control_0_0",
        "xci_path": "ip/top_level_control_0_0/top_level_control_0_0.xci",
        "inst_hier_path": "control",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "control",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "8",
                "value_src": "auto"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "CLK_DOMAIN": {
                "value": "top_level_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "user_prop"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "user_prop"
              }
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "S_AXI_AWADDR",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "S_AXI_AWPROT",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "S_AXI_AWVALID",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "S_AXI_AWREADY",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "S_AXI_WDATA",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "S_AXI_WSTRB",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "S_AXI_WVALID",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "S_AXI_WREADY",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "S_AXI_BRESP",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "S_AXI_BVALID",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "S_AXI_BREADY",
                "direction": "I"
              },
              "ARADDR": {
                "physical_name": "S_AXI_ARADDR",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "S_AXI_ARPROT",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "S_AXI_ARVALID",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "S_AXI_ARREADY",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "S_AXI_RDATA",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "S_AXI_RRESP",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "S_AXI_RVALID",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "S_AXI_RREADY",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S_AXI",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "resetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "top_level_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              }
            }
          },
          "resetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "start_write_0": {
            "direction": "O"
          },
          "start_write_1": {
            "direction": "O"
          },
          "start_read_0": {
            "direction": "O"
          },
          "start_read_1": {
            "direction": "O"
          },
          "read_time_0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "write_time_0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "read_time_1": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "write_time_1": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "read_busy_0": {
            "direction": "I"
          },
          "write_busy_0": {
            "direction": "I"
          },
          "read_busy_1": {
            "direction": "I"
          },
          "write_busy_1": {
            "direction": "I"
          }
        }
      },
      "axi4_traffic_gen_0": {
        "vlnv": "xilinx.com:module_ref:axi4_traffic_gen:1.0",
        "xci_name": "top_level_axi4_traffic_gen_0_0",
        "xci_path": "ip/top_level_axi4_traffic_gen_0_0/top_level_axi4_traffic_gen_0_0.xci",
        "inst_hier_path": "axi4_traffic_gen_0",
        "parameters": {
          "PCI_BASE_ADDR": {
            "value": "0x0000000100000000"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "axi4_traffic_gen",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "M_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "512",
                "value_src": "auto"
              },
              "PROTOCOL": {
                "value": "AXI4",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "ID_WIDTH": {
                "value": "4",
                "value_src": "auto"
              },
              "ADDR_WIDTH": {
                "value": "64",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "256",
                "value_src": "auto"
              },
              "CLK_DOMAIN": {
                "value": "top_level_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              }
            },
            "address_space_ref": "M_AXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            },
            "port_maps": {
              "AWID": {
                "physical_name": "M_AXI_AWID",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWADDR": {
                "physical_name": "M_AXI_AWADDR",
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "AWLEN": {
                "physical_name": "M_AXI_AWLEN",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "AWSIZE": {
                "physical_name": "M_AXI_AWSIZE",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWBURST": {
                "physical_name": "M_AXI_AWBURST",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "AWLOCK": {
                "physical_name": "M_AXI_AWLOCK",
                "direction": "O"
              },
              "AWCACHE": {
                "physical_name": "M_AXI_AWCACHE",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "M_AXI_AWPROT",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWQOS": {
                "physical_name": "M_AXI_AWQOS",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "M_AXI_AWVALID",
                "direction": "O"
              },
              "AWREADY": {
                "physical_name": "M_AXI_AWREADY",
                "direction": "I"
              },
              "WDATA": {
                "physical_name": "M_AXI_WDATA",
                "direction": "O",
                "left": "511",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "M_AXI_WSTRB",
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "WLAST": {
                "physical_name": "M_AXI_WLAST",
                "direction": "O"
              },
              "WVALID": {
                "physical_name": "M_AXI_WVALID",
                "direction": "O"
              },
              "WREADY": {
                "physical_name": "M_AXI_WREADY",
                "direction": "I"
              },
              "BRESP": {
                "physical_name": "M_AXI_BRESP",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "M_AXI_BVALID",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "M_AXI_BREADY",
                "direction": "O"
              },
              "ARID": {
                "physical_name": "M_AXI_ARID",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARADDR": {
                "physical_name": "M_AXI_ARADDR",
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "ARLEN": {
                "physical_name": "M_AXI_ARLEN",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "ARSIZE": {
                "physical_name": "M_AXI_ARSIZE",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARBURST": {
                "physical_name": "M_AXI_ARBURST",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "ARLOCK": {
                "physical_name": "M_AXI_ARLOCK",
                "direction": "O"
              },
              "ARCACHE": {
                "physical_name": "M_AXI_ARCACHE",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "M_AXI_ARPROT",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARQOS": {
                "physical_name": "M_AXI_ARQOS",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "M_AXI_ARVALID",
                "direction": "O"
              },
              "ARREADY": {
                "physical_name": "M_AXI_ARREADY",
                "direction": "I"
              },
              "RDATA": {
                "physical_name": "M_AXI_RDATA",
                "direction": "I",
                "left": "511",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "M_AXI_RRESP",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "RLAST": {
                "physical_name": "M_AXI_RLAST",
                "direction": "I"
              },
              "RVALID": {
                "physical_name": "M_AXI_RVALID",
                "direction": "I"
              },
              "RREADY": {
                "physical_name": "M_AXI_RREADY",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M_AXI",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "resetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "top_level_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              }
            }
          },
          "resetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "start_write": {
            "direction": "I"
          },
          "start_read": {
            "direction": "I"
          },
          "write_time": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "read_time": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "read_busy": {
            "direction": "O"
          },
          "write_busy": {
            "direction": "O"
          }
        },
        "addressing": {
          "address_spaces": {
            "M_AXI": {
              "range": "16E",
              "width": "64"
            }
          }
        }
      },
      "axi4_traffic_gen_1": {
        "vlnv": "xilinx.com:module_ref:axi4_traffic_gen:1.0",
        "xci_name": "top_level_axi4_traffic_gen_0_1",
        "xci_path": "ip/top_level_axi4_traffic_gen_0_1/top_level_axi4_traffic_gen_0_1.xci",
        "inst_hier_path": "axi4_traffic_gen_1",
        "parameters": {
          "PCI_BASE_ADDR": {
            "value": "0x0000000200000000"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "axi4_traffic_gen",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "M_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "512",
                "value_src": "auto"
              },
              "PROTOCOL": {
                "value": "AXI4",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "ID_WIDTH": {
                "value": "4",
                "value_src": "auto"
              },
              "ADDR_WIDTH": {
                "value": "64",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "256",
                "value_src": "auto"
              },
              "CLK_DOMAIN": {
                "value": "top_level_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              }
            },
            "address_space_ref": "M_AXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            },
            "port_maps": {
              "AWID": {
                "physical_name": "M_AXI_AWID",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWADDR": {
                "physical_name": "M_AXI_AWADDR",
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "AWLEN": {
                "physical_name": "M_AXI_AWLEN",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "AWSIZE": {
                "physical_name": "M_AXI_AWSIZE",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWBURST": {
                "physical_name": "M_AXI_AWBURST",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "AWLOCK": {
                "physical_name": "M_AXI_AWLOCK",
                "direction": "O"
              },
              "AWCACHE": {
                "physical_name": "M_AXI_AWCACHE",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "M_AXI_AWPROT",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWQOS": {
                "physical_name": "M_AXI_AWQOS",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "M_AXI_AWVALID",
                "direction": "O"
              },
              "AWREADY": {
                "physical_name": "M_AXI_AWREADY",
                "direction": "I"
              },
              "WDATA": {
                "physical_name": "M_AXI_WDATA",
                "direction": "O",
                "left": "511",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "M_AXI_WSTRB",
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "WLAST": {
                "physical_name": "M_AXI_WLAST",
                "direction": "O"
              },
              "WVALID": {
                "physical_name": "M_AXI_WVALID",
                "direction": "O"
              },
              "WREADY": {
                "physical_name": "M_AXI_WREADY",
                "direction": "I"
              },
              "BRESP": {
                "physical_name": "M_AXI_BRESP",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "M_AXI_BVALID",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "M_AXI_BREADY",
                "direction": "O"
              },
              "ARID": {
                "physical_name": "M_AXI_ARID",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARADDR": {
                "physical_name": "M_AXI_ARADDR",
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "ARLEN": {
                "physical_name": "M_AXI_ARLEN",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "ARSIZE": {
                "physical_name": "M_AXI_ARSIZE",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARBURST": {
                "physical_name": "M_AXI_ARBURST",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "ARLOCK": {
                "physical_name": "M_AXI_ARLOCK",
                "direction": "O"
              },
              "ARCACHE": {
                "physical_name": "M_AXI_ARCACHE",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "M_AXI_ARPROT",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARQOS": {
                "physical_name": "M_AXI_ARQOS",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "M_AXI_ARVALID",
                "direction": "O"
              },
              "ARREADY": {
                "physical_name": "M_AXI_ARREADY",
                "direction": "I"
              },
              "RDATA": {
                "physical_name": "M_AXI_RDATA",
                "direction": "I",
                "left": "511",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "M_AXI_RRESP",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "RLAST": {
                "physical_name": "M_AXI_RLAST",
                "direction": "I"
              },
              "RVALID": {
                "physical_name": "M_AXI_RVALID",
                "direction": "I"
              },
              "RREADY": {
                "physical_name": "M_AXI_RREADY",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M_AXI",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "resetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "top_level_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              }
            }
          },
          "resetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "start_write": {
            "direction": "I"
          },
          "start_read": {
            "direction": "I"
          },
          "write_time": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "read_time": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "read_busy": {
            "direction": "O"
          },
          "write_busy": {
            "direction": "O"
          }
        },
        "addressing": {
          "address_spaces": {
            "M_AXI": {
              "range": "16E",
              "width": "64"
            }
          }
        }
      },
      "pcie1_bridge": {
        "interface_ports": {
          "pcie_mgt": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:pcie_7x_mgt:1.0",
            "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0"
          },
          "pcie_refclk": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "S_AXI_B": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "pcie_perst": {
            "type": "rst",
            "direction": "I"
          },
          "sys_clk": {
            "direction": "I"
          },
          "sys_resetn": {
            "direction": "I"
          }
        },
        "components": {
          "pcie_bridge": {
            "vlnv": "xilinx.com:ip:xdma:4.1",
            "xci_name": "top_level_pcie_bridge_0_0",
            "xci_path": "ip/top_level_pcie_bridge_0_0/top_level_pcie_bridge_0_0.xci",
            "inst_hier_path": "pcie1_bridge/pcie_bridge",
            "parameters": {
              "PF0_DEVICE_ID_mqdma": {
                "value": "9048"
              },
              "PF0_SRIOV_VF_DEVICE_ID": {
                "value": "A048"
              },
              "PF2_DEVICE_ID_mqdma": {
                "value": "9248"
              },
              "PF3_DEVICE_ID_mqdma": {
                "value": "9348"
              },
              "axi_addr_width": {
                "value": "64"
              },
              "axi_data_width": {
                "value": "512_bit"
              },
              "axisten_freq": {
                "value": "250"
              },
              "bridge_burst": {
                "value": "true"
              },
              "en_axi_master_if": {
                "value": "false"
              },
              "en_axi_slave_if": {
                "value": "true"
              },
              "en_gt_selection": {
                "value": "true"
              },
              "functional_mode": {
                "value": "AXI_Bridge"
              },
              "mode_selection": {
                "value": "Advanced"
              },
              "pcie_blk_locn": {
                "value": "PCIE4C_X1Y1"
              },
              "pf0_bar0_scale": {
                "value": "Megabytes"
              },
              "pf0_bar0_size": {
                "value": "1"
              },
              "pf0_device_id": {
                "value": "9040"
              },
              "pf0_msi_enabled": {
                "value": "false"
              },
              "pl_link_cap_max_link_speed": {
                "value": "16.0_GT/s"
              },
              "pl_link_cap_max_link_width": {
                "value": "X8"
              },
              "select_quad": {
                "value": "GTY_Quad_225"
              }
            },
            "interface_ports": {
              "S_AXI_B": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "S_AXI_B"
              },
              "S_AXI_LITE": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "S_AXI_LITE"
              }
            },
            "addressing": {
              "memory_maps": {
                "S_AXI_LITE": {
                  "address_blocks": {
                    "CTL0": {
                      "base_address": "0",
                      "range": "512M",
                      "width": "29",
                      "usage": "memory",
                      "offset_base_param": "baseaddr",
                      "offset_high_param": "highaddr"
                    }
                  }
                },
                "S_AXI_B": {
                  "address_blocks": {
                    "BAR0": {
                      "base_address": "0",
                      "range": "1M",
                      "width": "20",
                      "usage": "memory",
                      "offset_base_param": "axibar_0",
                      "offset_high_param": "axibar_highaddr_0"
                    }
                  }
                }
              }
            }
          },
          "clock_buffer": {
            "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
            "xci_name": "top_level_clock_buffer_0",
            "xci_path": "ip/top_level_clock_buffer_0/top_level_clock_buffer_0.xci",
            "inst_hier_path": "pcie1_bridge/clock_buffer",
            "parameters": {
              "C_BUF_TYPE": {
                "value": "IBUFDSGTE"
              }
            }
          },
          "system_ila": {
            "vlnv": "xilinx.com:ip:system_ila:1.1",
            "xci_name": "top_level_system_ila_1",
            "xci_path": "ip/top_level_system_ila_1/top_level_system_ila_1.xci",
            "inst_hier_path": "pcie1_bridge/system_ila",
            "interface_ports": {
              "SLOT_0_AXI": {
                "mode": "Monitor",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            }
          },
          "axi_clock_converter": {
            "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
            "xci_name": "top_level_axi_clock_converter_0_0",
            "xci_path": "ip/top_level_axi_clock_converter_0_0/top_level_axi_clock_converter_0_0.xci",
            "inst_hier_path": "pcie1_bridge/axi_clock_converter",
            "interface_ports": {
              "S_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M_AXI"
                ]
              }
            }
          },
          "axi4_master_plug": {
            "vlnv": "xilinx.com:module_ref:axi4_master_plug:1.0",
            "xci_name": "top_level_axi4_master_plug_0_0",
            "xci_path": "ip/top_level_axi4_master_plug_0_0/top_level_axi4_master_plug_0_0.xci",
            "inst_hier_path": "pcie1_bridge/axi4_master_plug",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "axi4_master_plug",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "auto"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "32",
                    "value_src": "auto"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_pcie_bridge_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                },
                "address_space_ref": "AXI",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "AXI_AWADDR",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "AXI_AWVALID",
                    "direction": "O"
                  },
                  "AWREADY": {
                    "physical_name": "AXI_AWREADY",
                    "direction": "I"
                  },
                  "WDATA": {
                    "physical_name": "AXI_WDATA",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "AXI_WVALID",
                    "direction": "O"
                  },
                  "WREADY": {
                    "physical_name": "AXI_WREADY",
                    "direction": "I"
                  },
                  "BRESP": {
                    "physical_name": "AXI_BRESP",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "AXI_BVALID",
                    "direction": "I"
                  },
                  "BREADY": {
                    "physical_name": "AXI_BREADY",
                    "direction": "O"
                  },
                  "ARADDR": {
                    "physical_name": "AXI_ARADDR",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "AXI_ARVALID",
                    "direction": "O"
                  },
                  "ARREADY": {
                    "physical_name": "AXI_ARREADY",
                    "direction": "I"
                  },
                  "RDATA": {
                    "physical_name": "AXI_RDATA",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "AXI_RRESP",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "AXI_RVALID",
                    "direction": "I"
                  },
                  "RREADY": {
                    "physical_name": "AXI_RREADY",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "AXI",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_pcie_bridge_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "AXI": {
                  "range": "4G",
                  "width": "32"
                }
              }
            }
          }
        },
        "interface_nets": {
          "CLK_IN_D_0_1": {
            "interface_ports": [
              "pcie_refclk",
              "clock_buffer/CLK_IN_D"
            ]
          },
          "S_AXI_B_1": {
            "interface_ports": [
              "S_AXI_B",
              "axi_clock_converter/S_AXI"
            ]
          },
          "axi4_master_plug_0_AXI": {
            "interface_ports": [
              "axi4_master_plug/AXI",
              "pcie_bridge/S_AXI_LITE"
            ]
          },
          "axi_clock_converter_M_AXI": {
            "interface_ports": [
              "axi_clock_converter/M_AXI",
              "pcie_bridge/S_AXI_B",
              "system_ila/SLOT_0_AXI"
            ]
          },
          "xdma_0_pcie_mgt": {
            "interface_ports": [
              "pcie_mgt",
              "pcie_bridge/pcie_mgt"
            ]
          }
        },
        "nets": {
          "pcie_bridge_axi_aresetn": {
            "ports": [
              "pcie_bridge/axi_aresetn",
              "axi_clock_converter/m_axi_aresetn"
            ]
          },
          "sys_clk_1": {
            "ports": [
              "sys_clk",
              "axi_clock_converter/s_axi_aclk"
            ]
          },
          "sys_resetn_1": {
            "ports": [
              "sys_resetn",
              "axi_clock_converter/s_axi_aresetn"
            ]
          },
          "sys_rst_n_0_1": {
            "ports": [
              "pcie_perst",
              "pcie_bridge/sys_rst_n"
            ]
          },
          "util_ds_buf_0_IBUF_DS_ODIV2": {
            "ports": [
              "clock_buffer/IBUF_DS_ODIV2",
              "pcie_bridge/sys_clk"
            ]
          },
          "util_ds_buf_0_IBUF_OUT": {
            "ports": [
              "clock_buffer/IBUF_OUT",
              "pcie_bridge/sys_clk_gt"
            ]
          },
          "xdma_0_axi_aclk": {
            "ports": [
              "pcie_bridge/axi_aclk",
              "system_ila/clk",
              "axi_clock_converter/m_axi_aclk",
              "axi4_master_plug/clk"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "CLK_IN_D_0_1": {
        "interface_ports": [
          "pcie0_refclk",
          "pcie0_bridge/pcie_refclk"
        ]
      },
      "PCIE_REFCLK_0_1": {
        "interface_ports": [
          "pcie1_refclk",
          "pcie1_bridge/pcie_refclk"
        ]
      },
      "S_AXI_B_1": {
        "interface_ports": [
          "pcie1_bridge/S_AXI_B",
          "axi4_traffic_gen_1/M_AXI"
        ]
      },
      "axi4_traffic_gen_0_M_AXI": {
        "interface_ports": [
          "axi4_traffic_gen_0/M_AXI",
          "pcie0_bridge/S_AXI_B"
        ]
      },
      "pcie1_bridge_pcie_mgt_0": {
        "interface_ports": [
          "pcie_mgt_1",
          "pcie1_bridge/pcie_mgt"
        ]
      },
      "pcie_bridge_0_M_AXI_B": {
        "interface_ports": [
          "pcie0_bridge/M_AXI_B",
          "smartconnect/S00_AXI"
        ]
      },
      "smartconnect_M00_AXI": {
        "interface_ports": [
          "control/S_AXI",
          "smartconnect/M00_AXI"
        ]
      },
      "xdma_0_pcie_mgt": {
        "interface_ports": [
          "pcie_mgt_0",
          "pcie0_bridge/pcie_mgt"
        ]
      }
    },
    "nets": {
      "axi4_traffic_gen_0_read_busy": {
        "ports": [
          "axi4_traffic_gen_0/read_busy",
          "control/read_busy_0"
        ]
      },
      "axi4_traffic_gen_0_read_time": {
        "ports": [
          "axi4_traffic_gen_0/read_time",
          "control/read_time_0"
        ]
      },
      "axi4_traffic_gen_0_write_busy": {
        "ports": [
          "axi4_traffic_gen_0/write_busy",
          "control/write_busy_0"
        ]
      },
      "axi4_traffic_gen_0_write_time": {
        "ports": [
          "axi4_traffic_gen_0/write_time",
          "control/write_time_0"
        ]
      },
      "axi4_traffic_gen_1_read_busy": {
        "ports": [
          "axi4_traffic_gen_1/read_busy",
          "control/read_busy_1"
        ]
      },
      "axi4_traffic_gen_1_read_time": {
        "ports": [
          "axi4_traffic_gen_1/read_time",
          "control/read_time_1"
        ]
      },
      "axi4_traffic_gen_1_write_busy": {
        "ports": [
          "axi4_traffic_gen_1/write_busy",
          "control/write_busy_1"
        ]
      },
      "axi4_traffic_gen_1_write_time": {
        "ports": [
          "axi4_traffic_gen_1/write_time",
          "control/write_time_1"
        ]
      },
      "control_start_read_0": {
        "ports": [
          "control/start_read_0",
          "axi4_traffic_gen_0/start_read"
        ]
      },
      "control_start_read_1": {
        "ports": [
          "control/start_read_1",
          "axi4_traffic_gen_1/start_read"
        ]
      },
      "control_start_write_0": {
        "ports": [
          "control/start_write_0",
          "axi4_traffic_gen_0/start_write"
        ]
      },
      "control_start_write_1": {
        "ports": [
          "control/start_write_1",
          "axi4_traffic_gen_1/start_write"
        ]
      },
      "gnd_dout": {
        "ports": [
          "gnd/dout",
          "hbm_cattrip"
        ]
      },
      "pcie_bridge_0_axi_aclk": {
        "ports": [
          "pcie0_bridge/axi_aclk",
          "smartconnect/aclk",
          "control/clk",
          "axi4_traffic_gen_0/clk",
          "axi4_traffic_gen_1/clk",
          "pcie1_bridge/sys_clk"
        ]
      },
      "pcie_bridge_0_axi_aresetn": {
        "ports": [
          "pcie0_bridge/axi_aresetn",
          "smartconnect/aresetn",
          "control/resetn",
          "axi4_traffic_gen_0/resetn",
          "axi4_traffic_gen_1/resetn",
          "pcie1_bridge/sys_resetn"
        ]
      },
      "sys_rst_n_0_1": {
        "ports": [
          "pcie_perst_l",
          "pcie0_bridge/pcie_perst",
          "pcie1_bridge/pcie_perst"
        ]
      }
    },
    "addressing": {
      "/pcie0_bridge/pcie_bridge": {
        "address_spaces": {
          "M_AXI_B": {
            "segments": {
              "SEG_control_reg0": {
                "address_block": "/control/S_AXI/reg0",
                "offset": "0x0000000000001000",
                "range": "256"
              }
            }
          }
        }
      },
      "/pcie0_bridge/axi4_master_plug": {
        "address_spaces": {
          "AXI": {
            "segments": {
              "SEG_pcie_bridge_CTL0": {
                "address_block": "/pcie0_bridge/pcie_bridge/S_AXI_LITE/CTL0",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/axi4_traffic_gen_0": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_pcie_bridge_0_BAR0": {
                "address_block": "/pcie0_bridge/pcie_bridge/S_AXI_B/BAR0",
                "offset": "0x0000000000000000",
                "range": "16E"
              }
            }
          }
        }
      },
      "/axi4_traffic_gen_1": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_pcie_bridge_BAR0": {
                "address_block": "/pcie1_bridge/pcie_bridge/S_AXI_B/BAR0",
                "offset": "0x0000000000000000",
                "range": "16E"
              }
            }
          }
        }
      },
      "/pcie1_bridge/axi4_master_plug": {
        "address_spaces": {
          "AXI": {
            "segments": {
              "SEG_pcie_bridge_CTL0": {
                "address_block": "/pcie1_bridge/pcie_bridge/S_AXI_LITE/CTL0",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          }
        }
      }
    }
  }
}