Classic Timing Analyzer report for 40243118S_hw2
Fri Nov 24 22:37:53 2017
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                            ;
+------------------------------+-------+---------------+------------------------------------------------+------------------+------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From             ; To               ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+------------------+------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.013 ns                                       ; D_in             ; reg[0]           ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.461 ns                                       ; reg[0]           ; B[1]             ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.774 ns                                      ; D_in             ; reg[0]           ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; reg[1]~DUPLICATE ; reg[2]~DUPLICATE ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                  ;                  ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+------------------+------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From             ; To               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; reg[1]~DUPLICATE ; reg[2]           ; clk        ; clk      ; None                        ; None                      ; 0.542 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; reg[1]~DUPLICATE ; reg[2]~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.542 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; reg[0]           ; reg[1]~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.540 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; reg[0]           ; reg[1]           ; clk        ; clk      ; None                        ; None                      ; 0.539 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; reg[2]           ; reg[3]           ; clk        ; clk      ; None                        ; None                      ; 0.533 ns                ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------+
; tsu                                                          ;
+-------+--------------+------------+------+--------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To     ; To Clock ;
+-------+--------------+------------+------+--------+----------+
; N/A   ; None         ; 3.013 ns   ; D_in ; reg[0] ; clk      ;
+-------+--------------+------------+------+--------+----------+


+--------------------------------------------------------------------------+
; tco                                                                      ;
+-------+--------------+------------+------------------+------+------------+
; Slack ; Required tco ; Actual tco ; From             ; To   ; From Clock ;
+-------+--------------+------------+------------------+------+------------+
; N/A   ; None         ; 6.461 ns   ; reg[0]           ; B[1] ; clk        ;
; N/A   ; None         ; 6.450 ns   ; reg[2]~DUPLICATE ; B[0] ; clk        ;
; N/A   ; None         ; 6.418 ns   ; reg[3]           ; B[0] ; clk        ;
; N/A   ; None         ; 6.341 ns   ; reg[1]~DUPLICATE ; B[0] ; clk        ;
; N/A   ; None         ; 6.195 ns   ; reg[2]~DUPLICATE ; B[1] ; clk        ;
; N/A   ; None         ; 6.042 ns   ; reg[0]           ; B[0] ; clk        ;
; N/A   ; None         ; 5.958 ns   ; reg[3]           ; B[1] ; clk        ;
; N/A   ; None         ; 5.920 ns   ; reg[1]           ; B[1] ; clk        ;
; N/A   ; None         ; 5.813 ns   ; reg[0]           ; B[2] ; clk        ;
; N/A   ; None         ; 5.565 ns   ; reg[1]~DUPLICATE ; B[2] ; clk        ;
; N/A   ; None         ; 5.311 ns   ; reg[3]           ; B[2] ; clk        ;
; N/A   ; None         ; 5.273 ns   ; reg[2]           ; B[2] ; clk        ;
+-------+--------------+------------+------------------+------+------------+


+--------------------------------------------------------------------+
; th                                                                 ;
+---------------+-------------+-----------+------+--------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To     ; To Clock ;
+---------------+-------------+-----------+------+--------+----------+
; N/A           ; None        ; -2.774 ns ; D_in ; reg[0] ; clk      ;
+---------------+-------------+-----------+------+--------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Nov 24 22:37:52 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 40243118S_hw2 -c 40243118S_hw2 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 500.0 MHz between source register "reg[1]~DUPLICATE" and destination register "reg[2]"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.542 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y16_N23; Fanout = 4; REG Node = 'reg[1]~DUPLICATE'
            Info: 2: + IC(0.233 ns) + CELL(0.309 ns) = 0.542 ns; Loc. = LCFF_X1_Y16_N25; Fanout = 2; REG Node = 'reg[2]'
            Info: Total cell delay = 0.309 ns ( 57.01 % )
            Info: Total interconnect delay = 0.233 ns ( 42.99 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.466 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.651 ns) + CELL(0.618 ns) = 2.466 ns; Loc. = LCFF_X1_Y16_N25; Fanout = 2; REG Node = 'reg[2]'
                Info: Total cell delay = 1.472 ns ( 59.69 % )
                Info: Total interconnect delay = 0.994 ns ( 40.31 % )
            Info: - Longest clock path from clock "clk" to source register is 2.466 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.651 ns) + CELL(0.618 ns) = 2.466 ns; Loc. = LCFF_X1_Y16_N23; Fanout = 4; REG Node = 'reg[1]~DUPLICATE'
                Info: Total cell delay = 1.472 ns ( 59.69 % )
                Info: Total interconnect delay = 0.994 ns ( 40.31 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "reg[0]" (data pin = "D_in", clock pin = "clk") is 3.013 ns
    Info: + Longest pin to register delay is 5.389 ns
        Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_R15; Fanout = 1; PIN Node = 'D_in'
        Info: 2: + IC(4.273 ns) + CELL(0.309 ns) = 5.389 ns; Loc. = LCFF_X1_Y16_N3; Fanout = 5; REG Node = 'reg[0]'
        Info: Total cell delay = 1.116 ns ( 20.71 % )
        Info: Total interconnect delay = 4.273 ns ( 79.29 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.466 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.651 ns) + CELL(0.618 ns) = 2.466 ns; Loc. = LCFF_X1_Y16_N3; Fanout = 5; REG Node = 'reg[0]'
        Info: Total cell delay = 1.472 ns ( 59.69 % )
        Info: Total interconnect delay = 0.994 ns ( 40.31 % )
Info: tco from clock "clk" to destination pin "B[1]" through register "reg[0]" is 6.461 ns
    Info: + Longest clock path from clock "clk" to source register is 2.466 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.651 ns) + CELL(0.618 ns) = 2.466 ns; Loc. = LCFF_X1_Y16_N3; Fanout = 5; REG Node = 'reg[0]'
        Info: Total cell delay = 1.472 ns ( 59.69 % )
        Info: Total interconnect delay = 0.994 ns ( 40.31 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 3.901 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y16_N3; Fanout = 5; REG Node = 'reg[0]'
        Info: 2: + IC(0.425 ns) + CELL(0.357 ns) = 0.782 ns; Loc. = LCCOMB_X1_Y16_N20; Fanout = 1; COMB Node = 'Mux1~0'
        Info: 3: + IC(1.157 ns) + CELL(1.962 ns) = 3.901 ns; Loc. = PIN_D18; Fanout = 0; PIN Node = 'B[1]'
        Info: Total cell delay = 2.319 ns ( 59.45 % )
        Info: Total interconnect delay = 1.582 ns ( 40.55 % )
Info: th for register "reg[0]" (data pin = "D_in", clock pin = "clk") is -2.774 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.466 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.651 ns) + CELL(0.618 ns) = 2.466 ns; Loc. = LCFF_X1_Y16_N3; Fanout = 5; REG Node = 'reg[0]'
        Info: Total cell delay = 1.472 ns ( 59.69 % )
        Info: Total interconnect delay = 0.994 ns ( 40.31 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.389 ns
        Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_R15; Fanout = 1; PIN Node = 'D_in'
        Info: 2: + IC(4.273 ns) + CELL(0.309 ns) = 5.389 ns; Loc. = LCFF_X1_Y16_N3; Fanout = 5; REG Node = 'reg[0]'
        Info: Total cell delay = 1.116 ns ( 20.71 % )
        Info: Total interconnect delay = 4.273 ns ( 79.29 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 210 megabytes
    Info: Processing ended: Fri Nov 24 22:37:53 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


