<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>r600_reg.h source code [netbsd/sys/external/bsd/drm2/dist/drm/radeon/r600_reg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/external/bsd/drm2/dist/drm/radeon/r600_reg.h'; var root_path = '../../../../../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../../../..'>netbsd</a>/<a href='../../../../../..'>sys</a>/<a href='../../../../..'>external</a>/<a href='../../../..'>bsd</a>/<a href='../../..'>drm2</a>/<a href='../..'>dist</a>/<a href='..'>drm</a>/<a href='./'>radeon</a>/<a href='r600_reg.h.html'>r600_reg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: r600_reg.h,v 1.2 2018/08/27 04:58:36 riastradh Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright 2008 Advanced Micro Devices, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> * Copyright 2008 Red Hat Inc.</i></td></tr>
<tr><th id="6">6</th><td><i> * Copyright 2009 Jerome Glisse.</i></td></tr>
<tr><th id="7">7</th><td><i> *</i></td></tr>
<tr><th id="8">8</th><td><i> * Permission is hereby granted, free of charge, to any person obtaining a</i></td></tr>
<tr><th id="9">9</th><td><i> * copy of this software and associated documentation files (the "Software"),</i></td></tr>
<tr><th id="10">10</th><td><i> * to deal in the Software without restriction, including without limitation</i></td></tr>
<tr><th id="11">11</th><td><i> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</i></td></tr>
<tr><th id="12">12</th><td><i> * and/or sell copies of the Software, and to permit persons to whom the</i></td></tr>
<tr><th id="13">13</th><td><i> * Software is furnished to do so, subject to the following conditions:</i></td></tr>
<tr><th id="14">14</th><td><i> *</i></td></tr>
<tr><th id="15">15</th><td><i> * The above copyright notice and this permission notice shall be included in</i></td></tr>
<tr><th id="16">16</th><td><i> * all copies or substantial portions of the Software.</i></td></tr>
<tr><th id="17">17</th><td><i> *</i></td></tr>
<tr><th id="18">18</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</i></td></tr>
<tr><th id="19">19</th><td><i> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</i></td></tr>
<tr><th id="20">20</th><td><i> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</i></td></tr>
<tr><th id="21">21</th><td><i> * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</i></td></tr>
<tr><th id="22">22</th><td><i> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</i></td></tr>
<tr><th id="23">23</th><td><i> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</i></td></tr>
<tr><th id="24">24</th><td><i> * OTHER DEALINGS IN THE SOFTWARE.</i></td></tr>
<tr><th id="25">25</th><td><i> *</i></td></tr>
<tr><th id="26">26</th><td><i> * Authors: Dave Airlie</i></td></tr>
<tr><th id="27">27</th><td><i> *          Alex Deucher</i></td></tr>
<tr><th id="28">28</th><td><i> *          Jerome Glisse</i></td></tr>
<tr><th id="29">29</th><td><i> */</i></td></tr>
<tr><th id="30">30</th><td><u>#<span data-ppcond="30">ifndef</span> <span class="macro" data-ref="_M/__R600_REG_H__">__R600_REG_H__</span></u></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/__R600_REG_H__" data-ref="_M/__R600_REG_H__">__R600_REG_H__</dfn></u></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/R600_PCIE_PORT_INDEX" data-ref="_M/R600_PCIE_PORT_INDEX">R600_PCIE_PORT_INDEX</dfn>                0x0038</u></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/R600_PCIE_PORT_DATA" data-ref="_M/R600_PCIE_PORT_DATA">R600_PCIE_PORT_DATA</dfn>                 0x003c</u></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/R600_RCU_INDEX" data-ref="_M/R600_RCU_INDEX">R600_RCU_INDEX</dfn>                      0x0100</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/R600_RCU_DATA" data-ref="_M/R600_RCU_DATA">R600_RCU_DATA</dfn>                       0x0104</u></td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/R600_UVD_CTX_INDEX" data-ref="_M/R600_UVD_CTX_INDEX">R600_UVD_CTX_INDEX</dfn>                  0xf4a0</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/R600_UVD_CTX_DATA" data-ref="_M/R600_UVD_CTX_DATA">R600_UVD_CTX_DATA</dfn>                   0xf4a4</u></td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/R600_MC_VM_FB_LOCATION" data-ref="_M/R600_MC_VM_FB_LOCATION">R600_MC_VM_FB_LOCATION</dfn>			0x2180</u></td></tr>
<tr><th id="43">43</th><td><u>#define		<dfn class="macro" id="_M/R600_MC_FB_BASE_MASK" data-ref="_M/R600_MC_FB_BASE_MASK">R600_MC_FB_BASE_MASK</dfn>			0x0000FFFF</u></td></tr>
<tr><th id="44">44</th><td><u>#define		<dfn class="macro" id="_M/R600_MC_FB_BASE_SHIFT" data-ref="_M/R600_MC_FB_BASE_SHIFT">R600_MC_FB_BASE_SHIFT</dfn>			0</u></td></tr>
<tr><th id="45">45</th><td><u>#define		<dfn class="macro" id="_M/R600_MC_FB_TOP_MASK" data-ref="_M/R600_MC_FB_TOP_MASK">R600_MC_FB_TOP_MASK</dfn>			0xFFFF0000</u></td></tr>
<tr><th id="46">46</th><td><u>#define		<dfn class="macro" id="_M/R600_MC_FB_TOP_SHIFT" data-ref="_M/R600_MC_FB_TOP_SHIFT">R600_MC_FB_TOP_SHIFT</dfn>			16</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/R600_MC_VM_AGP_TOP" data-ref="_M/R600_MC_VM_AGP_TOP">R600_MC_VM_AGP_TOP</dfn>			0x2184</u></td></tr>
<tr><th id="48">48</th><td><u>#define		<dfn class="macro" id="_M/R600_MC_AGP_TOP_MASK" data-ref="_M/R600_MC_AGP_TOP_MASK">R600_MC_AGP_TOP_MASK</dfn>			0x0003FFFF</u></td></tr>
<tr><th id="49">49</th><td><u>#define		<dfn class="macro" id="_M/R600_MC_AGP_TOP_SHIFT" data-ref="_M/R600_MC_AGP_TOP_SHIFT">R600_MC_AGP_TOP_SHIFT</dfn>			0</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/R600_MC_VM_AGP_BOT" data-ref="_M/R600_MC_VM_AGP_BOT">R600_MC_VM_AGP_BOT</dfn>			0x2188</u></td></tr>
<tr><th id="51">51</th><td><u>#define		<dfn class="macro" id="_M/R600_MC_AGP_BOT_MASK" data-ref="_M/R600_MC_AGP_BOT_MASK">R600_MC_AGP_BOT_MASK</dfn>			0x0003FFFF</u></td></tr>
<tr><th id="52">52</th><td><u>#define		<dfn class="macro" id="_M/R600_MC_AGP_BOT_SHIFT" data-ref="_M/R600_MC_AGP_BOT_SHIFT">R600_MC_AGP_BOT_SHIFT</dfn>			0</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/R600_MC_VM_AGP_BASE" data-ref="_M/R600_MC_VM_AGP_BASE">R600_MC_VM_AGP_BASE</dfn>			0x218c</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/R600_MC_VM_SYSTEM_APERTURE_LOW_ADDR" data-ref="_M/R600_MC_VM_SYSTEM_APERTURE_LOW_ADDR">R600_MC_VM_SYSTEM_APERTURE_LOW_ADDR</dfn>	0x2190</u></td></tr>
<tr><th id="55">55</th><td><u>#define		<dfn class="macro" id="_M/R600_LOGICAL_PAGE_NUMBER_MASK" data-ref="_M/R600_LOGICAL_PAGE_NUMBER_MASK">R600_LOGICAL_PAGE_NUMBER_MASK</dfn>		0x000FFFFF</u></td></tr>
<tr><th id="56">56</th><td><u>#define		<dfn class="macro" id="_M/R600_LOGICAL_PAGE_NUMBER_SHIFT" data-ref="_M/R600_LOGICAL_PAGE_NUMBER_SHIFT">R600_LOGICAL_PAGE_NUMBER_SHIFT</dfn>		0</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/R600_MC_VM_SYSTEM_APERTURE_HIGH_ADDR" data-ref="_M/R600_MC_VM_SYSTEM_APERTURE_HIGH_ADDR">R600_MC_VM_SYSTEM_APERTURE_HIGH_ADDR</dfn>	0x2194</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/R600_MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR" data-ref="_M/R600_MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR">R600_MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR</dfn>	0x2198</u></td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/R700_MC_VM_FB_LOCATION" data-ref="_M/R700_MC_VM_FB_LOCATION">R700_MC_VM_FB_LOCATION</dfn>			0x2024</u></td></tr>
<tr><th id="61">61</th><td><u>#define		<dfn class="macro" id="_M/R700_MC_FB_BASE_MASK" data-ref="_M/R700_MC_FB_BASE_MASK">R700_MC_FB_BASE_MASK</dfn>			0x0000FFFF</u></td></tr>
<tr><th id="62">62</th><td><u>#define		<dfn class="macro" id="_M/R700_MC_FB_BASE_SHIFT" data-ref="_M/R700_MC_FB_BASE_SHIFT">R700_MC_FB_BASE_SHIFT</dfn>			0</u></td></tr>
<tr><th id="63">63</th><td><u>#define		<dfn class="macro" id="_M/R700_MC_FB_TOP_MASK" data-ref="_M/R700_MC_FB_TOP_MASK">R700_MC_FB_TOP_MASK</dfn>			0xFFFF0000</u></td></tr>
<tr><th id="64">64</th><td><u>#define		<dfn class="macro" id="_M/R700_MC_FB_TOP_SHIFT" data-ref="_M/R700_MC_FB_TOP_SHIFT">R700_MC_FB_TOP_SHIFT</dfn>			16</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/R700_MC_VM_AGP_TOP" data-ref="_M/R700_MC_VM_AGP_TOP">R700_MC_VM_AGP_TOP</dfn>			0x2028</u></td></tr>
<tr><th id="66">66</th><td><u>#define		<dfn class="macro" id="_M/R700_MC_AGP_TOP_MASK" data-ref="_M/R700_MC_AGP_TOP_MASK">R700_MC_AGP_TOP_MASK</dfn>			0x0003FFFF</u></td></tr>
<tr><th id="67">67</th><td><u>#define		<dfn class="macro" id="_M/R700_MC_AGP_TOP_SHIFT" data-ref="_M/R700_MC_AGP_TOP_SHIFT">R700_MC_AGP_TOP_SHIFT</dfn>			0</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/R700_MC_VM_AGP_BOT" data-ref="_M/R700_MC_VM_AGP_BOT">R700_MC_VM_AGP_BOT</dfn>			0x202c</u></td></tr>
<tr><th id="69">69</th><td><u>#define		<dfn class="macro" id="_M/R700_MC_AGP_BOT_MASK" data-ref="_M/R700_MC_AGP_BOT_MASK">R700_MC_AGP_BOT_MASK</dfn>			0x0003FFFF</u></td></tr>
<tr><th id="70">70</th><td><u>#define		<dfn class="macro" id="_M/R700_MC_AGP_BOT_SHIFT" data-ref="_M/R700_MC_AGP_BOT_SHIFT">R700_MC_AGP_BOT_SHIFT</dfn>			0</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/R700_MC_VM_AGP_BASE" data-ref="_M/R700_MC_VM_AGP_BASE">R700_MC_VM_AGP_BASE</dfn>			0x2030</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/R700_MC_VM_SYSTEM_APERTURE_LOW_ADDR" data-ref="_M/R700_MC_VM_SYSTEM_APERTURE_LOW_ADDR">R700_MC_VM_SYSTEM_APERTURE_LOW_ADDR</dfn>	0x2034</u></td></tr>
<tr><th id="73">73</th><td><u>#define		<dfn class="macro" id="_M/R700_LOGICAL_PAGE_NUMBER_MASK" data-ref="_M/R700_LOGICAL_PAGE_NUMBER_MASK">R700_LOGICAL_PAGE_NUMBER_MASK</dfn>		0x000FFFFF</u></td></tr>
<tr><th id="74">74</th><td><u>#define		<dfn class="macro" id="_M/R700_LOGICAL_PAGE_NUMBER_SHIFT" data-ref="_M/R700_LOGICAL_PAGE_NUMBER_SHIFT">R700_LOGICAL_PAGE_NUMBER_SHIFT</dfn>		0</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/R700_MC_VM_SYSTEM_APERTURE_HIGH_ADDR" data-ref="_M/R700_MC_VM_SYSTEM_APERTURE_HIGH_ADDR">R700_MC_VM_SYSTEM_APERTURE_HIGH_ADDR</dfn>	0x2038</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/R700_MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR" data-ref="_M/R700_MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR">R700_MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR</dfn>	0x203c</u></td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/R600_RAMCFG" data-ref="_M/R600_RAMCFG">R600_RAMCFG</dfn>				       0x2408</u></td></tr>
<tr><th id="79">79</th><td><u>#       define <dfn class="macro" id="_M/R600_CHANSIZE" data-ref="_M/R600_CHANSIZE">R600_CHANSIZE</dfn>                           (1 &lt;&lt; 7)</u></td></tr>
<tr><th id="80">80</th><td><u>#       define <dfn class="macro" id="_M/R600_CHANSIZE_OVERRIDE" data-ref="_M/R600_CHANSIZE_OVERRIDE">R600_CHANSIZE_OVERRIDE</dfn>                  (1 &lt;&lt; 10)</u></td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/R600_GENERAL_PWRMGT" data-ref="_M/R600_GENERAL_PWRMGT">R600_GENERAL_PWRMGT</dfn>                                        0x618</u></td></tr>
<tr><th id="84">84</th><td><u>#	define <dfn class="macro" id="_M/R600_OPEN_DRAIN_PADS" data-ref="_M/R600_OPEN_DRAIN_PADS">R600_OPEN_DRAIN_PADS</dfn>				   (1 &lt;&lt; 11)</u></td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/R600_LOWER_GPIO_ENABLE" data-ref="_M/R600_LOWER_GPIO_ENABLE">R600_LOWER_GPIO_ENABLE</dfn>                                     0x710</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/R600_CTXSW_VID_LOWER_GPIO_CNTL" data-ref="_M/R600_CTXSW_VID_LOWER_GPIO_CNTL">R600_CTXSW_VID_LOWER_GPIO_CNTL</dfn>                             0x718</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/R600_HIGH_VID_LOWER_GPIO_CNTL" data-ref="_M/R600_HIGH_VID_LOWER_GPIO_CNTL">R600_HIGH_VID_LOWER_GPIO_CNTL</dfn>                              0x71c</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/R600_MEDIUM_VID_LOWER_GPIO_CNTL" data-ref="_M/R600_MEDIUM_VID_LOWER_GPIO_CNTL">R600_MEDIUM_VID_LOWER_GPIO_CNTL</dfn>                            0x720</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/R600_LOW_VID_LOWER_GPIO_CNTL" data-ref="_M/R600_LOW_VID_LOWER_GPIO_CNTL">R600_LOW_VID_LOWER_GPIO_CNTL</dfn>                               0x724</u></td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/R600_D1GRPH_SWAP_CONTROL" data-ref="_M/R600_D1GRPH_SWAP_CONTROL">R600_D1GRPH_SWAP_CONTROL</dfn>                               0x610C</u></td></tr>
<tr><th id="93">93</th><td><u>#       define <dfn class="macro" id="_M/R600_D1GRPH_SWAP_ENDIAN_NONE" data-ref="_M/R600_D1GRPH_SWAP_ENDIAN_NONE">R600_D1GRPH_SWAP_ENDIAN_NONE</dfn>                    (0 &lt;&lt; 0)</u></td></tr>
<tr><th id="94">94</th><td><u>#       define <dfn class="macro" id="_M/R600_D1GRPH_SWAP_ENDIAN_16BIT" data-ref="_M/R600_D1GRPH_SWAP_ENDIAN_16BIT">R600_D1GRPH_SWAP_ENDIAN_16BIT</dfn>                   (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="95">95</th><td><u>#       define <dfn class="macro" id="_M/R600_D1GRPH_SWAP_ENDIAN_32BIT" data-ref="_M/R600_D1GRPH_SWAP_ENDIAN_32BIT">R600_D1GRPH_SWAP_ENDIAN_32BIT</dfn>                   (2 &lt;&lt; 0)</u></td></tr>
<tr><th id="96">96</th><td><u>#       define <dfn class="macro" id="_M/R600_D1GRPH_SWAP_ENDIAN_64BIT" data-ref="_M/R600_D1GRPH_SWAP_ENDIAN_64BIT">R600_D1GRPH_SWAP_ENDIAN_64BIT</dfn>                   (3 &lt;&lt; 0)</u></td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/R600_HDP_NONSURFACE_BASE" data-ref="_M/R600_HDP_NONSURFACE_BASE">R600_HDP_NONSURFACE_BASE</dfn>                                0x2c04</u></td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/R600_BUS_CNTL" data-ref="_M/R600_BUS_CNTL">R600_BUS_CNTL</dfn>                                           0x5420</u></td></tr>
<tr><th id="101">101</th><td><u>#       define <dfn class="macro" id="_M/R600_BIOS_ROM_DIS" data-ref="_M/R600_BIOS_ROM_DIS">R600_BIOS_ROM_DIS</dfn>                                (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/R600_CONFIG_CNTL" data-ref="_M/R600_CONFIG_CNTL">R600_CONFIG_CNTL</dfn>                                        0x5424</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/R600_CONFIG_MEMSIZE" data-ref="_M/R600_CONFIG_MEMSIZE">R600_CONFIG_MEMSIZE</dfn>                                     0x5428</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/R600_CONFIG_F0_BASE" data-ref="_M/R600_CONFIG_F0_BASE">R600_CONFIG_F0_BASE</dfn>                                     0x542C</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/R600_CONFIG_APER_SIZE" data-ref="_M/R600_CONFIG_APER_SIZE">R600_CONFIG_APER_SIZE</dfn>                                   0x5430</u></td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td><u>#define	<dfn class="macro" id="_M/R600_BIF_FB_EN" data-ref="_M/R600_BIF_FB_EN">R600_BIF_FB_EN</dfn>						0x5490</u></td></tr>
<tr><th id="108">108</th><td><u>#define		<dfn class="macro" id="_M/R600_FB_READ_EN" data-ref="_M/R600_FB_READ_EN">R600_FB_READ_EN</dfn>					(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="109">109</th><td><u>#define		<dfn class="macro" id="_M/R600_FB_WRITE_EN" data-ref="_M/R600_FB_WRITE_EN">R600_FB_WRITE_EN</dfn>				(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/R600_CITF_CNTL" data-ref="_M/R600_CITF_CNTL">R600_CITF_CNTL</dfn>           				0x200c</u></td></tr>
<tr><th id="112">112</th><td><u>#define		<dfn class="macro" id="_M/R600_BLACKOUT_MASK" data-ref="_M/R600_BLACKOUT_MASK">R600_BLACKOUT_MASK</dfn>				0x00000003</u></td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/R700_MC_CITF_CNTL" data-ref="_M/R700_MC_CITF_CNTL">R700_MC_CITF_CNTL</dfn>           				0x25c0</u></td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/R600_ROM_CNTL" data-ref="_M/R600_ROM_CNTL">R600_ROM_CNTL</dfn>                              0x1600</u></td></tr>
<tr><th id="117">117</th><td><u>#       define <dfn class="macro" id="_M/R600_SCK_OVERWRITE" data-ref="_M/R600_SCK_OVERWRITE">R600_SCK_OVERWRITE</dfn>                  (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="118">118</th><td><u>#       define <dfn class="macro" id="_M/R600_SCK_PRESCALE_CRYSTAL_CLK_SHIFT" data-ref="_M/R600_SCK_PRESCALE_CRYSTAL_CLK_SHIFT">R600_SCK_PRESCALE_CRYSTAL_CLK_SHIFT</dfn> 28</u></td></tr>
<tr><th id="119">119</th><td><u>#       define <dfn class="macro" id="_M/R600_SCK_PRESCALE_CRYSTAL_CLK_MASK" data-ref="_M/R600_SCK_PRESCALE_CRYSTAL_CLK_MASK">R600_SCK_PRESCALE_CRYSTAL_CLK_MASK</dfn>  (0xf &lt;&lt; 28)</u></td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/R600_CG_SPLL_FUNC_CNTL" data-ref="_M/R600_CG_SPLL_FUNC_CNTL">R600_CG_SPLL_FUNC_CNTL</dfn>                     0x600</u></td></tr>
<tr><th id="122">122</th><td><u>#       define <dfn class="macro" id="_M/R600_SPLL_BYPASS_EN" data-ref="_M/R600_SPLL_BYPASS_EN">R600_SPLL_BYPASS_EN</dfn>                 (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/R600_CG_SPLL_STATUS" data-ref="_M/R600_CG_SPLL_STATUS">R600_CG_SPLL_STATUS</dfn>                        0x60c</u></td></tr>
<tr><th id="124">124</th><td><u>#       define <dfn class="macro" id="_M/R600_SPLL_CHG_STATUS" data-ref="_M/R600_SPLL_CHG_STATUS">R600_SPLL_CHG_STATUS</dfn>                (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/R600_BIOS_0_SCRATCH" data-ref="_M/R600_BIOS_0_SCRATCH">R600_BIOS_0_SCRATCH</dfn>               0x1724</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/R600_BIOS_1_SCRATCH" data-ref="_M/R600_BIOS_1_SCRATCH">R600_BIOS_1_SCRATCH</dfn>               0x1728</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/R600_BIOS_2_SCRATCH" data-ref="_M/R600_BIOS_2_SCRATCH">R600_BIOS_2_SCRATCH</dfn>               0x172c</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/R600_BIOS_3_SCRATCH" data-ref="_M/R600_BIOS_3_SCRATCH">R600_BIOS_3_SCRATCH</dfn>               0x1730</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/R600_BIOS_4_SCRATCH" data-ref="_M/R600_BIOS_4_SCRATCH">R600_BIOS_4_SCRATCH</dfn>               0x1734</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/R600_BIOS_5_SCRATCH" data-ref="_M/R600_BIOS_5_SCRATCH">R600_BIOS_5_SCRATCH</dfn>               0x1738</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/R600_BIOS_6_SCRATCH" data-ref="_M/R600_BIOS_6_SCRATCH">R600_BIOS_6_SCRATCH</dfn>               0x173c</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/R600_BIOS_7_SCRATCH" data-ref="_M/R600_BIOS_7_SCRATCH">R600_BIOS_7_SCRATCH</dfn>               0x1740</u></td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td><i>/* Audio, these regs were reverse enginered,</i></td></tr>
<tr><th id="136">136</th><td><i> * so the chance is high that the naming is wrong</i></td></tr>
<tr><th id="137">137</th><td><i> * R6xx+ ??? */</i></td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td><i>/* Audio clocks */</i></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/R600_AUDIO_PLL1_MUL" data-ref="_M/R600_AUDIO_PLL1_MUL">R600_AUDIO_PLL1_MUL</dfn>               0x0514</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/R600_AUDIO_PLL1_DIV" data-ref="_M/R600_AUDIO_PLL1_DIV">R600_AUDIO_PLL1_DIV</dfn>               0x0518</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/R600_AUDIO_PLL2_MUL" data-ref="_M/R600_AUDIO_PLL2_MUL">R600_AUDIO_PLL2_MUL</dfn>               0x0524</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/R600_AUDIO_PLL2_DIV" data-ref="_M/R600_AUDIO_PLL2_DIV">R600_AUDIO_PLL2_DIV</dfn>               0x0528</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/R600_AUDIO_CLK_SRCSEL" data-ref="_M/R600_AUDIO_CLK_SRCSEL">R600_AUDIO_CLK_SRCSEL</dfn>             0x0534</u></td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td><i>/* Audio general */</i></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/R600_AUDIO_ENABLE" data-ref="_M/R600_AUDIO_ENABLE">R600_AUDIO_ENABLE</dfn>                 0x7300</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/R600_AUDIO_TIMING" data-ref="_M/R600_AUDIO_TIMING">R600_AUDIO_TIMING</dfn>                 0x7344</u></td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td><i>/* Audio params */</i></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/R600_AUDIO_VENDOR_ID" data-ref="_M/R600_AUDIO_VENDOR_ID">R600_AUDIO_VENDOR_ID</dfn>              0x7380</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/R600_AUDIO_REVISION_ID" data-ref="_M/R600_AUDIO_REVISION_ID">R600_AUDIO_REVISION_ID</dfn>            0x7384</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/R600_AUDIO_ROOT_NODE_COUNT" data-ref="_M/R600_AUDIO_ROOT_NODE_COUNT">R600_AUDIO_ROOT_NODE_COUNT</dfn>        0x7388</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/R600_AUDIO_NID1_NODE_COUNT" data-ref="_M/R600_AUDIO_NID1_NODE_COUNT">R600_AUDIO_NID1_NODE_COUNT</dfn>        0x738c</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/R600_AUDIO_NID1_TYPE" data-ref="_M/R600_AUDIO_NID1_TYPE">R600_AUDIO_NID1_TYPE</dfn>              0x7390</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/R600_AUDIO_SUPPORTED_SIZE_RATE" data-ref="_M/R600_AUDIO_SUPPORTED_SIZE_RATE">R600_AUDIO_SUPPORTED_SIZE_RATE</dfn>    0x7394</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/R600_AUDIO_SUPPORTED_CODEC" data-ref="_M/R600_AUDIO_SUPPORTED_CODEC">R600_AUDIO_SUPPORTED_CODEC</dfn>        0x7398</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/R600_AUDIO_SUPPORTED_POWER_STATES" data-ref="_M/R600_AUDIO_SUPPORTED_POWER_STATES">R600_AUDIO_SUPPORTED_POWER_STATES</dfn> 0x739c</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/R600_AUDIO_NID2_CAPS" data-ref="_M/R600_AUDIO_NID2_CAPS">R600_AUDIO_NID2_CAPS</dfn>              0x73a0</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/R600_AUDIO_NID3_CAPS" data-ref="_M/R600_AUDIO_NID3_CAPS">R600_AUDIO_NID3_CAPS</dfn>              0x73a4</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/R600_AUDIO_NID3_PIN_CAPS" data-ref="_M/R600_AUDIO_NID3_PIN_CAPS">R600_AUDIO_NID3_PIN_CAPS</dfn>          0x73a8</u></td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td><i>/* Audio conn list */</i></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/R600_AUDIO_CONN_LIST_LEN" data-ref="_M/R600_AUDIO_CONN_LIST_LEN">R600_AUDIO_CONN_LIST_LEN</dfn>          0x73ac</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/R600_AUDIO_CONN_LIST" data-ref="_M/R600_AUDIO_CONN_LIST">R600_AUDIO_CONN_LIST</dfn>              0x73b0</u></td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td><i>/* Audio verbs */</i></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/R600_AUDIO_RATE_BPS_CHANNEL" data-ref="_M/R600_AUDIO_RATE_BPS_CHANNEL">R600_AUDIO_RATE_BPS_CHANNEL</dfn>       0x73c0</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/R600_AUDIO_PLAYING" data-ref="_M/R600_AUDIO_PLAYING">R600_AUDIO_PLAYING</dfn>                0x73c4</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/R600_AUDIO_IMPLEMENTATION_ID" data-ref="_M/R600_AUDIO_IMPLEMENTATION_ID">R600_AUDIO_IMPLEMENTATION_ID</dfn>      0x73c8</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/R600_AUDIO_CONFIG_DEFAULT" data-ref="_M/R600_AUDIO_CONFIG_DEFAULT">R600_AUDIO_CONFIG_DEFAULT</dfn>         0x73cc</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/R600_AUDIO_PIN_SENSE" data-ref="_M/R600_AUDIO_PIN_SENSE">R600_AUDIO_PIN_SENSE</dfn>              0x73d0</u></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/R600_AUDIO_PIN_WIDGET_CNTL" data-ref="_M/R600_AUDIO_PIN_WIDGET_CNTL">R600_AUDIO_PIN_WIDGET_CNTL</dfn>        0x73d4</u></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/R600_AUDIO_STATUS_BITS" data-ref="_M/R600_AUDIO_STATUS_BITS">R600_AUDIO_STATUS_BITS</dfn>            0x73d8</u></td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/DCE2_HDMI_OFFSET0" data-ref="_M/DCE2_HDMI_OFFSET0">DCE2_HDMI_OFFSET0</dfn>		(0x7400 - 0x7400)</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/DCE2_HDMI_OFFSET1" data-ref="_M/DCE2_HDMI_OFFSET1">DCE2_HDMI_OFFSET1</dfn>		(0x7700 - 0x7400)</u></td></tr>
<tr><th id="178">178</th><td><i>/* DCE3.2 second instance starts at 0x7800 */</i></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/DCE3_HDMI_OFFSET0" data-ref="_M/DCE3_HDMI_OFFSET0">DCE3_HDMI_OFFSET0</dfn>		(0x7400 - 0x7400)</u></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/DCE3_HDMI_OFFSET1" data-ref="_M/DCE3_HDMI_OFFSET1">DCE3_HDMI_OFFSET1</dfn>		(0x7800 - 0x7400)</u></td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td><u>#<span data-ppcond="30">endif</span></u></td></tr>
<tr><th id="183">183</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='radeon_agp.c.html'>netbsd/sys/external/bsd/drm2/dist/drm/radeon/radeon_agp.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
