CFG_BYPASS_UNISEC_RX,VAR_0
CFG_BYPASS_UNISEC_TX,VAR_1
CFG_MACMODE_SET,FUNC_0
CFG_WAITASYNCRD_SET,FUNC_1
DEBUG_REG_ADDR,VAR_2
ENET_GHD_MODE,VAR_3
ENET_INTERFACE_MODE2_SET,FUNC_2
ENET_LHD_MODE,VAR_4
FULL_DUPLEX2,VAR_5
ICM_CONFIG0_REG_0_ADDR,VAR_6
ICM_CONFIG2_REG_0_ADDR,VAR_7
INTERFACE_CONTROL_ADDR,VAR_8
MAC_CONFIG_2_ADDR,VAR_9
OFFSET_4,VAR_10
OFFSET_8,VAR_11
PAD_CRC,VAR_12
XGENE_ENET1,VAR_13
XG_DEBUG_REG_ADDR,VAR_14
XG_MCX_ICM_CONFIG0_REG_0_ADDR,VAR_15
XG_MCX_ICM_CONFIG2_REG_0_ADDR,VAR_16
xgene_enet_rd_csr,FUNC_3
xgene_enet_rd_mac,FUNC_4
xgene_enet_rd_mcx_csr,FUNC_5
xgene_enet_wr_csr,FUNC_6
xgene_enet_wr_mac,FUNC_7
xgene_enet_wr_mcx_csr,FUNC_8
xgene_sgmii_reset,FUNC_9
xgene_sgmac_set_speed,FUNC_10
p,VAR_17
icm0_addr,VAR_18
icm2_addr,VAR_19
debug_addr,VAR_20
icm0,VAR_21
icm2,VAR_22
intf_ctl,VAR_23
mc2,VAR_24
value,VAR_25
