{"Source Block": ["hdl/library/common/up_clock_mon.v@36:46@HdlIdDef", "  input                   d_rst,\n  input                   d_clk);\n\n  // internal registers\n\n  reg     [15:0]  up_count = 'd0;\n  reg             up_count_toggle = 'd0;\n  reg             up_count_toggle_m1 = 'd0;\n  reg             up_count_toggle_m2 = 'd0;\n  reg             up_count_toggle_m3 = 'd0;\n  reg             d_count_toggle_m1 = 'd0;\n"], "Clone Blocks": [["hdl/library/common/up_clock_mon.v@37:47", "  input                   d_clk);\n\n  // internal registers\n\n  reg     [15:0]  up_count = 'd0;\n  reg             up_count_toggle = 'd0;\n  reg             up_count_toggle_m1 = 'd0;\n  reg             up_count_toggle_m2 = 'd0;\n  reg             up_count_toggle_m3 = 'd0;\n  reg             d_count_toggle_m1 = 'd0;\n  reg             d_count_toggle_m2 = 'd0;\n"], ["hdl/library/common/up_clock_mon.v@38:48", "\n  // internal registers\n\n  reg     [15:0]  up_count = 'd0;\n  reg             up_count_toggle = 'd0;\n  reg             up_count_toggle_m1 = 'd0;\n  reg             up_count_toggle_m2 = 'd0;\n  reg             up_count_toggle_m3 = 'd0;\n  reg             d_count_toggle_m1 = 'd0;\n  reg             d_count_toggle_m2 = 'd0;\n  reg             d_count_toggle_m3 = 'd0;\n"]], "Diff Content": {"Delete": [[41, "  reg     [15:0]  up_count = 'd0;\n"]], "Add": []}}