// Seed: 1532194104
module module_0;
  assign module_2.type_3 = 0;
endmodule
module module_1;
  wire id_2, id_3;
  wire id_4;
  module_0 modCall_1 ();
  wire id_5;
endmodule
module module_2;
  supply1 id_1;
  assign id_1 = 1;
  wire id_2;
  module_0 modCall_1 ();
endmodule
module module_3 (
    input  wand  id_0,
    input  tri   id_1,
    output uwire id_2,
    output wire  id_3,
    input  uwire id_4
);
  wire id_6;
  module_0 modCall_1 ();
endmodule
module module_4;
  wire id_1;
  reg id_2, id_3, id_4, id_5, id_6;
  id_7(
      1
  );
  module_0 modCall_1 ();
  reg id_8;
  reg id_9 = id_5;
  assign id_3 = 1;
  assign id_9 = 1;
  always id_6 = id_8;
  assign id_4 = id_9;
  always_comb #id_10 id_4 <= id_10[1];
endmodule
