

================================================================
== Vivado HLS Report for 'datag'
================================================================
* Date:           Sat Feb 22 17:22:00 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        DataCPP
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     0.000|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|       4|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     156|    -|
|Register         |        -|      -|      23|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      23|     160|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |ap_block_state1_io  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2     |    or    |      0|  0|   2|           1|           1|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|   4|           2|           2|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  15|          3|    1|          3|
    |control_V_1_state            |  15|          3|    2|          6|
    |control_V_TDATA_blk_n        |   9|          2|    1|          2|
    |din_TDATA_blk_n              |   9|          2|    1|          2|
    |din_V_data_V_1_state         |  15|          3|    2|          6|
    |din_V_tlast_1_state          |  15|          3|    2|          6|
    |din_words_TDATA_blk_n        |   9|          2|    1|          2|
    |din_words_V_data_V_1_state   |  15|          3|    2|          6|
    |din_words_V_tlast_1_state    |  15|          3|    2|          6|
    |dout_words_TDATA_blk_n       |   9|          2|    1|          2|
    |dout_words_V_data_V_1_state  |  15|          3|    2|          6|
    |dout_words_V_tlast_1_state   |  15|          3|    2|          6|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 156|         32|   19|         53|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+---+----+-----+-----------+
    |             Name             | FF| LUT| Bits| Const Bits|
    +------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                     |  2|   0|    2|          0|
    |control_V_1_sel_rd            |  1|   0|    1|          0|
    |control_V_1_state             |  2|   0|    2|          0|
    |din_V_data_V_1_sel_rd         |  1|   0|    1|          0|
    |din_V_data_V_1_state          |  2|   0|    2|          0|
    |din_V_tlast_1_sel_rd          |  1|   0|    1|          0|
    |din_V_tlast_1_state           |  2|   0|    2|          0|
    |din_words_V_data_V_1_sel_rd   |  1|   0|    1|          0|
    |din_words_V_data_V_1_state    |  2|   0|    2|          0|
    |din_words_V_tlast_1_sel_rd    |  1|   0|    1|          0|
    |din_words_V_tlast_1_state     |  2|   0|    2|          0|
    |dout_words_V_data_V_1_sel_rd  |  1|   0|    1|          0|
    |dout_words_V_data_V_1_state   |  2|   0|    2|          0|
    |dout_words_V_tlast_1_sel_rd   |  1|   0|    1|          0|
    |dout_words_V_tlast_1_state    |  2|   0|    2|          0|
    +------------------------------+---+----+-----+-----------+
    |Total                         | 23|   0|   23|          0|
    +------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------------+-----+-----+------------+---------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |        datag        | return value |
|ap_rst_n           |  in |    1| ap_ctrl_hs |        datag        | return value |
|ap_start           |  in |    1| ap_ctrl_hs |        datag        | return value |
|ap_done            | out |    1| ap_ctrl_hs |        datag        | return value |
|ap_idle            | out |    1| ap_ctrl_hs |        datag        | return value |
|ap_ready           | out |    1| ap_ctrl_hs |        datag        | return value |
|din_TDATA          | out |  128|    axis    |     din_V_data_V    |    pointer   |
|din_TREADY         |  in |    1|    axis    |     din_V_data_V    |    pointer   |
|din_TVALID         | out |    1|    axis    |     din_V_tlast     |    pointer   |
|din_TLAST          | out |    1|    axis    |     din_V_tlast     |    pointer   |
|control_V_TDATA    | out |   32|    axis    |      control_V      |    pointer   |
|control_V_TVALID   | out |    1|    axis    |      control_V      |    pointer   |
|control_V_TREADY   |  in |    1|    axis    |      control_V      |    pointer   |
|din_words_TDATA    | out |    8|    axis    |  din_words_V_data_V |    pointer   |
|din_words_TREADY   |  in |    1|    axis    |  din_words_V_data_V |    pointer   |
|din_words_TVALID   | out |    1|    axis    |  din_words_V_tlast  |    pointer   |
|din_words_TLAST    | out |    1|    axis    |  din_words_V_tlast  |    pointer   |
|dout_words_TDATA   | out |    8|    axis    | dout_words_V_data_V |    pointer   |
|dout_words_TREADY  |  in |    1|    axis    | dout_words_V_data_V |    pointer   |
|dout_words_TVALID  | out |    1|    axis    |  dout_words_V_tlast |    pointer   |
|dout_words_TLAST   | out |    1|    axis    |  dout_words_V_tlast |    pointer   |
+-------------------+-----+-----+------------+---------------------+--------------+

