set a(0-906) {NAME asn(acc#7(0))#1 TYPE ASSIGN PAR 0-905 XREFS 52968 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-914 {}}} SUCCS {{258 0 0-914 {}}} CYCLES {}}
set a(0-907) {NAME asn(acc#7(1))#1 TYPE ASSIGN PAR 0-905 XREFS 52969 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-914 {}}} SUCCS {{258 0 0-914 {}}} CYCLES {}}
set a(0-908) {NAME asn(red_xy(0))#1 TYPE ASSIGN PAR 0-905 XREFS 52970 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-914 {}}} SUCCS {{258 0 0-914 {}}} CYCLES {}}
set a(0-909) {NAME asn(red_xy(1))#1 TYPE ASSIGN PAR 0-905 XREFS 52971 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-914 {}}} SUCCS {{258 0 0-914 {}}} CYCLES {}}
set a(0-910) {NAME asn(blue_xy(0))#1 TYPE ASSIGN PAR 0-905 XREFS 52972 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-914 {}}} SUCCS {{258 0 0-914 {}}} CYCLES {}}
set a(0-911) {NAME asn(blue_xy(1))#1 TYPE ASSIGN PAR 0-905 XREFS 52973 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-914 {}}} SUCCS {{258 0 0-914 {}}} CYCLES {}}
set a(0-912) {NAME asn(blue_xy_previous(0))#1 TYPE ASSIGN PAR 0-905 XREFS 52974 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-914 {}}} SUCCS {{258 0 0-914 {}}} CYCLES {}}
set a(0-913) {NAME asn(blue_xy_previous(1))#1 TYPE ASSIGN PAR 0-905 XREFS 52975 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-914 {}}} SUCCS {{259 0 0-914 {}}} CYCLES {}}
set a(0-915) {NAME aif#39:aif:aif:asn(aif#39:land.sva#1) TYPE ASSIGN PAR 0-914 XREFS 52976 LOC {0 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {} SUCCS {{258 0 0-1284 {}}} CYCLES {}}
set a(0-916) {NAME aif#37:aif:asn(land#13.sva#1) TYPE ASSIGN PAR 0-914 XREFS 52977 LOC {0 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037 4 0.47282585135870747} PREDS {} SUCCS {{258 0 0-1265 {}}} CYCLES {}}
set a(0-917) {NAME aif#33:aif:aif:asn(aif#33:land.sva#1) TYPE ASSIGN PAR 0-914 XREFS 52978 LOC {0 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {} SUCCS {{258 0 0-1289 {}}} CYCLES {}}
set a(0-918) {NAME aif#31:aif:asn(land#11.sva#1) TYPE ASSIGN PAR 0-914 XREFS 52979 LOC {0 0.9999999250000037 2 0.9999999250000037 2 0.9999999250000037 4 0.47282585135870747} PREDS {} SUCCS {{258 0 0-1238 {}}} CYCLES {}}
set a(0-919) {NAME aif#29:aif:asn(land#9.sva#1) TYPE ASSIGN PAR 0-914 XREFS 52980 LOC {0 0.9999999250000037 3 0.38969113051544346 3 0.38969113051544346 3 0.5923957203802139} PREDS {} SUCCS {{258 0 0-1214 {}}} CYCLES {}}
set a(0-920) {NAME blue_xy:asn(blue_xy(1).sva#2) TYPE ASSIGN PAR 0-914 XREFS 52981 LOC {0 0.9999999250000037 2 0.8815978059201097 2 0.8815978059201097 3 0.4739936013003199} PREDS {} SUCCS {{258 0 0-1160 {}}} CYCLES {}}
set a(0-921) {NAME blue_xy:asn(blue_xy(0).sva#2) TYPE ASSIGN PAR 0-914 XREFS 52982 LOC {0 0.9999999250000037 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {} SUCCS {{258 0 0-1158 {}}} CYCLES {}}
set a(0-922) {NAME red_xy:asn(red_xy(1).sva#2) TYPE ASSIGN PAR 0-914 XREFS 52983 LOC {0 0.9999999250000037 2 0.8815978059201097 2 0.8815978059201097 4 0.40364405481779725} PREDS {} SUCCS {{258 0 0-1125 {}}} CYCLES {}}
set a(0-923) {NAME red_xy:asn(red_xy(0).sva#2) TYPE ASSIGN PAR 0-914 XREFS 52984 LOC {0 0.9999999250000037 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {} SUCCS {{258 0 0-1123 {}}} CYCLES {}}
set a(0-924) {NAME acc:asn(acc#7(1).sva#2) TYPE ASSIGN PAR 0-914 XREFS 52985 LOC {0 0.9999999250000037 2 0.17517546624122668 2 0.17517546624122668 2 0.37788005610599723} PREDS {} SUCCS {{258 0 0-1090 {}}} CYCLES {}}
set a(0-925) {NAME aif#17:aif#1:asn(land#4.sva#1) TYPE ASSIGN PAR 0-914 XREFS 52986 LOC {0 0.9999999250000037 1 0.9999999250000037 1 0.9999999250000037 2 0.2166501641674918} PREDS {} SUCCS {{258 0 0-1087 {}}} CYCLES {}}
set a(0-926) {NAME aif#13:aif#1:asn(land#5.sva#1) TYPE ASSIGN PAR 0-914 XREFS 52987 LOC {0 0.9999999250000037 1 0.7950479602476019 1 0.7950479602476019 2 0.01169819941509003} PREDS {} SUCCS {{258 0 0-1080 {}}} CYCLES {}}
set a(0-927) {NAME acc:asn(acc#7(0).sva#2) TYPE ASSIGN PAR 0-914 XREFS 52988 LOC {0 0.9999999250000037 2 0.18912839054358047 2 0.18912839054358047 3 0.4470618526469074} PREDS {} SUCCS {{258 0 0-1064 {}}} CYCLES {}}
set a(0-928) {NAME aif#3:aif#1:asn(land#2.sva#1) TYPE ASSIGN PAR 0-914 XREFS 52989 LOC {0 0.9999999250000037 1 0.9999999250000037 1 0.9999999250000037 3 0.285831960708402} PREDS {} SUCCS {{258 0 0-1061 {}}} CYCLES {}}
set a(0-929) {NAME aif:aif:asn(land.sva#1) TYPE ASSIGN PAR 0-914 XREFS 52990 LOC {0 0.9999999250000037 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{258 0 0-1031 {}}} CYCLES {}}
set a(0-930) {NAME asn#183 TYPE {I/O_READ SIGNAL} PAR 0-914 XREFS 52991 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {} SUCCS {{259 0 0-931 {}}} CYCLES {}}
set a(0-931) {NAME slc(vga_xy#1)#13 TYPE READSLICE PAR 0-914 XREFS 52992 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {{259 0 0-930 {}}} SUCCS {{259 0 0-932 {}}} CYCLES {}}
set a(0-932) {NAME if:conc#3 TYPE CONCATENATE PAR 0-914 XREFS 52993 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {{259 0 0-931 {}}} SUCCS {{258 0 0-943 {}}} CYCLES {}}
set a(0-933) {NAME asn#184 TYPE {I/O_READ SIGNAL} PAR 0-914 XREFS 52994 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {} SUCCS {{259 0 0-934 {}}} CYCLES {}}
set a(0-934) {NAME slc(vga_xy#1)#14 TYPE READSLICE PAR 0-914 XREFS 52995 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-933 {}}} SUCCS {{259 0 0-935 {}}} CYCLES {}}
set a(0-935) {NAME if:conc#4 TYPE CONCATENATE PAR 0-914 XREFS 52996 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-934 {}}} SUCCS {{258 0 0-941 {}}} CYCLES {}}
set a(0-936) {NAME asn#185 TYPE {I/O_READ SIGNAL} PAR 0-914 XREFS 52997 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {} SUCCS {{259 0 0-937 {}}} CYCLES {}}
set a(0-937) {NAME slc(vga_xy#1)#15 TYPE READSLICE PAR 0-914 XREFS 52998 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-936 {}}} SUCCS {{258 0 0-940 {}}} CYCLES {}}
set a(0-938) {NAME asn#186 TYPE {I/O_READ SIGNAL} PAR 0-914 XREFS 52999 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {} SUCCS {{259 0 0-939 {}}} CYCLES {}}
set a(0-939) {NAME slc(vga_xy#1)#11 TYPE READSLICE PAR 0-914 XREFS 53000 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-938 {}}} SUCCS {{259 0 0-940 {}}} CYCLES {}}
set a(0-940) {NAME if:conc#5 TYPE CONCATENATE PAR 0-914 XREFS 53001 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{258 0 0-937 {}} {259 0 0-939 {}}} SUCCS {{259 0 0-941 {}}} CYCLES {}}
set a(0-941) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 2 NAME if:acc#2 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-914 XREFS 53002 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.19350672586151518 1 0.4039569403390045} PREDS {{258 0 0-935 {}} {259 0 0-940 {}}} SUCCS {{259 0 0-942 {}}} CYCLES {}}
set a(0-942) {NAME if:slc TYPE READSLICE PAR 0-914 XREFS 53003 LOC {1 0.16004121699793916 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {{259 0 0-941 {}}} SUCCS {{259 0 0-943 {}}} CYCLES {}}
set a(0-943) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME if:acc#4 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-914 XREFS 53004 LOC {1 0.16004121699793916 1 0.19350689032465548 1 0.19350689032465548 1 0.3388406365487764 1 0.5492908510262656} PREDS {{258 0 0-932 {}} {259 0 0-942 {}}} SUCCS {{258 0 0-958 {}}} CYCLES {}}
set a(0-944) {NAME asn#187 TYPE {I/O_READ SIGNAL} PAR 0-914 XREFS 53005 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {} SUCCS {{259 0 0-945 {}}} CYCLES {}}
set a(0-945) {NAME slc(vga_xy#1)#16 TYPE READSLICE PAR 0-914 XREFS 53006 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-944 {}}} SUCCS {{259 0 0-946 {}}} CYCLES {}}
set a(0-946) {NAME if:not#1 TYPE NOT PAR 0-914 XREFS 53007 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-945 {}}} SUCCS {{259 0 0-947 {}}} CYCLES {}}
set a(0-947) {NAME if:conc#6 TYPE CONCATENATE PAR 0-914 XREFS 53008 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-946 {}}} SUCCS {{259 0 0-948 {}}} CYCLES {}}
set a(0-948) {NAME if:conc TYPE CONCATENATE PAR 0-914 XREFS 53009 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-947 {}}} SUCCS {{258 0 0-956 {}}} CYCLES {}}
set a(0-949) {NAME asn#188 TYPE {I/O_READ SIGNAL} PAR 0-914 XREFS 53010 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {} SUCCS {{259 0 0-950 {}}} CYCLES {}}
set a(0-950) {NAME slc(vga_xy#1)#2 TYPE READSLICE PAR 0-914 XREFS 53011 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-949 {}}} SUCCS {{259 0 0-951 {}}} CYCLES {}}
set a(0-951) {NAME if:not#2 TYPE NOT PAR 0-914 XREFS 53012 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-950 {}}} SUCCS {{259 0 0-952 {}}} CYCLES {}}
set a(0-952) {NAME if:conc#1 TYPE CONCATENATE PAR 0-914 XREFS 53013 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-951 {}}} SUCCS {{258 0 0-955 {}}} CYCLES {}}
set a(0-953) {NAME asn#189 TYPE {I/O_READ SIGNAL} PAR 0-914 XREFS 53014 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {} SUCCS {{259 0 0-954 {}}} CYCLES {}}
set a(0-954) {NAME slc(vga_xy#1)#12 TYPE READSLICE PAR 0-914 XREFS 53015 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-953 {}}} SUCCS {{259 0 0-955 {}}} CYCLES {}}
set a(0-955) {NAME if:conc#7 TYPE CONCATENATE PAR 0-914 XREFS 53016 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{258 0 0-952 {}} {259 0 0-954 {}}} SUCCS {{259 0 0-956 {}}} CYCLES {}}
set a(0-956) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,0,6) AREA_SCORE 6.28 QUANTITY 1 NAME if:acc#3 TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-914 XREFS 53017 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3388406365487764 1 0.5492908510262656} PREDS {{258 0 0-948 {}} {259 0 0-955 {}}} SUCCS {{259 0 0-957 {}}} CYCLES {}}
set a(0-957) {NAME if:slc#1 TYPE READSLICE PAR 0-914 XREFS 53018 LOC {1 0.17579924121003795 1 0.3388407580579621 1 0.3388407580579621 1 0.5492909725354513} PREDS {{259 0 0-956 {}}} SUCCS {{259 0 0-958 {}}} CYCLES {}}
set a(0-958) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME acc#8 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-914 XREFS 53019 LOC {1 0.3053750847312458 1 0.3388407580579621 1 0.3388407580579621 1 0.484174504282083 1 0.6946247187595722} PREDS {{258 0 0-943 {}} {259 0 0-957 {}}} SUCCS {{259 0 0-959 {}} {258 0 0-963 {}} {258 0 0-964 {}} {258 0 0-968 {}}} CYCLES {}}
set a(0-959) {NAME if:slc(acc.imod)#3 TYPE READSLICE PAR 0-914 XREFS 53020 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-958 {}}} SUCCS {{259 0 0-960 {}}} CYCLES {}}
set a(0-960) {NAME if:not#3 TYPE NOT PAR 0-914 XREFS 53021 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-959 {}}} SUCCS {{259 0 0-961 {}}} CYCLES {}}
set a(0-961) {NAME if:conc#2 TYPE CONCATENATE PAR 0-914 XREFS 53022 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-960 {}}} SUCCS {{259 0 0-962 {}}} CYCLES {}}
set a(0-962) {NAME if:conc#9 TYPE CONCATENATE PAR 0-914 XREFS 53023 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-961 {}}} SUCCS {{258 0 0-966 {}}} CYCLES {}}
set a(0-963) {NAME if:slc(acc.imod)#1 TYPE READSLICE PAR 0-914 XREFS 53024 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{258 0 0-958 {}}} SUCCS {{258 0 0-965 {}}} CYCLES {}}
set a(0-964) {NAME if:slc(acc.imod) TYPE READSLICE PAR 0-914 XREFS 53025 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{258 0 0-958 {}}} SUCCS {{259 0 0-965 {}}} CYCLES {}}
set a(0-965) {NAME if:conc#10 TYPE CONCATENATE PAR 0-914 XREFS 53026 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{258 0 0-963 {}} {259 0 0-964 {}}} SUCCS {{259 0 0-966 {}}} CYCLES {}}
set a(0-966) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME if:acc#5 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-914 XREFS 53027 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.6295083720153896 1 0.8399585864928789} PREDS {{258 0 0-962 {}} {259 0 0-965 {}}} SUCCS {{259 0 0-967 {}}} CYCLES {}}
set a(0-967) {NAME if:slc#2 TYPE READSLICE PAR 0-914 XREFS 53028 LOC {1 0.596042820197859 1 0.6295084935245754 1 0.6295084935245754 1 0.8399587080020646} PREDS {{259 0 0-966 {}}} SUCCS {{258 0 0-970 {}}} CYCLES {}}
set a(0-968) {NAME if:slc(acc.imod)#2 TYPE READSLICE PAR 0-914 XREFS 53029 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.8399587080020646} PREDS {{258 0 0-958 {}}} SUCCS {{259 0 0-969 {}}} CYCLES {}}
set a(0-969) {NAME if:conc#8 TYPE CONCATENATE PAR 0-914 XREFS 53030 LOC {1 0.45070895246455245 1 0.6295084935245754 1 0.6295084935245754 1 0.8399587080020646} PREDS {{259 0 0-968 {}}} SUCCS {{259 0 0-970 {}}} CYCLES {}}
set a(0-970) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 2 NAME if:acc#1 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-914 XREFS 53031 LOC {1 0.596042820197859 1 0.6295084935245754 1 0.6295084935245754 1 0.7895495460593742 1 0.9999997605368635} PREDS {{258 0 0-967 {}} {259 0 0-969 {}}} SUCCS {{259 0 0-971 {}} {258 0 0-974 {}}} CYCLES {}}
set a(0-971) {NAME slc(exs.imod) TYPE READSLICE PAR 0-914 XREFS 53032 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 2 0.006199949690002515} PREDS {{259 0 0-970 {}}} SUCCS {{259 0 0-972 {}}} CYCLES {}}
set a(0-972) {NAME if:not TYPE NOT PAR 0-914 XREFS 53033 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 2 0.006199949690002515} PREDS {{259 0 0-971 {}}} SUCCS {{259 0 0-973 {}}} CYCLES {}}
set a(0-973) {NAME if:xor TYPE XOR PAR 0-914 XREFS 53034 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 2 0.006199949690002515} PREDS {{259 0 0-972 {}}} SUCCS {{259 0 0-974 {}}} CYCLES {}}
set a(0-974) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,2,1,4) AREA_SCORE 5.00 QUANTITY 3 NAME if:acc TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-914 XREFS 53035 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 1 0.9507794220478505 2 0.16742966121533853} PREDS {{258 0 0-970 {}} {259 0 0-973 {}}} SUCCS {{259 0 0-975 {}} {258 0 0-976 {}} {258 0 0-977 {}} {258 0 0-978 {}}} CYCLES {}}
set a(0-975) {NAME slc(if:acc.svs) TYPE READSLICE PAR 0-914 XREFS 53036 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.16742984162850794} PREDS {{259 0 0-974 {}}} SUCCS {{258 0 0-979 {}}} CYCLES {}}
set a(0-976) {NAME slc(if:acc.svs)#1 TYPE READSLICE PAR 0-914 XREFS 53037 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.16742984162850794} PREDS {{258 0 0-974 {}}} SUCCS {{258 0 0-979 {}}} CYCLES {}}
set a(0-977) {NAME slc(if:acc.svs)#2 TYPE READSLICE PAR 0-914 XREFS 53038 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.16742984162850794} PREDS {{258 0 0-974 {}}} SUCCS {{258 0 0-979 {}}} CYCLES {}}
set a(0-978) {NAME slc(if:acc.svs)#3 TYPE READSLICE PAR 0-914 XREFS 53039 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.16742984162850794} PREDS {{258 0 0-974 {}}} SUCCS {{259 0 0-979 {}}} CYCLES {}}
set a(0-979) {NAME or TYPE OR PAR 0-914 XREFS 53040 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.16742984162850794} PREDS {{258 0 0-977 {}} {258 0 0-976 {}} {258 0 0-975 {}} {259 0 0-978 {}}} SUCCS {{258 0 0-981 {}} {258 0 0-984 {}}} CYCLES {}}
set a(0-980) {NAME asn#190 TYPE ASSIGN PAR 0-914 XREFS 53041 LOC {1 0.23041168847941557 1 0.9507796024610199 1 0.9507796024610199 3 0.2366116381694181} PREDS {{262 0 0-1294 {}}} SUCCS {{258 0 0-982 {}} {256 0 0-1294 {}}} CYCLES {}}
set a(0-981) {NAME exs TYPE SIGNEXTEND PAR 0-914 XREFS 53042 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 3 0.2366116381694181} PREDS {{258 0 0-979 {}}} SUCCS {{259 0 0-982 {}}} CYCLES {}}
set a(0-982) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 2 NAME and TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-914 XREFS 53043 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 3 0.28583182949997027} PREDS {{258 0 0-980 {}} {259 0 0-981 {}}} SUCCS {{258 0 0-1063 {}} {258 0 0-1064 {}}} CYCLES {}}
set a(0-983) {NAME asn#191 TYPE ASSIGN PAR 0-914 XREFS 53044 LOC {1 0.23041168847941557 1 0.9507796024610199 1 0.9507796024610199 2 0.16742984162850794} PREDS {{262 0 0-1295 {}}} SUCCS {{258 0 0-985 {}} {256 0 0-1295 {}}} CYCLES {}}
set a(0-984) {NAME exs#6 TYPE SIGNEXTEND PAR 0-914 XREFS 53045 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.16742984162850794} PREDS {{258 0 0-979 {}}} SUCCS {{259 0 0-985 {}}} CYCLES {}}
set a(0-985) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 2 NAME and#1 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-914 XREFS 53046 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.2166500329590601} PREDS {{258 0 0-983 {}} {259 0 0-984 {}}} SUCCS {{258 0 0-1089 {}} {258 0 0-1090 {}}} CYCLES {}}
set a(0-986) {NAME if#1:asn TYPE {I/O_READ SIGNAL} PAR 0-914 XREFS 53047 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-987 {}}} CYCLES {}}
set a(0-987) {NAME if#1:slc(vga_xy#1) TYPE READSLICE PAR 0-914 XREFS 53048 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-986 {}}} SUCCS {{259 0 0-988 {}}} CYCLES {}}
set a(0-988) {NAME asel TYPE SELECT PAR 0-914 XREFS 53049 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-987 {}}} SUCCS {{146 0 0-989 {}} {146 0 0-990 {}} {146 0 0-991 {}} {146 0 0-992 {}} {146 0 0-993 {}} {146 0 0-994 {}} {146 0 0-995 {}} {146 0 0-996 {}} {146 0 0-997 {}} {146 0 0-998 {}} {146 0 0-999 {}} {146 0 0-1000 {}} {146 0 0-1001 {}} {146 0 0-1002 {}} {146 0 0-1003 {}} {146 0 0-1004 {}} {146 0 0-1005 {}} {146 0 0-1006 {}} {146 0 0-1007 {}} {146 0 0-1008 {}} {146 0 0-1009 {}}} CYCLES {}}
set a(0-989) {NAME if#1:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-914 XREFS 53050 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-988 {}}} SUCCS {{259 0 0-990 {}}} CYCLES {}}
set a(0-990) {NAME if#1:slc(vga_xy#1)#10 TYPE READSLICE PAR 0-914 XREFS 53051 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-988 {}} {259 0 0-989 {}}} SUCCS {{258 0 0-1009 {}}} CYCLES {}}
set a(0-991) {NAME if#1:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-914 XREFS 53052 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-988 {}}} SUCCS {{259 0 0-992 {}}} CYCLES {}}
set a(0-992) {NAME if#1:slc(vga_xy#1)#11 TYPE READSLICE PAR 0-914 XREFS 53053 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-988 {}} {259 0 0-991 {}}} SUCCS {{258 0 0-1009 {}}} CYCLES {}}
set a(0-993) {NAME if#1:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-914 XREFS 53054 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-988 {}}} SUCCS {{259 0 0-994 {}}} CYCLES {}}
set a(0-994) {NAME if#1:slc(vga_xy#1)#12 TYPE READSLICE PAR 0-914 XREFS 53055 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-988 {}} {259 0 0-993 {}}} SUCCS {{258 0 0-1009 {}}} CYCLES {}}
set a(0-995) {NAME if#1:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-914 XREFS 53056 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-988 {}}} SUCCS {{259 0 0-996 {}}} CYCLES {}}
set a(0-996) {NAME if#1:slc(vga_xy#1)#13 TYPE READSLICE PAR 0-914 XREFS 53057 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-988 {}} {259 0 0-995 {}}} SUCCS {{258 0 0-1009 {}}} CYCLES {}}
set a(0-997) {NAME if#1:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-914 XREFS 53058 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-988 {}}} SUCCS {{259 0 0-998 {}}} CYCLES {}}
set a(0-998) {NAME if#1:slc(vga_xy#1)#14 TYPE READSLICE PAR 0-914 XREFS 53059 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-988 {}} {259 0 0-997 {}}} SUCCS {{258 0 0-1009 {}}} CYCLES {}}
set a(0-999) {NAME if#1:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-914 XREFS 53060 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-988 {}}} SUCCS {{259 0 0-1000 {}}} CYCLES {}}
set a(0-1000) {NAME if#1:slc(vga_xy#1)#15 TYPE READSLICE PAR 0-914 XREFS 53061 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-988 {}} {259 0 0-999 {}}} SUCCS {{258 0 0-1009 {}}} CYCLES {}}
set a(0-1001) {NAME if#1:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-914 XREFS 53062 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-988 {}}} SUCCS {{259 0 0-1002 {}}} CYCLES {}}
set a(0-1002) {NAME if#1:slc(vga_xy#1)#16 TYPE READSLICE PAR 0-914 XREFS 53063 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-988 {}} {259 0 0-1001 {}}} SUCCS {{258 0 0-1009 {}}} CYCLES {}}
set a(0-1003) {NAME if#1:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-914 XREFS 53064 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-988 {}}} SUCCS {{259 0 0-1004 {}}} CYCLES {}}
set a(0-1004) {NAME if#1:slc(vga_xy#1)#17 TYPE READSLICE PAR 0-914 XREFS 53065 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-988 {}} {259 0 0-1003 {}}} SUCCS {{258 0 0-1009 {}}} CYCLES {}}
set a(0-1005) {NAME if#1:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-914 XREFS 53066 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-988 {}}} SUCCS {{259 0 0-1006 {}}} CYCLES {}}
set a(0-1006) {NAME if#1:slc(vga_xy#1)#18 TYPE READSLICE PAR 0-914 XREFS 53067 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-988 {}} {259 0 0-1005 {}}} SUCCS {{258 0 0-1009 {}}} CYCLES {}}
set a(0-1007) {NAME if#1:asn#10 TYPE {I/O_READ SIGNAL} PAR 0-914 XREFS 53068 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-988 {}}} SUCCS {{259 0 0-1008 {}}} CYCLES {}}
set a(0-1008) {NAME if#1:slc(vga_xy#1)#19 TYPE READSLICE PAR 0-914 XREFS 53069 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-988 {}} {259 0 0-1007 {}}} SUCCS {{259 0 0-1009 {}}} CYCLES {}}
set a(0-1009) {NAME aif:nor TYPE NOR PAR 0-914 XREFS 53070 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-988 {}} {258 0 0-1006 {}} {258 0 0-1004 {}} {258 0 0-1002 {}} {258 0 0-1000 {}} {258 0 0-998 {}} {258 0 0-996 {}} {258 0 0-994 {}} {258 0 0-992 {}} {258 0 0-990 {}} {259 0 0-1008 {}}} SUCCS {{258 0 0-1031 {}}} CYCLES {}}
set a(0-1010) {NAME if#1:asn#11 TYPE {I/O_READ SIGNAL} PAR 0-914 XREFS 53071 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-1011 {}}} CYCLES {}}
set a(0-1011) {NAME if#1:slc(vga_xy#1)#20 TYPE READSLICE PAR 0-914 XREFS 53072 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-1010 {}}} SUCCS {{258 0 0-1030 {}}} CYCLES {}}
set a(0-1012) {NAME if#1:asn#12 TYPE {I/O_READ SIGNAL} PAR 0-914 XREFS 53073 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-1013 {}}} CYCLES {}}
set a(0-1013) {NAME if#1:slc(vga_xy#1)#21 TYPE READSLICE PAR 0-914 XREFS 53074 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-1012 {}}} SUCCS {{258 0 0-1030 {}}} CYCLES {}}
set a(0-1014) {NAME if#1:asn#13 TYPE {I/O_READ SIGNAL} PAR 0-914 XREFS 53075 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-1015 {}}} CYCLES {}}
set a(0-1015) {NAME if#1:slc(vga_xy#1)#22 TYPE READSLICE PAR 0-914 XREFS 53076 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-1014 {}}} SUCCS {{258 0 0-1030 {}}} CYCLES {}}
set a(0-1016) {NAME if#1:asn#14 TYPE {I/O_READ SIGNAL} PAR 0-914 XREFS 53077 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-1017 {}}} CYCLES {}}
set a(0-1017) {NAME if#1:slc(vga_xy#1)#23 TYPE READSLICE PAR 0-914 XREFS 53078 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-1016 {}}} SUCCS {{258 0 0-1030 {}}} CYCLES {}}
set a(0-1018) {NAME if#1:asn#15 TYPE {I/O_READ SIGNAL} PAR 0-914 XREFS 53079 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-1019 {}}} CYCLES {}}
set a(0-1019) {NAME if#1:slc(vga_xy#1)#24 TYPE READSLICE PAR 0-914 XREFS 53080 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-1018 {}}} SUCCS {{258 0 0-1030 {}}} CYCLES {}}
set a(0-1020) {NAME if#1:asn#16 TYPE {I/O_READ SIGNAL} PAR 0-914 XREFS 53081 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-1021 {}}} CYCLES {}}
set a(0-1021) {NAME if#1:slc(vga_xy#1)#25 TYPE READSLICE PAR 0-914 XREFS 53082 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-1020 {}}} SUCCS {{258 0 0-1030 {}}} CYCLES {}}
set a(0-1022) {NAME if#1:asn#17 TYPE {I/O_READ SIGNAL} PAR 0-914 XREFS 53083 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-1023 {}}} CYCLES {}}
set a(0-1023) {NAME if#1:slc(vga_xy#1)#26 TYPE READSLICE PAR 0-914 XREFS 53084 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-1022 {}}} SUCCS {{258 0 0-1030 {}}} CYCLES {}}
set a(0-1024) {NAME if#1:asn#18 TYPE {I/O_READ SIGNAL} PAR 0-914 XREFS 53085 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-1025 {}}} CYCLES {}}
set a(0-1025) {NAME if#1:slc(vga_xy#1)#27 TYPE READSLICE PAR 0-914 XREFS 53086 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-1024 {}}} SUCCS {{258 0 0-1030 {}}} CYCLES {}}
set a(0-1026) {NAME if#1:asn#19 TYPE {I/O_READ SIGNAL} PAR 0-914 XREFS 53087 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-1027 {}}} CYCLES {}}
set a(0-1027) {NAME if#1:slc(vga_xy#1)#28 TYPE READSLICE PAR 0-914 XREFS 53088 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-1026 {}}} SUCCS {{258 0 0-1030 {}}} CYCLES {}}
set a(0-1028) {NAME if#1:asn#20 TYPE {I/O_READ SIGNAL} PAR 0-914 XREFS 53089 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-1029 {}}} CYCLES {}}
set a(0-1029) {NAME if#1:slc(vga_xy#1)#29 TYPE READSLICE PAR 0-914 XREFS 53090 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-1028 {}}} SUCCS {{259 0 0-1030 {}}} CYCLES {}}
set a(0-1030) {NAME if#1:nor TYPE NOR PAR 0-914 XREFS 53091 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{258 0 0-1027 {}} {258 0 0-1025 {}} {258 0 0-1023 {}} {258 0 0-1021 {}} {258 0 0-1019 {}} {258 0 0-1017 {}} {258 0 0-1015 {}} {258 0 0-1013 {}} {258 0 0-1011 {}} {259 0 0-1029 {}}} SUCCS {{259 0 0-1031 {}}} CYCLES {}}
set a(0-1031) {NAME if#1:and TYPE AND PAR 0-914 XREFS 53092 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{258 0 0-1009 {}} {258 0 0-929 {}} {259 0 0-1030 {}}} SUCCS {{258 0 0-1033 {}} {258 0 0-1037 {}} {258 0 0-1041 {}} {258 0 0-1045 {}}} CYCLES {}}
set a(0-1032) {NAME asn#192 TYPE ASSIGN PAR 0-914 XREFS 53093 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 3 0.6123571943821403} PREDS {{262 0 0-1296 {}}} SUCCS {{258 0 0-1035 {}} {256 0 0-1296 {}}} CYCLES {}}
set a(0-1033) {NAME not#23 TYPE NOT PAR 0-914 XREFS 53094 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 3 0.6123571943821403} PREDS {{258 0 0-1031 {}}} SUCCS {{259 0 0-1034 {}}} CYCLES {}}
set a(0-1034) {NAME exs#7 TYPE SIGNEXTEND PAR 0-914 XREFS 53095 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 3 0.6123571943821403} PREDS {{259 0 0-1033 {}}} SUCCS {{259 0 0-1035 {}}} CYCLES {}}
set a(0-1035) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 4 NAME and#2 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-914 XREFS 53096 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 3 0.6615773857126925} PREDS {{258 0 0-1032 {}} {259 0 0-1034 {}}} SUCCS {{258 0 0-1106 {}} {258 0 0-1107 {}} {258 0 0-1108 {}} {258 0 0-1109 {}} {258 0 0-1110 {}} {258 0 0-1111 {}} {258 0 0-1112 {}} {258 0 0-1113 {}} {258 0 0-1114 {}} {258 0 0-1115 {}} {258 0 0-1123 {}}} CYCLES {}}
set a(0-1036) {NAME asn#193 TYPE ASSIGN PAR 0-914 XREFS 53097 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 3 0.6123571943821403} PREDS {{262 0 0-1297 {}}} SUCCS {{258 0 0-1039 {}} {256 0 0-1297 {}}} CYCLES {}}
set a(0-1037) {NAME not#24 TYPE NOT PAR 0-914 XREFS 53098 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 3 0.6123571943821403} PREDS {{258 0 0-1031 {}}} SUCCS {{259 0 0-1038 {}}} CYCLES {}}
set a(0-1038) {NAME exs#8 TYPE SIGNEXTEND PAR 0-914 XREFS 53099 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 3 0.6123571943821403} PREDS {{259 0 0-1037 {}}} SUCCS {{259 0 0-1039 {}}} CYCLES {}}
set a(0-1039) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 4 NAME and#3 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-914 XREFS 53100 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 3 0.6615773857126925} PREDS {{258 0 0-1036 {}} {259 0 0-1038 {}}} SUCCS {{258 0 0-1096 {}} {258 0 0-1097 {}} {258 0 0-1098 {}} {258 0 0-1099 {}} {258 0 0-1100 {}} {258 0 0-1101 {}} {258 0 0-1102 {}} {258 0 0-1103 {}} {258 0 0-1104 {}} {258 0 0-1105 {}} {258 0 0-1125 {}}} CYCLES {}}
set a(0-1040) {NAME asn#194 TYPE ASSIGN PAR 0-914 XREFS 53101 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{262 0 0-1298 {}}} SUCCS {{258 0 0-1043 {}} {256 0 0-1298 {}}} CYCLES {}}
set a(0-1041) {NAME not#25 TYPE NOT PAR 0-914 XREFS 53102 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{258 0 0-1031 {}}} SUCCS {{259 0 0-1042 {}}} CYCLES {}}
set a(0-1042) {NAME exs#9 TYPE SIGNEXTEND PAR 0-914 XREFS 53103 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-1041 {}}} SUCCS {{259 0 0-1043 {}}} CYCLES {}}
set a(0-1043) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 4 NAME and#4 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-914 XREFS 53104 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.5923955891717823} PREDS {{258 0 0-1040 {}} {259 0 0-1042 {}}} SUCCS {{258 0 0-1141 {}} {258 0 0-1142 {}} {258 0 0-1143 {}} {258 0 0-1144 {}} {258 0 0-1145 {}} {258 0 0-1146 {}} {258 0 0-1147 {}} {258 0 0-1148 {}} {258 0 0-1149 {}} {258 0 0-1150 {}} {258 0 0-1158 {}}} CYCLES {}}
set a(0-1044) {NAME asn#195 TYPE ASSIGN PAR 0-914 XREFS 53105 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{262 0 0-1299 {}}} SUCCS {{258 0 0-1047 {}} {256 0 0-1299 {}}} CYCLES {}}
set a(0-1045) {NAME not TYPE NOT PAR 0-914 XREFS 53106 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{258 0 0-1031 {}}} SUCCS {{259 0 0-1046 {}}} CYCLES {}}
set a(0-1046) {NAME exs#10 TYPE SIGNEXTEND PAR 0-914 XREFS 53107 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-1045 {}}} SUCCS {{259 0 0-1047 {}}} CYCLES {}}
set a(0-1047) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 4 NAME and#5 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-914 XREFS 53108 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.5923955891717823} PREDS {{258 0 0-1044 {}} {259 0 0-1046 {}}} SUCCS {{258 0 0-1131 {}} {258 0 0-1132 {}} {258 0 0-1133 {}} {258 0 0-1134 {}} {258 0 0-1135 {}} {258 0 0-1136 {}} {258 0 0-1137 {}} {258 0 0-1138 {}} {258 0 0-1139 {}} {258 0 0-1140 {}} {258 0 0-1160 {}}} CYCLES {}}
set a(0-1048) {NAME asn#196 TYPE {I/O_READ SIGNAL} PAR 0-914 XREFS 53109 LOC {1 0.0 1 0.5634973968251302 1 0.5634973968251302 2 0.7950479602476019} PREDS {} SUCCS {{259 0 0-1049 {}}} CYCLES {}}
set a(0-1049) {NAME slc(vin)#3 TYPE READSLICE PAR 0-914 XREFS 53110 LOC {1 0.0 1 0.5634973968251302 1 0.5634973968251302 2 0.7950479602476019} PREDS {{259 0 0-1048 {}}} SUCCS {{259 0 0-1050 {}}} CYCLES {}}
set a(0-1050) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,6,0,7) AREA_SCORE 8.27 QUANTITY 2 NAME if#2:acc#2 TYPE ACCU DELAY {1.09 ns} LIBRARY_DELAY {1.09 ns} PAR 0-914 XREFS 53111 LOC {1 0.0 1 0.5634973968251302 1 0.5634973968251302 1 0.7684492487470844 2 0.9999998121695561} PREDS {{259 0 0-1049 {}}} SUCCS {{259 0 0-1051 {}}} CYCLES {}}
set a(0-1051) {NAME slc TYPE READSLICE PAR 0-914 XREFS 53112 LOC {1 0.20495196475240177 1 0.768449361577532 1 0.768449361577532 3 0.05428139728593014} PREDS {{259 0 0-1050 {}}} SUCCS {{259 0 0-1052 {}} {258 0 0-1060 {}}} CYCLES {}}
set a(0-1052) {NAME asel#3 TYPE SELECT PAR 0-914 XREFS 53113 LOC {1 0.20495196475240177 1 0.768449361577532 1 0.768449361577532 3 0.05428139728593014} PREDS {{259 0 0-1051 {}}} SUCCS {{146 0 0-1053 {}} {146 0 0-1054 {}} {146 0 0-1055 {}} {146 0 0-1056 {}} {146 0 0-1057 {}} {146 0 0-1058 {}} {146 0 0-1059 {}}} CYCLES {}}
set a(0-1053) {NAME asn#197 TYPE {I/O_READ SIGNAL} PAR 0-914 XREFS 53114 LOC {1 0.20495196475240177 1 0.768449361577532 1 0.768449361577532 3 0.05428139728593014} PREDS {{146 0 0-1052 {}}} SUCCS {{259 0 0-1054 {}}} CYCLES {}}
set a(0-1054) {NAME slc(vin)#4 TYPE READSLICE PAR 0-914 XREFS 53115 LOC {1 0.20495196475240177 1 0.768449361577532 1 0.768449361577532 3 0.05428139728593014} PREDS {{146 0 0-1052 {}} {259 0 0-1053 {}}} SUCCS {{259 0 0-1055 {}}} CYCLES {}}
set a(0-1055) {NAME aif#3:aif:not#1 TYPE NOT PAR 0-914 XREFS 53116 LOC {1 0.20495196475240177 1 0.768449361577532 1 0.768449361577532 3 0.05428139728593014} PREDS {{146 0 0-1052 {}} {259 0 0-1054 {}}} SUCCS {{259 0 0-1056 {}}} CYCLES {}}
set a(0-1056) {NAME aif#3:aif:conc TYPE CONCATENATE PAR 0-914 XREFS 53117 LOC {1 0.20495196475240177 1 0.768449361577532 1 0.768449361577532 3 0.05428139728593014} PREDS {{146 0 0-1052 {}} {259 0 0-1055 {}}} SUCCS {{259 0 0-1057 {}}} CYCLES {}}
set a(0-1057) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,0,8,1,9) AREA_SCORE 10.00 QUANTITY 3 NAME aif#3:aif:acc TYPE ACCU DELAY {1.23 ns} LIBRARY_DELAY {1.23 ns} PAR 0-914 XREFS 53118 LOC {1 0.20495196475240177 1 0.768449361577532 1 0.768449361577532 1 0.9999997955950702 3 0.2858318313034684} PREDS {{146 0 0-1052 {}} {259 0 0-1056 {}}} SUCCS {{259 0 0-1058 {}}} CYCLES {}}
set a(0-1058) {NAME aif#3:aif:slc TYPE READSLICE PAR 0-914 XREFS 53119 LOC {1 0.43650252817487356 1 0.9999999250000037 1 0.9999999250000037 3 0.285831960708402} PREDS {{146 0 0-1052 {}} {259 0 0-1057 {}}} SUCCS {{259 0 0-1059 {}}} CYCLES {}}
set a(0-1059) {NAME if#2:not#1 TYPE NOT PAR 0-914 XREFS 53120 LOC {1 0.43650252817487356 1 0.9999999250000037 1 0.9999999250000037 3 0.285831960708402} PREDS {{146 0 0-1052 {}} {259 0 0-1058 {}}} SUCCS {{258 0 0-1061 {}}} CYCLES {}}
set a(0-1060) {NAME if#2:not TYPE NOT PAR 0-914 XREFS 53121 LOC {1 0.20495196475240177 1 0.9999999250000037 1 0.9999999250000037 3 0.285831960708402} PREDS {{258 0 0-1051 {}}} SUCCS {{259 0 0-1061 {}}} CYCLES {}}
set a(0-1061) {NAME if#2:and TYPE AND PAR 0-914 XREFS 53122 LOC {1 0.43650252817487356 1 0.9999999250000037 1 0.9999999250000037 3 0.285831960708402} PREDS {{258 0 0-1059 {}} {258 0 0-928 {}} {259 0 0-1060 {}}} SUCCS {{259 0 0-1062 {}} {258 0 0-1064 {}}} CYCLES {}}
set a(0-1062) {NAME asel#7 TYPE SELECT PAR 0-914 XREFS 53123 LOC {1 0.43650252817487356 1 0.9999999250000037 1 0.9999999250000037 3 0.285831960708402} PREDS {{259 0 0-1061 {}}} SUCCS {{146 0 0-1063 {}}} CYCLES {}}
set a(0-1063) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,2,1,4) AREA_SCORE 5.00 QUANTITY 3 NAME if#2:acc TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-914 XREFS 53124 LOC {2 0.0 2 0.027898498605075067 2 0.027898498605075067 2 0.1891282101304111 3 0.44706167223373805} PREDS {{146 0 0-1062 {}} {258 0 0-982 {}}} SUCCS {{259 0 0-1064 {}}} CYCLES {}}
set a(0-1064) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 2 NAME if#2:mux#1 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-914 XREFS 53125 LOC {2 0.16122989193850543 2 0.18912839054358047 2 0.18912839054358047 2 0.2583100745844963 3 0.5162435366878232} PREDS {{258 0 0-1061 {}} {258 0 0-982 {}} {258 0 0-927 {}} {259 0 0-1063 {}}} SUCCS {{258 0 0-1091 {}} {258 0 0-1294 {}}} CYCLES {}}
set a(0-1065) {NAME asn#198 TYPE {I/O_READ SIGNAL} PAR 0-914 XREFS 53126 LOC {1 0.0 1 0.33194683340265835 1 0.33194683340265835 1 0.53689879815506} PREDS {} SUCCS {{259 0 0-1066 {}}} CYCLES {}}
set a(0-1066) {NAME slc(vin) TYPE READSLICE PAR 0-914 XREFS 53127 LOC {1 0.0 1 0.33194683340265835 1 0.33194683340265835 1 0.53689879815506} PREDS {{259 0 0-1065 {}}} SUCCS {{259 0 0-1067 {}}} CYCLES {}}
set a(0-1067) {NAME aif#11:not#1 TYPE NOT PAR 0-914 XREFS 53128 LOC {1 0.0 1 0.33194683340265835 1 0.33194683340265835 1 0.53689879815506} PREDS {{259 0 0-1066 {}}} SUCCS {{259 0 0-1068 {}}} CYCLES {}}
set a(0-1068) {NAME aif#11:conc TYPE CONCATENATE PAR 0-914 XREFS 53129 LOC {1 0.0 1 0.33194683340265835 1 0.33194683340265835 1 0.53689879815506} PREDS {{259 0 0-1067 {}}} SUCCS {{259 0 0-1069 {}}} CYCLES {}}
set a(0-1069) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,0,8,1,9) AREA_SCORE 10.00 QUANTITY 3 NAME aif#11:acc TYPE ACCU DELAY {1.23 ns} LIBRARY_DELAY {1.23 ns} PAR 0-914 XREFS 53130 LOC {1 0.0 1 0.33194683340265835 1 0.33194683340265835 1 0.5634972674201966 1 0.7684492321725983} PREDS {{259 0 0-1068 {}}} SUCCS {{259 0 0-1070 {}}} CYCLES {}}
set a(0-1070) {NAME aif#11:slc TYPE READSLICE PAR 0-914 XREFS 53131 LOC {1 0.23155056342247185 1 0.5634973968251302 1 0.5634973968251302 1 0.768449361577532} PREDS {{259 0 0-1069 {}}} SUCCS {{259 0 0-1071 {}} {258 0 0-1079 {}}} CYCLES {}}
set a(0-1071) {NAME asel#13 TYPE SELECT PAR 0-914 XREFS 53132 LOC {1 0.23155056342247185 1 0.5634973968251302 1 0.5634973968251302 1 0.768449361577532} PREDS {{259 0 0-1070 {}}} SUCCS {{146 0 0-1072 {}} {146 0 0-1073 {}} {146 0 0-1074 {}} {146 0 0-1075 {}} {146 0 0-1076 {}} {146 0 0-1077 {}} {146 0 0-1078 {}}} CYCLES {}}
set a(0-1072) {NAME asn#199 TYPE {I/O_READ SIGNAL} PAR 0-914 XREFS 53133 LOC {1 0.23155056342247185 1 0.5634973968251302 1 0.5634973968251302 1 0.768449361577532} PREDS {{146 0 0-1071 {}}} SUCCS {{259 0 0-1073 {}}} CYCLES {}}
set a(0-1073) {NAME slc(vin)#1 TYPE READSLICE PAR 0-914 XREFS 53134 LOC {1 0.23155056342247185 1 0.5634973968251302 1 0.5634973968251302 1 0.768449361577532} PREDS {{146 0 0-1071 {}} {259 0 0-1072 {}}} SUCCS {{259 0 0-1074 {}}} CYCLES {}}
set a(0-1074) {NAME aif#13:aif:not#1 TYPE NOT PAR 0-914 XREFS 53135 LOC {1 0.23155056342247185 1 0.5634973968251302 1 0.5634973968251302 1 0.768449361577532} PREDS {{146 0 0-1071 {}} {259 0 0-1073 {}}} SUCCS {{259 0 0-1075 {}}} CYCLES {}}
set a(0-1075) {NAME aif#13:aif:conc TYPE CONCATENATE PAR 0-914 XREFS 53136 LOC {1 0.23155056342247185 1 0.5634973968251302 1 0.5634973968251302 1 0.768449361577532} PREDS {{146 0 0-1071 {}} {259 0 0-1074 {}}} SUCCS {{259 0 0-1076 {}}} CYCLES {}}
set a(0-1076) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,0,8,1,9) AREA_SCORE 10.00 QUANTITY 3 NAME aif#13:aif:acc TYPE ACCU DELAY {1.23 ns} LIBRARY_DELAY {1.23 ns} PAR 0-914 XREFS 53137 LOC {1 0.23155056342247185 1 0.5634973968251302 1 0.5634973968251302 1 0.7950478308426685 1 0.9999997955950702} PREDS {{146 0 0-1071 {}} {259 0 0-1075 {}}} SUCCS {{259 0 0-1077 {}}} CYCLES {}}
set a(0-1077) {NAME aif#13:aif:slc TYPE READSLICE PAR 0-914 XREFS 53138 LOC {1 0.4631011268449437 1 0.7950479602476019 1 0.7950479602476019 2 0.01169819941509003} PREDS {{146 0 0-1071 {}} {259 0 0-1076 {}}} SUCCS {{259 0 0-1078 {}}} CYCLES {}}
set a(0-1078) {NAME if#3:not#1 TYPE NOT PAR 0-914 XREFS 53139 LOC {1 0.4631011268449437 1 0.7950479602476019 1 0.7950479602476019 2 0.01169819941509003} PREDS {{146 0 0-1071 {}} {259 0 0-1077 {}}} SUCCS {{258 0 0-1080 {}}} CYCLES {}}
set a(0-1079) {NAME if#3:not TYPE NOT PAR 0-914 XREFS 53140 LOC {1 0.23155056342247185 1 0.7950479602476019 1 0.7950479602476019 2 0.01169819941509003} PREDS {{258 0 0-1070 {}}} SUCCS {{259 0 0-1080 {}}} CYCLES {}}
set a(0-1080) {NAME if#3:and TYPE AND PAR 0-914 XREFS 53141 LOC {1 0.4631011268449437 1 0.7950479602476019 1 0.7950479602476019 2 0.01169819941509003} PREDS {{258 0 0-1078 {}} {258 0 0-926 {}} {259 0 0-1079 {}}} SUCCS {{259 0 0-1081 {}} {258 0 0-1087 {}}} CYCLES {}}
set a(0-1081) {NAME asel#17 TYPE SELECT PAR 0-914 XREFS 53142 LOC {1 0.4631011268449437 1 0.7950479602476019 1 0.7950479602476019 2 0.01169819941509003} PREDS {{259 0 0-1080 {}}} SUCCS {{146 0 0-1082 {}} {146 0 0-1083 {}} {146 0 0-1084 {}} {146 0 0-1085 {}} {146 0 0-1086 {}}} CYCLES {}}
set a(0-1082) {NAME asn#200 TYPE {I/O_READ SIGNAL} PAR 0-914 XREFS 53143 LOC {1 0.4631011268449437 1 0.7950479602476019 1 0.7950479602476019 2 0.01169819941509003} PREDS {{146 0 0-1081 {}}} SUCCS {{259 0 0-1083 {}}} CYCLES {}}
set a(0-1083) {NAME slc(vin)#2 TYPE READSLICE PAR 0-914 XREFS 53144 LOC {1 0.4631011268449437 1 0.7950479602476019 1 0.7950479602476019 2 0.01169819941509003} PREDS {{146 0 0-1081 {}} {259 0 0-1082 {}}} SUCCS {{259 0 0-1084 {}}} CYCLES {}}
set a(0-1084) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,6,0,7) AREA_SCORE 8.27 QUANTITY 2 NAME if#3:acc#2 TYPE ACCU DELAY {1.09 ns} LIBRARY_DELAY {1.09 ns} PAR 0-914 XREFS 53145 LOC {1 0.4631011268449437 1 0.7950479602476019 1 0.7950479602476019 1 0.9999998121695561 2 0.21665005133704424} PREDS {{146 0 0-1081 {}} {259 0 0-1083 {}}} SUCCS {{259 0 0-1085 {}}} CYCLES {}}
set a(0-1085) {NAME aif#17:slc TYPE READSLICE PAR 0-914 XREFS 53146 LOC {1 0.6680530915973455 1 0.9999999250000037 1 0.9999999250000037 2 0.2166501641674918} PREDS {{146 0 0-1081 {}} {259 0 0-1084 {}}} SUCCS {{259 0 0-1086 {}}} CYCLES {}}
set a(0-1086) {NAME if#3:not#2 TYPE NOT PAR 0-914 XREFS 53147 LOC {1 0.6680530915973455 1 0.9999999250000037 1 0.9999999250000037 2 0.2166501641674918} PREDS {{146 0 0-1081 {}} {259 0 0-1085 {}}} SUCCS {{259 0 0-1087 {}}} CYCLES {}}
set a(0-1087) {NAME if#3:and#1 TYPE AND PAR 0-914 XREFS 53148 LOC {1 0.6680530915973455 1 0.9999999250000037 1 0.9999999250000037 2 0.2166501641674918} PREDS {{258 0 0-1080 {}} {258 0 0-925 {}} {259 0 0-1086 {}}} SUCCS {{259 0 0-1088 {}} {258 0 0-1090 {}}} CYCLES {}}
set a(0-1088) {NAME sel#3 TYPE SELECT PAR 0-914 XREFS 53149 LOC {1 0.6680530915973455 1 0.9999999250000037 1 0.9999999250000037 2 0.2166501641674918} PREDS {{259 0 0-1087 {}}} SUCCS {{146 0 0-1089 {}}} CYCLES {}}
set a(0-1089) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,2,1,4) AREA_SCORE 5.00 QUANTITY 3 NAME if#3:acc TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-914 XREFS 53150 LOC {2 0.0 2 0.013945574302721284 2 0.013945574302721284 2 0.1751752858280573 2 0.3778798756928278} PREDS {{146 0 0-1088 {}} {258 0 0-985 {}}} SUCCS {{259 0 0-1090 {}}} CYCLES {}}
set a(0-1090) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 2 NAME mux#6 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-914 XREFS 53151 LOC {2 0.16122989193850543 2 0.17517546624122668 2 0.17517546624122668 2 0.2443571502821425 2 0.447061740146913} PREDS {{258 0 0-1087 {}} {258 0 0-985 {}} {258 0 0-924 {}} {259 0 0-1089 {}}} SUCCS {{258 0 0-1126 {}} {258 0 0-1295 {}}} CYCLES {}}
set a(0-1091) {NAME not#2 TYPE NOT PAR 0-914 XREFS 53152 LOC {2 0.23041168847941557 2 0.25831018708449066 2 0.25831018708449066 3 0.5162436491878176} PREDS {{258 0 0-1064 {}}} SUCCS {{259 0 0-1092 {}}} CYCLES {}}
set a(0-1092) {NAME conc TYPE CONCATENATE PAR 0-914 XREFS 53153 LOC {2 0.23041168847941557 2 0.25831018708449066 2 0.25831018708449066 3 0.5162436491878176} PREDS {{259 0 0-1091 {}}} SUCCS {{259 0 0-1093 {}}} CYCLES {}}
set a(0-1093) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME acc#2 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-914 XREFS 53154 LOC {2 0.23041168847941557 2 0.25831018708449066 2 0.25831018708449066 2 0.40364393330861154 3 0.6615773954119385} PREDS {{259 0 0-1092 {}}} SUCCS {{259 0 0-1094 {}}} CYCLES {}}
set a(0-1094) {NAME slc#2 TYPE READSLICE PAR 0-914 XREFS 53155 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{259 0 0-1093 {}}} SUCCS {{259 0 0-1095 {}} {258 0 0-1122 {}} {258 0 0-1124 {}}} CYCLES {}}
set a(0-1095) {NAME sel#4 TYPE SELECT PAR 0-914 XREFS 53156 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{259 0 0-1094 {}}} SUCCS {{146 0 0-1096 {}} {146 0 0-1097 {}} {146 0 0-1098 {}} {146 0 0-1099 {}} {146 0 0-1100 {}} {146 0 0-1101 {}} {146 0 0-1102 {}} {146 0 0-1103 {}} {146 0 0-1104 {}} {146 0 0-1105 {}} {146 0 0-1106 {}} {146 0 0-1107 {}} {146 0 0-1108 {}} {146 0 0-1109 {}} {146 0 0-1110 {}} {146 0 0-1111 {}} {146 0 0-1112 {}} {146 0 0-1113 {}} {146 0 0-1114 {}} {146 0 0-1115 {}} {130 0 0-1116 {}} {130 0 0-1117 {}}} CYCLES {}}
set a(0-1096) {NAME red_xy:slc(red_xy(1)) TYPE READSLICE PAR 0-914 XREFS 53157 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{146 0 0-1095 {}} {258 0 0-1039 {}}} SUCCS {{258 0 0-1116 {}}} CYCLES {}}
set a(0-1097) {NAME red_xy:slc(red_xy(1))#1 TYPE READSLICE PAR 0-914 XREFS 53158 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{146 0 0-1095 {}} {258 0 0-1039 {}}} SUCCS {{258 0 0-1116 {}}} CYCLES {}}
set a(0-1098) {NAME red_xy:slc(red_xy(1))#2 TYPE READSLICE PAR 0-914 XREFS 53159 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{146 0 0-1095 {}} {258 0 0-1039 {}}} SUCCS {{258 0 0-1116 {}}} CYCLES {}}
set a(0-1099) {NAME red_xy:slc(red_xy(1))#3 TYPE READSLICE PAR 0-914 XREFS 53160 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{146 0 0-1095 {}} {258 0 0-1039 {}}} SUCCS {{258 0 0-1116 {}}} CYCLES {}}
set a(0-1100) {NAME red_xy:slc(red_xy(1))#4 TYPE READSLICE PAR 0-914 XREFS 53161 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{146 0 0-1095 {}} {258 0 0-1039 {}}} SUCCS {{258 0 0-1116 {}}} CYCLES {}}
set a(0-1101) {NAME red_xy:slc(red_xy(1))#5 TYPE READSLICE PAR 0-914 XREFS 53162 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{146 0 0-1095 {}} {258 0 0-1039 {}}} SUCCS {{258 0 0-1116 {}}} CYCLES {}}
set a(0-1102) {NAME red_xy:slc(red_xy(1))#6 TYPE READSLICE PAR 0-914 XREFS 53163 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{146 0 0-1095 {}} {258 0 0-1039 {}}} SUCCS {{258 0 0-1116 {}}} CYCLES {}}
set a(0-1103) {NAME red_xy:slc(red_xy(1))#7 TYPE READSLICE PAR 0-914 XREFS 53164 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{146 0 0-1095 {}} {258 0 0-1039 {}}} SUCCS {{258 0 0-1116 {}}} CYCLES {}}
set a(0-1104) {NAME red_xy:slc(red_xy(1))#8 TYPE READSLICE PAR 0-914 XREFS 53165 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{146 0 0-1095 {}} {258 0 0-1039 {}}} SUCCS {{258 0 0-1116 {}}} CYCLES {}}
set a(0-1105) {NAME red_xy:slc(red_xy(1))#9 TYPE READSLICE PAR 0-914 XREFS 53166 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{146 0 0-1095 {}} {258 0 0-1039 {}}} SUCCS {{258 0 0-1116 {}}} CYCLES {}}
set a(0-1106) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-914 XREFS 53167 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{146 0 0-1095 {}} {258 0 0-1035 {}}} SUCCS {{258 0 0-1116 {}}} CYCLES {}}
set a(0-1107) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-914 XREFS 53168 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{146 0 0-1095 {}} {258 0 0-1035 {}}} SUCCS {{258 0 0-1116 {}}} CYCLES {}}
set a(0-1108) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-914 XREFS 53169 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{146 0 0-1095 {}} {258 0 0-1035 {}}} SUCCS {{258 0 0-1116 {}}} CYCLES {}}
set a(0-1109) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-914 XREFS 53170 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{146 0 0-1095 {}} {258 0 0-1035 {}}} SUCCS {{258 0 0-1116 {}}} CYCLES {}}
set a(0-1110) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-914 XREFS 53171 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{146 0 0-1095 {}} {258 0 0-1035 {}}} SUCCS {{258 0 0-1116 {}}} CYCLES {}}
set a(0-1111) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-914 XREFS 53172 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{146 0 0-1095 {}} {258 0 0-1035 {}}} SUCCS {{258 0 0-1116 {}}} CYCLES {}}
set a(0-1112) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-914 XREFS 53173 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{146 0 0-1095 {}} {258 0 0-1035 {}}} SUCCS {{258 0 0-1116 {}}} CYCLES {}}
set a(0-1113) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-914 XREFS 53174 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{146 0 0-1095 {}} {258 0 0-1035 {}}} SUCCS {{258 0 0-1116 {}}} CYCLES {}}
set a(0-1114) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-914 XREFS 53175 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{146 0 0-1095 {}} {258 0 0-1035 {}}} SUCCS {{258 0 0-1116 {}}} CYCLES {}}
set a(0-1115) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-914 XREFS 53176 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{146 0 0-1095 {}} {258 0 0-1035 {}}} SUCCS {{259 0 0-1116 {}}} CYCLES {}}
set a(0-1116) {NAME if#4:if:nor TYPE NOR PAR 0-914 XREFS 53177 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{130 0 0-1095 {}} {258 0 0-1114 {}} {258 0 0-1113 {}} {258 0 0-1112 {}} {258 0 0-1111 {}} {258 0 0-1110 {}} {258 0 0-1109 {}} {258 0 0-1108 {}} {258 0 0-1107 {}} {258 0 0-1106 {}} {258 0 0-1105 {}} {258 0 0-1104 {}} {258 0 0-1103 {}} {258 0 0-1102 {}} {258 0 0-1101 {}} {258 0 0-1100 {}} {258 0 0-1099 {}} {258 0 0-1098 {}} {258 0 0-1097 {}} {258 0 0-1096 {}} {259 0 0-1115 {}}} SUCCS {{259 0 0-1117 {}} {258 0 0-1122 {}} {258 0 0-1124 {}}} CYCLES {}}
set a(0-1117) {NAME if#4:sel TYPE SELECT PAR 0-914 XREFS 53178 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{130 0 0-1095 {}} {259 0 0-1116 {}}} SUCCS {{146 0 0-1118 {}} {146 0 0-1119 {}} {146 0 0-1120 {}} {146 0 0-1121 {}}} CYCLES {}}
set a(0-1118) {NAME asn#201 TYPE {I/O_READ SIGNAL} PAR 0-914 XREFS 53179 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{146 0 0-1117 {}}} SUCCS {{259 0 0-1119 {}}} CYCLES {}}
set a(0-1119) {NAME slc(vga_xy#1)#5 TYPE READSLICE PAR 0-914 XREFS 53180 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{146 0 0-1117 {}} {259 0 0-1118 {}}} SUCCS {{258 0 0-1123 {}}} CYCLES {}}
set a(0-1120) {NAME asn#202 TYPE {I/O_READ SIGNAL} PAR 0-914 XREFS 53181 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 4 0.40364405481779725} PREDS {{146 0 0-1117 {}}} SUCCS {{259 0 0-1121 {}}} CYCLES {}}
set a(0-1121) {NAME slc(vga_xy#1)#6 TYPE READSLICE PAR 0-914 XREFS 53182 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 4 0.40364405481779725} PREDS {{146 0 0-1117 {}} {259 0 0-1120 {}}} SUCCS {{258 0 0-1125 {}}} CYCLES {}}
set a(0-1122) {NAME and#6 TYPE AND PAR 0-914 XREFS 53183 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{258 0 0-1094 {}} {258 0 0-1116 {}}} SUCCS {{259 0 0-1123 {}}} CYCLES {}}
set a(0-1123) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 7 NAME mux#7 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-914 XREFS 53184 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.47282573885871304 3 0.7307592009620401} PREDS {{258 0 0-1035 {}} {258 0 0-1119 {}} {258 0 0-923 {}} {259 0 0-1122 {}}} SUCCS {{258 0 0-1164 {}} {258 0 0-1296 {}}} CYCLES {}}
set a(0-1124) {NAME and#7 TYPE AND PAR 0-914 XREFS 53185 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 4 0.40364405481779725} PREDS {{258 0 0-1094 {}} {258 0 0-1116 {}}} SUCCS {{259 0 0-1125 {}}} CYCLES {}}
set a(0-1125) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 7 NAME mux#8 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-914 XREFS 53186 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 2 0.9507794899610256 4 0.47282573885871304} PREDS {{258 0 0-1039 {}} {258 0 0-1121 {}} {258 0 0-922 {}} {259 0 0-1124 {}}} SUCCS {{258 0 0-1243 {}} {258 0 0-1297 {}}} CYCLES {}}
set a(0-1126) {NAME not#3 TYPE NOT PAR 0-914 XREFS 53187 LOC {2 0.23041168847941557 2 0.24435726278213687 2 0.24435726278213687 2 0.4470618526469074} PREDS {{258 0 0-1090 {}}} SUCCS {{259 0 0-1127 {}}} CYCLES {}}
set a(0-1127) {NAME conc#1 TYPE CONCATENATE PAR 0-914 XREFS 53188 LOC {2 0.23041168847941557 2 0.24435726278213687 2 0.24435726278213687 2 0.4470618526469074} PREDS {{259 0 0-1126 {}}} SUCCS {{259 0 0-1128 {}}} CYCLES {}}
set a(0-1128) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME acc#3 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-914 XREFS 53189 LOC {2 0.23041168847941557 2 0.24435726278213687 2 0.24435726278213687 2 0.38969100900625775 2 0.5923955988710283} PREDS {{259 0 0-1127 {}}} SUCCS {{259 0 0-1129 {}}} CYCLES {}}
set a(0-1129) {NAME slc#3 TYPE READSLICE PAR 0-914 XREFS 53190 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{259 0 0-1128 {}}} SUCCS {{259 0 0-1130 {}} {258 0 0-1157 {}} {258 0 0-1159 {}}} CYCLES {}}
set a(0-1130) {NAME sel#6 TYPE SELECT PAR 0-914 XREFS 53191 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{259 0 0-1129 {}}} SUCCS {{146 0 0-1131 {}} {146 0 0-1132 {}} {146 0 0-1133 {}} {146 0 0-1134 {}} {146 0 0-1135 {}} {146 0 0-1136 {}} {146 0 0-1137 {}} {146 0 0-1138 {}} {146 0 0-1139 {}} {146 0 0-1140 {}} {146 0 0-1141 {}} {146 0 0-1142 {}} {146 0 0-1143 {}} {146 0 0-1144 {}} {146 0 0-1145 {}} {146 0 0-1146 {}} {146 0 0-1147 {}} {146 0 0-1148 {}} {146 0 0-1149 {}} {146 0 0-1150 {}} {130 0 0-1151 {}} {130 0 0-1152 {}}} CYCLES {}}
set a(0-1131) {NAME blue_xy:slc(blue_xy(1)) TYPE READSLICE PAR 0-914 XREFS 53192 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-1130 {}} {258 0 0-1047 {}}} SUCCS {{258 0 0-1151 {}}} CYCLES {}}
set a(0-1132) {NAME blue_xy:slc(blue_xy(1))#1 TYPE READSLICE PAR 0-914 XREFS 53193 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-1130 {}} {258 0 0-1047 {}}} SUCCS {{258 0 0-1151 {}}} CYCLES {}}
set a(0-1133) {NAME blue_xy:slc(blue_xy(1))#2 TYPE READSLICE PAR 0-914 XREFS 53194 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-1130 {}} {258 0 0-1047 {}}} SUCCS {{258 0 0-1151 {}}} CYCLES {}}
set a(0-1134) {NAME blue_xy:slc(blue_xy(1))#3 TYPE READSLICE PAR 0-914 XREFS 53195 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-1130 {}} {258 0 0-1047 {}}} SUCCS {{258 0 0-1151 {}}} CYCLES {}}
set a(0-1135) {NAME blue_xy:slc(blue_xy(1))#4 TYPE READSLICE PAR 0-914 XREFS 53196 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-1130 {}} {258 0 0-1047 {}}} SUCCS {{258 0 0-1151 {}}} CYCLES {}}
set a(0-1136) {NAME blue_xy:slc(blue_xy(1))#5 TYPE READSLICE PAR 0-914 XREFS 53197 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-1130 {}} {258 0 0-1047 {}}} SUCCS {{258 0 0-1151 {}}} CYCLES {}}
set a(0-1137) {NAME blue_xy:slc(blue_xy(1))#6 TYPE READSLICE PAR 0-914 XREFS 53198 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-1130 {}} {258 0 0-1047 {}}} SUCCS {{258 0 0-1151 {}}} CYCLES {}}
set a(0-1138) {NAME blue_xy:slc(blue_xy(1))#7 TYPE READSLICE PAR 0-914 XREFS 53199 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-1130 {}} {258 0 0-1047 {}}} SUCCS {{258 0 0-1151 {}}} CYCLES {}}
set a(0-1139) {NAME blue_xy:slc(blue_xy(1))#8 TYPE READSLICE PAR 0-914 XREFS 53200 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-1130 {}} {258 0 0-1047 {}}} SUCCS {{258 0 0-1151 {}}} CYCLES {}}
set a(0-1140) {NAME blue_xy:slc(blue_xy(1))#9 TYPE READSLICE PAR 0-914 XREFS 53201 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-1130 {}} {258 0 0-1047 {}}} SUCCS {{258 0 0-1151 {}}} CYCLES {}}
set a(0-1141) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-914 XREFS 53202 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-1130 {}} {258 0 0-1043 {}}} SUCCS {{258 0 0-1151 {}}} CYCLES {}}
set a(0-1142) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-914 XREFS 53203 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-1130 {}} {258 0 0-1043 {}}} SUCCS {{258 0 0-1151 {}}} CYCLES {}}
set a(0-1143) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-914 XREFS 53204 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-1130 {}} {258 0 0-1043 {}}} SUCCS {{258 0 0-1151 {}}} CYCLES {}}
set a(0-1144) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-914 XREFS 53205 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-1130 {}} {258 0 0-1043 {}}} SUCCS {{258 0 0-1151 {}}} CYCLES {}}
set a(0-1145) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-914 XREFS 53206 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-1130 {}} {258 0 0-1043 {}}} SUCCS {{258 0 0-1151 {}}} CYCLES {}}
set a(0-1146) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-914 XREFS 53207 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-1130 {}} {258 0 0-1043 {}}} SUCCS {{258 0 0-1151 {}}} CYCLES {}}
set a(0-1147) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-914 XREFS 53208 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-1130 {}} {258 0 0-1043 {}}} SUCCS {{258 0 0-1151 {}}} CYCLES {}}
set a(0-1148) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-914 XREFS 53209 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-1130 {}} {258 0 0-1043 {}}} SUCCS {{258 0 0-1151 {}}} CYCLES {}}
set a(0-1149) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-914 XREFS 53210 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-1130 {}} {258 0 0-1043 {}}} SUCCS {{258 0 0-1151 {}}} CYCLES {}}
set a(0-1150) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-914 XREFS 53211 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-1130 {}} {258 0 0-1043 {}}} SUCCS {{259 0 0-1151 {}}} CYCLES {}}
set a(0-1151) {NAME if#6:if:nor TYPE NOR PAR 0-914 XREFS 53212 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{130 0 0-1130 {}} {258 0 0-1149 {}} {258 0 0-1148 {}} {258 0 0-1147 {}} {258 0 0-1146 {}} {258 0 0-1145 {}} {258 0 0-1144 {}} {258 0 0-1143 {}} {258 0 0-1142 {}} {258 0 0-1141 {}} {258 0 0-1140 {}} {258 0 0-1139 {}} {258 0 0-1138 {}} {258 0 0-1137 {}} {258 0 0-1136 {}} {258 0 0-1135 {}} {258 0 0-1134 {}} {258 0 0-1133 {}} {258 0 0-1132 {}} {258 0 0-1131 {}} {259 0 0-1150 {}}} SUCCS {{259 0 0-1152 {}} {258 0 0-1157 {}} {258 0 0-1159 {}}} CYCLES {}}
set a(0-1152) {NAME if#6:sel TYPE SELECT PAR 0-914 XREFS 53213 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{130 0 0-1130 {}} {259 0 0-1151 {}}} SUCCS {{146 0 0-1153 {}} {146 0 0-1154 {}} {146 0 0-1155 {}} {146 0 0-1156 {}}} CYCLES {}}
set a(0-1153) {NAME asn#203 TYPE {I/O_READ SIGNAL} PAR 0-914 XREFS 53214 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-1152 {}}} SUCCS {{259 0 0-1154 {}}} CYCLES {}}
set a(0-1154) {NAME slc(vga_xy#1)#7 TYPE READSLICE PAR 0-914 XREFS 53215 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-1152 {}} {259 0 0-1153 {}}} SUCCS {{258 0 0-1158 {}}} CYCLES {}}
set a(0-1155) {NAME asn#204 TYPE {I/O_READ SIGNAL} PAR 0-914 XREFS 53216 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 3 0.4739936013003199} PREDS {{146 0 0-1152 {}}} SUCCS {{259 0 0-1156 {}}} CYCLES {}}
set a(0-1156) {NAME slc(vga_xy#1)#8 TYPE READSLICE PAR 0-914 XREFS 53217 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 3 0.4739936013003199} PREDS {{146 0 0-1152 {}} {259 0 0-1155 {}}} SUCCS {{258 0 0-1160 {}}} CYCLES {}}
set a(0-1157) {NAME and#8 TYPE AND PAR 0-914 XREFS 53218 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{258 0 0-1129 {}} {258 0 0-1151 {}}} SUCCS {{259 0 0-1158 {}}} CYCLES {}}
set a(0-1158) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 7 NAME mux#10 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-914 XREFS 53219 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.45887281455635925 2 0.6615774044211298} PREDS {{258 0 0-1043 {}} {258 0 0-1154 {}} {258 0 0-921 {}} {259 0 0-1157 {}}} SUCCS {{258 0 0-1168 {}} {258 0 0-1169 {}} {258 0 0-1170 {}} {258 0 0-1171 {}} {258 0 0-1172 {}} {258 0 0-1173 {}} {258 0 0-1174 {}} {258 0 0-1175 {}} {258 0 0-1176 {}} {258 0 0-1177 {}} {258 0 0-1200 {}} {258 0 0-1202 {}} {258 0 0-1217 {}} {258 0 0-1298 {}}} CYCLES {}}
set a(0-1159) {NAME and#9 TYPE AND PAR 0-914 XREFS 53220 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 3 0.4739936013003199} PREDS {{258 0 0-1129 {}} {258 0 0-1151 {}}} SUCCS {{259 0 0-1160 {}}} CYCLES {}}
set a(0-1160) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 7 NAME mux#11 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-914 XREFS 53221 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 2 0.9507794899610256 3 0.5431752853412357} PREDS {{258 0 0-1047 {}} {258 0 0-1156 {}} {258 0 0-920 {}} {259 0 0-1159 {}}} SUCCS {{258 0 0-1220 {}} {258 0 0-1299 {}}} CYCLES {}}
set a(0-1161) {NAME asn#205 TYPE {I/O_READ SIGNAL} PAR 0-914 XREFS 53222 LOC {1 0.0 2 0.47282585135870747 2 0.47282585135870747 3 0.7307593134620344} PREDS {} SUCCS {{259 0 0-1162 {}}} CYCLES {}}
set a(0-1162) {NAME slc(vga_xy#1)#9 TYPE READSLICE PAR 0-914 XREFS 53223 LOC {1 0.0 2 0.47282585135870747 2 0.47282585135870747 3 0.7307593134620344} PREDS {{259 0 0-1161 {}}} SUCCS {{259 0 0-1163 {}}} CYCLES {}}
set a(0-1163) {NAME deltax_square_red:conc TYPE CONCATENATE PAR 0-914 XREFS 53224 LOC {1 0.0 2 0.47282585135870747 2 0.47282585135870747 3 0.7307593134620344} PREDS {{259 0 0-1162 {}}} SUCCS {{258 0 0-1166 {}}} CYCLES {}}
set a(0-1164) {NAME deltax_square_red:not TYPE NOT PAR 0-914 XREFS 53225 LOC {2 0.4449273527536324 2 0.47282585135870747 2 0.47282585135870747 3 0.7307593134620344} PREDS {{258 0 0-1123 {}}} SUCCS {{259 0 0-1165 {}}} CYCLES {}}
set a(0-1165) {NAME deltax_square_red:conc#2 TYPE CONCATENATE PAR 0-914 XREFS 53226 LOC {2 0.4449273527536324 2 0.47282585135870747 2 0.47282585135870747 3 0.7307593134620344} PREDS {{259 0 0-1164 {}}} SUCCS {{259 0 0-1166 {}}} CYCLES {}}
set a(0-1166) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 5 NAME deltax_square_red:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-914 XREFS 53227 LOC {2 0.4449273527536324 2 0.47282585135870747 2 0.47282585135870747 2 0.742066332834389 3 0.999999794937716} PREDS {{258 0 0-1163 {}} {259 0 0-1165 {}}} SUCCS {{259 0 0-1167 {}}} CYCLES {}}
set a(0-1167) {NAME deltax_square_red:slc TYPE READSLICE PAR 0-914 XREFS 53228 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 4 0.21489238925538054} PREDS {{259 0 0-1166 {}}} SUCCS {{258 0 0-1228 {}} {258 0 0-1230 {}} {258 0 0-1236 {}}} CYCLES {}}
set a(0-1168) {NAME blue_xy:slc(blue_xy(0)) TYPE READSLICE PAR 0-914 XREFS 53229 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-1158 {}}} SUCCS {{258 0 0-1178 {}}} CYCLES {}}
set a(0-1169) {NAME blue_xy:slc(blue_xy(0))#1 TYPE READSLICE PAR 0-914 XREFS 53230 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-1158 {}}} SUCCS {{258 0 0-1178 {}}} CYCLES {}}
set a(0-1170) {NAME blue_xy:slc(blue_xy(0))#2 TYPE READSLICE PAR 0-914 XREFS 53231 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-1158 {}}} SUCCS {{258 0 0-1178 {}}} CYCLES {}}
set a(0-1171) {NAME blue_xy:slc(blue_xy(0))#3 TYPE READSLICE PAR 0-914 XREFS 53232 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-1158 {}}} SUCCS {{258 0 0-1178 {}}} CYCLES {}}
set a(0-1172) {NAME blue_xy:slc(blue_xy(0))#4 TYPE READSLICE PAR 0-914 XREFS 53233 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-1158 {}}} SUCCS {{258 0 0-1178 {}}} CYCLES {}}
set a(0-1173) {NAME blue_xy:slc(blue_xy(0))#5 TYPE READSLICE PAR 0-914 XREFS 53234 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-1158 {}}} SUCCS {{258 0 0-1178 {}}} CYCLES {}}
set a(0-1174) {NAME blue_xy:slc(blue_xy(0))#6 TYPE READSLICE PAR 0-914 XREFS 53235 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-1158 {}}} SUCCS {{258 0 0-1178 {}}} CYCLES {}}
set a(0-1175) {NAME blue_xy:slc(blue_xy(0))#7 TYPE READSLICE PAR 0-914 XREFS 53236 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-1158 {}}} SUCCS {{258 0 0-1178 {}}} CYCLES {}}
set a(0-1176) {NAME blue_xy:slc(blue_xy(0))#8 TYPE READSLICE PAR 0-914 XREFS 53237 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-1158 {}}} SUCCS {{258 0 0-1178 {}}} CYCLES {}}
set a(0-1177) {NAME blue_xy:slc(blue_xy(0))#9 TYPE READSLICE PAR 0-914 XREFS 53238 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-1158 {}}} SUCCS {{259 0 0-1178 {}}} CYCLES {}}
set a(0-1178) {NAME if#9:nor#1 TYPE NOR PAR 0-914 XREFS 53239 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-1176 {}} {258 0 0-1175 {}} {258 0 0-1174 {}} {258 0 0-1173 {}} {258 0 0-1172 {}} {258 0 0-1171 {}} {258 0 0-1170 {}} {258 0 0-1169 {}} {258 0 0-1168 {}} {259 0 0-1177 {}}} SUCCS {{258 0 0-1199 {}}} CYCLES {}}
set a(0-1179) {NAME if#9:asn TYPE ASSIGN PAR 0-914 XREFS 53240 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-1300 {}}} SUCCS {{259 0 0-1180 {}} {256 0 0-1300 {}}} CYCLES {}}
set a(0-1180) {NAME if#9:slc(blue_xy_previous(0).lpi#2.svs) TYPE READSLICE PAR 0-914 XREFS 53241 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-1179 {}}} SUCCS {{258 0 0-1199 {}}} CYCLES {}}
set a(0-1181) {NAME if#9:asn#1 TYPE ASSIGN PAR 0-914 XREFS 53242 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-1300 {}}} SUCCS {{259 0 0-1182 {}} {256 0 0-1300 {}}} CYCLES {}}
set a(0-1182) {NAME if#9:slc(blue_xy_previous(0).lpi#2.svs)#1 TYPE READSLICE PAR 0-914 XREFS 53243 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-1181 {}}} SUCCS {{258 0 0-1199 {}}} CYCLES {}}
set a(0-1183) {NAME if#9:asn#2 TYPE ASSIGN PAR 0-914 XREFS 53244 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-1300 {}}} SUCCS {{259 0 0-1184 {}} {256 0 0-1300 {}}} CYCLES {}}
set a(0-1184) {NAME if#9:slc(blue_xy_previous(0).lpi#2.svs)#2 TYPE READSLICE PAR 0-914 XREFS 53245 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-1183 {}}} SUCCS {{258 0 0-1199 {}}} CYCLES {}}
set a(0-1185) {NAME if#9:asn#3 TYPE ASSIGN PAR 0-914 XREFS 53246 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-1300 {}}} SUCCS {{259 0 0-1186 {}} {256 0 0-1300 {}}} CYCLES {}}
set a(0-1186) {NAME if#9:slc(blue_xy_previous(0).lpi#2.svs)#3 TYPE READSLICE PAR 0-914 XREFS 53247 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-1185 {}}} SUCCS {{258 0 0-1199 {}}} CYCLES {}}
set a(0-1187) {NAME if#9:asn#4 TYPE ASSIGN PAR 0-914 XREFS 53248 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-1300 {}}} SUCCS {{259 0 0-1188 {}} {256 0 0-1300 {}}} CYCLES {}}
set a(0-1188) {NAME if#9:slc(blue_xy_previous(0).lpi#2.svs)#4 TYPE READSLICE PAR 0-914 XREFS 53249 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-1187 {}}} SUCCS {{258 0 0-1199 {}}} CYCLES {}}
set a(0-1189) {NAME if#9:asn#5 TYPE ASSIGN PAR 0-914 XREFS 53250 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-1300 {}}} SUCCS {{259 0 0-1190 {}} {256 0 0-1300 {}}} CYCLES {}}
set a(0-1190) {NAME if#9:slc(blue_xy_previous(0).lpi#2.svs)#5 TYPE READSLICE PAR 0-914 XREFS 53251 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-1189 {}}} SUCCS {{258 0 0-1199 {}}} CYCLES {}}
set a(0-1191) {NAME if#9:asn#6 TYPE ASSIGN PAR 0-914 XREFS 53252 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-1300 {}}} SUCCS {{259 0 0-1192 {}} {256 0 0-1300 {}}} CYCLES {}}
set a(0-1192) {NAME if#9:slc(blue_xy_previous(0).lpi#2.svs)#6 TYPE READSLICE PAR 0-914 XREFS 53253 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-1191 {}}} SUCCS {{258 0 0-1199 {}}} CYCLES {}}
set a(0-1193) {NAME if#9:asn#7 TYPE ASSIGN PAR 0-914 XREFS 53254 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-1300 {}}} SUCCS {{259 0 0-1194 {}} {256 0 0-1300 {}}} CYCLES {}}
set a(0-1194) {NAME if#9:slc(blue_xy_previous(0).lpi#2.svs)#7 TYPE READSLICE PAR 0-914 XREFS 53255 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-1193 {}}} SUCCS {{258 0 0-1199 {}}} CYCLES {}}
set a(0-1195) {NAME if#9:asn#8 TYPE ASSIGN PAR 0-914 XREFS 53256 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-1300 {}}} SUCCS {{259 0 0-1196 {}} {256 0 0-1300 {}}} CYCLES {}}
set a(0-1196) {NAME if#9:slc(blue_xy_previous(0).lpi#2.svs)#8 TYPE READSLICE PAR 0-914 XREFS 53257 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-1195 {}}} SUCCS {{258 0 0-1199 {}}} CYCLES {}}
set a(0-1197) {NAME if#9:asn#9 TYPE ASSIGN PAR 0-914 XREFS 53258 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-1300 {}}} SUCCS {{259 0 0-1198 {}} {256 0 0-1300 {}}} CYCLES {}}
set a(0-1198) {NAME if#9:slc(blue_xy_previous(0).lpi#2.svs)#9 TYPE READSLICE PAR 0-914 XREFS 53259 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-1197 {}}} SUCCS {{259 0 0-1199 {}}} CYCLES {}}
set a(0-1199) {NAME if#9:nor TYPE NOR PAR 0-914 XREFS 53260 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-1196 {}} {258 0 0-1194 {}} {258 0 0-1192 {}} {258 0 0-1190 {}} {258 0 0-1188 {}} {258 0 0-1186 {}} {258 0 0-1184 {}} {258 0 0-1182 {}} {258 0 0-1180 {}} {258 0 0-1178 {}} {259 0 0-1198 {}}} SUCCS {{258 0 0-1202 {}} {258 0 0-1216 {}} {258 0 0-1219 {}}} CYCLES {}}
set a(0-1200) {NAME deltax_blue:conc TYPE CONCATENATE PAR 0-914 XREFS 53261 LOC {2 0.4449273527536324 2 0.5280547235972638 2 0.5280547235972638 2 0.7307593134620344} PREDS {{258 0 0-1158 {}}} SUCCS {{258 0 0-1205 {}}} CYCLES {}}
set a(0-1201) {NAME asn#206 TYPE ASSIGN PAR 0-914 XREFS 53262 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-1300 {}}} SUCCS {{259 0 0-1202 {}} {256 0 0-1300 {}}} CYCLES {}}
set a(0-1202) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 7 NAME mux#13 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-914 XREFS 53263 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.5280546110972695 2 0.7307592009620401} PREDS {{258 0 0-1199 {}} {258 0 0-1158 {}} {259 0 0-1201 {}}} SUCCS {{259 0 0-1203 {}}} CYCLES {}}
set a(0-1203) {NAME deltax_blue:not TYPE NOT PAR 0-914 XREFS 53264 LOC {2 0.5141091492945425 2 0.5280547235972638 2 0.5280547235972638 2 0.7307593134620344} PREDS {{259 0 0-1202 {}}} SUCCS {{259 0 0-1204 {}}} CYCLES {}}
set a(0-1204) {NAME deltax_blue:conc#2 TYPE CONCATENATE PAR 0-914 XREFS 53265 LOC {2 0.5141091492945425 2 0.5280547235972638 2 0.5280547235972638 2 0.7307593134620344} PREDS {{259 0 0-1203 {}}} SUCCS {{259 0 0-1205 {}}} CYCLES {}}
set a(0-1205) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 5 NAME deltax_blue:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-914 XREFS 53266 LOC {2 0.5141091492945425 2 0.5280547235972638 2 0.5280547235972638 2 0.7972952050729454 2 0.999999794937716} PREDS {{258 0 0-1200 {}} {259 0 0-1204 {}}} SUCCS {{259 0 0-1206 {}}} CYCLES {}}
set a(0-1206) {NAME deltax_blue:slc TYPE READSLICE PAR 0-914 XREFS 53267 LOC {2 0.783349760832512 2 0.7972953351352333 2 0.7972953351352333 3 0.16183911690804417} PREDS {{259 0 0-1205 {}}} SUCCS {{259 0 0-1207 {}} {258 0 0-1211 {}}} CYCLES {}}
set a(0-1207) {NAME if#10:slc(deltax_blue:acc.psp) TYPE READSLICE PAR 0-914 XREFS 53268 LOC {2 0.783349760832512 2 0.7972953351352333 2 0.7972953351352333 3 0.16183911690804417} PREDS {{259 0 0-1206 {}}} SUCCS {{259 0 0-1208 {}}} CYCLES {}}
set a(0-1208) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,1,4,1,10) AREA_SCORE 10.00 QUANTITY 1 NAME if#10:acc TYPE ACCU DELAY {1.08 ns} LIBRARY_DELAY {1.08 ns} PAR 0-914 XREFS 53269 LOC {2 0.783349760832512 2 0.7972953351352333 2 0.7972953351352333 2 0.9999997871450408 3 0.36454356891785167} PREDS {{259 0 0-1207 {}}} SUCCS {{259 0 0-1209 {}}} CYCLES {}}
set a(0-1209) {NAME slc#4 TYPE READSLICE PAR 0-914 XREFS 53270 LOC {2 0.9860543506972825 2 0.9999999250000037 2 0.9999999250000037 3 0.36454370677281467} PREDS {{259 0 0-1208 {}}} SUCCS {{259 0 0-1210 {}} {258 0 0-1214 {}}} CYCLES {}}
set a(0-1210) {NAME asel#29 TYPE SELECT PAR 0-914 XREFS 53271 LOC {2 0.9860543506972825 2 0.9999999250000037 2 0.9999999250000037 3 0.36454370677281467} PREDS {{259 0 0-1209 {}}} SUCCS {{146 0 0-1211 {}} {146 0 0-1212 {}} {146 0 0-1213 {}}} CYCLES {}}
set a(0-1211) {NAME deltax_blue:not#1 TYPE NOT PAR 0-914 XREFS 53272 LOC {2 0.9860543506972825 3 0.16183911690804417 3 0.16183911690804417 3 0.36454370677281467} PREDS {{146 0 0-1210 {}} {258 0 0-1206 {}}} SUCCS {{259 0 0-1212 {}}} CYCLES {}}
set a(0-1212) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,1,6,1,12) AREA_SCORE 12.00 QUANTITY 1 NAME aif#29:acc TYPE ACCU DELAY {1.22 ns} LIBRARY_DELAY {1.22 ns} PAR 0-914 XREFS 53273 LOC {3 0.0 3 0.16183911690804417 3 0.16183911690804417 3 0.38969098924733325 3 0.5923955791121038} PREDS {{146 0 0-1210 {}} {259 0 0-1211 {}}} SUCCS {{259 0 0-1213 {}}} CYCLES {}}
set a(0-1213) {NAME aif#29:slc TYPE READSLICE PAR 0-914 XREFS 53274 LOC {3 0.22785201360739932 3 0.38969113051544346 3 0.38969113051544346 3 0.5923957203802139} PREDS {{146 0 0-1210 {}} {259 0 0-1212 {}}} SUCCS {{259 0 0-1214 {}}} CYCLES {}}
set a(0-1214) {NAME if#10:and TYPE AND PAR 0-914 XREFS 53275 LOC {3 0.22785201360739932 3 0.38969113051544346 3 0.38969113051544346 3 0.5923957203802139} PREDS {{258 0 0-1209 {}} {258 0 0-919 {}} {259 0 0-1213 {}}} SUCCS {{258 0 0-1216 {}} {258 0 0-1219 {}}} CYCLES {}}
set a(0-1215) {NAME asn#207 TYPE ASSIGN PAR 0-914 XREFS 53276 LOC {2 0.2970338101483095 3 0.38969113051544346 3 0.38969113051544346 3 0.5923957203802139} PREDS {{262 0 0-1300 {}}} SUCCS {{258 0 0-1217 {}} {256 0 0-1300 {}}} CYCLES {}}
set a(0-1216) {NAME or#3 TYPE OR PAR 0-914 XREFS 53277 LOC {3 0.22785201360739932 3 0.38969113051544346 3 0.38969113051544346 3 0.5923957203802139} PREDS {{258 0 0-1214 {}} {258 0 0-1199 {}}} SUCCS {{259 0 0-1217 {}}} CYCLES {}}
set a(0-1217) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 7 NAME mux#15 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-914 XREFS 53278 LOC {3 0.22785201360739932 3 0.38969113051544346 3 0.38969113051544346 3 0.45887281455635925 3 0.6615774044211298} PREDS {{258 0 0-1215 {}} {258 0 0-1158 {}} {259 0 0-1216 {}}} SUCCS {{258 0 0-1224 {}} {258 0 0-1300 {}}} CYCLES {}}
set a(0-1218) {NAME asn#208 TYPE ASSIGN PAR 0-914 XREFS 53279 LOC {2 0.2970338101483095 3 0.9308181284590936 3 0.9308181284590936 4 0.40364405481779725} PREDS {{262 0 0-1301 {}}} SUCCS {{258 0 0-1220 {}} {256 0 0-1301 {}}} CYCLES {}}
set a(0-1219) {NAME or#4 TYPE OR PAR 0-914 XREFS 53280 LOC {3 0.22785201360739932 3 0.38969113051544346 3 0.38969113051544346 4 0.40364405481779725} PREDS {{258 0 0-1214 {}} {258 0 0-1199 {}}} SUCCS {{259 0 0-1220 {}}} CYCLES {}}
set a(0-1220) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 7 NAME mux#16 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-914 XREFS 53281 LOC {3 0.22785201360739932 3 0.9308181284590936 3 0.9308181284590936 3 0.9999998125000095 4 0.47282573885871304} PREDS {{258 0 0-1218 {}} {258 0 0-1160 {}} {259 0 0-1219 {}}} SUCCS {{258 0 0-1270 {}} {258 0 0-1301 {}}} CYCLES {}}
set a(0-1221) {NAME asn#209 TYPE {I/O_READ SIGNAL} PAR 0-914 XREFS 53282 LOC {1 0.0 3 0.47282585135870747 3 0.47282585135870747 3 0.7307593134620344} PREDS {} SUCCS {{259 0 0-1222 {}}} CYCLES {}}
set a(0-1222) {NAME slc(vga_xy#1) TYPE READSLICE PAR 0-914 XREFS 53283 LOC {1 0.0 3 0.47282585135870747 3 0.47282585135870747 3 0.7307593134620344} PREDS {{259 0 0-1221 {}}} SUCCS {{259 0 0-1223 {}}} CYCLES {}}
set a(0-1223) {NAME deltax_square_blue:conc TYPE CONCATENATE PAR 0-914 XREFS 53284 LOC {1 0.0 3 0.47282585135870747 3 0.47282585135870747 3 0.7307593134620344} PREDS {{259 0 0-1222 {}}} SUCCS {{258 0 0-1226 {}}} CYCLES {}}
set a(0-1224) {NAME deltax_square_blue:not TYPE NOT PAR 0-914 XREFS 53285 LOC {3 0.2970338101483095 3 0.47282585135870747 3 0.47282585135870747 3 0.7307593134620344} PREDS {{258 0 0-1217 {}}} SUCCS {{259 0 0-1225 {}}} CYCLES {}}
set a(0-1225) {NAME deltax_square_blue:conc#2 TYPE CONCATENATE PAR 0-914 XREFS 53286 LOC {3 0.2970338101483095 3 0.47282585135870747 3 0.47282585135870747 3 0.7307593134620344} PREDS {{259 0 0-1224 {}}} SUCCS {{259 0 0-1226 {}}} CYCLES {}}
set a(0-1226) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 5 NAME deltax_square_blue:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-914 XREFS 53287 LOC {3 0.2970338101483095 3 0.47282585135870747 3 0.47282585135870747 3 0.742066332834389 3 0.999999794937716} PREDS {{258 0 0-1223 {}} {259 0 0-1225 {}}} SUCCS {{259 0 0-1227 {}}} CYCLES {}}
set a(0-1227) {NAME deltax_square_blue:slc TYPE READSLICE PAR 0-914 XREFS 53288 LOC {3 0.566274421686279 3 0.7420664628966769 3 0.7420664628966769 4 0.21489238925538054} PREDS {{259 0 0-1226 {}}} SUCCS {{258 0 0-1255 {}} {258 0 0-1257 {}} {258 0 0-1263 {}}} CYCLES {}}
set a(0-1228) {NAME slc#7 TYPE READSLICE PAR 0-914 XREFS 53289 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 4 0.21489238925538054} PREDS {{258 0 0-1167 {}}} SUCCS {{259 0 0-1229 {}}} CYCLES {}}
set a(0-1229) {NAME asel#31 TYPE SELECT PAR 0-914 XREFS 53290 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 4 0.21489238925538054} PREDS {{259 0 0-1228 {}}} SUCCS {{146 0 0-1230 {}} {146 0 0-1231 {}} {146 0 0-1232 {}} {146 0 0-1233 {}} {146 0 0-1234 {}} {146 0 0-1235 {}}} CYCLES {}}
set a(0-1230) {NAME deltax_square_red:slc(deltax_square_red:acc.psp) TYPE READSLICE PAR 0-914 XREFS 53291 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 4 0.21489238925538054} PREDS {{146 0 0-1229 {}} {258 0 0-1167 {}}} SUCCS {{259 0 0-1231 {}}} CYCLES {}}
set a(0-1231) {NAME deltax_square_red:not#1 TYPE NOT PAR 0-914 XREFS 53292 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 4 0.21489238925538054} PREDS {{146 0 0-1229 {}} {259 0 0-1230 {}}} SUCCS {{259 0 0-1232 {}}} CYCLES {}}
set a(0-1232) {NAME if#11:conc TYPE CONCATENATE PAR 0-914 XREFS 53293 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 4 0.21489238925538054} PREDS {{146 0 0-1229 {}} {259 0 0-1231 {}}} SUCCS {{259 0 0-1233 {}}} CYCLES {}}
set a(0-1233) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,7,1,11) AREA_SCORE 12.00 QUANTITY 4 NAME aif#31:acc TYPE ACCU DELAY {1.38 ns} LIBRARY_DELAY {1.38 ns} PAR 0-914 XREFS 53294 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 2 0.9999997853612504 4 0.47282571171995413} PREDS {{146 0 0-1229 {}} {259 0 0-1232 {}}} SUCCS {{259 0 0-1234 {}}} CYCLES {}}
set a(0-1234) {NAME aif#31:slc TYPE READSLICE PAR 0-914 XREFS 53295 LOC {2 0.9721014263949288 2 0.9999999250000037 2 0.9999999250000037 4 0.47282585135870747} PREDS {{146 0 0-1229 {}} {259 0 0-1233 {}}} SUCCS {{259 0 0-1235 {}}} CYCLES {}}
set a(0-1235) {NAME if#11:not TYPE NOT PAR 0-914 XREFS 53296 LOC {2 0.9721014263949288 2 0.9999999250000037 2 0.9999999250000037 4 0.47282585135870747} PREDS {{146 0 0-1229 {}} {259 0 0-1234 {}}} SUCCS {{258 0 0-1238 {}}} CYCLES {}}
set a(0-1236) {NAME slc#5 TYPE READSLICE PAR 0-914 XREFS 53297 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 4 0.47282585135870747} PREDS {{258 0 0-1167 {}}} SUCCS {{259 0 0-1237 {}}} CYCLES {}}
set a(0-1237) {NAME if#11:not#2 TYPE NOT PAR 0-914 XREFS 53298 LOC {2 0.7141679642916018 2 0.9999999250000037 2 0.9999999250000037 4 0.47282585135870747} PREDS {{259 0 0-1236 {}}} SUCCS {{259 0 0-1238 {}}} CYCLES {}}
set a(0-1238) {NAME if#11:and TYPE AND PAR 0-914 XREFS 53299 LOC {2 0.9721014263949288 2 0.9999999250000037 2 0.9999999250000037 4 0.47282585135870747} PREDS {{258 0 0-1235 {}} {258 0 0-918 {}} {259 0 0-1237 {}}} SUCCS {{259 0 0-1239 {}} {258 0 0-1289 {}}} CYCLES {}}
set a(0-1239) {NAME asel#33 TYPE SELECT PAR 0-914 XREFS 53300 LOC {2 0.9721014263949288 2 0.9999999250000037 2 0.9999999250000037 4 0.47282585135870747} PREDS {{259 0 0-1238 {}}} SUCCS {{146 0 0-1240 {}} {146 0 0-1241 {}} {146 0 0-1242 {}} {146 0 0-1243 {}} {146 0 0-1244 {}} {146 0 0-1245 {}} {130 0 0-1246 {}} {146 0 0-1247 {}} {130 0 0-1248 {}}} CYCLES {}}
set a(0-1240) {NAME asn#210 TYPE {I/O_READ SIGNAL} PAR 0-914 XREFS 53301 LOC {2 0.9721014263949288 3 0.47282585135870747 3 0.47282585135870747 4 0.47282585135870747} PREDS {{146 0 0-1239 {}}} SUCCS {{259 0 0-1241 {}}} CYCLES {}}
set a(0-1241) {NAME slc(vga_xy#1)#10 TYPE READSLICE PAR 0-914 XREFS 53302 LOC {2 0.9721014263949288 3 0.47282585135870747 3 0.47282585135870747 4 0.47282585135870747} PREDS {{146 0 0-1239 {}} {259 0 0-1240 {}}} SUCCS {{259 0 0-1242 {}}} CYCLES {}}
set a(0-1242) {NAME deltay_square_red:conc TYPE CONCATENATE PAR 0-914 XREFS 53303 LOC {2 0.9721014263949288 3 0.47282585135870747 3 0.47282585135870747 4 0.47282585135870747} PREDS {{146 0 0-1239 {}} {259 0 0-1241 {}}} SUCCS {{258 0 0-1245 {}}} CYCLES {}}
set a(0-1243) {NAME deltay_square_red:not TYPE NOT PAR 0-914 XREFS 53304 LOC {2 0.9721014263949288 3 0.47282585135870747 3 0.47282585135870747 4 0.47282585135870747} PREDS {{146 0 0-1239 {}} {258 0 0-1125 {}}} SUCCS {{259 0 0-1244 {}}} CYCLES {}}
set a(0-1244) {NAME deltay_square_red:conc#2 TYPE CONCATENATE PAR 0-914 XREFS 53305 LOC {2 0.9721014263949288 3 0.47282585135870747 3 0.47282585135870747 4 0.47282585135870747} PREDS {{146 0 0-1239 {}} {259 0 0-1243 {}}} SUCCS {{259 0 0-1245 {}}} CYCLES {}}
set a(0-1245) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 5 NAME deltay_square_red:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-914 XREFS 53306 LOC {3 0.0 3 0.47282585135870747 3 0.47282585135870747 3 0.742066332834389 4 0.742066332834389} PREDS {{146 0 0-1239 {}} {258 0 0-1242 {}} {259 0 0-1244 {}}} SUCCS {{259 0 0-1246 {}}} CYCLES {}}
set a(0-1246) {NAME deltay_square_red:slc TYPE READSLICE PAR 0-914 XREFS 53307 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 4 0.7420664628966769} PREDS {{130 0 0-1239 {}} {259 0 0-1245 {}}} SUCCS {{259 0 0-1247 {}} {258 0 0-1249 {}} {258 0 0-1286 {}}} CYCLES {}}
set a(0-1247) {NAME aif#33:slc#1 TYPE READSLICE PAR 0-914 XREFS 53308 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 4 0.7420664628966769} PREDS {{146 0 0-1239 {}} {259 0 0-1246 {}}} SUCCS {{259 0 0-1248 {}}} CYCLES {}}
set a(0-1248) {NAME aif#33:asel TYPE SELECT PAR 0-914 XREFS 53309 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 4 0.7420664628966769} PREDS {{130 0 0-1239 {}} {259 0 0-1247 {}}} SUCCS {{146 0 0-1249 {}} {146 0 0-1250 {}} {146 0 0-1251 {}} {146 0 0-1252 {}} {146 0 0-1253 {}} {146 0 0-1254 {}}} CYCLES {}}
set a(0-1249) {NAME deltay_square_red:slc(deltay_square_red:acc.psp) TYPE READSLICE PAR 0-914 XREFS 53310 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 4 0.7420664628966769} PREDS {{146 0 0-1248 {}} {258 0 0-1246 {}}} SUCCS {{259 0 0-1250 {}}} CYCLES {}}
set a(0-1250) {NAME deltay_square_red:not#1 TYPE NOT PAR 0-914 XREFS 53311 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 4 0.7420664628966769} PREDS {{146 0 0-1248 {}} {259 0 0-1249 {}}} SUCCS {{259 0 0-1251 {}}} CYCLES {}}
set a(0-1251) {NAME if#11:conc#1 TYPE CONCATENATE PAR 0-914 XREFS 53312 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 4 0.7420664628966769} PREDS {{146 0 0-1248 {}} {259 0 0-1250 {}}} SUCCS {{259 0 0-1252 {}}} CYCLES {}}
set a(0-1252) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,7,1,11) AREA_SCORE 12.00 QUANTITY 4 NAME aif#33:aif:acc TYPE ACCU DELAY {1.38 ns} LIBRARY_DELAY {1.38 ns} PAR 0-914 XREFS 53313 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 3 0.9999997853612504 4 0.9999997853612504} PREDS {{146 0 0-1248 {}} {259 0 0-1251 {}}} SUCCS {{259 0 0-1253 {}}} CYCLES {}}
set a(0-1253) {NAME aif#33:aif:slc TYPE READSLICE PAR 0-914 XREFS 53314 LOC {3 0.5271740736412963 3 0.9999999250000037 3 0.9999999250000037 4 0.9999999250000037} PREDS {{146 0 0-1248 {}} {259 0 0-1252 {}}} SUCCS {{259 0 0-1254 {}}} CYCLES {}}
set a(0-1254) {NAME if#11:not#1 TYPE NOT PAR 0-914 XREFS 53315 LOC {3 0.5271740736412963 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{146 0 0-1248 {}} {259 0 0-1253 {}}} SUCCS {{258 0 0-1289 {}}} CYCLES {}}
set a(0-1255) {NAME slc#8 TYPE READSLICE PAR 0-914 XREFS 53316 LOC {3 0.566274421686279 3 0.7420664628966769 3 0.7420664628966769 4 0.21489238925538054} PREDS {{258 0 0-1227 {}}} SUCCS {{259 0 0-1256 {}}} CYCLES {}}
set a(0-1256) {NAME asel#37 TYPE SELECT PAR 0-914 XREFS 53317 LOC {3 0.566274421686279 3 0.7420664628966769 3 0.7420664628966769 4 0.21489238925538054} PREDS {{259 0 0-1255 {}}} SUCCS {{146 0 0-1257 {}} {146 0 0-1258 {}} {146 0 0-1259 {}} {146 0 0-1260 {}} {146 0 0-1261 {}} {146 0 0-1262 {}}} CYCLES {}}
set a(0-1257) {NAME deltax_square_blue:slc(deltax_square_blue:acc.psp) TYPE READSLICE PAR 0-914 XREFS 53318 LOC {3 0.566274421686279 3 0.7420664628966769 3 0.7420664628966769 4 0.21489238925538054} PREDS {{146 0 0-1256 {}} {258 0 0-1227 {}}} SUCCS {{259 0 0-1258 {}}} CYCLES {}}
set a(0-1258) {NAME deltax_square_blue:not#1 TYPE NOT PAR 0-914 XREFS 53319 LOC {3 0.566274421686279 3 0.7420664628966769 3 0.7420664628966769 4 0.21489238925538054} PREDS {{146 0 0-1256 {}} {259 0 0-1257 {}}} SUCCS {{259 0 0-1259 {}}} CYCLES {}}
set a(0-1259) {NAME if#12:conc TYPE CONCATENATE PAR 0-914 XREFS 53320 LOC {3 0.566274421686279 3 0.7420664628966769 3 0.7420664628966769 4 0.21489238925538054} PREDS {{146 0 0-1256 {}} {259 0 0-1258 {}}} SUCCS {{259 0 0-1260 {}}} CYCLES {}}
set a(0-1260) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,7,1,11) AREA_SCORE 12.00 QUANTITY 4 NAME aif#37:acc TYPE ACCU DELAY {1.38 ns} LIBRARY_DELAY {1.38 ns} PAR 0-914 XREFS 53321 LOC {3 0.566274421686279 3 0.7420664628966769 3 0.7420664628966769 3 0.9999997853612504 4 0.47282571171995413} PREDS {{146 0 0-1256 {}} {259 0 0-1259 {}}} SUCCS {{259 0 0-1261 {}}} CYCLES {}}
set a(0-1261) {NAME aif#37:slc TYPE READSLICE PAR 0-914 XREFS 53322 LOC {3 0.8242078837896057 3 0.9999999250000037 3 0.9999999250000037 4 0.47282585135870747} PREDS {{146 0 0-1256 {}} {259 0 0-1260 {}}} SUCCS {{259 0 0-1262 {}}} CYCLES {}}
set a(0-1262) {NAME if#12:not TYPE NOT PAR 0-914 XREFS 53323 LOC {3 0.8242078837896057 3 0.9999999250000037 3 0.9999999250000037 4 0.47282585135870747} PREDS {{146 0 0-1256 {}} {259 0 0-1261 {}}} SUCCS {{258 0 0-1265 {}}} CYCLES {}}
set a(0-1263) {NAME slc#6 TYPE READSLICE PAR 0-914 XREFS 53324 LOC {3 0.566274421686279 3 0.7420664628966769 3 0.7420664628966769 4 0.47282585135870747} PREDS {{258 0 0-1227 {}}} SUCCS {{259 0 0-1264 {}}} CYCLES {}}
set a(0-1264) {NAME if#12:not#2 TYPE NOT PAR 0-914 XREFS 53325 LOC {3 0.566274421686279 3 0.9999999250000037 3 0.9999999250000037 4 0.47282585135870747} PREDS {{259 0 0-1263 {}}} SUCCS {{259 0 0-1265 {}}} CYCLES {}}
set a(0-1265) {NAME if#12:and TYPE AND PAR 0-914 XREFS 53326 LOC {3 0.8242078837896057 3 0.9999999250000037 3 0.9999999250000037 4 0.47282585135870747} PREDS {{258 0 0-1262 {}} {258 0 0-916 {}} {259 0 0-1264 {}}} SUCCS {{259 0 0-1266 {}} {258 0 0-1284 {}}} CYCLES {}}
set a(0-1266) {NAME asel#39 TYPE SELECT PAR 0-914 XREFS 53327 LOC {3 0.8242078837896057 3 0.9999999250000037 3 0.9999999250000037 4 0.47282585135870747} PREDS {{259 0 0-1265 {}}} SUCCS {{146 0 0-1267 {}} {146 0 0-1268 {}} {146 0 0-1269 {}} {146 0 0-1270 {}} {146 0 0-1271 {}} {146 0 0-1272 {}} {130 0 0-1273 {}} {146 0 0-1274 {}} {130 0 0-1275 {}}} CYCLES {}}
set a(0-1267) {NAME asn#211 TYPE {I/O_READ SIGNAL} PAR 0-914 XREFS 53328 LOC {3 0.8242078837896057 4 0.47282585135870747 4 0.47282585135870747 4 0.47282585135870747} PREDS {{146 0 0-1266 {}}} SUCCS {{259 0 0-1268 {}}} CYCLES {}}
set a(0-1268) {NAME slc(vga_xy#1)#1 TYPE READSLICE PAR 0-914 XREFS 53329 LOC {3 0.8242078837896057 4 0.47282585135870747 4 0.47282585135870747 4 0.47282585135870747} PREDS {{146 0 0-1266 {}} {259 0 0-1267 {}}} SUCCS {{259 0 0-1269 {}}} CYCLES {}}
set a(0-1269) {NAME deltay_square_blue:conc TYPE CONCATENATE PAR 0-914 XREFS 53330 LOC {3 0.8242078837896057 4 0.47282585135870747 4 0.47282585135870747 4 0.47282585135870747} PREDS {{146 0 0-1266 {}} {259 0 0-1268 {}}} SUCCS {{258 0 0-1272 {}}} CYCLES {}}
set a(0-1270) {NAME deltay_square_blue:not TYPE NOT PAR 0-914 XREFS 53331 LOC {3 0.8242078837896057 4 0.47282585135870747 4 0.47282585135870747 4 0.47282585135870747} PREDS {{146 0 0-1266 {}} {258 0 0-1220 {}}} SUCCS {{259 0 0-1271 {}}} CYCLES {}}
set a(0-1271) {NAME deltay_square_blue:conc#2 TYPE CONCATENATE PAR 0-914 XREFS 53332 LOC {3 0.8242078837896057 4 0.47282585135870747 4 0.47282585135870747 4 0.47282585135870747} PREDS {{146 0 0-1266 {}} {259 0 0-1270 {}}} SUCCS {{259 0 0-1272 {}}} CYCLES {}}
set a(0-1272) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 5 NAME deltay_square_blue:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-914 XREFS 53333 LOC {4 0.0 4 0.47282585135870747 4 0.47282585135870747 4 0.742066332834389 4 0.742066332834389} PREDS {{146 0 0-1266 {}} {258 0 0-1269 {}} {259 0 0-1271 {}}} SUCCS {{259 0 0-1273 {}}} CYCLES {}}
set a(0-1273) {NAME deltay_square_blue:slc TYPE READSLICE PAR 0-914 XREFS 53334 LOC {4 0.2692406115379694 4 0.7420664628966769 4 0.7420664628966769 4 0.7420664628966769} PREDS {{130 0 0-1266 {}} {259 0 0-1272 {}}} SUCCS {{259 0 0-1274 {}} {258 0 0-1276 {}} {258 0 0-1282 {}}} CYCLES {}}
set a(0-1274) {NAME aif#39:slc#1 TYPE READSLICE PAR 0-914 XREFS 53335 LOC {4 0.2692406115379694 4 0.7420664628966769 4 0.7420664628966769 4 0.7420664628966769} PREDS {{146 0 0-1266 {}} {259 0 0-1273 {}}} SUCCS {{259 0 0-1275 {}}} CYCLES {}}
set a(0-1275) {NAME aif#39:asel TYPE SELECT PAR 0-914 XREFS 53336 LOC {4 0.2692406115379694 4 0.7420664628966769 4 0.7420664628966769 4 0.7420664628966769} PREDS {{130 0 0-1266 {}} {259 0 0-1274 {}}} SUCCS {{146 0 0-1276 {}} {146 0 0-1277 {}} {146 0 0-1278 {}} {146 0 0-1279 {}} {146 0 0-1280 {}} {146 0 0-1281 {}}} CYCLES {}}
set a(0-1276) {NAME deltay_square_blue:slc(deltay_square_blue:acc.psp) TYPE READSLICE PAR 0-914 XREFS 53337 LOC {4 0.2692406115379694 4 0.7420664628966769 4 0.7420664628966769 4 0.7420664628966769} PREDS {{146 0 0-1275 {}} {258 0 0-1273 {}}} SUCCS {{259 0 0-1277 {}}} CYCLES {}}
set a(0-1277) {NAME deltay_square_blue:not#1 TYPE NOT PAR 0-914 XREFS 53338 LOC {4 0.2692406115379694 4 0.7420664628966769 4 0.7420664628966769 4 0.7420664628966769} PREDS {{146 0 0-1275 {}} {259 0 0-1276 {}}} SUCCS {{259 0 0-1278 {}}} CYCLES {}}
set a(0-1278) {NAME if#12:conc#1 TYPE CONCATENATE PAR 0-914 XREFS 53339 LOC {4 0.2692406115379694 4 0.7420664628966769 4 0.7420664628966769 4 0.7420664628966769} PREDS {{146 0 0-1275 {}} {259 0 0-1277 {}}} SUCCS {{259 0 0-1279 {}}} CYCLES {}}
set a(0-1279) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,7,1,11) AREA_SCORE 12.00 QUANTITY 4 NAME aif#39:aif:acc TYPE ACCU DELAY {1.38 ns} LIBRARY_DELAY {1.38 ns} PAR 0-914 XREFS 53340 LOC {4 0.2692406115379694 4 0.7420664628966769 4 0.7420664628966769 4 0.9999997853612504 4 0.9999997853612504} PREDS {{146 0 0-1275 {}} {259 0 0-1278 {}}} SUCCS {{259 0 0-1280 {}}} CYCLES {}}
set a(0-1280) {NAME aif#39:aif:slc TYPE READSLICE PAR 0-914 XREFS 53341 LOC {4 0.5271740736412963 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{146 0 0-1275 {}} {259 0 0-1279 {}}} SUCCS {{259 0 0-1281 {}}} CYCLES {}}
set a(0-1281) {NAME if#12:not#1 TYPE NOT PAR 0-914 XREFS 53342 LOC {4 0.5271740736412963 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{146 0 0-1275 {}} {259 0 0-1280 {}}} SUCCS {{258 0 0-1284 {}}} CYCLES {}}
set a(0-1282) {NAME aif#39:slc TYPE READSLICE PAR 0-914 XREFS 53343 LOC {4 0.2692406115379694 4 0.7420664628966769 4 0.7420664628966769 4 0.9999999250000037} PREDS {{258 0 0-1273 {}}} SUCCS {{259 0 0-1283 {}}} CYCLES {}}
set a(0-1283) {NAME if#12:not#3 TYPE NOT PAR 0-914 XREFS 53344 LOC {4 0.2692406115379694 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{259 0 0-1282 {}}} SUCCS {{259 0 0-1284 {}}} CYCLES {}}
set a(0-1284) {NAME if#12:and#2 TYPE AND PAR 0-914 XREFS 53345 LOC {4 0.5271740736412963 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{258 0 0-1265 {}} {258 0 0-1281 {}} {258 0 0-915 {}} {259 0 0-1283 {}}} SUCCS {{258 0 0-1288 {}} {258 0 0-1291 {}}} CYCLES {}}
set a(0-1285) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(4,8) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(volume:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-914 XREFS 53346 LOC {4 1.0 4 1.0 4 1.0 5 0.0 4 0.9999} PREDS {{260 0 0-1285 {}} {80 0 0-1293 {}}} SUCCS {{260 0 0-1285 {}} {80 0 0-1293 {}}} CYCLES {}}
set a(0-1286) {NAME aif#33:slc TYPE READSLICE PAR 0-914 XREFS 53347 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 4 0.9999999250000037} PREDS {{258 0 0-1246 {}}} SUCCS {{259 0 0-1287 {}}} CYCLES {}}
set a(0-1287) {NAME if#11:not#3 TYPE NOT PAR 0-914 XREFS 53348 LOC {3 0.2692406115379694 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{259 0 0-1286 {}}} SUCCS {{258 0 0-1289 {}}} CYCLES {}}
set a(0-1288) {NAME not#18 TYPE NOT PAR 0-914 XREFS 53349 LOC {4 0.5271740736412963 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{258 0 0-1284 {}}} SUCCS {{259 0 0-1289 {}}} CYCLES {}}
set a(0-1289) {NAME and#10 TYPE AND PAR 0-914 XREFS 53350 LOC {4 0.5271740736412963 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{258 0 0-1238 {}} {258 0 0-1287 {}} {258 0 0-1254 {}} {258 0 0-917 {}} {259 0 0-1288 {}}} SUCCS {{259 0 0-1290 {}}} CYCLES {}}
set a(0-1290) {NAME exs#4 TYPE SIGNEXTEND PAR 0-914 XREFS 53351 LOC {4 0.5271740736412963 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{259 0 0-1289 {}}} SUCCS {{258 0 0-1292 {}}} CYCLES {}}
set a(0-1291) {NAME exs#2 TYPE SIGNEXTEND PAR 0-914 XREFS 53352 LOC {4 0.5271740736412963 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{258 0 0-1284 {}}} SUCCS {{259 0 0-1292 {}}} CYCLES {}}
set a(0-1292) {NAME conc#18 TYPE CONCATENATE PAR 0-914 XREFS 53353 LOC {4 0.5271740736412963 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{258 0 0-1290 {}} {259 0 0-1291 {}}} SUCCS {{259 0 0-1293 {}}} CYCLES {}}
set a(0-1293) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(2,30) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(vout:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-914 XREFS 53354 LOC {4 1.0 4 1.0 4 1.0 5 0.0 4 0.9999} PREDS {{260 0 0-1293 {}} {80 0 0-1285 {}} {259 0 0-1292 {}}} SUCCS {{80 0 0-1285 {}} {260 0 0-1293 {}}} CYCLES {}}
set a(0-1294) {NAME vin:asn(acc#7(0).sva) TYPE ASSIGN PAR 0-914 XREFS 53355 LOC {2 0.23041168847941557 2 0.25831018708449066 2 0.25831018708449066 4 0.2366116381694181} PREDS {{260 0 0-1294 {}} {256 0 0-980 {}} {258 0 0-1064 {}}} SUCCS {{262 0 0-980 {}} {260 0 0-1294 {}}} CYCLES {}}
set a(0-1295) {NAME vin:asn(acc#7(1).sva) TYPE ASSIGN PAR 0-914 XREFS 53356 LOC {2 0.23041168847941557 2 0.24435726278213687 2 0.24435726278213687 3 0.16742984162850794} PREDS {{260 0 0-1295 {}} {256 0 0-983 {}} {258 0 0-1090 {}}} SUCCS {{262 0 0-983 {}} {260 0 0-1295 {}}} CYCLES {}}
set a(0-1296) {NAME vin:asn(red_xy(0).sva) TYPE ASSIGN PAR 0-914 XREFS 53357 LOC {2 0.4449273527536324 2 0.47282585135870747 2 0.47282585135870747 4 0.6123571943821403} PREDS {{260 0 0-1296 {}} {256 0 0-1032 {}} {258 0 0-1123 {}}} SUCCS {{262 0 0-1032 {}} {260 0 0-1296 {}}} CYCLES {}}
set a(0-1297) {NAME vin:asn(red_xy(1).sva) TYPE ASSIGN PAR 0-914 XREFS 53358 LOC {2 0.4449273527536324 2 0.9507796024610199 2 0.9507796024610199 4 0.6123571943821403} PREDS {{260 0 0-1297 {}} {256 0 0-1036 {}} {258 0 0-1125 {}}} SUCCS {{262 0 0-1036 {}} {260 0 0-1297 {}}} CYCLES {}}
set a(0-1298) {NAME vin:asn(blue_xy(0).sva) TYPE ASSIGN PAR 0-914 XREFS 53359 LOC {2 0.4449273527536324 2 0.9507796024610199 2 0.9507796024610199 3 0.5431753978412301} PREDS {{260 0 0-1298 {}} {256 0 0-1040 {}} {258 0 0-1158 {}}} SUCCS {{262 0 0-1040 {}} {260 0 0-1298 {}}} CYCLES {}}
set a(0-1299) {NAME vin:asn(blue_xy(1).sva) TYPE ASSIGN PAR 0-914 XREFS 53360 LOC {2 0.4449273527536324 2 0.9507796024610199 2 0.9507796024610199 3 0.5431753978412301} PREDS {{260 0 0-1299 {}} {256 0 0-1044 {}} {258 0 0-1160 {}}} SUCCS {{262 0 0-1044 {}} {260 0 0-1299 {}}} CYCLES {}}
set a(0-1300) {NAME vin:asn(blue_xy_previous(0).sva) TYPE ASSIGN PAR 0-914 XREFS 53361 LOC {3 0.2970338101483095 3 0.4588729270563537 3 0.4588729270563537 3 0.6615775169211242} PREDS {{260 0 0-1300 {}} {256 0 0-1179 {}} {256 0 0-1181 {}} {256 0 0-1183 {}} {256 0 0-1185 {}} {256 0 0-1187 {}} {256 0 0-1189 {}} {256 0 0-1191 {}} {256 0 0-1193 {}} {256 0 0-1195 {}} {256 0 0-1197 {}} {256 0 0-1201 {}} {256 0 0-1215 {}} {258 0 0-1217 {}}} SUCCS {{262 0 0-1179 {}} {262 0 0-1181 {}} {262 0 0-1183 {}} {262 0 0-1185 {}} {262 0 0-1187 {}} {262 0 0-1189 {}} {262 0 0-1191 {}} {262 0 0-1193 {}} {262 0 0-1195 {}} {262 0 0-1197 {}} {262 0 0-1201 {}} {262 0 0-1215 {}} {260 0 0-1300 {}}} CYCLES {}}
set a(0-1301) {NAME vin:asn(blue_xy_previous(1).sva) TYPE ASSIGN PAR 0-914 XREFS 53362 LOC {3 0.2970338101483095 3 0.9999999250000037 3 0.9999999250000037 5 0.40364405481779725} PREDS {{260 0 0-1301 {}} {256 0 0-1218 {}} {258 0 0-1220 {}}} SUCCS {{262 0 0-1218 {}} {260 0 0-1301 {}}} CYCLES {}}
set a(0-914) {CHI {0-915 0-916 0-917 0-918 0-919 0-920 0-921 0-922 0-923 0-924 0-925 0-926 0-927 0-928 0-929 0-930 0-931 0-932 0-933 0-934 0-935 0-936 0-937 0-938 0-939 0-940 0-941 0-942 0-943 0-944 0-945 0-946 0-947 0-948 0-949 0-950 0-951 0-952 0-953 0-954 0-955 0-956 0-957 0-958 0-959 0-960 0-961 0-962 0-963 0-964 0-965 0-966 0-967 0-968 0-969 0-970 0-971 0-972 0-973 0-974 0-975 0-976 0-977 0-978 0-979 0-980 0-981 0-982 0-983 0-984 0-985 0-986 0-987 0-988 0-989 0-990 0-991 0-992 0-993 0-994 0-995 0-996 0-997 0-998 0-999 0-1000 0-1001 0-1002 0-1003 0-1004 0-1005 0-1006 0-1007 0-1008 0-1009 0-1010 0-1011 0-1012 0-1013 0-1014 0-1015 0-1016 0-1017 0-1018 0-1019 0-1020 0-1021 0-1022 0-1023 0-1024 0-1025 0-1026 0-1027 0-1028 0-1029 0-1030 0-1031 0-1032 0-1033 0-1034 0-1035 0-1036 0-1037 0-1038 0-1039 0-1040 0-1041 0-1042 0-1043 0-1044 0-1045 0-1046 0-1047 0-1048 0-1049 0-1050 0-1051 0-1052 0-1053 0-1054 0-1055 0-1056 0-1057 0-1058 0-1059 0-1060 0-1061 0-1062 0-1063 0-1064 0-1065 0-1066 0-1067 0-1068 0-1069 0-1070 0-1071 0-1072 0-1073 0-1074 0-1075 0-1076 0-1077 0-1078 0-1079 0-1080 0-1081 0-1082 0-1083 0-1084 0-1085 0-1086 0-1087 0-1088 0-1089 0-1090 0-1091 0-1092 0-1093 0-1094 0-1095 0-1096 0-1097 0-1098 0-1099 0-1100 0-1101 0-1102 0-1103 0-1104 0-1105 0-1106 0-1107 0-1108 0-1109 0-1110 0-1111 0-1112 0-1113 0-1114 0-1115 0-1116 0-1117 0-1118 0-1119 0-1120 0-1121 0-1122 0-1123 0-1124 0-1125 0-1126 0-1127 0-1128 0-1129 0-1130 0-1131 0-1132 0-1133 0-1134 0-1135 0-1136 0-1137 0-1138 0-1139 0-1140 0-1141 0-1142 0-1143 0-1144 0-1145 0-1146 0-1147 0-1148 0-1149 0-1150 0-1151 0-1152 0-1153 0-1154 0-1155 0-1156 0-1157 0-1158 0-1159 0-1160 0-1161 0-1162 0-1163 0-1164 0-1165 0-1166 0-1167 0-1168 0-1169 0-1170 0-1171 0-1172 0-1173 0-1174 0-1175 0-1176 0-1177 0-1178 0-1179 0-1180 0-1181 0-1182 0-1183 0-1184 0-1185 0-1186 0-1187 0-1188 0-1189 0-1190 0-1191 0-1192 0-1193 0-1194 0-1195 0-1196 0-1197 0-1198 0-1199 0-1200 0-1201 0-1202 0-1203 0-1204 0-1205 0-1206 0-1207 0-1208 0-1209 0-1210 0-1211 0-1212 0-1213 0-1214 0-1215 0-1216 0-1217 0-1218 0-1219 0-1220 0-1221 0-1222 0-1223 0-1224 0-1225 0-1226 0-1227 0-1228 0-1229 0-1230 0-1231 0-1232 0-1233 0-1234 0-1235 0-1236 0-1237 0-1238 0-1239 0-1240 0-1241 0-1242 0-1243 0-1244 0-1245 0-1246 0-1247 0-1248 0-1249 0-1250 0-1251 0-1252 0-1253 0-1254 0-1255 0-1256 0-1257 0-1258 0-1259 0-1260 0-1261 0-1262 0-1263 0-1264 0-1265 0-1266 0-1267 0-1268 0-1269 0-1270 0-1271 0-1272 0-1273 0-1274 0-1275 0-1276 0-1277 0-1278 0-1279 0-1280 0-1281 0-1282 0-1283 0-1284 0-1285 0-1286 0-1287 0-1288 0-1289 0-1290 0-1291 0-1292 0-1293 0-1294 0-1295 0-1296 0-1297 0-1298 0-1299 0-1300 0-1301} ITERATIONS Infinite LATENCY 4 RESET_LATENCY 0 CSTEPS 5 UNROLL 0 PERIOD {6.67 ns} FULL_PERIOD {6.67 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.00000000000001 %} PIPELINED Yes INITIATION 1 STAGES 5.0 CYCLES_IN 5 TOTAL_CYCLES_IN 5 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 5 NAME main TYPE LOOP DELAY {40.00 ns} PAR 0-905 XREFS 53363 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{258 0 0-912 {}} {774 0 0-914 {}} {258 0 0-911 {}} {258 0 0-910 {}} {258 0 0-909 {}} {258 0 0-908 {}} {258 0 0-907 {}} {258 0 0-906 {}} {259 0 0-913 {}}} SUCCS {{772 0 0-906 {}} {772 0 0-907 {}} {772 0 0-908 {}} {772 0 0-909 {}} {772 0 0-910 {}} {772 0 0-911 {}} {772 0 0-912 {}} {772 0 0-913 {}} {774 0 0-914 {}}} CYCLES {}}
set a(0-905) {CHI {0-906 0-907 0-908 0-909 0-910 0-911 0-912 0-913 0-914} ITERATIONS Infinite LATENCY 4 RESET_LATENCY 0 CSTEPS 0 UNROLL 0 PERIOD {6.67 ns} FULL_PERIOD {6.67 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.00000000000001 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 5 TOTAL_CYCLES 5 NAME core:rlp TYPE LOOP DELAY {40.00 ns} PAR {} XREFS 53364 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-905-TOTALCYCLES) {5}
set a(0-905-QMOD) {mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,5) {0-941 0-970} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,6) {0-943 0-958 0-966 0-1093 0-1128} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,6) 0-956 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,2,1,4) {0-974 0-1063 0-1089} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(4,2) {0-982 0-985} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,2) {0-1035 0-1039 0-1043 0-1047} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,6,0,7) {0-1050 0-1084} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,8,1,9) {0-1057 0-1069 0-1076} mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(4,1,2) {0-1064 0-1090} mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,1,2) {0-1123 0-1125 0-1158 0-1160 0-1202 0-1217 0-1220} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,11,0,12) {0-1166 0-1205 0-1226 0-1245 0-1272} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,1,4,1,10) 0-1208 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,1,6,1,12) 0-1212 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,7,1,11) {0-1233 0-1252 0-1260 0-1279} mgc_ioport.mgc_out_stdreg(4,8) 0-1285 mgc_ioport.mgc_out_stdreg(2,30) 0-1293}
set a(0-905-PROC_NAME) {core}
set a(0-905-HIER_NAME) {/markers/core}
set a(TOP) {0-905}

