#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon May 16 03:10:38 2022
# Process ID: 1817620
# Current directory: /home/anubhav/xilinx_projects
# Command line: vivado
# Log file: /home/anubhav/xilinx_projects/vivado.log
# Journal file: /home/anubhav/xilinx_projects/vivado.jou
#-----------------------------------------------------------
start_gui
create_project fcc_test /home/anubhav/xilinx_projects/fcc_test/fcc_test -part xc7z020clg400-1
set_property board_part tul.com.tw:pynq-z2:part0:1.0 [current_project]
create_bd_design "design_1"
update_compile_order -fileset sources_1
open_bd_design {/home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]
endgroup
set_property  ip_repo_paths  /home/anubhav/xilinx_projects/ip_repo [current_project]
update_ip_catalog
delete_bd_objs [get_bd_intf_nets processing_system7_0_DDR] [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_cells processing_system7_0]
source /home/anubhav/Desktop/nn.tcl
delete_bd_objs [get_bd_intf_ports DDR] [get_bd_intf_ports FIXED_IO]
source /home/anubhav/Desktop/nn.tcl
delete_bd_objs [get_bd_intf_nets conv_combined_0_m_axi_gmem] [get_bd_intf_nets conv_combined_0_dx_PORTA] [get_bd_intf_nets conv_combined_0_y_PORTA] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_intf_nets relu_combined_0_y_PORTA] [get_bd_intf_nets relu_combined_0_dy_PORTA] [get_bd_intf_nets conv_combined_0_x_PORTA] [get_bd_intf_nets conv_combined_0_dy_PORTA] [get_bd_intf_nets ps7_0_axi_periph_M03_AXI] [get_bd_intf_nets relu_combined_0_x_PORTA] [get_bd_intf_nets relu_combined_0_dx_PORTA] [get_bd_cells conv_combined_0] [get_bd_cells relu_combined_0]
delete_bd_objs [get_bd_intf_nets OutputLayer_0_bram_dy_PORTA] [get_bd_intf_nets OutputLayer_0_bram_y_PORTA] [get_bd_cells relu_dy] [get_bd_cells relu_y]
delete_bd_objs [get_bd_cells conv_dy] [get_bd_cells conv_y]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/fcc_dy" }  [get_bd_intf_pins OutputLayer_0/bram_dy_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/fcc_y" }  [get_bd_intf_pins OutputLayer_0/bram_y_PORTA]
endgroup
regenerate_bd_layout
validate_bd_design
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells fcc_dy]
endgroup
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells fcc_y]
endgroup
validate_bd_design
make_wrapper -files [get_files /home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
launch_runs impl_1 -jobs 10
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
file copy -force /home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.runs/impl_1/design_1_wrapper.bit /home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.bit
close_project
create_project conv_test /home/anubhav/xilinx_projects/conv_test -part xc7z020clg400-1
set_property board_part tul.com.tw:pynq-z2:part0:1.0 [current_project]
create_bd_design "design_1"
update_compile_order -fileset sources_1
source /home/anubhav/Desktop/nn.tcl
set_property  ip_repo_paths  /home/anubhav/xilinx_projects/ip_repo [current_project]
update_ip_catalog
source /home/anubhav/Desktop/nn.tcl
delete_bd_objs [get_bd_intf_nets fcc_combined_0_m_axi_gmem] [get_bd_intf_nets fcc_combined_0_x_PORTA] [get_bd_intf_nets fcc_combined_0_dx_PORTA] [get_bd_intf_nets fcc_combined_0_y_PORTA] [get_bd_intf_nets fcc_combined_0_dy_PORTA] [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_cells fcc_combined_0]
delete_bd_objs [get_bd_intf_nets relu_combined_0_x_PORTA] [get_bd_intf_nets relu_combined_0_y_PORTA] [get_bd_intf_nets relu_combined_0_dy_PORTA] [get_bd_intf_nets ps7_0_axi_periph_M03_AXI] [get_bd_intf_nets relu_combined_0_dx_PORTA] [get_bd_cells relu_combined_0]
delete_bd_objs [get_bd_intf_nets InputLayer_0_bram_x_PORTA] [get_bd_cells fcc_x]
delete_bd_objs [get_bd_intf_nets InputLayer_0_bram_dx_PORTA] [get_bd_cells fcc_dx]
delete_bd_objs [get_bd_intf_nets OutputLayer_0_bram_dy_PORTA] [get_bd_intf_nets OutputLayer_0_bram_y_PORTA] [get_bd_cells relu_dy] [get_bd_cells relu_y]
set_property name conv_dx [get_bd_cells fcc_dy]
set_property name conv_x [get_bd_cells fcc_y]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/conv_dx" }  [get_bd_intf_pins InputLayer_0/bram_dx_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/conv_x" }  [get_bd_intf_pins InputLayer_0/bram_x_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/conv_dy" }  [get_bd_intf_pins OutputLayer_0/bram_dy_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/conv_y" }  [get_bd_intf_pins OutputLayer_0/bram_y_PORTA]
endgroup
regenerate_bd_layout
validate_bd_design
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells conv_dx]
endgroup
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells conv_x]
endgroup
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells conv_dy]
endgroup
startgroup
set_property -dict [list CONFIG.Assume_Synchronous_Clk {true}] [get_bd_cells conv_x]
endgroup
startgroup
set_property -dict [list CONFIG.Assume_Synchronous_Clk {true}] [get_bd_cells conv_dx]
endgroup
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells conv_y]
endgroup
validate_bd_design
make_wrapper -files [get_files /home/anubhav/xilinx_projects/conv_test/conv_test.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
launch_runs impl_1 -jobs 10
wait_on_run impl_1
create_project relu_test /home/anubhav/xilinx_projects/relu_test -part xc7z020clg400-1
set_property board_part tul.com.tw:pynq-z2:part0:1.0 [current_project]
create_bd_design "design_1"
update_compile_order -fileset sources_1
set_property  ip_repo_paths  /home/anubhav/xilinx_projects/ip_repo [current_project]
update_ip_catalog
current_project conv_test
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
source /home/anubhav/Desktop/nn.tcl
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_intf_nets fcc_combined_0_m_axi_gmem] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_intf_nets fcc_combined_0_dy_PORTA] [get_bd_intf_nets conv_combined_0_m_axi_gmem] [get_bd_intf_nets conv_combined_0_dx_PORTA] [get_bd_intf_nets conv_combined_0_y_PORTA] [get_bd_intf_nets fcc_combined_0_x_PORTA] [get_bd_intf_nets fcc_combined_0_dx_PORTA] [get_bd_intf_nets fcc_combined_0_y_PORTA] [get_bd_intf_nets conv_combined_0_x_PORTA] [get_bd_intf_nets conv_combined_0_dy_PORTA] [get_bd_cells fcc_combined_0] [get_bd_cells conv_combined_0]
delete_bd_objs [get_bd_intf_nets InputLayer_0_bram_x_PORTA] [get_bd_intf_nets InputLayer_0_bram_dx_PORTA] [get_bd_cells fcc_x] [get_bd_cells fcc_y] [get_bd_cells fcc_dy] [get_bd_cells fcc_dx]
set_property name relu_x [get_bd_cells conv_y]
set_property name relu_dx [get_bd_cells conv_dy]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/relu_dx" }  [get_bd_intf_pins InputLayer_0/bram_dx_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/relu_x" }  [get_bd_intf_pins InputLayer_0/bram_x_PORTA]
endgroup
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells relu_dx]
endgroup
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells relu_x]
endgroup
startgroup
endgroup
startgroup
endgroup
validate_bd_design
save_bd_design
close_bd_design [get_bd_designs nn]
regenerate_bd_layout
open_bd_design {/home/anubhav/xilinx_projects/conv_test/conv_test.srcs/sources_1/bd/nn/nn.bd}
open_bd_design {/home/anubhav/xilinx_projects/conv_test/conv_test.srcs/sources_1/bd/design_1/design_1.bd}
current_bd_design [get_bd_designs nn]
write_bd_tcl -force /home/anubhav/Desktop/relu_test.tcl
export_ip_user_files -of_objects  [get_files /home/anubhav/xilinx_projects/conv_test/conv_test.srcs/sources_1/bd/nn/nn.bd] -no_script -reset -force -quiet
remove_files  /home/anubhav/xilinx_projects/conv_test/conv_test.srcs/sources_1/bd/nn/nn.bd
source /home/anubhav/Desktop/relu_test.tcl
update_compile_order -fileset sources_1
current_project relu_test
source /home/anubhav/Desktop/relu_test.tcl
make_wrapper -files [get_files /home/anubhav/xilinx_projects/relu_test/relu_test.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
launch_runs impl_1 -jobs 10
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
file copy -force /home/anubhav/xilinx_projects/relu_test/relu_test.runs/impl_1/design_1_wrapper.bit /home/anubhav/xilinx_projects/relu_test/relu_test.bit
close_project
regenerate_bd_layout
open_bd_design {/home/anubhav/xilinx_projects/conv_test/conv_test.srcs/sources_1/bd/nn/nn.bd}
open_bd_design {/home/anubhav/xilinx_projects/conv_test/conv_test.srcs/sources_1/bd/design_1/design_1.bd}
export_ip_user_files -of_objects  [get_files /home/anubhav/xilinx_projects/conv_test/conv_test.srcs/sources_1/bd/nn/nn.bd] -no_script -reset -force -quiet
remove_files  /home/anubhav/xilinx_projects/conv_test/conv_test.srcs/sources_1/bd/nn/nn.bd
open_bd_design {/home/anubhav/xilinx_projects/conv_test/conv_test.srcs/sources_1/bd/design_1/design_1.bd}
file copy -force /home/anubhav/xilinx_projects/conv_test/conv_test.runs/impl_1/design_1_wrapper.bit /home/anubhav/xilinx_projects/conv_test/conv_test.bit
close_project
open_project /home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.xpr
open_bd_design {/home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sources_1
startgroup
set_property -dict [list CONFIG.Write_Width_A {16} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16}] [get_bd_cells fcc_dx]
endgroup
startgroup
set_property -dict [list CONFIG.Write_Width_A {16} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16}] [get_bd_cells fcc_x]
endgroup
startgroup
set_property -dict [list CONFIG.Write_Width_A {16} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16}] [get_bd_cells fcc_dy]
endgroup
startgroup
set_property -dict [list CONFIG.Write_Width_A {16} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16}] [get_bd_cells fcc_y]
endgroup
reset_run design_1_fcc_dx_0_synth_1
reset_run design_1_fcc_dy_0_synth_1
reset_run design_1_fcc_x_0_synth_1
reset_run design_1_fcc_y_0_synth_1
reset_run synth_1
save_bd_design
launch_runs impl_1 -jobs 10
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
file copy -force /home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.runs/impl_1/design_1_wrapper.bit /home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.bit
close_project
open_project /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.xpr
update_compile_order -fileset sources_1
close_project
open_project /home/anubhav/xilinx_projects/conv_test/conv_test.xpr
open_bd_design {/home/anubhav/xilinx_projects/conv_test/conv_test.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sources_1
startgroup
set_property -dict [list CONFIG.Write_Width_A {16} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16}] [get_bd_cells conv_dx]
endgroup
startgroup
set_property -dict [list CONFIG.Write_Width_A {16} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16}] [get_bd_cells conv_x]
endgroup
startgroup
set_property -dict [list CONFIG.Write_Width_A {16} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16}] [get_bd_cells conv_dy]
endgroup
startgroup
set_property -dict [list CONFIG.Write_Width_A {16} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16}] [get_bd_cells conv_y]
endgroup
save_bd_design
reset_run design_1_conv_dy_0_synth_1
reset_run design_1_conv_y_0_synth_1
reset_run design_1_fcc_y_0_synth_1
reset_run design_1_fcc_dy_0_synth_1
reset_run synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
file copy -force /home/anubhav/xilinx_projects/conv_test/conv_test.runs/impl_1/design_1_wrapper.bit /home/anubhav/xilinx_projects/conv_test/conv_test.bit
file copy -force /home/anubhav/xilinx_projects/conv_test/conv_test.runs/impl_1/design_1_wrapper.bit /home/anubhav/xilinx_projects/conv_test/conv_test.bit
close_project
open_project /home/anubhav/xilinx_projects/relu_test/relu_test.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/anubhav/xilinx_projects/relu_test/relu_test.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
delete_bd_objs [get_bd_intf_nets relu_combined_0_y_PORTA] [get_bd_intf_nets ps7_0_axi_periph_M03_AXI] [get_bd_intf_nets relu_combined_0_x_PORTA] [get_bd_intf_nets relu_combined_0_dx_PORTA] [get_bd_intf_nets relu_combined_0_dy_PORTA] [get_bd_cells relu_combined_0]
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:relu_combined:1.0 relu_combined_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/relu_dx" }  [get_bd_intf_pins relu_combined_0/dx_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/relu_dy" }  [get_bd_intf_pins relu_combined_0/dy_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/relu_combined_0/s_axi_control} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins relu_combined_0/s_axi_control]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/relu_x" }  [get_bd_intf_pins relu_combined_0/x_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/relu_y" }  [get_bd_intf_pins relu_combined_0/y_PORTA]
endgroup
regenerate_bd_layout
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:hls:InputLayer:1.0 [get_ips  design_1_InputLayer_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_InputLayer_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/anubhav/xilinx_projects/relu_test/relu_test.srcs/sources_1/bd/design_1/design_1.bd]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/InputLayer_0/s_axi_control} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins InputLayer_0/s_axi_control]
delete_bd_objs [get_bd_intf_nets OutputLayer_0_m_axi_gmem] [get_bd_intf_nets OutputLayer_0_bram_y_PORTA] [get_bd_intf_nets ps7_0_axi_periph_M04_AXI] [get_bd_intf_nets OutputLayer_0_bram_dy_PORTA] [get_bd_cells OutputLayer_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:InputLayer:1.0 InputLayer_1
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/relu_dy" }  [get_bd_intf_pins InputLayer_1/bram_dx_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/relu_y" }  [get_bd_intf_pins InputLayer_1/bram_x_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/InputLayer_1/m_axi_gmem} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins InputLayer_1/m_axi_gmem]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/InputLayer_1/s_axi_control} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins InputLayer_1/s_axi_control]
endgroup
regenerate_bd_layout
validate_bd_design
report_ip_status -name ip_status 
startgroup
set_property -dict [list CONFIG.Assume_Synchronous_Clk {true}] [get_bd_cells relu_dx]
endgroup
startgroup
set_property -dict [list CONFIG.Assume_Synchronous_Clk {true}] [get_bd_cells relu_x]
endgroup
startgroup
set_property -dict [list CONFIG.Assume_Synchronous_Clk {true}] [get_bd_cells relu_y]
endgroup
startgroup
set_property -dict [list CONFIG.Assume_Synchronous_Clk {true}] [get_bd_cells relu_dy]
endgroup
validate_bd_design
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells relu_dx]
endgroup
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells relu_x]
endgroup
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells relu_y]
endgroup
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Write_Depth_A {1024} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells relu_dy]
endgroup
startgroup
set_property -dict [list CONFIG.Write_Depth_A {1024}] [get_bd_cells relu_y]
endgroup
startgroup
set_property -dict [list CONFIG.Write_Depth_A {1024}] [get_bd_cells relu_x]
endgroup
startgroup
set_property -dict [list CONFIG.Write_Depth_A {1024}] [get_bd_cells relu_dx]
endgroup
validate_bd_design
report_ip_status -name ip_status 
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {true} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Assume_Synchronous_Clk {false} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Use_RSTA_Pin {true} CONFIG.Use_RSTB_Pin {true} CONFIG.use_bram_block {BRAM_Controller} CONFIG.EN_SAFETY_CKT {true}] [get_bd_cells relu_dx]
endgroup
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {true} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Use_RSTA_Pin {true} CONFIG.Use_RSTB_Pin {true} CONFIG.use_bram_block {BRAM_Controller} CONFIG.EN_SAFETY_CKT {true}] [get_bd_cells relu_x]
endgroup
startgroup
set_property -dict [list CONFIG.Assume_Synchronous_Clk {true}] [get_bd_cells relu_dx]
endgroup
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {true} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Use_RSTA_Pin {true} CONFIG.Use_RSTB_Pin {true} CONFIG.use_bram_block {BRAM_Controller} CONFIG.EN_SAFETY_CKT {true}] [get_bd_cells relu_y]
endgroup
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {true} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Use_RSTA_Pin {true} CONFIG.Use_RSTB_Pin {true} CONFIG.use_bram_block {BRAM_Controller} CONFIG.EN_SAFETY_CKT {true}] [get_bd_cells relu_dy]
endgroup
validate_bd_design
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells relu_dx]
endgroup
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells relu_x]
endgroup
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells relu_y]
endgroup
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells relu_dy]
endgroup
save_bd_design
reset_run design_1_xbar_0_synth_1
reset_run design_1_xbar_1_synth_1
reset_run design_1_relu_x_0_synth_1
reset_run design_1_relu_y_0_synth_1
reset_run design_1_relu_dx_0_synth_1
reset_run design_1_relu_dy_0_synth_1
reset_run synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
report_ip_status -name ip_status 
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
file copy -force /home/anubhav/xilinx_projects/relu_test/relu_test.runs/impl_1/design_1_wrapper.bit /home/anubhav/xilinx_projects/relu_test/relu_test.bit
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {relu_combined_0_x_PORTA}]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {InputLayer_1_bram_x_PORTA}]
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_intf_nets { relu_combined_0_x_PORTA } ]
endgroup
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_intf_nets { InputLayer_1_bram_x_PORTA } ]
endgroup
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {InputLayer_0_bram_x_PORTA}]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {InputLayer_0_m_axi_gmem}]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_intf_nets InputLayer_0_bram_x_PORTA] {NON_AXI_SIGNALS "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" } \
                                                          [get_bd_intf_nets InputLayer_0_m_axi_gmem] {AXI_R_ADDRESS "Data and Trigger" AXI_R_DATA "Data" AXI_W_ADDRESS "Data and Trigger" AXI_W_DATA "Data" AXI_W_RESPONSE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                         ]
endgroup
report_ip_status -name ip_status 
save_bd_design
reset_run impl_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
file copy -force /home/anubhav/xilinx_projects/relu_test/relu_test.runs/impl_1/design_1_wrapper.bit /home/anubhav/xilinx_projects/relu_test/relu_test.bit
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {/home/anubhav/xilinx_projects/relu_test/relu_test.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {/home/anubhav/xilinx_projects/relu_test/relu_test.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/anubhav/xilinx_projects/relu_test/relu_test.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
set_property TRIGGER_COMPARE_VALUE eq4'h1 [get_hw_probes design_1_i/system_ila_0/inst/SLOT_0_BRAM_we_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
set_property TRIGGER_COMPARE_VALUE gt4'h1 [get_hw_probes design_1_i/system_ila_0/inst/SLOT_0_BRAM_we_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
set_property TRIGGER_COMPARE_VALUE gt4'h0 [get_hw_probes design_1_i/system_ila_0/inst/SLOT_0_BRAM_we_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
set_property CONTROL.TRIGGER_CONDITION OR [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
set_property TRIGGER_COMPARE_VALUE gteq4'h0 [get_hw_probes design_1_i/system_ila_0/inst/SLOT_0_BRAM_we_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
set_property TRIGGER_COMPARE_VALUE gteq4'h1 [get_hw_probes design_1_i/system_ila_0/inst/SLOT_0_BRAM_we_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
set_property TRIGGER_COMPARE_VALUE eq4'h1 [get_hw_probes design_1_i/system_ila_0/inst/SLOT_0_BRAM_we_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
set_property TRIGGER_COMPARE_VALUE neq4'h1 [get_hw_probes design_1_i/system_ila_0/inst/SLOT_0_BRAM_we_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
set_property TRIGGER_COMPARE_VALUE neq4'h0 [get_hw_probes design_1_i/system_ila_0/inst/SLOT_0_BRAM_we_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes design_1_i/system_ila_0/inst/SLOT_0_BRAM_en_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
set_property TRIGGER_COMPARE_VALUE eq4'hX [get_hw_probes design_1_i/system_ila_0/inst/SLOT_0_BRAM_we_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
open_bd_design {/home/anubhav/xilinx_projects/relu_test/relu_test.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/anubhav/xilinx_projects/relu_test/relu_test.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
open_bd_design {/home/anubhav/xilinx_projects/relu_test/relu_test.srcs/sources_1/bd/design_1/design_1.bd}
upgrade_ip [get_ips  {design_1_InputLayer_0_0 design_1_InputLayer_1_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {design_1_InputLayer_0_0 design_1_InputLayer_1_0}] -no_script -sync -force -quiet
generate_target all [get_files  /home/anubhav/xilinx_projects/relu_test/relu_test.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_InputLayer_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_InputLayer_1_0] }
catch { config_ip_cache -export [get_ips -all design_1_system_ila_0_0] }
catch { [ delete_ip_run [get_ips -all design_1_system_ila_0_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_auto_us_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_us_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_4] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_2] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_3] }
export_ip_user_files -of_objects [get_files /home/anubhav/xilinx_projects/relu_test/relu_test.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/anubhav/xilinx_projects/relu_test/relu_test.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_InputLayer_0_0_synth_1 design_1_InputLayer_1_0_synth_1 -jobs 10
wait_on_run design_1_InputLayer_0_0_synth_1
wait_on_run design_1_InputLayer_1_0_synth_1
export_simulation -of_objects [get_files /home/anubhav/xilinx_projects/relu_test/relu_test.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/anubhav/xilinx_projects/relu_test/relu_test.ip_user_files/sim_scripts -ip_user_files_dir /home/anubhav/xilinx_projects/relu_test/relu_test.ip_user_files -ipstatic_source_dir /home/anubhav/xilinx_projects/relu_test/relu_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/anubhav/xilinx_projects/relu_test/relu_test.cache/compile_simlib/modelsim} {questa=/home/anubhav/xilinx_projects/relu_test/relu_test.cache/compile_simlib/questa} {ies=/home/anubhav/xilinx_projects/relu_test/relu_test.cache/compile_simlib/ies} {xcelium=/home/anubhav/xilinx_projects/relu_test/relu_test.cache/compile_simlib/xcelium} {vcs=/home/anubhav/xilinx_projects/relu_test/relu_test.cache/compile_simlib/vcs} {riviera=/home/anubhav/xilinx_projects/relu_test/relu_test.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
file copy -force /home/anubhav/xilinx_projects/relu_test/relu_test.runs/impl_1/design_1_wrapper.bit /home/anubhav/xilinx_projects/relu_test/relu_test.bit
update_ip_catalog -rebuild -scan_changes
