
x.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000055bc  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000200  0800578c  0800578c  0000678c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800598c  0800598c  0000705c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800598c  0800598c  0000698c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005994  08005994  0000705c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005994  08005994  00006994  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005998  08005998  00006998  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  0800599c  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002d8  2000005c  080059f8  0000705c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000334  080059f8  00007334  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000705c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ec5a  00000000  00000000  0000708c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002386  00000000  00000000  00015ce6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d50  00000000  00000000  00018070  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a61  00000000  00000000  00018dc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000225d2  00000000  00000000  00019821  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010bf3  00000000  00000000  0003bdf3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d1375  00000000  00000000  0004c9e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011dd5b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003d10  00000000  00000000  0011dda0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000054  00000000  00000000  00121ab0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000005c 	.word	0x2000005c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08005774 	.word	0x08005774

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000060 	.word	0x20000060
 800020c:	08005774 	.word	0x08005774

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b08a      	sub	sp, #40	@ 0x28
 80005f0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005f2:	f107 0314 	add.w	r3, r7, #20
 80005f6:	2200      	movs	r2, #0
 80005f8:	601a      	str	r2, [r3, #0]
 80005fa:	605a      	str	r2, [r3, #4]
 80005fc:	609a      	str	r2, [r3, #8]
 80005fe:	60da      	str	r2, [r3, #12]
 8000600:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000602:	2300      	movs	r3, #0
 8000604:	613b      	str	r3, [r7, #16]
 8000606:	4b2d      	ldr	r3, [pc, #180]	@ (80006bc <MX_GPIO_Init+0xd0>)
 8000608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800060a:	4a2c      	ldr	r2, [pc, #176]	@ (80006bc <MX_GPIO_Init+0xd0>)
 800060c:	f043 0304 	orr.w	r3, r3, #4
 8000610:	6313      	str	r3, [r2, #48]	@ 0x30
 8000612:	4b2a      	ldr	r3, [pc, #168]	@ (80006bc <MX_GPIO_Init+0xd0>)
 8000614:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000616:	f003 0304 	and.w	r3, r3, #4
 800061a:	613b      	str	r3, [r7, #16]
 800061c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800061e:	2300      	movs	r3, #0
 8000620:	60fb      	str	r3, [r7, #12]
 8000622:	4b26      	ldr	r3, [pc, #152]	@ (80006bc <MX_GPIO_Init+0xd0>)
 8000624:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000626:	4a25      	ldr	r2, [pc, #148]	@ (80006bc <MX_GPIO_Init+0xd0>)
 8000628:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800062c:	6313      	str	r3, [r2, #48]	@ 0x30
 800062e:	4b23      	ldr	r3, [pc, #140]	@ (80006bc <MX_GPIO_Init+0xd0>)
 8000630:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000632:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000636:	60fb      	str	r3, [r7, #12]
 8000638:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800063a:	2300      	movs	r3, #0
 800063c:	60bb      	str	r3, [r7, #8]
 800063e:	4b1f      	ldr	r3, [pc, #124]	@ (80006bc <MX_GPIO_Init+0xd0>)
 8000640:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000642:	4a1e      	ldr	r2, [pc, #120]	@ (80006bc <MX_GPIO_Init+0xd0>)
 8000644:	f043 0301 	orr.w	r3, r3, #1
 8000648:	6313      	str	r3, [r2, #48]	@ 0x30
 800064a:	4b1c      	ldr	r3, [pc, #112]	@ (80006bc <MX_GPIO_Init+0xd0>)
 800064c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800064e:	f003 0301 	and.w	r3, r3, #1
 8000652:	60bb      	str	r3, [r7, #8]
 8000654:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000656:	2300      	movs	r3, #0
 8000658:	607b      	str	r3, [r7, #4]
 800065a:	4b18      	ldr	r3, [pc, #96]	@ (80006bc <MX_GPIO_Init+0xd0>)
 800065c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800065e:	4a17      	ldr	r2, [pc, #92]	@ (80006bc <MX_GPIO_Init+0xd0>)
 8000660:	f043 0302 	orr.w	r3, r3, #2
 8000664:	6313      	str	r3, [r2, #48]	@ 0x30
 8000666:	4b15      	ldr	r3, [pc, #84]	@ (80006bc <MX_GPIO_Init+0xd0>)
 8000668:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800066a:	f003 0302 	and.w	r3, r3, #2
 800066e:	607b      	str	r3, [r7, #4]
 8000670:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000672:	2200      	movs	r2, #0
 8000674:	2120      	movs	r1, #32
 8000676:	4812      	ldr	r0, [pc, #72]	@ (80006c0 <MX_GPIO_Init+0xd4>)
 8000678:	f001 f994 	bl	80019a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800067c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000680:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000682:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000686:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000688:	2300      	movs	r3, #0
 800068a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800068c:	f107 0314 	add.w	r3, r7, #20
 8000690:	4619      	mov	r1, r3
 8000692:	480c      	ldr	r0, [pc, #48]	@ (80006c4 <MX_GPIO_Init+0xd8>)
 8000694:	f000 fff2 	bl	800167c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000698:	2320      	movs	r3, #32
 800069a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800069c:	2301      	movs	r3, #1
 800069e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006a0:	2300      	movs	r3, #0
 80006a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006a4:	2300      	movs	r3, #0
 80006a6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80006a8:	f107 0314 	add.w	r3, r7, #20
 80006ac:	4619      	mov	r1, r3
 80006ae:	4804      	ldr	r0, [pc, #16]	@ (80006c0 <MX_GPIO_Init+0xd4>)
 80006b0:	f000 ffe4 	bl	800167c <HAL_GPIO_Init>

}
 80006b4:	bf00      	nop
 80006b6:	3728      	adds	r7, #40	@ 0x28
 80006b8:	46bd      	mov	sp, r7
 80006ba:	bd80      	pop	{r7, pc}
 80006bc:	40023800 	.word	0x40023800
 80006c0:	40020000 	.word	0x40020000
 80006c4:	40020800 	.word	0x40020800

080006c8 <uart_print>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
static void uart_print(const char *s)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b082      	sub	sp, #8
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t*)s, (uint16_t)strlen(s), 100);
 80006d0:	6878      	ldr	r0, [r7, #4]
 80006d2:	f7ff fd9d 	bl	8000210 <strlen>
 80006d6:	4603      	mov	r3, r0
 80006d8:	b29a      	uxth	r2, r3
 80006da:	2364      	movs	r3, #100	@ 0x64
 80006dc:	6879      	ldr	r1, [r7, #4]
 80006de:	4803      	ldr	r0, [pc, #12]	@ (80006ec <uart_print+0x24>)
 80006e0:	f003 fadc 	bl	8003c9c <HAL_UART_Transmit>
}
 80006e4:	bf00      	nop
 80006e6:	3708      	adds	r7, #8
 80006e8:	46bd      	mov	sp, r7
 80006ea:	bd80      	pop	{r7, pc}
 80006ec:	200001a0 	.word	0x200001a0

080006f0 <tim_apb1_clk_hz>:

// TIM2 i TIM3 są na APB1. Przy APB1 prescaler != 1 zegar timera = 2*PCLK1.
static uint32_t tim_apb1_clk_hz(void)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b082      	sub	sp, #8
 80006f4:	af00      	add	r7, sp, #0
  uint32_t pclk = HAL_RCC_GetPCLK1Freq();
 80006f6:	f001 fa61 	bl	8001bbc <HAL_RCC_GetPCLK1Freq>
 80006fa:	6078      	str	r0, [r7, #4]
  if ((RCC->CFGR & RCC_CFGR_PPRE1) != RCC_CFGR_PPRE1_DIV1) return 2U * pclk;
 80006fc:	4b06      	ldr	r3, [pc, #24]	@ (8000718 <tim_apb1_clk_hz+0x28>)
 80006fe:	689b      	ldr	r3, [r3, #8]
 8000700:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8000704:	2b00      	cmp	r3, #0
 8000706:	d002      	beq.n	800070e <tim_apb1_clk_hz+0x1e>
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	005b      	lsls	r3, r3, #1
 800070c:	e000      	b.n	8000710 <tim_apb1_clk_hz+0x20>
  return pclk;
 800070e:	687b      	ldr	r3, [r7, #4]
}
 8000710:	4618      	mov	r0, r3
 8000712:	3708      	adds	r7, #8
 8000714:	46bd      	mov	sp, r7
 8000716:	bd80      	pop	{r7, pc}
 8000718:	40023800 	.word	0x40023800

0800071c <pwm_set_tim3_ch2>:

static int pwm_set_tim3_ch2(uint32_t freq_hz, uint8_t duty_percent)
{
 800071c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000720:	b094      	sub	sp, #80	@ 0x50
 8000722:	af00      	add	r7, sp, #0
 8000724:	6278      	str	r0, [r7, #36]	@ 0x24
 8000726:	460b      	mov	r3, r1
 8000728:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (freq_hz < 1 || freq_hz > 200000) return -1;
 800072c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800072e:	2b00      	cmp	r3, #0
 8000730:	d003      	beq.n	800073a <pwm_set_tim3_ch2+0x1e>
 8000732:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000734:	4b5d      	ldr	r3, [pc, #372]	@ (80008ac <pwm_set_tim3_ch2+0x190>)
 8000736:	429a      	cmp	r2, r3
 8000738:	d902      	bls.n	8000740 <pwm_set_tim3_ch2+0x24>
 800073a:	f04f 33ff 	mov.w	r3, #4294967295
 800073e:	e0b0      	b.n	80008a2 <pwm_set_tim3_ch2+0x186>
  if (duty_percent > 100) return -2;
 8000740:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8000744:	2b64      	cmp	r3, #100	@ 0x64
 8000746:	d902      	bls.n	800074e <pwm_set_tim3_ch2+0x32>
 8000748:	f06f 0301 	mvn.w	r3, #1
 800074c:	e0a9      	b.n	80008a2 <pwm_set_tim3_ch2+0x186>

  uint32_t timclk = tim_apb1_clk_hz();
 800074e:	f7ff ffcf 	bl	80006f0 <tim_apb1_clk_hz>
 8000752:	6478      	str	r0, [r7, #68]	@ 0x44

  uint32_t psc = 0;
 8000754:	2300      	movs	r3, #0
 8000756:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t arr;

  while (1)
  {
    uint64_t denom = (uint64_t)(psc + 1U) * (uint64_t)freq_hz;
 8000758:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800075a:	3301      	adds	r3, #1
 800075c:	2200      	movs	r2, #0
 800075e:	61bb      	str	r3, [r7, #24]
 8000760:	61fa      	str	r2, [r7, #28]
 8000762:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000764:	2200      	movs	r2, #0
 8000766:	613b      	str	r3, [r7, #16]
 8000768:	617a      	str	r2, [r7, #20]
 800076a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800076e:	460b      	mov	r3, r1
 8000770:	693a      	ldr	r2, [r7, #16]
 8000772:	fb02 f203 	mul.w	r2, r2, r3
 8000776:	697b      	ldr	r3, [r7, #20]
 8000778:	e9c7 0106 	strd	r0, r1, [r7, #24]
 800077c:	4601      	mov	r1, r0
 800077e:	fb01 f303 	mul.w	r3, r1, r3
 8000782:	4413      	add	r3, r2
 8000784:	69ba      	ldr	r2, [r7, #24]
 8000786:	6939      	ldr	r1, [r7, #16]
 8000788:	fba2 4501 	umull	r4, r5, r2, r1
 800078c:	442b      	add	r3, r5
 800078e:	461d      	mov	r5, r3
 8000790:	e9c7 450e 	strd	r4, r5, [r7, #56]	@ 0x38
 8000794:	e9c7 450e 	strd	r4, r5, [r7, #56]	@ 0x38
    uint64_t tmp = (uint64_t)timclk / denom;
 8000798:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800079a:	2200      	movs	r2, #0
 800079c:	60bb      	str	r3, [r7, #8]
 800079e:	60fa      	str	r2, [r7, #12]
 80007a0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80007a4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80007a8:	f7ff fd8a 	bl	80002c0 <__aeabi_uldivmod>
 80007ac:	4602      	mov	r2, r0
 80007ae:	460b      	mov	r3, r1
 80007b0:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    if (tmp == 0) return -3;
 80007b4:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80007b8:	4313      	orrs	r3, r2
 80007ba:	d102      	bne.n	80007c2 <pwm_set_tim3_ch2+0xa6>
 80007bc:	f06f 0302 	mvn.w	r3, #2
 80007c0:	e06f      	b.n	80008a2 <pwm_set_tim3_ch2+0x186>

    arr = (uint32_t)(tmp - 1ULL);
 80007c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80007c4:	3b01      	subs	r3, #1
 80007c6:	62fb      	str	r3, [r7, #44]	@ 0x2c

    if (arr <= 65535U) break;       // TIM3 jest 16-bit
 80007c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80007ca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80007ce:	d309      	bcc.n	80007e4 <pwm_set_tim3_ch2+0xc8>
    if (++psc > 65535U) return -4;
 80007d0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80007d2:	3301      	adds	r3, #1
 80007d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80007d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80007d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80007dc:	d3bc      	bcc.n	8000758 <pwm_set_tim3_ch2+0x3c>
 80007de:	f06f 0303 	mvn.w	r3, #3
 80007e2:	e05e      	b.n	80008a2 <pwm_set_tim3_ch2+0x186>
    if (arr <= 65535U) break;       // TIM3 jest 16-bit
 80007e4:	bf00      	nop
  }

  uint32_t ccr = (uint32_t)(((uint64_t)(arr + 1U) * duty_percent) / 100ULL);
 80007e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80007e8:	3301      	adds	r3, #1
 80007ea:	2200      	movs	r2, #0
 80007ec:	603b      	str	r3, [r7, #0]
 80007ee:	607a      	str	r2, [r7, #4]
 80007f0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80007f4:	2200      	movs	r2, #0
 80007f6:	469a      	mov	sl, r3
 80007f8:	4693      	mov	fp, r2
 80007fa:	e9d7 0100 	ldrd	r0, r1, [r7]
 80007fe:	460b      	mov	r3, r1
 8000800:	fb0a f203 	mul.w	r2, sl, r3
 8000804:	4603      	mov	r3, r0
 8000806:	fb03 f30b 	mul.w	r3, r3, fp
 800080a:	4413      	add	r3, r2
 800080c:	4602      	mov	r2, r0
 800080e:	fba2 890a 	umull	r8, r9, r2, sl
 8000812:	444b      	add	r3, r9
 8000814:	4699      	mov	r9, r3
 8000816:	f04f 0264 	mov.w	r2, #100	@ 0x64
 800081a:	f04f 0300 	mov.w	r3, #0
 800081e:	4640      	mov	r0, r8
 8000820:	4649      	mov	r1, r9
 8000822:	f7ff fd4d 	bl	80002c0 <__aeabi_uldivmod>
 8000826:	4602      	mov	r2, r0
 8000828:	460b      	mov	r3, r1
 800082a:	4613      	mov	r3, r2
 800082c:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (ccr > arr) ccr = arr;
 800082e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8000830:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000832:	429a      	cmp	r2, r3
 8000834:	d901      	bls.n	800083a <pwm_set_tim3_ch2+0x11e>
 8000836:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000838:	64bb      	str	r3, [r7, #72]	@ 0x48

  __HAL_TIM_DISABLE(&htim3);
 800083a:	4b1d      	ldr	r3, [pc, #116]	@ (80008b0 <pwm_set_tim3_ch2+0x194>)
 800083c:	681b      	ldr	r3, [r3, #0]
 800083e:	6a1a      	ldr	r2, [r3, #32]
 8000840:	f241 1311 	movw	r3, #4369	@ 0x1111
 8000844:	4013      	ands	r3, r2
 8000846:	2b00      	cmp	r3, #0
 8000848:	d10f      	bne.n	800086a <pwm_set_tim3_ch2+0x14e>
 800084a:	4b19      	ldr	r3, [pc, #100]	@ (80008b0 <pwm_set_tim3_ch2+0x194>)
 800084c:	681b      	ldr	r3, [r3, #0]
 800084e:	6a1a      	ldr	r2, [r3, #32]
 8000850:	f240 4344 	movw	r3, #1092	@ 0x444
 8000854:	4013      	ands	r3, r2
 8000856:	2b00      	cmp	r3, #0
 8000858:	d107      	bne.n	800086a <pwm_set_tim3_ch2+0x14e>
 800085a:	4b15      	ldr	r3, [pc, #84]	@ (80008b0 <pwm_set_tim3_ch2+0x194>)
 800085c:	681b      	ldr	r3, [r3, #0]
 800085e:	681a      	ldr	r2, [r3, #0]
 8000860:	4b13      	ldr	r3, [pc, #76]	@ (80008b0 <pwm_set_tim3_ch2+0x194>)
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	f022 0201 	bic.w	r2, r2, #1
 8000868:	601a      	str	r2, [r3, #0]
  __HAL_TIM_SET_PRESCALER(&htim3, psc);
 800086a:	4b11      	ldr	r3, [pc, #68]	@ (80008b0 <pwm_set_tim3_ch2+0x194>)
 800086c:	681b      	ldr	r3, [r3, #0]
 800086e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8000870:	629a      	str	r2, [r3, #40]	@ 0x28
  __HAL_TIM_SET_AUTORELOAD(&htim3, arr);
 8000872:	4b0f      	ldr	r3, [pc, #60]	@ (80008b0 <pwm_set_tim3_ch2+0x194>)
 8000874:	681b      	ldr	r3, [r3, #0]
 8000876:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000878:	62da      	str	r2, [r3, #44]	@ 0x2c
 800087a:	4a0d      	ldr	r2, [pc, #52]	@ (80008b0 <pwm_set_tim3_ch2+0x194>)
 800087c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800087e:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, ccr); // PC7 = TIM3_CH2
 8000880:	4b0b      	ldr	r3, [pc, #44]	@ (80008b0 <pwm_set_tim3_ch2+0x194>)
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8000886:	639a      	str	r2, [r3, #56]	@ 0x38
  __HAL_TIM_SET_COUNTER(&htim3, 0);
 8000888:	4b09      	ldr	r3, [pc, #36]	@ (80008b0 <pwm_set_tim3_ch2+0x194>)
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	2200      	movs	r2, #0
 800088e:	625a      	str	r2, [r3, #36]	@ 0x24
  __HAL_TIM_ENABLE(&htim3);
 8000890:	4b07      	ldr	r3, [pc, #28]	@ (80008b0 <pwm_set_tim3_ch2+0x194>)
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	681a      	ldr	r2, [r3, #0]
 8000896:	4b06      	ldr	r3, [pc, #24]	@ (80008b0 <pwm_set_tim3_ch2+0x194>)
 8000898:	681b      	ldr	r3, [r3, #0]
 800089a:	f042 0201 	orr.w	r2, r2, #1
 800089e:	601a      	str	r2, [r3, #0]

  return 0;
 80008a0:	2300      	movs	r3, #0
}
 80008a2:	4618      	mov	r0, r3
 80008a4:	3750      	adds	r7, #80	@ 0x50
 80008a6:	46bd      	mov	sp, r7
 80008a8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80008ac:	00030d40 	.word	0x00030d40
 80008b0:	20000158 	.word	0x20000158

080008b4 <report_ic_uart>:

static void report_ic_uart(void)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b0ac      	sub	sp, #176	@ 0xb0
 80008b8:	af04      	add	r7, sp, #16
  if (!ic_ready) return;
 80008ba:	4b29      	ldr	r3, [pc, #164]	@ (8000960 <report_ic_uart+0xac>)
 80008bc:	781b      	ldrb	r3, [r3, #0]
 80008be:	b2db      	uxtb	r3, r3
 80008c0:	2b00      	cmp	r3, #0
 80008c2:	d048      	beq.n	8000956 <report_ic_uart+0xa2>
  ic_ready = 0;
 80008c4:	4b26      	ldr	r3, [pc, #152]	@ (8000960 <report_ic_uart+0xac>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	701a      	strb	r2, [r3, #0]

  uint32_t timclk = tim_apb1_clk_hz();
 80008ca:	f7ff ff11 	bl	80006f0 <tim_apb1_clk_hz>
 80008ce:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c
  uint32_t psc = htim2.Instance->PSC;
 80008d2:	4b24      	ldr	r3, [pc, #144]	@ (8000964 <report_ic_uart+0xb0>)
 80008d4:	681b      	ldr	r3, [r3, #0]
 80008d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80008d8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  uint32_t tick_hz = timclk / (psc + 1U);
 80008dc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80008e0:	3301      	adds	r3, #1
 80008e2:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 80008e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80008ea:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

  uint32_t freq = (ic_period > 0) ? (tick_hz / ic_period) : 0;
 80008ee:	4b1e      	ldr	r3, [pc, #120]	@ (8000968 <report_ic_uart+0xb4>)
 80008f0:	681b      	ldr	r3, [r3, #0]
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d006      	beq.n	8000904 <report_ic_uart+0x50>
 80008f6:	4b1c      	ldr	r3, [pc, #112]	@ (8000968 <report_ic_uart+0xb4>)
 80008f8:	681b      	ldr	r3, [r3, #0]
 80008fa:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80008fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8000902:	e000      	b.n	8000906 <report_ic_uart+0x52>
 8000904:	2300      	movs	r3, #0
 8000906:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  uint32_t duty = (ic_period > 0) ? ((ic_high * 100U) / ic_period) : 0;
 800090a:	4b17      	ldr	r3, [pc, #92]	@ (8000968 <report_ic_uart+0xb4>)
 800090c:	681b      	ldr	r3, [r3, #0]
 800090e:	2b00      	cmp	r3, #0
 8000910:	d009      	beq.n	8000926 <report_ic_uart+0x72>
 8000912:	4b16      	ldr	r3, [pc, #88]	@ (800096c <report_ic_uart+0xb8>)
 8000914:	681b      	ldr	r3, [r3, #0]
 8000916:	2264      	movs	r2, #100	@ 0x64
 8000918:	fb03 f202 	mul.w	r2, r3, r2
 800091c:	4b12      	ldr	r3, [pc, #72]	@ (8000968 <report_ic_uart+0xb4>)
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	fbb2 f3f3 	udiv	r3, r2, r3
 8000924:	e000      	b.n	8000928 <report_ic_uart+0x74>
 8000926:	2300      	movs	r3, #0
 8000928:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c

  char buf[140];
  // UWAGA: to jest JEDEN string w cudzysłowie, bez żadnych kombinacji
  snprintf(buf, sizeof(buf),
 800092c:	4b0e      	ldr	r3, [pc, #56]	@ (8000968 <report_ic_uart+0xb4>)
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	4a0e      	ldr	r2, [pc, #56]	@ (800096c <report_ic_uart+0xb8>)
 8000932:	6812      	ldr	r2, [r2, #0]
 8000934:	4638      	mov	r0, r7
 8000936:	9202      	str	r2, [sp, #8]
 8000938:	9301      	str	r3, [sp, #4]
 800093a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800093e:	9300      	str	r3, [sp, #0]
 8000940:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8000944:	4a0a      	ldr	r2, [pc, #40]	@ (8000970 <report_ic_uart+0xbc>)
 8000946:	218c      	movs	r1, #140	@ 0x8c
 8000948:	f004 fa3c 	bl	8004dc4 <sniprintf>
           (unsigned long)freq,
           (unsigned long)duty,
           (unsigned long)ic_period,
           (unsigned long)ic_high);

  uart_print(buf);
 800094c:	463b      	mov	r3, r7
 800094e:	4618      	mov	r0, r3
 8000950:	f7ff feba 	bl	80006c8 <uart_print>
 8000954:	e000      	b.n	8000958 <report_ic_uart+0xa4>
  if (!ic_ready) return;
 8000956:	bf00      	nop
}
 8000958:	37a0      	adds	r7, #160	@ 0xa0
 800095a:	46bd      	mov	sp, r7
 800095c:	bd80      	pop	{r7, pc}
 800095e:	bf00      	nop
 8000960:	20000080 	.word	0x20000080
 8000964:	20000110 	.word	0x20000110
 8000968:	20000078 	.word	0x20000078
 800096c:	2000007c 	.word	0x2000007c
 8000970:	0800578c 	.word	0x0800578c

08000974 <handle_line>:


// parser: "[Generate, 14000, 50%]"
static void handle_line(const char *line)
{
 8000974:	b580      	push	{r7, lr}
 8000976:	b088      	sub	sp, #32
 8000978:	af00      	add	r7, sp, #0
 800097a:	6078      	str	r0, [r7, #4]
  if (strstr(line, "Generate") == NULL) return;
 800097c:	4924      	ldr	r1, [pc, #144]	@ (8000a10 <handle_line+0x9c>)
 800097e:	6878      	ldr	r0, [r7, #4]
 8000980:	f004 fa6b 	bl	8004e5a <strstr>
 8000984:	4603      	mov	r3, r0
 8000986:	2b00      	cmp	r3, #0
 8000988:	d03d      	beq.n	8000a06 <handle_line+0x92>

  const char *c1 = strchr(line, ',');
 800098a:	212c      	movs	r1, #44	@ 0x2c
 800098c:	6878      	ldr	r0, [r7, #4]
 800098e:	f004 fa57 	bl	8004e40 <strchr>
 8000992:	61f8      	str	r0, [r7, #28]
  const char *c2 = c1 ? strchr(c1 + 1, ',') : NULL;
 8000994:	69fb      	ldr	r3, [r7, #28]
 8000996:	2b00      	cmp	r3, #0
 8000998:	d007      	beq.n	80009aa <handle_line+0x36>
 800099a:	69fb      	ldr	r3, [r7, #28]
 800099c:	3301      	adds	r3, #1
 800099e:	212c      	movs	r1, #44	@ 0x2c
 80009a0:	4618      	mov	r0, r3
 80009a2:	f004 fa4d 	bl	8004e40 <strchr>
 80009a6:	4603      	mov	r3, r0
 80009a8:	e000      	b.n	80009ac <handle_line+0x38>
 80009aa:	2300      	movs	r3, #0
 80009ac:	61bb      	str	r3, [r7, #24]

  if (!c1 || !c2)
 80009ae:	69fb      	ldr	r3, [r7, #28]
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d002      	beq.n	80009ba <handle_line+0x46>
 80009b4:	69bb      	ldr	r3, [r7, #24]
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d103      	bne.n	80009c2 <handle_line+0x4e>
  {
    uart_print("ERR: format\r\n");
 80009ba:	4816      	ldr	r0, [pc, #88]	@ (8000a14 <handle_line+0xa0>)
 80009bc:	f7ff fe84 	bl	80006c8 <uart_print>
    return;
 80009c0:	e022      	b.n	8000a08 <handle_line+0x94>
  }

  uint32_t freq = (uint32_t)strtoul(c1 + 1, NULL, 10);
 80009c2:	69fb      	ldr	r3, [r7, #28]
 80009c4:	3301      	adds	r3, #1
 80009c6:	220a      	movs	r2, #10
 80009c8:	2100      	movs	r1, #0
 80009ca:	4618      	mov	r0, r3
 80009cc:	f004 f9f0 	bl	8004db0 <strtoul>
 80009d0:	6178      	str	r0, [r7, #20]
  uint32_t duty = (uint32_t)strtoul(c2 + 1, NULL, 10); // '%' ignorujemy
 80009d2:	69bb      	ldr	r3, [r7, #24]
 80009d4:	3301      	adds	r3, #1
 80009d6:	220a      	movs	r2, #10
 80009d8:	2100      	movs	r1, #0
 80009da:	4618      	mov	r0, r3
 80009dc:	f004 f9e8 	bl	8004db0 <strtoul>
 80009e0:	6138      	str	r0, [r7, #16]

  int r = pwm_set_tim3_ch2(freq, (uint8_t)duty);
 80009e2:	693b      	ldr	r3, [r7, #16]
 80009e4:	b2db      	uxtb	r3, r3
 80009e6:	4619      	mov	r1, r3
 80009e8:	6978      	ldr	r0, [r7, #20]
 80009ea:	f7ff fe97 	bl	800071c <pwm_set_tim3_ch2>
 80009ee:	60f8      	str	r0, [r7, #12]
  if (r == 0) uart_print("OK: PWM updated\r\n");
 80009f0:	68fb      	ldr	r3, [r7, #12]
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d103      	bne.n	80009fe <handle_line+0x8a>
 80009f6:	4808      	ldr	r0, [pc, #32]	@ (8000a18 <handle_line+0xa4>)
 80009f8:	f7ff fe66 	bl	80006c8 <uart_print>
 80009fc:	e004      	b.n	8000a08 <handle_line+0x94>
  else uart_print("ERR: params\r\n");
 80009fe:	4807      	ldr	r0, [pc, #28]	@ (8000a1c <handle_line+0xa8>)
 8000a00:	f7ff fe62 	bl	80006c8 <uart_print>
 8000a04:	e000      	b.n	8000a08 <handle_line+0x94>
  if (strstr(line, "Generate") == NULL) return;
 8000a06:	bf00      	nop
}
 8000a08:	3720      	adds	r7, #32
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	bd80      	pop	{r7, pc}
 8000a0e:	bf00      	nop
 8000a10:	080057c0 	.word	0x080057c0
 8000a14:	080057cc 	.word	0x080057cc
 8000a18:	080057dc 	.word	0x080057dc
 8000a1c:	080057f0 	.word	0x080057f0

08000a20 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a24:	f000 fc14 	bl	8001250 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a28:	f000 f838 	bl	8000a9c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a2c:	f7ff fdde 	bl	80005ec <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000a30:	f000 fb6a 	bl	8001108 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8000a34:	f000 fa64 	bl	8000f00 <MX_TIM3_Init>
  MX_TIM2_Init();
 8000a38:	f000 f9de 	bl	8000df8 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  // Start PWM (TIM3_CH2 na PC7/D9)
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8000a3c:	2104      	movs	r1, #4
 8000a3e:	4811      	ldr	r0, [pc, #68]	@ (8000a84 <main+0x64>)
 8000a40:	f001 fe50 	bl	80026e4 <HAL_TIM_PWM_Start>

  // Start Input Capture (TIM2 CH1 rising, CH2 falling)
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 8000a44:	2100      	movs	r1, #0
 8000a46:	4810      	ldr	r0, [pc, #64]	@ (8000a88 <main+0x68>)
 8000a48:	f001 ff6e 	bl	8002928 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_2);
 8000a4c:	2104      	movs	r1, #4
 8000a4e:	480e      	ldr	r0, [pc, #56]	@ (8000a88 <main+0x68>)
 8000a50:	f001 ff6a 	bl	8002928 <HAL_TIM_IC_Start_IT>

  // Start odbioru UART po 1 znaku
  HAL_UART_Receive_IT(&huart2, &rx_ch, 1);
 8000a54:	2201      	movs	r2, #1
 8000a56:	490d      	ldr	r1, [pc, #52]	@ (8000a8c <main+0x6c>)
 8000a58:	480d      	ldr	r0, [pc, #52]	@ (8000a90 <main+0x70>)
 8000a5a:	f003 f9aa 	bl	8003db2 <HAL_UART_Receive_IT>

  uart_print("\r\nReady. Use: [Generate, 14000, 50%]\r\n");
 8000a5e:	480d      	ldr	r0, [pc, #52]	@ (8000a94 <main+0x74>)
 8000a60:	f7ff fe32 	bl	80006c8 <uart_print>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  static uint32_t t0 = 0;
	  if (HAL_GetTick() - t0 >= 200)
 8000a64:	f000 fc5a 	bl	800131c <HAL_GetTick>
 8000a68:	4602      	mov	r2, r0
 8000a6a:	4b0b      	ldr	r3, [pc, #44]	@ (8000a98 <main+0x78>)
 8000a6c:	681b      	ldr	r3, [r3, #0]
 8000a6e:	1ad3      	subs	r3, r2, r3
 8000a70:	2bc7      	cmp	r3, #199	@ 0xc7
 8000a72:	d9f7      	bls.n	8000a64 <main+0x44>
	  {
	    t0 = HAL_GetTick();
 8000a74:	f000 fc52 	bl	800131c <HAL_GetTick>
 8000a78:	4603      	mov	r3, r0
 8000a7a:	4a07      	ldr	r2, [pc, #28]	@ (8000a98 <main+0x78>)
 8000a7c:	6013      	str	r3, [r2, #0]
	    report_ic_uart();
 8000a7e:	f7ff ff19 	bl	80008b4 <report_ic_uart>
  {
 8000a82:	e7ef      	b.n	8000a64 <main+0x44>
 8000a84:	20000158 	.word	0x20000158
 8000a88:	20000110 	.word	0x20000110
 8000a8c:	20000081 	.word	0x20000081
 8000a90:	200001a0 	.word	0x200001a0
 8000a94:	08005800 	.word	0x08005800
 8000a98:	20000108 	.word	0x20000108

08000a9c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	b094      	sub	sp, #80	@ 0x50
 8000aa0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000aa2:	f107 031c 	add.w	r3, r7, #28
 8000aa6:	2234      	movs	r2, #52	@ 0x34
 8000aa8:	2100      	movs	r1, #0
 8000aaa:	4618      	mov	r0, r3
 8000aac:	f004 f9c0 	bl	8004e30 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ab0:	f107 0308 	add.w	r3, r7, #8
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	601a      	str	r2, [r3, #0]
 8000ab8:	605a      	str	r2, [r3, #4]
 8000aba:	609a      	str	r2, [r3, #8]
 8000abc:	60da      	str	r2, [r3, #12]
 8000abe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	607b      	str	r3, [r7, #4]
 8000ac4:	4b2a      	ldr	r3, [pc, #168]	@ (8000b70 <SystemClock_Config+0xd4>)
 8000ac6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ac8:	4a29      	ldr	r2, [pc, #164]	@ (8000b70 <SystemClock_Config+0xd4>)
 8000aca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ace:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ad0:	4b27      	ldr	r3, [pc, #156]	@ (8000b70 <SystemClock_Config+0xd4>)
 8000ad2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ad4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ad8:	607b      	str	r3, [r7, #4]
 8000ada:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000adc:	2300      	movs	r3, #0
 8000ade:	603b      	str	r3, [r7, #0]
 8000ae0:	4b24      	ldr	r3, [pc, #144]	@ (8000b74 <SystemClock_Config+0xd8>)
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000ae8:	4a22      	ldr	r2, [pc, #136]	@ (8000b74 <SystemClock_Config+0xd8>)
 8000aea:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000aee:	6013      	str	r3, [r2, #0]
 8000af0:	4b20      	ldr	r3, [pc, #128]	@ (8000b74 <SystemClock_Config+0xd8>)
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000af8:	603b      	str	r3, [r7, #0]
 8000afa:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000afc:	2302      	movs	r3, #2
 8000afe:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b00:	2301      	movs	r3, #1
 8000b02:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b04:	2310      	movs	r3, #16
 8000b06:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b08:	2302      	movs	r3, #2
 8000b0a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000b10:	2310      	movs	r3, #16
 8000b12:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000b14:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000b18:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000b1a:	2304      	movs	r3, #4
 8000b1c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000b1e:	2302      	movs	r3, #2
 8000b20:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000b22:	2302      	movs	r3, #2
 8000b24:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b26:	f107 031c 	add.w	r3, r7, #28
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	f001 fa9e 	bl	800206c <HAL_RCC_OscConfig>
 8000b30:	4603      	mov	r3, r0
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d001      	beq.n	8000b3a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000b36:	f000 f8a5 	bl	8000c84 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b3a:	230f      	movs	r3, #15
 8000b3c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b3e:	2302      	movs	r3, #2
 8000b40:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b42:	2300      	movs	r3, #0
 8000b44:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000b46:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b4a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b4c:	2300      	movs	r3, #0
 8000b4e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000b50:	f107 0308 	add.w	r3, r7, #8
 8000b54:	2102      	movs	r1, #2
 8000b56:	4618      	mov	r0, r3
 8000b58:	f000 ff3e 	bl	80019d8 <HAL_RCC_ClockConfig>
 8000b5c:	4603      	mov	r3, r0
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d001      	beq.n	8000b66 <SystemClock_Config+0xca>
  {
    Error_Handler();
 8000b62:	f000 f88f 	bl	8000c84 <Error_Handler>
  }
}
 8000b66:	bf00      	nop
 8000b68:	3750      	adds	r7, #80	@ 0x50
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	bd80      	pop	{r7, pc}
 8000b6e:	bf00      	nop
 8000b70:	40023800 	.word	0x40023800
 8000b74:	40007000 	.word	0x40007000

08000b78 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b084      	sub	sp, #16
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
  if (huart->Instance != USART2) return;
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	4a1d      	ldr	r2, [pc, #116]	@ (8000bfc <HAL_UART_RxCpltCallback+0x84>)
 8000b86:	4293      	cmp	r3, r2
 8000b88:	d134      	bne.n	8000bf4 <HAL_UART_RxCpltCallback+0x7c>

  char c = (char)rx_ch;
 8000b8a:	4b1d      	ldr	r3, [pc, #116]	@ (8000c00 <HAL_UART_RxCpltCallback+0x88>)
 8000b8c:	781b      	ldrb	r3, [r3, #0]
 8000b8e:	73fb      	strb	r3, [r7, #15]

  if (c == '\r' || c == '\n')
 8000b90:	7bfb      	ldrb	r3, [r7, #15]
 8000b92:	2b0d      	cmp	r3, #13
 8000b94:	d002      	beq.n	8000b9c <HAL_UART_RxCpltCallback+0x24>
 8000b96:	7bfb      	ldrb	r3, [r7, #15]
 8000b98:	2b0a      	cmp	r3, #10
 8000b9a:	d110      	bne.n	8000bbe <HAL_UART_RxCpltCallback+0x46>
  {
    if (rx_idx > 0)
 8000b9c:	4b19      	ldr	r3, [pc, #100]	@ (8000c04 <HAL_UART_RxCpltCallback+0x8c>)
 8000b9e:	881b      	ldrh	r3, [r3, #0]
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d021      	beq.n	8000be8 <HAL_UART_RxCpltCallback+0x70>
    {
      rx_line[rx_idx] = 0;
 8000ba4:	4b17      	ldr	r3, [pc, #92]	@ (8000c04 <HAL_UART_RxCpltCallback+0x8c>)
 8000ba6:	881b      	ldrh	r3, [r3, #0]
 8000ba8:	461a      	mov	r2, r3
 8000baa:	4b17      	ldr	r3, [pc, #92]	@ (8000c08 <HAL_UART_RxCpltCallback+0x90>)
 8000bac:	2100      	movs	r1, #0
 8000bae:	5499      	strb	r1, [r3, r2]
      handle_line(rx_line);
 8000bb0:	4815      	ldr	r0, [pc, #84]	@ (8000c08 <HAL_UART_RxCpltCallback+0x90>)
 8000bb2:	f7ff fedf 	bl	8000974 <handle_line>
      rx_idx = 0;
 8000bb6:	4b13      	ldr	r3, [pc, #76]	@ (8000c04 <HAL_UART_RxCpltCallback+0x8c>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	801a      	strh	r2, [r3, #0]
    if (rx_idx > 0)
 8000bbc:	e014      	b.n	8000be8 <HAL_UART_RxCpltCallback+0x70>
    }
  }
  else
  {
    if (rx_idx < (sizeof(rx_line) - 1))
 8000bbe:	4b11      	ldr	r3, [pc, #68]	@ (8000c04 <HAL_UART_RxCpltCallback+0x8c>)
 8000bc0:	881b      	ldrh	r3, [r3, #0]
 8000bc2:	2b7e      	cmp	r3, #126	@ 0x7e
 8000bc4:	d80a      	bhi.n	8000bdc <HAL_UART_RxCpltCallback+0x64>
    {
      rx_line[rx_idx++] = c;
 8000bc6:	4b0f      	ldr	r3, [pc, #60]	@ (8000c04 <HAL_UART_RxCpltCallback+0x8c>)
 8000bc8:	881b      	ldrh	r3, [r3, #0]
 8000bca:	1c5a      	adds	r2, r3, #1
 8000bcc:	b291      	uxth	r1, r2
 8000bce:	4a0d      	ldr	r2, [pc, #52]	@ (8000c04 <HAL_UART_RxCpltCallback+0x8c>)
 8000bd0:	8011      	strh	r1, [r2, #0]
 8000bd2:	4619      	mov	r1, r3
 8000bd4:	4a0c      	ldr	r2, [pc, #48]	@ (8000c08 <HAL_UART_RxCpltCallback+0x90>)
 8000bd6:	7bfb      	ldrb	r3, [r7, #15]
 8000bd8:	5453      	strb	r3, [r2, r1]
 8000bda:	e005      	b.n	8000be8 <HAL_UART_RxCpltCallback+0x70>
    }
    else
    {
      // przepełnienie = kasujemy linię
      rx_idx = 0;
 8000bdc:	4b09      	ldr	r3, [pc, #36]	@ (8000c04 <HAL_UART_RxCpltCallback+0x8c>)
 8000bde:	2200      	movs	r2, #0
 8000be0:	801a      	strh	r2, [r3, #0]
      uart_print("ERR: line too long\r\n");
 8000be2:	480a      	ldr	r0, [pc, #40]	@ (8000c0c <HAL_UART_RxCpltCallback+0x94>)
 8000be4:	f7ff fd70 	bl	80006c8 <uart_print>
    }
  }

  HAL_UART_Receive_IT(&huart2, &rx_ch, 1); // odbieraj dalej
 8000be8:	2201      	movs	r2, #1
 8000bea:	4905      	ldr	r1, [pc, #20]	@ (8000c00 <HAL_UART_RxCpltCallback+0x88>)
 8000bec:	4808      	ldr	r0, [pc, #32]	@ (8000c10 <HAL_UART_RxCpltCallback+0x98>)
 8000bee:	f003 f8e0 	bl	8003db2 <HAL_UART_Receive_IT>
 8000bf2:	e000      	b.n	8000bf6 <HAL_UART_RxCpltCallback+0x7e>
  if (huart->Instance != USART2) return;
 8000bf4:	bf00      	nop
}
 8000bf6:	3710      	adds	r7, #16
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	bd80      	pop	{r7, pc}
 8000bfc:	40004400 	.word	0x40004400
 8000c00:	20000081 	.word	0x20000081
 8000c04:	20000104 	.word	0x20000104
 8000c08:	20000084 	.word	0x20000084
 8000c0c:	08005828 	.word	0x08005828
 8000c10:	200001a0 	.word	0x200001a0

08000c14 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b082      	sub	sp, #8
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
  if (htim->Instance != TIM2) return;
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000c24:	d124      	bne.n	8000c70 <HAL_TIM_IC_CaptureCallback+0x5c>

  if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	7f1b      	ldrb	r3, [r3, #28]
 8000c2a:	2b01      	cmp	r3, #1
 8000c2c:	d107      	bne.n	8000c3e <HAL_TIM_IC_CaptureCallback+0x2a>
  {
    ic_period = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8000c2e:	2100      	movs	r1, #0
 8000c30:	6878      	ldr	r0, [r7, #4]
 8000c32:	f002 fa31 	bl	8003098 <HAL_TIM_ReadCapturedValue>
 8000c36:	4603      	mov	r3, r0
 8000c38:	4a0f      	ldr	r2, [pc, #60]	@ (8000c78 <HAL_TIM_IC_CaptureCallback+0x64>)
 8000c3a:	6013      	str	r3, [r2, #0]
 8000c3c:	e00a      	b.n	8000c54 <HAL_TIM_IC_CaptureCallback+0x40>
  }
  else if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	7f1b      	ldrb	r3, [r3, #28]
 8000c42:	2b02      	cmp	r3, #2
 8000c44:	d106      	bne.n	8000c54 <HAL_TIM_IC_CaptureCallback+0x40>
  {
    ic_high = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 8000c46:	2104      	movs	r1, #4
 8000c48:	6878      	ldr	r0, [r7, #4]
 8000c4a:	f002 fa25 	bl	8003098 <HAL_TIM_ReadCapturedValue>
 8000c4e:	4603      	mov	r3, r0
 8000c50:	4a0a      	ldr	r2, [pc, #40]	@ (8000c7c <HAL_TIM_IC_CaptureCallback+0x68>)
 8000c52:	6013      	str	r3, [r2, #0]
  }

  if (ic_period != 0 && ic_high <= ic_period) ic_ready = 1;
 8000c54:	4b08      	ldr	r3, [pc, #32]	@ (8000c78 <HAL_TIM_IC_CaptureCallback+0x64>)
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d00a      	beq.n	8000c72 <HAL_TIM_IC_CaptureCallback+0x5e>
 8000c5c:	4b07      	ldr	r3, [pc, #28]	@ (8000c7c <HAL_TIM_IC_CaptureCallback+0x68>)
 8000c5e:	681a      	ldr	r2, [r3, #0]
 8000c60:	4b05      	ldr	r3, [pc, #20]	@ (8000c78 <HAL_TIM_IC_CaptureCallback+0x64>)
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	429a      	cmp	r2, r3
 8000c66:	d804      	bhi.n	8000c72 <HAL_TIM_IC_CaptureCallback+0x5e>
 8000c68:	4b05      	ldr	r3, [pc, #20]	@ (8000c80 <HAL_TIM_IC_CaptureCallback+0x6c>)
 8000c6a:	2201      	movs	r2, #1
 8000c6c:	701a      	strb	r2, [r3, #0]
 8000c6e:	e000      	b.n	8000c72 <HAL_TIM_IC_CaptureCallback+0x5e>
  if (htim->Instance != TIM2) return;
 8000c70:	bf00      	nop
}
 8000c72:	3708      	adds	r7, #8
 8000c74:	46bd      	mov	sp, r7
 8000c76:	bd80      	pop	{r7, pc}
 8000c78:	20000078 	.word	0x20000078
 8000c7c:	2000007c 	.word	0x2000007c
 8000c80:	20000080 	.word	0x20000080

08000c84 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c84:	b480      	push	{r7}
 8000c86:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c88:	b672      	cpsid	i
}
 8000c8a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c8c:	bf00      	nop
 8000c8e:	e7fd      	b.n	8000c8c <Error_Handler+0x8>

08000c90 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b082      	sub	sp, #8
 8000c94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c96:	2300      	movs	r3, #0
 8000c98:	607b      	str	r3, [r7, #4]
 8000c9a:	4b10      	ldr	r3, [pc, #64]	@ (8000cdc <HAL_MspInit+0x4c>)
 8000c9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c9e:	4a0f      	ldr	r2, [pc, #60]	@ (8000cdc <HAL_MspInit+0x4c>)
 8000ca0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ca4:	6453      	str	r3, [r2, #68]	@ 0x44
 8000ca6:	4b0d      	ldr	r3, [pc, #52]	@ (8000cdc <HAL_MspInit+0x4c>)
 8000ca8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000caa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000cae:	607b      	str	r3, [r7, #4]
 8000cb0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	603b      	str	r3, [r7, #0]
 8000cb6:	4b09      	ldr	r3, [pc, #36]	@ (8000cdc <HAL_MspInit+0x4c>)
 8000cb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cba:	4a08      	ldr	r2, [pc, #32]	@ (8000cdc <HAL_MspInit+0x4c>)
 8000cbc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000cc0:	6413      	str	r3, [r2, #64]	@ 0x40
 8000cc2:	4b06      	ldr	r3, [pc, #24]	@ (8000cdc <HAL_MspInit+0x4c>)
 8000cc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cc6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000cca:	603b      	str	r3, [r7, #0]
 8000ccc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000cce:	2007      	movs	r0, #7
 8000cd0:	f000 fc00 	bl	80014d4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000cd4:	bf00      	nop
 8000cd6:	3708      	adds	r7, #8
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	bd80      	pop	{r7, pc}
 8000cdc:	40023800 	.word	0x40023800

08000ce0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ce0:	b480      	push	{r7}
 8000ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ce4:	bf00      	nop
 8000ce6:	e7fd      	b.n	8000ce4 <NMI_Handler+0x4>

08000ce8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ce8:	b480      	push	{r7}
 8000cea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cec:	bf00      	nop
 8000cee:	e7fd      	b.n	8000cec <HardFault_Handler+0x4>

08000cf0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cf4:	bf00      	nop
 8000cf6:	e7fd      	b.n	8000cf4 <MemManage_Handler+0x4>

08000cf8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cf8:	b480      	push	{r7}
 8000cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cfc:	bf00      	nop
 8000cfe:	e7fd      	b.n	8000cfc <BusFault_Handler+0x4>

08000d00 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d00:	b480      	push	{r7}
 8000d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d04:	bf00      	nop
 8000d06:	e7fd      	b.n	8000d04 <UsageFault_Handler+0x4>

08000d08 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d08:	b480      	push	{r7}
 8000d0a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d0c:	bf00      	nop
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d14:	4770      	bx	lr

08000d16 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d16:	b480      	push	{r7}
 8000d18:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d1a:	bf00      	nop
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d22:	4770      	bx	lr

08000d24 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d24:	b480      	push	{r7}
 8000d26:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d28:	bf00      	nop
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d30:	4770      	bx	lr

08000d32 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d32:	b580      	push	{r7, lr}
 8000d34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d36:	f000 fadd 	bl	80012f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d3a:	bf00      	nop
 8000d3c:	bd80      	pop	{r7, pc}
	...

08000d40 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000d44:	4802      	ldr	r0, [pc, #8]	@ (8000d50 <TIM2_IRQHandler+0x10>)
 8000d46:	f001 ff17 	bl	8002b78 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000d4a:	bf00      	nop
 8000d4c:	bd80      	pop	{r7, pc}
 8000d4e:	bf00      	nop
 8000d50:	20000110 	.word	0x20000110

08000d54 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000d58:	4802      	ldr	r0, [pc, #8]	@ (8000d64 <USART2_IRQHandler+0x10>)
 8000d5a:	f003 f84f 	bl	8003dfc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000d5e:	bf00      	nop
 8000d60:	bd80      	pop	{r7, pc}
 8000d62:	bf00      	nop
 8000d64:	200001a0 	.word	0x200001a0

08000d68 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b086      	sub	sp, #24
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d70:	4a14      	ldr	r2, [pc, #80]	@ (8000dc4 <_sbrk+0x5c>)
 8000d72:	4b15      	ldr	r3, [pc, #84]	@ (8000dc8 <_sbrk+0x60>)
 8000d74:	1ad3      	subs	r3, r2, r3
 8000d76:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d78:	697b      	ldr	r3, [r7, #20]
 8000d7a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d7c:	4b13      	ldr	r3, [pc, #76]	@ (8000dcc <_sbrk+0x64>)
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d102      	bne.n	8000d8a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d84:	4b11      	ldr	r3, [pc, #68]	@ (8000dcc <_sbrk+0x64>)
 8000d86:	4a12      	ldr	r2, [pc, #72]	@ (8000dd0 <_sbrk+0x68>)
 8000d88:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d8a:	4b10      	ldr	r3, [pc, #64]	@ (8000dcc <_sbrk+0x64>)
 8000d8c:	681a      	ldr	r2, [r3, #0]
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	4413      	add	r3, r2
 8000d92:	693a      	ldr	r2, [r7, #16]
 8000d94:	429a      	cmp	r2, r3
 8000d96:	d207      	bcs.n	8000da8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d98:	f004 f876 	bl	8004e88 <__errno>
 8000d9c:	4603      	mov	r3, r0
 8000d9e:	220c      	movs	r2, #12
 8000da0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000da2:	f04f 33ff 	mov.w	r3, #4294967295
 8000da6:	e009      	b.n	8000dbc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000da8:	4b08      	ldr	r3, [pc, #32]	@ (8000dcc <_sbrk+0x64>)
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000dae:	4b07      	ldr	r3, [pc, #28]	@ (8000dcc <_sbrk+0x64>)
 8000db0:	681a      	ldr	r2, [r3, #0]
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	4413      	add	r3, r2
 8000db6:	4a05      	ldr	r2, [pc, #20]	@ (8000dcc <_sbrk+0x64>)
 8000db8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000dba:	68fb      	ldr	r3, [r7, #12]
}
 8000dbc:	4618      	mov	r0, r3
 8000dbe:	3718      	adds	r7, #24
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	bd80      	pop	{r7, pc}
 8000dc4:	20020000 	.word	0x20020000
 8000dc8:	00000400 	.word	0x00000400
 8000dcc:	2000010c 	.word	0x2000010c
 8000dd0:	20000338 	.word	0x20000338

08000dd4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000dd8:	4b06      	ldr	r3, [pc, #24]	@ (8000df4 <SystemInit+0x20>)
 8000dda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000dde:	4a05      	ldr	r2, [pc, #20]	@ (8000df4 <SystemInit+0x20>)
 8000de0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000de4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000de8:	bf00      	nop
 8000dea:	46bd      	mov	sp, r7
 8000dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df0:	4770      	bx	lr
 8000df2:	bf00      	nop
 8000df4:	e000ed00 	.word	0xe000ed00

08000df8 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b08c      	sub	sp, #48	@ 0x30
 8000dfc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000dfe:	f107 031c 	add.w	r3, r7, #28
 8000e02:	2200      	movs	r2, #0
 8000e04:	601a      	str	r2, [r3, #0]
 8000e06:	605a      	str	r2, [r3, #4]
 8000e08:	609a      	str	r2, [r3, #8]
 8000e0a:	60da      	str	r2, [r3, #12]
 8000e0c:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e0e:	f107 0314 	add.w	r3, r7, #20
 8000e12:	2200      	movs	r2, #0
 8000e14:	601a      	str	r2, [r3, #0]
 8000e16:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000e18:	1d3b      	adds	r3, r7, #4
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	601a      	str	r2, [r3, #0]
 8000e1e:	605a      	str	r2, [r3, #4]
 8000e20:	609a      	str	r2, [r3, #8]
 8000e22:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000e24:	4b35      	ldr	r3, [pc, #212]	@ (8000efc <MX_TIM2_Init+0x104>)
 8000e26:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000e2a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000e2c:	4b33      	ldr	r3, [pc, #204]	@ (8000efc <MX_TIM2_Init+0x104>)
 8000e2e:	2200      	movs	r2, #0
 8000e30:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e32:	4b32      	ldr	r3, [pc, #200]	@ (8000efc <MX_TIM2_Init+0x104>)
 8000e34:	2200      	movs	r2, #0
 8000e36:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000e38:	4b30      	ldr	r3, [pc, #192]	@ (8000efc <MX_TIM2_Init+0x104>)
 8000e3a:	f04f 32ff 	mov.w	r2, #4294967295
 8000e3e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e40:	4b2e      	ldr	r3, [pc, #184]	@ (8000efc <MX_TIM2_Init+0x104>)
 8000e42:	2200      	movs	r2, #0
 8000e44:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000e46:	4b2d      	ldr	r3, [pc, #180]	@ (8000efc <MX_TIM2_Init+0x104>)
 8000e48:	2280      	movs	r2, #128	@ 0x80
 8000e4a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000e4c:	482b      	ldr	r0, [pc, #172]	@ (8000efc <MX_TIM2_Init+0x104>)
 8000e4e:	f001 fbab 	bl	80025a8 <HAL_TIM_Base_Init>
 8000e52:	4603      	mov	r3, r0
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d001      	beq.n	8000e5c <MX_TIM2_Init+0x64>
  {
    Error_Handler();
 8000e58:	f7ff ff14 	bl	8000c84 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8000e5c:	4827      	ldr	r0, [pc, #156]	@ (8000efc <MX_TIM2_Init+0x104>)
 8000e5e:	f001 fd09 	bl	8002874 <HAL_TIM_IC_Init>
 8000e62:	4603      	mov	r3, r0
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d001      	beq.n	8000e6c <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8000e68:	f7ff ff0c 	bl	8000c84 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8000e6c:	2304      	movs	r3, #4
 8000e6e:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8000e70:	2350      	movs	r3, #80	@ 0x50
 8000e72:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000e74:	2300      	movs	r3, #0
 8000e76:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.TriggerFilter = 0;
 8000e78:	2300      	movs	r3, #0
 8000e7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8000e7c:	f107 031c 	add.w	r3, r7, #28
 8000e80:	4619      	mov	r1, r3
 8000e82:	481e      	ldr	r0, [pc, #120]	@ (8000efc <MX_TIM2_Init+0x104>)
 8000e84:	f002 f8c6 	bl	8003014 <HAL_TIM_SlaveConfigSynchro>
 8000e88:	4603      	mov	r3, r0
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d001      	beq.n	8000e92 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8000e8e:	f7ff fef9 	bl	8000c84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e92:	2300      	movs	r3, #0
 8000e94:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e96:	2300      	movs	r3, #0
 8000e98:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000e9a:	f107 0314 	add.w	r3, r7, #20
 8000e9e:	4619      	mov	r1, r3
 8000ea0:	4816      	ldr	r0, [pc, #88]	@ (8000efc <MX_TIM2_Init+0x104>)
 8000ea2:	f002 fe1b 	bl	8003adc <HAL_TIMEx_MasterConfigSynchronization>
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d001      	beq.n	8000eb0 <MX_TIM2_Init+0xb8>
  {
    Error_Handler();
 8000eac:	f7ff feea 	bl	8000c84 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000eb4:	2301      	movs	r3, #1
 8000eb6:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000eb8:	2300      	movs	r3, #0
 8000eba:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000ec0:	1d3b      	adds	r3, r7, #4
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	4619      	mov	r1, r3
 8000ec6:	480d      	ldr	r0, [pc, #52]	@ (8000efc <MX_TIM2_Init+0x104>)
 8000ec8:	f001 ff46 	bl	8002d58 <HAL_TIM_IC_ConfigChannel>
 8000ecc:	4603      	mov	r3, r0
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d001      	beq.n	8000ed6 <MX_TIM2_Init+0xde>
  {
    Error_Handler();
 8000ed2:	f7ff fed7 	bl	8000c84 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8000ed6:	2302      	movs	r3, #2
 8000ed8:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8000eda:	2302      	movs	r3, #2
 8000edc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8000ede:	1d3b      	adds	r3, r7, #4
 8000ee0:	2204      	movs	r2, #4
 8000ee2:	4619      	mov	r1, r3
 8000ee4:	4805      	ldr	r0, [pc, #20]	@ (8000efc <MX_TIM2_Init+0x104>)
 8000ee6:	f001 ff37 	bl	8002d58 <HAL_TIM_IC_ConfigChannel>
 8000eea:	4603      	mov	r3, r0
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d001      	beq.n	8000ef4 <MX_TIM2_Init+0xfc>
  {
    Error_Handler();
 8000ef0:	f7ff fec8 	bl	8000c84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000ef4:	bf00      	nop
 8000ef6:	3730      	adds	r7, #48	@ 0x30
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	bd80      	pop	{r7, pc}
 8000efc:	20000110 	.word	0x20000110

08000f00 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b08a      	sub	sp, #40	@ 0x28
 8000f04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f06:	f107 0320 	add.w	r3, r7, #32
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	601a      	str	r2, [r3, #0]
 8000f0e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000f10:	1d3b      	adds	r3, r7, #4
 8000f12:	2200      	movs	r2, #0
 8000f14:	601a      	str	r2, [r3, #0]
 8000f16:	605a      	str	r2, [r3, #4]
 8000f18:	609a      	str	r2, [r3, #8]
 8000f1a:	60da      	str	r2, [r3, #12]
 8000f1c:	611a      	str	r2, [r3, #16]
 8000f1e:	615a      	str	r2, [r3, #20]
 8000f20:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000f22:	4b22      	ldr	r3, [pc, #136]	@ (8000fac <MX_TIM3_Init+0xac>)
 8000f24:	4a22      	ldr	r2, [pc, #136]	@ (8000fb0 <MX_TIM3_Init+0xb0>)
 8000f26:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000f28:	4b20      	ldr	r3, [pc, #128]	@ (8000fac <MX_TIM3_Init+0xac>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f2e:	4b1f      	ldr	r3, [pc, #124]	@ (8000fac <MX_TIM3_Init+0xac>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000f34:	4b1d      	ldr	r3, [pc, #116]	@ (8000fac <MX_TIM3_Init+0xac>)
 8000f36:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000f3a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f3c:	4b1b      	ldr	r3, [pc, #108]	@ (8000fac <MX_TIM3_Init+0xac>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000f42:	4b1a      	ldr	r3, [pc, #104]	@ (8000fac <MX_TIM3_Init+0xac>)
 8000f44:	2280      	movs	r2, #128	@ 0x80
 8000f46:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000f48:	4818      	ldr	r0, [pc, #96]	@ (8000fac <MX_TIM3_Init+0xac>)
 8000f4a:	f001 fb7c 	bl	8002646 <HAL_TIM_PWM_Init>
 8000f4e:	4603      	mov	r3, r0
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d001      	beq.n	8000f58 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8000f54:	f7ff fe96 	bl	8000c84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000f60:	f107 0320 	add.w	r3, r7, #32
 8000f64:	4619      	mov	r1, r3
 8000f66:	4811      	ldr	r0, [pc, #68]	@ (8000fac <MX_TIM3_Init+0xac>)
 8000f68:	f002 fdb8 	bl	8003adc <HAL_TIMEx_MasterConfigSynchronization>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d001      	beq.n	8000f76 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8000f72:	f7ff fe87 	bl	8000c84 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000f76:	2360      	movs	r3, #96	@ 0x60
 8000f78:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000f82:	2300      	movs	r3, #0
 8000f84:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000f86:	1d3b      	adds	r3, r7, #4
 8000f88:	2204      	movs	r2, #4
 8000f8a:	4619      	mov	r1, r3
 8000f8c:	4807      	ldr	r0, [pc, #28]	@ (8000fac <MX_TIM3_Init+0xac>)
 8000f8e:	f001 ff7f 	bl	8002e90 <HAL_TIM_PWM_ConfigChannel>
 8000f92:	4603      	mov	r3, r0
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d001      	beq.n	8000f9c <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8000f98:	f7ff fe74 	bl	8000c84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000f9c:	4803      	ldr	r0, [pc, #12]	@ (8000fac <MX_TIM3_Init+0xac>)
 8000f9e:	f000 f879 	bl	8001094 <HAL_TIM_MspPostInit>

}
 8000fa2:	bf00      	nop
 8000fa4:	3728      	adds	r7, #40	@ 0x28
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd80      	pop	{r7, pc}
 8000faa:	bf00      	nop
 8000fac:	20000158 	.word	0x20000158
 8000fb0:	40000400 	.word	0x40000400

08000fb4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b08a      	sub	sp, #40	@ 0x28
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fbc:	f107 0314 	add.w	r3, r7, #20
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	601a      	str	r2, [r3, #0]
 8000fc4:	605a      	str	r2, [r3, #4]
 8000fc6:	609a      	str	r2, [r3, #8]
 8000fc8:	60da      	str	r2, [r3, #12]
 8000fca:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000fd4:	d133      	bne.n	800103e <HAL_TIM_Base_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	613b      	str	r3, [r7, #16]
 8000fda:	4b1b      	ldr	r3, [pc, #108]	@ (8001048 <HAL_TIM_Base_MspInit+0x94>)
 8000fdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fde:	4a1a      	ldr	r2, [pc, #104]	@ (8001048 <HAL_TIM_Base_MspInit+0x94>)
 8000fe0:	f043 0301 	orr.w	r3, r3, #1
 8000fe4:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fe6:	4b18      	ldr	r3, [pc, #96]	@ (8001048 <HAL_TIM_Base_MspInit+0x94>)
 8000fe8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fea:	f003 0301 	and.w	r3, r3, #1
 8000fee:	613b      	str	r3, [r7, #16]
 8000ff0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	60fb      	str	r3, [r7, #12]
 8000ff6:	4b14      	ldr	r3, [pc, #80]	@ (8001048 <HAL_TIM_Base_MspInit+0x94>)
 8000ff8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ffa:	4a13      	ldr	r2, [pc, #76]	@ (8001048 <HAL_TIM_Base_MspInit+0x94>)
 8000ffc:	f043 0301 	orr.w	r3, r3, #1
 8001000:	6313      	str	r3, [r2, #48]	@ 0x30
 8001002:	4b11      	ldr	r3, [pc, #68]	@ (8001048 <HAL_TIM_Base_MspInit+0x94>)
 8001004:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001006:	f003 0301 	and.w	r3, r3, #1
 800100a:	60fb      	str	r3, [r7, #12]
 800100c:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800100e:	2301      	movs	r3, #1
 8001010:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001012:	2302      	movs	r3, #2
 8001014:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001016:	2300      	movs	r3, #0
 8001018:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800101a:	2300      	movs	r3, #0
 800101c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800101e:	2301      	movs	r3, #1
 8001020:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001022:	f107 0314 	add.w	r3, r7, #20
 8001026:	4619      	mov	r1, r3
 8001028:	4808      	ldr	r0, [pc, #32]	@ (800104c <HAL_TIM_Base_MspInit+0x98>)
 800102a:	f000 fb27 	bl	800167c <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800102e:	2200      	movs	r2, #0
 8001030:	2100      	movs	r1, #0
 8001032:	201c      	movs	r0, #28
 8001034:	f000 fa59 	bl	80014ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001038:	201c      	movs	r0, #28
 800103a:	f000 fa72 	bl	8001522 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800103e:	bf00      	nop
 8001040:	3728      	adds	r7, #40	@ 0x28
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}
 8001046:	bf00      	nop
 8001048:	40023800 	.word	0x40023800
 800104c:	40020000 	.word	0x40020000

08001050 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001050:	b480      	push	{r7}
 8001052:	b085      	sub	sp, #20
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	4a0b      	ldr	r2, [pc, #44]	@ (800108c <HAL_TIM_PWM_MspInit+0x3c>)
 800105e:	4293      	cmp	r3, r2
 8001060:	d10d      	bne.n	800107e <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001062:	2300      	movs	r3, #0
 8001064:	60fb      	str	r3, [r7, #12]
 8001066:	4b0a      	ldr	r3, [pc, #40]	@ (8001090 <HAL_TIM_PWM_MspInit+0x40>)
 8001068:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800106a:	4a09      	ldr	r2, [pc, #36]	@ (8001090 <HAL_TIM_PWM_MspInit+0x40>)
 800106c:	f043 0302 	orr.w	r3, r3, #2
 8001070:	6413      	str	r3, [r2, #64]	@ 0x40
 8001072:	4b07      	ldr	r3, [pc, #28]	@ (8001090 <HAL_TIM_PWM_MspInit+0x40>)
 8001074:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001076:	f003 0302 	and.w	r3, r3, #2
 800107a:	60fb      	str	r3, [r7, #12]
 800107c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800107e:	bf00      	nop
 8001080:	3714      	adds	r7, #20
 8001082:	46bd      	mov	sp, r7
 8001084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001088:	4770      	bx	lr
 800108a:	bf00      	nop
 800108c:	40000400 	.word	0x40000400
 8001090:	40023800 	.word	0x40023800

08001094 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b088      	sub	sp, #32
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800109c:	f107 030c 	add.w	r3, r7, #12
 80010a0:	2200      	movs	r2, #0
 80010a2:	601a      	str	r2, [r3, #0]
 80010a4:	605a      	str	r2, [r3, #4]
 80010a6:	609a      	str	r2, [r3, #8]
 80010a8:	60da      	str	r2, [r3, #12]
 80010aa:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	4a12      	ldr	r2, [pc, #72]	@ (80010fc <HAL_TIM_MspPostInit+0x68>)
 80010b2:	4293      	cmp	r3, r2
 80010b4:	d11d      	bne.n	80010f2 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80010b6:	2300      	movs	r3, #0
 80010b8:	60bb      	str	r3, [r7, #8]
 80010ba:	4b11      	ldr	r3, [pc, #68]	@ (8001100 <HAL_TIM_MspPostInit+0x6c>)
 80010bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010be:	4a10      	ldr	r2, [pc, #64]	@ (8001100 <HAL_TIM_MspPostInit+0x6c>)
 80010c0:	f043 0304 	orr.w	r3, r3, #4
 80010c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80010c6:	4b0e      	ldr	r3, [pc, #56]	@ (8001100 <HAL_TIM_MspPostInit+0x6c>)
 80010c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ca:	f003 0304 	and.w	r3, r3, #4
 80010ce:	60bb      	str	r3, [r7, #8]
 80010d0:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80010d2:	2380      	movs	r3, #128	@ 0x80
 80010d4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010d6:	2302      	movs	r3, #2
 80010d8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010da:	2300      	movs	r3, #0
 80010dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010de:	2300      	movs	r3, #0
 80010e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80010e2:	2302      	movs	r3, #2
 80010e4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010e6:	f107 030c 	add.w	r3, r7, #12
 80010ea:	4619      	mov	r1, r3
 80010ec:	4805      	ldr	r0, [pc, #20]	@ (8001104 <HAL_TIM_MspPostInit+0x70>)
 80010ee:	f000 fac5 	bl	800167c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80010f2:	bf00      	nop
 80010f4:	3720      	adds	r7, #32
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	bf00      	nop
 80010fc:	40000400 	.word	0x40000400
 8001100:	40023800 	.word	0x40023800
 8001104:	40020800 	.word	0x40020800

08001108 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800110c:	4b11      	ldr	r3, [pc, #68]	@ (8001154 <MX_USART2_UART_Init+0x4c>)
 800110e:	4a12      	ldr	r2, [pc, #72]	@ (8001158 <MX_USART2_UART_Init+0x50>)
 8001110:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001112:	4b10      	ldr	r3, [pc, #64]	@ (8001154 <MX_USART2_UART_Init+0x4c>)
 8001114:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001118:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800111a:	4b0e      	ldr	r3, [pc, #56]	@ (8001154 <MX_USART2_UART_Init+0x4c>)
 800111c:	2200      	movs	r2, #0
 800111e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001120:	4b0c      	ldr	r3, [pc, #48]	@ (8001154 <MX_USART2_UART_Init+0x4c>)
 8001122:	2200      	movs	r2, #0
 8001124:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001126:	4b0b      	ldr	r3, [pc, #44]	@ (8001154 <MX_USART2_UART_Init+0x4c>)
 8001128:	2200      	movs	r2, #0
 800112a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800112c:	4b09      	ldr	r3, [pc, #36]	@ (8001154 <MX_USART2_UART_Init+0x4c>)
 800112e:	220c      	movs	r2, #12
 8001130:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001132:	4b08      	ldr	r3, [pc, #32]	@ (8001154 <MX_USART2_UART_Init+0x4c>)
 8001134:	2200      	movs	r2, #0
 8001136:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001138:	4b06      	ldr	r3, [pc, #24]	@ (8001154 <MX_USART2_UART_Init+0x4c>)
 800113a:	2200      	movs	r2, #0
 800113c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800113e:	4805      	ldr	r0, [pc, #20]	@ (8001154 <MX_USART2_UART_Init+0x4c>)
 8001140:	f002 fd5c 	bl	8003bfc <HAL_UART_Init>
 8001144:	4603      	mov	r3, r0
 8001146:	2b00      	cmp	r3, #0
 8001148:	d001      	beq.n	800114e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800114a:	f7ff fd9b 	bl	8000c84 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800114e:	bf00      	nop
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	200001a0 	.word	0x200001a0
 8001158:	40004400 	.word	0x40004400

0800115c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b08a      	sub	sp, #40	@ 0x28
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001164:	f107 0314 	add.w	r3, r7, #20
 8001168:	2200      	movs	r2, #0
 800116a:	601a      	str	r2, [r3, #0]
 800116c:	605a      	str	r2, [r3, #4]
 800116e:	609a      	str	r2, [r3, #8]
 8001170:	60da      	str	r2, [r3, #12]
 8001172:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	4a1d      	ldr	r2, [pc, #116]	@ (80011f0 <HAL_UART_MspInit+0x94>)
 800117a:	4293      	cmp	r3, r2
 800117c:	d133      	bne.n	80011e6 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800117e:	2300      	movs	r3, #0
 8001180:	613b      	str	r3, [r7, #16]
 8001182:	4b1c      	ldr	r3, [pc, #112]	@ (80011f4 <HAL_UART_MspInit+0x98>)
 8001184:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001186:	4a1b      	ldr	r2, [pc, #108]	@ (80011f4 <HAL_UART_MspInit+0x98>)
 8001188:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800118c:	6413      	str	r3, [r2, #64]	@ 0x40
 800118e:	4b19      	ldr	r3, [pc, #100]	@ (80011f4 <HAL_UART_MspInit+0x98>)
 8001190:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001192:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001196:	613b      	str	r3, [r7, #16]
 8001198:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800119a:	2300      	movs	r3, #0
 800119c:	60fb      	str	r3, [r7, #12]
 800119e:	4b15      	ldr	r3, [pc, #84]	@ (80011f4 <HAL_UART_MspInit+0x98>)
 80011a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011a2:	4a14      	ldr	r2, [pc, #80]	@ (80011f4 <HAL_UART_MspInit+0x98>)
 80011a4:	f043 0301 	orr.w	r3, r3, #1
 80011a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80011aa:	4b12      	ldr	r3, [pc, #72]	@ (80011f4 <HAL_UART_MspInit+0x98>)
 80011ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ae:	f003 0301 	and.w	r3, r3, #1
 80011b2:	60fb      	str	r3, [r7, #12]
 80011b4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80011b6:	230c      	movs	r3, #12
 80011b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011ba:	2302      	movs	r3, #2
 80011bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011be:	2300      	movs	r3, #0
 80011c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011c2:	2303      	movs	r3, #3
 80011c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80011c6:	2307      	movs	r3, #7
 80011c8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011ca:	f107 0314 	add.w	r3, r7, #20
 80011ce:	4619      	mov	r1, r3
 80011d0:	4809      	ldr	r0, [pc, #36]	@ (80011f8 <HAL_UART_MspInit+0x9c>)
 80011d2:	f000 fa53 	bl	800167c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80011d6:	2200      	movs	r2, #0
 80011d8:	2100      	movs	r1, #0
 80011da:	2026      	movs	r0, #38	@ 0x26
 80011dc:	f000 f985 	bl	80014ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80011e0:	2026      	movs	r0, #38	@ 0x26
 80011e2:	f000 f99e 	bl	8001522 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80011e6:	bf00      	nop
 80011e8:	3728      	adds	r7, #40	@ 0x28
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bd80      	pop	{r7, pc}
 80011ee:	bf00      	nop
 80011f0:	40004400 	.word	0x40004400
 80011f4:	40023800 	.word	0x40023800
 80011f8:	40020000 	.word	0x40020000

080011fc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80011fc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001234 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001200:	f7ff fde8 	bl	8000dd4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001204:	480c      	ldr	r0, [pc, #48]	@ (8001238 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001206:	490d      	ldr	r1, [pc, #52]	@ (800123c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001208:	4a0d      	ldr	r2, [pc, #52]	@ (8001240 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800120a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800120c:	e002      	b.n	8001214 <LoopCopyDataInit>

0800120e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800120e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001210:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001212:	3304      	adds	r3, #4

08001214 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001214:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001216:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001218:	d3f9      	bcc.n	800120e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800121a:	4a0a      	ldr	r2, [pc, #40]	@ (8001244 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800121c:	4c0a      	ldr	r4, [pc, #40]	@ (8001248 <LoopFillZerobss+0x22>)
  movs r3, #0
 800121e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001220:	e001      	b.n	8001226 <LoopFillZerobss>

08001222 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001222:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001224:	3204      	adds	r2, #4

08001226 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001226:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001228:	d3fb      	bcc.n	8001222 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800122a:	f003 fe33 	bl	8004e94 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800122e:	f7ff fbf7 	bl	8000a20 <main>
  bx  lr    
 8001232:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001234:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001238:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800123c:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001240:	0800599c 	.word	0x0800599c
  ldr r2, =_sbss
 8001244:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001248:	20000334 	.word	0x20000334

0800124c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800124c:	e7fe      	b.n	800124c <ADC_IRQHandler>
	...

08001250 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001254:	4b0e      	ldr	r3, [pc, #56]	@ (8001290 <HAL_Init+0x40>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	4a0d      	ldr	r2, [pc, #52]	@ (8001290 <HAL_Init+0x40>)
 800125a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800125e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001260:	4b0b      	ldr	r3, [pc, #44]	@ (8001290 <HAL_Init+0x40>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	4a0a      	ldr	r2, [pc, #40]	@ (8001290 <HAL_Init+0x40>)
 8001266:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800126a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800126c:	4b08      	ldr	r3, [pc, #32]	@ (8001290 <HAL_Init+0x40>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	4a07      	ldr	r2, [pc, #28]	@ (8001290 <HAL_Init+0x40>)
 8001272:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001276:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001278:	2003      	movs	r0, #3
 800127a:	f000 f92b 	bl	80014d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800127e:	2000      	movs	r0, #0
 8001280:	f000 f808 	bl	8001294 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001284:	f7ff fd04 	bl	8000c90 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001288:	2300      	movs	r3, #0
}
 800128a:	4618      	mov	r0, r3
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	40023c00 	.word	0x40023c00

08001294 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b082      	sub	sp, #8
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800129c:	4b12      	ldr	r3, [pc, #72]	@ (80012e8 <HAL_InitTick+0x54>)
 800129e:	681a      	ldr	r2, [r3, #0]
 80012a0:	4b12      	ldr	r3, [pc, #72]	@ (80012ec <HAL_InitTick+0x58>)
 80012a2:	781b      	ldrb	r3, [r3, #0]
 80012a4:	4619      	mov	r1, r3
 80012a6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80012ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80012b2:	4618      	mov	r0, r3
 80012b4:	f000 f943 	bl	800153e <HAL_SYSTICK_Config>
 80012b8:	4603      	mov	r3, r0
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d001      	beq.n	80012c2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80012be:	2301      	movs	r3, #1
 80012c0:	e00e      	b.n	80012e0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	2b0f      	cmp	r3, #15
 80012c6:	d80a      	bhi.n	80012de <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012c8:	2200      	movs	r2, #0
 80012ca:	6879      	ldr	r1, [r7, #4]
 80012cc:	f04f 30ff 	mov.w	r0, #4294967295
 80012d0:	f000 f90b 	bl	80014ea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80012d4:	4a06      	ldr	r2, [pc, #24]	@ (80012f0 <HAL_InitTick+0x5c>)
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80012da:	2300      	movs	r3, #0
 80012dc:	e000      	b.n	80012e0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80012de:	2301      	movs	r3, #1
}
 80012e0:	4618      	mov	r0, r3
 80012e2:	3708      	adds	r7, #8
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bd80      	pop	{r7, pc}
 80012e8:	20000000 	.word	0x20000000
 80012ec:	20000008 	.word	0x20000008
 80012f0:	20000004 	.word	0x20000004

080012f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012f4:	b480      	push	{r7}
 80012f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80012f8:	4b06      	ldr	r3, [pc, #24]	@ (8001314 <HAL_IncTick+0x20>)
 80012fa:	781b      	ldrb	r3, [r3, #0]
 80012fc:	461a      	mov	r2, r3
 80012fe:	4b06      	ldr	r3, [pc, #24]	@ (8001318 <HAL_IncTick+0x24>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	4413      	add	r3, r2
 8001304:	4a04      	ldr	r2, [pc, #16]	@ (8001318 <HAL_IncTick+0x24>)
 8001306:	6013      	str	r3, [r2, #0]
}
 8001308:	bf00      	nop
 800130a:	46bd      	mov	sp, r7
 800130c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001310:	4770      	bx	lr
 8001312:	bf00      	nop
 8001314:	20000008 	.word	0x20000008
 8001318:	200001e8 	.word	0x200001e8

0800131c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800131c:	b480      	push	{r7}
 800131e:	af00      	add	r7, sp, #0
  return uwTick;
 8001320:	4b03      	ldr	r3, [pc, #12]	@ (8001330 <HAL_GetTick+0x14>)
 8001322:	681b      	ldr	r3, [r3, #0]
}
 8001324:	4618      	mov	r0, r3
 8001326:	46bd      	mov	sp, r7
 8001328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132c:	4770      	bx	lr
 800132e:	bf00      	nop
 8001330:	200001e8 	.word	0x200001e8

08001334 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001334:	b480      	push	{r7}
 8001336:	b085      	sub	sp, #20
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	f003 0307 	and.w	r3, r3, #7
 8001342:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001344:	4b0c      	ldr	r3, [pc, #48]	@ (8001378 <__NVIC_SetPriorityGrouping+0x44>)
 8001346:	68db      	ldr	r3, [r3, #12]
 8001348:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800134a:	68ba      	ldr	r2, [r7, #8]
 800134c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001350:	4013      	ands	r3, r2
 8001352:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001358:	68bb      	ldr	r3, [r7, #8]
 800135a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800135c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001360:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001364:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001366:	4a04      	ldr	r2, [pc, #16]	@ (8001378 <__NVIC_SetPriorityGrouping+0x44>)
 8001368:	68bb      	ldr	r3, [r7, #8]
 800136a:	60d3      	str	r3, [r2, #12]
}
 800136c:	bf00      	nop
 800136e:	3714      	adds	r7, #20
 8001370:	46bd      	mov	sp, r7
 8001372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001376:	4770      	bx	lr
 8001378:	e000ed00 	.word	0xe000ed00

0800137c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800137c:	b480      	push	{r7}
 800137e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001380:	4b04      	ldr	r3, [pc, #16]	@ (8001394 <__NVIC_GetPriorityGrouping+0x18>)
 8001382:	68db      	ldr	r3, [r3, #12]
 8001384:	0a1b      	lsrs	r3, r3, #8
 8001386:	f003 0307 	and.w	r3, r3, #7
}
 800138a:	4618      	mov	r0, r3
 800138c:	46bd      	mov	sp, r7
 800138e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001392:	4770      	bx	lr
 8001394:	e000ed00 	.word	0xe000ed00

08001398 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001398:	b480      	push	{r7}
 800139a:	b083      	sub	sp, #12
 800139c:	af00      	add	r7, sp, #0
 800139e:	4603      	mov	r3, r0
 80013a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	db0b      	blt.n	80013c2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013aa:	79fb      	ldrb	r3, [r7, #7]
 80013ac:	f003 021f 	and.w	r2, r3, #31
 80013b0:	4907      	ldr	r1, [pc, #28]	@ (80013d0 <__NVIC_EnableIRQ+0x38>)
 80013b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013b6:	095b      	lsrs	r3, r3, #5
 80013b8:	2001      	movs	r0, #1
 80013ba:	fa00 f202 	lsl.w	r2, r0, r2
 80013be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80013c2:	bf00      	nop
 80013c4:	370c      	adds	r7, #12
 80013c6:	46bd      	mov	sp, r7
 80013c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013cc:	4770      	bx	lr
 80013ce:	bf00      	nop
 80013d0:	e000e100 	.word	0xe000e100

080013d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80013d4:	b480      	push	{r7}
 80013d6:	b083      	sub	sp, #12
 80013d8:	af00      	add	r7, sp, #0
 80013da:	4603      	mov	r3, r0
 80013dc:	6039      	str	r1, [r7, #0]
 80013de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	db0a      	blt.n	80013fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013e8:	683b      	ldr	r3, [r7, #0]
 80013ea:	b2da      	uxtb	r2, r3
 80013ec:	490c      	ldr	r1, [pc, #48]	@ (8001420 <__NVIC_SetPriority+0x4c>)
 80013ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013f2:	0112      	lsls	r2, r2, #4
 80013f4:	b2d2      	uxtb	r2, r2
 80013f6:	440b      	add	r3, r1
 80013f8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80013fc:	e00a      	b.n	8001414 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013fe:	683b      	ldr	r3, [r7, #0]
 8001400:	b2da      	uxtb	r2, r3
 8001402:	4908      	ldr	r1, [pc, #32]	@ (8001424 <__NVIC_SetPriority+0x50>)
 8001404:	79fb      	ldrb	r3, [r7, #7]
 8001406:	f003 030f 	and.w	r3, r3, #15
 800140a:	3b04      	subs	r3, #4
 800140c:	0112      	lsls	r2, r2, #4
 800140e:	b2d2      	uxtb	r2, r2
 8001410:	440b      	add	r3, r1
 8001412:	761a      	strb	r2, [r3, #24]
}
 8001414:	bf00      	nop
 8001416:	370c      	adds	r7, #12
 8001418:	46bd      	mov	sp, r7
 800141a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141e:	4770      	bx	lr
 8001420:	e000e100 	.word	0xe000e100
 8001424:	e000ed00 	.word	0xe000ed00

08001428 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001428:	b480      	push	{r7}
 800142a:	b089      	sub	sp, #36	@ 0x24
 800142c:	af00      	add	r7, sp, #0
 800142e:	60f8      	str	r0, [r7, #12]
 8001430:	60b9      	str	r1, [r7, #8]
 8001432:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	f003 0307 	and.w	r3, r3, #7
 800143a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800143c:	69fb      	ldr	r3, [r7, #28]
 800143e:	f1c3 0307 	rsb	r3, r3, #7
 8001442:	2b04      	cmp	r3, #4
 8001444:	bf28      	it	cs
 8001446:	2304      	movcs	r3, #4
 8001448:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800144a:	69fb      	ldr	r3, [r7, #28]
 800144c:	3304      	adds	r3, #4
 800144e:	2b06      	cmp	r3, #6
 8001450:	d902      	bls.n	8001458 <NVIC_EncodePriority+0x30>
 8001452:	69fb      	ldr	r3, [r7, #28]
 8001454:	3b03      	subs	r3, #3
 8001456:	e000      	b.n	800145a <NVIC_EncodePriority+0x32>
 8001458:	2300      	movs	r3, #0
 800145a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800145c:	f04f 32ff 	mov.w	r2, #4294967295
 8001460:	69bb      	ldr	r3, [r7, #24]
 8001462:	fa02 f303 	lsl.w	r3, r2, r3
 8001466:	43da      	mvns	r2, r3
 8001468:	68bb      	ldr	r3, [r7, #8]
 800146a:	401a      	ands	r2, r3
 800146c:	697b      	ldr	r3, [r7, #20]
 800146e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001470:	f04f 31ff 	mov.w	r1, #4294967295
 8001474:	697b      	ldr	r3, [r7, #20]
 8001476:	fa01 f303 	lsl.w	r3, r1, r3
 800147a:	43d9      	mvns	r1, r3
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001480:	4313      	orrs	r3, r2
         );
}
 8001482:	4618      	mov	r0, r3
 8001484:	3724      	adds	r7, #36	@ 0x24
 8001486:	46bd      	mov	sp, r7
 8001488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148c:	4770      	bx	lr
	...

08001490 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b082      	sub	sp, #8
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	3b01      	subs	r3, #1
 800149c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80014a0:	d301      	bcc.n	80014a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80014a2:	2301      	movs	r3, #1
 80014a4:	e00f      	b.n	80014c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80014a6:	4a0a      	ldr	r2, [pc, #40]	@ (80014d0 <SysTick_Config+0x40>)
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	3b01      	subs	r3, #1
 80014ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80014ae:	210f      	movs	r1, #15
 80014b0:	f04f 30ff 	mov.w	r0, #4294967295
 80014b4:	f7ff ff8e 	bl	80013d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014b8:	4b05      	ldr	r3, [pc, #20]	@ (80014d0 <SysTick_Config+0x40>)
 80014ba:	2200      	movs	r2, #0
 80014bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014be:	4b04      	ldr	r3, [pc, #16]	@ (80014d0 <SysTick_Config+0x40>)
 80014c0:	2207      	movs	r2, #7
 80014c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80014c4:	2300      	movs	r3, #0
}
 80014c6:	4618      	mov	r0, r3
 80014c8:	3708      	adds	r7, #8
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}
 80014ce:	bf00      	nop
 80014d0:	e000e010 	.word	0xe000e010

080014d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b082      	sub	sp, #8
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80014dc:	6878      	ldr	r0, [r7, #4]
 80014de:	f7ff ff29 	bl	8001334 <__NVIC_SetPriorityGrouping>
}
 80014e2:	bf00      	nop
 80014e4:	3708      	adds	r7, #8
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}

080014ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80014ea:	b580      	push	{r7, lr}
 80014ec:	b086      	sub	sp, #24
 80014ee:	af00      	add	r7, sp, #0
 80014f0:	4603      	mov	r3, r0
 80014f2:	60b9      	str	r1, [r7, #8]
 80014f4:	607a      	str	r2, [r7, #4]
 80014f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80014f8:	2300      	movs	r3, #0
 80014fa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80014fc:	f7ff ff3e 	bl	800137c <__NVIC_GetPriorityGrouping>
 8001500:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001502:	687a      	ldr	r2, [r7, #4]
 8001504:	68b9      	ldr	r1, [r7, #8]
 8001506:	6978      	ldr	r0, [r7, #20]
 8001508:	f7ff ff8e 	bl	8001428 <NVIC_EncodePriority>
 800150c:	4602      	mov	r2, r0
 800150e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001512:	4611      	mov	r1, r2
 8001514:	4618      	mov	r0, r3
 8001516:	f7ff ff5d 	bl	80013d4 <__NVIC_SetPriority>
}
 800151a:	bf00      	nop
 800151c:	3718      	adds	r7, #24
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}

08001522 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001522:	b580      	push	{r7, lr}
 8001524:	b082      	sub	sp, #8
 8001526:	af00      	add	r7, sp, #0
 8001528:	4603      	mov	r3, r0
 800152a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800152c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001530:	4618      	mov	r0, r3
 8001532:	f7ff ff31 	bl	8001398 <__NVIC_EnableIRQ>
}
 8001536:	bf00      	nop
 8001538:	3708      	adds	r7, #8
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}

0800153e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800153e:	b580      	push	{r7, lr}
 8001540:	b082      	sub	sp, #8
 8001542:	af00      	add	r7, sp, #0
 8001544:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001546:	6878      	ldr	r0, [r7, #4]
 8001548:	f7ff ffa2 	bl	8001490 <SysTick_Config>
 800154c:	4603      	mov	r3, r0
}
 800154e:	4618      	mov	r0, r3
 8001550:	3708      	adds	r7, #8
 8001552:	46bd      	mov	sp, r7
 8001554:	bd80      	pop	{r7, pc}

08001556 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001556:	b580      	push	{r7, lr}
 8001558:	b084      	sub	sp, #16
 800155a:	af00      	add	r7, sp, #0
 800155c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001562:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001564:	f7ff feda 	bl	800131c <HAL_GetTick>
 8001568:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001570:	b2db      	uxtb	r3, r3
 8001572:	2b02      	cmp	r3, #2
 8001574:	d008      	beq.n	8001588 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	2280      	movs	r2, #128	@ 0x80
 800157a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	2200      	movs	r2, #0
 8001580:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001584:	2301      	movs	r3, #1
 8001586:	e052      	b.n	800162e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	681a      	ldr	r2, [r3, #0]
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	f022 0216 	bic.w	r2, r2, #22
 8001596:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	695a      	ldr	r2, [r3, #20]
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80015a6:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d103      	bne.n	80015b8 <HAL_DMA_Abort+0x62>
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d007      	beq.n	80015c8 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	681a      	ldr	r2, [r3, #0]
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	f022 0208 	bic.w	r2, r2, #8
 80015c6:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	681a      	ldr	r2, [r3, #0]
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	f022 0201 	bic.w	r2, r2, #1
 80015d6:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80015d8:	e013      	b.n	8001602 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80015da:	f7ff fe9f 	bl	800131c <HAL_GetTick>
 80015de:	4602      	mov	r2, r0
 80015e0:	68bb      	ldr	r3, [r7, #8]
 80015e2:	1ad3      	subs	r3, r2, r3
 80015e4:	2b05      	cmp	r3, #5
 80015e6:	d90c      	bls.n	8001602 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	2220      	movs	r2, #32
 80015ec:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	2203      	movs	r2, #3
 80015f2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	2200      	movs	r2, #0
 80015fa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80015fe:	2303      	movs	r3, #3
 8001600:	e015      	b.n	800162e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	f003 0301 	and.w	r3, r3, #1
 800160c:	2b00      	cmp	r3, #0
 800160e:	d1e4      	bne.n	80015da <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001614:	223f      	movs	r2, #63	@ 0x3f
 8001616:	409a      	lsls	r2, r3
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	2201      	movs	r2, #1
 8001620:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	2200      	movs	r2, #0
 8001628:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800162c:	2300      	movs	r3, #0
}
 800162e:	4618      	mov	r0, r3
 8001630:	3710      	adds	r7, #16
 8001632:	46bd      	mov	sp, r7
 8001634:	bd80      	pop	{r7, pc}

08001636 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001636:	b480      	push	{r7}
 8001638:	b083      	sub	sp, #12
 800163a:	af00      	add	r7, sp, #0
 800163c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001644:	b2db      	uxtb	r3, r3
 8001646:	2b02      	cmp	r3, #2
 8001648:	d004      	beq.n	8001654 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	2280      	movs	r2, #128	@ 0x80
 800164e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001650:	2301      	movs	r3, #1
 8001652:	e00c      	b.n	800166e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	2205      	movs	r2, #5
 8001658:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	681a      	ldr	r2, [r3, #0]
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	f022 0201 	bic.w	r2, r2, #1
 800166a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800166c:	2300      	movs	r3, #0
}
 800166e:	4618      	mov	r0, r3
 8001670:	370c      	adds	r7, #12
 8001672:	46bd      	mov	sp, r7
 8001674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001678:	4770      	bx	lr
	...

0800167c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800167c:	b480      	push	{r7}
 800167e:	b089      	sub	sp, #36	@ 0x24
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
 8001684:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001686:	2300      	movs	r3, #0
 8001688:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800168a:	2300      	movs	r3, #0
 800168c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800168e:	2300      	movs	r3, #0
 8001690:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001692:	2300      	movs	r3, #0
 8001694:	61fb      	str	r3, [r7, #28]
 8001696:	e165      	b.n	8001964 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001698:	2201      	movs	r2, #1
 800169a:	69fb      	ldr	r3, [r7, #28]
 800169c:	fa02 f303 	lsl.w	r3, r2, r3
 80016a0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80016a2:	683b      	ldr	r3, [r7, #0]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	697a      	ldr	r2, [r7, #20]
 80016a8:	4013      	ands	r3, r2
 80016aa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80016ac:	693a      	ldr	r2, [r7, #16]
 80016ae:	697b      	ldr	r3, [r7, #20]
 80016b0:	429a      	cmp	r2, r3
 80016b2:	f040 8154 	bne.w	800195e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80016b6:	683b      	ldr	r3, [r7, #0]
 80016b8:	685b      	ldr	r3, [r3, #4]
 80016ba:	f003 0303 	and.w	r3, r3, #3
 80016be:	2b01      	cmp	r3, #1
 80016c0:	d005      	beq.n	80016ce <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80016c2:	683b      	ldr	r3, [r7, #0]
 80016c4:	685b      	ldr	r3, [r3, #4]
 80016c6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80016ca:	2b02      	cmp	r3, #2
 80016cc:	d130      	bne.n	8001730 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	689b      	ldr	r3, [r3, #8]
 80016d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80016d4:	69fb      	ldr	r3, [r7, #28]
 80016d6:	005b      	lsls	r3, r3, #1
 80016d8:	2203      	movs	r2, #3
 80016da:	fa02 f303 	lsl.w	r3, r2, r3
 80016de:	43db      	mvns	r3, r3
 80016e0:	69ba      	ldr	r2, [r7, #24]
 80016e2:	4013      	ands	r3, r2
 80016e4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80016e6:	683b      	ldr	r3, [r7, #0]
 80016e8:	68da      	ldr	r2, [r3, #12]
 80016ea:	69fb      	ldr	r3, [r7, #28]
 80016ec:	005b      	lsls	r3, r3, #1
 80016ee:	fa02 f303 	lsl.w	r3, r2, r3
 80016f2:	69ba      	ldr	r2, [r7, #24]
 80016f4:	4313      	orrs	r3, r2
 80016f6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	69ba      	ldr	r2, [r7, #24]
 80016fc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	685b      	ldr	r3, [r3, #4]
 8001702:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001704:	2201      	movs	r2, #1
 8001706:	69fb      	ldr	r3, [r7, #28]
 8001708:	fa02 f303 	lsl.w	r3, r2, r3
 800170c:	43db      	mvns	r3, r3
 800170e:	69ba      	ldr	r2, [r7, #24]
 8001710:	4013      	ands	r3, r2
 8001712:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001714:	683b      	ldr	r3, [r7, #0]
 8001716:	685b      	ldr	r3, [r3, #4]
 8001718:	091b      	lsrs	r3, r3, #4
 800171a:	f003 0201 	and.w	r2, r3, #1
 800171e:	69fb      	ldr	r3, [r7, #28]
 8001720:	fa02 f303 	lsl.w	r3, r2, r3
 8001724:	69ba      	ldr	r2, [r7, #24]
 8001726:	4313      	orrs	r3, r2
 8001728:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	69ba      	ldr	r2, [r7, #24]
 800172e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001730:	683b      	ldr	r3, [r7, #0]
 8001732:	685b      	ldr	r3, [r3, #4]
 8001734:	f003 0303 	and.w	r3, r3, #3
 8001738:	2b03      	cmp	r3, #3
 800173a:	d017      	beq.n	800176c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	68db      	ldr	r3, [r3, #12]
 8001740:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001742:	69fb      	ldr	r3, [r7, #28]
 8001744:	005b      	lsls	r3, r3, #1
 8001746:	2203      	movs	r2, #3
 8001748:	fa02 f303 	lsl.w	r3, r2, r3
 800174c:	43db      	mvns	r3, r3
 800174e:	69ba      	ldr	r2, [r7, #24]
 8001750:	4013      	ands	r3, r2
 8001752:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001754:	683b      	ldr	r3, [r7, #0]
 8001756:	689a      	ldr	r2, [r3, #8]
 8001758:	69fb      	ldr	r3, [r7, #28]
 800175a:	005b      	lsls	r3, r3, #1
 800175c:	fa02 f303 	lsl.w	r3, r2, r3
 8001760:	69ba      	ldr	r2, [r7, #24]
 8001762:	4313      	orrs	r3, r2
 8001764:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	69ba      	ldr	r2, [r7, #24]
 800176a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	685b      	ldr	r3, [r3, #4]
 8001770:	f003 0303 	and.w	r3, r3, #3
 8001774:	2b02      	cmp	r3, #2
 8001776:	d123      	bne.n	80017c0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001778:	69fb      	ldr	r3, [r7, #28]
 800177a:	08da      	lsrs	r2, r3, #3
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	3208      	adds	r2, #8
 8001780:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001784:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001786:	69fb      	ldr	r3, [r7, #28]
 8001788:	f003 0307 	and.w	r3, r3, #7
 800178c:	009b      	lsls	r3, r3, #2
 800178e:	220f      	movs	r2, #15
 8001790:	fa02 f303 	lsl.w	r3, r2, r3
 8001794:	43db      	mvns	r3, r3
 8001796:	69ba      	ldr	r2, [r7, #24]
 8001798:	4013      	ands	r3, r2
 800179a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800179c:	683b      	ldr	r3, [r7, #0]
 800179e:	691a      	ldr	r2, [r3, #16]
 80017a0:	69fb      	ldr	r3, [r7, #28]
 80017a2:	f003 0307 	and.w	r3, r3, #7
 80017a6:	009b      	lsls	r3, r3, #2
 80017a8:	fa02 f303 	lsl.w	r3, r2, r3
 80017ac:	69ba      	ldr	r2, [r7, #24]
 80017ae:	4313      	orrs	r3, r2
 80017b0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80017b2:	69fb      	ldr	r3, [r7, #28]
 80017b4:	08da      	lsrs	r2, r3, #3
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	3208      	adds	r2, #8
 80017ba:	69b9      	ldr	r1, [r7, #24]
 80017bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80017c6:	69fb      	ldr	r3, [r7, #28]
 80017c8:	005b      	lsls	r3, r3, #1
 80017ca:	2203      	movs	r2, #3
 80017cc:	fa02 f303 	lsl.w	r3, r2, r3
 80017d0:	43db      	mvns	r3, r3
 80017d2:	69ba      	ldr	r2, [r7, #24]
 80017d4:	4013      	ands	r3, r2
 80017d6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80017d8:	683b      	ldr	r3, [r7, #0]
 80017da:	685b      	ldr	r3, [r3, #4]
 80017dc:	f003 0203 	and.w	r2, r3, #3
 80017e0:	69fb      	ldr	r3, [r7, #28]
 80017e2:	005b      	lsls	r3, r3, #1
 80017e4:	fa02 f303 	lsl.w	r3, r2, r3
 80017e8:	69ba      	ldr	r2, [r7, #24]
 80017ea:	4313      	orrs	r3, r2
 80017ec:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	69ba      	ldr	r2, [r7, #24]
 80017f2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80017f4:	683b      	ldr	r3, [r7, #0]
 80017f6:	685b      	ldr	r3, [r3, #4]
 80017f8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	f000 80ae 	beq.w	800195e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001802:	2300      	movs	r3, #0
 8001804:	60fb      	str	r3, [r7, #12]
 8001806:	4b5d      	ldr	r3, [pc, #372]	@ (800197c <HAL_GPIO_Init+0x300>)
 8001808:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800180a:	4a5c      	ldr	r2, [pc, #368]	@ (800197c <HAL_GPIO_Init+0x300>)
 800180c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001810:	6453      	str	r3, [r2, #68]	@ 0x44
 8001812:	4b5a      	ldr	r3, [pc, #360]	@ (800197c <HAL_GPIO_Init+0x300>)
 8001814:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001816:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800181a:	60fb      	str	r3, [r7, #12]
 800181c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800181e:	4a58      	ldr	r2, [pc, #352]	@ (8001980 <HAL_GPIO_Init+0x304>)
 8001820:	69fb      	ldr	r3, [r7, #28]
 8001822:	089b      	lsrs	r3, r3, #2
 8001824:	3302      	adds	r3, #2
 8001826:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800182a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800182c:	69fb      	ldr	r3, [r7, #28]
 800182e:	f003 0303 	and.w	r3, r3, #3
 8001832:	009b      	lsls	r3, r3, #2
 8001834:	220f      	movs	r2, #15
 8001836:	fa02 f303 	lsl.w	r3, r2, r3
 800183a:	43db      	mvns	r3, r3
 800183c:	69ba      	ldr	r2, [r7, #24]
 800183e:	4013      	ands	r3, r2
 8001840:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	4a4f      	ldr	r2, [pc, #316]	@ (8001984 <HAL_GPIO_Init+0x308>)
 8001846:	4293      	cmp	r3, r2
 8001848:	d025      	beq.n	8001896 <HAL_GPIO_Init+0x21a>
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	4a4e      	ldr	r2, [pc, #312]	@ (8001988 <HAL_GPIO_Init+0x30c>)
 800184e:	4293      	cmp	r3, r2
 8001850:	d01f      	beq.n	8001892 <HAL_GPIO_Init+0x216>
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	4a4d      	ldr	r2, [pc, #308]	@ (800198c <HAL_GPIO_Init+0x310>)
 8001856:	4293      	cmp	r3, r2
 8001858:	d019      	beq.n	800188e <HAL_GPIO_Init+0x212>
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	4a4c      	ldr	r2, [pc, #304]	@ (8001990 <HAL_GPIO_Init+0x314>)
 800185e:	4293      	cmp	r3, r2
 8001860:	d013      	beq.n	800188a <HAL_GPIO_Init+0x20e>
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	4a4b      	ldr	r2, [pc, #300]	@ (8001994 <HAL_GPIO_Init+0x318>)
 8001866:	4293      	cmp	r3, r2
 8001868:	d00d      	beq.n	8001886 <HAL_GPIO_Init+0x20a>
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	4a4a      	ldr	r2, [pc, #296]	@ (8001998 <HAL_GPIO_Init+0x31c>)
 800186e:	4293      	cmp	r3, r2
 8001870:	d007      	beq.n	8001882 <HAL_GPIO_Init+0x206>
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	4a49      	ldr	r2, [pc, #292]	@ (800199c <HAL_GPIO_Init+0x320>)
 8001876:	4293      	cmp	r3, r2
 8001878:	d101      	bne.n	800187e <HAL_GPIO_Init+0x202>
 800187a:	2306      	movs	r3, #6
 800187c:	e00c      	b.n	8001898 <HAL_GPIO_Init+0x21c>
 800187e:	2307      	movs	r3, #7
 8001880:	e00a      	b.n	8001898 <HAL_GPIO_Init+0x21c>
 8001882:	2305      	movs	r3, #5
 8001884:	e008      	b.n	8001898 <HAL_GPIO_Init+0x21c>
 8001886:	2304      	movs	r3, #4
 8001888:	e006      	b.n	8001898 <HAL_GPIO_Init+0x21c>
 800188a:	2303      	movs	r3, #3
 800188c:	e004      	b.n	8001898 <HAL_GPIO_Init+0x21c>
 800188e:	2302      	movs	r3, #2
 8001890:	e002      	b.n	8001898 <HAL_GPIO_Init+0x21c>
 8001892:	2301      	movs	r3, #1
 8001894:	e000      	b.n	8001898 <HAL_GPIO_Init+0x21c>
 8001896:	2300      	movs	r3, #0
 8001898:	69fa      	ldr	r2, [r7, #28]
 800189a:	f002 0203 	and.w	r2, r2, #3
 800189e:	0092      	lsls	r2, r2, #2
 80018a0:	4093      	lsls	r3, r2
 80018a2:	69ba      	ldr	r2, [r7, #24]
 80018a4:	4313      	orrs	r3, r2
 80018a6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80018a8:	4935      	ldr	r1, [pc, #212]	@ (8001980 <HAL_GPIO_Init+0x304>)
 80018aa:	69fb      	ldr	r3, [r7, #28]
 80018ac:	089b      	lsrs	r3, r3, #2
 80018ae:	3302      	adds	r3, #2
 80018b0:	69ba      	ldr	r2, [r7, #24]
 80018b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80018b6:	4b3a      	ldr	r3, [pc, #232]	@ (80019a0 <HAL_GPIO_Init+0x324>)
 80018b8:	689b      	ldr	r3, [r3, #8]
 80018ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80018bc:	693b      	ldr	r3, [r7, #16]
 80018be:	43db      	mvns	r3, r3
 80018c0:	69ba      	ldr	r2, [r7, #24]
 80018c2:	4013      	ands	r3, r2
 80018c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80018c6:	683b      	ldr	r3, [r7, #0]
 80018c8:	685b      	ldr	r3, [r3, #4]
 80018ca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d003      	beq.n	80018da <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80018d2:	69ba      	ldr	r2, [r7, #24]
 80018d4:	693b      	ldr	r3, [r7, #16]
 80018d6:	4313      	orrs	r3, r2
 80018d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80018da:	4a31      	ldr	r2, [pc, #196]	@ (80019a0 <HAL_GPIO_Init+0x324>)
 80018dc:	69bb      	ldr	r3, [r7, #24]
 80018de:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80018e0:	4b2f      	ldr	r3, [pc, #188]	@ (80019a0 <HAL_GPIO_Init+0x324>)
 80018e2:	68db      	ldr	r3, [r3, #12]
 80018e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80018e6:	693b      	ldr	r3, [r7, #16]
 80018e8:	43db      	mvns	r3, r3
 80018ea:	69ba      	ldr	r2, [r7, #24]
 80018ec:	4013      	ands	r3, r2
 80018ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80018f0:	683b      	ldr	r3, [r7, #0]
 80018f2:	685b      	ldr	r3, [r3, #4]
 80018f4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d003      	beq.n	8001904 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80018fc:	69ba      	ldr	r2, [r7, #24]
 80018fe:	693b      	ldr	r3, [r7, #16]
 8001900:	4313      	orrs	r3, r2
 8001902:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001904:	4a26      	ldr	r2, [pc, #152]	@ (80019a0 <HAL_GPIO_Init+0x324>)
 8001906:	69bb      	ldr	r3, [r7, #24]
 8001908:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800190a:	4b25      	ldr	r3, [pc, #148]	@ (80019a0 <HAL_GPIO_Init+0x324>)
 800190c:	685b      	ldr	r3, [r3, #4]
 800190e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001910:	693b      	ldr	r3, [r7, #16]
 8001912:	43db      	mvns	r3, r3
 8001914:	69ba      	ldr	r2, [r7, #24]
 8001916:	4013      	ands	r3, r2
 8001918:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800191a:	683b      	ldr	r3, [r7, #0]
 800191c:	685b      	ldr	r3, [r3, #4]
 800191e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001922:	2b00      	cmp	r3, #0
 8001924:	d003      	beq.n	800192e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001926:	69ba      	ldr	r2, [r7, #24]
 8001928:	693b      	ldr	r3, [r7, #16]
 800192a:	4313      	orrs	r3, r2
 800192c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800192e:	4a1c      	ldr	r2, [pc, #112]	@ (80019a0 <HAL_GPIO_Init+0x324>)
 8001930:	69bb      	ldr	r3, [r7, #24]
 8001932:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001934:	4b1a      	ldr	r3, [pc, #104]	@ (80019a0 <HAL_GPIO_Init+0x324>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800193a:	693b      	ldr	r3, [r7, #16]
 800193c:	43db      	mvns	r3, r3
 800193e:	69ba      	ldr	r2, [r7, #24]
 8001940:	4013      	ands	r3, r2
 8001942:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001944:	683b      	ldr	r3, [r7, #0]
 8001946:	685b      	ldr	r3, [r3, #4]
 8001948:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800194c:	2b00      	cmp	r3, #0
 800194e:	d003      	beq.n	8001958 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001950:	69ba      	ldr	r2, [r7, #24]
 8001952:	693b      	ldr	r3, [r7, #16]
 8001954:	4313      	orrs	r3, r2
 8001956:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001958:	4a11      	ldr	r2, [pc, #68]	@ (80019a0 <HAL_GPIO_Init+0x324>)
 800195a:	69bb      	ldr	r3, [r7, #24]
 800195c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800195e:	69fb      	ldr	r3, [r7, #28]
 8001960:	3301      	adds	r3, #1
 8001962:	61fb      	str	r3, [r7, #28]
 8001964:	69fb      	ldr	r3, [r7, #28]
 8001966:	2b0f      	cmp	r3, #15
 8001968:	f67f ae96 	bls.w	8001698 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800196c:	bf00      	nop
 800196e:	bf00      	nop
 8001970:	3724      	adds	r7, #36	@ 0x24
 8001972:	46bd      	mov	sp, r7
 8001974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001978:	4770      	bx	lr
 800197a:	bf00      	nop
 800197c:	40023800 	.word	0x40023800
 8001980:	40013800 	.word	0x40013800
 8001984:	40020000 	.word	0x40020000
 8001988:	40020400 	.word	0x40020400
 800198c:	40020800 	.word	0x40020800
 8001990:	40020c00 	.word	0x40020c00
 8001994:	40021000 	.word	0x40021000
 8001998:	40021400 	.word	0x40021400
 800199c:	40021800 	.word	0x40021800
 80019a0:	40013c00 	.word	0x40013c00

080019a4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80019a4:	b480      	push	{r7}
 80019a6:	b083      	sub	sp, #12
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
 80019ac:	460b      	mov	r3, r1
 80019ae:	807b      	strh	r3, [r7, #2]
 80019b0:	4613      	mov	r3, r2
 80019b2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80019b4:	787b      	ldrb	r3, [r7, #1]
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d003      	beq.n	80019c2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80019ba:	887a      	ldrh	r2, [r7, #2]
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80019c0:	e003      	b.n	80019ca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80019c2:	887b      	ldrh	r3, [r7, #2]
 80019c4:	041a      	lsls	r2, r3, #16
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	619a      	str	r2, [r3, #24]
}
 80019ca:	bf00      	nop
 80019cc:	370c      	adds	r7, #12
 80019ce:	46bd      	mov	sp, r7
 80019d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d4:	4770      	bx	lr
	...

080019d8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b084      	sub	sp, #16
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
 80019e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d101      	bne.n	80019ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80019e8:	2301      	movs	r3, #1
 80019ea:	e0cc      	b.n	8001b86 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80019ec:	4b68      	ldr	r3, [pc, #416]	@ (8001b90 <HAL_RCC_ClockConfig+0x1b8>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	f003 030f 	and.w	r3, r3, #15
 80019f4:	683a      	ldr	r2, [r7, #0]
 80019f6:	429a      	cmp	r2, r3
 80019f8:	d90c      	bls.n	8001a14 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019fa:	4b65      	ldr	r3, [pc, #404]	@ (8001b90 <HAL_RCC_ClockConfig+0x1b8>)
 80019fc:	683a      	ldr	r2, [r7, #0]
 80019fe:	b2d2      	uxtb	r2, r2
 8001a00:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a02:	4b63      	ldr	r3, [pc, #396]	@ (8001b90 <HAL_RCC_ClockConfig+0x1b8>)
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	f003 030f 	and.w	r3, r3, #15
 8001a0a:	683a      	ldr	r2, [r7, #0]
 8001a0c:	429a      	cmp	r2, r3
 8001a0e:	d001      	beq.n	8001a14 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001a10:	2301      	movs	r3, #1
 8001a12:	e0b8      	b.n	8001b86 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	f003 0302 	and.w	r3, r3, #2
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d020      	beq.n	8001a62 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	f003 0304 	and.w	r3, r3, #4
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d005      	beq.n	8001a38 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001a2c:	4b59      	ldr	r3, [pc, #356]	@ (8001b94 <HAL_RCC_ClockConfig+0x1bc>)
 8001a2e:	689b      	ldr	r3, [r3, #8]
 8001a30:	4a58      	ldr	r2, [pc, #352]	@ (8001b94 <HAL_RCC_ClockConfig+0x1bc>)
 8001a32:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001a36:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	f003 0308 	and.w	r3, r3, #8
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d005      	beq.n	8001a50 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001a44:	4b53      	ldr	r3, [pc, #332]	@ (8001b94 <HAL_RCC_ClockConfig+0x1bc>)
 8001a46:	689b      	ldr	r3, [r3, #8]
 8001a48:	4a52      	ldr	r2, [pc, #328]	@ (8001b94 <HAL_RCC_ClockConfig+0x1bc>)
 8001a4a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001a4e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a50:	4b50      	ldr	r3, [pc, #320]	@ (8001b94 <HAL_RCC_ClockConfig+0x1bc>)
 8001a52:	689b      	ldr	r3, [r3, #8]
 8001a54:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	689b      	ldr	r3, [r3, #8]
 8001a5c:	494d      	ldr	r1, [pc, #308]	@ (8001b94 <HAL_RCC_ClockConfig+0x1bc>)
 8001a5e:	4313      	orrs	r3, r2
 8001a60:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	f003 0301 	and.w	r3, r3, #1
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d044      	beq.n	8001af8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	685b      	ldr	r3, [r3, #4]
 8001a72:	2b01      	cmp	r3, #1
 8001a74:	d107      	bne.n	8001a86 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a76:	4b47      	ldr	r3, [pc, #284]	@ (8001b94 <HAL_RCC_ClockConfig+0x1bc>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d119      	bne.n	8001ab6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a82:	2301      	movs	r3, #1
 8001a84:	e07f      	b.n	8001b86 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	685b      	ldr	r3, [r3, #4]
 8001a8a:	2b02      	cmp	r3, #2
 8001a8c:	d003      	beq.n	8001a96 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001a92:	2b03      	cmp	r3, #3
 8001a94:	d107      	bne.n	8001aa6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a96:	4b3f      	ldr	r3, [pc, #252]	@ (8001b94 <HAL_RCC_ClockConfig+0x1bc>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d109      	bne.n	8001ab6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001aa2:	2301      	movs	r3, #1
 8001aa4:	e06f      	b.n	8001b86 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001aa6:	4b3b      	ldr	r3, [pc, #236]	@ (8001b94 <HAL_RCC_ClockConfig+0x1bc>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f003 0302 	and.w	r3, r3, #2
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d101      	bne.n	8001ab6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ab2:	2301      	movs	r3, #1
 8001ab4:	e067      	b.n	8001b86 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001ab6:	4b37      	ldr	r3, [pc, #220]	@ (8001b94 <HAL_RCC_ClockConfig+0x1bc>)
 8001ab8:	689b      	ldr	r3, [r3, #8]
 8001aba:	f023 0203 	bic.w	r2, r3, #3
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	685b      	ldr	r3, [r3, #4]
 8001ac2:	4934      	ldr	r1, [pc, #208]	@ (8001b94 <HAL_RCC_ClockConfig+0x1bc>)
 8001ac4:	4313      	orrs	r3, r2
 8001ac6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001ac8:	f7ff fc28 	bl	800131c <HAL_GetTick>
 8001acc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ace:	e00a      	b.n	8001ae6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ad0:	f7ff fc24 	bl	800131c <HAL_GetTick>
 8001ad4:	4602      	mov	r2, r0
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	1ad3      	subs	r3, r2, r3
 8001ada:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ade:	4293      	cmp	r3, r2
 8001ae0:	d901      	bls.n	8001ae6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001ae2:	2303      	movs	r3, #3
 8001ae4:	e04f      	b.n	8001b86 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ae6:	4b2b      	ldr	r3, [pc, #172]	@ (8001b94 <HAL_RCC_ClockConfig+0x1bc>)
 8001ae8:	689b      	ldr	r3, [r3, #8]
 8001aea:	f003 020c 	and.w	r2, r3, #12
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	685b      	ldr	r3, [r3, #4]
 8001af2:	009b      	lsls	r3, r3, #2
 8001af4:	429a      	cmp	r2, r3
 8001af6:	d1eb      	bne.n	8001ad0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001af8:	4b25      	ldr	r3, [pc, #148]	@ (8001b90 <HAL_RCC_ClockConfig+0x1b8>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f003 030f 	and.w	r3, r3, #15
 8001b00:	683a      	ldr	r2, [r7, #0]
 8001b02:	429a      	cmp	r2, r3
 8001b04:	d20c      	bcs.n	8001b20 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b06:	4b22      	ldr	r3, [pc, #136]	@ (8001b90 <HAL_RCC_ClockConfig+0x1b8>)
 8001b08:	683a      	ldr	r2, [r7, #0]
 8001b0a:	b2d2      	uxtb	r2, r2
 8001b0c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b0e:	4b20      	ldr	r3, [pc, #128]	@ (8001b90 <HAL_RCC_ClockConfig+0x1b8>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f003 030f 	and.w	r3, r3, #15
 8001b16:	683a      	ldr	r2, [r7, #0]
 8001b18:	429a      	cmp	r2, r3
 8001b1a:	d001      	beq.n	8001b20 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001b1c:	2301      	movs	r3, #1
 8001b1e:	e032      	b.n	8001b86 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	f003 0304 	and.w	r3, r3, #4
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d008      	beq.n	8001b3e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001b2c:	4b19      	ldr	r3, [pc, #100]	@ (8001b94 <HAL_RCC_ClockConfig+0x1bc>)
 8001b2e:	689b      	ldr	r3, [r3, #8]
 8001b30:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	68db      	ldr	r3, [r3, #12]
 8001b38:	4916      	ldr	r1, [pc, #88]	@ (8001b94 <HAL_RCC_ClockConfig+0x1bc>)
 8001b3a:	4313      	orrs	r3, r2
 8001b3c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	f003 0308 	and.w	r3, r3, #8
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d009      	beq.n	8001b5e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001b4a:	4b12      	ldr	r3, [pc, #72]	@ (8001b94 <HAL_RCC_ClockConfig+0x1bc>)
 8001b4c:	689b      	ldr	r3, [r3, #8]
 8001b4e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	691b      	ldr	r3, [r3, #16]
 8001b56:	00db      	lsls	r3, r3, #3
 8001b58:	490e      	ldr	r1, [pc, #56]	@ (8001b94 <HAL_RCC_ClockConfig+0x1bc>)
 8001b5a:	4313      	orrs	r3, r2
 8001b5c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001b5e:	f000 f855 	bl	8001c0c <HAL_RCC_GetSysClockFreq>
 8001b62:	4602      	mov	r2, r0
 8001b64:	4b0b      	ldr	r3, [pc, #44]	@ (8001b94 <HAL_RCC_ClockConfig+0x1bc>)
 8001b66:	689b      	ldr	r3, [r3, #8]
 8001b68:	091b      	lsrs	r3, r3, #4
 8001b6a:	f003 030f 	and.w	r3, r3, #15
 8001b6e:	490a      	ldr	r1, [pc, #40]	@ (8001b98 <HAL_RCC_ClockConfig+0x1c0>)
 8001b70:	5ccb      	ldrb	r3, [r1, r3]
 8001b72:	fa22 f303 	lsr.w	r3, r2, r3
 8001b76:	4a09      	ldr	r2, [pc, #36]	@ (8001b9c <HAL_RCC_ClockConfig+0x1c4>)
 8001b78:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001b7a:	4b09      	ldr	r3, [pc, #36]	@ (8001ba0 <HAL_RCC_ClockConfig+0x1c8>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f7ff fb88 	bl	8001294 <HAL_InitTick>

  return HAL_OK;
 8001b84:	2300      	movs	r3, #0
}
 8001b86:	4618      	mov	r0, r3
 8001b88:	3710      	adds	r7, #16
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bd80      	pop	{r7, pc}
 8001b8e:	bf00      	nop
 8001b90:	40023c00 	.word	0x40023c00
 8001b94:	40023800 	.word	0x40023800
 8001b98:	08005840 	.word	0x08005840
 8001b9c:	20000000 	.word	0x20000000
 8001ba0:	20000004 	.word	0x20000004

08001ba4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ba8:	4b03      	ldr	r3, [pc, #12]	@ (8001bb8 <HAL_RCC_GetHCLKFreq+0x14>)
 8001baa:	681b      	ldr	r3, [r3, #0]
}
 8001bac:	4618      	mov	r0, r3
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb4:	4770      	bx	lr
 8001bb6:	bf00      	nop
 8001bb8:	20000000 	.word	0x20000000

08001bbc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001bc0:	f7ff fff0 	bl	8001ba4 <HAL_RCC_GetHCLKFreq>
 8001bc4:	4602      	mov	r2, r0
 8001bc6:	4b05      	ldr	r3, [pc, #20]	@ (8001bdc <HAL_RCC_GetPCLK1Freq+0x20>)
 8001bc8:	689b      	ldr	r3, [r3, #8]
 8001bca:	0a9b      	lsrs	r3, r3, #10
 8001bcc:	f003 0307 	and.w	r3, r3, #7
 8001bd0:	4903      	ldr	r1, [pc, #12]	@ (8001be0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001bd2:	5ccb      	ldrb	r3, [r1, r3]
 8001bd4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001bd8:	4618      	mov	r0, r3
 8001bda:	bd80      	pop	{r7, pc}
 8001bdc:	40023800 	.word	0x40023800
 8001be0:	08005850 	.word	0x08005850

08001be4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001be8:	f7ff ffdc 	bl	8001ba4 <HAL_RCC_GetHCLKFreq>
 8001bec:	4602      	mov	r2, r0
 8001bee:	4b05      	ldr	r3, [pc, #20]	@ (8001c04 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001bf0:	689b      	ldr	r3, [r3, #8]
 8001bf2:	0b5b      	lsrs	r3, r3, #13
 8001bf4:	f003 0307 	and.w	r3, r3, #7
 8001bf8:	4903      	ldr	r1, [pc, #12]	@ (8001c08 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001bfa:	5ccb      	ldrb	r3, [r1, r3]
 8001bfc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001c00:	4618      	mov	r0, r3
 8001c02:	bd80      	pop	{r7, pc}
 8001c04:	40023800 	.word	0x40023800
 8001c08:	08005850 	.word	0x08005850

08001c0c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c0c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001c10:	b0ae      	sub	sp, #184	@ 0xb8
 8001c12:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001c14:	2300      	movs	r3, #0
 8001c16:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8001c20:	2300      	movs	r3, #0
 8001c22:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8001c26:	2300      	movs	r3, #0
 8001c28:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001c32:	4bcb      	ldr	r3, [pc, #812]	@ (8001f60 <HAL_RCC_GetSysClockFreq+0x354>)
 8001c34:	689b      	ldr	r3, [r3, #8]
 8001c36:	f003 030c 	and.w	r3, r3, #12
 8001c3a:	2b0c      	cmp	r3, #12
 8001c3c:	f200 8206 	bhi.w	800204c <HAL_RCC_GetSysClockFreq+0x440>
 8001c40:	a201      	add	r2, pc, #4	@ (adr r2, 8001c48 <HAL_RCC_GetSysClockFreq+0x3c>)
 8001c42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c46:	bf00      	nop
 8001c48:	08001c7d 	.word	0x08001c7d
 8001c4c:	0800204d 	.word	0x0800204d
 8001c50:	0800204d 	.word	0x0800204d
 8001c54:	0800204d 	.word	0x0800204d
 8001c58:	08001c85 	.word	0x08001c85
 8001c5c:	0800204d 	.word	0x0800204d
 8001c60:	0800204d 	.word	0x0800204d
 8001c64:	0800204d 	.word	0x0800204d
 8001c68:	08001c8d 	.word	0x08001c8d
 8001c6c:	0800204d 	.word	0x0800204d
 8001c70:	0800204d 	.word	0x0800204d
 8001c74:	0800204d 	.word	0x0800204d
 8001c78:	08001e7d 	.word	0x08001e7d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001c7c:	4bb9      	ldr	r3, [pc, #740]	@ (8001f64 <HAL_RCC_GetSysClockFreq+0x358>)
 8001c7e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001c82:	e1e7      	b.n	8002054 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001c84:	4bb8      	ldr	r3, [pc, #736]	@ (8001f68 <HAL_RCC_GetSysClockFreq+0x35c>)
 8001c86:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001c8a:	e1e3      	b.n	8002054 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001c8c:	4bb4      	ldr	r3, [pc, #720]	@ (8001f60 <HAL_RCC_GetSysClockFreq+0x354>)
 8001c8e:	685b      	ldr	r3, [r3, #4]
 8001c90:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001c94:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001c98:	4bb1      	ldr	r3, [pc, #708]	@ (8001f60 <HAL_RCC_GetSysClockFreq+0x354>)
 8001c9a:	685b      	ldr	r3, [r3, #4]
 8001c9c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d071      	beq.n	8001d88 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ca4:	4bae      	ldr	r3, [pc, #696]	@ (8001f60 <HAL_RCC_GetSysClockFreq+0x354>)
 8001ca6:	685b      	ldr	r3, [r3, #4]
 8001ca8:	099b      	lsrs	r3, r3, #6
 8001caa:	2200      	movs	r2, #0
 8001cac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8001cb0:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8001cb4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001cb8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001cbc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001cc6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8001cca:	4622      	mov	r2, r4
 8001ccc:	462b      	mov	r3, r5
 8001cce:	f04f 0000 	mov.w	r0, #0
 8001cd2:	f04f 0100 	mov.w	r1, #0
 8001cd6:	0159      	lsls	r1, r3, #5
 8001cd8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001cdc:	0150      	lsls	r0, r2, #5
 8001cde:	4602      	mov	r2, r0
 8001ce0:	460b      	mov	r3, r1
 8001ce2:	4621      	mov	r1, r4
 8001ce4:	1a51      	subs	r1, r2, r1
 8001ce6:	6439      	str	r1, [r7, #64]	@ 0x40
 8001ce8:	4629      	mov	r1, r5
 8001cea:	eb63 0301 	sbc.w	r3, r3, r1
 8001cee:	647b      	str	r3, [r7, #68]	@ 0x44
 8001cf0:	f04f 0200 	mov.w	r2, #0
 8001cf4:	f04f 0300 	mov.w	r3, #0
 8001cf8:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8001cfc:	4649      	mov	r1, r9
 8001cfe:	018b      	lsls	r3, r1, #6
 8001d00:	4641      	mov	r1, r8
 8001d02:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001d06:	4641      	mov	r1, r8
 8001d08:	018a      	lsls	r2, r1, #6
 8001d0a:	4641      	mov	r1, r8
 8001d0c:	1a51      	subs	r1, r2, r1
 8001d0e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8001d10:	4649      	mov	r1, r9
 8001d12:	eb63 0301 	sbc.w	r3, r3, r1
 8001d16:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001d18:	f04f 0200 	mov.w	r2, #0
 8001d1c:	f04f 0300 	mov.w	r3, #0
 8001d20:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8001d24:	4649      	mov	r1, r9
 8001d26:	00cb      	lsls	r3, r1, #3
 8001d28:	4641      	mov	r1, r8
 8001d2a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001d2e:	4641      	mov	r1, r8
 8001d30:	00ca      	lsls	r2, r1, #3
 8001d32:	4610      	mov	r0, r2
 8001d34:	4619      	mov	r1, r3
 8001d36:	4603      	mov	r3, r0
 8001d38:	4622      	mov	r2, r4
 8001d3a:	189b      	adds	r3, r3, r2
 8001d3c:	633b      	str	r3, [r7, #48]	@ 0x30
 8001d3e:	462b      	mov	r3, r5
 8001d40:	460a      	mov	r2, r1
 8001d42:	eb42 0303 	adc.w	r3, r2, r3
 8001d46:	637b      	str	r3, [r7, #52]	@ 0x34
 8001d48:	f04f 0200 	mov.w	r2, #0
 8001d4c:	f04f 0300 	mov.w	r3, #0
 8001d50:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001d54:	4629      	mov	r1, r5
 8001d56:	024b      	lsls	r3, r1, #9
 8001d58:	4621      	mov	r1, r4
 8001d5a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001d5e:	4621      	mov	r1, r4
 8001d60:	024a      	lsls	r2, r1, #9
 8001d62:	4610      	mov	r0, r2
 8001d64:	4619      	mov	r1, r3
 8001d66:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001d70:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8001d74:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001d78:	f7fe faa2 	bl	80002c0 <__aeabi_uldivmod>
 8001d7c:	4602      	mov	r2, r0
 8001d7e:	460b      	mov	r3, r1
 8001d80:	4613      	mov	r3, r2
 8001d82:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001d86:	e067      	b.n	8001e58 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d88:	4b75      	ldr	r3, [pc, #468]	@ (8001f60 <HAL_RCC_GetSysClockFreq+0x354>)
 8001d8a:	685b      	ldr	r3, [r3, #4]
 8001d8c:	099b      	lsrs	r3, r3, #6
 8001d8e:	2200      	movs	r2, #0
 8001d90:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001d94:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8001d98:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001d9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001da0:	67bb      	str	r3, [r7, #120]	@ 0x78
 8001da2:	2300      	movs	r3, #0
 8001da4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001da6:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8001daa:	4622      	mov	r2, r4
 8001dac:	462b      	mov	r3, r5
 8001dae:	f04f 0000 	mov.w	r0, #0
 8001db2:	f04f 0100 	mov.w	r1, #0
 8001db6:	0159      	lsls	r1, r3, #5
 8001db8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001dbc:	0150      	lsls	r0, r2, #5
 8001dbe:	4602      	mov	r2, r0
 8001dc0:	460b      	mov	r3, r1
 8001dc2:	4621      	mov	r1, r4
 8001dc4:	1a51      	subs	r1, r2, r1
 8001dc6:	62b9      	str	r1, [r7, #40]	@ 0x28
 8001dc8:	4629      	mov	r1, r5
 8001dca:	eb63 0301 	sbc.w	r3, r3, r1
 8001dce:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001dd0:	f04f 0200 	mov.w	r2, #0
 8001dd4:	f04f 0300 	mov.w	r3, #0
 8001dd8:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8001ddc:	4649      	mov	r1, r9
 8001dde:	018b      	lsls	r3, r1, #6
 8001de0:	4641      	mov	r1, r8
 8001de2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001de6:	4641      	mov	r1, r8
 8001de8:	018a      	lsls	r2, r1, #6
 8001dea:	4641      	mov	r1, r8
 8001dec:	ebb2 0a01 	subs.w	sl, r2, r1
 8001df0:	4649      	mov	r1, r9
 8001df2:	eb63 0b01 	sbc.w	fp, r3, r1
 8001df6:	f04f 0200 	mov.w	r2, #0
 8001dfa:	f04f 0300 	mov.w	r3, #0
 8001dfe:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001e02:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001e06:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001e0a:	4692      	mov	sl, r2
 8001e0c:	469b      	mov	fp, r3
 8001e0e:	4623      	mov	r3, r4
 8001e10:	eb1a 0303 	adds.w	r3, sl, r3
 8001e14:	623b      	str	r3, [r7, #32]
 8001e16:	462b      	mov	r3, r5
 8001e18:	eb4b 0303 	adc.w	r3, fp, r3
 8001e1c:	627b      	str	r3, [r7, #36]	@ 0x24
 8001e1e:	f04f 0200 	mov.w	r2, #0
 8001e22:	f04f 0300 	mov.w	r3, #0
 8001e26:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8001e2a:	4629      	mov	r1, r5
 8001e2c:	028b      	lsls	r3, r1, #10
 8001e2e:	4621      	mov	r1, r4
 8001e30:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001e34:	4621      	mov	r1, r4
 8001e36:	028a      	lsls	r2, r1, #10
 8001e38:	4610      	mov	r0, r2
 8001e3a:	4619      	mov	r1, r3
 8001e3c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001e40:	2200      	movs	r2, #0
 8001e42:	673b      	str	r3, [r7, #112]	@ 0x70
 8001e44:	677a      	str	r2, [r7, #116]	@ 0x74
 8001e46:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8001e4a:	f7fe fa39 	bl	80002c0 <__aeabi_uldivmod>
 8001e4e:	4602      	mov	r2, r0
 8001e50:	460b      	mov	r3, r1
 8001e52:	4613      	mov	r3, r2
 8001e54:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001e58:	4b41      	ldr	r3, [pc, #260]	@ (8001f60 <HAL_RCC_GetSysClockFreq+0x354>)
 8001e5a:	685b      	ldr	r3, [r3, #4]
 8001e5c:	0c1b      	lsrs	r3, r3, #16
 8001e5e:	f003 0303 	and.w	r3, r3, #3
 8001e62:	3301      	adds	r3, #1
 8001e64:	005b      	lsls	r3, r3, #1
 8001e66:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8001e6a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001e6e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001e72:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e76:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001e7a:	e0eb      	b.n	8002054 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001e7c:	4b38      	ldr	r3, [pc, #224]	@ (8001f60 <HAL_RCC_GetSysClockFreq+0x354>)
 8001e7e:	685b      	ldr	r3, [r3, #4]
 8001e80:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001e84:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001e88:	4b35      	ldr	r3, [pc, #212]	@ (8001f60 <HAL_RCC_GetSysClockFreq+0x354>)
 8001e8a:	685b      	ldr	r3, [r3, #4]
 8001e8c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d06b      	beq.n	8001f6c <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001e94:	4b32      	ldr	r3, [pc, #200]	@ (8001f60 <HAL_RCC_GetSysClockFreq+0x354>)
 8001e96:	685b      	ldr	r3, [r3, #4]
 8001e98:	099b      	lsrs	r3, r3, #6
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001e9e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001ea0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001ea2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001ea6:	663b      	str	r3, [r7, #96]	@ 0x60
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	667b      	str	r3, [r7, #100]	@ 0x64
 8001eac:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001eb0:	4622      	mov	r2, r4
 8001eb2:	462b      	mov	r3, r5
 8001eb4:	f04f 0000 	mov.w	r0, #0
 8001eb8:	f04f 0100 	mov.w	r1, #0
 8001ebc:	0159      	lsls	r1, r3, #5
 8001ebe:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001ec2:	0150      	lsls	r0, r2, #5
 8001ec4:	4602      	mov	r2, r0
 8001ec6:	460b      	mov	r3, r1
 8001ec8:	4621      	mov	r1, r4
 8001eca:	1a51      	subs	r1, r2, r1
 8001ecc:	61b9      	str	r1, [r7, #24]
 8001ece:	4629      	mov	r1, r5
 8001ed0:	eb63 0301 	sbc.w	r3, r3, r1
 8001ed4:	61fb      	str	r3, [r7, #28]
 8001ed6:	f04f 0200 	mov.w	r2, #0
 8001eda:	f04f 0300 	mov.w	r3, #0
 8001ede:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8001ee2:	4659      	mov	r1, fp
 8001ee4:	018b      	lsls	r3, r1, #6
 8001ee6:	4651      	mov	r1, sl
 8001ee8:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001eec:	4651      	mov	r1, sl
 8001eee:	018a      	lsls	r2, r1, #6
 8001ef0:	4651      	mov	r1, sl
 8001ef2:	ebb2 0801 	subs.w	r8, r2, r1
 8001ef6:	4659      	mov	r1, fp
 8001ef8:	eb63 0901 	sbc.w	r9, r3, r1
 8001efc:	f04f 0200 	mov.w	r2, #0
 8001f00:	f04f 0300 	mov.w	r3, #0
 8001f04:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001f08:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001f0c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001f10:	4690      	mov	r8, r2
 8001f12:	4699      	mov	r9, r3
 8001f14:	4623      	mov	r3, r4
 8001f16:	eb18 0303 	adds.w	r3, r8, r3
 8001f1a:	613b      	str	r3, [r7, #16]
 8001f1c:	462b      	mov	r3, r5
 8001f1e:	eb49 0303 	adc.w	r3, r9, r3
 8001f22:	617b      	str	r3, [r7, #20]
 8001f24:	f04f 0200 	mov.w	r2, #0
 8001f28:	f04f 0300 	mov.w	r3, #0
 8001f2c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8001f30:	4629      	mov	r1, r5
 8001f32:	024b      	lsls	r3, r1, #9
 8001f34:	4621      	mov	r1, r4
 8001f36:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001f3a:	4621      	mov	r1, r4
 8001f3c:	024a      	lsls	r2, r1, #9
 8001f3e:	4610      	mov	r0, r2
 8001f40:	4619      	mov	r1, r3
 8001f42:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001f46:	2200      	movs	r2, #0
 8001f48:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001f4a:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8001f4c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001f50:	f7fe f9b6 	bl	80002c0 <__aeabi_uldivmod>
 8001f54:	4602      	mov	r2, r0
 8001f56:	460b      	mov	r3, r1
 8001f58:	4613      	mov	r3, r2
 8001f5a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001f5e:	e065      	b.n	800202c <HAL_RCC_GetSysClockFreq+0x420>
 8001f60:	40023800 	.word	0x40023800
 8001f64:	00f42400 	.word	0x00f42400
 8001f68:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001f6c:	4b3d      	ldr	r3, [pc, #244]	@ (8002064 <HAL_RCC_GetSysClockFreq+0x458>)
 8001f6e:	685b      	ldr	r3, [r3, #4]
 8001f70:	099b      	lsrs	r3, r3, #6
 8001f72:	2200      	movs	r2, #0
 8001f74:	4618      	mov	r0, r3
 8001f76:	4611      	mov	r1, r2
 8001f78:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001f7c:	653b      	str	r3, [r7, #80]	@ 0x50
 8001f7e:	2300      	movs	r3, #0
 8001f80:	657b      	str	r3, [r7, #84]	@ 0x54
 8001f82:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8001f86:	4642      	mov	r2, r8
 8001f88:	464b      	mov	r3, r9
 8001f8a:	f04f 0000 	mov.w	r0, #0
 8001f8e:	f04f 0100 	mov.w	r1, #0
 8001f92:	0159      	lsls	r1, r3, #5
 8001f94:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001f98:	0150      	lsls	r0, r2, #5
 8001f9a:	4602      	mov	r2, r0
 8001f9c:	460b      	mov	r3, r1
 8001f9e:	4641      	mov	r1, r8
 8001fa0:	1a51      	subs	r1, r2, r1
 8001fa2:	60b9      	str	r1, [r7, #8]
 8001fa4:	4649      	mov	r1, r9
 8001fa6:	eb63 0301 	sbc.w	r3, r3, r1
 8001faa:	60fb      	str	r3, [r7, #12]
 8001fac:	f04f 0200 	mov.w	r2, #0
 8001fb0:	f04f 0300 	mov.w	r3, #0
 8001fb4:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8001fb8:	4659      	mov	r1, fp
 8001fba:	018b      	lsls	r3, r1, #6
 8001fbc:	4651      	mov	r1, sl
 8001fbe:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001fc2:	4651      	mov	r1, sl
 8001fc4:	018a      	lsls	r2, r1, #6
 8001fc6:	4651      	mov	r1, sl
 8001fc8:	1a54      	subs	r4, r2, r1
 8001fca:	4659      	mov	r1, fp
 8001fcc:	eb63 0501 	sbc.w	r5, r3, r1
 8001fd0:	f04f 0200 	mov.w	r2, #0
 8001fd4:	f04f 0300 	mov.w	r3, #0
 8001fd8:	00eb      	lsls	r3, r5, #3
 8001fda:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001fde:	00e2      	lsls	r2, r4, #3
 8001fe0:	4614      	mov	r4, r2
 8001fe2:	461d      	mov	r5, r3
 8001fe4:	4643      	mov	r3, r8
 8001fe6:	18e3      	adds	r3, r4, r3
 8001fe8:	603b      	str	r3, [r7, #0]
 8001fea:	464b      	mov	r3, r9
 8001fec:	eb45 0303 	adc.w	r3, r5, r3
 8001ff0:	607b      	str	r3, [r7, #4]
 8001ff2:	f04f 0200 	mov.w	r2, #0
 8001ff6:	f04f 0300 	mov.w	r3, #0
 8001ffa:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001ffe:	4629      	mov	r1, r5
 8002000:	028b      	lsls	r3, r1, #10
 8002002:	4621      	mov	r1, r4
 8002004:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002008:	4621      	mov	r1, r4
 800200a:	028a      	lsls	r2, r1, #10
 800200c:	4610      	mov	r0, r2
 800200e:	4619      	mov	r1, r3
 8002010:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002014:	2200      	movs	r2, #0
 8002016:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002018:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800201a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800201e:	f7fe f94f 	bl	80002c0 <__aeabi_uldivmod>
 8002022:	4602      	mov	r2, r0
 8002024:	460b      	mov	r3, r1
 8002026:	4613      	mov	r3, r2
 8002028:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800202c:	4b0d      	ldr	r3, [pc, #52]	@ (8002064 <HAL_RCC_GetSysClockFreq+0x458>)
 800202e:	685b      	ldr	r3, [r3, #4]
 8002030:	0f1b      	lsrs	r3, r3, #28
 8002032:	f003 0307 	and.w	r3, r3, #7
 8002036:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 800203a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800203e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002042:	fbb2 f3f3 	udiv	r3, r2, r3
 8002046:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800204a:	e003      	b.n	8002054 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800204c:	4b06      	ldr	r3, [pc, #24]	@ (8002068 <HAL_RCC_GetSysClockFreq+0x45c>)
 800204e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002052:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002054:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8002058:	4618      	mov	r0, r3
 800205a:	37b8      	adds	r7, #184	@ 0xb8
 800205c:	46bd      	mov	sp, r7
 800205e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002062:	bf00      	nop
 8002064:	40023800 	.word	0x40023800
 8002068:	00f42400 	.word	0x00f42400

0800206c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b086      	sub	sp, #24
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	2b00      	cmp	r3, #0
 8002078:	d101      	bne.n	800207e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800207a:	2301      	movs	r3, #1
 800207c:	e28d      	b.n	800259a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f003 0301 	and.w	r3, r3, #1
 8002086:	2b00      	cmp	r3, #0
 8002088:	f000 8083 	beq.w	8002192 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800208c:	4b94      	ldr	r3, [pc, #592]	@ (80022e0 <HAL_RCC_OscConfig+0x274>)
 800208e:	689b      	ldr	r3, [r3, #8]
 8002090:	f003 030c 	and.w	r3, r3, #12
 8002094:	2b04      	cmp	r3, #4
 8002096:	d019      	beq.n	80020cc <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002098:	4b91      	ldr	r3, [pc, #580]	@ (80022e0 <HAL_RCC_OscConfig+0x274>)
 800209a:	689b      	ldr	r3, [r3, #8]
 800209c:	f003 030c 	and.w	r3, r3, #12
        || \
 80020a0:	2b08      	cmp	r3, #8
 80020a2:	d106      	bne.n	80020b2 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80020a4:	4b8e      	ldr	r3, [pc, #568]	@ (80022e0 <HAL_RCC_OscConfig+0x274>)
 80020a6:	685b      	ldr	r3, [r3, #4]
 80020a8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80020ac:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80020b0:	d00c      	beq.n	80020cc <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80020b2:	4b8b      	ldr	r3, [pc, #556]	@ (80022e0 <HAL_RCC_OscConfig+0x274>)
 80020b4:	689b      	ldr	r3, [r3, #8]
 80020b6:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80020ba:	2b0c      	cmp	r3, #12
 80020bc:	d112      	bne.n	80020e4 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80020be:	4b88      	ldr	r3, [pc, #544]	@ (80022e0 <HAL_RCC_OscConfig+0x274>)
 80020c0:	685b      	ldr	r3, [r3, #4]
 80020c2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80020c6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80020ca:	d10b      	bne.n	80020e4 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020cc:	4b84      	ldr	r3, [pc, #528]	@ (80022e0 <HAL_RCC_OscConfig+0x274>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d05b      	beq.n	8002190 <HAL_RCC_OscConfig+0x124>
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	685b      	ldr	r3, [r3, #4]
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d157      	bne.n	8002190 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80020e0:	2301      	movs	r3, #1
 80020e2:	e25a      	b.n	800259a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80020ec:	d106      	bne.n	80020fc <HAL_RCC_OscConfig+0x90>
 80020ee:	4b7c      	ldr	r3, [pc, #496]	@ (80022e0 <HAL_RCC_OscConfig+0x274>)
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	4a7b      	ldr	r2, [pc, #492]	@ (80022e0 <HAL_RCC_OscConfig+0x274>)
 80020f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80020f8:	6013      	str	r3, [r2, #0]
 80020fa:	e01d      	b.n	8002138 <HAL_RCC_OscConfig+0xcc>
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	685b      	ldr	r3, [r3, #4]
 8002100:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002104:	d10c      	bne.n	8002120 <HAL_RCC_OscConfig+0xb4>
 8002106:	4b76      	ldr	r3, [pc, #472]	@ (80022e0 <HAL_RCC_OscConfig+0x274>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	4a75      	ldr	r2, [pc, #468]	@ (80022e0 <HAL_RCC_OscConfig+0x274>)
 800210c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002110:	6013      	str	r3, [r2, #0]
 8002112:	4b73      	ldr	r3, [pc, #460]	@ (80022e0 <HAL_RCC_OscConfig+0x274>)
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	4a72      	ldr	r2, [pc, #456]	@ (80022e0 <HAL_RCC_OscConfig+0x274>)
 8002118:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800211c:	6013      	str	r3, [r2, #0]
 800211e:	e00b      	b.n	8002138 <HAL_RCC_OscConfig+0xcc>
 8002120:	4b6f      	ldr	r3, [pc, #444]	@ (80022e0 <HAL_RCC_OscConfig+0x274>)
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	4a6e      	ldr	r2, [pc, #440]	@ (80022e0 <HAL_RCC_OscConfig+0x274>)
 8002126:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800212a:	6013      	str	r3, [r2, #0]
 800212c:	4b6c      	ldr	r3, [pc, #432]	@ (80022e0 <HAL_RCC_OscConfig+0x274>)
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4a6b      	ldr	r2, [pc, #428]	@ (80022e0 <HAL_RCC_OscConfig+0x274>)
 8002132:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002136:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	685b      	ldr	r3, [r3, #4]
 800213c:	2b00      	cmp	r3, #0
 800213e:	d013      	beq.n	8002168 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002140:	f7ff f8ec 	bl	800131c <HAL_GetTick>
 8002144:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002146:	e008      	b.n	800215a <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002148:	f7ff f8e8 	bl	800131c <HAL_GetTick>
 800214c:	4602      	mov	r2, r0
 800214e:	693b      	ldr	r3, [r7, #16]
 8002150:	1ad3      	subs	r3, r2, r3
 8002152:	2b64      	cmp	r3, #100	@ 0x64
 8002154:	d901      	bls.n	800215a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002156:	2303      	movs	r3, #3
 8002158:	e21f      	b.n	800259a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800215a:	4b61      	ldr	r3, [pc, #388]	@ (80022e0 <HAL_RCC_OscConfig+0x274>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002162:	2b00      	cmp	r3, #0
 8002164:	d0f0      	beq.n	8002148 <HAL_RCC_OscConfig+0xdc>
 8002166:	e014      	b.n	8002192 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002168:	f7ff f8d8 	bl	800131c <HAL_GetTick>
 800216c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800216e:	e008      	b.n	8002182 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002170:	f7ff f8d4 	bl	800131c <HAL_GetTick>
 8002174:	4602      	mov	r2, r0
 8002176:	693b      	ldr	r3, [r7, #16]
 8002178:	1ad3      	subs	r3, r2, r3
 800217a:	2b64      	cmp	r3, #100	@ 0x64
 800217c:	d901      	bls.n	8002182 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800217e:	2303      	movs	r3, #3
 8002180:	e20b      	b.n	800259a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002182:	4b57      	ldr	r3, [pc, #348]	@ (80022e0 <HAL_RCC_OscConfig+0x274>)
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800218a:	2b00      	cmp	r3, #0
 800218c:	d1f0      	bne.n	8002170 <HAL_RCC_OscConfig+0x104>
 800218e:	e000      	b.n	8002192 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002190:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f003 0302 	and.w	r3, r3, #2
 800219a:	2b00      	cmp	r3, #0
 800219c:	d06f      	beq.n	800227e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800219e:	4b50      	ldr	r3, [pc, #320]	@ (80022e0 <HAL_RCC_OscConfig+0x274>)
 80021a0:	689b      	ldr	r3, [r3, #8]
 80021a2:	f003 030c 	and.w	r3, r3, #12
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d017      	beq.n	80021da <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80021aa:	4b4d      	ldr	r3, [pc, #308]	@ (80022e0 <HAL_RCC_OscConfig+0x274>)
 80021ac:	689b      	ldr	r3, [r3, #8]
 80021ae:	f003 030c 	and.w	r3, r3, #12
        || \
 80021b2:	2b08      	cmp	r3, #8
 80021b4:	d105      	bne.n	80021c2 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80021b6:	4b4a      	ldr	r3, [pc, #296]	@ (80022e0 <HAL_RCC_OscConfig+0x274>)
 80021b8:	685b      	ldr	r3, [r3, #4]
 80021ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d00b      	beq.n	80021da <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80021c2:	4b47      	ldr	r3, [pc, #284]	@ (80022e0 <HAL_RCC_OscConfig+0x274>)
 80021c4:	689b      	ldr	r3, [r3, #8]
 80021c6:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80021ca:	2b0c      	cmp	r3, #12
 80021cc:	d11c      	bne.n	8002208 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80021ce:	4b44      	ldr	r3, [pc, #272]	@ (80022e0 <HAL_RCC_OscConfig+0x274>)
 80021d0:	685b      	ldr	r3, [r3, #4]
 80021d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d116      	bne.n	8002208 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80021da:	4b41      	ldr	r3, [pc, #260]	@ (80022e0 <HAL_RCC_OscConfig+0x274>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f003 0302 	and.w	r3, r3, #2
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d005      	beq.n	80021f2 <HAL_RCC_OscConfig+0x186>
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	68db      	ldr	r3, [r3, #12]
 80021ea:	2b01      	cmp	r3, #1
 80021ec:	d001      	beq.n	80021f2 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80021ee:	2301      	movs	r3, #1
 80021f0:	e1d3      	b.n	800259a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021f2:	4b3b      	ldr	r3, [pc, #236]	@ (80022e0 <HAL_RCC_OscConfig+0x274>)
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	691b      	ldr	r3, [r3, #16]
 80021fe:	00db      	lsls	r3, r3, #3
 8002200:	4937      	ldr	r1, [pc, #220]	@ (80022e0 <HAL_RCC_OscConfig+0x274>)
 8002202:	4313      	orrs	r3, r2
 8002204:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002206:	e03a      	b.n	800227e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	68db      	ldr	r3, [r3, #12]
 800220c:	2b00      	cmp	r3, #0
 800220e:	d020      	beq.n	8002252 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002210:	4b34      	ldr	r3, [pc, #208]	@ (80022e4 <HAL_RCC_OscConfig+0x278>)
 8002212:	2201      	movs	r2, #1
 8002214:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002216:	f7ff f881 	bl	800131c <HAL_GetTick>
 800221a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800221c:	e008      	b.n	8002230 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800221e:	f7ff f87d 	bl	800131c <HAL_GetTick>
 8002222:	4602      	mov	r2, r0
 8002224:	693b      	ldr	r3, [r7, #16]
 8002226:	1ad3      	subs	r3, r2, r3
 8002228:	2b02      	cmp	r3, #2
 800222a:	d901      	bls.n	8002230 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800222c:	2303      	movs	r3, #3
 800222e:	e1b4      	b.n	800259a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002230:	4b2b      	ldr	r3, [pc, #172]	@ (80022e0 <HAL_RCC_OscConfig+0x274>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f003 0302 	and.w	r3, r3, #2
 8002238:	2b00      	cmp	r3, #0
 800223a:	d0f0      	beq.n	800221e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800223c:	4b28      	ldr	r3, [pc, #160]	@ (80022e0 <HAL_RCC_OscConfig+0x274>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	691b      	ldr	r3, [r3, #16]
 8002248:	00db      	lsls	r3, r3, #3
 800224a:	4925      	ldr	r1, [pc, #148]	@ (80022e0 <HAL_RCC_OscConfig+0x274>)
 800224c:	4313      	orrs	r3, r2
 800224e:	600b      	str	r3, [r1, #0]
 8002250:	e015      	b.n	800227e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002252:	4b24      	ldr	r3, [pc, #144]	@ (80022e4 <HAL_RCC_OscConfig+0x278>)
 8002254:	2200      	movs	r2, #0
 8002256:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002258:	f7ff f860 	bl	800131c <HAL_GetTick>
 800225c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800225e:	e008      	b.n	8002272 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002260:	f7ff f85c 	bl	800131c <HAL_GetTick>
 8002264:	4602      	mov	r2, r0
 8002266:	693b      	ldr	r3, [r7, #16]
 8002268:	1ad3      	subs	r3, r2, r3
 800226a:	2b02      	cmp	r3, #2
 800226c:	d901      	bls.n	8002272 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800226e:	2303      	movs	r3, #3
 8002270:	e193      	b.n	800259a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002272:	4b1b      	ldr	r3, [pc, #108]	@ (80022e0 <HAL_RCC_OscConfig+0x274>)
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f003 0302 	and.w	r3, r3, #2
 800227a:	2b00      	cmp	r3, #0
 800227c:	d1f0      	bne.n	8002260 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f003 0308 	and.w	r3, r3, #8
 8002286:	2b00      	cmp	r3, #0
 8002288:	d036      	beq.n	80022f8 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	695b      	ldr	r3, [r3, #20]
 800228e:	2b00      	cmp	r3, #0
 8002290:	d016      	beq.n	80022c0 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002292:	4b15      	ldr	r3, [pc, #84]	@ (80022e8 <HAL_RCC_OscConfig+0x27c>)
 8002294:	2201      	movs	r2, #1
 8002296:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002298:	f7ff f840 	bl	800131c <HAL_GetTick>
 800229c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800229e:	e008      	b.n	80022b2 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80022a0:	f7ff f83c 	bl	800131c <HAL_GetTick>
 80022a4:	4602      	mov	r2, r0
 80022a6:	693b      	ldr	r3, [r7, #16]
 80022a8:	1ad3      	subs	r3, r2, r3
 80022aa:	2b02      	cmp	r3, #2
 80022ac:	d901      	bls.n	80022b2 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80022ae:	2303      	movs	r3, #3
 80022b0:	e173      	b.n	800259a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80022b2:	4b0b      	ldr	r3, [pc, #44]	@ (80022e0 <HAL_RCC_OscConfig+0x274>)
 80022b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80022b6:	f003 0302 	and.w	r3, r3, #2
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d0f0      	beq.n	80022a0 <HAL_RCC_OscConfig+0x234>
 80022be:	e01b      	b.n	80022f8 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80022c0:	4b09      	ldr	r3, [pc, #36]	@ (80022e8 <HAL_RCC_OscConfig+0x27c>)
 80022c2:	2200      	movs	r2, #0
 80022c4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022c6:	f7ff f829 	bl	800131c <HAL_GetTick>
 80022ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80022cc:	e00e      	b.n	80022ec <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80022ce:	f7ff f825 	bl	800131c <HAL_GetTick>
 80022d2:	4602      	mov	r2, r0
 80022d4:	693b      	ldr	r3, [r7, #16]
 80022d6:	1ad3      	subs	r3, r2, r3
 80022d8:	2b02      	cmp	r3, #2
 80022da:	d907      	bls.n	80022ec <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80022dc:	2303      	movs	r3, #3
 80022de:	e15c      	b.n	800259a <HAL_RCC_OscConfig+0x52e>
 80022e0:	40023800 	.word	0x40023800
 80022e4:	42470000 	.word	0x42470000
 80022e8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80022ec:	4b8a      	ldr	r3, [pc, #552]	@ (8002518 <HAL_RCC_OscConfig+0x4ac>)
 80022ee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80022f0:	f003 0302 	and.w	r3, r3, #2
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d1ea      	bne.n	80022ce <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f003 0304 	and.w	r3, r3, #4
 8002300:	2b00      	cmp	r3, #0
 8002302:	f000 8097 	beq.w	8002434 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002306:	2300      	movs	r3, #0
 8002308:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800230a:	4b83      	ldr	r3, [pc, #524]	@ (8002518 <HAL_RCC_OscConfig+0x4ac>)
 800230c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800230e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002312:	2b00      	cmp	r3, #0
 8002314:	d10f      	bne.n	8002336 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002316:	2300      	movs	r3, #0
 8002318:	60bb      	str	r3, [r7, #8]
 800231a:	4b7f      	ldr	r3, [pc, #508]	@ (8002518 <HAL_RCC_OscConfig+0x4ac>)
 800231c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800231e:	4a7e      	ldr	r2, [pc, #504]	@ (8002518 <HAL_RCC_OscConfig+0x4ac>)
 8002320:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002324:	6413      	str	r3, [r2, #64]	@ 0x40
 8002326:	4b7c      	ldr	r3, [pc, #496]	@ (8002518 <HAL_RCC_OscConfig+0x4ac>)
 8002328:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800232a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800232e:	60bb      	str	r3, [r7, #8]
 8002330:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002332:	2301      	movs	r3, #1
 8002334:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002336:	4b79      	ldr	r3, [pc, #484]	@ (800251c <HAL_RCC_OscConfig+0x4b0>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800233e:	2b00      	cmp	r3, #0
 8002340:	d118      	bne.n	8002374 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002342:	4b76      	ldr	r3, [pc, #472]	@ (800251c <HAL_RCC_OscConfig+0x4b0>)
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	4a75      	ldr	r2, [pc, #468]	@ (800251c <HAL_RCC_OscConfig+0x4b0>)
 8002348:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800234c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800234e:	f7fe ffe5 	bl	800131c <HAL_GetTick>
 8002352:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002354:	e008      	b.n	8002368 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002356:	f7fe ffe1 	bl	800131c <HAL_GetTick>
 800235a:	4602      	mov	r2, r0
 800235c:	693b      	ldr	r3, [r7, #16]
 800235e:	1ad3      	subs	r3, r2, r3
 8002360:	2b02      	cmp	r3, #2
 8002362:	d901      	bls.n	8002368 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002364:	2303      	movs	r3, #3
 8002366:	e118      	b.n	800259a <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002368:	4b6c      	ldr	r3, [pc, #432]	@ (800251c <HAL_RCC_OscConfig+0x4b0>)
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002370:	2b00      	cmp	r3, #0
 8002372:	d0f0      	beq.n	8002356 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	689b      	ldr	r3, [r3, #8]
 8002378:	2b01      	cmp	r3, #1
 800237a:	d106      	bne.n	800238a <HAL_RCC_OscConfig+0x31e>
 800237c:	4b66      	ldr	r3, [pc, #408]	@ (8002518 <HAL_RCC_OscConfig+0x4ac>)
 800237e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002380:	4a65      	ldr	r2, [pc, #404]	@ (8002518 <HAL_RCC_OscConfig+0x4ac>)
 8002382:	f043 0301 	orr.w	r3, r3, #1
 8002386:	6713      	str	r3, [r2, #112]	@ 0x70
 8002388:	e01c      	b.n	80023c4 <HAL_RCC_OscConfig+0x358>
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	689b      	ldr	r3, [r3, #8]
 800238e:	2b05      	cmp	r3, #5
 8002390:	d10c      	bne.n	80023ac <HAL_RCC_OscConfig+0x340>
 8002392:	4b61      	ldr	r3, [pc, #388]	@ (8002518 <HAL_RCC_OscConfig+0x4ac>)
 8002394:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002396:	4a60      	ldr	r2, [pc, #384]	@ (8002518 <HAL_RCC_OscConfig+0x4ac>)
 8002398:	f043 0304 	orr.w	r3, r3, #4
 800239c:	6713      	str	r3, [r2, #112]	@ 0x70
 800239e:	4b5e      	ldr	r3, [pc, #376]	@ (8002518 <HAL_RCC_OscConfig+0x4ac>)
 80023a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023a2:	4a5d      	ldr	r2, [pc, #372]	@ (8002518 <HAL_RCC_OscConfig+0x4ac>)
 80023a4:	f043 0301 	orr.w	r3, r3, #1
 80023a8:	6713      	str	r3, [r2, #112]	@ 0x70
 80023aa:	e00b      	b.n	80023c4 <HAL_RCC_OscConfig+0x358>
 80023ac:	4b5a      	ldr	r3, [pc, #360]	@ (8002518 <HAL_RCC_OscConfig+0x4ac>)
 80023ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023b0:	4a59      	ldr	r2, [pc, #356]	@ (8002518 <HAL_RCC_OscConfig+0x4ac>)
 80023b2:	f023 0301 	bic.w	r3, r3, #1
 80023b6:	6713      	str	r3, [r2, #112]	@ 0x70
 80023b8:	4b57      	ldr	r3, [pc, #348]	@ (8002518 <HAL_RCC_OscConfig+0x4ac>)
 80023ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023bc:	4a56      	ldr	r2, [pc, #344]	@ (8002518 <HAL_RCC_OscConfig+0x4ac>)
 80023be:	f023 0304 	bic.w	r3, r3, #4
 80023c2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	689b      	ldr	r3, [r3, #8]
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d015      	beq.n	80023f8 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023cc:	f7fe ffa6 	bl	800131c <HAL_GetTick>
 80023d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023d2:	e00a      	b.n	80023ea <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023d4:	f7fe ffa2 	bl	800131c <HAL_GetTick>
 80023d8:	4602      	mov	r2, r0
 80023da:	693b      	ldr	r3, [r7, #16]
 80023dc:	1ad3      	subs	r3, r2, r3
 80023de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80023e2:	4293      	cmp	r3, r2
 80023e4:	d901      	bls.n	80023ea <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80023e6:	2303      	movs	r3, #3
 80023e8:	e0d7      	b.n	800259a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023ea:	4b4b      	ldr	r3, [pc, #300]	@ (8002518 <HAL_RCC_OscConfig+0x4ac>)
 80023ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023ee:	f003 0302 	and.w	r3, r3, #2
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d0ee      	beq.n	80023d4 <HAL_RCC_OscConfig+0x368>
 80023f6:	e014      	b.n	8002422 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023f8:	f7fe ff90 	bl	800131c <HAL_GetTick>
 80023fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023fe:	e00a      	b.n	8002416 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002400:	f7fe ff8c 	bl	800131c <HAL_GetTick>
 8002404:	4602      	mov	r2, r0
 8002406:	693b      	ldr	r3, [r7, #16]
 8002408:	1ad3      	subs	r3, r2, r3
 800240a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800240e:	4293      	cmp	r3, r2
 8002410:	d901      	bls.n	8002416 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002412:	2303      	movs	r3, #3
 8002414:	e0c1      	b.n	800259a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002416:	4b40      	ldr	r3, [pc, #256]	@ (8002518 <HAL_RCC_OscConfig+0x4ac>)
 8002418:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800241a:	f003 0302 	and.w	r3, r3, #2
 800241e:	2b00      	cmp	r3, #0
 8002420:	d1ee      	bne.n	8002400 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002422:	7dfb      	ldrb	r3, [r7, #23]
 8002424:	2b01      	cmp	r3, #1
 8002426:	d105      	bne.n	8002434 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002428:	4b3b      	ldr	r3, [pc, #236]	@ (8002518 <HAL_RCC_OscConfig+0x4ac>)
 800242a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800242c:	4a3a      	ldr	r2, [pc, #232]	@ (8002518 <HAL_RCC_OscConfig+0x4ac>)
 800242e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002432:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	699b      	ldr	r3, [r3, #24]
 8002438:	2b00      	cmp	r3, #0
 800243a:	f000 80ad 	beq.w	8002598 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800243e:	4b36      	ldr	r3, [pc, #216]	@ (8002518 <HAL_RCC_OscConfig+0x4ac>)
 8002440:	689b      	ldr	r3, [r3, #8]
 8002442:	f003 030c 	and.w	r3, r3, #12
 8002446:	2b08      	cmp	r3, #8
 8002448:	d060      	beq.n	800250c <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	699b      	ldr	r3, [r3, #24]
 800244e:	2b02      	cmp	r3, #2
 8002450:	d145      	bne.n	80024de <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002452:	4b33      	ldr	r3, [pc, #204]	@ (8002520 <HAL_RCC_OscConfig+0x4b4>)
 8002454:	2200      	movs	r2, #0
 8002456:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002458:	f7fe ff60 	bl	800131c <HAL_GetTick>
 800245c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800245e:	e008      	b.n	8002472 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002460:	f7fe ff5c 	bl	800131c <HAL_GetTick>
 8002464:	4602      	mov	r2, r0
 8002466:	693b      	ldr	r3, [r7, #16]
 8002468:	1ad3      	subs	r3, r2, r3
 800246a:	2b02      	cmp	r3, #2
 800246c:	d901      	bls.n	8002472 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800246e:	2303      	movs	r3, #3
 8002470:	e093      	b.n	800259a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002472:	4b29      	ldr	r3, [pc, #164]	@ (8002518 <HAL_RCC_OscConfig+0x4ac>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800247a:	2b00      	cmp	r3, #0
 800247c:	d1f0      	bne.n	8002460 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	69da      	ldr	r2, [r3, #28]
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	6a1b      	ldr	r3, [r3, #32]
 8002486:	431a      	orrs	r2, r3
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800248c:	019b      	lsls	r3, r3, #6
 800248e:	431a      	orrs	r2, r3
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002494:	085b      	lsrs	r3, r3, #1
 8002496:	3b01      	subs	r3, #1
 8002498:	041b      	lsls	r3, r3, #16
 800249a:	431a      	orrs	r2, r3
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024a0:	061b      	lsls	r3, r3, #24
 80024a2:	431a      	orrs	r2, r3
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024a8:	071b      	lsls	r3, r3, #28
 80024aa:	491b      	ldr	r1, [pc, #108]	@ (8002518 <HAL_RCC_OscConfig+0x4ac>)
 80024ac:	4313      	orrs	r3, r2
 80024ae:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80024b0:	4b1b      	ldr	r3, [pc, #108]	@ (8002520 <HAL_RCC_OscConfig+0x4b4>)
 80024b2:	2201      	movs	r2, #1
 80024b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024b6:	f7fe ff31 	bl	800131c <HAL_GetTick>
 80024ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024bc:	e008      	b.n	80024d0 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024be:	f7fe ff2d 	bl	800131c <HAL_GetTick>
 80024c2:	4602      	mov	r2, r0
 80024c4:	693b      	ldr	r3, [r7, #16]
 80024c6:	1ad3      	subs	r3, r2, r3
 80024c8:	2b02      	cmp	r3, #2
 80024ca:	d901      	bls.n	80024d0 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80024cc:	2303      	movs	r3, #3
 80024ce:	e064      	b.n	800259a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024d0:	4b11      	ldr	r3, [pc, #68]	@ (8002518 <HAL_RCC_OscConfig+0x4ac>)
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d0f0      	beq.n	80024be <HAL_RCC_OscConfig+0x452>
 80024dc:	e05c      	b.n	8002598 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024de:	4b10      	ldr	r3, [pc, #64]	@ (8002520 <HAL_RCC_OscConfig+0x4b4>)
 80024e0:	2200      	movs	r2, #0
 80024e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024e4:	f7fe ff1a 	bl	800131c <HAL_GetTick>
 80024e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80024ea:	e008      	b.n	80024fe <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024ec:	f7fe ff16 	bl	800131c <HAL_GetTick>
 80024f0:	4602      	mov	r2, r0
 80024f2:	693b      	ldr	r3, [r7, #16]
 80024f4:	1ad3      	subs	r3, r2, r3
 80024f6:	2b02      	cmp	r3, #2
 80024f8:	d901      	bls.n	80024fe <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80024fa:	2303      	movs	r3, #3
 80024fc:	e04d      	b.n	800259a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80024fe:	4b06      	ldr	r3, [pc, #24]	@ (8002518 <HAL_RCC_OscConfig+0x4ac>)
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002506:	2b00      	cmp	r3, #0
 8002508:	d1f0      	bne.n	80024ec <HAL_RCC_OscConfig+0x480>
 800250a:	e045      	b.n	8002598 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	699b      	ldr	r3, [r3, #24]
 8002510:	2b01      	cmp	r3, #1
 8002512:	d107      	bne.n	8002524 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002514:	2301      	movs	r3, #1
 8002516:	e040      	b.n	800259a <HAL_RCC_OscConfig+0x52e>
 8002518:	40023800 	.word	0x40023800
 800251c:	40007000 	.word	0x40007000
 8002520:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002524:	4b1f      	ldr	r3, [pc, #124]	@ (80025a4 <HAL_RCC_OscConfig+0x538>)
 8002526:	685b      	ldr	r3, [r3, #4]
 8002528:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	699b      	ldr	r3, [r3, #24]
 800252e:	2b01      	cmp	r3, #1
 8002530:	d030      	beq.n	8002594 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800253c:	429a      	cmp	r2, r3
 800253e:	d129      	bne.n	8002594 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800254a:	429a      	cmp	r2, r3
 800254c:	d122      	bne.n	8002594 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800254e:	68fa      	ldr	r2, [r7, #12]
 8002550:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002554:	4013      	ands	r3, r2
 8002556:	687a      	ldr	r2, [r7, #4]
 8002558:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800255a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800255c:	4293      	cmp	r3, r2
 800255e:	d119      	bne.n	8002594 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800256a:	085b      	lsrs	r3, r3, #1
 800256c:	3b01      	subs	r3, #1
 800256e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002570:	429a      	cmp	r2, r3
 8002572:	d10f      	bne.n	8002594 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800257e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002580:	429a      	cmp	r2, r3
 8002582:	d107      	bne.n	8002594 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800258e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002590:	429a      	cmp	r2, r3
 8002592:	d001      	beq.n	8002598 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002594:	2301      	movs	r3, #1
 8002596:	e000      	b.n	800259a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002598:	2300      	movs	r3, #0
}
 800259a:	4618      	mov	r0, r3
 800259c:	3718      	adds	r7, #24
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd80      	pop	{r7, pc}
 80025a2:	bf00      	nop
 80025a4:	40023800 	.word	0x40023800

080025a8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b082      	sub	sp, #8
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d101      	bne.n	80025ba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80025b6:	2301      	movs	r3, #1
 80025b8:	e041      	b.n	800263e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80025c0:	b2db      	uxtb	r3, r3
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d106      	bne.n	80025d4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	2200      	movs	r2, #0
 80025ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80025ce:	6878      	ldr	r0, [r7, #4]
 80025d0:	f7fe fcf0 	bl	8000fb4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	2202      	movs	r2, #2
 80025d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681a      	ldr	r2, [r3, #0]
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	3304      	adds	r3, #4
 80025e4:	4619      	mov	r1, r3
 80025e6:	4610      	mov	r0, r2
 80025e8:	f000 fdc2 	bl	8003170 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2201      	movs	r2, #1
 80025f0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2201      	movs	r2, #1
 80025f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2201      	movs	r2, #1
 8002600:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	2201      	movs	r2, #1
 8002608:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	2201      	movs	r2, #1
 8002610:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	2201      	movs	r2, #1
 8002618:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2201      	movs	r2, #1
 8002620:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	2201      	movs	r2, #1
 8002628:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	2201      	movs	r2, #1
 8002630:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	2201      	movs	r2, #1
 8002638:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800263c:	2300      	movs	r3, #0
}
 800263e:	4618      	mov	r0, r3
 8002640:	3708      	adds	r7, #8
 8002642:	46bd      	mov	sp, r7
 8002644:	bd80      	pop	{r7, pc}

08002646 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002646:	b580      	push	{r7, lr}
 8002648:	b082      	sub	sp, #8
 800264a:	af00      	add	r7, sp, #0
 800264c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	2b00      	cmp	r3, #0
 8002652:	d101      	bne.n	8002658 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002654:	2301      	movs	r3, #1
 8002656:	e041      	b.n	80026dc <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800265e:	b2db      	uxtb	r3, r3
 8002660:	2b00      	cmp	r3, #0
 8002662:	d106      	bne.n	8002672 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	2200      	movs	r2, #0
 8002668:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800266c:	6878      	ldr	r0, [r7, #4]
 800266e:	f7fe fcef 	bl	8001050 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	2202      	movs	r2, #2
 8002676:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681a      	ldr	r2, [r3, #0]
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	3304      	adds	r3, #4
 8002682:	4619      	mov	r1, r3
 8002684:	4610      	mov	r0, r2
 8002686:	f000 fd73 	bl	8003170 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	2201      	movs	r2, #1
 800268e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2201      	movs	r2, #1
 8002696:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	2201      	movs	r2, #1
 800269e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	2201      	movs	r2, #1
 80026a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	2201      	movs	r2, #1
 80026ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	2201      	movs	r2, #1
 80026b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	2201      	movs	r2, #1
 80026be:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	2201      	movs	r2, #1
 80026c6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	2201      	movs	r2, #1
 80026ce:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	2201      	movs	r2, #1
 80026d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80026da:	2300      	movs	r3, #0
}
 80026dc:	4618      	mov	r0, r3
 80026de:	3708      	adds	r7, #8
 80026e0:	46bd      	mov	sp, r7
 80026e2:	bd80      	pop	{r7, pc}

080026e4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b084      	sub	sp, #16
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
 80026ec:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d109      	bne.n	8002708 <HAL_TIM_PWM_Start+0x24>
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80026fa:	b2db      	uxtb	r3, r3
 80026fc:	2b01      	cmp	r3, #1
 80026fe:	bf14      	ite	ne
 8002700:	2301      	movne	r3, #1
 8002702:	2300      	moveq	r3, #0
 8002704:	b2db      	uxtb	r3, r3
 8002706:	e022      	b.n	800274e <HAL_TIM_PWM_Start+0x6a>
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	2b04      	cmp	r3, #4
 800270c:	d109      	bne.n	8002722 <HAL_TIM_PWM_Start+0x3e>
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002714:	b2db      	uxtb	r3, r3
 8002716:	2b01      	cmp	r3, #1
 8002718:	bf14      	ite	ne
 800271a:	2301      	movne	r3, #1
 800271c:	2300      	moveq	r3, #0
 800271e:	b2db      	uxtb	r3, r3
 8002720:	e015      	b.n	800274e <HAL_TIM_PWM_Start+0x6a>
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	2b08      	cmp	r3, #8
 8002726:	d109      	bne.n	800273c <HAL_TIM_PWM_Start+0x58>
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800272e:	b2db      	uxtb	r3, r3
 8002730:	2b01      	cmp	r3, #1
 8002732:	bf14      	ite	ne
 8002734:	2301      	movne	r3, #1
 8002736:	2300      	moveq	r3, #0
 8002738:	b2db      	uxtb	r3, r3
 800273a:	e008      	b.n	800274e <HAL_TIM_PWM_Start+0x6a>
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002742:	b2db      	uxtb	r3, r3
 8002744:	2b01      	cmp	r3, #1
 8002746:	bf14      	ite	ne
 8002748:	2301      	movne	r3, #1
 800274a:	2300      	moveq	r3, #0
 800274c:	b2db      	uxtb	r3, r3
 800274e:	2b00      	cmp	r3, #0
 8002750:	d001      	beq.n	8002756 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002752:	2301      	movs	r3, #1
 8002754:	e07c      	b.n	8002850 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	2b00      	cmp	r3, #0
 800275a:	d104      	bne.n	8002766 <HAL_TIM_PWM_Start+0x82>
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	2202      	movs	r2, #2
 8002760:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002764:	e013      	b.n	800278e <HAL_TIM_PWM_Start+0xaa>
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	2b04      	cmp	r3, #4
 800276a:	d104      	bne.n	8002776 <HAL_TIM_PWM_Start+0x92>
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2202      	movs	r2, #2
 8002770:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002774:	e00b      	b.n	800278e <HAL_TIM_PWM_Start+0xaa>
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	2b08      	cmp	r3, #8
 800277a:	d104      	bne.n	8002786 <HAL_TIM_PWM_Start+0xa2>
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2202      	movs	r2, #2
 8002780:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002784:	e003      	b.n	800278e <HAL_TIM_PWM_Start+0xaa>
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	2202      	movs	r2, #2
 800278a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	2201      	movs	r2, #1
 8002794:	6839      	ldr	r1, [r7, #0]
 8002796:	4618      	mov	r0, r3
 8002798:	f001 f97b 	bl	8003a92 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	4a2d      	ldr	r2, [pc, #180]	@ (8002858 <HAL_TIM_PWM_Start+0x174>)
 80027a2:	4293      	cmp	r3, r2
 80027a4:	d004      	beq.n	80027b0 <HAL_TIM_PWM_Start+0xcc>
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	4a2c      	ldr	r2, [pc, #176]	@ (800285c <HAL_TIM_PWM_Start+0x178>)
 80027ac:	4293      	cmp	r3, r2
 80027ae:	d101      	bne.n	80027b4 <HAL_TIM_PWM_Start+0xd0>
 80027b0:	2301      	movs	r3, #1
 80027b2:	e000      	b.n	80027b6 <HAL_TIM_PWM_Start+0xd2>
 80027b4:	2300      	movs	r3, #0
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d007      	beq.n	80027ca <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80027c8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	4a22      	ldr	r2, [pc, #136]	@ (8002858 <HAL_TIM_PWM_Start+0x174>)
 80027d0:	4293      	cmp	r3, r2
 80027d2:	d022      	beq.n	800281a <HAL_TIM_PWM_Start+0x136>
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80027dc:	d01d      	beq.n	800281a <HAL_TIM_PWM_Start+0x136>
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	4a1f      	ldr	r2, [pc, #124]	@ (8002860 <HAL_TIM_PWM_Start+0x17c>)
 80027e4:	4293      	cmp	r3, r2
 80027e6:	d018      	beq.n	800281a <HAL_TIM_PWM_Start+0x136>
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	4a1d      	ldr	r2, [pc, #116]	@ (8002864 <HAL_TIM_PWM_Start+0x180>)
 80027ee:	4293      	cmp	r3, r2
 80027f0:	d013      	beq.n	800281a <HAL_TIM_PWM_Start+0x136>
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	4a1c      	ldr	r2, [pc, #112]	@ (8002868 <HAL_TIM_PWM_Start+0x184>)
 80027f8:	4293      	cmp	r3, r2
 80027fa:	d00e      	beq.n	800281a <HAL_TIM_PWM_Start+0x136>
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	4a16      	ldr	r2, [pc, #88]	@ (800285c <HAL_TIM_PWM_Start+0x178>)
 8002802:	4293      	cmp	r3, r2
 8002804:	d009      	beq.n	800281a <HAL_TIM_PWM_Start+0x136>
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	4a18      	ldr	r2, [pc, #96]	@ (800286c <HAL_TIM_PWM_Start+0x188>)
 800280c:	4293      	cmp	r3, r2
 800280e:	d004      	beq.n	800281a <HAL_TIM_PWM_Start+0x136>
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4a16      	ldr	r2, [pc, #88]	@ (8002870 <HAL_TIM_PWM_Start+0x18c>)
 8002816:	4293      	cmp	r3, r2
 8002818:	d111      	bne.n	800283e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	689b      	ldr	r3, [r3, #8]
 8002820:	f003 0307 	and.w	r3, r3, #7
 8002824:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	2b06      	cmp	r3, #6
 800282a:	d010      	beq.n	800284e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	681a      	ldr	r2, [r3, #0]
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f042 0201 	orr.w	r2, r2, #1
 800283a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800283c:	e007      	b.n	800284e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	681a      	ldr	r2, [r3, #0]
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f042 0201 	orr.w	r2, r2, #1
 800284c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800284e:	2300      	movs	r3, #0
}
 8002850:	4618      	mov	r0, r3
 8002852:	3710      	adds	r7, #16
 8002854:	46bd      	mov	sp, r7
 8002856:	bd80      	pop	{r7, pc}
 8002858:	40010000 	.word	0x40010000
 800285c:	40010400 	.word	0x40010400
 8002860:	40000400 	.word	0x40000400
 8002864:	40000800 	.word	0x40000800
 8002868:	40000c00 	.word	0x40000c00
 800286c:	40014000 	.word	0x40014000
 8002870:	40001800 	.word	0x40001800

08002874 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	b082      	sub	sp, #8
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2b00      	cmp	r3, #0
 8002880:	d101      	bne.n	8002886 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8002882:	2301      	movs	r3, #1
 8002884:	e041      	b.n	800290a <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800288c:	b2db      	uxtb	r3, r3
 800288e:	2b00      	cmp	r3, #0
 8002890:	d106      	bne.n	80028a0 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	2200      	movs	r2, #0
 8002896:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800289a:	6878      	ldr	r0, [r7, #4]
 800289c:	f000 f839 	bl	8002912 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	2202      	movs	r2, #2
 80028a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681a      	ldr	r2, [r3, #0]
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	3304      	adds	r3, #4
 80028b0:	4619      	mov	r1, r3
 80028b2:	4610      	mov	r0, r2
 80028b4:	f000 fc5c 	bl	8003170 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	2201      	movs	r2, #1
 80028bc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	2201      	movs	r2, #1
 80028c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2201      	movs	r2, #1
 80028cc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	2201      	movs	r2, #1
 80028d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2201      	movs	r2, #1
 80028dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	2201      	movs	r2, #1
 80028e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	2201      	movs	r2, #1
 80028ec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	2201      	movs	r2, #1
 80028f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	2201      	movs	r2, #1
 80028fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	2201      	movs	r2, #1
 8002904:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002908:	2300      	movs	r3, #0
}
 800290a:	4618      	mov	r0, r3
 800290c:	3708      	adds	r7, #8
 800290e:	46bd      	mov	sp, r7
 8002910:	bd80      	pop	{r7, pc}

08002912 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8002912:	b480      	push	{r7}
 8002914:	b083      	sub	sp, #12
 8002916:	af00      	add	r7, sp, #0
 8002918:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800291a:	bf00      	nop
 800291c:	370c      	adds	r7, #12
 800291e:	46bd      	mov	sp, r7
 8002920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002924:	4770      	bx	lr
	...

08002928 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b084      	sub	sp, #16
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
 8002930:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002932:	2300      	movs	r3, #0
 8002934:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	2b00      	cmp	r3, #0
 800293a:	d104      	bne.n	8002946 <HAL_TIM_IC_Start_IT+0x1e>
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002942:	b2db      	uxtb	r3, r3
 8002944:	e013      	b.n	800296e <HAL_TIM_IC_Start_IT+0x46>
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	2b04      	cmp	r3, #4
 800294a:	d104      	bne.n	8002956 <HAL_TIM_IC_Start_IT+0x2e>
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002952:	b2db      	uxtb	r3, r3
 8002954:	e00b      	b.n	800296e <HAL_TIM_IC_Start_IT+0x46>
 8002956:	683b      	ldr	r3, [r7, #0]
 8002958:	2b08      	cmp	r3, #8
 800295a:	d104      	bne.n	8002966 <HAL_TIM_IC_Start_IT+0x3e>
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002962:	b2db      	uxtb	r3, r3
 8002964:	e003      	b.n	800296e <HAL_TIM_IC_Start_IT+0x46>
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800296c:	b2db      	uxtb	r3, r3
 800296e:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	2b00      	cmp	r3, #0
 8002974:	d104      	bne.n	8002980 <HAL_TIM_IC_Start_IT+0x58>
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800297c:	b2db      	uxtb	r3, r3
 800297e:	e013      	b.n	80029a8 <HAL_TIM_IC_Start_IT+0x80>
 8002980:	683b      	ldr	r3, [r7, #0]
 8002982:	2b04      	cmp	r3, #4
 8002984:	d104      	bne.n	8002990 <HAL_TIM_IC_Start_IT+0x68>
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800298c:	b2db      	uxtb	r3, r3
 800298e:	e00b      	b.n	80029a8 <HAL_TIM_IC_Start_IT+0x80>
 8002990:	683b      	ldr	r3, [r7, #0]
 8002992:	2b08      	cmp	r3, #8
 8002994:	d104      	bne.n	80029a0 <HAL_TIM_IC_Start_IT+0x78>
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800299c:	b2db      	uxtb	r3, r3
 800299e:	e003      	b.n	80029a8 <HAL_TIM_IC_Start_IT+0x80>
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80029a6:	b2db      	uxtb	r3, r3
 80029a8:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80029aa:	7bbb      	ldrb	r3, [r7, #14]
 80029ac:	2b01      	cmp	r3, #1
 80029ae:	d102      	bne.n	80029b6 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80029b0:	7b7b      	ldrb	r3, [r7, #13]
 80029b2:	2b01      	cmp	r3, #1
 80029b4:	d001      	beq.n	80029ba <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 80029b6:	2301      	movs	r3, #1
 80029b8:	e0cc      	b.n	8002b54 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d104      	bne.n	80029ca <HAL_TIM_IC_Start_IT+0xa2>
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	2202      	movs	r2, #2
 80029c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80029c8:	e013      	b.n	80029f2 <HAL_TIM_IC_Start_IT+0xca>
 80029ca:	683b      	ldr	r3, [r7, #0]
 80029cc:	2b04      	cmp	r3, #4
 80029ce:	d104      	bne.n	80029da <HAL_TIM_IC_Start_IT+0xb2>
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	2202      	movs	r2, #2
 80029d4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80029d8:	e00b      	b.n	80029f2 <HAL_TIM_IC_Start_IT+0xca>
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	2b08      	cmp	r3, #8
 80029de:	d104      	bne.n	80029ea <HAL_TIM_IC_Start_IT+0xc2>
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	2202      	movs	r2, #2
 80029e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80029e8:	e003      	b.n	80029f2 <HAL_TIM_IC_Start_IT+0xca>
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	2202      	movs	r2, #2
 80029ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d104      	bne.n	8002a02 <HAL_TIM_IC_Start_IT+0xda>
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2202      	movs	r2, #2
 80029fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002a00:	e013      	b.n	8002a2a <HAL_TIM_IC_Start_IT+0x102>
 8002a02:	683b      	ldr	r3, [r7, #0]
 8002a04:	2b04      	cmp	r3, #4
 8002a06:	d104      	bne.n	8002a12 <HAL_TIM_IC_Start_IT+0xea>
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	2202      	movs	r2, #2
 8002a0c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002a10:	e00b      	b.n	8002a2a <HAL_TIM_IC_Start_IT+0x102>
 8002a12:	683b      	ldr	r3, [r7, #0]
 8002a14:	2b08      	cmp	r3, #8
 8002a16:	d104      	bne.n	8002a22 <HAL_TIM_IC_Start_IT+0xfa>
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2202      	movs	r2, #2
 8002a1c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002a20:	e003      	b.n	8002a2a <HAL_TIM_IC_Start_IT+0x102>
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	2202      	movs	r2, #2
 8002a26:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	2b0c      	cmp	r3, #12
 8002a2e:	d841      	bhi.n	8002ab4 <HAL_TIM_IC_Start_IT+0x18c>
 8002a30:	a201      	add	r2, pc, #4	@ (adr r2, 8002a38 <HAL_TIM_IC_Start_IT+0x110>)
 8002a32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a36:	bf00      	nop
 8002a38:	08002a6d 	.word	0x08002a6d
 8002a3c:	08002ab5 	.word	0x08002ab5
 8002a40:	08002ab5 	.word	0x08002ab5
 8002a44:	08002ab5 	.word	0x08002ab5
 8002a48:	08002a7f 	.word	0x08002a7f
 8002a4c:	08002ab5 	.word	0x08002ab5
 8002a50:	08002ab5 	.word	0x08002ab5
 8002a54:	08002ab5 	.word	0x08002ab5
 8002a58:	08002a91 	.word	0x08002a91
 8002a5c:	08002ab5 	.word	0x08002ab5
 8002a60:	08002ab5 	.word	0x08002ab5
 8002a64:	08002ab5 	.word	0x08002ab5
 8002a68:	08002aa3 	.word	0x08002aa3
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	68da      	ldr	r2, [r3, #12]
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f042 0202 	orr.w	r2, r2, #2
 8002a7a:	60da      	str	r2, [r3, #12]
      break;
 8002a7c:	e01d      	b.n	8002aba <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	68da      	ldr	r2, [r3, #12]
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f042 0204 	orr.w	r2, r2, #4
 8002a8c:	60da      	str	r2, [r3, #12]
      break;
 8002a8e:	e014      	b.n	8002aba <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	68da      	ldr	r2, [r3, #12]
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f042 0208 	orr.w	r2, r2, #8
 8002a9e:	60da      	str	r2, [r3, #12]
      break;
 8002aa0:	e00b      	b.n	8002aba <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	68da      	ldr	r2, [r3, #12]
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f042 0210 	orr.w	r2, r2, #16
 8002ab0:	60da      	str	r2, [r3, #12]
      break;
 8002ab2:	e002      	b.n	8002aba <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8002ab4:	2301      	movs	r3, #1
 8002ab6:	73fb      	strb	r3, [r7, #15]
      break;
 8002ab8:	bf00      	nop
  }

  if (status == HAL_OK)
 8002aba:	7bfb      	ldrb	r3, [r7, #15]
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d148      	bne.n	8002b52 <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	2201      	movs	r2, #1
 8002ac6:	6839      	ldr	r1, [r7, #0]
 8002ac8:	4618      	mov	r0, r3
 8002aca:	f000 ffe2 	bl	8003a92 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	4a22      	ldr	r2, [pc, #136]	@ (8002b5c <HAL_TIM_IC_Start_IT+0x234>)
 8002ad4:	4293      	cmp	r3, r2
 8002ad6:	d022      	beq.n	8002b1e <HAL_TIM_IC_Start_IT+0x1f6>
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002ae0:	d01d      	beq.n	8002b1e <HAL_TIM_IC_Start_IT+0x1f6>
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	4a1e      	ldr	r2, [pc, #120]	@ (8002b60 <HAL_TIM_IC_Start_IT+0x238>)
 8002ae8:	4293      	cmp	r3, r2
 8002aea:	d018      	beq.n	8002b1e <HAL_TIM_IC_Start_IT+0x1f6>
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	4a1c      	ldr	r2, [pc, #112]	@ (8002b64 <HAL_TIM_IC_Start_IT+0x23c>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d013      	beq.n	8002b1e <HAL_TIM_IC_Start_IT+0x1f6>
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	4a1b      	ldr	r2, [pc, #108]	@ (8002b68 <HAL_TIM_IC_Start_IT+0x240>)
 8002afc:	4293      	cmp	r3, r2
 8002afe:	d00e      	beq.n	8002b1e <HAL_TIM_IC_Start_IT+0x1f6>
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	4a19      	ldr	r2, [pc, #100]	@ (8002b6c <HAL_TIM_IC_Start_IT+0x244>)
 8002b06:	4293      	cmp	r3, r2
 8002b08:	d009      	beq.n	8002b1e <HAL_TIM_IC_Start_IT+0x1f6>
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	4a18      	ldr	r2, [pc, #96]	@ (8002b70 <HAL_TIM_IC_Start_IT+0x248>)
 8002b10:	4293      	cmp	r3, r2
 8002b12:	d004      	beq.n	8002b1e <HAL_TIM_IC_Start_IT+0x1f6>
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4a16      	ldr	r2, [pc, #88]	@ (8002b74 <HAL_TIM_IC_Start_IT+0x24c>)
 8002b1a:	4293      	cmp	r3, r2
 8002b1c:	d111      	bne.n	8002b42 <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	689b      	ldr	r3, [r3, #8]
 8002b24:	f003 0307 	and.w	r3, r3, #7
 8002b28:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b2a:	68bb      	ldr	r3, [r7, #8]
 8002b2c:	2b06      	cmp	r3, #6
 8002b2e:	d010      	beq.n	8002b52 <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	681a      	ldr	r2, [r3, #0]
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f042 0201 	orr.w	r2, r2, #1
 8002b3e:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b40:	e007      	b.n	8002b52 <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	681a      	ldr	r2, [r3, #0]
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f042 0201 	orr.w	r2, r2, #1
 8002b50:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8002b52:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b54:	4618      	mov	r0, r3
 8002b56:	3710      	adds	r7, #16
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	bd80      	pop	{r7, pc}
 8002b5c:	40010000 	.word	0x40010000
 8002b60:	40000400 	.word	0x40000400
 8002b64:	40000800 	.word	0x40000800
 8002b68:	40000c00 	.word	0x40000c00
 8002b6c:	40010400 	.word	0x40010400
 8002b70:	40014000 	.word	0x40014000
 8002b74:	40001800 	.word	0x40001800

08002b78 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b084      	sub	sp, #16
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	68db      	ldr	r3, [r3, #12]
 8002b86:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	691b      	ldr	r3, [r3, #16]
 8002b8e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002b90:	68bb      	ldr	r3, [r7, #8]
 8002b92:	f003 0302 	and.w	r3, r3, #2
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d020      	beq.n	8002bdc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	f003 0302 	and.w	r3, r3, #2
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d01b      	beq.n	8002bdc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f06f 0202 	mvn.w	r2, #2
 8002bac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	2201      	movs	r2, #1
 8002bb2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	699b      	ldr	r3, [r3, #24]
 8002bba:	f003 0303 	and.w	r3, r3, #3
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d003      	beq.n	8002bca <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002bc2:	6878      	ldr	r0, [r7, #4]
 8002bc4:	f7fe f826 	bl	8000c14 <HAL_TIM_IC_CaptureCallback>
 8002bc8:	e005      	b.n	8002bd6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002bca:	6878      	ldr	r0, [r7, #4]
 8002bcc:	f000 fab2 	bl	8003134 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002bd0:	6878      	ldr	r0, [r7, #4]
 8002bd2:	f000 fab9 	bl	8003148 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	2200      	movs	r2, #0
 8002bda:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002bdc:	68bb      	ldr	r3, [r7, #8]
 8002bde:	f003 0304 	and.w	r3, r3, #4
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d020      	beq.n	8002c28 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	f003 0304 	and.w	r3, r3, #4
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d01b      	beq.n	8002c28 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f06f 0204 	mvn.w	r2, #4
 8002bf8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	2202      	movs	r2, #2
 8002bfe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	699b      	ldr	r3, [r3, #24]
 8002c06:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d003      	beq.n	8002c16 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c0e:	6878      	ldr	r0, [r7, #4]
 8002c10:	f7fe f800 	bl	8000c14 <HAL_TIM_IC_CaptureCallback>
 8002c14:	e005      	b.n	8002c22 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c16:	6878      	ldr	r0, [r7, #4]
 8002c18:	f000 fa8c 	bl	8003134 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c1c:	6878      	ldr	r0, [r7, #4]
 8002c1e:	f000 fa93 	bl	8003148 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	2200      	movs	r2, #0
 8002c26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002c28:	68bb      	ldr	r3, [r7, #8]
 8002c2a:	f003 0308 	and.w	r3, r3, #8
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d020      	beq.n	8002c74 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	f003 0308 	and.w	r3, r3, #8
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d01b      	beq.n	8002c74 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f06f 0208 	mvn.w	r2, #8
 8002c44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	2204      	movs	r2, #4
 8002c4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	69db      	ldr	r3, [r3, #28]
 8002c52:	f003 0303 	and.w	r3, r3, #3
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d003      	beq.n	8002c62 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c5a:	6878      	ldr	r0, [r7, #4]
 8002c5c:	f7fd ffda 	bl	8000c14 <HAL_TIM_IC_CaptureCallback>
 8002c60:	e005      	b.n	8002c6e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c62:	6878      	ldr	r0, [r7, #4]
 8002c64:	f000 fa66 	bl	8003134 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c68:	6878      	ldr	r0, [r7, #4]
 8002c6a:	f000 fa6d 	bl	8003148 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	2200      	movs	r2, #0
 8002c72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002c74:	68bb      	ldr	r3, [r7, #8]
 8002c76:	f003 0310 	and.w	r3, r3, #16
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d020      	beq.n	8002cc0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	f003 0310 	and.w	r3, r3, #16
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d01b      	beq.n	8002cc0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f06f 0210 	mvn.w	r2, #16
 8002c90:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	2208      	movs	r2, #8
 8002c96:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	69db      	ldr	r3, [r3, #28]
 8002c9e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d003      	beq.n	8002cae <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ca6:	6878      	ldr	r0, [r7, #4]
 8002ca8:	f7fd ffb4 	bl	8000c14 <HAL_TIM_IC_CaptureCallback>
 8002cac:	e005      	b.n	8002cba <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002cae:	6878      	ldr	r0, [r7, #4]
 8002cb0:	f000 fa40 	bl	8003134 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002cb4:	6878      	ldr	r0, [r7, #4]
 8002cb6:	f000 fa47 	bl	8003148 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002cc0:	68bb      	ldr	r3, [r7, #8]
 8002cc2:	f003 0301 	and.w	r3, r3, #1
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d00c      	beq.n	8002ce4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	f003 0301 	and.w	r3, r3, #1
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d007      	beq.n	8002ce4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f06f 0201 	mvn.w	r2, #1
 8002cdc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002cde:	6878      	ldr	r0, [r7, #4]
 8002ce0:	f000 fa1e 	bl	8003120 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002ce4:	68bb      	ldr	r3, [r7, #8]
 8002ce6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d00c      	beq.n	8002d08 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d007      	beq.n	8002d08 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002d00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002d02:	6878      	ldr	r0, [r7, #4]
 8002d04:	f000 ff70 	bl	8003be8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002d08:	68bb      	ldr	r3, [r7, #8]
 8002d0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d00c      	beq.n	8002d2c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d007      	beq.n	8002d2c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002d24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002d26:	6878      	ldr	r0, [r7, #4]
 8002d28:	f000 fa18 	bl	800315c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002d2c:	68bb      	ldr	r3, [r7, #8]
 8002d2e:	f003 0320 	and.w	r3, r3, #32
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d00c      	beq.n	8002d50 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	f003 0320 	and.w	r3, r3, #32
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d007      	beq.n	8002d50 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f06f 0220 	mvn.w	r2, #32
 8002d48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002d4a:	6878      	ldr	r0, [r7, #4]
 8002d4c:	f000 ff42 	bl	8003bd4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002d50:	bf00      	nop
 8002d52:	3710      	adds	r7, #16
 8002d54:	46bd      	mov	sp, r7
 8002d56:	bd80      	pop	{r7, pc}

08002d58 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b086      	sub	sp, #24
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	60f8      	str	r0, [r7, #12]
 8002d60:	60b9      	str	r1, [r7, #8]
 8002d62:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d64:	2300      	movs	r3, #0
 8002d66:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002d6e:	2b01      	cmp	r3, #1
 8002d70:	d101      	bne.n	8002d76 <HAL_TIM_IC_ConfigChannel+0x1e>
 8002d72:	2302      	movs	r3, #2
 8002d74:	e088      	b.n	8002e88 <HAL_TIM_IC_ConfigChannel+0x130>
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	2201      	movs	r2, #1
 8002d7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d11b      	bne.n	8002dbc <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8002d88:	68bb      	ldr	r3, [r7, #8]
 8002d8a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8002d8c:	68bb      	ldr	r3, [r7, #8]
 8002d8e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8002d90:	68bb      	ldr	r3, [r7, #8]
 8002d92:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8002d94:	f000 fcd4 	bl	8003740 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	699a      	ldr	r2, [r3, #24]
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f022 020c 	bic.w	r2, r2, #12
 8002da6:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	6999      	ldr	r1, [r3, #24]
 8002dae:	68bb      	ldr	r3, [r7, #8]
 8002db0:	689a      	ldr	r2, [r3, #8]
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	430a      	orrs	r2, r1
 8002db8:	619a      	str	r2, [r3, #24]
 8002dba:	e060      	b.n	8002e7e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	2b04      	cmp	r3, #4
 8002dc0:	d11c      	bne.n	8002dfc <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8002dc6:	68bb      	ldr	r3, [r7, #8]
 8002dc8:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8002dca:	68bb      	ldr	r3, [r7, #8]
 8002dcc:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8002dce:	68bb      	ldr	r3, [r7, #8]
 8002dd0:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8002dd2:	f000 fd58 	bl	8003886 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	699a      	ldr	r2, [r3, #24]
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8002de4:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	6999      	ldr	r1, [r3, #24]
 8002dec:	68bb      	ldr	r3, [r7, #8]
 8002dee:	689b      	ldr	r3, [r3, #8]
 8002df0:	021a      	lsls	r2, r3, #8
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	430a      	orrs	r2, r1
 8002df8:	619a      	str	r2, [r3, #24]
 8002dfa:	e040      	b.n	8002e7e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	2b08      	cmp	r3, #8
 8002e00:	d11b      	bne.n	8002e3a <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8002e06:	68bb      	ldr	r3, [r7, #8]
 8002e08:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8002e0a:	68bb      	ldr	r3, [r7, #8]
 8002e0c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8002e0e:	68bb      	ldr	r3, [r7, #8]
 8002e10:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8002e12:	f000 fda5 	bl	8003960 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	69da      	ldr	r2, [r3, #28]
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f022 020c 	bic.w	r2, r2, #12
 8002e24:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	69d9      	ldr	r1, [r3, #28]
 8002e2c:	68bb      	ldr	r3, [r7, #8]
 8002e2e:	689a      	ldr	r2, [r3, #8]
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	430a      	orrs	r2, r1
 8002e36:	61da      	str	r2, [r3, #28]
 8002e38:	e021      	b.n	8002e7e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	2b0c      	cmp	r3, #12
 8002e3e:	d11c      	bne.n	8002e7a <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8002e44:	68bb      	ldr	r3, [r7, #8]
 8002e46:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8002e48:	68bb      	ldr	r3, [r7, #8]
 8002e4a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8002e4c:	68bb      	ldr	r3, [r7, #8]
 8002e4e:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8002e50:	f000 fdc2 	bl	80039d8 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	69da      	ldr	r2, [r3, #28]
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8002e62:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	69d9      	ldr	r1, [r3, #28]
 8002e6a:	68bb      	ldr	r3, [r7, #8]
 8002e6c:	689b      	ldr	r3, [r3, #8]
 8002e6e:	021a      	lsls	r2, r3, #8
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	430a      	orrs	r2, r1
 8002e76:	61da      	str	r2, [r3, #28]
 8002e78:	e001      	b.n	8002e7e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8002e7a:	2301      	movs	r3, #1
 8002e7c:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	2200      	movs	r2, #0
 8002e82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002e86:	7dfb      	ldrb	r3, [r7, #23]
}
 8002e88:	4618      	mov	r0, r3
 8002e8a:	3718      	adds	r7, #24
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	bd80      	pop	{r7, pc}

08002e90 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b086      	sub	sp, #24
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	60f8      	str	r0, [r7, #12]
 8002e98:	60b9      	str	r1, [r7, #8]
 8002e9a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002ea6:	2b01      	cmp	r3, #1
 8002ea8:	d101      	bne.n	8002eae <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002eaa:	2302      	movs	r3, #2
 8002eac:	e0ae      	b.n	800300c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	2201      	movs	r2, #1
 8002eb2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	2b0c      	cmp	r3, #12
 8002eba:	f200 809f 	bhi.w	8002ffc <HAL_TIM_PWM_ConfigChannel+0x16c>
 8002ebe:	a201      	add	r2, pc, #4	@ (adr r2, 8002ec4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002ec0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ec4:	08002ef9 	.word	0x08002ef9
 8002ec8:	08002ffd 	.word	0x08002ffd
 8002ecc:	08002ffd 	.word	0x08002ffd
 8002ed0:	08002ffd 	.word	0x08002ffd
 8002ed4:	08002f39 	.word	0x08002f39
 8002ed8:	08002ffd 	.word	0x08002ffd
 8002edc:	08002ffd 	.word	0x08002ffd
 8002ee0:	08002ffd 	.word	0x08002ffd
 8002ee4:	08002f7b 	.word	0x08002f7b
 8002ee8:	08002ffd 	.word	0x08002ffd
 8002eec:	08002ffd 	.word	0x08002ffd
 8002ef0:	08002ffd 	.word	0x08002ffd
 8002ef4:	08002fbb 	.word	0x08002fbb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	68b9      	ldr	r1, [r7, #8]
 8002efe:	4618      	mov	r0, r3
 8002f00:	f000 f9dc 	bl	80032bc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	699a      	ldr	r2, [r3, #24]
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f042 0208 	orr.w	r2, r2, #8
 8002f12:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	699a      	ldr	r2, [r3, #24]
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f022 0204 	bic.w	r2, r2, #4
 8002f22:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	6999      	ldr	r1, [r3, #24]
 8002f2a:	68bb      	ldr	r3, [r7, #8]
 8002f2c:	691a      	ldr	r2, [r3, #16]
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	430a      	orrs	r2, r1
 8002f34:	619a      	str	r2, [r3, #24]
      break;
 8002f36:	e064      	b.n	8003002 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	68b9      	ldr	r1, [r7, #8]
 8002f3e:	4618      	mov	r0, r3
 8002f40:	f000 fa2c 	bl	800339c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	699a      	ldr	r2, [r3, #24]
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002f52:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	699a      	ldr	r2, [r3, #24]
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002f62:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	6999      	ldr	r1, [r3, #24]
 8002f6a:	68bb      	ldr	r3, [r7, #8]
 8002f6c:	691b      	ldr	r3, [r3, #16]
 8002f6e:	021a      	lsls	r2, r3, #8
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	430a      	orrs	r2, r1
 8002f76:	619a      	str	r2, [r3, #24]
      break;
 8002f78:	e043      	b.n	8003002 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	68b9      	ldr	r1, [r7, #8]
 8002f80:	4618      	mov	r0, r3
 8002f82:	f000 fa81 	bl	8003488 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	69da      	ldr	r2, [r3, #28]
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f042 0208 	orr.w	r2, r2, #8
 8002f94:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	69da      	ldr	r2, [r3, #28]
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f022 0204 	bic.w	r2, r2, #4
 8002fa4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	69d9      	ldr	r1, [r3, #28]
 8002fac:	68bb      	ldr	r3, [r7, #8]
 8002fae:	691a      	ldr	r2, [r3, #16]
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	430a      	orrs	r2, r1
 8002fb6:	61da      	str	r2, [r3, #28]
      break;
 8002fb8:	e023      	b.n	8003002 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	68b9      	ldr	r1, [r7, #8]
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	f000 fad5 	bl	8003570 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	69da      	ldr	r2, [r3, #28]
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002fd4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	69da      	ldr	r2, [r3, #28]
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002fe4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	69d9      	ldr	r1, [r3, #28]
 8002fec:	68bb      	ldr	r3, [r7, #8]
 8002fee:	691b      	ldr	r3, [r3, #16]
 8002ff0:	021a      	lsls	r2, r3, #8
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	430a      	orrs	r2, r1
 8002ff8:	61da      	str	r2, [r3, #28]
      break;
 8002ffa:	e002      	b.n	8003002 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8002ffc:	2301      	movs	r3, #1
 8002ffe:	75fb      	strb	r3, [r7, #23]
      break;
 8003000:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	2200      	movs	r2, #0
 8003006:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800300a:	7dfb      	ldrb	r3, [r7, #23]
}
 800300c:	4618      	mov	r0, r3
 800300e:	3718      	adds	r7, #24
 8003010:	46bd      	mov	sp, r7
 8003012:	bd80      	pop	{r7, pc}

08003014 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8003014:	b580      	push	{r7, lr}
 8003016:	b082      	sub	sp, #8
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]
 800301c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003024:	2b01      	cmp	r3, #1
 8003026:	d101      	bne.n	800302c <HAL_TIM_SlaveConfigSynchro+0x18>
 8003028:	2302      	movs	r3, #2
 800302a:	e031      	b.n	8003090 <HAL_TIM_SlaveConfigSynchro+0x7c>
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2201      	movs	r2, #1
 8003030:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	2202      	movs	r2, #2
 8003038:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800303c:	6839      	ldr	r1, [r7, #0]
 800303e:	6878      	ldr	r0, [r7, #4]
 8003040:	f000 faec 	bl	800361c <TIM_SlaveTimer_SetConfig>
 8003044:	4603      	mov	r3, r0
 8003046:	2b00      	cmp	r3, #0
 8003048:	d009      	beq.n	800305e <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2201      	movs	r2, #1
 800304e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	2200      	movs	r2, #0
 8003056:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 800305a:	2301      	movs	r3, #1
 800305c:	e018      	b.n	8003090 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	68da      	ldr	r2, [r3, #12]
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800306c:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	68da      	ldr	r2, [r3, #12]
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800307c:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	2201      	movs	r2, #1
 8003082:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	2200      	movs	r2, #0
 800308a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800308e:	2300      	movs	r3, #0
}
 8003090:	4618      	mov	r0, r3
 8003092:	3708      	adds	r7, #8
 8003094:	46bd      	mov	sp, r7
 8003096:	bd80      	pop	{r7, pc}

08003098 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003098:	b480      	push	{r7}
 800309a:	b085      	sub	sp, #20
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
 80030a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80030a2:	2300      	movs	r3, #0
 80030a4:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	2b0c      	cmp	r3, #12
 80030aa:	d831      	bhi.n	8003110 <HAL_TIM_ReadCapturedValue+0x78>
 80030ac:	a201      	add	r2, pc, #4	@ (adr r2, 80030b4 <HAL_TIM_ReadCapturedValue+0x1c>)
 80030ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030b2:	bf00      	nop
 80030b4:	080030e9 	.word	0x080030e9
 80030b8:	08003111 	.word	0x08003111
 80030bc:	08003111 	.word	0x08003111
 80030c0:	08003111 	.word	0x08003111
 80030c4:	080030f3 	.word	0x080030f3
 80030c8:	08003111 	.word	0x08003111
 80030cc:	08003111 	.word	0x08003111
 80030d0:	08003111 	.word	0x08003111
 80030d4:	080030fd 	.word	0x080030fd
 80030d8:	08003111 	.word	0x08003111
 80030dc:	08003111 	.word	0x08003111
 80030e0:	08003111 	.word	0x08003111
 80030e4:	08003107 	.word	0x08003107
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80030ee:	60fb      	str	r3, [r7, #12]

      break;
 80030f0:	e00f      	b.n	8003112 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030f8:	60fb      	str	r3, [r7, #12]

      break;
 80030fa:	e00a      	b.n	8003112 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003102:	60fb      	str	r3, [r7, #12]

      break;
 8003104:	e005      	b.n	8003112 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800310c:	60fb      	str	r3, [r7, #12]

      break;
 800310e:	e000      	b.n	8003112 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8003110:	bf00      	nop
  }

  return tmpreg;
 8003112:	68fb      	ldr	r3, [r7, #12]
}
 8003114:	4618      	mov	r0, r3
 8003116:	3714      	adds	r7, #20
 8003118:	46bd      	mov	sp, r7
 800311a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311e:	4770      	bx	lr

08003120 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003120:	b480      	push	{r7}
 8003122:	b083      	sub	sp, #12
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003128:	bf00      	nop
 800312a:	370c      	adds	r7, #12
 800312c:	46bd      	mov	sp, r7
 800312e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003132:	4770      	bx	lr

08003134 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003134:	b480      	push	{r7}
 8003136:	b083      	sub	sp, #12
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800313c:	bf00      	nop
 800313e:	370c      	adds	r7, #12
 8003140:	46bd      	mov	sp, r7
 8003142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003146:	4770      	bx	lr

08003148 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003148:	b480      	push	{r7}
 800314a:	b083      	sub	sp, #12
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003150:	bf00      	nop
 8003152:	370c      	adds	r7, #12
 8003154:	46bd      	mov	sp, r7
 8003156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315a:	4770      	bx	lr

0800315c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800315c:	b480      	push	{r7}
 800315e:	b083      	sub	sp, #12
 8003160:	af00      	add	r7, sp, #0
 8003162:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003164:	bf00      	nop
 8003166:	370c      	adds	r7, #12
 8003168:	46bd      	mov	sp, r7
 800316a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316e:	4770      	bx	lr

08003170 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003170:	b480      	push	{r7}
 8003172:	b085      	sub	sp, #20
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
 8003178:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	4a43      	ldr	r2, [pc, #268]	@ (8003290 <TIM_Base_SetConfig+0x120>)
 8003184:	4293      	cmp	r3, r2
 8003186:	d013      	beq.n	80031b0 <TIM_Base_SetConfig+0x40>
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800318e:	d00f      	beq.n	80031b0 <TIM_Base_SetConfig+0x40>
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	4a40      	ldr	r2, [pc, #256]	@ (8003294 <TIM_Base_SetConfig+0x124>)
 8003194:	4293      	cmp	r3, r2
 8003196:	d00b      	beq.n	80031b0 <TIM_Base_SetConfig+0x40>
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	4a3f      	ldr	r2, [pc, #252]	@ (8003298 <TIM_Base_SetConfig+0x128>)
 800319c:	4293      	cmp	r3, r2
 800319e:	d007      	beq.n	80031b0 <TIM_Base_SetConfig+0x40>
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	4a3e      	ldr	r2, [pc, #248]	@ (800329c <TIM_Base_SetConfig+0x12c>)
 80031a4:	4293      	cmp	r3, r2
 80031a6:	d003      	beq.n	80031b0 <TIM_Base_SetConfig+0x40>
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	4a3d      	ldr	r2, [pc, #244]	@ (80032a0 <TIM_Base_SetConfig+0x130>)
 80031ac:	4293      	cmp	r3, r2
 80031ae:	d108      	bne.n	80031c2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80031b6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80031b8:	683b      	ldr	r3, [r7, #0]
 80031ba:	685b      	ldr	r3, [r3, #4]
 80031bc:	68fa      	ldr	r2, [r7, #12]
 80031be:	4313      	orrs	r3, r2
 80031c0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	4a32      	ldr	r2, [pc, #200]	@ (8003290 <TIM_Base_SetConfig+0x120>)
 80031c6:	4293      	cmp	r3, r2
 80031c8:	d02b      	beq.n	8003222 <TIM_Base_SetConfig+0xb2>
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80031d0:	d027      	beq.n	8003222 <TIM_Base_SetConfig+0xb2>
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	4a2f      	ldr	r2, [pc, #188]	@ (8003294 <TIM_Base_SetConfig+0x124>)
 80031d6:	4293      	cmp	r3, r2
 80031d8:	d023      	beq.n	8003222 <TIM_Base_SetConfig+0xb2>
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	4a2e      	ldr	r2, [pc, #184]	@ (8003298 <TIM_Base_SetConfig+0x128>)
 80031de:	4293      	cmp	r3, r2
 80031e0:	d01f      	beq.n	8003222 <TIM_Base_SetConfig+0xb2>
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	4a2d      	ldr	r2, [pc, #180]	@ (800329c <TIM_Base_SetConfig+0x12c>)
 80031e6:	4293      	cmp	r3, r2
 80031e8:	d01b      	beq.n	8003222 <TIM_Base_SetConfig+0xb2>
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	4a2c      	ldr	r2, [pc, #176]	@ (80032a0 <TIM_Base_SetConfig+0x130>)
 80031ee:	4293      	cmp	r3, r2
 80031f0:	d017      	beq.n	8003222 <TIM_Base_SetConfig+0xb2>
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	4a2b      	ldr	r2, [pc, #172]	@ (80032a4 <TIM_Base_SetConfig+0x134>)
 80031f6:	4293      	cmp	r3, r2
 80031f8:	d013      	beq.n	8003222 <TIM_Base_SetConfig+0xb2>
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	4a2a      	ldr	r2, [pc, #168]	@ (80032a8 <TIM_Base_SetConfig+0x138>)
 80031fe:	4293      	cmp	r3, r2
 8003200:	d00f      	beq.n	8003222 <TIM_Base_SetConfig+0xb2>
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	4a29      	ldr	r2, [pc, #164]	@ (80032ac <TIM_Base_SetConfig+0x13c>)
 8003206:	4293      	cmp	r3, r2
 8003208:	d00b      	beq.n	8003222 <TIM_Base_SetConfig+0xb2>
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	4a28      	ldr	r2, [pc, #160]	@ (80032b0 <TIM_Base_SetConfig+0x140>)
 800320e:	4293      	cmp	r3, r2
 8003210:	d007      	beq.n	8003222 <TIM_Base_SetConfig+0xb2>
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	4a27      	ldr	r2, [pc, #156]	@ (80032b4 <TIM_Base_SetConfig+0x144>)
 8003216:	4293      	cmp	r3, r2
 8003218:	d003      	beq.n	8003222 <TIM_Base_SetConfig+0xb2>
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	4a26      	ldr	r2, [pc, #152]	@ (80032b8 <TIM_Base_SetConfig+0x148>)
 800321e:	4293      	cmp	r3, r2
 8003220:	d108      	bne.n	8003234 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003228:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	68db      	ldr	r3, [r3, #12]
 800322e:	68fa      	ldr	r2, [r7, #12]
 8003230:	4313      	orrs	r3, r2
 8003232:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	695b      	ldr	r3, [r3, #20]
 800323e:	4313      	orrs	r3, r2
 8003240:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003242:	683b      	ldr	r3, [r7, #0]
 8003244:	689a      	ldr	r2, [r3, #8]
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800324a:	683b      	ldr	r3, [r7, #0]
 800324c:	681a      	ldr	r2, [r3, #0]
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	4a0e      	ldr	r2, [pc, #56]	@ (8003290 <TIM_Base_SetConfig+0x120>)
 8003256:	4293      	cmp	r3, r2
 8003258:	d003      	beq.n	8003262 <TIM_Base_SetConfig+0xf2>
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	4a10      	ldr	r2, [pc, #64]	@ (80032a0 <TIM_Base_SetConfig+0x130>)
 800325e:	4293      	cmp	r3, r2
 8003260:	d103      	bne.n	800326a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003262:	683b      	ldr	r3, [r7, #0]
 8003264:	691a      	ldr	r2, [r3, #16]
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f043 0204 	orr.w	r2, r3, #4
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	2201      	movs	r2, #1
 800327a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	68fa      	ldr	r2, [r7, #12]
 8003280:	601a      	str	r2, [r3, #0]
}
 8003282:	bf00      	nop
 8003284:	3714      	adds	r7, #20
 8003286:	46bd      	mov	sp, r7
 8003288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328c:	4770      	bx	lr
 800328e:	bf00      	nop
 8003290:	40010000 	.word	0x40010000
 8003294:	40000400 	.word	0x40000400
 8003298:	40000800 	.word	0x40000800
 800329c:	40000c00 	.word	0x40000c00
 80032a0:	40010400 	.word	0x40010400
 80032a4:	40014000 	.word	0x40014000
 80032a8:	40014400 	.word	0x40014400
 80032ac:	40014800 	.word	0x40014800
 80032b0:	40001800 	.word	0x40001800
 80032b4:	40001c00 	.word	0x40001c00
 80032b8:	40002000 	.word	0x40002000

080032bc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80032bc:	b480      	push	{r7}
 80032be:	b087      	sub	sp, #28
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
 80032c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	6a1b      	ldr	r3, [r3, #32]
 80032ca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	6a1b      	ldr	r3, [r3, #32]
 80032d0:	f023 0201 	bic.w	r2, r3, #1
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	685b      	ldr	r3, [r3, #4]
 80032dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	699b      	ldr	r3, [r3, #24]
 80032e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80032ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	f023 0303 	bic.w	r3, r3, #3
 80032f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	68fa      	ldr	r2, [r7, #12]
 80032fa:	4313      	orrs	r3, r2
 80032fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80032fe:	697b      	ldr	r3, [r7, #20]
 8003300:	f023 0302 	bic.w	r3, r3, #2
 8003304:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003306:	683b      	ldr	r3, [r7, #0]
 8003308:	689b      	ldr	r3, [r3, #8]
 800330a:	697a      	ldr	r2, [r7, #20]
 800330c:	4313      	orrs	r3, r2
 800330e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	4a20      	ldr	r2, [pc, #128]	@ (8003394 <TIM_OC1_SetConfig+0xd8>)
 8003314:	4293      	cmp	r3, r2
 8003316:	d003      	beq.n	8003320 <TIM_OC1_SetConfig+0x64>
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	4a1f      	ldr	r2, [pc, #124]	@ (8003398 <TIM_OC1_SetConfig+0xdc>)
 800331c:	4293      	cmp	r3, r2
 800331e:	d10c      	bne.n	800333a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003320:	697b      	ldr	r3, [r7, #20]
 8003322:	f023 0308 	bic.w	r3, r3, #8
 8003326:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	68db      	ldr	r3, [r3, #12]
 800332c:	697a      	ldr	r2, [r7, #20]
 800332e:	4313      	orrs	r3, r2
 8003330:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003332:	697b      	ldr	r3, [r7, #20]
 8003334:	f023 0304 	bic.w	r3, r3, #4
 8003338:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	4a15      	ldr	r2, [pc, #84]	@ (8003394 <TIM_OC1_SetConfig+0xd8>)
 800333e:	4293      	cmp	r3, r2
 8003340:	d003      	beq.n	800334a <TIM_OC1_SetConfig+0x8e>
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	4a14      	ldr	r2, [pc, #80]	@ (8003398 <TIM_OC1_SetConfig+0xdc>)
 8003346:	4293      	cmp	r3, r2
 8003348:	d111      	bne.n	800336e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800334a:	693b      	ldr	r3, [r7, #16]
 800334c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003350:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003352:	693b      	ldr	r3, [r7, #16]
 8003354:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003358:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800335a:	683b      	ldr	r3, [r7, #0]
 800335c:	695b      	ldr	r3, [r3, #20]
 800335e:	693a      	ldr	r2, [r7, #16]
 8003360:	4313      	orrs	r3, r2
 8003362:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	699b      	ldr	r3, [r3, #24]
 8003368:	693a      	ldr	r2, [r7, #16]
 800336a:	4313      	orrs	r3, r2
 800336c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	693a      	ldr	r2, [r7, #16]
 8003372:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	68fa      	ldr	r2, [r7, #12]
 8003378:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800337a:	683b      	ldr	r3, [r7, #0]
 800337c:	685a      	ldr	r2, [r3, #4]
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	697a      	ldr	r2, [r7, #20]
 8003386:	621a      	str	r2, [r3, #32]
}
 8003388:	bf00      	nop
 800338a:	371c      	adds	r7, #28
 800338c:	46bd      	mov	sp, r7
 800338e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003392:	4770      	bx	lr
 8003394:	40010000 	.word	0x40010000
 8003398:	40010400 	.word	0x40010400

0800339c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800339c:	b480      	push	{r7}
 800339e:	b087      	sub	sp, #28
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
 80033a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6a1b      	ldr	r3, [r3, #32]
 80033aa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	6a1b      	ldr	r3, [r3, #32]
 80033b0:	f023 0210 	bic.w	r2, r3, #16
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	685b      	ldr	r3, [r3, #4]
 80033bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	699b      	ldr	r3, [r3, #24]
 80033c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80033ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80033d2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	021b      	lsls	r3, r3, #8
 80033da:	68fa      	ldr	r2, [r7, #12]
 80033dc:	4313      	orrs	r3, r2
 80033de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80033e0:	697b      	ldr	r3, [r7, #20]
 80033e2:	f023 0320 	bic.w	r3, r3, #32
 80033e6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	689b      	ldr	r3, [r3, #8]
 80033ec:	011b      	lsls	r3, r3, #4
 80033ee:	697a      	ldr	r2, [r7, #20]
 80033f0:	4313      	orrs	r3, r2
 80033f2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	4a22      	ldr	r2, [pc, #136]	@ (8003480 <TIM_OC2_SetConfig+0xe4>)
 80033f8:	4293      	cmp	r3, r2
 80033fa:	d003      	beq.n	8003404 <TIM_OC2_SetConfig+0x68>
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	4a21      	ldr	r2, [pc, #132]	@ (8003484 <TIM_OC2_SetConfig+0xe8>)
 8003400:	4293      	cmp	r3, r2
 8003402:	d10d      	bne.n	8003420 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003404:	697b      	ldr	r3, [r7, #20]
 8003406:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800340a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	68db      	ldr	r3, [r3, #12]
 8003410:	011b      	lsls	r3, r3, #4
 8003412:	697a      	ldr	r2, [r7, #20]
 8003414:	4313      	orrs	r3, r2
 8003416:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003418:	697b      	ldr	r3, [r7, #20]
 800341a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800341e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	4a17      	ldr	r2, [pc, #92]	@ (8003480 <TIM_OC2_SetConfig+0xe4>)
 8003424:	4293      	cmp	r3, r2
 8003426:	d003      	beq.n	8003430 <TIM_OC2_SetConfig+0x94>
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	4a16      	ldr	r2, [pc, #88]	@ (8003484 <TIM_OC2_SetConfig+0xe8>)
 800342c:	4293      	cmp	r3, r2
 800342e:	d113      	bne.n	8003458 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003430:	693b      	ldr	r3, [r7, #16]
 8003432:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003436:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003438:	693b      	ldr	r3, [r7, #16]
 800343a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800343e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003440:	683b      	ldr	r3, [r7, #0]
 8003442:	695b      	ldr	r3, [r3, #20]
 8003444:	009b      	lsls	r3, r3, #2
 8003446:	693a      	ldr	r2, [r7, #16]
 8003448:	4313      	orrs	r3, r2
 800344a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	699b      	ldr	r3, [r3, #24]
 8003450:	009b      	lsls	r3, r3, #2
 8003452:	693a      	ldr	r2, [r7, #16]
 8003454:	4313      	orrs	r3, r2
 8003456:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	693a      	ldr	r2, [r7, #16]
 800345c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	68fa      	ldr	r2, [r7, #12]
 8003462:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003464:	683b      	ldr	r3, [r7, #0]
 8003466:	685a      	ldr	r2, [r3, #4]
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	697a      	ldr	r2, [r7, #20]
 8003470:	621a      	str	r2, [r3, #32]
}
 8003472:	bf00      	nop
 8003474:	371c      	adds	r7, #28
 8003476:	46bd      	mov	sp, r7
 8003478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347c:	4770      	bx	lr
 800347e:	bf00      	nop
 8003480:	40010000 	.word	0x40010000
 8003484:	40010400 	.word	0x40010400

08003488 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003488:	b480      	push	{r7}
 800348a:	b087      	sub	sp, #28
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
 8003490:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6a1b      	ldr	r3, [r3, #32]
 8003496:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	6a1b      	ldr	r3, [r3, #32]
 800349c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	685b      	ldr	r3, [r3, #4]
 80034a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	69db      	ldr	r3, [r3, #28]
 80034ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80034b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	f023 0303 	bic.w	r3, r3, #3
 80034be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80034c0:	683b      	ldr	r3, [r7, #0]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	68fa      	ldr	r2, [r7, #12]
 80034c6:	4313      	orrs	r3, r2
 80034c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80034ca:	697b      	ldr	r3, [r7, #20]
 80034cc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80034d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	689b      	ldr	r3, [r3, #8]
 80034d6:	021b      	lsls	r3, r3, #8
 80034d8:	697a      	ldr	r2, [r7, #20]
 80034da:	4313      	orrs	r3, r2
 80034dc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	4a21      	ldr	r2, [pc, #132]	@ (8003568 <TIM_OC3_SetConfig+0xe0>)
 80034e2:	4293      	cmp	r3, r2
 80034e4:	d003      	beq.n	80034ee <TIM_OC3_SetConfig+0x66>
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	4a20      	ldr	r2, [pc, #128]	@ (800356c <TIM_OC3_SetConfig+0xe4>)
 80034ea:	4293      	cmp	r3, r2
 80034ec:	d10d      	bne.n	800350a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80034ee:	697b      	ldr	r3, [r7, #20]
 80034f0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80034f4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	68db      	ldr	r3, [r3, #12]
 80034fa:	021b      	lsls	r3, r3, #8
 80034fc:	697a      	ldr	r2, [r7, #20]
 80034fe:	4313      	orrs	r3, r2
 8003500:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003502:	697b      	ldr	r3, [r7, #20]
 8003504:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003508:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	4a16      	ldr	r2, [pc, #88]	@ (8003568 <TIM_OC3_SetConfig+0xe0>)
 800350e:	4293      	cmp	r3, r2
 8003510:	d003      	beq.n	800351a <TIM_OC3_SetConfig+0x92>
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	4a15      	ldr	r2, [pc, #84]	@ (800356c <TIM_OC3_SetConfig+0xe4>)
 8003516:	4293      	cmp	r3, r2
 8003518:	d113      	bne.n	8003542 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800351a:	693b      	ldr	r3, [r7, #16]
 800351c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003520:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003522:	693b      	ldr	r3, [r7, #16]
 8003524:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003528:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800352a:	683b      	ldr	r3, [r7, #0]
 800352c:	695b      	ldr	r3, [r3, #20]
 800352e:	011b      	lsls	r3, r3, #4
 8003530:	693a      	ldr	r2, [r7, #16]
 8003532:	4313      	orrs	r3, r2
 8003534:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003536:	683b      	ldr	r3, [r7, #0]
 8003538:	699b      	ldr	r3, [r3, #24]
 800353a:	011b      	lsls	r3, r3, #4
 800353c:	693a      	ldr	r2, [r7, #16]
 800353e:	4313      	orrs	r3, r2
 8003540:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	693a      	ldr	r2, [r7, #16]
 8003546:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	68fa      	ldr	r2, [r7, #12]
 800354c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	685a      	ldr	r2, [r3, #4]
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	697a      	ldr	r2, [r7, #20]
 800355a:	621a      	str	r2, [r3, #32]
}
 800355c:	bf00      	nop
 800355e:	371c      	adds	r7, #28
 8003560:	46bd      	mov	sp, r7
 8003562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003566:	4770      	bx	lr
 8003568:	40010000 	.word	0x40010000
 800356c:	40010400 	.word	0x40010400

08003570 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003570:	b480      	push	{r7}
 8003572:	b087      	sub	sp, #28
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
 8003578:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6a1b      	ldr	r3, [r3, #32]
 800357e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6a1b      	ldr	r3, [r3, #32]
 8003584:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	685b      	ldr	r3, [r3, #4]
 8003590:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	69db      	ldr	r3, [r3, #28]
 8003596:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800359e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80035a6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80035a8:	683b      	ldr	r3, [r7, #0]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	021b      	lsls	r3, r3, #8
 80035ae:	68fa      	ldr	r2, [r7, #12]
 80035b0:	4313      	orrs	r3, r2
 80035b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80035b4:	693b      	ldr	r3, [r7, #16]
 80035b6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80035ba:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	689b      	ldr	r3, [r3, #8]
 80035c0:	031b      	lsls	r3, r3, #12
 80035c2:	693a      	ldr	r2, [r7, #16]
 80035c4:	4313      	orrs	r3, r2
 80035c6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	4a12      	ldr	r2, [pc, #72]	@ (8003614 <TIM_OC4_SetConfig+0xa4>)
 80035cc:	4293      	cmp	r3, r2
 80035ce:	d003      	beq.n	80035d8 <TIM_OC4_SetConfig+0x68>
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	4a11      	ldr	r2, [pc, #68]	@ (8003618 <TIM_OC4_SetConfig+0xa8>)
 80035d4:	4293      	cmp	r3, r2
 80035d6:	d109      	bne.n	80035ec <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80035d8:	697b      	ldr	r3, [r7, #20]
 80035da:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80035de:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80035e0:	683b      	ldr	r3, [r7, #0]
 80035e2:	695b      	ldr	r3, [r3, #20]
 80035e4:	019b      	lsls	r3, r3, #6
 80035e6:	697a      	ldr	r2, [r7, #20]
 80035e8:	4313      	orrs	r3, r2
 80035ea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	697a      	ldr	r2, [r7, #20]
 80035f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	68fa      	ldr	r2, [r7, #12]
 80035f6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80035f8:	683b      	ldr	r3, [r7, #0]
 80035fa:	685a      	ldr	r2, [r3, #4]
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	693a      	ldr	r2, [r7, #16]
 8003604:	621a      	str	r2, [r3, #32]
}
 8003606:	bf00      	nop
 8003608:	371c      	adds	r7, #28
 800360a:	46bd      	mov	sp, r7
 800360c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003610:	4770      	bx	lr
 8003612:	bf00      	nop
 8003614:	40010000 	.word	0x40010000
 8003618:	40010400 	.word	0x40010400

0800361c <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800361c:	b580      	push	{r7, lr}
 800361e:	b086      	sub	sp, #24
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]
 8003624:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003626:	2300      	movs	r3, #0
 8003628:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	689b      	ldr	r3, [r3, #8]
 8003630:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003632:	693b      	ldr	r3, [r7, #16]
 8003634:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003638:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800363a:	683b      	ldr	r3, [r7, #0]
 800363c:	685b      	ldr	r3, [r3, #4]
 800363e:	693a      	ldr	r2, [r7, #16]
 8003640:	4313      	orrs	r3, r2
 8003642:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8003644:	693b      	ldr	r3, [r7, #16]
 8003646:	f023 0307 	bic.w	r3, r3, #7
 800364a:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800364c:	683b      	ldr	r3, [r7, #0]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	693a      	ldr	r2, [r7, #16]
 8003652:	4313      	orrs	r3, r2
 8003654:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	693a      	ldr	r2, [r7, #16]
 800365c:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800365e:	683b      	ldr	r3, [r7, #0]
 8003660:	685b      	ldr	r3, [r3, #4]
 8003662:	2b70      	cmp	r3, #112	@ 0x70
 8003664:	d01a      	beq.n	800369c <TIM_SlaveTimer_SetConfig+0x80>
 8003666:	2b70      	cmp	r3, #112	@ 0x70
 8003668:	d860      	bhi.n	800372c <TIM_SlaveTimer_SetConfig+0x110>
 800366a:	2b60      	cmp	r3, #96	@ 0x60
 800366c:	d054      	beq.n	8003718 <TIM_SlaveTimer_SetConfig+0xfc>
 800366e:	2b60      	cmp	r3, #96	@ 0x60
 8003670:	d85c      	bhi.n	800372c <TIM_SlaveTimer_SetConfig+0x110>
 8003672:	2b50      	cmp	r3, #80	@ 0x50
 8003674:	d046      	beq.n	8003704 <TIM_SlaveTimer_SetConfig+0xe8>
 8003676:	2b50      	cmp	r3, #80	@ 0x50
 8003678:	d858      	bhi.n	800372c <TIM_SlaveTimer_SetConfig+0x110>
 800367a:	2b40      	cmp	r3, #64	@ 0x40
 800367c:	d019      	beq.n	80036b2 <TIM_SlaveTimer_SetConfig+0x96>
 800367e:	2b40      	cmp	r3, #64	@ 0x40
 8003680:	d854      	bhi.n	800372c <TIM_SlaveTimer_SetConfig+0x110>
 8003682:	2b30      	cmp	r3, #48	@ 0x30
 8003684:	d055      	beq.n	8003732 <TIM_SlaveTimer_SetConfig+0x116>
 8003686:	2b30      	cmp	r3, #48	@ 0x30
 8003688:	d850      	bhi.n	800372c <TIM_SlaveTimer_SetConfig+0x110>
 800368a:	2b20      	cmp	r3, #32
 800368c:	d051      	beq.n	8003732 <TIM_SlaveTimer_SetConfig+0x116>
 800368e:	2b20      	cmp	r3, #32
 8003690:	d84c      	bhi.n	800372c <TIM_SlaveTimer_SetConfig+0x110>
 8003692:	2b00      	cmp	r3, #0
 8003694:	d04d      	beq.n	8003732 <TIM_SlaveTimer_SetConfig+0x116>
 8003696:	2b10      	cmp	r3, #16
 8003698:	d04b      	beq.n	8003732 <TIM_SlaveTimer_SetConfig+0x116>
 800369a:	e047      	b.n	800372c <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 80036a0:	683b      	ldr	r3, [r7, #0]
 80036a2:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 80036a4:	683b      	ldr	r3, [r7, #0]
 80036a6:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 80036a8:	683b      	ldr	r3, [r7, #0]
 80036aa:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 80036ac:	f000 f9d1 	bl	8003a52 <TIM_ETR_SetConfig>
      break;
 80036b0:	e040      	b.n	8003734 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	2b05      	cmp	r3, #5
 80036b8:	d101      	bne.n	80036be <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 80036ba:	2301      	movs	r3, #1
 80036bc:	e03b      	b.n	8003736 <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	6a1b      	ldr	r3, [r3, #32]
 80036c4:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	6a1a      	ldr	r2, [r3, #32]
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f022 0201 	bic.w	r2, r2, #1
 80036d4:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	699b      	ldr	r3, [r3, #24]
 80036dc:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80036de:	68bb      	ldr	r3, [r7, #8]
 80036e0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80036e4:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	691b      	ldr	r3, [r3, #16]
 80036ea:	011b      	lsls	r3, r3, #4
 80036ec:	68ba      	ldr	r2, [r7, #8]
 80036ee:	4313      	orrs	r3, r2
 80036f0:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	68ba      	ldr	r2, [r7, #8]
 80036f8:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	68fa      	ldr	r2, [r7, #12]
 8003700:	621a      	str	r2, [r3, #32]
      break;
 8003702:	e017      	b.n	8003734 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8003708:	683b      	ldr	r3, [r7, #0]
 800370a:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003710:	461a      	mov	r2, r3
 8003712:	f000 f889 	bl	8003828 <TIM_TI1_ConfigInputStage>
      break;
 8003716:	e00d      	b.n	8003734 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003724:	461a      	mov	r2, r3
 8003726:	f000 f8eb 	bl	8003900 <TIM_TI2_ConfigInputStage>
      break;
 800372a:	e003      	b.n	8003734 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 800372c:	2301      	movs	r3, #1
 800372e:	75fb      	strb	r3, [r7, #23]
      break;
 8003730:	e000      	b.n	8003734 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8003732:	bf00      	nop
  }

  return status;
 8003734:	7dfb      	ldrb	r3, [r7, #23]
}
 8003736:	4618      	mov	r0, r3
 8003738:	3718      	adds	r7, #24
 800373a:	46bd      	mov	sp, r7
 800373c:	bd80      	pop	{r7, pc}
	...

08003740 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8003740:	b480      	push	{r7}
 8003742:	b087      	sub	sp, #28
 8003744:	af00      	add	r7, sp, #0
 8003746:	60f8      	str	r0, [r7, #12]
 8003748:	60b9      	str	r1, [r7, #8]
 800374a:	607a      	str	r2, [r7, #4]
 800374c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	6a1b      	ldr	r3, [r3, #32]
 8003752:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	6a1b      	ldr	r3, [r3, #32]
 8003758:	f023 0201 	bic.w	r2, r3, #1
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	699b      	ldr	r3, [r3, #24]
 8003764:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	4a28      	ldr	r2, [pc, #160]	@ (800380c <TIM_TI1_SetConfig+0xcc>)
 800376a:	4293      	cmp	r3, r2
 800376c:	d01b      	beq.n	80037a6 <TIM_TI1_SetConfig+0x66>
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003774:	d017      	beq.n	80037a6 <TIM_TI1_SetConfig+0x66>
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	4a25      	ldr	r2, [pc, #148]	@ (8003810 <TIM_TI1_SetConfig+0xd0>)
 800377a:	4293      	cmp	r3, r2
 800377c:	d013      	beq.n	80037a6 <TIM_TI1_SetConfig+0x66>
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	4a24      	ldr	r2, [pc, #144]	@ (8003814 <TIM_TI1_SetConfig+0xd4>)
 8003782:	4293      	cmp	r3, r2
 8003784:	d00f      	beq.n	80037a6 <TIM_TI1_SetConfig+0x66>
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	4a23      	ldr	r2, [pc, #140]	@ (8003818 <TIM_TI1_SetConfig+0xd8>)
 800378a:	4293      	cmp	r3, r2
 800378c:	d00b      	beq.n	80037a6 <TIM_TI1_SetConfig+0x66>
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	4a22      	ldr	r2, [pc, #136]	@ (800381c <TIM_TI1_SetConfig+0xdc>)
 8003792:	4293      	cmp	r3, r2
 8003794:	d007      	beq.n	80037a6 <TIM_TI1_SetConfig+0x66>
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	4a21      	ldr	r2, [pc, #132]	@ (8003820 <TIM_TI1_SetConfig+0xe0>)
 800379a:	4293      	cmp	r3, r2
 800379c:	d003      	beq.n	80037a6 <TIM_TI1_SetConfig+0x66>
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	4a20      	ldr	r2, [pc, #128]	@ (8003824 <TIM_TI1_SetConfig+0xe4>)
 80037a2:	4293      	cmp	r3, r2
 80037a4:	d101      	bne.n	80037aa <TIM_TI1_SetConfig+0x6a>
 80037a6:	2301      	movs	r3, #1
 80037a8:	e000      	b.n	80037ac <TIM_TI1_SetConfig+0x6c>
 80037aa:	2300      	movs	r3, #0
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d008      	beq.n	80037c2 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80037b0:	697b      	ldr	r3, [r7, #20]
 80037b2:	f023 0303 	bic.w	r3, r3, #3
 80037b6:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80037b8:	697a      	ldr	r2, [r7, #20]
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	4313      	orrs	r3, r2
 80037be:	617b      	str	r3, [r7, #20]
 80037c0:	e003      	b.n	80037ca <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80037c2:	697b      	ldr	r3, [r7, #20]
 80037c4:	f043 0301 	orr.w	r3, r3, #1
 80037c8:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80037ca:	697b      	ldr	r3, [r7, #20]
 80037cc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80037d0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80037d2:	683b      	ldr	r3, [r7, #0]
 80037d4:	011b      	lsls	r3, r3, #4
 80037d6:	b2db      	uxtb	r3, r3
 80037d8:	697a      	ldr	r2, [r7, #20]
 80037da:	4313      	orrs	r3, r2
 80037dc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80037de:	693b      	ldr	r3, [r7, #16]
 80037e0:	f023 030a 	bic.w	r3, r3, #10
 80037e4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80037e6:	68bb      	ldr	r3, [r7, #8]
 80037e8:	f003 030a 	and.w	r3, r3, #10
 80037ec:	693a      	ldr	r2, [r7, #16]
 80037ee:	4313      	orrs	r3, r2
 80037f0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	697a      	ldr	r2, [r7, #20]
 80037f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	693a      	ldr	r2, [r7, #16]
 80037fc:	621a      	str	r2, [r3, #32]
}
 80037fe:	bf00      	nop
 8003800:	371c      	adds	r7, #28
 8003802:	46bd      	mov	sp, r7
 8003804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003808:	4770      	bx	lr
 800380a:	bf00      	nop
 800380c:	40010000 	.word	0x40010000
 8003810:	40000400 	.word	0x40000400
 8003814:	40000800 	.word	0x40000800
 8003818:	40000c00 	.word	0x40000c00
 800381c:	40010400 	.word	0x40010400
 8003820:	40014000 	.word	0x40014000
 8003824:	40001800 	.word	0x40001800

08003828 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003828:	b480      	push	{r7}
 800382a:	b087      	sub	sp, #28
 800382c:	af00      	add	r7, sp, #0
 800382e:	60f8      	str	r0, [r7, #12]
 8003830:	60b9      	str	r1, [r7, #8]
 8003832:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	6a1b      	ldr	r3, [r3, #32]
 8003838:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	6a1b      	ldr	r3, [r3, #32]
 800383e:	f023 0201 	bic.w	r2, r3, #1
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	699b      	ldr	r3, [r3, #24]
 800384a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800384c:	693b      	ldr	r3, [r7, #16]
 800384e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003852:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	011b      	lsls	r3, r3, #4
 8003858:	693a      	ldr	r2, [r7, #16]
 800385a:	4313      	orrs	r3, r2
 800385c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800385e:	697b      	ldr	r3, [r7, #20]
 8003860:	f023 030a 	bic.w	r3, r3, #10
 8003864:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003866:	697a      	ldr	r2, [r7, #20]
 8003868:	68bb      	ldr	r3, [r7, #8]
 800386a:	4313      	orrs	r3, r2
 800386c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	693a      	ldr	r2, [r7, #16]
 8003872:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	697a      	ldr	r2, [r7, #20]
 8003878:	621a      	str	r2, [r3, #32]
}
 800387a:	bf00      	nop
 800387c:	371c      	adds	r7, #28
 800387e:	46bd      	mov	sp, r7
 8003880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003884:	4770      	bx	lr

08003886 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003886:	b480      	push	{r7}
 8003888:	b087      	sub	sp, #28
 800388a:	af00      	add	r7, sp, #0
 800388c:	60f8      	str	r0, [r7, #12]
 800388e:	60b9      	str	r1, [r7, #8]
 8003890:	607a      	str	r2, [r7, #4]
 8003892:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	6a1b      	ldr	r3, [r3, #32]
 8003898:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	6a1b      	ldr	r3, [r3, #32]
 800389e:	f023 0210 	bic.w	r2, r3, #16
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	699b      	ldr	r3, [r3, #24]
 80038aa:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80038ac:	693b      	ldr	r3, [r7, #16]
 80038ae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80038b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	021b      	lsls	r3, r3, #8
 80038b8:	693a      	ldr	r2, [r7, #16]
 80038ba:	4313      	orrs	r3, r2
 80038bc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80038be:	693b      	ldr	r3, [r7, #16]
 80038c0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80038c4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80038c6:	683b      	ldr	r3, [r7, #0]
 80038c8:	031b      	lsls	r3, r3, #12
 80038ca:	b29b      	uxth	r3, r3
 80038cc:	693a      	ldr	r2, [r7, #16]
 80038ce:	4313      	orrs	r3, r2
 80038d0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80038d2:	697b      	ldr	r3, [r7, #20]
 80038d4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80038d8:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80038da:	68bb      	ldr	r3, [r7, #8]
 80038dc:	011b      	lsls	r3, r3, #4
 80038de:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 80038e2:	697a      	ldr	r2, [r7, #20]
 80038e4:	4313      	orrs	r3, r2
 80038e6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	693a      	ldr	r2, [r7, #16]
 80038ec:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	697a      	ldr	r2, [r7, #20]
 80038f2:	621a      	str	r2, [r3, #32]
}
 80038f4:	bf00      	nop
 80038f6:	371c      	adds	r7, #28
 80038f8:	46bd      	mov	sp, r7
 80038fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038fe:	4770      	bx	lr

08003900 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003900:	b480      	push	{r7}
 8003902:	b087      	sub	sp, #28
 8003904:	af00      	add	r7, sp, #0
 8003906:	60f8      	str	r0, [r7, #12]
 8003908:	60b9      	str	r1, [r7, #8]
 800390a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	6a1b      	ldr	r3, [r3, #32]
 8003910:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	6a1b      	ldr	r3, [r3, #32]
 8003916:	f023 0210 	bic.w	r2, r3, #16
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	699b      	ldr	r3, [r3, #24]
 8003922:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003924:	693b      	ldr	r3, [r7, #16]
 8003926:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800392a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	031b      	lsls	r3, r3, #12
 8003930:	693a      	ldr	r2, [r7, #16]
 8003932:	4313      	orrs	r3, r2
 8003934:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003936:	697b      	ldr	r3, [r7, #20]
 8003938:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800393c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800393e:	68bb      	ldr	r3, [r7, #8]
 8003940:	011b      	lsls	r3, r3, #4
 8003942:	697a      	ldr	r2, [r7, #20]
 8003944:	4313      	orrs	r3, r2
 8003946:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	693a      	ldr	r2, [r7, #16]
 800394c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	697a      	ldr	r2, [r7, #20]
 8003952:	621a      	str	r2, [r3, #32]
}
 8003954:	bf00      	nop
 8003956:	371c      	adds	r7, #28
 8003958:	46bd      	mov	sp, r7
 800395a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395e:	4770      	bx	lr

08003960 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003960:	b480      	push	{r7}
 8003962:	b087      	sub	sp, #28
 8003964:	af00      	add	r7, sp, #0
 8003966:	60f8      	str	r0, [r7, #12]
 8003968:	60b9      	str	r1, [r7, #8]
 800396a:	607a      	str	r2, [r7, #4]
 800396c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	6a1b      	ldr	r3, [r3, #32]
 8003972:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	6a1b      	ldr	r3, [r3, #32]
 8003978:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	69db      	ldr	r3, [r3, #28]
 8003984:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8003986:	693b      	ldr	r3, [r7, #16]
 8003988:	f023 0303 	bic.w	r3, r3, #3
 800398c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800398e:	693a      	ldr	r2, [r7, #16]
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	4313      	orrs	r3, r2
 8003994:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8003996:	693b      	ldr	r3, [r7, #16]
 8003998:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800399c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800399e:	683b      	ldr	r3, [r7, #0]
 80039a0:	011b      	lsls	r3, r3, #4
 80039a2:	b2db      	uxtb	r3, r3
 80039a4:	693a      	ldr	r2, [r7, #16]
 80039a6:	4313      	orrs	r3, r2
 80039a8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80039aa:	697b      	ldr	r3, [r7, #20]
 80039ac:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 80039b0:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80039b2:	68bb      	ldr	r3, [r7, #8]
 80039b4:	021b      	lsls	r3, r3, #8
 80039b6:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 80039ba:	697a      	ldr	r2, [r7, #20]
 80039bc:	4313      	orrs	r3, r2
 80039be:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	693a      	ldr	r2, [r7, #16]
 80039c4:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	697a      	ldr	r2, [r7, #20]
 80039ca:	621a      	str	r2, [r3, #32]
}
 80039cc:	bf00      	nop
 80039ce:	371c      	adds	r7, #28
 80039d0:	46bd      	mov	sp, r7
 80039d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d6:	4770      	bx	lr

080039d8 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80039d8:	b480      	push	{r7}
 80039da:	b087      	sub	sp, #28
 80039dc:	af00      	add	r7, sp, #0
 80039de:	60f8      	str	r0, [r7, #12]
 80039e0:	60b9      	str	r1, [r7, #8]
 80039e2:	607a      	str	r2, [r7, #4]
 80039e4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	6a1b      	ldr	r3, [r3, #32]
 80039ea:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	6a1b      	ldr	r3, [r3, #32]
 80039f0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	69db      	ldr	r3, [r3, #28]
 80039fc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80039fe:	693b      	ldr	r3, [r7, #16]
 8003a00:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003a04:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	021b      	lsls	r3, r3, #8
 8003a0a:	693a      	ldr	r2, [r7, #16]
 8003a0c:	4313      	orrs	r3, r2
 8003a0e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8003a10:	693b      	ldr	r3, [r7, #16]
 8003a12:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003a16:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8003a18:	683b      	ldr	r3, [r7, #0]
 8003a1a:	031b      	lsls	r3, r3, #12
 8003a1c:	b29b      	uxth	r3, r3
 8003a1e:	693a      	ldr	r2, [r7, #16]
 8003a20:	4313      	orrs	r3, r2
 8003a22:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8003a24:	697b      	ldr	r3, [r7, #20]
 8003a26:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8003a2a:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8003a2c:	68bb      	ldr	r3, [r7, #8]
 8003a2e:	031b      	lsls	r3, r3, #12
 8003a30:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8003a34:	697a      	ldr	r2, [r7, #20]
 8003a36:	4313      	orrs	r3, r2
 8003a38:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	693a      	ldr	r2, [r7, #16]
 8003a3e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	697a      	ldr	r2, [r7, #20]
 8003a44:	621a      	str	r2, [r3, #32]
}
 8003a46:	bf00      	nop
 8003a48:	371c      	adds	r7, #28
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a50:	4770      	bx	lr

08003a52 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003a52:	b480      	push	{r7}
 8003a54:	b087      	sub	sp, #28
 8003a56:	af00      	add	r7, sp, #0
 8003a58:	60f8      	str	r0, [r7, #12]
 8003a5a:	60b9      	str	r1, [r7, #8]
 8003a5c:	607a      	str	r2, [r7, #4]
 8003a5e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	689b      	ldr	r3, [r3, #8]
 8003a64:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003a66:	697b      	ldr	r3, [r7, #20]
 8003a68:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003a6c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003a6e:	683b      	ldr	r3, [r7, #0]
 8003a70:	021a      	lsls	r2, r3, #8
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	431a      	orrs	r2, r3
 8003a76:	68bb      	ldr	r3, [r7, #8]
 8003a78:	4313      	orrs	r3, r2
 8003a7a:	697a      	ldr	r2, [r7, #20]
 8003a7c:	4313      	orrs	r3, r2
 8003a7e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	697a      	ldr	r2, [r7, #20]
 8003a84:	609a      	str	r2, [r3, #8]
}
 8003a86:	bf00      	nop
 8003a88:	371c      	adds	r7, #28
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a90:	4770      	bx	lr

08003a92 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003a92:	b480      	push	{r7}
 8003a94:	b087      	sub	sp, #28
 8003a96:	af00      	add	r7, sp, #0
 8003a98:	60f8      	str	r0, [r7, #12]
 8003a9a:	60b9      	str	r1, [r7, #8]
 8003a9c:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003a9e:	68bb      	ldr	r3, [r7, #8]
 8003aa0:	f003 031f 	and.w	r3, r3, #31
 8003aa4:	2201      	movs	r2, #1
 8003aa6:	fa02 f303 	lsl.w	r3, r2, r3
 8003aaa:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	6a1a      	ldr	r2, [r3, #32]
 8003ab0:	697b      	ldr	r3, [r7, #20]
 8003ab2:	43db      	mvns	r3, r3
 8003ab4:	401a      	ands	r2, r3
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	6a1a      	ldr	r2, [r3, #32]
 8003abe:	68bb      	ldr	r3, [r7, #8]
 8003ac0:	f003 031f 	and.w	r3, r3, #31
 8003ac4:	6879      	ldr	r1, [r7, #4]
 8003ac6:	fa01 f303 	lsl.w	r3, r1, r3
 8003aca:	431a      	orrs	r2, r3
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	621a      	str	r2, [r3, #32]
}
 8003ad0:	bf00      	nop
 8003ad2:	371c      	adds	r7, #28
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ada:	4770      	bx	lr

08003adc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003adc:	b480      	push	{r7}
 8003ade:	b085      	sub	sp, #20
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	6078      	str	r0, [r7, #4]
 8003ae4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003aec:	2b01      	cmp	r3, #1
 8003aee:	d101      	bne.n	8003af4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003af0:	2302      	movs	r3, #2
 8003af2:	e05a      	b.n	8003baa <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	2201      	movs	r2, #1
 8003af8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	2202      	movs	r2, #2
 8003b00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	685b      	ldr	r3, [r3, #4]
 8003b0a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	689b      	ldr	r3, [r3, #8]
 8003b12:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003b1a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003b1c:	683b      	ldr	r3, [r7, #0]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	68fa      	ldr	r2, [r7, #12]
 8003b22:	4313      	orrs	r3, r2
 8003b24:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	68fa      	ldr	r2, [r7, #12]
 8003b2c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	4a21      	ldr	r2, [pc, #132]	@ (8003bb8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003b34:	4293      	cmp	r3, r2
 8003b36:	d022      	beq.n	8003b7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b40:	d01d      	beq.n	8003b7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	4a1d      	ldr	r2, [pc, #116]	@ (8003bbc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8003b48:	4293      	cmp	r3, r2
 8003b4a:	d018      	beq.n	8003b7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	4a1b      	ldr	r2, [pc, #108]	@ (8003bc0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8003b52:	4293      	cmp	r3, r2
 8003b54:	d013      	beq.n	8003b7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	4a1a      	ldr	r2, [pc, #104]	@ (8003bc4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8003b5c:	4293      	cmp	r3, r2
 8003b5e:	d00e      	beq.n	8003b7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	4a18      	ldr	r2, [pc, #96]	@ (8003bc8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8003b66:	4293      	cmp	r3, r2
 8003b68:	d009      	beq.n	8003b7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	4a17      	ldr	r2, [pc, #92]	@ (8003bcc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003b70:	4293      	cmp	r3, r2
 8003b72:	d004      	beq.n	8003b7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	4a15      	ldr	r2, [pc, #84]	@ (8003bd0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8003b7a:	4293      	cmp	r3, r2
 8003b7c:	d10c      	bne.n	8003b98 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003b7e:	68bb      	ldr	r3, [r7, #8]
 8003b80:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003b84:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	685b      	ldr	r3, [r3, #4]
 8003b8a:	68ba      	ldr	r2, [r7, #8]
 8003b8c:	4313      	orrs	r3, r2
 8003b8e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	68ba      	ldr	r2, [r7, #8]
 8003b96:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	2201      	movs	r2, #1
 8003b9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2200      	movs	r2, #0
 8003ba4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003ba8:	2300      	movs	r3, #0
}
 8003baa:	4618      	mov	r0, r3
 8003bac:	3714      	adds	r7, #20
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb4:	4770      	bx	lr
 8003bb6:	bf00      	nop
 8003bb8:	40010000 	.word	0x40010000
 8003bbc:	40000400 	.word	0x40000400
 8003bc0:	40000800 	.word	0x40000800
 8003bc4:	40000c00 	.word	0x40000c00
 8003bc8:	40010400 	.word	0x40010400
 8003bcc:	40014000 	.word	0x40014000
 8003bd0:	40001800 	.word	0x40001800

08003bd4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003bd4:	b480      	push	{r7}
 8003bd6:	b083      	sub	sp, #12
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003bdc:	bf00      	nop
 8003bde:	370c      	adds	r7, #12
 8003be0:	46bd      	mov	sp, r7
 8003be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be6:	4770      	bx	lr

08003be8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003be8:	b480      	push	{r7}
 8003bea:	b083      	sub	sp, #12
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003bf0:	bf00      	nop
 8003bf2:	370c      	adds	r7, #12
 8003bf4:	46bd      	mov	sp, r7
 8003bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bfa:	4770      	bx	lr

08003bfc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	b082      	sub	sp, #8
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d101      	bne.n	8003c0e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003c0a:	2301      	movs	r3, #1
 8003c0c:	e042      	b.n	8003c94 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c14:	b2db      	uxtb	r3, r3
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d106      	bne.n	8003c28 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003c22:	6878      	ldr	r0, [r7, #4]
 8003c24:	f7fd fa9a 	bl	800115c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	2224      	movs	r2, #36	@ 0x24
 8003c2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	68da      	ldr	r2, [r3, #12]
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003c3e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003c40:	6878      	ldr	r0, [r7, #4]
 8003c42:	f000 fdd3 	bl	80047ec <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	691a      	ldr	r2, [r3, #16]
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003c54:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	695a      	ldr	r2, [r3, #20]
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003c64:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	68da      	ldr	r2, [r3, #12]
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003c74:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	2200      	movs	r2, #0
 8003c7a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2220      	movs	r2, #32
 8003c80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2220      	movs	r2, #32
 8003c88:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	2200      	movs	r2, #0
 8003c90:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003c92:	2300      	movs	r3, #0
}
 8003c94:	4618      	mov	r0, r3
 8003c96:	3708      	adds	r7, #8
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	bd80      	pop	{r7, pc}

08003c9c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b08a      	sub	sp, #40	@ 0x28
 8003ca0:	af02      	add	r7, sp, #8
 8003ca2:	60f8      	str	r0, [r7, #12]
 8003ca4:	60b9      	str	r1, [r7, #8]
 8003ca6:	603b      	str	r3, [r7, #0]
 8003ca8:	4613      	mov	r3, r2
 8003caa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003cac:	2300      	movs	r3, #0
 8003cae:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003cb6:	b2db      	uxtb	r3, r3
 8003cb8:	2b20      	cmp	r3, #32
 8003cba:	d175      	bne.n	8003da8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003cbc:	68bb      	ldr	r3, [r7, #8]
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d002      	beq.n	8003cc8 <HAL_UART_Transmit+0x2c>
 8003cc2:	88fb      	ldrh	r3, [r7, #6]
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d101      	bne.n	8003ccc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003cc8:	2301      	movs	r3, #1
 8003cca:	e06e      	b.n	8003daa <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	2200      	movs	r2, #0
 8003cd0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	2221      	movs	r2, #33	@ 0x21
 8003cd6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003cda:	f7fd fb1f 	bl	800131c <HAL_GetTick>
 8003cde:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	88fa      	ldrh	r2, [r7, #6]
 8003ce4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	88fa      	ldrh	r2, [r7, #6]
 8003cea:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	689b      	ldr	r3, [r3, #8]
 8003cf0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003cf4:	d108      	bne.n	8003d08 <HAL_UART_Transmit+0x6c>
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	691b      	ldr	r3, [r3, #16]
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d104      	bne.n	8003d08 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003cfe:	2300      	movs	r3, #0
 8003d00:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003d02:	68bb      	ldr	r3, [r7, #8]
 8003d04:	61bb      	str	r3, [r7, #24]
 8003d06:	e003      	b.n	8003d10 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003d08:	68bb      	ldr	r3, [r7, #8]
 8003d0a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003d0c:	2300      	movs	r3, #0
 8003d0e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003d10:	e02e      	b.n	8003d70 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003d12:	683b      	ldr	r3, [r7, #0]
 8003d14:	9300      	str	r3, [sp, #0]
 8003d16:	697b      	ldr	r3, [r7, #20]
 8003d18:	2200      	movs	r2, #0
 8003d1a:	2180      	movs	r1, #128	@ 0x80
 8003d1c:	68f8      	ldr	r0, [r7, #12]
 8003d1e:	f000 fb37 	bl	8004390 <UART_WaitOnFlagUntilTimeout>
 8003d22:	4603      	mov	r3, r0
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d005      	beq.n	8003d34 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	2220      	movs	r2, #32
 8003d2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003d30:	2303      	movs	r3, #3
 8003d32:	e03a      	b.n	8003daa <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003d34:	69fb      	ldr	r3, [r7, #28]
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d10b      	bne.n	8003d52 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003d3a:	69bb      	ldr	r3, [r7, #24]
 8003d3c:	881b      	ldrh	r3, [r3, #0]
 8003d3e:	461a      	mov	r2, r3
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003d48:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003d4a:	69bb      	ldr	r3, [r7, #24]
 8003d4c:	3302      	adds	r3, #2
 8003d4e:	61bb      	str	r3, [r7, #24]
 8003d50:	e007      	b.n	8003d62 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003d52:	69fb      	ldr	r3, [r7, #28]
 8003d54:	781a      	ldrb	r2, [r3, #0]
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003d5c:	69fb      	ldr	r3, [r7, #28]
 8003d5e:	3301      	adds	r3, #1
 8003d60:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003d66:	b29b      	uxth	r3, r3
 8003d68:	3b01      	subs	r3, #1
 8003d6a:	b29a      	uxth	r2, r3
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003d74:	b29b      	uxth	r3, r3
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d1cb      	bne.n	8003d12 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003d7a:	683b      	ldr	r3, [r7, #0]
 8003d7c:	9300      	str	r3, [sp, #0]
 8003d7e:	697b      	ldr	r3, [r7, #20]
 8003d80:	2200      	movs	r2, #0
 8003d82:	2140      	movs	r1, #64	@ 0x40
 8003d84:	68f8      	ldr	r0, [r7, #12]
 8003d86:	f000 fb03 	bl	8004390 <UART_WaitOnFlagUntilTimeout>
 8003d8a:	4603      	mov	r3, r0
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d005      	beq.n	8003d9c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	2220      	movs	r2, #32
 8003d94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003d98:	2303      	movs	r3, #3
 8003d9a:	e006      	b.n	8003daa <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	2220      	movs	r2, #32
 8003da0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003da4:	2300      	movs	r3, #0
 8003da6:	e000      	b.n	8003daa <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003da8:	2302      	movs	r3, #2
  }
}
 8003daa:	4618      	mov	r0, r3
 8003dac:	3720      	adds	r7, #32
 8003dae:	46bd      	mov	sp, r7
 8003db0:	bd80      	pop	{r7, pc}

08003db2 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003db2:	b580      	push	{r7, lr}
 8003db4:	b084      	sub	sp, #16
 8003db6:	af00      	add	r7, sp, #0
 8003db8:	60f8      	str	r0, [r7, #12]
 8003dba:	60b9      	str	r1, [r7, #8]
 8003dbc:	4613      	mov	r3, r2
 8003dbe:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003dc6:	b2db      	uxtb	r3, r3
 8003dc8:	2b20      	cmp	r3, #32
 8003dca:	d112      	bne.n	8003df2 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8003dcc:	68bb      	ldr	r3, [r7, #8]
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d002      	beq.n	8003dd8 <HAL_UART_Receive_IT+0x26>
 8003dd2:	88fb      	ldrh	r3, [r7, #6]
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d101      	bne.n	8003ddc <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003dd8:	2301      	movs	r3, #1
 8003dda:	e00b      	b.n	8003df4 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	2200      	movs	r2, #0
 8003de0:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003de2:	88fb      	ldrh	r3, [r7, #6]
 8003de4:	461a      	mov	r2, r3
 8003de6:	68b9      	ldr	r1, [r7, #8]
 8003de8:	68f8      	ldr	r0, [r7, #12]
 8003dea:	f000 fb2a 	bl	8004442 <UART_Start_Receive_IT>
 8003dee:	4603      	mov	r3, r0
 8003df0:	e000      	b.n	8003df4 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8003df2:	2302      	movs	r3, #2
  }
}
 8003df4:	4618      	mov	r0, r3
 8003df6:	3710      	adds	r7, #16
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	bd80      	pop	{r7, pc}

08003dfc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	b0ba      	sub	sp, #232	@ 0xe8
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	68db      	ldr	r3, [r3, #12]
 8003e14:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	695b      	ldr	r3, [r3, #20]
 8003e1e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8003e22:	2300      	movs	r3, #0
 8003e24:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003e28:	2300      	movs	r3, #0
 8003e2a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003e2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e32:	f003 030f 	and.w	r3, r3, #15
 8003e36:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8003e3a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d10f      	bne.n	8003e62 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003e42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e46:	f003 0320 	and.w	r3, r3, #32
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d009      	beq.n	8003e62 <HAL_UART_IRQHandler+0x66>
 8003e4e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003e52:	f003 0320 	and.w	r3, r3, #32
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d003      	beq.n	8003e62 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003e5a:	6878      	ldr	r0, [r7, #4]
 8003e5c:	f000 fc07 	bl	800466e <UART_Receive_IT>
      return;
 8003e60:	e273      	b.n	800434a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003e62:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	f000 80de 	beq.w	8004028 <HAL_UART_IRQHandler+0x22c>
 8003e6c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003e70:	f003 0301 	and.w	r3, r3, #1
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d106      	bne.n	8003e86 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003e78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003e7c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	f000 80d1 	beq.w	8004028 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003e86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e8a:	f003 0301 	and.w	r3, r3, #1
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d00b      	beq.n	8003eaa <HAL_UART_IRQHandler+0xae>
 8003e92:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003e96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d005      	beq.n	8003eaa <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ea2:	f043 0201 	orr.w	r2, r3, #1
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003eaa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003eae:	f003 0304 	and.w	r3, r3, #4
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d00b      	beq.n	8003ece <HAL_UART_IRQHandler+0xd2>
 8003eb6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003eba:	f003 0301 	and.w	r3, r3, #1
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d005      	beq.n	8003ece <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ec6:	f043 0202 	orr.w	r2, r3, #2
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003ece:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ed2:	f003 0302 	and.w	r3, r3, #2
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d00b      	beq.n	8003ef2 <HAL_UART_IRQHandler+0xf6>
 8003eda:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003ede:	f003 0301 	and.w	r3, r3, #1
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d005      	beq.n	8003ef2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003eea:	f043 0204 	orr.w	r2, r3, #4
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003ef2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ef6:	f003 0308 	and.w	r3, r3, #8
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d011      	beq.n	8003f22 <HAL_UART_IRQHandler+0x126>
 8003efe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003f02:	f003 0320 	and.w	r3, r3, #32
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d105      	bne.n	8003f16 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003f0a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003f0e:	f003 0301 	and.w	r3, r3, #1
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d005      	beq.n	8003f22 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f1a:	f043 0208 	orr.w	r2, r3, #8
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	f000 820a 	beq.w	8004340 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003f2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f30:	f003 0320 	and.w	r3, r3, #32
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d008      	beq.n	8003f4a <HAL_UART_IRQHandler+0x14e>
 8003f38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003f3c:	f003 0320 	and.w	r3, r3, #32
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d002      	beq.n	8003f4a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003f44:	6878      	ldr	r0, [r7, #4]
 8003f46:	f000 fb92 	bl	800466e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	695b      	ldr	r3, [r3, #20]
 8003f50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f54:	2b40      	cmp	r3, #64	@ 0x40
 8003f56:	bf0c      	ite	eq
 8003f58:	2301      	moveq	r3, #1
 8003f5a:	2300      	movne	r3, #0
 8003f5c:	b2db      	uxtb	r3, r3
 8003f5e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f66:	f003 0308 	and.w	r3, r3, #8
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d103      	bne.n	8003f76 <HAL_UART_IRQHandler+0x17a>
 8003f6e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d04f      	beq.n	8004016 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003f76:	6878      	ldr	r0, [r7, #4]
 8003f78:	f000 fa9d 	bl	80044b6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	695b      	ldr	r3, [r3, #20]
 8003f82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f86:	2b40      	cmp	r3, #64	@ 0x40
 8003f88:	d141      	bne.n	800400e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	3314      	adds	r3, #20
 8003f90:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f94:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003f98:	e853 3f00 	ldrex	r3, [r3]
 8003f9c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003fa0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003fa4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003fa8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	3314      	adds	r3, #20
 8003fb2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003fb6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003fba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fbe:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003fc2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003fc6:	e841 2300 	strex	r3, r2, [r1]
 8003fca:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003fce:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d1d9      	bne.n	8003f8a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d013      	beq.n	8004006 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fe2:	4a8a      	ldr	r2, [pc, #552]	@ (800420c <HAL_UART_IRQHandler+0x410>)
 8003fe4:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fea:	4618      	mov	r0, r3
 8003fec:	f7fd fb23 	bl	8001636 <HAL_DMA_Abort_IT>
 8003ff0:	4603      	mov	r3, r0
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d016      	beq.n	8004024 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ffa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ffc:	687a      	ldr	r2, [r7, #4]
 8003ffe:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004000:	4610      	mov	r0, r2
 8004002:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004004:	e00e      	b.n	8004024 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004006:	6878      	ldr	r0, [r7, #4]
 8004008:	f000 f9ac 	bl	8004364 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800400c:	e00a      	b.n	8004024 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800400e:	6878      	ldr	r0, [r7, #4]
 8004010:	f000 f9a8 	bl	8004364 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004014:	e006      	b.n	8004024 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004016:	6878      	ldr	r0, [r7, #4]
 8004018:	f000 f9a4 	bl	8004364 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	2200      	movs	r2, #0
 8004020:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8004022:	e18d      	b.n	8004340 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004024:	bf00      	nop
    return;
 8004026:	e18b      	b.n	8004340 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800402c:	2b01      	cmp	r3, #1
 800402e:	f040 8167 	bne.w	8004300 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004032:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004036:	f003 0310 	and.w	r3, r3, #16
 800403a:	2b00      	cmp	r3, #0
 800403c:	f000 8160 	beq.w	8004300 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8004040:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004044:	f003 0310 	and.w	r3, r3, #16
 8004048:	2b00      	cmp	r3, #0
 800404a:	f000 8159 	beq.w	8004300 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800404e:	2300      	movs	r3, #0
 8004050:	60bb      	str	r3, [r7, #8]
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	60bb      	str	r3, [r7, #8]
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	685b      	ldr	r3, [r3, #4]
 8004060:	60bb      	str	r3, [r7, #8]
 8004062:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	695b      	ldr	r3, [r3, #20]
 800406a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800406e:	2b40      	cmp	r3, #64	@ 0x40
 8004070:	f040 80ce 	bne.w	8004210 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	685b      	ldr	r3, [r3, #4]
 800407c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004080:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004084:	2b00      	cmp	r3, #0
 8004086:	f000 80a9 	beq.w	80041dc <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800408e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004092:	429a      	cmp	r2, r3
 8004094:	f080 80a2 	bcs.w	80041dc <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800409e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040a4:	69db      	ldr	r3, [r3, #28]
 80040a6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80040aa:	f000 8088 	beq.w	80041be <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	330c      	adds	r3, #12
 80040b4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040b8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80040bc:	e853 3f00 	ldrex	r3, [r3]
 80040c0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80040c4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80040c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80040cc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	330c      	adds	r3, #12
 80040d6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80040da:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80040de:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040e2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80040e6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80040ea:	e841 2300 	strex	r3, r2, [r1]
 80040ee:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80040f2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d1d9      	bne.n	80040ae <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	3314      	adds	r3, #20
 8004100:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004102:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004104:	e853 3f00 	ldrex	r3, [r3]
 8004108:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800410a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800410c:	f023 0301 	bic.w	r3, r3, #1
 8004110:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	3314      	adds	r3, #20
 800411a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800411e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004122:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004124:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004126:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800412a:	e841 2300 	strex	r3, r2, [r1]
 800412e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004130:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004132:	2b00      	cmp	r3, #0
 8004134:	d1e1      	bne.n	80040fa <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	3314      	adds	r3, #20
 800413c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800413e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004140:	e853 3f00 	ldrex	r3, [r3]
 8004144:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004146:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004148:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800414c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	3314      	adds	r3, #20
 8004156:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800415a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800415c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800415e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004160:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004162:	e841 2300 	strex	r3, r2, [r1]
 8004166:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004168:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800416a:	2b00      	cmp	r3, #0
 800416c:	d1e3      	bne.n	8004136 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	2220      	movs	r2, #32
 8004172:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	2200      	movs	r2, #0
 800417a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	330c      	adds	r3, #12
 8004182:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004184:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004186:	e853 3f00 	ldrex	r3, [r3]
 800418a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800418c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800418e:	f023 0310 	bic.w	r3, r3, #16
 8004192:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	330c      	adds	r3, #12
 800419c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80041a0:	65ba      	str	r2, [r7, #88]	@ 0x58
 80041a2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041a4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80041a6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80041a8:	e841 2300 	strex	r3, r2, [r1]
 80041ac:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80041ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d1e3      	bne.n	800417c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041b8:	4618      	mov	r0, r3
 80041ba:	f7fd f9cc 	bl	8001556 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	2202      	movs	r2, #2
 80041c2:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80041cc:	b29b      	uxth	r3, r3
 80041ce:	1ad3      	subs	r3, r2, r3
 80041d0:	b29b      	uxth	r3, r3
 80041d2:	4619      	mov	r1, r3
 80041d4:	6878      	ldr	r0, [r7, #4]
 80041d6:	f000 f8cf 	bl	8004378 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80041da:	e0b3      	b.n	8004344 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80041e0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80041e4:	429a      	cmp	r2, r3
 80041e6:	f040 80ad 	bne.w	8004344 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041ee:	69db      	ldr	r3, [r3, #28]
 80041f0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80041f4:	f040 80a6 	bne.w	8004344 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2202      	movs	r2, #2
 80041fc:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004202:	4619      	mov	r1, r3
 8004204:	6878      	ldr	r0, [r7, #4]
 8004206:	f000 f8b7 	bl	8004378 <HAL_UARTEx_RxEventCallback>
      return;
 800420a:	e09b      	b.n	8004344 <HAL_UART_IRQHandler+0x548>
 800420c:	0800457d 	.word	0x0800457d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004218:	b29b      	uxth	r3, r3
 800421a:	1ad3      	subs	r3, r2, r3
 800421c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004224:	b29b      	uxth	r3, r3
 8004226:	2b00      	cmp	r3, #0
 8004228:	f000 808e 	beq.w	8004348 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800422c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004230:	2b00      	cmp	r3, #0
 8004232:	f000 8089 	beq.w	8004348 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	330c      	adds	r3, #12
 800423c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800423e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004240:	e853 3f00 	ldrex	r3, [r3]
 8004244:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004246:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004248:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800424c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	330c      	adds	r3, #12
 8004256:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800425a:	647a      	str	r2, [r7, #68]	@ 0x44
 800425c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800425e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004260:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004262:	e841 2300 	strex	r3, r2, [r1]
 8004266:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004268:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800426a:	2b00      	cmp	r3, #0
 800426c:	d1e3      	bne.n	8004236 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	3314      	adds	r3, #20
 8004274:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004276:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004278:	e853 3f00 	ldrex	r3, [r3]
 800427c:	623b      	str	r3, [r7, #32]
   return(result);
 800427e:	6a3b      	ldr	r3, [r7, #32]
 8004280:	f023 0301 	bic.w	r3, r3, #1
 8004284:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	3314      	adds	r3, #20
 800428e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004292:	633a      	str	r2, [r7, #48]	@ 0x30
 8004294:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004296:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004298:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800429a:	e841 2300 	strex	r3, r2, [r1]
 800429e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80042a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d1e3      	bne.n	800426e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	2220      	movs	r2, #32
 80042aa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	2200      	movs	r2, #0
 80042b2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	330c      	adds	r3, #12
 80042ba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042bc:	693b      	ldr	r3, [r7, #16]
 80042be:	e853 3f00 	ldrex	r3, [r3]
 80042c2:	60fb      	str	r3, [r7, #12]
   return(result);
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	f023 0310 	bic.w	r3, r3, #16
 80042ca:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	330c      	adds	r3, #12
 80042d4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80042d8:	61fa      	str	r2, [r7, #28]
 80042da:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042dc:	69b9      	ldr	r1, [r7, #24]
 80042de:	69fa      	ldr	r2, [r7, #28]
 80042e0:	e841 2300 	strex	r3, r2, [r1]
 80042e4:	617b      	str	r3, [r7, #20]
   return(result);
 80042e6:	697b      	ldr	r3, [r7, #20]
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d1e3      	bne.n	80042b4 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2202      	movs	r2, #2
 80042f0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80042f2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80042f6:	4619      	mov	r1, r3
 80042f8:	6878      	ldr	r0, [r7, #4]
 80042fa:	f000 f83d 	bl	8004378 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80042fe:	e023      	b.n	8004348 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004300:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004304:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004308:	2b00      	cmp	r3, #0
 800430a:	d009      	beq.n	8004320 <HAL_UART_IRQHandler+0x524>
 800430c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004310:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004314:	2b00      	cmp	r3, #0
 8004316:	d003      	beq.n	8004320 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8004318:	6878      	ldr	r0, [r7, #4]
 800431a:	f000 f940 	bl	800459e <UART_Transmit_IT>
    return;
 800431e:	e014      	b.n	800434a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004320:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004324:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004328:	2b00      	cmp	r3, #0
 800432a:	d00e      	beq.n	800434a <HAL_UART_IRQHandler+0x54e>
 800432c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004330:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004334:	2b00      	cmp	r3, #0
 8004336:	d008      	beq.n	800434a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8004338:	6878      	ldr	r0, [r7, #4]
 800433a:	f000 f980 	bl	800463e <UART_EndTransmit_IT>
    return;
 800433e:	e004      	b.n	800434a <HAL_UART_IRQHandler+0x54e>
    return;
 8004340:	bf00      	nop
 8004342:	e002      	b.n	800434a <HAL_UART_IRQHandler+0x54e>
      return;
 8004344:	bf00      	nop
 8004346:	e000      	b.n	800434a <HAL_UART_IRQHandler+0x54e>
      return;
 8004348:	bf00      	nop
  }
}
 800434a:	37e8      	adds	r7, #232	@ 0xe8
 800434c:	46bd      	mov	sp, r7
 800434e:	bd80      	pop	{r7, pc}

08004350 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004350:	b480      	push	{r7}
 8004352:	b083      	sub	sp, #12
 8004354:	af00      	add	r7, sp, #0
 8004356:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004358:	bf00      	nop
 800435a:	370c      	adds	r7, #12
 800435c:	46bd      	mov	sp, r7
 800435e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004362:	4770      	bx	lr

08004364 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004364:	b480      	push	{r7}
 8004366:	b083      	sub	sp, #12
 8004368:	af00      	add	r7, sp, #0
 800436a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800436c:	bf00      	nop
 800436e:	370c      	adds	r7, #12
 8004370:	46bd      	mov	sp, r7
 8004372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004376:	4770      	bx	lr

08004378 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004378:	b480      	push	{r7}
 800437a:	b083      	sub	sp, #12
 800437c:	af00      	add	r7, sp, #0
 800437e:	6078      	str	r0, [r7, #4]
 8004380:	460b      	mov	r3, r1
 8004382:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004384:	bf00      	nop
 8004386:	370c      	adds	r7, #12
 8004388:	46bd      	mov	sp, r7
 800438a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800438e:	4770      	bx	lr

08004390 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004390:	b580      	push	{r7, lr}
 8004392:	b086      	sub	sp, #24
 8004394:	af00      	add	r7, sp, #0
 8004396:	60f8      	str	r0, [r7, #12]
 8004398:	60b9      	str	r1, [r7, #8]
 800439a:	603b      	str	r3, [r7, #0]
 800439c:	4613      	mov	r3, r2
 800439e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80043a0:	e03b      	b.n	800441a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043a2:	6a3b      	ldr	r3, [r7, #32]
 80043a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043a8:	d037      	beq.n	800441a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043aa:	f7fc ffb7 	bl	800131c <HAL_GetTick>
 80043ae:	4602      	mov	r2, r0
 80043b0:	683b      	ldr	r3, [r7, #0]
 80043b2:	1ad3      	subs	r3, r2, r3
 80043b4:	6a3a      	ldr	r2, [r7, #32]
 80043b6:	429a      	cmp	r2, r3
 80043b8:	d302      	bcc.n	80043c0 <UART_WaitOnFlagUntilTimeout+0x30>
 80043ba:	6a3b      	ldr	r3, [r7, #32]
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d101      	bne.n	80043c4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80043c0:	2303      	movs	r3, #3
 80043c2:	e03a      	b.n	800443a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	68db      	ldr	r3, [r3, #12]
 80043ca:	f003 0304 	and.w	r3, r3, #4
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d023      	beq.n	800441a <UART_WaitOnFlagUntilTimeout+0x8a>
 80043d2:	68bb      	ldr	r3, [r7, #8]
 80043d4:	2b80      	cmp	r3, #128	@ 0x80
 80043d6:	d020      	beq.n	800441a <UART_WaitOnFlagUntilTimeout+0x8a>
 80043d8:	68bb      	ldr	r3, [r7, #8]
 80043da:	2b40      	cmp	r3, #64	@ 0x40
 80043dc:	d01d      	beq.n	800441a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f003 0308 	and.w	r3, r3, #8
 80043e8:	2b08      	cmp	r3, #8
 80043ea:	d116      	bne.n	800441a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80043ec:	2300      	movs	r3, #0
 80043ee:	617b      	str	r3, [r7, #20]
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	617b      	str	r3, [r7, #20]
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	685b      	ldr	r3, [r3, #4]
 80043fe:	617b      	str	r3, [r7, #20]
 8004400:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004402:	68f8      	ldr	r0, [r7, #12]
 8004404:	f000 f857 	bl	80044b6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	2208      	movs	r2, #8
 800440c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	2200      	movs	r2, #0
 8004412:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004416:	2301      	movs	r3, #1
 8004418:	e00f      	b.n	800443a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	681a      	ldr	r2, [r3, #0]
 8004420:	68bb      	ldr	r3, [r7, #8]
 8004422:	4013      	ands	r3, r2
 8004424:	68ba      	ldr	r2, [r7, #8]
 8004426:	429a      	cmp	r2, r3
 8004428:	bf0c      	ite	eq
 800442a:	2301      	moveq	r3, #1
 800442c:	2300      	movne	r3, #0
 800442e:	b2db      	uxtb	r3, r3
 8004430:	461a      	mov	r2, r3
 8004432:	79fb      	ldrb	r3, [r7, #7]
 8004434:	429a      	cmp	r2, r3
 8004436:	d0b4      	beq.n	80043a2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004438:	2300      	movs	r3, #0
}
 800443a:	4618      	mov	r0, r3
 800443c:	3718      	adds	r7, #24
 800443e:	46bd      	mov	sp, r7
 8004440:	bd80      	pop	{r7, pc}

08004442 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004442:	b480      	push	{r7}
 8004444:	b085      	sub	sp, #20
 8004446:	af00      	add	r7, sp, #0
 8004448:	60f8      	str	r0, [r7, #12]
 800444a:	60b9      	str	r1, [r7, #8]
 800444c:	4613      	mov	r3, r2
 800444e:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	68ba      	ldr	r2, [r7, #8]
 8004454:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	88fa      	ldrh	r2, [r7, #6]
 800445a:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	88fa      	ldrh	r2, [r7, #6]
 8004460:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	2200      	movs	r2, #0
 8004466:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	2222      	movs	r2, #34	@ 0x22
 800446c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	691b      	ldr	r3, [r3, #16]
 8004474:	2b00      	cmp	r3, #0
 8004476:	d007      	beq.n	8004488 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	68da      	ldr	r2, [r3, #12]
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004486:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	695a      	ldr	r2, [r3, #20]
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f042 0201 	orr.w	r2, r2, #1
 8004496:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	68da      	ldr	r2, [r3, #12]
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f042 0220 	orr.w	r2, r2, #32
 80044a6:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80044a8:	2300      	movs	r3, #0
}
 80044aa:	4618      	mov	r0, r3
 80044ac:	3714      	adds	r7, #20
 80044ae:	46bd      	mov	sp, r7
 80044b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b4:	4770      	bx	lr

080044b6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80044b6:	b480      	push	{r7}
 80044b8:	b095      	sub	sp, #84	@ 0x54
 80044ba:	af00      	add	r7, sp, #0
 80044bc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	330c      	adds	r3, #12
 80044c4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80044c8:	e853 3f00 	ldrex	r3, [r3]
 80044cc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80044ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044d0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80044d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	330c      	adds	r3, #12
 80044dc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80044de:	643a      	str	r2, [r7, #64]	@ 0x40
 80044e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044e2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80044e4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80044e6:	e841 2300 	strex	r3, r2, [r1]
 80044ea:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80044ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d1e5      	bne.n	80044be <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	3314      	adds	r3, #20
 80044f8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044fa:	6a3b      	ldr	r3, [r7, #32]
 80044fc:	e853 3f00 	ldrex	r3, [r3]
 8004500:	61fb      	str	r3, [r7, #28]
   return(result);
 8004502:	69fb      	ldr	r3, [r7, #28]
 8004504:	f023 0301 	bic.w	r3, r3, #1
 8004508:	64bb      	str	r3, [r7, #72]	@ 0x48
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	3314      	adds	r3, #20
 8004510:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004512:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004514:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004516:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004518:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800451a:	e841 2300 	strex	r3, r2, [r1]
 800451e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004520:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004522:	2b00      	cmp	r3, #0
 8004524:	d1e5      	bne.n	80044f2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800452a:	2b01      	cmp	r3, #1
 800452c:	d119      	bne.n	8004562 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	330c      	adds	r3, #12
 8004534:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	e853 3f00 	ldrex	r3, [r3]
 800453c:	60bb      	str	r3, [r7, #8]
   return(result);
 800453e:	68bb      	ldr	r3, [r7, #8]
 8004540:	f023 0310 	bic.w	r3, r3, #16
 8004544:	647b      	str	r3, [r7, #68]	@ 0x44
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	330c      	adds	r3, #12
 800454c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800454e:	61ba      	str	r2, [r7, #24]
 8004550:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004552:	6979      	ldr	r1, [r7, #20]
 8004554:	69ba      	ldr	r2, [r7, #24]
 8004556:	e841 2300 	strex	r3, r2, [r1]
 800455a:	613b      	str	r3, [r7, #16]
   return(result);
 800455c:	693b      	ldr	r3, [r7, #16]
 800455e:	2b00      	cmp	r3, #0
 8004560:	d1e5      	bne.n	800452e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	2220      	movs	r2, #32
 8004566:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	2200      	movs	r2, #0
 800456e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004570:	bf00      	nop
 8004572:	3754      	adds	r7, #84	@ 0x54
 8004574:	46bd      	mov	sp, r7
 8004576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800457a:	4770      	bx	lr

0800457c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	b084      	sub	sp, #16
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004588:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	2200      	movs	r2, #0
 800458e:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004590:	68f8      	ldr	r0, [r7, #12]
 8004592:	f7ff fee7 	bl	8004364 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004596:	bf00      	nop
 8004598:	3710      	adds	r7, #16
 800459a:	46bd      	mov	sp, r7
 800459c:	bd80      	pop	{r7, pc}

0800459e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800459e:	b480      	push	{r7}
 80045a0:	b085      	sub	sp, #20
 80045a2:	af00      	add	r7, sp, #0
 80045a4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80045ac:	b2db      	uxtb	r3, r3
 80045ae:	2b21      	cmp	r3, #33	@ 0x21
 80045b0:	d13e      	bne.n	8004630 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	689b      	ldr	r3, [r3, #8]
 80045b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80045ba:	d114      	bne.n	80045e6 <UART_Transmit_IT+0x48>
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	691b      	ldr	r3, [r3, #16]
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d110      	bne.n	80045e6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	6a1b      	ldr	r3, [r3, #32]
 80045c8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	881b      	ldrh	r3, [r3, #0]
 80045ce:	461a      	mov	r2, r3
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80045d8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6a1b      	ldr	r3, [r3, #32]
 80045de:	1c9a      	adds	r2, r3, #2
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	621a      	str	r2, [r3, #32]
 80045e4:	e008      	b.n	80045f8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6a1b      	ldr	r3, [r3, #32]
 80045ea:	1c59      	adds	r1, r3, #1
 80045ec:	687a      	ldr	r2, [r7, #4]
 80045ee:	6211      	str	r1, [r2, #32]
 80045f0:	781a      	ldrb	r2, [r3, #0]
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80045fc:	b29b      	uxth	r3, r3
 80045fe:	3b01      	subs	r3, #1
 8004600:	b29b      	uxth	r3, r3
 8004602:	687a      	ldr	r2, [r7, #4]
 8004604:	4619      	mov	r1, r3
 8004606:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004608:	2b00      	cmp	r3, #0
 800460a:	d10f      	bne.n	800462c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	68da      	ldr	r2, [r3, #12]
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800461a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	68da      	ldr	r2, [r3, #12]
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800462a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800462c:	2300      	movs	r3, #0
 800462e:	e000      	b.n	8004632 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004630:	2302      	movs	r3, #2
  }
}
 8004632:	4618      	mov	r0, r3
 8004634:	3714      	adds	r7, #20
 8004636:	46bd      	mov	sp, r7
 8004638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463c:	4770      	bx	lr

0800463e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800463e:	b580      	push	{r7, lr}
 8004640:	b082      	sub	sp, #8
 8004642:	af00      	add	r7, sp, #0
 8004644:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	68da      	ldr	r2, [r3, #12]
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004654:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	2220      	movs	r2, #32
 800465a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800465e:	6878      	ldr	r0, [r7, #4]
 8004660:	f7ff fe76 	bl	8004350 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004664:	2300      	movs	r3, #0
}
 8004666:	4618      	mov	r0, r3
 8004668:	3708      	adds	r7, #8
 800466a:	46bd      	mov	sp, r7
 800466c:	bd80      	pop	{r7, pc}

0800466e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800466e:	b580      	push	{r7, lr}
 8004670:	b08c      	sub	sp, #48	@ 0x30
 8004672:	af00      	add	r7, sp, #0
 8004674:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8004676:	2300      	movs	r3, #0
 8004678:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800467a:	2300      	movs	r3, #0
 800467c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004684:	b2db      	uxtb	r3, r3
 8004686:	2b22      	cmp	r3, #34	@ 0x22
 8004688:	f040 80aa 	bne.w	80047e0 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	689b      	ldr	r3, [r3, #8]
 8004690:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004694:	d115      	bne.n	80046c2 <UART_Receive_IT+0x54>
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	691b      	ldr	r3, [r3, #16]
 800469a:	2b00      	cmp	r3, #0
 800469c:	d111      	bne.n	80046c2 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046a2:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	685b      	ldr	r3, [r3, #4]
 80046aa:	b29b      	uxth	r3, r3
 80046ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80046b0:	b29a      	uxth	r2, r3
 80046b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046b4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046ba:	1c9a      	adds	r2, r3, #2
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	629a      	str	r2, [r3, #40]	@ 0x28
 80046c0:	e024      	b.n	800470c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	689b      	ldr	r3, [r3, #8]
 80046cc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80046d0:	d007      	beq.n	80046e2 <UART_Receive_IT+0x74>
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	689b      	ldr	r3, [r3, #8]
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d10a      	bne.n	80046f0 <UART_Receive_IT+0x82>
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	691b      	ldr	r3, [r3, #16]
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d106      	bne.n	80046f0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	685b      	ldr	r3, [r3, #4]
 80046e8:	b2da      	uxtb	r2, r3
 80046ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046ec:	701a      	strb	r2, [r3, #0]
 80046ee:	e008      	b.n	8004702 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	685b      	ldr	r3, [r3, #4]
 80046f6:	b2db      	uxtb	r3, r3
 80046f8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80046fc:	b2da      	uxtb	r2, r3
 80046fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004700:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004706:	1c5a      	adds	r2, r3, #1
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004710:	b29b      	uxth	r3, r3
 8004712:	3b01      	subs	r3, #1
 8004714:	b29b      	uxth	r3, r3
 8004716:	687a      	ldr	r2, [r7, #4]
 8004718:	4619      	mov	r1, r3
 800471a:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800471c:	2b00      	cmp	r3, #0
 800471e:	d15d      	bne.n	80047dc <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	68da      	ldr	r2, [r3, #12]
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f022 0220 	bic.w	r2, r2, #32
 800472e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	68da      	ldr	r2, [r3, #12]
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800473e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	695a      	ldr	r2, [r3, #20]
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	f022 0201 	bic.w	r2, r2, #1
 800474e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2220      	movs	r2, #32
 8004754:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2200      	movs	r2, #0
 800475c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004762:	2b01      	cmp	r3, #1
 8004764:	d135      	bne.n	80047d2 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	2200      	movs	r2, #0
 800476a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	330c      	adds	r3, #12
 8004772:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004774:	697b      	ldr	r3, [r7, #20]
 8004776:	e853 3f00 	ldrex	r3, [r3]
 800477a:	613b      	str	r3, [r7, #16]
   return(result);
 800477c:	693b      	ldr	r3, [r7, #16]
 800477e:	f023 0310 	bic.w	r3, r3, #16
 8004782:	627b      	str	r3, [r7, #36]	@ 0x24
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	330c      	adds	r3, #12
 800478a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800478c:	623a      	str	r2, [r7, #32]
 800478e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004790:	69f9      	ldr	r1, [r7, #28]
 8004792:	6a3a      	ldr	r2, [r7, #32]
 8004794:	e841 2300 	strex	r3, r2, [r1]
 8004798:	61bb      	str	r3, [r7, #24]
   return(result);
 800479a:	69bb      	ldr	r3, [r7, #24]
 800479c:	2b00      	cmp	r3, #0
 800479e:	d1e5      	bne.n	800476c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f003 0310 	and.w	r3, r3, #16
 80047aa:	2b10      	cmp	r3, #16
 80047ac:	d10a      	bne.n	80047c4 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80047ae:	2300      	movs	r3, #0
 80047b0:	60fb      	str	r3, [r7, #12]
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	60fb      	str	r3, [r7, #12]
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	685b      	ldr	r3, [r3, #4]
 80047c0:	60fb      	str	r3, [r7, #12]
 80047c2:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80047c8:	4619      	mov	r1, r3
 80047ca:	6878      	ldr	r0, [r7, #4]
 80047cc:	f7ff fdd4 	bl	8004378 <HAL_UARTEx_RxEventCallback>
 80047d0:	e002      	b.n	80047d8 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80047d2:	6878      	ldr	r0, [r7, #4]
 80047d4:	f7fc f9d0 	bl	8000b78 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80047d8:	2300      	movs	r3, #0
 80047da:	e002      	b.n	80047e2 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80047dc:	2300      	movs	r3, #0
 80047de:	e000      	b.n	80047e2 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80047e0:	2302      	movs	r3, #2
  }
}
 80047e2:	4618      	mov	r0, r3
 80047e4:	3730      	adds	r7, #48	@ 0x30
 80047e6:	46bd      	mov	sp, r7
 80047e8:	bd80      	pop	{r7, pc}
	...

080047ec <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80047ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80047f0:	b0c0      	sub	sp, #256	@ 0x100
 80047f2:	af00      	add	r7, sp, #0
 80047f4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80047f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	691b      	ldr	r3, [r3, #16]
 8004800:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004804:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004808:	68d9      	ldr	r1, [r3, #12]
 800480a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800480e:	681a      	ldr	r2, [r3, #0]
 8004810:	ea40 0301 	orr.w	r3, r0, r1
 8004814:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004816:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800481a:	689a      	ldr	r2, [r3, #8]
 800481c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004820:	691b      	ldr	r3, [r3, #16]
 8004822:	431a      	orrs	r2, r3
 8004824:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004828:	695b      	ldr	r3, [r3, #20]
 800482a:	431a      	orrs	r2, r3
 800482c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004830:	69db      	ldr	r3, [r3, #28]
 8004832:	4313      	orrs	r3, r2
 8004834:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004838:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	68db      	ldr	r3, [r3, #12]
 8004840:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004844:	f021 010c 	bic.w	r1, r1, #12
 8004848:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800484c:	681a      	ldr	r2, [r3, #0]
 800484e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004852:	430b      	orrs	r3, r1
 8004854:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004856:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	695b      	ldr	r3, [r3, #20]
 800485e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004862:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004866:	6999      	ldr	r1, [r3, #24]
 8004868:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800486c:	681a      	ldr	r2, [r3, #0]
 800486e:	ea40 0301 	orr.w	r3, r0, r1
 8004872:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004874:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004878:	681a      	ldr	r2, [r3, #0]
 800487a:	4b8f      	ldr	r3, [pc, #572]	@ (8004ab8 <UART_SetConfig+0x2cc>)
 800487c:	429a      	cmp	r2, r3
 800487e:	d005      	beq.n	800488c <UART_SetConfig+0xa0>
 8004880:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004884:	681a      	ldr	r2, [r3, #0]
 8004886:	4b8d      	ldr	r3, [pc, #564]	@ (8004abc <UART_SetConfig+0x2d0>)
 8004888:	429a      	cmp	r2, r3
 800488a:	d104      	bne.n	8004896 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800488c:	f7fd f9aa 	bl	8001be4 <HAL_RCC_GetPCLK2Freq>
 8004890:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004894:	e003      	b.n	800489e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004896:	f7fd f991 	bl	8001bbc <HAL_RCC_GetPCLK1Freq>
 800489a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800489e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048a2:	69db      	ldr	r3, [r3, #28]
 80048a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80048a8:	f040 810c 	bne.w	8004ac4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80048ac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80048b0:	2200      	movs	r2, #0
 80048b2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80048b6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80048ba:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80048be:	4622      	mov	r2, r4
 80048c0:	462b      	mov	r3, r5
 80048c2:	1891      	adds	r1, r2, r2
 80048c4:	65b9      	str	r1, [r7, #88]	@ 0x58
 80048c6:	415b      	adcs	r3, r3
 80048c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80048ca:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80048ce:	4621      	mov	r1, r4
 80048d0:	eb12 0801 	adds.w	r8, r2, r1
 80048d4:	4629      	mov	r1, r5
 80048d6:	eb43 0901 	adc.w	r9, r3, r1
 80048da:	f04f 0200 	mov.w	r2, #0
 80048de:	f04f 0300 	mov.w	r3, #0
 80048e2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80048e6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80048ea:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80048ee:	4690      	mov	r8, r2
 80048f0:	4699      	mov	r9, r3
 80048f2:	4623      	mov	r3, r4
 80048f4:	eb18 0303 	adds.w	r3, r8, r3
 80048f8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80048fc:	462b      	mov	r3, r5
 80048fe:	eb49 0303 	adc.w	r3, r9, r3
 8004902:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004906:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800490a:	685b      	ldr	r3, [r3, #4]
 800490c:	2200      	movs	r2, #0
 800490e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004912:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004916:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800491a:	460b      	mov	r3, r1
 800491c:	18db      	adds	r3, r3, r3
 800491e:	653b      	str	r3, [r7, #80]	@ 0x50
 8004920:	4613      	mov	r3, r2
 8004922:	eb42 0303 	adc.w	r3, r2, r3
 8004926:	657b      	str	r3, [r7, #84]	@ 0x54
 8004928:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800492c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004930:	f7fb fcc6 	bl	80002c0 <__aeabi_uldivmod>
 8004934:	4602      	mov	r2, r0
 8004936:	460b      	mov	r3, r1
 8004938:	4b61      	ldr	r3, [pc, #388]	@ (8004ac0 <UART_SetConfig+0x2d4>)
 800493a:	fba3 2302 	umull	r2, r3, r3, r2
 800493e:	095b      	lsrs	r3, r3, #5
 8004940:	011c      	lsls	r4, r3, #4
 8004942:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004946:	2200      	movs	r2, #0
 8004948:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800494c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004950:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004954:	4642      	mov	r2, r8
 8004956:	464b      	mov	r3, r9
 8004958:	1891      	adds	r1, r2, r2
 800495a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800495c:	415b      	adcs	r3, r3
 800495e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004960:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004964:	4641      	mov	r1, r8
 8004966:	eb12 0a01 	adds.w	sl, r2, r1
 800496a:	4649      	mov	r1, r9
 800496c:	eb43 0b01 	adc.w	fp, r3, r1
 8004970:	f04f 0200 	mov.w	r2, #0
 8004974:	f04f 0300 	mov.w	r3, #0
 8004978:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800497c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004980:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004984:	4692      	mov	sl, r2
 8004986:	469b      	mov	fp, r3
 8004988:	4643      	mov	r3, r8
 800498a:	eb1a 0303 	adds.w	r3, sl, r3
 800498e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004992:	464b      	mov	r3, r9
 8004994:	eb4b 0303 	adc.w	r3, fp, r3
 8004998:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800499c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049a0:	685b      	ldr	r3, [r3, #4]
 80049a2:	2200      	movs	r2, #0
 80049a4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80049a8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80049ac:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80049b0:	460b      	mov	r3, r1
 80049b2:	18db      	adds	r3, r3, r3
 80049b4:	643b      	str	r3, [r7, #64]	@ 0x40
 80049b6:	4613      	mov	r3, r2
 80049b8:	eb42 0303 	adc.w	r3, r2, r3
 80049bc:	647b      	str	r3, [r7, #68]	@ 0x44
 80049be:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80049c2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80049c6:	f7fb fc7b 	bl	80002c0 <__aeabi_uldivmod>
 80049ca:	4602      	mov	r2, r0
 80049cc:	460b      	mov	r3, r1
 80049ce:	4611      	mov	r1, r2
 80049d0:	4b3b      	ldr	r3, [pc, #236]	@ (8004ac0 <UART_SetConfig+0x2d4>)
 80049d2:	fba3 2301 	umull	r2, r3, r3, r1
 80049d6:	095b      	lsrs	r3, r3, #5
 80049d8:	2264      	movs	r2, #100	@ 0x64
 80049da:	fb02 f303 	mul.w	r3, r2, r3
 80049de:	1acb      	subs	r3, r1, r3
 80049e0:	00db      	lsls	r3, r3, #3
 80049e2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80049e6:	4b36      	ldr	r3, [pc, #216]	@ (8004ac0 <UART_SetConfig+0x2d4>)
 80049e8:	fba3 2302 	umull	r2, r3, r3, r2
 80049ec:	095b      	lsrs	r3, r3, #5
 80049ee:	005b      	lsls	r3, r3, #1
 80049f0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80049f4:	441c      	add	r4, r3
 80049f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80049fa:	2200      	movs	r2, #0
 80049fc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004a00:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004a04:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004a08:	4642      	mov	r2, r8
 8004a0a:	464b      	mov	r3, r9
 8004a0c:	1891      	adds	r1, r2, r2
 8004a0e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004a10:	415b      	adcs	r3, r3
 8004a12:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004a14:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004a18:	4641      	mov	r1, r8
 8004a1a:	1851      	adds	r1, r2, r1
 8004a1c:	6339      	str	r1, [r7, #48]	@ 0x30
 8004a1e:	4649      	mov	r1, r9
 8004a20:	414b      	adcs	r3, r1
 8004a22:	637b      	str	r3, [r7, #52]	@ 0x34
 8004a24:	f04f 0200 	mov.w	r2, #0
 8004a28:	f04f 0300 	mov.w	r3, #0
 8004a2c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004a30:	4659      	mov	r1, fp
 8004a32:	00cb      	lsls	r3, r1, #3
 8004a34:	4651      	mov	r1, sl
 8004a36:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004a3a:	4651      	mov	r1, sl
 8004a3c:	00ca      	lsls	r2, r1, #3
 8004a3e:	4610      	mov	r0, r2
 8004a40:	4619      	mov	r1, r3
 8004a42:	4603      	mov	r3, r0
 8004a44:	4642      	mov	r2, r8
 8004a46:	189b      	adds	r3, r3, r2
 8004a48:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004a4c:	464b      	mov	r3, r9
 8004a4e:	460a      	mov	r2, r1
 8004a50:	eb42 0303 	adc.w	r3, r2, r3
 8004a54:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004a58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a5c:	685b      	ldr	r3, [r3, #4]
 8004a5e:	2200      	movs	r2, #0
 8004a60:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004a64:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004a68:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004a6c:	460b      	mov	r3, r1
 8004a6e:	18db      	adds	r3, r3, r3
 8004a70:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004a72:	4613      	mov	r3, r2
 8004a74:	eb42 0303 	adc.w	r3, r2, r3
 8004a78:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004a7a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004a7e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004a82:	f7fb fc1d 	bl	80002c0 <__aeabi_uldivmod>
 8004a86:	4602      	mov	r2, r0
 8004a88:	460b      	mov	r3, r1
 8004a8a:	4b0d      	ldr	r3, [pc, #52]	@ (8004ac0 <UART_SetConfig+0x2d4>)
 8004a8c:	fba3 1302 	umull	r1, r3, r3, r2
 8004a90:	095b      	lsrs	r3, r3, #5
 8004a92:	2164      	movs	r1, #100	@ 0x64
 8004a94:	fb01 f303 	mul.w	r3, r1, r3
 8004a98:	1ad3      	subs	r3, r2, r3
 8004a9a:	00db      	lsls	r3, r3, #3
 8004a9c:	3332      	adds	r3, #50	@ 0x32
 8004a9e:	4a08      	ldr	r2, [pc, #32]	@ (8004ac0 <UART_SetConfig+0x2d4>)
 8004aa0:	fba2 2303 	umull	r2, r3, r2, r3
 8004aa4:	095b      	lsrs	r3, r3, #5
 8004aa6:	f003 0207 	and.w	r2, r3, #7
 8004aaa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	4422      	add	r2, r4
 8004ab2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004ab4:	e106      	b.n	8004cc4 <UART_SetConfig+0x4d8>
 8004ab6:	bf00      	nop
 8004ab8:	40011000 	.word	0x40011000
 8004abc:	40011400 	.word	0x40011400
 8004ac0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004ac4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004ac8:	2200      	movs	r2, #0
 8004aca:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004ace:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004ad2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004ad6:	4642      	mov	r2, r8
 8004ad8:	464b      	mov	r3, r9
 8004ada:	1891      	adds	r1, r2, r2
 8004adc:	6239      	str	r1, [r7, #32]
 8004ade:	415b      	adcs	r3, r3
 8004ae0:	627b      	str	r3, [r7, #36]	@ 0x24
 8004ae2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004ae6:	4641      	mov	r1, r8
 8004ae8:	1854      	adds	r4, r2, r1
 8004aea:	4649      	mov	r1, r9
 8004aec:	eb43 0501 	adc.w	r5, r3, r1
 8004af0:	f04f 0200 	mov.w	r2, #0
 8004af4:	f04f 0300 	mov.w	r3, #0
 8004af8:	00eb      	lsls	r3, r5, #3
 8004afa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004afe:	00e2      	lsls	r2, r4, #3
 8004b00:	4614      	mov	r4, r2
 8004b02:	461d      	mov	r5, r3
 8004b04:	4643      	mov	r3, r8
 8004b06:	18e3      	adds	r3, r4, r3
 8004b08:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004b0c:	464b      	mov	r3, r9
 8004b0e:	eb45 0303 	adc.w	r3, r5, r3
 8004b12:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004b16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b1a:	685b      	ldr	r3, [r3, #4]
 8004b1c:	2200      	movs	r2, #0
 8004b1e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004b22:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004b26:	f04f 0200 	mov.w	r2, #0
 8004b2a:	f04f 0300 	mov.w	r3, #0
 8004b2e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004b32:	4629      	mov	r1, r5
 8004b34:	008b      	lsls	r3, r1, #2
 8004b36:	4621      	mov	r1, r4
 8004b38:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004b3c:	4621      	mov	r1, r4
 8004b3e:	008a      	lsls	r2, r1, #2
 8004b40:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004b44:	f7fb fbbc 	bl	80002c0 <__aeabi_uldivmod>
 8004b48:	4602      	mov	r2, r0
 8004b4a:	460b      	mov	r3, r1
 8004b4c:	4b60      	ldr	r3, [pc, #384]	@ (8004cd0 <UART_SetConfig+0x4e4>)
 8004b4e:	fba3 2302 	umull	r2, r3, r3, r2
 8004b52:	095b      	lsrs	r3, r3, #5
 8004b54:	011c      	lsls	r4, r3, #4
 8004b56:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004b60:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004b64:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004b68:	4642      	mov	r2, r8
 8004b6a:	464b      	mov	r3, r9
 8004b6c:	1891      	adds	r1, r2, r2
 8004b6e:	61b9      	str	r1, [r7, #24]
 8004b70:	415b      	adcs	r3, r3
 8004b72:	61fb      	str	r3, [r7, #28]
 8004b74:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004b78:	4641      	mov	r1, r8
 8004b7a:	1851      	adds	r1, r2, r1
 8004b7c:	6139      	str	r1, [r7, #16]
 8004b7e:	4649      	mov	r1, r9
 8004b80:	414b      	adcs	r3, r1
 8004b82:	617b      	str	r3, [r7, #20]
 8004b84:	f04f 0200 	mov.w	r2, #0
 8004b88:	f04f 0300 	mov.w	r3, #0
 8004b8c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004b90:	4659      	mov	r1, fp
 8004b92:	00cb      	lsls	r3, r1, #3
 8004b94:	4651      	mov	r1, sl
 8004b96:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004b9a:	4651      	mov	r1, sl
 8004b9c:	00ca      	lsls	r2, r1, #3
 8004b9e:	4610      	mov	r0, r2
 8004ba0:	4619      	mov	r1, r3
 8004ba2:	4603      	mov	r3, r0
 8004ba4:	4642      	mov	r2, r8
 8004ba6:	189b      	adds	r3, r3, r2
 8004ba8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004bac:	464b      	mov	r3, r9
 8004bae:	460a      	mov	r2, r1
 8004bb0:	eb42 0303 	adc.w	r3, r2, r3
 8004bb4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004bb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004bbc:	685b      	ldr	r3, [r3, #4]
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004bc2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004bc4:	f04f 0200 	mov.w	r2, #0
 8004bc8:	f04f 0300 	mov.w	r3, #0
 8004bcc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004bd0:	4649      	mov	r1, r9
 8004bd2:	008b      	lsls	r3, r1, #2
 8004bd4:	4641      	mov	r1, r8
 8004bd6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004bda:	4641      	mov	r1, r8
 8004bdc:	008a      	lsls	r2, r1, #2
 8004bde:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004be2:	f7fb fb6d 	bl	80002c0 <__aeabi_uldivmod>
 8004be6:	4602      	mov	r2, r0
 8004be8:	460b      	mov	r3, r1
 8004bea:	4611      	mov	r1, r2
 8004bec:	4b38      	ldr	r3, [pc, #224]	@ (8004cd0 <UART_SetConfig+0x4e4>)
 8004bee:	fba3 2301 	umull	r2, r3, r3, r1
 8004bf2:	095b      	lsrs	r3, r3, #5
 8004bf4:	2264      	movs	r2, #100	@ 0x64
 8004bf6:	fb02 f303 	mul.w	r3, r2, r3
 8004bfa:	1acb      	subs	r3, r1, r3
 8004bfc:	011b      	lsls	r3, r3, #4
 8004bfe:	3332      	adds	r3, #50	@ 0x32
 8004c00:	4a33      	ldr	r2, [pc, #204]	@ (8004cd0 <UART_SetConfig+0x4e4>)
 8004c02:	fba2 2303 	umull	r2, r3, r2, r3
 8004c06:	095b      	lsrs	r3, r3, #5
 8004c08:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004c0c:	441c      	add	r4, r3
 8004c0e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004c12:	2200      	movs	r2, #0
 8004c14:	673b      	str	r3, [r7, #112]	@ 0x70
 8004c16:	677a      	str	r2, [r7, #116]	@ 0x74
 8004c18:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004c1c:	4642      	mov	r2, r8
 8004c1e:	464b      	mov	r3, r9
 8004c20:	1891      	adds	r1, r2, r2
 8004c22:	60b9      	str	r1, [r7, #8]
 8004c24:	415b      	adcs	r3, r3
 8004c26:	60fb      	str	r3, [r7, #12]
 8004c28:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004c2c:	4641      	mov	r1, r8
 8004c2e:	1851      	adds	r1, r2, r1
 8004c30:	6039      	str	r1, [r7, #0]
 8004c32:	4649      	mov	r1, r9
 8004c34:	414b      	adcs	r3, r1
 8004c36:	607b      	str	r3, [r7, #4]
 8004c38:	f04f 0200 	mov.w	r2, #0
 8004c3c:	f04f 0300 	mov.w	r3, #0
 8004c40:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004c44:	4659      	mov	r1, fp
 8004c46:	00cb      	lsls	r3, r1, #3
 8004c48:	4651      	mov	r1, sl
 8004c4a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004c4e:	4651      	mov	r1, sl
 8004c50:	00ca      	lsls	r2, r1, #3
 8004c52:	4610      	mov	r0, r2
 8004c54:	4619      	mov	r1, r3
 8004c56:	4603      	mov	r3, r0
 8004c58:	4642      	mov	r2, r8
 8004c5a:	189b      	adds	r3, r3, r2
 8004c5c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004c5e:	464b      	mov	r3, r9
 8004c60:	460a      	mov	r2, r1
 8004c62:	eb42 0303 	adc.w	r3, r2, r3
 8004c66:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004c68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c6c:	685b      	ldr	r3, [r3, #4]
 8004c6e:	2200      	movs	r2, #0
 8004c70:	663b      	str	r3, [r7, #96]	@ 0x60
 8004c72:	667a      	str	r2, [r7, #100]	@ 0x64
 8004c74:	f04f 0200 	mov.w	r2, #0
 8004c78:	f04f 0300 	mov.w	r3, #0
 8004c7c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004c80:	4649      	mov	r1, r9
 8004c82:	008b      	lsls	r3, r1, #2
 8004c84:	4641      	mov	r1, r8
 8004c86:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004c8a:	4641      	mov	r1, r8
 8004c8c:	008a      	lsls	r2, r1, #2
 8004c8e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004c92:	f7fb fb15 	bl	80002c0 <__aeabi_uldivmod>
 8004c96:	4602      	mov	r2, r0
 8004c98:	460b      	mov	r3, r1
 8004c9a:	4b0d      	ldr	r3, [pc, #52]	@ (8004cd0 <UART_SetConfig+0x4e4>)
 8004c9c:	fba3 1302 	umull	r1, r3, r3, r2
 8004ca0:	095b      	lsrs	r3, r3, #5
 8004ca2:	2164      	movs	r1, #100	@ 0x64
 8004ca4:	fb01 f303 	mul.w	r3, r1, r3
 8004ca8:	1ad3      	subs	r3, r2, r3
 8004caa:	011b      	lsls	r3, r3, #4
 8004cac:	3332      	adds	r3, #50	@ 0x32
 8004cae:	4a08      	ldr	r2, [pc, #32]	@ (8004cd0 <UART_SetConfig+0x4e4>)
 8004cb0:	fba2 2303 	umull	r2, r3, r2, r3
 8004cb4:	095b      	lsrs	r3, r3, #5
 8004cb6:	f003 020f 	and.w	r2, r3, #15
 8004cba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	4422      	add	r2, r4
 8004cc2:	609a      	str	r2, [r3, #8]
}
 8004cc4:	bf00      	nop
 8004cc6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004cca:	46bd      	mov	sp, r7
 8004ccc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004cd0:	51eb851f 	.word	0x51eb851f

08004cd4 <_strtoul_l.isra.0>:
 8004cd4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004cd8:	4e34      	ldr	r6, [pc, #208]	@ (8004dac <_strtoul_l.isra.0+0xd8>)
 8004cda:	4686      	mov	lr, r0
 8004cdc:	460d      	mov	r5, r1
 8004cde:	4628      	mov	r0, r5
 8004ce0:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004ce4:	5d37      	ldrb	r7, [r6, r4]
 8004ce6:	f017 0708 	ands.w	r7, r7, #8
 8004cea:	d1f8      	bne.n	8004cde <_strtoul_l.isra.0+0xa>
 8004cec:	2c2d      	cmp	r4, #45	@ 0x2d
 8004cee:	d110      	bne.n	8004d12 <_strtoul_l.isra.0+0x3e>
 8004cf0:	782c      	ldrb	r4, [r5, #0]
 8004cf2:	2701      	movs	r7, #1
 8004cf4:	1c85      	adds	r5, r0, #2
 8004cf6:	f033 0010 	bics.w	r0, r3, #16
 8004cfa:	d115      	bne.n	8004d28 <_strtoul_l.isra.0+0x54>
 8004cfc:	2c30      	cmp	r4, #48	@ 0x30
 8004cfe:	d10d      	bne.n	8004d1c <_strtoul_l.isra.0+0x48>
 8004d00:	7828      	ldrb	r0, [r5, #0]
 8004d02:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8004d06:	2858      	cmp	r0, #88	@ 0x58
 8004d08:	d108      	bne.n	8004d1c <_strtoul_l.isra.0+0x48>
 8004d0a:	786c      	ldrb	r4, [r5, #1]
 8004d0c:	3502      	adds	r5, #2
 8004d0e:	2310      	movs	r3, #16
 8004d10:	e00a      	b.n	8004d28 <_strtoul_l.isra.0+0x54>
 8004d12:	2c2b      	cmp	r4, #43	@ 0x2b
 8004d14:	bf04      	itt	eq
 8004d16:	782c      	ldrbeq	r4, [r5, #0]
 8004d18:	1c85      	addeq	r5, r0, #2
 8004d1a:	e7ec      	b.n	8004cf6 <_strtoul_l.isra.0+0x22>
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d1f6      	bne.n	8004d0e <_strtoul_l.isra.0+0x3a>
 8004d20:	2c30      	cmp	r4, #48	@ 0x30
 8004d22:	bf14      	ite	ne
 8004d24:	230a      	movne	r3, #10
 8004d26:	2308      	moveq	r3, #8
 8004d28:	f04f 38ff 	mov.w	r8, #4294967295
 8004d2c:	2600      	movs	r6, #0
 8004d2e:	fbb8 f8f3 	udiv	r8, r8, r3
 8004d32:	fb03 f908 	mul.w	r9, r3, r8
 8004d36:	ea6f 0909 	mvn.w	r9, r9
 8004d3a:	4630      	mov	r0, r6
 8004d3c:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8004d40:	f1bc 0f09 	cmp.w	ip, #9
 8004d44:	d810      	bhi.n	8004d68 <_strtoul_l.isra.0+0x94>
 8004d46:	4664      	mov	r4, ip
 8004d48:	42a3      	cmp	r3, r4
 8004d4a:	dd1e      	ble.n	8004d8a <_strtoul_l.isra.0+0xb6>
 8004d4c:	f1b6 3fff 	cmp.w	r6, #4294967295
 8004d50:	d007      	beq.n	8004d62 <_strtoul_l.isra.0+0x8e>
 8004d52:	4580      	cmp	r8, r0
 8004d54:	d316      	bcc.n	8004d84 <_strtoul_l.isra.0+0xb0>
 8004d56:	d101      	bne.n	8004d5c <_strtoul_l.isra.0+0x88>
 8004d58:	45a1      	cmp	r9, r4
 8004d5a:	db13      	blt.n	8004d84 <_strtoul_l.isra.0+0xb0>
 8004d5c:	fb00 4003 	mla	r0, r0, r3, r4
 8004d60:	2601      	movs	r6, #1
 8004d62:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004d66:	e7e9      	b.n	8004d3c <_strtoul_l.isra.0+0x68>
 8004d68:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8004d6c:	f1bc 0f19 	cmp.w	ip, #25
 8004d70:	d801      	bhi.n	8004d76 <_strtoul_l.isra.0+0xa2>
 8004d72:	3c37      	subs	r4, #55	@ 0x37
 8004d74:	e7e8      	b.n	8004d48 <_strtoul_l.isra.0+0x74>
 8004d76:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8004d7a:	f1bc 0f19 	cmp.w	ip, #25
 8004d7e:	d804      	bhi.n	8004d8a <_strtoul_l.isra.0+0xb6>
 8004d80:	3c57      	subs	r4, #87	@ 0x57
 8004d82:	e7e1      	b.n	8004d48 <_strtoul_l.isra.0+0x74>
 8004d84:	f04f 36ff 	mov.w	r6, #4294967295
 8004d88:	e7eb      	b.n	8004d62 <_strtoul_l.isra.0+0x8e>
 8004d8a:	1c73      	adds	r3, r6, #1
 8004d8c:	d106      	bne.n	8004d9c <_strtoul_l.isra.0+0xc8>
 8004d8e:	2322      	movs	r3, #34	@ 0x22
 8004d90:	f8ce 3000 	str.w	r3, [lr]
 8004d94:	4630      	mov	r0, r6
 8004d96:	b932      	cbnz	r2, 8004da6 <_strtoul_l.isra.0+0xd2>
 8004d98:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004d9c:	b107      	cbz	r7, 8004da0 <_strtoul_l.isra.0+0xcc>
 8004d9e:	4240      	negs	r0, r0
 8004da0:	2a00      	cmp	r2, #0
 8004da2:	d0f9      	beq.n	8004d98 <_strtoul_l.isra.0+0xc4>
 8004da4:	b106      	cbz	r6, 8004da8 <_strtoul_l.isra.0+0xd4>
 8004da6:	1e69      	subs	r1, r5, #1
 8004da8:	6011      	str	r1, [r2, #0]
 8004daa:	e7f5      	b.n	8004d98 <_strtoul_l.isra.0+0xc4>
 8004dac:	08005859 	.word	0x08005859

08004db0 <strtoul>:
 8004db0:	4613      	mov	r3, r2
 8004db2:	460a      	mov	r2, r1
 8004db4:	4601      	mov	r1, r0
 8004db6:	4802      	ldr	r0, [pc, #8]	@ (8004dc0 <strtoul+0x10>)
 8004db8:	6800      	ldr	r0, [r0, #0]
 8004dba:	f7ff bf8b 	b.w	8004cd4 <_strtoul_l.isra.0>
 8004dbe:	bf00      	nop
 8004dc0:	2000000c 	.word	0x2000000c

08004dc4 <sniprintf>:
 8004dc4:	b40c      	push	{r2, r3}
 8004dc6:	b530      	push	{r4, r5, lr}
 8004dc8:	4b18      	ldr	r3, [pc, #96]	@ (8004e2c <sniprintf+0x68>)
 8004dca:	1e0c      	subs	r4, r1, #0
 8004dcc:	681d      	ldr	r5, [r3, #0]
 8004dce:	b09d      	sub	sp, #116	@ 0x74
 8004dd0:	da08      	bge.n	8004de4 <sniprintf+0x20>
 8004dd2:	238b      	movs	r3, #139	@ 0x8b
 8004dd4:	602b      	str	r3, [r5, #0]
 8004dd6:	f04f 30ff 	mov.w	r0, #4294967295
 8004dda:	b01d      	add	sp, #116	@ 0x74
 8004ddc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004de0:	b002      	add	sp, #8
 8004de2:	4770      	bx	lr
 8004de4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8004de8:	f8ad 3014 	strh.w	r3, [sp, #20]
 8004dec:	f04f 0300 	mov.w	r3, #0
 8004df0:	931b      	str	r3, [sp, #108]	@ 0x6c
 8004df2:	bf14      	ite	ne
 8004df4:	f104 33ff 	addne.w	r3, r4, #4294967295
 8004df8:	4623      	moveq	r3, r4
 8004dfa:	9304      	str	r3, [sp, #16]
 8004dfc:	9307      	str	r3, [sp, #28]
 8004dfe:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004e02:	9002      	str	r0, [sp, #8]
 8004e04:	9006      	str	r0, [sp, #24]
 8004e06:	f8ad 3016 	strh.w	r3, [sp, #22]
 8004e0a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8004e0c:	ab21      	add	r3, sp, #132	@ 0x84
 8004e0e:	a902      	add	r1, sp, #8
 8004e10:	4628      	mov	r0, r5
 8004e12:	9301      	str	r3, [sp, #4]
 8004e14:	f000 f9b8 	bl	8005188 <_svfiprintf_r>
 8004e18:	1c43      	adds	r3, r0, #1
 8004e1a:	bfbc      	itt	lt
 8004e1c:	238b      	movlt	r3, #139	@ 0x8b
 8004e1e:	602b      	strlt	r3, [r5, #0]
 8004e20:	2c00      	cmp	r4, #0
 8004e22:	d0da      	beq.n	8004dda <sniprintf+0x16>
 8004e24:	9b02      	ldr	r3, [sp, #8]
 8004e26:	2200      	movs	r2, #0
 8004e28:	701a      	strb	r2, [r3, #0]
 8004e2a:	e7d6      	b.n	8004dda <sniprintf+0x16>
 8004e2c:	2000000c 	.word	0x2000000c

08004e30 <memset>:
 8004e30:	4402      	add	r2, r0
 8004e32:	4603      	mov	r3, r0
 8004e34:	4293      	cmp	r3, r2
 8004e36:	d100      	bne.n	8004e3a <memset+0xa>
 8004e38:	4770      	bx	lr
 8004e3a:	f803 1b01 	strb.w	r1, [r3], #1
 8004e3e:	e7f9      	b.n	8004e34 <memset+0x4>

08004e40 <strchr>:
 8004e40:	b2c9      	uxtb	r1, r1
 8004e42:	4603      	mov	r3, r0
 8004e44:	4618      	mov	r0, r3
 8004e46:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004e4a:	b112      	cbz	r2, 8004e52 <strchr+0x12>
 8004e4c:	428a      	cmp	r2, r1
 8004e4e:	d1f9      	bne.n	8004e44 <strchr+0x4>
 8004e50:	4770      	bx	lr
 8004e52:	2900      	cmp	r1, #0
 8004e54:	bf18      	it	ne
 8004e56:	2000      	movne	r0, #0
 8004e58:	4770      	bx	lr

08004e5a <strstr>:
 8004e5a:	780a      	ldrb	r2, [r1, #0]
 8004e5c:	b570      	push	{r4, r5, r6, lr}
 8004e5e:	b96a      	cbnz	r2, 8004e7c <strstr+0x22>
 8004e60:	bd70      	pop	{r4, r5, r6, pc}
 8004e62:	429a      	cmp	r2, r3
 8004e64:	d109      	bne.n	8004e7a <strstr+0x20>
 8004e66:	460c      	mov	r4, r1
 8004e68:	4605      	mov	r5, r0
 8004e6a:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d0f6      	beq.n	8004e60 <strstr+0x6>
 8004e72:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8004e76:	429e      	cmp	r6, r3
 8004e78:	d0f7      	beq.n	8004e6a <strstr+0x10>
 8004e7a:	3001      	adds	r0, #1
 8004e7c:	7803      	ldrb	r3, [r0, #0]
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d1ef      	bne.n	8004e62 <strstr+0x8>
 8004e82:	4618      	mov	r0, r3
 8004e84:	e7ec      	b.n	8004e60 <strstr+0x6>
	...

08004e88 <__errno>:
 8004e88:	4b01      	ldr	r3, [pc, #4]	@ (8004e90 <__errno+0x8>)
 8004e8a:	6818      	ldr	r0, [r3, #0]
 8004e8c:	4770      	bx	lr
 8004e8e:	bf00      	nop
 8004e90:	2000000c 	.word	0x2000000c

08004e94 <__libc_init_array>:
 8004e94:	b570      	push	{r4, r5, r6, lr}
 8004e96:	4d0d      	ldr	r5, [pc, #52]	@ (8004ecc <__libc_init_array+0x38>)
 8004e98:	4c0d      	ldr	r4, [pc, #52]	@ (8004ed0 <__libc_init_array+0x3c>)
 8004e9a:	1b64      	subs	r4, r4, r5
 8004e9c:	10a4      	asrs	r4, r4, #2
 8004e9e:	2600      	movs	r6, #0
 8004ea0:	42a6      	cmp	r6, r4
 8004ea2:	d109      	bne.n	8004eb8 <__libc_init_array+0x24>
 8004ea4:	4d0b      	ldr	r5, [pc, #44]	@ (8004ed4 <__libc_init_array+0x40>)
 8004ea6:	4c0c      	ldr	r4, [pc, #48]	@ (8004ed8 <__libc_init_array+0x44>)
 8004ea8:	f000 fc64 	bl	8005774 <_init>
 8004eac:	1b64      	subs	r4, r4, r5
 8004eae:	10a4      	asrs	r4, r4, #2
 8004eb0:	2600      	movs	r6, #0
 8004eb2:	42a6      	cmp	r6, r4
 8004eb4:	d105      	bne.n	8004ec2 <__libc_init_array+0x2e>
 8004eb6:	bd70      	pop	{r4, r5, r6, pc}
 8004eb8:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ebc:	4798      	blx	r3
 8004ebe:	3601      	adds	r6, #1
 8004ec0:	e7ee      	b.n	8004ea0 <__libc_init_array+0xc>
 8004ec2:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ec6:	4798      	blx	r3
 8004ec8:	3601      	adds	r6, #1
 8004eca:	e7f2      	b.n	8004eb2 <__libc_init_array+0x1e>
 8004ecc:	08005994 	.word	0x08005994
 8004ed0:	08005994 	.word	0x08005994
 8004ed4:	08005994 	.word	0x08005994
 8004ed8:	08005998 	.word	0x08005998

08004edc <__retarget_lock_acquire_recursive>:
 8004edc:	4770      	bx	lr

08004ede <__retarget_lock_release_recursive>:
 8004ede:	4770      	bx	lr

08004ee0 <_free_r>:
 8004ee0:	b538      	push	{r3, r4, r5, lr}
 8004ee2:	4605      	mov	r5, r0
 8004ee4:	2900      	cmp	r1, #0
 8004ee6:	d041      	beq.n	8004f6c <_free_r+0x8c>
 8004ee8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004eec:	1f0c      	subs	r4, r1, #4
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	bfb8      	it	lt
 8004ef2:	18e4      	addlt	r4, r4, r3
 8004ef4:	f000 f8e0 	bl	80050b8 <__malloc_lock>
 8004ef8:	4a1d      	ldr	r2, [pc, #116]	@ (8004f70 <_free_r+0x90>)
 8004efa:	6813      	ldr	r3, [r2, #0]
 8004efc:	b933      	cbnz	r3, 8004f0c <_free_r+0x2c>
 8004efe:	6063      	str	r3, [r4, #4]
 8004f00:	6014      	str	r4, [r2, #0]
 8004f02:	4628      	mov	r0, r5
 8004f04:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004f08:	f000 b8dc 	b.w	80050c4 <__malloc_unlock>
 8004f0c:	42a3      	cmp	r3, r4
 8004f0e:	d908      	bls.n	8004f22 <_free_r+0x42>
 8004f10:	6820      	ldr	r0, [r4, #0]
 8004f12:	1821      	adds	r1, r4, r0
 8004f14:	428b      	cmp	r3, r1
 8004f16:	bf01      	itttt	eq
 8004f18:	6819      	ldreq	r1, [r3, #0]
 8004f1a:	685b      	ldreq	r3, [r3, #4]
 8004f1c:	1809      	addeq	r1, r1, r0
 8004f1e:	6021      	streq	r1, [r4, #0]
 8004f20:	e7ed      	b.n	8004efe <_free_r+0x1e>
 8004f22:	461a      	mov	r2, r3
 8004f24:	685b      	ldr	r3, [r3, #4]
 8004f26:	b10b      	cbz	r3, 8004f2c <_free_r+0x4c>
 8004f28:	42a3      	cmp	r3, r4
 8004f2a:	d9fa      	bls.n	8004f22 <_free_r+0x42>
 8004f2c:	6811      	ldr	r1, [r2, #0]
 8004f2e:	1850      	adds	r0, r2, r1
 8004f30:	42a0      	cmp	r0, r4
 8004f32:	d10b      	bne.n	8004f4c <_free_r+0x6c>
 8004f34:	6820      	ldr	r0, [r4, #0]
 8004f36:	4401      	add	r1, r0
 8004f38:	1850      	adds	r0, r2, r1
 8004f3a:	4283      	cmp	r3, r0
 8004f3c:	6011      	str	r1, [r2, #0]
 8004f3e:	d1e0      	bne.n	8004f02 <_free_r+0x22>
 8004f40:	6818      	ldr	r0, [r3, #0]
 8004f42:	685b      	ldr	r3, [r3, #4]
 8004f44:	6053      	str	r3, [r2, #4]
 8004f46:	4408      	add	r0, r1
 8004f48:	6010      	str	r0, [r2, #0]
 8004f4a:	e7da      	b.n	8004f02 <_free_r+0x22>
 8004f4c:	d902      	bls.n	8004f54 <_free_r+0x74>
 8004f4e:	230c      	movs	r3, #12
 8004f50:	602b      	str	r3, [r5, #0]
 8004f52:	e7d6      	b.n	8004f02 <_free_r+0x22>
 8004f54:	6820      	ldr	r0, [r4, #0]
 8004f56:	1821      	adds	r1, r4, r0
 8004f58:	428b      	cmp	r3, r1
 8004f5a:	bf04      	itt	eq
 8004f5c:	6819      	ldreq	r1, [r3, #0]
 8004f5e:	685b      	ldreq	r3, [r3, #4]
 8004f60:	6063      	str	r3, [r4, #4]
 8004f62:	bf04      	itt	eq
 8004f64:	1809      	addeq	r1, r1, r0
 8004f66:	6021      	streq	r1, [r4, #0]
 8004f68:	6054      	str	r4, [r2, #4]
 8004f6a:	e7ca      	b.n	8004f02 <_free_r+0x22>
 8004f6c:	bd38      	pop	{r3, r4, r5, pc}
 8004f6e:	bf00      	nop
 8004f70:	20000330 	.word	0x20000330

08004f74 <sbrk_aligned>:
 8004f74:	b570      	push	{r4, r5, r6, lr}
 8004f76:	4e0f      	ldr	r6, [pc, #60]	@ (8004fb4 <sbrk_aligned+0x40>)
 8004f78:	460c      	mov	r4, r1
 8004f7a:	6831      	ldr	r1, [r6, #0]
 8004f7c:	4605      	mov	r5, r0
 8004f7e:	b911      	cbnz	r1, 8004f86 <sbrk_aligned+0x12>
 8004f80:	f000 fba4 	bl	80056cc <_sbrk_r>
 8004f84:	6030      	str	r0, [r6, #0]
 8004f86:	4621      	mov	r1, r4
 8004f88:	4628      	mov	r0, r5
 8004f8a:	f000 fb9f 	bl	80056cc <_sbrk_r>
 8004f8e:	1c43      	adds	r3, r0, #1
 8004f90:	d103      	bne.n	8004f9a <sbrk_aligned+0x26>
 8004f92:	f04f 34ff 	mov.w	r4, #4294967295
 8004f96:	4620      	mov	r0, r4
 8004f98:	bd70      	pop	{r4, r5, r6, pc}
 8004f9a:	1cc4      	adds	r4, r0, #3
 8004f9c:	f024 0403 	bic.w	r4, r4, #3
 8004fa0:	42a0      	cmp	r0, r4
 8004fa2:	d0f8      	beq.n	8004f96 <sbrk_aligned+0x22>
 8004fa4:	1a21      	subs	r1, r4, r0
 8004fa6:	4628      	mov	r0, r5
 8004fa8:	f000 fb90 	bl	80056cc <_sbrk_r>
 8004fac:	3001      	adds	r0, #1
 8004fae:	d1f2      	bne.n	8004f96 <sbrk_aligned+0x22>
 8004fb0:	e7ef      	b.n	8004f92 <sbrk_aligned+0x1e>
 8004fb2:	bf00      	nop
 8004fb4:	2000032c 	.word	0x2000032c

08004fb8 <_malloc_r>:
 8004fb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004fbc:	1ccd      	adds	r5, r1, #3
 8004fbe:	f025 0503 	bic.w	r5, r5, #3
 8004fc2:	3508      	adds	r5, #8
 8004fc4:	2d0c      	cmp	r5, #12
 8004fc6:	bf38      	it	cc
 8004fc8:	250c      	movcc	r5, #12
 8004fca:	2d00      	cmp	r5, #0
 8004fcc:	4606      	mov	r6, r0
 8004fce:	db01      	blt.n	8004fd4 <_malloc_r+0x1c>
 8004fd0:	42a9      	cmp	r1, r5
 8004fd2:	d904      	bls.n	8004fde <_malloc_r+0x26>
 8004fd4:	230c      	movs	r3, #12
 8004fd6:	6033      	str	r3, [r6, #0]
 8004fd8:	2000      	movs	r0, #0
 8004fda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004fde:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80050b4 <_malloc_r+0xfc>
 8004fe2:	f000 f869 	bl	80050b8 <__malloc_lock>
 8004fe6:	f8d8 3000 	ldr.w	r3, [r8]
 8004fea:	461c      	mov	r4, r3
 8004fec:	bb44      	cbnz	r4, 8005040 <_malloc_r+0x88>
 8004fee:	4629      	mov	r1, r5
 8004ff0:	4630      	mov	r0, r6
 8004ff2:	f7ff ffbf 	bl	8004f74 <sbrk_aligned>
 8004ff6:	1c43      	adds	r3, r0, #1
 8004ff8:	4604      	mov	r4, r0
 8004ffa:	d158      	bne.n	80050ae <_malloc_r+0xf6>
 8004ffc:	f8d8 4000 	ldr.w	r4, [r8]
 8005000:	4627      	mov	r7, r4
 8005002:	2f00      	cmp	r7, #0
 8005004:	d143      	bne.n	800508e <_malloc_r+0xd6>
 8005006:	2c00      	cmp	r4, #0
 8005008:	d04b      	beq.n	80050a2 <_malloc_r+0xea>
 800500a:	6823      	ldr	r3, [r4, #0]
 800500c:	4639      	mov	r1, r7
 800500e:	4630      	mov	r0, r6
 8005010:	eb04 0903 	add.w	r9, r4, r3
 8005014:	f000 fb5a 	bl	80056cc <_sbrk_r>
 8005018:	4581      	cmp	r9, r0
 800501a:	d142      	bne.n	80050a2 <_malloc_r+0xea>
 800501c:	6821      	ldr	r1, [r4, #0]
 800501e:	1a6d      	subs	r5, r5, r1
 8005020:	4629      	mov	r1, r5
 8005022:	4630      	mov	r0, r6
 8005024:	f7ff ffa6 	bl	8004f74 <sbrk_aligned>
 8005028:	3001      	adds	r0, #1
 800502a:	d03a      	beq.n	80050a2 <_malloc_r+0xea>
 800502c:	6823      	ldr	r3, [r4, #0]
 800502e:	442b      	add	r3, r5
 8005030:	6023      	str	r3, [r4, #0]
 8005032:	f8d8 3000 	ldr.w	r3, [r8]
 8005036:	685a      	ldr	r2, [r3, #4]
 8005038:	bb62      	cbnz	r2, 8005094 <_malloc_r+0xdc>
 800503a:	f8c8 7000 	str.w	r7, [r8]
 800503e:	e00f      	b.n	8005060 <_malloc_r+0xa8>
 8005040:	6822      	ldr	r2, [r4, #0]
 8005042:	1b52      	subs	r2, r2, r5
 8005044:	d420      	bmi.n	8005088 <_malloc_r+0xd0>
 8005046:	2a0b      	cmp	r2, #11
 8005048:	d917      	bls.n	800507a <_malloc_r+0xc2>
 800504a:	1961      	adds	r1, r4, r5
 800504c:	42a3      	cmp	r3, r4
 800504e:	6025      	str	r5, [r4, #0]
 8005050:	bf18      	it	ne
 8005052:	6059      	strne	r1, [r3, #4]
 8005054:	6863      	ldr	r3, [r4, #4]
 8005056:	bf08      	it	eq
 8005058:	f8c8 1000 	streq.w	r1, [r8]
 800505c:	5162      	str	r2, [r4, r5]
 800505e:	604b      	str	r3, [r1, #4]
 8005060:	4630      	mov	r0, r6
 8005062:	f000 f82f 	bl	80050c4 <__malloc_unlock>
 8005066:	f104 000b 	add.w	r0, r4, #11
 800506a:	1d23      	adds	r3, r4, #4
 800506c:	f020 0007 	bic.w	r0, r0, #7
 8005070:	1ac2      	subs	r2, r0, r3
 8005072:	bf1c      	itt	ne
 8005074:	1a1b      	subne	r3, r3, r0
 8005076:	50a3      	strne	r3, [r4, r2]
 8005078:	e7af      	b.n	8004fda <_malloc_r+0x22>
 800507a:	6862      	ldr	r2, [r4, #4]
 800507c:	42a3      	cmp	r3, r4
 800507e:	bf0c      	ite	eq
 8005080:	f8c8 2000 	streq.w	r2, [r8]
 8005084:	605a      	strne	r2, [r3, #4]
 8005086:	e7eb      	b.n	8005060 <_malloc_r+0xa8>
 8005088:	4623      	mov	r3, r4
 800508a:	6864      	ldr	r4, [r4, #4]
 800508c:	e7ae      	b.n	8004fec <_malloc_r+0x34>
 800508e:	463c      	mov	r4, r7
 8005090:	687f      	ldr	r7, [r7, #4]
 8005092:	e7b6      	b.n	8005002 <_malloc_r+0x4a>
 8005094:	461a      	mov	r2, r3
 8005096:	685b      	ldr	r3, [r3, #4]
 8005098:	42a3      	cmp	r3, r4
 800509a:	d1fb      	bne.n	8005094 <_malloc_r+0xdc>
 800509c:	2300      	movs	r3, #0
 800509e:	6053      	str	r3, [r2, #4]
 80050a0:	e7de      	b.n	8005060 <_malloc_r+0xa8>
 80050a2:	230c      	movs	r3, #12
 80050a4:	6033      	str	r3, [r6, #0]
 80050a6:	4630      	mov	r0, r6
 80050a8:	f000 f80c 	bl	80050c4 <__malloc_unlock>
 80050ac:	e794      	b.n	8004fd8 <_malloc_r+0x20>
 80050ae:	6005      	str	r5, [r0, #0]
 80050b0:	e7d6      	b.n	8005060 <_malloc_r+0xa8>
 80050b2:	bf00      	nop
 80050b4:	20000330 	.word	0x20000330

080050b8 <__malloc_lock>:
 80050b8:	4801      	ldr	r0, [pc, #4]	@ (80050c0 <__malloc_lock+0x8>)
 80050ba:	f7ff bf0f 	b.w	8004edc <__retarget_lock_acquire_recursive>
 80050be:	bf00      	nop
 80050c0:	20000328 	.word	0x20000328

080050c4 <__malloc_unlock>:
 80050c4:	4801      	ldr	r0, [pc, #4]	@ (80050cc <__malloc_unlock+0x8>)
 80050c6:	f7ff bf0a 	b.w	8004ede <__retarget_lock_release_recursive>
 80050ca:	bf00      	nop
 80050cc:	20000328 	.word	0x20000328

080050d0 <__ssputs_r>:
 80050d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80050d4:	688e      	ldr	r6, [r1, #8]
 80050d6:	461f      	mov	r7, r3
 80050d8:	42be      	cmp	r6, r7
 80050da:	680b      	ldr	r3, [r1, #0]
 80050dc:	4682      	mov	sl, r0
 80050de:	460c      	mov	r4, r1
 80050e0:	4690      	mov	r8, r2
 80050e2:	d82d      	bhi.n	8005140 <__ssputs_r+0x70>
 80050e4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80050e8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80050ec:	d026      	beq.n	800513c <__ssputs_r+0x6c>
 80050ee:	6965      	ldr	r5, [r4, #20]
 80050f0:	6909      	ldr	r1, [r1, #16]
 80050f2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80050f6:	eba3 0901 	sub.w	r9, r3, r1
 80050fa:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80050fe:	1c7b      	adds	r3, r7, #1
 8005100:	444b      	add	r3, r9
 8005102:	106d      	asrs	r5, r5, #1
 8005104:	429d      	cmp	r5, r3
 8005106:	bf38      	it	cc
 8005108:	461d      	movcc	r5, r3
 800510a:	0553      	lsls	r3, r2, #21
 800510c:	d527      	bpl.n	800515e <__ssputs_r+0x8e>
 800510e:	4629      	mov	r1, r5
 8005110:	f7ff ff52 	bl	8004fb8 <_malloc_r>
 8005114:	4606      	mov	r6, r0
 8005116:	b360      	cbz	r0, 8005172 <__ssputs_r+0xa2>
 8005118:	6921      	ldr	r1, [r4, #16]
 800511a:	464a      	mov	r2, r9
 800511c:	f000 fae6 	bl	80056ec <memcpy>
 8005120:	89a3      	ldrh	r3, [r4, #12]
 8005122:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005126:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800512a:	81a3      	strh	r3, [r4, #12]
 800512c:	6126      	str	r6, [r4, #16]
 800512e:	6165      	str	r5, [r4, #20]
 8005130:	444e      	add	r6, r9
 8005132:	eba5 0509 	sub.w	r5, r5, r9
 8005136:	6026      	str	r6, [r4, #0]
 8005138:	60a5      	str	r5, [r4, #8]
 800513a:	463e      	mov	r6, r7
 800513c:	42be      	cmp	r6, r7
 800513e:	d900      	bls.n	8005142 <__ssputs_r+0x72>
 8005140:	463e      	mov	r6, r7
 8005142:	6820      	ldr	r0, [r4, #0]
 8005144:	4632      	mov	r2, r6
 8005146:	4641      	mov	r1, r8
 8005148:	f000 faa6 	bl	8005698 <memmove>
 800514c:	68a3      	ldr	r3, [r4, #8]
 800514e:	1b9b      	subs	r3, r3, r6
 8005150:	60a3      	str	r3, [r4, #8]
 8005152:	6823      	ldr	r3, [r4, #0]
 8005154:	4433      	add	r3, r6
 8005156:	6023      	str	r3, [r4, #0]
 8005158:	2000      	movs	r0, #0
 800515a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800515e:	462a      	mov	r2, r5
 8005160:	f000 fad2 	bl	8005708 <_realloc_r>
 8005164:	4606      	mov	r6, r0
 8005166:	2800      	cmp	r0, #0
 8005168:	d1e0      	bne.n	800512c <__ssputs_r+0x5c>
 800516a:	6921      	ldr	r1, [r4, #16]
 800516c:	4650      	mov	r0, sl
 800516e:	f7ff feb7 	bl	8004ee0 <_free_r>
 8005172:	230c      	movs	r3, #12
 8005174:	f8ca 3000 	str.w	r3, [sl]
 8005178:	89a3      	ldrh	r3, [r4, #12]
 800517a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800517e:	81a3      	strh	r3, [r4, #12]
 8005180:	f04f 30ff 	mov.w	r0, #4294967295
 8005184:	e7e9      	b.n	800515a <__ssputs_r+0x8a>
	...

08005188 <_svfiprintf_r>:
 8005188:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800518c:	4698      	mov	r8, r3
 800518e:	898b      	ldrh	r3, [r1, #12]
 8005190:	061b      	lsls	r3, r3, #24
 8005192:	b09d      	sub	sp, #116	@ 0x74
 8005194:	4607      	mov	r7, r0
 8005196:	460d      	mov	r5, r1
 8005198:	4614      	mov	r4, r2
 800519a:	d510      	bpl.n	80051be <_svfiprintf_r+0x36>
 800519c:	690b      	ldr	r3, [r1, #16]
 800519e:	b973      	cbnz	r3, 80051be <_svfiprintf_r+0x36>
 80051a0:	2140      	movs	r1, #64	@ 0x40
 80051a2:	f7ff ff09 	bl	8004fb8 <_malloc_r>
 80051a6:	6028      	str	r0, [r5, #0]
 80051a8:	6128      	str	r0, [r5, #16]
 80051aa:	b930      	cbnz	r0, 80051ba <_svfiprintf_r+0x32>
 80051ac:	230c      	movs	r3, #12
 80051ae:	603b      	str	r3, [r7, #0]
 80051b0:	f04f 30ff 	mov.w	r0, #4294967295
 80051b4:	b01d      	add	sp, #116	@ 0x74
 80051b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80051ba:	2340      	movs	r3, #64	@ 0x40
 80051bc:	616b      	str	r3, [r5, #20]
 80051be:	2300      	movs	r3, #0
 80051c0:	9309      	str	r3, [sp, #36]	@ 0x24
 80051c2:	2320      	movs	r3, #32
 80051c4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80051c8:	f8cd 800c 	str.w	r8, [sp, #12]
 80051cc:	2330      	movs	r3, #48	@ 0x30
 80051ce:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800536c <_svfiprintf_r+0x1e4>
 80051d2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80051d6:	f04f 0901 	mov.w	r9, #1
 80051da:	4623      	mov	r3, r4
 80051dc:	469a      	mov	sl, r3
 80051de:	f813 2b01 	ldrb.w	r2, [r3], #1
 80051e2:	b10a      	cbz	r2, 80051e8 <_svfiprintf_r+0x60>
 80051e4:	2a25      	cmp	r2, #37	@ 0x25
 80051e6:	d1f9      	bne.n	80051dc <_svfiprintf_r+0x54>
 80051e8:	ebba 0b04 	subs.w	fp, sl, r4
 80051ec:	d00b      	beq.n	8005206 <_svfiprintf_r+0x7e>
 80051ee:	465b      	mov	r3, fp
 80051f0:	4622      	mov	r2, r4
 80051f2:	4629      	mov	r1, r5
 80051f4:	4638      	mov	r0, r7
 80051f6:	f7ff ff6b 	bl	80050d0 <__ssputs_r>
 80051fa:	3001      	adds	r0, #1
 80051fc:	f000 80a7 	beq.w	800534e <_svfiprintf_r+0x1c6>
 8005200:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005202:	445a      	add	r2, fp
 8005204:	9209      	str	r2, [sp, #36]	@ 0x24
 8005206:	f89a 3000 	ldrb.w	r3, [sl]
 800520a:	2b00      	cmp	r3, #0
 800520c:	f000 809f 	beq.w	800534e <_svfiprintf_r+0x1c6>
 8005210:	2300      	movs	r3, #0
 8005212:	f04f 32ff 	mov.w	r2, #4294967295
 8005216:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800521a:	f10a 0a01 	add.w	sl, sl, #1
 800521e:	9304      	str	r3, [sp, #16]
 8005220:	9307      	str	r3, [sp, #28]
 8005222:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005226:	931a      	str	r3, [sp, #104]	@ 0x68
 8005228:	4654      	mov	r4, sl
 800522a:	2205      	movs	r2, #5
 800522c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005230:	484e      	ldr	r0, [pc, #312]	@ (800536c <_svfiprintf_r+0x1e4>)
 8005232:	f7fa fff5 	bl	8000220 <memchr>
 8005236:	9a04      	ldr	r2, [sp, #16]
 8005238:	b9d8      	cbnz	r0, 8005272 <_svfiprintf_r+0xea>
 800523a:	06d0      	lsls	r0, r2, #27
 800523c:	bf44      	itt	mi
 800523e:	2320      	movmi	r3, #32
 8005240:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005244:	0711      	lsls	r1, r2, #28
 8005246:	bf44      	itt	mi
 8005248:	232b      	movmi	r3, #43	@ 0x2b
 800524a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800524e:	f89a 3000 	ldrb.w	r3, [sl]
 8005252:	2b2a      	cmp	r3, #42	@ 0x2a
 8005254:	d015      	beq.n	8005282 <_svfiprintf_r+0xfa>
 8005256:	9a07      	ldr	r2, [sp, #28]
 8005258:	4654      	mov	r4, sl
 800525a:	2000      	movs	r0, #0
 800525c:	f04f 0c0a 	mov.w	ip, #10
 8005260:	4621      	mov	r1, r4
 8005262:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005266:	3b30      	subs	r3, #48	@ 0x30
 8005268:	2b09      	cmp	r3, #9
 800526a:	d94b      	bls.n	8005304 <_svfiprintf_r+0x17c>
 800526c:	b1b0      	cbz	r0, 800529c <_svfiprintf_r+0x114>
 800526e:	9207      	str	r2, [sp, #28]
 8005270:	e014      	b.n	800529c <_svfiprintf_r+0x114>
 8005272:	eba0 0308 	sub.w	r3, r0, r8
 8005276:	fa09 f303 	lsl.w	r3, r9, r3
 800527a:	4313      	orrs	r3, r2
 800527c:	9304      	str	r3, [sp, #16]
 800527e:	46a2      	mov	sl, r4
 8005280:	e7d2      	b.n	8005228 <_svfiprintf_r+0xa0>
 8005282:	9b03      	ldr	r3, [sp, #12]
 8005284:	1d19      	adds	r1, r3, #4
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	9103      	str	r1, [sp, #12]
 800528a:	2b00      	cmp	r3, #0
 800528c:	bfbb      	ittet	lt
 800528e:	425b      	neglt	r3, r3
 8005290:	f042 0202 	orrlt.w	r2, r2, #2
 8005294:	9307      	strge	r3, [sp, #28]
 8005296:	9307      	strlt	r3, [sp, #28]
 8005298:	bfb8      	it	lt
 800529a:	9204      	strlt	r2, [sp, #16]
 800529c:	7823      	ldrb	r3, [r4, #0]
 800529e:	2b2e      	cmp	r3, #46	@ 0x2e
 80052a0:	d10a      	bne.n	80052b8 <_svfiprintf_r+0x130>
 80052a2:	7863      	ldrb	r3, [r4, #1]
 80052a4:	2b2a      	cmp	r3, #42	@ 0x2a
 80052a6:	d132      	bne.n	800530e <_svfiprintf_r+0x186>
 80052a8:	9b03      	ldr	r3, [sp, #12]
 80052aa:	1d1a      	adds	r2, r3, #4
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	9203      	str	r2, [sp, #12]
 80052b0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80052b4:	3402      	adds	r4, #2
 80052b6:	9305      	str	r3, [sp, #20]
 80052b8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800537c <_svfiprintf_r+0x1f4>
 80052bc:	7821      	ldrb	r1, [r4, #0]
 80052be:	2203      	movs	r2, #3
 80052c0:	4650      	mov	r0, sl
 80052c2:	f7fa ffad 	bl	8000220 <memchr>
 80052c6:	b138      	cbz	r0, 80052d8 <_svfiprintf_r+0x150>
 80052c8:	9b04      	ldr	r3, [sp, #16]
 80052ca:	eba0 000a 	sub.w	r0, r0, sl
 80052ce:	2240      	movs	r2, #64	@ 0x40
 80052d0:	4082      	lsls	r2, r0
 80052d2:	4313      	orrs	r3, r2
 80052d4:	3401      	adds	r4, #1
 80052d6:	9304      	str	r3, [sp, #16]
 80052d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80052dc:	4824      	ldr	r0, [pc, #144]	@ (8005370 <_svfiprintf_r+0x1e8>)
 80052de:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80052e2:	2206      	movs	r2, #6
 80052e4:	f7fa ff9c 	bl	8000220 <memchr>
 80052e8:	2800      	cmp	r0, #0
 80052ea:	d036      	beq.n	800535a <_svfiprintf_r+0x1d2>
 80052ec:	4b21      	ldr	r3, [pc, #132]	@ (8005374 <_svfiprintf_r+0x1ec>)
 80052ee:	bb1b      	cbnz	r3, 8005338 <_svfiprintf_r+0x1b0>
 80052f0:	9b03      	ldr	r3, [sp, #12]
 80052f2:	3307      	adds	r3, #7
 80052f4:	f023 0307 	bic.w	r3, r3, #7
 80052f8:	3308      	adds	r3, #8
 80052fa:	9303      	str	r3, [sp, #12]
 80052fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80052fe:	4433      	add	r3, r6
 8005300:	9309      	str	r3, [sp, #36]	@ 0x24
 8005302:	e76a      	b.n	80051da <_svfiprintf_r+0x52>
 8005304:	fb0c 3202 	mla	r2, ip, r2, r3
 8005308:	460c      	mov	r4, r1
 800530a:	2001      	movs	r0, #1
 800530c:	e7a8      	b.n	8005260 <_svfiprintf_r+0xd8>
 800530e:	2300      	movs	r3, #0
 8005310:	3401      	adds	r4, #1
 8005312:	9305      	str	r3, [sp, #20]
 8005314:	4619      	mov	r1, r3
 8005316:	f04f 0c0a 	mov.w	ip, #10
 800531a:	4620      	mov	r0, r4
 800531c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005320:	3a30      	subs	r2, #48	@ 0x30
 8005322:	2a09      	cmp	r2, #9
 8005324:	d903      	bls.n	800532e <_svfiprintf_r+0x1a6>
 8005326:	2b00      	cmp	r3, #0
 8005328:	d0c6      	beq.n	80052b8 <_svfiprintf_r+0x130>
 800532a:	9105      	str	r1, [sp, #20]
 800532c:	e7c4      	b.n	80052b8 <_svfiprintf_r+0x130>
 800532e:	fb0c 2101 	mla	r1, ip, r1, r2
 8005332:	4604      	mov	r4, r0
 8005334:	2301      	movs	r3, #1
 8005336:	e7f0      	b.n	800531a <_svfiprintf_r+0x192>
 8005338:	ab03      	add	r3, sp, #12
 800533a:	9300      	str	r3, [sp, #0]
 800533c:	462a      	mov	r2, r5
 800533e:	4b0e      	ldr	r3, [pc, #56]	@ (8005378 <_svfiprintf_r+0x1f0>)
 8005340:	a904      	add	r1, sp, #16
 8005342:	4638      	mov	r0, r7
 8005344:	f3af 8000 	nop.w
 8005348:	1c42      	adds	r2, r0, #1
 800534a:	4606      	mov	r6, r0
 800534c:	d1d6      	bne.n	80052fc <_svfiprintf_r+0x174>
 800534e:	89ab      	ldrh	r3, [r5, #12]
 8005350:	065b      	lsls	r3, r3, #25
 8005352:	f53f af2d 	bmi.w	80051b0 <_svfiprintf_r+0x28>
 8005356:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005358:	e72c      	b.n	80051b4 <_svfiprintf_r+0x2c>
 800535a:	ab03      	add	r3, sp, #12
 800535c:	9300      	str	r3, [sp, #0]
 800535e:	462a      	mov	r2, r5
 8005360:	4b05      	ldr	r3, [pc, #20]	@ (8005378 <_svfiprintf_r+0x1f0>)
 8005362:	a904      	add	r1, sp, #16
 8005364:	4638      	mov	r0, r7
 8005366:	f000 f879 	bl	800545c <_printf_i>
 800536a:	e7ed      	b.n	8005348 <_svfiprintf_r+0x1c0>
 800536c:	08005959 	.word	0x08005959
 8005370:	08005963 	.word	0x08005963
 8005374:	00000000 	.word	0x00000000
 8005378:	080050d1 	.word	0x080050d1
 800537c:	0800595f 	.word	0x0800595f

08005380 <_printf_common>:
 8005380:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005384:	4616      	mov	r6, r2
 8005386:	4698      	mov	r8, r3
 8005388:	688a      	ldr	r2, [r1, #8]
 800538a:	690b      	ldr	r3, [r1, #16]
 800538c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005390:	4293      	cmp	r3, r2
 8005392:	bfb8      	it	lt
 8005394:	4613      	movlt	r3, r2
 8005396:	6033      	str	r3, [r6, #0]
 8005398:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800539c:	4607      	mov	r7, r0
 800539e:	460c      	mov	r4, r1
 80053a0:	b10a      	cbz	r2, 80053a6 <_printf_common+0x26>
 80053a2:	3301      	adds	r3, #1
 80053a4:	6033      	str	r3, [r6, #0]
 80053a6:	6823      	ldr	r3, [r4, #0]
 80053a8:	0699      	lsls	r1, r3, #26
 80053aa:	bf42      	ittt	mi
 80053ac:	6833      	ldrmi	r3, [r6, #0]
 80053ae:	3302      	addmi	r3, #2
 80053b0:	6033      	strmi	r3, [r6, #0]
 80053b2:	6825      	ldr	r5, [r4, #0]
 80053b4:	f015 0506 	ands.w	r5, r5, #6
 80053b8:	d106      	bne.n	80053c8 <_printf_common+0x48>
 80053ba:	f104 0a19 	add.w	sl, r4, #25
 80053be:	68e3      	ldr	r3, [r4, #12]
 80053c0:	6832      	ldr	r2, [r6, #0]
 80053c2:	1a9b      	subs	r3, r3, r2
 80053c4:	42ab      	cmp	r3, r5
 80053c6:	dc26      	bgt.n	8005416 <_printf_common+0x96>
 80053c8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80053cc:	6822      	ldr	r2, [r4, #0]
 80053ce:	3b00      	subs	r3, #0
 80053d0:	bf18      	it	ne
 80053d2:	2301      	movne	r3, #1
 80053d4:	0692      	lsls	r2, r2, #26
 80053d6:	d42b      	bmi.n	8005430 <_printf_common+0xb0>
 80053d8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80053dc:	4641      	mov	r1, r8
 80053de:	4638      	mov	r0, r7
 80053e0:	47c8      	blx	r9
 80053e2:	3001      	adds	r0, #1
 80053e4:	d01e      	beq.n	8005424 <_printf_common+0xa4>
 80053e6:	6823      	ldr	r3, [r4, #0]
 80053e8:	6922      	ldr	r2, [r4, #16]
 80053ea:	f003 0306 	and.w	r3, r3, #6
 80053ee:	2b04      	cmp	r3, #4
 80053f0:	bf02      	ittt	eq
 80053f2:	68e5      	ldreq	r5, [r4, #12]
 80053f4:	6833      	ldreq	r3, [r6, #0]
 80053f6:	1aed      	subeq	r5, r5, r3
 80053f8:	68a3      	ldr	r3, [r4, #8]
 80053fa:	bf0c      	ite	eq
 80053fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005400:	2500      	movne	r5, #0
 8005402:	4293      	cmp	r3, r2
 8005404:	bfc4      	itt	gt
 8005406:	1a9b      	subgt	r3, r3, r2
 8005408:	18ed      	addgt	r5, r5, r3
 800540a:	2600      	movs	r6, #0
 800540c:	341a      	adds	r4, #26
 800540e:	42b5      	cmp	r5, r6
 8005410:	d11a      	bne.n	8005448 <_printf_common+0xc8>
 8005412:	2000      	movs	r0, #0
 8005414:	e008      	b.n	8005428 <_printf_common+0xa8>
 8005416:	2301      	movs	r3, #1
 8005418:	4652      	mov	r2, sl
 800541a:	4641      	mov	r1, r8
 800541c:	4638      	mov	r0, r7
 800541e:	47c8      	blx	r9
 8005420:	3001      	adds	r0, #1
 8005422:	d103      	bne.n	800542c <_printf_common+0xac>
 8005424:	f04f 30ff 	mov.w	r0, #4294967295
 8005428:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800542c:	3501      	adds	r5, #1
 800542e:	e7c6      	b.n	80053be <_printf_common+0x3e>
 8005430:	18e1      	adds	r1, r4, r3
 8005432:	1c5a      	adds	r2, r3, #1
 8005434:	2030      	movs	r0, #48	@ 0x30
 8005436:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800543a:	4422      	add	r2, r4
 800543c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005440:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005444:	3302      	adds	r3, #2
 8005446:	e7c7      	b.n	80053d8 <_printf_common+0x58>
 8005448:	2301      	movs	r3, #1
 800544a:	4622      	mov	r2, r4
 800544c:	4641      	mov	r1, r8
 800544e:	4638      	mov	r0, r7
 8005450:	47c8      	blx	r9
 8005452:	3001      	adds	r0, #1
 8005454:	d0e6      	beq.n	8005424 <_printf_common+0xa4>
 8005456:	3601      	adds	r6, #1
 8005458:	e7d9      	b.n	800540e <_printf_common+0x8e>
	...

0800545c <_printf_i>:
 800545c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005460:	7e0f      	ldrb	r7, [r1, #24]
 8005462:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005464:	2f78      	cmp	r7, #120	@ 0x78
 8005466:	4691      	mov	r9, r2
 8005468:	4680      	mov	r8, r0
 800546a:	460c      	mov	r4, r1
 800546c:	469a      	mov	sl, r3
 800546e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005472:	d807      	bhi.n	8005484 <_printf_i+0x28>
 8005474:	2f62      	cmp	r7, #98	@ 0x62
 8005476:	d80a      	bhi.n	800548e <_printf_i+0x32>
 8005478:	2f00      	cmp	r7, #0
 800547a:	f000 80d1 	beq.w	8005620 <_printf_i+0x1c4>
 800547e:	2f58      	cmp	r7, #88	@ 0x58
 8005480:	f000 80b8 	beq.w	80055f4 <_printf_i+0x198>
 8005484:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005488:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800548c:	e03a      	b.n	8005504 <_printf_i+0xa8>
 800548e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005492:	2b15      	cmp	r3, #21
 8005494:	d8f6      	bhi.n	8005484 <_printf_i+0x28>
 8005496:	a101      	add	r1, pc, #4	@ (adr r1, 800549c <_printf_i+0x40>)
 8005498:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800549c:	080054f5 	.word	0x080054f5
 80054a0:	08005509 	.word	0x08005509
 80054a4:	08005485 	.word	0x08005485
 80054a8:	08005485 	.word	0x08005485
 80054ac:	08005485 	.word	0x08005485
 80054b0:	08005485 	.word	0x08005485
 80054b4:	08005509 	.word	0x08005509
 80054b8:	08005485 	.word	0x08005485
 80054bc:	08005485 	.word	0x08005485
 80054c0:	08005485 	.word	0x08005485
 80054c4:	08005485 	.word	0x08005485
 80054c8:	08005607 	.word	0x08005607
 80054cc:	08005533 	.word	0x08005533
 80054d0:	080055c1 	.word	0x080055c1
 80054d4:	08005485 	.word	0x08005485
 80054d8:	08005485 	.word	0x08005485
 80054dc:	08005629 	.word	0x08005629
 80054e0:	08005485 	.word	0x08005485
 80054e4:	08005533 	.word	0x08005533
 80054e8:	08005485 	.word	0x08005485
 80054ec:	08005485 	.word	0x08005485
 80054f0:	080055c9 	.word	0x080055c9
 80054f4:	6833      	ldr	r3, [r6, #0]
 80054f6:	1d1a      	adds	r2, r3, #4
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	6032      	str	r2, [r6, #0]
 80054fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005500:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005504:	2301      	movs	r3, #1
 8005506:	e09c      	b.n	8005642 <_printf_i+0x1e6>
 8005508:	6833      	ldr	r3, [r6, #0]
 800550a:	6820      	ldr	r0, [r4, #0]
 800550c:	1d19      	adds	r1, r3, #4
 800550e:	6031      	str	r1, [r6, #0]
 8005510:	0606      	lsls	r6, r0, #24
 8005512:	d501      	bpl.n	8005518 <_printf_i+0xbc>
 8005514:	681d      	ldr	r5, [r3, #0]
 8005516:	e003      	b.n	8005520 <_printf_i+0xc4>
 8005518:	0645      	lsls	r5, r0, #25
 800551a:	d5fb      	bpl.n	8005514 <_printf_i+0xb8>
 800551c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005520:	2d00      	cmp	r5, #0
 8005522:	da03      	bge.n	800552c <_printf_i+0xd0>
 8005524:	232d      	movs	r3, #45	@ 0x2d
 8005526:	426d      	negs	r5, r5
 8005528:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800552c:	4858      	ldr	r0, [pc, #352]	@ (8005690 <_printf_i+0x234>)
 800552e:	230a      	movs	r3, #10
 8005530:	e011      	b.n	8005556 <_printf_i+0xfa>
 8005532:	6821      	ldr	r1, [r4, #0]
 8005534:	6833      	ldr	r3, [r6, #0]
 8005536:	0608      	lsls	r0, r1, #24
 8005538:	f853 5b04 	ldr.w	r5, [r3], #4
 800553c:	d402      	bmi.n	8005544 <_printf_i+0xe8>
 800553e:	0649      	lsls	r1, r1, #25
 8005540:	bf48      	it	mi
 8005542:	b2ad      	uxthmi	r5, r5
 8005544:	2f6f      	cmp	r7, #111	@ 0x6f
 8005546:	4852      	ldr	r0, [pc, #328]	@ (8005690 <_printf_i+0x234>)
 8005548:	6033      	str	r3, [r6, #0]
 800554a:	bf14      	ite	ne
 800554c:	230a      	movne	r3, #10
 800554e:	2308      	moveq	r3, #8
 8005550:	2100      	movs	r1, #0
 8005552:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005556:	6866      	ldr	r6, [r4, #4]
 8005558:	60a6      	str	r6, [r4, #8]
 800555a:	2e00      	cmp	r6, #0
 800555c:	db05      	blt.n	800556a <_printf_i+0x10e>
 800555e:	6821      	ldr	r1, [r4, #0]
 8005560:	432e      	orrs	r6, r5
 8005562:	f021 0104 	bic.w	r1, r1, #4
 8005566:	6021      	str	r1, [r4, #0]
 8005568:	d04b      	beq.n	8005602 <_printf_i+0x1a6>
 800556a:	4616      	mov	r6, r2
 800556c:	fbb5 f1f3 	udiv	r1, r5, r3
 8005570:	fb03 5711 	mls	r7, r3, r1, r5
 8005574:	5dc7      	ldrb	r7, [r0, r7]
 8005576:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800557a:	462f      	mov	r7, r5
 800557c:	42bb      	cmp	r3, r7
 800557e:	460d      	mov	r5, r1
 8005580:	d9f4      	bls.n	800556c <_printf_i+0x110>
 8005582:	2b08      	cmp	r3, #8
 8005584:	d10b      	bne.n	800559e <_printf_i+0x142>
 8005586:	6823      	ldr	r3, [r4, #0]
 8005588:	07df      	lsls	r7, r3, #31
 800558a:	d508      	bpl.n	800559e <_printf_i+0x142>
 800558c:	6923      	ldr	r3, [r4, #16]
 800558e:	6861      	ldr	r1, [r4, #4]
 8005590:	4299      	cmp	r1, r3
 8005592:	bfde      	ittt	le
 8005594:	2330      	movle	r3, #48	@ 0x30
 8005596:	f806 3c01 	strble.w	r3, [r6, #-1]
 800559a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800559e:	1b92      	subs	r2, r2, r6
 80055a0:	6122      	str	r2, [r4, #16]
 80055a2:	f8cd a000 	str.w	sl, [sp]
 80055a6:	464b      	mov	r3, r9
 80055a8:	aa03      	add	r2, sp, #12
 80055aa:	4621      	mov	r1, r4
 80055ac:	4640      	mov	r0, r8
 80055ae:	f7ff fee7 	bl	8005380 <_printf_common>
 80055b2:	3001      	adds	r0, #1
 80055b4:	d14a      	bne.n	800564c <_printf_i+0x1f0>
 80055b6:	f04f 30ff 	mov.w	r0, #4294967295
 80055ba:	b004      	add	sp, #16
 80055bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80055c0:	6823      	ldr	r3, [r4, #0]
 80055c2:	f043 0320 	orr.w	r3, r3, #32
 80055c6:	6023      	str	r3, [r4, #0]
 80055c8:	4832      	ldr	r0, [pc, #200]	@ (8005694 <_printf_i+0x238>)
 80055ca:	2778      	movs	r7, #120	@ 0x78
 80055cc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80055d0:	6823      	ldr	r3, [r4, #0]
 80055d2:	6831      	ldr	r1, [r6, #0]
 80055d4:	061f      	lsls	r7, r3, #24
 80055d6:	f851 5b04 	ldr.w	r5, [r1], #4
 80055da:	d402      	bmi.n	80055e2 <_printf_i+0x186>
 80055dc:	065f      	lsls	r7, r3, #25
 80055de:	bf48      	it	mi
 80055e0:	b2ad      	uxthmi	r5, r5
 80055e2:	6031      	str	r1, [r6, #0]
 80055e4:	07d9      	lsls	r1, r3, #31
 80055e6:	bf44      	itt	mi
 80055e8:	f043 0320 	orrmi.w	r3, r3, #32
 80055ec:	6023      	strmi	r3, [r4, #0]
 80055ee:	b11d      	cbz	r5, 80055f8 <_printf_i+0x19c>
 80055f0:	2310      	movs	r3, #16
 80055f2:	e7ad      	b.n	8005550 <_printf_i+0xf4>
 80055f4:	4826      	ldr	r0, [pc, #152]	@ (8005690 <_printf_i+0x234>)
 80055f6:	e7e9      	b.n	80055cc <_printf_i+0x170>
 80055f8:	6823      	ldr	r3, [r4, #0]
 80055fa:	f023 0320 	bic.w	r3, r3, #32
 80055fe:	6023      	str	r3, [r4, #0]
 8005600:	e7f6      	b.n	80055f0 <_printf_i+0x194>
 8005602:	4616      	mov	r6, r2
 8005604:	e7bd      	b.n	8005582 <_printf_i+0x126>
 8005606:	6833      	ldr	r3, [r6, #0]
 8005608:	6825      	ldr	r5, [r4, #0]
 800560a:	6961      	ldr	r1, [r4, #20]
 800560c:	1d18      	adds	r0, r3, #4
 800560e:	6030      	str	r0, [r6, #0]
 8005610:	062e      	lsls	r6, r5, #24
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	d501      	bpl.n	800561a <_printf_i+0x1be>
 8005616:	6019      	str	r1, [r3, #0]
 8005618:	e002      	b.n	8005620 <_printf_i+0x1c4>
 800561a:	0668      	lsls	r0, r5, #25
 800561c:	d5fb      	bpl.n	8005616 <_printf_i+0x1ba>
 800561e:	8019      	strh	r1, [r3, #0]
 8005620:	2300      	movs	r3, #0
 8005622:	6123      	str	r3, [r4, #16]
 8005624:	4616      	mov	r6, r2
 8005626:	e7bc      	b.n	80055a2 <_printf_i+0x146>
 8005628:	6833      	ldr	r3, [r6, #0]
 800562a:	1d1a      	adds	r2, r3, #4
 800562c:	6032      	str	r2, [r6, #0]
 800562e:	681e      	ldr	r6, [r3, #0]
 8005630:	6862      	ldr	r2, [r4, #4]
 8005632:	2100      	movs	r1, #0
 8005634:	4630      	mov	r0, r6
 8005636:	f7fa fdf3 	bl	8000220 <memchr>
 800563a:	b108      	cbz	r0, 8005640 <_printf_i+0x1e4>
 800563c:	1b80      	subs	r0, r0, r6
 800563e:	6060      	str	r0, [r4, #4]
 8005640:	6863      	ldr	r3, [r4, #4]
 8005642:	6123      	str	r3, [r4, #16]
 8005644:	2300      	movs	r3, #0
 8005646:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800564a:	e7aa      	b.n	80055a2 <_printf_i+0x146>
 800564c:	6923      	ldr	r3, [r4, #16]
 800564e:	4632      	mov	r2, r6
 8005650:	4649      	mov	r1, r9
 8005652:	4640      	mov	r0, r8
 8005654:	47d0      	blx	sl
 8005656:	3001      	adds	r0, #1
 8005658:	d0ad      	beq.n	80055b6 <_printf_i+0x15a>
 800565a:	6823      	ldr	r3, [r4, #0]
 800565c:	079b      	lsls	r3, r3, #30
 800565e:	d413      	bmi.n	8005688 <_printf_i+0x22c>
 8005660:	68e0      	ldr	r0, [r4, #12]
 8005662:	9b03      	ldr	r3, [sp, #12]
 8005664:	4298      	cmp	r0, r3
 8005666:	bfb8      	it	lt
 8005668:	4618      	movlt	r0, r3
 800566a:	e7a6      	b.n	80055ba <_printf_i+0x15e>
 800566c:	2301      	movs	r3, #1
 800566e:	4632      	mov	r2, r6
 8005670:	4649      	mov	r1, r9
 8005672:	4640      	mov	r0, r8
 8005674:	47d0      	blx	sl
 8005676:	3001      	adds	r0, #1
 8005678:	d09d      	beq.n	80055b6 <_printf_i+0x15a>
 800567a:	3501      	adds	r5, #1
 800567c:	68e3      	ldr	r3, [r4, #12]
 800567e:	9903      	ldr	r1, [sp, #12]
 8005680:	1a5b      	subs	r3, r3, r1
 8005682:	42ab      	cmp	r3, r5
 8005684:	dcf2      	bgt.n	800566c <_printf_i+0x210>
 8005686:	e7eb      	b.n	8005660 <_printf_i+0x204>
 8005688:	2500      	movs	r5, #0
 800568a:	f104 0619 	add.w	r6, r4, #25
 800568e:	e7f5      	b.n	800567c <_printf_i+0x220>
 8005690:	0800596a 	.word	0x0800596a
 8005694:	0800597b 	.word	0x0800597b

08005698 <memmove>:
 8005698:	4288      	cmp	r0, r1
 800569a:	b510      	push	{r4, lr}
 800569c:	eb01 0402 	add.w	r4, r1, r2
 80056a0:	d902      	bls.n	80056a8 <memmove+0x10>
 80056a2:	4284      	cmp	r4, r0
 80056a4:	4623      	mov	r3, r4
 80056a6:	d807      	bhi.n	80056b8 <memmove+0x20>
 80056a8:	1e43      	subs	r3, r0, #1
 80056aa:	42a1      	cmp	r1, r4
 80056ac:	d008      	beq.n	80056c0 <memmove+0x28>
 80056ae:	f811 2b01 	ldrb.w	r2, [r1], #1
 80056b2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80056b6:	e7f8      	b.n	80056aa <memmove+0x12>
 80056b8:	4402      	add	r2, r0
 80056ba:	4601      	mov	r1, r0
 80056bc:	428a      	cmp	r2, r1
 80056be:	d100      	bne.n	80056c2 <memmove+0x2a>
 80056c0:	bd10      	pop	{r4, pc}
 80056c2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80056c6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80056ca:	e7f7      	b.n	80056bc <memmove+0x24>

080056cc <_sbrk_r>:
 80056cc:	b538      	push	{r3, r4, r5, lr}
 80056ce:	4d06      	ldr	r5, [pc, #24]	@ (80056e8 <_sbrk_r+0x1c>)
 80056d0:	2300      	movs	r3, #0
 80056d2:	4604      	mov	r4, r0
 80056d4:	4608      	mov	r0, r1
 80056d6:	602b      	str	r3, [r5, #0]
 80056d8:	f7fb fb46 	bl	8000d68 <_sbrk>
 80056dc:	1c43      	adds	r3, r0, #1
 80056de:	d102      	bne.n	80056e6 <_sbrk_r+0x1a>
 80056e0:	682b      	ldr	r3, [r5, #0]
 80056e2:	b103      	cbz	r3, 80056e6 <_sbrk_r+0x1a>
 80056e4:	6023      	str	r3, [r4, #0]
 80056e6:	bd38      	pop	{r3, r4, r5, pc}
 80056e8:	20000324 	.word	0x20000324

080056ec <memcpy>:
 80056ec:	440a      	add	r2, r1
 80056ee:	4291      	cmp	r1, r2
 80056f0:	f100 33ff 	add.w	r3, r0, #4294967295
 80056f4:	d100      	bne.n	80056f8 <memcpy+0xc>
 80056f6:	4770      	bx	lr
 80056f8:	b510      	push	{r4, lr}
 80056fa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80056fe:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005702:	4291      	cmp	r1, r2
 8005704:	d1f9      	bne.n	80056fa <memcpy+0xe>
 8005706:	bd10      	pop	{r4, pc}

08005708 <_realloc_r>:
 8005708:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800570c:	4607      	mov	r7, r0
 800570e:	4614      	mov	r4, r2
 8005710:	460d      	mov	r5, r1
 8005712:	b921      	cbnz	r1, 800571e <_realloc_r+0x16>
 8005714:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005718:	4611      	mov	r1, r2
 800571a:	f7ff bc4d 	b.w	8004fb8 <_malloc_r>
 800571e:	b92a      	cbnz	r2, 800572c <_realloc_r+0x24>
 8005720:	f7ff fbde 	bl	8004ee0 <_free_r>
 8005724:	4625      	mov	r5, r4
 8005726:	4628      	mov	r0, r5
 8005728:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800572c:	f000 f81a 	bl	8005764 <_malloc_usable_size_r>
 8005730:	4284      	cmp	r4, r0
 8005732:	4606      	mov	r6, r0
 8005734:	d802      	bhi.n	800573c <_realloc_r+0x34>
 8005736:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800573a:	d8f4      	bhi.n	8005726 <_realloc_r+0x1e>
 800573c:	4621      	mov	r1, r4
 800573e:	4638      	mov	r0, r7
 8005740:	f7ff fc3a 	bl	8004fb8 <_malloc_r>
 8005744:	4680      	mov	r8, r0
 8005746:	b908      	cbnz	r0, 800574c <_realloc_r+0x44>
 8005748:	4645      	mov	r5, r8
 800574a:	e7ec      	b.n	8005726 <_realloc_r+0x1e>
 800574c:	42b4      	cmp	r4, r6
 800574e:	4622      	mov	r2, r4
 8005750:	4629      	mov	r1, r5
 8005752:	bf28      	it	cs
 8005754:	4632      	movcs	r2, r6
 8005756:	f7ff ffc9 	bl	80056ec <memcpy>
 800575a:	4629      	mov	r1, r5
 800575c:	4638      	mov	r0, r7
 800575e:	f7ff fbbf 	bl	8004ee0 <_free_r>
 8005762:	e7f1      	b.n	8005748 <_realloc_r+0x40>

08005764 <_malloc_usable_size_r>:
 8005764:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005768:	1f18      	subs	r0, r3, #4
 800576a:	2b00      	cmp	r3, #0
 800576c:	bfbc      	itt	lt
 800576e:	580b      	ldrlt	r3, [r1, r0]
 8005770:	18c0      	addlt	r0, r0, r3
 8005772:	4770      	bx	lr

08005774 <_init>:
 8005774:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005776:	bf00      	nop
 8005778:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800577a:	bc08      	pop	{r3}
 800577c:	469e      	mov	lr, r3
 800577e:	4770      	bx	lr

08005780 <_fini>:
 8005780:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005782:	bf00      	nop
 8005784:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005786:	bc08      	pop	{r3}
 8005788:	469e      	mov	lr, r3
 800578a:	4770      	bx	lr
