* ALU
    * Registers <- (Steps 1, 2, 3, 4) -> RAM/Cache
    * Step 5 -> Return result