

================================================================
== Vitis HLS Report for 'conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4'
================================================================
* Date:           Thu Oct 30 18:13:20 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.814 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9250|     9250|  92.500 us|  92.500 us|  9250|  9250|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                         Loop Name                        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4  |     9248|     9248|         2|          1|          1|  9248|       yes|
        +----------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.40>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 6 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten53 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%out_feat = alloca i32 1"   --->   Operation 8 'alloca' 'out_feat' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten67 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_biases, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten67"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %out_feat"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten53"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %i_2"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %j"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc41"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten53_load = load i10 %indvar_flatten53" [src/srcnn.cpp:330]   --->   Operation 17 'load' 'indvar_flatten53_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten67_load = load i14 %indvar_flatten67" [src/srcnn.cpp:329]   --->   Operation 18 'load' 'indvar_flatten67_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.83ns)   --->   "%icmp_ln329 = icmp_eq  i14 %indvar_flatten67_load, i14 9248" [src/srcnn.cpp:329]   --->   Operation 19 'icmp' 'icmp_ln329' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.83ns)   --->   "%add_ln329_1 = add i14 %indvar_flatten67_load, i14 1" [src/srcnn.cpp:329]   --->   Operation 20 'add' 'add_ln329_1' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln329 = br i1 %icmp_ln329, void %for.inc47, void %in_feature_loop_conv2.preheader.exitStub" [src/srcnn.cpp:329]   --->   Operation 21 'br' 'br_ln329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%out_feat_load = load i6 %out_feat" [src/srcnn.cpp:329]   --->   Operation 22 'load' 'out_feat_load' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.78ns)   --->   "%add_ln329 = add i6 %out_feat_load, i6 1" [src/srcnn.cpp:329]   --->   Operation 23 'add' 'add_ln329' <Predicate = (!icmp_ln329)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.78ns)   --->   "%icmp_ln330 = icmp_eq  i10 %indvar_flatten53_load, i10 289" [src/srcnn.cpp:330]   --->   Operation 24 'icmp' 'icmp_ln330' <Predicate = (!icmp_ln329)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%select_ln329_1 = select i1 %icmp_ln330, i6 %add_ln329, i6 %out_feat_load" [src/srcnn.cpp:329]   --->   Operation 25 'select' 'select_ln329_1' <Predicate = (!icmp_ln329)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln329 = zext i6 %select_ln329_1" [src/srcnn.cpp:329]   --->   Operation 26 'zext' 'zext_ln329' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%conv2_biases_addr = getelementptr i32 %conv2_biases, i64 0, i64 %zext_ln329" [src/srcnn.cpp:329]   --->   Operation 27 'getelementptr' 'conv2_biases_addr' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (1.23ns)   --->   "%conv2_biases_load = load i5 %conv2_biases_addr" [src/srcnn.cpp:329]   --->   Operation 28 'load' 'conv2_biases_load' <Predicate = (!icmp_ln329)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 29 [1/1] (0.78ns)   --->   "%add_ln330_1 = add i10 %indvar_flatten53_load, i10 1" [src/srcnn.cpp:330]   --->   Operation 29 'add' 'add_ln330_1' <Predicate = (!icmp_ln329)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.40ns)   --->   "%select_ln330_2 = select i1 %icmp_ln330, i10 1, i10 %add_ln330_1" [src/srcnn.cpp:330]   --->   Operation 30 'select' 'select_ln330_2' <Predicate = (!icmp_ln329)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln331 = store i14 %add_ln329_1, i14 %indvar_flatten67" [src/srcnn.cpp:331]   --->   Operation 31 'store' 'store_ln331' <Predicate = (!icmp_ln329)> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln331 = store i6 %select_ln329_1, i6 %out_feat" [src/srcnn.cpp:331]   --->   Operation 32 'store' 'store_ln331' <Predicate = (!icmp_ln329)> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln331 = store i10 %select_ln330_2, i10 %indvar_flatten53" [src/srcnn.cpp:331]   --->   Operation 33 'store' 'store_ln331' <Predicate = (!icmp_ln329)> <Delay = 0.42>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 112 'ret' 'ret_ln0' <Predicate = (icmp_ln329)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.81>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [src/srcnn.cpp:331]   --->   Operation 34 'load' 'j_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%i_2_load = load i5 %i_2" [src/srcnn.cpp:329]   --->   Operation 35 'load' 'i_2_load' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4_str"   --->   Operation 36 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9248, i64 9248, i64 9248"   --->   Operation 37 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.41ns)   --->   "%select_ln329 = select i1 %icmp_ln330, i5 0, i5 %i_2_load" [src/srcnn.cpp:329]   --->   Operation 38 'select' 'select_ln329' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln333 = zext i6 %select_ln329_1" [src/srcnn.cpp:333]   --->   Operation 39 'zext' 'zext_ln333' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln329_1, i4 0" [src/srcnn.cpp:333]   --->   Operation 40 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln333 = add i10 %tmp_s, i10 %zext_ln333" [src/srcnn.cpp:333]   --->   Operation 41 'add' 'add_ln333' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 42 [1/2] (1.23ns)   --->   "%conv2_biases_load = load i5 %conv2_biases_addr" [src/srcnn.cpp:329]   --->   Operation 42 'load' 'conv2_biases_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node and_ln329)   --->   "%xor_ln329 = xor i1 %icmp_ln330, i1 1" [src/srcnn.cpp:329]   --->   Operation 43 'xor' 'xor_ln329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.78ns)   --->   "%icmp_ln331 = icmp_eq  i5 %j_load, i5 17" [src/srcnn.cpp:331]   --->   Operation 44 'icmp' 'icmp_ln331' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln329 = and i1 %icmp_ln331, i1 %xor_ln329" [src/srcnn.cpp:329]   --->   Operation 45 'and' 'and_ln329' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.78ns)   --->   "%add_ln330 = add i5 %select_ln329, i5 1" [src/srcnn.cpp:330]   --->   Operation 46 'add' 'add_ln330' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_330_3_VITIS_LOOP_331_4_str"   --->   Operation 47 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln330)   --->   "%or_ln330 = or i1 %and_ln329, i1 %icmp_ln330" [src/srcnn.cpp:330]   --->   Operation 48 'or' 'or_ln330' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln330 = select i1 %or_ln330, i5 0, i5 %j_load" [src/srcnn.cpp:330]   --->   Operation 49 'select' 'select_ln330' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.41ns)   --->   "%select_ln330_1 = select i1 %and_ln329, i5 %add_ln330, i5 %select_ln329" [src/srcnn.cpp:330]   --->   Operation 50 'select' 'select_ln330_1' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln333_1 = zext i5 %select_ln330_1" [src/srcnn.cpp:333]   --->   Operation 51 'zext' 'zext_ln333_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln333_1 = add i10 %add_ln333, i10 %zext_ln333_1" [src/srcnn.cpp:333]   --->   Operation 52 'add' 'add_ln333_1' <Predicate = true> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln333_2 = zext i10 %add_ln333_1" [src/srcnn.cpp:333]   --->   Operation 53 'zext' 'zext_ln333_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%layer2_output_tile_addr = getelementptr i32 %layer2_output_tile, i64 0, i64 %zext_ln333_2" [src/srcnn.cpp:333]   --->   Operation 54 'getelementptr' 'layer2_output_tile_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%layer2_output_tile_1_addr = getelementptr i32 %layer2_output_tile_1, i64 0, i64 %zext_ln333_2" [src/srcnn.cpp:333]   --->   Operation 55 'getelementptr' 'layer2_output_tile_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%layer2_output_tile_2_addr = getelementptr i32 %layer2_output_tile_2, i64 0, i64 %zext_ln333_2" [src/srcnn.cpp:333]   --->   Operation 56 'getelementptr' 'layer2_output_tile_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%layer2_output_tile_3_addr = getelementptr i32 %layer2_output_tile_3, i64 0, i64 %zext_ln333_2" [src/srcnn.cpp:333]   --->   Operation 57 'getelementptr' 'layer2_output_tile_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%layer2_output_tile_4_addr = getelementptr i32 %layer2_output_tile_4, i64 0, i64 %zext_ln333_2" [src/srcnn.cpp:333]   --->   Operation 58 'getelementptr' 'layer2_output_tile_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%layer2_output_tile_5_addr = getelementptr i32 %layer2_output_tile_5, i64 0, i64 %zext_ln333_2" [src/srcnn.cpp:333]   --->   Operation 59 'getelementptr' 'layer2_output_tile_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%layer2_output_tile_6_addr = getelementptr i32 %layer2_output_tile_6, i64 0, i64 %zext_ln333_2" [src/srcnn.cpp:333]   --->   Operation 60 'getelementptr' 'layer2_output_tile_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%layer2_output_tile_7_addr = getelementptr i32 %layer2_output_tile_7, i64 0, i64 %zext_ln333_2" [src/srcnn.cpp:333]   --->   Operation 61 'getelementptr' 'layer2_output_tile_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%layer2_output_tile_8_addr = getelementptr i32 %layer2_output_tile_8, i64 0, i64 %zext_ln333_2" [src/srcnn.cpp:333]   --->   Operation 62 'getelementptr' 'layer2_output_tile_8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%layer2_output_tile_9_addr = getelementptr i32 %layer2_output_tile_9, i64 0, i64 %zext_ln333_2" [src/srcnn.cpp:333]   --->   Operation 63 'getelementptr' 'layer2_output_tile_9_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%layer2_output_tile_10_addr = getelementptr i32 %layer2_output_tile_10, i64 0, i64 %zext_ln333_2" [src/srcnn.cpp:333]   --->   Operation 64 'getelementptr' 'layer2_output_tile_10_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%layer2_output_tile_11_addr = getelementptr i32 %layer2_output_tile_11, i64 0, i64 %zext_ln333_2" [src/srcnn.cpp:333]   --->   Operation 65 'getelementptr' 'layer2_output_tile_11_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%layer2_output_tile_12_addr = getelementptr i32 %layer2_output_tile_12, i64 0, i64 %zext_ln333_2" [src/srcnn.cpp:333]   --->   Operation 66 'getelementptr' 'layer2_output_tile_12_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%layer2_output_tile_13_addr = getelementptr i32 %layer2_output_tile_13, i64 0, i64 %zext_ln333_2" [src/srcnn.cpp:333]   --->   Operation 67 'getelementptr' 'layer2_output_tile_13_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%layer2_output_tile_14_addr = getelementptr i32 %layer2_output_tile_14, i64 0, i64 %zext_ln333_2" [src/srcnn.cpp:333]   --->   Operation 68 'getelementptr' 'layer2_output_tile_14_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%layer2_output_tile_15_addr = getelementptr i32 %layer2_output_tile_15, i64 0, i64 %zext_ln333_2" [src/srcnn.cpp:333]   --->   Operation 69 'getelementptr' 'layer2_output_tile_15_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%layer2_output_tile_16_addr = getelementptr i32 %layer2_output_tile_16, i64 0, i64 %zext_ln333_2" [src/srcnn.cpp:333]   --->   Operation 70 'getelementptr' 'layer2_output_tile_16_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%specpipeline_ln332 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_132" [src/srcnn.cpp:332]   --->   Operation 71 'specpipeline' 'specpipeline_ln332' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%specloopname_ln331 = specloopname void @_ssdm_op_SpecLoopName, void @empty_171" [src/srcnn.cpp:331]   --->   Operation 72 'specloopname' 'specloopname_ln331' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.74ns)   --->   "%switch_ln333 = switch i5 %select_ln330, void %arrayidx4015.case.16, i5 0, void %arrayidx4015.case.0, i5 1, void %arrayidx4015.case.1, i5 2, void %arrayidx4015.case.2, i5 3, void %arrayidx4015.case.3, i5 4, void %arrayidx4015.case.4, i5 5, void %arrayidx4015.case.5, i5 6, void %arrayidx4015.case.6, i5 7, void %arrayidx4015.case.7, i5 8, void %arrayidx4015.case.8, i5 9, void %arrayidx4015.case.9, i5 10, void %arrayidx4015.case.10, i5 11, void %arrayidx4015.case.11, i5 12, void %arrayidx4015.case.12, i5 13, void %arrayidx4015.case.13, i5 14, void %arrayidx4015.case.14, i5 15, void %arrayidx4015.case.15" [src/srcnn.cpp:333]   --->   Operation 73 'switch' 'switch_ln333' <Predicate = true> <Delay = 0.74>
ST_2 : Operation 74 [1/1] (1.23ns)   --->   "%store_ln333 = store i32 %conv2_biases_load, i10 %layer2_output_tile_15_addr" [src/srcnn.cpp:333]   --->   Operation 74 'store' 'store_ln333' <Predicate = (select_ln330 == 15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln333 = br void %arrayidx4015.exit" [src/srcnn.cpp:333]   --->   Operation 75 'br' 'br_ln333' <Predicate = (select_ln330 == 15)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (1.23ns)   --->   "%store_ln333 = store i32 %conv2_biases_load, i10 %layer2_output_tile_14_addr" [src/srcnn.cpp:333]   --->   Operation 76 'store' 'store_ln333' <Predicate = (select_ln330 == 14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln333 = br void %arrayidx4015.exit" [src/srcnn.cpp:333]   --->   Operation 77 'br' 'br_ln333' <Predicate = (select_ln330 == 14)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (1.23ns)   --->   "%store_ln333 = store i32 %conv2_biases_load, i10 %layer2_output_tile_13_addr" [src/srcnn.cpp:333]   --->   Operation 78 'store' 'store_ln333' <Predicate = (select_ln330 == 13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln333 = br void %arrayidx4015.exit" [src/srcnn.cpp:333]   --->   Operation 79 'br' 'br_ln333' <Predicate = (select_ln330 == 13)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (1.23ns)   --->   "%store_ln333 = store i32 %conv2_biases_load, i10 %layer2_output_tile_12_addr" [src/srcnn.cpp:333]   --->   Operation 80 'store' 'store_ln333' <Predicate = (select_ln330 == 12)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln333 = br void %arrayidx4015.exit" [src/srcnn.cpp:333]   --->   Operation 81 'br' 'br_ln333' <Predicate = (select_ln330 == 12)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (1.23ns)   --->   "%store_ln333 = store i32 %conv2_biases_load, i10 %layer2_output_tile_11_addr" [src/srcnn.cpp:333]   --->   Operation 82 'store' 'store_ln333' <Predicate = (select_ln330 == 11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln333 = br void %arrayidx4015.exit" [src/srcnn.cpp:333]   --->   Operation 83 'br' 'br_ln333' <Predicate = (select_ln330 == 11)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (1.23ns)   --->   "%store_ln333 = store i32 %conv2_biases_load, i10 %layer2_output_tile_10_addr" [src/srcnn.cpp:333]   --->   Operation 84 'store' 'store_ln333' <Predicate = (select_ln330 == 10)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln333 = br void %arrayidx4015.exit" [src/srcnn.cpp:333]   --->   Operation 85 'br' 'br_ln333' <Predicate = (select_ln330 == 10)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (1.23ns)   --->   "%store_ln333 = store i32 %conv2_biases_load, i10 %layer2_output_tile_9_addr" [src/srcnn.cpp:333]   --->   Operation 86 'store' 'store_ln333' <Predicate = (select_ln330 == 9)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln333 = br void %arrayidx4015.exit" [src/srcnn.cpp:333]   --->   Operation 87 'br' 'br_ln333' <Predicate = (select_ln330 == 9)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (1.23ns)   --->   "%store_ln333 = store i32 %conv2_biases_load, i10 %layer2_output_tile_8_addr" [src/srcnn.cpp:333]   --->   Operation 88 'store' 'store_ln333' <Predicate = (select_ln330 == 8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln333 = br void %arrayidx4015.exit" [src/srcnn.cpp:333]   --->   Operation 89 'br' 'br_ln333' <Predicate = (select_ln330 == 8)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (1.23ns)   --->   "%store_ln333 = store i32 %conv2_biases_load, i10 %layer2_output_tile_7_addr" [src/srcnn.cpp:333]   --->   Operation 90 'store' 'store_ln333' <Predicate = (select_ln330 == 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln333 = br void %arrayidx4015.exit" [src/srcnn.cpp:333]   --->   Operation 91 'br' 'br_ln333' <Predicate = (select_ln330 == 7)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (1.23ns)   --->   "%store_ln333 = store i32 %conv2_biases_load, i10 %layer2_output_tile_6_addr" [src/srcnn.cpp:333]   --->   Operation 92 'store' 'store_ln333' <Predicate = (select_ln330 == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln333 = br void %arrayidx4015.exit" [src/srcnn.cpp:333]   --->   Operation 93 'br' 'br_ln333' <Predicate = (select_ln330 == 6)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (1.23ns)   --->   "%store_ln333 = store i32 %conv2_biases_load, i10 %layer2_output_tile_5_addr" [src/srcnn.cpp:333]   --->   Operation 94 'store' 'store_ln333' <Predicate = (select_ln330 == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln333 = br void %arrayidx4015.exit" [src/srcnn.cpp:333]   --->   Operation 95 'br' 'br_ln333' <Predicate = (select_ln330 == 5)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (1.23ns)   --->   "%store_ln333 = store i32 %conv2_biases_load, i10 %layer2_output_tile_4_addr" [src/srcnn.cpp:333]   --->   Operation 96 'store' 'store_ln333' <Predicate = (select_ln330 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln333 = br void %arrayidx4015.exit" [src/srcnn.cpp:333]   --->   Operation 97 'br' 'br_ln333' <Predicate = (select_ln330 == 4)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (1.23ns)   --->   "%store_ln333 = store i32 %conv2_biases_load, i10 %layer2_output_tile_3_addr" [src/srcnn.cpp:333]   --->   Operation 98 'store' 'store_ln333' <Predicate = (select_ln330 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln333 = br void %arrayidx4015.exit" [src/srcnn.cpp:333]   --->   Operation 99 'br' 'br_ln333' <Predicate = (select_ln330 == 3)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (1.23ns)   --->   "%store_ln333 = store i32 %conv2_biases_load, i10 %layer2_output_tile_2_addr" [src/srcnn.cpp:333]   --->   Operation 100 'store' 'store_ln333' <Predicate = (select_ln330 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln333 = br void %arrayidx4015.exit" [src/srcnn.cpp:333]   --->   Operation 101 'br' 'br_ln333' <Predicate = (select_ln330 == 2)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (1.23ns)   --->   "%store_ln333 = store i32 %conv2_biases_load, i10 %layer2_output_tile_1_addr" [src/srcnn.cpp:333]   --->   Operation 102 'store' 'store_ln333' <Predicate = (select_ln330 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln333 = br void %arrayidx4015.exit" [src/srcnn.cpp:333]   --->   Operation 103 'br' 'br_ln333' <Predicate = (select_ln330 == 1)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (1.23ns)   --->   "%store_ln333 = store i32 %conv2_biases_load, i10 %layer2_output_tile_addr" [src/srcnn.cpp:333]   --->   Operation 104 'store' 'store_ln333' <Predicate = (select_ln330 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln333 = br void %arrayidx4015.exit" [src/srcnn.cpp:333]   --->   Operation 105 'br' 'br_ln333' <Predicate = (select_ln330 == 0)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (1.23ns)   --->   "%store_ln333 = store i32 %conv2_biases_load, i10 %layer2_output_tile_16_addr" [src/srcnn.cpp:333]   --->   Operation 106 'store' 'store_ln333' <Predicate = (select_ln330 != 0 & select_ln330 != 1 & select_ln330 != 2 & select_ln330 != 3 & select_ln330 != 4 & select_ln330 != 5 & select_ln330 != 6 & select_ln330 != 7 & select_ln330 != 8 & select_ln330 != 9 & select_ln330 != 10 & select_ln330 != 11 & select_ln330 != 12 & select_ln330 != 13 & select_ln330 != 14 & select_ln330 != 15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln333 = br void %arrayidx4015.exit" [src/srcnn.cpp:333]   --->   Operation 107 'br' 'br_ln333' <Predicate = (select_ln330 != 0 & select_ln330 != 1 & select_ln330 != 2 & select_ln330 != 3 & select_ln330 != 4 & select_ln330 != 5 & select_ln330 != 6 & select_ln330 != 7 & select_ln330 != 8 & select_ln330 != 9 & select_ln330 != 10 & select_ln330 != 11 & select_ln330 != 12 & select_ln330 != 13 & select_ln330 != 14 & select_ln330 != 15)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.78ns)   --->   "%add_ln331 = add i5 %select_ln330, i5 1" [src/srcnn.cpp:331]   --->   Operation 108 'add' 'add_ln331' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.42ns)   --->   "%store_ln331 = store i5 %select_ln330_1, i5 %i_2" [src/srcnn.cpp:331]   --->   Operation 109 'store' 'store_ln331' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 110 [1/1] (0.42ns)   --->   "%store_ln331 = store i5 %add_ln331, i5 %j" [src/srcnn.cpp:331]   --->   Operation 110 'store' 'store_ln331' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln331 = br void %for.inc41" [src/srcnn.cpp:331]   --->   Operation 111 'br' 'br_ln331' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.408ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten53') [21]  (0.000 ns)
	'load' operation ('indvar_flatten53_load', src/srcnn.cpp:330) on local variable 'indvar_flatten53' [32]  (0.000 ns)
	'icmp' operation ('icmp_ln330', src/srcnn.cpp:330) [44]  (0.787 ns)
	'select' operation ('select_ln329_1', src/srcnn.cpp:329) [46]  (0.384 ns)
	'getelementptr' operation ('conv2_biases_addr', src/srcnn.cpp:329) [51]  (0.000 ns)
	'load' operation ('conv2_biases_load', src/srcnn.cpp:329) on array 'conv2_biases' [52]  (1.237 ns)

 <State 2>: 3.814ns
The critical path consists of the following:
	'load' operation ('i_2_load', src/srcnn.cpp:329) on local variable 'i' [39]  (0.000 ns)
	'select' operation ('select_ln329', src/srcnn.cpp:329) [45]  (0.414 ns)
	'add' operation ('add_ln330', src/srcnn.cpp:330) [56]  (0.789 ns)
	'select' operation ('select_ln330_1', src/srcnn.cpp:330) [60]  (0.414 ns)
	'add' operation ('add_ln333_1', src/srcnn.cpp:333) [62]  (0.960 ns)
	'getelementptr' operation ('layer2_output_tile_2_addr', src/srcnn.cpp:333) [66]  (0.000 ns)
	'store' operation ('store_ln333', src/srcnn.cpp:333) of variable 'conv2_biases_load', src/srcnn.cpp:329 on array 'layer2_output_tile_2' [124]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
