
IO_Tile_1_17

 (3 6)  (45 279)  (45 279)  IO control bit: IOUP_IE_1

 (3 9)  (45 281)  (45 281)  IO control bit: IOUP_IE_0



IO_Tile_2_17

 (3 6)  (99 279)  (99 279)  IO control bit: IOUP_IE_1

 (3 9)  (99 281)  (99 281)  IO control bit: IOUP_IE_0



IO_Tile_3_17

 (3 6)  (153 279)  (153 279)  IO control bit: IOUP_IE_1

 (3 9)  (153 281)  (153 281)  IO control bit: IOUP_IE_0



IO_Tile_4_17

 (3 6)  (195 279)  (195 279)  IO control bit: IOUP_IE_1

 (3 9)  (195 281)  (195 281)  IO control bit: IOUP_IE_0



IO_Tile_5_17

 (3 6)  (249 279)  (249 279)  IO control bit: IOUP_IE_1

 (3 9)  (249 281)  (249 281)  IO control bit: IOUP_IE_0



IO_Tile_6_17

 (15 4)  (313 276)  (313 276)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 wire_gbuf/in
 (14 5)  (312 277)  (312 277)  routing T_6_17.lc_trk_g1_4 <X> T_6_17.wire_gbuf/in
 (15 5)  (313 277)  (313 277)  routing T_6_17.lc_trk_g1_4 <X> T_6_17.wire_gbuf/in
 (3 6)  (303 279)  (303 279)  IO control bit: GIOUP1_IE_1

 (3 9)  (303 281)  (303 281)  IO control bit: GIOUP1_IE_0

 (6 13)  (294 285)  (294 285)  routing T_6_17.span12_vert_12 <X> T_6_17.lc_trk_g1_4
 (7 13)  (295 285)  (295 285)  Enable bit of Mux _local_links/g1_mux_4 => span12_vert_12 lc_trk_g1_4


IO_Tile_7_17

 (14 4)  (370 276)  (370 276)  routing T_7_17.lc_trk_g1_2 <X> T_7_17.wire_gbuf/in
 (15 4)  (371 276)  (371 276)  Enable bit of Mux _fablink/Mux => lc_trk_g1_2 wire_gbuf/in
 (14 5)  (370 277)  (370 277)  routing T_7_17.lc_trk_g1_2 <X> T_7_17.wire_gbuf/in
 (3 6)  (361 279)  (361 279)  IO control bit: GIOUP0_IE_1

 (3 9)  (361 281)  (361 281)  IO control bit: GIOUP0_IE_0

 (4 11)  (350 282)  (350 282)  routing T_7_17.span4_horz_r_2 <X> T_7_17.lc_trk_g1_2
 (5 11)  (351 282)  (351 282)  routing T_7_17.span4_horz_r_2 <X> T_7_17.lc_trk_g1_2
 (7 11)  (353 282)  (353 282)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_r_2 lc_trk_g1_2


IO_Tile_8_17

 (3 6)  (415 279)  (415 279)  IO control bit: BIOUP_IE_1

 (3 9)  (415 281)  (415 281)  IO control bit: BIOUP_IE_0



IO_Tile_9_17

 (3 6)  (469 279)  (469 279)  IO control bit: IOUP_IE_1

 (3 9)  (469 281)  (469 281)  IO control bit: IOUP_IE_0



IO_Tile_10_17

 (3 6)  (523 279)  (523 279)  IO control bit: IOUP_IE_1

 (3 9)  (523 281)  (523 281)  IO control bit: IOUP_IE_0



IO_Tile_11_17

 (3 6)  (565 279)  (565 279)  IO control bit: IOUP_IE_1

 (11 6)  (571 279)  (571 279)  routing T_11_17.span4_vert_13 <X> T_11_17.span4_horz_l_14
 (12 6)  (572 279)  (572 279)  routing T_11_17.span4_vert_13 <X> T_11_17.span4_horz_l_14
 (3 9)  (565 281)  (565 281)  IO control bit: IOUP_IE_0



IO_Tile_12_17

 (3 6)  (619 279)  (619 279)  IO control bit: IOUP_IE_1

 (3 9)  (619 281)  (619 281)  IO control bit: IOUP_IE_0



IO_Tile_0_16

 (3 6)  (14 262)  (14 262)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 265)  (14 265)  IO control bit: IOLEFT_IE_0



LogicTile_1_16

 (1 2)  (19 258)  (19 258)  routing T_1_16.glb_netwk_4 <X> T_1_16.wire_logic_cluster/lc_7/clk
 (2 2)  (20 258)  (20 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (1 4)  (19 260)  (19 260)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (16 4)  (34 260)  (34 260)  routing T_1_16.sp4_v_b_1 <X> T_1_16.lc_trk_g1_1
 (17 4)  (35 260)  (35 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (36 260)  (36 260)  routing T_1_16.sp4_v_b_1 <X> T_1_16.lc_trk_g1_1
 (0 5)  (18 261)  (18 261)  routing T_1_16.glb_netwk_3 <X> T_1_16.wire_logic_cluster/lc_7/cen
 (17 6)  (35 262)  (35 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (21 8)  (39 264)  (39 264)  routing T_1_16.sp12_v_t_0 <X> T_1_16.lc_trk_g2_3
 (22 8)  (40 264)  (40 264)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (42 264)  (42 264)  routing T_1_16.sp12_v_t_0 <X> T_1_16.lc_trk_g2_3
 (21 9)  (39 265)  (39 265)  routing T_1_16.sp12_v_t_0 <X> T_1_16.lc_trk_g2_3
 (17 10)  (35 266)  (35 266)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (36 266)  (36 266)  routing T_1_16.wire_logic_cluster/lc_5/out <X> T_1_16.lc_trk_g2_5
 (27 10)  (45 266)  (45 266)  routing T_1_16.lc_trk_g1_5 <X> T_1_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 266)  (47 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 266)  (48 266)  routing T_1_16.lc_trk_g1_5 <X> T_1_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (50 266)  (50 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (52 266)  (52 266)  routing T_1_16.lc_trk_g1_1 <X> T_1_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (53 266)  (53 266)  routing T_1_16.lc_trk_g2_5 <X> T_1_16.input_2_5
 (41 10)  (59 266)  (59 266)  LC_5 Logic Functioning bit
 (42 10)  (60 266)  (60 266)  LC_5 Logic Functioning bit
 (45 10)  (63 266)  (63 266)  LC_5 Logic Functioning bit
 (26 11)  (44 267)  (44 267)  routing T_1_16.lc_trk_g2_3 <X> T_1_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (46 267)  (46 267)  routing T_1_16.lc_trk_g2_3 <X> T_1_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 267)  (47 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (50 267)  (50 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (51 267)  (51 267)  routing T_1_16.lc_trk_g2_5 <X> T_1_16.input_2_5
 (42 11)  (60 267)  (60 267)  LC_5 Logic Functioning bit
 (43 11)  (61 267)  (61 267)  LC_5 Logic Functioning bit
 (45 11)  (63 267)  (63 267)  LC_5 Logic Functioning bit
 (52 11)  (70 267)  (70 267)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (0 14)  (18 270)  (18 270)  routing T_1_16.glb_netwk_6 <X> T_1_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 270)  (19 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (18 271)  (18 271)  routing T_1_16.glb_netwk_6 <X> T_1_16.wire_logic_cluster/lc_7/s_r


IO_Tile_13_16

 (3 6)  (649 262)  (649 262)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 265)  (649 265)  IO control bit: IORIGHT_IE_0



IO_Tile_0_15

 (3 6)  (14 246)  (14 246)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 249)  (14 249)  IO control bit: IOLEFT_IE_0



LogicTile_1_15

 (26 0)  (44 240)  (44 240)  routing T_1_15.lc_trk_g3_7 <X> T_1_15.wire_logic_cluster/lc_0/in_0
 (27 0)  (45 240)  (45 240)  routing T_1_15.lc_trk_g1_0 <X> T_1_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 240)  (47 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (49 240)  (49 240)  routing T_1_15.lc_trk_g0_5 <X> T_1_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (50 240)  (50 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (41 0)  (59 240)  (59 240)  LC_0 Logic Functioning bit
 (43 0)  (61 240)  (61 240)  LC_0 Logic Functioning bit
 (45 0)  (63 240)  (63 240)  LC_0 Logic Functioning bit
 (26 1)  (44 241)  (44 241)  routing T_1_15.lc_trk_g3_7 <X> T_1_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (45 241)  (45 241)  routing T_1_15.lc_trk_g3_7 <X> T_1_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (46 241)  (46 241)  routing T_1_15.lc_trk_g3_7 <X> T_1_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 241)  (47 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (36 1)  (54 241)  (54 241)  LC_0 Logic Functioning bit
 (37 1)  (55 241)  (55 241)  LC_0 Logic Functioning bit
 (38 1)  (56 241)  (56 241)  LC_0 Logic Functioning bit
 (39 1)  (57 241)  (57 241)  LC_0 Logic Functioning bit
 (41 1)  (59 241)  (59 241)  LC_0 Logic Functioning bit
 (43 1)  (61 241)  (61 241)  LC_0 Logic Functioning bit
 (45 1)  (63 241)  (63 241)  LC_0 Logic Functioning bit
 (51 1)  (69 241)  (69 241)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (1 2)  (19 242)  (19 242)  routing T_1_15.glb_netwk_4 <X> T_1_15.wire_logic_cluster/lc_7/clk
 (2 2)  (20 242)  (20 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (15 2)  (33 242)  (33 242)  routing T_1_15.bot_op_5 <X> T_1_15.lc_trk_g0_5
 (17 2)  (35 242)  (35 242)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (28 2)  (46 242)  (46 242)  routing T_1_15.lc_trk_g2_4 <X> T_1_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 242)  (47 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (48 242)  (48 242)  routing T_1_15.lc_trk_g2_4 <X> T_1_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (50 242)  (50 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (51 242)  (51 242)  routing T_1_15.lc_trk_g3_1 <X> T_1_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (52 242)  (52 242)  routing T_1_15.lc_trk_g3_1 <X> T_1_15.wire_logic_cluster/lc_1/in_3
 (37 2)  (55 242)  (55 242)  LC_1 Logic Functioning bit
 (39 2)  (57 242)  (57 242)  LC_1 Logic Functioning bit
 (41 2)  (59 242)  (59 242)  LC_1 Logic Functioning bit
 (43 2)  (61 242)  (61 242)  LC_1 Logic Functioning bit
 (45 2)  (63 242)  (63 242)  LC_1 Logic Functioning bit
 (48 2)  (66 242)  (66 242)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (51 2)  (69 242)  (69 242)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (37 3)  (55 243)  (55 243)  LC_1 Logic Functioning bit
 (39 3)  (57 243)  (57 243)  LC_1 Logic Functioning bit
 (41 3)  (59 243)  (59 243)  LC_1 Logic Functioning bit
 (43 3)  (61 243)  (61 243)  LC_1 Logic Functioning bit
 (45 3)  (63 243)  (63 243)  LC_1 Logic Functioning bit
 (1 4)  (19 244)  (19 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (14 4)  (32 244)  (32 244)  routing T_1_15.wire_logic_cluster/lc_0/out <X> T_1_15.lc_trk_g1_0
 (0 5)  (18 245)  (18 245)  routing T_1_15.glb_netwk_3 <X> T_1_15.wire_logic_cluster/lc_7/cen
 (17 5)  (35 245)  (35 245)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (14 10)  (32 250)  (32 250)  routing T_1_15.sp12_v_t_3 <X> T_1_15.lc_trk_g2_4
 (14 11)  (32 251)  (32 251)  routing T_1_15.sp12_v_t_3 <X> T_1_15.lc_trk_g2_4
 (15 11)  (33 251)  (33 251)  routing T_1_15.sp12_v_t_3 <X> T_1_15.lc_trk_g2_4
 (17 11)  (35 251)  (35 251)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (17 12)  (35 252)  (35 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (36 252)  (36 252)  routing T_1_15.wire_logic_cluster/lc_1/out <X> T_1_15.lc_trk_g3_1
 (0 14)  (18 254)  (18 254)  routing T_1_15.glb_netwk_6 <X> T_1_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 254)  (19 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (22 14)  (40 254)  (40 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (41 254)  (41 254)  routing T_1_15.sp4_v_b_47 <X> T_1_15.lc_trk_g3_7
 (24 14)  (42 254)  (42 254)  routing T_1_15.sp4_v_b_47 <X> T_1_15.lc_trk_g3_7
 (0 15)  (18 255)  (18 255)  routing T_1_15.glb_netwk_6 <X> T_1_15.wire_logic_cluster/lc_7/s_r


RAM_Tile_3_15

 (7 1)  (133 241)  (133 241)  Ram config bit: MEMB_Power_Up_Control



LogicTile_7_15

 (31 0)  (365 240)  (365 240)  routing T_7_15.lc_trk_g3_6 <X> T_7_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (366 240)  (366 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (367 240)  (367 240)  routing T_7_15.lc_trk_g3_6 <X> T_7_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (368 240)  (368 240)  routing T_7_15.lc_trk_g3_6 <X> T_7_15.wire_logic_cluster/lc_0/in_3
 (40 0)  (374 240)  (374 240)  LC_0 Logic Functioning bit
 (41 0)  (375 240)  (375 240)  LC_0 Logic Functioning bit
 (42 0)  (376 240)  (376 240)  LC_0 Logic Functioning bit
 (43 0)  (377 240)  (377 240)  LC_0 Logic Functioning bit
 (45 0)  (379 240)  (379 240)  LC_0 Logic Functioning bit
 (48 0)  (382 240)  (382 240)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (51 0)  (385 240)  (385 240)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (31 1)  (365 241)  (365 241)  routing T_7_15.lc_trk_g3_6 <X> T_7_15.wire_logic_cluster/lc_0/in_3
 (40 1)  (374 241)  (374 241)  LC_0 Logic Functioning bit
 (41 1)  (375 241)  (375 241)  LC_0 Logic Functioning bit
 (42 1)  (376 241)  (376 241)  LC_0 Logic Functioning bit
 (43 1)  (377 241)  (377 241)  LC_0 Logic Functioning bit
 (44 1)  (378 241)  (378 241)  LC_0 Logic Functioning bit
 (45 1)  (379 241)  (379 241)  LC_0 Logic Functioning bit
 (48 1)  (382 241)  (382 241)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (1 2)  (335 242)  (335 242)  routing T_7_15.glb_netwk_4 <X> T_7_15.wire_logic_cluster/lc_7/clk
 (2 2)  (336 242)  (336 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (1 4)  (335 244)  (335 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (0 14)  (334 254)  (334 254)  routing T_7_15.glb_netwk_6 <X> T_7_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (335 254)  (335 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (25 14)  (359 254)  (359 254)  routing T_7_15.sp4_v_b_38 <X> T_7_15.lc_trk_g3_6
 (0 15)  (334 255)  (334 255)  routing T_7_15.glb_netwk_6 <X> T_7_15.wire_logic_cluster/lc_7/s_r
 (22 15)  (356 255)  (356 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (357 255)  (357 255)  routing T_7_15.sp4_v_b_38 <X> T_7_15.lc_trk_g3_6
 (25 15)  (359 255)  (359 255)  routing T_7_15.sp4_v_b_38 <X> T_7_15.lc_trk_g3_6


RAM_Tile_10_15

 (7 1)  (503 241)  (503 241)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_15

 (3 1)  (649 241)  (649 241)  IO control bit: IORIGHT_REN_1

 (3 6)  (649 246)  (649 246)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 249)  (649 249)  IO control bit: IORIGHT_IE_0

 (16 10)  (662 250)  (662 250)  IOB_1 IO Functioning bit
 (17 13)  (663 253)  (663 253)  IOB_1 IO Functioning bit
 (16 14)  (662 254)  (662 254)  IOB_1 IO Functioning bit


IO_Tile_0_14

 (3 6)  (14 230)  (14 230)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 233)  (14 233)  IO control bit: BIOLEFT_IE_0



LogicTile_1_14

 (15 0)  (33 224)  (33 224)  routing T_1_14.top_op_1 <X> T_1_14.lc_trk_g0_1
 (17 0)  (35 224)  (35 224)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (21 0)  (39 224)  (39 224)  routing T_1_14.bnr_op_3 <X> T_1_14.lc_trk_g0_3
 (22 0)  (40 224)  (40 224)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (27 0)  (45 224)  (45 224)  routing T_1_14.lc_trk_g1_4 <X> T_1_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 224)  (47 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (48 224)  (48 224)  routing T_1_14.lc_trk_g1_4 <X> T_1_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (50 224)  (50 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (54 224)  (54 224)  LC_0 Logic Functioning bit
 (18 1)  (36 225)  (36 225)  routing T_1_14.top_op_1 <X> T_1_14.lc_trk_g0_1
 (21 1)  (39 225)  (39 225)  routing T_1_14.bnr_op_3 <X> T_1_14.lc_trk_g0_3
 (22 1)  (40 225)  (40 225)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (42 225)  (42 225)  routing T_1_14.bot_op_2 <X> T_1_14.lc_trk_g0_2
 (26 1)  (44 225)  (44 225)  routing T_1_14.lc_trk_g3_3 <X> T_1_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (45 225)  (45 225)  routing T_1_14.lc_trk_g3_3 <X> T_1_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (46 225)  (46 225)  routing T_1_14.lc_trk_g3_3 <X> T_1_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 225)  (47 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (49 225)  (49 225)  routing T_1_14.lc_trk_g0_3 <X> T_1_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (50 225)  (50 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (51 225)  (51 225)  routing T_1_14.lc_trk_g3_1 <X> T_1_14.input_2_0
 (34 1)  (52 225)  (52 225)  routing T_1_14.lc_trk_g3_1 <X> T_1_14.input_2_0
 (48 1)  (66 225)  (66 225)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (1 2)  (19 226)  (19 226)  routing T_1_14.glb_netwk_4 <X> T_1_14.wire_logic_cluster/lc_7/clk
 (2 2)  (20 226)  (20 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (21 2)  (39 226)  (39 226)  routing T_1_14.sp4_v_b_7 <X> T_1_14.lc_trk_g0_7
 (22 2)  (40 226)  (40 226)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (41 226)  (41 226)  routing T_1_14.sp4_v_b_7 <X> T_1_14.lc_trk_g0_7
 (26 2)  (44 226)  (44 226)  routing T_1_14.lc_trk_g3_6 <X> T_1_14.wire_logic_cluster/lc_1/in_0
 (27 2)  (45 226)  (45 226)  routing T_1_14.lc_trk_g1_1 <X> T_1_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 226)  (47 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (50 226)  (50 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (52 226)  (52 226)  routing T_1_14.lc_trk_g1_3 <X> T_1_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (54 226)  (54 226)  LC_1 Logic Functioning bit
 (48 2)  (66 226)  (66 226)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (26 3)  (44 227)  (44 227)  routing T_1_14.lc_trk_g3_6 <X> T_1_14.wire_logic_cluster/lc_1/in_0
 (27 3)  (45 227)  (45 227)  routing T_1_14.lc_trk_g3_6 <X> T_1_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (46 227)  (46 227)  routing T_1_14.lc_trk_g3_6 <X> T_1_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 227)  (47 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (49 227)  (49 227)  routing T_1_14.lc_trk_g1_3 <X> T_1_14.wire_logic_cluster/lc_1/in_3
 (32 3)  (50 227)  (50 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (51 227)  (51 227)  routing T_1_14.lc_trk_g3_0 <X> T_1_14.input_2_1
 (34 3)  (52 227)  (52 227)  routing T_1_14.lc_trk_g3_0 <X> T_1_14.input_2_1
 (1 4)  (19 228)  (19 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (15 4)  (33 228)  (33 228)  routing T_1_14.top_op_1 <X> T_1_14.lc_trk_g1_1
 (17 4)  (35 228)  (35 228)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (40 228)  (40 228)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (42 228)  (42 228)  routing T_1_14.bot_op_3 <X> T_1_14.lc_trk_g1_3
 (27 4)  (45 228)  (45 228)  routing T_1_14.lc_trk_g1_4 <X> T_1_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 228)  (47 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (48 228)  (48 228)  routing T_1_14.lc_trk_g1_4 <X> T_1_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (50 228)  (50 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (54 228)  (54 228)  LC_2 Logic Functioning bit
 (50 4)  (68 228)  (68 228)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (18 229)  (18 229)  routing T_1_14.glb_netwk_3 <X> T_1_14.wire_logic_cluster/lc_7/cen
 (18 5)  (36 229)  (36 229)  routing T_1_14.top_op_1 <X> T_1_14.lc_trk_g1_1
 (31 5)  (49 229)  (49 229)  routing T_1_14.lc_trk_g0_3 <X> T_1_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (54 229)  (54 229)  LC_2 Logic Functioning bit
 (14 6)  (32 230)  (32 230)  routing T_1_14.wire_logic_cluster/lc_4/out <X> T_1_14.lc_trk_g1_4
 (17 6)  (35 230)  (35 230)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (36 230)  (36 230)  routing T_1_14.wire_logic_cluster/lc_5/out <X> T_1_14.lc_trk_g1_5
 (27 6)  (45 230)  (45 230)  routing T_1_14.lc_trk_g3_7 <X> T_1_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (46 230)  (46 230)  routing T_1_14.lc_trk_g3_7 <X> T_1_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 230)  (47 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (48 230)  (48 230)  routing T_1_14.lc_trk_g3_7 <X> T_1_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (50 230)  (50 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (41 6)  (59 230)  (59 230)  LC_3 Logic Functioning bit
 (45 6)  (63 230)  (63 230)  LC_3 Logic Functioning bit
 (50 6)  (68 230)  (68 230)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (35 231)  (35 231)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (44 231)  (44 231)  routing T_1_14.lc_trk_g2_3 <X> T_1_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (46 231)  (46 231)  routing T_1_14.lc_trk_g2_3 <X> T_1_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 231)  (47 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (48 231)  (48 231)  routing T_1_14.lc_trk_g3_7 <X> T_1_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (49 231)  (49 231)  routing T_1_14.lc_trk_g0_2 <X> T_1_14.wire_logic_cluster/lc_3/in_3
 (40 7)  (58 231)  (58 231)  LC_3 Logic Functioning bit
 (42 7)  (60 231)  (60 231)  LC_3 Logic Functioning bit
 (43 7)  (61 231)  (61 231)  LC_3 Logic Functioning bit
 (45 7)  (63 231)  (63 231)  LC_3 Logic Functioning bit
 (21 8)  (39 232)  (39 232)  routing T_1_14.wire_logic_cluster/lc_3/out <X> T_1_14.lc_trk_g2_3
 (22 8)  (40 232)  (40 232)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (26 8)  (44 232)  (44 232)  routing T_1_14.lc_trk_g3_7 <X> T_1_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (45 232)  (45 232)  routing T_1_14.lc_trk_g1_4 <X> T_1_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 232)  (47 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 232)  (48 232)  routing T_1_14.lc_trk_g1_4 <X> T_1_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (50 232)  (50 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (38 8)  (56 232)  (56 232)  LC_4 Logic Functioning bit
 (41 8)  (59 232)  (59 232)  LC_4 Logic Functioning bit
 (43 8)  (61 232)  (61 232)  LC_4 Logic Functioning bit
 (45 8)  (63 232)  (63 232)  LC_4 Logic Functioning bit
 (14 9)  (32 233)  (32 233)  routing T_1_14.sp12_v_b_16 <X> T_1_14.lc_trk_g2_0
 (16 9)  (34 233)  (34 233)  routing T_1_14.sp12_v_b_16 <X> T_1_14.lc_trk_g2_0
 (17 9)  (35 233)  (35 233)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (26 9)  (44 233)  (44 233)  routing T_1_14.lc_trk_g3_7 <X> T_1_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (45 233)  (45 233)  routing T_1_14.lc_trk_g3_7 <X> T_1_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (46 233)  (46 233)  routing T_1_14.lc_trk_g3_7 <X> T_1_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 233)  (47 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (49 233)  (49 233)  routing T_1_14.lc_trk_g0_3 <X> T_1_14.wire_logic_cluster/lc_4/in_3
 (32 9)  (50 233)  (50 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (51 233)  (51 233)  routing T_1_14.lc_trk_g3_1 <X> T_1_14.input_2_4
 (34 9)  (52 233)  (52 233)  routing T_1_14.lc_trk_g3_1 <X> T_1_14.input_2_4
 (36 9)  (54 233)  (54 233)  LC_4 Logic Functioning bit
 (37 9)  (55 233)  (55 233)  LC_4 Logic Functioning bit
 (38 9)  (56 233)  (56 233)  LC_4 Logic Functioning bit
 (41 9)  (59 233)  (59 233)  LC_4 Logic Functioning bit
 (43 9)  (61 233)  (61 233)  LC_4 Logic Functioning bit
 (45 9)  (63 233)  (63 233)  LC_4 Logic Functioning bit
 (25 10)  (43 234)  (43 234)  routing T_1_14.wire_logic_cluster/lc_6/out <X> T_1_14.lc_trk_g2_6
 (26 10)  (44 234)  (44 234)  routing T_1_14.lc_trk_g0_7 <X> T_1_14.wire_logic_cluster/lc_5/in_0
 (27 10)  (45 234)  (45 234)  routing T_1_14.lc_trk_g1_5 <X> T_1_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 234)  (47 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 234)  (48 234)  routing T_1_14.lc_trk_g1_5 <X> T_1_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (50 234)  (50 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (45 10)  (63 234)  (63 234)  LC_5 Logic Functioning bit
 (52 10)  (70 234)  (70 234)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (22 11)  (40 235)  (40 235)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (44 235)  (44 235)  routing T_1_14.lc_trk_g0_7 <X> T_1_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 235)  (47 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (49 235)  (49 235)  routing T_1_14.lc_trk_g0_2 <X> T_1_14.wire_logic_cluster/lc_5/in_3
 (40 11)  (58 235)  (58 235)  LC_5 Logic Functioning bit
 (41 11)  (59 235)  (59 235)  LC_5 Logic Functioning bit
 (42 11)  (60 235)  (60 235)  LC_5 Logic Functioning bit
 (43 11)  (61 235)  (61 235)  LC_5 Logic Functioning bit
 (45 11)  (63 235)  (63 235)  LC_5 Logic Functioning bit
 (17 12)  (35 236)  (35 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (36 236)  (36 236)  routing T_1_14.wire_logic_cluster/lc_1/out <X> T_1_14.lc_trk_g3_1
 (21 12)  (39 236)  (39 236)  routing T_1_14.wire_logic_cluster/lc_3/out <X> T_1_14.lc_trk_g3_3
 (22 12)  (40 236)  (40 236)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (29 12)  (47 236)  (47 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (49 236)  (49 236)  routing T_1_14.lc_trk_g3_6 <X> T_1_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (50 236)  (50 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (51 236)  (51 236)  routing T_1_14.lc_trk_g3_6 <X> T_1_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (52 236)  (52 236)  routing T_1_14.lc_trk_g3_6 <X> T_1_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (53 236)  (53 236)  routing T_1_14.lc_trk_g3_7 <X> T_1_14.input_2_6
 (37 12)  (55 236)  (55 236)  LC_6 Logic Functioning bit
 (38 12)  (56 236)  (56 236)  LC_6 Logic Functioning bit
 (39 12)  (57 236)  (57 236)  LC_6 Logic Functioning bit
 (43 12)  (61 236)  (61 236)  LC_6 Logic Functioning bit
 (45 12)  (63 236)  (63 236)  LC_6 Logic Functioning bit
 (14 13)  (32 237)  (32 237)  routing T_1_14.sp12_v_b_16 <X> T_1_14.lc_trk_g3_0
 (16 13)  (34 237)  (34 237)  routing T_1_14.sp12_v_b_16 <X> T_1_14.lc_trk_g3_0
 (17 13)  (35 237)  (35 237)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (28 13)  (46 237)  (46 237)  routing T_1_14.lc_trk_g2_0 <X> T_1_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 237)  (47 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (49 237)  (49 237)  routing T_1_14.lc_trk_g3_6 <X> T_1_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (50 237)  (50 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (51 237)  (51 237)  routing T_1_14.lc_trk_g3_7 <X> T_1_14.input_2_6
 (34 13)  (52 237)  (52 237)  routing T_1_14.lc_trk_g3_7 <X> T_1_14.input_2_6
 (35 13)  (53 237)  (53 237)  routing T_1_14.lc_trk_g3_7 <X> T_1_14.input_2_6
 (36 13)  (54 237)  (54 237)  LC_6 Logic Functioning bit
 (37 13)  (55 237)  (55 237)  LC_6 Logic Functioning bit
 (38 13)  (56 237)  (56 237)  LC_6 Logic Functioning bit
 (39 13)  (57 237)  (57 237)  LC_6 Logic Functioning bit
 (45 13)  (63 237)  (63 237)  LC_6 Logic Functioning bit
 (52 13)  (70 237)  (70 237)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (18 238)  (18 238)  routing T_1_14.glb_netwk_6 <X> T_1_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 238)  (19 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (21 14)  (39 238)  (39 238)  routing T_1_14.sp12_v_b_7 <X> T_1_14.lc_trk_g3_7
 (22 14)  (40 238)  (40 238)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (42 238)  (42 238)  routing T_1_14.sp12_v_b_7 <X> T_1_14.lc_trk_g3_7
 (25 14)  (43 238)  (43 238)  routing T_1_14.wire_logic_cluster/lc_6/out <X> T_1_14.lc_trk_g3_6
 (26 14)  (44 238)  (44 238)  routing T_1_14.lc_trk_g1_4 <X> T_1_14.wire_logic_cluster/lc_7/in_0
 (28 14)  (46 238)  (46 238)  routing T_1_14.lc_trk_g2_6 <X> T_1_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 238)  (47 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (48 238)  (48 238)  routing T_1_14.lc_trk_g2_6 <X> T_1_14.wire_logic_cluster/lc_7/in_1
 (31 14)  (49 238)  (49 238)  routing T_1_14.lc_trk_g1_5 <X> T_1_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (50 238)  (50 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (52 238)  (52 238)  routing T_1_14.lc_trk_g1_5 <X> T_1_14.wire_logic_cluster/lc_7/in_3
 (37 14)  (55 238)  (55 238)  LC_7 Logic Functioning bit
 (0 15)  (18 239)  (18 239)  routing T_1_14.glb_netwk_6 <X> T_1_14.wire_logic_cluster/lc_7/s_r
 (8 15)  (26 239)  (26 239)  routing T_1_14.sp4_v_b_7 <X> T_1_14.sp4_v_t_47
 (10 15)  (28 239)  (28 239)  routing T_1_14.sp4_v_b_7 <X> T_1_14.sp4_v_t_47
 (21 15)  (39 239)  (39 239)  routing T_1_14.sp12_v_b_7 <X> T_1_14.lc_trk_g3_7
 (22 15)  (40 239)  (40 239)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (45 239)  (45 239)  routing T_1_14.lc_trk_g1_4 <X> T_1_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 239)  (47 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (48 239)  (48 239)  routing T_1_14.lc_trk_g2_6 <X> T_1_14.wire_logic_cluster/lc_7/in_1
 (32 15)  (50 239)  (50 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (51 239)  (51 239)  routing T_1_14.lc_trk_g2_3 <X> T_1_14.input_2_7
 (35 15)  (53 239)  (53 239)  routing T_1_14.lc_trk_g2_3 <X> T_1_14.input_2_7


LogicTile_2_14

 (14 0)  (86 224)  (86 224)  routing T_2_14.wire_logic_cluster/lc_0/out <X> T_2_14.lc_trk_g0_0
 (21 0)  (93 224)  (93 224)  routing T_2_14.wire_logic_cluster/lc_3/out <X> T_2_14.lc_trk_g0_3
 (22 0)  (94 224)  (94 224)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (98 224)  (98 224)  routing T_2_14.lc_trk_g1_5 <X> T_2_14.wire_logic_cluster/lc_0/in_0
 (29 0)  (101 224)  (101 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (104 224)  (104 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (106 224)  (106 224)  routing T_2_14.lc_trk_g1_0 <X> T_2_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (108 224)  (108 224)  LC_0 Logic Functioning bit
 (38 0)  (110 224)  (110 224)  LC_0 Logic Functioning bit
 (45 0)  (117 224)  (117 224)  LC_0 Logic Functioning bit
 (17 1)  (89 225)  (89 225)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (27 1)  (99 225)  (99 225)  routing T_2_14.lc_trk_g1_5 <X> T_2_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 225)  (101 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (102 225)  (102 225)  routing T_2_14.lc_trk_g0_3 <X> T_2_14.wire_logic_cluster/lc_0/in_1
 (36 1)  (108 225)  (108 225)  LC_0 Logic Functioning bit
 (37 1)  (109 225)  (109 225)  LC_0 Logic Functioning bit
 (38 1)  (110 225)  (110 225)  LC_0 Logic Functioning bit
 (39 1)  (111 225)  (111 225)  LC_0 Logic Functioning bit
 (41 1)  (113 225)  (113 225)  LC_0 Logic Functioning bit
 (43 1)  (115 225)  (115 225)  LC_0 Logic Functioning bit
 (45 1)  (117 225)  (117 225)  LC_0 Logic Functioning bit
 (1 2)  (73 226)  (73 226)  routing T_2_14.glb_netwk_4 <X> T_2_14.wire_logic_cluster/lc_7/clk
 (2 2)  (74 226)  (74 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (14 2)  (86 226)  (86 226)  routing T_2_14.wire_logic_cluster/lc_4/out <X> T_2_14.lc_trk_g0_4
 (15 2)  (87 226)  (87 226)  routing T_2_14.sp4_v_b_21 <X> T_2_14.lc_trk_g0_5
 (16 2)  (88 226)  (88 226)  routing T_2_14.sp4_v_b_21 <X> T_2_14.lc_trk_g0_5
 (17 2)  (89 226)  (89 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (25 2)  (97 226)  (97 226)  routing T_2_14.sp4_v_t_3 <X> T_2_14.lc_trk_g0_6
 (29 2)  (101 226)  (101 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (103 226)  (103 226)  routing T_2_14.lc_trk_g1_5 <X> T_2_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 226)  (104 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (106 226)  (106 226)  routing T_2_14.lc_trk_g1_5 <X> T_2_14.wire_logic_cluster/lc_1/in_3
 (41 2)  (113 226)  (113 226)  LC_1 Logic Functioning bit
 (43 2)  (115 226)  (115 226)  LC_1 Logic Functioning bit
 (45 2)  (117 226)  (117 226)  LC_1 Logic Functioning bit
 (17 3)  (89 227)  (89 227)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (94 227)  (94 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (95 227)  (95 227)  routing T_2_14.sp4_v_t_3 <X> T_2_14.lc_trk_g0_6
 (25 3)  (97 227)  (97 227)  routing T_2_14.sp4_v_t_3 <X> T_2_14.lc_trk_g0_6
 (41 3)  (113 227)  (113 227)  LC_1 Logic Functioning bit
 (43 3)  (115 227)  (115 227)  LC_1 Logic Functioning bit
 (45 3)  (117 227)  (117 227)  LC_1 Logic Functioning bit
 (1 4)  (73 228)  (73 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (14 4)  (86 228)  (86 228)  routing T_2_14.sp4_v_b_8 <X> T_2_14.lc_trk_g1_0
 (21 4)  (93 228)  (93 228)  routing T_2_14.sp4_v_b_3 <X> T_2_14.lc_trk_g1_3
 (22 4)  (94 228)  (94 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (95 228)  (95 228)  routing T_2_14.sp4_v_b_3 <X> T_2_14.lc_trk_g1_3
 (29 4)  (101 228)  (101 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (102 228)  (102 228)  routing T_2_14.lc_trk_g0_5 <X> T_2_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (104 228)  (104 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 228)  (105 228)  routing T_2_14.lc_trk_g2_1 <X> T_2_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 228)  (108 228)  LC_2 Logic Functioning bit
 (37 4)  (109 228)  (109 228)  LC_2 Logic Functioning bit
 (38 4)  (110 228)  (110 228)  LC_2 Logic Functioning bit
 (39 4)  (111 228)  (111 228)  LC_2 Logic Functioning bit
 (41 4)  (113 228)  (113 228)  LC_2 Logic Functioning bit
 (43 4)  (115 228)  (115 228)  LC_2 Logic Functioning bit
 (45 4)  (117 228)  (117 228)  LC_2 Logic Functioning bit
 (52 4)  (124 228)  (124 228)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (0 5)  (72 229)  (72 229)  routing T_2_14.lc_trk_g1_3 <X> T_2_14.wire_logic_cluster/lc_7/cen
 (1 5)  (73 229)  (73 229)  routing T_2_14.lc_trk_g1_3 <X> T_2_14.wire_logic_cluster/lc_7/cen
 (14 5)  (86 229)  (86 229)  routing T_2_14.sp4_v_b_8 <X> T_2_14.lc_trk_g1_0
 (16 5)  (88 229)  (88 229)  routing T_2_14.sp4_v_b_8 <X> T_2_14.lc_trk_g1_0
 (17 5)  (89 229)  (89 229)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (36 5)  (108 229)  (108 229)  LC_2 Logic Functioning bit
 (37 5)  (109 229)  (109 229)  LC_2 Logic Functioning bit
 (38 5)  (110 229)  (110 229)  LC_2 Logic Functioning bit
 (39 5)  (111 229)  (111 229)  LC_2 Logic Functioning bit
 (41 5)  (113 229)  (113 229)  LC_2 Logic Functioning bit
 (43 5)  (115 229)  (115 229)  LC_2 Logic Functioning bit
 (44 5)  (116 229)  (116 229)  LC_2 Logic Functioning bit
 (45 5)  (117 229)  (117 229)  LC_2 Logic Functioning bit
 (14 6)  (86 230)  (86 230)  routing T_2_14.sp4_v_t_1 <X> T_2_14.lc_trk_g1_4
 (15 6)  (87 230)  (87 230)  routing T_2_14.sp4_v_b_21 <X> T_2_14.lc_trk_g1_5
 (16 6)  (88 230)  (88 230)  routing T_2_14.sp4_v_b_21 <X> T_2_14.lc_trk_g1_5
 (17 6)  (89 230)  (89 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (26 6)  (98 230)  (98 230)  routing T_2_14.lc_trk_g0_5 <X> T_2_14.wire_logic_cluster/lc_3/in_0
 (29 6)  (101 230)  (101 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (102 230)  (102 230)  routing T_2_14.lc_trk_g0_4 <X> T_2_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (103 230)  (103 230)  routing T_2_14.lc_trk_g2_6 <X> T_2_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 230)  (104 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (105 230)  (105 230)  routing T_2_14.lc_trk_g2_6 <X> T_2_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (108 230)  (108 230)  LC_3 Logic Functioning bit
 (38 6)  (110 230)  (110 230)  LC_3 Logic Functioning bit
 (45 6)  (117 230)  (117 230)  LC_3 Logic Functioning bit
 (14 7)  (86 231)  (86 231)  routing T_2_14.sp4_v_t_1 <X> T_2_14.lc_trk_g1_4
 (16 7)  (88 231)  (88 231)  routing T_2_14.sp4_v_t_1 <X> T_2_14.lc_trk_g1_4
 (17 7)  (89 231)  (89 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (29 7)  (101 231)  (101 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (103 231)  (103 231)  routing T_2_14.lc_trk_g2_6 <X> T_2_14.wire_logic_cluster/lc_3/in_3
 (36 7)  (108 231)  (108 231)  LC_3 Logic Functioning bit
 (37 7)  (109 231)  (109 231)  LC_3 Logic Functioning bit
 (38 7)  (110 231)  (110 231)  LC_3 Logic Functioning bit
 (39 7)  (111 231)  (111 231)  LC_3 Logic Functioning bit
 (41 7)  (113 231)  (113 231)  LC_3 Logic Functioning bit
 (43 7)  (115 231)  (115 231)  LC_3 Logic Functioning bit
 (45 7)  (117 231)  (117 231)  LC_3 Logic Functioning bit
 (17 8)  (89 232)  (89 232)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (90 232)  (90 232)  routing T_2_14.wire_logic_cluster/lc_1/out <X> T_2_14.lc_trk_g2_1
 (22 8)  (94 232)  (94 232)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (95 232)  (95 232)  routing T_2_14.sp12_v_b_11 <X> T_2_14.lc_trk_g2_3
 (26 8)  (98 232)  (98 232)  routing T_2_14.lc_trk_g1_5 <X> T_2_14.wire_logic_cluster/lc_4/in_0
 (28 8)  (100 232)  (100 232)  routing T_2_14.lc_trk_g2_5 <X> T_2_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 232)  (101 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 232)  (102 232)  routing T_2_14.lc_trk_g2_5 <X> T_2_14.wire_logic_cluster/lc_4/in_1
 (31 8)  (103 232)  (103 232)  routing T_2_14.lc_trk_g1_4 <X> T_2_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 232)  (104 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (106 232)  (106 232)  routing T_2_14.lc_trk_g1_4 <X> T_2_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (108 232)  (108 232)  LC_4 Logic Functioning bit
 (38 8)  (110 232)  (110 232)  LC_4 Logic Functioning bit
 (45 8)  (117 232)  (117 232)  LC_4 Logic Functioning bit
 (27 9)  (99 233)  (99 233)  routing T_2_14.lc_trk_g1_5 <X> T_2_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 233)  (101 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (36 9)  (108 233)  (108 233)  LC_4 Logic Functioning bit
 (37 9)  (109 233)  (109 233)  LC_4 Logic Functioning bit
 (38 9)  (110 233)  (110 233)  LC_4 Logic Functioning bit
 (39 9)  (111 233)  (111 233)  LC_4 Logic Functioning bit
 (41 9)  (113 233)  (113 233)  LC_4 Logic Functioning bit
 (43 9)  (115 233)  (115 233)  LC_4 Logic Functioning bit
 (45 9)  (117 233)  (117 233)  LC_4 Logic Functioning bit
 (17 10)  (89 234)  (89 234)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (90 234)  (90 234)  routing T_2_14.wire_logic_cluster/lc_5/out <X> T_2_14.lc_trk_g2_5
 (26 10)  (98 234)  (98 234)  routing T_2_14.lc_trk_g3_6 <X> T_2_14.wire_logic_cluster/lc_5/in_0
 (27 10)  (99 234)  (99 234)  routing T_2_14.lc_trk_g1_5 <X> T_2_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 234)  (101 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 234)  (102 234)  routing T_2_14.lc_trk_g1_5 <X> T_2_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (103 234)  (103 234)  routing T_2_14.lc_trk_g0_6 <X> T_2_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 234)  (104 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (108 234)  (108 234)  LC_5 Logic Functioning bit
 (38 10)  (110 234)  (110 234)  LC_5 Logic Functioning bit
 (45 10)  (117 234)  (117 234)  LC_5 Logic Functioning bit
 (22 11)  (94 235)  (94 235)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (95 235)  (95 235)  routing T_2_14.sp12_v_b_14 <X> T_2_14.lc_trk_g2_6
 (26 11)  (98 235)  (98 235)  routing T_2_14.lc_trk_g3_6 <X> T_2_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (99 235)  (99 235)  routing T_2_14.lc_trk_g3_6 <X> T_2_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (100 235)  (100 235)  routing T_2_14.lc_trk_g3_6 <X> T_2_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 235)  (101 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (103 235)  (103 235)  routing T_2_14.lc_trk_g0_6 <X> T_2_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (108 235)  (108 235)  LC_5 Logic Functioning bit
 (37 11)  (109 235)  (109 235)  LC_5 Logic Functioning bit
 (38 11)  (110 235)  (110 235)  LC_5 Logic Functioning bit
 (39 11)  (111 235)  (111 235)  LC_5 Logic Functioning bit
 (40 11)  (112 235)  (112 235)  LC_5 Logic Functioning bit
 (42 11)  (114 235)  (114 235)  LC_5 Logic Functioning bit
 (45 11)  (117 235)  (117 235)  LC_5 Logic Functioning bit
 (26 12)  (98 236)  (98 236)  routing T_2_14.lc_trk_g1_5 <X> T_2_14.wire_logic_cluster/lc_6/in_0
 (28 12)  (100 236)  (100 236)  routing T_2_14.lc_trk_g2_3 <X> T_2_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 236)  (101 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (103 236)  (103 236)  routing T_2_14.lc_trk_g3_4 <X> T_2_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 236)  (104 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 236)  (105 236)  routing T_2_14.lc_trk_g3_4 <X> T_2_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (106 236)  (106 236)  routing T_2_14.lc_trk_g3_4 <X> T_2_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (108 236)  (108 236)  LC_6 Logic Functioning bit
 (38 12)  (110 236)  (110 236)  LC_6 Logic Functioning bit
 (45 12)  (117 236)  (117 236)  LC_6 Logic Functioning bit
 (27 13)  (99 237)  (99 237)  routing T_2_14.lc_trk_g1_5 <X> T_2_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 237)  (101 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (102 237)  (102 237)  routing T_2_14.lc_trk_g2_3 <X> T_2_14.wire_logic_cluster/lc_6/in_1
 (36 13)  (108 237)  (108 237)  LC_6 Logic Functioning bit
 (37 13)  (109 237)  (109 237)  LC_6 Logic Functioning bit
 (38 13)  (110 237)  (110 237)  LC_6 Logic Functioning bit
 (39 13)  (111 237)  (111 237)  LC_6 Logic Functioning bit
 (41 13)  (113 237)  (113 237)  LC_6 Logic Functioning bit
 (43 13)  (115 237)  (115 237)  LC_6 Logic Functioning bit
 (45 13)  (117 237)  (117 237)  LC_6 Logic Functioning bit
 (0 14)  (72 238)  (72 238)  routing T_2_14.glb_netwk_6 <X> T_2_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 238)  (73 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (86 238)  (86 238)  routing T_2_14.sp12_v_t_3 <X> T_2_14.lc_trk_g3_4
 (25 14)  (97 238)  (97 238)  routing T_2_14.wire_logic_cluster/lc_6/out <X> T_2_14.lc_trk_g3_6
 (0 15)  (72 239)  (72 239)  routing T_2_14.glb_netwk_6 <X> T_2_14.wire_logic_cluster/lc_7/s_r
 (14 15)  (86 239)  (86 239)  routing T_2_14.sp12_v_t_3 <X> T_2_14.lc_trk_g3_4
 (15 15)  (87 239)  (87 239)  routing T_2_14.sp12_v_t_3 <X> T_2_14.lc_trk_g3_4
 (17 15)  (89 239)  (89 239)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (22 15)  (94 239)  (94 239)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_5_14

 (8 0)  (230 224)  (230 224)  routing T_5_14.sp4_v_b_7 <X> T_5_14.sp4_h_r_1
 (9 0)  (231 224)  (231 224)  routing T_5_14.sp4_v_b_7 <X> T_5_14.sp4_h_r_1
 (10 0)  (232 224)  (232 224)  routing T_5_14.sp4_v_b_7 <X> T_5_14.sp4_h_r_1
 (21 0)  (243 224)  (243 224)  routing T_5_14.wire_logic_cluster/lc_3/out <X> T_5_14.lc_trk_g0_3
 (22 0)  (244 224)  (244 224)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (28 0)  (250 224)  (250 224)  routing T_5_14.lc_trk_g2_3 <X> T_5_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (251 224)  (251 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (35 0)  (257 224)  (257 224)  routing T_5_14.lc_trk_g2_4 <X> T_5_14.input_2_0
 (44 0)  (266 224)  (266 224)  LC_0 Logic Functioning bit
 (30 1)  (252 225)  (252 225)  routing T_5_14.lc_trk_g2_3 <X> T_5_14.wire_logic_cluster/lc_0/in_1
 (32 1)  (254 225)  (254 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (255 225)  (255 225)  routing T_5_14.lc_trk_g2_4 <X> T_5_14.input_2_0
 (1 2)  (223 226)  (223 226)  routing T_5_14.glb_netwk_4 <X> T_5_14.wire_logic_cluster/lc_7/clk
 (2 2)  (224 226)  (224 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (14 2)  (236 226)  (236 226)  routing T_5_14.wire_logic_cluster/lc_4/out <X> T_5_14.lc_trk_g0_4
 (32 2)  (254 226)  (254 226)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (258 226)  (258 226)  LC_1 Logic Functioning bit
 (39 2)  (261 226)  (261 226)  LC_1 Logic Functioning bit
 (41 2)  (263 226)  (263 226)  LC_1 Logic Functioning bit
 (42 2)  (264 226)  (264 226)  LC_1 Logic Functioning bit
 (44 2)  (266 226)  (266 226)  LC_1 Logic Functioning bit
 (45 2)  (267 226)  (267 226)  LC_1 Logic Functioning bit
 (17 3)  (239 227)  (239 227)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (32 3)  (254 227)  (254 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (255 227)  (255 227)  routing T_5_14.lc_trk_g2_1 <X> T_5_14.input_2_1
 (37 3)  (259 227)  (259 227)  LC_1 Logic Functioning bit
 (38 3)  (260 227)  (260 227)  LC_1 Logic Functioning bit
 (40 3)  (262 227)  (262 227)  LC_1 Logic Functioning bit
 (43 3)  (265 227)  (265 227)  LC_1 Logic Functioning bit
 (25 4)  (247 228)  (247 228)  routing T_5_14.wire_logic_cluster/lc_2/out <X> T_5_14.lc_trk_g1_2
 (26 4)  (248 228)  (248 228)  routing T_5_14.lc_trk_g1_7 <X> T_5_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (249 228)  (249 228)  routing T_5_14.lc_trk_g1_2 <X> T_5_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (251 228)  (251 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (254 228)  (254 228)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (259 228)  (259 228)  LC_2 Logic Functioning bit
 (39 4)  (261 228)  (261 228)  LC_2 Logic Functioning bit
 (44 4)  (266 228)  (266 228)  LC_2 Logic Functioning bit
 (45 4)  (267 228)  (267 228)  LC_2 Logic Functioning bit
 (22 5)  (244 229)  (244 229)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (248 229)  (248 229)  routing T_5_14.lc_trk_g1_7 <X> T_5_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (249 229)  (249 229)  routing T_5_14.lc_trk_g1_7 <X> T_5_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (251 229)  (251 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (252 229)  (252 229)  routing T_5_14.lc_trk_g1_2 <X> T_5_14.wire_logic_cluster/lc_2/in_1
 (41 5)  (263 229)  (263 229)  LC_2 Logic Functioning bit
 (43 5)  (265 229)  (265 229)  LC_2 Logic Functioning bit
 (17 6)  (239 230)  (239 230)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (240 230)  (240 230)  routing T_5_14.wire_logic_cluster/lc_5/out <X> T_5_14.lc_trk_g1_5
 (22 6)  (244 230)  (244 230)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (246 230)  (246 230)  routing T_5_14.bot_op_7 <X> T_5_14.lc_trk_g1_7
 (32 6)  (254 230)  (254 230)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (258 230)  (258 230)  LC_3 Logic Functioning bit
 (39 6)  (261 230)  (261 230)  LC_3 Logic Functioning bit
 (41 6)  (263 230)  (263 230)  LC_3 Logic Functioning bit
 (42 6)  (264 230)  (264 230)  LC_3 Logic Functioning bit
 (44 6)  (266 230)  (266 230)  LC_3 Logic Functioning bit
 (45 6)  (267 230)  (267 230)  LC_3 Logic Functioning bit
 (32 7)  (254 231)  (254 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (257 231)  (257 231)  routing T_5_14.lc_trk_g0_3 <X> T_5_14.input_2_3
 (37 7)  (259 231)  (259 231)  LC_3 Logic Functioning bit
 (38 7)  (260 231)  (260 231)  LC_3 Logic Functioning bit
 (40 7)  (262 231)  (262 231)  LC_3 Logic Functioning bit
 (43 7)  (265 231)  (265 231)  LC_3 Logic Functioning bit
 (17 8)  (239 232)  (239 232)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (240 232)  (240 232)  routing T_5_14.wire_logic_cluster/lc_1/out <X> T_5_14.lc_trk_g2_1
 (22 8)  (244 232)  (244 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (245 232)  (245 232)  routing T_5_14.sp4_v_t_30 <X> T_5_14.lc_trk_g2_3
 (24 8)  (246 232)  (246 232)  routing T_5_14.sp4_v_t_30 <X> T_5_14.lc_trk_g2_3
 (26 8)  (248 232)  (248 232)  routing T_5_14.lc_trk_g1_7 <X> T_5_14.wire_logic_cluster/lc_4/in_0
 (32 8)  (254 232)  (254 232)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (257 232)  (257 232)  routing T_5_14.lc_trk_g0_4 <X> T_5_14.input_2_4
 (39 8)  (261 232)  (261 232)  LC_4 Logic Functioning bit
 (42 8)  (264 232)  (264 232)  LC_4 Logic Functioning bit
 (44 8)  (266 232)  (266 232)  LC_4 Logic Functioning bit
 (45 8)  (267 232)  (267 232)  LC_4 Logic Functioning bit
 (26 9)  (248 233)  (248 233)  routing T_5_14.lc_trk_g1_7 <X> T_5_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (249 233)  (249 233)  routing T_5_14.lc_trk_g1_7 <X> T_5_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (251 233)  (251 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (254 233)  (254 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (38 9)  (260 233)  (260 233)  LC_4 Logic Functioning bit
 (43 9)  (265 233)  (265 233)  LC_4 Logic Functioning bit
 (17 10)  (239 234)  (239 234)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (240 234)  (240 234)  routing T_5_14.wire_logic_cluster/lc_5/out <X> T_5_14.lc_trk_g2_5
 (26 10)  (248 234)  (248 234)  routing T_5_14.lc_trk_g2_5 <X> T_5_14.wire_logic_cluster/lc_5/in_0
 (27 10)  (249 234)  (249 234)  routing T_5_14.lc_trk_g1_7 <X> T_5_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (251 234)  (251 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (252 234)  (252 234)  routing T_5_14.lc_trk_g1_7 <X> T_5_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (254 234)  (254 234)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (259 234)  (259 234)  LC_5 Logic Functioning bit
 (39 10)  (261 234)  (261 234)  LC_5 Logic Functioning bit
 (45 10)  (267 234)  (267 234)  LC_5 Logic Functioning bit
 (14 11)  (236 235)  (236 235)  routing T_5_14.sp4_r_v_b_36 <X> T_5_14.lc_trk_g2_4
 (17 11)  (239 235)  (239 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (28 11)  (250 235)  (250 235)  routing T_5_14.lc_trk_g2_5 <X> T_5_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (251 235)  (251 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (252 235)  (252 235)  routing T_5_14.lc_trk_g1_7 <X> T_5_14.wire_logic_cluster/lc_5/in_1
 (40 11)  (262 235)  (262 235)  LC_5 Logic Functioning bit
 (42 11)  (264 235)  (264 235)  LC_5 Logic Functioning bit
 (26 12)  (248 236)  (248 236)  routing T_5_14.lc_trk_g0_4 <X> T_5_14.wire_logic_cluster/lc_6/in_0
 (29 12)  (251 236)  (251 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (254 236)  (254 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (255 236)  (255 236)  routing T_5_14.lc_trk_g2_1 <X> T_5_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (257 236)  (257 236)  routing T_5_14.lc_trk_g1_5 <X> T_5_14.input_2_6
 (29 13)  (251 237)  (251 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (252 237)  (252 237)  routing T_5_14.lc_trk_g0_3 <X> T_5_14.wire_logic_cluster/lc_6/in_1
 (32 13)  (254 237)  (254 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (256 237)  (256 237)  routing T_5_14.lc_trk_g1_5 <X> T_5_14.input_2_6
 (37 13)  (259 237)  (259 237)  LC_6 Logic Functioning bit


LogicTile_6_14

 (8 0)  (284 224)  (284 224)  routing T_6_14.sp4_v_b_7 <X> T_6_14.sp4_h_r_1
 (9 0)  (285 224)  (285 224)  routing T_6_14.sp4_v_b_7 <X> T_6_14.sp4_h_r_1
 (10 0)  (286 224)  (286 224)  routing T_6_14.sp4_v_b_7 <X> T_6_14.sp4_h_r_1
 (21 0)  (297 224)  (297 224)  routing T_6_14.bnr_op_3 <X> T_6_14.lc_trk_g0_3
 (22 0)  (298 224)  (298 224)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (15 1)  (291 225)  (291 225)  routing T_6_14.bot_op_0 <X> T_6_14.lc_trk_g0_0
 (17 1)  (293 225)  (293 225)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (21 1)  (297 225)  (297 225)  routing T_6_14.bnr_op_3 <X> T_6_14.lc_trk_g0_3
 (22 3)  (298 227)  (298 227)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (300 227)  (300 227)  routing T_6_14.bot_op_6 <X> T_6_14.lc_trk_g0_6
 (21 4)  (297 228)  (297 228)  routing T_6_14.wire_logic_cluster/lc_3/out <X> T_6_14.lc_trk_g1_3
 (22 4)  (298 228)  (298 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (14 6)  (290 230)  (290 230)  routing T_6_14.sp4_v_t_1 <X> T_6_14.lc_trk_g1_4
 (25 6)  (301 230)  (301 230)  routing T_6_14.bnr_op_6 <X> T_6_14.lc_trk_g1_6
 (26 6)  (302 230)  (302 230)  routing T_6_14.lc_trk_g1_4 <X> T_6_14.wire_logic_cluster/lc_3/in_0
 (28 6)  (304 230)  (304 230)  routing T_6_14.lc_trk_g2_0 <X> T_6_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (305 230)  (305 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (307 230)  (307 230)  routing T_6_14.lc_trk_g0_6 <X> T_6_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (308 230)  (308 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (35 6)  (311 230)  (311 230)  routing T_6_14.lc_trk_g2_5 <X> T_6_14.input_2_3
 (14 7)  (290 231)  (290 231)  routing T_6_14.sp4_v_t_1 <X> T_6_14.lc_trk_g1_4
 (16 7)  (292 231)  (292 231)  routing T_6_14.sp4_v_t_1 <X> T_6_14.lc_trk_g1_4
 (17 7)  (293 231)  (293 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (22 7)  (298 231)  (298 231)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (301 231)  (301 231)  routing T_6_14.bnr_op_6 <X> T_6_14.lc_trk_g1_6
 (27 7)  (303 231)  (303 231)  routing T_6_14.lc_trk_g1_4 <X> T_6_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (305 231)  (305 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (307 231)  (307 231)  routing T_6_14.lc_trk_g0_6 <X> T_6_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (308 231)  (308 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (309 231)  (309 231)  routing T_6_14.lc_trk_g2_5 <X> T_6_14.input_2_3
 (37 7)  (313 231)  (313 231)  LC_3 Logic Functioning bit
 (5 8)  (281 232)  (281 232)  routing T_6_14.sp4_v_b_6 <X> T_6_14.sp4_h_r_6
 (29 8)  (305 232)  (305 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (307 232)  (307 232)  routing T_6_14.lc_trk_g3_6 <X> T_6_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (308 232)  (308 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (309 232)  (309 232)  routing T_6_14.lc_trk_g3_6 <X> T_6_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (310 232)  (310 232)  routing T_6_14.lc_trk_g3_6 <X> T_6_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (312 232)  (312 232)  LC_4 Logic Functioning bit
 (38 8)  (314 232)  (314 232)  LC_4 Logic Functioning bit
 (42 8)  (318 232)  (318 232)  LC_4 Logic Functioning bit
 (43 8)  (319 232)  (319 232)  LC_4 Logic Functioning bit
 (6 9)  (282 233)  (282 233)  routing T_6_14.sp4_v_b_6 <X> T_6_14.sp4_h_r_6
 (17 9)  (293 233)  (293 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (26 9)  (302 233)  (302 233)  routing T_6_14.lc_trk_g3_3 <X> T_6_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (303 233)  (303 233)  routing T_6_14.lc_trk_g3_3 <X> T_6_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (304 233)  (304 233)  routing T_6_14.lc_trk_g3_3 <X> T_6_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (305 233)  (305 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (306 233)  (306 233)  routing T_6_14.lc_trk_g0_3 <X> T_6_14.wire_logic_cluster/lc_4/in_1
 (31 9)  (307 233)  (307 233)  routing T_6_14.lc_trk_g3_6 <X> T_6_14.wire_logic_cluster/lc_4/in_3
 (32 9)  (308 233)  (308 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (42 9)  (318 233)  (318 233)  LC_4 Logic Functioning bit
 (43 9)  (319 233)  (319 233)  LC_4 Logic Functioning bit
 (51 9)  (327 233)  (327 233)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (15 10)  (291 234)  (291 234)  routing T_6_14.rgt_op_5 <X> T_6_14.lc_trk_g2_5
 (17 10)  (293 234)  (293 234)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (294 234)  (294 234)  routing T_6_14.rgt_op_5 <X> T_6_14.lc_trk_g2_5
 (21 12)  (297 236)  (297 236)  routing T_6_14.rgt_op_3 <X> T_6_14.lc_trk_g3_3
 (22 12)  (298 236)  (298 236)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (300 236)  (300 236)  routing T_6_14.rgt_op_3 <X> T_6_14.lc_trk_g3_3
 (26 12)  (302 236)  (302 236)  routing T_6_14.lc_trk_g0_6 <X> T_6_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (303 236)  (303 236)  routing T_6_14.lc_trk_g1_4 <X> T_6_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (305 236)  (305 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (306 236)  (306 236)  routing T_6_14.lc_trk_g1_4 <X> T_6_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (307 236)  (307 236)  routing T_6_14.lc_trk_g1_6 <X> T_6_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (308 236)  (308 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (310 236)  (310 236)  routing T_6_14.lc_trk_g1_6 <X> T_6_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (312 236)  (312 236)  LC_6 Logic Functioning bit
 (38 12)  (314 236)  (314 236)  LC_6 Logic Functioning bit
 (26 13)  (302 237)  (302 237)  routing T_6_14.lc_trk_g0_6 <X> T_6_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (305 237)  (305 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (307 237)  (307 237)  routing T_6_14.lc_trk_g1_6 <X> T_6_14.wire_logic_cluster/lc_6/in_3
 (25 14)  (301 238)  (301 238)  routing T_6_14.bnl_op_6 <X> T_6_14.lc_trk_g3_6
 (26 14)  (302 238)  (302 238)  routing T_6_14.lc_trk_g3_6 <X> T_6_14.wire_logic_cluster/lc_7/in_0
 (27 14)  (303 238)  (303 238)  routing T_6_14.lc_trk_g1_3 <X> T_6_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (305 238)  (305 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (308 238)  (308 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (309 238)  (309 238)  routing T_6_14.lc_trk_g3_3 <X> T_6_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (310 238)  (310 238)  routing T_6_14.lc_trk_g3_3 <X> T_6_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (312 238)  (312 238)  LC_7 Logic Functioning bit
 (50 14)  (326 238)  (326 238)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (298 239)  (298 239)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (301 239)  (301 239)  routing T_6_14.bnl_op_6 <X> T_6_14.lc_trk_g3_6
 (26 15)  (302 239)  (302 239)  routing T_6_14.lc_trk_g3_6 <X> T_6_14.wire_logic_cluster/lc_7/in_0
 (27 15)  (303 239)  (303 239)  routing T_6_14.lc_trk_g3_6 <X> T_6_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (304 239)  (304 239)  routing T_6_14.lc_trk_g3_6 <X> T_6_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (305 239)  (305 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (306 239)  (306 239)  routing T_6_14.lc_trk_g1_3 <X> T_6_14.wire_logic_cluster/lc_7/in_1
 (31 15)  (307 239)  (307 239)  routing T_6_14.lc_trk_g3_3 <X> T_6_14.wire_logic_cluster/lc_7/in_3
 (36 15)  (312 239)  (312 239)  LC_7 Logic Functioning bit
 (37 15)  (313 239)  (313 239)  LC_7 Logic Functioning bit
 (38 15)  (314 239)  (314 239)  LC_7 Logic Functioning bit
 (41 15)  (317 239)  (317 239)  LC_7 Logic Functioning bit
 (43 15)  (319 239)  (319 239)  LC_7 Logic Functioning bit
 (53 15)  (329 239)  (329 239)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_7_14

 (5 0)  (339 224)  (339 224)  routing T_7_14.sp4_v_b_0 <X> T_7_14.sp4_h_r_0
 (14 0)  (348 224)  (348 224)  routing T_7_14.sp4_v_b_8 <X> T_7_14.lc_trk_g0_0
 (6 1)  (340 225)  (340 225)  routing T_7_14.sp4_v_b_0 <X> T_7_14.sp4_h_r_0
 (14 1)  (348 225)  (348 225)  routing T_7_14.sp4_v_b_8 <X> T_7_14.lc_trk_g0_0
 (16 1)  (350 225)  (350 225)  routing T_7_14.sp4_v_b_8 <X> T_7_14.lc_trk_g0_0
 (17 1)  (351 225)  (351 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (1 2)  (335 226)  (335 226)  routing T_7_14.glb_netwk_4 <X> T_7_14.wire_logic_cluster/lc_7/clk
 (2 2)  (336 226)  (336 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (21 2)  (355 226)  (355 226)  routing T_7_14.sp4_v_b_15 <X> T_7_14.lc_trk_g0_7
 (22 2)  (356 226)  (356 226)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (357 226)  (357 226)  routing T_7_14.sp4_v_b_15 <X> T_7_14.lc_trk_g0_7
 (21 3)  (355 227)  (355 227)  routing T_7_14.sp4_v_b_15 <X> T_7_14.lc_trk_g0_7
 (1 4)  (335 228)  (335 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (14 4)  (348 228)  (348 228)  routing T_7_14.sp4_v_b_8 <X> T_7_14.lc_trk_g1_0
 (14 5)  (348 229)  (348 229)  routing T_7_14.sp4_v_b_8 <X> T_7_14.lc_trk_g1_0
 (16 5)  (350 229)  (350 229)  routing T_7_14.sp4_v_b_8 <X> T_7_14.lc_trk_g1_0
 (17 5)  (351 229)  (351 229)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (6 6)  (340 230)  (340 230)  routing T_7_14.sp4_v_b_0 <X> T_7_14.sp4_v_t_38
 (17 6)  (351 230)  (351 230)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (352 230)  (352 230)  routing T_7_14.wire_logic_cluster/lc_5/out <X> T_7_14.lc_trk_g1_5
 (29 6)  (363 230)  (363 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (365 230)  (365 230)  routing T_7_14.lc_trk_g1_5 <X> T_7_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (366 230)  (366 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (368 230)  (368 230)  routing T_7_14.lc_trk_g1_5 <X> T_7_14.wire_logic_cluster/lc_3/in_3
 (37 6)  (371 230)  (371 230)  LC_3 Logic Functioning bit
 (39 6)  (373 230)  (373 230)  LC_3 Logic Functioning bit
 (5 7)  (339 231)  (339 231)  routing T_7_14.sp4_v_b_0 <X> T_7_14.sp4_v_t_38
 (37 7)  (371 231)  (371 231)  LC_3 Logic Functioning bit
 (39 7)  (373 231)  (373 231)  LC_3 Logic Functioning bit
 (52 7)  (386 231)  (386 231)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (26 8)  (360 232)  (360 232)  routing T_7_14.lc_trk_g1_5 <X> T_7_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (361 232)  (361 232)  routing T_7_14.lc_trk_g1_0 <X> T_7_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (363 232)  (363 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (365 232)  (365 232)  routing T_7_14.lc_trk_g0_7 <X> T_7_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (366 232)  (366 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (369 232)  (369 232)  routing T_7_14.lc_trk_g2_6 <X> T_7_14.input_2_4
 (36 8)  (370 232)  (370 232)  LC_4 Logic Functioning bit
 (52 8)  (386 232)  (386 232)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (27 9)  (361 233)  (361 233)  routing T_7_14.lc_trk_g1_5 <X> T_7_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (363 233)  (363 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (365 233)  (365 233)  routing T_7_14.lc_trk_g0_7 <X> T_7_14.wire_logic_cluster/lc_4/in_3
 (32 9)  (366 233)  (366 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (367 233)  (367 233)  routing T_7_14.lc_trk_g2_6 <X> T_7_14.input_2_4
 (35 9)  (369 233)  (369 233)  routing T_7_14.lc_trk_g2_6 <X> T_7_14.input_2_4
 (25 10)  (359 234)  (359 234)  routing T_7_14.bnl_op_6 <X> T_7_14.lc_trk_g2_6
 (31 10)  (365 234)  (365 234)  routing T_7_14.lc_trk_g3_7 <X> T_7_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (366 234)  (366 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (367 234)  (367 234)  routing T_7_14.lc_trk_g3_7 <X> T_7_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (368 234)  (368 234)  routing T_7_14.lc_trk_g3_7 <X> T_7_14.wire_logic_cluster/lc_5/in_3
 (40 10)  (374 234)  (374 234)  LC_5 Logic Functioning bit
 (41 10)  (375 234)  (375 234)  LC_5 Logic Functioning bit
 (42 10)  (376 234)  (376 234)  LC_5 Logic Functioning bit
 (43 10)  (377 234)  (377 234)  LC_5 Logic Functioning bit
 (45 10)  (379 234)  (379 234)  LC_5 Logic Functioning bit
 (22 11)  (356 235)  (356 235)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (359 235)  (359 235)  routing T_7_14.bnl_op_6 <X> T_7_14.lc_trk_g2_6
 (31 11)  (365 235)  (365 235)  routing T_7_14.lc_trk_g3_7 <X> T_7_14.wire_logic_cluster/lc_5/in_3
 (40 11)  (374 235)  (374 235)  LC_5 Logic Functioning bit
 (41 11)  (375 235)  (375 235)  LC_5 Logic Functioning bit
 (42 11)  (376 235)  (376 235)  LC_5 Logic Functioning bit
 (43 11)  (377 235)  (377 235)  LC_5 Logic Functioning bit
 (44 11)  (378 235)  (378 235)  LC_5 Logic Functioning bit
 (45 11)  (379 235)  (379 235)  LC_5 Logic Functioning bit
 (48 11)  (382 235)  (382 235)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (26 12)  (360 236)  (360 236)  routing T_7_14.lc_trk_g3_7 <X> T_7_14.wire_logic_cluster/lc_6/in_0
 (37 12)  (371 236)  (371 236)  LC_6 Logic Functioning bit
 (39 12)  (373 236)  (373 236)  LC_6 Logic Functioning bit
 (40 12)  (374 236)  (374 236)  LC_6 Logic Functioning bit
 (42 12)  (376 236)  (376 236)  LC_6 Logic Functioning bit
 (45 12)  (379 236)  (379 236)  LC_6 Logic Functioning bit
 (26 13)  (360 237)  (360 237)  routing T_7_14.lc_trk_g3_7 <X> T_7_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (361 237)  (361 237)  routing T_7_14.lc_trk_g3_7 <X> T_7_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (362 237)  (362 237)  routing T_7_14.lc_trk_g3_7 <X> T_7_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (363 237)  (363 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (36 13)  (370 237)  (370 237)  LC_6 Logic Functioning bit
 (38 13)  (372 237)  (372 237)  LC_6 Logic Functioning bit
 (41 13)  (375 237)  (375 237)  LC_6 Logic Functioning bit
 (43 13)  (377 237)  (377 237)  LC_6 Logic Functioning bit
 (44 13)  (378 237)  (378 237)  LC_6 Logic Functioning bit
 (45 13)  (379 237)  (379 237)  LC_6 Logic Functioning bit
 (0 14)  (334 238)  (334 238)  routing T_7_14.glb_netwk_6 <X> T_7_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (335 238)  (335 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (22 14)  (356 238)  (356 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (31 14)  (365 238)  (365 238)  routing T_7_14.lc_trk_g3_7 <X> T_7_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (366 238)  (366 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (367 238)  (367 238)  routing T_7_14.lc_trk_g3_7 <X> T_7_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (368 238)  (368 238)  routing T_7_14.lc_trk_g3_7 <X> T_7_14.wire_logic_cluster/lc_7/in_3
 (40 14)  (374 238)  (374 238)  LC_7 Logic Functioning bit
 (41 14)  (375 238)  (375 238)  LC_7 Logic Functioning bit
 (42 14)  (376 238)  (376 238)  LC_7 Logic Functioning bit
 (43 14)  (377 238)  (377 238)  LC_7 Logic Functioning bit
 (45 14)  (379 238)  (379 238)  LC_7 Logic Functioning bit
 (0 15)  (334 239)  (334 239)  routing T_7_14.glb_netwk_6 <X> T_7_14.wire_logic_cluster/lc_7/s_r
 (31 15)  (365 239)  (365 239)  routing T_7_14.lc_trk_g3_7 <X> T_7_14.wire_logic_cluster/lc_7/in_3
 (40 15)  (374 239)  (374 239)  LC_7 Logic Functioning bit
 (41 15)  (375 239)  (375 239)  LC_7 Logic Functioning bit
 (42 15)  (376 239)  (376 239)  LC_7 Logic Functioning bit
 (43 15)  (377 239)  (377 239)  LC_7 Logic Functioning bit
 (44 15)  (378 239)  (378 239)  LC_7 Logic Functioning bit
 (45 15)  (379 239)  (379 239)  LC_7 Logic Functioning bit
 (51 15)  (385 239)  (385 239)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (52 15)  (386 239)  (386 239)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_8_14

 (15 1)  (403 225)  (403 225)  routing T_8_14.sp4_v_t_5 <X> T_8_14.lc_trk_g0_0
 (16 1)  (404 225)  (404 225)  routing T_8_14.sp4_v_t_5 <X> T_8_14.lc_trk_g0_0
 (17 1)  (405 225)  (405 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (410 225)  (410 225)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (412 225)  (412 225)  routing T_8_14.bot_op_2 <X> T_8_14.lc_trk_g0_2
 (15 2)  (403 226)  (403 226)  routing T_8_14.sp4_h_r_13 <X> T_8_14.lc_trk_g0_5
 (16 2)  (404 226)  (404 226)  routing T_8_14.sp4_h_r_13 <X> T_8_14.lc_trk_g0_5
 (17 2)  (405 226)  (405 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (406 226)  (406 226)  routing T_8_14.sp4_h_r_13 <X> T_8_14.lc_trk_g0_5
 (26 2)  (414 226)  (414 226)  routing T_8_14.lc_trk_g3_4 <X> T_8_14.wire_logic_cluster/lc_1/in_0
 (28 2)  (416 226)  (416 226)  routing T_8_14.lc_trk_g2_4 <X> T_8_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (417 226)  (417 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (418 226)  (418 226)  routing T_8_14.lc_trk_g2_4 <X> T_8_14.wire_logic_cluster/lc_1/in_1
 (31 2)  (419 226)  (419 226)  routing T_8_14.lc_trk_g2_6 <X> T_8_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (420 226)  (420 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (421 226)  (421 226)  routing T_8_14.lc_trk_g2_6 <X> T_8_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (424 226)  (424 226)  LC_1 Logic Functioning bit
 (38 2)  (426 226)  (426 226)  LC_1 Logic Functioning bit
 (27 3)  (415 227)  (415 227)  routing T_8_14.lc_trk_g3_4 <X> T_8_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (416 227)  (416 227)  routing T_8_14.lc_trk_g3_4 <X> T_8_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (417 227)  (417 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (419 227)  (419 227)  routing T_8_14.lc_trk_g2_6 <X> T_8_14.wire_logic_cluster/lc_1/in_3
 (27 4)  (415 228)  (415 228)  routing T_8_14.lc_trk_g3_4 <X> T_8_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (416 228)  (416 228)  routing T_8_14.lc_trk_g3_4 <X> T_8_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (417 228)  (417 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (418 228)  (418 228)  routing T_8_14.lc_trk_g3_4 <X> T_8_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (420 228)  (420 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (422 228)  (422 228)  routing T_8_14.lc_trk_g1_0 <X> T_8_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (424 228)  (424 228)  LC_2 Logic Functioning bit
 (38 4)  (426 228)  (426 228)  LC_2 Logic Functioning bit
 (15 5)  (403 229)  (403 229)  routing T_8_14.bot_op_0 <X> T_8_14.lc_trk_g1_0
 (17 5)  (405 229)  (405 229)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (29 5)  (417 229)  (417 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (32 5)  (420 229)  (420 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (423 229)  (423 229)  routing T_8_14.lc_trk_g0_2 <X> T_8_14.input_2_2
 (36 5)  (424 229)  (424 229)  LC_2 Logic Functioning bit
 (37 5)  (425 229)  (425 229)  LC_2 Logic Functioning bit
 (39 5)  (427 229)  (427 229)  LC_2 Logic Functioning bit
 (43 5)  (431 229)  (431 229)  LC_2 Logic Functioning bit
 (14 6)  (402 230)  (402 230)  routing T_8_14.sp4_v_t_1 <X> T_8_14.lc_trk_g1_4
 (21 6)  (409 230)  (409 230)  routing T_8_14.lft_op_7 <X> T_8_14.lc_trk_g1_7
 (22 6)  (410 230)  (410 230)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (412 230)  (412 230)  routing T_8_14.lft_op_7 <X> T_8_14.lc_trk_g1_7
 (26 6)  (414 230)  (414 230)  routing T_8_14.lc_trk_g1_4 <X> T_8_14.wire_logic_cluster/lc_3/in_0
 (27 6)  (415 230)  (415 230)  routing T_8_14.lc_trk_g3_1 <X> T_8_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (416 230)  (416 230)  routing T_8_14.lc_trk_g3_1 <X> T_8_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (417 230)  (417 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (419 230)  (419 230)  routing T_8_14.lc_trk_g1_7 <X> T_8_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (420 230)  (420 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (422 230)  (422 230)  routing T_8_14.lc_trk_g1_7 <X> T_8_14.wire_logic_cluster/lc_3/in_3
 (35 6)  (423 230)  (423 230)  routing T_8_14.lc_trk_g0_5 <X> T_8_14.input_2_3
 (38 6)  (426 230)  (426 230)  LC_3 Logic Functioning bit
 (14 7)  (402 231)  (402 231)  routing T_8_14.sp4_v_t_1 <X> T_8_14.lc_trk_g1_4
 (16 7)  (404 231)  (404 231)  routing T_8_14.sp4_v_t_1 <X> T_8_14.lc_trk_g1_4
 (17 7)  (405 231)  (405 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (27 7)  (415 231)  (415 231)  routing T_8_14.lc_trk_g1_4 <X> T_8_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (417 231)  (417 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (419 231)  (419 231)  routing T_8_14.lc_trk_g1_7 <X> T_8_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (420 231)  (420 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (52 7)  (440 231)  (440 231)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (14 10)  (402 234)  (402 234)  routing T_8_14.sp4_h_r_36 <X> T_8_14.lc_trk_g2_4
 (15 11)  (403 235)  (403 235)  routing T_8_14.sp4_h_r_36 <X> T_8_14.lc_trk_g2_4
 (16 11)  (404 235)  (404 235)  routing T_8_14.sp4_h_r_36 <X> T_8_14.lc_trk_g2_4
 (17 11)  (405 235)  (405 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (410 235)  (410 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (411 235)  (411 235)  routing T_8_14.sp4_h_r_30 <X> T_8_14.lc_trk_g2_6
 (24 11)  (412 235)  (412 235)  routing T_8_14.sp4_h_r_30 <X> T_8_14.lc_trk_g2_6
 (25 11)  (413 235)  (413 235)  routing T_8_14.sp4_h_r_30 <X> T_8_14.lc_trk_g2_6
 (15 12)  (403 236)  (403 236)  routing T_8_14.sp4_h_r_25 <X> T_8_14.lc_trk_g3_1
 (16 12)  (404 236)  (404 236)  routing T_8_14.sp4_h_r_25 <X> T_8_14.lc_trk_g3_1
 (17 12)  (405 236)  (405 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (18 13)  (406 237)  (406 237)  routing T_8_14.sp4_h_r_25 <X> T_8_14.lc_trk_g3_1
 (14 15)  (402 239)  (402 239)  routing T_8_14.sp4_r_v_b_44 <X> T_8_14.lc_trk_g3_4
 (17 15)  (405 239)  (405 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_9_14

 (26 4)  (468 228)  (468 228)  routing T_9_14.lc_trk_g3_5 <X> T_9_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (469 228)  (469 228)  routing T_9_14.lc_trk_g3_4 <X> T_9_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (470 228)  (470 228)  routing T_9_14.lc_trk_g3_4 <X> T_9_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (471 228)  (471 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (472 228)  (472 228)  routing T_9_14.lc_trk_g3_4 <X> T_9_14.wire_logic_cluster/lc_2/in_1
 (31 4)  (473 228)  (473 228)  routing T_9_14.lc_trk_g2_5 <X> T_9_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (474 228)  (474 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (475 228)  (475 228)  routing T_9_14.lc_trk_g2_5 <X> T_9_14.wire_logic_cluster/lc_2/in_3
 (37 4)  (479 228)  (479 228)  LC_2 Logic Functioning bit
 (38 4)  (480 228)  (480 228)  LC_2 Logic Functioning bit
 (41 4)  (483 228)  (483 228)  LC_2 Logic Functioning bit
 (42 4)  (484 228)  (484 228)  LC_2 Logic Functioning bit
 (43 4)  (485 228)  (485 228)  LC_2 Logic Functioning bit
 (27 5)  (469 229)  (469 229)  routing T_9_14.lc_trk_g3_5 <X> T_9_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (470 229)  (470 229)  routing T_9_14.lc_trk_g3_5 <X> T_9_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (471 229)  (471 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (32 5)  (474 229)  (474 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (475 229)  (475 229)  routing T_9_14.lc_trk_g3_1 <X> T_9_14.input_2_2
 (34 5)  (476 229)  (476 229)  routing T_9_14.lc_trk_g3_1 <X> T_9_14.input_2_2
 (37 5)  (479 229)  (479 229)  LC_2 Logic Functioning bit
 (39 5)  (481 229)  (481 229)  LC_2 Logic Functioning bit
 (40 5)  (482 229)  (482 229)  LC_2 Logic Functioning bit
 (42 5)  (484 229)  (484 229)  LC_2 Logic Functioning bit
 (43 5)  (485 229)  (485 229)  LC_2 Logic Functioning bit
 (17 10)  (459 234)  (459 234)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (460 234)  (460 234)  routing T_9_14.bnl_op_5 <X> T_9_14.lc_trk_g2_5
 (18 11)  (460 235)  (460 235)  routing T_9_14.bnl_op_5 <X> T_9_14.lc_trk_g2_5
 (15 12)  (457 236)  (457 236)  routing T_9_14.sp12_v_b_1 <X> T_9_14.lc_trk_g3_1
 (17 12)  (459 236)  (459 236)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_b_1 lc_trk_g3_1
 (18 12)  (460 236)  (460 236)  routing T_9_14.sp12_v_b_1 <X> T_9_14.lc_trk_g3_1
 (18 13)  (460 237)  (460 237)  routing T_9_14.sp12_v_b_1 <X> T_9_14.lc_trk_g3_1
 (17 14)  (459 238)  (459 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (15 15)  (457 239)  (457 239)  routing T_9_14.sp4_v_t_33 <X> T_9_14.lc_trk_g3_4
 (16 15)  (458 239)  (458 239)  routing T_9_14.sp4_v_t_33 <X> T_9_14.lc_trk_g3_4
 (17 15)  (459 239)  (459 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (18 15)  (460 239)  (460 239)  routing T_9_14.sp4_r_v_b_45 <X> T_9_14.lc_trk_g3_5


LogicTile_11_14

 (4 2)  (542 226)  (542 226)  routing T_11_14.sp4_v_b_0 <X> T_11_14.sp4_v_t_37


IO_Tile_13_14

 (3 1)  (649 225)  (649 225)  IO control bit: IORIGHT_REN_1

 (3 6)  (649 230)  (649 230)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 233)  (649 233)  IO control bit: IORIGHT_IE_0

 (16 10)  (662 234)  (662 234)  IOB_1 IO Functioning bit
 (17 13)  (663 237)  (663 237)  IOB_1 IO Functioning bit
 (16 14)  (662 238)  (662 238)  IOB_1 IO Functioning bit


IO_Tile_0_13

 (3 6)  (14 214)  (14 214)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 217)  (14 217)  IO control bit: BIOLEFT_IE_0



LogicTile_1_13

 (16 0)  (34 208)  (34 208)  routing T_1_13.sp4_v_b_9 <X> T_1_13.lc_trk_g0_1
 (17 0)  (35 208)  (35 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (36 208)  (36 208)  routing T_1_13.sp4_v_b_9 <X> T_1_13.lc_trk_g0_1
 (21 0)  (39 208)  (39 208)  routing T_1_13.wire_logic_cluster/lc_3/out <X> T_1_13.lc_trk_g0_3
 (22 0)  (40 208)  (40 208)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (44 208)  (44 208)  routing T_1_13.lc_trk_g0_4 <X> T_1_13.wire_logic_cluster/lc_0/in_0
 (27 0)  (45 208)  (45 208)  routing T_1_13.lc_trk_g3_0 <X> T_1_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (46 208)  (46 208)  routing T_1_13.lc_trk_g3_0 <X> T_1_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 208)  (47 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (50 208)  (50 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (51 208)  (51 208)  routing T_1_13.lc_trk_g3_2 <X> T_1_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (52 208)  (52 208)  routing T_1_13.lc_trk_g3_2 <X> T_1_13.wire_logic_cluster/lc_0/in_3
 (45 0)  (63 208)  (63 208)  LC_0 Logic Functioning bit
 (15 1)  (33 209)  (33 209)  routing T_1_13.bot_op_0 <X> T_1_13.lc_trk_g0_0
 (17 1)  (35 209)  (35 209)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (18 1)  (36 209)  (36 209)  routing T_1_13.sp4_v_b_9 <X> T_1_13.lc_trk_g0_1
 (29 1)  (47 209)  (47 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (49 209)  (49 209)  routing T_1_13.lc_trk_g3_2 <X> T_1_13.wire_logic_cluster/lc_0/in_3
 (40 1)  (58 209)  (58 209)  LC_0 Logic Functioning bit
 (41 1)  (59 209)  (59 209)  LC_0 Logic Functioning bit
 (42 1)  (60 209)  (60 209)  LC_0 Logic Functioning bit
 (43 1)  (61 209)  (61 209)  LC_0 Logic Functioning bit
 (45 1)  (63 209)  (63 209)  LC_0 Logic Functioning bit
 (1 2)  (19 210)  (19 210)  routing T_1_13.glb_netwk_4 <X> T_1_13.wire_logic_cluster/lc_7/clk
 (2 2)  (20 210)  (20 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (29 2)  (47 210)  (47 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (50 210)  (50 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (52 210)  (52 210)  routing T_1_13.lc_trk_g1_3 <X> T_1_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (54 210)  (54 210)  LC_1 Logic Functioning bit
 (15 3)  (33 211)  (33 211)  routing T_1_13.bot_op_4 <X> T_1_13.lc_trk_g0_4
 (17 3)  (35 211)  (35 211)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (28 3)  (46 211)  (46 211)  routing T_1_13.lc_trk_g2_1 <X> T_1_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 211)  (47 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (49 211)  (49 211)  routing T_1_13.lc_trk_g1_3 <X> T_1_13.wire_logic_cluster/lc_1/in_3
 (32 3)  (50 211)  (50 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (51 211)  (51 211)  routing T_1_13.lc_trk_g3_0 <X> T_1_13.input_2_1
 (34 3)  (52 211)  (52 211)  routing T_1_13.lc_trk_g3_0 <X> T_1_13.input_2_1
 (1 4)  (19 212)  (19 212)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (15 4)  (33 212)  (33 212)  routing T_1_13.bot_op_1 <X> T_1_13.lc_trk_g1_1
 (17 4)  (35 212)  (35 212)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (39 212)  (39 212)  routing T_1_13.wire_logic_cluster/lc_3/out <X> T_1_13.lc_trk_g1_3
 (22 4)  (40 212)  (40 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (44 212)  (44 212)  routing T_1_13.lc_trk_g1_7 <X> T_1_13.wire_logic_cluster/lc_2/in_0
 (29 4)  (47 212)  (47 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (50 212)  (50 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (52 212)  (52 212)  routing T_1_13.lc_trk_g1_0 <X> T_1_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (54 212)  (54 212)  LC_2 Logic Functioning bit
 (48 4)  (66 212)  (66 212)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (50 4)  (68 212)  (68 212)  Cascade bit: LH_LC02_inmux02_5

 (51 4)  (69 212)  (69 212)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (0 5)  (18 213)  (18 213)  routing T_1_13.glb_netwk_3 <X> T_1_13.wire_logic_cluster/lc_7/cen
 (17 5)  (35 213)  (35 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (26 5)  (44 213)  (44 213)  routing T_1_13.lc_trk_g1_7 <X> T_1_13.wire_logic_cluster/lc_2/in_0
 (27 5)  (45 213)  (45 213)  routing T_1_13.lc_trk_g1_7 <X> T_1_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 213)  (47 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (51 5)  (69 213)  (69 213)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (22 6)  (40 214)  (40 214)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (42 214)  (42 214)  routing T_1_13.top_op_7 <X> T_1_13.lc_trk_g1_7
 (28 6)  (46 214)  (46 214)  routing T_1_13.lc_trk_g2_0 <X> T_1_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 214)  (47 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (50 214)  (50 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (52 214)  (52 214)  routing T_1_13.lc_trk_g1_1 <X> T_1_13.wire_logic_cluster/lc_3/in_3
 (41 6)  (59 214)  (59 214)  LC_3 Logic Functioning bit
 (45 6)  (63 214)  (63 214)  LC_3 Logic Functioning bit
 (50 6)  (68 214)  (68 214)  Cascade bit: LH_LC03_inmux02_5

 (2 7)  (20 215)  (20 215)  Column buffer control bit: LH_colbuf_cntl_3

 (21 7)  (39 215)  (39 215)  routing T_1_13.top_op_7 <X> T_1_13.lc_trk_g1_7
 (26 7)  (44 215)  (44 215)  routing T_1_13.lc_trk_g0_3 <X> T_1_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 215)  (47 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (38 7)  (56 215)  (56 215)  LC_3 Logic Functioning bit
 (39 7)  (57 215)  (57 215)  LC_3 Logic Functioning bit
 (40 7)  (58 215)  (58 215)  LC_3 Logic Functioning bit
 (45 7)  (63 215)  (63 215)  LC_3 Logic Functioning bit
 (17 8)  (35 216)  (35 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (2 9)  (20 217)  (20 217)  Column buffer control bit: LH_colbuf_cntl_4

 (16 9)  (34 217)  (34 217)  routing T_1_13.sp12_v_b_8 <X> T_1_13.lc_trk_g2_0
 (17 9)  (35 217)  (35 217)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (11 12)  (29 220)  (29 220)  routing T_1_13.sp4_v_t_45 <X> T_1_13.sp4_v_b_11
 (14 12)  (32 220)  (32 220)  routing T_1_13.wire_logic_cluster/lc_0/out <X> T_1_13.lc_trk_g3_0
 (25 12)  (43 220)  (43 220)  routing T_1_13.wire_logic_cluster/lc_2/out <X> T_1_13.lc_trk_g3_2
 (2 13)  (20 221)  (20 221)  Column buffer control bit: LH_colbuf_cntl_6

 (12 13)  (30 221)  (30 221)  routing T_1_13.sp4_v_t_45 <X> T_1_13.sp4_v_b_11
 (17 13)  (35 221)  (35 221)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (40 221)  (40 221)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (18 222)  (18 222)  routing T_1_13.glb_netwk_6 <X> T_1_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 222)  (19 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (18 223)  (18 223)  routing T_1_13.glb_netwk_6 <X> T_1_13.wire_logic_cluster/lc_7/s_r


LogicTile_2_13

 (14 0)  (86 208)  (86 208)  routing T_2_13.wire_logic_cluster/lc_0/out <X> T_2_13.lc_trk_g0_0
 (26 0)  (98 208)  (98 208)  routing T_2_13.lc_trk_g3_5 <X> T_2_13.wire_logic_cluster/lc_0/in_0
 (27 0)  (99 208)  (99 208)  routing T_2_13.lc_trk_g3_4 <X> T_2_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (100 208)  (100 208)  routing T_2_13.lc_trk_g3_4 <X> T_2_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 208)  (101 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (102 208)  (102 208)  routing T_2_13.lc_trk_g3_4 <X> T_2_13.wire_logic_cluster/lc_0/in_1
 (31 0)  (103 208)  (103 208)  routing T_2_13.lc_trk_g2_5 <X> T_2_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 208)  (104 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 208)  (105 208)  routing T_2_13.lc_trk_g2_5 <X> T_2_13.wire_logic_cluster/lc_0/in_3
 (37 0)  (109 208)  (109 208)  LC_0 Logic Functioning bit
 (38 0)  (110 208)  (110 208)  LC_0 Logic Functioning bit
 (42 0)  (114 208)  (114 208)  LC_0 Logic Functioning bit
 (43 0)  (115 208)  (115 208)  LC_0 Logic Functioning bit
 (45 0)  (117 208)  (117 208)  LC_0 Logic Functioning bit
 (51 0)  (123 208)  (123 208)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (17 1)  (89 209)  (89 209)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (27 1)  (99 209)  (99 209)  routing T_2_13.lc_trk_g3_5 <X> T_2_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (100 209)  (100 209)  routing T_2_13.lc_trk_g3_5 <X> T_2_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 209)  (101 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (104 209)  (104 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (108 209)  (108 209)  LC_0 Logic Functioning bit
 (37 1)  (109 209)  (109 209)  LC_0 Logic Functioning bit
 (42 1)  (114 209)  (114 209)  LC_0 Logic Functioning bit
 (43 1)  (115 209)  (115 209)  LC_0 Logic Functioning bit
 (48 1)  (120 209)  (120 209)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (1 2)  (73 210)  (73 210)  routing T_2_13.glb_netwk_4 <X> T_2_13.wire_logic_cluster/lc_7/clk
 (2 2)  (74 210)  (74 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (26 2)  (98 210)  (98 210)  routing T_2_13.lc_trk_g3_6 <X> T_2_13.wire_logic_cluster/lc_1/in_0
 (27 2)  (99 210)  (99 210)  routing T_2_13.lc_trk_g3_1 <X> T_2_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (100 210)  (100 210)  routing T_2_13.lc_trk_g3_1 <X> T_2_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 210)  (101 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (103 210)  (103 210)  routing T_2_13.lc_trk_g0_4 <X> T_2_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 210)  (104 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (17 3)  (89 211)  (89 211)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (26 3)  (98 211)  (98 211)  routing T_2_13.lc_trk_g3_6 <X> T_2_13.wire_logic_cluster/lc_1/in_0
 (27 3)  (99 211)  (99 211)  routing T_2_13.lc_trk_g3_6 <X> T_2_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (100 211)  (100 211)  routing T_2_13.lc_trk_g3_6 <X> T_2_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 211)  (101 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (40 3)  (112 211)  (112 211)  LC_1 Logic Functioning bit
 (42 3)  (114 211)  (114 211)  LC_1 Logic Functioning bit
 (46 3)  (118 211)  (118 211)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (27 4)  (99 212)  (99 212)  routing T_2_13.lc_trk_g3_2 <X> T_2_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (100 212)  (100 212)  routing T_2_13.lc_trk_g3_2 <X> T_2_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 212)  (101 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (103 212)  (103 212)  routing T_2_13.lc_trk_g1_4 <X> T_2_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 212)  (104 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (106 212)  (106 212)  routing T_2_13.lc_trk_g1_4 <X> T_2_13.wire_logic_cluster/lc_2/in_3
 (37 4)  (109 212)  (109 212)  LC_2 Logic Functioning bit
 (39 4)  (111 212)  (111 212)  LC_2 Logic Functioning bit
 (45 4)  (117 212)  (117 212)  LC_2 Logic Functioning bit
 (46 4)  (118 212)  (118 212)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (28 5)  (100 213)  (100 213)  routing T_2_13.lc_trk_g2_0 <X> T_2_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 213)  (101 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (102 213)  (102 213)  routing T_2_13.lc_trk_g3_2 <X> T_2_13.wire_logic_cluster/lc_2/in_1
 (41 5)  (113 213)  (113 213)  LC_2 Logic Functioning bit
 (43 5)  (115 213)  (115 213)  LC_2 Logic Functioning bit
 (45 5)  (117 213)  (117 213)  LC_2 Logic Functioning bit
 (0 6)  (72 214)  (72 214)  routing T_2_13.glb_netwk_6 <X> T_2_13.glb2local_0
 (1 6)  (73 214)  (73 214)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (22 6)  (94 214)  (94 214)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (95 214)  (95 214)  routing T_2_13.sp4_v_b_23 <X> T_2_13.lc_trk_g1_7
 (24 6)  (96 214)  (96 214)  routing T_2_13.sp4_v_b_23 <X> T_2_13.lc_trk_g1_7
 (28 6)  (100 214)  (100 214)  routing T_2_13.lc_trk_g2_6 <X> T_2_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 214)  (101 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (102 214)  (102 214)  routing T_2_13.lc_trk_g2_6 <X> T_2_13.wire_logic_cluster/lc_3/in_1
 (31 6)  (103 214)  (103 214)  routing T_2_13.lc_trk_g1_7 <X> T_2_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 214)  (104 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (106 214)  (106 214)  routing T_2_13.lc_trk_g1_7 <X> T_2_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (108 214)  (108 214)  LC_3 Logic Functioning bit
 (38 6)  (110 214)  (110 214)  LC_3 Logic Functioning bit
 (48 6)  (120 214)  (120 214)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (1 7)  (73 215)  (73 215)  routing T_2_13.glb_netwk_6 <X> T_2_13.glb2local_0
 (17 7)  (89 215)  (89 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (30 7)  (102 215)  (102 215)  routing T_2_13.lc_trk_g2_6 <X> T_2_13.wire_logic_cluster/lc_3/in_1
 (31 7)  (103 215)  (103 215)  routing T_2_13.lc_trk_g1_7 <X> T_2_13.wire_logic_cluster/lc_3/in_3
 (36 7)  (108 215)  (108 215)  LC_3 Logic Functioning bit
 (38 7)  (110 215)  (110 215)  LC_3 Logic Functioning bit
 (12 8)  (84 216)  (84 216)  routing T_2_13.sp4_v_b_2 <X> T_2_13.sp4_h_r_8
 (14 8)  (86 216)  (86 216)  routing T_2_13.sp4_v_t_21 <X> T_2_13.lc_trk_g2_0
 (15 8)  (87 216)  (87 216)  routing T_2_13.tnl_op_1 <X> T_2_13.lc_trk_g2_1
 (17 8)  (89 216)  (89 216)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (26 8)  (98 216)  (98 216)  routing T_2_13.lc_trk_g1_7 <X> T_2_13.wire_logic_cluster/lc_4/in_0
 (32 8)  (104 216)  (104 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 216)  (105 216)  routing T_2_13.lc_trk_g2_1 <X> T_2_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (108 216)  (108 216)  LC_4 Logic Functioning bit
 (38 8)  (110 216)  (110 216)  LC_4 Logic Functioning bit
 (51 8)  (123 216)  (123 216)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (2 9)  (74 217)  (74 217)  Column buffer control bit: LH_colbuf_cntl_4

 (10 9)  (82 217)  (82 217)  routing T_2_13.sp4_h_r_2 <X> T_2_13.sp4_v_b_7
 (11 9)  (83 217)  (83 217)  routing T_2_13.sp4_v_b_2 <X> T_2_13.sp4_h_r_8
 (13 9)  (85 217)  (85 217)  routing T_2_13.sp4_v_b_2 <X> T_2_13.sp4_h_r_8
 (14 9)  (86 217)  (86 217)  routing T_2_13.sp4_v_t_21 <X> T_2_13.lc_trk_g2_0
 (16 9)  (88 217)  (88 217)  routing T_2_13.sp4_v_t_21 <X> T_2_13.lc_trk_g2_0
 (17 9)  (89 217)  (89 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (18 9)  (90 217)  (90 217)  routing T_2_13.tnl_op_1 <X> T_2_13.lc_trk_g2_1
 (26 9)  (98 217)  (98 217)  routing T_2_13.lc_trk_g1_7 <X> T_2_13.wire_logic_cluster/lc_4/in_0
 (27 9)  (99 217)  (99 217)  routing T_2_13.lc_trk_g1_7 <X> T_2_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 217)  (101 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (37 9)  (109 217)  (109 217)  LC_4 Logic Functioning bit
 (39 9)  (111 217)  (111 217)  LC_4 Logic Functioning bit
 (15 10)  (87 218)  (87 218)  routing T_2_13.sp12_v_t_2 <X> T_2_13.lc_trk_g2_5
 (17 10)  (89 218)  (89 218)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (90 218)  (90 218)  routing T_2_13.sp12_v_t_2 <X> T_2_13.lc_trk_g2_5
 (18 11)  (90 219)  (90 219)  routing T_2_13.sp12_v_t_2 <X> T_2_13.lc_trk_g2_5
 (22 11)  (94 219)  (94 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (95 219)  (95 219)  routing T_2_13.sp4_v_b_46 <X> T_2_13.lc_trk_g2_6
 (24 11)  (96 219)  (96 219)  routing T_2_13.sp4_v_b_46 <X> T_2_13.lc_trk_g2_6
 (16 12)  (88 220)  (88 220)  routing T_2_13.sp4_v_b_33 <X> T_2_13.lc_trk_g3_1
 (17 12)  (89 220)  (89 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (90 220)  (90 220)  routing T_2_13.sp4_v_b_33 <X> T_2_13.lc_trk_g3_1
 (25 12)  (97 220)  (97 220)  routing T_2_13.wire_logic_cluster/lc_2/out <X> T_2_13.lc_trk_g3_2
 (2 13)  (74 221)  (74 221)  Column buffer control bit: LH_colbuf_cntl_6

 (18 13)  (90 221)  (90 221)  routing T_2_13.sp4_v_b_33 <X> T_2_13.lc_trk_g3_1
 (22 13)  (94 221)  (94 221)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (1 14)  (73 222)  (73 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (86 222)  (86 222)  routing T_2_13.sp12_v_t_3 <X> T_2_13.lc_trk_g3_4
 (16 14)  (88 222)  (88 222)  routing T_2_13.sp12_v_b_21 <X> T_2_13.lc_trk_g3_5
 (17 14)  (89 222)  (89 222)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (25 14)  (97 222)  (97 222)  routing T_2_13.sp4_v_b_30 <X> T_2_13.lc_trk_g3_6
 (1 15)  (73 223)  (73 223)  routing T_2_13.lc_trk_g0_4 <X> T_2_13.wire_logic_cluster/lc_7/s_r
 (14 15)  (86 223)  (86 223)  routing T_2_13.sp12_v_t_3 <X> T_2_13.lc_trk_g3_4
 (15 15)  (87 223)  (87 223)  routing T_2_13.sp12_v_t_3 <X> T_2_13.lc_trk_g3_4
 (17 15)  (89 223)  (89 223)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (18 15)  (90 223)  (90 223)  routing T_2_13.sp12_v_b_21 <X> T_2_13.lc_trk_g3_5
 (22 15)  (94 223)  (94 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (95 223)  (95 223)  routing T_2_13.sp4_v_b_30 <X> T_2_13.lc_trk_g3_6


RAM_Tile_3_13

 (7 1)  (133 209)  (133 209)  Ram config bit: MEMB_Power_Up_Control

 (10 5)  (136 213)  (136 213)  routing T_3_13.sp4_h_r_11 <X> T_3_13.sp4_v_b_4


LogicTile_4_13

 (21 0)  (189 208)  (189 208)  routing T_4_13.wire_logic_cluster/lc_3/out <X> T_4_13.lc_trk_g0_3
 (22 0)  (190 208)  (190 208)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (194 208)  (194 208)  routing T_4_13.lc_trk_g1_7 <X> T_4_13.wire_logic_cluster/lc_0/in_0
 (28 0)  (196 208)  (196 208)  routing T_4_13.lc_trk_g2_5 <X> T_4_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (197 208)  (197 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (198 208)  (198 208)  routing T_4_13.lc_trk_g2_5 <X> T_4_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (200 208)  (200 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (203 208)  (203 208)  routing T_4_13.lc_trk_g2_4 <X> T_4_13.input_2_0
 (36 0)  (204 208)  (204 208)  LC_0 Logic Functioning bit
 (37 0)  (205 208)  (205 208)  LC_0 Logic Functioning bit
 (38 0)  (206 208)  (206 208)  LC_0 Logic Functioning bit
 (26 1)  (194 209)  (194 209)  routing T_4_13.lc_trk_g1_7 <X> T_4_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (195 209)  (195 209)  routing T_4_13.lc_trk_g1_7 <X> T_4_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (197 209)  (197 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (199 209)  (199 209)  routing T_4_13.lc_trk_g0_3 <X> T_4_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (200 209)  (200 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (201 209)  (201 209)  routing T_4_13.lc_trk_g2_4 <X> T_4_13.input_2_0
 (36 1)  (204 209)  (204 209)  LC_0 Logic Functioning bit
 (37 1)  (205 209)  (205 209)  LC_0 Logic Functioning bit
 (38 1)  (206 209)  (206 209)  LC_0 Logic Functioning bit
 (39 1)  (207 209)  (207 209)  LC_0 Logic Functioning bit
 (1 2)  (169 210)  (169 210)  routing T_4_13.glb_netwk_4 <X> T_4_13.wire_logic_cluster/lc_7/clk
 (2 2)  (170 210)  (170 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (25 2)  (193 210)  (193 210)  routing T_4_13.sp4_h_l_11 <X> T_4_13.lc_trk_g0_6
 (29 2)  (197 210)  (197 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (198 210)  (198 210)  routing T_4_13.lc_trk_g0_6 <X> T_4_13.wire_logic_cluster/lc_1/in_1
 (32 2)  (200 210)  (200 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (201 210)  (201 210)  routing T_4_13.lc_trk_g3_1 <X> T_4_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (202 210)  (202 210)  routing T_4_13.lc_trk_g3_1 <X> T_4_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (204 210)  (204 210)  LC_1 Logic Functioning bit
 (38 2)  (206 210)  (206 210)  LC_1 Logic Functioning bit
 (39 2)  (207 210)  (207 210)  LC_1 Logic Functioning bit
 (41 2)  (209 210)  (209 210)  LC_1 Logic Functioning bit
 (42 2)  (210 210)  (210 210)  LC_1 Logic Functioning bit
 (43 2)  (211 210)  (211 210)  LC_1 Logic Functioning bit
 (45 2)  (213 210)  (213 210)  LC_1 Logic Functioning bit
 (50 2)  (218 210)  (218 210)  Cascade bit: LH_LC01_inmux02_5

 (22 3)  (190 211)  (190 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (191 211)  (191 211)  routing T_4_13.sp4_h_l_11 <X> T_4_13.lc_trk_g0_6
 (24 3)  (192 211)  (192 211)  routing T_4_13.sp4_h_l_11 <X> T_4_13.lc_trk_g0_6
 (25 3)  (193 211)  (193 211)  routing T_4_13.sp4_h_l_11 <X> T_4_13.lc_trk_g0_6
 (27 3)  (195 211)  (195 211)  routing T_4_13.lc_trk_g3_0 <X> T_4_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (196 211)  (196 211)  routing T_4_13.lc_trk_g3_0 <X> T_4_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (197 211)  (197 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (198 211)  (198 211)  routing T_4_13.lc_trk_g0_6 <X> T_4_13.wire_logic_cluster/lc_1/in_1
 (36 3)  (204 211)  (204 211)  LC_1 Logic Functioning bit
 (37 3)  (205 211)  (205 211)  LC_1 Logic Functioning bit
 (39 3)  (207 211)  (207 211)  LC_1 Logic Functioning bit
 (40 3)  (208 211)  (208 211)  LC_1 Logic Functioning bit
 (41 3)  (209 211)  (209 211)  LC_1 Logic Functioning bit
 (42 3)  (210 211)  (210 211)  LC_1 Logic Functioning bit
 (45 3)  (213 211)  (213 211)  LC_1 Logic Functioning bit
 (28 4)  (196 212)  (196 212)  routing T_4_13.lc_trk_g2_1 <X> T_4_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (197 212)  (197 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (199 212)  (199 212)  routing T_4_13.lc_trk_g3_4 <X> T_4_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (200 212)  (200 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (201 212)  (201 212)  routing T_4_13.lc_trk_g3_4 <X> T_4_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (202 212)  (202 212)  routing T_4_13.lc_trk_g3_4 <X> T_4_13.wire_logic_cluster/lc_2/in_3
 (40 4)  (208 212)  (208 212)  LC_2 Logic Functioning bit
 (42 4)  (210 212)  (210 212)  LC_2 Logic Functioning bit
 (40 5)  (208 213)  (208 213)  LC_2 Logic Functioning bit
 (42 5)  (210 213)  (210 213)  LC_2 Logic Functioning bit
 (17 6)  (185 214)  (185 214)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (186 214)  (186 214)  routing T_4_13.wire_logic_cluster/lc_5/out <X> T_4_13.lc_trk_g1_5
 (21 6)  (189 214)  (189 214)  routing T_4_13.wire_logic_cluster/lc_7/out <X> T_4_13.lc_trk_g1_7
 (22 6)  (190 214)  (190 214)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (194 214)  (194 214)  routing T_4_13.lc_trk_g2_5 <X> T_4_13.wire_logic_cluster/lc_3/in_0
 (27 6)  (195 214)  (195 214)  routing T_4_13.lc_trk_g1_7 <X> T_4_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (197 214)  (197 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (198 214)  (198 214)  routing T_4_13.lc_trk_g1_7 <X> T_4_13.wire_logic_cluster/lc_3/in_1
 (31 6)  (199 214)  (199 214)  routing T_4_13.lc_trk_g3_7 <X> T_4_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (200 214)  (200 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (201 214)  (201 214)  routing T_4_13.lc_trk_g3_7 <X> T_4_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (202 214)  (202 214)  routing T_4_13.lc_trk_g3_7 <X> T_4_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (204 214)  (204 214)  LC_3 Logic Functioning bit
 (38 6)  (206 214)  (206 214)  LC_3 Logic Functioning bit
 (39 6)  (207 214)  (207 214)  LC_3 Logic Functioning bit
 (46 6)  (214 214)  (214 214)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (218 214)  (218 214)  Cascade bit: LH_LC03_inmux02_5

 (28 7)  (196 215)  (196 215)  routing T_4_13.lc_trk_g2_5 <X> T_4_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (197 215)  (197 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (198 215)  (198 215)  routing T_4_13.lc_trk_g1_7 <X> T_4_13.wire_logic_cluster/lc_3/in_1
 (31 7)  (199 215)  (199 215)  routing T_4_13.lc_trk_g3_7 <X> T_4_13.wire_logic_cluster/lc_3/in_3
 (36 7)  (204 215)  (204 215)  LC_3 Logic Functioning bit
 (37 7)  (205 215)  (205 215)  LC_3 Logic Functioning bit
 (38 7)  (206 215)  (206 215)  LC_3 Logic Functioning bit
 (39 7)  (207 215)  (207 215)  LC_3 Logic Functioning bit
 (17 8)  (185 216)  (185 216)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (186 216)  (186 216)  routing T_4_13.wire_logic_cluster/lc_1/out <X> T_4_13.lc_trk_g2_1
 (26 8)  (194 216)  (194 216)  routing T_4_13.lc_trk_g1_7 <X> T_4_13.wire_logic_cluster/lc_4/in_0
 (31 8)  (199 216)  (199 216)  routing T_4_13.lc_trk_g3_4 <X> T_4_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (200 216)  (200 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (201 216)  (201 216)  routing T_4_13.lc_trk_g3_4 <X> T_4_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (202 216)  (202 216)  routing T_4_13.lc_trk_g3_4 <X> T_4_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (204 216)  (204 216)  LC_4 Logic Functioning bit
 (37 8)  (205 216)  (205 216)  LC_4 Logic Functioning bit
 (43 8)  (211 216)  (211 216)  LC_4 Logic Functioning bit
 (50 8)  (218 216)  (218 216)  Cascade bit: LH_LC04_inmux02_5

 (2 9)  (170 217)  (170 217)  Column buffer control bit: LH_colbuf_cntl_4

 (26 9)  (194 217)  (194 217)  routing T_4_13.lc_trk_g1_7 <X> T_4_13.wire_logic_cluster/lc_4/in_0
 (27 9)  (195 217)  (195 217)  routing T_4_13.lc_trk_g1_7 <X> T_4_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (197 217)  (197 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (36 9)  (204 217)  (204 217)  LC_4 Logic Functioning bit
 (37 9)  (205 217)  (205 217)  LC_4 Logic Functioning bit
 (42 9)  (210 217)  (210 217)  LC_4 Logic Functioning bit
 (14 10)  (182 218)  (182 218)  routing T_4_13.sp4_h_r_44 <X> T_4_13.lc_trk_g2_4
 (17 10)  (185 218)  (185 218)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (186 218)  (186 218)  routing T_4_13.wire_logic_cluster/lc_5/out <X> T_4_13.lc_trk_g2_5
 (29 10)  (197 218)  (197 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (198 218)  (198 218)  routing T_4_13.lc_trk_g0_6 <X> T_4_13.wire_logic_cluster/lc_5/in_1
 (31 10)  (199 218)  (199 218)  routing T_4_13.lc_trk_g1_5 <X> T_4_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (200 218)  (200 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (202 218)  (202 218)  routing T_4_13.lc_trk_g1_5 <X> T_4_13.wire_logic_cluster/lc_5/in_3
 (39 10)  (207 218)  (207 218)  LC_5 Logic Functioning bit
 (42 10)  (210 218)  (210 218)  LC_5 Logic Functioning bit
 (45 10)  (213 218)  (213 218)  LC_5 Logic Functioning bit
 (50 10)  (218 218)  (218 218)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (182 219)  (182 219)  routing T_4_13.sp4_h_r_44 <X> T_4_13.lc_trk_g2_4
 (15 11)  (183 219)  (183 219)  routing T_4_13.sp4_h_r_44 <X> T_4_13.lc_trk_g2_4
 (16 11)  (184 219)  (184 219)  routing T_4_13.sp4_h_r_44 <X> T_4_13.lc_trk_g2_4
 (17 11)  (185 219)  (185 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (27 11)  (195 219)  (195 219)  routing T_4_13.lc_trk_g3_0 <X> T_4_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (196 219)  (196 219)  routing T_4_13.lc_trk_g3_0 <X> T_4_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (197 219)  (197 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (198 219)  (198 219)  routing T_4_13.lc_trk_g0_6 <X> T_4_13.wire_logic_cluster/lc_5/in_1
 (36 11)  (204 219)  (204 219)  LC_5 Logic Functioning bit
 (41 11)  (209 219)  (209 219)  LC_5 Logic Functioning bit
 (45 11)  (213 219)  (213 219)  LC_5 Logic Functioning bit
 (17 12)  (185 220)  (185 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (186 220)  (186 220)  routing T_4_13.wire_logic_cluster/lc_1/out <X> T_4_13.lc_trk_g3_1
 (2 13)  (170 221)  (170 221)  Column buffer control bit: LH_colbuf_cntl_6

 (15 13)  (183 221)  (183 221)  routing T_4_13.sp4_v_t_29 <X> T_4_13.lc_trk_g3_0
 (16 13)  (184 221)  (184 221)  routing T_4_13.sp4_v_t_29 <X> T_4_13.lc_trk_g3_0
 (17 13)  (185 221)  (185 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (0 14)  (168 222)  (168 222)  routing T_4_13.glb_netwk_6 <X> T_4_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (169 222)  (169 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (182 222)  (182 222)  routing T_4_13.sp4_h_r_44 <X> T_4_13.lc_trk_g3_4
 (21 14)  (189 222)  (189 222)  routing T_4_13.rgt_op_7 <X> T_4_13.lc_trk_g3_7
 (22 14)  (190 222)  (190 222)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (192 222)  (192 222)  routing T_4_13.rgt_op_7 <X> T_4_13.lc_trk_g3_7
 (27 14)  (195 222)  (195 222)  routing T_4_13.lc_trk_g1_7 <X> T_4_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (197 222)  (197 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (198 222)  (198 222)  routing T_4_13.lc_trk_g1_7 <X> T_4_13.wire_logic_cluster/lc_7/in_1
 (31 14)  (199 222)  (199 222)  routing T_4_13.lc_trk_g2_4 <X> T_4_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (200 222)  (200 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (201 222)  (201 222)  routing T_4_13.lc_trk_g2_4 <X> T_4_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (204 222)  (204 222)  LC_7 Logic Functioning bit
 (37 14)  (205 222)  (205 222)  LC_7 Logic Functioning bit
 (38 14)  (206 222)  (206 222)  LC_7 Logic Functioning bit
 (42 14)  (210 222)  (210 222)  LC_7 Logic Functioning bit
 (43 14)  (211 222)  (211 222)  LC_7 Logic Functioning bit
 (45 14)  (213 222)  (213 222)  LC_7 Logic Functioning bit
 (0 15)  (168 223)  (168 223)  routing T_4_13.glb_netwk_6 <X> T_4_13.wire_logic_cluster/lc_7/s_r
 (14 15)  (182 223)  (182 223)  routing T_4_13.sp4_h_r_44 <X> T_4_13.lc_trk_g3_4
 (15 15)  (183 223)  (183 223)  routing T_4_13.sp4_h_r_44 <X> T_4_13.lc_trk_g3_4
 (16 15)  (184 223)  (184 223)  routing T_4_13.sp4_h_r_44 <X> T_4_13.lc_trk_g3_4
 (17 15)  (185 223)  (185 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (26 15)  (194 223)  (194 223)  routing T_4_13.lc_trk_g0_3 <X> T_4_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (197 223)  (197 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (198 223)  (198 223)  routing T_4_13.lc_trk_g1_7 <X> T_4_13.wire_logic_cluster/lc_7/in_1
 (32 15)  (200 223)  (200 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (201 223)  (201 223)  routing T_4_13.lc_trk_g3_0 <X> T_4_13.input_2_7
 (34 15)  (202 223)  (202 223)  routing T_4_13.lc_trk_g3_0 <X> T_4_13.input_2_7
 (36 15)  (204 223)  (204 223)  LC_7 Logic Functioning bit
 (37 15)  (205 223)  (205 223)  LC_7 Logic Functioning bit
 (38 15)  (206 223)  (206 223)  LC_7 Logic Functioning bit
 (40 15)  (208 223)  (208 223)  LC_7 Logic Functioning bit
 (41 15)  (209 223)  (209 223)  LC_7 Logic Functioning bit
 (42 15)  (210 223)  (210 223)  LC_7 Logic Functioning bit
 (43 15)  (211 223)  (211 223)  LC_7 Logic Functioning bit
 (45 15)  (213 223)  (213 223)  LC_7 Logic Functioning bit


LogicTile_5_13

 (2 1)  (224 209)  (224 209)  Column buffer control bit: LH_colbuf_cntl_1

 (22 1)  (244 209)  (244 209)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (246 209)  (246 209)  routing T_5_13.top_op_2 <X> T_5_13.lc_trk_g0_2
 (25 1)  (247 209)  (247 209)  routing T_5_13.top_op_2 <X> T_5_13.lc_trk_g0_2
 (1 2)  (223 210)  (223 210)  routing T_5_13.glb_netwk_4 <X> T_5_13.wire_logic_cluster/lc_7/clk
 (2 2)  (224 210)  (224 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (27 2)  (249 210)  (249 210)  routing T_5_13.lc_trk_g1_7 <X> T_5_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (251 210)  (251 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (252 210)  (252 210)  routing T_5_13.lc_trk_g1_7 <X> T_5_13.wire_logic_cluster/lc_1/in_1
 (31 2)  (253 210)  (253 210)  routing T_5_13.lc_trk_g1_5 <X> T_5_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (254 210)  (254 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (256 210)  (256 210)  routing T_5_13.lc_trk_g1_5 <X> T_5_13.wire_logic_cluster/lc_1/in_3
 (35 2)  (257 210)  (257 210)  routing T_5_13.lc_trk_g1_6 <X> T_5_13.input_2_1
 (36 2)  (258 210)  (258 210)  LC_1 Logic Functioning bit
 (22 3)  (244 211)  (244 211)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (246 211)  (246 211)  routing T_5_13.top_op_6 <X> T_5_13.lc_trk_g0_6
 (25 3)  (247 211)  (247 211)  routing T_5_13.top_op_6 <X> T_5_13.lc_trk_g0_6
 (26 3)  (248 211)  (248 211)  routing T_5_13.lc_trk_g3_2 <X> T_5_13.wire_logic_cluster/lc_1/in_0
 (27 3)  (249 211)  (249 211)  routing T_5_13.lc_trk_g3_2 <X> T_5_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (250 211)  (250 211)  routing T_5_13.lc_trk_g3_2 <X> T_5_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (251 211)  (251 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (252 211)  (252 211)  routing T_5_13.lc_trk_g1_7 <X> T_5_13.wire_logic_cluster/lc_1/in_1
 (32 3)  (254 211)  (254 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (256 211)  (256 211)  routing T_5_13.lc_trk_g1_6 <X> T_5_13.input_2_1
 (35 3)  (257 211)  (257 211)  routing T_5_13.lc_trk_g1_6 <X> T_5_13.input_2_1
 (53 3)  (275 211)  (275 211)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (1 4)  (223 212)  (223 212)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (25 4)  (247 212)  (247 212)  routing T_5_13.sp4_v_b_10 <X> T_5_13.lc_trk_g1_2
 (32 4)  (254 212)  (254 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (255 212)  (255 212)  routing T_5_13.lc_trk_g3_2 <X> T_5_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (256 212)  (256 212)  routing T_5_13.lc_trk_g3_2 <X> T_5_13.wire_logic_cluster/lc_2/in_3
 (40 4)  (262 212)  (262 212)  LC_2 Logic Functioning bit
 (41 4)  (263 212)  (263 212)  LC_2 Logic Functioning bit
 (42 4)  (264 212)  (264 212)  LC_2 Logic Functioning bit
 (43 4)  (265 212)  (265 212)  LC_2 Logic Functioning bit
 (45 4)  (267 212)  (267 212)  LC_2 Logic Functioning bit
 (15 5)  (237 213)  (237 213)  routing T_5_13.sp4_v_t_5 <X> T_5_13.lc_trk_g1_0
 (16 5)  (238 213)  (238 213)  routing T_5_13.sp4_v_t_5 <X> T_5_13.lc_trk_g1_0
 (17 5)  (239 213)  (239 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (22 5)  (244 213)  (244 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (245 213)  (245 213)  routing T_5_13.sp4_v_b_10 <X> T_5_13.lc_trk_g1_2
 (25 5)  (247 213)  (247 213)  routing T_5_13.sp4_v_b_10 <X> T_5_13.lc_trk_g1_2
 (31 5)  (253 213)  (253 213)  routing T_5_13.lc_trk_g3_2 <X> T_5_13.wire_logic_cluster/lc_2/in_3
 (40 5)  (262 213)  (262 213)  LC_2 Logic Functioning bit
 (41 5)  (263 213)  (263 213)  LC_2 Logic Functioning bit
 (42 5)  (264 213)  (264 213)  LC_2 Logic Functioning bit
 (43 5)  (265 213)  (265 213)  LC_2 Logic Functioning bit
 (44 5)  (266 213)  (266 213)  LC_2 Logic Functioning bit
 (45 5)  (267 213)  (267 213)  LC_2 Logic Functioning bit
 (46 5)  (268 213)  (268 213)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (17 6)  (239 214)  (239 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (21 6)  (243 214)  (243 214)  routing T_5_13.bnr_op_7 <X> T_5_13.lc_trk_g1_7
 (22 6)  (244 214)  (244 214)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (25 6)  (247 214)  (247 214)  routing T_5_13.wire_logic_cluster/lc_6/out <X> T_5_13.lc_trk_g1_6
 (37 6)  (259 214)  (259 214)  LC_3 Logic Functioning bit
 (39 6)  (261 214)  (261 214)  LC_3 Logic Functioning bit
 (40 6)  (262 214)  (262 214)  LC_3 Logic Functioning bit
 (42 6)  (264 214)  (264 214)  LC_3 Logic Functioning bit
 (45 6)  (267 214)  (267 214)  LC_3 Logic Functioning bit
 (21 7)  (243 215)  (243 215)  routing T_5_13.bnr_op_7 <X> T_5_13.lc_trk_g1_7
 (22 7)  (244 215)  (244 215)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (248 215)  (248 215)  routing T_5_13.lc_trk_g3_2 <X> T_5_13.wire_logic_cluster/lc_3/in_0
 (27 7)  (249 215)  (249 215)  routing T_5_13.lc_trk_g3_2 <X> T_5_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (250 215)  (250 215)  routing T_5_13.lc_trk_g3_2 <X> T_5_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (251 215)  (251 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (36 7)  (258 215)  (258 215)  LC_3 Logic Functioning bit
 (38 7)  (260 215)  (260 215)  LC_3 Logic Functioning bit
 (41 7)  (263 215)  (263 215)  LC_3 Logic Functioning bit
 (43 7)  (265 215)  (265 215)  LC_3 Logic Functioning bit
 (44 7)  (266 215)  (266 215)  LC_3 Logic Functioning bit
 (45 7)  (267 215)  (267 215)  LC_3 Logic Functioning bit
 (32 8)  (254 216)  (254 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (255 216)  (255 216)  routing T_5_13.lc_trk_g3_2 <X> T_5_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (256 216)  (256 216)  routing T_5_13.lc_trk_g3_2 <X> T_5_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (258 216)  (258 216)  LC_4 Logic Functioning bit
 (37 8)  (259 216)  (259 216)  LC_4 Logic Functioning bit
 (38 8)  (260 216)  (260 216)  LC_4 Logic Functioning bit
 (39 8)  (261 216)  (261 216)  LC_4 Logic Functioning bit
 (45 8)  (267 216)  (267 216)  LC_4 Logic Functioning bit
 (2 9)  (224 217)  (224 217)  Column buffer control bit: LH_colbuf_cntl_4

 (31 9)  (253 217)  (253 217)  routing T_5_13.lc_trk_g3_2 <X> T_5_13.wire_logic_cluster/lc_4/in_3
 (36 9)  (258 217)  (258 217)  LC_4 Logic Functioning bit
 (37 9)  (259 217)  (259 217)  LC_4 Logic Functioning bit
 (38 9)  (260 217)  (260 217)  LC_4 Logic Functioning bit
 (39 9)  (261 217)  (261 217)  LC_4 Logic Functioning bit
 (45 9)  (267 217)  (267 217)  LC_4 Logic Functioning bit
 (51 9)  (273 217)  (273 217)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (4 10)  (226 218)  (226 218)  routing T_5_13.sp4_v_b_10 <X> T_5_13.sp4_v_t_43
 (6 10)  (228 218)  (228 218)  routing T_5_13.sp4_v_b_10 <X> T_5_13.sp4_v_t_43
 (15 10)  (237 218)  (237 218)  routing T_5_13.sp4_h_r_45 <X> T_5_13.lc_trk_g2_5
 (16 10)  (238 218)  (238 218)  routing T_5_13.sp4_h_r_45 <X> T_5_13.lc_trk_g2_5
 (17 10)  (239 218)  (239 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (240 218)  (240 218)  routing T_5_13.sp4_h_r_45 <X> T_5_13.lc_trk_g2_5
 (37 10)  (259 218)  (259 218)  LC_5 Logic Functioning bit
 (39 10)  (261 218)  (261 218)  LC_5 Logic Functioning bit
 (40 10)  (262 218)  (262 218)  LC_5 Logic Functioning bit
 (42 10)  (264 218)  (264 218)  LC_5 Logic Functioning bit
 (45 10)  (267 218)  (267 218)  LC_5 Logic Functioning bit
 (46 10)  (268 218)  (268 218)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (273 218)  (273 218)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (18 11)  (240 219)  (240 219)  routing T_5_13.sp4_h_r_45 <X> T_5_13.lc_trk_g2_5
 (26 11)  (248 219)  (248 219)  routing T_5_13.lc_trk_g3_2 <X> T_5_13.wire_logic_cluster/lc_5/in_0
 (27 11)  (249 219)  (249 219)  routing T_5_13.lc_trk_g3_2 <X> T_5_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (250 219)  (250 219)  routing T_5_13.lc_trk_g3_2 <X> T_5_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (251 219)  (251 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (36 11)  (258 219)  (258 219)  LC_5 Logic Functioning bit
 (38 11)  (260 219)  (260 219)  LC_5 Logic Functioning bit
 (41 11)  (263 219)  (263 219)  LC_5 Logic Functioning bit
 (43 11)  (265 219)  (265 219)  LC_5 Logic Functioning bit
 (44 11)  (266 219)  (266 219)  LC_5 Logic Functioning bit
 (45 11)  (267 219)  (267 219)  LC_5 Logic Functioning bit
 (32 12)  (254 220)  (254 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (256 220)  (256 220)  routing T_5_13.lc_trk_g1_0 <X> T_5_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (258 220)  (258 220)  LC_6 Logic Functioning bit
 (37 12)  (259 220)  (259 220)  LC_6 Logic Functioning bit
 (38 12)  (260 220)  (260 220)  LC_6 Logic Functioning bit
 (39 12)  (261 220)  (261 220)  LC_6 Logic Functioning bit
 (45 12)  (267 220)  (267 220)  LC_6 Logic Functioning bit
 (48 12)  (270 220)  (270 220)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (2 13)  (224 221)  (224 221)  Column buffer control bit: LH_colbuf_cntl_6

 (22 13)  (244 221)  (244 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (36 13)  (258 221)  (258 221)  LC_6 Logic Functioning bit
 (37 13)  (259 221)  (259 221)  LC_6 Logic Functioning bit
 (38 13)  (260 221)  (260 221)  LC_6 Logic Functioning bit
 (39 13)  (261 221)  (261 221)  LC_6 Logic Functioning bit
 (45 13)  (267 221)  (267 221)  LC_6 Logic Functioning bit
 (46 13)  (268 221)  (268 221)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (52 13)  (274 221)  (274 221)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (53 13)  (275 221)  (275 221)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (222 222)  (222 222)  routing T_5_13.glb_netwk_6 <X> T_5_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (223 222)  (223 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (29 14)  (251 222)  (251 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (253 222)  (253 222)  routing T_5_13.lc_trk_g0_6 <X> T_5_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (254 222)  (254 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (35 14)  (257 222)  (257 222)  routing T_5_13.lc_trk_g2_5 <X> T_5_13.input_2_7
 (0 15)  (222 223)  (222 223)  routing T_5_13.glb_netwk_6 <X> T_5_13.wire_logic_cluster/lc_7/s_r
 (26 15)  (248 223)  (248 223)  routing T_5_13.lc_trk_g1_2 <X> T_5_13.wire_logic_cluster/lc_7/in_0
 (27 15)  (249 223)  (249 223)  routing T_5_13.lc_trk_g1_2 <X> T_5_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (251 223)  (251 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (252 223)  (252 223)  routing T_5_13.lc_trk_g0_2 <X> T_5_13.wire_logic_cluster/lc_7/in_1
 (31 15)  (253 223)  (253 223)  routing T_5_13.lc_trk_g0_6 <X> T_5_13.wire_logic_cluster/lc_7/in_3
 (32 15)  (254 223)  (254 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (255 223)  (255 223)  routing T_5_13.lc_trk_g2_5 <X> T_5_13.input_2_7
 (37 15)  (259 223)  (259 223)  LC_7 Logic Functioning bit


LogicTile_6_13

 (5 0)  (281 208)  (281 208)  routing T_6_13.sp4_v_b_6 <X> T_6_13.sp4_h_r_0
 (8 0)  (284 208)  (284 208)  routing T_6_13.sp4_v_b_7 <X> T_6_13.sp4_h_r_1
 (9 0)  (285 208)  (285 208)  routing T_6_13.sp4_v_b_7 <X> T_6_13.sp4_h_r_1
 (10 0)  (286 208)  (286 208)  routing T_6_13.sp4_v_b_7 <X> T_6_13.sp4_h_r_1
 (15 0)  (291 208)  (291 208)  routing T_6_13.bot_op_1 <X> T_6_13.lc_trk_g0_1
 (17 0)  (293 208)  (293 208)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (21 0)  (297 208)  (297 208)  routing T_6_13.lft_op_3 <X> T_6_13.lc_trk_g0_3
 (22 0)  (298 208)  (298 208)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (300 208)  (300 208)  routing T_6_13.lft_op_3 <X> T_6_13.lc_trk_g0_3
 (26 0)  (302 208)  (302 208)  routing T_6_13.lc_trk_g1_5 <X> T_6_13.wire_logic_cluster/lc_0/in_0
 (27 0)  (303 208)  (303 208)  routing T_6_13.lc_trk_g1_6 <X> T_6_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (305 208)  (305 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (306 208)  (306 208)  routing T_6_13.lc_trk_g1_6 <X> T_6_13.wire_logic_cluster/lc_0/in_1
 (31 0)  (307 208)  (307 208)  routing T_6_13.lc_trk_g1_4 <X> T_6_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (308 208)  (308 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (310 208)  (310 208)  routing T_6_13.lc_trk_g1_4 <X> T_6_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (311 208)  (311 208)  routing T_6_13.lc_trk_g2_6 <X> T_6_13.input_2_0
 (2 1)  (278 209)  (278 209)  Column buffer control bit: LH_colbuf_cntl_1

 (4 1)  (280 209)  (280 209)  routing T_6_13.sp4_v_b_6 <X> T_6_13.sp4_h_r_0
 (6 1)  (282 209)  (282 209)  routing T_6_13.sp4_v_b_6 <X> T_6_13.sp4_h_r_0
 (22 1)  (298 209)  (298 209)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (300 209)  (300 209)  routing T_6_13.bot_op_2 <X> T_6_13.lc_trk_g0_2
 (27 1)  (303 209)  (303 209)  routing T_6_13.lc_trk_g1_5 <X> T_6_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (305 209)  (305 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (306 209)  (306 209)  routing T_6_13.lc_trk_g1_6 <X> T_6_13.wire_logic_cluster/lc_0/in_1
 (32 1)  (308 209)  (308 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (309 209)  (309 209)  routing T_6_13.lc_trk_g2_6 <X> T_6_13.input_2_0
 (35 1)  (311 209)  (311 209)  routing T_6_13.lc_trk_g2_6 <X> T_6_13.input_2_0
 (37 1)  (313 209)  (313 209)  LC_0 Logic Functioning bit
 (1 2)  (277 210)  (277 210)  routing T_6_13.glb_netwk_4 <X> T_6_13.wire_logic_cluster/lc_7/clk
 (2 2)  (278 210)  (278 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (22 2)  (298 210)  (298 210)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (300 210)  (300 210)  routing T_6_13.bot_op_7 <X> T_6_13.lc_trk_g0_7
 (10 3)  (286 211)  (286 211)  routing T_6_13.sp4_h_l_45 <X> T_6_13.sp4_v_t_36
 (1 4)  (277 212)  (277 212)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (8 4)  (284 212)  (284 212)  routing T_6_13.sp4_v_b_4 <X> T_6_13.sp4_h_r_4
 (9 4)  (285 212)  (285 212)  routing T_6_13.sp4_v_b_4 <X> T_6_13.sp4_h_r_4
 (12 4)  (288 212)  (288 212)  routing T_6_13.sp4_v_b_5 <X> T_6_13.sp4_h_r_5
 (15 4)  (291 212)  (291 212)  routing T_6_13.bot_op_1 <X> T_6_13.lc_trk_g1_1
 (17 4)  (293 212)  (293 212)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (297 212)  (297 212)  routing T_6_13.sp4_v_b_3 <X> T_6_13.lc_trk_g1_3
 (22 4)  (298 212)  (298 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (299 212)  (299 212)  routing T_6_13.sp4_v_b_3 <X> T_6_13.lc_trk_g1_3
 (26 4)  (302 212)  (302 212)  routing T_6_13.lc_trk_g1_5 <X> T_6_13.wire_logic_cluster/lc_2/in_0
 (27 4)  (303 212)  (303 212)  routing T_6_13.lc_trk_g3_6 <X> T_6_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (304 212)  (304 212)  routing T_6_13.lc_trk_g3_6 <X> T_6_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (305 212)  (305 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (306 212)  (306 212)  routing T_6_13.lc_trk_g3_6 <X> T_6_13.wire_logic_cluster/lc_2/in_1
 (31 4)  (307 212)  (307 212)  routing T_6_13.lc_trk_g1_6 <X> T_6_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (308 212)  (308 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (310 212)  (310 212)  routing T_6_13.lc_trk_g1_6 <X> T_6_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (312 212)  (312 212)  LC_2 Logic Functioning bit
 (47 4)  (323 212)  (323 212)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (11 5)  (287 213)  (287 213)  routing T_6_13.sp4_v_b_5 <X> T_6_13.sp4_h_r_5
 (27 5)  (303 213)  (303 213)  routing T_6_13.lc_trk_g1_5 <X> T_6_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (305 213)  (305 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (306 213)  (306 213)  routing T_6_13.lc_trk_g3_6 <X> T_6_13.wire_logic_cluster/lc_2/in_1
 (31 5)  (307 213)  (307 213)  routing T_6_13.lc_trk_g1_6 <X> T_6_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (308 213)  (308 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (310 213)  (310 213)  routing T_6_13.lc_trk_g1_1 <X> T_6_13.input_2_2
 (48 5)  (324 213)  (324 213)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (17 6)  (293 214)  (293 214)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (294 214)  (294 214)  routing T_6_13.wire_logic_cluster/lc_5/out <X> T_6_13.lc_trk_g1_5
 (25 6)  (301 214)  (301 214)  routing T_6_13.sp4_v_b_6 <X> T_6_13.lc_trk_g1_6
 (28 6)  (304 214)  (304 214)  routing T_6_13.lc_trk_g2_6 <X> T_6_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (305 214)  (305 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (306 214)  (306 214)  routing T_6_13.lc_trk_g2_6 <X> T_6_13.wire_logic_cluster/lc_3/in_1
 (31 6)  (307 214)  (307 214)  routing T_6_13.lc_trk_g1_5 <X> T_6_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (308 214)  (308 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (310 214)  (310 214)  routing T_6_13.lc_trk_g1_5 <X> T_6_13.wire_logic_cluster/lc_3/in_3
 (37 6)  (313 214)  (313 214)  LC_3 Logic Functioning bit
 (38 6)  (314 214)  (314 214)  LC_3 Logic Functioning bit
 (39 6)  (315 214)  (315 214)  LC_3 Logic Functioning bit
 (40 6)  (316 214)  (316 214)  LC_3 Logic Functioning bit
 (41 6)  (317 214)  (317 214)  LC_3 Logic Functioning bit
 (42 6)  (318 214)  (318 214)  LC_3 Logic Functioning bit
 (43 6)  (319 214)  (319 214)  LC_3 Logic Functioning bit
 (15 7)  (291 215)  (291 215)  routing T_6_13.bot_op_4 <X> T_6_13.lc_trk_g1_4
 (17 7)  (293 215)  (293 215)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (298 215)  (298 215)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (299 215)  (299 215)  routing T_6_13.sp4_v_b_6 <X> T_6_13.lc_trk_g1_6
 (26 7)  (302 215)  (302 215)  routing T_6_13.lc_trk_g0_3 <X> T_6_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (305 215)  (305 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (306 215)  (306 215)  routing T_6_13.lc_trk_g2_6 <X> T_6_13.wire_logic_cluster/lc_3/in_1
 (32 7)  (308 215)  (308 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (312 215)  (312 215)  LC_3 Logic Functioning bit
 (37 7)  (313 215)  (313 215)  LC_3 Logic Functioning bit
 (38 7)  (314 215)  (314 215)  LC_3 Logic Functioning bit
 (39 7)  (315 215)  (315 215)  LC_3 Logic Functioning bit
 (40 7)  (316 215)  (316 215)  LC_3 Logic Functioning bit
 (41 7)  (317 215)  (317 215)  LC_3 Logic Functioning bit
 (42 7)  (318 215)  (318 215)  LC_3 Logic Functioning bit
 (43 7)  (319 215)  (319 215)  LC_3 Logic Functioning bit
 (28 8)  (304 216)  (304 216)  routing T_6_13.lc_trk_g2_5 <X> T_6_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (305 216)  (305 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (306 216)  (306 216)  routing T_6_13.lc_trk_g2_5 <X> T_6_13.wire_logic_cluster/lc_4/in_1
 (31 8)  (307 216)  (307 216)  routing T_6_13.lc_trk_g0_7 <X> T_6_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (308 216)  (308 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (312 216)  (312 216)  LC_4 Logic Functioning bit
 (37 8)  (313 216)  (313 216)  LC_4 Logic Functioning bit
 (39 8)  (315 216)  (315 216)  LC_4 Logic Functioning bit
 (40 8)  (316 216)  (316 216)  LC_4 Logic Functioning bit
 (41 8)  (317 216)  (317 216)  LC_4 Logic Functioning bit
 (42 8)  (318 216)  (318 216)  LC_4 Logic Functioning bit
 (43 8)  (319 216)  (319 216)  LC_4 Logic Functioning bit
 (50 8)  (326 216)  (326 216)  Cascade bit: LH_LC04_inmux02_5

 (2 9)  (278 217)  (278 217)  Column buffer control bit: LH_colbuf_cntl_4

 (26 9)  (302 217)  (302 217)  routing T_6_13.lc_trk_g1_3 <X> T_6_13.wire_logic_cluster/lc_4/in_0
 (27 9)  (303 217)  (303 217)  routing T_6_13.lc_trk_g1_3 <X> T_6_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (305 217)  (305 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (307 217)  (307 217)  routing T_6_13.lc_trk_g0_7 <X> T_6_13.wire_logic_cluster/lc_4/in_3
 (36 9)  (312 217)  (312 217)  LC_4 Logic Functioning bit
 (37 9)  (313 217)  (313 217)  LC_4 Logic Functioning bit
 (38 9)  (314 217)  (314 217)  LC_4 Logic Functioning bit
 (39 9)  (315 217)  (315 217)  LC_4 Logic Functioning bit
 (40 9)  (316 217)  (316 217)  LC_4 Logic Functioning bit
 (41 9)  (317 217)  (317 217)  LC_4 Logic Functioning bit
 (42 9)  (318 217)  (318 217)  LC_4 Logic Functioning bit
 (43 9)  (319 217)  (319 217)  LC_4 Logic Functioning bit
 (46 9)  (322 217)  (322 217)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (17 10)  (293 218)  (293 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (26 10)  (302 218)  (302 218)  routing T_6_13.lc_trk_g2_5 <X> T_6_13.wire_logic_cluster/lc_5/in_0
 (36 10)  (312 218)  (312 218)  LC_5 Logic Functioning bit
 (38 10)  (314 218)  (314 218)  LC_5 Logic Functioning bit
 (41 10)  (317 218)  (317 218)  LC_5 Logic Functioning bit
 (43 10)  (319 218)  (319 218)  LC_5 Logic Functioning bit
 (45 10)  (321 218)  (321 218)  LC_5 Logic Functioning bit
 (46 10)  (322 218)  (322 218)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (22 11)  (298 219)  (298 219)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (300 219)  (300 219)  routing T_6_13.tnr_op_6 <X> T_6_13.lc_trk_g2_6
 (28 11)  (304 219)  (304 219)  routing T_6_13.lc_trk_g2_5 <X> T_6_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (305 219)  (305 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (37 11)  (313 219)  (313 219)  LC_5 Logic Functioning bit
 (39 11)  (315 219)  (315 219)  LC_5 Logic Functioning bit
 (40 11)  (316 219)  (316 219)  LC_5 Logic Functioning bit
 (42 11)  (318 219)  (318 219)  LC_5 Logic Functioning bit
 (45 11)  (321 219)  (321 219)  LC_5 Logic Functioning bit
 (46 11)  (322 219)  (322 219)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (31 12)  (307 220)  (307 220)  routing T_6_13.lc_trk_g2_5 <X> T_6_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (308 220)  (308 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (309 220)  (309 220)  routing T_6_13.lc_trk_g2_5 <X> T_6_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (312 220)  (312 220)  LC_6 Logic Functioning bit
 (37 12)  (313 220)  (313 220)  LC_6 Logic Functioning bit
 (38 12)  (314 220)  (314 220)  LC_6 Logic Functioning bit
 (39 12)  (315 220)  (315 220)  LC_6 Logic Functioning bit
 (45 12)  (321 220)  (321 220)  LC_6 Logic Functioning bit
 (46 12)  (322 220)  (322 220)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (2 13)  (278 221)  (278 221)  Column buffer control bit: LH_colbuf_cntl_6

 (36 13)  (312 221)  (312 221)  LC_6 Logic Functioning bit
 (37 13)  (313 221)  (313 221)  LC_6 Logic Functioning bit
 (38 13)  (314 221)  (314 221)  LC_6 Logic Functioning bit
 (39 13)  (315 221)  (315 221)  LC_6 Logic Functioning bit
 (45 13)  (321 221)  (321 221)  LC_6 Logic Functioning bit
 (46 13)  (322 221)  (322 221)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (276 222)  (276 222)  routing T_6_13.glb_netwk_6 <X> T_6_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (277 222)  (277 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (26 14)  (302 222)  (302 222)  routing T_6_13.lc_trk_g3_4 <X> T_6_13.wire_logic_cluster/lc_7/in_0
 (28 14)  (304 222)  (304 222)  routing T_6_13.lc_trk_g2_6 <X> T_6_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (305 222)  (305 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (306 222)  (306 222)  routing T_6_13.lc_trk_g2_6 <X> T_6_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (308 222)  (308 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (312 222)  (312 222)  LC_7 Logic Functioning bit
 (38 14)  (314 222)  (314 222)  LC_7 Logic Functioning bit
 (0 15)  (276 223)  (276 223)  routing T_6_13.glb_netwk_6 <X> T_6_13.wire_logic_cluster/lc_7/s_r
 (14 15)  (290 223)  (290 223)  routing T_6_13.sp4_h_l_17 <X> T_6_13.lc_trk_g3_4
 (15 15)  (291 223)  (291 223)  routing T_6_13.sp4_h_l_17 <X> T_6_13.lc_trk_g3_4
 (16 15)  (292 223)  (292 223)  routing T_6_13.sp4_h_l_17 <X> T_6_13.lc_trk_g3_4
 (17 15)  (293 223)  (293 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (22 15)  (298 223)  (298 223)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (300 223)  (300 223)  routing T_6_13.tnr_op_6 <X> T_6_13.lc_trk_g3_6
 (27 15)  (303 223)  (303 223)  routing T_6_13.lc_trk_g3_4 <X> T_6_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (304 223)  (304 223)  routing T_6_13.lc_trk_g3_4 <X> T_6_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (305 223)  (305 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (306 223)  (306 223)  routing T_6_13.lc_trk_g2_6 <X> T_6_13.wire_logic_cluster/lc_7/in_1
 (31 15)  (307 223)  (307 223)  routing T_6_13.lc_trk_g0_2 <X> T_6_13.wire_logic_cluster/lc_7/in_3
 (46 15)  (322 223)  (322 223)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_7_13

 (22 0)  (356 208)  (356 208)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (358 208)  (358 208)  routing T_7_13.top_op_3 <X> T_7_13.lc_trk_g0_3
 (26 0)  (360 208)  (360 208)  routing T_7_13.lc_trk_g2_4 <X> T_7_13.wire_logic_cluster/lc_0/in_0
 (27 0)  (361 208)  (361 208)  routing T_7_13.lc_trk_g3_2 <X> T_7_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (362 208)  (362 208)  routing T_7_13.lc_trk_g3_2 <X> T_7_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (363 208)  (363 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (365 208)  (365 208)  routing T_7_13.lc_trk_g3_4 <X> T_7_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (366 208)  (366 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (367 208)  (367 208)  routing T_7_13.lc_trk_g3_4 <X> T_7_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (368 208)  (368 208)  routing T_7_13.lc_trk_g3_4 <X> T_7_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (369 208)  (369 208)  routing T_7_13.lc_trk_g0_4 <X> T_7_13.input_2_0
 (37 0)  (371 208)  (371 208)  LC_0 Logic Functioning bit
 (38 0)  (372 208)  (372 208)  LC_0 Logic Functioning bit
 (39 0)  (373 208)  (373 208)  LC_0 Logic Functioning bit
 (40 0)  (374 208)  (374 208)  LC_0 Logic Functioning bit
 (42 0)  (376 208)  (376 208)  LC_0 Logic Functioning bit
 (2 1)  (336 209)  (336 209)  Column buffer control bit: LH_colbuf_cntl_1

 (3 1)  (337 209)  (337 209)  routing T_7_13.sp12_h_l_23 <X> T_7_13.sp12_v_b_0
 (8 1)  (342 209)  (342 209)  routing T_7_13.sp4_v_t_47 <X> T_7_13.sp4_v_b_1
 (10 1)  (344 209)  (344 209)  routing T_7_13.sp4_v_t_47 <X> T_7_13.sp4_v_b_1
 (15 1)  (349 209)  (349 209)  routing T_7_13.bot_op_0 <X> T_7_13.lc_trk_g0_0
 (17 1)  (351 209)  (351 209)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (21 1)  (355 209)  (355 209)  routing T_7_13.top_op_3 <X> T_7_13.lc_trk_g0_3
 (28 1)  (362 209)  (362 209)  routing T_7_13.lc_trk_g2_4 <X> T_7_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (363 209)  (363 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (364 209)  (364 209)  routing T_7_13.lc_trk_g3_2 <X> T_7_13.wire_logic_cluster/lc_0/in_1
 (32 1)  (366 209)  (366 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (370 209)  (370 209)  LC_0 Logic Functioning bit
 (38 1)  (372 209)  (372 209)  LC_0 Logic Functioning bit
 (39 1)  (373 209)  (373 209)  LC_0 Logic Functioning bit
 (40 1)  (374 209)  (374 209)  LC_0 Logic Functioning bit
 (42 1)  (376 209)  (376 209)  LC_0 Logic Functioning bit
 (1 2)  (335 210)  (335 210)  routing T_7_13.glb_netwk_4 <X> T_7_13.wire_logic_cluster/lc_7/clk
 (2 2)  (336 210)  (336 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (14 2)  (348 210)  (348 210)  routing T_7_13.wire_logic_cluster/lc_4/out <X> T_7_13.lc_trk_g0_4
 (15 2)  (349 210)  (349 210)  routing T_7_13.top_op_5 <X> T_7_13.lc_trk_g0_5
 (17 2)  (351 210)  (351 210)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (26 2)  (360 210)  (360 210)  routing T_7_13.lc_trk_g1_4 <X> T_7_13.wire_logic_cluster/lc_1/in_0
 (27 2)  (361 210)  (361 210)  routing T_7_13.lc_trk_g1_5 <X> T_7_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (363 210)  (363 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (364 210)  (364 210)  routing T_7_13.lc_trk_g1_5 <X> T_7_13.wire_logic_cluster/lc_1/in_1
 (31 2)  (365 210)  (365 210)  routing T_7_13.lc_trk_g2_4 <X> T_7_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (366 210)  (366 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (367 210)  (367 210)  routing T_7_13.lc_trk_g2_4 <X> T_7_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (370 210)  (370 210)  LC_1 Logic Functioning bit
 (38 2)  (372 210)  (372 210)  LC_1 Logic Functioning bit
 (17 3)  (351 211)  (351 211)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (352 211)  (352 211)  routing T_7_13.top_op_5 <X> T_7_13.lc_trk_g0_5
 (27 3)  (361 211)  (361 211)  routing T_7_13.lc_trk_g1_4 <X> T_7_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (363 211)  (363 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (1 4)  (335 212)  (335 212)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (5 4)  (339 212)  (339 212)  routing T_7_13.sp4_v_b_9 <X> T_7_13.sp4_h_r_3
 (14 4)  (348 212)  (348 212)  routing T_7_13.sp4_h_l_5 <X> T_7_13.lc_trk_g1_0
 (29 4)  (363 212)  (363 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (365 212)  (365 212)  routing T_7_13.lc_trk_g3_4 <X> T_7_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (366 212)  (366 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (367 212)  (367 212)  routing T_7_13.lc_trk_g3_4 <X> T_7_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (368 212)  (368 212)  routing T_7_13.lc_trk_g3_4 <X> T_7_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (370 212)  (370 212)  LC_2 Logic Functioning bit
 (41 4)  (375 212)  (375 212)  LC_2 Logic Functioning bit
 (43 4)  (377 212)  (377 212)  LC_2 Logic Functioning bit
 (50 4)  (384 212)  (384 212)  Cascade bit: LH_LC02_inmux02_5

 (53 4)  (387 212)  (387 212)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (4 5)  (338 213)  (338 213)  routing T_7_13.sp4_v_b_9 <X> T_7_13.sp4_h_r_3
 (6 5)  (340 213)  (340 213)  routing T_7_13.sp4_v_b_9 <X> T_7_13.sp4_h_r_3
 (14 5)  (348 213)  (348 213)  routing T_7_13.sp4_h_l_5 <X> T_7_13.lc_trk_g1_0
 (15 5)  (349 213)  (349 213)  routing T_7_13.sp4_h_l_5 <X> T_7_13.lc_trk_g1_0
 (16 5)  (350 213)  (350 213)  routing T_7_13.sp4_h_l_5 <X> T_7_13.lc_trk_g1_0
 (17 5)  (351 213)  (351 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (29 5)  (363 213)  (363 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (364 213)  (364 213)  routing T_7_13.lc_trk_g0_3 <X> T_7_13.wire_logic_cluster/lc_2/in_1
 (36 5)  (370 213)  (370 213)  LC_2 Logic Functioning bit
 (40 5)  (374 213)  (374 213)  LC_2 Logic Functioning bit
 (42 5)  (376 213)  (376 213)  LC_2 Logic Functioning bit
 (52 5)  (386 213)  (386 213)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (14 6)  (348 214)  (348 214)  routing T_7_13.wire_logic_cluster/lc_4/out <X> T_7_13.lc_trk_g1_4
 (15 6)  (349 214)  (349 214)  routing T_7_13.lft_op_5 <X> T_7_13.lc_trk_g1_5
 (17 6)  (351 214)  (351 214)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (352 214)  (352 214)  routing T_7_13.lft_op_5 <X> T_7_13.lc_trk_g1_5
 (25 6)  (359 214)  (359 214)  routing T_7_13.wire_logic_cluster/lc_6/out <X> T_7_13.lc_trk_g1_6
 (26 6)  (360 214)  (360 214)  routing T_7_13.lc_trk_g1_4 <X> T_7_13.wire_logic_cluster/lc_3/in_0
 (27 6)  (361 214)  (361 214)  routing T_7_13.lc_trk_g1_5 <X> T_7_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (363 214)  (363 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (364 214)  (364 214)  routing T_7_13.lc_trk_g1_5 <X> T_7_13.wire_logic_cluster/lc_3/in_1
 (31 6)  (365 214)  (365 214)  routing T_7_13.lc_trk_g2_4 <X> T_7_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (366 214)  (366 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (367 214)  (367 214)  routing T_7_13.lc_trk_g2_4 <X> T_7_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (370 214)  (370 214)  LC_3 Logic Functioning bit
 (38 6)  (372 214)  (372 214)  LC_3 Logic Functioning bit
 (17 7)  (351 215)  (351 215)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (356 215)  (356 215)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (361 215)  (361 215)  routing T_7_13.lc_trk_g1_4 <X> T_7_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (363 215)  (363 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (11 8)  (345 216)  (345 216)  routing T_7_13.sp4_h_l_39 <X> T_7_13.sp4_v_b_8
 (13 8)  (347 216)  (347 216)  routing T_7_13.sp4_h_l_39 <X> T_7_13.sp4_v_b_8
 (32 8)  (366 216)  (366 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (368 216)  (368 216)  routing T_7_13.lc_trk_g1_0 <X> T_7_13.wire_logic_cluster/lc_4/in_3
 (40 8)  (374 216)  (374 216)  LC_4 Logic Functioning bit
 (41 8)  (375 216)  (375 216)  LC_4 Logic Functioning bit
 (42 8)  (376 216)  (376 216)  LC_4 Logic Functioning bit
 (43 8)  (377 216)  (377 216)  LC_4 Logic Functioning bit
 (45 8)  (379 216)  (379 216)  LC_4 Logic Functioning bit
 (2 9)  (336 217)  (336 217)  Column buffer control bit: LH_colbuf_cntl_4

 (12 9)  (346 217)  (346 217)  routing T_7_13.sp4_h_l_39 <X> T_7_13.sp4_v_b_8
 (40 9)  (374 217)  (374 217)  LC_4 Logic Functioning bit
 (41 9)  (375 217)  (375 217)  LC_4 Logic Functioning bit
 (42 9)  (376 217)  (376 217)  LC_4 Logic Functioning bit
 (43 9)  (377 217)  (377 217)  LC_4 Logic Functioning bit
 (44 9)  (378 217)  (378 217)  LC_4 Logic Functioning bit
 (45 9)  (379 217)  (379 217)  LC_4 Logic Functioning bit
 (14 10)  (348 218)  (348 218)  routing T_7_13.bnl_op_4 <X> T_7_13.lc_trk_g2_4
 (36 10)  (370 218)  (370 218)  LC_5 Logic Functioning bit
 (38 10)  (372 218)  (372 218)  LC_5 Logic Functioning bit
 (41 10)  (375 218)  (375 218)  LC_5 Logic Functioning bit
 (43 10)  (377 218)  (377 218)  LC_5 Logic Functioning bit
 (45 10)  (379 218)  (379 218)  LC_5 Logic Functioning bit
 (14 11)  (348 219)  (348 219)  routing T_7_13.bnl_op_4 <X> T_7_13.lc_trk_g2_4
 (17 11)  (351 219)  (351 219)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (27 11)  (361 219)  (361 219)  routing T_7_13.lc_trk_g1_0 <X> T_7_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (363 219)  (363 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (37 11)  (371 219)  (371 219)  LC_5 Logic Functioning bit
 (39 11)  (373 219)  (373 219)  LC_5 Logic Functioning bit
 (40 11)  (374 219)  (374 219)  LC_5 Logic Functioning bit
 (42 11)  (376 219)  (376 219)  LC_5 Logic Functioning bit
 (45 11)  (379 219)  (379 219)  LC_5 Logic Functioning bit
 (48 11)  (382 219)  (382 219)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (25 12)  (359 220)  (359 220)  routing T_7_13.bnl_op_2 <X> T_7_13.lc_trk_g3_2
 (32 12)  (366 220)  (366 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (368 220)  (368 220)  routing T_7_13.lc_trk_g1_0 <X> T_7_13.wire_logic_cluster/lc_6/in_3
 (40 12)  (374 220)  (374 220)  LC_6 Logic Functioning bit
 (41 12)  (375 220)  (375 220)  LC_6 Logic Functioning bit
 (42 12)  (376 220)  (376 220)  LC_6 Logic Functioning bit
 (43 12)  (377 220)  (377 220)  LC_6 Logic Functioning bit
 (45 12)  (379 220)  (379 220)  LC_6 Logic Functioning bit
 (47 12)  (381 220)  (381 220)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (51 12)  (385 220)  (385 220)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (386 220)  (386 220)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (2 13)  (336 221)  (336 221)  Column buffer control bit: LH_colbuf_cntl_6

 (22 13)  (356 221)  (356 221)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (359 221)  (359 221)  routing T_7_13.bnl_op_2 <X> T_7_13.lc_trk_g3_2
 (40 13)  (374 221)  (374 221)  LC_6 Logic Functioning bit
 (41 13)  (375 221)  (375 221)  LC_6 Logic Functioning bit
 (42 13)  (376 221)  (376 221)  LC_6 Logic Functioning bit
 (43 13)  (377 221)  (377 221)  LC_6 Logic Functioning bit
 (44 13)  (378 221)  (378 221)  LC_6 Logic Functioning bit
 (45 13)  (379 221)  (379 221)  LC_6 Logic Functioning bit
 (51 13)  (385 221)  (385 221)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (52 13)  (386 221)  (386 221)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (334 222)  (334 222)  routing T_7_13.glb_netwk_6 <X> T_7_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (335 222)  (335 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (348 222)  (348 222)  routing T_7_13.sp4_h_r_36 <X> T_7_13.lc_trk_g3_4
 (26 14)  (360 222)  (360 222)  routing T_7_13.lc_trk_g1_6 <X> T_7_13.wire_logic_cluster/lc_7/in_0
 (27 14)  (361 222)  (361 222)  routing T_7_13.lc_trk_g1_5 <X> T_7_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (363 222)  (363 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (364 222)  (364 222)  routing T_7_13.lc_trk_g1_5 <X> T_7_13.wire_logic_cluster/lc_7/in_1
 (31 14)  (365 222)  (365 222)  routing T_7_13.lc_trk_g2_4 <X> T_7_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (366 222)  (366 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (367 222)  (367 222)  routing T_7_13.lc_trk_g2_4 <X> T_7_13.wire_logic_cluster/lc_7/in_3
 (35 14)  (369 222)  (369 222)  routing T_7_13.lc_trk_g0_5 <X> T_7_13.input_2_7
 (36 14)  (370 222)  (370 222)  LC_7 Logic Functioning bit
 (0 15)  (334 223)  (334 223)  routing T_7_13.glb_netwk_6 <X> T_7_13.wire_logic_cluster/lc_7/s_r
 (15 15)  (349 223)  (349 223)  routing T_7_13.sp4_h_r_36 <X> T_7_13.lc_trk_g3_4
 (16 15)  (350 223)  (350 223)  routing T_7_13.sp4_h_r_36 <X> T_7_13.lc_trk_g3_4
 (17 15)  (351 223)  (351 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (26 15)  (360 223)  (360 223)  routing T_7_13.lc_trk_g1_6 <X> T_7_13.wire_logic_cluster/lc_7/in_0
 (27 15)  (361 223)  (361 223)  routing T_7_13.lc_trk_g1_6 <X> T_7_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (363 223)  (363 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (32 15)  (366 223)  (366 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7


LogicTile_8_13

 (8 0)  (396 208)  (396 208)  routing T_8_13.sp4_h_l_36 <X> T_8_13.sp4_h_r_1
 (13 0)  (401 208)  (401 208)  routing T_8_13.sp4_h_l_39 <X> T_8_13.sp4_v_b_2
 (14 0)  (402 208)  (402 208)  routing T_8_13.lft_op_0 <X> T_8_13.lc_trk_g0_0
 (26 0)  (414 208)  (414 208)  routing T_8_13.lc_trk_g1_5 <X> T_8_13.wire_logic_cluster/lc_0/in_0
 (28 0)  (416 208)  (416 208)  routing T_8_13.lc_trk_g2_3 <X> T_8_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (417 208)  (417 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (419 208)  (419 208)  routing T_8_13.lc_trk_g1_4 <X> T_8_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (420 208)  (420 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (422 208)  (422 208)  routing T_8_13.lc_trk_g1_4 <X> T_8_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (424 208)  (424 208)  LC_0 Logic Functioning bit
 (37 0)  (425 208)  (425 208)  LC_0 Logic Functioning bit
 (38 0)  (426 208)  (426 208)  LC_0 Logic Functioning bit
 (42 0)  (430 208)  (430 208)  LC_0 Logic Functioning bit
 (8 1)  (396 209)  (396 209)  routing T_8_13.sp4_h_l_36 <X> T_8_13.sp4_v_b_1
 (9 1)  (397 209)  (397 209)  routing T_8_13.sp4_h_l_36 <X> T_8_13.sp4_v_b_1
 (12 1)  (400 209)  (400 209)  routing T_8_13.sp4_h_l_39 <X> T_8_13.sp4_v_b_2
 (15 1)  (403 209)  (403 209)  routing T_8_13.lft_op_0 <X> T_8_13.lc_trk_g0_0
 (17 1)  (405 209)  (405 209)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (27 1)  (415 209)  (415 209)  routing T_8_13.lc_trk_g1_5 <X> T_8_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (417 209)  (417 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (418 209)  (418 209)  routing T_8_13.lc_trk_g2_3 <X> T_8_13.wire_logic_cluster/lc_0/in_1
 (32 1)  (420 209)  (420 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (421 209)  (421 209)  routing T_8_13.lc_trk_g3_1 <X> T_8_13.input_2_0
 (34 1)  (422 209)  (422 209)  routing T_8_13.lc_trk_g3_1 <X> T_8_13.input_2_0
 (36 1)  (424 209)  (424 209)  LC_0 Logic Functioning bit
 (43 1)  (431 209)  (431 209)  LC_0 Logic Functioning bit
 (48 1)  (436 209)  (436 209)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (52 1)  (440 209)  (440 209)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (53 1)  (441 209)  (441 209)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (21 2)  (409 210)  (409 210)  routing T_8_13.lft_op_7 <X> T_8_13.lc_trk_g0_7
 (22 2)  (410 210)  (410 210)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (412 210)  (412 210)  routing T_8_13.lft_op_7 <X> T_8_13.lc_trk_g0_7
 (28 2)  (416 210)  (416 210)  routing T_8_13.lc_trk_g2_2 <X> T_8_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (417 210)  (417 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (420 210)  (420 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (421 210)  (421 210)  routing T_8_13.lc_trk_g2_0 <X> T_8_13.wire_logic_cluster/lc_1/in_3
 (35 2)  (423 210)  (423 210)  routing T_8_13.lc_trk_g3_6 <X> T_8_13.input_2_1
 (27 3)  (415 211)  (415 211)  routing T_8_13.lc_trk_g3_0 <X> T_8_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (416 211)  (416 211)  routing T_8_13.lc_trk_g3_0 <X> T_8_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (417 211)  (417 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (418 211)  (418 211)  routing T_8_13.lc_trk_g2_2 <X> T_8_13.wire_logic_cluster/lc_1/in_1
 (32 3)  (420 211)  (420 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (421 211)  (421 211)  routing T_8_13.lc_trk_g3_6 <X> T_8_13.input_2_1
 (34 3)  (422 211)  (422 211)  routing T_8_13.lc_trk_g3_6 <X> T_8_13.input_2_1
 (35 3)  (423 211)  (423 211)  routing T_8_13.lc_trk_g3_6 <X> T_8_13.input_2_1
 (36 3)  (424 211)  (424 211)  LC_1 Logic Functioning bit
 (53 3)  (441 211)  (441 211)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (15 4)  (403 212)  (403 212)  routing T_8_13.sp4_h_r_1 <X> T_8_13.lc_trk_g1_1
 (16 4)  (404 212)  (404 212)  routing T_8_13.sp4_h_r_1 <X> T_8_13.lc_trk_g1_1
 (17 4)  (405 212)  (405 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (26 4)  (414 212)  (414 212)  routing T_8_13.lc_trk_g2_4 <X> T_8_13.wire_logic_cluster/lc_2/in_0
 (27 4)  (415 212)  (415 212)  routing T_8_13.lc_trk_g3_6 <X> T_8_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (416 212)  (416 212)  routing T_8_13.lc_trk_g3_6 <X> T_8_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (417 212)  (417 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (418 212)  (418 212)  routing T_8_13.lc_trk_g3_6 <X> T_8_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (420 212)  (420 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (421 212)  (421 212)  routing T_8_13.lc_trk_g3_0 <X> T_8_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (422 212)  (422 212)  routing T_8_13.lc_trk_g3_0 <X> T_8_13.wire_logic_cluster/lc_2/in_3
 (41 4)  (429 212)  (429 212)  LC_2 Logic Functioning bit
 (18 5)  (406 213)  (406 213)  routing T_8_13.sp4_h_r_1 <X> T_8_13.lc_trk_g1_1
 (28 5)  (416 213)  (416 213)  routing T_8_13.lc_trk_g2_4 <X> T_8_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (417 213)  (417 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (418 213)  (418 213)  routing T_8_13.lc_trk_g3_6 <X> T_8_13.wire_logic_cluster/lc_2/in_1
 (32 5)  (420 213)  (420 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (14 6)  (402 214)  (402 214)  routing T_8_13.wire_logic_cluster/lc_4/out <X> T_8_13.lc_trk_g1_4
 (17 6)  (405 214)  (405 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (17 7)  (405 215)  (405 215)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (406 215)  (406 215)  routing T_8_13.sp4_r_v_b_29 <X> T_8_13.lc_trk_g1_5
 (21 8)  (409 216)  (409 216)  routing T_8_13.sp4_v_t_14 <X> T_8_13.lc_trk_g2_3
 (22 8)  (410 216)  (410 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (411 216)  (411 216)  routing T_8_13.sp4_v_t_14 <X> T_8_13.lc_trk_g2_3
 (25 8)  (413 216)  (413 216)  routing T_8_13.sp4_h_r_34 <X> T_8_13.lc_trk_g2_2
 (27 8)  (415 216)  (415 216)  routing T_8_13.lc_trk_g3_4 <X> T_8_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (416 216)  (416 216)  routing T_8_13.lc_trk_g3_4 <X> T_8_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (417 216)  (417 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (418 216)  (418 216)  routing T_8_13.lc_trk_g3_4 <X> T_8_13.wire_logic_cluster/lc_4/in_1
 (31 8)  (419 216)  (419 216)  routing T_8_13.lc_trk_g0_7 <X> T_8_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (420 216)  (420 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (424 216)  (424 216)  LC_4 Logic Functioning bit
 (37 8)  (425 216)  (425 216)  LC_4 Logic Functioning bit
 (38 8)  (426 216)  (426 216)  LC_4 Logic Functioning bit
 (39 8)  (427 216)  (427 216)  LC_4 Logic Functioning bit
 (41 8)  (429 216)  (429 216)  LC_4 Logic Functioning bit
 (43 8)  (431 216)  (431 216)  LC_4 Logic Functioning bit
 (15 9)  (403 217)  (403 217)  routing T_8_13.sp4_v_t_29 <X> T_8_13.lc_trk_g2_0
 (16 9)  (404 217)  (404 217)  routing T_8_13.sp4_v_t_29 <X> T_8_13.lc_trk_g2_0
 (17 9)  (405 217)  (405 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (410 217)  (410 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (411 217)  (411 217)  routing T_8_13.sp4_h_r_34 <X> T_8_13.lc_trk_g2_2
 (24 9)  (412 217)  (412 217)  routing T_8_13.sp4_h_r_34 <X> T_8_13.lc_trk_g2_2
 (31 9)  (419 217)  (419 217)  routing T_8_13.lc_trk_g0_7 <X> T_8_13.wire_logic_cluster/lc_4/in_3
 (37 9)  (425 217)  (425 217)  LC_4 Logic Functioning bit
 (39 9)  (427 217)  (427 217)  LC_4 Logic Functioning bit
 (14 10)  (402 218)  (402 218)  routing T_8_13.sp4_h_r_36 <X> T_8_13.lc_trk_g2_4
 (25 10)  (413 218)  (413 218)  routing T_8_13.sp4_h_r_38 <X> T_8_13.lc_trk_g2_6
 (28 10)  (416 218)  (416 218)  routing T_8_13.lc_trk_g2_6 <X> T_8_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (417 218)  (417 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (418 218)  (418 218)  routing T_8_13.lc_trk_g2_6 <X> T_8_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (420 218)  (420 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (422 218)  (422 218)  routing T_8_13.lc_trk_g1_1 <X> T_8_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (424 218)  (424 218)  LC_5 Logic Functioning bit
 (37 10)  (425 218)  (425 218)  LC_5 Logic Functioning bit
 (50 10)  (438 218)  (438 218)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (403 219)  (403 219)  routing T_8_13.sp4_h_r_36 <X> T_8_13.lc_trk_g2_4
 (16 11)  (404 219)  (404 219)  routing T_8_13.sp4_h_r_36 <X> T_8_13.lc_trk_g2_4
 (17 11)  (405 219)  (405 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (410 219)  (410 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (411 219)  (411 219)  routing T_8_13.sp4_h_r_38 <X> T_8_13.lc_trk_g2_6
 (24 11)  (412 219)  (412 219)  routing T_8_13.sp4_h_r_38 <X> T_8_13.lc_trk_g2_6
 (27 11)  (415 219)  (415 219)  routing T_8_13.lc_trk_g3_0 <X> T_8_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (416 219)  (416 219)  routing T_8_13.lc_trk_g3_0 <X> T_8_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (417 219)  (417 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (418 219)  (418 219)  routing T_8_13.lc_trk_g2_6 <X> T_8_13.wire_logic_cluster/lc_5/in_1
 (36 11)  (424 219)  (424 219)  LC_5 Logic Functioning bit
 (37 11)  (425 219)  (425 219)  LC_5 Logic Functioning bit
 (41 11)  (429 219)  (429 219)  LC_5 Logic Functioning bit
 (43 11)  (431 219)  (431 219)  LC_5 Logic Functioning bit
 (17 12)  (405 220)  (405 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (406 220)  (406 220)  routing T_8_13.wire_logic_cluster/lc_1/out <X> T_8_13.lc_trk_g3_1
 (14 13)  (402 221)  (402 221)  routing T_8_13.sp4_h_r_24 <X> T_8_13.lc_trk_g3_0
 (15 13)  (403 221)  (403 221)  routing T_8_13.sp4_h_r_24 <X> T_8_13.lc_trk_g3_0
 (16 13)  (404 221)  (404 221)  routing T_8_13.sp4_h_r_24 <X> T_8_13.lc_trk_g3_0
 (17 13)  (405 221)  (405 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (14 15)  (402 223)  (402 223)  routing T_8_13.sp4_h_l_17 <X> T_8_13.lc_trk_g3_4
 (15 15)  (403 223)  (403 223)  routing T_8_13.sp4_h_l_17 <X> T_8_13.lc_trk_g3_4
 (16 15)  (404 223)  (404 223)  routing T_8_13.sp4_h_l_17 <X> T_8_13.lc_trk_g3_4
 (17 15)  (405 223)  (405 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (22 15)  (410 223)  (410 223)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (412 223)  (412 223)  routing T_8_13.tnl_op_6 <X> T_8_13.lc_trk_g3_6
 (25 15)  (413 223)  (413 223)  routing T_8_13.tnl_op_6 <X> T_8_13.lc_trk_g3_6


LogicTile_9_13

 (22 0)  (464 208)  (464 208)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (465 208)  (465 208)  routing T_9_13.sp12_h_l_16 <X> T_9_13.lc_trk_g0_3
 (26 0)  (468 208)  (468 208)  routing T_9_13.lc_trk_g0_4 <X> T_9_13.wire_logic_cluster/lc_0/in_0
 (27 0)  (469 208)  (469 208)  routing T_9_13.lc_trk_g3_0 <X> T_9_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (470 208)  (470 208)  routing T_9_13.lc_trk_g3_0 <X> T_9_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (471 208)  (471 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (473 208)  (473 208)  routing T_9_13.lc_trk_g3_4 <X> T_9_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (474 208)  (474 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (475 208)  (475 208)  routing T_9_13.lc_trk_g3_4 <X> T_9_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (476 208)  (476 208)  routing T_9_13.lc_trk_g3_4 <X> T_9_13.wire_logic_cluster/lc_0/in_3
 (39 0)  (481 208)  (481 208)  LC_0 Logic Functioning bit
 (40 0)  (482 208)  (482 208)  LC_0 Logic Functioning bit
 (41 0)  (483 208)  (483 208)  LC_0 Logic Functioning bit
 (43 0)  (485 208)  (485 208)  LC_0 Logic Functioning bit
 (51 0)  (493 208)  (493 208)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (21 1)  (463 209)  (463 209)  routing T_9_13.sp12_h_l_16 <X> T_9_13.lc_trk_g0_3
 (29 1)  (471 209)  (471 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (474 209)  (474 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (476 209)  (476 209)  routing T_9_13.lc_trk_g1_1 <X> T_9_13.input_2_0
 (36 1)  (478 209)  (478 209)  LC_0 Logic Functioning bit
 (38 1)  (480 209)  (480 209)  LC_0 Logic Functioning bit
 (39 1)  (481 209)  (481 209)  LC_0 Logic Functioning bit
 (40 1)  (482 209)  (482 209)  LC_0 Logic Functioning bit
 (41 1)  (483 209)  (483 209)  LC_0 Logic Functioning bit
 (43 1)  (485 209)  (485 209)  LC_0 Logic Functioning bit
 (14 2)  (456 210)  (456 210)  routing T_9_13.lft_op_4 <X> T_9_13.lc_trk_g0_4
 (22 2)  (464 210)  (464 210)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (465 210)  (465 210)  routing T_9_13.sp4_h_r_7 <X> T_9_13.lc_trk_g0_7
 (24 2)  (466 210)  (466 210)  routing T_9_13.sp4_h_r_7 <X> T_9_13.lc_trk_g0_7
 (15 3)  (457 211)  (457 211)  routing T_9_13.lft_op_4 <X> T_9_13.lc_trk_g0_4
 (17 3)  (459 211)  (459 211)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (21 3)  (463 211)  (463 211)  routing T_9_13.sp4_h_r_7 <X> T_9_13.lc_trk_g0_7
 (22 3)  (464 211)  (464 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (465 211)  (465 211)  routing T_9_13.sp4_v_b_22 <X> T_9_13.lc_trk_g0_6
 (24 3)  (466 211)  (466 211)  routing T_9_13.sp4_v_b_22 <X> T_9_13.lc_trk_g0_6
 (15 4)  (457 212)  (457 212)  routing T_9_13.lft_op_1 <X> T_9_13.lc_trk_g1_1
 (17 4)  (459 212)  (459 212)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (460 212)  (460 212)  routing T_9_13.lft_op_1 <X> T_9_13.lc_trk_g1_1
 (26 4)  (468 212)  (468 212)  routing T_9_13.lc_trk_g1_7 <X> T_9_13.wire_logic_cluster/lc_2/in_0
 (27 4)  (469 212)  (469 212)  routing T_9_13.lc_trk_g1_2 <X> T_9_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (471 212)  (471 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (474 212)  (474 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (475 212)  (475 212)  routing T_9_13.lc_trk_g3_2 <X> T_9_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (476 212)  (476 212)  routing T_9_13.lc_trk_g3_2 <X> T_9_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (478 212)  (478 212)  LC_2 Logic Functioning bit
 (38 4)  (480 212)  (480 212)  LC_2 Logic Functioning bit
 (53 4)  (495 212)  (495 212)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (22 5)  (464 213)  (464 213)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (466 213)  (466 213)  routing T_9_13.top_op_2 <X> T_9_13.lc_trk_g1_2
 (25 5)  (467 213)  (467 213)  routing T_9_13.top_op_2 <X> T_9_13.lc_trk_g1_2
 (26 5)  (468 213)  (468 213)  routing T_9_13.lc_trk_g1_7 <X> T_9_13.wire_logic_cluster/lc_2/in_0
 (27 5)  (469 213)  (469 213)  routing T_9_13.lc_trk_g1_7 <X> T_9_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (471 213)  (471 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (472 213)  (472 213)  routing T_9_13.lc_trk_g1_2 <X> T_9_13.wire_logic_cluster/lc_2/in_1
 (31 5)  (473 213)  (473 213)  routing T_9_13.lc_trk_g3_2 <X> T_9_13.wire_logic_cluster/lc_2/in_3
 (36 5)  (478 213)  (478 213)  LC_2 Logic Functioning bit
 (37 5)  (479 213)  (479 213)  LC_2 Logic Functioning bit
 (38 5)  (480 213)  (480 213)  LC_2 Logic Functioning bit
 (39 5)  (481 213)  (481 213)  LC_2 Logic Functioning bit
 (41 5)  (483 213)  (483 213)  LC_2 Logic Functioning bit
 (43 5)  (485 213)  (485 213)  LC_2 Logic Functioning bit
 (14 6)  (456 214)  (456 214)  routing T_9_13.sp4_h_l_1 <X> T_9_13.lc_trk_g1_4
 (22 6)  (464 214)  (464 214)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (465 214)  (465 214)  routing T_9_13.sp4_v_b_23 <X> T_9_13.lc_trk_g1_7
 (24 6)  (466 214)  (466 214)  routing T_9_13.sp4_v_b_23 <X> T_9_13.lc_trk_g1_7
 (15 7)  (457 215)  (457 215)  routing T_9_13.sp4_h_l_1 <X> T_9_13.lc_trk_g1_4
 (16 7)  (458 215)  (458 215)  routing T_9_13.sp4_h_l_1 <X> T_9_13.lc_trk_g1_4
 (17 7)  (459 215)  (459 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (9 8)  (451 216)  (451 216)  routing T_9_13.sp4_h_l_41 <X> T_9_13.sp4_h_r_7
 (10 8)  (452 216)  (452 216)  routing T_9_13.sp4_h_l_41 <X> T_9_13.sp4_h_r_7
 (15 8)  (457 216)  (457 216)  routing T_9_13.tnl_op_1 <X> T_9_13.lc_trk_g2_1
 (17 8)  (459 216)  (459 216)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (18 9)  (460 217)  (460 217)  routing T_9_13.tnl_op_1 <X> T_9_13.lc_trk_g2_1
 (26 10)  (468 218)  (468 218)  routing T_9_13.lc_trk_g1_4 <X> T_9_13.wire_logic_cluster/lc_5/in_0
 (27 10)  (469 218)  (469 218)  routing T_9_13.lc_trk_g1_1 <X> T_9_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (471 218)  (471 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (473 218)  (473 218)  routing T_9_13.lc_trk_g0_4 <X> T_9_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (474 218)  (474 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (477 218)  (477 218)  routing T_9_13.lc_trk_g0_7 <X> T_9_13.input_2_5
 (36 10)  (478 218)  (478 218)  LC_5 Logic Functioning bit
 (52 10)  (494 218)  (494 218)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (27 11)  (469 219)  (469 219)  routing T_9_13.lc_trk_g1_4 <X> T_9_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (471 219)  (471 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (474 219)  (474 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (477 219)  (477 219)  routing T_9_13.lc_trk_g0_7 <X> T_9_13.input_2_5
 (36 11)  (478 219)  (478 219)  LC_5 Logic Functioning bit
 (37 11)  (479 219)  (479 219)  LC_5 Logic Functioning bit
 (43 11)  (485 219)  (485 219)  LC_5 Logic Functioning bit
 (48 11)  (490 219)  (490 219)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (14 12)  (456 220)  (456 220)  routing T_9_13.sp4_h_r_40 <X> T_9_13.lc_trk_g3_0
 (26 12)  (468 220)  (468 220)  routing T_9_13.lc_trk_g0_6 <X> T_9_13.wire_logic_cluster/lc_6/in_0
 (28 12)  (470 220)  (470 220)  routing T_9_13.lc_trk_g2_1 <X> T_9_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (471 220)  (471 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (474 220)  (474 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (37 12)  (479 220)  (479 220)  LC_6 Logic Functioning bit
 (38 12)  (480 220)  (480 220)  LC_6 Logic Functioning bit
 (39 12)  (481 220)  (481 220)  LC_6 Logic Functioning bit
 (40 12)  (482 220)  (482 220)  LC_6 Logic Functioning bit
 (41 12)  (483 220)  (483 220)  LC_6 Logic Functioning bit
 (42 12)  (484 220)  (484 220)  LC_6 Logic Functioning bit
 (50 12)  (492 220)  (492 220)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (456 221)  (456 221)  routing T_9_13.sp4_h_r_40 <X> T_9_13.lc_trk_g3_0
 (15 13)  (457 221)  (457 221)  routing T_9_13.sp4_h_r_40 <X> T_9_13.lc_trk_g3_0
 (16 13)  (458 221)  (458 221)  routing T_9_13.sp4_h_r_40 <X> T_9_13.lc_trk_g3_0
 (17 13)  (459 221)  (459 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (22 13)  (464 221)  (464 221)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (466 221)  (466 221)  routing T_9_13.tnl_op_2 <X> T_9_13.lc_trk_g3_2
 (25 13)  (467 221)  (467 221)  routing T_9_13.tnl_op_2 <X> T_9_13.lc_trk_g3_2
 (26 13)  (468 221)  (468 221)  routing T_9_13.lc_trk_g0_6 <X> T_9_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (471 221)  (471 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (473 221)  (473 221)  routing T_9_13.lc_trk_g0_3 <X> T_9_13.wire_logic_cluster/lc_6/in_3
 (39 13)  (481 221)  (481 221)  LC_6 Logic Functioning bit
 (40 13)  (482 221)  (482 221)  LC_6 Logic Functioning bit
 (41 13)  (483 221)  (483 221)  LC_6 Logic Functioning bit
 (43 13)  (485 221)  (485 221)  LC_6 Logic Functioning bit
 (6 14)  (448 222)  (448 222)  routing T_9_13.sp4_h_l_41 <X> T_9_13.sp4_v_t_44
 (14 14)  (456 222)  (456 222)  routing T_9_13.sp4_h_r_36 <X> T_9_13.lc_trk_g3_4
 (15 15)  (457 223)  (457 223)  routing T_9_13.sp4_h_r_36 <X> T_9_13.lc_trk_g3_4
 (16 15)  (458 223)  (458 223)  routing T_9_13.sp4_h_r_36 <X> T_9_13.lc_trk_g3_4
 (17 15)  (459 223)  (459 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4


RAM_Tile_10_13

 (7 1)  (503 209)  (503 209)  Ram config bit: MEMB_Power_Up_Control

 (12 11)  (508 219)  (508 219)  routing T_10_13.sp4_h_l_45 <X> T_10_13.sp4_v_t_45


LogicTile_11_13

 (19 0)  (557 208)  (557 208)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (22 4)  (560 212)  (560 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (561 212)  (561 212)  routing T_11_13.sp4_h_r_3 <X> T_11_13.lc_trk_g1_3
 (24 4)  (562 212)  (562 212)  routing T_11_13.sp4_h_r_3 <X> T_11_13.lc_trk_g1_3
 (27 4)  (565 212)  (565 212)  routing T_11_13.lc_trk_g3_4 <X> T_11_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (566 212)  (566 212)  routing T_11_13.lc_trk_g3_4 <X> T_11_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (567 212)  (567 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (568 212)  (568 212)  routing T_11_13.lc_trk_g3_4 <X> T_11_13.wire_logic_cluster/lc_2/in_1
 (31 4)  (569 212)  (569 212)  routing T_11_13.lc_trk_g1_4 <X> T_11_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (570 212)  (570 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (572 212)  (572 212)  routing T_11_13.lc_trk_g1_4 <X> T_11_13.wire_logic_cluster/lc_2/in_3
 (35 4)  (573 212)  (573 212)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.input_2_2
 (36 4)  (574 212)  (574 212)  LC_2 Logic Functioning bit
 (6 5)  (544 213)  (544 213)  routing T_11_13.sp4_h_l_38 <X> T_11_13.sp4_h_r_3
 (21 5)  (559 213)  (559 213)  routing T_11_13.sp4_h_r_3 <X> T_11_13.lc_trk_g1_3
 (26 5)  (564 213)  (564 213)  routing T_11_13.lc_trk_g1_3 <X> T_11_13.wire_logic_cluster/lc_2/in_0
 (27 5)  (565 213)  (565 213)  routing T_11_13.lc_trk_g1_3 <X> T_11_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (567 213)  (567 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (570 213)  (570 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (571 213)  (571 213)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.input_2_2
 (34 5)  (572 213)  (572 213)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.input_2_2
 (35 5)  (573 213)  (573 213)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.input_2_2
 (37 5)  (575 213)  (575 213)  LC_2 Logic Functioning bit
 (42 5)  (580 213)  (580 213)  LC_2 Logic Functioning bit
 (16 7)  (554 215)  (554 215)  routing T_11_13.sp12_h_r_12 <X> T_11_13.lc_trk_g1_4
 (17 7)  (555 215)  (555 215)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (14 14)  (552 222)  (552 222)  routing T_11_13.sp4_h_r_36 <X> T_11_13.lc_trk_g3_4
 (22 14)  (560 222)  (560 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (561 222)  (561 222)  routing T_11_13.sp4_h_r_31 <X> T_11_13.lc_trk_g3_7
 (24 14)  (562 222)  (562 222)  routing T_11_13.sp4_h_r_31 <X> T_11_13.lc_trk_g3_7
 (15 15)  (553 223)  (553 223)  routing T_11_13.sp4_h_r_36 <X> T_11_13.lc_trk_g3_4
 (16 15)  (554 223)  (554 223)  routing T_11_13.sp4_h_r_36 <X> T_11_13.lc_trk_g3_4
 (17 15)  (555 223)  (555 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (21 15)  (559 223)  (559 223)  routing T_11_13.sp4_h_r_31 <X> T_11_13.lc_trk_g3_7


LogicTile_12_13



IO_Tile_13_13

 (3 6)  (649 214)  (649 214)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 217)  (649 217)  IO control bit: IORIGHT_IE_0



IO_Tile_0_12

 (16 0)  (1 192)  (1 192)  IOB_0 IO Functioning bit
 (3 1)  (14 193)  (14 193)  IO control bit: BIOLEFT_REN_1

 (17 3)  (0 195)  (0 195)  IOB_0 IO Functioning bit
 (13 4)  (4 196)  (4 196)  routing T_0_12.lc_trk_g0_4 <X> T_0_12.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 196)  (1 196)  IOB_0 IO Functioning bit
 (4 5)  (13 197)  (13 197)  routing T_0_12.span12_horz_20 <X> T_0_12.lc_trk_g0_4
 (6 5)  (11 197)  (11 197)  routing T_0_12.span12_horz_20 <X> T_0_12.lc_trk_g0_4
 (7 5)  (10 197)  (10 197)  Enable bit of Mux _local_links/g0_mux_4 => span12_horz_20 lc_trk_g0_4
 (9 5)  (8 197)  (8 197)  Column buffer control bit: BIOLEFT_half_column_clock_enable_4

 (13 5)  (4 197)  (4 197)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (14 198)  (14 198)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 201)  (14 201)  IO control bit: BIOLEFT_IE_0



LogicTile_1_12

 (15 0)  (33 192)  (33 192)  routing T_1_12.bot_op_1 <X> T_1_12.lc_trk_g0_1
 (17 0)  (35 192)  (35 192)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (28 0)  (46 192)  (46 192)  routing T_1_12.lc_trk_g2_7 <X> T_1_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 192)  (47 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (48 192)  (48 192)  routing T_1_12.lc_trk_g2_7 <X> T_1_12.wire_logic_cluster/lc_0/in_1
 (31 0)  (49 192)  (49 192)  routing T_1_12.lc_trk_g3_6 <X> T_1_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (50 192)  (50 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (51 192)  (51 192)  routing T_1_12.lc_trk_g3_6 <X> T_1_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (52 192)  (52 192)  routing T_1_12.lc_trk_g3_6 <X> T_1_12.wire_logic_cluster/lc_0/in_3
 (22 1)  (40 193)  (40 193)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (42 193)  (42 193)  routing T_1_12.top_op_2 <X> T_1_12.lc_trk_g0_2
 (25 1)  (43 193)  (43 193)  routing T_1_12.top_op_2 <X> T_1_12.lc_trk_g0_2
 (26 1)  (44 193)  (44 193)  routing T_1_12.lc_trk_g2_2 <X> T_1_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (46 193)  (46 193)  routing T_1_12.lc_trk_g2_2 <X> T_1_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 193)  (47 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (48 193)  (48 193)  routing T_1_12.lc_trk_g2_7 <X> T_1_12.wire_logic_cluster/lc_0/in_1
 (31 1)  (49 193)  (49 193)  routing T_1_12.lc_trk_g3_6 <X> T_1_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (50 193)  (50 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (52 193)  (52 193)  routing T_1_12.lc_trk_g1_3 <X> T_1_12.input_2_0
 (35 1)  (53 193)  (53 193)  routing T_1_12.lc_trk_g1_3 <X> T_1_12.input_2_0
 (38 1)  (56 193)  (56 193)  LC_0 Logic Functioning bit
 (1 2)  (19 194)  (19 194)  routing T_1_12.glb_netwk_4 <X> T_1_12.wire_logic_cluster/lc_7/clk
 (2 2)  (20 194)  (20 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (17 2)  (35 194)  (35 194)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (36 194)  (36 194)  routing T_1_12.wire_logic_cluster/lc_5/out <X> T_1_12.lc_trk_g0_5
 (26 2)  (44 194)  (44 194)  routing T_1_12.lc_trk_g2_5 <X> T_1_12.wire_logic_cluster/lc_1/in_0
 (27 2)  (45 194)  (45 194)  routing T_1_12.lc_trk_g3_7 <X> T_1_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (46 194)  (46 194)  routing T_1_12.lc_trk_g3_7 <X> T_1_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 194)  (47 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (48 194)  (48 194)  routing T_1_12.lc_trk_g3_7 <X> T_1_12.wire_logic_cluster/lc_1/in_1
 (32 2)  (50 194)  (50 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (51 194)  (51 194)  routing T_1_12.lc_trk_g2_2 <X> T_1_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (54 194)  (54 194)  LC_1 Logic Functioning bit
 (38 2)  (56 194)  (56 194)  LC_1 Logic Functioning bit
 (28 3)  (46 195)  (46 195)  routing T_1_12.lc_trk_g2_5 <X> T_1_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 195)  (47 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (48 195)  (48 195)  routing T_1_12.lc_trk_g3_7 <X> T_1_12.wire_logic_cluster/lc_1/in_1
 (31 3)  (49 195)  (49 195)  routing T_1_12.lc_trk_g2_2 <X> T_1_12.wire_logic_cluster/lc_1/in_3
 (1 4)  (19 196)  (19 196)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (21 4)  (39 196)  (39 196)  routing T_1_12.wire_logic_cluster/lc_3/out <X> T_1_12.lc_trk_g1_3
 (22 4)  (40 196)  (40 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (31 4)  (49 196)  (49 196)  routing T_1_12.lc_trk_g1_6 <X> T_1_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (50 196)  (50 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (52 196)  (52 196)  routing T_1_12.lc_trk_g1_6 <X> T_1_12.wire_logic_cluster/lc_2/in_3
 (35 4)  (53 196)  (53 196)  routing T_1_12.lc_trk_g3_7 <X> T_1_12.input_2_2
 (37 4)  (55 196)  (55 196)  LC_2 Logic Functioning bit
 (38 4)  (56 196)  (56 196)  LC_2 Logic Functioning bit
 (41 4)  (59 196)  (59 196)  LC_2 Logic Functioning bit
 (43 4)  (61 196)  (61 196)  LC_2 Logic Functioning bit
 (45 4)  (63 196)  (63 196)  LC_2 Logic Functioning bit
 (52 4)  (70 196)  (70 196)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (0 5)  (18 197)  (18 197)  routing T_1_12.glb_netwk_3 <X> T_1_12.wire_logic_cluster/lc_7/cen
 (17 5)  (35 197)  (35 197)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (26 5)  (44 197)  (44 197)  routing T_1_12.lc_trk_g2_2 <X> T_1_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (46 197)  (46 197)  routing T_1_12.lc_trk_g2_2 <X> T_1_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 197)  (47 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (49 197)  (49 197)  routing T_1_12.lc_trk_g1_6 <X> T_1_12.wire_logic_cluster/lc_2/in_3
 (32 5)  (50 197)  (50 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (51 197)  (51 197)  routing T_1_12.lc_trk_g3_7 <X> T_1_12.input_2_2
 (34 5)  (52 197)  (52 197)  routing T_1_12.lc_trk_g3_7 <X> T_1_12.input_2_2
 (35 5)  (53 197)  (53 197)  routing T_1_12.lc_trk_g3_7 <X> T_1_12.input_2_2
 (36 5)  (54 197)  (54 197)  LC_2 Logic Functioning bit
 (39 5)  (57 197)  (57 197)  LC_2 Logic Functioning bit
 (40 5)  (58 197)  (58 197)  LC_2 Logic Functioning bit
 (42 5)  (60 197)  (60 197)  LC_2 Logic Functioning bit
 (45 5)  (63 197)  (63 197)  LC_2 Logic Functioning bit
 (15 6)  (33 198)  (33 198)  routing T_1_12.bot_op_5 <X> T_1_12.lc_trk_g1_5
 (17 6)  (35 198)  (35 198)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (26 6)  (44 198)  (44 198)  routing T_1_12.lc_trk_g0_5 <X> T_1_12.wire_logic_cluster/lc_3/in_0
 (27 6)  (45 198)  (45 198)  routing T_1_12.lc_trk_g1_3 <X> T_1_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 198)  (47 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (50 198)  (50 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (51 198)  (51 198)  routing T_1_12.lc_trk_g2_0 <X> T_1_12.wire_logic_cluster/lc_3/in_3
 (35 6)  (53 198)  (53 198)  routing T_1_12.lc_trk_g1_6 <X> T_1_12.input_2_3
 (38 6)  (56 198)  (56 198)  LC_3 Logic Functioning bit
 (41 6)  (59 198)  (59 198)  LC_3 Logic Functioning bit
 (43 6)  (61 198)  (61 198)  LC_3 Logic Functioning bit
 (45 6)  (63 198)  (63 198)  LC_3 Logic Functioning bit
 (2 7)  (20 199)  (20 199)  Column buffer control bit: LH_colbuf_cntl_3

 (22 7)  (40 199)  (40 199)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (42 199)  (42 199)  routing T_1_12.bot_op_6 <X> T_1_12.lc_trk_g1_6
 (29 7)  (47 199)  (47 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (48 199)  (48 199)  routing T_1_12.lc_trk_g1_3 <X> T_1_12.wire_logic_cluster/lc_3/in_1
 (32 7)  (50 199)  (50 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (52 199)  (52 199)  routing T_1_12.lc_trk_g1_6 <X> T_1_12.input_2_3
 (35 7)  (53 199)  (53 199)  routing T_1_12.lc_trk_g1_6 <X> T_1_12.input_2_3
 (36 7)  (54 199)  (54 199)  LC_3 Logic Functioning bit
 (37 7)  (55 199)  (55 199)  LC_3 Logic Functioning bit
 (38 7)  (56 199)  (56 199)  LC_3 Logic Functioning bit
 (41 7)  (59 199)  (59 199)  LC_3 Logic Functioning bit
 (43 7)  (61 199)  (61 199)  LC_3 Logic Functioning bit
 (45 7)  (63 199)  (63 199)  LC_3 Logic Functioning bit
 (25 8)  (43 200)  (43 200)  routing T_1_12.wire_logic_cluster/lc_2/out <X> T_1_12.lc_trk_g2_2
 (27 8)  (45 200)  (45 200)  routing T_1_12.lc_trk_g1_6 <X> T_1_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 200)  (47 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 200)  (48 200)  routing T_1_12.lc_trk_g1_6 <X> T_1_12.wire_logic_cluster/lc_4/in_1
 (31 8)  (49 200)  (49 200)  routing T_1_12.lc_trk_g0_5 <X> T_1_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (50 200)  (50 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (54 200)  (54 200)  LC_4 Logic Functioning bit
 (2 9)  (20 201)  (20 201)  Column buffer control bit: LH_colbuf_cntl_4

 (15 9)  (33 201)  (33 201)  routing T_1_12.sp4_v_t_29 <X> T_1_12.lc_trk_g2_0
 (16 9)  (34 201)  (34 201)  routing T_1_12.sp4_v_t_29 <X> T_1_12.lc_trk_g2_0
 (17 9)  (35 201)  (35 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (40 201)  (40 201)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (44 201)  (44 201)  routing T_1_12.lc_trk_g1_3 <X> T_1_12.wire_logic_cluster/lc_4/in_0
 (27 9)  (45 201)  (45 201)  routing T_1_12.lc_trk_g1_3 <X> T_1_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 201)  (47 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (48 201)  (48 201)  routing T_1_12.lc_trk_g1_6 <X> T_1_12.wire_logic_cluster/lc_4/in_1
 (32 9)  (50 201)  (50 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (51 201)  (51 201)  routing T_1_12.lc_trk_g2_0 <X> T_1_12.input_2_4
 (17 10)  (35 202)  (35 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (39 202)  (39 202)  routing T_1_12.wire_logic_cluster/lc_7/out <X> T_1_12.lc_trk_g2_7
 (22 10)  (40 202)  (40 202)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (44 202)  (44 202)  routing T_1_12.lc_trk_g0_5 <X> T_1_12.wire_logic_cluster/lc_5/in_0
 (28 10)  (46 202)  (46 202)  routing T_1_12.lc_trk_g2_0 <X> T_1_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 202)  (47 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (50 202)  (50 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (53 202)  (53 202)  routing T_1_12.lc_trk_g1_6 <X> T_1_12.input_2_5
 (41 10)  (59 202)  (59 202)  LC_5 Logic Functioning bit
 (45 10)  (63 202)  (63 202)  LC_5 Logic Functioning bit
 (18 11)  (36 203)  (36 203)  routing T_1_12.sp4_r_v_b_37 <X> T_1_12.lc_trk_g2_5
 (29 11)  (47 203)  (47 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (49 203)  (49 203)  routing T_1_12.lc_trk_g0_2 <X> T_1_12.wire_logic_cluster/lc_5/in_3
 (32 11)  (50 203)  (50 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (52 203)  (52 203)  routing T_1_12.lc_trk_g1_6 <X> T_1_12.input_2_5
 (35 11)  (53 203)  (53 203)  routing T_1_12.lc_trk_g1_6 <X> T_1_12.input_2_5
 (40 11)  (58 203)  (58 203)  LC_5 Logic Functioning bit
 (42 11)  (60 203)  (60 203)  LC_5 Logic Functioning bit
 (43 11)  (61 203)  (61 203)  LC_5 Logic Functioning bit
 (45 11)  (63 203)  (63 203)  LC_5 Logic Functioning bit
 (48 11)  (66 203)  (66 203)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (16 12)  (34 204)  (34 204)  routing T_1_12.sp4_v_t_12 <X> T_1_12.lc_trk_g3_1
 (17 12)  (35 204)  (35 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (36 204)  (36 204)  routing T_1_12.sp4_v_t_12 <X> T_1_12.lc_trk_g3_1
 (29 12)  (47 204)  (47 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (49 204)  (49 204)  routing T_1_12.lc_trk_g3_6 <X> T_1_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (50 204)  (50 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (51 204)  (51 204)  routing T_1_12.lc_trk_g3_6 <X> T_1_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (52 204)  (52 204)  routing T_1_12.lc_trk_g3_6 <X> T_1_12.wire_logic_cluster/lc_6/in_3
 (37 12)  (55 204)  (55 204)  LC_6 Logic Functioning bit
 (39 12)  (57 204)  (57 204)  LC_6 Logic Functioning bit
 (45 12)  (63 204)  (63 204)  LC_6 Logic Functioning bit
 (2 13)  (20 205)  (20 205)  Column buffer control bit: LH_colbuf_cntl_6

 (26 13)  (44 205)  (44 205)  routing T_1_12.lc_trk_g0_2 <X> T_1_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 205)  (47 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (49 205)  (49 205)  routing T_1_12.lc_trk_g3_6 <X> T_1_12.wire_logic_cluster/lc_6/in_3
 (32 13)  (50 205)  (50 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (51 205)  (51 205)  routing T_1_12.lc_trk_g3_1 <X> T_1_12.input_2_6
 (34 13)  (52 205)  (52 205)  routing T_1_12.lc_trk_g3_1 <X> T_1_12.input_2_6
 (38 13)  (56 205)  (56 205)  LC_6 Logic Functioning bit
 (43 13)  (61 205)  (61 205)  LC_6 Logic Functioning bit
 (45 13)  (63 205)  (63 205)  LC_6 Logic Functioning bit
 (0 14)  (18 206)  (18 206)  routing T_1_12.glb_netwk_6 <X> T_1_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 206)  (19 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (21 14)  (39 206)  (39 206)  routing T_1_12.sp4_v_t_26 <X> T_1_12.lc_trk_g3_7
 (22 14)  (40 206)  (40 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (41 206)  (41 206)  routing T_1_12.sp4_v_t_26 <X> T_1_12.lc_trk_g3_7
 (25 14)  (43 206)  (43 206)  routing T_1_12.wire_logic_cluster/lc_6/out <X> T_1_12.lc_trk_g3_6
 (26 14)  (44 206)  (44 206)  routing T_1_12.lc_trk_g2_7 <X> T_1_12.wire_logic_cluster/lc_7/in_0
 (27 14)  (45 206)  (45 206)  routing T_1_12.lc_trk_g1_5 <X> T_1_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 206)  (47 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (48 206)  (48 206)  routing T_1_12.lc_trk_g1_5 <X> T_1_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (50 206)  (50 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (41 14)  (59 206)  (59 206)  LC_7 Logic Functioning bit
 (45 14)  (63 206)  (63 206)  LC_7 Logic Functioning bit
 (0 15)  (18 207)  (18 207)  routing T_1_12.glb_netwk_6 <X> T_1_12.wire_logic_cluster/lc_7/s_r
 (21 15)  (39 207)  (39 207)  routing T_1_12.sp4_v_t_26 <X> T_1_12.lc_trk_g3_7
 (22 15)  (40 207)  (40 207)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (44 207)  (44 207)  routing T_1_12.lc_trk_g2_7 <X> T_1_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (46 207)  (46 207)  routing T_1_12.lc_trk_g2_7 <X> T_1_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 207)  (47 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (49 207)  (49 207)  routing T_1_12.lc_trk_g0_2 <X> T_1_12.wire_logic_cluster/lc_7/in_3
 (32 15)  (50 207)  (50 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (52 207)  (52 207)  routing T_1_12.lc_trk_g1_0 <X> T_1_12.input_2_7
 (40 15)  (58 207)  (58 207)  LC_7 Logic Functioning bit
 (42 15)  (60 207)  (60 207)  LC_7 Logic Functioning bit
 (43 15)  (61 207)  (61 207)  LC_7 Logic Functioning bit
 (45 15)  (63 207)  (63 207)  LC_7 Logic Functioning bit


LogicTile_2_12

 (0 0)  (72 192)  (72 192)  Negative Clock bit

 (31 0)  (103 192)  (103 192)  routing T_2_12.lc_trk_g2_5 <X> T_2_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 192)  (104 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 192)  (105 192)  routing T_2_12.lc_trk_g2_5 <X> T_2_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (108 192)  (108 192)  LC_0 Logic Functioning bit
 (37 0)  (109 192)  (109 192)  LC_0 Logic Functioning bit
 (38 0)  (110 192)  (110 192)  LC_0 Logic Functioning bit
 (39 0)  (111 192)  (111 192)  LC_0 Logic Functioning bit
 (45 0)  (117 192)  (117 192)  LC_0 Logic Functioning bit
 (22 1)  (94 193)  (94 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (95 193)  (95 193)  routing T_2_12.sp4_v_b_18 <X> T_2_12.lc_trk_g0_2
 (24 1)  (96 193)  (96 193)  routing T_2_12.sp4_v_b_18 <X> T_2_12.lc_trk_g0_2
 (36 1)  (108 193)  (108 193)  LC_0 Logic Functioning bit
 (37 1)  (109 193)  (109 193)  LC_0 Logic Functioning bit
 (38 1)  (110 193)  (110 193)  LC_0 Logic Functioning bit
 (39 1)  (111 193)  (111 193)  LC_0 Logic Functioning bit
 (51 1)  (123 193)  (123 193)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (1 2)  (73 194)  (73 194)  routing T_2_12.glb_netwk_4 <X> T_2_12.wire_logic_cluster/lc_7/clk
 (2 2)  (74 194)  (74 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (3 2)  (75 194)  (75 194)  routing T_2_12.sp12_v_t_23 <X> T_2_12.sp12_h_l_23
 (26 2)  (98 194)  (98 194)  routing T_2_12.lc_trk_g2_7 <X> T_2_12.wire_logic_cluster/lc_1/in_0
 (36 2)  (108 194)  (108 194)  LC_1 Logic Functioning bit
 (38 2)  (110 194)  (110 194)  LC_1 Logic Functioning bit
 (41 2)  (113 194)  (113 194)  LC_1 Logic Functioning bit
 (43 2)  (115 194)  (115 194)  LC_1 Logic Functioning bit
 (45 2)  (117 194)  (117 194)  LC_1 Logic Functioning bit
 (52 2)  (124 194)  (124 194)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (26 3)  (98 195)  (98 195)  routing T_2_12.lc_trk_g2_7 <X> T_2_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (100 195)  (100 195)  routing T_2_12.lc_trk_g2_7 <X> T_2_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 195)  (101 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (37 3)  (109 195)  (109 195)  LC_1 Logic Functioning bit
 (39 3)  (111 195)  (111 195)  LC_1 Logic Functioning bit
 (40 3)  (112 195)  (112 195)  LC_1 Logic Functioning bit
 (42 3)  (114 195)  (114 195)  LC_1 Logic Functioning bit
 (1 4)  (73 196)  (73 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (26 4)  (98 196)  (98 196)  routing T_2_12.lc_trk_g1_5 <X> T_2_12.wire_logic_cluster/lc_2/in_0
 (36 4)  (108 196)  (108 196)  LC_2 Logic Functioning bit
 (38 4)  (110 196)  (110 196)  LC_2 Logic Functioning bit
 (41 4)  (113 196)  (113 196)  LC_2 Logic Functioning bit
 (43 4)  (115 196)  (115 196)  LC_2 Logic Functioning bit
 (45 4)  (117 196)  (117 196)  LC_2 Logic Functioning bit
 (1 5)  (73 197)  (73 197)  routing T_2_12.lc_trk_g0_2 <X> T_2_12.wire_logic_cluster/lc_7/cen
 (27 5)  (99 197)  (99 197)  routing T_2_12.lc_trk_g1_5 <X> T_2_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 197)  (101 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (37 5)  (109 197)  (109 197)  LC_2 Logic Functioning bit
 (39 5)  (111 197)  (111 197)  LC_2 Logic Functioning bit
 (40 5)  (112 197)  (112 197)  LC_2 Logic Functioning bit
 (42 5)  (114 197)  (114 197)  LC_2 Logic Functioning bit
 (51 5)  (123 197)  (123 197)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (89 198)  (89 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (22 6)  (94 198)  (94 198)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (95 198)  (95 198)  routing T_2_12.sp12_h_r_23 <X> T_2_12.lc_trk_g1_7
 (36 6)  (108 198)  (108 198)  LC_3 Logic Functioning bit
 (38 6)  (110 198)  (110 198)  LC_3 Logic Functioning bit
 (41 6)  (113 198)  (113 198)  LC_3 Logic Functioning bit
 (43 6)  (115 198)  (115 198)  LC_3 Logic Functioning bit
 (45 6)  (117 198)  (117 198)  LC_3 Logic Functioning bit
 (17 7)  (89 199)  (89 199)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (21 7)  (93 199)  (93 199)  routing T_2_12.sp12_h_r_23 <X> T_2_12.lc_trk_g1_7
 (28 7)  (100 199)  (100 199)  routing T_2_12.lc_trk_g2_1 <X> T_2_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 199)  (101 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (37 7)  (109 199)  (109 199)  LC_3 Logic Functioning bit
 (39 7)  (111 199)  (111 199)  LC_3 Logic Functioning bit
 (40 7)  (112 199)  (112 199)  LC_3 Logic Functioning bit
 (42 7)  (114 199)  (114 199)  LC_3 Logic Functioning bit
 (51 7)  (123 199)  (123 199)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (17 8)  (89 200)  (89 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (31 8)  (103 200)  (103 200)  routing T_2_12.lc_trk_g1_4 <X> T_2_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 200)  (104 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (106 200)  (106 200)  routing T_2_12.lc_trk_g1_4 <X> T_2_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (108 200)  (108 200)  LC_4 Logic Functioning bit
 (37 8)  (109 200)  (109 200)  LC_4 Logic Functioning bit
 (38 8)  (110 200)  (110 200)  LC_4 Logic Functioning bit
 (39 8)  (111 200)  (111 200)  LC_4 Logic Functioning bit
 (45 8)  (117 200)  (117 200)  LC_4 Logic Functioning bit
 (52 8)  (124 200)  (124 200)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (2 9)  (74 201)  (74 201)  Column buffer control bit: LH_colbuf_cntl_4

 (36 9)  (108 201)  (108 201)  LC_4 Logic Functioning bit
 (37 9)  (109 201)  (109 201)  LC_4 Logic Functioning bit
 (38 9)  (110 201)  (110 201)  LC_4 Logic Functioning bit
 (39 9)  (111 201)  (111 201)  LC_4 Logic Functioning bit
 (17 10)  (89 202)  (89 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 10)  (94 202)  (94 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (31 10)  (103 202)  (103 202)  routing T_2_12.lc_trk_g2_4 <X> T_2_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 202)  (104 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 202)  (105 202)  routing T_2_12.lc_trk_g2_4 <X> T_2_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (108 202)  (108 202)  LC_5 Logic Functioning bit
 (37 10)  (109 202)  (109 202)  LC_5 Logic Functioning bit
 (38 10)  (110 202)  (110 202)  LC_5 Logic Functioning bit
 (39 10)  (111 202)  (111 202)  LC_5 Logic Functioning bit
 (45 10)  (117 202)  (117 202)  LC_5 Logic Functioning bit
 (17 11)  (89 203)  (89 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (36 11)  (108 203)  (108 203)  LC_5 Logic Functioning bit
 (37 11)  (109 203)  (109 203)  LC_5 Logic Functioning bit
 (38 11)  (110 203)  (110 203)  LC_5 Logic Functioning bit
 (39 11)  (111 203)  (111 203)  LC_5 Logic Functioning bit
 (32 12)  (104 204)  (104 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 204)  (105 204)  routing T_2_12.lc_trk_g3_0 <X> T_2_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (106 204)  (106 204)  routing T_2_12.lc_trk_g3_0 <X> T_2_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (108 204)  (108 204)  LC_6 Logic Functioning bit
 (37 12)  (109 204)  (109 204)  LC_6 Logic Functioning bit
 (38 12)  (110 204)  (110 204)  LC_6 Logic Functioning bit
 (39 12)  (111 204)  (111 204)  LC_6 Logic Functioning bit
 (45 12)  (117 204)  (117 204)  LC_6 Logic Functioning bit
 (2 13)  (74 205)  (74 205)  Column buffer control bit: LH_colbuf_cntl_6

 (17 13)  (89 205)  (89 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (36 13)  (108 205)  (108 205)  LC_6 Logic Functioning bit
 (37 13)  (109 205)  (109 205)  LC_6 Logic Functioning bit
 (38 13)  (110 205)  (110 205)  LC_6 Logic Functioning bit
 (39 13)  (111 205)  (111 205)  LC_6 Logic Functioning bit
 (31 14)  (103 206)  (103 206)  routing T_2_12.lc_trk_g1_7 <X> T_2_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 206)  (104 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (106 206)  (106 206)  routing T_2_12.lc_trk_g1_7 <X> T_2_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (108 206)  (108 206)  LC_7 Logic Functioning bit
 (37 14)  (109 206)  (109 206)  LC_7 Logic Functioning bit
 (38 14)  (110 206)  (110 206)  LC_7 Logic Functioning bit
 (39 14)  (111 206)  (111 206)  LC_7 Logic Functioning bit
 (45 14)  (117 206)  (117 206)  LC_7 Logic Functioning bit
 (31 15)  (103 207)  (103 207)  routing T_2_12.lc_trk_g1_7 <X> T_2_12.wire_logic_cluster/lc_7/in_3
 (36 15)  (108 207)  (108 207)  LC_7 Logic Functioning bit
 (37 15)  (109 207)  (109 207)  LC_7 Logic Functioning bit
 (38 15)  (110 207)  (110 207)  LC_7 Logic Functioning bit
 (39 15)  (111 207)  (111 207)  LC_7 Logic Functioning bit


RAM_Tile_3_12

 (19 0)  (145 192)  (145 192)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (19 2)  (145 194)  (145 194)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_t_2
 (3 3)  (129 195)  (129 195)  routing T_3_12.sp12_v_b_0 <X> T_3_12.sp12_h_l_23


LogicTile_4_12

 (14 0)  (182 192)  (182 192)  routing T_4_12.wire_logic_cluster/lc_0/out <X> T_4_12.lc_trk_g0_0
 (31 0)  (199 192)  (199 192)  routing T_4_12.lc_trk_g1_4 <X> T_4_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (200 192)  (200 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (202 192)  (202 192)  routing T_4_12.lc_trk_g1_4 <X> T_4_12.wire_logic_cluster/lc_0/in_3
 (37 0)  (205 192)  (205 192)  LC_0 Logic Functioning bit
 (38 0)  (206 192)  (206 192)  LC_0 Logic Functioning bit
 (42 0)  (210 192)  (210 192)  LC_0 Logic Functioning bit
 (43 0)  (211 192)  (211 192)  LC_0 Logic Functioning bit
 (45 0)  (213 192)  (213 192)  LC_0 Logic Functioning bit
 (48 0)  (216 192)  (216 192)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (52 0)  (220 192)  (220 192)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (53 0)  (221 192)  (221 192)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (17 1)  (185 193)  (185 193)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (194 193)  (194 193)  routing T_4_12.lc_trk_g1_3 <X> T_4_12.wire_logic_cluster/lc_0/in_0
 (27 1)  (195 193)  (195 193)  routing T_4_12.lc_trk_g1_3 <X> T_4_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (197 193)  (197 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (200 193)  (200 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (204 193)  (204 193)  LC_0 Logic Functioning bit
 (39 1)  (207 193)  (207 193)  LC_0 Logic Functioning bit
 (42 1)  (210 193)  (210 193)  LC_0 Logic Functioning bit
 (43 1)  (211 193)  (211 193)  LC_0 Logic Functioning bit
 (48 1)  (216 193)  (216 193)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (1 2)  (169 194)  (169 194)  routing T_4_12.glb_netwk_4 <X> T_4_12.wire_logic_cluster/lc_7/clk
 (2 2)  (170 194)  (170 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (14 2)  (182 194)  (182 194)  routing T_4_12.wire_logic_cluster/lc_4/out <X> T_4_12.lc_trk_g0_4
 (16 2)  (184 194)  (184 194)  routing T_4_12.sp12_h_l_18 <X> T_4_12.lc_trk_g0_5
 (17 2)  (185 194)  (185 194)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_l_18 lc_trk_g0_5
 (29 2)  (197 194)  (197 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (200 194)  (200 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (202 194)  (202 194)  routing T_4_12.lc_trk_g1_3 <X> T_4_12.wire_logic_cluster/lc_1/in_3
 (37 2)  (205 194)  (205 194)  LC_1 Logic Functioning bit
 (39 2)  (207 194)  (207 194)  LC_1 Logic Functioning bit
 (17 3)  (185 195)  (185 195)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (186 195)  (186 195)  routing T_4_12.sp12_h_l_18 <X> T_4_12.lc_trk_g0_5
 (31 3)  (199 195)  (199 195)  routing T_4_12.lc_trk_g1_3 <X> T_4_12.wire_logic_cluster/lc_1/in_3
 (37 3)  (205 195)  (205 195)  LC_1 Logic Functioning bit
 (39 3)  (207 195)  (207 195)  LC_1 Logic Functioning bit
 (21 4)  (189 196)  (189 196)  routing T_4_12.wire_logic_cluster/lc_3/out <X> T_4_12.lc_trk_g1_3
 (22 4)  (190 196)  (190 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (193 196)  (193 196)  routing T_4_12.sp4_v_b_2 <X> T_4_12.lc_trk_g1_2
 (26 4)  (194 196)  (194 196)  routing T_4_12.lc_trk_g0_4 <X> T_4_12.wire_logic_cluster/lc_2/in_0
 (27 4)  (195 196)  (195 196)  routing T_4_12.lc_trk_g3_6 <X> T_4_12.wire_logic_cluster/lc_2/in_1
 (28 4)  (196 196)  (196 196)  routing T_4_12.lc_trk_g3_6 <X> T_4_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (197 196)  (197 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (198 196)  (198 196)  routing T_4_12.lc_trk_g3_6 <X> T_4_12.wire_logic_cluster/lc_2/in_1
 (31 4)  (199 196)  (199 196)  routing T_4_12.lc_trk_g0_5 <X> T_4_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (200 196)  (200 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (204 196)  (204 196)  LC_2 Logic Functioning bit
 (37 4)  (205 196)  (205 196)  LC_2 Logic Functioning bit
 (38 4)  (206 196)  (206 196)  LC_2 Logic Functioning bit
 (39 4)  (207 196)  (207 196)  LC_2 Logic Functioning bit
 (40 4)  (208 196)  (208 196)  LC_2 Logic Functioning bit
 (41 4)  (209 196)  (209 196)  LC_2 Logic Functioning bit
 (43 4)  (211 196)  (211 196)  LC_2 Logic Functioning bit
 (50 4)  (218 196)  (218 196)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (190 197)  (190 197)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (191 197)  (191 197)  routing T_4_12.sp4_v_b_2 <X> T_4_12.lc_trk_g1_2
 (29 5)  (197 197)  (197 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (198 197)  (198 197)  routing T_4_12.lc_trk_g3_6 <X> T_4_12.wire_logic_cluster/lc_2/in_1
 (36 5)  (204 197)  (204 197)  LC_2 Logic Functioning bit
 (38 5)  (206 197)  (206 197)  LC_2 Logic Functioning bit
 (39 5)  (207 197)  (207 197)  LC_2 Logic Functioning bit
 (40 5)  (208 197)  (208 197)  LC_2 Logic Functioning bit
 (41 5)  (209 197)  (209 197)  LC_2 Logic Functioning bit
 (11 6)  (179 198)  (179 198)  routing T_4_12.sp4_v_b_9 <X> T_4_12.sp4_v_t_40
 (13 6)  (181 198)  (181 198)  routing T_4_12.sp4_v_b_9 <X> T_4_12.sp4_v_t_40
 (14 6)  (182 198)  (182 198)  routing T_4_12.wire_logic_cluster/lc_4/out <X> T_4_12.lc_trk_g1_4
 (26 6)  (194 198)  (194 198)  routing T_4_12.lc_trk_g1_4 <X> T_4_12.wire_logic_cluster/lc_3/in_0
 (29 6)  (197 198)  (197 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (200 198)  (200 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (202 198)  (202 198)  routing T_4_12.lc_trk_g1_3 <X> T_4_12.wire_logic_cluster/lc_3/in_3
 (41 6)  (209 198)  (209 198)  LC_3 Logic Functioning bit
 (42 6)  (210 198)  (210 198)  LC_3 Logic Functioning bit
 (43 6)  (211 198)  (211 198)  LC_3 Logic Functioning bit
 (45 6)  (213 198)  (213 198)  LC_3 Logic Functioning bit
 (17 7)  (185 199)  (185 199)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 7)  (195 199)  (195 199)  routing T_4_12.lc_trk_g1_4 <X> T_4_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (197 199)  (197 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (199 199)  (199 199)  routing T_4_12.lc_trk_g1_3 <X> T_4_12.wire_logic_cluster/lc_3/in_3
 (32 7)  (200 199)  (200 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (202 199)  (202 199)  routing T_4_12.lc_trk_g1_2 <X> T_4_12.input_2_3
 (35 7)  (203 199)  (203 199)  routing T_4_12.lc_trk_g1_2 <X> T_4_12.input_2_3
 (40 7)  (208 199)  (208 199)  LC_3 Logic Functioning bit
 (41 7)  (209 199)  (209 199)  LC_3 Logic Functioning bit
 (42 7)  (210 199)  (210 199)  LC_3 Logic Functioning bit
 (43 7)  (211 199)  (211 199)  LC_3 Logic Functioning bit
 (48 7)  (216 199)  (216 199)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (52 7)  (220 199)  (220 199)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (31 8)  (199 200)  (199 200)  routing T_4_12.lc_trk_g1_4 <X> T_4_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (200 200)  (200 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (202 200)  (202 200)  routing T_4_12.lc_trk_g1_4 <X> T_4_12.wire_logic_cluster/lc_4/in_3
 (37 8)  (205 200)  (205 200)  LC_4 Logic Functioning bit
 (39 8)  (207 200)  (207 200)  LC_4 Logic Functioning bit
 (41 8)  (209 200)  (209 200)  LC_4 Logic Functioning bit
 (43 8)  (211 200)  (211 200)  LC_4 Logic Functioning bit
 (45 8)  (213 200)  (213 200)  LC_4 Logic Functioning bit
 (2 9)  (170 201)  (170 201)  Column buffer control bit: LH_colbuf_cntl_4

 (26 9)  (194 201)  (194 201)  routing T_4_12.lc_trk_g1_3 <X> T_4_12.wire_logic_cluster/lc_4/in_0
 (27 9)  (195 201)  (195 201)  routing T_4_12.lc_trk_g1_3 <X> T_4_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (197 201)  (197 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (36 9)  (204 201)  (204 201)  LC_4 Logic Functioning bit
 (38 9)  (206 201)  (206 201)  LC_4 Logic Functioning bit
 (40 9)  (208 201)  (208 201)  LC_4 Logic Functioning bit
 (42 9)  (210 201)  (210 201)  LC_4 Logic Functioning bit
 (51 9)  (219 201)  (219 201)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (52 9)  (220 201)  (220 201)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (2 13)  (170 205)  (170 205)  Column buffer control bit: LH_colbuf_cntl_6

 (0 14)  (168 206)  (168 206)  routing T_4_12.glb_netwk_6 <X> T_4_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (169 206)  (169 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (25 14)  (193 206)  (193 206)  routing T_4_12.sp4_v_b_38 <X> T_4_12.lc_trk_g3_6
 (0 15)  (168 207)  (168 207)  routing T_4_12.glb_netwk_6 <X> T_4_12.wire_logic_cluster/lc_7/s_r
 (22 15)  (190 207)  (190 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (191 207)  (191 207)  routing T_4_12.sp4_v_b_38 <X> T_4_12.lc_trk_g3_6
 (25 15)  (193 207)  (193 207)  routing T_4_12.sp4_v_b_38 <X> T_4_12.lc_trk_g3_6


LogicTile_5_12

 (2 1)  (224 193)  (224 193)  Column buffer control bit: LH_colbuf_cntl_1

 (4 1)  (226 193)  (226 193)  routing T_5_12.sp4_v_t_42 <X> T_5_12.sp4_h_r_0
 (1 2)  (223 194)  (223 194)  routing T_5_12.glb_netwk_4 <X> T_5_12.wire_logic_cluster/lc_7/clk
 (2 2)  (224 194)  (224 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (22 3)  (244 195)  (244 195)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (246 195)  (246 195)  routing T_5_12.top_op_6 <X> T_5_12.lc_trk_g0_6
 (25 3)  (247 195)  (247 195)  routing T_5_12.top_op_6 <X> T_5_12.lc_trk_g0_6
 (1 4)  (223 196)  (223 196)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (2 9)  (224 201)  (224 201)  Column buffer control bit: LH_colbuf_cntl_4

 (31 10)  (253 202)  (253 202)  routing T_5_12.lc_trk_g0_6 <X> T_5_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (254 202)  (254 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (40 10)  (262 202)  (262 202)  LC_5 Logic Functioning bit
 (41 10)  (263 202)  (263 202)  LC_5 Logic Functioning bit
 (42 10)  (264 202)  (264 202)  LC_5 Logic Functioning bit
 (43 10)  (265 202)  (265 202)  LC_5 Logic Functioning bit
 (45 10)  (267 202)  (267 202)  LC_5 Logic Functioning bit
 (53 10)  (275 202)  (275 202)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (31 11)  (253 203)  (253 203)  routing T_5_12.lc_trk_g0_6 <X> T_5_12.wire_logic_cluster/lc_5/in_3
 (40 11)  (262 203)  (262 203)  LC_5 Logic Functioning bit
 (41 11)  (263 203)  (263 203)  LC_5 Logic Functioning bit
 (42 11)  (264 203)  (264 203)  LC_5 Logic Functioning bit
 (43 11)  (265 203)  (265 203)  LC_5 Logic Functioning bit
 (44 11)  (266 203)  (266 203)  LC_5 Logic Functioning bit
 (45 11)  (267 203)  (267 203)  LC_5 Logic Functioning bit
 (2 13)  (224 205)  (224 205)  Column buffer control bit: LH_colbuf_cntl_6

 (0 14)  (222 206)  (222 206)  routing T_5_12.glb_netwk_6 <X> T_5_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (223 206)  (223 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (222 207)  (222 207)  routing T_5_12.glb_netwk_6 <X> T_5_12.wire_logic_cluster/lc_7/s_r


LogicTile_6_12

 (5 0)  (281 192)  (281 192)  routing T_6_12.sp4_v_t_37 <X> T_6_12.sp4_h_r_0
 (27 0)  (303 192)  (303 192)  routing T_6_12.lc_trk_g1_0 <X> T_6_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (305 192)  (305 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (308 192)  (308 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (309 192)  (309 192)  routing T_6_12.lc_trk_g2_1 <X> T_6_12.wire_logic_cluster/lc_0/in_3
 (35 0)  (311 192)  (311 192)  routing T_6_12.lc_trk_g3_5 <X> T_6_12.input_2_0
 (41 0)  (317 192)  (317 192)  LC_0 Logic Functioning bit
 (52 0)  (328 192)  (328 192)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (2 1)  (278 193)  (278 193)  Column buffer control bit: LH_colbuf_cntl_1

 (22 1)  (298 193)  (298 193)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (300 193)  (300 193)  routing T_6_12.bot_op_2 <X> T_6_12.lc_trk_g0_2
 (26 1)  (302 193)  (302 193)  routing T_6_12.lc_trk_g0_2 <X> T_6_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (305 193)  (305 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (308 193)  (308 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (309 193)  (309 193)  routing T_6_12.lc_trk_g3_5 <X> T_6_12.input_2_0
 (34 1)  (310 193)  (310 193)  routing T_6_12.lc_trk_g3_5 <X> T_6_12.input_2_0
 (1 2)  (277 194)  (277 194)  routing T_6_12.glb_netwk_4 <X> T_6_12.wire_logic_cluster/lc_7/clk
 (2 2)  (278 194)  (278 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (15 2)  (291 194)  (291 194)  routing T_6_12.lft_op_5 <X> T_6_12.lc_trk_g0_5
 (17 2)  (293 194)  (293 194)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (294 194)  (294 194)  routing T_6_12.lft_op_5 <X> T_6_12.lc_trk_g0_5
 (37 2)  (313 194)  (313 194)  LC_1 Logic Functioning bit
 (39 2)  (315 194)  (315 194)  LC_1 Logic Functioning bit
 (40 2)  (316 194)  (316 194)  LC_1 Logic Functioning bit
 (42 2)  (318 194)  (318 194)  LC_1 Logic Functioning bit
 (45 2)  (321 194)  (321 194)  LC_1 Logic Functioning bit
 (27 3)  (303 195)  (303 195)  routing T_6_12.lc_trk_g1_0 <X> T_6_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (305 195)  (305 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (36 3)  (312 195)  (312 195)  LC_1 Logic Functioning bit
 (38 3)  (314 195)  (314 195)  LC_1 Logic Functioning bit
 (41 3)  (317 195)  (317 195)  LC_1 Logic Functioning bit
 (43 3)  (319 195)  (319 195)  LC_1 Logic Functioning bit
 (44 3)  (320 195)  (320 195)  LC_1 Logic Functioning bit
 (45 3)  (321 195)  (321 195)  LC_1 Logic Functioning bit
 (1 4)  (277 196)  (277 196)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (21 4)  (297 196)  (297 196)  routing T_6_12.wire_logic_cluster/lc_3/out <X> T_6_12.lc_trk_g1_3
 (22 4)  (298 196)  (298 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (32 4)  (308 196)  (308 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (310 196)  (310 196)  routing T_6_12.lc_trk_g1_0 <X> T_6_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (312 196)  (312 196)  LC_2 Logic Functioning bit
 (37 4)  (313 196)  (313 196)  LC_2 Logic Functioning bit
 (38 4)  (314 196)  (314 196)  LC_2 Logic Functioning bit
 (39 4)  (315 196)  (315 196)  LC_2 Logic Functioning bit
 (45 4)  (321 196)  (321 196)  LC_2 Logic Functioning bit
 (15 5)  (291 197)  (291 197)  routing T_6_12.bot_op_0 <X> T_6_12.lc_trk_g1_0
 (17 5)  (293 197)  (293 197)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (36 5)  (312 197)  (312 197)  LC_2 Logic Functioning bit
 (37 5)  (313 197)  (313 197)  LC_2 Logic Functioning bit
 (38 5)  (314 197)  (314 197)  LC_2 Logic Functioning bit
 (39 5)  (315 197)  (315 197)  LC_2 Logic Functioning bit
 (45 5)  (321 197)  (321 197)  LC_2 Logic Functioning bit
 (51 5)  (327 197)  (327 197)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (37 6)  (313 198)  (313 198)  LC_3 Logic Functioning bit
 (39 6)  (315 198)  (315 198)  LC_3 Logic Functioning bit
 (40 6)  (316 198)  (316 198)  LC_3 Logic Functioning bit
 (42 6)  (318 198)  (318 198)  LC_3 Logic Functioning bit
 (45 6)  (321 198)  (321 198)  LC_3 Logic Functioning bit
 (46 6)  (322 198)  (322 198)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (52 6)  (328 198)  (328 198)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (27 7)  (303 199)  (303 199)  routing T_6_12.lc_trk_g1_0 <X> T_6_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (305 199)  (305 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (36 7)  (312 199)  (312 199)  LC_3 Logic Functioning bit
 (38 7)  (314 199)  (314 199)  LC_3 Logic Functioning bit
 (41 7)  (317 199)  (317 199)  LC_3 Logic Functioning bit
 (43 7)  (319 199)  (319 199)  LC_3 Logic Functioning bit
 (44 7)  (320 199)  (320 199)  LC_3 Logic Functioning bit
 (45 7)  (321 199)  (321 199)  LC_3 Logic Functioning bit
 (53 7)  (329 199)  (329 199)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (12 8)  (288 200)  (288 200)  routing T_6_12.sp4_v_t_45 <X> T_6_12.sp4_h_r_8
 (16 8)  (292 200)  (292 200)  routing T_6_12.sp4_v_t_12 <X> T_6_12.lc_trk_g2_1
 (17 8)  (293 200)  (293 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (294 200)  (294 200)  routing T_6_12.sp4_v_t_12 <X> T_6_12.lc_trk_g2_1
 (32 8)  (308 200)  (308 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (310 200)  (310 200)  routing T_6_12.lc_trk_g1_0 <X> T_6_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (312 200)  (312 200)  LC_4 Logic Functioning bit
 (37 8)  (313 200)  (313 200)  LC_4 Logic Functioning bit
 (38 8)  (314 200)  (314 200)  LC_4 Logic Functioning bit
 (39 8)  (315 200)  (315 200)  LC_4 Logic Functioning bit
 (45 8)  (321 200)  (321 200)  LC_4 Logic Functioning bit
 (46 8)  (322 200)  (322 200)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (2 9)  (278 201)  (278 201)  Column buffer control bit: LH_colbuf_cntl_4

 (36 9)  (312 201)  (312 201)  LC_4 Logic Functioning bit
 (37 9)  (313 201)  (313 201)  LC_4 Logic Functioning bit
 (38 9)  (314 201)  (314 201)  LC_4 Logic Functioning bit
 (39 9)  (315 201)  (315 201)  LC_4 Logic Functioning bit
 (45 9)  (321 201)  (321 201)  LC_4 Logic Functioning bit
 (15 10)  (291 202)  (291 202)  routing T_6_12.sp4_h_l_24 <X> T_6_12.lc_trk_g2_5
 (16 10)  (292 202)  (292 202)  routing T_6_12.sp4_h_l_24 <X> T_6_12.lc_trk_g2_5
 (17 10)  (293 202)  (293 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (294 202)  (294 202)  routing T_6_12.sp4_h_l_24 <X> T_6_12.lc_trk_g2_5
 (26 10)  (302 202)  (302 202)  routing T_6_12.lc_trk_g2_5 <X> T_6_12.wire_logic_cluster/lc_5/in_0
 (27 10)  (303 202)  (303 202)  routing T_6_12.lc_trk_g1_3 <X> T_6_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (305 202)  (305 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (307 202)  (307 202)  routing T_6_12.lc_trk_g3_7 <X> T_6_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (308 202)  (308 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (309 202)  (309 202)  routing T_6_12.lc_trk_g3_7 <X> T_6_12.wire_logic_cluster/lc_5/in_3
 (34 10)  (310 202)  (310 202)  routing T_6_12.lc_trk_g3_7 <X> T_6_12.wire_logic_cluster/lc_5/in_3
 (35 10)  (311 202)  (311 202)  routing T_6_12.lc_trk_g0_5 <X> T_6_12.input_2_5
 (36 10)  (312 202)  (312 202)  LC_5 Logic Functioning bit
 (3 11)  (279 203)  (279 203)  routing T_6_12.sp12_v_b_1 <X> T_6_12.sp12_h_l_22
 (22 11)  (298 203)  (298 203)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (300 203)  (300 203)  routing T_6_12.tnl_op_6 <X> T_6_12.lc_trk_g2_6
 (25 11)  (301 203)  (301 203)  routing T_6_12.tnl_op_6 <X> T_6_12.lc_trk_g2_6
 (28 11)  (304 203)  (304 203)  routing T_6_12.lc_trk_g2_5 <X> T_6_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (305 203)  (305 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (306 203)  (306 203)  routing T_6_12.lc_trk_g1_3 <X> T_6_12.wire_logic_cluster/lc_5/in_1
 (31 11)  (307 203)  (307 203)  routing T_6_12.lc_trk_g3_7 <X> T_6_12.wire_logic_cluster/lc_5/in_3
 (32 11)  (308 203)  (308 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (52 11)  (328 203)  (328 203)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (5 12)  (281 204)  (281 204)  routing T_6_12.sp4_v_b_9 <X> T_6_12.sp4_h_r_9
 (2 13)  (278 205)  (278 205)  Column buffer control bit: LH_colbuf_cntl_6

 (6 13)  (282 205)  (282 205)  routing T_6_12.sp4_v_b_9 <X> T_6_12.sp4_h_r_9
 (0 14)  (276 206)  (276 206)  routing T_6_12.glb_netwk_6 <X> T_6_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (277 206)  (277 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (17 14)  (293 206)  (293 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (297 206)  (297 206)  routing T_6_12.bnl_op_7 <X> T_6_12.lc_trk_g3_7
 (22 14)  (298 206)  (298 206)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (31 14)  (307 206)  (307 206)  routing T_6_12.lc_trk_g2_6 <X> T_6_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (308 206)  (308 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (309 206)  (309 206)  routing T_6_12.lc_trk_g2_6 <X> T_6_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (312 206)  (312 206)  LC_7 Logic Functioning bit
 (37 14)  (313 206)  (313 206)  LC_7 Logic Functioning bit
 (38 14)  (314 206)  (314 206)  LC_7 Logic Functioning bit
 (39 14)  (315 206)  (315 206)  LC_7 Logic Functioning bit
 (45 14)  (321 206)  (321 206)  LC_7 Logic Functioning bit
 (48 14)  (324 206)  (324 206)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (52 14)  (328 206)  (328 206)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (276 207)  (276 207)  routing T_6_12.glb_netwk_6 <X> T_6_12.wire_logic_cluster/lc_7/s_r
 (18 15)  (294 207)  (294 207)  routing T_6_12.sp4_r_v_b_45 <X> T_6_12.lc_trk_g3_5
 (21 15)  (297 207)  (297 207)  routing T_6_12.bnl_op_7 <X> T_6_12.lc_trk_g3_7
 (31 15)  (307 207)  (307 207)  routing T_6_12.lc_trk_g2_6 <X> T_6_12.wire_logic_cluster/lc_7/in_3
 (36 15)  (312 207)  (312 207)  LC_7 Logic Functioning bit
 (37 15)  (313 207)  (313 207)  LC_7 Logic Functioning bit
 (38 15)  (314 207)  (314 207)  LC_7 Logic Functioning bit
 (39 15)  (315 207)  (315 207)  LC_7 Logic Functioning bit
 (45 15)  (321 207)  (321 207)  LC_7 Logic Functioning bit
 (51 15)  (327 207)  (327 207)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (53 15)  (329 207)  (329 207)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_7_12

 (21 0)  (355 192)  (355 192)  routing T_7_12.sp4_h_r_19 <X> T_7_12.lc_trk_g0_3
 (22 0)  (356 192)  (356 192)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (357 192)  (357 192)  routing T_7_12.sp4_h_r_19 <X> T_7_12.lc_trk_g0_3
 (24 0)  (358 192)  (358 192)  routing T_7_12.sp4_h_r_19 <X> T_7_12.lc_trk_g0_3
 (28 0)  (362 192)  (362 192)  routing T_7_12.lc_trk_g2_5 <X> T_7_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (363 192)  (363 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (364 192)  (364 192)  routing T_7_12.lc_trk_g2_5 <X> T_7_12.wire_logic_cluster/lc_0/in_1
 (31 0)  (365 192)  (365 192)  routing T_7_12.lc_trk_g2_7 <X> T_7_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (366 192)  (366 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (367 192)  (367 192)  routing T_7_12.lc_trk_g2_7 <X> T_7_12.wire_logic_cluster/lc_0/in_3
 (38 0)  (372 192)  (372 192)  LC_0 Logic Functioning bit
 (9 1)  (343 193)  (343 193)  routing T_7_12.sp4_v_t_40 <X> T_7_12.sp4_v_b_1
 (10 1)  (344 193)  (344 193)  routing T_7_12.sp4_v_t_40 <X> T_7_12.sp4_v_b_1
 (21 1)  (355 193)  (355 193)  routing T_7_12.sp4_h_r_19 <X> T_7_12.lc_trk_g0_3
 (28 1)  (362 193)  (362 193)  routing T_7_12.lc_trk_g2_0 <X> T_7_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (363 193)  (363 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (365 193)  (365 193)  routing T_7_12.lc_trk_g2_7 <X> T_7_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (366 193)  (366 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (367 193)  (367 193)  routing T_7_12.lc_trk_g2_2 <X> T_7_12.input_2_0
 (35 1)  (369 193)  (369 193)  routing T_7_12.lc_trk_g2_2 <X> T_7_12.input_2_0
 (5 2)  (339 194)  (339 194)  routing T_7_12.sp4_v_t_43 <X> T_7_12.sp4_h_l_37
 (22 2)  (356 194)  (356 194)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (26 2)  (360 194)  (360 194)  routing T_7_12.lc_trk_g1_6 <X> T_7_12.wire_logic_cluster/lc_1/in_0
 (28 2)  (362 194)  (362 194)  routing T_7_12.lc_trk_g2_0 <X> T_7_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (363 194)  (363 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (365 194)  (365 194)  routing T_7_12.lc_trk_g3_5 <X> T_7_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (366 194)  (366 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (367 194)  (367 194)  routing T_7_12.lc_trk_g3_5 <X> T_7_12.wire_logic_cluster/lc_1/in_3
 (34 2)  (368 194)  (368 194)  routing T_7_12.lc_trk_g3_5 <X> T_7_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (370 194)  (370 194)  LC_1 Logic Functioning bit
 (38 2)  (372 194)  (372 194)  LC_1 Logic Functioning bit
 (4 3)  (338 195)  (338 195)  routing T_7_12.sp4_v_t_43 <X> T_7_12.sp4_h_l_37
 (6 3)  (340 195)  (340 195)  routing T_7_12.sp4_v_t_43 <X> T_7_12.sp4_h_l_37
 (21 3)  (355 195)  (355 195)  routing T_7_12.sp4_r_v_b_31 <X> T_7_12.lc_trk_g0_7
 (26 3)  (360 195)  (360 195)  routing T_7_12.lc_trk_g1_6 <X> T_7_12.wire_logic_cluster/lc_1/in_0
 (27 3)  (361 195)  (361 195)  routing T_7_12.lc_trk_g1_6 <X> T_7_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (363 195)  (363 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (26 4)  (360 196)  (360 196)  routing T_7_12.lc_trk_g2_4 <X> T_7_12.wire_logic_cluster/lc_2/in_0
 (29 4)  (363 196)  (363 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (364 196)  (364 196)  routing T_7_12.lc_trk_g0_7 <X> T_7_12.wire_logic_cluster/lc_2/in_1
 (31 4)  (365 196)  (365 196)  routing T_7_12.lc_trk_g3_4 <X> T_7_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (366 196)  (366 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (367 196)  (367 196)  routing T_7_12.lc_trk_g3_4 <X> T_7_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (368 196)  (368 196)  routing T_7_12.lc_trk_g3_4 <X> T_7_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (370 196)  (370 196)  LC_2 Logic Functioning bit
 (37 4)  (371 196)  (371 196)  LC_2 Logic Functioning bit
 (39 4)  (373 196)  (373 196)  LC_2 Logic Functioning bit
 (43 4)  (377 196)  (377 196)  LC_2 Logic Functioning bit
 (50 4)  (384 196)  (384 196)  Cascade bit: LH_LC02_inmux02_5

 (17 5)  (351 197)  (351 197)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (28 5)  (362 197)  (362 197)  routing T_7_12.lc_trk_g2_4 <X> T_7_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (363 197)  (363 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (364 197)  (364 197)  routing T_7_12.lc_trk_g0_7 <X> T_7_12.wire_logic_cluster/lc_2/in_1
 (36 5)  (370 197)  (370 197)  LC_2 Logic Functioning bit
 (38 5)  (372 197)  (372 197)  LC_2 Logic Functioning bit
 (22 6)  (356 198)  (356 198)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (27 6)  (361 198)  (361 198)  routing T_7_12.lc_trk_g3_3 <X> T_7_12.wire_logic_cluster/lc_3/in_1
 (28 6)  (362 198)  (362 198)  routing T_7_12.lc_trk_g3_3 <X> T_7_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (363 198)  (363 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (366 198)  (366 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (367 198)  (367 198)  routing T_7_12.lc_trk_g2_2 <X> T_7_12.wire_logic_cluster/lc_3/in_3
 (53 6)  (387 198)  (387 198)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (21 7)  (355 199)  (355 199)  routing T_7_12.sp4_r_v_b_31 <X> T_7_12.lc_trk_g1_7
 (22 7)  (356 199)  (356 199)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (358 199)  (358 199)  routing T_7_12.top_op_6 <X> T_7_12.lc_trk_g1_6
 (25 7)  (359 199)  (359 199)  routing T_7_12.top_op_6 <X> T_7_12.lc_trk_g1_6
 (27 7)  (361 199)  (361 199)  routing T_7_12.lc_trk_g1_0 <X> T_7_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (363 199)  (363 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (364 199)  (364 199)  routing T_7_12.lc_trk_g3_3 <X> T_7_12.wire_logic_cluster/lc_3/in_1
 (31 7)  (365 199)  (365 199)  routing T_7_12.lc_trk_g2_2 <X> T_7_12.wire_logic_cluster/lc_3/in_3
 (32 7)  (366 199)  (366 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (369 199)  (369 199)  routing T_7_12.lc_trk_g0_3 <X> T_7_12.input_2_3
 (42 7)  (376 199)  (376 199)  LC_3 Logic Functioning bit
 (14 8)  (348 200)  (348 200)  routing T_7_12.bnl_op_0 <X> T_7_12.lc_trk_g2_0
 (25 8)  (359 200)  (359 200)  routing T_7_12.bnl_op_2 <X> T_7_12.lc_trk_g2_2
 (28 8)  (362 200)  (362 200)  routing T_7_12.lc_trk_g2_5 <X> T_7_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (363 200)  (363 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (364 200)  (364 200)  routing T_7_12.lc_trk_g2_5 <X> T_7_12.wire_logic_cluster/lc_4/in_1
 (31 8)  (365 200)  (365 200)  routing T_7_12.lc_trk_g2_7 <X> T_7_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (366 200)  (366 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (367 200)  (367 200)  routing T_7_12.lc_trk_g2_7 <X> T_7_12.wire_logic_cluster/lc_4/in_3
 (38 8)  (372 200)  (372 200)  LC_4 Logic Functioning bit
 (3 9)  (337 201)  (337 201)  routing T_7_12.sp12_h_l_22 <X> T_7_12.sp12_v_b_1
 (14 9)  (348 201)  (348 201)  routing T_7_12.bnl_op_0 <X> T_7_12.lc_trk_g2_0
 (17 9)  (351 201)  (351 201)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (22 9)  (356 201)  (356 201)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (359 201)  (359 201)  routing T_7_12.bnl_op_2 <X> T_7_12.lc_trk_g2_2
 (28 9)  (362 201)  (362 201)  routing T_7_12.lc_trk_g2_0 <X> T_7_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (363 201)  (363 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (365 201)  (365 201)  routing T_7_12.lc_trk_g2_7 <X> T_7_12.wire_logic_cluster/lc_4/in_3
 (32 9)  (366 201)  (366 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (367 201)  (367 201)  routing T_7_12.lc_trk_g2_2 <X> T_7_12.input_2_4
 (35 9)  (369 201)  (369 201)  routing T_7_12.lc_trk_g2_2 <X> T_7_12.input_2_4
 (17 10)  (351 202)  (351 202)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (352 202)  (352 202)  routing T_7_12.bnl_op_5 <X> T_7_12.lc_trk_g2_5
 (22 10)  (356 202)  (356 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (360 202)  (360 202)  routing T_7_12.lc_trk_g3_6 <X> T_7_12.wire_logic_cluster/lc_5/in_0
 (27 10)  (361 202)  (361 202)  routing T_7_12.lc_trk_g1_7 <X> T_7_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (363 202)  (363 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (364 202)  (364 202)  routing T_7_12.lc_trk_g1_7 <X> T_7_12.wire_logic_cluster/lc_5/in_1
 (31 10)  (365 202)  (365 202)  routing T_7_12.lc_trk_g2_4 <X> T_7_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (366 202)  (366 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (367 202)  (367 202)  routing T_7_12.lc_trk_g2_4 <X> T_7_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (370 202)  (370 202)  LC_5 Logic Functioning bit
 (38 10)  (372 202)  (372 202)  LC_5 Logic Functioning bit
 (42 10)  (376 202)  (376 202)  LC_5 Logic Functioning bit
 (43 10)  (377 202)  (377 202)  LC_5 Logic Functioning bit
 (50 10)  (384 202)  (384 202)  Cascade bit: LH_LC05_inmux02_5

 (17 11)  (351 203)  (351 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (352 203)  (352 203)  routing T_7_12.bnl_op_5 <X> T_7_12.lc_trk_g2_5
 (21 11)  (355 203)  (355 203)  routing T_7_12.sp4_r_v_b_39 <X> T_7_12.lc_trk_g2_7
 (26 11)  (360 203)  (360 203)  routing T_7_12.lc_trk_g3_6 <X> T_7_12.wire_logic_cluster/lc_5/in_0
 (27 11)  (361 203)  (361 203)  routing T_7_12.lc_trk_g3_6 <X> T_7_12.wire_logic_cluster/lc_5/in_0
 (28 11)  (362 203)  (362 203)  routing T_7_12.lc_trk_g3_6 <X> T_7_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (363 203)  (363 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (364 203)  (364 203)  routing T_7_12.lc_trk_g1_7 <X> T_7_12.wire_logic_cluster/lc_5/in_1
 (42 11)  (376 203)  (376 203)  LC_5 Logic Functioning bit
 (43 11)  (377 203)  (377 203)  LC_5 Logic Functioning bit
 (46 11)  (380 203)  (380 203)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (5 12)  (339 204)  (339 204)  routing T_7_12.sp4_v_t_44 <X> T_7_12.sp4_h_r_9
 (22 12)  (356 204)  (356 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (357 204)  (357 204)  routing T_7_12.sp4_v_t_30 <X> T_7_12.lc_trk_g3_3
 (24 12)  (358 204)  (358 204)  routing T_7_12.sp4_v_t_30 <X> T_7_12.lc_trk_g3_3
 (25 12)  (359 204)  (359 204)  routing T_7_12.bnl_op_2 <X> T_7_12.lc_trk_g3_2
 (28 12)  (362 204)  (362 204)  routing T_7_12.lc_trk_g2_5 <X> T_7_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (363 204)  (363 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (364 204)  (364 204)  routing T_7_12.lc_trk_g2_5 <X> T_7_12.wire_logic_cluster/lc_6/in_1
 (31 12)  (365 204)  (365 204)  routing T_7_12.lc_trk_g1_6 <X> T_7_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (366 204)  (366 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (368 204)  (368 204)  routing T_7_12.lc_trk_g1_6 <X> T_7_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (370 204)  (370 204)  LC_6 Logic Functioning bit
 (38 12)  (372 204)  (372 204)  LC_6 Logic Functioning bit
 (22 13)  (356 205)  (356 205)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (359 205)  (359 205)  routing T_7_12.bnl_op_2 <X> T_7_12.lc_trk_g3_2
 (28 13)  (362 205)  (362 205)  routing T_7_12.lc_trk_g2_0 <X> T_7_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (363 205)  (363 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (365 205)  (365 205)  routing T_7_12.lc_trk_g1_6 <X> T_7_12.wire_logic_cluster/lc_6/in_3
 (17 14)  (351 206)  (351 206)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (352 206)  (352 206)  routing T_7_12.bnl_op_5 <X> T_7_12.lc_trk_g3_5
 (25 14)  (359 206)  (359 206)  routing T_7_12.wire_logic_cluster/lc_6/out <X> T_7_12.lc_trk_g3_6
 (26 14)  (360 206)  (360 206)  routing T_7_12.lc_trk_g2_7 <X> T_7_12.wire_logic_cluster/lc_7/in_0
 (28 14)  (362 206)  (362 206)  routing T_7_12.lc_trk_g2_0 <X> T_7_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (363 206)  (363 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (365 206)  (365 206)  routing T_7_12.lc_trk_g3_5 <X> T_7_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (366 206)  (366 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (367 206)  (367 206)  routing T_7_12.lc_trk_g3_5 <X> T_7_12.wire_logic_cluster/lc_7/in_3
 (34 14)  (368 206)  (368 206)  routing T_7_12.lc_trk_g3_5 <X> T_7_12.wire_logic_cluster/lc_7/in_3
 (38 14)  (372 206)  (372 206)  LC_7 Logic Functioning bit
 (14 15)  (348 207)  (348 207)  routing T_7_12.sp4_h_l_17 <X> T_7_12.lc_trk_g3_4
 (15 15)  (349 207)  (349 207)  routing T_7_12.sp4_h_l_17 <X> T_7_12.lc_trk_g3_4
 (16 15)  (350 207)  (350 207)  routing T_7_12.sp4_h_l_17 <X> T_7_12.lc_trk_g3_4
 (17 15)  (351 207)  (351 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (18 15)  (352 207)  (352 207)  routing T_7_12.bnl_op_5 <X> T_7_12.lc_trk_g3_5
 (22 15)  (356 207)  (356 207)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (360 207)  (360 207)  routing T_7_12.lc_trk_g2_7 <X> T_7_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (362 207)  (362 207)  routing T_7_12.lc_trk_g2_7 <X> T_7_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (363 207)  (363 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (32 15)  (366 207)  (366 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (367 207)  (367 207)  routing T_7_12.lc_trk_g3_2 <X> T_7_12.input_2_7
 (34 15)  (368 207)  (368 207)  routing T_7_12.lc_trk_g3_2 <X> T_7_12.input_2_7
 (35 15)  (369 207)  (369 207)  routing T_7_12.lc_trk_g3_2 <X> T_7_12.input_2_7
 (46 15)  (380 207)  (380 207)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_8_12

 (26 0)  (414 192)  (414 192)  routing T_8_12.lc_trk_g2_6 <X> T_8_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (415 192)  (415 192)  routing T_8_12.lc_trk_g3_0 <X> T_8_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (416 192)  (416 192)  routing T_8_12.lc_trk_g3_0 <X> T_8_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (417 192)  (417 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (419 192)  (419 192)  routing T_8_12.lc_trk_g3_6 <X> T_8_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (420 192)  (420 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (421 192)  (421 192)  routing T_8_12.lc_trk_g3_6 <X> T_8_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (422 192)  (422 192)  routing T_8_12.lc_trk_g3_6 <X> T_8_12.wire_logic_cluster/lc_0/in_3
 (35 0)  (423 192)  (423 192)  routing T_8_12.lc_trk_g3_7 <X> T_8_12.input_2_0
 (36 0)  (424 192)  (424 192)  LC_0 Logic Functioning bit
 (14 1)  (402 193)  (402 193)  routing T_8_12.sp4_r_v_b_35 <X> T_8_12.lc_trk_g0_0
 (17 1)  (405 193)  (405 193)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (26 1)  (414 193)  (414 193)  routing T_8_12.lc_trk_g2_6 <X> T_8_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (416 193)  (416 193)  routing T_8_12.lc_trk_g2_6 <X> T_8_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (417 193)  (417 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (419 193)  (419 193)  routing T_8_12.lc_trk_g3_6 <X> T_8_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (420 193)  (420 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (421 193)  (421 193)  routing T_8_12.lc_trk_g3_7 <X> T_8_12.input_2_0
 (34 1)  (422 193)  (422 193)  routing T_8_12.lc_trk_g3_7 <X> T_8_12.input_2_0
 (35 1)  (423 193)  (423 193)  routing T_8_12.lc_trk_g3_7 <X> T_8_12.input_2_0
 (31 2)  (419 194)  (419 194)  routing T_8_12.lc_trk_g3_5 <X> T_8_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (420 194)  (420 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (421 194)  (421 194)  routing T_8_12.lc_trk_g3_5 <X> T_8_12.wire_logic_cluster/lc_1/in_3
 (34 2)  (422 194)  (422 194)  routing T_8_12.lc_trk_g3_5 <X> T_8_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (424 194)  (424 194)  LC_1 Logic Functioning bit
 (37 2)  (425 194)  (425 194)  LC_1 Logic Functioning bit
 (41 2)  (429 194)  (429 194)  LC_1 Logic Functioning bit
 (43 2)  (431 194)  (431 194)  LC_1 Logic Functioning bit
 (50 2)  (438 194)  (438 194)  Cascade bit: LH_LC01_inmux02_5

 (36 3)  (424 195)  (424 195)  LC_1 Logic Functioning bit
 (37 3)  (425 195)  (425 195)  LC_1 Logic Functioning bit
 (40 3)  (428 195)  (428 195)  LC_1 Logic Functioning bit
 (42 3)  (430 195)  (430 195)  LC_1 Logic Functioning bit
 (22 4)  (410 196)  (410 196)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (412 196)  (412 196)  routing T_8_12.bot_op_3 <X> T_8_12.lc_trk_g1_3
 (28 4)  (416 196)  (416 196)  routing T_8_12.lc_trk_g2_3 <X> T_8_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (417 196)  (417 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (420 196)  (420 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (422 196)  (422 196)  routing T_8_12.lc_trk_g1_0 <X> T_8_12.wire_logic_cluster/lc_2/in_3
 (14 5)  (402 197)  (402 197)  routing T_8_12.top_op_0 <X> T_8_12.lc_trk_g1_0
 (15 5)  (403 197)  (403 197)  routing T_8_12.top_op_0 <X> T_8_12.lc_trk_g1_0
 (17 5)  (405 197)  (405 197)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (22 5)  (410 197)  (410 197)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (413 197)  (413 197)  routing T_8_12.sp4_r_v_b_26 <X> T_8_12.lc_trk_g1_2
 (26 5)  (414 197)  (414 197)  routing T_8_12.lc_trk_g3_3 <X> T_8_12.wire_logic_cluster/lc_2/in_0
 (27 5)  (415 197)  (415 197)  routing T_8_12.lc_trk_g3_3 <X> T_8_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (416 197)  (416 197)  routing T_8_12.lc_trk_g3_3 <X> T_8_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (417 197)  (417 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (418 197)  (418 197)  routing T_8_12.lc_trk_g2_3 <X> T_8_12.wire_logic_cluster/lc_2/in_1
 (32 5)  (420 197)  (420 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (41 5)  (429 197)  (429 197)  LC_2 Logic Functioning bit
 (11 6)  (399 198)  (399 198)  routing T_8_12.sp4_h_l_37 <X> T_8_12.sp4_v_t_40
 (22 6)  (410 198)  (410 198)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (27 6)  (415 198)  (415 198)  routing T_8_12.lc_trk_g1_7 <X> T_8_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (417 198)  (417 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (418 198)  (418 198)  routing T_8_12.lc_trk_g1_7 <X> T_8_12.wire_logic_cluster/lc_3/in_1
 (32 6)  (420 198)  (420 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (422 198)  (422 198)  routing T_8_12.lc_trk_g1_3 <X> T_8_12.wire_logic_cluster/lc_3/in_3
 (35 6)  (423 198)  (423 198)  routing T_8_12.lc_trk_g2_5 <X> T_8_12.input_2_3
 (21 7)  (409 199)  (409 199)  routing T_8_12.sp4_r_v_b_31 <X> T_8_12.lc_trk_g1_7
 (26 7)  (414 199)  (414 199)  routing T_8_12.lc_trk_g1_2 <X> T_8_12.wire_logic_cluster/lc_3/in_0
 (27 7)  (415 199)  (415 199)  routing T_8_12.lc_trk_g1_2 <X> T_8_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (417 199)  (417 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (418 199)  (418 199)  routing T_8_12.lc_trk_g1_7 <X> T_8_12.wire_logic_cluster/lc_3/in_1
 (31 7)  (419 199)  (419 199)  routing T_8_12.lc_trk_g1_3 <X> T_8_12.wire_logic_cluster/lc_3/in_3
 (32 7)  (420 199)  (420 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (421 199)  (421 199)  routing T_8_12.lc_trk_g2_5 <X> T_8_12.input_2_3
 (36 7)  (424 199)  (424 199)  LC_3 Logic Functioning bit
 (12 8)  (400 200)  (400 200)  routing T_8_12.sp4_v_b_8 <X> T_8_12.sp4_h_r_8
 (15 8)  (403 200)  (403 200)  routing T_8_12.sp4_h_r_33 <X> T_8_12.lc_trk_g2_1
 (16 8)  (404 200)  (404 200)  routing T_8_12.sp4_h_r_33 <X> T_8_12.lc_trk_g2_1
 (17 8)  (405 200)  (405 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (406 200)  (406 200)  routing T_8_12.sp4_h_r_33 <X> T_8_12.lc_trk_g2_1
 (22 8)  (410 200)  (410 200)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (411 200)  (411 200)  routing T_8_12.sp12_v_b_11 <X> T_8_12.lc_trk_g2_3
 (11 9)  (399 201)  (399 201)  routing T_8_12.sp4_v_b_8 <X> T_8_12.sp4_h_r_8
 (15 10)  (403 202)  (403 202)  routing T_8_12.sp4_h_l_24 <X> T_8_12.lc_trk_g2_5
 (16 10)  (404 202)  (404 202)  routing T_8_12.sp4_h_l_24 <X> T_8_12.lc_trk_g2_5
 (17 10)  (405 202)  (405 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (406 202)  (406 202)  routing T_8_12.sp4_h_l_24 <X> T_8_12.lc_trk_g2_5
 (25 10)  (413 202)  (413 202)  routing T_8_12.sp4_h_r_46 <X> T_8_12.lc_trk_g2_6
 (22 11)  (410 203)  (410 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (411 203)  (411 203)  routing T_8_12.sp4_h_r_46 <X> T_8_12.lc_trk_g2_6
 (24 11)  (412 203)  (412 203)  routing T_8_12.sp4_h_r_46 <X> T_8_12.lc_trk_g2_6
 (25 11)  (413 203)  (413 203)  routing T_8_12.sp4_h_r_46 <X> T_8_12.lc_trk_g2_6
 (22 12)  (410 204)  (410 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (414 204)  (414 204)  routing T_8_12.lc_trk_g3_7 <X> T_8_12.wire_logic_cluster/lc_6/in_0
 (32 12)  (420 204)  (420 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (421 204)  (421 204)  routing T_8_12.lc_trk_g2_1 <X> T_8_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (424 204)  (424 204)  LC_6 Logic Functioning bit
 (37 12)  (425 204)  (425 204)  LC_6 Logic Functioning bit
 (38 12)  (426 204)  (426 204)  LC_6 Logic Functioning bit
 (39 12)  (427 204)  (427 204)  LC_6 Logic Functioning bit
 (40 12)  (428 204)  (428 204)  LC_6 Logic Functioning bit
 (42 12)  (430 204)  (430 204)  LC_6 Logic Functioning bit
 (47 12)  (435 204)  (435 204)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (14 13)  (402 205)  (402 205)  routing T_8_12.sp4_r_v_b_40 <X> T_8_12.lc_trk_g3_0
 (17 13)  (405 205)  (405 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (409 205)  (409 205)  routing T_8_12.sp4_r_v_b_43 <X> T_8_12.lc_trk_g3_3
 (26 13)  (414 205)  (414 205)  routing T_8_12.lc_trk_g3_7 <X> T_8_12.wire_logic_cluster/lc_6/in_0
 (27 13)  (415 205)  (415 205)  routing T_8_12.lc_trk_g3_7 <X> T_8_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (416 205)  (416 205)  routing T_8_12.lc_trk_g3_7 <X> T_8_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (417 205)  (417 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (36 13)  (424 205)  (424 205)  LC_6 Logic Functioning bit
 (37 13)  (425 205)  (425 205)  LC_6 Logic Functioning bit
 (38 13)  (426 205)  (426 205)  LC_6 Logic Functioning bit
 (39 13)  (427 205)  (427 205)  LC_6 Logic Functioning bit
 (41 13)  (429 205)  (429 205)  LC_6 Logic Functioning bit
 (43 13)  (431 205)  (431 205)  LC_6 Logic Functioning bit
 (15 14)  (403 206)  (403 206)  routing T_8_12.tnl_op_5 <X> T_8_12.lc_trk_g3_5
 (17 14)  (405 206)  (405 206)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (21 14)  (409 206)  (409 206)  routing T_8_12.sp4_v_t_26 <X> T_8_12.lc_trk_g3_7
 (22 14)  (410 206)  (410 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (411 206)  (411 206)  routing T_8_12.sp4_v_t_26 <X> T_8_12.lc_trk_g3_7
 (25 14)  (413 206)  (413 206)  routing T_8_12.sp4_v_b_38 <X> T_8_12.lc_trk_g3_6
 (18 15)  (406 207)  (406 207)  routing T_8_12.tnl_op_5 <X> T_8_12.lc_trk_g3_5
 (21 15)  (409 207)  (409 207)  routing T_8_12.sp4_v_t_26 <X> T_8_12.lc_trk_g3_7
 (22 15)  (410 207)  (410 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (411 207)  (411 207)  routing T_8_12.sp4_v_b_38 <X> T_8_12.lc_trk_g3_6
 (25 15)  (413 207)  (413 207)  routing T_8_12.sp4_v_b_38 <X> T_8_12.lc_trk_g3_6


LogicTile_9_12

 (4 0)  (446 192)  (446 192)  routing T_9_12.sp4_h_l_37 <X> T_9_12.sp4_v_b_0
 (27 0)  (469 192)  (469 192)  routing T_9_12.lc_trk_g1_0 <X> T_9_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (471 192)  (471 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (474 192)  (474 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (475 192)  (475 192)  routing T_9_12.lc_trk_g3_2 <X> T_9_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (476 192)  (476 192)  routing T_9_12.lc_trk_g3_2 <X> T_9_12.wire_logic_cluster/lc_0/in_3
 (37 0)  (479 192)  (479 192)  LC_0 Logic Functioning bit
 (38 0)  (480 192)  (480 192)  LC_0 Logic Functioning bit
 (41 0)  (483 192)  (483 192)  LC_0 Logic Functioning bit
 (42 0)  (484 192)  (484 192)  LC_0 Logic Functioning bit
 (43 0)  (485 192)  (485 192)  LC_0 Logic Functioning bit
 (5 1)  (447 193)  (447 193)  routing T_9_12.sp4_h_l_37 <X> T_9_12.sp4_v_b_0
 (28 1)  (470 193)  (470 193)  routing T_9_12.lc_trk_g2_0 <X> T_9_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (471 193)  (471 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (473 193)  (473 193)  routing T_9_12.lc_trk_g3_2 <X> T_9_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (474 193)  (474 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (475 193)  (475 193)  routing T_9_12.lc_trk_g2_2 <X> T_9_12.input_2_0
 (35 1)  (477 193)  (477 193)  routing T_9_12.lc_trk_g2_2 <X> T_9_12.input_2_0
 (37 1)  (479 193)  (479 193)  LC_0 Logic Functioning bit
 (39 1)  (481 193)  (481 193)  LC_0 Logic Functioning bit
 (40 1)  (482 193)  (482 193)  LC_0 Logic Functioning bit
 (42 1)  (484 193)  (484 193)  LC_0 Logic Functioning bit
 (43 1)  (485 193)  (485 193)  LC_0 Logic Functioning bit
 (53 1)  (495 193)  (495 193)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (27 2)  (469 194)  (469 194)  routing T_9_12.lc_trk_g3_5 <X> T_9_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (470 194)  (470 194)  routing T_9_12.lc_trk_g3_5 <X> T_9_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (471 194)  (471 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (472 194)  (472 194)  routing T_9_12.lc_trk_g3_5 <X> T_9_12.wire_logic_cluster/lc_1/in_1
 (32 2)  (474 194)  (474 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (475 194)  (475 194)  routing T_9_12.lc_trk_g2_0 <X> T_9_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (478 194)  (478 194)  LC_1 Logic Functioning bit
 (38 2)  (480 194)  (480 194)  LC_1 Logic Functioning bit
 (26 3)  (468 195)  (468 195)  routing T_9_12.lc_trk_g2_3 <X> T_9_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (470 195)  (470 195)  routing T_9_12.lc_trk_g2_3 <X> T_9_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (471 195)  (471 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (474 195)  (474 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (476 195)  (476 195)  routing T_9_12.lc_trk_g1_0 <X> T_9_12.input_2_1
 (36 3)  (478 195)  (478 195)  LC_1 Logic Functioning bit
 (37 3)  (479 195)  (479 195)  LC_1 Logic Functioning bit
 (39 3)  (481 195)  (481 195)  LC_1 Logic Functioning bit
 (43 3)  (485 195)  (485 195)  LC_1 Logic Functioning bit
 (14 4)  (456 196)  (456 196)  routing T_9_12.sp4_h_r_8 <X> T_9_12.lc_trk_g1_0
 (31 4)  (473 196)  (473 196)  routing T_9_12.lc_trk_g1_6 <X> T_9_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (474 196)  (474 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (476 196)  (476 196)  routing T_9_12.lc_trk_g1_6 <X> T_9_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (478 196)  (478 196)  LC_2 Logic Functioning bit
 (37 4)  (479 196)  (479 196)  LC_2 Logic Functioning bit
 (39 4)  (481 196)  (481 196)  LC_2 Logic Functioning bit
 (43 4)  (485 196)  (485 196)  LC_2 Logic Functioning bit
 (50 4)  (492 196)  (492 196)  Cascade bit: LH_LC02_inmux02_5

 (51 4)  (493 196)  (493 196)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (15 5)  (457 197)  (457 197)  routing T_9_12.sp4_h_r_8 <X> T_9_12.lc_trk_g1_0
 (16 5)  (458 197)  (458 197)  routing T_9_12.sp4_h_r_8 <X> T_9_12.lc_trk_g1_0
 (17 5)  (459 197)  (459 197)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (26 5)  (468 197)  (468 197)  routing T_9_12.lc_trk_g2_2 <X> T_9_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (470 197)  (470 197)  routing T_9_12.lc_trk_g2_2 <X> T_9_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (471 197)  (471 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (473 197)  (473 197)  routing T_9_12.lc_trk_g1_6 <X> T_9_12.wire_logic_cluster/lc_2/in_3
 (36 5)  (478 197)  (478 197)  LC_2 Logic Functioning bit
 (37 5)  (479 197)  (479 197)  LC_2 Logic Functioning bit
 (38 5)  (480 197)  (480 197)  LC_2 Logic Functioning bit
 (42 5)  (484 197)  (484 197)  LC_2 Logic Functioning bit
 (10 6)  (452 198)  (452 198)  routing T_9_12.sp4_v_b_11 <X> T_9_12.sp4_h_l_41
 (26 6)  (468 198)  (468 198)  routing T_9_12.lc_trk_g2_5 <X> T_9_12.wire_logic_cluster/lc_3/in_0
 (28 6)  (470 198)  (470 198)  routing T_9_12.lc_trk_g2_6 <X> T_9_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (471 198)  (471 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (472 198)  (472 198)  routing T_9_12.lc_trk_g2_6 <X> T_9_12.wire_logic_cluster/lc_3/in_1
 (32 6)  (474 198)  (474 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (475 198)  (475 198)  routing T_9_12.lc_trk_g3_1 <X> T_9_12.wire_logic_cluster/lc_3/in_3
 (34 6)  (476 198)  (476 198)  routing T_9_12.lc_trk_g3_1 <X> T_9_12.wire_logic_cluster/lc_3/in_3
 (35 6)  (477 198)  (477 198)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.input_2_3
 (36 6)  (478 198)  (478 198)  LC_3 Logic Functioning bit
 (48 6)  (490 198)  (490 198)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (22 7)  (464 199)  (464 199)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (466 199)  (466 199)  routing T_9_12.top_op_6 <X> T_9_12.lc_trk_g1_6
 (25 7)  (467 199)  (467 199)  routing T_9_12.top_op_6 <X> T_9_12.lc_trk_g1_6
 (28 7)  (470 199)  (470 199)  routing T_9_12.lc_trk_g2_5 <X> T_9_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (471 199)  (471 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (472 199)  (472 199)  routing T_9_12.lc_trk_g2_6 <X> T_9_12.wire_logic_cluster/lc_3/in_1
 (32 7)  (474 199)  (474 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (475 199)  (475 199)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.input_2_3
 (34 7)  (476 199)  (476 199)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.input_2_3
 (35 7)  (477 199)  (477 199)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.input_2_3
 (36 7)  (478 199)  (478 199)  LC_3 Logic Functioning bit
 (37 7)  (479 199)  (479 199)  LC_3 Logic Functioning bit
 (38 7)  (480 199)  (480 199)  LC_3 Logic Functioning bit
 (41 7)  (483 199)  (483 199)  LC_3 Logic Functioning bit
 (43 7)  (485 199)  (485 199)  LC_3 Logic Functioning bit
 (8 8)  (450 200)  (450 200)  routing T_9_12.sp4_h_l_46 <X> T_9_12.sp4_h_r_7
 (10 8)  (452 200)  (452 200)  routing T_9_12.sp4_h_l_46 <X> T_9_12.sp4_h_r_7
 (21 8)  (463 200)  (463 200)  routing T_9_12.sp4_v_t_22 <X> T_9_12.lc_trk_g2_3
 (22 8)  (464 200)  (464 200)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (465 200)  (465 200)  routing T_9_12.sp4_v_t_22 <X> T_9_12.lc_trk_g2_3
 (25 8)  (467 200)  (467 200)  routing T_9_12.sp4_v_t_23 <X> T_9_12.lc_trk_g2_2
 (26 8)  (468 200)  (468 200)  routing T_9_12.lc_trk_g2_6 <X> T_9_12.wire_logic_cluster/lc_4/in_0
 (28 8)  (470 200)  (470 200)  routing T_9_12.lc_trk_g2_5 <X> T_9_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (471 200)  (471 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (472 200)  (472 200)  routing T_9_12.lc_trk_g2_5 <X> T_9_12.wire_logic_cluster/lc_4/in_1
 (31 8)  (473 200)  (473 200)  routing T_9_12.lc_trk_g3_4 <X> T_9_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (474 200)  (474 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (475 200)  (475 200)  routing T_9_12.lc_trk_g3_4 <X> T_9_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (476 200)  (476 200)  routing T_9_12.lc_trk_g3_4 <X> T_9_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (478 200)  (478 200)  LC_4 Logic Functioning bit
 (38 8)  (480 200)  (480 200)  LC_4 Logic Functioning bit
 (2 9)  (444 201)  (444 201)  Column buffer control bit: LH_colbuf_cntl_4

 (11 9)  (453 201)  (453 201)  routing T_9_12.sp4_h_l_37 <X> T_9_12.sp4_h_r_8
 (13 9)  (455 201)  (455 201)  routing T_9_12.sp4_h_l_37 <X> T_9_12.sp4_h_r_8
 (14 9)  (456 201)  (456 201)  routing T_9_12.tnl_op_0 <X> T_9_12.lc_trk_g2_0
 (15 9)  (457 201)  (457 201)  routing T_9_12.tnl_op_0 <X> T_9_12.lc_trk_g2_0
 (17 9)  (459 201)  (459 201)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (21 9)  (463 201)  (463 201)  routing T_9_12.sp4_v_t_22 <X> T_9_12.lc_trk_g2_3
 (22 9)  (464 201)  (464 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (465 201)  (465 201)  routing T_9_12.sp4_v_t_23 <X> T_9_12.lc_trk_g2_2
 (25 9)  (467 201)  (467 201)  routing T_9_12.sp4_v_t_23 <X> T_9_12.lc_trk_g2_2
 (26 9)  (468 201)  (468 201)  routing T_9_12.lc_trk_g2_6 <X> T_9_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (470 201)  (470 201)  routing T_9_12.lc_trk_g2_6 <X> T_9_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (471 201)  (471 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (36 9)  (478 201)  (478 201)  LC_4 Logic Functioning bit
 (37 9)  (479 201)  (479 201)  LC_4 Logic Functioning bit
 (38 9)  (480 201)  (480 201)  LC_4 Logic Functioning bit
 (39 9)  (481 201)  (481 201)  LC_4 Logic Functioning bit
 (40 9)  (482 201)  (482 201)  LC_4 Logic Functioning bit
 (42 9)  (484 201)  (484 201)  LC_4 Logic Functioning bit
 (48 9)  (490 201)  (490 201)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (15 10)  (457 202)  (457 202)  routing T_9_12.sp4_h_r_45 <X> T_9_12.lc_trk_g2_5
 (16 10)  (458 202)  (458 202)  routing T_9_12.sp4_h_r_45 <X> T_9_12.lc_trk_g2_5
 (17 10)  (459 202)  (459 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (460 202)  (460 202)  routing T_9_12.sp4_h_r_45 <X> T_9_12.lc_trk_g2_5
 (18 11)  (460 203)  (460 203)  routing T_9_12.sp4_h_r_45 <X> T_9_12.lc_trk_g2_5
 (22 11)  (464 203)  (464 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (465 203)  (465 203)  routing T_9_12.sp4_v_b_46 <X> T_9_12.lc_trk_g2_6
 (24 11)  (466 203)  (466 203)  routing T_9_12.sp4_v_b_46 <X> T_9_12.lc_trk_g2_6
 (15 12)  (457 204)  (457 204)  routing T_9_12.sp4_h_r_33 <X> T_9_12.lc_trk_g3_1
 (16 12)  (458 204)  (458 204)  routing T_9_12.sp4_h_r_33 <X> T_9_12.lc_trk_g3_1
 (17 12)  (459 204)  (459 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (460 204)  (460 204)  routing T_9_12.sp4_h_r_33 <X> T_9_12.lc_trk_g3_1
 (25 12)  (467 204)  (467 204)  routing T_9_12.sp4_h_r_34 <X> T_9_12.lc_trk_g3_2
 (14 13)  (456 205)  (456 205)  routing T_9_12.sp12_v_b_16 <X> T_9_12.lc_trk_g3_0
 (16 13)  (458 205)  (458 205)  routing T_9_12.sp12_v_b_16 <X> T_9_12.lc_trk_g3_0
 (17 13)  (459 205)  (459 205)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (22 13)  (464 205)  (464 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (465 205)  (465 205)  routing T_9_12.sp4_h_r_34 <X> T_9_12.lc_trk_g3_2
 (24 13)  (466 205)  (466 205)  routing T_9_12.sp4_h_r_34 <X> T_9_12.lc_trk_g3_2
 (15 14)  (457 206)  (457 206)  routing T_9_12.sp4_h_l_24 <X> T_9_12.lc_trk_g3_5
 (16 14)  (458 206)  (458 206)  routing T_9_12.sp4_h_l_24 <X> T_9_12.lc_trk_g3_5
 (17 14)  (459 206)  (459 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (460 206)  (460 206)  routing T_9_12.sp4_h_l_24 <X> T_9_12.lc_trk_g3_5
 (25 14)  (467 206)  (467 206)  routing T_9_12.sp4_h_r_38 <X> T_9_12.lc_trk_g3_6
 (26 14)  (468 206)  (468 206)  routing T_9_12.lc_trk_g1_6 <X> T_9_12.wire_logic_cluster/lc_7/in_0
 (32 14)  (474 206)  (474 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (475 206)  (475 206)  routing T_9_12.lc_trk_g2_2 <X> T_9_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (478 206)  (478 206)  LC_7 Logic Functioning bit
 (37 14)  (479 206)  (479 206)  LC_7 Logic Functioning bit
 (41 14)  (483 206)  (483 206)  LC_7 Logic Functioning bit
 (43 14)  (485 206)  (485 206)  LC_7 Logic Functioning bit
 (14 15)  (456 207)  (456 207)  routing T_9_12.tnl_op_4 <X> T_9_12.lc_trk_g3_4
 (15 15)  (457 207)  (457 207)  routing T_9_12.tnl_op_4 <X> T_9_12.lc_trk_g3_4
 (17 15)  (459 207)  (459 207)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (22 15)  (464 207)  (464 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (465 207)  (465 207)  routing T_9_12.sp4_h_r_38 <X> T_9_12.lc_trk_g3_6
 (24 15)  (466 207)  (466 207)  routing T_9_12.sp4_h_r_38 <X> T_9_12.lc_trk_g3_6
 (26 15)  (468 207)  (468 207)  routing T_9_12.lc_trk_g1_6 <X> T_9_12.wire_logic_cluster/lc_7/in_0
 (27 15)  (469 207)  (469 207)  routing T_9_12.lc_trk_g1_6 <X> T_9_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (471 207)  (471 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (473 207)  (473 207)  routing T_9_12.lc_trk_g2_2 <X> T_9_12.wire_logic_cluster/lc_7/in_3
 (32 15)  (474 207)  (474 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (475 207)  (475 207)  routing T_9_12.lc_trk_g3_0 <X> T_9_12.input_2_7
 (34 15)  (476 207)  (476 207)  routing T_9_12.lc_trk_g3_0 <X> T_9_12.input_2_7
 (36 15)  (478 207)  (478 207)  LC_7 Logic Functioning bit
 (37 15)  (479 207)  (479 207)  LC_7 Logic Functioning bit
 (40 15)  (482 207)  (482 207)  LC_7 Logic Functioning bit
 (42 15)  (484 207)  (484 207)  LC_7 Logic Functioning bit
 (48 15)  (490 207)  (490 207)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


RAM_Tile_10_12

 (11 0)  (507 192)  (507 192)  routing T_10_12.sp4_h_l_45 <X> T_10_12.sp4_v_b_2
 (13 0)  (509 192)  (509 192)  routing T_10_12.sp4_h_l_45 <X> T_10_12.sp4_v_b_2
 (12 1)  (508 193)  (508 193)  routing T_10_12.sp4_h_l_45 <X> T_10_12.sp4_v_b_2
 (11 5)  (507 197)  (507 197)  routing T_10_12.sp4_h_l_44 <X> T_10_12.sp4_h_r_5
 (13 5)  (509 197)  (509 197)  routing T_10_12.sp4_h_l_44 <X> T_10_12.sp4_h_r_5
 (5 10)  (501 202)  (501 202)  routing T_10_12.sp4_v_b_6 <X> T_10_12.sp4_h_l_43


LogicTile_11_12

 (14 0)  (552 192)  (552 192)  routing T_11_12.sp4_h_l_5 <X> T_11_12.lc_trk_g0_0
 (26 0)  (564 192)  (564 192)  routing T_11_12.lc_trk_g2_6 <X> T_11_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (565 192)  (565 192)  routing T_11_12.lc_trk_g3_2 <X> T_11_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (566 192)  (566 192)  routing T_11_12.lc_trk_g3_2 <X> T_11_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (567 192)  (567 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (569 192)  (569 192)  routing T_11_12.lc_trk_g2_7 <X> T_11_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (570 192)  (570 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (571 192)  (571 192)  routing T_11_12.lc_trk_g2_7 <X> T_11_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (574 192)  (574 192)  LC_0 Logic Functioning bit
 (37 0)  (575 192)  (575 192)  LC_0 Logic Functioning bit
 (39 0)  (577 192)  (577 192)  LC_0 Logic Functioning bit
 (40 0)  (578 192)  (578 192)  LC_0 Logic Functioning bit
 (41 0)  (579 192)  (579 192)  LC_0 Logic Functioning bit
 (42 0)  (580 192)  (580 192)  LC_0 Logic Functioning bit
 (43 0)  (581 192)  (581 192)  LC_0 Logic Functioning bit
 (14 1)  (552 193)  (552 193)  routing T_11_12.sp4_h_l_5 <X> T_11_12.lc_trk_g0_0
 (15 1)  (553 193)  (553 193)  routing T_11_12.sp4_h_l_5 <X> T_11_12.lc_trk_g0_0
 (16 1)  (554 193)  (554 193)  routing T_11_12.sp4_h_l_5 <X> T_11_12.lc_trk_g0_0
 (17 1)  (555 193)  (555 193)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (26 1)  (564 193)  (564 193)  routing T_11_12.lc_trk_g2_6 <X> T_11_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (566 193)  (566 193)  routing T_11_12.lc_trk_g2_6 <X> T_11_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (567 193)  (567 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (568 193)  (568 193)  routing T_11_12.lc_trk_g3_2 <X> T_11_12.wire_logic_cluster/lc_0/in_1
 (31 1)  (569 193)  (569 193)  routing T_11_12.lc_trk_g2_7 <X> T_11_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (570 193)  (570 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (574 193)  (574 193)  LC_0 Logic Functioning bit
 (37 1)  (575 193)  (575 193)  LC_0 Logic Functioning bit
 (38 1)  (576 193)  (576 193)  LC_0 Logic Functioning bit
 (39 1)  (577 193)  (577 193)  LC_0 Logic Functioning bit
 (40 1)  (578 193)  (578 193)  LC_0 Logic Functioning bit
 (41 1)  (579 193)  (579 193)  LC_0 Logic Functioning bit
 (42 1)  (580 193)  (580 193)  LC_0 Logic Functioning bit
 (43 1)  (581 193)  (581 193)  LC_0 Logic Functioning bit
 (27 2)  (565 194)  (565 194)  routing T_11_12.lc_trk_g3_1 <X> T_11_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (566 194)  (566 194)  routing T_11_12.lc_trk_g3_1 <X> T_11_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (567 194)  (567 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (569 194)  (569 194)  routing T_11_12.lc_trk_g3_5 <X> T_11_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (570 194)  (570 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (571 194)  (571 194)  routing T_11_12.lc_trk_g3_5 <X> T_11_12.wire_logic_cluster/lc_1/in_3
 (34 2)  (572 194)  (572 194)  routing T_11_12.lc_trk_g3_5 <X> T_11_12.wire_logic_cluster/lc_1/in_3
 (50 2)  (588 194)  (588 194)  Cascade bit: LH_LC01_inmux02_5

 (27 3)  (565 195)  (565 195)  routing T_11_12.lc_trk_g3_0 <X> T_11_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (566 195)  (566 195)  routing T_11_12.lc_trk_g3_0 <X> T_11_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (567 195)  (567 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (37 3)  (575 195)  (575 195)  LC_1 Logic Functioning bit
 (39 3)  (577 195)  (577 195)  LC_1 Logic Functioning bit
 (42 3)  (580 195)  (580 195)  LC_1 Logic Functioning bit
 (22 4)  (560 196)  (560 196)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (561 196)  (561 196)  routing T_11_12.sp12_h_r_11 <X> T_11_12.lc_trk_g1_3
 (22 5)  (560 197)  (560 197)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (562 197)  (562 197)  routing T_11_12.top_op_2 <X> T_11_12.lc_trk_g1_2
 (25 5)  (563 197)  (563 197)  routing T_11_12.top_op_2 <X> T_11_12.lc_trk_g1_2
 (2 9)  (540 201)  (540 201)  Column buffer control bit: LH_colbuf_cntl_4

 (22 10)  (560 202)  (560 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (561 202)  (561 202)  routing T_11_12.sp4_h_r_31 <X> T_11_12.lc_trk_g2_7
 (24 10)  (562 202)  (562 202)  routing T_11_12.sp4_h_r_31 <X> T_11_12.lc_trk_g2_7
 (21 11)  (559 203)  (559 203)  routing T_11_12.sp4_h_r_31 <X> T_11_12.lc_trk_g2_7
 (22 11)  (560 203)  (560 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (563 203)  (563 203)  routing T_11_12.sp4_r_v_b_38 <X> T_11_12.lc_trk_g2_6
 (17 12)  (555 204)  (555 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (14 13)  (552 205)  (552 205)  routing T_11_12.sp4_r_v_b_40 <X> T_11_12.lc_trk_g3_0
 (17 13)  (555 205)  (555 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (556 205)  (556 205)  routing T_11_12.sp4_r_v_b_41 <X> T_11_12.lc_trk_g3_1
 (22 13)  (560 205)  (560 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (563 205)  (563 205)  routing T_11_12.sp4_r_v_b_42 <X> T_11_12.lc_trk_g3_2
 (15 14)  (553 206)  (553 206)  routing T_11_12.sp4_h_r_45 <X> T_11_12.lc_trk_g3_5
 (16 14)  (554 206)  (554 206)  routing T_11_12.sp4_h_r_45 <X> T_11_12.lc_trk_g3_5
 (17 14)  (555 206)  (555 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (556 206)  (556 206)  routing T_11_12.sp4_h_r_45 <X> T_11_12.lc_trk_g3_5
 (22 14)  (560 206)  (560 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (27 14)  (565 206)  (565 206)  routing T_11_12.lc_trk_g1_3 <X> T_11_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (567 206)  (567 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (569 206)  (569 206)  routing T_11_12.lc_trk_g3_7 <X> T_11_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (570 206)  (570 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (571 206)  (571 206)  routing T_11_12.lc_trk_g3_7 <X> T_11_12.wire_logic_cluster/lc_7/in_3
 (34 14)  (572 206)  (572 206)  routing T_11_12.lc_trk_g3_7 <X> T_11_12.wire_logic_cluster/lc_7/in_3
 (18 15)  (556 207)  (556 207)  routing T_11_12.sp4_h_r_45 <X> T_11_12.lc_trk_g3_5
 (21 15)  (559 207)  (559 207)  routing T_11_12.sp4_r_v_b_47 <X> T_11_12.lc_trk_g3_7
 (26 15)  (564 207)  (564 207)  routing T_11_12.lc_trk_g1_2 <X> T_11_12.wire_logic_cluster/lc_7/in_0
 (27 15)  (565 207)  (565 207)  routing T_11_12.lc_trk_g1_2 <X> T_11_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (567 207)  (567 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (568 207)  (568 207)  routing T_11_12.lc_trk_g1_3 <X> T_11_12.wire_logic_cluster/lc_7/in_1
 (31 15)  (569 207)  (569 207)  routing T_11_12.lc_trk_g3_7 <X> T_11_12.wire_logic_cluster/lc_7/in_3
 (32 15)  (570 207)  (570 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (571 207)  (571 207)  routing T_11_12.lc_trk_g3_0 <X> T_11_12.input_2_7
 (34 15)  (572 207)  (572 207)  routing T_11_12.lc_trk_g3_0 <X> T_11_12.input_2_7
 (39 15)  (577 207)  (577 207)  LC_7 Logic Functioning bit


LogicTile_12_12



IO_Tile_13_12

 (16 0)  (662 192)  (662 192)  IOB_0 IO Functioning bit
 (17 3)  (663 195)  (663 195)  IOB_0 IO Functioning bit
 (17 4)  (663 196)  (663 196)  IOB_0 IO Functioning bit
 (16 10)  (662 202)  (662 202)  IOB_1 IO Functioning bit
 (17 13)  (663 205)  (663 205)  IOB_1 IO Functioning bit
 (17 14)  (663 206)  (663 206)  IOB_1 IO Functioning bit


IO_Tile_0_11

 (2 6)  (15 182)  (15 182)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 182)  (14 182)  IO control bit: BIOLEFT_IE_1

 (14 8)  (3 184)  (3 184)  routing T_0_11.glb_netwk_4 <X> T_0_11.wire_io_cluster/io_1/inclk
 (15 9)  (2 185)  (2 185)  Enable bit of Mux _clock_links/inclk_mux => glb_netwk_4 wire_io_cluster/io_1/inclk
 (1 11)  (16 187)  (16 187)  Enable bit of Mux _out_links/OutMux6_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_b_2


LogicTile_1_11

 (21 0)  (39 176)  (39 176)  routing T_1_11.wire_logic_cluster/lc_3/out <X> T_1_11.lc_trk_g0_3
 (22 0)  (40 176)  (40 176)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (45 176)  (45 176)  routing T_1_11.lc_trk_g1_0 <X> T_1_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 176)  (47 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (49 176)  (49 176)  routing T_1_11.lc_trk_g3_4 <X> T_1_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (50 176)  (50 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (51 176)  (51 176)  routing T_1_11.lc_trk_g3_4 <X> T_1_11.wire_logic_cluster/lc_0/in_3
 (34 0)  (52 176)  (52 176)  routing T_1_11.lc_trk_g3_4 <X> T_1_11.wire_logic_cluster/lc_0/in_3
 (35 0)  (53 176)  (53 176)  routing T_1_11.lc_trk_g1_5 <X> T_1_11.input_2_0
 (41 0)  (59 176)  (59 176)  LC_0 Logic Functioning bit
 (45 0)  (63 176)  (63 176)  LC_0 Logic Functioning bit
 (27 1)  (45 177)  (45 177)  routing T_1_11.lc_trk_g1_1 <X> T_1_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 177)  (47 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (50 177)  (50 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (52 177)  (52 177)  routing T_1_11.lc_trk_g1_5 <X> T_1_11.input_2_0
 (41 1)  (59 177)  (59 177)  LC_0 Logic Functioning bit
 (42 1)  (60 177)  (60 177)  LC_0 Logic Functioning bit
 (43 1)  (61 177)  (61 177)  LC_0 Logic Functioning bit
 (45 1)  (63 177)  (63 177)  LC_0 Logic Functioning bit
 (48 1)  (66 177)  (66 177)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (53 1)  (71 177)  (71 177)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (1 2)  (19 178)  (19 178)  routing T_1_11.glb_netwk_4 <X> T_1_11.wire_logic_cluster/lc_7/clk
 (2 2)  (20 178)  (20 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (14 2)  (32 178)  (32 178)  routing T_1_11.wire_logic_cluster/lc_4/out <X> T_1_11.lc_trk_g0_4
 (22 2)  (40 178)  (40 178)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (42 178)  (42 178)  routing T_1_11.top_op_7 <X> T_1_11.lc_trk_g0_7
 (31 2)  (49 178)  (49 178)  routing T_1_11.lc_trk_g0_4 <X> T_1_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (50 178)  (50 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (54 178)  (54 178)  LC_1 Logic Functioning bit
 (38 2)  (56 178)  (56 178)  LC_1 Logic Functioning bit
 (17 3)  (35 179)  (35 179)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (39 179)  (39 179)  routing T_1_11.top_op_7 <X> T_1_11.lc_trk_g0_7
 (22 3)  (40 179)  (40 179)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (42 179)  (42 179)  routing T_1_11.top_op_6 <X> T_1_11.lc_trk_g0_6
 (25 3)  (43 179)  (43 179)  routing T_1_11.top_op_6 <X> T_1_11.lc_trk_g0_6
 (26 3)  (44 179)  (44 179)  routing T_1_11.lc_trk_g0_3 <X> T_1_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 179)  (47 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (37 3)  (55 179)  (55 179)  LC_1 Logic Functioning bit
 (39 3)  (57 179)  (57 179)  LC_1 Logic Functioning bit
 (1 4)  (19 180)  (19 180)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (14 4)  (32 180)  (32 180)  routing T_1_11.wire_logic_cluster/lc_0/out <X> T_1_11.lc_trk_g1_0
 (16 4)  (34 180)  (34 180)  routing T_1_11.sp4_v_b_1 <X> T_1_11.lc_trk_g1_1
 (17 4)  (35 180)  (35 180)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (36 180)  (36 180)  routing T_1_11.sp4_v_b_1 <X> T_1_11.lc_trk_g1_1
 (32 4)  (50 180)  (50 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (51 180)  (51 180)  routing T_1_11.lc_trk_g3_2 <X> T_1_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (52 180)  (52 180)  routing T_1_11.lc_trk_g3_2 <X> T_1_11.wire_logic_cluster/lc_2/in_3
 (38 4)  (56 180)  (56 180)  LC_2 Logic Functioning bit
 (39 4)  (57 180)  (57 180)  LC_2 Logic Functioning bit
 (42 4)  (60 180)  (60 180)  LC_2 Logic Functioning bit
 (43 4)  (61 180)  (61 180)  LC_2 Logic Functioning bit
 (45 4)  (63 180)  (63 180)  LC_2 Logic Functioning bit
 (50 4)  (68 180)  (68 180)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (18 181)  (18 181)  routing T_1_11.glb_netwk_3 <X> T_1_11.wire_logic_cluster/lc_7/cen
 (17 5)  (35 181)  (35 181)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (31 5)  (49 181)  (49 181)  routing T_1_11.lc_trk_g3_2 <X> T_1_11.wire_logic_cluster/lc_2/in_3
 (38 5)  (56 181)  (56 181)  LC_2 Logic Functioning bit
 (39 5)  (57 181)  (57 181)  LC_2 Logic Functioning bit
 (42 5)  (60 181)  (60 181)  LC_2 Logic Functioning bit
 (43 5)  (61 181)  (61 181)  LC_2 Logic Functioning bit
 (45 5)  (63 181)  (63 181)  LC_2 Logic Functioning bit
 (51 5)  (69 181)  (69 181)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (35 182)  (35 182)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (36 182)  (36 182)  routing T_1_11.wire_logic_cluster/lc_5/out <X> T_1_11.lc_trk_g1_5
 (21 6)  (39 182)  (39 182)  routing T_1_11.wire_logic_cluster/lc_7/out <X> T_1_11.lc_trk_g1_7
 (22 6)  (40 182)  (40 182)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (31 6)  (49 182)  (49 182)  routing T_1_11.lc_trk_g0_4 <X> T_1_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (50 182)  (50 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (37 6)  (55 182)  (55 182)  LC_3 Logic Functioning bit
 (39 6)  (57 182)  (57 182)  LC_3 Logic Functioning bit
 (41 6)  (59 182)  (59 182)  LC_3 Logic Functioning bit
 (43 6)  (61 182)  (61 182)  LC_3 Logic Functioning bit
 (45 6)  (63 182)  (63 182)  LC_3 Logic Functioning bit
 (26 7)  (44 183)  (44 183)  routing T_1_11.lc_trk_g0_3 <X> T_1_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 183)  (47 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (36 7)  (54 183)  (54 183)  LC_3 Logic Functioning bit
 (38 7)  (56 183)  (56 183)  LC_3 Logic Functioning bit
 (40 7)  (58 183)  (58 183)  LC_3 Logic Functioning bit
 (42 7)  (60 183)  (60 183)  LC_3 Logic Functioning bit
 (45 7)  (63 183)  (63 183)  LC_3 Logic Functioning bit
 (26 8)  (44 184)  (44 184)  routing T_1_11.lc_trk_g0_4 <X> T_1_11.wire_logic_cluster/lc_4/in_0
 (31 8)  (49 184)  (49 184)  routing T_1_11.lc_trk_g3_4 <X> T_1_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (50 184)  (50 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (51 184)  (51 184)  routing T_1_11.lc_trk_g3_4 <X> T_1_11.wire_logic_cluster/lc_4/in_3
 (34 8)  (52 184)  (52 184)  routing T_1_11.lc_trk_g3_4 <X> T_1_11.wire_logic_cluster/lc_4/in_3
 (40 8)  (58 184)  (58 184)  LC_4 Logic Functioning bit
 (42 8)  (60 184)  (60 184)  LC_4 Logic Functioning bit
 (45 8)  (63 184)  (63 184)  LC_4 Logic Functioning bit
 (29 9)  (47 185)  (47 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (41 9)  (59 185)  (59 185)  LC_4 Logic Functioning bit
 (43 9)  (61 185)  (61 185)  LC_4 Logic Functioning bit
 (45 9)  (63 185)  (63 185)  LC_4 Logic Functioning bit
 (29 10)  (47 186)  (47 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 186)  (48 186)  routing T_1_11.lc_trk_g0_4 <X> T_1_11.wire_logic_cluster/lc_5/in_1
 (31 10)  (49 186)  (49 186)  routing T_1_11.lc_trk_g0_6 <X> T_1_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 186)  (50 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (54 186)  (54 186)  LC_5 Logic Functioning bit
 (51 10)  (69 186)  (69 186)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (26 11)  (44 187)  (44 187)  routing T_1_11.lc_trk_g3_2 <X> T_1_11.wire_logic_cluster/lc_5/in_0
 (27 11)  (45 187)  (45 187)  routing T_1_11.lc_trk_g3_2 <X> T_1_11.wire_logic_cluster/lc_5/in_0
 (28 11)  (46 187)  (46 187)  routing T_1_11.lc_trk_g3_2 <X> T_1_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 187)  (47 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (49 187)  (49 187)  routing T_1_11.lc_trk_g0_6 <X> T_1_11.wire_logic_cluster/lc_5/in_3
 (32 11)  (50 187)  (50 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (53 187)  (53 187)  routing T_1_11.lc_trk_g0_3 <X> T_1_11.input_2_5
 (25 12)  (43 188)  (43 188)  routing T_1_11.wire_logic_cluster/lc_2/out <X> T_1_11.lc_trk_g3_2
 (27 12)  (45 188)  (45 188)  routing T_1_11.lc_trk_g1_0 <X> T_1_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 188)  (47 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (49 188)  (49 188)  routing T_1_11.lc_trk_g0_7 <X> T_1_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (50 188)  (50 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (54 188)  (54 188)  LC_6 Logic Functioning bit
 (50 12)  (68 188)  (68 188)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (70 188)  (70 188)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (22 13)  (40 189)  (40 189)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (45 189)  (45 189)  routing T_1_11.lc_trk_g1_1 <X> T_1_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 189)  (47 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (49 189)  (49 189)  routing T_1_11.lc_trk_g0_7 <X> T_1_11.wire_logic_cluster/lc_6/in_3
 (0 14)  (18 190)  (18 190)  routing T_1_11.glb_netwk_6 <X> T_1_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 190)  (19 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (32 190)  (32 190)  routing T_1_11.sp4_v_t_17 <X> T_1_11.lc_trk_g3_4
 (21 14)  (39 190)  (39 190)  routing T_1_11.sp4_v_t_26 <X> T_1_11.lc_trk_g3_7
 (22 14)  (40 190)  (40 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (41 190)  (41 190)  routing T_1_11.sp4_v_t_26 <X> T_1_11.lc_trk_g3_7
 (26 14)  (44 190)  (44 190)  routing T_1_11.lc_trk_g3_4 <X> T_1_11.wire_logic_cluster/lc_7/in_0
 (27 14)  (45 190)  (45 190)  routing T_1_11.lc_trk_g3_7 <X> T_1_11.wire_logic_cluster/lc_7/in_1
 (28 14)  (46 190)  (46 190)  routing T_1_11.lc_trk_g3_7 <X> T_1_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 190)  (47 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (48 190)  (48 190)  routing T_1_11.lc_trk_g3_7 <X> T_1_11.wire_logic_cluster/lc_7/in_1
 (31 14)  (49 190)  (49 190)  routing T_1_11.lc_trk_g1_7 <X> T_1_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (50 190)  (50 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (52 190)  (52 190)  routing T_1_11.lc_trk_g1_7 <X> T_1_11.wire_logic_cluster/lc_7/in_3
 (37 14)  (55 190)  (55 190)  LC_7 Logic Functioning bit
 (39 14)  (57 190)  (57 190)  LC_7 Logic Functioning bit
 (45 14)  (63 190)  (63 190)  LC_7 Logic Functioning bit
 (50 14)  (68 190)  (68 190)  Cascade bit: LH_LC07_inmux02_5

 (0 15)  (18 191)  (18 191)  routing T_1_11.glb_netwk_6 <X> T_1_11.wire_logic_cluster/lc_7/s_r
 (16 15)  (34 191)  (34 191)  routing T_1_11.sp4_v_t_17 <X> T_1_11.lc_trk_g3_4
 (17 15)  (35 191)  (35 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (21 15)  (39 191)  (39 191)  routing T_1_11.sp4_v_t_26 <X> T_1_11.lc_trk_g3_7
 (27 15)  (45 191)  (45 191)  routing T_1_11.lc_trk_g3_4 <X> T_1_11.wire_logic_cluster/lc_7/in_0
 (28 15)  (46 191)  (46 191)  routing T_1_11.lc_trk_g3_4 <X> T_1_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 191)  (47 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (48 191)  (48 191)  routing T_1_11.lc_trk_g3_7 <X> T_1_11.wire_logic_cluster/lc_7/in_1
 (31 15)  (49 191)  (49 191)  routing T_1_11.lc_trk_g1_7 <X> T_1_11.wire_logic_cluster/lc_7/in_3
 (38 15)  (56 191)  (56 191)  LC_7 Logic Functioning bit
 (43 15)  (61 191)  (61 191)  LC_7 Logic Functioning bit
 (45 15)  (63 191)  (63 191)  LC_7 Logic Functioning bit
 (53 15)  (71 191)  (71 191)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_2_11

 (26 0)  (98 176)  (98 176)  routing T_2_11.lc_trk_g1_5 <X> T_2_11.wire_logic_cluster/lc_0/in_0
 (28 0)  (100 176)  (100 176)  routing T_2_11.lc_trk_g2_1 <X> T_2_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 176)  (101 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (103 176)  (103 176)  routing T_2_11.lc_trk_g0_5 <X> T_2_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 176)  (104 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (108 176)  (108 176)  LC_0 Logic Functioning bit
 (38 0)  (110 176)  (110 176)  LC_0 Logic Functioning bit
 (45 0)  (117 176)  (117 176)  LC_0 Logic Functioning bit
 (52 0)  (124 176)  (124 176)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (5 1)  (77 177)  (77 177)  routing T_2_11.sp4_h_r_0 <X> T_2_11.sp4_v_b_0
 (27 1)  (99 177)  (99 177)  routing T_2_11.lc_trk_g1_5 <X> T_2_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 177)  (101 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (36 1)  (108 177)  (108 177)  LC_0 Logic Functioning bit
 (37 1)  (109 177)  (109 177)  LC_0 Logic Functioning bit
 (38 1)  (110 177)  (110 177)  LC_0 Logic Functioning bit
 (39 1)  (111 177)  (111 177)  LC_0 Logic Functioning bit
 (41 1)  (113 177)  (113 177)  LC_0 Logic Functioning bit
 (43 1)  (115 177)  (115 177)  LC_0 Logic Functioning bit
 (45 1)  (117 177)  (117 177)  LC_0 Logic Functioning bit
 (1 2)  (73 178)  (73 178)  routing T_2_11.glb_netwk_4 <X> T_2_11.wire_logic_cluster/lc_7/clk
 (2 2)  (74 178)  (74 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (15 2)  (87 178)  (87 178)  routing T_2_11.top_op_5 <X> T_2_11.lc_trk_g0_5
 (17 2)  (89 178)  (89 178)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (94 178)  (94 178)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (96 178)  (96 178)  routing T_2_11.top_op_7 <X> T_2_11.lc_trk_g0_7
 (27 2)  (99 178)  (99 178)  routing T_2_11.lc_trk_g1_5 <X> T_2_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 178)  (101 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (102 178)  (102 178)  routing T_2_11.lc_trk_g1_5 <X> T_2_11.wire_logic_cluster/lc_1/in_1
 (31 2)  (103 178)  (103 178)  routing T_2_11.lc_trk_g0_6 <X> T_2_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 178)  (104 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (108 178)  (108 178)  LC_1 Logic Functioning bit
 (38 2)  (110 178)  (110 178)  LC_1 Logic Functioning bit
 (45 2)  (117 178)  (117 178)  LC_1 Logic Functioning bit
 (14 3)  (86 179)  (86 179)  routing T_2_11.sp4_r_v_b_28 <X> T_2_11.lc_trk_g0_4
 (17 3)  (89 179)  (89 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (18 3)  (90 179)  (90 179)  routing T_2_11.top_op_5 <X> T_2_11.lc_trk_g0_5
 (21 3)  (93 179)  (93 179)  routing T_2_11.top_op_7 <X> T_2_11.lc_trk_g0_7
 (22 3)  (94 179)  (94 179)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (96 179)  (96 179)  routing T_2_11.top_op_6 <X> T_2_11.lc_trk_g0_6
 (25 3)  (97 179)  (97 179)  routing T_2_11.top_op_6 <X> T_2_11.lc_trk_g0_6
 (26 3)  (98 179)  (98 179)  routing T_2_11.lc_trk_g3_2 <X> T_2_11.wire_logic_cluster/lc_1/in_0
 (27 3)  (99 179)  (99 179)  routing T_2_11.lc_trk_g3_2 <X> T_2_11.wire_logic_cluster/lc_1/in_0
 (28 3)  (100 179)  (100 179)  routing T_2_11.lc_trk_g3_2 <X> T_2_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 179)  (101 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (103 179)  (103 179)  routing T_2_11.lc_trk_g0_6 <X> T_2_11.wire_logic_cluster/lc_1/in_3
 (36 3)  (108 179)  (108 179)  LC_1 Logic Functioning bit
 (37 3)  (109 179)  (109 179)  LC_1 Logic Functioning bit
 (38 3)  (110 179)  (110 179)  LC_1 Logic Functioning bit
 (39 3)  (111 179)  (111 179)  LC_1 Logic Functioning bit
 (40 3)  (112 179)  (112 179)  LC_1 Logic Functioning bit
 (42 3)  (114 179)  (114 179)  LC_1 Logic Functioning bit
 (45 3)  (117 179)  (117 179)  LC_1 Logic Functioning bit
 (1 4)  (73 180)  (73 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (93 180)  (93 180)  routing T_2_11.wire_logic_cluster/lc_3/out <X> T_2_11.lc_trk_g1_3
 (22 4)  (94 180)  (94 180)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (98 180)  (98 180)  routing T_2_11.lc_trk_g1_5 <X> T_2_11.wire_logic_cluster/lc_2/in_0
 (31 4)  (103 180)  (103 180)  routing T_2_11.lc_trk_g0_7 <X> T_2_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 180)  (104 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (108 180)  (108 180)  LC_2 Logic Functioning bit
 (37 4)  (109 180)  (109 180)  LC_2 Logic Functioning bit
 (38 4)  (110 180)  (110 180)  LC_2 Logic Functioning bit
 (39 4)  (111 180)  (111 180)  LC_2 Logic Functioning bit
 (40 4)  (112 180)  (112 180)  LC_2 Logic Functioning bit
 (42 4)  (114 180)  (114 180)  LC_2 Logic Functioning bit
 (45 4)  (117 180)  (117 180)  LC_2 Logic Functioning bit
 (0 5)  (72 181)  (72 181)  routing T_2_11.lc_trk_g1_3 <X> T_2_11.wire_logic_cluster/lc_7/cen
 (1 5)  (73 181)  (73 181)  routing T_2_11.lc_trk_g1_3 <X> T_2_11.wire_logic_cluster/lc_7/cen
 (22 5)  (94 181)  (94 181)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (95 181)  (95 181)  routing T_2_11.sp4_v_b_18 <X> T_2_11.lc_trk_g1_2
 (24 5)  (96 181)  (96 181)  routing T_2_11.sp4_v_b_18 <X> T_2_11.lc_trk_g1_2
 (27 5)  (99 181)  (99 181)  routing T_2_11.lc_trk_g1_5 <X> T_2_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 181)  (101 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (103 181)  (103 181)  routing T_2_11.lc_trk_g0_7 <X> T_2_11.wire_logic_cluster/lc_2/in_3
 (36 5)  (108 181)  (108 181)  LC_2 Logic Functioning bit
 (37 5)  (109 181)  (109 181)  LC_2 Logic Functioning bit
 (38 5)  (110 181)  (110 181)  LC_2 Logic Functioning bit
 (39 5)  (111 181)  (111 181)  LC_2 Logic Functioning bit
 (41 5)  (113 181)  (113 181)  LC_2 Logic Functioning bit
 (43 5)  (115 181)  (115 181)  LC_2 Logic Functioning bit
 (45 5)  (117 181)  (117 181)  LC_2 Logic Functioning bit
 (16 6)  (88 182)  (88 182)  routing T_2_11.sp4_v_b_5 <X> T_2_11.lc_trk_g1_5
 (17 6)  (89 182)  (89 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (90 182)  (90 182)  routing T_2_11.sp4_v_b_5 <X> T_2_11.lc_trk_g1_5
 (21 6)  (93 182)  (93 182)  routing T_2_11.sp4_h_l_10 <X> T_2_11.lc_trk_g1_7
 (22 6)  (94 182)  (94 182)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (95 182)  (95 182)  routing T_2_11.sp4_h_l_10 <X> T_2_11.lc_trk_g1_7
 (24 6)  (96 182)  (96 182)  routing T_2_11.sp4_h_l_10 <X> T_2_11.lc_trk_g1_7
 (27 6)  (99 182)  (99 182)  routing T_2_11.lc_trk_g1_5 <X> T_2_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 182)  (101 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (102 182)  (102 182)  routing T_2_11.lc_trk_g1_5 <X> T_2_11.wire_logic_cluster/lc_3/in_1
 (31 6)  (103 182)  (103 182)  routing T_2_11.lc_trk_g0_4 <X> T_2_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 182)  (104 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (108 182)  (108 182)  LC_3 Logic Functioning bit
 (37 6)  (109 182)  (109 182)  LC_3 Logic Functioning bit
 (38 6)  (110 182)  (110 182)  LC_3 Logic Functioning bit
 (39 6)  (111 182)  (111 182)  LC_3 Logic Functioning bit
 (41 6)  (113 182)  (113 182)  LC_3 Logic Functioning bit
 (43 6)  (115 182)  (115 182)  LC_3 Logic Functioning bit
 (15 7)  (87 183)  (87 183)  routing T_2_11.bot_op_4 <X> T_2_11.lc_trk_g1_4
 (17 7)  (89 183)  (89 183)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (21 7)  (93 183)  (93 183)  routing T_2_11.sp4_h_l_10 <X> T_2_11.lc_trk_g1_7
 (36 7)  (108 183)  (108 183)  LC_3 Logic Functioning bit
 (37 7)  (109 183)  (109 183)  LC_3 Logic Functioning bit
 (38 7)  (110 183)  (110 183)  LC_3 Logic Functioning bit
 (39 7)  (111 183)  (111 183)  LC_3 Logic Functioning bit
 (41 7)  (113 183)  (113 183)  LC_3 Logic Functioning bit
 (43 7)  (115 183)  (115 183)  LC_3 Logic Functioning bit
 (51 7)  (123 183)  (123 183)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (8 8)  (80 184)  (80 184)  routing T_2_11.sp4_v_b_7 <X> T_2_11.sp4_h_r_7
 (9 8)  (81 184)  (81 184)  routing T_2_11.sp4_v_b_7 <X> T_2_11.sp4_h_r_7
 (17 8)  (89 184)  (89 184)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (90 184)  (90 184)  routing T_2_11.wire_logic_cluster/lc_1/out <X> T_2_11.lc_trk_g2_1
 (4 10)  (76 186)  (76 186)  routing T_2_11.sp4_h_r_6 <X> T_2_11.sp4_v_t_43
 (11 10)  (83 186)  (83 186)  routing T_2_11.sp4_v_b_5 <X> T_2_11.sp4_v_t_45
 (26 10)  (98 186)  (98 186)  routing T_2_11.lc_trk_g1_4 <X> T_2_11.wire_logic_cluster/lc_5/in_0
 (27 10)  (99 186)  (99 186)  routing T_2_11.lc_trk_g3_3 <X> T_2_11.wire_logic_cluster/lc_5/in_1
 (28 10)  (100 186)  (100 186)  routing T_2_11.lc_trk_g3_3 <X> T_2_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 186)  (101 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (103 186)  (103 186)  routing T_2_11.lc_trk_g1_7 <X> T_2_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 186)  (104 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (106 186)  (106 186)  routing T_2_11.lc_trk_g1_7 <X> T_2_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (108 186)  (108 186)  LC_5 Logic Functioning bit
 (38 10)  (110 186)  (110 186)  LC_5 Logic Functioning bit
 (53 10)  (125 186)  (125 186)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (5 11)  (77 187)  (77 187)  routing T_2_11.sp4_h_r_6 <X> T_2_11.sp4_v_t_43
 (12 11)  (84 187)  (84 187)  routing T_2_11.sp4_v_b_5 <X> T_2_11.sp4_v_t_45
 (27 11)  (99 187)  (99 187)  routing T_2_11.lc_trk_g1_4 <X> T_2_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 187)  (101 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (102 187)  (102 187)  routing T_2_11.lc_trk_g3_3 <X> T_2_11.wire_logic_cluster/lc_5/in_1
 (31 11)  (103 187)  (103 187)  routing T_2_11.lc_trk_g1_7 <X> T_2_11.wire_logic_cluster/lc_5/in_3
 (36 11)  (108 187)  (108 187)  LC_5 Logic Functioning bit
 (37 11)  (109 187)  (109 187)  LC_5 Logic Functioning bit
 (38 11)  (110 187)  (110 187)  LC_5 Logic Functioning bit
 (39 11)  (111 187)  (111 187)  LC_5 Logic Functioning bit
 (40 11)  (112 187)  (112 187)  LC_5 Logic Functioning bit
 (42 11)  (114 187)  (114 187)  LC_5 Logic Functioning bit
 (22 12)  (94 188)  (94 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (95 188)  (95 188)  routing T_2_11.sp4_v_t_30 <X> T_2_11.lc_trk_g3_3
 (24 12)  (96 188)  (96 188)  routing T_2_11.sp4_v_t_30 <X> T_2_11.lc_trk_g3_3
 (25 12)  (97 188)  (97 188)  routing T_2_11.wire_logic_cluster/lc_2/out <X> T_2_11.lc_trk_g3_2
 (27 12)  (99 188)  (99 188)  routing T_2_11.lc_trk_g1_2 <X> T_2_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 188)  (101 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (103 188)  (103 188)  routing T_2_11.lc_trk_g3_6 <X> T_2_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 188)  (104 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 188)  (105 188)  routing T_2_11.lc_trk_g3_6 <X> T_2_11.wire_logic_cluster/lc_6/in_3
 (34 12)  (106 188)  (106 188)  routing T_2_11.lc_trk_g3_6 <X> T_2_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (108 188)  (108 188)  LC_6 Logic Functioning bit
 (38 12)  (110 188)  (110 188)  LC_6 Logic Functioning bit
 (22 13)  (94 189)  (94 189)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (98 189)  (98 189)  routing T_2_11.lc_trk_g3_3 <X> T_2_11.wire_logic_cluster/lc_6/in_0
 (27 13)  (99 189)  (99 189)  routing T_2_11.lc_trk_g3_3 <X> T_2_11.wire_logic_cluster/lc_6/in_0
 (28 13)  (100 189)  (100 189)  routing T_2_11.lc_trk_g3_3 <X> T_2_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 189)  (101 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (102 189)  (102 189)  routing T_2_11.lc_trk_g1_2 <X> T_2_11.wire_logic_cluster/lc_6/in_1
 (31 13)  (103 189)  (103 189)  routing T_2_11.lc_trk_g3_6 <X> T_2_11.wire_logic_cluster/lc_6/in_3
 (36 13)  (108 189)  (108 189)  LC_6 Logic Functioning bit
 (37 13)  (109 189)  (109 189)  LC_6 Logic Functioning bit
 (38 13)  (110 189)  (110 189)  LC_6 Logic Functioning bit
 (39 13)  (111 189)  (111 189)  LC_6 Logic Functioning bit
 (41 13)  (113 189)  (113 189)  LC_6 Logic Functioning bit
 (43 13)  (115 189)  (115 189)  LC_6 Logic Functioning bit
 (52 13)  (124 189)  (124 189)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (72 190)  (72 190)  routing T_2_11.glb_netwk_6 <X> T_2_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 190)  (73 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (3 14)  (75 190)  (75 190)  routing T_2_11.sp12_v_b_1 <X> T_2_11.sp12_v_t_22
 (4 14)  (76 190)  (76 190)  routing T_2_11.sp4_h_r_9 <X> T_2_11.sp4_v_t_44
 (0 15)  (72 191)  (72 191)  routing T_2_11.glb_netwk_6 <X> T_2_11.wire_logic_cluster/lc_7/s_r
 (5 15)  (77 191)  (77 191)  routing T_2_11.sp4_h_r_9 <X> T_2_11.sp4_v_t_44
 (22 15)  (94 191)  (94 191)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (95 191)  (95 191)  routing T_2_11.sp4_v_b_46 <X> T_2_11.lc_trk_g3_6
 (24 15)  (96 191)  (96 191)  routing T_2_11.sp4_v_b_46 <X> T_2_11.lc_trk_g3_6


RAM_Tile_3_11

 (12 0)  (138 176)  (138 176)  routing T_3_11.sp4_v_b_8 <X> T_3_11.sp4_h_r_2
 (7 1)  (133 177)  (133 177)  Ram config bit: MEMB_Power_Up_Control

 (11 1)  (137 177)  (137 177)  routing T_3_11.sp4_v_b_8 <X> T_3_11.sp4_h_r_2
 (13 1)  (139 177)  (139 177)  routing T_3_11.sp4_v_b_8 <X> T_3_11.sp4_h_r_2


LogicTile_4_11

 (21 0)  (189 176)  (189 176)  routing T_4_11.bnr_op_3 <X> T_4_11.lc_trk_g0_3
 (22 0)  (190 176)  (190 176)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (27 0)  (195 176)  (195 176)  routing T_4_11.lc_trk_g1_4 <X> T_4_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (197 176)  (197 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (198 176)  (198 176)  routing T_4_11.lc_trk_g1_4 <X> T_4_11.wire_logic_cluster/lc_0/in_1
 (32 0)  (200 176)  (200 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (15 1)  (183 177)  (183 177)  routing T_4_11.sp4_v_t_5 <X> T_4_11.lc_trk_g0_0
 (16 1)  (184 177)  (184 177)  routing T_4_11.sp4_v_t_5 <X> T_4_11.lc_trk_g0_0
 (17 1)  (185 177)  (185 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (21 1)  (189 177)  (189 177)  routing T_4_11.bnr_op_3 <X> T_4_11.lc_trk_g0_3
 (22 1)  (190 177)  (190 177)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (192 177)  (192 177)  routing T_4_11.top_op_2 <X> T_4_11.lc_trk_g0_2
 (25 1)  (193 177)  (193 177)  routing T_4_11.top_op_2 <X> T_4_11.lc_trk_g0_2
 (26 1)  (194 177)  (194 177)  routing T_4_11.lc_trk_g1_3 <X> T_4_11.wire_logic_cluster/lc_0/in_0
 (27 1)  (195 177)  (195 177)  routing T_4_11.lc_trk_g1_3 <X> T_4_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (197 177)  (197 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (199 177)  (199 177)  routing T_4_11.lc_trk_g0_3 <X> T_4_11.wire_logic_cluster/lc_0/in_3
 (32 1)  (200 177)  (200 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (201 177)  (201 177)  routing T_4_11.lc_trk_g3_3 <X> T_4_11.input_2_0
 (34 1)  (202 177)  (202 177)  routing T_4_11.lc_trk_g3_3 <X> T_4_11.input_2_0
 (35 1)  (203 177)  (203 177)  routing T_4_11.lc_trk_g3_3 <X> T_4_11.input_2_0
 (43 1)  (211 177)  (211 177)  LC_0 Logic Functioning bit
 (1 2)  (169 178)  (169 178)  routing T_4_11.glb_netwk_4 <X> T_4_11.wire_logic_cluster/lc_7/clk
 (2 2)  (170 178)  (170 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (14 2)  (182 178)  (182 178)  routing T_4_11.sp4_v_t_1 <X> T_4_11.lc_trk_g0_4
 (16 2)  (184 178)  (184 178)  routing T_4_11.sp4_v_b_13 <X> T_4_11.lc_trk_g0_5
 (17 2)  (185 178)  (185 178)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (186 178)  (186 178)  routing T_4_11.sp4_v_b_13 <X> T_4_11.lc_trk_g0_5
 (21 2)  (189 178)  (189 178)  routing T_4_11.sp4_h_l_2 <X> T_4_11.lc_trk_g0_7
 (22 2)  (190 178)  (190 178)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (191 178)  (191 178)  routing T_4_11.sp4_h_l_2 <X> T_4_11.lc_trk_g0_7
 (24 2)  (192 178)  (192 178)  routing T_4_11.sp4_h_l_2 <X> T_4_11.lc_trk_g0_7
 (27 2)  (195 178)  (195 178)  routing T_4_11.lc_trk_g3_5 <X> T_4_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (196 178)  (196 178)  routing T_4_11.lc_trk_g3_5 <X> T_4_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (197 178)  (197 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (198 178)  (198 178)  routing T_4_11.lc_trk_g3_5 <X> T_4_11.wire_logic_cluster/lc_1/in_1
 (32 2)  (200 178)  (200 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (202 178)  (202 178)  routing T_4_11.lc_trk_g1_3 <X> T_4_11.wire_logic_cluster/lc_1/in_3
 (35 2)  (203 178)  (203 178)  routing T_4_11.lc_trk_g0_5 <X> T_4_11.input_2_1
 (45 2)  (213 178)  (213 178)  LC_1 Logic Functioning bit
 (53 2)  (221 178)  (221 178)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (14 3)  (182 179)  (182 179)  routing T_4_11.sp4_v_t_1 <X> T_4_11.lc_trk_g0_4
 (16 3)  (184 179)  (184 179)  routing T_4_11.sp4_v_t_1 <X> T_4_11.lc_trk_g0_4
 (17 3)  (185 179)  (185 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (18 3)  (186 179)  (186 179)  routing T_4_11.sp4_v_b_13 <X> T_4_11.lc_trk_g0_5
 (26 3)  (194 179)  (194 179)  routing T_4_11.lc_trk_g0_3 <X> T_4_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (197 179)  (197 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (199 179)  (199 179)  routing T_4_11.lc_trk_g1_3 <X> T_4_11.wire_logic_cluster/lc_1/in_3
 (32 3)  (200 179)  (200 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (43 3)  (211 179)  (211 179)  LC_1 Logic Functioning bit
 (51 3)  (219 179)  (219 179)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (182 180)  (182 180)  routing T_4_11.wire_logic_cluster/lc_0/out <X> T_4_11.lc_trk_g1_0
 (17 4)  (185 180)  (185 180)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (22 4)  (190 180)  (190 180)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (192 180)  (192 180)  routing T_4_11.top_op_3 <X> T_4_11.lc_trk_g1_3
 (17 5)  (185 181)  (185 181)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (189 181)  (189 181)  routing T_4_11.top_op_3 <X> T_4_11.lc_trk_g1_3
 (6 6)  (174 182)  (174 182)  routing T_4_11.sp4_v_b_0 <X> T_4_11.sp4_v_t_38
 (17 6)  (185 182)  (185 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (22 6)  (190 182)  (190 182)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (26 6)  (194 182)  (194 182)  routing T_4_11.lc_trk_g2_7 <X> T_4_11.wire_logic_cluster/lc_3/in_0
 (29 6)  (197 182)  (197 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (198 182)  (198 182)  routing T_4_11.lc_trk_g0_4 <X> T_4_11.wire_logic_cluster/lc_3/in_1
 (32 6)  (200 182)  (200 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (202 182)  (202 182)  routing T_4_11.lc_trk_g1_1 <X> T_4_11.wire_logic_cluster/lc_3/in_3
 (35 6)  (203 182)  (203 182)  routing T_4_11.lc_trk_g0_5 <X> T_4_11.input_2_3
 (39 6)  (207 182)  (207 182)  LC_3 Logic Functioning bit
 (40 6)  (208 182)  (208 182)  LC_3 Logic Functioning bit
 (42 6)  (210 182)  (210 182)  LC_3 Logic Functioning bit
 (43 6)  (211 182)  (211 182)  LC_3 Logic Functioning bit
 (5 7)  (173 183)  (173 183)  routing T_4_11.sp4_v_b_0 <X> T_4_11.sp4_v_t_38
 (14 7)  (182 183)  (182 183)  routing T_4_11.top_op_4 <X> T_4_11.lc_trk_g1_4
 (15 7)  (183 183)  (183 183)  routing T_4_11.top_op_4 <X> T_4_11.lc_trk_g1_4
 (17 7)  (185 183)  (185 183)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (26 7)  (194 183)  (194 183)  routing T_4_11.lc_trk_g2_7 <X> T_4_11.wire_logic_cluster/lc_3/in_0
 (28 7)  (196 183)  (196 183)  routing T_4_11.lc_trk_g2_7 <X> T_4_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (197 183)  (197 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (32 7)  (200 183)  (200 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (38 7)  (206 183)  (206 183)  LC_3 Logic Functioning bit
 (39 7)  (207 183)  (207 183)  LC_3 Logic Functioning bit
 (40 7)  (208 183)  (208 183)  LC_3 Logic Functioning bit
 (41 7)  (209 183)  (209 183)  LC_3 Logic Functioning bit
 (42 7)  (210 183)  (210 183)  LC_3 Logic Functioning bit
 (43 7)  (211 183)  (211 183)  LC_3 Logic Functioning bit
 (31 8)  (199 184)  (199 184)  routing T_4_11.lc_trk_g1_4 <X> T_4_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (200 184)  (200 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (202 184)  (202 184)  routing T_4_11.lc_trk_g1_4 <X> T_4_11.wire_logic_cluster/lc_4/in_3
 (40 8)  (208 184)  (208 184)  LC_4 Logic Functioning bit
 (42 8)  (210 184)  (210 184)  LC_4 Logic Functioning bit
 (46 8)  (214 184)  (214 184)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (26 9)  (194 185)  (194 185)  routing T_4_11.lc_trk_g1_3 <X> T_4_11.wire_logic_cluster/lc_4/in_0
 (27 9)  (195 185)  (195 185)  routing T_4_11.lc_trk_g1_3 <X> T_4_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (197 185)  (197 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (41 9)  (209 185)  (209 185)  LC_4 Logic Functioning bit
 (43 9)  (211 185)  (211 185)  LC_4 Logic Functioning bit
 (48 9)  (216 185)  (216 185)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (22 10)  (190 186)  (190 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (191 186)  (191 186)  routing T_4_11.sp4_h_r_31 <X> T_4_11.lc_trk_g2_7
 (24 10)  (192 186)  (192 186)  routing T_4_11.sp4_h_r_31 <X> T_4_11.lc_trk_g2_7
 (26 10)  (194 186)  (194 186)  routing T_4_11.lc_trk_g1_4 <X> T_4_11.wire_logic_cluster/lc_5/in_0
 (27 10)  (195 186)  (195 186)  routing T_4_11.lc_trk_g1_7 <X> T_4_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (197 186)  (197 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (198 186)  (198 186)  routing T_4_11.lc_trk_g1_7 <X> T_4_11.wire_logic_cluster/lc_5/in_1
 (32 10)  (200 186)  (200 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (202 186)  (202 186)  routing T_4_11.lc_trk_g1_3 <X> T_4_11.wire_logic_cluster/lc_5/in_3
 (35 10)  (203 186)  (203 186)  routing T_4_11.lc_trk_g0_5 <X> T_4_11.input_2_5
 (36 10)  (204 186)  (204 186)  LC_5 Logic Functioning bit
 (38 10)  (206 186)  (206 186)  LC_5 Logic Functioning bit
 (39 10)  (207 186)  (207 186)  LC_5 Logic Functioning bit
 (40 10)  (208 186)  (208 186)  LC_5 Logic Functioning bit
 (41 10)  (209 186)  (209 186)  LC_5 Logic Functioning bit
 (43 10)  (211 186)  (211 186)  LC_5 Logic Functioning bit
 (21 11)  (189 187)  (189 187)  routing T_4_11.sp4_h_r_31 <X> T_4_11.lc_trk_g2_7
 (27 11)  (195 187)  (195 187)  routing T_4_11.lc_trk_g1_4 <X> T_4_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (197 187)  (197 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (198 187)  (198 187)  routing T_4_11.lc_trk_g1_7 <X> T_4_11.wire_logic_cluster/lc_5/in_1
 (31 11)  (199 187)  (199 187)  routing T_4_11.lc_trk_g1_3 <X> T_4_11.wire_logic_cluster/lc_5/in_3
 (32 11)  (200 187)  (200 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (37 11)  (205 187)  (205 187)  LC_5 Logic Functioning bit
 (38 11)  (206 187)  (206 187)  LC_5 Logic Functioning bit
 (39 11)  (207 187)  (207 187)  LC_5 Logic Functioning bit
 (40 11)  (208 187)  (208 187)  LC_5 Logic Functioning bit
 (41 11)  (209 187)  (209 187)  LC_5 Logic Functioning bit
 (42 11)  (210 187)  (210 187)  LC_5 Logic Functioning bit
 (43 11)  (211 187)  (211 187)  LC_5 Logic Functioning bit
 (22 12)  (190 188)  (190 188)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (191 188)  (191 188)  routing T_4_11.sp12_v_b_19 <X> T_4_11.lc_trk_g3_3
 (29 12)  (197 188)  (197 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (198 188)  (198 188)  routing T_4_11.lc_trk_g0_7 <X> T_4_11.wire_logic_cluster/lc_6/in_1
 (32 12)  (200 188)  (200 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (202 188)  (202 188)  routing T_4_11.lc_trk_g1_0 <X> T_4_11.wire_logic_cluster/lc_6/in_3
 (45 12)  (213 188)  (213 188)  LC_6 Logic Functioning bit
 (50 12)  (218 188)  (218 188)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (220 188)  (220 188)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (21 13)  (189 189)  (189 189)  routing T_4_11.sp12_v_b_19 <X> T_4_11.lc_trk_g3_3
 (26 13)  (194 189)  (194 189)  routing T_4_11.lc_trk_g0_2 <X> T_4_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (197 189)  (197 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (198 189)  (198 189)  routing T_4_11.lc_trk_g0_7 <X> T_4_11.wire_logic_cluster/lc_6/in_1
 (42 13)  (210 189)  (210 189)  LC_6 Logic Functioning bit
 (16 14)  (184 190)  (184 190)  routing T_4_11.sp4_v_b_37 <X> T_4_11.lc_trk_g3_5
 (17 14)  (185 190)  (185 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (186 190)  (186 190)  routing T_4_11.sp4_v_b_37 <X> T_4_11.lc_trk_g3_5
 (26 14)  (194 190)  (194 190)  routing T_4_11.lc_trk_g2_7 <X> T_4_11.wire_logic_cluster/lc_7/in_0
 (29 14)  (197 190)  (197 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (199 190)  (199 190)  routing T_4_11.lc_trk_g1_5 <X> T_4_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (200 190)  (200 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (202 190)  (202 190)  routing T_4_11.lc_trk_g1_5 <X> T_4_11.wire_logic_cluster/lc_7/in_3
 (35 14)  (203 190)  (203 190)  routing T_4_11.lc_trk_g0_5 <X> T_4_11.input_2_7
 (36 14)  (204 190)  (204 190)  LC_7 Logic Functioning bit
 (37 14)  (205 190)  (205 190)  LC_7 Logic Functioning bit
 (38 14)  (206 190)  (206 190)  LC_7 Logic Functioning bit
 (41 14)  (209 190)  (209 190)  LC_7 Logic Functioning bit
 (18 15)  (186 191)  (186 191)  routing T_4_11.sp4_v_b_37 <X> T_4_11.lc_trk_g3_5
 (26 15)  (194 191)  (194 191)  routing T_4_11.lc_trk_g2_7 <X> T_4_11.wire_logic_cluster/lc_7/in_0
 (28 15)  (196 191)  (196 191)  routing T_4_11.lc_trk_g2_7 <X> T_4_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (197 191)  (197 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (32 15)  (200 191)  (200 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (204 191)  (204 191)  LC_7 Logic Functioning bit
 (37 15)  (205 191)  (205 191)  LC_7 Logic Functioning bit


LogicTile_5_11

 (5 0)  (227 176)  (227 176)  routing T_5_11.sp4_v_t_37 <X> T_5_11.sp4_h_r_0
 (1 2)  (223 178)  (223 178)  routing T_5_11.glb_netwk_4 <X> T_5_11.wire_logic_cluster/lc_7/clk
 (2 2)  (224 178)  (224 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (14 2)  (236 178)  (236 178)  routing T_5_11.wire_logic_cluster/lc_4/out <X> T_5_11.lc_trk_g0_4
 (28 2)  (250 178)  (250 178)  routing T_5_11.lc_trk_g2_6 <X> T_5_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (251 178)  (251 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (252 178)  (252 178)  routing T_5_11.lc_trk_g2_6 <X> T_5_11.wire_logic_cluster/lc_1/in_1
 (31 2)  (253 178)  (253 178)  routing T_5_11.lc_trk_g0_4 <X> T_5_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (254 178)  (254 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (258 178)  (258 178)  LC_1 Logic Functioning bit
 (38 2)  (260 178)  (260 178)  LC_1 Logic Functioning bit
 (17 3)  (239 179)  (239 179)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (30 3)  (252 179)  (252 179)  routing T_5_11.lc_trk_g2_6 <X> T_5_11.wire_logic_cluster/lc_1/in_1
 (36 3)  (258 179)  (258 179)  LC_1 Logic Functioning bit
 (38 3)  (260 179)  (260 179)  LC_1 Logic Functioning bit
 (1 4)  (223 180)  (223 180)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (28 6)  (250 182)  (250 182)  routing T_5_11.lc_trk_g2_6 <X> T_5_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (251 182)  (251 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (252 182)  (252 182)  routing T_5_11.lc_trk_g2_6 <X> T_5_11.wire_logic_cluster/lc_3/in_1
 (31 6)  (253 182)  (253 182)  routing T_5_11.lc_trk_g0_4 <X> T_5_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (254 182)  (254 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (40 6)  (262 182)  (262 182)  LC_3 Logic Functioning bit
 (42 6)  (264 182)  (264 182)  LC_3 Logic Functioning bit
 (30 7)  (252 183)  (252 183)  routing T_5_11.lc_trk_g2_6 <X> T_5_11.wire_logic_cluster/lc_3/in_1
 (40 7)  (262 183)  (262 183)  LC_3 Logic Functioning bit
 (42 7)  (264 183)  (264 183)  LC_3 Logic Functioning bit
 (26 8)  (248 184)  (248 184)  routing T_5_11.lc_trk_g2_6 <X> T_5_11.wire_logic_cluster/lc_4/in_0
 (36 8)  (258 184)  (258 184)  LC_4 Logic Functioning bit
 (38 8)  (260 184)  (260 184)  LC_4 Logic Functioning bit
 (41 8)  (263 184)  (263 184)  LC_4 Logic Functioning bit
 (43 8)  (265 184)  (265 184)  LC_4 Logic Functioning bit
 (45 8)  (267 184)  (267 184)  LC_4 Logic Functioning bit
 (51 8)  (273 184)  (273 184)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (248 185)  (248 185)  routing T_5_11.lc_trk_g2_6 <X> T_5_11.wire_logic_cluster/lc_4/in_0
 (28 9)  (250 185)  (250 185)  routing T_5_11.lc_trk_g2_6 <X> T_5_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (251 185)  (251 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (37 9)  (259 185)  (259 185)  LC_4 Logic Functioning bit
 (39 9)  (261 185)  (261 185)  LC_4 Logic Functioning bit
 (40 9)  (262 185)  (262 185)  LC_4 Logic Functioning bit
 (42 9)  (264 185)  (264 185)  LC_4 Logic Functioning bit
 (45 9)  (267 185)  (267 185)  LC_4 Logic Functioning bit
 (47 9)  (269 185)  (269 185)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (48 9)  (270 185)  (270 185)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (51 9)  (273 185)  (273 185)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (15 10)  (237 186)  (237 186)  routing T_5_11.rgt_op_5 <X> T_5_11.lc_trk_g2_5
 (17 10)  (239 186)  (239 186)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (240 186)  (240 186)  routing T_5_11.rgt_op_5 <X> T_5_11.lc_trk_g2_5
 (25 10)  (247 186)  (247 186)  routing T_5_11.wire_logic_cluster/lc_6/out <X> T_5_11.lc_trk_g2_6
 (28 10)  (250 186)  (250 186)  routing T_5_11.lc_trk_g2_6 <X> T_5_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (251 186)  (251 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (252 186)  (252 186)  routing T_5_11.lc_trk_g2_6 <X> T_5_11.wire_logic_cluster/lc_5/in_1
 (31 10)  (253 186)  (253 186)  routing T_5_11.lc_trk_g0_4 <X> T_5_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (254 186)  (254 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (40 10)  (262 186)  (262 186)  LC_5 Logic Functioning bit
 (42 10)  (264 186)  (264 186)  LC_5 Logic Functioning bit
 (45 10)  (267 186)  (267 186)  LC_5 Logic Functioning bit
 (51 10)  (273 186)  (273 186)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (53 10)  (275 186)  (275 186)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (22 11)  (244 187)  (244 187)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (30 11)  (252 187)  (252 187)  routing T_5_11.lc_trk_g2_6 <X> T_5_11.wire_logic_cluster/lc_5/in_1
 (40 11)  (262 187)  (262 187)  LC_5 Logic Functioning bit
 (42 11)  (264 187)  (264 187)  LC_5 Logic Functioning bit
 (44 11)  (266 187)  (266 187)  LC_5 Logic Functioning bit
 (45 11)  (267 187)  (267 187)  LC_5 Logic Functioning bit
 (31 12)  (253 188)  (253 188)  routing T_5_11.lc_trk_g2_5 <X> T_5_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (254 188)  (254 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (255 188)  (255 188)  routing T_5_11.lc_trk_g2_5 <X> T_5_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (258 188)  (258 188)  LC_6 Logic Functioning bit
 (37 12)  (259 188)  (259 188)  LC_6 Logic Functioning bit
 (38 12)  (260 188)  (260 188)  LC_6 Logic Functioning bit
 (39 12)  (261 188)  (261 188)  LC_6 Logic Functioning bit
 (45 12)  (267 188)  (267 188)  LC_6 Logic Functioning bit
 (48 12)  (270 188)  (270 188)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (53 12)  (275 188)  (275 188)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (36 13)  (258 189)  (258 189)  LC_6 Logic Functioning bit
 (37 13)  (259 189)  (259 189)  LC_6 Logic Functioning bit
 (38 13)  (260 189)  (260 189)  LC_6 Logic Functioning bit
 (39 13)  (261 189)  (261 189)  LC_6 Logic Functioning bit
 (45 13)  (267 189)  (267 189)  LC_6 Logic Functioning bit
 (46 13)  (268 189)  (268 189)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (52 13)  (274 189)  (274 189)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (222 190)  (222 190)  routing T_5_11.glb_netwk_6 <X> T_5_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (223 190)  (223 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (9 14)  (231 190)  (231 190)  routing T_5_11.sp4_v_b_10 <X> T_5_11.sp4_h_l_47
 (31 14)  (253 190)  (253 190)  routing T_5_11.lc_trk_g0_4 <X> T_5_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (254 190)  (254 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (40 14)  (262 190)  (262 190)  LC_7 Logic Functioning bit
 (41 14)  (263 190)  (263 190)  LC_7 Logic Functioning bit
 (42 14)  (264 190)  (264 190)  LC_7 Logic Functioning bit
 (43 14)  (265 190)  (265 190)  LC_7 Logic Functioning bit
 (45 14)  (267 190)  (267 190)  LC_7 Logic Functioning bit
 (53 14)  (275 190)  (275 190)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (0 15)  (222 191)  (222 191)  routing T_5_11.glb_netwk_6 <X> T_5_11.wire_logic_cluster/lc_7/s_r
 (40 15)  (262 191)  (262 191)  LC_7 Logic Functioning bit
 (41 15)  (263 191)  (263 191)  LC_7 Logic Functioning bit
 (42 15)  (264 191)  (264 191)  LC_7 Logic Functioning bit
 (43 15)  (265 191)  (265 191)  LC_7 Logic Functioning bit
 (44 15)  (266 191)  (266 191)  LC_7 Logic Functioning bit
 (45 15)  (267 191)  (267 191)  LC_7 Logic Functioning bit
 (46 15)  (268 191)  (268 191)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_6_11

 (17 0)  (293 176)  (293 176)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (294 176)  (294 176)  routing T_6_11.wire_logic_cluster/lc_1/out <X> T_6_11.lc_trk_g0_1
 (32 0)  (308 176)  (308 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (309 176)  (309 176)  routing T_6_11.lc_trk_g3_2 <X> T_6_11.wire_logic_cluster/lc_0/in_3
 (34 0)  (310 176)  (310 176)  routing T_6_11.lc_trk_g3_2 <X> T_6_11.wire_logic_cluster/lc_0/in_3
 (36 0)  (312 176)  (312 176)  LC_0 Logic Functioning bit
 (37 0)  (313 176)  (313 176)  LC_0 Logic Functioning bit
 (38 0)  (314 176)  (314 176)  LC_0 Logic Functioning bit
 (39 0)  (315 176)  (315 176)  LC_0 Logic Functioning bit
 (45 0)  (321 176)  (321 176)  LC_0 Logic Functioning bit
 (8 1)  (284 177)  (284 177)  routing T_6_11.sp4_h_l_42 <X> T_6_11.sp4_v_b_1
 (9 1)  (285 177)  (285 177)  routing T_6_11.sp4_h_l_42 <X> T_6_11.sp4_v_b_1
 (10 1)  (286 177)  (286 177)  routing T_6_11.sp4_h_l_42 <X> T_6_11.sp4_v_b_1
 (31 1)  (307 177)  (307 177)  routing T_6_11.lc_trk_g3_2 <X> T_6_11.wire_logic_cluster/lc_0/in_3
 (36 1)  (312 177)  (312 177)  LC_0 Logic Functioning bit
 (37 1)  (313 177)  (313 177)  LC_0 Logic Functioning bit
 (38 1)  (314 177)  (314 177)  LC_0 Logic Functioning bit
 (39 1)  (315 177)  (315 177)  LC_0 Logic Functioning bit
 (45 1)  (321 177)  (321 177)  LC_0 Logic Functioning bit
 (46 1)  (322 177)  (322 177)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (47 1)  (323 177)  (323 177)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (53 1)  (329 177)  (329 177)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (1 2)  (277 178)  (277 178)  routing T_6_11.glb_netwk_4 <X> T_6_11.wire_logic_cluster/lc_7/clk
 (2 2)  (278 178)  (278 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (26 2)  (302 178)  (302 178)  routing T_6_11.lc_trk_g2_7 <X> T_6_11.wire_logic_cluster/lc_1/in_0
 (36 2)  (312 178)  (312 178)  LC_1 Logic Functioning bit
 (38 2)  (314 178)  (314 178)  LC_1 Logic Functioning bit
 (41 2)  (317 178)  (317 178)  LC_1 Logic Functioning bit
 (43 2)  (319 178)  (319 178)  LC_1 Logic Functioning bit
 (45 2)  (321 178)  (321 178)  LC_1 Logic Functioning bit
 (26 3)  (302 179)  (302 179)  routing T_6_11.lc_trk_g2_7 <X> T_6_11.wire_logic_cluster/lc_1/in_0
 (28 3)  (304 179)  (304 179)  routing T_6_11.lc_trk_g2_7 <X> T_6_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (305 179)  (305 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (37 3)  (313 179)  (313 179)  LC_1 Logic Functioning bit
 (39 3)  (315 179)  (315 179)  LC_1 Logic Functioning bit
 (40 3)  (316 179)  (316 179)  LC_1 Logic Functioning bit
 (42 3)  (318 179)  (318 179)  LC_1 Logic Functioning bit
 (45 3)  (321 179)  (321 179)  LC_1 Logic Functioning bit
 (1 4)  (277 180)  (277 180)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (14 4)  (290 180)  (290 180)  routing T_6_11.wire_logic_cluster/lc_0/out <X> T_6_11.lc_trk_g1_0
 (21 4)  (297 180)  (297 180)  routing T_6_11.lft_op_3 <X> T_6_11.lc_trk_g1_3
 (22 4)  (298 180)  (298 180)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (300 180)  (300 180)  routing T_6_11.lft_op_3 <X> T_6_11.lc_trk_g1_3
 (29 4)  (305 180)  (305 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (36 4)  (312 180)  (312 180)  LC_2 Logic Functioning bit
 (38 4)  (314 180)  (314 180)  LC_2 Logic Functioning bit
 (41 4)  (317 180)  (317 180)  LC_2 Logic Functioning bit
 (43 4)  (319 180)  (319 180)  LC_2 Logic Functioning bit
 (45 4)  (321 180)  (321 180)  LC_2 Logic Functioning bit
 (17 5)  (293 181)  (293 181)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (36 5)  (312 181)  (312 181)  LC_2 Logic Functioning bit
 (38 5)  (314 181)  (314 181)  LC_2 Logic Functioning bit
 (41 5)  (317 181)  (317 181)  LC_2 Logic Functioning bit
 (43 5)  (319 181)  (319 181)  LC_2 Logic Functioning bit
 (45 5)  (321 181)  (321 181)  LC_2 Logic Functioning bit
 (46 5)  (322 181)  (322 181)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (48 5)  (324 181)  (324 181)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (53 5)  (329 181)  (329 181)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (3 6)  (279 182)  (279 182)  routing T_6_11.sp12_v_b_0 <X> T_6_11.sp12_v_t_23
 (17 6)  (293 182)  (293 182)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (294 182)  (294 182)  routing T_6_11.wire_logic_cluster/lc_5/out <X> T_6_11.lc_trk_g1_5
 (27 6)  (303 182)  (303 182)  routing T_6_11.lc_trk_g1_5 <X> T_6_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (305 182)  (305 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (306 182)  (306 182)  routing T_6_11.lc_trk_g1_5 <X> T_6_11.wire_logic_cluster/lc_3/in_1
 (31 6)  (307 182)  (307 182)  routing T_6_11.lc_trk_g3_5 <X> T_6_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (308 182)  (308 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (309 182)  (309 182)  routing T_6_11.lc_trk_g3_5 <X> T_6_11.wire_logic_cluster/lc_3/in_3
 (34 6)  (310 182)  (310 182)  routing T_6_11.lc_trk_g3_5 <X> T_6_11.wire_logic_cluster/lc_3/in_3
 (42 6)  (318 182)  (318 182)  LC_3 Logic Functioning bit
 (27 7)  (303 183)  (303 183)  routing T_6_11.lc_trk_g1_0 <X> T_6_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (305 183)  (305 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (32 7)  (308 183)  (308 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (28 8)  (304 184)  (304 184)  routing T_6_11.lc_trk_g2_7 <X> T_6_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (305 184)  (305 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (306 184)  (306 184)  routing T_6_11.lc_trk_g2_7 <X> T_6_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (308 184)  (308 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (309 184)  (309 184)  routing T_6_11.lc_trk_g3_2 <X> T_6_11.wire_logic_cluster/lc_4/in_3
 (34 8)  (310 184)  (310 184)  routing T_6_11.lc_trk_g3_2 <X> T_6_11.wire_logic_cluster/lc_4/in_3
 (45 8)  (321 184)  (321 184)  LC_4 Logic Functioning bit
 (50 8)  (326 184)  (326 184)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (302 185)  (302 185)  routing T_6_11.lc_trk_g1_3 <X> T_6_11.wire_logic_cluster/lc_4/in_0
 (27 9)  (303 185)  (303 185)  routing T_6_11.lc_trk_g1_3 <X> T_6_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (305 185)  (305 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (306 185)  (306 185)  routing T_6_11.lc_trk_g2_7 <X> T_6_11.wire_logic_cluster/lc_4/in_1
 (31 9)  (307 185)  (307 185)  routing T_6_11.lc_trk_g3_2 <X> T_6_11.wire_logic_cluster/lc_4/in_3
 (42 9)  (318 185)  (318 185)  LC_4 Logic Functioning bit
 (45 9)  (321 185)  (321 185)  LC_4 Logic Functioning bit
 (52 9)  (328 185)  (328 185)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (5 10)  (281 186)  (281 186)  routing T_6_11.sp4_v_b_6 <X> T_6_11.sp4_h_l_43
 (22 10)  (298 186)  (298 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (299 186)  (299 186)  routing T_6_11.sp4_h_r_31 <X> T_6_11.lc_trk_g2_7
 (24 10)  (300 186)  (300 186)  routing T_6_11.sp4_h_r_31 <X> T_6_11.lc_trk_g2_7
 (36 10)  (312 186)  (312 186)  LC_5 Logic Functioning bit
 (38 10)  (314 186)  (314 186)  LC_5 Logic Functioning bit
 (41 10)  (317 186)  (317 186)  LC_5 Logic Functioning bit
 (43 10)  (319 186)  (319 186)  LC_5 Logic Functioning bit
 (45 10)  (321 186)  (321 186)  LC_5 Logic Functioning bit
 (46 10)  (322 186)  (322 186)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (327 186)  (327 186)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (21 11)  (297 187)  (297 187)  routing T_6_11.sp4_h_r_31 <X> T_6_11.lc_trk_g2_7
 (27 11)  (303 187)  (303 187)  routing T_6_11.lc_trk_g1_0 <X> T_6_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (305 187)  (305 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (37 11)  (313 187)  (313 187)  LC_5 Logic Functioning bit
 (39 11)  (315 187)  (315 187)  LC_5 Logic Functioning bit
 (40 11)  (316 187)  (316 187)  LC_5 Logic Functioning bit
 (42 11)  (318 187)  (318 187)  LC_5 Logic Functioning bit
 (45 11)  (321 187)  (321 187)  LC_5 Logic Functioning bit
 (46 11)  (322 187)  (322 187)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (3 12)  (279 188)  (279 188)  routing T_6_11.sp12_v_t_22 <X> T_6_11.sp12_h_r_1
 (11 12)  (287 188)  (287 188)  routing T_6_11.sp4_h_l_40 <X> T_6_11.sp4_v_b_11
 (12 12)  (288 188)  (288 188)  routing T_6_11.sp4_v_t_46 <X> T_6_11.sp4_h_r_11
 (13 12)  (289 188)  (289 188)  routing T_6_11.sp4_h_l_40 <X> T_6_11.sp4_v_b_11
 (25 12)  (301 188)  (301 188)  routing T_6_11.wire_logic_cluster/lc_2/out <X> T_6_11.lc_trk_g3_2
 (29 12)  (305 188)  (305 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (36 12)  (312 188)  (312 188)  LC_6 Logic Functioning bit
 (38 12)  (314 188)  (314 188)  LC_6 Logic Functioning bit
 (41 12)  (317 188)  (317 188)  LC_6 Logic Functioning bit
 (43 12)  (319 188)  (319 188)  LC_6 Logic Functioning bit
 (45 12)  (321 188)  (321 188)  LC_6 Logic Functioning bit
 (12 13)  (288 189)  (288 189)  routing T_6_11.sp4_h_l_40 <X> T_6_11.sp4_v_b_11
 (22 13)  (298 189)  (298 189)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (36 13)  (312 189)  (312 189)  LC_6 Logic Functioning bit
 (38 13)  (314 189)  (314 189)  LC_6 Logic Functioning bit
 (41 13)  (317 189)  (317 189)  LC_6 Logic Functioning bit
 (43 13)  (319 189)  (319 189)  LC_6 Logic Functioning bit
 (45 13)  (321 189)  (321 189)  LC_6 Logic Functioning bit
 (51 13)  (327 189)  (327 189)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (53 13)  (329 189)  (329 189)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (276 190)  (276 190)  routing T_6_11.glb_netwk_6 <X> T_6_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (277 190)  (277 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (16 14)  (292 190)  (292 190)  routing T_6_11.sp4_v_b_37 <X> T_6_11.lc_trk_g3_5
 (17 14)  (293 190)  (293 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (294 190)  (294 190)  routing T_6_11.sp4_v_b_37 <X> T_6_11.lc_trk_g3_5
 (36 14)  (312 190)  (312 190)  LC_7 Logic Functioning bit
 (38 14)  (314 190)  (314 190)  LC_7 Logic Functioning bit
 (41 14)  (317 190)  (317 190)  LC_7 Logic Functioning bit
 (43 14)  (319 190)  (319 190)  LC_7 Logic Functioning bit
 (45 14)  (321 190)  (321 190)  LC_7 Logic Functioning bit
 (0 15)  (276 191)  (276 191)  routing T_6_11.glb_netwk_6 <X> T_6_11.wire_logic_cluster/lc_7/s_r
 (4 15)  (280 191)  (280 191)  routing T_6_11.sp4_v_b_4 <X> T_6_11.sp4_h_l_44
 (18 15)  (294 191)  (294 191)  routing T_6_11.sp4_v_b_37 <X> T_6_11.lc_trk_g3_5
 (29 15)  (305 191)  (305 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (37 15)  (313 191)  (313 191)  LC_7 Logic Functioning bit
 (39 15)  (315 191)  (315 191)  LC_7 Logic Functioning bit
 (40 15)  (316 191)  (316 191)  LC_7 Logic Functioning bit
 (42 15)  (318 191)  (318 191)  LC_7 Logic Functioning bit
 (45 15)  (321 191)  (321 191)  LC_7 Logic Functioning bit
 (51 15)  (327 191)  (327 191)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_7_11

 (5 0)  (339 176)  (339 176)  routing T_7_11.sp4_v_t_37 <X> T_7_11.sp4_h_r_0
 (26 0)  (360 176)  (360 176)  routing T_7_11.lc_trk_g2_6 <X> T_7_11.wire_logic_cluster/lc_0/in_0
 (29 0)  (363 176)  (363 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (364 176)  (364 176)  routing T_7_11.lc_trk_g0_7 <X> T_7_11.wire_logic_cluster/lc_0/in_1
 (31 0)  (365 176)  (365 176)  routing T_7_11.lc_trk_g2_7 <X> T_7_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (366 176)  (366 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (367 176)  (367 176)  routing T_7_11.lc_trk_g2_7 <X> T_7_11.wire_logic_cluster/lc_0/in_3
 (48 0)  (382 176)  (382 176)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (3 1)  (337 177)  (337 177)  routing T_7_11.sp12_h_l_23 <X> T_7_11.sp12_v_b_0
 (8 1)  (342 177)  (342 177)  routing T_7_11.sp4_v_t_47 <X> T_7_11.sp4_v_b_1
 (10 1)  (344 177)  (344 177)  routing T_7_11.sp4_v_t_47 <X> T_7_11.sp4_v_b_1
 (26 1)  (360 177)  (360 177)  routing T_7_11.lc_trk_g2_6 <X> T_7_11.wire_logic_cluster/lc_0/in_0
 (28 1)  (362 177)  (362 177)  routing T_7_11.lc_trk_g2_6 <X> T_7_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (363 177)  (363 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (364 177)  (364 177)  routing T_7_11.lc_trk_g0_7 <X> T_7_11.wire_logic_cluster/lc_0/in_1
 (31 1)  (365 177)  (365 177)  routing T_7_11.lc_trk_g2_7 <X> T_7_11.wire_logic_cluster/lc_0/in_3
 (32 1)  (366 177)  (366 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (367 177)  (367 177)  routing T_7_11.lc_trk_g3_3 <X> T_7_11.input_2_0
 (34 1)  (368 177)  (368 177)  routing T_7_11.lc_trk_g3_3 <X> T_7_11.input_2_0
 (35 1)  (369 177)  (369 177)  routing T_7_11.lc_trk_g3_3 <X> T_7_11.input_2_0
 (37 1)  (371 177)  (371 177)  LC_0 Logic Functioning bit
 (48 1)  (382 177)  (382 177)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (21 2)  (355 178)  (355 178)  routing T_7_11.lft_op_7 <X> T_7_11.lc_trk_g0_7
 (22 2)  (356 178)  (356 178)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (358 178)  (358 178)  routing T_7_11.lft_op_7 <X> T_7_11.lc_trk_g0_7
 (36 2)  (370 178)  (370 178)  LC_1 Logic Functioning bit
 (43 2)  (377 178)  (377 178)  LC_1 Logic Functioning bit
 (48 2)  (382 178)  (382 178)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (26 3)  (360 179)  (360 179)  routing T_7_11.lc_trk_g3_2 <X> T_7_11.wire_logic_cluster/lc_1/in_0
 (27 3)  (361 179)  (361 179)  routing T_7_11.lc_trk_g3_2 <X> T_7_11.wire_logic_cluster/lc_1/in_0
 (28 3)  (362 179)  (362 179)  routing T_7_11.lc_trk_g3_2 <X> T_7_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (363 179)  (363 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (366 179)  (366 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (367 179)  (367 179)  routing T_7_11.lc_trk_g3_0 <X> T_7_11.input_2_1
 (34 3)  (368 179)  (368 179)  routing T_7_11.lc_trk_g3_0 <X> T_7_11.input_2_1
 (37 3)  (371 179)  (371 179)  LC_1 Logic Functioning bit
 (42 3)  (376 179)  (376 179)  LC_1 Logic Functioning bit
 (48 3)  (382 179)  (382 179)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (9 4)  (343 180)  (343 180)  routing T_7_11.sp4_v_t_41 <X> T_7_11.sp4_h_r_4
 (14 4)  (348 180)  (348 180)  routing T_7_11.wire_logic_cluster/lc_0/out <X> T_7_11.lc_trk_g1_0
 (26 4)  (360 180)  (360 180)  routing T_7_11.lc_trk_g3_7 <X> T_7_11.wire_logic_cluster/lc_2/in_0
 (27 4)  (361 180)  (361 180)  routing T_7_11.lc_trk_g3_0 <X> T_7_11.wire_logic_cluster/lc_2/in_1
 (28 4)  (362 180)  (362 180)  routing T_7_11.lc_trk_g3_0 <X> T_7_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (363 180)  (363 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (366 180)  (366 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (367 180)  (367 180)  routing T_7_11.lc_trk_g3_2 <X> T_7_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (368 180)  (368 180)  routing T_7_11.lc_trk_g3_2 <X> T_7_11.wire_logic_cluster/lc_2/in_3
 (37 4)  (371 180)  (371 180)  LC_2 Logic Functioning bit
 (38 4)  (372 180)  (372 180)  LC_2 Logic Functioning bit
 (39 4)  (373 180)  (373 180)  LC_2 Logic Functioning bit
 (40 4)  (374 180)  (374 180)  LC_2 Logic Functioning bit
 (41 4)  (375 180)  (375 180)  LC_2 Logic Functioning bit
 (42 4)  (376 180)  (376 180)  LC_2 Logic Functioning bit
 (43 4)  (377 180)  (377 180)  LC_2 Logic Functioning bit
 (53 4)  (387 180)  (387 180)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (17 5)  (351 181)  (351 181)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (360 181)  (360 181)  routing T_7_11.lc_trk_g3_7 <X> T_7_11.wire_logic_cluster/lc_2/in_0
 (27 5)  (361 181)  (361 181)  routing T_7_11.lc_trk_g3_7 <X> T_7_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (362 181)  (362 181)  routing T_7_11.lc_trk_g3_7 <X> T_7_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (363 181)  (363 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (365 181)  (365 181)  routing T_7_11.lc_trk_g3_2 <X> T_7_11.wire_logic_cluster/lc_2/in_3
 (32 5)  (366 181)  (366 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (367 181)  (367 181)  routing T_7_11.lc_trk_g2_0 <X> T_7_11.input_2_2
 (36 5)  (370 181)  (370 181)  LC_2 Logic Functioning bit
 (37 5)  (371 181)  (371 181)  LC_2 Logic Functioning bit
 (38 5)  (372 181)  (372 181)  LC_2 Logic Functioning bit
 (39 5)  (373 181)  (373 181)  LC_2 Logic Functioning bit
 (40 5)  (374 181)  (374 181)  LC_2 Logic Functioning bit
 (41 5)  (375 181)  (375 181)  LC_2 Logic Functioning bit
 (42 5)  (376 181)  (376 181)  LC_2 Logic Functioning bit
 (43 5)  (377 181)  (377 181)  LC_2 Logic Functioning bit
 (17 6)  (351 182)  (351 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (28 6)  (362 182)  (362 182)  routing T_7_11.lc_trk_g2_0 <X> T_7_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (363 182)  (363 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (365 182)  (365 182)  routing T_7_11.lc_trk_g3_7 <X> T_7_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (366 182)  (366 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (367 182)  (367 182)  routing T_7_11.lc_trk_g3_7 <X> T_7_11.wire_logic_cluster/lc_3/in_3
 (34 6)  (368 182)  (368 182)  routing T_7_11.lc_trk_g3_7 <X> T_7_11.wire_logic_cluster/lc_3/in_3
 (36 6)  (370 182)  (370 182)  LC_3 Logic Functioning bit
 (26 7)  (360 183)  (360 183)  routing T_7_11.lc_trk_g3_2 <X> T_7_11.wire_logic_cluster/lc_3/in_0
 (27 7)  (361 183)  (361 183)  routing T_7_11.lc_trk_g3_2 <X> T_7_11.wire_logic_cluster/lc_3/in_0
 (28 7)  (362 183)  (362 183)  routing T_7_11.lc_trk_g3_2 <X> T_7_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (363 183)  (363 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (365 183)  (365 183)  routing T_7_11.lc_trk_g3_7 <X> T_7_11.wire_logic_cluster/lc_3/in_3
 (32 7)  (366 183)  (366 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (367 183)  (367 183)  routing T_7_11.lc_trk_g3_0 <X> T_7_11.input_2_3
 (34 7)  (368 183)  (368 183)  routing T_7_11.lc_trk_g3_0 <X> T_7_11.input_2_3
 (17 8)  (351 184)  (351 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (32 8)  (366 184)  (366 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (368 184)  (368 184)  routing T_7_11.lc_trk_g1_0 <X> T_7_11.wire_logic_cluster/lc_4/in_3
 (36 8)  (370 184)  (370 184)  LC_4 Logic Functioning bit
 (37 8)  (371 184)  (371 184)  LC_4 Logic Functioning bit
 (41 8)  (375 184)  (375 184)  LC_4 Logic Functioning bit
 (43 8)  (377 184)  (377 184)  LC_4 Logic Functioning bit
 (50 8)  (384 184)  (384 184)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (385 184)  (385 184)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (16 9)  (350 185)  (350 185)  routing T_7_11.sp12_v_b_8 <X> T_7_11.lc_trk_g2_0
 (17 9)  (351 185)  (351 185)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (36 9)  (370 185)  (370 185)  LC_4 Logic Functioning bit
 (37 9)  (371 185)  (371 185)  LC_4 Logic Functioning bit
 (40 9)  (374 185)  (374 185)  LC_4 Logic Functioning bit
 (42 9)  (376 185)  (376 185)  LC_4 Logic Functioning bit
 (48 9)  (382 185)  (382 185)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (51 9)  (385 185)  (385 185)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (4 10)  (338 186)  (338 186)  routing T_7_11.sp4_v_b_6 <X> T_7_11.sp4_v_t_43
 (11 10)  (345 186)  (345 186)  routing T_7_11.sp4_v_b_5 <X> T_7_11.sp4_v_t_45
 (22 10)  (356 186)  (356 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (357 186)  (357 186)  routing T_7_11.sp4_v_b_47 <X> T_7_11.lc_trk_g2_7
 (24 10)  (358 186)  (358 186)  routing T_7_11.sp4_v_b_47 <X> T_7_11.lc_trk_g2_7
 (25 10)  (359 186)  (359 186)  routing T_7_11.sp4_h_r_38 <X> T_7_11.lc_trk_g2_6
 (28 10)  (362 186)  (362 186)  routing T_7_11.lc_trk_g2_4 <X> T_7_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (363 186)  (363 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (364 186)  (364 186)  routing T_7_11.lc_trk_g2_4 <X> T_7_11.wire_logic_cluster/lc_5/in_1
 (31 10)  (365 186)  (365 186)  routing T_7_11.lc_trk_g1_5 <X> T_7_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (366 186)  (366 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (368 186)  (368 186)  routing T_7_11.lc_trk_g1_5 <X> T_7_11.wire_logic_cluster/lc_5/in_3
 (38 10)  (372 186)  (372 186)  LC_5 Logic Functioning bit
 (41 10)  (375 186)  (375 186)  LC_5 Logic Functioning bit
 (43 10)  (377 186)  (377 186)  LC_5 Logic Functioning bit
 (50 10)  (384 186)  (384 186)  Cascade bit: LH_LC05_inmux02_5

 (12 11)  (346 187)  (346 187)  routing T_7_11.sp4_v_b_5 <X> T_7_11.sp4_v_t_45
 (15 11)  (349 187)  (349 187)  routing T_7_11.sp4_v_t_33 <X> T_7_11.lc_trk_g2_4
 (16 11)  (350 187)  (350 187)  routing T_7_11.sp4_v_t_33 <X> T_7_11.lc_trk_g2_4
 (17 11)  (351 187)  (351 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (356 187)  (356 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (357 187)  (357 187)  routing T_7_11.sp4_h_r_38 <X> T_7_11.lc_trk_g2_6
 (24 11)  (358 187)  (358 187)  routing T_7_11.sp4_h_r_38 <X> T_7_11.lc_trk_g2_6
 (28 11)  (362 187)  (362 187)  routing T_7_11.lc_trk_g2_1 <X> T_7_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (363 187)  (363 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (38 11)  (372 187)  (372 187)  LC_5 Logic Functioning bit
 (40 11)  (374 187)  (374 187)  LC_5 Logic Functioning bit
 (42 11)  (376 187)  (376 187)  LC_5 Logic Functioning bit
 (52 11)  (386 187)  (386 187)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (22 12)  (356 188)  (356 188)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (358 188)  (358 188)  routing T_7_11.tnl_op_3 <X> T_7_11.lc_trk_g3_3
 (25 12)  (359 188)  (359 188)  routing T_7_11.sp4_v_t_23 <X> T_7_11.lc_trk_g3_2
 (14 13)  (348 189)  (348 189)  routing T_7_11.sp4_h_r_24 <X> T_7_11.lc_trk_g3_0
 (15 13)  (349 189)  (349 189)  routing T_7_11.sp4_h_r_24 <X> T_7_11.lc_trk_g3_0
 (16 13)  (350 189)  (350 189)  routing T_7_11.sp4_h_r_24 <X> T_7_11.lc_trk_g3_0
 (17 13)  (351 189)  (351 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (21 13)  (355 189)  (355 189)  routing T_7_11.tnl_op_3 <X> T_7_11.lc_trk_g3_3
 (22 13)  (356 189)  (356 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (357 189)  (357 189)  routing T_7_11.sp4_v_t_23 <X> T_7_11.lc_trk_g3_2
 (25 13)  (359 189)  (359 189)  routing T_7_11.sp4_v_t_23 <X> T_7_11.lc_trk_g3_2
 (22 14)  (356 190)  (356 190)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (358 190)  (358 190)  routing T_7_11.tnl_op_7 <X> T_7_11.lc_trk_g3_7
 (21 15)  (355 191)  (355 191)  routing T_7_11.tnl_op_7 <X> T_7_11.lc_trk_g3_7


LogicTile_8_11

 (5 0)  (393 176)  (393 176)  routing T_8_11.sp4_v_b_6 <X> T_8_11.sp4_h_r_0
 (22 0)  (410 176)  (410 176)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (412 176)  (412 176)  routing T_8_11.top_op_3 <X> T_8_11.lc_trk_g0_3
 (26 0)  (414 176)  (414 176)  routing T_8_11.lc_trk_g2_6 <X> T_8_11.wire_logic_cluster/lc_0/in_0
 (29 0)  (417 176)  (417 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (420 176)  (420 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (422 176)  (422 176)  routing T_8_11.lc_trk_g1_2 <X> T_8_11.wire_logic_cluster/lc_0/in_3
 (35 0)  (423 176)  (423 176)  routing T_8_11.lc_trk_g0_6 <X> T_8_11.input_2_0
 (36 0)  (424 176)  (424 176)  LC_0 Logic Functioning bit
 (37 0)  (425 176)  (425 176)  LC_0 Logic Functioning bit
 (38 0)  (426 176)  (426 176)  LC_0 Logic Functioning bit
 (39 0)  (427 176)  (427 176)  LC_0 Logic Functioning bit
 (41 0)  (429 176)  (429 176)  LC_0 Logic Functioning bit
 (43 0)  (431 176)  (431 176)  LC_0 Logic Functioning bit
 (53 0)  (441 176)  (441 176)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (4 1)  (392 177)  (392 177)  routing T_8_11.sp4_v_b_6 <X> T_8_11.sp4_h_r_0
 (6 1)  (394 177)  (394 177)  routing T_8_11.sp4_v_b_6 <X> T_8_11.sp4_h_r_0
 (8 1)  (396 177)  (396 177)  routing T_8_11.sp4_h_l_36 <X> T_8_11.sp4_v_b_1
 (9 1)  (397 177)  (397 177)  routing T_8_11.sp4_h_l_36 <X> T_8_11.sp4_v_b_1
 (21 1)  (409 177)  (409 177)  routing T_8_11.top_op_3 <X> T_8_11.lc_trk_g0_3
 (26 1)  (414 177)  (414 177)  routing T_8_11.lc_trk_g2_6 <X> T_8_11.wire_logic_cluster/lc_0/in_0
 (28 1)  (416 177)  (416 177)  routing T_8_11.lc_trk_g2_6 <X> T_8_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (417 177)  (417 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (418 177)  (418 177)  routing T_8_11.lc_trk_g0_3 <X> T_8_11.wire_logic_cluster/lc_0/in_1
 (31 1)  (419 177)  (419 177)  routing T_8_11.lc_trk_g1_2 <X> T_8_11.wire_logic_cluster/lc_0/in_3
 (32 1)  (420 177)  (420 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (423 177)  (423 177)  routing T_8_11.lc_trk_g0_6 <X> T_8_11.input_2_0
 (36 1)  (424 177)  (424 177)  LC_0 Logic Functioning bit
 (37 1)  (425 177)  (425 177)  LC_0 Logic Functioning bit
 (38 1)  (426 177)  (426 177)  LC_0 Logic Functioning bit
 (39 1)  (427 177)  (427 177)  LC_0 Logic Functioning bit
 (41 1)  (429 177)  (429 177)  LC_0 Logic Functioning bit
 (42 1)  (430 177)  (430 177)  LC_0 Logic Functioning bit
 (43 1)  (431 177)  (431 177)  LC_0 Logic Functioning bit
 (26 2)  (414 178)  (414 178)  routing T_8_11.lc_trk_g1_4 <X> T_8_11.wire_logic_cluster/lc_1/in_0
 (27 2)  (415 178)  (415 178)  routing T_8_11.lc_trk_g1_1 <X> T_8_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (417 178)  (417 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (420 178)  (420 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (421 178)  (421 178)  routing T_8_11.lc_trk_g2_0 <X> T_8_11.wire_logic_cluster/lc_1/in_3
 (35 2)  (423 178)  (423 178)  routing T_8_11.lc_trk_g3_4 <X> T_8_11.input_2_1
 (36 2)  (424 178)  (424 178)  LC_1 Logic Functioning bit
 (37 2)  (425 178)  (425 178)  LC_1 Logic Functioning bit
 (38 2)  (426 178)  (426 178)  LC_1 Logic Functioning bit
 (41 2)  (429 178)  (429 178)  LC_1 Logic Functioning bit
 (10 3)  (398 179)  (398 179)  routing T_8_11.sp4_h_l_45 <X> T_8_11.sp4_v_t_36
 (22 3)  (410 179)  (410 179)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (411 179)  (411 179)  routing T_8_11.sp4_h_r_6 <X> T_8_11.lc_trk_g0_6
 (24 3)  (412 179)  (412 179)  routing T_8_11.sp4_h_r_6 <X> T_8_11.lc_trk_g0_6
 (25 3)  (413 179)  (413 179)  routing T_8_11.sp4_h_r_6 <X> T_8_11.lc_trk_g0_6
 (27 3)  (415 179)  (415 179)  routing T_8_11.lc_trk_g1_4 <X> T_8_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (417 179)  (417 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (420 179)  (420 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (421 179)  (421 179)  routing T_8_11.lc_trk_g3_4 <X> T_8_11.input_2_1
 (34 3)  (422 179)  (422 179)  routing T_8_11.lc_trk_g3_4 <X> T_8_11.input_2_1
 (36 3)  (424 179)  (424 179)  LC_1 Logic Functioning bit
 (37 3)  (425 179)  (425 179)  LC_1 Logic Functioning bit
 (4 4)  (392 180)  (392 180)  routing T_8_11.sp4_h_l_38 <X> T_8_11.sp4_v_b_3
 (12 4)  (400 180)  (400 180)  routing T_8_11.sp4_h_l_39 <X> T_8_11.sp4_h_r_5
 (15 4)  (403 180)  (403 180)  routing T_8_11.top_op_1 <X> T_8_11.lc_trk_g1_1
 (17 4)  (405 180)  (405 180)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (26 4)  (414 180)  (414 180)  routing T_8_11.lc_trk_g1_7 <X> T_8_11.wire_logic_cluster/lc_2/in_0
 (28 4)  (416 180)  (416 180)  routing T_8_11.lc_trk_g2_5 <X> T_8_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (417 180)  (417 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (418 180)  (418 180)  routing T_8_11.lc_trk_g2_5 <X> T_8_11.wire_logic_cluster/lc_2/in_1
 (32 4)  (420 180)  (420 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (421 180)  (421 180)  routing T_8_11.lc_trk_g3_2 <X> T_8_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (422 180)  (422 180)  routing T_8_11.lc_trk_g3_2 <X> T_8_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (424 180)  (424 180)  LC_2 Logic Functioning bit
 (37 4)  (425 180)  (425 180)  LC_2 Logic Functioning bit
 (38 4)  (426 180)  (426 180)  LC_2 Logic Functioning bit
 (42 4)  (430 180)  (430 180)  LC_2 Logic Functioning bit
 (50 4)  (438 180)  (438 180)  Cascade bit: LH_LC02_inmux02_5

 (5 5)  (393 181)  (393 181)  routing T_8_11.sp4_h_l_38 <X> T_8_11.sp4_v_b_3
 (6 5)  (394 181)  (394 181)  routing T_8_11.sp4_h_l_38 <X> T_8_11.sp4_h_r_3
 (13 5)  (401 181)  (401 181)  routing T_8_11.sp4_h_l_39 <X> T_8_11.sp4_h_r_5
 (18 5)  (406 181)  (406 181)  routing T_8_11.top_op_1 <X> T_8_11.lc_trk_g1_1
 (22 5)  (410 181)  (410 181)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (412 181)  (412 181)  routing T_8_11.top_op_2 <X> T_8_11.lc_trk_g1_2
 (25 5)  (413 181)  (413 181)  routing T_8_11.top_op_2 <X> T_8_11.lc_trk_g1_2
 (26 5)  (414 181)  (414 181)  routing T_8_11.lc_trk_g1_7 <X> T_8_11.wire_logic_cluster/lc_2/in_0
 (27 5)  (415 181)  (415 181)  routing T_8_11.lc_trk_g1_7 <X> T_8_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (417 181)  (417 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (419 181)  (419 181)  routing T_8_11.lc_trk_g3_2 <X> T_8_11.wire_logic_cluster/lc_2/in_3
 (36 5)  (424 181)  (424 181)  LC_2 Logic Functioning bit
 (43 5)  (431 181)  (431 181)  LC_2 Logic Functioning bit
 (11 6)  (399 182)  (399 182)  routing T_8_11.sp4_v_b_9 <X> T_8_11.sp4_v_t_40
 (13 6)  (401 182)  (401 182)  routing T_8_11.sp4_v_b_9 <X> T_8_11.sp4_v_t_40
 (21 6)  (409 182)  (409 182)  routing T_8_11.sp4_v_b_15 <X> T_8_11.lc_trk_g1_7
 (22 6)  (410 182)  (410 182)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (411 182)  (411 182)  routing T_8_11.sp4_v_b_15 <X> T_8_11.lc_trk_g1_7
 (26 6)  (414 182)  (414 182)  routing T_8_11.lc_trk_g3_4 <X> T_8_11.wire_logic_cluster/lc_3/in_0
 (27 6)  (415 182)  (415 182)  routing T_8_11.lc_trk_g3_1 <X> T_8_11.wire_logic_cluster/lc_3/in_1
 (28 6)  (416 182)  (416 182)  routing T_8_11.lc_trk_g3_1 <X> T_8_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (417 182)  (417 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (419 182)  (419 182)  routing T_8_11.lc_trk_g3_5 <X> T_8_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (420 182)  (420 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (421 182)  (421 182)  routing T_8_11.lc_trk_g3_5 <X> T_8_11.wire_logic_cluster/lc_3/in_3
 (34 6)  (422 182)  (422 182)  routing T_8_11.lc_trk_g3_5 <X> T_8_11.wire_logic_cluster/lc_3/in_3
 (35 6)  (423 182)  (423 182)  routing T_8_11.lc_trk_g1_6 <X> T_8_11.input_2_3
 (39 6)  (427 182)  (427 182)  LC_3 Logic Functioning bit
 (40 6)  (428 182)  (428 182)  LC_3 Logic Functioning bit
 (5 7)  (393 183)  (393 183)  routing T_8_11.sp4_h_l_38 <X> T_8_11.sp4_v_t_38
 (15 7)  (403 183)  (403 183)  routing T_8_11.bot_op_4 <X> T_8_11.lc_trk_g1_4
 (17 7)  (405 183)  (405 183)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (21 7)  (409 183)  (409 183)  routing T_8_11.sp4_v_b_15 <X> T_8_11.lc_trk_g1_7
 (22 7)  (410 183)  (410 183)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (27 7)  (415 183)  (415 183)  routing T_8_11.lc_trk_g3_4 <X> T_8_11.wire_logic_cluster/lc_3/in_0
 (28 7)  (416 183)  (416 183)  routing T_8_11.lc_trk_g3_4 <X> T_8_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (417 183)  (417 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (420 183)  (420 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (422 183)  (422 183)  routing T_8_11.lc_trk_g1_6 <X> T_8_11.input_2_3
 (35 7)  (423 183)  (423 183)  routing T_8_11.lc_trk_g1_6 <X> T_8_11.input_2_3
 (38 7)  (426 183)  (426 183)  LC_3 Logic Functioning bit
 (10 8)  (398 184)  (398 184)  routing T_8_11.sp4_v_t_39 <X> T_8_11.sp4_h_r_7
 (15 9)  (403 185)  (403 185)  routing T_8_11.sp4_v_t_29 <X> T_8_11.lc_trk_g2_0
 (16 9)  (404 185)  (404 185)  routing T_8_11.sp4_v_t_29 <X> T_8_11.lc_trk_g2_0
 (17 9)  (405 185)  (405 185)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (10 10)  (398 186)  (398 186)  routing T_8_11.sp4_v_b_2 <X> T_8_11.sp4_h_l_42
 (17 10)  (405 186)  (405 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (25 10)  (413 186)  (413 186)  routing T_8_11.sp4_h_r_46 <X> T_8_11.lc_trk_g2_6
 (22 11)  (410 187)  (410 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (411 187)  (411 187)  routing T_8_11.sp4_h_r_46 <X> T_8_11.lc_trk_g2_6
 (24 11)  (412 187)  (412 187)  routing T_8_11.sp4_h_r_46 <X> T_8_11.lc_trk_g2_6
 (25 11)  (413 187)  (413 187)  routing T_8_11.sp4_h_r_46 <X> T_8_11.lc_trk_g2_6
 (16 12)  (404 188)  (404 188)  routing T_8_11.sp4_v_t_12 <X> T_8_11.lc_trk_g3_1
 (17 12)  (405 188)  (405 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (406 188)  (406 188)  routing T_8_11.sp4_v_t_12 <X> T_8_11.lc_trk_g3_1
 (22 13)  (410 189)  (410 189)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (412 189)  (412 189)  routing T_8_11.tnl_op_2 <X> T_8_11.lc_trk_g3_2
 (25 13)  (413 189)  (413 189)  routing T_8_11.tnl_op_2 <X> T_8_11.lc_trk_g3_2
 (16 14)  (404 190)  (404 190)  routing T_8_11.sp4_v_b_37 <X> T_8_11.lc_trk_g3_5
 (17 14)  (405 190)  (405 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (406 190)  (406 190)  routing T_8_11.sp4_v_b_37 <X> T_8_11.lc_trk_g3_5
 (9 15)  (397 191)  (397 191)  routing T_8_11.sp4_v_b_2 <X> T_8_11.sp4_v_t_47
 (10 15)  (398 191)  (398 191)  routing T_8_11.sp4_v_b_2 <X> T_8_11.sp4_v_t_47
 (16 15)  (404 191)  (404 191)  routing T_8_11.sp12_v_b_12 <X> T_8_11.lc_trk_g3_4
 (17 15)  (405 191)  (405 191)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (18 15)  (406 191)  (406 191)  routing T_8_11.sp4_v_b_37 <X> T_8_11.lc_trk_g3_5


LogicTile_9_11

 (25 0)  (467 176)  (467 176)  routing T_9_11.sp4_h_l_7 <X> T_9_11.lc_trk_g0_2
 (29 0)  (471 176)  (471 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (472 176)  (472 176)  routing T_9_11.lc_trk_g0_5 <X> T_9_11.wire_logic_cluster/lc_0/in_1
 (31 0)  (473 176)  (473 176)  routing T_9_11.lc_trk_g1_4 <X> T_9_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (474 176)  (474 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (476 176)  (476 176)  routing T_9_11.lc_trk_g1_4 <X> T_9_11.wire_logic_cluster/lc_0/in_3
 (13 1)  (455 177)  (455 177)  routing T_9_11.sp4_v_t_44 <X> T_9_11.sp4_h_r_2
 (22 1)  (464 177)  (464 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (465 177)  (465 177)  routing T_9_11.sp4_h_l_7 <X> T_9_11.lc_trk_g0_2
 (24 1)  (466 177)  (466 177)  routing T_9_11.sp4_h_l_7 <X> T_9_11.lc_trk_g0_2
 (25 1)  (467 177)  (467 177)  routing T_9_11.sp4_h_l_7 <X> T_9_11.lc_trk_g0_2
 (28 1)  (470 177)  (470 177)  routing T_9_11.lc_trk_g2_0 <X> T_9_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (471 177)  (471 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (36 1)  (478 177)  (478 177)  LC_0 Logic Functioning bit
 (38 1)  (480 177)  (480 177)  LC_0 Logic Functioning bit
 (53 1)  (495 177)  (495 177)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (16 2)  (458 178)  (458 178)  routing T_9_11.sp4_v_b_13 <X> T_9_11.lc_trk_g0_5
 (17 2)  (459 178)  (459 178)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (460 178)  (460 178)  routing T_9_11.sp4_v_b_13 <X> T_9_11.lc_trk_g0_5
 (26 2)  (468 178)  (468 178)  routing T_9_11.lc_trk_g2_5 <X> T_9_11.wire_logic_cluster/lc_1/in_0
 (27 2)  (469 178)  (469 178)  routing T_9_11.lc_trk_g3_7 <X> T_9_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (470 178)  (470 178)  routing T_9_11.lc_trk_g3_7 <X> T_9_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (471 178)  (471 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (472 178)  (472 178)  routing T_9_11.lc_trk_g3_7 <X> T_9_11.wire_logic_cluster/lc_1/in_1
 (32 2)  (474 178)  (474 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (35 2)  (477 178)  (477 178)  routing T_9_11.lc_trk_g0_5 <X> T_9_11.input_2_1
 (36 2)  (478 178)  (478 178)  LC_1 Logic Functioning bit
 (53 2)  (495 178)  (495 178)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (18 3)  (460 179)  (460 179)  routing T_9_11.sp4_v_b_13 <X> T_9_11.lc_trk_g0_5
 (28 3)  (470 179)  (470 179)  routing T_9_11.lc_trk_g2_5 <X> T_9_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (471 179)  (471 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (472 179)  (472 179)  routing T_9_11.lc_trk_g3_7 <X> T_9_11.wire_logic_cluster/lc_1/in_1
 (31 3)  (473 179)  (473 179)  routing T_9_11.lc_trk_g0_2 <X> T_9_11.wire_logic_cluster/lc_1/in_3
 (32 3)  (474 179)  (474 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (11 6)  (453 182)  (453 182)  routing T_9_11.sp4_h_l_37 <X> T_9_11.sp4_v_t_40
 (22 6)  (464 182)  (464 182)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (26 6)  (468 182)  (468 182)  routing T_9_11.lc_trk_g2_5 <X> T_9_11.wire_logic_cluster/lc_3/in_0
 (27 6)  (469 182)  (469 182)  routing T_9_11.lc_trk_g3_7 <X> T_9_11.wire_logic_cluster/lc_3/in_1
 (28 6)  (470 182)  (470 182)  routing T_9_11.lc_trk_g3_7 <X> T_9_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (471 182)  (471 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (472 182)  (472 182)  routing T_9_11.lc_trk_g3_7 <X> T_9_11.wire_logic_cluster/lc_3/in_1
 (32 6)  (474 182)  (474 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (38 6)  (480 182)  (480 182)  LC_3 Logic Functioning bit
 (14 7)  (456 183)  (456 183)  routing T_9_11.top_op_4 <X> T_9_11.lc_trk_g1_4
 (15 7)  (457 183)  (457 183)  routing T_9_11.top_op_4 <X> T_9_11.lc_trk_g1_4
 (17 7)  (459 183)  (459 183)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (21 7)  (463 183)  (463 183)  routing T_9_11.sp4_r_v_b_31 <X> T_9_11.lc_trk_g1_7
 (28 7)  (470 183)  (470 183)  routing T_9_11.lc_trk_g2_5 <X> T_9_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (471 183)  (471 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (472 183)  (472 183)  routing T_9_11.lc_trk_g3_7 <X> T_9_11.wire_logic_cluster/lc_3/in_1
 (31 7)  (473 183)  (473 183)  routing T_9_11.lc_trk_g0_2 <X> T_9_11.wire_logic_cluster/lc_3/in_3
 (32 7)  (474 183)  (474 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (475 183)  (475 183)  routing T_9_11.lc_trk_g2_1 <X> T_9_11.input_2_3
 (48 7)  (490 183)  (490 183)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (14 8)  (456 184)  (456 184)  routing T_9_11.sp12_v_b_0 <X> T_9_11.lc_trk_g2_0
 (15 8)  (457 184)  (457 184)  routing T_9_11.sp4_h_r_41 <X> T_9_11.lc_trk_g2_1
 (16 8)  (458 184)  (458 184)  routing T_9_11.sp4_h_r_41 <X> T_9_11.lc_trk_g2_1
 (17 8)  (459 184)  (459 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (460 184)  (460 184)  routing T_9_11.sp4_h_r_41 <X> T_9_11.lc_trk_g2_1
 (27 8)  (469 184)  (469 184)  routing T_9_11.lc_trk_g3_0 <X> T_9_11.wire_logic_cluster/lc_4/in_1
 (28 8)  (470 184)  (470 184)  routing T_9_11.lc_trk_g3_0 <X> T_9_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (471 184)  (471 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (474 184)  (474 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (475 184)  (475 184)  routing T_9_11.lc_trk_g2_1 <X> T_9_11.wire_logic_cluster/lc_4/in_3
 (35 8)  (477 184)  (477 184)  routing T_9_11.lc_trk_g2_4 <X> T_9_11.input_2_4
 (43 8)  (485 184)  (485 184)  LC_4 Logic Functioning bit
 (14 9)  (456 185)  (456 185)  routing T_9_11.sp12_v_b_0 <X> T_9_11.lc_trk_g2_0
 (15 9)  (457 185)  (457 185)  routing T_9_11.sp12_v_b_0 <X> T_9_11.lc_trk_g2_0
 (17 9)  (459 185)  (459 185)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_0 lc_trk_g2_0
 (18 9)  (460 185)  (460 185)  routing T_9_11.sp4_h_r_41 <X> T_9_11.lc_trk_g2_1
 (26 9)  (468 185)  (468 185)  routing T_9_11.lc_trk_g0_2 <X> T_9_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (471 185)  (471 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (32 9)  (474 185)  (474 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (475 185)  (475 185)  routing T_9_11.lc_trk_g2_4 <X> T_9_11.input_2_4
 (4 10)  (446 186)  (446 186)  routing T_9_11.sp4_v_b_6 <X> T_9_11.sp4_v_t_43
 (15 10)  (457 186)  (457 186)  routing T_9_11.sp4_h_l_24 <X> T_9_11.lc_trk_g2_5
 (16 10)  (458 186)  (458 186)  routing T_9_11.sp4_h_l_24 <X> T_9_11.lc_trk_g2_5
 (17 10)  (459 186)  (459 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (460 186)  (460 186)  routing T_9_11.sp4_h_l_24 <X> T_9_11.lc_trk_g2_5
 (26 10)  (468 186)  (468 186)  routing T_9_11.lc_trk_g3_6 <X> T_9_11.wire_logic_cluster/lc_5/in_0
 (27 10)  (469 186)  (469 186)  routing T_9_11.lc_trk_g1_7 <X> T_9_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (471 186)  (471 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (472 186)  (472 186)  routing T_9_11.lc_trk_g1_7 <X> T_9_11.wire_logic_cluster/lc_5/in_1
 (31 10)  (473 186)  (473 186)  routing T_9_11.lc_trk_g2_6 <X> T_9_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (474 186)  (474 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (475 186)  (475 186)  routing T_9_11.lc_trk_g2_6 <X> T_9_11.wire_logic_cluster/lc_5/in_3
 (50 10)  (492 186)  (492 186)  Cascade bit: LH_LC05_inmux02_5

 (52 10)  (494 186)  (494 186)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (14 11)  (456 187)  (456 187)  routing T_9_11.sp4_h_l_17 <X> T_9_11.lc_trk_g2_4
 (15 11)  (457 187)  (457 187)  routing T_9_11.sp4_h_l_17 <X> T_9_11.lc_trk_g2_4
 (16 11)  (458 187)  (458 187)  routing T_9_11.sp4_h_l_17 <X> T_9_11.lc_trk_g2_4
 (17 11)  (459 187)  (459 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (464 187)  (464 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (465 187)  (465 187)  routing T_9_11.sp4_h_r_30 <X> T_9_11.lc_trk_g2_6
 (24 11)  (466 187)  (466 187)  routing T_9_11.sp4_h_r_30 <X> T_9_11.lc_trk_g2_6
 (25 11)  (467 187)  (467 187)  routing T_9_11.sp4_h_r_30 <X> T_9_11.lc_trk_g2_6
 (26 11)  (468 187)  (468 187)  routing T_9_11.lc_trk_g3_6 <X> T_9_11.wire_logic_cluster/lc_5/in_0
 (27 11)  (469 187)  (469 187)  routing T_9_11.lc_trk_g3_6 <X> T_9_11.wire_logic_cluster/lc_5/in_0
 (28 11)  (470 187)  (470 187)  routing T_9_11.lc_trk_g3_6 <X> T_9_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (471 187)  (471 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (472 187)  (472 187)  routing T_9_11.lc_trk_g1_7 <X> T_9_11.wire_logic_cluster/lc_5/in_1
 (31 11)  (473 187)  (473 187)  routing T_9_11.lc_trk_g2_6 <X> T_9_11.wire_logic_cluster/lc_5/in_3
 (37 11)  (479 187)  (479 187)  LC_5 Logic Functioning bit
 (4 12)  (446 188)  (446 188)  routing T_9_11.sp4_v_t_44 <X> T_9_11.sp4_v_b_9
 (14 13)  (456 189)  (456 189)  routing T_9_11.sp4_h_r_24 <X> T_9_11.lc_trk_g3_0
 (15 13)  (457 189)  (457 189)  routing T_9_11.sp4_h_r_24 <X> T_9_11.lc_trk_g3_0
 (16 13)  (458 189)  (458 189)  routing T_9_11.sp4_h_r_24 <X> T_9_11.lc_trk_g3_0
 (17 13)  (459 189)  (459 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (21 14)  (463 190)  (463 190)  routing T_9_11.sp4_h_l_34 <X> T_9_11.lc_trk_g3_7
 (22 14)  (464 190)  (464 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (465 190)  (465 190)  routing T_9_11.sp4_h_l_34 <X> T_9_11.lc_trk_g3_7
 (24 14)  (466 190)  (466 190)  routing T_9_11.sp4_h_l_34 <X> T_9_11.lc_trk_g3_7
 (25 14)  (467 190)  (467 190)  routing T_9_11.sp4_h_r_46 <X> T_9_11.lc_trk_g3_6
 (13 15)  (455 191)  (455 191)  routing T_9_11.sp4_v_b_6 <X> T_9_11.sp4_h_l_46
 (21 15)  (463 191)  (463 191)  routing T_9_11.sp4_h_l_34 <X> T_9_11.lc_trk_g3_7
 (22 15)  (464 191)  (464 191)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (465 191)  (465 191)  routing T_9_11.sp4_h_r_46 <X> T_9_11.lc_trk_g3_6
 (24 15)  (466 191)  (466 191)  routing T_9_11.sp4_h_r_46 <X> T_9_11.lc_trk_g3_6
 (25 15)  (467 191)  (467 191)  routing T_9_11.sp4_h_r_46 <X> T_9_11.lc_trk_g3_6


RAM_Tile_10_11

 (4 1)  (500 177)  (500 177)  routing T_10_11.sp4_h_l_41 <X> T_10_11.sp4_h_r_0
 (6 1)  (502 177)  (502 177)  routing T_10_11.sp4_h_l_41 <X> T_10_11.sp4_h_r_0
 (7 1)  (503 177)  (503 177)  Ram config bit: MEMB_Power_Up_Control

 (11 9)  (507 185)  (507 185)  routing T_10_11.sp4_h_l_37 <X> T_10_11.sp4_h_r_8
 (13 9)  (509 185)  (509 185)  routing T_10_11.sp4_h_l_37 <X> T_10_11.sp4_h_r_8


LogicTile_11_11

 (29 0)  (567 176)  (567 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (568 176)  (568 176)  routing T_11_11.lc_trk_g0_5 <X> T_11_11.wire_logic_cluster/lc_0/in_1
 (32 0)  (570 176)  (570 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (572 176)  (572 176)  routing T_11_11.lc_trk_g1_2 <X> T_11_11.wire_logic_cluster/lc_0/in_3
 (35 0)  (573 176)  (573 176)  routing T_11_11.lc_trk_g1_5 <X> T_11_11.input_2_0
 (36 0)  (574 176)  (574 176)  LC_0 Logic Functioning bit
 (26 1)  (564 177)  (564 177)  routing T_11_11.lc_trk_g2_2 <X> T_11_11.wire_logic_cluster/lc_0/in_0
 (28 1)  (566 177)  (566 177)  routing T_11_11.lc_trk_g2_2 <X> T_11_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (567 177)  (567 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (569 177)  (569 177)  routing T_11_11.lc_trk_g1_2 <X> T_11_11.wire_logic_cluster/lc_0/in_3
 (32 1)  (570 177)  (570 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (572 177)  (572 177)  routing T_11_11.lc_trk_g1_5 <X> T_11_11.input_2_0
 (48 1)  (586 177)  (586 177)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (15 2)  (553 178)  (553 178)  routing T_11_11.sp4_h_r_21 <X> T_11_11.lc_trk_g0_5
 (16 2)  (554 178)  (554 178)  routing T_11_11.sp4_h_r_21 <X> T_11_11.lc_trk_g0_5
 (17 2)  (555 178)  (555 178)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (556 178)  (556 178)  routing T_11_11.sp4_h_r_21 <X> T_11_11.lc_trk_g0_5
 (22 2)  (560 178)  (560 178)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (562 178)  (562 178)  routing T_11_11.top_op_7 <X> T_11_11.lc_trk_g0_7
 (18 3)  (556 179)  (556 179)  routing T_11_11.sp4_h_r_21 <X> T_11_11.lc_trk_g0_5
 (21 3)  (559 179)  (559 179)  routing T_11_11.top_op_7 <X> T_11_11.lc_trk_g0_7
 (15 4)  (553 180)  (553 180)  routing T_11_11.top_op_1 <X> T_11_11.lc_trk_g1_1
 (17 4)  (555 180)  (555 180)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (559 180)  (559 180)  routing T_11_11.sp4_v_b_11 <X> T_11_11.lc_trk_g1_3
 (22 4)  (560 180)  (560 180)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (561 180)  (561 180)  routing T_11_11.sp4_v_b_11 <X> T_11_11.lc_trk_g1_3
 (29 4)  (567 180)  (567 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (568 180)  (568 180)  routing T_11_11.lc_trk_g0_7 <X> T_11_11.wire_logic_cluster/lc_2/in_1
 (32 4)  (570 180)  (570 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (571 180)  (571 180)  routing T_11_11.lc_trk_g3_2 <X> T_11_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (572 180)  (572 180)  routing T_11_11.lc_trk_g3_2 <X> T_11_11.wire_logic_cluster/lc_2/in_3
 (35 4)  (573 180)  (573 180)  routing T_11_11.lc_trk_g3_5 <X> T_11_11.input_2_2
 (36 4)  (574 180)  (574 180)  LC_2 Logic Functioning bit
 (43 4)  (581 180)  (581 180)  LC_2 Logic Functioning bit
 (18 5)  (556 181)  (556 181)  routing T_11_11.top_op_1 <X> T_11_11.lc_trk_g1_1
 (21 5)  (559 181)  (559 181)  routing T_11_11.sp4_v_b_11 <X> T_11_11.lc_trk_g1_3
 (22 5)  (560 181)  (560 181)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (561 181)  (561 181)  routing T_11_11.sp12_h_r_10 <X> T_11_11.lc_trk_g1_2
 (26 5)  (564 181)  (564 181)  routing T_11_11.lc_trk_g1_3 <X> T_11_11.wire_logic_cluster/lc_2/in_0
 (27 5)  (565 181)  (565 181)  routing T_11_11.lc_trk_g1_3 <X> T_11_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (567 181)  (567 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (568 181)  (568 181)  routing T_11_11.lc_trk_g0_7 <X> T_11_11.wire_logic_cluster/lc_2/in_1
 (31 5)  (569 181)  (569 181)  routing T_11_11.lc_trk_g3_2 <X> T_11_11.wire_logic_cluster/lc_2/in_3
 (32 5)  (570 181)  (570 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (571 181)  (571 181)  routing T_11_11.lc_trk_g3_5 <X> T_11_11.input_2_2
 (34 5)  (572 181)  (572 181)  routing T_11_11.lc_trk_g3_5 <X> T_11_11.input_2_2
 (36 5)  (574 181)  (574 181)  LC_2 Logic Functioning bit
 (42 5)  (580 181)  (580 181)  LC_2 Logic Functioning bit
 (43 5)  (581 181)  (581 181)  LC_2 Logic Functioning bit
 (15 6)  (553 182)  (553 182)  routing T_11_11.sp4_h_r_13 <X> T_11_11.lc_trk_g1_5
 (16 6)  (554 182)  (554 182)  routing T_11_11.sp4_h_r_13 <X> T_11_11.lc_trk_g1_5
 (17 6)  (555 182)  (555 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (556 182)  (556 182)  routing T_11_11.sp4_h_r_13 <X> T_11_11.lc_trk_g1_5
 (26 6)  (564 182)  (564 182)  routing T_11_11.lc_trk_g3_4 <X> T_11_11.wire_logic_cluster/lc_3/in_0
 (28 6)  (566 182)  (566 182)  routing T_11_11.lc_trk_g2_6 <X> T_11_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (567 182)  (567 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (568 182)  (568 182)  routing T_11_11.lc_trk_g2_6 <X> T_11_11.wire_logic_cluster/lc_3/in_1
 (32 6)  (570 182)  (570 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (572 182)  (572 182)  routing T_11_11.lc_trk_g1_1 <X> T_11_11.wire_logic_cluster/lc_3/in_3
 (36 6)  (574 182)  (574 182)  LC_3 Logic Functioning bit
 (37 6)  (575 182)  (575 182)  LC_3 Logic Functioning bit
 (38 6)  (576 182)  (576 182)  LC_3 Logic Functioning bit
 (39 6)  (577 182)  (577 182)  LC_3 Logic Functioning bit
 (41 6)  (579 182)  (579 182)  LC_3 Logic Functioning bit
 (43 6)  (581 182)  (581 182)  LC_3 Logic Functioning bit
 (27 7)  (565 183)  (565 183)  routing T_11_11.lc_trk_g3_4 <X> T_11_11.wire_logic_cluster/lc_3/in_0
 (28 7)  (566 183)  (566 183)  routing T_11_11.lc_trk_g3_4 <X> T_11_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (567 183)  (567 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (568 183)  (568 183)  routing T_11_11.lc_trk_g2_6 <X> T_11_11.wire_logic_cluster/lc_3/in_1
 (37 7)  (575 183)  (575 183)  LC_3 Logic Functioning bit
 (39 7)  (577 183)  (577 183)  LC_3 Logic Functioning bit
 (25 8)  (563 184)  (563 184)  routing T_11_11.sp4_h_r_42 <X> T_11_11.lc_trk_g2_2
 (22 9)  (560 185)  (560 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (561 185)  (561 185)  routing T_11_11.sp4_h_r_42 <X> T_11_11.lc_trk_g2_2
 (24 9)  (562 185)  (562 185)  routing T_11_11.sp4_h_r_42 <X> T_11_11.lc_trk_g2_2
 (25 9)  (563 185)  (563 185)  routing T_11_11.sp4_h_r_42 <X> T_11_11.lc_trk_g2_2
 (5 10)  (543 186)  (543 186)  routing T_11_11.sp4_v_b_6 <X> T_11_11.sp4_h_l_43
 (25 10)  (563 186)  (563 186)  routing T_11_11.sp12_v_b_6 <X> T_11_11.lc_trk_g2_6
 (22 11)  (560 187)  (560 187)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (562 187)  (562 187)  routing T_11_11.sp12_v_b_6 <X> T_11_11.lc_trk_g2_6
 (25 11)  (563 187)  (563 187)  routing T_11_11.sp12_v_b_6 <X> T_11_11.lc_trk_g2_6
 (22 13)  (560 189)  (560 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (561 189)  (561 189)  routing T_11_11.sp4_h_l_15 <X> T_11_11.lc_trk_g3_2
 (24 13)  (562 189)  (562 189)  routing T_11_11.sp4_h_l_15 <X> T_11_11.lc_trk_g3_2
 (25 13)  (563 189)  (563 189)  routing T_11_11.sp4_h_l_15 <X> T_11_11.lc_trk_g3_2
 (14 14)  (552 190)  (552 190)  routing T_11_11.sp12_v_t_3 <X> T_11_11.lc_trk_g3_4
 (16 14)  (554 190)  (554 190)  routing T_11_11.sp12_v_t_10 <X> T_11_11.lc_trk_g3_5
 (17 14)  (555 190)  (555 190)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (14 15)  (552 191)  (552 191)  routing T_11_11.sp12_v_t_3 <X> T_11_11.lc_trk_g3_4
 (15 15)  (553 191)  (553 191)  routing T_11_11.sp12_v_t_3 <X> T_11_11.lc_trk_g3_4
 (17 15)  (555 191)  (555 191)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4


LogicTile_12_11

 (11 6)  (603 182)  (603 182)  routing T_12_11.sp4_h_l_37 <X> T_12_11.sp4_v_t_40
 (5 7)  (597 183)  (597 183)  routing T_12_11.sp4_h_l_38 <X> T_12_11.sp4_v_t_38
 (9 7)  (601 183)  (601 183)  routing T_12_11.sp4_v_b_4 <X> T_12_11.sp4_v_t_41
 (4 11)  (596 187)  (596 187)  routing T_12_11.sp4_v_b_1 <X> T_12_11.sp4_h_l_43
 (8 11)  (600 187)  (600 187)  routing T_12_11.sp4_h_l_42 <X> T_12_11.sp4_v_t_42
 (10 15)  (602 191)  (602 191)  routing T_12_11.sp4_h_l_40 <X> T_12_11.sp4_v_t_47


IO_Tile_13_11

 (16 0)  (662 176)  (662 176)  IOB_0 IO Functioning bit
 (3 1)  (649 177)  (649 177)  IO control bit: IORIGHT_REN_1

 (17 3)  (663 179)  (663 179)  IOB_0 IO Functioning bit
 (17 4)  (663 180)  (663 180)  IOB_0 IO Functioning bit
 (2 6)  (648 182)  (648 182)  IO control bit: IORIGHT_REN_0

 (3 6)  (649 182)  (649 182)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 185)  (649 185)  IO control bit: IORIGHT_IE_0

 (16 10)  (662 186)  (662 186)  IOB_1 IO Functioning bit
 (17 13)  (663 189)  (663 189)  IOB_1 IO Functioning bit
 (17 14)  (663 190)  (663 190)  IOB_1 IO Functioning bit


IO_Tile_0_10

 (3 6)  (14 166)  (14 166)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 169)  (14 169)  IO control bit: BIOLEFT_IE_0



LogicTile_1_10

 (22 0)  (40 160)  (40 160)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (42 160)  (42 160)  routing T_1_10.top_op_3 <X> T_1_10.lc_trk_g0_3
 (28 0)  (46 160)  (46 160)  routing T_1_10.lc_trk_g2_1 <X> T_1_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 160)  (47 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (49 160)  (49 160)  routing T_1_10.lc_trk_g3_4 <X> T_1_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (50 160)  (50 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (51 160)  (51 160)  routing T_1_10.lc_trk_g3_4 <X> T_1_10.wire_logic_cluster/lc_0/in_3
 (34 0)  (52 160)  (52 160)  routing T_1_10.lc_trk_g3_4 <X> T_1_10.wire_logic_cluster/lc_0/in_3
 (36 0)  (54 160)  (54 160)  LC_0 Logic Functioning bit
 (45 0)  (63 160)  (63 160)  LC_0 Logic Functioning bit
 (47 0)  (65 160)  (65 160)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (48 0)  (66 160)  (66 160)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (21 1)  (39 161)  (39 161)  routing T_1_10.top_op_3 <X> T_1_10.lc_trk_g0_3
 (22 1)  (40 161)  (40 161)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (42 161)  (42 161)  routing T_1_10.top_op_2 <X> T_1_10.lc_trk_g0_2
 (25 1)  (43 161)  (43 161)  routing T_1_10.top_op_2 <X> T_1_10.lc_trk_g0_2
 (26 1)  (44 161)  (44 161)  routing T_1_10.lc_trk_g1_3 <X> T_1_10.wire_logic_cluster/lc_0/in_0
 (27 1)  (45 161)  (45 161)  routing T_1_10.lc_trk_g1_3 <X> T_1_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 161)  (47 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (50 161)  (50 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (51 161)  (51 161)  routing T_1_10.lc_trk_g3_1 <X> T_1_10.input_2_0
 (34 1)  (52 161)  (52 161)  routing T_1_10.lc_trk_g3_1 <X> T_1_10.input_2_0
 (45 1)  (63 161)  (63 161)  LC_0 Logic Functioning bit
 (1 2)  (19 162)  (19 162)  routing T_1_10.glb_netwk_4 <X> T_1_10.wire_logic_cluster/lc_7/clk
 (2 2)  (20 162)  (20 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (26 2)  (44 162)  (44 162)  routing T_1_10.lc_trk_g3_4 <X> T_1_10.wire_logic_cluster/lc_1/in_0
 (27 2)  (45 162)  (45 162)  routing T_1_10.lc_trk_g3_1 <X> T_1_10.wire_logic_cluster/lc_1/in_1
 (28 2)  (46 162)  (46 162)  routing T_1_10.lc_trk_g3_1 <X> T_1_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 162)  (47 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (50 162)  (50 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (52 162)  (52 162)  routing T_1_10.lc_trk_g1_3 <X> T_1_10.wire_logic_cluster/lc_1/in_3
 (38 2)  (56 162)  (56 162)  LC_1 Logic Functioning bit
 (41 2)  (59 162)  (59 162)  LC_1 Logic Functioning bit
 (43 2)  (61 162)  (61 162)  LC_1 Logic Functioning bit
 (45 2)  (63 162)  (63 162)  LC_1 Logic Functioning bit
 (14 3)  (32 163)  (32 163)  routing T_1_10.top_op_4 <X> T_1_10.lc_trk_g0_4
 (15 3)  (33 163)  (33 163)  routing T_1_10.top_op_4 <X> T_1_10.lc_trk_g0_4
 (17 3)  (35 163)  (35 163)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (27 3)  (45 163)  (45 163)  routing T_1_10.lc_trk_g3_4 <X> T_1_10.wire_logic_cluster/lc_1/in_0
 (28 3)  (46 163)  (46 163)  routing T_1_10.lc_trk_g3_4 <X> T_1_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 163)  (47 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (49 163)  (49 163)  routing T_1_10.lc_trk_g1_3 <X> T_1_10.wire_logic_cluster/lc_1/in_3
 (32 3)  (50 163)  (50 163)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (51 163)  (51 163)  routing T_1_10.lc_trk_g2_1 <X> T_1_10.input_2_1
 (36 3)  (54 163)  (54 163)  LC_1 Logic Functioning bit
 (37 3)  (55 163)  (55 163)  LC_1 Logic Functioning bit
 (38 3)  (56 163)  (56 163)  LC_1 Logic Functioning bit
 (41 3)  (59 163)  (59 163)  LC_1 Logic Functioning bit
 (43 3)  (61 163)  (61 163)  LC_1 Logic Functioning bit
 (45 3)  (63 163)  (63 163)  LC_1 Logic Functioning bit
 (21 4)  (39 164)  (39 164)  routing T_1_10.wire_logic_cluster/lc_3/out <X> T_1_10.lc_trk_g1_3
 (22 4)  (40 164)  (40 164)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (45 164)  (45 164)  routing T_1_10.lc_trk_g3_6 <X> T_1_10.wire_logic_cluster/lc_2/in_1
 (28 4)  (46 164)  (46 164)  routing T_1_10.lc_trk_g3_6 <X> T_1_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 164)  (47 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (48 164)  (48 164)  routing T_1_10.lc_trk_g3_6 <X> T_1_10.wire_logic_cluster/lc_2/in_1
 (32 4)  (50 164)  (50 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (40 4)  (58 164)  (58 164)  LC_2 Logic Functioning bit
 (26 5)  (44 165)  (44 165)  routing T_1_10.lc_trk_g1_3 <X> T_1_10.wire_logic_cluster/lc_2/in_0
 (27 5)  (45 165)  (45 165)  routing T_1_10.lc_trk_g1_3 <X> T_1_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 165)  (47 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (48 165)  (48 165)  routing T_1_10.lc_trk_g3_6 <X> T_1_10.wire_logic_cluster/lc_2/in_1
 (31 5)  (49 165)  (49 165)  routing T_1_10.lc_trk_g0_3 <X> T_1_10.wire_logic_cluster/lc_2/in_3
 (32 5)  (50 165)  (50 165)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (51 165)  (51 165)  routing T_1_10.lc_trk_g3_1 <X> T_1_10.input_2_2
 (34 5)  (52 165)  (52 165)  routing T_1_10.lc_trk_g3_1 <X> T_1_10.input_2_2
 (53 5)  (71 165)  (71 165)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (32 6)  (50 166)  (50 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (52 166)  (52 166)  routing T_1_10.lc_trk_g1_3 <X> T_1_10.wire_logic_cluster/lc_3/in_3
 (37 6)  (55 166)  (55 166)  LC_3 Logic Functioning bit
 (39 6)  (57 166)  (57 166)  LC_3 Logic Functioning bit
 (41 6)  (59 166)  (59 166)  LC_3 Logic Functioning bit
 (43 6)  (61 166)  (61 166)  LC_3 Logic Functioning bit
 (45 6)  (63 166)  (63 166)  LC_3 Logic Functioning bit
 (28 7)  (46 167)  (46 167)  routing T_1_10.lc_trk_g2_1 <X> T_1_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 167)  (47 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (49 167)  (49 167)  routing T_1_10.lc_trk_g1_3 <X> T_1_10.wire_logic_cluster/lc_3/in_3
 (36 7)  (54 167)  (54 167)  LC_3 Logic Functioning bit
 (38 7)  (56 167)  (56 167)  LC_3 Logic Functioning bit
 (40 7)  (58 167)  (58 167)  LC_3 Logic Functioning bit
 (42 7)  (60 167)  (60 167)  LC_3 Logic Functioning bit
 (45 7)  (63 167)  (63 167)  LC_3 Logic Functioning bit
 (16 8)  (34 168)  (34 168)  routing T_1_10.sp12_v_t_6 <X> T_1_10.lc_trk_g2_1
 (17 8)  (35 168)  (35 168)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1
 (28 8)  (46 168)  (46 168)  routing T_1_10.lc_trk_g2_1 <X> T_1_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 168)  (47 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (49 168)  (49 168)  routing T_1_10.lc_trk_g3_4 <X> T_1_10.wire_logic_cluster/lc_4/in_3
 (32 8)  (50 168)  (50 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (51 168)  (51 168)  routing T_1_10.lc_trk_g3_4 <X> T_1_10.wire_logic_cluster/lc_4/in_3
 (34 8)  (52 168)  (52 168)  routing T_1_10.lc_trk_g3_4 <X> T_1_10.wire_logic_cluster/lc_4/in_3
 (37 8)  (55 168)  (55 168)  LC_4 Logic Functioning bit
 (39 8)  (57 168)  (57 168)  LC_4 Logic Functioning bit
 (41 8)  (59 168)  (59 168)  LC_4 Logic Functioning bit
 (43 8)  (61 168)  (61 168)  LC_4 Logic Functioning bit
 (45 8)  (63 168)  (63 168)  LC_4 Logic Functioning bit
 (26 9)  (44 169)  (44 169)  routing T_1_10.lc_trk_g1_3 <X> T_1_10.wire_logic_cluster/lc_4/in_0
 (27 9)  (45 169)  (45 169)  routing T_1_10.lc_trk_g1_3 <X> T_1_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 169)  (47 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (36 9)  (54 169)  (54 169)  LC_4 Logic Functioning bit
 (37 9)  (55 169)  (55 169)  LC_4 Logic Functioning bit
 (38 9)  (56 169)  (56 169)  LC_4 Logic Functioning bit
 (39 9)  (57 169)  (57 169)  LC_4 Logic Functioning bit
 (45 9)  (63 169)  (63 169)  LC_4 Logic Functioning bit
 (16 10)  (34 170)  (34 170)  routing T_1_10.sp12_v_t_10 <X> T_1_10.lc_trk_g2_5
 (17 10)  (35 170)  (35 170)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (26 10)  (44 170)  (44 170)  routing T_1_10.lc_trk_g2_5 <X> T_1_10.wire_logic_cluster/lc_5/in_0
 (29 10)  (47 170)  (47 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (49 170)  (49 170)  routing T_1_10.lc_trk_g0_4 <X> T_1_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 170)  (50 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (53 170)  (53 170)  routing T_1_10.lc_trk_g3_4 <X> T_1_10.input_2_5
 (40 10)  (58 170)  (58 170)  LC_5 Logic Functioning bit
 (28 11)  (46 171)  (46 171)  routing T_1_10.lc_trk_g2_5 <X> T_1_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 171)  (47 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (48 171)  (48 171)  routing T_1_10.lc_trk_g0_2 <X> T_1_10.wire_logic_cluster/lc_5/in_1
 (32 11)  (50 171)  (50 171)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (51 171)  (51 171)  routing T_1_10.lc_trk_g3_4 <X> T_1_10.input_2_5
 (34 11)  (52 171)  (52 171)  routing T_1_10.lc_trk_g3_4 <X> T_1_10.input_2_5
 (17 12)  (35 172)  (35 172)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (36 172)  (36 172)  routing T_1_10.wire_logic_cluster/lc_1/out <X> T_1_10.lc_trk_g3_1
 (22 12)  (40 172)  (40 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (43 172)  (43 172)  routing T_1_10.sp4_v_t_23 <X> T_1_10.lc_trk_g3_2
 (28 12)  (46 172)  (46 172)  routing T_1_10.lc_trk_g2_1 <X> T_1_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 172)  (47 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (50 172)  (50 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (51 172)  (51 172)  routing T_1_10.lc_trk_g3_2 <X> T_1_10.wire_logic_cluster/lc_6/in_3
 (34 12)  (52 172)  (52 172)  routing T_1_10.lc_trk_g3_2 <X> T_1_10.wire_logic_cluster/lc_6/in_3
 (50 12)  (68 172)  (68 172)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (69 172)  (69 172)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (21 13)  (39 173)  (39 173)  routing T_1_10.sp4_r_v_b_43 <X> T_1_10.lc_trk_g3_3
 (22 13)  (40 173)  (40 173)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (41 173)  (41 173)  routing T_1_10.sp4_v_t_23 <X> T_1_10.lc_trk_g3_2
 (25 13)  (43 173)  (43 173)  routing T_1_10.sp4_v_t_23 <X> T_1_10.lc_trk_g3_2
 (26 13)  (44 173)  (44 173)  routing T_1_10.lc_trk_g3_3 <X> T_1_10.wire_logic_cluster/lc_6/in_0
 (27 13)  (45 173)  (45 173)  routing T_1_10.lc_trk_g3_3 <X> T_1_10.wire_logic_cluster/lc_6/in_0
 (28 13)  (46 173)  (46 173)  routing T_1_10.lc_trk_g3_3 <X> T_1_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 173)  (47 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (49 173)  (49 173)  routing T_1_10.lc_trk_g3_2 <X> T_1_10.wire_logic_cluster/lc_6/in_3
 (37 13)  (55 173)  (55 173)  LC_6 Logic Functioning bit
 (0 14)  (18 174)  (18 174)  routing T_1_10.glb_netwk_6 <X> T_1_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 174)  (19 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (32 174)  (32 174)  routing T_1_10.wire_logic_cluster/lc_4/out <X> T_1_10.lc_trk_g3_4
 (0 15)  (18 175)  (18 175)  routing T_1_10.glb_netwk_6 <X> T_1_10.wire_logic_cluster/lc_7/s_r
 (17 15)  (35 175)  (35 175)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (40 175)  (40 175)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (41 175)  (41 175)  routing T_1_10.sp4_v_b_46 <X> T_1_10.lc_trk_g3_6
 (24 15)  (42 175)  (42 175)  routing T_1_10.sp4_v_b_46 <X> T_1_10.lc_trk_g3_6


LogicTile_2_10

 (0 0)  (72 160)  (72 160)  Negative Clock bit

 (26 0)  (98 160)  (98 160)  routing T_2_10.lc_trk_g1_5 <X> T_2_10.wire_logic_cluster/lc_0/in_0
 (27 0)  (99 160)  (99 160)  routing T_2_10.lc_trk_g3_2 <X> T_2_10.wire_logic_cluster/lc_0/in_1
 (28 0)  (100 160)  (100 160)  routing T_2_10.lc_trk_g3_2 <X> T_2_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 160)  (101 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (104 160)  (104 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 160)  (105 160)  routing T_2_10.lc_trk_g2_1 <X> T_2_10.wire_logic_cluster/lc_0/in_3
 (35 0)  (107 160)  (107 160)  routing T_2_10.lc_trk_g0_6 <X> T_2_10.input_2_0
 (15 1)  (87 161)  (87 161)  routing T_2_10.bot_op_0 <X> T_2_10.lc_trk_g0_0
 (17 1)  (89 161)  (89 161)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (94 161)  (94 161)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (96 161)  (96 161)  routing T_2_10.bot_op_2 <X> T_2_10.lc_trk_g0_2
 (27 1)  (99 161)  (99 161)  routing T_2_10.lc_trk_g1_5 <X> T_2_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 161)  (101 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (102 161)  (102 161)  routing T_2_10.lc_trk_g3_2 <X> T_2_10.wire_logic_cluster/lc_0/in_1
 (32 1)  (104 161)  (104 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (107 161)  (107 161)  routing T_2_10.lc_trk_g0_6 <X> T_2_10.input_2_0
 (38 1)  (110 161)  (110 161)  LC_0 Logic Functioning bit
 (47 1)  (119 161)  (119 161)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (51 1)  (123 161)  (123 161)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (1 2)  (73 162)  (73 162)  routing T_2_10.glb_netwk_4 <X> T_2_10.wire_logic_cluster/lc_7/clk
 (2 2)  (74 162)  (74 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (25 2)  (97 162)  (97 162)  routing T_2_10.sp4_h_r_14 <X> T_2_10.lc_trk_g0_6
 (29 2)  (101 162)  (101 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (104 162)  (104 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (40 2)  (112 162)  (112 162)  LC_1 Logic Functioning bit
 (42 2)  (114 162)  (114 162)  LC_1 Logic Functioning bit
 (22 3)  (94 163)  (94 163)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (95 163)  (95 163)  routing T_2_10.sp4_h_r_14 <X> T_2_10.lc_trk_g0_6
 (24 3)  (96 163)  (96 163)  routing T_2_10.sp4_h_r_14 <X> T_2_10.lc_trk_g0_6
 (31 3)  (103 163)  (103 163)  routing T_2_10.lc_trk_g0_2 <X> T_2_10.wire_logic_cluster/lc_1/in_3
 (40 3)  (112 163)  (112 163)  LC_1 Logic Functioning bit
 (42 3)  (114 163)  (114 163)  LC_1 Logic Functioning bit
 (0 4)  (72 164)  (72 164)  routing T_2_10.lc_trk_g3_3 <X> T_2_10.wire_logic_cluster/lc_7/cen
 (1 4)  (73 164)  (73 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (11 4)  (83 164)  (83 164)  routing T_2_10.sp4_h_r_0 <X> T_2_10.sp4_v_b_5
 (26 4)  (98 164)  (98 164)  routing T_2_10.lc_trk_g3_7 <X> T_2_10.wire_logic_cluster/lc_2/in_0
 (27 4)  (99 164)  (99 164)  routing T_2_10.lc_trk_g1_4 <X> T_2_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 164)  (101 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (102 164)  (102 164)  routing T_2_10.lc_trk_g1_4 <X> T_2_10.wire_logic_cluster/lc_2/in_1
 (31 4)  (103 164)  (103 164)  routing T_2_10.lc_trk_g2_5 <X> T_2_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 164)  (104 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 164)  (105 164)  routing T_2_10.lc_trk_g2_5 <X> T_2_10.wire_logic_cluster/lc_2/in_3
 (35 4)  (107 164)  (107 164)  routing T_2_10.lc_trk_g1_7 <X> T_2_10.input_2_2
 (40 4)  (112 164)  (112 164)  LC_2 Logic Functioning bit
 (0 5)  (72 165)  (72 165)  routing T_2_10.lc_trk_g3_3 <X> T_2_10.wire_logic_cluster/lc_7/cen
 (1 5)  (73 165)  (73 165)  routing T_2_10.lc_trk_g3_3 <X> T_2_10.wire_logic_cluster/lc_7/cen
 (26 5)  (98 165)  (98 165)  routing T_2_10.lc_trk_g3_7 <X> T_2_10.wire_logic_cluster/lc_2/in_0
 (27 5)  (99 165)  (99 165)  routing T_2_10.lc_trk_g3_7 <X> T_2_10.wire_logic_cluster/lc_2/in_0
 (28 5)  (100 165)  (100 165)  routing T_2_10.lc_trk_g3_7 <X> T_2_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 165)  (101 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (32 5)  (104 165)  (104 165)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (106 165)  (106 165)  routing T_2_10.lc_trk_g1_7 <X> T_2_10.input_2_2
 (35 5)  (107 165)  (107 165)  routing T_2_10.lc_trk_g1_7 <X> T_2_10.input_2_2
 (14 6)  (86 166)  (86 166)  routing T_2_10.wire_logic_cluster/lc_4/out <X> T_2_10.lc_trk_g1_4
 (15 6)  (87 166)  (87 166)  routing T_2_10.bot_op_5 <X> T_2_10.lc_trk_g1_5
 (17 6)  (89 166)  (89 166)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (21 6)  (93 166)  (93 166)  routing T_2_10.wire_logic_cluster/lc_7/out <X> T_2_10.lc_trk_g1_7
 (22 6)  (94 166)  (94 166)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (97 166)  (97 166)  routing T_2_10.sp4_h_r_14 <X> T_2_10.lc_trk_g1_6
 (26 6)  (98 166)  (98 166)  routing T_2_10.lc_trk_g2_5 <X> T_2_10.wire_logic_cluster/lc_3/in_0
 (29 6)  (101 166)  (101 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (102 166)  (102 166)  routing T_2_10.lc_trk_g0_6 <X> T_2_10.wire_logic_cluster/lc_3/in_1
 (31 6)  (103 166)  (103 166)  routing T_2_10.lc_trk_g1_5 <X> T_2_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 166)  (104 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (106 166)  (106 166)  routing T_2_10.lc_trk_g1_5 <X> T_2_10.wire_logic_cluster/lc_3/in_3
 (35 6)  (107 166)  (107 166)  routing T_2_10.lc_trk_g1_4 <X> T_2_10.input_2_3
 (39 6)  (111 166)  (111 166)  LC_3 Logic Functioning bit
 (40 6)  (112 166)  (112 166)  LC_3 Logic Functioning bit
 (41 6)  (113 166)  (113 166)  LC_3 Logic Functioning bit
 (17 7)  (89 167)  (89 167)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (94 167)  (94 167)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (95 167)  (95 167)  routing T_2_10.sp4_h_r_14 <X> T_2_10.lc_trk_g1_6
 (24 7)  (96 167)  (96 167)  routing T_2_10.sp4_h_r_14 <X> T_2_10.lc_trk_g1_6
 (28 7)  (100 167)  (100 167)  routing T_2_10.lc_trk_g2_5 <X> T_2_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 167)  (101 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (102 167)  (102 167)  routing T_2_10.lc_trk_g0_6 <X> T_2_10.wire_logic_cluster/lc_3/in_1
 (32 7)  (104 167)  (104 167)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (106 167)  (106 167)  routing T_2_10.lc_trk_g1_4 <X> T_2_10.input_2_3
 (38 7)  (110 167)  (110 167)  LC_3 Logic Functioning bit
 (39 7)  (111 167)  (111 167)  LC_3 Logic Functioning bit
 (40 7)  (112 167)  (112 167)  LC_3 Logic Functioning bit
 (41 7)  (113 167)  (113 167)  LC_3 Logic Functioning bit
 (11 8)  (83 168)  (83 168)  routing T_2_10.sp4_v_t_40 <X> T_2_10.sp4_v_b_8
 (17 8)  (89 168)  (89 168)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (90 168)  (90 168)  routing T_2_10.wire_logic_cluster/lc_1/out <X> T_2_10.lc_trk_g2_1
 (31 8)  (103 168)  (103 168)  routing T_2_10.lc_trk_g3_6 <X> T_2_10.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 168)  (104 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 168)  (105 168)  routing T_2_10.lc_trk_g3_6 <X> T_2_10.wire_logic_cluster/lc_4/in_3
 (34 8)  (106 168)  (106 168)  routing T_2_10.lc_trk_g3_6 <X> T_2_10.wire_logic_cluster/lc_4/in_3
 (39 8)  (111 168)  (111 168)  LC_4 Logic Functioning bit
 (45 8)  (117 168)  (117 168)  LC_4 Logic Functioning bit
 (50 8)  (122 168)  (122 168)  Cascade bit: LH_LC04_inmux02_5

 (12 9)  (84 169)  (84 169)  routing T_2_10.sp4_v_t_40 <X> T_2_10.sp4_v_b_8
 (27 9)  (99 169)  (99 169)  routing T_2_10.lc_trk_g3_1 <X> T_2_10.wire_logic_cluster/lc_4/in_0
 (28 9)  (100 169)  (100 169)  routing T_2_10.lc_trk_g3_1 <X> T_2_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 169)  (101 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (103 169)  (103 169)  routing T_2_10.lc_trk_g3_6 <X> T_2_10.wire_logic_cluster/lc_4/in_3
 (38 9)  (110 169)  (110 169)  LC_4 Logic Functioning bit
 (4 10)  (76 170)  (76 170)  routing T_2_10.sp4_h_r_0 <X> T_2_10.sp4_v_t_43
 (6 10)  (78 170)  (78 170)  routing T_2_10.sp4_h_r_0 <X> T_2_10.sp4_v_t_43
 (17 10)  (89 170)  (89 170)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (90 170)  (90 170)  routing T_2_10.wire_logic_cluster/lc_5/out <X> T_2_10.lc_trk_g2_5
 (21 10)  (93 170)  (93 170)  routing T_2_10.sp4_v_t_18 <X> T_2_10.lc_trk_g2_7
 (22 10)  (94 170)  (94 170)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (95 170)  (95 170)  routing T_2_10.sp4_v_t_18 <X> T_2_10.lc_trk_g2_7
 (26 10)  (98 170)  (98 170)  routing T_2_10.lc_trk_g2_5 <X> T_2_10.wire_logic_cluster/lc_5/in_0
 (27 10)  (99 170)  (99 170)  routing T_2_10.lc_trk_g1_5 <X> T_2_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 170)  (101 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 170)  (102 170)  routing T_2_10.lc_trk_g1_5 <X> T_2_10.wire_logic_cluster/lc_5/in_1
 (32 10)  (104 170)  (104 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 170)  (105 170)  routing T_2_10.lc_trk_g3_1 <X> T_2_10.wire_logic_cluster/lc_5/in_3
 (34 10)  (106 170)  (106 170)  routing T_2_10.lc_trk_g3_1 <X> T_2_10.wire_logic_cluster/lc_5/in_3
 (35 10)  (107 170)  (107 170)  routing T_2_10.lc_trk_g1_6 <X> T_2_10.input_2_5
 (41 10)  (113 170)  (113 170)  LC_5 Logic Functioning bit
 (45 10)  (117 170)  (117 170)  LC_5 Logic Functioning bit
 (5 11)  (77 171)  (77 171)  routing T_2_10.sp4_h_r_0 <X> T_2_10.sp4_v_t_43
 (28 11)  (100 171)  (100 171)  routing T_2_10.lc_trk_g2_5 <X> T_2_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 171)  (101 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (104 171)  (104 171)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (106 171)  (106 171)  routing T_2_10.lc_trk_g1_6 <X> T_2_10.input_2_5
 (35 11)  (107 171)  (107 171)  routing T_2_10.lc_trk_g1_6 <X> T_2_10.input_2_5
 (40 11)  (112 171)  (112 171)  LC_5 Logic Functioning bit
 (42 11)  (114 171)  (114 171)  LC_5 Logic Functioning bit
 (43 11)  (115 171)  (115 171)  LC_5 Logic Functioning bit
 (48 11)  (120 171)  (120 171)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (15 12)  (87 172)  (87 172)  routing T_2_10.sp4_v_t_28 <X> T_2_10.lc_trk_g3_1
 (16 12)  (88 172)  (88 172)  routing T_2_10.sp4_v_t_28 <X> T_2_10.lc_trk_g3_1
 (17 12)  (89 172)  (89 172)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (21 12)  (93 172)  (93 172)  routing T_2_10.sp4_v_t_14 <X> T_2_10.lc_trk_g3_3
 (22 12)  (94 172)  (94 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (95 172)  (95 172)  routing T_2_10.sp4_v_t_14 <X> T_2_10.lc_trk_g3_3
 (25 12)  (97 172)  (97 172)  routing T_2_10.wire_logic_cluster/lc_2/out <X> T_2_10.lc_trk_g3_2
 (26 12)  (98 172)  (98 172)  routing T_2_10.lc_trk_g1_5 <X> T_2_10.wire_logic_cluster/lc_6/in_0
 (27 12)  (99 172)  (99 172)  routing T_2_10.lc_trk_g1_4 <X> T_2_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 172)  (101 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 172)  (102 172)  routing T_2_10.lc_trk_g1_4 <X> T_2_10.wire_logic_cluster/lc_6/in_1
 (31 12)  (103 172)  (103 172)  routing T_2_10.lc_trk_g2_5 <X> T_2_10.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 172)  (104 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 172)  (105 172)  routing T_2_10.lc_trk_g2_5 <X> T_2_10.wire_logic_cluster/lc_6/in_3
 (35 12)  (107 172)  (107 172)  routing T_2_10.lc_trk_g0_6 <X> T_2_10.input_2_6
 (37 12)  (109 172)  (109 172)  LC_6 Logic Functioning bit
 (38 12)  (110 172)  (110 172)  LC_6 Logic Functioning bit
 (39 12)  (111 172)  (111 172)  LC_6 Logic Functioning bit
 (40 12)  (112 172)  (112 172)  LC_6 Logic Functioning bit
 (41 12)  (113 172)  (113 172)  LC_6 Logic Functioning bit
 (42 12)  (114 172)  (114 172)  LC_6 Logic Functioning bit
 (43 12)  (115 172)  (115 172)  LC_6 Logic Functioning bit
 (22 13)  (94 173)  (94 173)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (99 173)  (99 173)  routing T_2_10.lc_trk_g1_5 <X> T_2_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 173)  (101 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (32 13)  (104 173)  (104 173)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (107 173)  (107 173)  routing T_2_10.lc_trk_g0_6 <X> T_2_10.input_2_6
 (36 13)  (108 173)  (108 173)  LC_6 Logic Functioning bit
 (37 13)  (109 173)  (109 173)  LC_6 Logic Functioning bit
 (38 13)  (110 173)  (110 173)  LC_6 Logic Functioning bit
 (39 13)  (111 173)  (111 173)  LC_6 Logic Functioning bit
 (40 13)  (112 173)  (112 173)  LC_6 Logic Functioning bit
 (41 13)  (113 173)  (113 173)  LC_6 Logic Functioning bit
 (42 13)  (114 173)  (114 173)  LC_6 Logic Functioning bit
 (43 13)  (115 173)  (115 173)  LC_6 Logic Functioning bit
 (46 13)  (118 173)  (118 173)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (72 174)  (72 174)  routing T_2_10.glb_netwk_6 <X> T_2_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 174)  (73 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (11 14)  (83 174)  (83 174)  routing T_2_10.sp4_v_b_3 <X> T_2_10.sp4_v_t_46
 (13 14)  (85 174)  (85 174)  routing T_2_10.sp4_v_b_3 <X> T_2_10.sp4_v_t_46
 (21 14)  (93 174)  (93 174)  routing T_2_10.sp4_v_t_18 <X> T_2_10.lc_trk_g3_7
 (22 14)  (94 174)  (94 174)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (95 174)  (95 174)  routing T_2_10.sp4_v_t_18 <X> T_2_10.lc_trk_g3_7
 (25 14)  (97 174)  (97 174)  routing T_2_10.wire_logic_cluster/lc_6/out <X> T_2_10.lc_trk_g3_6
 (26 14)  (98 174)  (98 174)  routing T_2_10.lc_trk_g2_7 <X> T_2_10.wire_logic_cluster/lc_7/in_0
 (27 14)  (99 174)  (99 174)  routing T_2_10.lc_trk_g1_7 <X> T_2_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 174)  (101 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (102 174)  (102 174)  routing T_2_10.lc_trk_g1_7 <X> T_2_10.wire_logic_cluster/lc_7/in_1
 (32 14)  (104 174)  (104 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (105 174)  (105 174)  routing T_2_10.lc_trk_g3_1 <X> T_2_10.wire_logic_cluster/lc_7/in_3
 (34 14)  (106 174)  (106 174)  routing T_2_10.lc_trk_g3_1 <X> T_2_10.wire_logic_cluster/lc_7/in_3
 (43 14)  (115 174)  (115 174)  LC_7 Logic Functioning bit
 (45 14)  (117 174)  (117 174)  LC_7 Logic Functioning bit
 (50 14)  (122 174)  (122 174)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (124 174)  (124 174)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (72 175)  (72 175)  routing T_2_10.glb_netwk_6 <X> T_2_10.wire_logic_cluster/lc_7/s_r
 (22 15)  (94 175)  (94 175)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (98 175)  (98 175)  routing T_2_10.lc_trk_g2_7 <X> T_2_10.wire_logic_cluster/lc_7/in_0
 (28 15)  (100 175)  (100 175)  routing T_2_10.lc_trk_g2_7 <X> T_2_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 175)  (101 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (102 175)  (102 175)  routing T_2_10.lc_trk_g1_7 <X> T_2_10.wire_logic_cluster/lc_7/in_1
 (40 15)  (112 175)  (112 175)  LC_7 Logic Functioning bit
 (41 15)  (113 175)  (113 175)  LC_7 Logic Functioning bit
 (43 15)  (115 175)  (115 175)  LC_7 Logic Functioning bit


LogicTile_4_10

 (11 0)  (179 160)  (179 160)  routing T_4_10.sp4_h_l_45 <X> T_4_10.sp4_v_b_2
 (13 0)  (181 160)  (181 160)  routing T_4_10.sp4_h_l_45 <X> T_4_10.sp4_v_b_2
 (14 0)  (182 160)  (182 160)  routing T_4_10.sp4_v_b_8 <X> T_4_10.lc_trk_g0_0
 (15 0)  (183 160)  (183 160)  routing T_4_10.bot_op_1 <X> T_4_10.lc_trk_g0_1
 (17 0)  (185 160)  (185 160)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (26 0)  (194 160)  (194 160)  routing T_4_10.lc_trk_g2_6 <X> T_4_10.wire_logic_cluster/lc_0/in_0
 (29 0)  (197 160)  (197 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (198 160)  (198 160)  routing T_4_10.lc_trk_g0_7 <X> T_4_10.wire_logic_cluster/lc_0/in_1
 (31 0)  (199 160)  (199 160)  routing T_4_10.lc_trk_g2_5 <X> T_4_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (200 160)  (200 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (201 160)  (201 160)  routing T_4_10.lc_trk_g2_5 <X> T_4_10.wire_logic_cluster/lc_0/in_3
 (36 0)  (204 160)  (204 160)  LC_0 Logic Functioning bit
 (37 0)  (205 160)  (205 160)  LC_0 Logic Functioning bit
 (39 0)  (207 160)  (207 160)  LC_0 Logic Functioning bit
 (40 0)  (208 160)  (208 160)  LC_0 Logic Functioning bit
 (41 0)  (209 160)  (209 160)  LC_0 Logic Functioning bit
 (42 0)  (210 160)  (210 160)  LC_0 Logic Functioning bit
 (43 0)  (211 160)  (211 160)  LC_0 Logic Functioning bit
 (12 1)  (180 161)  (180 161)  routing T_4_10.sp4_h_l_45 <X> T_4_10.sp4_v_b_2
 (14 1)  (182 161)  (182 161)  routing T_4_10.sp4_v_b_8 <X> T_4_10.lc_trk_g0_0
 (16 1)  (184 161)  (184 161)  routing T_4_10.sp4_v_b_8 <X> T_4_10.lc_trk_g0_0
 (17 1)  (185 161)  (185 161)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (22 1)  (190 161)  (190 161)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (191 161)  (191 161)  routing T_4_10.sp4_v_b_18 <X> T_4_10.lc_trk_g0_2
 (24 1)  (192 161)  (192 161)  routing T_4_10.sp4_v_b_18 <X> T_4_10.lc_trk_g0_2
 (26 1)  (194 161)  (194 161)  routing T_4_10.lc_trk_g2_6 <X> T_4_10.wire_logic_cluster/lc_0/in_0
 (28 1)  (196 161)  (196 161)  routing T_4_10.lc_trk_g2_6 <X> T_4_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (197 161)  (197 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (198 161)  (198 161)  routing T_4_10.lc_trk_g0_7 <X> T_4_10.wire_logic_cluster/lc_0/in_1
 (32 1)  (200 161)  (200 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (201 161)  (201 161)  routing T_4_10.lc_trk_g2_0 <X> T_4_10.input_2_0
 (37 1)  (205 161)  (205 161)  LC_0 Logic Functioning bit
 (40 1)  (208 161)  (208 161)  LC_0 Logic Functioning bit
 (42 1)  (210 161)  (210 161)  LC_0 Logic Functioning bit
 (22 2)  (190 162)  (190 162)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (192 162)  (192 162)  routing T_4_10.top_op_7 <X> T_4_10.lc_trk_g0_7
 (29 2)  (197 162)  (197 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (199 162)  (199 162)  routing T_4_10.lc_trk_g0_6 <X> T_4_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (200 162)  (200 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (35 2)  (203 162)  (203 162)  routing T_4_10.lc_trk_g2_7 <X> T_4_10.input_2_1
 (39 2)  (207 162)  (207 162)  LC_1 Logic Functioning bit
 (21 3)  (189 163)  (189 163)  routing T_4_10.top_op_7 <X> T_4_10.lc_trk_g0_7
 (22 3)  (190 163)  (190 163)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (192 163)  (192 163)  routing T_4_10.top_op_6 <X> T_4_10.lc_trk_g0_6
 (25 3)  (193 163)  (193 163)  routing T_4_10.top_op_6 <X> T_4_10.lc_trk_g0_6
 (29 3)  (197 163)  (197 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (198 163)  (198 163)  routing T_4_10.lc_trk_g0_2 <X> T_4_10.wire_logic_cluster/lc_1/in_1
 (31 3)  (199 163)  (199 163)  routing T_4_10.lc_trk_g0_6 <X> T_4_10.wire_logic_cluster/lc_1/in_3
 (32 3)  (200 163)  (200 163)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (201 163)  (201 163)  routing T_4_10.lc_trk_g2_7 <X> T_4_10.input_2_1
 (35 3)  (203 163)  (203 163)  routing T_4_10.lc_trk_g2_7 <X> T_4_10.input_2_1
 (27 4)  (195 164)  (195 164)  routing T_4_10.lc_trk_g1_4 <X> T_4_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (197 164)  (197 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (198 164)  (198 164)  routing T_4_10.lc_trk_g1_4 <X> T_4_10.wire_logic_cluster/lc_2/in_1
 (32 4)  (200 164)  (200 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (201 164)  (201 164)  routing T_4_10.lc_trk_g2_3 <X> T_4_10.wire_logic_cluster/lc_2/in_3
 (36 4)  (204 164)  (204 164)  LC_2 Logic Functioning bit
 (37 4)  (205 164)  (205 164)  LC_2 Logic Functioning bit
 (38 4)  (206 164)  (206 164)  LC_2 Logic Functioning bit
 (40 4)  (208 164)  (208 164)  LC_2 Logic Functioning bit
 (42 4)  (210 164)  (210 164)  LC_2 Logic Functioning bit
 (48 4)  (216 164)  (216 164)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (50 4)  (218 164)  (218 164)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (190 165)  (190 165)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (191 165)  (191 165)  routing T_4_10.sp4_v_b_18 <X> T_4_10.lc_trk_g1_2
 (24 5)  (192 165)  (192 165)  routing T_4_10.sp4_v_b_18 <X> T_4_10.lc_trk_g1_2
 (29 5)  (197 165)  (197 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (199 165)  (199 165)  routing T_4_10.lc_trk_g2_3 <X> T_4_10.wire_logic_cluster/lc_2/in_3
 (37 5)  (205 165)  (205 165)  LC_2 Logic Functioning bit
 (39 5)  (207 165)  (207 165)  LC_2 Logic Functioning bit
 (40 5)  (208 165)  (208 165)  LC_2 Logic Functioning bit
 (42 5)  (210 165)  (210 165)  LC_2 Logic Functioning bit
 (14 6)  (182 166)  (182 166)  routing T_4_10.sp4_v_t_1 <X> T_4_10.lc_trk_g1_4
 (29 6)  (197 166)  (197 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (199 166)  (199 166)  routing T_4_10.lc_trk_g0_6 <X> T_4_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (200 166)  (200 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (35 6)  (203 166)  (203 166)  routing T_4_10.lc_trk_g2_7 <X> T_4_10.input_2_3
 (36 6)  (204 166)  (204 166)  LC_3 Logic Functioning bit
 (37 6)  (205 166)  (205 166)  LC_3 Logic Functioning bit
 (38 6)  (206 166)  (206 166)  LC_3 Logic Functioning bit
 (40 6)  (208 166)  (208 166)  LC_3 Logic Functioning bit
 (41 6)  (209 166)  (209 166)  LC_3 Logic Functioning bit
 (42 6)  (210 166)  (210 166)  LC_3 Logic Functioning bit
 (43 6)  (211 166)  (211 166)  LC_3 Logic Functioning bit
 (14 7)  (182 167)  (182 167)  routing T_4_10.sp4_v_t_1 <X> T_4_10.lc_trk_g1_4
 (16 7)  (184 167)  (184 167)  routing T_4_10.sp4_v_t_1 <X> T_4_10.lc_trk_g1_4
 (17 7)  (185 167)  (185 167)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (26 7)  (194 167)  (194 167)  routing T_4_10.lc_trk_g1_2 <X> T_4_10.wire_logic_cluster/lc_3/in_0
 (27 7)  (195 167)  (195 167)  routing T_4_10.lc_trk_g1_2 <X> T_4_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (197 167)  (197 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (199 167)  (199 167)  routing T_4_10.lc_trk_g0_6 <X> T_4_10.wire_logic_cluster/lc_3/in_3
 (32 7)  (200 167)  (200 167)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (201 167)  (201 167)  routing T_4_10.lc_trk_g2_7 <X> T_4_10.input_2_3
 (35 7)  (203 167)  (203 167)  routing T_4_10.lc_trk_g2_7 <X> T_4_10.input_2_3
 (36 7)  (204 167)  (204 167)  LC_3 Logic Functioning bit
 (37 7)  (205 167)  (205 167)  LC_3 Logic Functioning bit
 (38 7)  (206 167)  (206 167)  LC_3 Logic Functioning bit
 (39 7)  (207 167)  (207 167)  LC_3 Logic Functioning bit
 (40 7)  (208 167)  (208 167)  LC_3 Logic Functioning bit
 (41 7)  (209 167)  (209 167)  LC_3 Logic Functioning bit
 (42 7)  (210 167)  (210 167)  LC_3 Logic Functioning bit
 (43 7)  (211 167)  (211 167)  LC_3 Logic Functioning bit
 (22 8)  (190 168)  (190 168)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (29 8)  (197 168)  (197 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (200 168)  (200 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (201 168)  (201 168)  routing T_4_10.lc_trk_g2_3 <X> T_4_10.wire_logic_cluster/lc_4/in_3
 (39 8)  (207 168)  (207 168)  LC_4 Logic Functioning bit
 (40 8)  (208 168)  (208 168)  LC_4 Logic Functioning bit
 (41 8)  (209 168)  (209 168)  LC_4 Logic Functioning bit
 (42 8)  (210 168)  (210 168)  LC_4 Logic Functioning bit
 (43 8)  (211 168)  (211 168)  LC_4 Logic Functioning bit
 (46 8)  (214 168)  (214 168)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (218 168)  (218 168)  Cascade bit: LH_LC04_inmux02_5

 (52 8)  (220 168)  (220 168)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (53 8)  (221 168)  (221 168)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (15 9)  (183 169)  (183 169)  routing T_4_10.sp4_v_t_29 <X> T_4_10.lc_trk_g2_0
 (16 9)  (184 169)  (184 169)  routing T_4_10.sp4_v_t_29 <X> T_4_10.lc_trk_g2_0
 (17 9)  (185 169)  (185 169)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (31 9)  (199 169)  (199 169)  routing T_4_10.lc_trk_g2_3 <X> T_4_10.wire_logic_cluster/lc_4/in_3
 (39 9)  (207 169)  (207 169)  LC_4 Logic Functioning bit
 (40 9)  (208 169)  (208 169)  LC_4 Logic Functioning bit
 (41 9)  (209 169)  (209 169)  LC_4 Logic Functioning bit
 (42 9)  (210 169)  (210 169)  LC_4 Logic Functioning bit
 (43 9)  (211 169)  (211 169)  LC_4 Logic Functioning bit
 (15 10)  (183 170)  (183 170)  routing T_4_10.sp4_h_l_16 <X> T_4_10.lc_trk_g2_5
 (16 10)  (184 170)  (184 170)  routing T_4_10.sp4_h_l_16 <X> T_4_10.lc_trk_g2_5
 (17 10)  (185 170)  (185 170)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (22 10)  (190 170)  (190 170)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (191 170)  (191 170)  routing T_4_10.sp4_v_b_47 <X> T_4_10.lc_trk_g2_7
 (24 10)  (192 170)  (192 170)  routing T_4_10.sp4_v_b_47 <X> T_4_10.lc_trk_g2_7
 (18 11)  (186 171)  (186 171)  routing T_4_10.sp4_h_l_16 <X> T_4_10.lc_trk_g2_5
 (22 11)  (190 171)  (190 171)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (191 171)  (191 171)  routing T_4_10.sp4_v_b_46 <X> T_4_10.lc_trk_g2_6
 (24 11)  (192 171)  (192 171)  routing T_4_10.sp4_v_b_46 <X> T_4_10.lc_trk_g2_6


LogicTile_5_10

 (1 2)  (223 162)  (223 162)  routing T_5_10.glb_netwk_4 <X> T_5_10.wire_logic_cluster/lc_7/clk
 (2 2)  (224 162)  (224 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (26 2)  (248 162)  (248 162)  routing T_5_10.lc_trk_g2_7 <X> T_5_10.wire_logic_cluster/lc_1/in_0
 (28 2)  (250 162)  (250 162)  routing T_5_10.lc_trk_g2_4 <X> T_5_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (251 162)  (251 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (252 162)  (252 162)  routing T_5_10.lc_trk_g2_4 <X> T_5_10.wire_logic_cluster/lc_1/in_1
 (31 2)  (253 162)  (253 162)  routing T_5_10.lc_trk_g3_5 <X> T_5_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (254 162)  (254 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (255 162)  (255 162)  routing T_5_10.lc_trk_g3_5 <X> T_5_10.wire_logic_cluster/lc_1/in_3
 (34 2)  (256 162)  (256 162)  routing T_5_10.lc_trk_g3_5 <X> T_5_10.wire_logic_cluster/lc_1/in_3
 (37 2)  (259 162)  (259 162)  LC_1 Logic Functioning bit
 (39 2)  (261 162)  (261 162)  LC_1 Logic Functioning bit
 (40 2)  (262 162)  (262 162)  LC_1 Logic Functioning bit
 (41 2)  (263 162)  (263 162)  LC_1 Logic Functioning bit
 (42 2)  (264 162)  (264 162)  LC_1 Logic Functioning bit
 (22 3)  (244 163)  (244 163)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (245 163)  (245 163)  routing T_5_10.sp4_v_b_22 <X> T_5_10.lc_trk_g0_6
 (24 3)  (246 163)  (246 163)  routing T_5_10.sp4_v_b_22 <X> T_5_10.lc_trk_g0_6
 (26 3)  (248 163)  (248 163)  routing T_5_10.lc_trk_g2_7 <X> T_5_10.wire_logic_cluster/lc_1/in_0
 (28 3)  (250 163)  (250 163)  routing T_5_10.lc_trk_g2_7 <X> T_5_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (251 163)  (251 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (254 163)  (254 163)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (255 163)  (255 163)  routing T_5_10.lc_trk_g2_1 <X> T_5_10.input_2_1
 (38 3)  (260 163)  (260 163)  LC_1 Logic Functioning bit
 (40 3)  (262 163)  (262 163)  LC_1 Logic Functioning bit
 (41 3)  (263 163)  (263 163)  LC_1 Logic Functioning bit
 (14 4)  (236 164)  (236 164)  routing T_5_10.lft_op_0 <X> T_5_10.lc_trk_g1_0
 (21 4)  (243 164)  (243 164)  routing T_5_10.bnr_op_3 <X> T_5_10.lc_trk_g1_3
 (22 4)  (244 164)  (244 164)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (32 4)  (254 164)  (254 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (256 164)  (256 164)  routing T_5_10.lc_trk_g1_0 <X> T_5_10.wire_logic_cluster/lc_2/in_3
 (38 4)  (260 164)  (260 164)  LC_2 Logic Functioning bit
 (40 4)  (262 164)  (262 164)  LC_2 Logic Functioning bit
 (41 4)  (263 164)  (263 164)  LC_2 Logic Functioning bit
 (42 4)  (264 164)  (264 164)  LC_2 Logic Functioning bit
 (45 4)  (267 164)  (267 164)  LC_2 Logic Functioning bit
 (50 4)  (272 164)  (272 164)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (237 165)  (237 165)  routing T_5_10.lft_op_0 <X> T_5_10.lc_trk_g1_0
 (17 5)  (239 165)  (239 165)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (21 5)  (243 165)  (243 165)  routing T_5_10.bnr_op_3 <X> T_5_10.lc_trk_g1_3
 (27 5)  (249 165)  (249 165)  routing T_5_10.lc_trk_g3_1 <X> T_5_10.wire_logic_cluster/lc_2/in_0
 (28 5)  (250 165)  (250 165)  routing T_5_10.lc_trk_g3_1 <X> T_5_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (251 165)  (251 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (39 5)  (261 165)  (261 165)  LC_2 Logic Functioning bit
 (40 5)  (262 165)  (262 165)  LC_2 Logic Functioning bit
 (41 5)  (263 165)  (263 165)  LC_2 Logic Functioning bit
 (43 5)  (265 165)  (265 165)  LC_2 Logic Functioning bit
 (17 6)  (239 166)  (239 166)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (240 166)  (240 166)  routing T_5_10.bnr_op_5 <X> T_5_10.lc_trk_g1_5
 (22 6)  (244 166)  (244 166)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (246 166)  (246 166)  routing T_5_10.bot_op_7 <X> T_5_10.lc_trk_g1_7
 (27 6)  (249 166)  (249 166)  routing T_5_10.lc_trk_g1_3 <X> T_5_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (251 166)  (251 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (253 166)  (253 166)  routing T_5_10.lc_trk_g1_5 <X> T_5_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (254 166)  (254 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (256 166)  (256 166)  routing T_5_10.lc_trk_g1_5 <X> T_5_10.wire_logic_cluster/lc_3/in_3
 (36 6)  (258 166)  (258 166)  LC_3 Logic Functioning bit
 (38 6)  (260 166)  (260 166)  LC_3 Logic Functioning bit
 (40 6)  (262 166)  (262 166)  LC_3 Logic Functioning bit
 (42 6)  (264 166)  (264 166)  LC_3 Logic Functioning bit
 (4 7)  (226 167)  (226 167)  routing T_5_10.sp4_v_b_10 <X> T_5_10.sp4_h_l_38
 (18 7)  (240 167)  (240 167)  routing T_5_10.bnr_op_5 <X> T_5_10.lc_trk_g1_5
 (30 7)  (252 167)  (252 167)  routing T_5_10.lc_trk_g1_3 <X> T_5_10.wire_logic_cluster/lc_3/in_1
 (36 7)  (258 167)  (258 167)  LC_3 Logic Functioning bit
 (38 7)  (260 167)  (260 167)  LC_3 Logic Functioning bit
 (40 7)  (262 167)  (262 167)  LC_3 Logic Functioning bit
 (42 7)  (264 167)  (264 167)  LC_3 Logic Functioning bit
 (15 8)  (237 168)  (237 168)  routing T_5_10.sp4_v_t_28 <X> T_5_10.lc_trk_g2_1
 (16 8)  (238 168)  (238 168)  routing T_5_10.sp4_v_t_28 <X> T_5_10.lc_trk_g2_1
 (17 8)  (239 168)  (239 168)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (26 8)  (248 168)  (248 168)  routing T_5_10.lc_trk_g2_4 <X> T_5_10.wire_logic_cluster/lc_4/in_0
 (28 8)  (250 168)  (250 168)  routing T_5_10.lc_trk_g2_7 <X> T_5_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (251 168)  (251 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (252 168)  (252 168)  routing T_5_10.lc_trk_g2_7 <X> T_5_10.wire_logic_cluster/lc_4/in_1
 (32 8)  (254 168)  (254 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (255 168)  (255 168)  routing T_5_10.lc_trk_g2_1 <X> T_5_10.wire_logic_cluster/lc_4/in_3
 (35 8)  (257 168)  (257 168)  routing T_5_10.lc_trk_g2_6 <X> T_5_10.input_2_4
 (40 8)  (262 168)  (262 168)  LC_4 Logic Functioning bit
 (41 8)  (263 168)  (263 168)  LC_4 Logic Functioning bit
 (42 8)  (264 168)  (264 168)  LC_4 Logic Functioning bit
 (8 9)  (230 169)  (230 169)  routing T_5_10.sp4_h_l_36 <X> T_5_10.sp4_v_b_7
 (9 9)  (231 169)  (231 169)  routing T_5_10.sp4_h_l_36 <X> T_5_10.sp4_v_b_7
 (10 9)  (232 169)  (232 169)  routing T_5_10.sp4_h_l_36 <X> T_5_10.sp4_v_b_7
 (28 9)  (250 169)  (250 169)  routing T_5_10.lc_trk_g2_4 <X> T_5_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (251 169)  (251 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (252 169)  (252 169)  routing T_5_10.lc_trk_g2_7 <X> T_5_10.wire_logic_cluster/lc_4/in_1
 (32 9)  (254 169)  (254 169)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (255 169)  (255 169)  routing T_5_10.lc_trk_g2_6 <X> T_5_10.input_2_4
 (35 9)  (257 169)  (257 169)  routing T_5_10.lc_trk_g2_6 <X> T_5_10.input_2_4
 (37 9)  (259 169)  (259 169)  LC_4 Logic Functioning bit
 (39 9)  (261 169)  (261 169)  LC_4 Logic Functioning bit
 (40 9)  (262 169)  (262 169)  LC_4 Logic Functioning bit
 (41 9)  (263 169)  (263 169)  LC_4 Logic Functioning bit
 (42 9)  (264 169)  (264 169)  LC_4 Logic Functioning bit
 (14 10)  (236 170)  (236 170)  routing T_5_10.rgt_op_4 <X> T_5_10.lc_trk_g2_4
 (21 10)  (243 170)  (243 170)  routing T_5_10.sp4_v_t_18 <X> T_5_10.lc_trk_g2_7
 (22 10)  (244 170)  (244 170)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (245 170)  (245 170)  routing T_5_10.sp4_v_t_18 <X> T_5_10.lc_trk_g2_7
 (27 10)  (249 170)  (249 170)  routing T_5_10.lc_trk_g3_1 <X> T_5_10.wire_logic_cluster/lc_5/in_1
 (28 10)  (250 170)  (250 170)  routing T_5_10.lc_trk_g3_1 <X> T_5_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (251 170)  (251 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (253 170)  (253 170)  routing T_5_10.lc_trk_g1_7 <X> T_5_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (254 170)  (254 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (256 170)  (256 170)  routing T_5_10.lc_trk_g1_7 <X> T_5_10.wire_logic_cluster/lc_5/in_3
 (38 10)  (260 170)  (260 170)  LC_5 Logic Functioning bit
 (40 10)  (262 170)  (262 170)  LC_5 Logic Functioning bit
 (41 10)  (263 170)  (263 170)  LC_5 Logic Functioning bit
 (42 10)  (264 170)  (264 170)  LC_5 Logic Functioning bit
 (45 10)  (267 170)  (267 170)  LC_5 Logic Functioning bit
 (50 10)  (272 170)  (272 170)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (237 171)  (237 171)  routing T_5_10.rgt_op_4 <X> T_5_10.lc_trk_g2_4
 (17 11)  (239 171)  (239 171)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (244 171)  (244 171)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (245 171)  (245 171)  routing T_5_10.sp4_h_r_30 <X> T_5_10.lc_trk_g2_6
 (24 11)  (246 171)  (246 171)  routing T_5_10.sp4_h_r_30 <X> T_5_10.lc_trk_g2_6
 (25 11)  (247 171)  (247 171)  routing T_5_10.sp4_h_r_30 <X> T_5_10.lc_trk_g2_6
 (31 11)  (253 171)  (253 171)  routing T_5_10.lc_trk_g1_7 <X> T_5_10.wire_logic_cluster/lc_5/in_3
 (38 11)  (260 171)  (260 171)  LC_5 Logic Functioning bit
 (40 11)  (262 171)  (262 171)  LC_5 Logic Functioning bit
 (41 11)  (263 171)  (263 171)  LC_5 Logic Functioning bit
 (42 11)  (264 171)  (264 171)  LC_5 Logic Functioning bit
 (16 12)  (238 172)  (238 172)  routing T_5_10.sp4_v_b_33 <X> T_5_10.lc_trk_g3_1
 (17 12)  (239 172)  (239 172)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (240 172)  (240 172)  routing T_5_10.sp4_v_b_33 <X> T_5_10.lc_trk_g3_1
 (22 12)  (244 172)  (244 172)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (246 172)  (246 172)  routing T_5_10.tnl_op_3 <X> T_5_10.lc_trk_g3_3
 (18 13)  (240 173)  (240 173)  routing T_5_10.sp4_v_b_33 <X> T_5_10.lc_trk_g3_1
 (21 13)  (243 173)  (243 173)  routing T_5_10.tnl_op_3 <X> T_5_10.lc_trk_g3_3
 (17 14)  (239 174)  (239 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (26 14)  (248 174)  (248 174)  routing T_5_10.lc_trk_g2_7 <X> T_5_10.wire_logic_cluster/lc_7/in_0
 (27 14)  (249 174)  (249 174)  routing T_5_10.lc_trk_g3_3 <X> T_5_10.wire_logic_cluster/lc_7/in_1
 (28 14)  (250 174)  (250 174)  routing T_5_10.lc_trk_g3_3 <X> T_5_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (251 174)  (251 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (253 174)  (253 174)  routing T_5_10.lc_trk_g0_6 <X> T_5_10.wire_logic_cluster/lc_7/in_3
 (32 14)  (254 174)  (254 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (37 14)  (259 174)  (259 174)  LC_7 Logic Functioning bit
 (38 14)  (260 174)  (260 174)  LC_7 Logic Functioning bit
 (39 14)  (261 174)  (261 174)  LC_7 Logic Functioning bit
 (40 14)  (262 174)  (262 174)  LC_7 Logic Functioning bit
 (42 14)  (264 174)  (264 174)  LC_7 Logic Functioning bit
 (26 15)  (248 175)  (248 175)  routing T_5_10.lc_trk_g2_7 <X> T_5_10.wire_logic_cluster/lc_7/in_0
 (28 15)  (250 175)  (250 175)  routing T_5_10.lc_trk_g2_7 <X> T_5_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (251 175)  (251 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (252 175)  (252 175)  routing T_5_10.lc_trk_g3_3 <X> T_5_10.wire_logic_cluster/lc_7/in_1
 (31 15)  (253 175)  (253 175)  routing T_5_10.lc_trk_g0_6 <X> T_5_10.wire_logic_cluster/lc_7/in_3
 (32 15)  (254 175)  (254 175)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (255 175)  (255 175)  routing T_5_10.lc_trk_g2_1 <X> T_5_10.input_2_7
 (39 15)  (261 175)  (261 175)  LC_7 Logic Functioning bit


LogicTile_6_10

 (11 0)  (287 160)  (287 160)  routing T_6_10.sp4_v_t_43 <X> T_6_10.sp4_v_b_2
 (13 0)  (289 160)  (289 160)  routing T_6_10.sp4_v_t_43 <X> T_6_10.sp4_v_b_2
 (22 0)  (298 160)  (298 160)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (300 160)  (300 160)  routing T_6_10.bot_op_3 <X> T_6_10.lc_trk_g0_3
 (27 0)  (303 160)  (303 160)  routing T_6_10.lc_trk_g3_4 <X> T_6_10.wire_logic_cluster/lc_0/in_1
 (28 0)  (304 160)  (304 160)  routing T_6_10.lc_trk_g3_4 <X> T_6_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (305 160)  (305 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (306 160)  (306 160)  routing T_6_10.lc_trk_g3_4 <X> T_6_10.wire_logic_cluster/lc_0/in_1
 (32 0)  (308 160)  (308 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (309 160)  (309 160)  routing T_6_10.lc_trk_g2_1 <X> T_6_10.wire_logic_cluster/lc_0/in_3
 (46 0)  (322 160)  (322 160)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (13 1)  (289 161)  (289 161)  routing T_6_10.sp4_v_t_44 <X> T_6_10.sp4_h_r_2
 (14 1)  (290 161)  (290 161)  routing T_6_10.sp4_r_v_b_35 <X> T_6_10.lc_trk_g0_0
 (17 1)  (293 161)  (293 161)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (26 1)  (302 161)  (302 161)  routing T_6_10.lc_trk_g3_3 <X> T_6_10.wire_logic_cluster/lc_0/in_0
 (27 1)  (303 161)  (303 161)  routing T_6_10.lc_trk_g3_3 <X> T_6_10.wire_logic_cluster/lc_0/in_0
 (28 1)  (304 161)  (304 161)  routing T_6_10.lc_trk_g3_3 <X> T_6_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (305 161)  (305 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (308 161)  (308 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (312 161)  (312 161)  LC_0 Logic Functioning bit
 (15 2)  (291 162)  (291 162)  routing T_6_10.bot_op_5 <X> T_6_10.lc_trk_g0_5
 (17 2)  (293 162)  (293 162)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (29 2)  (305 162)  (305 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (306 162)  (306 162)  routing T_6_10.lc_trk_g0_4 <X> T_6_10.wire_logic_cluster/lc_1/in_1
 (32 2)  (308 162)  (308 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (309 162)  (309 162)  routing T_6_10.lc_trk_g2_2 <X> T_6_10.wire_logic_cluster/lc_1/in_3
 (41 2)  (317 162)  (317 162)  LC_1 Logic Functioning bit
 (43 2)  (319 162)  (319 162)  LC_1 Logic Functioning bit
 (8 3)  (284 163)  (284 163)  routing T_6_10.sp4_h_r_7 <X> T_6_10.sp4_v_t_36
 (9 3)  (285 163)  (285 163)  routing T_6_10.sp4_h_r_7 <X> T_6_10.sp4_v_t_36
 (10 3)  (286 163)  (286 163)  routing T_6_10.sp4_h_r_7 <X> T_6_10.sp4_v_t_36
 (14 3)  (290 163)  (290 163)  routing T_6_10.top_op_4 <X> T_6_10.lc_trk_g0_4
 (15 3)  (291 163)  (291 163)  routing T_6_10.top_op_4 <X> T_6_10.lc_trk_g0_4
 (17 3)  (293 163)  (293 163)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (31 3)  (307 163)  (307 163)  routing T_6_10.lc_trk_g2_2 <X> T_6_10.wire_logic_cluster/lc_1/in_3
 (41 3)  (317 163)  (317 163)  LC_1 Logic Functioning bit
 (43 3)  (319 163)  (319 163)  LC_1 Logic Functioning bit
 (5 4)  (281 164)  (281 164)  routing T_6_10.sp4_v_t_38 <X> T_6_10.sp4_h_r_3
 (27 4)  (303 164)  (303 164)  routing T_6_10.lc_trk_g1_6 <X> T_6_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (305 164)  (305 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (306 164)  (306 164)  routing T_6_10.lc_trk_g1_6 <X> T_6_10.wire_logic_cluster/lc_2/in_1
 (31 4)  (307 164)  (307 164)  routing T_6_10.lc_trk_g2_5 <X> T_6_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (308 164)  (308 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (309 164)  (309 164)  routing T_6_10.lc_trk_g2_5 <X> T_6_10.wire_logic_cluster/lc_2/in_3
 (36 4)  (312 164)  (312 164)  LC_2 Logic Functioning bit
 (37 4)  (313 164)  (313 164)  LC_2 Logic Functioning bit
 (38 4)  (314 164)  (314 164)  LC_2 Logic Functioning bit
 (39 4)  (315 164)  (315 164)  LC_2 Logic Functioning bit
 (43 4)  (319 164)  (319 164)  LC_2 Logic Functioning bit
 (50 4)  (326 164)  (326 164)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (302 165)  (302 165)  routing T_6_10.lc_trk_g2_2 <X> T_6_10.wire_logic_cluster/lc_2/in_0
 (28 5)  (304 165)  (304 165)  routing T_6_10.lc_trk_g2_2 <X> T_6_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (305 165)  (305 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (306 165)  (306 165)  routing T_6_10.lc_trk_g1_6 <X> T_6_10.wire_logic_cluster/lc_2/in_1
 (36 5)  (312 165)  (312 165)  LC_2 Logic Functioning bit
 (37 5)  (313 165)  (313 165)  LC_2 Logic Functioning bit
 (38 5)  (314 165)  (314 165)  LC_2 Logic Functioning bit
 (39 5)  (315 165)  (315 165)  LC_2 Logic Functioning bit
 (40 5)  (316 165)  (316 165)  LC_2 Logic Functioning bit
 (42 5)  (318 165)  (318 165)  LC_2 Logic Functioning bit
 (12 6)  (288 166)  (288 166)  routing T_6_10.sp4_v_b_5 <X> T_6_10.sp4_h_l_40
 (22 7)  (298 167)  (298 167)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (300 167)  (300 167)  routing T_6_10.bot_op_6 <X> T_6_10.lc_trk_g1_6
 (11 8)  (287 168)  (287 168)  routing T_6_10.sp4_v_t_37 <X> T_6_10.sp4_v_b_8
 (13 8)  (289 168)  (289 168)  routing T_6_10.sp4_v_t_37 <X> T_6_10.sp4_v_b_8
 (14 8)  (290 168)  (290 168)  routing T_6_10.sp12_v_b_0 <X> T_6_10.lc_trk_g2_0
 (15 8)  (291 168)  (291 168)  routing T_6_10.tnl_op_1 <X> T_6_10.lc_trk_g2_1
 (17 8)  (293 168)  (293 168)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (25 8)  (301 168)  (301 168)  routing T_6_10.wire_logic_cluster/lc_2/out <X> T_6_10.lc_trk_g2_2
 (29 8)  (305 168)  (305 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (307 168)  (307 168)  routing T_6_10.lc_trk_g0_5 <X> T_6_10.wire_logic_cluster/lc_4/in_3
 (32 8)  (308 168)  (308 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (37 8)  (313 168)  (313 168)  LC_4 Logic Functioning bit
 (39 8)  (315 168)  (315 168)  LC_4 Logic Functioning bit
 (8 9)  (284 169)  (284 169)  routing T_6_10.sp4_h_r_7 <X> T_6_10.sp4_v_b_7
 (14 9)  (290 169)  (290 169)  routing T_6_10.sp12_v_b_0 <X> T_6_10.lc_trk_g2_0
 (15 9)  (291 169)  (291 169)  routing T_6_10.sp12_v_b_0 <X> T_6_10.lc_trk_g2_0
 (17 9)  (293 169)  (293 169)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_0 lc_trk_g2_0
 (18 9)  (294 169)  (294 169)  routing T_6_10.tnl_op_1 <X> T_6_10.lc_trk_g2_1
 (22 9)  (298 169)  (298 169)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (30 9)  (306 169)  (306 169)  routing T_6_10.lc_trk_g0_3 <X> T_6_10.wire_logic_cluster/lc_4/in_1
 (37 9)  (313 169)  (313 169)  LC_4 Logic Functioning bit
 (39 9)  (315 169)  (315 169)  LC_4 Logic Functioning bit
 (17 10)  (293 170)  (293 170)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (294 170)  (294 170)  routing T_6_10.wire_logic_cluster/lc_5/out <X> T_6_10.lc_trk_g2_5
 (32 10)  (308 170)  (308 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (309 170)  (309 170)  routing T_6_10.lc_trk_g2_0 <X> T_6_10.wire_logic_cluster/lc_5/in_3
 (36 10)  (312 170)  (312 170)  LC_5 Logic Functioning bit
 (37 10)  (313 170)  (313 170)  LC_5 Logic Functioning bit
 (50 10)  (326 170)  (326 170)  Cascade bit: LH_LC05_inmux02_5

 (36 11)  (312 171)  (312 171)  LC_5 Logic Functioning bit
 (37 11)  (313 171)  (313 171)  LC_5 Logic Functioning bit
 (22 12)  (298 172)  (298 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (13 13)  (289 173)  (289 173)  routing T_6_10.sp4_v_t_43 <X> T_6_10.sp4_h_r_11
 (14 15)  (290 175)  (290 175)  routing T_6_10.sp12_v_b_20 <X> T_6_10.lc_trk_g3_4
 (16 15)  (292 175)  (292 175)  routing T_6_10.sp12_v_b_20 <X> T_6_10.lc_trk_g3_4
 (17 15)  (293 175)  (293 175)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4


LogicTile_7_10

 (5 0)  (339 160)  (339 160)  routing T_7_10.sp4_v_t_37 <X> T_7_10.sp4_h_r_0
 (32 0)  (366 160)  (366 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (367 160)  (367 160)  routing T_7_10.lc_trk_g3_0 <X> T_7_10.wire_logic_cluster/lc_0/in_3
 (34 0)  (368 160)  (368 160)  routing T_7_10.lc_trk_g3_0 <X> T_7_10.wire_logic_cluster/lc_0/in_3
 (36 0)  (370 160)  (370 160)  LC_0 Logic Functioning bit
 (38 0)  (372 160)  (372 160)  LC_0 Logic Functioning bit
 (48 0)  (382 160)  (382 160)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (26 1)  (360 161)  (360 161)  routing T_7_10.lc_trk_g3_3 <X> T_7_10.wire_logic_cluster/lc_0/in_0
 (27 1)  (361 161)  (361 161)  routing T_7_10.lc_trk_g3_3 <X> T_7_10.wire_logic_cluster/lc_0/in_0
 (28 1)  (362 161)  (362 161)  routing T_7_10.lc_trk_g3_3 <X> T_7_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (363 161)  (363 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (37 1)  (371 161)  (371 161)  LC_0 Logic Functioning bit
 (39 1)  (373 161)  (373 161)  LC_0 Logic Functioning bit
 (27 2)  (361 162)  (361 162)  routing T_7_10.lc_trk_g3_1 <X> T_7_10.wire_logic_cluster/lc_1/in_1
 (28 2)  (362 162)  (362 162)  routing T_7_10.lc_trk_g3_1 <X> T_7_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (363 162)  (363 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (365 162)  (365 162)  routing T_7_10.lc_trk_g2_6 <X> T_7_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (366 162)  (366 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (367 162)  (367 162)  routing T_7_10.lc_trk_g2_6 <X> T_7_10.wire_logic_cluster/lc_1/in_3
 (37 2)  (371 162)  (371 162)  LC_1 Logic Functioning bit
 (39 2)  (373 162)  (373 162)  LC_1 Logic Functioning bit
 (31 3)  (365 163)  (365 163)  routing T_7_10.lc_trk_g2_6 <X> T_7_10.wire_logic_cluster/lc_1/in_3
 (37 3)  (371 163)  (371 163)  LC_1 Logic Functioning bit
 (39 3)  (373 163)  (373 163)  LC_1 Logic Functioning bit
 (15 4)  (349 164)  (349 164)  routing T_7_10.top_op_1 <X> T_7_10.lc_trk_g1_1
 (17 4)  (351 164)  (351 164)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (18 5)  (352 165)  (352 165)  routing T_7_10.top_op_1 <X> T_7_10.lc_trk_g1_1
 (27 6)  (361 166)  (361 166)  routing T_7_10.lc_trk_g3_5 <X> T_7_10.wire_logic_cluster/lc_3/in_1
 (28 6)  (362 166)  (362 166)  routing T_7_10.lc_trk_g3_5 <X> T_7_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (363 166)  (363 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (364 166)  (364 166)  routing T_7_10.lc_trk_g3_5 <X> T_7_10.wire_logic_cluster/lc_3/in_1
 (32 6)  (366 166)  (366 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (367 166)  (367 166)  routing T_7_10.lc_trk_g3_1 <X> T_7_10.wire_logic_cluster/lc_3/in_3
 (34 6)  (368 166)  (368 166)  routing T_7_10.lc_trk_g3_1 <X> T_7_10.wire_logic_cluster/lc_3/in_3
 (41 6)  (375 166)  (375 166)  LC_3 Logic Functioning bit
 (43 6)  (377 166)  (377 166)  LC_3 Logic Functioning bit
 (26 7)  (360 167)  (360 167)  routing T_7_10.lc_trk_g3_2 <X> T_7_10.wire_logic_cluster/lc_3/in_0
 (27 7)  (361 167)  (361 167)  routing T_7_10.lc_trk_g3_2 <X> T_7_10.wire_logic_cluster/lc_3/in_0
 (28 7)  (362 167)  (362 167)  routing T_7_10.lc_trk_g3_2 <X> T_7_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (363 167)  (363 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (26 8)  (360 168)  (360 168)  routing T_7_10.lc_trk_g2_4 <X> T_7_10.wire_logic_cluster/lc_4/in_0
 (28 8)  (362 168)  (362 168)  routing T_7_10.lc_trk_g2_7 <X> T_7_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (363 168)  (363 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (364 168)  (364 168)  routing T_7_10.lc_trk_g2_7 <X> T_7_10.wire_logic_cluster/lc_4/in_1
 (32 8)  (366 168)  (366 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (367 168)  (367 168)  routing T_7_10.lc_trk_g3_0 <X> T_7_10.wire_logic_cluster/lc_4/in_3
 (34 8)  (368 168)  (368 168)  routing T_7_10.lc_trk_g3_0 <X> T_7_10.wire_logic_cluster/lc_4/in_3
 (36 8)  (370 168)  (370 168)  LC_4 Logic Functioning bit
 (41 8)  (375 168)  (375 168)  LC_4 Logic Functioning bit
 (43 8)  (377 168)  (377 168)  LC_4 Logic Functioning bit
 (50 8)  (384 168)  (384 168)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (348 169)  (348 169)  routing T_7_10.sp12_v_b_16 <X> T_7_10.lc_trk_g2_0
 (16 9)  (350 169)  (350 169)  routing T_7_10.sp12_v_b_16 <X> T_7_10.lc_trk_g2_0
 (17 9)  (351 169)  (351 169)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (28 9)  (362 169)  (362 169)  routing T_7_10.lc_trk_g2_4 <X> T_7_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (363 169)  (363 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (364 169)  (364 169)  routing T_7_10.lc_trk_g2_7 <X> T_7_10.wire_logic_cluster/lc_4/in_1
 (37 9)  (371 169)  (371 169)  LC_4 Logic Functioning bit
 (41 9)  (375 169)  (375 169)  LC_4 Logic Functioning bit
 (43 9)  (377 169)  (377 169)  LC_4 Logic Functioning bit
 (52 9)  (386 169)  (386 169)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (14 10)  (348 170)  (348 170)  routing T_7_10.sp4_v_b_36 <X> T_7_10.lc_trk_g2_4
 (15 10)  (349 170)  (349 170)  routing T_7_10.rgt_op_5 <X> T_7_10.lc_trk_g2_5
 (17 10)  (351 170)  (351 170)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (352 170)  (352 170)  routing T_7_10.rgt_op_5 <X> T_7_10.lc_trk_g2_5
 (21 10)  (355 170)  (355 170)  routing T_7_10.wire_logic_cluster/lc_7/out <X> T_7_10.lc_trk_g2_7
 (22 10)  (356 170)  (356 170)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (4 11)  (338 171)  (338 171)  routing T_7_10.sp4_v_b_1 <X> T_7_10.sp4_h_l_43
 (14 11)  (348 171)  (348 171)  routing T_7_10.sp4_v_b_36 <X> T_7_10.lc_trk_g2_4
 (16 11)  (350 171)  (350 171)  routing T_7_10.sp4_v_b_36 <X> T_7_10.lc_trk_g2_4
 (17 11)  (351 171)  (351 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (356 171)  (356 171)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (10 12)  (344 172)  (344 172)  routing T_7_10.sp4_v_t_40 <X> T_7_10.sp4_h_r_10
 (15 12)  (349 172)  (349 172)  routing T_7_10.sp4_h_r_33 <X> T_7_10.lc_trk_g3_1
 (16 12)  (350 172)  (350 172)  routing T_7_10.sp4_h_r_33 <X> T_7_10.lc_trk_g3_1
 (17 12)  (351 172)  (351 172)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (352 172)  (352 172)  routing T_7_10.sp4_h_r_33 <X> T_7_10.lc_trk_g3_1
 (22 12)  (356 172)  (356 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (17 13)  (351 173)  (351 173)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (356 173)  (356 173)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (6 14)  (340 174)  (340 174)  routing T_7_10.sp4_v_b_6 <X> T_7_10.sp4_v_t_44
 (15 14)  (349 174)  (349 174)  routing T_7_10.sp4_v_t_32 <X> T_7_10.lc_trk_g3_5
 (16 14)  (350 174)  (350 174)  routing T_7_10.sp4_v_t_32 <X> T_7_10.lc_trk_g3_5
 (17 14)  (351 174)  (351 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (26 14)  (360 174)  (360 174)  routing T_7_10.lc_trk_g2_5 <X> T_7_10.wire_logic_cluster/lc_7/in_0
 (28 14)  (362 174)  (362 174)  routing T_7_10.lc_trk_g2_0 <X> T_7_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (363 174)  (363 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (366 174)  (366 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (368 174)  (368 174)  routing T_7_10.lc_trk_g1_1 <X> T_7_10.wire_logic_cluster/lc_7/in_3
 (36 14)  (370 174)  (370 174)  LC_7 Logic Functioning bit
 (38 14)  (372 174)  (372 174)  LC_7 Logic Functioning bit
 (5 15)  (339 175)  (339 175)  routing T_7_10.sp4_v_b_6 <X> T_7_10.sp4_v_t_44
 (28 15)  (362 175)  (362 175)  routing T_7_10.lc_trk_g2_5 <X> T_7_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (363 175)  (363 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0


LogicTile_8_10

 (26 0)  (414 160)  (414 160)  routing T_8_10.lc_trk_g0_6 <X> T_8_10.wire_logic_cluster/lc_0/in_0
 (28 0)  (416 160)  (416 160)  routing T_8_10.lc_trk_g2_3 <X> T_8_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (417 160)  (417 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (420 160)  (420 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (421 160)  (421 160)  routing T_8_10.lc_trk_g2_1 <X> T_8_10.wire_logic_cluster/lc_0/in_3
 (35 0)  (423 160)  (423 160)  routing T_8_10.lc_trk_g3_5 <X> T_8_10.input_2_0
 (41 0)  (429 160)  (429 160)  LC_0 Logic Functioning bit
 (48 0)  (436 160)  (436 160)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (9 1)  (397 161)  (397 161)  routing T_8_10.sp4_v_t_40 <X> T_8_10.sp4_v_b_1
 (10 1)  (398 161)  (398 161)  routing T_8_10.sp4_v_t_40 <X> T_8_10.sp4_v_b_1
 (26 1)  (414 161)  (414 161)  routing T_8_10.lc_trk_g0_6 <X> T_8_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (417 161)  (417 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (418 161)  (418 161)  routing T_8_10.lc_trk_g2_3 <X> T_8_10.wire_logic_cluster/lc_0/in_1
 (32 1)  (420 161)  (420 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (421 161)  (421 161)  routing T_8_10.lc_trk_g3_5 <X> T_8_10.input_2_0
 (34 1)  (422 161)  (422 161)  routing T_8_10.lc_trk_g3_5 <X> T_8_10.input_2_0
 (25 2)  (413 162)  (413 162)  routing T_8_10.sp4_v_t_3 <X> T_8_10.lc_trk_g0_6
 (27 2)  (415 162)  (415 162)  routing T_8_10.lc_trk_g1_1 <X> T_8_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (417 162)  (417 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (420 162)  (420 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (421 162)  (421 162)  routing T_8_10.lc_trk_g3_1 <X> T_8_10.wire_logic_cluster/lc_1/in_3
 (34 2)  (422 162)  (422 162)  routing T_8_10.lc_trk_g3_1 <X> T_8_10.wire_logic_cluster/lc_1/in_3
 (36 2)  (424 162)  (424 162)  LC_1 Logic Functioning bit
 (46 2)  (434 162)  (434 162)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (22 3)  (410 163)  (410 163)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (411 163)  (411 163)  routing T_8_10.sp4_v_t_3 <X> T_8_10.lc_trk_g0_6
 (25 3)  (413 163)  (413 163)  routing T_8_10.sp4_v_t_3 <X> T_8_10.lc_trk_g0_6
 (26 3)  (414 163)  (414 163)  routing T_8_10.lc_trk_g3_2 <X> T_8_10.wire_logic_cluster/lc_1/in_0
 (27 3)  (415 163)  (415 163)  routing T_8_10.lc_trk_g3_2 <X> T_8_10.wire_logic_cluster/lc_1/in_0
 (28 3)  (416 163)  (416 163)  routing T_8_10.lc_trk_g3_2 <X> T_8_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (417 163)  (417 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (420 163)  (420 163)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (421 163)  (421 163)  routing T_8_10.lc_trk_g2_3 <X> T_8_10.input_2_1
 (35 3)  (423 163)  (423 163)  routing T_8_10.lc_trk_g2_3 <X> T_8_10.input_2_1
 (12 4)  (400 164)  (400 164)  routing T_8_10.sp4_v_t_40 <X> T_8_10.sp4_h_r_5
 (15 4)  (403 164)  (403 164)  routing T_8_10.lft_op_1 <X> T_8_10.lc_trk_g1_1
 (17 4)  (405 164)  (405 164)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (406 164)  (406 164)  routing T_8_10.lft_op_1 <X> T_8_10.lc_trk_g1_1
 (15 6)  (403 166)  (403 166)  routing T_8_10.sp4_h_r_13 <X> T_8_10.lc_trk_g1_5
 (16 6)  (404 166)  (404 166)  routing T_8_10.sp4_h_r_13 <X> T_8_10.lc_trk_g1_5
 (17 6)  (405 166)  (405 166)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (406 166)  (406 166)  routing T_8_10.sp4_h_r_13 <X> T_8_10.lc_trk_g1_5
 (19 6)  (407 166)  (407 166)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (27 6)  (415 166)  (415 166)  routing T_8_10.lc_trk_g3_7 <X> T_8_10.wire_logic_cluster/lc_3/in_1
 (28 6)  (416 166)  (416 166)  routing T_8_10.lc_trk_g3_7 <X> T_8_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (417 166)  (417 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (418 166)  (418 166)  routing T_8_10.lc_trk_g3_7 <X> T_8_10.wire_logic_cluster/lc_3/in_1
 (32 6)  (420 166)  (420 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (421 166)  (421 166)  routing T_8_10.lc_trk_g2_2 <X> T_8_10.wire_logic_cluster/lc_3/in_3
 (35 6)  (423 166)  (423 166)  routing T_8_10.lc_trk_g3_6 <X> T_8_10.input_2_3
 (36 6)  (424 166)  (424 166)  LC_3 Logic Functioning bit
 (37 6)  (425 166)  (425 166)  LC_3 Logic Functioning bit
 (41 6)  (429 166)  (429 166)  LC_3 Logic Functioning bit
 (43 6)  (431 166)  (431 166)  LC_3 Logic Functioning bit
 (51 6)  (439 166)  (439 166)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (19 7)  (407 167)  (407 167)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (27 7)  (415 167)  (415 167)  routing T_8_10.lc_trk_g3_0 <X> T_8_10.wire_logic_cluster/lc_3/in_0
 (28 7)  (416 167)  (416 167)  routing T_8_10.lc_trk_g3_0 <X> T_8_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (417 167)  (417 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (418 167)  (418 167)  routing T_8_10.lc_trk_g3_7 <X> T_8_10.wire_logic_cluster/lc_3/in_1
 (31 7)  (419 167)  (419 167)  routing T_8_10.lc_trk_g2_2 <X> T_8_10.wire_logic_cluster/lc_3/in_3
 (32 7)  (420 167)  (420 167)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (421 167)  (421 167)  routing T_8_10.lc_trk_g3_6 <X> T_8_10.input_2_3
 (34 7)  (422 167)  (422 167)  routing T_8_10.lc_trk_g3_6 <X> T_8_10.input_2_3
 (35 7)  (423 167)  (423 167)  routing T_8_10.lc_trk_g3_6 <X> T_8_10.input_2_3
 (36 7)  (424 167)  (424 167)  LC_3 Logic Functioning bit
 (37 7)  (425 167)  (425 167)  LC_3 Logic Functioning bit
 (40 7)  (428 167)  (428 167)  LC_3 Logic Functioning bit
 (41 7)  (429 167)  (429 167)  LC_3 Logic Functioning bit
 (42 7)  (430 167)  (430 167)  LC_3 Logic Functioning bit
 (43 7)  (431 167)  (431 167)  LC_3 Logic Functioning bit
 (17 8)  (405 168)  (405 168)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (22 8)  (410 168)  (410 168)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (411 168)  (411 168)  routing T_8_10.sp4_h_r_27 <X> T_8_10.lc_trk_g2_3
 (24 8)  (412 168)  (412 168)  routing T_8_10.sp4_h_r_27 <X> T_8_10.lc_trk_g2_3
 (28 8)  (416 168)  (416 168)  routing T_8_10.lc_trk_g2_1 <X> T_8_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (417 168)  (417 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (419 168)  (419 168)  routing T_8_10.lc_trk_g2_7 <X> T_8_10.wire_logic_cluster/lc_4/in_3
 (32 8)  (420 168)  (420 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (421 168)  (421 168)  routing T_8_10.lc_trk_g2_7 <X> T_8_10.wire_logic_cluster/lc_4/in_3
 (35 8)  (423 168)  (423 168)  routing T_8_10.lc_trk_g1_5 <X> T_8_10.input_2_4
 (21 9)  (409 169)  (409 169)  routing T_8_10.sp4_h_r_27 <X> T_8_10.lc_trk_g2_3
 (22 9)  (410 169)  (410 169)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (411 169)  (411 169)  routing T_8_10.sp12_v_b_18 <X> T_8_10.lc_trk_g2_2
 (25 9)  (413 169)  (413 169)  routing T_8_10.sp12_v_b_18 <X> T_8_10.lc_trk_g2_2
 (26 9)  (414 169)  (414 169)  routing T_8_10.lc_trk_g3_3 <X> T_8_10.wire_logic_cluster/lc_4/in_0
 (27 9)  (415 169)  (415 169)  routing T_8_10.lc_trk_g3_3 <X> T_8_10.wire_logic_cluster/lc_4/in_0
 (28 9)  (416 169)  (416 169)  routing T_8_10.lc_trk_g3_3 <X> T_8_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (417 169)  (417 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (419 169)  (419 169)  routing T_8_10.lc_trk_g2_7 <X> T_8_10.wire_logic_cluster/lc_4/in_3
 (32 9)  (420 169)  (420 169)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (422 169)  (422 169)  routing T_8_10.lc_trk_g1_5 <X> T_8_10.input_2_4
 (37 9)  (425 169)  (425 169)  LC_4 Logic Functioning bit
 (15 10)  (403 170)  (403 170)  routing T_8_10.sp4_h_l_24 <X> T_8_10.lc_trk_g2_5
 (16 10)  (404 170)  (404 170)  routing T_8_10.sp4_h_l_24 <X> T_8_10.lc_trk_g2_5
 (17 10)  (405 170)  (405 170)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (406 170)  (406 170)  routing T_8_10.sp4_h_l_24 <X> T_8_10.lc_trk_g2_5
 (21 10)  (409 170)  (409 170)  routing T_8_10.sp4_v_t_26 <X> T_8_10.lc_trk_g2_7
 (22 10)  (410 170)  (410 170)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (411 170)  (411 170)  routing T_8_10.sp4_v_t_26 <X> T_8_10.lc_trk_g2_7
 (26 10)  (414 170)  (414 170)  routing T_8_10.lc_trk_g2_5 <X> T_8_10.wire_logic_cluster/lc_5/in_0
 (27 10)  (415 170)  (415 170)  routing T_8_10.lc_trk_g3_5 <X> T_8_10.wire_logic_cluster/lc_5/in_1
 (28 10)  (416 170)  (416 170)  routing T_8_10.lc_trk_g3_5 <X> T_8_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (417 170)  (417 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (418 170)  (418 170)  routing T_8_10.lc_trk_g3_5 <X> T_8_10.wire_logic_cluster/lc_5/in_1
 (31 10)  (419 170)  (419 170)  routing T_8_10.lc_trk_g0_6 <X> T_8_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (420 170)  (420 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (37 10)  (425 170)  (425 170)  LC_5 Logic Functioning bit
 (21 11)  (409 171)  (409 171)  routing T_8_10.sp4_v_t_26 <X> T_8_10.lc_trk_g2_7
 (28 11)  (416 171)  (416 171)  routing T_8_10.lc_trk_g2_5 <X> T_8_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (417 171)  (417 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (419 171)  (419 171)  routing T_8_10.lc_trk_g0_6 <X> T_8_10.wire_logic_cluster/lc_5/in_3
 (32 11)  (420 171)  (420 171)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (421 171)  (421 171)  routing T_8_10.lc_trk_g2_3 <X> T_8_10.input_2_5
 (35 11)  (423 171)  (423 171)  routing T_8_10.lc_trk_g2_3 <X> T_8_10.input_2_5
 (11 12)  (399 172)  (399 172)  routing T_8_10.sp4_v_t_45 <X> T_8_10.sp4_v_b_11
 (14 12)  (402 172)  (402 172)  routing T_8_10.sp4_h_r_40 <X> T_8_10.lc_trk_g3_0
 (15 12)  (403 172)  (403 172)  routing T_8_10.tnl_op_1 <X> T_8_10.lc_trk_g3_1
 (17 12)  (405 172)  (405 172)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (22 12)  (410 172)  (410 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (411 172)  (411 172)  routing T_8_10.sp4_h_r_27 <X> T_8_10.lc_trk_g3_3
 (24 12)  (412 172)  (412 172)  routing T_8_10.sp4_h_r_27 <X> T_8_10.lc_trk_g3_3
 (12 13)  (400 173)  (400 173)  routing T_8_10.sp4_v_t_45 <X> T_8_10.sp4_v_b_11
 (14 13)  (402 173)  (402 173)  routing T_8_10.sp4_h_r_40 <X> T_8_10.lc_trk_g3_0
 (15 13)  (403 173)  (403 173)  routing T_8_10.sp4_h_r_40 <X> T_8_10.lc_trk_g3_0
 (16 13)  (404 173)  (404 173)  routing T_8_10.sp4_h_r_40 <X> T_8_10.lc_trk_g3_0
 (17 13)  (405 173)  (405 173)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (18 13)  (406 173)  (406 173)  routing T_8_10.tnl_op_1 <X> T_8_10.lc_trk_g3_1
 (21 13)  (409 173)  (409 173)  routing T_8_10.sp4_h_r_27 <X> T_8_10.lc_trk_g3_3
 (22 13)  (410 173)  (410 173)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (411 173)  (411 173)  routing T_8_10.sp4_h_l_15 <X> T_8_10.lc_trk_g3_2
 (24 13)  (412 173)  (412 173)  routing T_8_10.sp4_h_l_15 <X> T_8_10.lc_trk_g3_2
 (25 13)  (413 173)  (413 173)  routing T_8_10.sp4_h_l_15 <X> T_8_10.lc_trk_g3_2
 (16 14)  (404 174)  (404 174)  routing T_8_10.sp12_v_t_10 <X> T_8_10.lc_trk_g3_5
 (17 14)  (405 174)  (405 174)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (22 14)  (410 174)  (410 174)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (411 174)  (411 174)  routing T_8_10.sp4_v_b_47 <X> T_8_10.lc_trk_g3_7
 (24 14)  (412 174)  (412 174)  routing T_8_10.sp4_v_b_47 <X> T_8_10.lc_trk_g3_7
 (22 15)  (410 175)  (410 175)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (413 175)  (413 175)  routing T_8_10.sp4_r_v_b_46 <X> T_8_10.lc_trk_g3_6


LogicTile_9_10

 (21 0)  (463 160)  (463 160)  routing T_9_10.sp4_v_b_3 <X> T_9_10.lc_trk_g0_3
 (22 0)  (464 160)  (464 160)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (465 160)  (465 160)  routing T_9_10.sp4_v_b_3 <X> T_9_10.lc_trk_g0_3
 (26 0)  (468 160)  (468 160)  routing T_9_10.lc_trk_g2_4 <X> T_9_10.wire_logic_cluster/lc_0/in_0
 (29 0)  (471 160)  (471 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (472 160)  (472 160)  routing T_9_10.lc_trk_g0_5 <X> T_9_10.wire_logic_cluster/lc_0/in_1
 (32 0)  (474 160)  (474 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (476 160)  (476 160)  routing T_9_10.lc_trk_g1_2 <X> T_9_10.wire_logic_cluster/lc_0/in_3
 (35 0)  (477 160)  (477 160)  routing T_9_10.lc_trk_g3_7 <X> T_9_10.input_2_0
 (39 0)  (481 160)  (481 160)  LC_0 Logic Functioning bit
 (3 1)  (445 161)  (445 161)  routing T_9_10.sp12_h_l_23 <X> T_9_10.sp12_v_b_0
 (28 1)  (470 161)  (470 161)  routing T_9_10.lc_trk_g2_4 <X> T_9_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (471 161)  (471 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (473 161)  (473 161)  routing T_9_10.lc_trk_g1_2 <X> T_9_10.wire_logic_cluster/lc_0/in_3
 (32 1)  (474 161)  (474 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (475 161)  (475 161)  routing T_9_10.lc_trk_g3_7 <X> T_9_10.input_2_0
 (34 1)  (476 161)  (476 161)  routing T_9_10.lc_trk_g3_7 <X> T_9_10.input_2_0
 (35 1)  (477 161)  (477 161)  routing T_9_10.lc_trk_g3_7 <X> T_9_10.input_2_0
 (39 1)  (481 161)  (481 161)  LC_0 Logic Functioning bit
 (40 1)  (482 161)  (482 161)  LC_0 Logic Functioning bit
 (42 1)  (484 161)  (484 161)  LC_0 Logic Functioning bit
 (11 2)  (453 162)  (453 162)  routing T_9_10.sp4_v_b_11 <X> T_9_10.sp4_v_t_39
 (16 2)  (458 162)  (458 162)  routing T_9_10.sp4_v_b_5 <X> T_9_10.lc_trk_g0_5
 (17 2)  (459 162)  (459 162)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (460 162)  (460 162)  routing T_9_10.sp4_v_b_5 <X> T_9_10.lc_trk_g0_5
 (31 2)  (473 162)  (473 162)  routing T_9_10.lc_trk_g2_6 <X> T_9_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (474 162)  (474 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (475 162)  (475 162)  routing T_9_10.lc_trk_g2_6 <X> T_9_10.wire_logic_cluster/lc_1/in_3
 (36 2)  (478 162)  (478 162)  LC_1 Logic Functioning bit
 (40 2)  (482 162)  (482 162)  LC_1 Logic Functioning bit
 (42 2)  (484 162)  (484 162)  LC_1 Logic Functioning bit
 (43 2)  (485 162)  (485 162)  LC_1 Logic Functioning bit
 (46 2)  (488 162)  (488 162)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (492 162)  (492 162)  Cascade bit: LH_LC01_inmux02_5

 (51 2)  (493 162)  (493 162)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (4 3)  (446 163)  (446 163)  routing T_9_10.sp4_v_b_7 <X> T_9_10.sp4_h_l_37
 (12 3)  (454 163)  (454 163)  routing T_9_10.sp4_v_b_11 <X> T_9_10.sp4_v_t_39
 (26 3)  (468 163)  (468 163)  routing T_9_10.lc_trk_g0_3 <X> T_9_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (471 163)  (471 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (473 163)  (473 163)  routing T_9_10.lc_trk_g2_6 <X> T_9_10.wire_logic_cluster/lc_1/in_3
 (37 3)  (479 163)  (479 163)  LC_1 Logic Functioning bit
 (41 3)  (483 163)  (483 163)  LC_1 Logic Functioning bit
 (42 3)  (484 163)  (484 163)  LC_1 Logic Functioning bit
 (43 3)  (485 163)  (485 163)  LC_1 Logic Functioning bit
 (22 4)  (464 164)  (464 164)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (465 164)  (465 164)  routing T_9_10.sp4_v_b_19 <X> T_9_10.lc_trk_g1_3
 (24 4)  (466 164)  (466 164)  routing T_9_10.sp4_v_b_19 <X> T_9_10.lc_trk_g1_3
 (25 4)  (467 164)  (467 164)  routing T_9_10.sp4_v_b_2 <X> T_9_10.lc_trk_g1_2
 (26 4)  (468 164)  (468 164)  routing T_9_10.lc_trk_g2_4 <X> T_9_10.wire_logic_cluster/lc_2/in_0
 (29 4)  (471 164)  (471 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (472 164)  (472 164)  routing T_9_10.lc_trk_g0_5 <X> T_9_10.wire_logic_cluster/lc_2/in_1
 (32 4)  (474 164)  (474 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (475 164)  (475 164)  routing T_9_10.lc_trk_g3_0 <X> T_9_10.wire_logic_cluster/lc_2/in_3
 (34 4)  (476 164)  (476 164)  routing T_9_10.lc_trk_g3_0 <X> T_9_10.wire_logic_cluster/lc_2/in_3
 (36 4)  (478 164)  (478 164)  LC_2 Logic Functioning bit
 (37 4)  (479 164)  (479 164)  LC_2 Logic Functioning bit
 (38 4)  (480 164)  (480 164)  LC_2 Logic Functioning bit
 (41 4)  (483 164)  (483 164)  LC_2 Logic Functioning bit
 (43 4)  (485 164)  (485 164)  LC_2 Logic Functioning bit
 (52 4)  (494 164)  (494 164)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (22 5)  (464 165)  (464 165)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (465 165)  (465 165)  routing T_9_10.sp4_v_b_2 <X> T_9_10.lc_trk_g1_2
 (28 5)  (470 165)  (470 165)  routing T_9_10.lc_trk_g2_4 <X> T_9_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (471 165)  (471 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (32 5)  (474 165)  (474 165)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (475 165)  (475 165)  routing T_9_10.lc_trk_g2_0 <X> T_9_10.input_2_2
 (37 5)  (479 165)  (479 165)  LC_2 Logic Functioning bit
 (16 6)  (458 166)  (458 166)  routing T_9_10.sp4_v_b_5 <X> T_9_10.lc_trk_g1_5
 (17 6)  (459 166)  (459 166)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (460 166)  (460 166)  routing T_9_10.sp4_v_b_5 <X> T_9_10.lc_trk_g1_5
 (12 8)  (454 168)  (454 168)  routing T_9_10.sp4_v_b_8 <X> T_9_10.sp4_h_r_8
 (14 8)  (456 168)  (456 168)  routing T_9_10.sp4_v_b_24 <X> T_9_10.lc_trk_g2_0
 (25 8)  (467 168)  (467 168)  routing T_9_10.sp4_h_r_34 <X> T_9_10.lc_trk_g2_2
 (26 8)  (468 168)  (468 168)  routing T_9_10.lc_trk_g1_5 <X> T_9_10.wire_logic_cluster/lc_4/in_0
 (27 8)  (469 168)  (469 168)  routing T_9_10.lc_trk_g1_2 <X> T_9_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (471 168)  (471 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (474 168)  (474 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (40 8)  (482 168)  (482 168)  LC_4 Logic Functioning bit
 (11 9)  (453 169)  (453 169)  routing T_9_10.sp4_v_b_8 <X> T_9_10.sp4_h_r_8
 (16 9)  (458 169)  (458 169)  routing T_9_10.sp4_v_b_24 <X> T_9_10.lc_trk_g2_0
 (17 9)  (459 169)  (459 169)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (22 9)  (464 169)  (464 169)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (465 169)  (465 169)  routing T_9_10.sp4_h_r_34 <X> T_9_10.lc_trk_g2_2
 (24 9)  (466 169)  (466 169)  routing T_9_10.sp4_h_r_34 <X> T_9_10.lc_trk_g2_2
 (27 9)  (469 169)  (469 169)  routing T_9_10.lc_trk_g1_5 <X> T_9_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (471 169)  (471 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (472 169)  (472 169)  routing T_9_10.lc_trk_g1_2 <X> T_9_10.wire_logic_cluster/lc_4/in_1
 (31 9)  (473 169)  (473 169)  routing T_9_10.lc_trk_g0_3 <X> T_9_10.wire_logic_cluster/lc_4/in_3
 (32 9)  (474 169)  (474 169)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (476 169)  (476 169)  routing T_9_10.lc_trk_g1_3 <X> T_9_10.input_2_4
 (35 9)  (477 169)  (477 169)  routing T_9_10.lc_trk_g1_3 <X> T_9_10.input_2_4
 (52 9)  (494 169)  (494 169)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (14 10)  (456 170)  (456 170)  routing T_9_10.sp4_v_b_36 <X> T_9_10.lc_trk_g2_4
 (25 10)  (467 170)  (467 170)  routing T_9_10.sp4_v_b_38 <X> T_9_10.lc_trk_g2_6
 (28 10)  (470 170)  (470 170)  routing T_9_10.lc_trk_g2_2 <X> T_9_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (471 170)  (471 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (473 170)  (473 170)  routing T_9_10.lc_trk_g3_7 <X> T_9_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (474 170)  (474 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (475 170)  (475 170)  routing T_9_10.lc_trk_g3_7 <X> T_9_10.wire_logic_cluster/lc_5/in_3
 (34 10)  (476 170)  (476 170)  routing T_9_10.lc_trk_g3_7 <X> T_9_10.wire_logic_cluster/lc_5/in_3
 (35 10)  (477 170)  (477 170)  routing T_9_10.lc_trk_g0_5 <X> T_9_10.input_2_5
 (37 10)  (479 170)  (479 170)  LC_5 Logic Functioning bit
 (39 10)  (481 170)  (481 170)  LC_5 Logic Functioning bit
 (40 10)  (482 170)  (482 170)  LC_5 Logic Functioning bit
 (41 10)  (483 170)  (483 170)  LC_5 Logic Functioning bit
 (42 10)  (484 170)  (484 170)  LC_5 Logic Functioning bit
 (14 11)  (456 171)  (456 171)  routing T_9_10.sp4_v_b_36 <X> T_9_10.lc_trk_g2_4
 (16 11)  (458 171)  (458 171)  routing T_9_10.sp4_v_b_36 <X> T_9_10.lc_trk_g2_4
 (17 11)  (459 171)  (459 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (464 171)  (464 171)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (465 171)  (465 171)  routing T_9_10.sp4_v_b_38 <X> T_9_10.lc_trk_g2_6
 (25 11)  (467 171)  (467 171)  routing T_9_10.sp4_v_b_38 <X> T_9_10.lc_trk_g2_6
 (26 11)  (468 171)  (468 171)  routing T_9_10.lc_trk_g1_2 <X> T_9_10.wire_logic_cluster/lc_5/in_0
 (27 11)  (469 171)  (469 171)  routing T_9_10.lc_trk_g1_2 <X> T_9_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (471 171)  (471 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (472 171)  (472 171)  routing T_9_10.lc_trk_g2_2 <X> T_9_10.wire_logic_cluster/lc_5/in_1
 (31 11)  (473 171)  (473 171)  routing T_9_10.lc_trk_g3_7 <X> T_9_10.wire_logic_cluster/lc_5/in_3
 (32 11)  (474 171)  (474 171)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (38 11)  (480 171)  (480 171)  LC_5 Logic Functioning bit
 (40 11)  (482 171)  (482 171)  LC_5 Logic Functioning bit
 (41 11)  (483 171)  (483 171)  LC_5 Logic Functioning bit
 (12 12)  (454 172)  (454 172)  routing T_9_10.sp4_v_b_5 <X> T_9_10.sp4_h_r_11
 (14 12)  (456 172)  (456 172)  routing T_9_10.sp4_v_t_21 <X> T_9_10.lc_trk_g3_0
 (29 12)  (471 172)  (471 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (474 172)  (474 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (475 172)  (475 172)  routing T_9_10.lc_trk_g3_2 <X> T_9_10.wire_logic_cluster/lc_6/in_3
 (34 12)  (476 172)  (476 172)  routing T_9_10.lc_trk_g3_2 <X> T_9_10.wire_logic_cluster/lc_6/in_3
 (36 12)  (478 172)  (478 172)  LC_6 Logic Functioning bit
 (37 12)  (479 172)  (479 172)  LC_6 Logic Functioning bit
 (39 12)  (481 172)  (481 172)  LC_6 Logic Functioning bit
 (43 12)  (485 172)  (485 172)  LC_6 Logic Functioning bit
 (50 12)  (492 172)  (492 172)  Cascade bit: LH_LC06_inmux02_5

 (11 13)  (453 173)  (453 173)  routing T_9_10.sp4_v_b_5 <X> T_9_10.sp4_h_r_11
 (13 13)  (455 173)  (455 173)  routing T_9_10.sp4_v_b_5 <X> T_9_10.sp4_h_r_11
 (14 13)  (456 173)  (456 173)  routing T_9_10.sp4_v_t_21 <X> T_9_10.lc_trk_g3_0
 (16 13)  (458 173)  (458 173)  routing T_9_10.sp4_v_t_21 <X> T_9_10.lc_trk_g3_0
 (17 13)  (459 173)  (459 173)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (464 173)  (464 173)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (466 173)  (466 173)  routing T_9_10.tnl_op_2 <X> T_9_10.lc_trk_g3_2
 (25 13)  (467 173)  (467 173)  routing T_9_10.tnl_op_2 <X> T_9_10.lc_trk_g3_2
 (30 13)  (472 173)  (472 173)  routing T_9_10.lc_trk_g0_3 <X> T_9_10.wire_logic_cluster/lc_6/in_1
 (31 13)  (473 173)  (473 173)  routing T_9_10.lc_trk_g3_2 <X> T_9_10.wire_logic_cluster/lc_6/in_3
 (36 13)  (478 173)  (478 173)  LC_6 Logic Functioning bit
 (37 13)  (479 173)  (479 173)  LC_6 Logic Functioning bit
 (39 13)  (481 173)  (481 173)  LC_6 Logic Functioning bit
 (43 13)  (485 173)  (485 173)  LC_6 Logic Functioning bit
 (46 13)  (488 173)  (488 173)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (5 14)  (447 174)  (447 174)  routing T_9_10.sp4_v_b_9 <X> T_9_10.sp4_h_l_44
 (13 14)  (455 174)  (455 174)  routing T_9_10.sp4_v_b_11 <X> T_9_10.sp4_v_t_46
 (22 14)  (464 174)  (464 174)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (465 174)  (465 174)  routing T_9_10.sp4_v_b_47 <X> T_9_10.lc_trk_g3_7
 (24 14)  (466 174)  (466 174)  routing T_9_10.sp4_v_b_47 <X> T_9_10.lc_trk_g3_7
 (27 14)  (469 174)  (469 174)  routing T_9_10.lc_trk_g3_7 <X> T_9_10.wire_logic_cluster/lc_7/in_1
 (28 14)  (470 174)  (470 174)  routing T_9_10.lc_trk_g3_7 <X> T_9_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (471 174)  (471 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (472 174)  (472 174)  routing T_9_10.lc_trk_g3_7 <X> T_9_10.wire_logic_cluster/lc_7/in_1
 (31 14)  (473 174)  (473 174)  routing T_9_10.lc_trk_g2_4 <X> T_9_10.wire_logic_cluster/lc_7/in_3
 (32 14)  (474 174)  (474 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (475 174)  (475 174)  routing T_9_10.lc_trk_g2_4 <X> T_9_10.wire_logic_cluster/lc_7/in_3
 (37 14)  (479 174)  (479 174)  LC_7 Logic Functioning bit
 (39 14)  (481 174)  (481 174)  LC_7 Logic Functioning bit
 (9 15)  (451 175)  (451 175)  routing T_9_10.sp4_v_b_2 <X> T_9_10.sp4_v_t_47
 (10 15)  (452 175)  (452 175)  routing T_9_10.sp4_v_b_2 <X> T_9_10.sp4_v_t_47
 (26 15)  (468 175)  (468 175)  routing T_9_10.lc_trk_g1_2 <X> T_9_10.wire_logic_cluster/lc_7/in_0
 (27 15)  (469 175)  (469 175)  routing T_9_10.lc_trk_g1_2 <X> T_9_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (471 175)  (471 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (472 175)  (472 175)  routing T_9_10.lc_trk_g3_7 <X> T_9_10.wire_logic_cluster/lc_7/in_1
 (36 15)  (478 175)  (478 175)  LC_7 Logic Functioning bit
 (37 15)  (479 175)  (479 175)  LC_7 Logic Functioning bit
 (38 15)  (480 175)  (480 175)  LC_7 Logic Functioning bit
 (39 15)  (481 175)  (481 175)  LC_7 Logic Functioning bit
 (40 15)  (482 175)  (482 175)  LC_7 Logic Functioning bit
 (42 15)  (484 175)  (484 175)  LC_7 Logic Functioning bit
 (48 15)  (490 175)  (490 175)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


RAM_Tile_10_10

 (5 4)  (501 164)  (501 164)  routing T_10_10.sp4_v_b_9 <X> T_10_10.sp4_h_r_3
 (11 4)  (507 164)  (507 164)  routing T_10_10.sp4_h_l_46 <X> T_10_10.sp4_v_b_5
 (13 4)  (509 164)  (509 164)  routing T_10_10.sp4_h_l_46 <X> T_10_10.sp4_v_b_5
 (4 5)  (500 165)  (500 165)  routing T_10_10.sp4_v_b_9 <X> T_10_10.sp4_h_r_3
 (6 5)  (502 165)  (502 165)  routing T_10_10.sp4_v_b_9 <X> T_10_10.sp4_h_r_3
 (12 5)  (508 165)  (508 165)  routing T_10_10.sp4_h_l_46 <X> T_10_10.sp4_v_b_5
 (5 8)  (501 168)  (501 168)  routing T_10_10.sp4_v_b_0 <X> T_10_10.sp4_h_r_6
 (12 8)  (508 168)  (508 168)  routing T_10_10.sp4_v_t_45 <X> T_10_10.sp4_h_r_8
 (4 9)  (500 169)  (500 169)  routing T_10_10.sp4_v_b_0 <X> T_10_10.sp4_h_r_6
 (6 9)  (502 169)  (502 169)  routing T_10_10.sp4_v_b_0 <X> T_10_10.sp4_h_r_6
 (10 10)  (506 170)  (506 170)  routing T_10_10.sp4_v_b_2 <X> T_10_10.sp4_h_l_42
 (5 12)  (501 172)  (501 172)  routing T_10_10.sp4_v_t_44 <X> T_10_10.sp4_h_r_9


LogicTile_11_10

 (14 0)  (552 160)  (552 160)  routing T_11_10.wire_logic_cluster/lc_0/out <X> T_11_10.lc_trk_g0_0
 (21 0)  (559 160)  (559 160)  routing T_11_10.sp4_h_r_19 <X> T_11_10.lc_trk_g0_3
 (22 0)  (560 160)  (560 160)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (561 160)  (561 160)  routing T_11_10.sp4_h_r_19 <X> T_11_10.lc_trk_g0_3
 (24 0)  (562 160)  (562 160)  routing T_11_10.sp4_h_r_19 <X> T_11_10.lc_trk_g0_3
 (27 0)  (565 160)  (565 160)  routing T_11_10.lc_trk_g1_2 <X> T_11_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (567 160)  (567 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (570 160)  (570 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (571 160)  (571 160)  routing T_11_10.lc_trk_g3_0 <X> T_11_10.wire_logic_cluster/lc_0/in_3
 (34 0)  (572 160)  (572 160)  routing T_11_10.lc_trk_g3_0 <X> T_11_10.wire_logic_cluster/lc_0/in_3
 (35 0)  (573 160)  (573 160)  routing T_11_10.lc_trk_g0_6 <X> T_11_10.input_2_0
 (36 0)  (574 160)  (574 160)  LC_0 Logic Functioning bit
 (37 0)  (575 160)  (575 160)  LC_0 Logic Functioning bit
 (38 0)  (576 160)  (576 160)  LC_0 Logic Functioning bit
 (41 0)  (579 160)  (579 160)  LC_0 Logic Functioning bit
 (43 0)  (581 160)  (581 160)  LC_0 Logic Functioning bit
 (8 1)  (546 161)  (546 161)  routing T_11_10.sp4_h_l_42 <X> T_11_10.sp4_v_b_1
 (9 1)  (547 161)  (547 161)  routing T_11_10.sp4_h_l_42 <X> T_11_10.sp4_v_b_1
 (10 1)  (548 161)  (548 161)  routing T_11_10.sp4_h_l_42 <X> T_11_10.sp4_v_b_1
 (17 1)  (555 161)  (555 161)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (559 161)  (559 161)  routing T_11_10.sp4_h_r_19 <X> T_11_10.lc_trk_g0_3
 (26 1)  (564 161)  (564 161)  routing T_11_10.lc_trk_g1_3 <X> T_11_10.wire_logic_cluster/lc_0/in_0
 (27 1)  (565 161)  (565 161)  routing T_11_10.lc_trk_g1_3 <X> T_11_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (567 161)  (567 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (568 161)  (568 161)  routing T_11_10.lc_trk_g1_2 <X> T_11_10.wire_logic_cluster/lc_0/in_1
 (32 1)  (570 161)  (570 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (573 161)  (573 161)  routing T_11_10.lc_trk_g0_6 <X> T_11_10.input_2_0
 (36 1)  (574 161)  (574 161)  LC_0 Logic Functioning bit
 (37 1)  (575 161)  (575 161)  LC_0 Logic Functioning bit
 (38 1)  (576 161)  (576 161)  LC_0 Logic Functioning bit
 (39 1)  (577 161)  (577 161)  LC_0 Logic Functioning bit
 (40 1)  (578 161)  (578 161)  LC_0 Logic Functioning bit
 (41 1)  (579 161)  (579 161)  LC_0 Logic Functioning bit
 (42 1)  (580 161)  (580 161)  LC_0 Logic Functioning bit
 (43 1)  (581 161)  (581 161)  LC_0 Logic Functioning bit
 (14 2)  (552 162)  (552 162)  routing T_11_10.sp4_h_l_9 <X> T_11_10.lc_trk_g0_4
 (15 2)  (553 162)  (553 162)  routing T_11_10.sp4_h_r_21 <X> T_11_10.lc_trk_g0_5
 (16 2)  (554 162)  (554 162)  routing T_11_10.sp4_h_r_21 <X> T_11_10.lc_trk_g0_5
 (17 2)  (555 162)  (555 162)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (556 162)  (556 162)  routing T_11_10.sp4_h_r_21 <X> T_11_10.lc_trk_g0_5
 (25 2)  (563 162)  (563 162)  routing T_11_10.sp4_h_r_14 <X> T_11_10.lc_trk_g0_6
 (14 3)  (552 163)  (552 163)  routing T_11_10.sp4_h_l_9 <X> T_11_10.lc_trk_g0_4
 (15 3)  (553 163)  (553 163)  routing T_11_10.sp4_h_l_9 <X> T_11_10.lc_trk_g0_4
 (16 3)  (554 163)  (554 163)  routing T_11_10.sp4_h_l_9 <X> T_11_10.lc_trk_g0_4
 (17 3)  (555 163)  (555 163)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (18 3)  (556 163)  (556 163)  routing T_11_10.sp4_h_r_21 <X> T_11_10.lc_trk_g0_5
 (22 3)  (560 163)  (560 163)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (561 163)  (561 163)  routing T_11_10.sp4_h_r_14 <X> T_11_10.lc_trk_g0_6
 (24 3)  (562 163)  (562 163)  routing T_11_10.sp4_h_r_14 <X> T_11_10.lc_trk_g0_6
 (22 4)  (560 164)  (560 164)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (562 164)  (562 164)  routing T_11_10.top_op_3 <X> T_11_10.lc_trk_g1_3
 (8 5)  (546 165)  (546 165)  routing T_11_10.sp4_h_l_47 <X> T_11_10.sp4_v_b_4
 (9 5)  (547 165)  (547 165)  routing T_11_10.sp4_h_l_47 <X> T_11_10.sp4_v_b_4
 (10 5)  (548 165)  (548 165)  routing T_11_10.sp4_h_l_47 <X> T_11_10.sp4_v_b_4
 (21 5)  (559 165)  (559 165)  routing T_11_10.top_op_3 <X> T_11_10.lc_trk_g1_3
 (22 5)  (560 165)  (560 165)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (562 165)  (562 165)  routing T_11_10.top_op_2 <X> T_11_10.lc_trk_g1_2
 (25 5)  (563 165)  (563 165)  routing T_11_10.top_op_2 <X> T_11_10.lc_trk_g1_2
 (28 6)  (566 166)  (566 166)  routing T_11_10.lc_trk_g2_0 <X> T_11_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (567 166)  (567 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (569 166)  (569 166)  routing T_11_10.lc_trk_g2_4 <X> T_11_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (570 166)  (570 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (571 166)  (571 166)  routing T_11_10.lc_trk_g2_4 <X> T_11_10.wire_logic_cluster/lc_3/in_3
 (36 6)  (574 166)  (574 166)  LC_3 Logic Functioning bit
 (38 6)  (576 166)  (576 166)  LC_3 Logic Functioning bit
 (39 6)  (577 166)  (577 166)  LC_3 Logic Functioning bit
 (41 6)  (579 166)  (579 166)  LC_3 Logic Functioning bit
 (43 6)  (581 166)  (581 166)  LC_3 Logic Functioning bit
 (26 7)  (564 167)  (564 167)  routing T_11_10.lc_trk_g0_3 <X> T_11_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (567 167)  (567 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (570 167)  (570 167)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (571 167)  (571 167)  routing T_11_10.lc_trk_g2_1 <X> T_11_10.input_2_3
 (37 7)  (575 167)  (575 167)  LC_3 Logic Functioning bit
 (39 7)  (577 167)  (577 167)  LC_3 Logic Functioning bit
 (42 7)  (580 167)  (580 167)  LC_3 Logic Functioning bit
 (14 8)  (552 168)  (552 168)  routing T_11_10.sp4_h_l_21 <X> T_11_10.lc_trk_g2_0
 (16 8)  (554 168)  (554 168)  routing T_11_10.sp12_v_t_6 <X> T_11_10.lc_trk_g2_1
 (17 8)  (555 168)  (555 168)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1
 (15 9)  (553 169)  (553 169)  routing T_11_10.sp4_h_l_21 <X> T_11_10.lc_trk_g2_0
 (16 9)  (554 169)  (554 169)  routing T_11_10.sp4_h_l_21 <X> T_11_10.lc_trk_g2_0
 (17 9)  (555 169)  (555 169)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (14 10)  (552 170)  (552 170)  routing T_11_10.sp4_h_r_36 <X> T_11_10.lc_trk_g2_4
 (15 11)  (553 171)  (553 171)  routing T_11_10.sp4_h_r_36 <X> T_11_10.lc_trk_g2_4
 (16 11)  (554 171)  (554 171)  routing T_11_10.sp4_h_r_36 <X> T_11_10.lc_trk_g2_4
 (17 11)  (555 171)  (555 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (14 12)  (552 172)  (552 172)  routing T_11_10.sp4_h_r_40 <X> T_11_10.lc_trk_g3_0
 (21 12)  (559 172)  (559 172)  routing T_11_10.sp4_h_r_35 <X> T_11_10.lc_trk_g3_3
 (22 12)  (560 172)  (560 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (561 172)  (561 172)  routing T_11_10.sp4_h_r_35 <X> T_11_10.lc_trk_g3_3
 (24 12)  (562 172)  (562 172)  routing T_11_10.sp4_h_r_35 <X> T_11_10.lc_trk_g3_3
 (26 12)  (564 172)  (564 172)  routing T_11_10.lc_trk_g0_4 <X> T_11_10.wire_logic_cluster/lc_6/in_0
 (27 12)  (565 172)  (565 172)  routing T_11_10.lc_trk_g3_6 <X> T_11_10.wire_logic_cluster/lc_6/in_1
 (28 12)  (566 172)  (566 172)  routing T_11_10.lc_trk_g3_6 <X> T_11_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (567 172)  (567 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (568 172)  (568 172)  routing T_11_10.lc_trk_g3_6 <X> T_11_10.wire_logic_cluster/lc_6/in_1
 (31 12)  (569 172)  (569 172)  routing T_11_10.lc_trk_g0_5 <X> T_11_10.wire_logic_cluster/lc_6/in_3
 (32 12)  (570 172)  (570 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (38 12)  (576 172)  (576 172)  LC_6 Logic Functioning bit
 (40 12)  (578 172)  (578 172)  LC_6 Logic Functioning bit
 (41 12)  (579 172)  (579 172)  LC_6 Logic Functioning bit
 (42 12)  (580 172)  (580 172)  LC_6 Logic Functioning bit
 (14 13)  (552 173)  (552 173)  routing T_11_10.sp4_h_r_40 <X> T_11_10.lc_trk_g3_0
 (15 13)  (553 173)  (553 173)  routing T_11_10.sp4_h_r_40 <X> T_11_10.lc_trk_g3_0
 (16 13)  (554 173)  (554 173)  routing T_11_10.sp4_h_r_40 <X> T_11_10.lc_trk_g3_0
 (17 13)  (555 173)  (555 173)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (29 13)  (567 173)  (567 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (568 173)  (568 173)  routing T_11_10.lc_trk_g3_6 <X> T_11_10.wire_logic_cluster/lc_6/in_1
 (32 13)  (570 173)  (570 173)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (571 173)  (571 173)  routing T_11_10.lc_trk_g3_3 <X> T_11_10.input_2_6
 (34 13)  (572 173)  (572 173)  routing T_11_10.lc_trk_g3_3 <X> T_11_10.input_2_6
 (35 13)  (573 173)  (573 173)  routing T_11_10.lc_trk_g3_3 <X> T_11_10.input_2_6
 (40 13)  (578 173)  (578 173)  LC_6 Logic Functioning bit
 (42 13)  (580 173)  (580 173)  LC_6 Logic Functioning bit
 (29 14)  (567 174)  (567 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (570 174)  (570 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (571 174)  (571 174)  routing T_11_10.lc_trk_g2_0 <X> T_11_10.wire_logic_cluster/lc_7/in_3
 (36 14)  (574 174)  (574 174)  LC_7 Logic Functioning bit
 (38 14)  (576 174)  (576 174)  LC_7 Logic Functioning bit
 (41 14)  (579 174)  (579 174)  LC_7 Logic Functioning bit
 (42 14)  (580 174)  (580 174)  LC_7 Logic Functioning bit
 (43 14)  (581 174)  (581 174)  LC_7 Logic Functioning bit
 (50 14)  (588 174)  (588 174)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (560 175)  (560 175)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (28 15)  (566 175)  (566 175)  routing T_11_10.lc_trk_g2_1 <X> T_11_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (567 175)  (567 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (36 15)  (574 175)  (574 175)  LC_7 Logic Functioning bit
 (38 15)  (576 175)  (576 175)  LC_7 Logic Functioning bit
 (43 15)  (581 175)  (581 175)  LC_7 Logic Functioning bit


LogicTile_12_10

 (8 9)  (600 169)  (600 169)  routing T_12_10.sp4_h_l_42 <X> T_12_10.sp4_v_b_7
 (9 9)  (601 169)  (601 169)  routing T_12_10.sp4_h_l_42 <X> T_12_10.sp4_v_b_7
 (11 12)  (603 172)  (603 172)  routing T_12_10.sp4_h_l_40 <X> T_12_10.sp4_v_b_11
 (13 12)  (605 172)  (605 172)  routing T_12_10.sp4_h_l_40 <X> T_12_10.sp4_v_b_11
 (12 13)  (604 173)  (604 173)  routing T_12_10.sp4_h_l_40 <X> T_12_10.sp4_v_b_11


IO_Tile_13_10

 (3 1)  (649 161)  (649 161)  IO control bit: BIORIGHT_REN_1

 (2 6)  (648 166)  (648 166)  IO control bit: BIORIGHT_REN_0

 (3 6)  (649 166)  (649 166)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 169)  (649 169)  IO control bit: BIORIGHT_IE_0



IO_Tile_0_9

 (15 4)  (2 148)  (2 148)  Enable bit of Mux _fablink/Mux => lc_trk_g1_0 wire_gbuf/in
 (14 5)  (3 149)  (3 149)  routing T_0_9.lc_trk_g1_0 <X> T_0_9.wire_gbuf/in
 (3 6)  (14 150)  (14 150)  IO control bit: GIOLEFT0_IE_1

 (3 9)  (14 153)  (14 153)  IO control bit: GIOLEFT0_IE_0

 (4 9)  (13 153)  (13 153)  routing T_0_9.span4_vert_b_0 <X> T_0_9.lc_trk_g1_0
 (5 9)  (12 153)  (12 153)  routing T_0_9.span4_vert_b_0 <X> T_0_9.lc_trk_g1_0
 (7 9)  (10 153)  (10 153)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_b_0 lc_trk_g1_0


LogicTile_1_9

 (21 0)  (39 144)  (39 144)  routing T_1_9.sp4_h_r_11 <X> T_1_9.lc_trk_g0_3
 (22 0)  (40 144)  (40 144)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (41 144)  (41 144)  routing T_1_9.sp4_h_r_11 <X> T_1_9.lc_trk_g0_3
 (24 0)  (42 144)  (42 144)  routing T_1_9.sp4_h_r_11 <X> T_1_9.lc_trk_g0_3
 (25 0)  (43 144)  (43 144)  routing T_1_9.sp4_v_b_10 <X> T_1_9.lc_trk_g0_2
 (22 1)  (40 145)  (40 145)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (41 145)  (41 145)  routing T_1_9.sp4_v_b_10 <X> T_1_9.lc_trk_g0_2
 (25 1)  (43 145)  (43 145)  routing T_1_9.sp4_v_b_10 <X> T_1_9.lc_trk_g0_2
 (1 2)  (19 146)  (19 146)  routing T_1_9.glb_netwk_4 <X> T_1_9.wire_logic_cluster/lc_7/clk
 (2 2)  (20 146)  (20 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (17 2)  (35 146)  (35 146)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (9 4)  (27 148)  (27 148)  routing T_1_9.sp4_v_t_41 <X> T_1_9.sp4_h_r_4
 (27 4)  (45 148)  (45 148)  routing T_1_9.lc_trk_g1_2 <X> T_1_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 148)  (47 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (50 148)  (50 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (51 148)  (51 148)  routing T_1_9.lc_trk_g3_0 <X> T_1_9.wire_logic_cluster/lc_2/in_3
 (34 4)  (52 148)  (52 148)  routing T_1_9.lc_trk_g3_0 <X> T_1_9.wire_logic_cluster/lc_2/in_3
 (36 4)  (54 148)  (54 148)  LC_2 Logic Functioning bit
 (38 4)  (56 148)  (56 148)  LC_2 Logic Functioning bit
 (22 5)  (40 149)  (40 149)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (42 149)  (42 149)  routing T_1_9.bot_op_2 <X> T_1_9.lc_trk_g1_2
 (30 5)  (48 149)  (48 149)  routing T_1_9.lc_trk_g1_2 <X> T_1_9.wire_logic_cluster/lc_2/in_1
 (36 5)  (54 149)  (54 149)  LC_2 Logic Functioning bit
 (38 5)  (56 149)  (56 149)  LC_2 Logic Functioning bit
 (53 5)  (71 149)  (71 149)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (17 6)  (35 150)  (35 150)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (36 150)  (36 150)  routing T_1_9.wire_logic_cluster/lc_5/out <X> T_1_9.lc_trk_g1_5
 (29 6)  (47 150)  (47 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (49 150)  (49 150)  routing T_1_9.lc_trk_g3_7 <X> T_1_9.wire_logic_cluster/lc_3/in_3
 (32 6)  (50 150)  (50 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (51 150)  (51 150)  routing T_1_9.lc_trk_g3_7 <X> T_1_9.wire_logic_cluster/lc_3/in_3
 (34 6)  (52 150)  (52 150)  routing T_1_9.lc_trk_g3_7 <X> T_1_9.wire_logic_cluster/lc_3/in_3
 (36 6)  (54 150)  (54 150)  LC_3 Logic Functioning bit
 (38 6)  (56 150)  (56 150)  LC_3 Logic Functioning bit
 (48 6)  (66 150)  (66 150)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (30 7)  (48 151)  (48 151)  routing T_1_9.lc_trk_g0_2 <X> T_1_9.wire_logic_cluster/lc_3/in_1
 (31 7)  (49 151)  (49 151)  routing T_1_9.lc_trk_g3_7 <X> T_1_9.wire_logic_cluster/lc_3/in_3
 (36 7)  (54 151)  (54 151)  LC_3 Logic Functioning bit
 (38 7)  (56 151)  (56 151)  LC_3 Logic Functioning bit
 (0 8)  (18 152)  (18 152)  routing T_1_9.glb_netwk_6 <X> T_1_9.glb2local_1
 (1 8)  (19 152)  (19 152)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_6 glb2local_1
 (29 8)  (47 152)  (47 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 152)  (48 152)  routing T_1_9.lc_trk_g0_5 <X> T_1_9.wire_logic_cluster/lc_4/in_1
 (32 8)  (50 152)  (50 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (54 152)  (54 152)  LC_4 Logic Functioning bit
 (37 8)  (55 152)  (55 152)  LC_4 Logic Functioning bit
 (38 8)  (56 152)  (56 152)  LC_4 Logic Functioning bit
 (39 8)  (57 152)  (57 152)  LC_4 Logic Functioning bit
 (41 8)  (59 152)  (59 152)  LC_4 Logic Functioning bit
 (43 8)  (61 152)  (61 152)  LC_4 Logic Functioning bit
 (48 8)  (66 152)  (66 152)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (1 9)  (19 153)  (19 153)  routing T_1_9.glb_netwk_6 <X> T_1_9.glb2local_1
 (9 9)  (27 153)  (27 153)  routing T_1_9.sp4_v_t_46 <X> T_1_9.sp4_v_b_7
 (10 9)  (28 153)  (28 153)  routing T_1_9.sp4_v_t_46 <X> T_1_9.sp4_v_b_7
 (31 9)  (49 153)  (49 153)  routing T_1_9.lc_trk_g0_3 <X> T_1_9.wire_logic_cluster/lc_4/in_3
 (36 9)  (54 153)  (54 153)  LC_4 Logic Functioning bit
 (37 9)  (55 153)  (55 153)  LC_4 Logic Functioning bit
 (38 9)  (56 153)  (56 153)  LC_4 Logic Functioning bit
 (39 9)  (57 153)  (57 153)  LC_4 Logic Functioning bit
 (41 9)  (59 153)  (59 153)  LC_4 Logic Functioning bit
 (43 9)  (61 153)  (61 153)  LC_4 Logic Functioning bit
 (53 9)  (71 153)  (71 153)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (25 10)  (43 154)  (43 154)  routing T_1_9.wire_logic_cluster/lc_6/out <X> T_1_9.lc_trk_g2_6
 (28 10)  (46 154)  (46 154)  routing T_1_9.lc_trk_g2_6 <X> T_1_9.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 154)  (47 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 154)  (48 154)  routing T_1_9.lc_trk_g2_6 <X> T_1_9.wire_logic_cluster/lc_5/in_1
 (31 10)  (49 154)  (49 154)  routing T_1_9.lc_trk_g1_5 <X> T_1_9.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 154)  (50 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (52 154)  (52 154)  routing T_1_9.lc_trk_g1_5 <X> T_1_9.wire_logic_cluster/lc_5/in_3
 (36 10)  (54 154)  (54 154)  LC_5 Logic Functioning bit
 (39 10)  (57 154)  (57 154)  LC_5 Logic Functioning bit
 (41 10)  (59 154)  (59 154)  LC_5 Logic Functioning bit
 (42 10)  (60 154)  (60 154)  LC_5 Logic Functioning bit
 (45 10)  (63 154)  (63 154)  LC_5 Logic Functioning bit
 (22 11)  (40 155)  (40 155)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (30 11)  (48 155)  (48 155)  routing T_1_9.lc_trk_g2_6 <X> T_1_9.wire_logic_cluster/lc_5/in_1
 (36 11)  (54 155)  (54 155)  LC_5 Logic Functioning bit
 (39 11)  (57 155)  (57 155)  LC_5 Logic Functioning bit
 (41 11)  (59 155)  (59 155)  LC_5 Logic Functioning bit
 (42 11)  (60 155)  (60 155)  LC_5 Logic Functioning bit
 (46 11)  (64 155)  (64 155)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (26 12)  (44 156)  (44 156)  routing T_1_9.lc_trk_g2_6 <X> T_1_9.wire_logic_cluster/lc_6/in_0
 (37 12)  (55 156)  (55 156)  LC_6 Logic Functioning bit
 (39 12)  (57 156)  (57 156)  LC_6 Logic Functioning bit
 (40 12)  (58 156)  (58 156)  LC_6 Logic Functioning bit
 (42 12)  (60 156)  (60 156)  LC_6 Logic Functioning bit
 (45 12)  (63 156)  (63 156)  LC_6 Logic Functioning bit
 (15 13)  (33 157)  (33 157)  routing T_1_9.sp4_v_t_29 <X> T_1_9.lc_trk_g3_0
 (16 13)  (34 157)  (34 157)  routing T_1_9.sp4_v_t_29 <X> T_1_9.lc_trk_g3_0
 (17 13)  (35 157)  (35 157)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (26 13)  (44 157)  (44 157)  routing T_1_9.lc_trk_g2_6 <X> T_1_9.wire_logic_cluster/lc_6/in_0
 (28 13)  (46 157)  (46 157)  routing T_1_9.lc_trk_g2_6 <X> T_1_9.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 157)  (47 157)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (36 13)  (54 157)  (54 157)  LC_6 Logic Functioning bit
 (38 13)  (56 157)  (56 157)  LC_6 Logic Functioning bit
 (41 13)  (59 157)  (59 157)  LC_6 Logic Functioning bit
 (43 13)  (61 157)  (61 157)  LC_6 Logic Functioning bit
 (47 13)  (65 157)  (65 157)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (21 14)  (39 158)  (39 158)  routing T_1_9.sp12_v_b_7 <X> T_1_9.lc_trk_g3_7
 (22 14)  (40 158)  (40 158)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (42 158)  (42 158)  routing T_1_9.sp12_v_b_7 <X> T_1_9.lc_trk_g3_7
 (21 15)  (39 159)  (39 159)  routing T_1_9.sp12_v_b_7 <X> T_1_9.lc_trk_g3_7


LogicTile_2_9

 (0 0)  (72 144)  (72 144)  Negative Clock bit

 (14 0)  (86 144)  (86 144)  routing T_2_9.wire_logic_cluster/lc_0/out <X> T_2_9.lc_trk_g0_0
 (21 0)  (93 144)  (93 144)  routing T_2_9.wire_logic_cluster/lc_3/out <X> T_2_9.lc_trk_g0_3
 (22 0)  (94 144)  (94 144)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (98 144)  (98 144)  routing T_2_9.lc_trk_g0_4 <X> T_2_9.wire_logic_cluster/lc_0/in_0
 (29 0)  (101 144)  (101 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (103 144)  (103 144)  routing T_2_9.lc_trk_g1_4 <X> T_2_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 144)  (104 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (106 144)  (106 144)  routing T_2_9.lc_trk_g1_4 <X> T_2_9.wire_logic_cluster/lc_0/in_3
 (39 0)  (111 144)  (111 144)  LC_0 Logic Functioning bit
 (42 0)  (114 144)  (114 144)  LC_0 Logic Functioning bit
 (45 0)  (117 144)  (117 144)  LC_0 Logic Functioning bit
 (17 1)  (89 145)  (89 145)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (101 145)  (101 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (102 145)  (102 145)  routing T_2_9.lc_trk_g0_3 <X> T_2_9.wire_logic_cluster/lc_0/in_1
 (32 1)  (104 145)  (104 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (108 145)  (108 145)  LC_0 Logic Functioning bit
 (43 1)  (115 145)  (115 145)  LC_0 Logic Functioning bit
 (1 2)  (73 146)  (73 146)  routing T_2_9.glb_netwk_4 <X> T_2_9.wire_logic_cluster/lc_7/clk
 (2 2)  (74 146)  (74 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (11 2)  (83 146)  (83 146)  routing T_2_9.sp4_h_l_44 <X> T_2_9.sp4_v_t_39
 (17 2)  (89 146)  (89 146)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (90 146)  (90 146)  routing T_2_9.wire_logic_cluster/lc_5/out <X> T_2_9.lc_trk_g0_5
 (26 2)  (98 146)  (98 146)  routing T_2_9.lc_trk_g1_4 <X> T_2_9.wire_logic_cluster/lc_1/in_0
 (27 2)  (99 146)  (99 146)  routing T_2_9.lc_trk_g1_7 <X> T_2_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 146)  (101 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (102 146)  (102 146)  routing T_2_9.lc_trk_g1_7 <X> T_2_9.wire_logic_cluster/lc_1/in_1
 (32 2)  (104 146)  (104 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 146)  (105 146)  routing T_2_9.lc_trk_g2_2 <X> T_2_9.wire_logic_cluster/lc_1/in_3
 (35 2)  (107 146)  (107 146)  routing T_2_9.lc_trk_g1_6 <X> T_2_9.input_2_1
 (36 2)  (108 146)  (108 146)  LC_1 Logic Functioning bit
 (37 2)  (109 146)  (109 146)  LC_1 Logic Functioning bit
 (39 2)  (111 146)  (111 146)  LC_1 Logic Functioning bit
 (40 2)  (112 146)  (112 146)  LC_1 Logic Functioning bit
 (41 2)  (113 146)  (113 146)  LC_1 Logic Functioning bit
 (42 2)  (114 146)  (114 146)  LC_1 Logic Functioning bit
 (43 2)  (115 146)  (115 146)  LC_1 Logic Functioning bit
 (14 3)  (86 147)  (86 147)  routing T_2_9.sp4_h_r_4 <X> T_2_9.lc_trk_g0_4
 (15 3)  (87 147)  (87 147)  routing T_2_9.sp4_h_r_4 <X> T_2_9.lc_trk_g0_4
 (16 3)  (88 147)  (88 147)  routing T_2_9.sp4_h_r_4 <X> T_2_9.lc_trk_g0_4
 (17 3)  (89 147)  (89 147)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (27 3)  (99 147)  (99 147)  routing T_2_9.lc_trk_g1_4 <X> T_2_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 147)  (101 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (102 147)  (102 147)  routing T_2_9.lc_trk_g1_7 <X> T_2_9.wire_logic_cluster/lc_1/in_1
 (31 3)  (103 147)  (103 147)  routing T_2_9.lc_trk_g2_2 <X> T_2_9.wire_logic_cluster/lc_1/in_3
 (32 3)  (104 147)  (104 147)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (106 147)  (106 147)  routing T_2_9.lc_trk_g1_6 <X> T_2_9.input_2_1
 (35 3)  (107 147)  (107 147)  routing T_2_9.lc_trk_g1_6 <X> T_2_9.input_2_1
 (36 3)  (108 147)  (108 147)  LC_1 Logic Functioning bit
 (37 3)  (109 147)  (109 147)  LC_1 Logic Functioning bit
 (38 3)  (110 147)  (110 147)  LC_1 Logic Functioning bit
 (39 3)  (111 147)  (111 147)  LC_1 Logic Functioning bit
 (40 3)  (112 147)  (112 147)  LC_1 Logic Functioning bit
 (41 3)  (113 147)  (113 147)  LC_1 Logic Functioning bit
 (42 3)  (114 147)  (114 147)  LC_1 Logic Functioning bit
 (43 3)  (115 147)  (115 147)  LC_1 Logic Functioning bit
 (1 4)  (73 148)  (73 148)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (94 148)  (94 148)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (95 148)  (95 148)  routing T_2_9.sp12_h_l_16 <X> T_2_9.lc_trk_g1_3
 (25 4)  (97 148)  (97 148)  routing T_2_9.sp4_h_r_10 <X> T_2_9.lc_trk_g1_2
 (26 4)  (98 148)  (98 148)  routing T_2_9.lc_trk_g0_4 <X> T_2_9.wire_logic_cluster/lc_2/in_0
 (27 4)  (99 148)  (99 148)  routing T_2_9.lc_trk_g3_0 <X> T_2_9.wire_logic_cluster/lc_2/in_1
 (28 4)  (100 148)  (100 148)  routing T_2_9.lc_trk_g3_0 <X> T_2_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 148)  (101 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (104 148)  (104 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 148)  (105 148)  routing T_2_9.lc_trk_g3_2 <X> T_2_9.wire_logic_cluster/lc_2/in_3
 (34 4)  (106 148)  (106 148)  routing T_2_9.lc_trk_g3_2 <X> T_2_9.wire_logic_cluster/lc_2/in_3
 (37 4)  (109 148)  (109 148)  LC_2 Logic Functioning bit
 (39 4)  (111 148)  (111 148)  LC_2 Logic Functioning bit
 (45 4)  (117 148)  (117 148)  LC_2 Logic Functioning bit
 (50 4)  (122 148)  (122 148)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (72 149)  (72 149)  routing T_2_9.lc_trk_g1_3 <X> T_2_9.wire_logic_cluster/lc_7/cen
 (1 5)  (73 149)  (73 149)  routing T_2_9.lc_trk_g1_3 <X> T_2_9.wire_logic_cluster/lc_7/cen
 (15 5)  (87 149)  (87 149)  routing T_2_9.sp4_v_t_5 <X> T_2_9.lc_trk_g1_0
 (16 5)  (88 149)  (88 149)  routing T_2_9.sp4_v_t_5 <X> T_2_9.lc_trk_g1_0
 (17 5)  (89 149)  (89 149)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (21 5)  (93 149)  (93 149)  routing T_2_9.sp12_h_l_16 <X> T_2_9.lc_trk_g1_3
 (22 5)  (94 149)  (94 149)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (95 149)  (95 149)  routing T_2_9.sp4_h_r_10 <X> T_2_9.lc_trk_g1_2
 (24 5)  (96 149)  (96 149)  routing T_2_9.sp4_h_r_10 <X> T_2_9.lc_trk_g1_2
 (29 5)  (101 149)  (101 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (103 149)  (103 149)  routing T_2_9.lc_trk_g3_2 <X> T_2_9.wire_logic_cluster/lc_2/in_3
 (36 5)  (108 149)  (108 149)  LC_2 Logic Functioning bit
 (41 5)  (113 149)  (113 149)  LC_2 Logic Functioning bit
 (48 5)  (120 149)  (120 149)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 6)  (86 150)  (86 150)  routing T_2_9.wire_logic_cluster/lc_4/out <X> T_2_9.lc_trk_g1_4
 (22 6)  (94 150)  (94 150)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (96 150)  (96 150)  routing T_2_9.top_op_7 <X> T_2_9.lc_trk_g1_7
 (26 6)  (98 150)  (98 150)  routing T_2_9.lc_trk_g1_6 <X> T_2_9.wire_logic_cluster/lc_3/in_0
 (27 6)  (99 150)  (99 150)  routing T_2_9.lc_trk_g1_7 <X> T_2_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 150)  (101 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (102 150)  (102 150)  routing T_2_9.lc_trk_g1_7 <X> T_2_9.wire_logic_cluster/lc_3/in_1
 (32 6)  (104 150)  (104 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (105 150)  (105 150)  routing T_2_9.lc_trk_g2_2 <X> T_2_9.wire_logic_cluster/lc_3/in_3
 (36 6)  (108 150)  (108 150)  LC_3 Logic Functioning bit
 (37 6)  (109 150)  (109 150)  LC_3 Logic Functioning bit
 (38 6)  (110 150)  (110 150)  LC_3 Logic Functioning bit
 (39 6)  (111 150)  (111 150)  LC_3 Logic Functioning bit
 (40 6)  (112 150)  (112 150)  LC_3 Logic Functioning bit
 (41 6)  (113 150)  (113 150)  LC_3 Logic Functioning bit
 (42 6)  (114 150)  (114 150)  LC_3 Logic Functioning bit
 (43 6)  (115 150)  (115 150)  LC_3 Logic Functioning bit
 (8 7)  (80 151)  (80 151)  routing T_2_9.sp4_h_r_4 <X> T_2_9.sp4_v_t_41
 (9 7)  (81 151)  (81 151)  routing T_2_9.sp4_h_r_4 <X> T_2_9.sp4_v_t_41
 (17 7)  (89 151)  (89 151)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (93 151)  (93 151)  routing T_2_9.top_op_7 <X> T_2_9.lc_trk_g1_7
 (22 7)  (94 151)  (94 151)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (96 151)  (96 151)  routing T_2_9.top_op_6 <X> T_2_9.lc_trk_g1_6
 (25 7)  (97 151)  (97 151)  routing T_2_9.top_op_6 <X> T_2_9.lc_trk_g1_6
 (26 7)  (98 151)  (98 151)  routing T_2_9.lc_trk_g1_6 <X> T_2_9.wire_logic_cluster/lc_3/in_0
 (27 7)  (99 151)  (99 151)  routing T_2_9.lc_trk_g1_6 <X> T_2_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 151)  (101 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (102 151)  (102 151)  routing T_2_9.lc_trk_g1_7 <X> T_2_9.wire_logic_cluster/lc_3/in_1
 (31 7)  (103 151)  (103 151)  routing T_2_9.lc_trk_g2_2 <X> T_2_9.wire_logic_cluster/lc_3/in_3
 (37 7)  (109 151)  (109 151)  LC_3 Logic Functioning bit
 (39 7)  (111 151)  (111 151)  LC_3 Logic Functioning bit
 (40 7)  (112 151)  (112 151)  LC_3 Logic Functioning bit
 (41 7)  (113 151)  (113 151)  LC_3 Logic Functioning bit
 (42 7)  (114 151)  (114 151)  LC_3 Logic Functioning bit
 (43 7)  (115 151)  (115 151)  LC_3 Logic Functioning bit
 (26 8)  (98 152)  (98 152)  routing T_2_9.lc_trk_g0_4 <X> T_2_9.wire_logic_cluster/lc_4/in_0
 (28 8)  (100 152)  (100 152)  routing T_2_9.lc_trk_g2_5 <X> T_2_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 152)  (101 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 152)  (102 152)  routing T_2_9.lc_trk_g2_5 <X> T_2_9.wire_logic_cluster/lc_4/in_1
 (31 8)  (103 152)  (103 152)  routing T_2_9.lc_trk_g1_4 <X> T_2_9.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 152)  (104 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (106 152)  (106 152)  routing T_2_9.lc_trk_g1_4 <X> T_2_9.wire_logic_cluster/lc_4/in_3
 (37 8)  (109 152)  (109 152)  LC_4 Logic Functioning bit
 (40 8)  (112 152)  (112 152)  LC_4 Logic Functioning bit
 (45 8)  (117 152)  (117 152)  LC_4 Logic Functioning bit
 (50 8)  (122 152)  (122 152)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (123 152)  (123 152)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (15 9)  (87 153)  (87 153)  routing T_2_9.sp4_v_t_29 <X> T_2_9.lc_trk_g2_0
 (16 9)  (88 153)  (88 153)  routing T_2_9.sp4_v_t_29 <X> T_2_9.lc_trk_g2_0
 (17 9)  (89 153)  (89 153)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (94 153)  (94 153)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (95 153)  (95 153)  routing T_2_9.sp4_v_b_42 <X> T_2_9.lc_trk_g2_2
 (24 9)  (96 153)  (96 153)  routing T_2_9.sp4_v_b_42 <X> T_2_9.lc_trk_g2_2
 (29 9)  (101 153)  (101 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (46 9)  (118 153)  (118 153)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (15 10)  (87 154)  (87 154)  routing T_2_9.sp4_v_t_32 <X> T_2_9.lc_trk_g2_5
 (16 10)  (88 154)  (88 154)  routing T_2_9.sp4_v_t_32 <X> T_2_9.lc_trk_g2_5
 (17 10)  (89 154)  (89 154)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (26 10)  (98 154)  (98 154)  routing T_2_9.lc_trk_g1_4 <X> T_2_9.wire_logic_cluster/lc_5/in_0
 (27 10)  (99 154)  (99 154)  routing T_2_9.lc_trk_g3_5 <X> T_2_9.wire_logic_cluster/lc_5/in_1
 (28 10)  (100 154)  (100 154)  routing T_2_9.lc_trk_g3_5 <X> T_2_9.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 154)  (101 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 154)  (102 154)  routing T_2_9.lc_trk_g3_5 <X> T_2_9.wire_logic_cluster/lc_5/in_1
 (31 10)  (103 154)  (103 154)  routing T_2_9.lc_trk_g0_4 <X> T_2_9.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 154)  (104 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (107 154)  (107 154)  routing T_2_9.lc_trk_g0_5 <X> T_2_9.input_2_5
 (40 10)  (112 154)  (112 154)  LC_5 Logic Functioning bit
 (45 10)  (117 154)  (117 154)  LC_5 Logic Functioning bit
 (27 11)  (99 155)  (99 155)  routing T_2_9.lc_trk_g1_4 <X> T_2_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 155)  (101 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (104 155)  (104 155)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (40 11)  (112 155)  (112 155)  LC_5 Logic Functioning bit
 (41 11)  (113 155)  (113 155)  LC_5 Logic Functioning bit
 (53 11)  (125 155)  (125 155)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (14 12)  (86 156)  (86 156)  routing T_2_9.wire_logic_cluster/lc_0/out <X> T_2_9.lc_trk_g3_0
 (16 12)  (88 156)  (88 156)  routing T_2_9.sp4_v_b_33 <X> T_2_9.lc_trk_g3_1
 (17 12)  (89 156)  (89 156)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (90 156)  (90 156)  routing T_2_9.sp4_v_b_33 <X> T_2_9.lc_trk_g3_1
 (25 12)  (97 156)  (97 156)  routing T_2_9.wire_logic_cluster/lc_2/out <X> T_2_9.lc_trk_g3_2
 (27 12)  (99 156)  (99 156)  routing T_2_9.lc_trk_g1_0 <X> T_2_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 156)  (101 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (104 156)  (104 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (106 156)  (106 156)  routing T_2_9.lc_trk_g1_2 <X> T_2_9.wire_logic_cluster/lc_6/in_3
 (36 12)  (108 156)  (108 156)  LC_6 Logic Functioning bit
 (38 12)  (110 156)  (110 156)  LC_6 Logic Functioning bit
 (17 13)  (89 157)  (89 157)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (18 13)  (90 157)  (90 157)  routing T_2_9.sp4_v_b_33 <X> T_2_9.lc_trk_g3_1
 (22 13)  (94 157)  (94 157)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (28 13)  (100 157)  (100 157)  routing T_2_9.lc_trk_g2_0 <X> T_2_9.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 157)  (101 157)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (103 157)  (103 157)  routing T_2_9.lc_trk_g1_2 <X> T_2_9.wire_logic_cluster/lc_6/in_3
 (36 13)  (108 157)  (108 157)  LC_6 Logic Functioning bit
 (37 13)  (109 157)  (109 157)  LC_6 Logic Functioning bit
 (38 13)  (110 157)  (110 157)  LC_6 Logic Functioning bit
 (39 13)  (111 157)  (111 157)  LC_6 Logic Functioning bit
 (40 13)  (112 157)  (112 157)  LC_6 Logic Functioning bit
 (42 13)  (114 157)  (114 157)  LC_6 Logic Functioning bit
 (53 13)  (125 157)  (125 157)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (72 158)  (72 158)  routing T_2_9.glb_netwk_6 <X> T_2_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 158)  (73 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (15 14)  (87 158)  (87 158)  routing T_2_9.sp4_v_t_32 <X> T_2_9.lc_trk_g3_5
 (16 14)  (88 158)  (88 158)  routing T_2_9.sp4_v_t_32 <X> T_2_9.lc_trk_g3_5
 (17 14)  (89 158)  (89 158)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (29 14)  (101 158)  (101 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (104 158)  (104 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (105 158)  (105 158)  routing T_2_9.lc_trk_g3_1 <X> T_2_9.wire_logic_cluster/lc_7/in_3
 (34 14)  (106 158)  (106 158)  routing T_2_9.lc_trk_g3_1 <X> T_2_9.wire_logic_cluster/lc_7/in_3
 (36 14)  (108 158)  (108 158)  LC_7 Logic Functioning bit
 (38 14)  (110 158)  (110 158)  LC_7 Logic Functioning bit
 (53 14)  (125 158)  (125 158)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (0 15)  (72 159)  (72 159)  routing T_2_9.glb_netwk_6 <X> T_2_9.wire_logic_cluster/lc_7/s_r
 (27 15)  (99 159)  (99 159)  routing T_2_9.lc_trk_g1_0 <X> T_2_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 159)  (101 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (36 15)  (108 159)  (108 159)  LC_7 Logic Functioning bit
 (37 15)  (109 159)  (109 159)  LC_7 Logic Functioning bit
 (38 15)  (110 159)  (110 159)  LC_7 Logic Functioning bit
 (39 15)  (111 159)  (111 159)  LC_7 Logic Functioning bit
 (41 15)  (113 159)  (113 159)  LC_7 Logic Functioning bit
 (43 15)  (115 159)  (115 159)  LC_7 Logic Functioning bit


RAM_Tile_3_9

 (11 0)  (137 144)  (137 144)  routing T_3_9.sp4_h_r_9 <X> T_3_9.sp4_v_b_2
 (7 1)  (133 145)  (133 145)  Ram config bit: MEMB_Power_Up_Control

 (9 3)  (135 147)  (135 147)  routing T_3_9.sp4_v_b_1 <X> T_3_9.sp4_v_t_36
 (4 4)  (130 148)  (130 148)  routing T_3_9.sp4_v_t_38 <X> T_3_9.sp4_v_b_3
 (13 6)  (139 150)  (139 150)  routing T_3_9.sp4_v_b_5 <X> T_3_9.sp4_v_t_40


LogicTile_4_9

 (15 0)  (183 144)  (183 144)  routing T_4_9.bot_op_1 <X> T_4_9.lc_trk_g0_1
 (17 0)  (185 144)  (185 144)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (190 144)  (190 144)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (192 144)  (192 144)  routing T_4_9.top_op_3 <X> T_4_9.lc_trk_g0_3
 (28 0)  (196 144)  (196 144)  routing T_4_9.lc_trk_g2_5 <X> T_4_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (197 144)  (197 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (198 144)  (198 144)  routing T_4_9.lc_trk_g2_5 <X> T_4_9.wire_logic_cluster/lc_0/in_1
 (32 0)  (200 144)  (200 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (203 144)  (203 144)  routing T_4_9.lc_trk_g1_5 <X> T_4_9.input_2_0
 (36 0)  (204 144)  (204 144)  LC_0 Logic Functioning bit
 (38 0)  (206 144)  (206 144)  LC_0 Logic Functioning bit
 (43 0)  (211 144)  (211 144)  LC_0 Logic Functioning bit
 (21 1)  (189 145)  (189 145)  routing T_4_9.top_op_3 <X> T_4_9.lc_trk_g0_3
 (27 1)  (195 145)  (195 145)  routing T_4_9.lc_trk_g1_1 <X> T_4_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (197 145)  (197 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (199 145)  (199 145)  routing T_4_9.lc_trk_g0_3 <X> T_4_9.wire_logic_cluster/lc_0/in_3
 (32 1)  (200 145)  (200 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (202 145)  (202 145)  routing T_4_9.lc_trk_g1_5 <X> T_4_9.input_2_0
 (48 1)  (216 145)  (216 145)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (22 2)  (190 146)  (190 146)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (26 2)  (194 146)  (194 146)  routing T_4_9.lc_trk_g2_5 <X> T_4_9.wire_logic_cluster/lc_1/in_0
 (27 2)  (195 146)  (195 146)  routing T_4_9.lc_trk_g3_3 <X> T_4_9.wire_logic_cluster/lc_1/in_1
 (28 2)  (196 146)  (196 146)  routing T_4_9.lc_trk_g3_3 <X> T_4_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (197 146)  (197 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (200 146)  (200 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (201 146)  (201 146)  routing T_4_9.lc_trk_g2_2 <X> T_4_9.wire_logic_cluster/lc_1/in_3
 (36 2)  (204 146)  (204 146)  LC_1 Logic Functioning bit
 (37 2)  (205 146)  (205 146)  LC_1 Logic Functioning bit
 (38 2)  (206 146)  (206 146)  LC_1 Logic Functioning bit
 (39 2)  (207 146)  (207 146)  LC_1 Logic Functioning bit
 (40 2)  (208 146)  (208 146)  LC_1 Logic Functioning bit
 (41 2)  (209 146)  (209 146)  LC_1 Logic Functioning bit
 (42 2)  (210 146)  (210 146)  LC_1 Logic Functioning bit
 (43 2)  (211 146)  (211 146)  LC_1 Logic Functioning bit
 (28 3)  (196 147)  (196 147)  routing T_4_9.lc_trk_g2_5 <X> T_4_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (197 147)  (197 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (198 147)  (198 147)  routing T_4_9.lc_trk_g3_3 <X> T_4_9.wire_logic_cluster/lc_1/in_1
 (31 3)  (199 147)  (199 147)  routing T_4_9.lc_trk_g2_2 <X> T_4_9.wire_logic_cluster/lc_1/in_3
 (36 3)  (204 147)  (204 147)  LC_1 Logic Functioning bit
 (38 3)  (206 147)  (206 147)  LC_1 Logic Functioning bit
 (40 3)  (208 147)  (208 147)  LC_1 Logic Functioning bit
 (41 3)  (209 147)  (209 147)  LC_1 Logic Functioning bit
 (42 3)  (210 147)  (210 147)  LC_1 Logic Functioning bit
 (43 3)  (211 147)  (211 147)  LC_1 Logic Functioning bit
 (12 4)  (180 148)  (180 148)  routing T_4_9.sp4_v_t_40 <X> T_4_9.sp4_h_r_5
 (13 4)  (181 148)  (181 148)  routing T_4_9.sp4_v_t_40 <X> T_4_9.sp4_v_b_5
 (15 4)  (183 148)  (183 148)  routing T_4_9.bot_op_1 <X> T_4_9.lc_trk_g1_1
 (17 4)  (185 148)  (185 148)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (29 4)  (197 148)  (197 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (198 148)  (198 148)  routing T_4_9.lc_trk_g0_7 <X> T_4_9.wire_logic_cluster/lc_2/in_1
 (32 4)  (200 148)  (200 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (204 148)  (204 148)  LC_2 Logic Functioning bit
 (37 4)  (205 148)  (205 148)  LC_2 Logic Functioning bit
 (38 4)  (206 148)  (206 148)  LC_2 Logic Functioning bit
 (39 4)  (207 148)  (207 148)  LC_2 Logic Functioning bit
 (40 4)  (208 148)  (208 148)  LC_2 Logic Functioning bit
 (42 4)  (210 148)  (210 148)  LC_2 Logic Functioning bit
 (43 4)  (211 148)  (211 148)  LC_2 Logic Functioning bit
 (46 4)  (214 148)  (214 148)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (218 148)  (218 148)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (190 149)  (190 149)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (192 149)  (192 149)  routing T_4_9.bot_op_2 <X> T_4_9.lc_trk_g1_2
 (27 5)  (195 149)  (195 149)  routing T_4_9.lc_trk_g1_1 <X> T_4_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (197 149)  (197 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (198 149)  (198 149)  routing T_4_9.lc_trk_g0_7 <X> T_4_9.wire_logic_cluster/lc_2/in_1
 (31 5)  (199 149)  (199 149)  routing T_4_9.lc_trk_g0_3 <X> T_4_9.wire_logic_cluster/lc_2/in_3
 (37 5)  (205 149)  (205 149)  LC_2 Logic Functioning bit
 (39 5)  (207 149)  (207 149)  LC_2 Logic Functioning bit
 (40 5)  (208 149)  (208 149)  LC_2 Logic Functioning bit
 (42 5)  (210 149)  (210 149)  LC_2 Logic Functioning bit
 (17 6)  (185 150)  (185 150)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (186 150)  (186 150)  routing T_4_9.wire_logic_cluster/lc_5/out <X> T_4_9.lc_trk_g1_5
 (21 6)  (189 150)  (189 150)  routing T_4_9.sp4_v_b_15 <X> T_4_9.lc_trk_g1_7
 (22 6)  (190 150)  (190 150)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (191 150)  (191 150)  routing T_4_9.sp4_v_b_15 <X> T_4_9.lc_trk_g1_7
 (27 6)  (195 150)  (195 150)  routing T_4_9.lc_trk_g3_5 <X> T_4_9.wire_logic_cluster/lc_3/in_1
 (28 6)  (196 150)  (196 150)  routing T_4_9.lc_trk_g3_5 <X> T_4_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (197 150)  (197 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (198 150)  (198 150)  routing T_4_9.lc_trk_g3_5 <X> T_4_9.wire_logic_cluster/lc_3/in_1
 (32 6)  (200 150)  (200 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (201 150)  (201 150)  routing T_4_9.lc_trk_g3_3 <X> T_4_9.wire_logic_cluster/lc_3/in_3
 (34 6)  (202 150)  (202 150)  routing T_4_9.lc_trk_g3_3 <X> T_4_9.wire_logic_cluster/lc_3/in_3
 (21 7)  (189 151)  (189 151)  routing T_4_9.sp4_v_b_15 <X> T_4_9.lc_trk_g1_7
 (26 7)  (194 151)  (194 151)  routing T_4_9.lc_trk_g0_3 <X> T_4_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (197 151)  (197 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (199 151)  (199 151)  routing T_4_9.lc_trk_g3_3 <X> T_4_9.wire_logic_cluster/lc_3/in_3
 (41 7)  (209 151)  (209 151)  LC_3 Logic Functioning bit
 (43 7)  (211 151)  (211 151)  LC_3 Logic Functioning bit
 (29 8)  (197 152)  (197 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (200 152)  (200 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (202 152)  (202 152)  routing T_4_9.lc_trk_g1_2 <X> T_4_9.wire_logic_cluster/lc_4/in_3
 (38 8)  (206 152)  (206 152)  LC_4 Logic Functioning bit
 (40 8)  (208 152)  (208 152)  LC_4 Logic Functioning bit
 (41 8)  (209 152)  (209 152)  LC_4 Logic Functioning bit
 (42 8)  (210 152)  (210 152)  LC_4 Logic Functioning bit
 (43 8)  (211 152)  (211 152)  LC_4 Logic Functioning bit
 (50 8)  (218 152)  (218 152)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (190 153)  (190 153)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (192 153)  (192 153)  routing T_4_9.tnr_op_2 <X> T_4_9.lc_trk_g2_2
 (26 9)  (194 153)  (194 153)  routing T_4_9.lc_trk_g2_2 <X> T_4_9.wire_logic_cluster/lc_4/in_0
 (28 9)  (196 153)  (196 153)  routing T_4_9.lc_trk_g2_2 <X> T_4_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (197 153)  (197 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (199 153)  (199 153)  routing T_4_9.lc_trk_g1_2 <X> T_4_9.wire_logic_cluster/lc_4/in_3
 (40 9)  (208 153)  (208 153)  LC_4 Logic Functioning bit
 (42 9)  (210 153)  (210 153)  LC_4 Logic Functioning bit
 (48 9)  (216 153)  (216 153)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (15 10)  (183 154)  (183 154)  routing T_4_9.tnr_op_5 <X> T_4_9.lc_trk_g2_5
 (17 10)  (185 154)  (185 154)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (27 10)  (195 154)  (195 154)  routing T_4_9.lc_trk_g3_3 <X> T_4_9.wire_logic_cluster/lc_5/in_1
 (28 10)  (196 154)  (196 154)  routing T_4_9.lc_trk_g3_3 <X> T_4_9.wire_logic_cluster/lc_5/in_1
 (29 10)  (197 154)  (197 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (200 154)  (200 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (201 154)  (201 154)  routing T_4_9.lc_trk_g2_2 <X> T_4_9.wire_logic_cluster/lc_5/in_3
 (36 10)  (204 154)  (204 154)  LC_5 Logic Functioning bit
 (38 10)  (206 154)  (206 154)  LC_5 Logic Functioning bit
 (40 10)  (208 154)  (208 154)  LC_5 Logic Functioning bit
 (41 10)  (209 154)  (209 154)  LC_5 Logic Functioning bit
 (42 10)  (210 154)  (210 154)  LC_5 Logic Functioning bit
 (43 10)  (211 154)  (211 154)  LC_5 Logic Functioning bit
 (30 11)  (198 155)  (198 155)  routing T_4_9.lc_trk_g3_3 <X> T_4_9.wire_logic_cluster/lc_5/in_1
 (31 11)  (199 155)  (199 155)  routing T_4_9.lc_trk_g2_2 <X> T_4_9.wire_logic_cluster/lc_5/in_3
 (36 11)  (204 155)  (204 155)  LC_5 Logic Functioning bit
 (38 11)  (206 155)  (206 155)  LC_5 Logic Functioning bit
 (40 11)  (208 155)  (208 155)  LC_5 Logic Functioning bit
 (41 11)  (209 155)  (209 155)  LC_5 Logic Functioning bit
 (42 11)  (210 155)  (210 155)  LC_5 Logic Functioning bit
 (43 11)  (211 155)  (211 155)  LC_5 Logic Functioning bit
 (1 12)  (169 156)  (169 156)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_4 glb2local_3
 (14 12)  (182 156)  (182 156)  routing T_4_9.sp4_h_l_21 <X> T_4_9.lc_trk_g3_0
 (21 12)  (189 156)  (189 156)  routing T_4_9.rgt_op_3 <X> T_4_9.lc_trk_g3_3
 (22 12)  (190 156)  (190 156)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (192 156)  (192 156)  routing T_4_9.rgt_op_3 <X> T_4_9.lc_trk_g3_3
 (28 12)  (196 156)  (196 156)  routing T_4_9.lc_trk_g2_5 <X> T_4_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (197 156)  (197 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (198 156)  (198 156)  routing T_4_9.lc_trk_g2_5 <X> T_4_9.wire_logic_cluster/lc_6/in_1
 (32 12)  (200 156)  (200 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (41 12)  (209 156)  (209 156)  LC_6 Logic Functioning bit
 (42 12)  (210 156)  (210 156)  LC_6 Logic Functioning bit
 (46 12)  (214 156)  (214 156)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (1 13)  (169 157)  (169 157)  routing T_4_9.glb_netwk_4 <X> T_4_9.glb2local_3
 (15 13)  (183 157)  (183 157)  routing T_4_9.sp4_h_l_21 <X> T_4_9.lc_trk_g3_0
 (16 13)  (184 157)  (184 157)  routing T_4_9.sp4_h_l_21 <X> T_4_9.lc_trk_g3_0
 (17 13)  (185 157)  (185 157)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (26 13)  (194 157)  (194 157)  routing T_4_9.lc_trk_g2_2 <X> T_4_9.wire_logic_cluster/lc_6/in_0
 (28 13)  (196 157)  (196 157)  routing T_4_9.lc_trk_g2_2 <X> T_4_9.wire_logic_cluster/lc_6/in_0
 (29 13)  (197 157)  (197 157)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (199 157)  (199 157)  routing T_4_9.lc_trk_g0_3 <X> T_4_9.wire_logic_cluster/lc_6/in_3
 (32 13)  (200 157)  (200 157)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (201 157)  (201 157)  routing T_4_9.lc_trk_g3_3 <X> T_4_9.input_2_6
 (34 13)  (202 157)  (202 157)  routing T_4_9.lc_trk_g3_3 <X> T_4_9.input_2_6
 (35 13)  (203 157)  (203 157)  routing T_4_9.lc_trk_g3_3 <X> T_4_9.input_2_6
 (15 14)  (183 158)  (183 158)  routing T_4_9.tnr_op_5 <X> T_4_9.lc_trk_g3_5
 (17 14)  (185 158)  (185 158)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (27 14)  (195 158)  (195 158)  routing T_4_9.lc_trk_g1_7 <X> T_4_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (197 158)  (197 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (198 158)  (198 158)  routing T_4_9.lc_trk_g1_7 <X> T_4_9.wire_logic_cluster/lc_7/in_1
 (32 14)  (200 158)  (200 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (202 158)  (202 158)  routing T_4_9.lc_trk_g1_1 <X> T_4_9.wire_logic_cluster/lc_7/in_3
 (36 14)  (204 158)  (204 158)  LC_7 Logic Functioning bit
 (37 14)  (205 158)  (205 158)  LC_7 Logic Functioning bit
 (38 14)  (206 158)  (206 158)  LC_7 Logic Functioning bit
 (39 14)  (207 158)  (207 158)  LC_7 Logic Functioning bit
 (41 14)  (209 158)  (209 158)  LC_7 Logic Functioning bit
 (42 14)  (210 158)  (210 158)  LC_7 Logic Functioning bit
 (43 14)  (211 158)  (211 158)  LC_7 Logic Functioning bit
 (50 14)  (218 158)  (218 158)  Cascade bit: LH_LC07_inmux02_5

 (27 15)  (195 159)  (195 159)  routing T_4_9.lc_trk_g3_0 <X> T_4_9.wire_logic_cluster/lc_7/in_0
 (28 15)  (196 159)  (196 159)  routing T_4_9.lc_trk_g3_0 <X> T_4_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (197 159)  (197 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (198 159)  (198 159)  routing T_4_9.lc_trk_g1_7 <X> T_4_9.wire_logic_cluster/lc_7/in_1
 (36 15)  (204 159)  (204 159)  LC_7 Logic Functioning bit
 (37 15)  (205 159)  (205 159)  LC_7 Logic Functioning bit
 (38 15)  (206 159)  (206 159)  LC_7 Logic Functioning bit
 (39 15)  (207 159)  (207 159)  LC_7 Logic Functioning bit
 (42 15)  (210 159)  (210 159)  LC_7 Logic Functioning bit
 (43 15)  (211 159)  (211 159)  LC_7 Logic Functioning bit
 (47 15)  (215 159)  (215 159)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_5_9

 (14 0)  (236 144)  (236 144)  routing T_5_9.sp4_h_l_5 <X> T_5_9.lc_trk_g0_0
 (22 0)  (244 144)  (244 144)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (246 144)  (246 144)  routing T_5_9.top_op_3 <X> T_5_9.lc_trk_g0_3
 (27 0)  (249 144)  (249 144)  routing T_5_9.lc_trk_g3_2 <X> T_5_9.wire_logic_cluster/lc_0/in_1
 (28 0)  (250 144)  (250 144)  routing T_5_9.lc_trk_g3_2 <X> T_5_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (251 144)  (251 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (253 144)  (253 144)  routing T_5_9.lc_trk_g3_6 <X> T_5_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (254 144)  (254 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (255 144)  (255 144)  routing T_5_9.lc_trk_g3_6 <X> T_5_9.wire_logic_cluster/lc_0/in_3
 (34 0)  (256 144)  (256 144)  routing T_5_9.lc_trk_g3_6 <X> T_5_9.wire_logic_cluster/lc_0/in_3
 (35 0)  (257 144)  (257 144)  routing T_5_9.lc_trk_g2_4 <X> T_5_9.input_2_0
 (37 0)  (259 144)  (259 144)  LC_0 Logic Functioning bit
 (39 0)  (261 144)  (261 144)  LC_0 Logic Functioning bit
 (40 0)  (262 144)  (262 144)  LC_0 Logic Functioning bit
 (42 0)  (264 144)  (264 144)  LC_0 Logic Functioning bit
 (14 1)  (236 145)  (236 145)  routing T_5_9.sp4_h_l_5 <X> T_5_9.lc_trk_g0_0
 (15 1)  (237 145)  (237 145)  routing T_5_9.sp4_h_l_5 <X> T_5_9.lc_trk_g0_0
 (16 1)  (238 145)  (238 145)  routing T_5_9.sp4_h_l_5 <X> T_5_9.lc_trk_g0_0
 (17 1)  (239 145)  (239 145)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (21 1)  (243 145)  (243 145)  routing T_5_9.top_op_3 <X> T_5_9.lc_trk_g0_3
 (29 1)  (251 145)  (251 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (252 145)  (252 145)  routing T_5_9.lc_trk_g3_2 <X> T_5_9.wire_logic_cluster/lc_0/in_1
 (31 1)  (253 145)  (253 145)  routing T_5_9.lc_trk_g3_6 <X> T_5_9.wire_logic_cluster/lc_0/in_3
 (32 1)  (254 145)  (254 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (255 145)  (255 145)  routing T_5_9.lc_trk_g2_4 <X> T_5_9.input_2_0
 (36 1)  (258 145)  (258 145)  LC_0 Logic Functioning bit
 (37 1)  (259 145)  (259 145)  LC_0 Logic Functioning bit
 (38 1)  (260 145)  (260 145)  LC_0 Logic Functioning bit
 (39 1)  (261 145)  (261 145)  LC_0 Logic Functioning bit
 (40 1)  (262 145)  (262 145)  LC_0 Logic Functioning bit
 (41 1)  (263 145)  (263 145)  LC_0 Logic Functioning bit
 (43 1)  (265 145)  (265 145)  LC_0 Logic Functioning bit
 (1 2)  (223 146)  (223 146)  routing T_5_9.glb_netwk_4 <X> T_5_9.wire_logic_cluster/lc_7/clk
 (2 2)  (224 146)  (224 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (15 2)  (237 146)  (237 146)  routing T_5_9.sp4_h_r_13 <X> T_5_9.lc_trk_g0_5
 (16 2)  (238 146)  (238 146)  routing T_5_9.sp4_h_r_13 <X> T_5_9.lc_trk_g0_5
 (17 2)  (239 146)  (239 146)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (240 146)  (240 146)  routing T_5_9.sp4_h_r_13 <X> T_5_9.lc_trk_g0_5
 (6 4)  (228 148)  (228 148)  routing T_5_9.sp4_v_t_37 <X> T_5_9.sp4_v_b_3
 (14 4)  (236 148)  (236 148)  routing T_5_9.sp4_v_b_0 <X> T_5_9.lc_trk_g1_0
 (17 4)  (239 148)  (239 148)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (29 4)  (251 148)  (251 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (253 148)  (253 148)  routing T_5_9.lc_trk_g0_5 <X> T_5_9.wire_logic_cluster/lc_2/in_3
 (32 4)  (254 148)  (254 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (38 4)  (260 148)  (260 148)  LC_2 Logic Functioning bit
 (39 4)  (261 148)  (261 148)  LC_2 Logic Functioning bit
 (40 4)  (262 148)  (262 148)  LC_2 Logic Functioning bit
 (5 5)  (227 149)  (227 149)  routing T_5_9.sp4_v_t_37 <X> T_5_9.sp4_v_b_3
 (8 5)  (230 149)  (230 149)  routing T_5_9.sp4_h_l_41 <X> T_5_9.sp4_v_b_4
 (9 5)  (231 149)  (231 149)  routing T_5_9.sp4_h_l_41 <X> T_5_9.sp4_v_b_4
 (16 5)  (238 149)  (238 149)  routing T_5_9.sp4_v_b_0 <X> T_5_9.lc_trk_g1_0
 (17 5)  (239 149)  (239 149)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (18 5)  (240 149)  (240 149)  routing T_5_9.sp4_r_v_b_25 <X> T_5_9.lc_trk_g1_1
 (26 5)  (248 149)  (248 149)  routing T_5_9.lc_trk_g2_2 <X> T_5_9.wire_logic_cluster/lc_2/in_0
 (28 5)  (250 149)  (250 149)  routing T_5_9.lc_trk_g2_2 <X> T_5_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (251 149)  (251 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (252 149)  (252 149)  routing T_5_9.lc_trk_g0_3 <X> T_5_9.wire_logic_cluster/lc_2/in_1
 (32 5)  (254 149)  (254 149)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (258 149)  (258 149)  LC_2 Logic Functioning bit
 (38 5)  (260 149)  (260 149)  LC_2 Logic Functioning bit
 (39 5)  (261 149)  (261 149)  LC_2 Logic Functioning bit
 (41 5)  (263 149)  (263 149)  LC_2 Logic Functioning bit
 (43 5)  (265 149)  (265 149)  LC_2 Logic Functioning bit
 (22 6)  (244 150)  (244 150)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (246 150)  (246 150)  routing T_5_9.top_op_7 <X> T_5_9.lc_trk_g1_7
 (28 6)  (250 150)  (250 150)  routing T_5_9.lc_trk_g2_4 <X> T_5_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (251 150)  (251 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (252 150)  (252 150)  routing T_5_9.lc_trk_g2_4 <X> T_5_9.wire_logic_cluster/lc_3/in_1
 (31 6)  (253 150)  (253 150)  routing T_5_9.lc_trk_g1_7 <X> T_5_9.wire_logic_cluster/lc_3/in_3
 (32 6)  (254 150)  (254 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (256 150)  (256 150)  routing T_5_9.lc_trk_g1_7 <X> T_5_9.wire_logic_cluster/lc_3/in_3
 (36 6)  (258 150)  (258 150)  LC_3 Logic Functioning bit
 (37 6)  (259 150)  (259 150)  LC_3 Logic Functioning bit
 (39 6)  (261 150)  (261 150)  LC_3 Logic Functioning bit
 (43 6)  (265 150)  (265 150)  LC_3 Logic Functioning bit
 (45 6)  (267 150)  (267 150)  LC_3 Logic Functioning bit
 (48 6)  (270 150)  (270 150)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (50 6)  (272 150)  (272 150)  Cascade bit: LH_LC03_inmux02_5

 (21 7)  (243 151)  (243 151)  routing T_5_9.top_op_7 <X> T_5_9.lc_trk_g1_7
 (31 7)  (253 151)  (253 151)  routing T_5_9.lc_trk_g1_7 <X> T_5_9.wire_logic_cluster/lc_3/in_3
 (36 7)  (258 151)  (258 151)  LC_3 Logic Functioning bit
 (37 7)  (259 151)  (259 151)  LC_3 Logic Functioning bit
 (39 7)  (261 151)  (261 151)  LC_3 Logic Functioning bit
 (43 7)  (265 151)  (265 151)  LC_3 Logic Functioning bit
 (21 8)  (243 152)  (243 152)  routing T_5_9.sp4_v_t_14 <X> T_5_9.lc_trk_g2_3
 (22 8)  (244 152)  (244 152)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (245 152)  (245 152)  routing T_5_9.sp4_v_t_14 <X> T_5_9.lc_trk_g2_3
 (27 8)  (249 152)  (249 152)  routing T_5_9.lc_trk_g3_2 <X> T_5_9.wire_logic_cluster/lc_4/in_1
 (28 8)  (250 152)  (250 152)  routing T_5_9.lc_trk_g3_2 <X> T_5_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (251 152)  (251 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (253 152)  (253 152)  routing T_5_9.lc_trk_g3_6 <X> T_5_9.wire_logic_cluster/lc_4/in_3
 (32 8)  (254 152)  (254 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (255 152)  (255 152)  routing T_5_9.lc_trk_g3_6 <X> T_5_9.wire_logic_cluster/lc_4/in_3
 (34 8)  (256 152)  (256 152)  routing T_5_9.lc_trk_g3_6 <X> T_5_9.wire_logic_cluster/lc_4/in_3
 (35 8)  (257 152)  (257 152)  routing T_5_9.lc_trk_g2_4 <X> T_5_9.input_2_4
 (37 8)  (259 152)  (259 152)  LC_4 Logic Functioning bit
 (38 8)  (260 152)  (260 152)  LC_4 Logic Functioning bit
 (39 8)  (261 152)  (261 152)  LC_4 Logic Functioning bit
 (40 8)  (262 152)  (262 152)  LC_4 Logic Functioning bit
 (41 8)  (263 152)  (263 152)  LC_4 Logic Functioning bit
 (42 8)  (264 152)  (264 152)  LC_4 Logic Functioning bit
 (22 9)  (244 153)  (244 153)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (245 153)  (245 153)  routing T_5_9.sp4_v_b_42 <X> T_5_9.lc_trk_g2_2
 (24 9)  (246 153)  (246 153)  routing T_5_9.sp4_v_b_42 <X> T_5_9.lc_trk_g2_2
 (29 9)  (251 153)  (251 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (252 153)  (252 153)  routing T_5_9.lc_trk_g3_2 <X> T_5_9.wire_logic_cluster/lc_4/in_1
 (31 9)  (253 153)  (253 153)  routing T_5_9.lc_trk_g3_6 <X> T_5_9.wire_logic_cluster/lc_4/in_3
 (32 9)  (254 153)  (254 153)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (255 153)  (255 153)  routing T_5_9.lc_trk_g2_4 <X> T_5_9.input_2_4
 (36 9)  (258 153)  (258 153)  LC_4 Logic Functioning bit
 (38 9)  (260 153)  (260 153)  LC_4 Logic Functioning bit
 (39 9)  (261 153)  (261 153)  LC_4 Logic Functioning bit
 (40 9)  (262 153)  (262 153)  LC_4 Logic Functioning bit
 (41 9)  (263 153)  (263 153)  LC_4 Logic Functioning bit
 (42 9)  (264 153)  (264 153)  LC_4 Logic Functioning bit
 (43 9)  (265 153)  (265 153)  LC_4 Logic Functioning bit
 (15 11)  (237 155)  (237 155)  routing T_5_9.sp4_v_t_33 <X> T_5_9.lc_trk_g2_4
 (16 11)  (238 155)  (238 155)  routing T_5_9.sp4_v_t_33 <X> T_5_9.lc_trk_g2_4
 (17 11)  (239 155)  (239 155)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (27 12)  (249 156)  (249 156)  routing T_5_9.lc_trk_g1_0 <X> T_5_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (251 156)  (251 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (254 156)  (254 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (255 156)  (255 156)  routing T_5_9.lc_trk_g2_3 <X> T_5_9.wire_logic_cluster/lc_6/in_3
 (36 12)  (258 156)  (258 156)  LC_6 Logic Functioning bit
 (37 12)  (259 156)  (259 156)  LC_6 Logic Functioning bit
 (38 12)  (260 156)  (260 156)  LC_6 Logic Functioning bit
 (41 12)  (263 156)  (263 156)  LC_6 Logic Functioning bit
 (22 13)  (244 157)  (244 157)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (245 157)  (245 157)  routing T_5_9.sp4_v_b_42 <X> T_5_9.lc_trk_g3_2
 (24 13)  (246 157)  (246 157)  routing T_5_9.sp4_v_b_42 <X> T_5_9.lc_trk_g3_2
 (27 13)  (249 157)  (249 157)  routing T_5_9.lc_trk_g1_1 <X> T_5_9.wire_logic_cluster/lc_6/in_0
 (29 13)  (251 157)  (251 157)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (253 157)  (253 157)  routing T_5_9.lc_trk_g2_3 <X> T_5_9.wire_logic_cluster/lc_6/in_3
 (32 13)  (254 157)  (254 157)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (258 157)  (258 157)  LC_6 Logic Functioning bit
 (37 13)  (259 157)  (259 157)  LC_6 Logic Functioning bit
 (25 14)  (247 158)  (247 158)  routing T_5_9.rgt_op_6 <X> T_5_9.lc_trk_g3_6
 (26 14)  (248 158)  (248 158)  routing T_5_9.lc_trk_g3_4 <X> T_5_9.wire_logic_cluster/lc_7/in_0
 (29 14)  (251 158)  (251 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (254 158)  (254 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (255 158)  (255 158)  routing T_5_9.lc_trk_g2_2 <X> T_5_9.wire_logic_cluster/lc_7/in_3
 (36 14)  (258 158)  (258 158)  LC_7 Logic Functioning bit
 (37 14)  (259 158)  (259 158)  LC_7 Logic Functioning bit
 (38 14)  (260 158)  (260 158)  LC_7 Logic Functioning bit
 (39 14)  (261 158)  (261 158)  LC_7 Logic Functioning bit
 (40 14)  (262 158)  (262 158)  LC_7 Logic Functioning bit
 (41 14)  (263 158)  (263 158)  LC_7 Logic Functioning bit
 (50 14)  (272 158)  (272 158)  Cascade bit: LH_LC07_inmux02_5

 (8 15)  (230 159)  (230 159)  routing T_5_9.sp4_h_l_47 <X> T_5_9.sp4_v_t_47
 (17 15)  (239 159)  (239 159)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (244 159)  (244 159)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (246 159)  (246 159)  routing T_5_9.rgt_op_6 <X> T_5_9.lc_trk_g3_6
 (27 15)  (249 159)  (249 159)  routing T_5_9.lc_trk_g3_4 <X> T_5_9.wire_logic_cluster/lc_7/in_0
 (28 15)  (250 159)  (250 159)  routing T_5_9.lc_trk_g3_4 <X> T_5_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (251 159)  (251 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (253 159)  (253 159)  routing T_5_9.lc_trk_g2_2 <X> T_5_9.wire_logic_cluster/lc_7/in_3
 (36 15)  (258 159)  (258 159)  LC_7 Logic Functioning bit
 (38 15)  (260 159)  (260 159)  LC_7 Logic Functioning bit
 (40 15)  (262 159)  (262 159)  LC_7 Logic Functioning bit
 (41 15)  (263 159)  (263 159)  LC_7 Logic Functioning bit


LogicTile_6_9

 (14 0)  (290 144)  (290 144)  routing T_6_9.wire_logic_cluster/lc_0/out <X> T_6_9.lc_trk_g0_0
 (21 0)  (297 144)  (297 144)  routing T_6_9.wire_logic_cluster/lc_3/out <X> T_6_9.lc_trk_g0_3
 (22 0)  (298 144)  (298 144)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (302 144)  (302 144)  routing T_6_9.lc_trk_g3_5 <X> T_6_9.wire_logic_cluster/lc_0/in_0
 (28 0)  (304 144)  (304 144)  routing T_6_9.lc_trk_g2_5 <X> T_6_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (305 144)  (305 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (306 144)  (306 144)  routing T_6_9.lc_trk_g2_5 <X> T_6_9.wire_logic_cluster/lc_0/in_1
 (32 0)  (308 144)  (308 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (312 144)  (312 144)  LC_0 Logic Functioning bit
 (38 0)  (314 144)  (314 144)  LC_0 Logic Functioning bit
 (17 1)  (293 145)  (293 145)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (298 145)  (298 145)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (301 145)  (301 145)  routing T_6_9.sp4_r_v_b_33 <X> T_6_9.lc_trk_g0_2
 (27 1)  (303 145)  (303 145)  routing T_6_9.lc_trk_g3_5 <X> T_6_9.wire_logic_cluster/lc_0/in_0
 (28 1)  (304 145)  (304 145)  routing T_6_9.lc_trk_g3_5 <X> T_6_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (305 145)  (305 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (307 145)  (307 145)  routing T_6_9.lc_trk_g0_3 <X> T_6_9.wire_logic_cluster/lc_0/in_3
 (14 2)  (290 146)  (290 146)  routing T_6_9.wire_logic_cluster/lc_4/out <X> T_6_9.lc_trk_g0_4
 (26 2)  (302 146)  (302 146)  routing T_6_9.lc_trk_g2_5 <X> T_6_9.wire_logic_cluster/lc_1/in_0
 (29 2)  (305 146)  (305 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (307 146)  (307 146)  routing T_6_9.lc_trk_g1_5 <X> T_6_9.wire_logic_cluster/lc_1/in_3
 (32 2)  (308 146)  (308 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (310 146)  (310 146)  routing T_6_9.lc_trk_g1_5 <X> T_6_9.wire_logic_cluster/lc_1/in_3
 (17 3)  (293 147)  (293 147)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (28 3)  (304 147)  (304 147)  routing T_6_9.lc_trk_g2_5 <X> T_6_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (305 147)  (305 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (306 147)  (306 147)  routing T_6_9.lc_trk_g0_2 <X> T_6_9.wire_logic_cluster/lc_1/in_1
 (32 3)  (308 147)  (308 147)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (311 147)  (311 147)  routing T_6_9.lc_trk_g0_3 <X> T_6_9.input_2_1
 (38 3)  (314 147)  (314 147)  LC_1 Logic Functioning bit
 (40 3)  (316 147)  (316 147)  LC_1 Logic Functioning bit
 (41 3)  (317 147)  (317 147)  LC_1 Logic Functioning bit
 (42 3)  (318 147)  (318 147)  LC_1 Logic Functioning bit
 (15 4)  (291 148)  (291 148)  routing T_6_9.top_op_1 <X> T_6_9.lc_trk_g1_1
 (17 4)  (293 148)  (293 148)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (26 4)  (302 148)  (302 148)  routing T_6_9.lc_trk_g1_5 <X> T_6_9.wire_logic_cluster/lc_2/in_0
 (29 4)  (305 148)  (305 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (307 148)  (307 148)  routing T_6_9.lc_trk_g2_5 <X> T_6_9.wire_logic_cluster/lc_2/in_3
 (32 4)  (308 148)  (308 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (309 148)  (309 148)  routing T_6_9.lc_trk_g2_5 <X> T_6_9.wire_logic_cluster/lc_2/in_3
 (36 4)  (312 148)  (312 148)  LC_2 Logic Functioning bit
 (38 4)  (314 148)  (314 148)  LC_2 Logic Functioning bit
 (41 4)  (317 148)  (317 148)  LC_2 Logic Functioning bit
 (18 5)  (294 149)  (294 149)  routing T_6_9.top_op_1 <X> T_6_9.lc_trk_g1_1
 (22 5)  (298 149)  (298 149)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (299 149)  (299 149)  routing T_6_9.sp4_v_b_18 <X> T_6_9.lc_trk_g1_2
 (24 5)  (300 149)  (300 149)  routing T_6_9.sp4_v_b_18 <X> T_6_9.lc_trk_g1_2
 (27 5)  (303 149)  (303 149)  routing T_6_9.lc_trk_g1_5 <X> T_6_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (305 149)  (305 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (306 149)  (306 149)  routing T_6_9.lc_trk_g0_3 <X> T_6_9.wire_logic_cluster/lc_2/in_1
 (32 5)  (308 149)  (308 149)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (310 149)  (310 149)  routing T_6_9.lc_trk_g1_1 <X> T_6_9.input_2_2
 (37 5)  (313 149)  (313 149)  LC_2 Logic Functioning bit
 (38 5)  (314 149)  (314 149)  LC_2 Logic Functioning bit
 (39 5)  (315 149)  (315 149)  LC_2 Logic Functioning bit
 (41 5)  (317 149)  (317 149)  LC_2 Logic Functioning bit
 (16 6)  (292 150)  (292 150)  routing T_6_9.sp4_v_b_5 <X> T_6_9.lc_trk_g1_5
 (17 6)  (293 150)  (293 150)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (294 150)  (294 150)  routing T_6_9.sp4_v_b_5 <X> T_6_9.lc_trk_g1_5
 (29 6)  (305 150)  (305 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (307 150)  (307 150)  routing T_6_9.lc_trk_g0_4 <X> T_6_9.wire_logic_cluster/lc_3/in_3
 (32 6)  (308 150)  (308 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (37 6)  (313 150)  (313 150)  LC_3 Logic Functioning bit
 (50 6)  (326 150)  (326 150)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (302 151)  (302 151)  routing T_6_9.lc_trk_g0_3 <X> T_6_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (305 151)  (305 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (37 7)  (313 151)  (313 151)  LC_3 Logic Functioning bit
 (40 7)  (316 151)  (316 151)  LC_3 Logic Functioning bit
 (42 7)  (318 151)  (318 151)  LC_3 Logic Functioning bit
 (11 8)  (287 152)  (287 152)  routing T_6_9.sp4_v_t_40 <X> T_6_9.sp4_v_b_8
 (26 8)  (302 152)  (302 152)  routing T_6_9.lc_trk_g3_5 <X> T_6_9.wire_logic_cluster/lc_4/in_0
 (31 8)  (307 152)  (307 152)  routing T_6_9.lc_trk_g2_5 <X> T_6_9.wire_logic_cluster/lc_4/in_3
 (32 8)  (308 152)  (308 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (309 152)  (309 152)  routing T_6_9.lc_trk_g2_5 <X> T_6_9.wire_logic_cluster/lc_4/in_3
 (36 8)  (312 152)  (312 152)  LC_4 Logic Functioning bit
 (38 8)  (314 152)  (314 152)  LC_4 Logic Functioning bit
 (39 8)  (315 152)  (315 152)  LC_4 Logic Functioning bit
 (40 8)  (316 152)  (316 152)  LC_4 Logic Functioning bit
 (41 8)  (317 152)  (317 152)  LC_4 Logic Functioning bit
 (42 8)  (318 152)  (318 152)  LC_4 Logic Functioning bit
 (43 8)  (319 152)  (319 152)  LC_4 Logic Functioning bit
 (50 8)  (326 152)  (326 152)  Cascade bit: LH_LC04_inmux02_5

 (12 9)  (288 153)  (288 153)  routing T_6_9.sp4_v_t_40 <X> T_6_9.sp4_v_b_8
 (27 9)  (303 153)  (303 153)  routing T_6_9.lc_trk_g3_5 <X> T_6_9.wire_logic_cluster/lc_4/in_0
 (28 9)  (304 153)  (304 153)  routing T_6_9.lc_trk_g3_5 <X> T_6_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (305 153)  (305 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (37 9)  (313 153)  (313 153)  LC_4 Logic Functioning bit
 (38 9)  (314 153)  (314 153)  LC_4 Logic Functioning bit
 (39 9)  (315 153)  (315 153)  LC_4 Logic Functioning bit
 (40 9)  (316 153)  (316 153)  LC_4 Logic Functioning bit
 (41 9)  (317 153)  (317 153)  LC_4 Logic Functioning bit
 (42 9)  (318 153)  (318 153)  LC_4 Logic Functioning bit
 (43 9)  (319 153)  (319 153)  LC_4 Logic Functioning bit
 (17 10)  (293 154)  (293 154)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (294 154)  (294 154)  routing T_6_9.wire_logic_cluster/lc_5/out <X> T_6_9.lc_trk_g2_5
 (26 10)  (302 154)  (302 154)  routing T_6_9.lc_trk_g2_5 <X> T_6_9.wire_logic_cluster/lc_5/in_0
 (29 10)  (305 154)  (305 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (308 154)  (308 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (309 154)  (309 154)  routing T_6_9.lc_trk_g3_1 <X> T_6_9.wire_logic_cluster/lc_5/in_3
 (34 10)  (310 154)  (310 154)  routing T_6_9.lc_trk_g3_1 <X> T_6_9.wire_logic_cluster/lc_5/in_3
 (37 10)  (313 154)  (313 154)  LC_5 Logic Functioning bit
 (50 10)  (326 154)  (326 154)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (290 155)  (290 155)  routing T_6_9.sp12_v_b_20 <X> T_6_9.lc_trk_g2_4
 (16 11)  (292 155)  (292 155)  routing T_6_9.sp12_v_b_20 <X> T_6_9.lc_trk_g2_4
 (17 11)  (293 155)  (293 155)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (28 11)  (304 155)  (304 155)  routing T_6_9.lc_trk_g2_5 <X> T_6_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (305 155)  (305 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (37 11)  (313 155)  (313 155)  LC_5 Logic Functioning bit
 (39 11)  (315 155)  (315 155)  LC_5 Logic Functioning bit
 (40 11)  (316 155)  (316 155)  LC_5 Logic Functioning bit
 (17 12)  (293 156)  (293 156)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (294 156)  (294 156)  routing T_6_9.wire_logic_cluster/lc_1/out <X> T_6_9.lc_trk_g3_1
 (21 12)  (297 156)  (297 156)  routing T_6_9.sp4_h_r_35 <X> T_6_9.lc_trk_g3_3
 (22 12)  (298 156)  (298 156)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (299 156)  (299 156)  routing T_6_9.sp4_h_r_35 <X> T_6_9.lc_trk_g3_3
 (24 12)  (300 156)  (300 156)  routing T_6_9.sp4_h_r_35 <X> T_6_9.lc_trk_g3_3
 (32 12)  (308 156)  (308 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (38 12)  (314 156)  (314 156)  LC_6 Logic Functioning bit
 (39 12)  (315 156)  (315 156)  LC_6 Logic Functioning bit
 (50 12)  (326 156)  (326 156)  Cascade bit: LH_LC06_inmux02_5

 (31 13)  (307 157)  (307 157)  routing T_6_9.lc_trk_g0_3 <X> T_6_9.wire_logic_cluster/lc_6/in_3
 (38 13)  (314 157)  (314 157)  LC_6 Logic Functioning bit
 (39 13)  (315 157)  (315 157)  LC_6 Logic Functioning bit
 (9 14)  (285 158)  (285 158)  routing T_6_9.sp4_v_b_10 <X> T_6_9.sp4_h_l_47
 (17 14)  (293 158)  (293 158)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (27 14)  (303 158)  (303 158)  routing T_6_9.lc_trk_g3_3 <X> T_6_9.wire_logic_cluster/lc_7/in_1
 (28 14)  (304 158)  (304 158)  routing T_6_9.lc_trk_g3_3 <X> T_6_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (305 158)  (305 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (307 158)  (307 158)  routing T_6_9.lc_trk_g2_4 <X> T_6_9.wire_logic_cluster/lc_7/in_3
 (32 14)  (308 158)  (308 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (309 158)  (309 158)  routing T_6_9.lc_trk_g2_4 <X> T_6_9.wire_logic_cluster/lc_7/in_3
 (36 14)  (312 158)  (312 158)  LC_7 Logic Functioning bit
 (38 14)  (314 158)  (314 158)  LC_7 Logic Functioning bit
 (18 15)  (294 159)  (294 159)  routing T_6_9.sp4_r_v_b_45 <X> T_6_9.lc_trk_g3_5
 (26 15)  (302 159)  (302 159)  routing T_6_9.lc_trk_g1_2 <X> T_6_9.wire_logic_cluster/lc_7/in_0
 (27 15)  (303 159)  (303 159)  routing T_6_9.lc_trk_g1_2 <X> T_6_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (305 159)  (305 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (306 159)  (306 159)  routing T_6_9.lc_trk_g3_3 <X> T_6_9.wire_logic_cluster/lc_7/in_1
 (48 15)  (324 159)  (324 159)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_7_9

 (22 1)  (356 145)  (356 145)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (359 145)  (359 145)  routing T_7_9.sp4_r_v_b_33 <X> T_7_9.lc_trk_g0_2
 (17 2)  (351 146)  (351 146)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (26 2)  (360 146)  (360 146)  routing T_7_9.lc_trk_g0_5 <X> T_7_9.wire_logic_cluster/lc_1/in_0
 (27 2)  (361 146)  (361 146)  routing T_7_9.lc_trk_g3_5 <X> T_7_9.wire_logic_cluster/lc_1/in_1
 (28 2)  (362 146)  (362 146)  routing T_7_9.lc_trk_g3_5 <X> T_7_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (363 146)  (363 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (364 146)  (364 146)  routing T_7_9.lc_trk_g3_5 <X> T_7_9.wire_logic_cluster/lc_1/in_1
 (32 2)  (366 146)  (366 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (367 146)  (367 146)  routing T_7_9.lc_trk_g2_0 <X> T_7_9.wire_logic_cluster/lc_1/in_3
 (35 2)  (369 146)  (369 146)  routing T_7_9.lc_trk_g3_6 <X> T_7_9.input_2_1
 (38 2)  (372 146)  (372 146)  LC_1 Logic Functioning bit
 (39 2)  (373 146)  (373 146)  LC_1 Logic Functioning bit
 (40 2)  (374 146)  (374 146)  LC_1 Logic Functioning bit
 (41 2)  (375 146)  (375 146)  LC_1 Logic Functioning bit
 (18 3)  (352 147)  (352 147)  routing T_7_9.sp4_r_v_b_29 <X> T_7_9.lc_trk_g0_5
 (22 3)  (356 147)  (356 147)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (359 147)  (359 147)  routing T_7_9.sp4_r_v_b_30 <X> T_7_9.lc_trk_g0_6
 (29 3)  (363 147)  (363 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (366 147)  (366 147)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (367 147)  (367 147)  routing T_7_9.lc_trk_g3_6 <X> T_7_9.input_2_1
 (34 3)  (368 147)  (368 147)  routing T_7_9.lc_trk_g3_6 <X> T_7_9.input_2_1
 (35 3)  (369 147)  (369 147)  routing T_7_9.lc_trk_g3_6 <X> T_7_9.input_2_1
 (39 3)  (373 147)  (373 147)  LC_1 Logic Functioning bit
 (40 3)  (374 147)  (374 147)  LC_1 Logic Functioning bit
 (41 3)  (375 147)  (375 147)  LC_1 Logic Functioning bit
 (43 3)  (377 147)  (377 147)  LC_1 Logic Functioning bit
 (14 4)  (348 148)  (348 148)  routing T_7_9.sp4_h_l_5 <X> T_7_9.lc_trk_g1_0
 (29 4)  (363 148)  (363 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (364 148)  (364 148)  routing T_7_9.lc_trk_g0_5 <X> T_7_9.wire_logic_cluster/lc_2/in_1
 (31 4)  (365 148)  (365 148)  routing T_7_9.lc_trk_g3_4 <X> T_7_9.wire_logic_cluster/lc_2/in_3
 (32 4)  (366 148)  (366 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (367 148)  (367 148)  routing T_7_9.lc_trk_g3_4 <X> T_7_9.wire_logic_cluster/lc_2/in_3
 (34 4)  (368 148)  (368 148)  routing T_7_9.lc_trk_g3_4 <X> T_7_9.wire_logic_cluster/lc_2/in_3
 (35 4)  (369 148)  (369 148)  routing T_7_9.lc_trk_g3_5 <X> T_7_9.input_2_2
 (36 4)  (370 148)  (370 148)  LC_2 Logic Functioning bit
 (13 5)  (347 149)  (347 149)  routing T_7_9.sp4_v_t_37 <X> T_7_9.sp4_h_r_5
 (14 5)  (348 149)  (348 149)  routing T_7_9.sp4_h_l_5 <X> T_7_9.lc_trk_g1_0
 (15 5)  (349 149)  (349 149)  routing T_7_9.sp4_h_l_5 <X> T_7_9.lc_trk_g1_0
 (16 5)  (350 149)  (350 149)  routing T_7_9.sp4_h_l_5 <X> T_7_9.lc_trk_g1_0
 (17 5)  (351 149)  (351 149)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (26 5)  (360 149)  (360 149)  routing T_7_9.lc_trk_g2_2 <X> T_7_9.wire_logic_cluster/lc_2/in_0
 (28 5)  (362 149)  (362 149)  routing T_7_9.lc_trk_g2_2 <X> T_7_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (363 149)  (363 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (366 149)  (366 149)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (367 149)  (367 149)  routing T_7_9.lc_trk_g3_5 <X> T_7_9.input_2_2
 (34 5)  (368 149)  (368 149)  routing T_7_9.lc_trk_g3_5 <X> T_7_9.input_2_2
 (36 5)  (370 149)  (370 149)  LC_2 Logic Functioning bit
 (43 5)  (377 149)  (377 149)  LC_2 Logic Functioning bit
 (53 5)  (387 149)  (387 149)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (29 6)  (363 150)  (363 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (365 150)  (365 150)  routing T_7_9.lc_trk_g0_6 <X> T_7_9.wire_logic_cluster/lc_3/in_3
 (32 6)  (366 150)  (366 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (37 6)  (371 150)  (371 150)  LC_3 Logic Functioning bit
 (39 6)  (373 150)  (373 150)  LC_3 Logic Functioning bit
 (46 6)  (380 150)  (380 150)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (30 7)  (364 151)  (364 151)  routing T_7_9.lc_trk_g0_2 <X> T_7_9.wire_logic_cluster/lc_3/in_1
 (31 7)  (365 151)  (365 151)  routing T_7_9.lc_trk_g0_6 <X> T_7_9.wire_logic_cluster/lc_3/in_3
 (37 7)  (371 151)  (371 151)  LC_3 Logic Functioning bit
 (39 7)  (373 151)  (373 151)  LC_3 Logic Functioning bit
 (48 7)  (382 151)  (382 151)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (53 7)  (387 151)  (387 151)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (14 8)  (348 152)  (348 152)  routing T_7_9.sp4_v_t_21 <X> T_7_9.lc_trk_g2_0
 (25 8)  (359 152)  (359 152)  routing T_7_9.sp4_h_r_42 <X> T_7_9.lc_trk_g2_2
 (27 8)  (361 152)  (361 152)  routing T_7_9.lc_trk_g1_0 <X> T_7_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (363 152)  (363 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (365 152)  (365 152)  routing T_7_9.lc_trk_g0_5 <X> T_7_9.wire_logic_cluster/lc_4/in_3
 (32 8)  (366 152)  (366 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (35 8)  (369 152)  (369 152)  routing T_7_9.lc_trk_g0_6 <X> T_7_9.input_2_4
 (37 8)  (371 152)  (371 152)  LC_4 Logic Functioning bit
 (39 8)  (373 152)  (373 152)  LC_4 Logic Functioning bit
 (40 8)  (374 152)  (374 152)  LC_4 Logic Functioning bit
 (42 8)  (376 152)  (376 152)  LC_4 Logic Functioning bit
 (14 9)  (348 153)  (348 153)  routing T_7_9.sp4_v_t_21 <X> T_7_9.lc_trk_g2_0
 (16 9)  (350 153)  (350 153)  routing T_7_9.sp4_v_t_21 <X> T_7_9.lc_trk_g2_0
 (17 9)  (351 153)  (351 153)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (22 9)  (356 153)  (356 153)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (357 153)  (357 153)  routing T_7_9.sp4_h_r_42 <X> T_7_9.lc_trk_g2_2
 (24 9)  (358 153)  (358 153)  routing T_7_9.sp4_h_r_42 <X> T_7_9.lc_trk_g2_2
 (25 9)  (359 153)  (359 153)  routing T_7_9.sp4_h_r_42 <X> T_7_9.lc_trk_g2_2
 (28 9)  (362 153)  (362 153)  routing T_7_9.lc_trk_g2_0 <X> T_7_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (363 153)  (363 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (366 153)  (366 153)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (369 153)  (369 153)  routing T_7_9.lc_trk_g0_6 <X> T_7_9.input_2_4
 (37 9)  (371 153)  (371 153)  LC_4 Logic Functioning bit
 (39 9)  (373 153)  (373 153)  LC_4 Logic Functioning bit
 (40 9)  (374 153)  (374 153)  LC_4 Logic Functioning bit
 (43 9)  (377 153)  (377 153)  LC_4 Logic Functioning bit
 (26 10)  (360 154)  (360 154)  routing T_7_9.lc_trk_g0_5 <X> T_7_9.wire_logic_cluster/lc_5/in_0
 (29 10)  (363 154)  (363 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (364 154)  (364 154)  routing T_7_9.lc_trk_g0_6 <X> T_7_9.wire_logic_cluster/lc_5/in_1
 (31 10)  (365 154)  (365 154)  routing T_7_9.lc_trk_g2_4 <X> T_7_9.wire_logic_cluster/lc_5/in_3
 (32 10)  (366 154)  (366 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (367 154)  (367 154)  routing T_7_9.lc_trk_g2_4 <X> T_7_9.wire_logic_cluster/lc_5/in_3
 (37 10)  (371 154)  (371 154)  LC_5 Logic Functioning bit
 (42 10)  (376 154)  (376 154)  LC_5 Logic Functioning bit
 (43 10)  (377 154)  (377 154)  LC_5 Logic Functioning bit
 (50 10)  (384 154)  (384 154)  Cascade bit: LH_LC05_inmux02_5

 (17 11)  (351 155)  (351 155)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (29 11)  (363 155)  (363 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (364 155)  (364 155)  routing T_7_9.lc_trk_g0_6 <X> T_7_9.wire_logic_cluster/lc_5/in_1
 (36 11)  (370 155)  (370 155)  LC_5 Logic Functioning bit
 (37 11)  (371 155)  (371 155)  LC_5 Logic Functioning bit
 (42 11)  (376 155)  (376 155)  LC_5 Logic Functioning bit
 (43 11)  (377 155)  (377 155)  LC_5 Logic Functioning bit
 (46 11)  (380 155)  (380 155)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (11 12)  (345 156)  (345 156)  routing T_7_9.sp4_v_t_45 <X> T_7_9.sp4_v_b_11
 (12 13)  (346 157)  (346 157)  routing T_7_9.sp4_v_t_45 <X> T_7_9.sp4_v_b_11
 (16 14)  (350 158)  (350 158)  routing T_7_9.sp4_v_t_16 <X> T_7_9.lc_trk_g3_5
 (17 14)  (351 158)  (351 158)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (352 158)  (352 158)  routing T_7_9.sp4_v_t_16 <X> T_7_9.lc_trk_g3_5
 (25 14)  (359 158)  (359 158)  routing T_7_9.sp4_v_b_30 <X> T_7_9.lc_trk_g3_6
 (14 15)  (348 159)  (348 159)  routing T_7_9.sp12_v_b_20 <X> T_7_9.lc_trk_g3_4
 (16 15)  (350 159)  (350 159)  routing T_7_9.sp12_v_b_20 <X> T_7_9.lc_trk_g3_4
 (17 15)  (351 159)  (351 159)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (22 15)  (356 159)  (356 159)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (357 159)  (357 159)  routing T_7_9.sp4_v_b_30 <X> T_7_9.lc_trk_g3_6


LogicTile_8_9

 (15 0)  (403 144)  (403 144)  routing T_8_9.lft_op_1 <X> T_8_9.lc_trk_g0_1
 (17 0)  (405 144)  (405 144)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (406 144)  (406 144)  routing T_8_9.lft_op_1 <X> T_8_9.lc_trk_g0_1
 (21 0)  (409 144)  (409 144)  routing T_8_9.wire_logic_cluster/lc_3/out <X> T_8_9.lc_trk_g0_3
 (22 0)  (410 144)  (410 144)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (417 144)  (417 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (419 144)  (419 144)  routing T_8_9.lc_trk_g2_7 <X> T_8_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (420 144)  (420 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (421 144)  (421 144)  routing T_8_9.lc_trk_g2_7 <X> T_8_9.wire_logic_cluster/lc_0/in_3
 (36 0)  (424 144)  (424 144)  LC_0 Logic Functioning bit
 (38 0)  (426 144)  (426 144)  LC_0 Logic Functioning bit
 (8 1)  (396 145)  (396 145)  routing T_8_9.sp4_h_l_42 <X> T_8_9.sp4_v_b_1
 (9 1)  (397 145)  (397 145)  routing T_8_9.sp4_h_l_42 <X> T_8_9.sp4_v_b_1
 (10 1)  (398 145)  (398 145)  routing T_8_9.sp4_h_l_42 <X> T_8_9.sp4_v_b_1
 (26 1)  (414 145)  (414 145)  routing T_8_9.lc_trk_g1_3 <X> T_8_9.wire_logic_cluster/lc_0/in_0
 (27 1)  (415 145)  (415 145)  routing T_8_9.lc_trk_g1_3 <X> T_8_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (417 145)  (417 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (418 145)  (418 145)  routing T_8_9.lc_trk_g0_3 <X> T_8_9.wire_logic_cluster/lc_0/in_1
 (31 1)  (419 145)  (419 145)  routing T_8_9.lc_trk_g2_7 <X> T_8_9.wire_logic_cluster/lc_0/in_3
 (36 1)  (424 145)  (424 145)  LC_0 Logic Functioning bit
 (37 1)  (425 145)  (425 145)  LC_0 Logic Functioning bit
 (38 1)  (426 145)  (426 145)  LC_0 Logic Functioning bit
 (39 1)  (427 145)  (427 145)  LC_0 Logic Functioning bit
 (41 1)  (429 145)  (429 145)  LC_0 Logic Functioning bit
 (43 1)  (431 145)  (431 145)  LC_0 Logic Functioning bit
 (52 1)  (440 145)  (440 145)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (14 2)  (402 146)  (402 146)  routing T_8_9.sp4_v_t_1 <X> T_8_9.lc_trk_g0_4
 (4 3)  (392 147)  (392 147)  routing T_8_9.sp4_v_b_7 <X> T_8_9.sp4_h_l_37
 (14 3)  (402 147)  (402 147)  routing T_8_9.sp4_v_t_1 <X> T_8_9.lc_trk_g0_4
 (16 3)  (404 147)  (404 147)  routing T_8_9.sp4_v_t_1 <X> T_8_9.lc_trk_g0_4
 (17 3)  (405 147)  (405 147)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (13 4)  (401 148)  (401 148)  routing T_8_9.sp4_v_t_40 <X> T_8_9.sp4_v_b_5
 (15 4)  (403 148)  (403 148)  routing T_8_9.top_op_1 <X> T_8_9.lc_trk_g1_1
 (17 4)  (405 148)  (405 148)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (409 148)  (409 148)  routing T_8_9.lft_op_3 <X> T_8_9.lc_trk_g1_3
 (22 4)  (410 148)  (410 148)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (412 148)  (412 148)  routing T_8_9.lft_op_3 <X> T_8_9.lc_trk_g1_3
 (18 5)  (406 149)  (406 149)  routing T_8_9.top_op_1 <X> T_8_9.lc_trk_g1_1
 (26 6)  (414 150)  (414 150)  routing T_8_9.lc_trk_g3_6 <X> T_8_9.wire_logic_cluster/lc_3/in_0
 (27 6)  (415 150)  (415 150)  routing T_8_9.lc_trk_g1_1 <X> T_8_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (417 150)  (417 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (419 150)  (419 150)  routing T_8_9.lc_trk_g0_4 <X> T_8_9.wire_logic_cluster/lc_3/in_3
 (32 6)  (420 150)  (420 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (424 150)  (424 150)  LC_3 Logic Functioning bit
 (38 6)  (426 150)  (426 150)  LC_3 Logic Functioning bit
 (26 7)  (414 151)  (414 151)  routing T_8_9.lc_trk_g3_6 <X> T_8_9.wire_logic_cluster/lc_3/in_0
 (27 7)  (415 151)  (415 151)  routing T_8_9.lc_trk_g3_6 <X> T_8_9.wire_logic_cluster/lc_3/in_0
 (28 7)  (416 151)  (416 151)  routing T_8_9.lc_trk_g3_6 <X> T_8_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (417 151)  (417 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (36 7)  (424 151)  (424 151)  LC_3 Logic Functioning bit
 (37 7)  (425 151)  (425 151)  LC_3 Logic Functioning bit
 (38 7)  (426 151)  (426 151)  LC_3 Logic Functioning bit
 (39 7)  (427 151)  (427 151)  LC_3 Logic Functioning bit
 (41 7)  (429 151)  (429 151)  LC_3 Logic Functioning bit
 (43 7)  (431 151)  (431 151)  LC_3 Logic Functioning bit
 (21 8)  (409 152)  (409 152)  routing T_8_9.sp4_h_r_35 <X> T_8_9.lc_trk_g2_3
 (22 8)  (410 152)  (410 152)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (411 152)  (411 152)  routing T_8_9.sp4_h_r_35 <X> T_8_9.lc_trk_g2_3
 (24 8)  (412 152)  (412 152)  routing T_8_9.sp4_h_r_35 <X> T_8_9.lc_trk_g2_3
 (25 8)  (413 152)  (413 152)  routing T_8_9.rgt_op_2 <X> T_8_9.lc_trk_g2_2
 (28 8)  (416 152)  (416 152)  routing T_8_9.lc_trk_g2_3 <X> T_8_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (417 152)  (417 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (419 152)  (419 152)  routing T_8_9.lc_trk_g2_5 <X> T_8_9.wire_logic_cluster/lc_4/in_3
 (32 8)  (420 152)  (420 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (421 152)  (421 152)  routing T_8_9.lc_trk_g2_5 <X> T_8_9.wire_logic_cluster/lc_4/in_3
 (36 8)  (424 152)  (424 152)  LC_4 Logic Functioning bit
 (37 8)  (425 152)  (425 152)  LC_4 Logic Functioning bit
 (38 8)  (426 152)  (426 152)  LC_4 Logic Functioning bit
 (42 8)  (430 152)  (430 152)  LC_4 Logic Functioning bit
 (50 8)  (438 152)  (438 152)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (410 153)  (410 153)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (412 153)  (412 153)  routing T_8_9.rgt_op_2 <X> T_8_9.lc_trk_g2_2
 (26 9)  (414 153)  (414 153)  routing T_8_9.lc_trk_g3_3 <X> T_8_9.wire_logic_cluster/lc_4/in_0
 (27 9)  (415 153)  (415 153)  routing T_8_9.lc_trk_g3_3 <X> T_8_9.wire_logic_cluster/lc_4/in_0
 (28 9)  (416 153)  (416 153)  routing T_8_9.lc_trk_g3_3 <X> T_8_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (417 153)  (417 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (418 153)  (418 153)  routing T_8_9.lc_trk_g2_3 <X> T_8_9.wire_logic_cluster/lc_4/in_1
 (37 9)  (425 153)  (425 153)  LC_4 Logic Functioning bit
 (42 9)  (430 153)  (430 153)  LC_4 Logic Functioning bit
 (8 10)  (396 154)  (396 154)  routing T_8_9.sp4_v_t_36 <X> T_8_9.sp4_h_l_42
 (9 10)  (397 154)  (397 154)  routing T_8_9.sp4_v_t_36 <X> T_8_9.sp4_h_l_42
 (10 10)  (398 154)  (398 154)  routing T_8_9.sp4_v_t_36 <X> T_8_9.sp4_h_l_42
 (17 10)  (405 154)  (405 154)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (409 154)  (409 154)  routing T_8_9.sp4_h_l_34 <X> T_8_9.lc_trk_g2_7
 (22 10)  (410 154)  (410 154)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (411 154)  (411 154)  routing T_8_9.sp4_h_l_34 <X> T_8_9.lc_trk_g2_7
 (24 10)  (412 154)  (412 154)  routing T_8_9.sp4_h_l_34 <X> T_8_9.lc_trk_g2_7
 (28 10)  (416 154)  (416 154)  routing T_8_9.lc_trk_g2_2 <X> T_8_9.wire_logic_cluster/lc_5/in_1
 (29 10)  (417 154)  (417 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (419 154)  (419 154)  routing T_8_9.lc_trk_g2_6 <X> T_8_9.wire_logic_cluster/lc_5/in_3
 (32 10)  (420 154)  (420 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (421 154)  (421 154)  routing T_8_9.lc_trk_g2_6 <X> T_8_9.wire_logic_cluster/lc_5/in_3
 (36 10)  (424 154)  (424 154)  LC_5 Logic Functioning bit
 (38 10)  (426 154)  (426 154)  LC_5 Logic Functioning bit
 (42 10)  (430 154)  (430 154)  LC_5 Logic Functioning bit
 (43 10)  (431 154)  (431 154)  LC_5 Logic Functioning bit
 (50 10)  (438 154)  (438 154)  Cascade bit: LH_LC05_inmux02_5

 (18 11)  (406 155)  (406 155)  routing T_8_9.sp4_r_v_b_37 <X> T_8_9.lc_trk_g2_5
 (21 11)  (409 155)  (409 155)  routing T_8_9.sp4_h_l_34 <X> T_8_9.lc_trk_g2_7
 (22 11)  (410 155)  (410 155)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (30 11)  (418 155)  (418 155)  routing T_8_9.lc_trk_g2_2 <X> T_8_9.wire_logic_cluster/lc_5/in_1
 (31 11)  (419 155)  (419 155)  routing T_8_9.lc_trk_g2_6 <X> T_8_9.wire_logic_cluster/lc_5/in_3
 (36 11)  (424 155)  (424 155)  LC_5 Logic Functioning bit
 (38 11)  (426 155)  (426 155)  LC_5 Logic Functioning bit
 (42 11)  (430 155)  (430 155)  LC_5 Logic Functioning bit
 (43 11)  (431 155)  (431 155)  LC_5 Logic Functioning bit
 (52 11)  (440 155)  (440 155)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (22 12)  (410 156)  (410 156)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (414 156)  (414 156)  routing T_8_9.lc_trk_g0_4 <X> T_8_9.wire_logic_cluster/lc_6/in_0
 (29 12)  (417 156)  (417 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (420 156)  (420 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (421 156)  (421 156)  routing T_8_9.lc_trk_g3_0 <X> T_8_9.wire_logic_cluster/lc_6/in_3
 (34 12)  (422 156)  (422 156)  routing T_8_9.lc_trk_g3_0 <X> T_8_9.wire_logic_cluster/lc_6/in_3
 (41 12)  (429 156)  (429 156)  LC_6 Logic Functioning bit
 (43 12)  (431 156)  (431 156)  LC_6 Logic Functioning bit
 (47 12)  (435 156)  (435 156)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (52 12)  (440 156)  (440 156)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (14 13)  (402 157)  (402 157)  routing T_8_9.tnl_op_0 <X> T_8_9.lc_trk_g3_0
 (15 13)  (403 157)  (403 157)  routing T_8_9.tnl_op_0 <X> T_8_9.lc_trk_g3_0
 (17 13)  (405 157)  (405 157)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (21 13)  (409 157)  (409 157)  routing T_8_9.sp4_r_v_b_43 <X> T_8_9.lc_trk_g3_3
 (29 13)  (417 157)  (417 157)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (36 13)  (424 157)  (424 157)  LC_6 Logic Functioning bit
 (38 13)  (426 157)  (426 157)  LC_6 Logic Functioning bit
 (41 13)  (429 157)  (429 157)  LC_6 Logic Functioning bit
 (43 13)  (431 157)  (431 157)  LC_6 Logic Functioning bit
 (12 14)  (400 158)  (400 158)  routing T_8_9.sp4_v_b_11 <X> T_8_9.sp4_h_l_46
 (25 14)  (413 158)  (413 158)  routing T_8_9.sp4_v_b_30 <X> T_8_9.lc_trk_g3_6
 (22 15)  (410 159)  (410 159)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (411 159)  (411 159)  routing T_8_9.sp4_v_b_30 <X> T_8_9.lc_trk_g3_6


LogicTile_9_9

 (14 0)  (456 144)  (456 144)  routing T_9_9.lft_op_0 <X> T_9_9.lc_trk_g0_0
 (25 0)  (467 144)  (467 144)  routing T_9_9.sp4_h_l_7 <X> T_9_9.lc_trk_g0_2
 (28 0)  (470 144)  (470 144)  routing T_9_9.lc_trk_g2_1 <X> T_9_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (471 144)  (471 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (473 144)  (473 144)  routing T_9_9.lc_trk_g1_6 <X> T_9_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (474 144)  (474 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (476 144)  (476 144)  routing T_9_9.lc_trk_g1_6 <X> T_9_9.wire_logic_cluster/lc_0/in_3
 (35 0)  (477 144)  (477 144)  routing T_9_9.lc_trk_g2_6 <X> T_9_9.input_2_0
 (36 0)  (478 144)  (478 144)  LC_0 Logic Functioning bit
 (38 0)  (480 144)  (480 144)  LC_0 Logic Functioning bit
 (40 0)  (482 144)  (482 144)  LC_0 Logic Functioning bit
 (43 0)  (485 144)  (485 144)  LC_0 Logic Functioning bit
 (48 0)  (490 144)  (490 144)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (15 1)  (457 145)  (457 145)  routing T_9_9.lft_op_0 <X> T_9_9.lc_trk_g0_0
 (17 1)  (459 145)  (459 145)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (464 145)  (464 145)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (465 145)  (465 145)  routing T_9_9.sp4_h_l_7 <X> T_9_9.lc_trk_g0_2
 (24 1)  (466 145)  (466 145)  routing T_9_9.sp4_h_l_7 <X> T_9_9.lc_trk_g0_2
 (25 1)  (467 145)  (467 145)  routing T_9_9.sp4_h_l_7 <X> T_9_9.lc_trk_g0_2
 (26 1)  (468 145)  (468 145)  routing T_9_9.lc_trk_g2_2 <X> T_9_9.wire_logic_cluster/lc_0/in_0
 (28 1)  (470 145)  (470 145)  routing T_9_9.lc_trk_g2_2 <X> T_9_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (471 145)  (471 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (473 145)  (473 145)  routing T_9_9.lc_trk_g1_6 <X> T_9_9.wire_logic_cluster/lc_0/in_3
 (32 1)  (474 145)  (474 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (475 145)  (475 145)  routing T_9_9.lc_trk_g2_6 <X> T_9_9.input_2_0
 (35 1)  (477 145)  (477 145)  routing T_9_9.lc_trk_g2_6 <X> T_9_9.input_2_0
 (36 1)  (478 145)  (478 145)  LC_0 Logic Functioning bit
 (38 1)  (480 145)  (480 145)  LC_0 Logic Functioning bit
 (41 1)  (483 145)  (483 145)  LC_0 Logic Functioning bit
 (43 1)  (485 145)  (485 145)  LC_0 Logic Functioning bit
 (1 2)  (443 146)  (443 146)  routing T_9_9.glb_netwk_4 <X> T_9_9.wire_logic_cluster/lc_7/clk
 (2 2)  (444 146)  (444 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (15 2)  (457 146)  (457 146)  routing T_9_9.sp4_v_b_21 <X> T_9_9.lc_trk_g0_5
 (16 2)  (458 146)  (458 146)  routing T_9_9.sp4_v_b_21 <X> T_9_9.lc_trk_g0_5
 (17 2)  (459 146)  (459 146)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (21 2)  (463 146)  (463 146)  routing T_9_9.sp4_v_b_15 <X> T_9_9.lc_trk_g0_7
 (22 2)  (464 146)  (464 146)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (465 146)  (465 146)  routing T_9_9.sp4_v_b_15 <X> T_9_9.lc_trk_g0_7
 (26 2)  (468 146)  (468 146)  routing T_9_9.lc_trk_g2_5 <X> T_9_9.wire_logic_cluster/lc_1/in_0
 (27 2)  (469 146)  (469 146)  routing T_9_9.lc_trk_g1_1 <X> T_9_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (471 146)  (471 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (474 146)  (474 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (475 146)  (475 146)  routing T_9_9.lc_trk_g3_1 <X> T_9_9.wire_logic_cluster/lc_1/in_3
 (34 2)  (476 146)  (476 146)  routing T_9_9.lc_trk_g3_1 <X> T_9_9.wire_logic_cluster/lc_1/in_3
 (35 2)  (477 146)  (477 146)  routing T_9_9.lc_trk_g0_7 <X> T_9_9.input_2_1
 (36 2)  (478 146)  (478 146)  LC_1 Logic Functioning bit
 (38 2)  (480 146)  (480 146)  LC_1 Logic Functioning bit
 (40 2)  (482 146)  (482 146)  LC_1 Logic Functioning bit
 (41 2)  (483 146)  (483 146)  LC_1 Logic Functioning bit
 (43 2)  (485 146)  (485 146)  LC_1 Logic Functioning bit
 (21 3)  (463 147)  (463 147)  routing T_9_9.sp4_v_b_15 <X> T_9_9.lc_trk_g0_7
 (28 3)  (470 147)  (470 147)  routing T_9_9.lc_trk_g2_5 <X> T_9_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (471 147)  (471 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (474 147)  (474 147)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (477 147)  (477 147)  routing T_9_9.lc_trk_g0_7 <X> T_9_9.input_2_1
 (37 3)  (479 147)  (479 147)  LC_1 Logic Functioning bit
 (38 3)  (480 147)  (480 147)  LC_1 Logic Functioning bit
 (40 3)  (482 147)  (482 147)  LC_1 Logic Functioning bit
 (41 3)  (483 147)  (483 147)  LC_1 Logic Functioning bit
 (42 3)  (484 147)  (484 147)  LC_1 Logic Functioning bit
 (51 3)  (493 147)  (493 147)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (443 148)  (443 148)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (6 4)  (448 148)  (448 148)  routing T_9_9.sp4_h_r_10 <X> T_9_9.sp4_v_b_3
 (12 4)  (454 148)  (454 148)  routing T_9_9.sp4_v_b_5 <X> T_9_9.sp4_h_r_5
 (17 4)  (459 148)  (459 148)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (25 4)  (467 148)  (467 148)  routing T_9_9.sp4_v_b_10 <X> T_9_9.lc_trk_g1_2
 (26 4)  (468 148)  (468 148)  routing T_9_9.lc_trk_g1_7 <X> T_9_9.wire_logic_cluster/lc_2/in_0
 (28 4)  (470 148)  (470 148)  routing T_9_9.lc_trk_g2_5 <X> T_9_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (471 148)  (471 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (472 148)  (472 148)  routing T_9_9.lc_trk_g2_5 <X> T_9_9.wire_logic_cluster/lc_2/in_1
 (32 4)  (474 148)  (474 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (475 148)  (475 148)  routing T_9_9.lc_trk_g3_2 <X> T_9_9.wire_logic_cluster/lc_2/in_3
 (34 4)  (476 148)  (476 148)  routing T_9_9.lc_trk_g3_2 <X> T_9_9.wire_logic_cluster/lc_2/in_3
 (37 4)  (479 148)  (479 148)  LC_2 Logic Functioning bit
 (39 4)  (481 148)  (481 148)  LC_2 Logic Functioning bit
 (40 4)  (482 148)  (482 148)  LC_2 Logic Functioning bit
 (41 4)  (483 148)  (483 148)  LC_2 Logic Functioning bit
 (42 4)  (484 148)  (484 148)  LC_2 Logic Functioning bit
 (48 4)  (490 148)  (490 148)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (1 5)  (443 149)  (443 149)  routing T_9_9.lc_trk_g0_2 <X> T_9_9.wire_logic_cluster/lc_7/cen
 (11 5)  (453 149)  (453 149)  routing T_9_9.sp4_v_b_5 <X> T_9_9.sp4_h_r_5
 (22 5)  (464 149)  (464 149)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (465 149)  (465 149)  routing T_9_9.sp4_v_b_10 <X> T_9_9.lc_trk_g1_2
 (25 5)  (467 149)  (467 149)  routing T_9_9.sp4_v_b_10 <X> T_9_9.lc_trk_g1_2
 (26 5)  (468 149)  (468 149)  routing T_9_9.lc_trk_g1_7 <X> T_9_9.wire_logic_cluster/lc_2/in_0
 (27 5)  (469 149)  (469 149)  routing T_9_9.lc_trk_g1_7 <X> T_9_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (471 149)  (471 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (473 149)  (473 149)  routing T_9_9.lc_trk_g3_2 <X> T_9_9.wire_logic_cluster/lc_2/in_3
 (32 5)  (474 149)  (474 149)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (476 149)  (476 149)  routing T_9_9.lc_trk_g1_1 <X> T_9_9.input_2_2
 (38 5)  (480 149)  (480 149)  LC_2 Logic Functioning bit
 (40 5)  (482 149)  (482 149)  LC_2 Logic Functioning bit
 (41 5)  (483 149)  (483 149)  LC_2 Logic Functioning bit
 (21 6)  (463 150)  (463 150)  routing T_9_9.sp4_v_b_15 <X> T_9_9.lc_trk_g1_7
 (22 6)  (464 150)  (464 150)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (465 150)  (465 150)  routing T_9_9.sp4_v_b_15 <X> T_9_9.lc_trk_g1_7
 (25 6)  (467 150)  (467 150)  routing T_9_9.sp4_v_t_3 <X> T_9_9.lc_trk_g1_6
 (26 6)  (468 150)  (468 150)  routing T_9_9.lc_trk_g1_6 <X> T_9_9.wire_logic_cluster/lc_3/in_0
 (29 6)  (471 150)  (471 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (36 6)  (478 150)  (478 150)  LC_3 Logic Functioning bit
 (43 6)  (485 150)  (485 150)  LC_3 Logic Functioning bit
 (50 6)  (492 150)  (492 150)  Cascade bit: LH_LC03_inmux02_5

 (21 7)  (463 151)  (463 151)  routing T_9_9.sp4_v_b_15 <X> T_9_9.lc_trk_g1_7
 (22 7)  (464 151)  (464 151)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (465 151)  (465 151)  routing T_9_9.sp4_v_t_3 <X> T_9_9.lc_trk_g1_6
 (25 7)  (467 151)  (467 151)  routing T_9_9.sp4_v_t_3 <X> T_9_9.lc_trk_g1_6
 (26 7)  (468 151)  (468 151)  routing T_9_9.lc_trk_g1_6 <X> T_9_9.wire_logic_cluster/lc_3/in_0
 (27 7)  (469 151)  (469 151)  routing T_9_9.lc_trk_g1_6 <X> T_9_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (471 151)  (471 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (36 7)  (478 151)  (478 151)  LC_3 Logic Functioning bit
 (37 7)  (479 151)  (479 151)  LC_3 Logic Functioning bit
 (38 7)  (480 151)  (480 151)  LC_3 Logic Functioning bit
 (41 7)  (483 151)  (483 151)  LC_3 Logic Functioning bit
 (42 7)  (484 151)  (484 151)  LC_3 Logic Functioning bit
 (43 7)  (485 151)  (485 151)  LC_3 Logic Functioning bit
 (15 8)  (457 152)  (457 152)  routing T_9_9.sp4_v_t_28 <X> T_9_9.lc_trk_g2_1
 (16 8)  (458 152)  (458 152)  routing T_9_9.sp4_v_t_28 <X> T_9_9.lc_trk_g2_1
 (17 8)  (459 152)  (459 152)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (25 8)  (467 152)  (467 152)  routing T_9_9.sp4_v_t_23 <X> T_9_9.lc_trk_g2_2
 (27 8)  (469 152)  (469 152)  routing T_9_9.lc_trk_g1_2 <X> T_9_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (471 152)  (471 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (473 152)  (473 152)  routing T_9_9.lc_trk_g0_5 <X> T_9_9.wire_logic_cluster/lc_4/in_3
 (32 8)  (474 152)  (474 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (478 152)  (478 152)  LC_4 Logic Functioning bit
 (38 8)  (480 152)  (480 152)  LC_4 Logic Functioning bit
 (42 8)  (484 152)  (484 152)  LC_4 Logic Functioning bit
 (43 8)  (485 152)  (485 152)  LC_4 Logic Functioning bit
 (45 8)  (487 152)  (487 152)  LC_4 Logic Functioning bit
 (50 8)  (492 152)  (492 152)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (464 153)  (464 153)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (465 153)  (465 153)  routing T_9_9.sp4_v_t_23 <X> T_9_9.lc_trk_g2_2
 (25 9)  (467 153)  (467 153)  routing T_9_9.sp4_v_t_23 <X> T_9_9.lc_trk_g2_2
 (30 9)  (472 153)  (472 153)  routing T_9_9.lc_trk_g1_2 <X> T_9_9.wire_logic_cluster/lc_4/in_1
 (36 9)  (478 153)  (478 153)  LC_4 Logic Functioning bit
 (38 9)  (480 153)  (480 153)  LC_4 Logic Functioning bit
 (42 9)  (484 153)  (484 153)  LC_4 Logic Functioning bit
 (43 9)  (485 153)  (485 153)  LC_4 Logic Functioning bit
 (52 9)  (494 153)  (494 153)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (15 10)  (457 154)  (457 154)  routing T_9_9.sp4_h_l_16 <X> T_9_9.lc_trk_g2_5
 (16 10)  (458 154)  (458 154)  routing T_9_9.sp4_h_l_16 <X> T_9_9.lc_trk_g2_5
 (17 10)  (459 154)  (459 154)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (25 10)  (467 154)  (467 154)  routing T_9_9.sp4_v_b_30 <X> T_9_9.lc_trk_g2_6
 (18 11)  (460 155)  (460 155)  routing T_9_9.sp4_h_l_16 <X> T_9_9.lc_trk_g2_5
 (22 11)  (464 155)  (464 155)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (465 155)  (465 155)  routing T_9_9.sp4_v_b_30 <X> T_9_9.lc_trk_g2_6
 (16 12)  (458 156)  (458 156)  routing T_9_9.sp4_v_b_33 <X> T_9_9.lc_trk_g3_1
 (17 12)  (459 156)  (459 156)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (460 156)  (460 156)  routing T_9_9.sp4_v_b_33 <X> T_9_9.lc_trk_g3_1
 (18 13)  (460 157)  (460 157)  routing T_9_9.sp4_v_b_33 <X> T_9_9.lc_trk_g3_1
 (22 13)  (464 157)  (464 157)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (465 157)  (465 157)  routing T_9_9.sp12_v_b_18 <X> T_9_9.lc_trk_g3_2
 (25 13)  (467 157)  (467 157)  routing T_9_9.sp12_v_b_18 <X> T_9_9.lc_trk_g3_2
 (8 14)  (450 158)  (450 158)  routing T_9_9.sp4_v_t_47 <X> T_9_9.sp4_h_l_47
 (9 14)  (451 158)  (451 158)  routing T_9_9.sp4_v_t_47 <X> T_9_9.sp4_h_l_47
 (11 14)  (453 158)  (453 158)  routing T_9_9.sp4_v_b_3 <X> T_9_9.sp4_v_t_46
 (13 14)  (455 158)  (455 158)  routing T_9_9.sp4_v_b_3 <X> T_9_9.sp4_v_t_46


RAM_Tile_10_9

 (7 1)  (503 145)  (503 145)  Ram config bit: MEMB_Power_Up_Control

 (13 1)  (509 145)  (509 145)  routing T_10_9.sp4_v_t_44 <X> T_10_9.sp4_h_r_2
 (12 6)  (508 150)  (508 150)  routing T_10_9.sp4_v_b_5 <X> T_10_9.sp4_h_l_40
 (9 11)  (505 155)  (505 155)  routing T_10_9.sp4_v_b_11 <X> T_10_9.sp4_v_t_42
 (10 11)  (506 155)  (506 155)  routing T_10_9.sp4_v_b_11 <X> T_10_9.sp4_v_t_42


LogicTile_11_9

 (29 0)  (567 144)  (567 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (568 144)  (568 144)  routing T_11_9.lc_trk_g0_7 <X> T_11_9.wire_logic_cluster/lc_0/in_1
 (31 0)  (569 144)  (569 144)  routing T_11_9.lc_trk_g1_4 <X> T_11_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (570 144)  (570 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (572 144)  (572 144)  routing T_11_9.lc_trk_g1_4 <X> T_11_9.wire_logic_cluster/lc_0/in_3
 (36 0)  (574 144)  (574 144)  LC_0 Logic Functioning bit
 (39 0)  (577 144)  (577 144)  LC_0 Logic Functioning bit
 (43 0)  (581 144)  (581 144)  LC_0 Logic Functioning bit
 (14 1)  (552 145)  (552 145)  routing T_11_9.sp4_r_v_b_35 <X> T_11_9.lc_trk_g0_0
 (17 1)  (555 145)  (555 145)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (29 1)  (567 145)  (567 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (568 145)  (568 145)  routing T_11_9.lc_trk_g0_7 <X> T_11_9.wire_logic_cluster/lc_0/in_1
 (32 1)  (570 145)  (570 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (571 145)  (571 145)  routing T_11_9.lc_trk_g3_3 <X> T_11_9.input_2_0
 (34 1)  (572 145)  (572 145)  routing T_11_9.lc_trk_g3_3 <X> T_11_9.input_2_0
 (35 1)  (573 145)  (573 145)  routing T_11_9.lc_trk_g3_3 <X> T_11_9.input_2_0
 (38 1)  (576 145)  (576 145)  LC_0 Logic Functioning bit
 (1 2)  (539 146)  (539 146)  routing T_11_9.glb_netwk_4 <X> T_11_9.wire_logic_cluster/lc_7/clk
 (2 2)  (540 146)  (540 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (21 2)  (559 146)  (559 146)  routing T_11_9.sp4_h_l_2 <X> T_11_9.lc_trk_g0_7
 (22 2)  (560 146)  (560 146)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (561 146)  (561 146)  routing T_11_9.sp4_h_l_2 <X> T_11_9.lc_trk_g0_7
 (24 2)  (562 146)  (562 146)  routing T_11_9.sp4_h_l_2 <X> T_11_9.lc_trk_g0_7
 (27 2)  (565 146)  (565 146)  routing T_11_9.lc_trk_g3_5 <X> T_11_9.wire_logic_cluster/lc_1/in_1
 (28 2)  (566 146)  (566 146)  routing T_11_9.lc_trk_g3_5 <X> T_11_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (567 146)  (567 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (568 146)  (568 146)  routing T_11_9.lc_trk_g3_5 <X> T_11_9.wire_logic_cluster/lc_1/in_1
 (32 2)  (570 146)  (570 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (572 146)  (572 146)  routing T_11_9.lc_trk_g1_3 <X> T_11_9.wire_logic_cluster/lc_1/in_3
 (36 2)  (574 146)  (574 146)  LC_1 Logic Functioning bit
 (37 2)  (575 146)  (575 146)  LC_1 Logic Functioning bit
 (38 2)  (576 146)  (576 146)  LC_1 Logic Functioning bit
 (42 2)  (580 146)  (580 146)  LC_1 Logic Functioning bit
 (45 2)  (583 146)  (583 146)  LC_1 Logic Functioning bit
 (50 2)  (588 146)  (588 146)  Cascade bit: LH_LC01_inmux02_5

 (31 3)  (569 147)  (569 147)  routing T_11_9.lc_trk_g1_3 <X> T_11_9.wire_logic_cluster/lc_1/in_3
 (36 3)  (574 147)  (574 147)  LC_1 Logic Functioning bit
 (37 3)  (575 147)  (575 147)  LC_1 Logic Functioning bit
 (38 3)  (576 147)  (576 147)  LC_1 Logic Functioning bit
 (42 3)  (580 147)  (580 147)  LC_1 Logic Functioning bit
 (47 3)  (585 147)  (585 147)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (586 147)  (586 147)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (0 4)  (538 148)  (538 148)  routing T_11_9.lc_trk_g2_2 <X> T_11_9.wire_logic_cluster/lc_7/cen
 (1 4)  (539 148)  (539 148)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (15 4)  (553 148)  (553 148)  routing T_11_9.sp4_v_b_17 <X> T_11_9.lc_trk_g1_1
 (16 4)  (554 148)  (554 148)  routing T_11_9.sp4_v_b_17 <X> T_11_9.lc_trk_g1_1
 (17 4)  (555 148)  (555 148)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (22 4)  (560 148)  (560 148)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (561 148)  (561 148)  routing T_11_9.sp12_h_r_11 <X> T_11_9.lc_trk_g1_3
 (29 4)  (567 148)  (567 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (568 148)  (568 148)  routing T_11_9.lc_trk_g0_7 <X> T_11_9.wire_logic_cluster/lc_2/in_1
 (31 4)  (569 148)  (569 148)  routing T_11_9.lc_trk_g3_6 <X> T_11_9.wire_logic_cluster/lc_2/in_3
 (32 4)  (570 148)  (570 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (571 148)  (571 148)  routing T_11_9.lc_trk_g3_6 <X> T_11_9.wire_logic_cluster/lc_2/in_3
 (34 4)  (572 148)  (572 148)  routing T_11_9.lc_trk_g3_6 <X> T_11_9.wire_logic_cluster/lc_2/in_3
 (41 4)  (579 148)  (579 148)  LC_2 Logic Functioning bit
 (1 5)  (539 149)  (539 149)  routing T_11_9.lc_trk_g2_2 <X> T_11_9.wire_logic_cluster/lc_7/cen
 (26 5)  (564 149)  (564 149)  routing T_11_9.lc_trk_g3_3 <X> T_11_9.wire_logic_cluster/lc_2/in_0
 (27 5)  (565 149)  (565 149)  routing T_11_9.lc_trk_g3_3 <X> T_11_9.wire_logic_cluster/lc_2/in_0
 (28 5)  (566 149)  (566 149)  routing T_11_9.lc_trk_g3_3 <X> T_11_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (567 149)  (567 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (568 149)  (568 149)  routing T_11_9.lc_trk_g0_7 <X> T_11_9.wire_logic_cluster/lc_2/in_1
 (31 5)  (569 149)  (569 149)  routing T_11_9.lc_trk_g3_6 <X> T_11_9.wire_logic_cluster/lc_2/in_3
 (32 5)  (570 149)  (570 149)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (571 149)  (571 149)  routing T_11_9.lc_trk_g2_0 <X> T_11_9.input_2_2
 (36 5)  (574 149)  (574 149)  LC_2 Logic Functioning bit
 (38 5)  (576 149)  (576 149)  LC_2 Logic Functioning bit
 (40 5)  (578 149)  (578 149)  LC_2 Logic Functioning bit
 (41 5)  (579 149)  (579 149)  LC_2 Logic Functioning bit
 (43 5)  (581 149)  (581 149)  LC_2 Logic Functioning bit
 (14 6)  (552 150)  (552 150)  routing T_11_9.sp4_v_t_1 <X> T_11_9.lc_trk_g1_4
 (17 6)  (555 150)  (555 150)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (556 150)  (556 150)  routing T_11_9.wire_logic_cluster/lc_5/out <X> T_11_9.lc_trk_g1_5
 (29 6)  (567 150)  (567 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (569 150)  (569 150)  routing T_11_9.lc_trk_g1_5 <X> T_11_9.wire_logic_cluster/lc_3/in_3
 (32 6)  (570 150)  (570 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (572 150)  (572 150)  routing T_11_9.lc_trk_g1_5 <X> T_11_9.wire_logic_cluster/lc_3/in_3
 (36 6)  (574 150)  (574 150)  LC_3 Logic Functioning bit
 (37 6)  (575 150)  (575 150)  LC_3 Logic Functioning bit
 (39 6)  (577 150)  (577 150)  LC_3 Logic Functioning bit
 (43 6)  (581 150)  (581 150)  LC_3 Logic Functioning bit
 (50 6)  (588 150)  (588 150)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (552 151)  (552 151)  routing T_11_9.sp4_v_t_1 <X> T_11_9.lc_trk_g1_4
 (16 7)  (554 151)  (554 151)  routing T_11_9.sp4_v_t_1 <X> T_11_9.lc_trk_g1_4
 (17 7)  (555 151)  (555 151)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (36 7)  (574 151)  (574 151)  LC_3 Logic Functioning bit
 (37 7)  (575 151)  (575 151)  LC_3 Logic Functioning bit
 (39 7)  (577 151)  (577 151)  LC_3 Logic Functioning bit
 (43 7)  (581 151)  (581 151)  LC_3 Logic Functioning bit
 (14 8)  (552 152)  (552 152)  routing T_11_9.sp4_v_b_24 <X> T_11_9.lc_trk_g2_0
 (25 8)  (563 152)  (563 152)  routing T_11_9.rgt_op_2 <X> T_11_9.lc_trk_g2_2
 (26 8)  (564 152)  (564 152)  routing T_11_9.lc_trk_g3_5 <X> T_11_9.wire_logic_cluster/lc_4/in_0
 (27 8)  (565 152)  (565 152)  routing T_11_9.lc_trk_g3_2 <X> T_11_9.wire_logic_cluster/lc_4/in_1
 (28 8)  (566 152)  (566 152)  routing T_11_9.lc_trk_g3_2 <X> T_11_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (567 152)  (567 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (36 8)  (574 152)  (574 152)  LC_4 Logic Functioning bit
 (43 8)  (581 152)  (581 152)  LC_4 Logic Functioning bit
 (45 8)  (583 152)  (583 152)  LC_4 Logic Functioning bit
 (50 8)  (588 152)  (588 152)  Cascade bit: LH_LC04_inmux02_5

 (52 8)  (590 152)  (590 152)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (53 8)  (591 152)  (591 152)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (16 9)  (554 153)  (554 153)  routing T_11_9.sp4_v_b_24 <X> T_11_9.lc_trk_g2_0
 (17 9)  (555 153)  (555 153)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (22 9)  (560 153)  (560 153)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (562 153)  (562 153)  routing T_11_9.rgt_op_2 <X> T_11_9.lc_trk_g2_2
 (27 9)  (565 153)  (565 153)  routing T_11_9.lc_trk_g3_5 <X> T_11_9.wire_logic_cluster/lc_4/in_0
 (28 9)  (566 153)  (566 153)  routing T_11_9.lc_trk_g3_5 <X> T_11_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (567 153)  (567 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (568 153)  (568 153)  routing T_11_9.lc_trk_g3_2 <X> T_11_9.wire_logic_cluster/lc_4/in_1
 (36 9)  (574 153)  (574 153)  LC_4 Logic Functioning bit
 (37 9)  (575 153)  (575 153)  LC_4 Logic Functioning bit
 (38 9)  (576 153)  (576 153)  LC_4 Logic Functioning bit
 (41 9)  (579 153)  (579 153)  LC_4 Logic Functioning bit
 (42 9)  (580 153)  (580 153)  LC_4 Logic Functioning bit
 (43 9)  (581 153)  (581 153)  LC_4 Logic Functioning bit
 (26 10)  (564 154)  (564 154)  routing T_11_9.lc_trk_g3_6 <X> T_11_9.wire_logic_cluster/lc_5/in_0
 (27 10)  (565 154)  (565 154)  routing T_11_9.lc_trk_g3_3 <X> T_11_9.wire_logic_cluster/lc_5/in_1
 (28 10)  (566 154)  (566 154)  routing T_11_9.lc_trk_g3_3 <X> T_11_9.wire_logic_cluster/lc_5/in_1
 (29 10)  (567 154)  (567 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (570 154)  (570 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (572 154)  (572 154)  routing T_11_9.lc_trk_g1_1 <X> T_11_9.wire_logic_cluster/lc_5/in_3
 (41 10)  (579 154)  (579 154)  LC_5 Logic Functioning bit
 (43 10)  (581 154)  (581 154)  LC_5 Logic Functioning bit
 (26 11)  (564 155)  (564 155)  routing T_11_9.lc_trk_g3_6 <X> T_11_9.wire_logic_cluster/lc_5/in_0
 (27 11)  (565 155)  (565 155)  routing T_11_9.lc_trk_g3_6 <X> T_11_9.wire_logic_cluster/lc_5/in_0
 (28 11)  (566 155)  (566 155)  routing T_11_9.lc_trk_g3_6 <X> T_11_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (567 155)  (567 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (568 155)  (568 155)  routing T_11_9.lc_trk_g3_3 <X> T_11_9.wire_logic_cluster/lc_5/in_1
 (32 11)  (570 155)  (570 155)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (571 155)  (571 155)  routing T_11_9.lc_trk_g3_0 <X> T_11_9.input_2_5
 (34 11)  (572 155)  (572 155)  routing T_11_9.lc_trk_g3_0 <X> T_11_9.input_2_5
 (39 11)  (577 155)  (577 155)  LC_5 Logic Functioning bit
 (40 11)  (578 155)  (578 155)  LC_5 Logic Functioning bit
 (41 11)  (579 155)  (579 155)  LC_5 Logic Functioning bit
 (43 11)  (581 155)  (581 155)  LC_5 Logic Functioning bit
 (14 12)  (552 156)  (552 156)  routing T_11_9.sp4_v_b_24 <X> T_11_9.lc_trk_g3_0
 (21 12)  (559 156)  (559 156)  routing T_11_9.sp4_v_t_22 <X> T_11_9.lc_trk_g3_3
 (22 12)  (560 156)  (560 156)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (561 156)  (561 156)  routing T_11_9.sp4_v_t_22 <X> T_11_9.lc_trk_g3_3
 (8 13)  (546 157)  (546 157)  routing T_11_9.sp4_h_l_47 <X> T_11_9.sp4_v_b_10
 (9 13)  (547 157)  (547 157)  routing T_11_9.sp4_h_l_47 <X> T_11_9.sp4_v_b_10
 (16 13)  (554 157)  (554 157)  routing T_11_9.sp4_v_b_24 <X> T_11_9.lc_trk_g3_0
 (17 13)  (555 157)  (555 157)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (21 13)  (559 157)  (559 157)  routing T_11_9.sp4_v_t_22 <X> T_11_9.lc_trk_g3_3
 (22 13)  (560 157)  (560 157)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (15 14)  (553 158)  (553 158)  routing T_11_9.sp4_h_l_16 <X> T_11_9.lc_trk_g3_5
 (16 14)  (554 158)  (554 158)  routing T_11_9.sp4_h_l_16 <X> T_11_9.lc_trk_g3_5
 (17 14)  (555 158)  (555 158)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (18 15)  (556 159)  (556 159)  routing T_11_9.sp4_h_l_16 <X> T_11_9.lc_trk_g3_5
 (22 15)  (560 159)  (560 159)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_12_9

 (26 4)  (618 148)  (618 148)  routing T_12_9.lc_trk_g3_5 <X> T_12_9.wire_logic_cluster/lc_2/in_0
 (28 4)  (620 148)  (620 148)  routing T_12_9.lc_trk_g2_3 <X> T_12_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (621 148)  (621 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (623 148)  (623 148)  routing T_12_9.lc_trk_g2_7 <X> T_12_9.wire_logic_cluster/lc_2/in_3
 (32 4)  (624 148)  (624 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (625 148)  (625 148)  routing T_12_9.lc_trk_g2_7 <X> T_12_9.wire_logic_cluster/lc_2/in_3
 (35 4)  (627 148)  (627 148)  routing T_12_9.lc_trk_g2_4 <X> T_12_9.input_2_2
 (36 4)  (628 148)  (628 148)  LC_2 Logic Functioning bit
 (38 4)  (630 148)  (630 148)  LC_2 Logic Functioning bit
 (43 4)  (635 148)  (635 148)  LC_2 Logic Functioning bit
 (27 5)  (619 149)  (619 149)  routing T_12_9.lc_trk_g3_5 <X> T_12_9.wire_logic_cluster/lc_2/in_0
 (28 5)  (620 149)  (620 149)  routing T_12_9.lc_trk_g3_5 <X> T_12_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (621 149)  (621 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (622 149)  (622 149)  routing T_12_9.lc_trk_g2_3 <X> T_12_9.wire_logic_cluster/lc_2/in_1
 (31 5)  (623 149)  (623 149)  routing T_12_9.lc_trk_g2_7 <X> T_12_9.wire_logic_cluster/lc_2/in_3
 (32 5)  (624 149)  (624 149)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (625 149)  (625 149)  routing T_12_9.lc_trk_g2_4 <X> T_12_9.input_2_2
 (37 5)  (629 149)  (629 149)  LC_2 Logic Functioning bit
 (42 5)  (634 149)  (634 149)  LC_2 Logic Functioning bit
 (46 5)  (638 149)  (638 149)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (22 8)  (614 152)  (614 152)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (616 152)  (616 152)  routing T_12_9.tnl_op_3 <X> T_12_9.lc_trk_g2_3
 (21 9)  (613 153)  (613 153)  routing T_12_9.tnl_op_3 <X> T_12_9.lc_trk_g2_3
 (9 10)  (601 154)  (601 154)  routing T_12_9.sp4_h_r_4 <X> T_12_9.sp4_h_l_42
 (10 10)  (602 154)  (602 154)  routing T_12_9.sp4_h_r_4 <X> T_12_9.sp4_h_l_42
 (14 10)  (606 154)  (606 154)  routing T_12_9.sp4_v_b_36 <X> T_12_9.lc_trk_g2_4
 (22 10)  (614 154)  (614 154)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (616 154)  (616 154)  routing T_12_9.tnl_op_7 <X> T_12_9.lc_trk_g2_7
 (14 11)  (606 155)  (606 155)  routing T_12_9.sp4_v_b_36 <X> T_12_9.lc_trk_g2_4
 (16 11)  (608 155)  (608 155)  routing T_12_9.sp4_v_b_36 <X> T_12_9.lc_trk_g2_4
 (17 11)  (609 155)  (609 155)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (21 11)  (613 155)  (613 155)  routing T_12_9.tnl_op_7 <X> T_12_9.lc_trk_g2_7
 (6 12)  (598 156)  (598 156)  routing T_12_9.sp4_h_r_4 <X> T_12_9.sp4_v_b_9
 (17 14)  (609 158)  (609 158)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (610 158)  (610 158)  routing T_12_9.bnl_op_5 <X> T_12_9.lc_trk_g3_5
 (18 15)  (610 159)  (610 159)  routing T_12_9.bnl_op_5 <X> T_12_9.lc_trk_g3_5


IO_Tile_13_9

 (3 1)  (649 145)  (649 145)  IO control bit: GIORIGHT0_REN_1

 (3 6)  (649 150)  (649 150)  IO control bit: GIORIGHT0_IE_1

 (3 9)  (649 153)  (649 153)  IO control bit: GIORIGHT0_IE_0

 (16 10)  (662 154)  (662 154)  IOB_1 IO Functioning bit
 (17 13)  (663 157)  (663 157)  IOB_1 IO Functioning bit
 (17 14)  (663 158)  (663 158)  IOB_1 IO Functioning bit


IO_Tile_0_8

 (15 4)  (2 132)  (2 132)  Enable bit of Mux _fablink/Mux => lc_trk_g1_0 wire_gbuf/in
 (14 5)  (3 133)  (3 133)  routing T_0_8.lc_trk_g1_0 <X> T_0_8.wire_gbuf/in
 (2 6)  (15 134)  (15 134)  IO control bit: GIOLEFT1_REN_0

 (3 6)  (14 134)  (14 134)  IO control bit: GIOLEFT1_IE_1

 (5 9)  (12 137)  (12 137)  routing T_0_8.span4_horz_16 <X> T_0_8.lc_trk_g1_0
 (6 9)  (11 137)  (11 137)  routing T_0_8.span4_horz_16 <X> T_0_8.lc_trk_g1_0
 (7 9)  (10 137)  (10 137)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_16 lc_trk_g1_0
 (1 11)  (16 139)  (16 139)  Enable bit of Mux _out_links/OutMux6_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_b_2
 (17 13)  (0 141)  (0 141)  IOB_1 IO Functioning bit


LogicTile_1_8

 (27 4)  (45 132)  (45 132)  routing T_1_8.lc_trk_g1_2 <X> T_1_8.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 132)  (47 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (49 132)  (49 132)  routing T_1_8.lc_trk_g3_6 <X> T_1_8.wire_logic_cluster/lc_2/in_3
 (32 4)  (50 132)  (50 132)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (51 132)  (51 132)  routing T_1_8.lc_trk_g3_6 <X> T_1_8.wire_logic_cluster/lc_2/in_3
 (34 4)  (52 132)  (52 132)  routing T_1_8.lc_trk_g3_6 <X> T_1_8.wire_logic_cluster/lc_2/in_3
 (36 4)  (54 132)  (54 132)  LC_2 Logic Functioning bit
 (38 4)  (56 132)  (56 132)  LC_2 Logic Functioning bit
 (22 5)  (40 133)  (40 133)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (41 133)  (41 133)  routing T_1_8.sp4_v_b_18 <X> T_1_8.lc_trk_g1_2
 (24 5)  (42 133)  (42 133)  routing T_1_8.sp4_v_b_18 <X> T_1_8.lc_trk_g1_2
 (30 5)  (48 133)  (48 133)  routing T_1_8.lc_trk_g1_2 <X> T_1_8.wire_logic_cluster/lc_2/in_1
 (31 5)  (49 133)  (49 133)  routing T_1_8.lc_trk_g3_6 <X> T_1_8.wire_logic_cluster/lc_2/in_3
 (36 5)  (54 133)  (54 133)  LC_2 Logic Functioning bit
 (38 5)  (56 133)  (56 133)  LC_2 Logic Functioning bit
 (51 5)  (69 133)  (69 133)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (3 12)  (21 140)  (21 140)  routing T_1_8.sp12_v_b_1 <X> T_1_8.sp12_h_r_1
 (3 13)  (21 141)  (21 141)  routing T_1_8.sp12_v_b_1 <X> T_1_8.sp12_h_r_1
 (22 15)  (40 143)  (40 143)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (41 143)  (41 143)  routing T_1_8.sp12_v_t_21 <X> T_1_8.lc_trk_g3_6
 (25 15)  (43 143)  (43 143)  routing T_1_8.sp12_v_t_21 <X> T_1_8.lc_trk_g3_6


LogicTile_2_8

 (16 0)  (88 128)  (88 128)  routing T_2_8.sp4_v_b_9 <X> T_2_8.lc_trk_g0_1
 (17 0)  (89 128)  (89 128)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (90 128)  (90 128)  routing T_2_8.sp4_v_b_9 <X> T_2_8.lc_trk_g0_1
 (25 0)  (97 128)  (97 128)  routing T_2_8.sp12_h_r_2 <X> T_2_8.lc_trk_g0_2
 (18 1)  (90 129)  (90 129)  routing T_2_8.sp4_v_b_9 <X> T_2_8.lc_trk_g0_1
 (22 1)  (94 129)  (94 129)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (96 129)  (96 129)  routing T_2_8.sp12_h_r_2 <X> T_2_8.lc_trk_g0_2
 (25 1)  (97 129)  (97 129)  routing T_2_8.sp12_h_r_2 <X> T_2_8.lc_trk_g0_2
 (1 2)  (73 130)  (73 130)  routing T_2_8.glb_netwk_4 <X> T_2_8.wire_logic_cluster/lc_7/clk
 (2 2)  (74 130)  (74 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (14 2)  (86 130)  (86 130)  routing T_2_8.wire_logic_cluster/lc_4/out <X> T_2_8.lc_trk_g0_4
 (22 2)  (94 130)  (94 130)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (17 3)  (89 131)  (89 131)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (8 4)  (80 132)  (80 132)  routing T_2_8.sp4_v_b_4 <X> T_2_8.sp4_h_r_4
 (9 4)  (81 132)  (81 132)  routing T_2_8.sp4_v_b_4 <X> T_2_8.sp4_h_r_4
 (21 4)  (93 132)  (93 132)  routing T_2_8.sp12_h_r_3 <X> T_2_8.lc_trk_g1_3
 (22 4)  (94 132)  (94 132)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (96 132)  (96 132)  routing T_2_8.sp12_h_r_3 <X> T_2_8.lc_trk_g1_3
 (21 5)  (93 133)  (93 133)  routing T_2_8.sp12_h_r_3 <X> T_2_8.lc_trk_g1_3
 (6 6)  (78 134)  (78 134)  routing T_2_8.sp4_h_l_47 <X> T_2_8.sp4_v_t_38
 (22 6)  (94 134)  (94 134)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (96 134)  (96 134)  routing T_2_8.bot_op_7 <X> T_2_8.lc_trk_g1_7
 (27 6)  (99 134)  (99 134)  routing T_2_8.lc_trk_g3_5 <X> T_2_8.wire_logic_cluster/lc_3/in_1
 (28 6)  (100 134)  (100 134)  routing T_2_8.lc_trk_g3_5 <X> T_2_8.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 134)  (101 134)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (102 134)  (102 134)  routing T_2_8.lc_trk_g3_5 <X> T_2_8.wire_logic_cluster/lc_3/in_1
 (32 6)  (104 134)  (104 134)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (106 134)  (106 134)  routing T_2_8.lc_trk_g1_3 <X> T_2_8.wire_logic_cluster/lc_3/in_3
 (36 6)  (108 134)  (108 134)  LC_3 Logic Functioning bit
 (38 6)  (110 134)  (110 134)  LC_3 Logic Functioning bit
 (22 7)  (94 135)  (94 135)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (95 135)  (95 135)  routing T_2_8.sp12_h_r_14 <X> T_2_8.lc_trk_g1_6
 (26 7)  (98 135)  (98 135)  routing T_2_8.lc_trk_g3_2 <X> T_2_8.wire_logic_cluster/lc_3/in_0
 (27 7)  (99 135)  (99 135)  routing T_2_8.lc_trk_g3_2 <X> T_2_8.wire_logic_cluster/lc_3/in_0
 (28 7)  (100 135)  (100 135)  routing T_2_8.lc_trk_g3_2 <X> T_2_8.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 135)  (101 135)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (103 135)  (103 135)  routing T_2_8.lc_trk_g1_3 <X> T_2_8.wire_logic_cluster/lc_3/in_3
 (36 7)  (108 135)  (108 135)  LC_3 Logic Functioning bit
 (37 7)  (109 135)  (109 135)  LC_3 Logic Functioning bit
 (38 7)  (110 135)  (110 135)  LC_3 Logic Functioning bit
 (39 7)  (111 135)  (111 135)  LC_3 Logic Functioning bit
 (40 7)  (112 135)  (112 135)  LC_3 Logic Functioning bit
 (42 7)  (114 135)  (114 135)  LC_3 Logic Functioning bit
 (52 7)  (124 135)  (124 135)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (14 8)  (86 136)  (86 136)  routing T_2_8.bnl_op_0 <X> T_2_8.lc_trk_g2_0
 (29 8)  (101 136)  (101 136)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (103 136)  (103 136)  routing T_2_8.lc_trk_g0_7 <X> T_2_8.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 136)  (104 136)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (107 136)  (107 136)  routing T_2_8.lc_trk_g0_4 <X> T_2_8.input_2_4
 (36 8)  (108 136)  (108 136)  LC_4 Logic Functioning bit
 (37 8)  (109 136)  (109 136)  LC_4 Logic Functioning bit
 (41 8)  (113 136)  (113 136)  LC_4 Logic Functioning bit
 (43 8)  (115 136)  (115 136)  LC_4 Logic Functioning bit
 (45 8)  (117 136)  (117 136)  LC_4 Logic Functioning bit
 (46 8)  (118 136)  (118 136)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (123 136)  (123 136)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (86 137)  (86 137)  routing T_2_8.bnl_op_0 <X> T_2_8.lc_trk_g2_0
 (17 9)  (89 137)  (89 137)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (26 9)  (98 137)  (98 137)  routing T_2_8.lc_trk_g0_2 <X> T_2_8.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 137)  (101 137)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (103 137)  (103 137)  routing T_2_8.lc_trk_g0_7 <X> T_2_8.wire_logic_cluster/lc_4/in_3
 (32 9)  (104 137)  (104 137)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (108 137)  (108 137)  LC_4 Logic Functioning bit
 (37 9)  (109 137)  (109 137)  LC_4 Logic Functioning bit
 (16 10)  (88 138)  (88 138)  routing T_2_8.sp4_v_b_37 <X> T_2_8.lc_trk_g2_5
 (17 10)  (89 138)  (89 138)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (90 138)  (90 138)  routing T_2_8.sp4_v_b_37 <X> T_2_8.lc_trk_g2_5
 (27 10)  (99 138)  (99 138)  routing T_2_8.lc_trk_g1_7 <X> T_2_8.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 138)  (101 138)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 138)  (102 138)  routing T_2_8.lc_trk_g1_7 <X> T_2_8.wire_logic_cluster/lc_5/in_1
 (32 10)  (104 138)  (104 138)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 138)  (105 138)  routing T_2_8.lc_trk_g2_0 <X> T_2_8.wire_logic_cluster/lc_5/in_3
 (37 10)  (109 138)  (109 138)  LC_5 Logic Functioning bit
 (39 10)  (111 138)  (111 138)  LC_5 Logic Functioning bit
 (46 10)  (118 138)  (118 138)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (123 138)  (123 138)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (8 11)  (80 139)  (80 139)  routing T_2_8.sp4_h_r_1 <X> T_2_8.sp4_v_t_42
 (9 11)  (81 139)  (81 139)  routing T_2_8.sp4_h_r_1 <X> T_2_8.sp4_v_t_42
 (10 11)  (82 139)  (82 139)  routing T_2_8.sp4_h_r_1 <X> T_2_8.sp4_v_t_42
 (18 11)  (90 139)  (90 139)  routing T_2_8.sp4_v_b_37 <X> T_2_8.lc_trk_g2_5
 (22 11)  (94 139)  (94 139)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (95 139)  (95 139)  routing T_2_8.sp4_h_r_30 <X> T_2_8.lc_trk_g2_6
 (24 11)  (96 139)  (96 139)  routing T_2_8.sp4_h_r_30 <X> T_2_8.lc_trk_g2_6
 (25 11)  (97 139)  (97 139)  routing T_2_8.sp4_h_r_30 <X> T_2_8.lc_trk_g2_6
 (30 11)  (102 139)  (102 139)  routing T_2_8.lc_trk_g1_7 <X> T_2_8.wire_logic_cluster/lc_5/in_1
 (37 11)  (109 139)  (109 139)  LC_5 Logic Functioning bit
 (39 11)  (111 139)  (111 139)  LC_5 Logic Functioning bit
 (46 11)  (118 139)  (118 139)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (47 11)  (119 139)  (119 139)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (0 12)  (72 140)  (72 140)  routing T_2_8.glb_netwk_6 <X> T_2_8.glb2local_3
 (1 12)  (73 140)  (73 140)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_6 glb2local_3
 (25 12)  (97 140)  (97 140)  routing T_2_8.sp4_v_t_23 <X> T_2_8.lc_trk_g3_2
 (26 12)  (98 140)  (98 140)  routing T_2_8.lc_trk_g2_6 <X> T_2_8.wire_logic_cluster/lc_6/in_0
 (28 12)  (100 140)  (100 140)  routing T_2_8.lc_trk_g2_5 <X> T_2_8.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 140)  (101 140)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 140)  (102 140)  routing T_2_8.lc_trk_g2_5 <X> T_2_8.wire_logic_cluster/lc_6/in_1
 (31 12)  (103 140)  (103 140)  routing T_2_8.lc_trk_g1_6 <X> T_2_8.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 140)  (104 140)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (106 140)  (106 140)  routing T_2_8.lc_trk_g1_6 <X> T_2_8.wire_logic_cluster/lc_6/in_3
 (50 12)  (122 140)  (122 140)  Cascade bit: LH_LC06_inmux02_5

 (1 13)  (73 141)  (73 141)  routing T_2_8.glb_netwk_6 <X> T_2_8.glb2local_3
 (22 13)  (94 141)  (94 141)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (95 141)  (95 141)  routing T_2_8.sp4_v_t_23 <X> T_2_8.lc_trk_g3_2
 (25 13)  (97 141)  (97 141)  routing T_2_8.sp4_v_t_23 <X> T_2_8.lc_trk_g3_2
 (26 13)  (98 141)  (98 141)  routing T_2_8.lc_trk_g2_6 <X> T_2_8.wire_logic_cluster/lc_6/in_0
 (28 13)  (100 141)  (100 141)  routing T_2_8.lc_trk_g2_6 <X> T_2_8.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 141)  (101 141)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (103 141)  (103 141)  routing T_2_8.lc_trk_g1_6 <X> T_2_8.wire_logic_cluster/lc_6/in_3
 (38 13)  (110 141)  (110 141)  LC_6 Logic Functioning bit
 (41 13)  (113 141)  (113 141)  LC_6 Logic Functioning bit
 (43 13)  (115 141)  (115 141)  LC_6 Logic Functioning bit
 (53 13)  (125 141)  (125 141)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (8 14)  (80 142)  (80 142)  routing T_2_8.sp4_v_t_41 <X> T_2_8.sp4_h_l_47
 (9 14)  (81 142)  (81 142)  routing T_2_8.sp4_v_t_41 <X> T_2_8.sp4_h_l_47
 (10 14)  (82 142)  (82 142)  routing T_2_8.sp4_v_t_41 <X> T_2_8.sp4_h_l_47
 (16 14)  (88 142)  (88 142)  routing T_2_8.sp4_v_t_16 <X> T_2_8.lc_trk_g3_5
 (17 14)  (89 142)  (89 142)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (90 142)  (90 142)  routing T_2_8.sp4_v_t_16 <X> T_2_8.lc_trk_g3_5


RAM_Tile_3_8

 (6 4)  (132 132)  (132 132)  routing T_3_8.sp4_v_t_37 <X> T_3_8.sp4_v_b_3
 (5 5)  (131 133)  (131 133)  routing T_3_8.sp4_v_t_37 <X> T_3_8.sp4_v_b_3
 (9 5)  (135 133)  (135 133)  routing T_3_8.sp4_v_t_45 <X> T_3_8.sp4_v_b_4
 (10 5)  (136 133)  (136 133)  routing T_3_8.sp4_v_t_45 <X> T_3_8.sp4_v_b_4
 (13 6)  (139 134)  (139 134)  routing T_3_8.sp4_v_b_5 <X> T_3_8.sp4_v_t_40
 (9 7)  (135 135)  (135 135)  routing T_3_8.sp4_v_b_8 <X> T_3_8.sp4_v_t_41
 (10 7)  (136 135)  (136 135)  routing T_3_8.sp4_v_b_8 <X> T_3_8.sp4_v_t_41
 (11 7)  (137 135)  (137 135)  routing T_3_8.sp4_h_r_5 <X> T_3_8.sp4_h_l_40
 (5 8)  (131 136)  (131 136)  routing T_3_8.sp4_v_t_43 <X> T_3_8.sp4_h_r_6
 (8 8)  (134 136)  (134 136)  routing T_3_8.sp4_h_l_42 <X> T_3_8.sp4_h_r_7
 (13 13)  (139 141)  (139 141)  routing T_3_8.sp4_v_t_43 <X> T_3_8.sp4_h_r_11
 (4 14)  (130 142)  (130 142)  routing T_3_8.sp4_v_b_9 <X> T_3_8.sp4_v_t_44


LogicTile_4_8

 (27 0)  (195 128)  (195 128)  routing T_4_8.lc_trk_g1_0 <X> T_4_8.wire_logic_cluster/lc_0/in_1
 (29 0)  (197 128)  (197 128)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (200 128)  (200 128)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (201 128)  (201 128)  routing T_4_8.lc_trk_g3_0 <X> T_4_8.wire_logic_cluster/lc_0/in_3
 (34 0)  (202 128)  (202 128)  routing T_4_8.lc_trk_g3_0 <X> T_4_8.wire_logic_cluster/lc_0/in_3
 (35 0)  (203 128)  (203 128)  routing T_4_8.lc_trk_g3_5 <X> T_4_8.input_2_0
 (36 0)  (204 128)  (204 128)  LC_0 Logic Functioning bit
 (38 0)  (206 128)  (206 128)  LC_0 Logic Functioning bit
 (39 0)  (207 128)  (207 128)  LC_0 Logic Functioning bit
 (45 0)  (213 128)  (213 128)  LC_0 Logic Functioning bit
 (22 1)  (190 129)  (190 129)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (194 129)  (194 129)  routing T_4_8.lc_trk_g2_2 <X> T_4_8.wire_logic_cluster/lc_0/in_0
 (28 1)  (196 129)  (196 129)  routing T_4_8.lc_trk_g2_2 <X> T_4_8.wire_logic_cluster/lc_0/in_0
 (29 1)  (197 129)  (197 129)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (200 129)  (200 129)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (201 129)  (201 129)  routing T_4_8.lc_trk_g3_5 <X> T_4_8.input_2_0
 (34 1)  (202 129)  (202 129)  routing T_4_8.lc_trk_g3_5 <X> T_4_8.input_2_0
 (36 1)  (204 129)  (204 129)  LC_0 Logic Functioning bit
 (37 1)  (205 129)  (205 129)  LC_0 Logic Functioning bit
 (38 1)  (206 129)  (206 129)  LC_0 Logic Functioning bit
 (39 1)  (207 129)  (207 129)  LC_0 Logic Functioning bit
 (51 1)  (219 129)  (219 129)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (1 2)  (169 130)  (169 130)  routing T_4_8.glb_netwk_4 <X> T_4_8.wire_logic_cluster/lc_7/clk
 (2 2)  (170 130)  (170 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (27 2)  (195 130)  (195 130)  routing T_4_8.lc_trk_g3_5 <X> T_4_8.wire_logic_cluster/lc_1/in_1
 (28 2)  (196 130)  (196 130)  routing T_4_8.lc_trk_g3_5 <X> T_4_8.wire_logic_cluster/lc_1/in_1
 (29 2)  (197 130)  (197 130)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (198 130)  (198 130)  routing T_4_8.lc_trk_g3_5 <X> T_4_8.wire_logic_cluster/lc_1/in_1
 (32 2)  (200 130)  (200 130)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (201 130)  (201 130)  routing T_4_8.lc_trk_g2_2 <X> T_4_8.wire_logic_cluster/lc_1/in_3
 (36 2)  (204 130)  (204 130)  LC_1 Logic Functioning bit
 (37 2)  (205 130)  (205 130)  LC_1 Logic Functioning bit
 (38 2)  (206 130)  (206 130)  LC_1 Logic Functioning bit
 (39 2)  (207 130)  (207 130)  LC_1 Logic Functioning bit
 (40 2)  (208 130)  (208 130)  LC_1 Logic Functioning bit
 (41 2)  (209 130)  (209 130)  LC_1 Logic Functioning bit
 (42 2)  (210 130)  (210 130)  LC_1 Logic Functioning bit
 (43 2)  (211 130)  (211 130)  LC_1 Logic Functioning bit
 (45 2)  (213 130)  (213 130)  LC_1 Logic Functioning bit
 (8 3)  (176 131)  (176 131)  routing T_4_8.sp4_h_r_7 <X> T_4_8.sp4_v_t_36
 (9 3)  (177 131)  (177 131)  routing T_4_8.sp4_h_r_7 <X> T_4_8.sp4_v_t_36
 (10 3)  (178 131)  (178 131)  routing T_4_8.sp4_h_r_7 <X> T_4_8.sp4_v_t_36
 (12 3)  (180 131)  (180 131)  routing T_4_8.sp4_h_l_39 <X> T_4_8.sp4_v_t_39
 (27 3)  (195 131)  (195 131)  routing T_4_8.lc_trk_g1_0 <X> T_4_8.wire_logic_cluster/lc_1/in_0
 (29 3)  (197 131)  (197 131)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (199 131)  (199 131)  routing T_4_8.lc_trk_g2_2 <X> T_4_8.wire_logic_cluster/lc_1/in_3
 (36 3)  (204 131)  (204 131)  LC_1 Logic Functioning bit
 (37 3)  (205 131)  (205 131)  LC_1 Logic Functioning bit
 (38 3)  (206 131)  (206 131)  LC_1 Logic Functioning bit
 (39 3)  (207 131)  (207 131)  LC_1 Logic Functioning bit
 (40 3)  (208 131)  (208 131)  LC_1 Logic Functioning bit
 (42 3)  (210 131)  (210 131)  LC_1 Logic Functioning bit
 (53 3)  (221 131)  (221 131)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (5 4)  (173 132)  (173 132)  routing T_4_8.sp4_h_l_37 <X> T_4_8.sp4_h_r_3
 (16 4)  (184 132)  (184 132)  routing T_4_8.sp4_v_b_9 <X> T_4_8.lc_trk_g1_1
 (17 4)  (185 132)  (185 132)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (186 132)  (186 132)  routing T_4_8.sp4_v_b_9 <X> T_4_8.lc_trk_g1_1
 (21 4)  (189 132)  (189 132)  routing T_4_8.sp4_h_r_19 <X> T_4_8.lc_trk_g1_3
 (22 4)  (190 132)  (190 132)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (191 132)  (191 132)  routing T_4_8.sp4_h_r_19 <X> T_4_8.lc_trk_g1_3
 (24 4)  (192 132)  (192 132)  routing T_4_8.sp4_h_r_19 <X> T_4_8.lc_trk_g1_3
 (28 4)  (196 132)  (196 132)  routing T_4_8.lc_trk_g2_5 <X> T_4_8.wire_logic_cluster/lc_2/in_1
 (29 4)  (197 132)  (197 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (198 132)  (198 132)  routing T_4_8.lc_trk_g2_5 <X> T_4_8.wire_logic_cluster/lc_2/in_1
 (31 4)  (199 132)  (199 132)  routing T_4_8.lc_trk_g3_6 <X> T_4_8.wire_logic_cluster/lc_2/in_3
 (32 4)  (200 132)  (200 132)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (201 132)  (201 132)  routing T_4_8.lc_trk_g3_6 <X> T_4_8.wire_logic_cluster/lc_2/in_3
 (34 4)  (202 132)  (202 132)  routing T_4_8.lc_trk_g3_6 <X> T_4_8.wire_logic_cluster/lc_2/in_3
 (35 4)  (203 132)  (203 132)  routing T_4_8.lc_trk_g1_5 <X> T_4_8.input_2_2
 (37 4)  (205 132)  (205 132)  LC_2 Logic Functioning bit
 (39 4)  (207 132)  (207 132)  LC_2 Logic Functioning bit
 (40 4)  (208 132)  (208 132)  LC_2 Logic Functioning bit
 (41 4)  (209 132)  (209 132)  LC_2 Logic Functioning bit
 (42 4)  (210 132)  (210 132)  LC_2 Logic Functioning bit
 (43 4)  (211 132)  (211 132)  LC_2 Logic Functioning bit
 (48 4)  (216 132)  (216 132)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (4 5)  (172 133)  (172 133)  routing T_4_8.sp4_h_l_37 <X> T_4_8.sp4_h_r_3
 (15 5)  (183 133)  (183 133)  routing T_4_8.sp4_v_t_5 <X> T_4_8.lc_trk_g1_0
 (16 5)  (184 133)  (184 133)  routing T_4_8.sp4_v_t_5 <X> T_4_8.lc_trk_g1_0
 (17 5)  (185 133)  (185 133)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (18 5)  (186 133)  (186 133)  routing T_4_8.sp4_v_b_9 <X> T_4_8.lc_trk_g1_1
 (21 5)  (189 133)  (189 133)  routing T_4_8.sp4_h_r_19 <X> T_4_8.lc_trk_g1_3
 (27 5)  (195 133)  (195 133)  routing T_4_8.lc_trk_g1_1 <X> T_4_8.wire_logic_cluster/lc_2/in_0
 (29 5)  (197 133)  (197 133)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (199 133)  (199 133)  routing T_4_8.lc_trk_g3_6 <X> T_4_8.wire_logic_cluster/lc_2/in_3
 (32 5)  (200 133)  (200 133)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (202 133)  (202 133)  routing T_4_8.lc_trk_g1_5 <X> T_4_8.input_2_2
 (37 5)  (205 133)  (205 133)  LC_2 Logic Functioning bit
 (38 5)  (206 133)  (206 133)  LC_2 Logic Functioning bit
 (39 5)  (207 133)  (207 133)  LC_2 Logic Functioning bit
 (40 5)  (208 133)  (208 133)  LC_2 Logic Functioning bit
 (41 5)  (209 133)  (209 133)  LC_2 Logic Functioning bit
 (42 5)  (210 133)  (210 133)  LC_2 Logic Functioning bit
 (43 5)  (211 133)  (211 133)  LC_2 Logic Functioning bit
 (51 5)  (219 133)  (219 133)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (13 6)  (181 134)  (181 134)  routing T_4_8.sp4_h_r_5 <X> T_4_8.sp4_v_t_40
 (16 6)  (184 134)  (184 134)  routing T_4_8.sp4_v_b_5 <X> T_4_8.lc_trk_g1_5
 (17 6)  (185 134)  (185 134)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (186 134)  (186 134)  routing T_4_8.sp4_v_b_5 <X> T_4_8.lc_trk_g1_5
 (26 6)  (194 134)  (194 134)  routing T_4_8.lc_trk_g1_4 <X> T_4_8.wire_logic_cluster/lc_3/in_0
 (27 6)  (195 134)  (195 134)  routing T_4_8.lc_trk_g1_3 <X> T_4_8.wire_logic_cluster/lc_3/in_1
 (29 6)  (197 134)  (197 134)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (200 134)  (200 134)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (204 134)  (204 134)  LC_3 Logic Functioning bit
 (38 6)  (206 134)  (206 134)  LC_3 Logic Functioning bit
 (48 6)  (216 134)  (216 134)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (12 7)  (180 135)  (180 135)  routing T_4_8.sp4_h_r_5 <X> T_4_8.sp4_v_t_40
 (17 7)  (185 135)  (185 135)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (27 7)  (195 135)  (195 135)  routing T_4_8.lc_trk_g1_4 <X> T_4_8.wire_logic_cluster/lc_3/in_0
 (29 7)  (197 135)  (197 135)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (198 135)  (198 135)  routing T_4_8.lc_trk_g1_3 <X> T_4_8.wire_logic_cluster/lc_3/in_1
 (31 7)  (199 135)  (199 135)  routing T_4_8.lc_trk_g0_2 <X> T_4_8.wire_logic_cluster/lc_3/in_3
 (36 7)  (204 135)  (204 135)  LC_3 Logic Functioning bit
 (37 7)  (205 135)  (205 135)  LC_3 Logic Functioning bit
 (38 7)  (206 135)  (206 135)  LC_3 Logic Functioning bit
 (39 7)  (207 135)  (207 135)  LC_3 Logic Functioning bit
 (41 7)  (209 135)  (209 135)  LC_3 Logic Functioning bit
 (43 7)  (211 135)  (211 135)  LC_3 Logic Functioning bit
 (16 8)  (184 136)  (184 136)  routing T_4_8.sp4_v_b_33 <X> T_4_8.lc_trk_g2_1
 (17 8)  (185 136)  (185 136)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (186 136)  (186 136)  routing T_4_8.sp4_v_b_33 <X> T_4_8.lc_trk_g2_1
 (25 8)  (193 136)  (193 136)  routing T_4_8.sp4_h_r_34 <X> T_4_8.lc_trk_g2_2
 (27 8)  (195 136)  (195 136)  routing T_4_8.lc_trk_g1_4 <X> T_4_8.wire_logic_cluster/lc_4/in_1
 (29 8)  (197 136)  (197 136)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (198 136)  (198 136)  routing T_4_8.lc_trk_g1_4 <X> T_4_8.wire_logic_cluster/lc_4/in_1
 (32 8)  (200 136)  (200 136)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (201 136)  (201 136)  routing T_4_8.lc_trk_g2_1 <X> T_4_8.wire_logic_cluster/lc_4/in_3
 (36 8)  (204 136)  (204 136)  LC_4 Logic Functioning bit
 (38 8)  (206 136)  (206 136)  LC_4 Logic Functioning bit
 (51 8)  (219 136)  (219 136)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (18 9)  (186 137)  (186 137)  routing T_4_8.sp4_v_b_33 <X> T_4_8.lc_trk_g2_1
 (22 9)  (190 137)  (190 137)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (191 137)  (191 137)  routing T_4_8.sp4_h_r_34 <X> T_4_8.lc_trk_g2_2
 (24 9)  (192 137)  (192 137)  routing T_4_8.sp4_h_r_34 <X> T_4_8.lc_trk_g2_2
 (27 9)  (195 137)  (195 137)  routing T_4_8.lc_trk_g3_1 <X> T_4_8.wire_logic_cluster/lc_4/in_0
 (28 9)  (196 137)  (196 137)  routing T_4_8.lc_trk_g3_1 <X> T_4_8.wire_logic_cluster/lc_4/in_0
 (29 9)  (197 137)  (197 137)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (36 9)  (204 137)  (204 137)  LC_4 Logic Functioning bit
 (37 9)  (205 137)  (205 137)  LC_4 Logic Functioning bit
 (38 9)  (206 137)  (206 137)  LC_4 Logic Functioning bit
 (39 9)  (207 137)  (207 137)  LC_4 Logic Functioning bit
 (40 9)  (208 137)  (208 137)  LC_4 Logic Functioning bit
 (42 9)  (210 137)  (210 137)  LC_4 Logic Functioning bit
 (5 10)  (173 138)  (173 138)  routing T_4_8.sp4_v_t_37 <X> T_4_8.sp4_h_l_43
 (15 10)  (183 138)  (183 138)  routing T_4_8.sp4_h_l_16 <X> T_4_8.lc_trk_g2_5
 (16 10)  (184 138)  (184 138)  routing T_4_8.sp4_h_l_16 <X> T_4_8.lc_trk_g2_5
 (17 10)  (185 138)  (185 138)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (27 10)  (195 138)  (195 138)  routing T_4_8.lc_trk_g3_5 <X> T_4_8.wire_logic_cluster/lc_5/in_1
 (28 10)  (196 138)  (196 138)  routing T_4_8.lc_trk_g3_5 <X> T_4_8.wire_logic_cluster/lc_5/in_1
 (29 10)  (197 138)  (197 138)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (198 138)  (198 138)  routing T_4_8.lc_trk_g3_5 <X> T_4_8.wire_logic_cluster/lc_5/in_1
 (31 10)  (199 138)  (199 138)  routing T_4_8.lc_trk_g2_4 <X> T_4_8.wire_logic_cluster/lc_5/in_3
 (32 10)  (200 138)  (200 138)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (201 138)  (201 138)  routing T_4_8.lc_trk_g2_4 <X> T_4_8.wire_logic_cluster/lc_5/in_3
 (36 10)  (204 138)  (204 138)  LC_5 Logic Functioning bit
 (37 10)  (205 138)  (205 138)  LC_5 Logic Functioning bit
 (38 10)  (206 138)  (206 138)  LC_5 Logic Functioning bit
 (39 10)  (207 138)  (207 138)  LC_5 Logic Functioning bit
 (45 10)  (213 138)  (213 138)  LC_5 Logic Functioning bit
 (51 10)  (219 138)  (219 138)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (4 11)  (172 139)  (172 139)  routing T_4_8.sp4_v_t_37 <X> T_4_8.sp4_h_l_43
 (6 11)  (174 139)  (174 139)  routing T_4_8.sp4_v_t_37 <X> T_4_8.sp4_h_l_43
 (15 11)  (183 139)  (183 139)  routing T_4_8.tnr_op_4 <X> T_4_8.lc_trk_g2_4
 (17 11)  (185 139)  (185 139)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (18 11)  (186 139)  (186 139)  routing T_4_8.sp4_h_l_16 <X> T_4_8.lc_trk_g2_5
 (27 11)  (195 139)  (195 139)  routing T_4_8.lc_trk_g1_0 <X> T_4_8.wire_logic_cluster/lc_5/in_0
 (29 11)  (197 139)  (197 139)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (200 139)  (200 139)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (201 139)  (201 139)  routing T_4_8.lc_trk_g3_2 <X> T_4_8.input_2_5
 (34 11)  (202 139)  (202 139)  routing T_4_8.lc_trk_g3_2 <X> T_4_8.input_2_5
 (35 11)  (203 139)  (203 139)  routing T_4_8.lc_trk_g3_2 <X> T_4_8.input_2_5
 (36 11)  (204 139)  (204 139)  LC_5 Logic Functioning bit
 (37 11)  (205 139)  (205 139)  LC_5 Logic Functioning bit
 (39 11)  (207 139)  (207 139)  LC_5 Logic Functioning bit
 (48 11)  (216 139)  (216 139)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (15 12)  (183 140)  (183 140)  routing T_4_8.rgt_op_1 <X> T_4_8.lc_trk_g3_1
 (17 12)  (185 140)  (185 140)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (186 140)  (186 140)  routing T_4_8.rgt_op_1 <X> T_4_8.lc_trk_g3_1
 (25 12)  (193 140)  (193 140)  routing T_4_8.sp4_h_r_34 <X> T_4_8.lc_trk_g3_2
 (15 13)  (183 141)  (183 141)  routing T_4_8.tnr_op_0 <X> T_4_8.lc_trk_g3_0
 (17 13)  (185 141)  (185 141)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (22 13)  (190 141)  (190 141)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (191 141)  (191 141)  routing T_4_8.sp4_h_r_34 <X> T_4_8.lc_trk_g3_2
 (24 13)  (192 141)  (192 141)  routing T_4_8.sp4_h_r_34 <X> T_4_8.lc_trk_g3_2
 (4 14)  (172 142)  (172 142)  routing T_4_8.sp4_h_r_3 <X> T_4_8.sp4_v_t_44
 (6 14)  (174 142)  (174 142)  routing T_4_8.sp4_h_r_3 <X> T_4_8.sp4_v_t_44
 (15 14)  (183 142)  (183 142)  routing T_4_8.sp4_v_t_32 <X> T_4_8.lc_trk_g3_5
 (16 14)  (184 142)  (184 142)  routing T_4_8.sp4_v_t_32 <X> T_4_8.lc_trk_g3_5
 (17 14)  (185 142)  (185 142)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (5 15)  (173 143)  (173 143)  routing T_4_8.sp4_h_r_3 <X> T_4_8.sp4_v_t_44
 (22 15)  (190 143)  (190 143)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_5_8

 (0 0)  (222 128)  (222 128)  Negative Clock bit

 (11 0)  (233 128)  (233 128)  routing T_5_8.sp4_v_t_43 <X> T_5_8.sp4_v_b_2
 (13 0)  (235 128)  (235 128)  routing T_5_8.sp4_v_t_43 <X> T_5_8.sp4_v_b_2
 (14 0)  (236 128)  (236 128)  routing T_5_8.wire_logic_cluster/lc_0/out <X> T_5_8.lc_trk_g0_0
 (17 0)  (239 128)  (239 128)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (240 128)  (240 128)  routing T_5_8.wire_logic_cluster/lc_1/out <X> T_5_8.lc_trk_g0_1
 (21 0)  (243 128)  (243 128)  routing T_5_8.sp4_v_b_3 <X> T_5_8.lc_trk_g0_3
 (22 0)  (244 128)  (244 128)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (245 128)  (245 128)  routing T_5_8.sp4_v_b_3 <X> T_5_8.lc_trk_g0_3
 (25 0)  (247 128)  (247 128)  routing T_5_8.wire_logic_cluster/lc_2/out <X> T_5_8.lc_trk_g0_2
 (27 0)  (249 128)  (249 128)  routing T_5_8.lc_trk_g1_4 <X> T_5_8.wire_logic_cluster/lc_0/in_1
 (29 0)  (251 128)  (251 128)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (252 128)  (252 128)  routing T_5_8.lc_trk_g1_4 <X> T_5_8.wire_logic_cluster/lc_0/in_1
 (32 0)  (254 128)  (254 128)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (38 0)  (260 128)  (260 128)  LC_0 Logic Functioning bit
 (41 0)  (263 128)  (263 128)  LC_0 Logic Functioning bit
 (43 0)  (265 128)  (265 128)  LC_0 Logic Functioning bit
 (45 0)  (267 128)  (267 128)  LC_0 Logic Functioning bit
 (47 0)  (269 128)  (269 128)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (48 0)  (270 128)  (270 128)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (17 1)  (239 129)  (239 129)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (244 129)  (244 129)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (29 1)  (251 129)  (251 129)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (253 129)  (253 129)  routing T_5_8.lc_trk_g0_3 <X> T_5_8.wire_logic_cluster/lc_0/in_3
 (32 1)  (254 129)  (254 129)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (255 129)  (255 129)  routing T_5_8.lc_trk_g2_2 <X> T_5_8.input_2_0
 (35 1)  (257 129)  (257 129)  routing T_5_8.lc_trk_g2_2 <X> T_5_8.input_2_0
 (36 1)  (258 129)  (258 129)  LC_0 Logic Functioning bit
 (37 1)  (259 129)  (259 129)  LC_0 Logic Functioning bit
 (39 1)  (261 129)  (261 129)  LC_0 Logic Functioning bit
 (40 1)  (262 129)  (262 129)  LC_0 Logic Functioning bit
 (42 1)  (264 129)  (264 129)  LC_0 Logic Functioning bit
 (48 1)  (270 129)  (270 129)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (273 129)  (273 129)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (1 2)  (223 130)  (223 130)  routing T_5_8.glb_netwk_4 <X> T_5_8.wire_logic_cluster/lc_7/clk
 (2 2)  (224 130)  (224 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (14 2)  (236 130)  (236 130)  routing T_5_8.wire_logic_cluster/lc_4/out <X> T_5_8.lc_trk_g0_4
 (28 2)  (250 130)  (250 130)  routing T_5_8.lc_trk_g2_6 <X> T_5_8.wire_logic_cluster/lc_1/in_1
 (29 2)  (251 130)  (251 130)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (252 130)  (252 130)  routing T_5_8.lc_trk_g2_6 <X> T_5_8.wire_logic_cluster/lc_1/in_1
 (31 2)  (253 130)  (253 130)  routing T_5_8.lc_trk_g3_7 <X> T_5_8.wire_logic_cluster/lc_1/in_3
 (32 2)  (254 130)  (254 130)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (255 130)  (255 130)  routing T_5_8.lc_trk_g3_7 <X> T_5_8.wire_logic_cluster/lc_1/in_3
 (34 2)  (256 130)  (256 130)  routing T_5_8.lc_trk_g3_7 <X> T_5_8.wire_logic_cluster/lc_1/in_3
 (37 2)  (259 130)  (259 130)  LC_1 Logic Functioning bit
 (42 2)  (264 130)  (264 130)  LC_1 Logic Functioning bit
 (43 2)  (265 130)  (265 130)  LC_1 Logic Functioning bit
 (45 2)  (267 130)  (267 130)  LC_1 Logic Functioning bit
 (17 3)  (239 131)  (239 131)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (248 131)  (248 131)  routing T_5_8.lc_trk_g2_3 <X> T_5_8.wire_logic_cluster/lc_1/in_0
 (28 3)  (250 131)  (250 131)  routing T_5_8.lc_trk_g2_3 <X> T_5_8.wire_logic_cluster/lc_1/in_0
 (29 3)  (251 131)  (251 131)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (252 131)  (252 131)  routing T_5_8.lc_trk_g2_6 <X> T_5_8.wire_logic_cluster/lc_1/in_1
 (31 3)  (253 131)  (253 131)  routing T_5_8.lc_trk_g3_7 <X> T_5_8.wire_logic_cluster/lc_1/in_3
 (32 3)  (254 131)  (254 131)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (39 3)  (261 131)  (261 131)  LC_1 Logic Functioning bit
 (42 3)  (264 131)  (264 131)  LC_1 Logic Functioning bit
 (43 3)  (265 131)  (265 131)  LC_1 Logic Functioning bit
 (51 3)  (273 131)  (273 131)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (16 4)  (238 132)  (238 132)  routing T_5_8.sp12_h_r_9 <X> T_5_8.lc_trk_g1_1
 (17 4)  (239 132)  (239 132)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (26 4)  (248 132)  (248 132)  routing T_5_8.lc_trk_g3_7 <X> T_5_8.wire_logic_cluster/lc_2/in_0
 (28 4)  (250 132)  (250 132)  routing T_5_8.lc_trk_g2_7 <X> T_5_8.wire_logic_cluster/lc_2/in_1
 (29 4)  (251 132)  (251 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (252 132)  (252 132)  routing T_5_8.lc_trk_g2_7 <X> T_5_8.wire_logic_cluster/lc_2/in_1
 (31 4)  (253 132)  (253 132)  routing T_5_8.lc_trk_g3_6 <X> T_5_8.wire_logic_cluster/lc_2/in_3
 (32 4)  (254 132)  (254 132)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (255 132)  (255 132)  routing T_5_8.lc_trk_g3_6 <X> T_5_8.wire_logic_cluster/lc_2/in_3
 (34 4)  (256 132)  (256 132)  routing T_5_8.lc_trk_g3_6 <X> T_5_8.wire_logic_cluster/lc_2/in_3
 (37 4)  (259 132)  (259 132)  LC_2 Logic Functioning bit
 (42 4)  (264 132)  (264 132)  LC_2 Logic Functioning bit
 (43 4)  (265 132)  (265 132)  LC_2 Logic Functioning bit
 (45 4)  (267 132)  (267 132)  LC_2 Logic Functioning bit
 (8 5)  (230 133)  (230 133)  routing T_5_8.sp4_v_t_36 <X> T_5_8.sp4_v_b_4
 (10 5)  (232 133)  (232 133)  routing T_5_8.sp4_v_t_36 <X> T_5_8.sp4_v_b_4
 (26 5)  (248 133)  (248 133)  routing T_5_8.lc_trk_g3_7 <X> T_5_8.wire_logic_cluster/lc_2/in_0
 (27 5)  (249 133)  (249 133)  routing T_5_8.lc_trk_g3_7 <X> T_5_8.wire_logic_cluster/lc_2/in_0
 (28 5)  (250 133)  (250 133)  routing T_5_8.lc_trk_g3_7 <X> T_5_8.wire_logic_cluster/lc_2/in_0
 (29 5)  (251 133)  (251 133)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (252 133)  (252 133)  routing T_5_8.lc_trk_g2_7 <X> T_5_8.wire_logic_cluster/lc_2/in_1
 (31 5)  (253 133)  (253 133)  routing T_5_8.lc_trk_g3_6 <X> T_5_8.wire_logic_cluster/lc_2/in_3
 (32 5)  (254 133)  (254 133)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (257 133)  (257 133)  routing T_5_8.lc_trk_g0_2 <X> T_5_8.input_2_2
 (36 5)  (258 133)  (258 133)  LC_2 Logic Functioning bit
 (40 5)  (262 133)  (262 133)  LC_2 Logic Functioning bit
 (43 5)  (265 133)  (265 133)  LC_2 Logic Functioning bit
 (47 5)  (269 133)  (269 133)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (14 6)  (236 134)  (236 134)  routing T_5_8.sp4_v_t_1 <X> T_5_8.lc_trk_g1_4
 (32 6)  (254 134)  (254 134)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (255 134)  (255 134)  routing T_5_8.lc_trk_g3_1 <X> T_5_8.wire_logic_cluster/lc_3/in_3
 (34 6)  (256 134)  (256 134)  routing T_5_8.lc_trk_g3_1 <X> T_5_8.wire_logic_cluster/lc_3/in_3
 (36 6)  (258 134)  (258 134)  LC_3 Logic Functioning bit
 (37 6)  (259 134)  (259 134)  LC_3 Logic Functioning bit
 (38 6)  (260 134)  (260 134)  LC_3 Logic Functioning bit
 (39 6)  (261 134)  (261 134)  LC_3 Logic Functioning bit
 (45 6)  (267 134)  (267 134)  LC_3 Logic Functioning bit
 (14 7)  (236 135)  (236 135)  routing T_5_8.sp4_v_t_1 <X> T_5_8.lc_trk_g1_4
 (16 7)  (238 135)  (238 135)  routing T_5_8.sp4_v_t_1 <X> T_5_8.lc_trk_g1_4
 (17 7)  (239 135)  (239 135)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (36 7)  (258 135)  (258 135)  LC_3 Logic Functioning bit
 (37 7)  (259 135)  (259 135)  LC_3 Logic Functioning bit
 (38 7)  (260 135)  (260 135)  LC_3 Logic Functioning bit
 (39 7)  (261 135)  (261 135)  LC_3 Logic Functioning bit
 (21 8)  (243 136)  (243 136)  routing T_5_8.sp4_h_r_35 <X> T_5_8.lc_trk_g2_3
 (22 8)  (244 136)  (244 136)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (245 136)  (245 136)  routing T_5_8.sp4_h_r_35 <X> T_5_8.lc_trk_g2_3
 (24 8)  (246 136)  (246 136)  routing T_5_8.sp4_h_r_35 <X> T_5_8.lc_trk_g2_3
 (25 8)  (247 136)  (247 136)  routing T_5_8.sp4_v_b_26 <X> T_5_8.lc_trk_g2_2
 (36 8)  (258 136)  (258 136)  LC_4 Logic Functioning bit
 (38 8)  (260 136)  (260 136)  LC_4 Logic Functioning bit
 (41 8)  (263 136)  (263 136)  LC_4 Logic Functioning bit
 (43 8)  (265 136)  (265 136)  LC_4 Logic Functioning bit
 (45 8)  (267 136)  (267 136)  LC_4 Logic Functioning bit
 (22 9)  (244 137)  (244 137)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (245 137)  (245 137)  routing T_5_8.sp4_v_b_26 <X> T_5_8.lc_trk_g2_2
 (27 9)  (249 137)  (249 137)  routing T_5_8.lc_trk_g1_1 <X> T_5_8.wire_logic_cluster/lc_4/in_0
 (29 9)  (251 137)  (251 137)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (37 9)  (259 137)  (259 137)  LC_4 Logic Functioning bit
 (39 9)  (261 137)  (261 137)  LC_4 Logic Functioning bit
 (40 9)  (262 137)  (262 137)  LC_4 Logic Functioning bit
 (42 9)  (264 137)  (264 137)  LC_4 Logic Functioning bit
 (44 9)  (266 137)  (266 137)  LC_4 Logic Functioning bit
 (45 9)  (267 137)  (267 137)  LC_4 Logic Functioning bit
 (53 9)  (275 137)  (275 137)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (21 10)  (243 138)  (243 138)  routing T_5_8.sp4_v_t_18 <X> T_5_8.lc_trk_g2_7
 (22 10)  (244 138)  (244 138)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (245 138)  (245 138)  routing T_5_8.sp4_v_t_18 <X> T_5_8.lc_trk_g2_7
 (31 10)  (253 138)  (253 138)  routing T_5_8.lc_trk_g0_4 <X> T_5_8.wire_logic_cluster/lc_5/in_3
 (32 10)  (254 138)  (254 138)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (258 138)  (258 138)  LC_5 Logic Functioning bit
 (37 10)  (259 138)  (259 138)  LC_5 Logic Functioning bit
 (38 10)  (260 138)  (260 138)  LC_5 Logic Functioning bit
 (39 10)  (261 138)  (261 138)  LC_5 Logic Functioning bit
 (45 10)  (267 138)  (267 138)  LC_5 Logic Functioning bit
 (22 11)  (244 139)  (244 139)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (246 139)  (246 139)  routing T_5_8.tnl_op_6 <X> T_5_8.lc_trk_g2_6
 (25 11)  (247 139)  (247 139)  routing T_5_8.tnl_op_6 <X> T_5_8.lc_trk_g2_6
 (36 11)  (258 139)  (258 139)  LC_5 Logic Functioning bit
 (37 11)  (259 139)  (259 139)  LC_5 Logic Functioning bit
 (38 11)  (260 139)  (260 139)  LC_5 Logic Functioning bit
 (39 11)  (261 139)  (261 139)  LC_5 Logic Functioning bit
 (44 11)  (266 139)  (266 139)  LC_5 Logic Functioning bit
 (45 11)  (267 139)  (267 139)  LC_5 Logic Functioning bit
 (53 11)  (275 139)  (275 139)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (15 12)  (237 140)  (237 140)  routing T_5_8.sp4_h_r_41 <X> T_5_8.lc_trk_g3_1
 (16 12)  (238 140)  (238 140)  routing T_5_8.sp4_h_r_41 <X> T_5_8.lc_trk_g3_1
 (17 12)  (239 140)  (239 140)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (240 140)  (240 140)  routing T_5_8.sp4_h_r_41 <X> T_5_8.lc_trk_g3_1
 (18 13)  (240 141)  (240 141)  routing T_5_8.sp4_h_r_41 <X> T_5_8.lc_trk_g3_1
 (0 14)  (222 142)  (222 142)  routing T_5_8.glb_netwk_6 <X> T_5_8.wire_logic_cluster/lc_7/s_r
 (1 14)  (223 142)  (223 142)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (22 14)  (244 142)  (244 142)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (246 142)  (246 142)  routing T_5_8.tnl_op_7 <X> T_5_8.lc_trk_g3_7
 (0 15)  (222 143)  (222 143)  routing T_5_8.glb_netwk_6 <X> T_5_8.wire_logic_cluster/lc_7/s_r
 (21 15)  (243 143)  (243 143)  routing T_5_8.tnl_op_7 <X> T_5_8.lc_trk_g3_7
 (22 15)  (244 143)  (244 143)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (246 143)  (246 143)  routing T_5_8.tnl_op_6 <X> T_5_8.lc_trk_g3_6
 (25 15)  (247 143)  (247 143)  routing T_5_8.tnl_op_6 <X> T_5_8.lc_trk_g3_6


LogicTile_6_8

 (5 0)  (281 128)  (281 128)  routing T_6_8.sp4_v_t_37 <X> T_6_8.sp4_h_r_0
 (14 1)  (290 129)  (290 129)  routing T_6_8.sp4_h_r_0 <X> T_6_8.lc_trk_g0_0
 (15 1)  (291 129)  (291 129)  routing T_6_8.sp4_h_r_0 <X> T_6_8.lc_trk_g0_0
 (16 1)  (292 129)  (292 129)  routing T_6_8.sp4_h_r_0 <X> T_6_8.lc_trk_g0_0
 (17 1)  (293 129)  (293 129)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (29 6)  (305 134)  (305 134)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (307 134)  (307 134)  routing T_6_8.lc_trk_g2_6 <X> T_6_8.wire_logic_cluster/lc_3/in_3
 (32 6)  (308 134)  (308 134)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (309 134)  (309 134)  routing T_6_8.lc_trk_g2_6 <X> T_6_8.wire_logic_cluster/lc_3/in_3
 (36 6)  (312 134)  (312 134)  LC_3 Logic Functioning bit
 (38 6)  (314 134)  (314 134)  LC_3 Logic Functioning bit
 (47 6)  (323 134)  (323 134)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (13 7)  (289 135)  (289 135)  routing T_6_8.sp4_v_b_0 <X> T_6_8.sp4_h_l_40
 (31 7)  (307 135)  (307 135)  routing T_6_8.lc_trk_g2_6 <X> T_6_8.wire_logic_cluster/lc_3/in_3
 (36 7)  (312 135)  (312 135)  LC_3 Logic Functioning bit
 (38 7)  (314 135)  (314 135)  LC_3 Logic Functioning bit
 (11 8)  (287 136)  (287 136)  routing T_6_8.sp4_v_t_37 <X> T_6_8.sp4_v_b_8
 (13 8)  (289 136)  (289 136)  routing T_6_8.sp4_v_t_37 <X> T_6_8.sp4_v_b_8
 (22 10)  (298 138)  (298 138)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (299 138)  (299 138)  routing T_6_8.sp12_v_b_23 <X> T_6_8.lc_trk_g2_7
 (21 11)  (297 139)  (297 139)  routing T_6_8.sp12_v_b_23 <X> T_6_8.lc_trk_g2_7
 (22 11)  (298 139)  (298 139)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (299 139)  (299 139)  routing T_6_8.sp4_v_b_46 <X> T_6_8.lc_trk_g2_6
 (24 11)  (300 139)  (300 139)  routing T_6_8.sp4_v_b_46 <X> T_6_8.lc_trk_g2_6
 (22 12)  (298 140)  (298 140)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (300 140)  (300 140)  routing T_6_8.tnr_op_3 <X> T_6_8.lc_trk_g3_3
 (21 14)  (297 142)  (297 142)  routing T_6_8.sp4_v_t_18 <X> T_6_8.lc_trk_g3_7
 (22 14)  (298 142)  (298 142)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (299 142)  (299 142)  routing T_6_8.sp4_v_t_18 <X> T_6_8.lc_trk_g3_7
 (26 14)  (302 142)  (302 142)  routing T_6_8.lc_trk_g2_7 <X> T_6_8.wire_logic_cluster/lc_7/in_0
 (27 14)  (303 142)  (303 142)  routing T_6_8.lc_trk_g3_3 <X> T_6_8.wire_logic_cluster/lc_7/in_1
 (28 14)  (304 142)  (304 142)  routing T_6_8.lc_trk_g3_3 <X> T_6_8.wire_logic_cluster/lc_7/in_1
 (29 14)  (305 142)  (305 142)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (307 142)  (307 142)  routing T_6_8.lc_trk_g3_7 <X> T_6_8.wire_logic_cluster/lc_7/in_3
 (32 14)  (308 142)  (308 142)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (309 142)  (309 142)  routing T_6_8.lc_trk_g3_7 <X> T_6_8.wire_logic_cluster/lc_7/in_3
 (34 14)  (310 142)  (310 142)  routing T_6_8.lc_trk_g3_7 <X> T_6_8.wire_logic_cluster/lc_7/in_3
 (36 14)  (312 142)  (312 142)  LC_7 Logic Functioning bit
 (38 14)  (314 142)  (314 142)  LC_7 Logic Functioning bit
 (53 14)  (329 142)  (329 142)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (26 15)  (302 143)  (302 143)  routing T_6_8.lc_trk_g2_7 <X> T_6_8.wire_logic_cluster/lc_7/in_0
 (28 15)  (304 143)  (304 143)  routing T_6_8.lc_trk_g2_7 <X> T_6_8.wire_logic_cluster/lc_7/in_0
 (29 15)  (305 143)  (305 143)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (306 143)  (306 143)  routing T_6_8.lc_trk_g3_3 <X> T_6_8.wire_logic_cluster/lc_7/in_1
 (31 15)  (307 143)  (307 143)  routing T_6_8.lc_trk_g3_7 <X> T_6_8.wire_logic_cluster/lc_7/in_3
 (48 15)  (324 143)  (324 143)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_7_8

 (9 0)  (343 128)  (343 128)  routing T_7_8.sp4_v_t_36 <X> T_7_8.sp4_h_r_1
 (17 0)  (351 128)  (351 128)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (21 0)  (355 128)  (355 128)  routing T_7_8.bnr_op_3 <X> T_7_8.lc_trk_g0_3
 (22 0)  (356 128)  (356 128)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (26 0)  (360 128)  (360 128)  routing T_7_8.lc_trk_g3_7 <X> T_7_8.wire_logic_cluster/lc_0/in_0
 (28 0)  (362 128)  (362 128)  routing T_7_8.lc_trk_g2_7 <X> T_7_8.wire_logic_cluster/lc_0/in_1
 (29 0)  (363 128)  (363 128)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (364 128)  (364 128)  routing T_7_8.lc_trk_g2_7 <X> T_7_8.wire_logic_cluster/lc_0/in_1
 (31 0)  (365 128)  (365 128)  routing T_7_8.lc_trk_g2_5 <X> T_7_8.wire_logic_cluster/lc_0/in_3
 (32 0)  (366 128)  (366 128)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (367 128)  (367 128)  routing T_7_8.lc_trk_g2_5 <X> T_7_8.wire_logic_cluster/lc_0/in_3
 (35 0)  (369 128)  (369 128)  routing T_7_8.lc_trk_g2_4 <X> T_7_8.input_2_0
 (36 0)  (370 128)  (370 128)  LC_0 Logic Functioning bit
 (4 1)  (338 129)  (338 129)  routing T_7_8.sp4_v_t_42 <X> T_7_8.sp4_h_r_0
 (8 1)  (342 129)  (342 129)  routing T_7_8.sp4_h_l_42 <X> T_7_8.sp4_v_b_1
 (9 1)  (343 129)  (343 129)  routing T_7_8.sp4_h_l_42 <X> T_7_8.sp4_v_b_1
 (10 1)  (344 129)  (344 129)  routing T_7_8.sp4_h_l_42 <X> T_7_8.sp4_v_b_1
 (14 1)  (348 129)  (348 129)  routing T_7_8.sp4_h_r_0 <X> T_7_8.lc_trk_g0_0
 (15 1)  (349 129)  (349 129)  routing T_7_8.sp4_h_r_0 <X> T_7_8.lc_trk_g0_0
 (16 1)  (350 129)  (350 129)  routing T_7_8.sp4_h_r_0 <X> T_7_8.lc_trk_g0_0
 (17 1)  (351 129)  (351 129)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (21 1)  (355 129)  (355 129)  routing T_7_8.bnr_op_3 <X> T_7_8.lc_trk_g0_3
 (26 1)  (360 129)  (360 129)  routing T_7_8.lc_trk_g3_7 <X> T_7_8.wire_logic_cluster/lc_0/in_0
 (27 1)  (361 129)  (361 129)  routing T_7_8.lc_trk_g3_7 <X> T_7_8.wire_logic_cluster/lc_0/in_0
 (28 1)  (362 129)  (362 129)  routing T_7_8.lc_trk_g3_7 <X> T_7_8.wire_logic_cluster/lc_0/in_0
 (29 1)  (363 129)  (363 129)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (364 129)  (364 129)  routing T_7_8.lc_trk_g2_7 <X> T_7_8.wire_logic_cluster/lc_0/in_1
 (32 1)  (366 129)  (366 129)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (367 129)  (367 129)  routing T_7_8.lc_trk_g2_4 <X> T_7_8.input_2_0
 (26 2)  (360 130)  (360 130)  routing T_7_8.lc_trk_g2_5 <X> T_7_8.wire_logic_cluster/lc_1/in_0
 (29 2)  (363 130)  (363 130)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (365 130)  (365 130)  routing T_7_8.lc_trk_g3_7 <X> T_7_8.wire_logic_cluster/lc_1/in_3
 (32 2)  (366 130)  (366 130)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (367 130)  (367 130)  routing T_7_8.lc_trk_g3_7 <X> T_7_8.wire_logic_cluster/lc_1/in_3
 (34 2)  (368 130)  (368 130)  routing T_7_8.lc_trk_g3_7 <X> T_7_8.wire_logic_cluster/lc_1/in_3
 (35 2)  (369 130)  (369 130)  routing T_7_8.lc_trk_g3_4 <X> T_7_8.input_2_1
 (36 2)  (370 130)  (370 130)  LC_1 Logic Functioning bit
 (28 3)  (362 131)  (362 131)  routing T_7_8.lc_trk_g2_5 <X> T_7_8.wire_logic_cluster/lc_1/in_0
 (29 3)  (363 131)  (363 131)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (365 131)  (365 131)  routing T_7_8.lc_trk_g3_7 <X> T_7_8.wire_logic_cluster/lc_1/in_3
 (32 3)  (366 131)  (366 131)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (367 131)  (367 131)  routing T_7_8.lc_trk_g3_4 <X> T_7_8.input_2_1
 (34 3)  (368 131)  (368 131)  routing T_7_8.lc_trk_g3_4 <X> T_7_8.input_2_1
 (12 4)  (346 132)  (346 132)  routing T_7_8.sp4_v_t_40 <X> T_7_8.sp4_h_r_5
 (21 4)  (355 132)  (355 132)  routing T_7_8.bnr_op_3 <X> T_7_8.lc_trk_g1_3
 (22 4)  (356 132)  (356 132)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (25 4)  (359 132)  (359 132)  routing T_7_8.bnr_op_2 <X> T_7_8.lc_trk_g1_2
 (29 4)  (363 132)  (363 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (366 132)  (366 132)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (367 132)  (367 132)  routing T_7_8.lc_trk_g3_0 <X> T_7_8.wire_logic_cluster/lc_2/in_3
 (34 4)  (368 132)  (368 132)  routing T_7_8.lc_trk_g3_0 <X> T_7_8.wire_logic_cluster/lc_2/in_3
 (37 4)  (371 132)  (371 132)  LC_2 Logic Functioning bit
 (39 4)  (373 132)  (373 132)  LC_2 Logic Functioning bit
 (40 4)  (374 132)  (374 132)  LC_2 Logic Functioning bit
 (41 4)  (375 132)  (375 132)  LC_2 Logic Functioning bit
 (42 4)  (376 132)  (376 132)  LC_2 Logic Functioning bit
 (50 4)  (384 132)  (384 132)  Cascade bit: LH_LC02_inmux02_5

 (8 5)  (342 133)  (342 133)  routing T_7_8.sp4_h_r_4 <X> T_7_8.sp4_v_b_4
 (21 5)  (355 133)  (355 133)  routing T_7_8.bnr_op_3 <X> T_7_8.lc_trk_g1_3
 (22 5)  (356 133)  (356 133)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (359 133)  (359 133)  routing T_7_8.bnr_op_2 <X> T_7_8.lc_trk_g1_2
 (26 5)  (360 133)  (360 133)  routing T_7_8.lc_trk_g3_3 <X> T_7_8.wire_logic_cluster/lc_2/in_0
 (27 5)  (361 133)  (361 133)  routing T_7_8.lc_trk_g3_3 <X> T_7_8.wire_logic_cluster/lc_2/in_0
 (28 5)  (362 133)  (362 133)  routing T_7_8.lc_trk_g3_3 <X> T_7_8.wire_logic_cluster/lc_2/in_0
 (29 5)  (363 133)  (363 133)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (364 133)  (364 133)  routing T_7_8.lc_trk_g0_3 <X> T_7_8.wire_logic_cluster/lc_2/in_1
 (36 5)  (370 133)  (370 133)  LC_2 Logic Functioning bit
 (38 5)  (372 133)  (372 133)  LC_2 Logic Functioning bit
 (41 5)  (375 133)  (375 133)  LC_2 Logic Functioning bit
 (12 6)  (346 134)  (346 134)  routing T_7_8.sp4_v_b_5 <X> T_7_8.sp4_h_l_40
 (27 6)  (361 134)  (361 134)  routing T_7_8.lc_trk_g3_3 <X> T_7_8.wire_logic_cluster/lc_3/in_1
 (28 6)  (362 134)  (362 134)  routing T_7_8.lc_trk_g3_3 <X> T_7_8.wire_logic_cluster/lc_3/in_1
 (29 6)  (363 134)  (363 134)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (366 134)  (366 134)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (367 134)  (367 134)  routing T_7_8.lc_trk_g2_0 <X> T_7_8.wire_logic_cluster/lc_3/in_3
 (39 6)  (373 134)  (373 134)  LC_3 Logic Functioning bit
 (40 6)  (374 134)  (374 134)  LC_3 Logic Functioning bit
 (42 6)  (376 134)  (376 134)  LC_3 Logic Functioning bit
 (27 7)  (361 135)  (361 135)  routing T_7_8.lc_trk_g3_0 <X> T_7_8.wire_logic_cluster/lc_3/in_0
 (28 7)  (362 135)  (362 135)  routing T_7_8.lc_trk_g3_0 <X> T_7_8.wire_logic_cluster/lc_3/in_0
 (29 7)  (363 135)  (363 135)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (364 135)  (364 135)  routing T_7_8.lc_trk_g3_3 <X> T_7_8.wire_logic_cluster/lc_3/in_1
 (32 7)  (366 135)  (366 135)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (368 135)  (368 135)  routing T_7_8.lc_trk_g1_2 <X> T_7_8.input_2_3
 (35 7)  (369 135)  (369 135)  routing T_7_8.lc_trk_g1_2 <X> T_7_8.input_2_3
 (37 7)  (371 135)  (371 135)  LC_3 Logic Functioning bit
 (39 7)  (373 135)  (373 135)  LC_3 Logic Functioning bit
 (40 7)  (374 135)  (374 135)  LC_3 Logic Functioning bit
 (42 7)  (376 135)  (376 135)  LC_3 Logic Functioning bit
 (43 7)  (377 135)  (377 135)  LC_3 Logic Functioning bit
 (14 8)  (348 136)  (348 136)  routing T_7_8.wire_logic_cluster/lc_0/out <X> T_7_8.lc_trk_g2_0
 (25 8)  (359 136)  (359 136)  routing T_7_8.wire_logic_cluster/lc_2/out <X> T_7_8.lc_trk_g2_2
 (29 8)  (363 136)  (363 136)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (366 136)  (366 136)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (367 136)  (367 136)  routing T_7_8.lc_trk_g3_0 <X> T_7_8.wire_logic_cluster/lc_4/in_3
 (34 8)  (368 136)  (368 136)  routing T_7_8.lc_trk_g3_0 <X> T_7_8.wire_logic_cluster/lc_4/in_3
 (37 8)  (371 136)  (371 136)  LC_4 Logic Functioning bit
 (42 8)  (376 136)  (376 136)  LC_4 Logic Functioning bit
 (43 8)  (377 136)  (377 136)  LC_4 Logic Functioning bit
 (50 8)  (384 136)  (384 136)  Cascade bit: LH_LC04_inmux02_5

 (17 9)  (351 137)  (351 137)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (356 137)  (356 137)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (360 137)  (360 137)  routing T_7_8.lc_trk_g1_3 <X> T_7_8.wire_logic_cluster/lc_4/in_0
 (27 9)  (361 137)  (361 137)  routing T_7_8.lc_trk_g1_3 <X> T_7_8.wire_logic_cluster/lc_4/in_0
 (29 9)  (363 137)  (363 137)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (36 9)  (370 137)  (370 137)  LC_4 Logic Functioning bit
 (37 9)  (371 137)  (371 137)  LC_4 Logic Functioning bit
 (42 9)  (376 137)  (376 137)  LC_4 Logic Functioning bit
 (43 9)  (377 137)  (377 137)  LC_4 Logic Functioning bit
 (11 10)  (345 138)  (345 138)  routing T_7_8.sp4_v_b_5 <X> T_7_8.sp4_v_t_45
 (14 10)  (348 138)  (348 138)  routing T_7_8.sp4_v_b_36 <X> T_7_8.lc_trk_g2_4
 (16 10)  (350 138)  (350 138)  routing T_7_8.sp4_v_b_37 <X> T_7_8.lc_trk_g2_5
 (17 10)  (351 138)  (351 138)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (352 138)  (352 138)  routing T_7_8.sp4_v_b_37 <X> T_7_8.lc_trk_g2_5
 (21 10)  (355 138)  (355 138)  routing T_7_8.sp4_v_t_26 <X> T_7_8.lc_trk_g2_7
 (22 10)  (356 138)  (356 138)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (357 138)  (357 138)  routing T_7_8.sp4_v_t_26 <X> T_7_8.lc_trk_g2_7
 (28 10)  (362 138)  (362 138)  routing T_7_8.lc_trk_g2_2 <X> T_7_8.wire_logic_cluster/lc_5/in_1
 (29 10)  (363 138)  (363 138)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (366 138)  (366 138)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (368 138)  (368 138)  routing T_7_8.lc_trk_g1_3 <X> T_7_8.wire_logic_cluster/lc_5/in_3
 (38 10)  (372 138)  (372 138)  LC_5 Logic Functioning bit
 (41 10)  (375 138)  (375 138)  LC_5 Logic Functioning bit
 (43 10)  (377 138)  (377 138)  LC_5 Logic Functioning bit
 (3 11)  (337 139)  (337 139)  routing T_7_8.sp12_v_b_1 <X> T_7_8.sp12_h_l_22
 (12 11)  (346 139)  (346 139)  routing T_7_8.sp4_v_b_5 <X> T_7_8.sp4_v_t_45
 (14 11)  (348 139)  (348 139)  routing T_7_8.sp4_v_b_36 <X> T_7_8.lc_trk_g2_4
 (16 11)  (350 139)  (350 139)  routing T_7_8.sp4_v_b_36 <X> T_7_8.lc_trk_g2_4
 (17 11)  (351 139)  (351 139)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (18 11)  (352 139)  (352 139)  routing T_7_8.sp4_v_b_37 <X> T_7_8.lc_trk_g2_5
 (21 11)  (355 139)  (355 139)  routing T_7_8.sp4_v_t_26 <X> T_7_8.lc_trk_g2_7
 (29 11)  (363 139)  (363 139)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (364 139)  (364 139)  routing T_7_8.lc_trk_g2_2 <X> T_7_8.wire_logic_cluster/lc_5/in_1
 (31 11)  (365 139)  (365 139)  routing T_7_8.lc_trk_g1_3 <X> T_7_8.wire_logic_cluster/lc_5/in_3
 (32 11)  (366 139)  (366 139)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (367 139)  (367 139)  routing T_7_8.lc_trk_g3_0 <X> T_7_8.input_2_5
 (34 11)  (368 139)  (368 139)  routing T_7_8.lc_trk_g3_0 <X> T_7_8.input_2_5
 (36 11)  (370 139)  (370 139)  LC_5 Logic Functioning bit
 (38 11)  (372 139)  (372 139)  LC_5 Logic Functioning bit
 (41 11)  (375 139)  (375 139)  LC_5 Logic Functioning bit
 (43 11)  (377 139)  (377 139)  LC_5 Logic Functioning bit
 (51 11)  (385 139)  (385 139)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (22 12)  (356 140)  (356 140)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (357 140)  (357 140)  routing T_7_8.sp4_v_t_30 <X> T_7_8.lc_trk_g3_3
 (24 12)  (358 140)  (358 140)  routing T_7_8.sp4_v_t_30 <X> T_7_8.lc_trk_g3_3
 (14 13)  (348 141)  (348 141)  routing T_7_8.sp4_r_v_b_40 <X> T_7_8.lc_trk_g3_0
 (17 13)  (351 141)  (351 141)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (14 14)  (348 142)  (348 142)  routing T_7_8.sp4_v_b_36 <X> T_7_8.lc_trk_g3_4
 (22 14)  (356 142)  (356 142)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (357 142)  (357 142)  routing T_7_8.sp12_v_t_12 <X> T_7_8.lc_trk_g3_7
 (14 15)  (348 143)  (348 143)  routing T_7_8.sp4_v_b_36 <X> T_7_8.lc_trk_g3_4
 (16 15)  (350 143)  (350 143)  routing T_7_8.sp4_v_b_36 <X> T_7_8.lc_trk_g3_4
 (17 15)  (351 143)  (351 143)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4


LogicTile_8_8

 (21 0)  (409 128)  (409 128)  routing T_8_8.bnr_op_3 <X> T_8_8.lc_trk_g0_3
 (22 0)  (410 128)  (410 128)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (26 0)  (414 128)  (414 128)  routing T_8_8.lc_trk_g1_5 <X> T_8_8.wire_logic_cluster/lc_0/in_0
 (32 0)  (420 128)  (420 128)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (421 128)  (421 128)  routing T_8_8.lc_trk_g3_0 <X> T_8_8.wire_logic_cluster/lc_0/in_3
 (34 0)  (422 128)  (422 128)  routing T_8_8.lc_trk_g3_0 <X> T_8_8.wire_logic_cluster/lc_0/in_3
 (35 0)  (423 128)  (423 128)  routing T_8_8.lc_trk_g0_6 <X> T_8_8.input_2_0
 (36 0)  (424 128)  (424 128)  LC_0 Logic Functioning bit
 (21 1)  (409 129)  (409 129)  routing T_8_8.bnr_op_3 <X> T_8_8.lc_trk_g0_3
 (27 1)  (415 129)  (415 129)  routing T_8_8.lc_trk_g1_5 <X> T_8_8.wire_logic_cluster/lc_0/in_0
 (29 1)  (417 129)  (417 129)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (420 129)  (420 129)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (423 129)  (423 129)  routing T_8_8.lc_trk_g0_6 <X> T_8_8.input_2_0
 (37 1)  (425 129)  (425 129)  LC_0 Logic Functioning bit
 (52 1)  (440 129)  (440 129)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (25 2)  (413 130)  (413 130)  routing T_8_8.sp4_h_l_11 <X> T_8_8.lc_trk_g0_6
 (29 2)  (417 130)  (417 130)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (418 130)  (418 130)  routing T_8_8.lc_trk_g0_6 <X> T_8_8.wire_logic_cluster/lc_1/in_1
 (31 2)  (419 130)  (419 130)  routing T_8_8.lc_trk_g1_5 <X> T_8_8.wire_logic_cluster/lc_1/in_3
 (32 2)  (420 130)  (420 130)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (422 130)  (422 130)  routing T_8_8.lc_trk_g1_5 <X> T_8_8.wire_logic_cluster/lc_1/in_3
 (36 2)  (424 130)  (424 130)  LC_1 Logic Functioning bit
 (38 2)  (426 130)  (426 130)  LC_1 Logic Functioning bit
 (22 3)  (410 131)  (410 131)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (411 131)  (411 131)  routing T_8_8.sp4_h_l_11 <X> T_8_8.lc_trk_g0_6
 (24 3)  (412 131)  (412 131)  routing T_8_8.sp4_h_l_11 <X> T_8_8.lc_trk_g0_6
 (25 3)  (413 131)  (413 131)  routing T_8_8.sp4_h_l_11 <X> T_8_8.lc_trk_g0_6
 (27 3)  (415 131)  (415 131)  routing T_8_8.lc_trk_g3_0 <X> T_8_8.wire_logic_cluster/lc_1/in_0
 (28 3)  (416 131)  (416 131)  routing T_8_8.lc_trk_g3_0 <X> T_8_8.wire_logic_cluster/lc_1/in_0
 (29 3)  (417 131)  (417 131)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (418 131)  (418 131)  routing T_8_8.lc_trk_g0_6 <X> T_8_8.wire_logic_cluster/lc_1/in_1
 (26 4)  (414 132)  (414 132)  routing T_8_8.lc_trk_g2_4 <X> T_8_8.wire_logic_cluster/lc_2/in_0
 (28 4)  (416 132)  (416 132)  routing T_8_8.lc_trk_g2_3 <X> T_8_8.wire_logic_cluster/lc_2/in_1
 (29 4)  (417 132)  (417 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (420 132)  (420 132)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (424 132)  (424 132)  LC_2 Logic Functioning bit
 (38 4)  (426 132)  (426 132)  LC_2 Logic Functioning bit
 (42 4)  (430 132)  (430 132)  LC_2 Logic Functioning bit
 (43 4)  (431 132)  (431 132)  LC_2 Logic Functioning bit
 (50 4)  (438 132)  (438 132)  Cascade bit: LH_LC02_inmux02_5

 (28 5)  (416 133)  (416 133)  routing T_8_8.lc_trk_g2_4 <X> T_8_8.wire_logic_cluster/lc_2/in_0
 (29 5)  (417 133)  (417 133)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (418 133)  (418 133)  routing T_8_8.lc_trk_g2_3 <X> T_8_8.wire_logic_cluster/lc_2/in_1
 (31 5)  (419 133)  (419 133)  routing T_8_8.lc_trk_g0_3 <X> T_8_8.wire_logic_cluster/lc_2/in_3
 (42 5)  (430 133)  (430 133)  LC_2 Logic Functioning bit
 (43 5)  (431 133)  (431 133)  LC_2 Logic Functioning bit
 (14 6)  (402 134)  (402 134)  routing T_8_8.lft_op_4 <X> T_8_8.lc_trk_g1_4
 (15 6)  (403 134)  (403 134)  routing T_8_8.sp4_h_r_13 <X> T_8_8.lc_trk_g1_5
 (16 6)  (404 134)  (404 134)  routing T_8_8.sp4_h_r_13 <X> T_8_8.lc_trk_g1_5
 (17 6)  (405 134)  (405 134)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (406 134)  (406 134)  routing T_8_8.sp4_h_r_13 <X> T_8_8.lc_trk_g1_5
 (28 6)  (416 134)  (416 134)  routing T_8_8.lc_trk_g2_6 <X> T_8_8.wire_logic_cluster/lc_3/in_1
 (29 6)  (417 134)  (417 134)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (418 134)  (418 134)  routing T_8_8.lc_trk_g2_6 <X> T_8_8.wire_logic_cluster/lc_3/in_1
 (32 6)  (420 134)  (420 134)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (421 134)  (421 134)  routing T_8_8.lc_trk_g3_3 <X> T_8_8.wire_logic_cluster/lc_3/in_3
 (34 6)  (422 134)  (422 134)  routing T_8_8.lc_trk_g3_3 <X> T_8_8.wire_logic_cluster/lc_3/in_3
 (36 6)  (424 134)  (424 134)  LC_3 Logic Functioning bit
 (38 6)  (426 134)  (426 134)  LC_3 Logic Functioning bit
 (42 6)  (430 134)  (430 134)  LC_3 Logic Functioning bit
 (43 6)  (431 134)  (431 134)  LC_3 Logic Functioning bit
 (50 6)  (438 134)  (438 134)  Cascade bit: LH_LC03_inmux02_5

 (13 7)  (401 135)  (401 135)  routing T_8_8.sp4_v_b_0 <X> T_8_8.sp4_h_l_40
 (15 7)  (403 135)  (403 135)  routing T_8_8.lft_op_4 <X> T_8_8.lc_trk_g1_4
 (17 7)  (405 135)  (405 135)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (410 135)  (410 135)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (412 135)  (412 135)  routing T_8_8.bot_op_6 <X> T_8_8.lc_trk_g1_6
 (30 7)  (418 135)  (418 135)  routing T_8_8.lc_trk_g2_6 <X> T_8_8.wire_logic_cluster/lc_3/in_1
 (31 7)  (419 135)  (419 135)  routing T_8_8.lc_trk_g3_3 <X> T_8_8.wire_logic_cluster/lc_3/in_3
 (36 7)  (424 135)  (424 135)  LC_3 Logic Functioning bit
 (38 7)  (426 135)  (426 135)  LC_3 Logic Functioning bit
 (42 7)  (430 135)  (430 135)  LC_3 Logic Functioning bit
 (43 7)  (431 135)  (431 135)  LC_3 Logic Functioning bit
 (21 8)  (409 136)  (409 136)  routing T_8_8.sp4_v_t_22 <X> T_8_8.lc_trk_g2_3
 (22 8)  (410 136)  (410 136)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (411 136)  (411 136)  routing T_8_8.sp4_v_t_22 <X> T_8_8.lc_trk_g2_3
 (27 8)  (415 136)  (415 136)  routing T_8_8.lc_trk_g1_4 <X> T_8_8.wire_logic_cluster/lc_4/in_1
 (29 8)  (417 136)  (417 136)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (418 136)  (418 136)  routing T_8_8.lc_trk_g1_4 <X> T_8_8.wire_logic_cluster/lc_4/in_1
 (31 8)  (419 136)  (419 136)  routing T_8_8.lc_trk_g1_6 <X> T_8_8.wire_logic_cluster/lc_4/in_3
 (32 8)  (420 136)  (420 136)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (422 136)  (422 136)  routing T_8_8.lc_trk_g1_6 <X> T_8_8.wire_logic_cluster/lc_4/in_3
 (36 8)  (424 136)  (424 136)  LC_4 Logic Functioning bit
 (42 8)  (430 136)  (430 136)  LC_4 Logic Functioning bit
 (43 8)  (431 136)  (431 136)  LC_4 Logic Functioning bit
 (50 8)  (438 136)  (438 136)  Cascade bit: LH_LC04_inmux02_5

 (21 9)  (409 137)  (409 137)  routing T_8_8.sp4_v_t_22 <X> T_8_8.lc_trk_g2_3
 (26 9)  (414 137)  (414 137)  routing T_8_8.lc_trk_g3_3 <X> T_8_8.wire_logic_cluster/lc_4/in_0
 (27 9)  (415 137)  (415 137)  routing T_8_8.lc_trk_g3_3 <X> T_8_8.wire_logic_cluster/lc_4/in_0
 (28 9)  (416 137)  (416 137)  routing T_8_8.lc_trk_g3_3 <X> T_8_8.wire_logic_cluster/lc_4/in_0
 (29 9)  (417 137)  (417 137)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (419 137)  (419 137)  routing T_8_8.lc_trk_g1_6 <X> T_8_8.wire_logic_cluster/lc_4/in_3
 (36 9)  (424 137)  (424 137)  LC_4 Logic Functioning bit
 (37 9)  (425 137)  (425 137)  LC_4 Logic Functioning bit
 (38 9)  (426 137)  (426 137)  LC_4 Logic Functioning bit
 (42 9)  (430 137)  (430 137)  LC_4 Logic Functioning bit
 (43 9)  (431 137)  (431 137)  LC_4 Logic Functioning bit
 (46 9)  (434 137)  (434 137)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (10 10)  (398 138)  (398 138)  routing T_8_8.sp4_v_b_2 <X> T_8_8.sp4_h_l_42
 (14 10)  (402 138)  (402 138)  routing T_8_8.bnl_op_4 <X> T_8_8.lc_trk_g2_4
 (14 11)  (402 139)  (402 139)  routing T_8_8.bnl_op_4 <X> T_8_8.lc_trk_g2_4
 (17 11)  (405 139)  (405 139)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (22 11)  (410 139)  (410 139)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (8 12)  (396 140)  (396 140)  routing T_8_8.sp4_v_b_4 <X> T_8_8.sp4_h_r_10
 (9 12)  (397 140)  (397 140)  routing T_8_8.sp4_v_b_4 <X> T_8_8.sp4_h_r_10
 (10 12)  (398 140)  (398 140)  routing T_8_8.sp4_v_b_4 <X> T_8_8.sp4_h_r_10
 (14 12)  (402 140)  (402 140)  routing T_8_8.sp4_v_b_24 <X> T_8_8.lc_trk_g3_0
 (22 12)  (410 140)  (410 140)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (9 13)  (397 141)  (397 141)  routing T_8_8.sp4_v_t_39 <X> T_8_8.sp4_v_b_10
 (10 13)  (398 141)  (398 141)  routing T_8_8.sp4_v_t_39 <X> T_8_8.sp4_v_b_10
 (16 13)  (404 141)  (404 141)  routing T_8_8.sp4_v_b_24 <X> T_8_8.lc_trk_g3_0
 (17 13)  (405 141)  (405 141)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (21 13)  (409 141)  (409 141)  routing T_8_8.sp4_r_v_b_43 <X> T_8_8.lc_trk_g3_3


LogicTile_9_8

 (29 0)  (471 128)  (471 128)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (472 128)  (472 128)  routing T_9_8.lc_trk_g0_5 <X> T_9_8.wire_logic_cluster/lc_0/in_1
 (31 0)  (473 128)  (473 128)  routing T_9_8.lc_trk_g2_5 <X> T_9_8.wire_logic_cluster/lc_0/in_3
 (32 0)  (474 128)  (474 128)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (475 128)  (475 128)  routing T_9_8.lc_trk_g2_5 <X> T_9_8.wire_logic_cluster/lc_0/in_3
 (35 0)  (477 128)  (477 128)  routing T_9_8.lc_trk_g1_5 <X> T_9_8.input_2_0
 (36 0)  (478 128)  (478 128)  LC_0 Logic Functioning bit
 (27 1)  (469 129)  (469 129)  routing T_9_8.lc_trk_g3_1 <X> T_9_8.wire_logic_cluster/lc_0/in_0
 (28 1)  (470 129)  (470 129)  routing T_9_8.lc_trk_g3_1 <X> T_9_8.wire_logic_cluster/lc_0/in_0
 (29 1)  (471 129)  (471 129)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (474 129)  (474 129)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (476 129)  (476 129)  routing T_9_8.lc_trk_g1_5 <X> T_9_8.input_2_0
 (17 2)  (459 130)  (459 130)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (26 2)  (468 130)  (468 130)  routing T_9_8.lc_trk_g2_7 <X> T_9_8.wire_logic_cluster/lc_1/in_0
 (27 2)  (469 130)  (469 130)  routing T_9_8.lc_trk_g3_3 <X> T_9_8.wire_logic_cluster/lc_1/in_1
 (28 2)  (470 130)  (470 130)  routing T_9_8.lc_trk_g3_3 <X> T_9_8.wire_logic_cluster/lc_1/in_1
 (29 2)  (471 130)  (471 130)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (473 130)  (473 130)  routing T_9_8.lc_trk_g2_4 <X> T_9_8.wire_logic_cluster/lc_1/in_3
 (32 2)  (474 130)  (474 130)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (475 130)  (475 130)  routing T_9_8.lc_trk_g2_4 <X> T_9_8.wire_logic_cluster/lc_1/in_3
 (36 2)  (478 130)  (478 130)  LC_1 Logic Functioning bit
 (40 2)  (482 130)  (482 130)  LC_1 Logic Functioning bit
 (42 2)  (484 130)  (484 130)  LC_1 Logic Functioning bit
 (43 2)  (485 130)  (485 130)  LC_1 Logic Functioning bit
 (50 2)  (492 130)  (492 130)  Cascade bit: LH_LC01_inmux02_5

 (18 3)  (460 131)  (460 131)  routing T_9_8.sp4_r_v_b_29 <X> T_9_8.lc_trk_g0_5
 (26 3)  (468 131)  (468 131)  routing T_9_8.lc_trk_g2_7 <X> T_9_8.wire_logic_cluster/lc_1/in_0
 (28 3)  (470 131)  (470 131)  routing T_9_8.lc_trk_g2_7 <X> T_9_8.wire_logic_cluster/lc_1/in_0
 (29 3)  (471 131)  (471 131)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (472 131)  (472 131)  routing T_9_8.lc_trk_g3_3 <X> T_9_8.wire_logic_cluster/lc_1/in_1
 (36 3)  (478 131)  (478 131)  LC_1 Logic Functioning bit
 (37 3)  (479 131)  (479 131)  LC_1 Logic Functioning bit
 (39 3)  (481 131)  (481 131)  LC_1 Logic Functioning bit
 (40 3)  (482 131)  (482 131)  LC_1 Logic Functioning bit
 (42 3)  (484 131)  (484 131)  LC_1 Logic Functioning bit
 (43 3)  (485 131)  (485 131)  LC_1 Logic Functioning bit
 (9 4)  (451 132)  (451 132)  routing T_9_8.sp4_v_t_41 <X> T_9_8.sp4_h_r_4
 (22 4)  (464 132)  (464 132)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (466 132)  (466 132)  routing T_9_8.bot_op_3 <X> T_9_8.lc_trk_g1_3
 (28 4)  (470 132)  (470 132)  routing T_9_8.lc_trk_g2_3 <X> T_9_8.wire_logic_cluster/lc_2/in_1
 (29 4)  (471 132)  (471 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (473 132)  (473 132)  routing T_9_8.lc_trk_g1_4 <X> T_9_8.wire_logic_cluster/lc_2/in_3
 (32 4)  (474 132)  (474 132)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (476 132)  (476 132)  routing T_9_8.lc_trk_g1_4 <X> T_9_8.wire_logic_cluster/lc_2/in_3
 (36 4)  (478 132)  (478 132)  LC_2 Logic Functioning bit
 (38 4)  (480 132)  (480 132)  LC_2 Logic Functioning bit
 (39 4)  (481 132)  (481 132)  LC_2 Logic Functioning bit
 (40 4)  (482 132)  (482 132)  LC_2 Logic Functioning bit
 (50 4)  (492 132)  (492 132)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (468 133)  (468 133)  routing T_9_8.lc_trk_g1_3 <X> T_9_8.wire_logic_cluster/lc_2/in_0
 (27 5)  (469 133)  (469 133)  routing T_9_8.lc_trk_g1_3 <X> T_9_8.wire_logic_cluster/lc_2/in_0
 (29 5)  (471 133)  (471 133)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (472 133)  (472 133)  routing T_9_8.lc_trk_g2_3 <X> T_9_8.wire_logic_cluster/lc_2/in_1
 (36 5)  (478 133)  (478 133)  LC_2 Logic Functioning bit
 (37 5)  (479 133)  (479 133)  LC_2 Logic Functioning bit
 (38 5)  (480 133)  (480 133)  LC_2 Logic Functioning bit
 (39 5)  (481 133)  (481 133)  LC_2 Logic Functioning bit
 (16 6)  (458 134)  (458 134)  routing T_9_8.sp12_h_l_18 <X> T_9_8.lc_trk_g1_5
 (17 6)  (459 134)  (459 134)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (26 6)  (468 134)  (468 134)  routing T_9_8.lc_trk_g3_4 <X> T_9_8.wire_logic_cluster/lc_3/in_0
 (28 6)  (470 134)  (470 134)  routing T_9_8.lc_trk_g2_6 <X> T_9_8.wire_logic_cluster/lc_3/in_1
 (29 6)  (471 134)  (471 134)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (472 134)  (472 134)  routing T_9_8.lc_trk_g2_6 <X> T_9_8.wire_logic_cluster/lc_3/in_1
 (32 6)  (474 134)  (474 134)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (476 134)  (476 134)  routing T_9_8.lc_trk_g1_3 <X> T_9_8.wire_logic_cluster/lc_3/in_3
 (35 6)  (477 134)  (477 134)  routing T_9_8.lc_trk_g2_7 <X> T_9_8.input_2_3
 (38 6)  (480 134)  (480 134)  LC_3 Logic Functioning bit
 (40 6)  (482 134)  (482 134)  LC_3 Logic Functioning bit
 (42 6)  (484 134)  (484 134)  LC_3 Logic Functioning bit
 (14 7)  (456 135)  (456 135)  routing T_9_8.sp4_h_r_4 <X> T_9_8.lc_trk_g1_4
 (15 7)  (457 135)  (457 135)  routing T_9_8.sp4_h_r_4 <X> T_9_8.lc_trk_g1_4
 (16 7)  (458 135)  (458 135)  routing T_9_8.sp4_h_r_4 <X> T_9_8.lc_trk_g1_4
 (17 7)  (459 135)  (459 135)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (18 7)  (460 135)  (460 135)  routing T_9_8.sp12_h_l_18 <X> T_9_8.lc_trk_g1_5
 (27 7)  (469 135)  (469 135)  routing T_9_8.lc_trk_g3_4 <X> T_9_8.wire_logic_cluster/lc_3/in_0
 (28 7)  (470 135)  (470 135)  routing T_9_8.lc_trk_g3_4 <X> T_9_8.wire_logic_cluster/lc_3/in_0
 (29 7)  (471 135)  (471 135)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (472 135)  (472 135)  routing T_9_8.lc_trk_g2_6 <X> T_9_8.wire_logic_cluster/lc_3/in_1
 (31 7)  (473 135)  (473 135)  routing T_9_8.lc_trk_g1_3 <X> T_9_8.wire_logic_cluster/lc_3/in_3
 (32 7)  (474 135)  (474 135)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (475 135)  (475 135)  routing T_9_8.lc_trk_g2_7 <X> T_9_8.input_2_3
 (35 7)  (477 135)  (477 135)  routing T_9_8.lc_trk_g2_7 <X> T_9_8.input_2_3
 (38 7)  (480 135)  (480 135)  LC_3 Logic Functioning bit
 (41 7)  (483 135)  (483 135)  LC_3 Logic Functioning bit
 (43 7)  (485 135)  (485 135)  LC_3 Logic Functioning bit
 (22 8)  (464 136)  (464 136)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (465 136)  (465 136)  routing T_9_8.sp4_v_t_30 <X> T_9_8.lc_trk_g2_3
 (24 8)  (466 136)  (466 136)  routing T_9_8.sp4_v_t_30 <X> T_9_8.lc_trk_g2_3
 (15 10)  (457 138)  (457 138)  routing T_9_8.sp4_h_l_16 <X> T_9_8.lc_trk_g2_5
 (16 10)  (458 138)  (458 138)  routing T_9_8.sp4_h_l_16 <X> T_9_8.lc_trk_g2_5
 (17 10)  (459 138)  (459 138)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (21 10)  (463 138)  (463 138)  routing T_9_8.sp12_v_b_7 <X> T_9_8.lc_trk_g2_7
 (22 10)  (464 138)  (464 138)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (466 138)  (466 138)  routing T_9_8.sp12_v_b_7 <X> T_9_8.lc_trk_g2_7
 (25 10)  (467 138)  (467 138)  routing T_9_8.sp4_v_b_38 <X> T_9_8.lc_trk_g2_6
 (15 11)  (457 139)  (457 139)  routing T_9_8.sp4_v_t_33 <X> T_9_8.lc_trk_g2_4
 (16 11)  (458 139)  (458 139)  routing T_9_8.sp4_v_t_33 <X> T_9_8.lc_trk_g2_4
 (17 11)  (459 139)  (459 139)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (18 11)  (460 139)  (460 139)  routing T_9_8.sp4_h_l_16 <X> T_9_8.lc_trk_g2_5
 (21 11)  (463 139)  (463 139)  routing T_9_8.sp12_v_b_7 <X> T_9_8.lc_trk_g2_7
 (22 11)  (464 139)  (464 139)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (465 139)  (465 139)  routing T_9_8.sp4_v_b_38 <X> T_9_8.lc_trk_g2_6
 (25 11)  (467 139)  (467 139)  routing T_9_8.sp4_v_b_38 <X> T_9_8.lc_trk_g2_6
 (15 12)  (457 140)  (457 140)  routing T_9_8.sp4_h_r_25 <X> T_9_8.lc_trk_g3_1
 (16 12)  (458 140)  (458 140)  routing T_9_8.sp4_h_r_25 <X> T_9_8.lc_trk_g3_1
 (17 12)  (459 140)  (459 140)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (463 140)  (463 140)  routing T_9_8.bnl_op_3 <X> T_9_8.lc_trk_g3_3
 (22 12)  (464 140)  (464 140)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (18 13)  (460 141)  (460 141)  routing T_9_8.sp4_h_r_25 <X> T_9_8.lc_trk_g3_1
 (21 13)  (463 141)  (463 141)  routing T_9_8.bnl_op_3 <X> T_9_8.lc_trk_g3_3
 (16 15)  (458 143)  (458 143)  routing T_9_8.sp12_v_b_12 <X> T_9_8.lc_trk_g3_4
 (17 15)  (459 143)  (459 143)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4


RAM_Tile_10_8

 (11 4)  (507 132)  (507 132)  routing T_10_8.sp4_v_t_39 <X> T_10_8.sp4_v_b_5
 (12 5)  (508 133)  (508 133)  routing T_10_8.sp4_v_t_39 <X> T_10_8.sp4_v_b_5
 (4 8)  (500 136)  (500 136)  routing T_10_8.sp4_h_l_37 <X> T_10_8.sp4_v_b_6
 (6 8)  (502 136)  (502 136)  routing T_10_8.sp4_h_l_37 <X> T_10_8.sp4_v_b_6
 (5 9)  (501 137)  (501 137)  routing T_10_8.sp4_h_l_37 <X> T_10_8.sp4_v_b_6


LogicTile_11_8

 (21 0)  (559 128)  (559 128)  routing T_11_8.sp4_v_b_3 <X> T_11_8.lc_trk_g0_3
 (22 0)  (560 128)  (560 128)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (561 128)  (561 128)  routing T_11_8.sp4_v_b_3 <X> T_11_8.lc_trk_g0_3
 (22 2)  (560 130)  (560 130)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (562 130)  (562 130)  routing T_11_8.bot_op_7 <X> T_11_8.lc_trk_g0_7
 (26 2)  (564 130)  (564 130)  routing T_11_8.lc_trk_g3_6 <X> T_11_8.wire_logic_cluster/lc_1/in_0
 (28 2)  (566 130)  (566 130)  routing T_11_8.lc_trk_g2_6 <X> T_11_8.wire_logic_cluster/lc_1/in_1
 (29 2)  (567 130)  (567 130)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (568 130)  (568 130)  routing T_11_8.lc_trk_g2_6 <X> T_11_8.wire_logic_cluster/lc_1/in_1
 (31 2)  (569 130)  (569 130)  routing T_11_8.lc_trk_g1_7 <X> T_11_8.wire_logic_cluster/lc_1/in_3
 (32 2)  (570 130)  (570 130)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (572 130)  (572 130)  routing T_11_8.lc_trk_g1_7 <X> T_11_8.wire_logic_cluster/lc_1/in_3
 (52 2)  (590 130)  (590 130)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (26 3)  (564 131)  (564 131)  routing T_11_8.lc_trk_g3_6 <X> T_11_8.wire_logic_cluster/lc_1/in_0
 (27 3)  (565 131)  (565 131)  routing T_11_8.lc_trk_g3_6 <X> T_11_8.wire_logic_cluster/lc_1/in_0
 (28 3)  (566 131)  (566 131)  routing T_11_8.lc_trk_g3_6 <X> T_11_8.wire_logic_cluster/lc_1/in_0
 (29 3)  (567 131)  (567 131)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (568 131)  (568 131)  routing T_11_8.lc_trk_g2_6 <X> T_11_8.wire_logic_cluster/lc_1/in_1
 (31 3)  (569 131)  (569 131)  routing T_11_8.lc_trk_g1_7 <X> T_11_8.wire_logic_cluster/lc_1/in_3
 (40 3)  (578 131)  (578 131)  LC_1 Logic Functioning bit
 (42 3)  (580 131)  (580 131)  LC_1 Logic Functioning bit
 (14 4)  (552 132)  (552 132)  routing T_11_8.sp4_v_b_0 <X> T_11_8.lc_trk_g1_0
 (22 4)  (560 132)  (560 132)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (562 132)  (562 132)  routing T_11_8.bot_op_3 <X> T_11_8.lc_trk_g1_3
 (16 5)  (554 133)  (554 133)  routing T_11_8.sp4_v_b_0 <X> T_11_8.lc_trk_g1_0
 (17 5)  (555 133)  (555 133)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (8 6)  (546 134)  (546 134)  routing T_11_8.sp4_h_r_8 <X> T_11_8.sp4_h_l_41
 (10 6)  (548 134)  (548 134)  routing T_11_8.sp4_h_r_8 <X> T_11_8.sp4_h_l_41
 (22 6)  (560 134)  (560 134)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (562 134)  (562 134)  routing T_11_8.bot_op_7 <X> T_11_8.lc_trk_g1_7
 (29 8)  (567 136)  (567 136)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (570 136)  (570 136)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (572 136)  (572 136)  routing T_11_8.lc_trk_g1_0 <X> T_11_8.wire_logic_cluster/lc_4/in_3
 (37 8)  (575 136)  (575 136)  LC_4 Logic Functioning bit
 (39 8)  (577 136)  (577 136)  LC_4 Logic Functioning bit
 (30 9)  (568 137)  (568 137)  routing T_11_8.lc_trk_g0_3 <X> T_11_8.wire_logic_cluster/lc_4/in_1
 (37 9)  (575 137)  (575 137)  LC_4 Logic Functioning bit
 (39 9)  (577 137)  (577 137)  LC_4 Logic Functioning bit
 (46 9)  (584 137)  (584 137)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (26 10)  (564 138)  (564 138)  routing T_11_8.lc_trk_g0_7 <X> T_11_8.wire_logic_cluster/lc_5/in_0
 (27 10)  (565 138)  (565 138)  routing T_11_8.lc_trk_g1_3 <X> T_11_8.wire_logic_cluster/lc_5/in_1
 (29 10)  (567 138)  (567 138)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (569 138)  (569 138)  routing T_11_8.lc_trk_g3_7 <X> T_11_8.wire_logic_cluster/lc_5/in_3
 (32 10)  (570 138)  (570 138)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (571 138)  (571 138)  routing T_11_8.lc_trk_g3_7 <X> T_11_8.wire_logic_cluster/lc_5/in_3
 (34 10)  (572 138)  (572 138)  routing T_11_8.lc_trk_g3_7 <X> T_11_8.wire_logic_cluster/lc_5/in_3
 (50 10)  (588 138)  (588 138)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (560 139)  (560 139)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (563 139)  (563 139)  routing T_11_8.sp4_r_v_b_38 <X> T_11_8.lc_trk_g2_6
 (26 11)  (564 139)  (564 139)  routing T_11_8.lc_trk_g0_7 <X> T_11_8.wire_logic_cluster/lc_5/in_0
 (29 11)  (567 139)  (567 139)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (568 139)  (568 139)  routing T_11_8.lc_trk_g1_3 <X> T_11_8.wire_logic_cluster/lc_5/in_1
 (31 11)  (569 139)  (569 139)  routing T_11_8.lc_trk_g3_7 <X> T_11_8.wire_logic_cluster/lc_5/in_3
 (43 11)  (581 139)  (581 139)  LC_5 Logic Functioning bit
 (12 14)  (550 142)  (550 142)  routing T_11_8.sp4_v_t_40 <X> T_11_8.sp4_h_l_46
 (21 14)  (559 142)  (559 142)  routing T_11_8.sp4_h_l_34 <X> T_11_8.lc_trk_g3_7
 (22 14)  (560 142)  (560 142)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (561 142)  (561 142)  routing T_11_8.sp4_h_l_34 <X> T_11_8.lc_trk_g3_7
 (24 14)  (562 142)  (562 142)  routing T_11_8.sp4_h_l_34 <X> T_11_8.lc_trk_g3_7
 (11 15)  (549 143)  (549 143)  routing T_11_8.sp4_v_t_40 <X> T_11_8.sp4_h_l_46
 (13 15)  (551 143)  (551 143)  routing T_11_8.sp4_v_t_40 <X> T_11_8.sp4_h_l_46
 (21 15)  (559 143)  (559 143)  routing T_11_8.sp4_h_l_34 <X> T_11_8.lc_trk_g3_7
 (22 15)  (560 143)  (560 143)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (563 143)  (563 143)  routing T_11_8.sp4_r_v_b_46 <X> T_11_8.lc_trk_g3_6


LogicTile_12_8

 (22 2)  (614 130)  (614 130)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (10 3)  (602 131)  (602 131)  routing T_12_8.sp4_h_l_45 <X> T_12_8.sp4_v_t_36
 (14 6)  (606 134)  (606 134)  routing T_12_8.lft_op_4 <X> T_12_8.lc_trk_g1_4
 (15 7)  (607 135)  (607 135)  routing T_12_8.lft_op_4 <X> T_12_8.lc_trk_g1_4
 (17 7)  (609 135)  (609 135)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (0 12)  (592 140)  (592 140)  routing T_12_8.glb_netwk_6 <X> T_12_8.glb2local_3
 (1 12)  (593 140)  (593 140)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_6 glb2local_3
 (27 12)  (619 140)  (619 140)  routing T_12_8.lc_trk_g1_4 <X> T_12_8.wire_logic_cluster/lc_6/in_1
 (29 12)  (621 140)  (621 140)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (622 140)  (622 140)  routing T_12_8.lc_trk_g1_4 <X> T_12_8.wire_logic_cluster/lc_6/in_1
 (31 12)  (623 140)  (623 140)  routing T_12_8.lc_trk_g0_7 <X> T_12_8.wire_logic_cluster/lc_6/in_3
 (32 12)  (624 140)  (624 140)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (628 140)  (628 140)  LC_6 Logic Functioning bit
 (37 12)  (629 140)  (629 140)  LC_6 Logic Functioning bit
 (38 12)  (630 140)  (630 140)  LC_6 Logic Functioning bit
 (39 12)  (631 140)  (631 140)  LC_6 Logic Functioning bit
 (41 12)  (633 140)  (633 140)  LC_6 Logic Functioning bit
 (43 12)  (635 140)  (635 140)  LC_6 Logic Functioning bit
 (1 13)  (593 141)  (593 141)  routing T_12_8.glb_netwk_6 <X> T_12_8.glb2local_3
 (31 13)  (623 141)  (623 141)  routing T_12_8.lc_trk_g0_7 <X> T_12_8.wire_logic_cluster/lc_6/in_3
 (36 13)  (628 141)  (628 141)  LC_6 Logic Functioning bit
 (37 13)  (629 141)  (629 141)  LC_6 Logic Functioning bit
 (38 13)  (630 141)  (630 141)  LC_6 Logic Functioning bit
 (39 13)  (631 141)  (631 141)  LC_6 Logic Functioning bit
 (41 13)  (633 141)  (633 141)  LC_6 Logic Functioning bit
 (43 13)  (635 141)  (635 141)  LC_6 Logic Functioning bit


IO_Tile_13_8

 (14 4)  (660 132)  (660 132)  routing T_13_8.lc_trk_g1_6 <X> T_13_8.wire_gbuf/in
 (15 4)  (661 132)  (661 132)  Enable bit of Mux _fablink/Mux => lc_trk_g1_6 wire_gbuf/in
 (14 5)  (660 133)  (660 133)  routing T_13_8.lc_trk_g1_6 <X> T_13_8.wire_gbuf/in
 (15 5)  (661 133)  (661 133)  routing T_13_8.lc_trk_g1_6 <X> T_13_8.wire_gbuf/in
 (3 6)  (649 134)  (649 134)  IO control bit: GIORIGHT1_IE_1

 (3 9)  (649 137)  (649 137)  IO control bit: GIORIGHT1_IE_0

 (4 14)  (650 142)  (650 142)  routing T_13_8.logic_op_lft_6 <X> T_13_8.lc_trk_g1_6
 (4 15)  (650 143)  (650 143)  routing T_13_8.logic_op_lft_6 <X> T_13_8.lc_trk_g1_6
 (7 15)  (653 143)  (653 143)  Enable bit of Mux _local_links/g1_mux_6 => logic_op_lft_6 lc_trk_g1_6


IO_Tile_0_7

 (3 6)  (14 118)  (14 118)  IO control bit: BIOLEFT_IE_1

 (14 6)  (3 118)  (3 118)  routing T_0_7.span4_vert_t_14 <X> T_0_7.span4_horz_13
 (3 9)  (14 121)  (14 121)  IO control bit: BIOLEFT_IE_0



LogicTile_1_7

 (27 0)  (45 112)  (45 112)  routing T_1_7.lc_trk_g1_0 <X> T_1_7.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 112)  (47 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (50 112)  (50 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (51 112)  (51 112)  routing T_1_7.lc_trk_g3_0 <X> T_1_7.wire_logic_cluster/lc_0/in_3
 (34 0)  (52 112)  (52 112)  routing T_1_7.lc_trk_g3_0 <X> T_1_7.wire_logic_cluster/lc_0/in_3
 (37 0)  (55 112)  (55 112)  LC_0 Logic Functioning bit
 (39 0)  (57 112)  (57 112)  LC_0 Logic Functioning bit
 (41 0)  (59 112)  (59 112)  LC_0 Logic Functioning bit
 (43 0)  (61 112)  (61 112)  LC_0 Logic Functioning bit
 (45 0)  (63 112)  (63 112)  LC_0 Logic Functioning bit
 (53 0)  (71 112)  (71 112)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (37 1)  (55 113)  (55 113)  LC_0 Logic Functioning bit
 (39 1)  (57 113)  (57 113)  LC_0 Logic Functioning bit
 (41 1)  (59 113)  (59 113)  LC_0 Logic Functioning bit
 (43 1)  (61 113)  (61 113)  LC_0 Logic Functioning bit
 (45 1)  (63 113)  (63 113)  LC_0 Logic Functioning bit
 (1 2)  (19 114)  (19 114)  routing T_1_7.glb_netwk_4 <X> T_1_7.wire_logic_cluster/lc_7/clk
 (2 2)  (20 114)  (20 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (14 2)  (32 114)  (32 114)  routing T_1_7.wire_logic_cluster/lc_4/out <X> T_1_7.lc_trk_g0_4
 (27 2)  (45 114)  (45 114)  routing T_1_7.lc_trk_g3_1 <X> T_1_7.wire_logic_cluster/lc_1/in_1
 (28 2)  (46 114)  (46 114)  routing T_1_7.lc_trk_g3_1 <X> T_1_7.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 114)  (47 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (50 114)  (50 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (51 114)  (51 114)  routing T_1_7.lc_trk_g3_3 <X> T_1_7.wire_logic_cluster/lc_1/in_3
 (34 2)  (52 114)  (52 114)  routing T_1_7.lc_trk_g3_3 <X> T_1_7.wire_logic_cluster/lc_1/in_3
 (37 2)  (55 114)  (55 114)  LC_1 Logic Functioning bit
 (39 2)  (57 114)  (57 114)  LC_1 Logic Functioning bit
 (41 2)  (59 114)  (59 114)  LC_1 Logic Functioning bit
 (43 2)  (61 114)  (61 114)  LC_1 Logic Functioning bit
 (45 2)  (63 114)  (63 114)  LC_1 Logic Functioning bit
 (17 3)  (35 115)  (35 115)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (31 3)  (49 115)  (49 115)  routing T_1_7.lc_trk_g3_3 <X> T_1_7.wire_logic_cluster/lc_1/in_3
 (37 3)  (55 115)  (55 115)  LC_1 Logic Functioning bit
 (39 3)  (57 115)  (57 115)  LC_1 Logic Functioning bit
 (41 3)  (59 115)  (59 115)  LC_1 Logic Functioning bit
 (43 3)  (61 115)  (61 115)  LC_1 Logic Functioning bit
 (45 3)  (63 115)  (63 115)  LC_1 Logic Functioning bit
 (51 3)  (69 115)  (69 115)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (32 116)  (32 116)  routing T_1_7.wire_logic_cluster/lc_0/out <X> T_1_7.lc_trk_g1_0
 (17 5)  (35 117)  (35 117)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 6)  (39 118)  (39 118)  routing T_1_7.wire_logic_cluster/lc_7/out <X> T_1_7.lc_trk_g1_7
 (22 6)  (40 118)  (40 118)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (36 8)  (54 120)  (54 120)  LC_4 Logic Functioning bit
 (38 8)  (56 120)  (56 120)  LC_4 Logic Functioning bit
 (41 8)  (59 120)  (59 120)  LC_4 Logic Functioning bit
 (43 8)  (61 120)  (61 120)  LC_4 Logic Functioning bit
 (45 8)  (63 120)  (63 120)  LC_4 Logic Functioning bit
 (47 8)  (65 120)  (65 120)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (14 9)  (32 121)  (32 121)  routing T_1_7.sp4_h_r_24 <X> T_1_7.lc_trk_g2_0
 (15 9)  (33 121)  (33 121)  routing T_1_7.sp4_h_r_24 <X> T_1_7.lc_trk_g2_0
 (16 9)  (34 121)  (34 121)  routing T_1_7.sp4_h_r_24 <X> T_1_7.lc_trk_g2_0
 (17 9)  (35 121)  (35 121)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (28 9)  (46 121)  (46 121)  routing T_1_7.lc_trk_g2_0 <X> T_1_7.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 121)  (47 121)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (37 9)  (55 121)  (55 121)  LC_4 Logic Functioning bit
 (39 9)  (57 121)  (57 121)  LC_4 Logic Functioning bit
 (40 9)  (58 121)  (58 121)  LC_4 Logic Functioning bit
 (42 9)  (60 121)  (60 121)  LC_4 Logic Functioning bit
 (44 9)  (62 121)  (62 121)  LC_4 Logic Functioning bit
 (45 9)  (63 121)  (63 121)  LC_4 Logic Functioning bit
 (16 10)  (34 122)  (34 122)  routing T_1_7.sp4_v_b_37 <X> T_1_7.lc_trk_g2_5
 (17 10)  (35 122)  (35 122)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (36 122)  (36 122)  routing T_1_7.sp4_v_b_37 <X> T_1_7.lc_trk_g2_5
 (31 10)  (49 122)  (49 122)  routing T_1_7.lc_trk_g0_4 <X> T_1_7.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 122)  (50 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (54 122)  (54 122)  LC_5 Logic Functioning bit
 (37 10)  (55 122)  (55 122)  LC_5 Logic Functioning bit
 (38 10)  (56 122)  (56 122)  LC_5 Logic Functioning bit
 (39 10)  (57 122)  (57 122)  LC_5 Logic Functioning bit
 (45 10)  (63 122)  (63 122)  LC_5 Logic Functioning bit
 (47 10)  (65 122)  (65 122)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (18 11)  (36 123)  (36 123)  routing T_1_7.sp4_v_b_37 <X> T_1_7.lc_trk_g2_5
 (36 11)  (54 123)  (54 123)  LC_5 Logic Functioning bit
 (37 11)  (55 123)  (55 123)  LC_5 Logic Functioning bit
 (38 11)  (56 123)  (56 123)  LC_5 Logic Functioning bit
 (39 11)  (57 123)  (57 123)  LC_5 Logic Functioning bit
 (44 11)  (62 123)  (62 123)  LC_5 Logic Functioning bit
 (45 11)  (63 123)  (63 123)  LC_5 Logic Functioning bit
 (17 12)  (35 124)  (35 124)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (36 124)  (36 124)  routing T_1_7.wire_logic_cluster/lc_1/out <X> T_1_7.lc_trk_g3_1
 (22 12)  (40 124)  (40 124)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (41 124)  (41 124)  routing T_1_7.sp12_v_b_11 <X> T_1_7.lc_trk_g3_3
 (31 12)  (49 124)  (49 124)  routing T_1_7.lc_trk_g2_5 <X> T_1_7.wire_logic_cluster/lc_6/in_3
 (32 12)  (50 124)  (50 124)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (51 124)  (51 124)  routing T_1_7.lc_trk_g2_5 <X> T_1_7.wire_logic_cluster/lc_6/in_3
 (36 12)  (54 124)  (54 124)  LC_6 Logic Functioning bit
 (37 12)  (55 124)  (55 124)  LC_6 Logic Functioning bit
 (38 12)  (56 124)  (56 124)  LC_6 Logic Functioning bit
 (39 12)  (57 124)  (57 124)  LC_6 Logic Functioning bit
 (45 12)  (63 124)  (63 124)  LC_6 Logic Functioning bit
 (14 13)  (32 125)  (32 125)  routing T_1_7.sp12_v_b_16 <X> T_1_7.lc_trk_g3_0
 (16 13)  (34 125)  (34 125)  routing T_1_7.sp12_v_b_16 <X> T_1_7.lc_trk_g3_0
 (17 13)  (35 125)  (35 125)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (36 13)  (54 125)  (54 125)  LC_6 Logic Functioning bit
 (37 13)  (55 125)  (55 125)  LC_6 Logic Functioning bit
 (38 13)  (56 125)  (56 125)  LC_6 Logic Functioning bit
 (39 13)  (57 125)  (57 125)  LC_6 Logic Functioning bit
 (45 13)  (63 125)  (63 125)  LC_6 Logic Functioning bit
 (51 13)  (69 125)  (69 125)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (18 126)  (18 126)  routing T_1_7.glb_netwk_6 <X> T_1_7.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 126)  (19 126)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (31 14)  (49 126)  (49 126)  routing T_1_7.lc_trk_g1_7 <X> T_1_7.wire_logic_cluster/lc_7/in_3
 (32 14)  (50 126)  (50 126)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (52 126)  (52 126)  routing T_1_7.lc_trk_g1_7 <X> T_1_7.wire_logic_cluster/lc_7/in_3
 (40 14)  (58 126)  (58 126)  LC_7 Logic Functioning bit
 (41 14)  (59 126)  (59 126)  LC_7 Logic Functioning bit
 (42 14)  (60 126)  (60 126)  LC_7 Logic Functioning bit
 (43 14)  (61 126)  (61 126)  LC_7 Logic Functioning bit
 (45 14)  (63 126)  (63 126)  LC_7 Logic Functioning bit
 (52 14)  (70 126)  (70 126)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (18 127)  (18 127)  routing T_1_7.glb_netwk_6 <X> T_1_7.wire_logic_cluster/lc_7/s_r
 (31 15)  (49 127)  (49 127)  routing T_1_7.lc_trk_g1_7 <X> T_1_7.wire_logic_cluster/lc_7/in_3
 (40 15)  (58 127)  (58 127)  LC_7 Logic Functioning bit
 (41 15)  (59 127)  (59 127)  LC_7 Logic Functioning bit
 (42 15)  (60 127)  (60 127)  LC_7 Logic Functioning bit
 (43 15)  (61 127)  (61 127)  LC_7 Logic Functioning bit
 (45 15)  (63 127)  (63 127)  LC_7 Logic Functioning bit


LogicTile_2_7

 (14 0)  (86 112)  (86 112)  routing T_2_7.lft_op_0 <X> T_2_7.lc_trk_g0_0
 (15 1)  (87 113)  (87 113)  routing T_2_7.lft_op_0 <X> T_2_7.lc_trk_g0_0
 (17 1)  (89 113)  (89 113)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (1 2)  (73 114)  (73 114)  routing T_2_7.glb_netwk_4 <X> T_2_7.wire_logic_cluster/lc_7/clk
 (2 2)  (74 114)  (74 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (21 2)  (93 114)  (93 114)  routing T_2_7.sp4_h_l_10 <X> T_2_7.lc_trk_g0_7
 (22 2)  (94 114)  (94 114)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (95 114)  (95 114)  routing T_2_7.sp4_h_l_10 <X> T_2_7.lc_trk_g0_7
 (24 2)  (96 114)  (96 114)  routing T_2_7.sp4_h_l_10 <X> T_2_7.lc_trk_g0_7
 (21 3)  (93 115)  (93 115)  routing T_2_7.sp4_h_l_10 <X> T_2_7.lc_trk_g0_7
 (15 11)  (87 123)  (87 123)  routing T_2_7.sp4_v_t_33 <X> T_2_7.lc_trk_g2_4
 (16 11)  (88 123)  (88 123)  routing T_2_7.sp4_v_t_33 <X> T_2_7.lc_trk_g2_4
 (17 11)  (89 123)  (89 123)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (26 12)  (98 124)  (98 124)  routing T_2_7.lc_trk_g2_4 <X> T_2_7.wire_logic_cluster/lc_6/in_0
 (27 12)  (99 124)  (99 124)  routing T_2_7.lc_trk_g3_0 <X> T_2_7.wire_logic_cluster/lc_6/in_1
 (28 12)  (100 124)  (100 124)  routing T_2_7.lc_trk_g3_0 <X> T_2_7.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 124)  (101 124)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (103 124)  (103 124)  routing T_2_7.lc_trk_g0_7 <X> T_2_7.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 124)  (104 124)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (108 124)  (108 124)  LC_6 Logic Functioning bit
 (38 12)  (110 124)  (110 124)  LC_6 Logic Functioning bit
 (15 13)  (87 125)  (87 125)  routing T_2_7.sp4_v_t_29 <X> T_2_7.lc_trk_g3_0
 (16 13)  (88 125)  (88 125)  routing T_2_7.sp4_v_t_29 <X> T_2_7.lc_trk_g3_0
 (17 13)  (89 125)  (89 125)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (28 13)  (100 125)  (100 125)  routing T_2_7.lc_trk_g2_4 <X> T_2_7.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 125)  (101 125)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (103 125)  (103 125)  routing T_2_7.lc_trk_g0_7 <X> T_2_7.wire_logic_cluster/lc_6/in_3
 (36 13)  (108 125)  (108 125)  LC_6 Logic Functioning bit
 (37 13)  (109 125)  (109 125)  LC_6 Logic Functioning bit
 (38 13)  (110 125)  (110 125)  LC_6 Logic Functioning bit
 (39 13)  (111 125)  (111 125)  LC_6 Logic Functioning bit
 (40 13)  (112 125)  (112 125)  LC_6 Logic Functioning bit
 (42 13)  (114 125)  (114 125)  LC_6 Logic Functioning bit
 (52 13)  (124 125)  (124 125)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (4 14)  (76 126)  (76 126)  routing T_2_7.sp4_h_r_9 <X> T_2_7.sp4_v_t_44
 (29 14)  (101 126)  (101 126)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (36 14)  (108 126)  (108 126)  LC_7 Logic Functioning bit
 (38 14)  (110 126)  (110 126)  LC_7 Logic Functioning bit
 (41 14)  (113 126)  (113 126)  LC_7 Logic Functioning bit
 (43 14)  (115 126)  (115 126)  LC_7 Logic Functioning bit
 (45 14)  (117 126)  (117 126)  LC_7 Logic Functioning bit
 (5 15)  (77 127)  (77 127)  routing T_2_7.sp4_h_r_9 <X> T_2_7.sp4_v_t_44
 (36 15)  (108 127)  (108 127)  LC_7 Logic Functioning bit
 (38 15)  (110 127)  (110 127)  LC_7 Logic Functioning bit
 (41 15)  (113 127)  (113 127)  LC_7 Logic Functioning bit
 (43 15)  (115 127)  (115 127)  LC_7 Logic Functioning bit


RAM_Tile_3_7

 (7 1)  (133 113)  (133 113)  Ram config bit: MEMB_Power_Up_Control

 (8 13)  (134 125)  (134 125)  routing T_3_7.sp4_v_t_42 <X> T_3_7.sp4_v_b_10
 (10 13)  (136 125)  (136 125)  routing T_3_7.sp4_v_t_42 <X> T_3_7.sp4_v_b_10


LogicTile_4_7

 (0 0)  (168 112)  (168 112)  Negative Clock bit

 (14 0)  (182 112)  (182 112)  routing T_4_7.sp4_h_l_5 <X> T_4_7.lc_trk_g0_0
 (21 0)  (189 112)  (189 112)  routing T_4_7.sp4_v_b_11 <X> T_4_7.lc_trk_g0_3
 (22 0)  (190 112)  (190 112)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (191 112)  (191 112)  routing T_4_7.sp4_v_b_11 <X> T_4_7.lc_trk_g0_3
 (27 0)  (195 112)  (195 112)  routing T_4_7.lc_trk_g3_2 <X> T_4_7.wire_logic_cluster/lc_0/in_1
 (28 0)  (196 112)  (196 112)  routing T_4_7.lc_trk_g3_2 <X> T_4_7.wire_logic_cluster/lc_0/in_1
 (29 0)  (197 112)  (197 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (200 112)  (200 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (201 112)  (201 112)  routing T_4_7.lc_trk_g2_1 <X> T_4_7.wire_logic_cluster/lc_0/in_3
 (35 0)  (203 112)  (203 112)  routing T_4_7.lc_trk_g1_7 <X> T_4_7.input_2_0
 (36 0)  (204 112)  (204 112)  LC_0 Logic Functioning bit
 (37 0)  (205 112)  (205 112)  LC_0 Logic Functioning bit
 (38 0)  (206 112)  (206 112)  LC_0 Logic Functioning bit
 (40 0)  (208 112)  (208 112)  LC_0 Logic Functioning bit
 (41 0)  (209 112)  (209 112)  LC_0 Logic Functioning bit
 (42 0)  (210 112)  (210 112)  LC_0 Logic Functioning bit
 (43 0)  (211 112)  (211 112)  LC_0 Logic Functioning bit
 (45 0)  (213 112)  (213 112)  LC_0 Logic Functioning bit
 (9 1)  (177 113)  (177 113)  routing T_4_7.sp4_v_t_40 <X> T_4_7.sp4_v_b_1
 (10 1)  (178 113)  (178 113)  routing T_4_7.sp4_v_t_40 <X> T_4_7.sp4_v_b_1
 (14 1)  (182 113)  (182 113)  routing T_4_7.sp4_h_l_5 <X> T_4_7.lc_trk_g0_0
 (15 1)  (183 113)  (183 113)  routing T_4_7.sp4_h_l_5 <X> T_4_7.lc_trk_g0_0
 (16 1)  (184 113)  (184 113)  routing T_4_7.sp4_h_l_5 <X> T_4_7.lc_trk_g0_0
 (17 1)  (185 113)  (185 113)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (21 1)  (189 113)  (189 113)  routing T_4_7.sp4_v_b_11 <X> T_4_7.lc_trk_g0_3
 (28 1)  (196 113)  (196 113)  routing T_4_7.lc_trk_g2_0 <X> T_4_7.wire_logic_cluster/lc_0/in_0
 (29 1)  (197 113)  (197 113)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (198 113)  (198 113)  routing T_4_7.lc_trk_g3_2 <X> T_4_7.wire_logic_cluster/lc_0/in_1
 (32 1)  (200 113)  (200 113)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (202 113)  (202 113)  routing T_4_7.lc_trk_g1_7 <X> T_4_7.input_2_0
 (35 1)  (203 113)  (203 113)  routing T_4_7.lc_trk_g1_7 <X> T_4_7.input_2_0
 (38 1)  (206 113)  (206 113)  LC_0 Logic Functioning bit
 (39 1)  (207 113)  (207 113)  LC_0 Logic Functioning bit
 (41 1)  (209 113)  (209 113)  LC_0 Logic Functioning bit
 (42 1)  (210 113)  (210 113)  LC_0 Logic Functioning bit
 (43 1)  (211 113)  (211 113)  LC_0 Logic Functioning bit
 (1 2)  (169 114)  (169 114)  routing T_4_7.glb_netwk_4 <X> T_4_7.wire_logic_cluster/lc_7/clk
 (2 2)  (170 114)  (170 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (6 2)  (174 114)  (174 114)  routing T_4_7.sp4_v_b_9 <X> T_4_7.sp4_v_t_37
 (14 2)  (182 114)  (182 114)  routing T_4_7.bnr_op_4 <X> T_4_7.lc_trk_g0_4
 (29 2)  (197 114)  (197 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (200 114)  (200 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (202 114)  (202 114)  routing T_4_7.lc_trk_g1_1 <X> T_4_7.wire_logic_cluster/lc_1/in_3
 (36 2)  (204 114)  (204 114)  LC_1 Logic Functioning bit
 (37 2)  (205 114)  (205 114)  LC_1 Logic Functioning bit
 (38 2)  (206 114)  (206 114)  LC_1 Logic Functioning bit
 (40 2)  (208 114)  (208 114)  LC_1 Logic Functioning bit
 (42 2)  (210 114)  (210 114)  LC_1 Logic Functioning bit
 (5 3)  (173 115)  (173 115)  routing T_4_7.sp4_v_b_9 <X> T_4_7.sp4_v_t_37
 (14 3)  (182 115)  (182 115)  routing T_4_7.bnr_op_4 <X> T_4_7.lc_trk_g0_4
 (17 3)  (185 115)  (185 115)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (27 3)  (195 115)  (195 115)  routing T_4_7.lc_trk_g1_0 <X> T_4_7.wire_logic_cluster/lc_1/in_0
 (29 3)  (197 115)  (197 115)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (200 115)  (200 115)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (203 115)  (203 115)  routing T_4_7.lc_trk_g0_3 <X> T_4_7.input_2_1
 (37 3)  (205 115)  (205 115)  LC_1 Logic Functioning bit
 (40 3)  (208 115)  (208 115)  LC_1 Logic Functioning bit
 (42 3)  (210 115)  (210 115)  LC_1 Logic Functioning bit
 (14 4)  (182 116)  (182 116)  routing T_4_7.wire_logic_cluster/lc_0/out <X> T_4_7.lc_trk_g1_0
 (17 4)  (185 116)  (185 116)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (186 116)  (186 116)  routing T_4_7.bnr_op_1 <X> T_4_7.lc_trk_g1_1
 (28 4)  (196 116)  (196 116)  routing T_4_7.lc_trk_g2_3 <X> T_4_7.wire_logic_cluster/lc_2/in_1
 (29 4)  (197 116)  (197 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (199 116)  (199 116)  routing T_4_7.lc_trk_g2_5 <X> T_4_7.wire_logic_cluster/lc_2/in_3
 (32 4)  (200 116)  (200 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (201 116)  (201 116)  routing T_4_7.lc_trk_g2_5 <X> T_4_7.wire_logic_cluster/lc_2/in_3
 (36 4)  (204 116)  (204 116)  LC_2 Logic Functioning bit
 (37 4)  (205 116)  (205 116)  LC_2 Logic Functioning bit
 (39 4)  (207 116)  (207 116)  LC_2 Logic Functioning bit
 (43 4)  (211 116)  (211 116)  LC_2 Logic Functioning bit
 (50 4)  (218 116)  (218 116)  Cascade bit: LH_LC02_inmux02_5

 (17 5)  (185 117)  (185 117)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (186 117)  (186 117)  routing T_4_7.bnr_op_1 <X> T_4_7.lc_trk_g1_1
 (30 5)  (198 117)  (198 117)  routing T_4_7.lc_trk_g2_3 <X> T_4_7.wire_logic_cluster/lc_2/in_1
 (36 5)  (204 117)  (204 117)  LC_2 Logic Functioning bit
 (37 5)  (205 117)  (205 117)  LC_2 Logic Functioning bit
 (39 5)  (207 117)  (207 117)  LC_2 Logic Functioning bit
 (43 5)  (211 117)  (211 117)  LC_2 Logic Functioning bit
 (22 6)  (190 118)  (190 118)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (29 6)  (197 118)  (197 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (198 118)  (198 118)  routing T_4_7.lc_trk_g0_4 <X> T_4_7.wire_logic_cluster/lc_3/in_1
 (32 6)  (200 118)  (200 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (201 118)  (201 118)  routing T_4_7.lc_trk_g2_2 <X> T_4_7.wire_logic_cluster/lc_3/in_3
 (36 6)  (204 118)  (204 118)  LC_3 Logic Functioning bit
 (37 6)  (205 118)  (205 118)  LC_3 Logic Functioning bit
 (38 6)  (206 118)  (206 118)  LC_3 Logic Functioning bit
 (42 6)  (210 118)  (210 118)  LC_3 Logic Functioning bit
 (50 6)  (218 118)  (218 118)  Cascade bit: LH_LC03_inmux02_5

 (21 7)  (189 119)  (189 119)  routing T_4_7.sp4_r_v_b_31 <X> T_4_7.lc_trk_g1_7
 (31 7)  (199 119)  (199 119)  routing T_4_7.lc_trk_g2_2 <X> T_4_7.wire_logic_cluster/lc_3/in_3
 (36 7)  (204 119)  (204 119)  LC_3 Logic Functioning bit
 (37 7)  (205 119)  (205 119)  LC_3 Logic Functioning bit
 (38 7)  (206 119)  (206 119)  LC_3 Logic Functioning bit
 (42 7)  (210 119)  (210 119)  LC_3 Logic Functioning bit
 (17 8)  (185 120)  (185 120)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (21 8)  (189 120)  (189 120)  routing T_4_7.rgt_op_3 <X> T_4_7.lc_trk_g2_3
 (22 8)  (190 120)  (190 120)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (192 120)  (192 120)  routing T_4_7.rgt_op_3 <X> T_4_7.lc_trk_g2_3
 (25 8)  (193 120)  (193 120)  routing T_4_7.rgt_op_2 <X> T_4_7.lc_trk_g2_2
 (14 9)  (182 121)  (182 121)  routing T_4_7.sp4_r_v_b_32 <X> T_4_7.lc_trk_g2_0
 (17 9)  (185 121)  (185 121)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (18 9)  (186 121)  (186 121)  routing T_4_7.sp4_r_v_b_33 <X> T_4_7.lc_trk_g2_1
 (22 9)  (190 121)  (190 121)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (192 121)  (192 121)  routing T_4_7.rgt_op_2 <X> T_4_7.lc_trk_g2_2
 (15 10)  (183 122)  (183 122)  routing T_4_7.rgt_op_5 <X> T_4_7.lc_trk_g2_5
 (17 10)  (185 122)  (185 122)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (186 122)  (186 122)  routing T_4_7.rgt_op_5 <X> T_4_7.lc_trk_g2_5
 (22 13)  (190 125)  (190 125)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (0 14)  (168 126)  (168 126)  routing T_4_7.glb_netwk_6 <X> T_4_7.wire_logic_cluster/lc_7/s_r
 (1 14)  (169 126)  (169 126)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (168 127)  (168 127)  routing T_4_7.glb_netwk_6 <X> T_4_7.wire_logic_cluster/lc_7/s_r


LogicTile_5_7

 (6 0)  (228 112)  (228 112)  routing T_5_7.sp4_h_r_7 <X> T_5_7.sp4_v_b_0
 (10 0)  (232 112)  (232 112)  routing T_5_7.sp4_v_t_45 <X> T_5_7.sp4_h_r_1
 (15 0)  (237 112)  (237 112)  routing T_5_7.bot_op_1 <X> T_5_7.lc_trk_g0_1
 (17 0)  (239 112)  (239 112)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (27 0)  (249 112)  (249 112)  routing T_5_7.lc_trk_g3_4 <X> T_5_7.wire_logic_cluster/lc_0/in_1
 (28 0)  (250 112)  (250 112)  routing T_5_7.lc_trk_g3_4 <X> T_5_7.wire_logic_cluster/lc_0/in_1
 (29 0)  (251 112)  (251 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (252 112)  (252 112)  routing T_5_7.lc_trk_g3_4 <X> T_5_7.wire_logic_cluster/lc_0/in_1
 (32 0)  (254 112)  (254 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (256 112)  (256 112)  routing T_5_7.lc_trk_g1_2 <X> T_5_7.wire_logic_cluster/lc_0/in_3
 (36 0)  (258 112)  (258 112)  LC_0 Logic Functioning bit
 (37 0)  (259 112)  (259 112)  LC_0 Logic Functioning bit
 (38 0)  (260 112)  (260 112)  LC_0 Logic Functioning bit
 (39 0)  (261 112)  (261 112)  LC_0 Logic Functioning bit
 (41 0)  (263 112)  (263 112)  LC_0 Logic Functioning bit
 (43 0)  (265 112)  (265 112)  LC_0 Logic Functioning bit
 (22 1)  (244 113)  (244 113)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (246 113)  (246 113)  routing T_5_7.bot_op_2 <X> T_5_7.lc_trk_g0_2
 (27 1)  (249 113)  (249 113)  routing T_5_7.lc_trk_g1_1 <X> T_5_7.wire_logic_cluster/lc_0/in_0
 (29 1)  (251 113)  (251 113)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (253 113)  (253 113)  routing T_5_7.lc_trk_g1_2 <X> T_5_7.wire_logic_cluster/lc_0/in_3
 (36 1)  (258 113)  (258 113)  LC_0 Logic Functioning bit
 (38 1)  (260 113)  (260 113)  LC_0 Logic Functioning bit
 (16 2)  (238 114)  (238 114)  routing T_5_7.sp4_v_b_5 <X> T_5_7.lc_trk_g0_5
 (17 2)  (239 114)  (239 114)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (240 114)  (240 114)  routing T_5_7.sp4_v_b_5 <X> T_5_7.lc_trk_g0_5
 (25 2)  (247 114)  (247 114)  routing T_5_7.sp4_v_b_6 <X> T_5_7.lc_trk_g0_6
 (27 2)  (249 114)  (249 114)  routing T_5_7.lc_trk_g1_5 <X> T_5_7.wire_logic_cluster/lc_1/in_1
 (29 2)  (251 114)  (251 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (252 114)  (252 114)  routing T_5_7.lc_trk_g1_5 <X> T_5_7.wire_logic_cluster/lc_1/in_1
 (31 2)  (253 114)  (253 114)  routing T_5_7.lc_trk_g0_6 <X> T_5_7.wire_logic_cluster/lc_1/in_3
 (32 2)  (254 114)  (254 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (258 114)  (258 114)  LC_1 Logic Functioning bit
 (37 2)  (259 114)  (259 114)  LC_1 Logic Functioning bit
 (39 2)  (261 114)  (261 114)  LC_1 Logic Functioning bit
 (43 2)  (265 114)  (265 114)  LC_1 Logic Functioning bit
 (50 2)  (272 114)  (272 114)  Cascade bit: LH_LC01_inmux02_5

 (8 3)  (230 115)  (230 115)  routing T_5_7.sp4_h_r_7 <X> T_5_7.sp4_v_t_36
 (9 3)  (231 115)  (231 115)  routing T_5_7.sp4_h_r_7 <X> T_5_7.sp4_v_t_36
 (10 3)  (232 115)  (232 115)  routing T_5_7.sp4_h_r_7 <X> T_5_7.sp4_v_t_36
 (22 3)  (244 115)  (244 115)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (245 115)  (245 115)  routing T_5_7.sp4_v_b_6 <X> T_5_7.lc_trk_g0_6
 (29 3)  (251 115)  (251 115)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (253 115)  (253 115)  routing T_5_7.lc_trk_g0_6 <X> T_5_7.wire_logic_cluster/lc_1/in_3
 (36 3)  (258 115)  (258 115)  LC_1 Logic Functioning bit
 (37 3)  (259 115)  (259 115)  LC_1 Logic Functioning bit
 (42 3)  (264 115)  (264 115)  LC_1 Logic Functioning bit
 (43 3)  (265 115)  (265 115)  LC_1 Logic Functioning bit
 (15 4)  (237 116)  (237 116)  routing T_5_7.bot_op_1 <X> T_5_7.lc_trk_g1_1
 (17 4)  (239 116)  (239 116)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (244 116)  (244 116)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (246 116)  (246 116)  routing T_5_7.top_op_3 <X> T_5_7.lc_trk_g1_3
 (25 4)  (247 116)  (247 116)  routing T_5_7.sp4_v_b_2 <X> T_5_7.lc_trk_g1_2
 (27 4)  (249 116)  (249 116)  routing T_5_7.lc_trk_g1_4 <X> T_5_7.wire_logic_cluster/lc_2/in_1
 (29 4)  (251 116)  (251 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (252 116)  (252 116)  routing T_5_7.lc_trk_g1_4 <X> T_5_7.wire_logic_cluster/lc_2/in_1
 (32 4)  (254 116)  (254 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (255 116)  (255 116)  routing T_5_7.lc_trk_g3_2 <X> T_5_7.wire_logic_cluster/lc_2/in_3
 (34 4)  (256 116)  (256 116)  routing T_5_7.lc_trk_g3_2 <X> T_5_7.wire_logic_cluster/lc_2/in_3
 (36 4)  (258 116)  (258 116)  LC_2 Logic Functioning bit
 (37 4)  (259 116)  (259 116)  LC_2 Logic Functioning bit
 (38 4)  (260 116)  (260 116)  LC_2 Logic Functioning bit
 (42 4)  (264 116)  (264 116)  LC_2 Logic Functioning bit
 (50 4)  (272 116)  (272 116)  Cascade bit: LH_LC02_inmux02_5

 (10 5)  (232 117)  (232 117)  routing T_5_7.sp4_h_r_11 <X> T_5_7.sp4_v_b_4
 (14 5)  (236 117)  (236 117)  routing T_5_7.top_op_0 <X> T_5_7.lc_trk_g1_0
 (15 5)  (237 117)  (237 117)  routing T_5_7.top_op_0 <X> T_5_7.lc_trk_g1_0
 (17 5)  (239 117)  (239 117)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (21 5)  (243 117)  (243 117)  routing T_5_7.top_op_3 <X> T_5_7.lc_trk_g1_3
 (22 5)  (244 117)  (244 117)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (245 117)  (245 117)  routing T_5_7.sp4_v_b_2 <X> T_5_7.lc_trk_g1_2
 (31 5)  (253 117)  (253 117)  routing T_5_7.lc_trk_g3_2 <X> T_5_7.wire_logic_cluster/lc_2/in_3
 (36 5)  (258 117)  (258 117)  LC_2 Logic Functioning bit
 (37 5)  (259 117)  (259 117)  LC_2 Logic Functioning bit
 (38 5)  (260 117)  (260 117)  LC_2 Logic Functioning bit
 (42 5)  (264 117)  (264 117)  LC_2 Logic Functioning bit
 (4 6)  (226 118)  (226 118)  routing T_5_7.sp4_h_r_9 <X> T_5_7.sp4_v_t_38
 (6 6)  (228 118)  (228 118)  routing T_5_7.sp4_h_r_9 <X> T_5_7.sp4_v_t_38
 (13 6)  (235 118)  (235 118)  routing T_5_7.sp4_h_r_5 <X> T_5_7.sp4_v_t_40
 (16 6)  (238 118)  (238 118)  routing T_5_7.sp4_v_b_5 <X> T_5_7.lc_trk_g1_5
 (17 6)  (239 118)  (239 118)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (240 118)  (240 118)  routing T_5_7.sp4_v_b_5 <X> T_5_7.lc_trk_g1_5
 (27 6)  (249 118)  (249 118)  routing T_5_7.lc_trk_g1_1 <X> T_5_7.wire_logic_cluster/lc_3/in_1
 (29 6)  (251 118)  (251 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (254 118)  (254 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (35 6)  (257 118)  (257 118)  routing T_5_7.lc_trk_g0_5 <X> T_5_7.input_2_3
 (39 6)  (261 118)  (261 118)  LC_3 Logic Functioning bit
 (41 6)  (263 118)  (263 118)  LC_3 Logic Functioning bit
 (5 7)  (227 119)  (227 119)  routing T_5_7.sp4_h_r_9 <X> T_5_7.sp4_v_t_38
 (12 7)  (234 119)  (234 119)  routing T_5_7.sp4_h_r_5 <X> T_5_7.sp4_v_t_40
 (15 7)  (237 119)  (237 119)  routing T_5_7.sp4_v_t_9 <X> T_5_7.lc_trk_g1_4
 (16 7)  (238 119)  (238 119)  routing T_5_7.sp4_v_t_9 <X> T_5_7.lc_trk_g1_4
 (17 7)  (239 119)  (239 119)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (19 7)  (241 119)  (241 119)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (27 7)  (249 119)  (249 119)  routing T_5_7.lc_trk_g1_0 <X> T_5_7.wire_logic_cluster/lc_3/in_0
 (29 7)  (251 119)  (251 119)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (253 119)  (253 119)  routing T_5_7.lc_trk_g0_2 <X> T_5_7.wire_logic_cluster/lc_3/in_3
 (32 7)  (254 119)  (254 119)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (38 7)  (260 119)  (260 119)  LC_3 Logic Functioning bit
 (40 7)  (262 119)  (262 119)  LC_3 Logic Functioning bit
 (41 7)  (263 119)  (263 119)  LC_3 Logic Functioning bit
 (3 8)  (225 120)  (225 120)  routing T_5_7.sp12_h_r_1 <X> T_5_7.sp12_v_b_1
 (32 8)  (254 120)  (254 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (256 120)  (256 120)  routing T_5_7.lc_trk_g1_0 <X> T_5_7.wire_logic_cluster/lc_4/in_3
 (36 8)  (258 120)  (258 120)  LC_4 Logic Functioning bit
 (37 8)  (259 120)  (259 120)  LC_4 Logic Functioning bit
 (40 8)  (262 120)  (262 120)  LC_4 Logic Functioning bit
 (3 9)  (225 121)  (225 121)  routing T_5_7.sp12_h_r_1 <X> T_5_7.sp12_v_b_1
 (27 9)  (249 121)  (249 121)  routing T_5_7.lc_trk_g1_1 <X> T_5_7.wire_logic_cluster/lc_4/in_0
 (29 9)  (251 121)  (251 121)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (254 121)  (254 121)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (257 121)  (257 121)  routing T_5_7.lc_trk_g0_2 <X> T_5_7.input_2_4
 (36 9)  (258 121)  (258 121)  LC_4 Logic Functioning bit
 (37 9)  (259 121)  (259 121)  LC_4 Logic Functioning bit
 (41 9)  (263 121)  (263 121)  LC_4 Logic Functioning bit
 (26 10)  (248 122)  (248 122)  routing T_5_7.lc_trk_g3_6 <X> T_5_7.wire_logic_cluster/lc_5/in_0
 (32 10)  (254 122)  (254 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (256 122)  (256 122)  routing T_5_7.lc_trk_g1_3 <X> T_5_7.wire_logic_cluster/lc_5/in_3
 (36 10)  (258 122)  (258 122)  LC_5 Logic Functioning bit
 (37 10)  (259 122)  (259 122)  LC_5 Logic Functioning bit
 (38 10)  (260 122)  (260 122)  LC_5 Logic Functioning bit
 (41 10)  (263 122)  (263 122)  LC_5 Logic Functioning bit
 (50 10)  (272 122)  (272 122)  Cascade bit: LH_LC05_inmux02_5

 (8 11)  (230 123)  (230 123)  routing T_5_7.sp4_v_b_4 <X> T_5_7.sp4_v_t_42
 (10 11)  (232 123)  (232 123)  routing T_5_7.sp4_v_b_4 <X> T_5_7.sp4_v_t_42
 (26 11)  (248 123)  (248 123)  routing T_5_7.lc_trk_g3_6 <X> T_5_7.wire_logic_cluster/lc_5/in_0
 (27 11)  (249 123)  (249 123)  routing T_5_7.lc_trk_g3_6 <X> T_5_7.wire_logic_cluster/lc_5/in_0
 (28 11)  (250 123)  (250 123)  routing T_5_7.lc_trk_g3_6 <X> T_5_7.wire_logic_cluster/lc_5/in_0
 (29 11)  (251 123)  (251 123)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (253 123)  (253 123)  routing T_5_7.lc_trk_g1_3 <X> T_5_7.wire_logic_cluster/lc_5/in_3
 (36 11)  (258 123)  (258 123)  LC_5 Logic Functioning bit
 (37 11)  (259 123)  (259 123)  LC_5 Logic Functioning bit
 (39 11)  (261 123)  (261 123)  LC_5 Logic Functioning bit
 (40 11)  (262 123)  (262 123)  LC_5 Logic Functioning bit
 (25 12)  (247 124)  (247 124)  routing T_5_7.sp12_v_t_1 <X> T_5_7.lc_trk_g3_2
 (5 13)  (227 125)  (227 125)  routing T_5_7.sp4_h_r_9 <X> T_5_7.sp4_v_b_9
 (22 13)  (244 125)  (244 125)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (246 125)  (246 125)  routing T_5_7.sp12_v_t_1 <X> T_5_7.lc_trk_g3_2
 (25 13)  (247 125)  (247 125)  routing T_5_7.sp12_v_t_1 <X> T_5_7.lc_trk_g3_2
 (9 14)  (231 126)  (231 126)  routing T_5_7.sp4_v_b_10 <X> T_5_7.sp4_h_l_47
 (11 14)  (233 126)  (233 126)  routing T_5_7.sp4_v_b_3 <X> T_5_7.sp4_v_t_46
 (13 14)  (235 126)  (235 126)  routing T_5_7.sp4_v_b_3 <X> T_5_7.sp4_v_t_46
 (14 14)  (236 126)  (236 126)  routing T_5_7.sp12_v_t_3 <X> T_5_7.lc_trk_g3_4
 (8 15)  (230 127)  (230 127)  routing T_5_7.sp4_v_b_7 <X> T_5_7.sp4_v_t_47
 (10 15)  (232 127)  (232 127)  routing T_5_7.sp4_v_b_7 <X> T_5_7.sp4_v_t_47
 (14 15)  (236 127)  (236 127)  routing T_5_7.sp12_v_t_3 <X> T_5_7.lc_trk_g3_4
 (15 15)  (237 127)  (237 127)  routing T_5_7.sp12_v_t_3 <X> T_5_7.lc_trk_g3_4
 (17 15)  (239 127)  (239 127)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (22 15)  (244 127)  (244 127)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_6_7

 (14 0)  (290 112)  (290 112)  routing T_6_7.sp4_h_l_5 <X> T_6_7.lc_trk_g0_0
 (25 0)  (301 112)  (301 112)  routing T_6_7.wire_logic_cluster/lc_2/out <X> T_6_7.lc_trk_g0_2
 (26 0)  (302 112)  (302 112)  routing T_6_7.lc_trk_g3_7 <X> T_6_7.wire_logic_cluster/lc_0/in_0
 (29 0)  (305 112)  (305 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (306 112)  (306 112)  routing T_6_7.lc_trk_g0_5 <X> T_6_7.wire_logic_cluster/lc_0/in_1
 (31 0)  (307 112)  (307 112)  routing T_6_7.lc_trk_g3_4 <X> T_6_7.wire_logic_cluster/lc_0/in_3
 (32 0)  (308 112)  (308 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (309 112)  (309 112)  routing T_6_7.lc_trk_g3_4 <X> T_6_7.wire_logic_cluster/lc_0/in_3
 (34 0)  (310 112)  (310 112)  routing T_6_7.lc_trk_g3_4 <X> T_6_7.wire_logic_cluster/lc_0/in_3
 (36 0)  (312 112)  (312 112)  LC_0 Logic Functioning bit
 (37 0)  (313 112)  (313 112)  LC_0 Logic Functioning bit
 (38 0)  (314 112)  (314 112)  LC_0 Logic Functioning bit
 (42 0)  (318 112)  (318 112)  LC_0 Logic Functioning bit
 (43 0)  (319 112)  (319 112)  LC_0 Logic Functioning bit
 (45 0)  (321 112)  (321 112)  LC_0 Logic Functioning bit
 (46 0)  (322 112)  (322 112)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (48 0)  (324 112)  (324 112)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (9 1)  (285 113)  (285 113)  routing T_6_7.sp4_v_t_36 <X> T_6_7.sp4_v_b_1
 (14 1)  (290 113)  (290 113)  routing T_6_7.sp4_h_l_5 <X> T_6_7.lc_trk_g0_0
 (15 1)  (291 113)  (291 113)  routing T_6_7.sp4_h_l_5 <X> T_6_7.lc_trk_g0_0
 (16 1)  (292 113)  (292 113)  routing T_6_7.sp4_h_l_5 <X> T_6_7.lc_trk_g0_0
 (17 1)  (293 113)  (293 113)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (22 1)  (298 113)  (298 113)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (302 113)  (302 113)  routing T_6_7.lc_trk_g3_7 <X> T_6_7.wire_logic_cluster/lc_0/in_0
 (27 1)  (303 113)  (303 113)  routing T_6_7.lc_trk_g3_7 <X> T_6_7.wire_logic_cluster/lc_0/in_0
 (28 1)  (304 113)  (304 113)  routing T_6_7.lc_trk_g3_7 <X> T_6_7.wire_logic_cluster/lc_0/in_0
 (29 1)  (305 113)  (305 113)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (308 113)  (308 113)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (37 1)  (313 113)  (313 113)  LC_0 Logic Functioning bit
 (42 1)  (318 113)  (318 113)  LC_0 Logic Functioning bit
 (43 1)  (319 113)  (319 113)  LC_0 Logic Functioning bit
 (1 2)  (277 114)  (277 114)  routing T_6_7.glb_netwk_4 <X> T_6_7.wire_logic_cluster/lc_7/clk
 (2 2)  (278 114)  (278 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (14 2)  (290 114)  (290 114)  routing T_6_7.sp4_h_l_1 <X> T_6_7.lc_trk_g0_4
 (15 2)  (291 114)  (291 114)  routing T_6_7.sp4_h_r_21 <X> T_6_7.lc_trk_g0_5
 (16 2)  (292 114)  (292 114)  routing T_6_7.sp4_h_r_21 <X> T_6_7.lc_trk_g0_5
 (17 2)  (293 114)  (293 114)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (294 114)  (294 114)  routing T_6_7.sp4_h_r_21 <X> T_6_7.lc_trk_g0_5
 (25 2)  (301 114)  (301 114)  routing T_6_7.sp4_h_l_11 <X> T_6_7.lc_trk_g0_6
 (26 2)  (302 114)  (302 114)  routing T_6_7.lc_trk_g0_5 <X> T_6_7.wire_logic_cluster/lc_1/in_0
 (27 2)  (303 114)  (303 114)  routing T_6_7.lc_trk_g3_5 <X> T_6_7.wire_logic_cluster/lc_1/in_1
 (28 2)  (304 114)  (304 114)  routing T_6_7.lc_trk_g3_5 <X> T_6_7.wire_logic_cluster/lc_1/in_1
 (29 2)  (305 114)  (305 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (306 114)  (306 114)  routing T_6_7.lc_trk_g3_5 <X> T_6_7.wire_logic_cluster/lc_1/in_1
 (32 2)  (308 114)  (308 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (309 114)  (309 114)  routing T_6_7.lc_trk_g3_1 <X> T_6_7.wire_logic_cluster/lc_1/in_3
 (34 2)  (310 114)  (310 114)  routing T_6_7.lc_trk_g3_1 <X> T_6_7.wire_logic_cluster/lc_1/in_3
 (35 2)  (311 114)  (311 114)  routing T_6_7.lc_trk_g3_4 <X> T_6_7.input_2_1
 (36 2)  (312 114)  (312 114)  LC_1 Logic Functioning bit
 (37 2)  (313 114)  (313 114)  LC_1 Logic Functioning bit
 (38 2)  (314 114)  (314 114)  LC_1 Logic Functioning bit
 (39 2)  (315 114)  (315 114)  LC_1 Logic Functioning bit
 (43 2)  (319 114)  (319 114)  LC_1 Logic Functioning bit
 (45 2)  (321 114)  (321 114)  LC_1 Logic Functioning bit
 (46 2)  (322 114)  (322 114)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (51 2)  (327 114)  (327 114)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (15 3)  (291 115)  (291 115)  routing T_6_7.sp4_h_l_1 <X> T_6_7.lc_trk_g0_4
 (16 3)  (292 115)  (292 115)  routing T_6_7.sp4_h_l_1 <X> T_6_7.lc_trk_g0_4
 (17 3)  (293 115)  (293 115)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (18 3)  (294 115)  (294 115)  routing T_6_7.sp4_h_r_21 <X> T_6_7.lc_trk_g0_5
 (22 3)  (298 115)  (298 115)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (299 115)  (299 115)  routing T_6_7.sp4_h_l_11 <X> T_6_7.lc_trk_g0_6
 (24 3)  (300 115)  (300 115)  routing T_6_7.sp4_h_l_11 <X> T_6_7.lc_trk_g0_6
 (25 3)  (301 115)  (301 115)  routing T_6_7.sp4_h_l_11 <X> T_6_7.lc_trk_g0_6
 (29 3)  (305 115)  (305 115)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (308 115)  (308 115)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (309 115)  (309 115)  routing T_6_7.lc_trk_g3_4 <X> T_6_7.input_2_1
 (34 3)  (310 115)  (310 115)  routing T_6_7.lc_trk_g3_4 <X> T_6_7.input_2_1
 (36 3)  (312 115)  (312 115)  LC_1 Logic Functioning bit
 (38 3)  (314 115)  (314 115)  LC_1 Logic Functioning bit
 (39 3)  (315 115)  (315 115)  LC_1 Logic Functioning bit
 (17 4)  (293 116)  (293 116)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (26 4)  (302 116)  (302 116)  routing T_6_7.lc_trk_g0_4 <X> T_6_7.wire_logic_cluster/lc_2/in_0
 (29 4)  (305 116)  (305 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (306 116)  (306 116)  routing T_6_7.lc_trk_g0_5 <X> T_6_7.wire_logic_cluster/lc_2/in_1
 (31 4)  (307 116)  (307 116)  routing T_6_7.lc_trk_g3_4 <X> T_6_7.wire_logic_cluster/lc_2/in_3
 (32 4)  (308 116)  (308 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (309 116)  (309 116)  routing T_6_7.lc_trk_g3_4 <X> T_6_7.wire_logic_cluster/lc_2/in_3
 (34 4)  (310 116)  (310 116)  routing T_6_7.lc_trk_g3_4 <X> T_6_7.wire_logic_cluster/lc_2/in_3
 (36 4)  (312 116)  (312 116)  LC_2 Logic Functioning bit
 (37 4)  (313 116)  (313 116)  LC_2 Logic Functioning bit
 (38 4)  (314 116)  (314 116)  LC_2 Logic Functioning bit
 (42 4)  (318 116)  (318 116)  LC_2 Logic Functioning bit
 (43 4)  (319 116)  (319 116)  LC_2 Logic Functioning bit
 (45 4)  (321 116)  (321 116)  LC_2 Logic Functioning bit
 (46 4)  (322 116)  (322 116)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (51 4)  (327 116)  (327 116)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (18 5)  (294 117)  (294 117)  routing T_6_7.sp4_r_v_b_25 <X> T_6_7.lc_trk_g1_1
 (22 5)  (298 117)  (298 117)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (299 117)  (299 117)  routing T_6_7.sp4_h_r_2 <X> T_6_7.lc_trk_g1_2
 (24 5)  (300 117)  (300 117)  routing T_6_7.sp4_h_r_2 <X> T_6_7.lc_trk_g1_2
 (25 5)  (301 117)  (301 117)  routing T_6_7.sp4_h_r_2 <X> T_6_7.lc_trk_g1_2
 (29 5)  (305 117)  (305 117)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (32 5)  (308 117)  (308 117)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (311 117)  (311 117)  routing T_6_7.lc_trk_g0_2 <X> T_6_7.input_2_2
 (37 5)  (313 117)  (313 117)  LC_2 Logic Functioning bit
 (42 5)  (318 117)  (318 117)  LC_2 Logic Functioning bit
 (43 5)  (319 117)  (319 117)  LC_2 Logic Functioning bit
 (3 6)  (279 118)  (279 118)  routing T_6_7.sp12_h_r_0 <X> T_6_7.sp12_v_t_23
 (17 6)  (293 118)  (293 118)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (294 118)  (294 118)  routing T_6_7.wire_logic_cluster/lc_5/out <X> T_6_7.lc_trk_g1_5
 (26 6)  (302 118)  (302 118)  routing T_6_7.lc_trk_g0_5 <X> T_6_7.wire_logic_cluster/lc_3/in_0
 (28 6)  (304 118)  (304 118)  routing T_6_7.lc_trk_g2_0 <X> T_6_7.wire_logic_cluster/lc_3/in_1
 (29 6)  (305 118)  (305 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (307 118)  (307 118)  routing T_6_7.lc_trk_g0_6 <X> T_6_7.wire_logic_cluster/lc_3/in_3
 (32 6)  (308 118)  (308 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (35 6)  (311 118)  (311 118)  routing T_6_7.lc_trk_g3_4 <X> T_6_7.input_2_3
 (36 6)  (312 118)  (312 118)  LC_3 Logic Functioning bit
 (37 6)  (313 118)  (313 118)  LC_3 Logic Functioning bit
 (38 6)  (314 118)  (314 118)  LC_3 Logic Functioning bit
 (39 6)  (315 118)  (315 118)  LC_3 Logic Functioning bit
 (43 6)  (319 118)  (319 118)  LC_3 Logic Functioning bit
 (45 6)  (321 118)  (321 118)  LC_3 Logic Functioning bit
 (46 6)  (322 118)  (322 118)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (3 7)  (279 119)  (279 119)  routing T_6_7.sp12_h_r_0 <X> T_6_7.sp12_v_t_23
 (29 7)  (305 119)  (305 119)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (307 119)  (307 119)  routing T_6_7.lc_trk_g0_6 <X> T_6_7.wire_logic_cluster/lc_3/in_3
 (32 7)  (308 119)  (308 119)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (309 119)  (309 119)  routing T_6_7.lc_trk_g3_4 <X> T_6_7.input_2_3
 (34 7)  (310 119)  (310 119)  routing T_6_7.lc_trk_g3_4 <X> T_6_7.input_2_3
 (36 7)  (312 119)  (312 119)  LC_3 Logic Functioning bit
 (38 7)  (314 119)  (314 119)  LC_3 Logic Functioning bit
 (39 7)  (315 119)  (315 119)  LC_3 Logic Functioning bit
 (3 8)  (279 120)  (279 120)  routing T_6_7.sp12_v_t_22 <X> T_6_7.sp12_v_b_1
 (14 8)  (290 120)  (290 120)  routing T_6_7.sp4_v_t_21 <X> T_6_7.lc_trk_g2_0
 (26 8)  (302 120)  (302 120)  routing T_6_7.lc_trk_g3_7 <X> T_6_7.wire_logic_cluster/lc_4/in_0
 (27 8)  (303 120)  (303 120)  routing T_6_7.lc_trk_g1_2 <X> T_6_7.wire_logic_cluster/lc_4/in_1
 (29 8)  (305 120)  (305 120)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (307 120)  (307 120)  routing T_6_7.lc_trk_g3_4 <X> T_6_7.wire_logic_cluster/lc_4/in_3
 (32 8)  (308 120)  (308 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (309 120)  (309 120)  routing T_6_7.lc_trk_g3_4 <X> T_6_7.wire_logic_cluster/lc_4/in_3
 (34 8)  (310 120)  (310 120)  routing T_6_7.lc_trk_g3_4 <X> T_6_7.wire_logic_cluster/lc_4/in_3
 (36 8)  (312 120)  (312 120)  LC_4 Logic Functioning bit
 (37 8)  (313 120)  (313 120)  LC_4 Logic Functioning bit
 (38 8)  (314 120)  (314 120)  LC_4 Logic Functioning bit
 (42 8)  (318 120)  (318 120)  LC_4 Logic Functioning bit
 (43 8)  (319 120)  (319 120)  LC_4 Logic Functioning bit
 (45 8)  (321 120)  (321 120)  LC_4 Logic Functioning bit
 (51 8)  (327 120)  (327 120)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (53 8)  (329 120)  (329 120)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (14 9)  (290 121)  (290 121)  routing T_6_7.sp4_v_t_21 <X> T_6_7.lc_trk_g2_0
 (16 9)  (292 121)  (292 121)  routing T_6_7.sp4_v_t_21 <X> T_6_7.lc_trk_g2_0
 (17 9)  (293 121)  (293 121)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (26 9)  (302 121)  (302 121)  routing T_6_7.lc_trk_g3_7 <X> T_6_7.wire_logic_cluster/lc_4/in_0
 (27 9)  (303 121)  (303 121)  routing T_6_7.lc_trk_g3_7 <X> T_6_7.wire_logic_cluster/lc_4/in_0
 (28 9)  (304 121)  (304 121)  routing T_6_7.lc_trk_g3_7 <X> T_6_7.wire_logic_cluster/lc_4/in_0
 (29 9)  (305 121)  (305 121)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (306 121)  (306 121)  routing T_6_7.lc_trk_g1_2 <X> T_6_7.wire_logic_cluster/lc_4/in_1
 (32 9)  (308 121)  (308 121)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (310 121)  (310 121)  routing T_6_7.lc_trk_g1_1 <X> T_6_7.input_2_4
 (37 9)  (313 121)  (313 121)  LC_4 Logic Functioning bit
 (42 9)  (318 121)  (318 121)  LC_4 Logic Functioning bit
 (43 9)  (319 121)  (319 121)  LC_4 Logic Functioning bit
 (48 9)  (324 121)  (324 121)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (11 10)  (287 122)  (287 122)  routing T_6_7.sp4_v_b_5 <X> T_6_7.sp4_v_t_45
 (28 10)  (304 122)  (304 122)  routing T_6_7.lc_trk_g2_0 <X> T_6_7.wire_logic_cluster/lc_5/in_1
 (29 10)  (305 122)  (305 122)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (307 122)  (307 122)  routing T_6_7.lc_trk_g1_5 <X> T_6_7.wire_logic_cluster/lc_5/in_3
 (32 10)  (308 122)  (308 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (310 122)  (310 122)  routing T_6_7.lc_trk_g1_5 <X> T_6_7.wire_logic_cluster/lc_5/in_3
 (35 10)  (311 122)  (311 122)  routing T_6_7.lc_trk_g3_4 <X> T_6_7.input_2_5
 (36 10)  (312 122)  (312 122)  LC_5 Logic Functioning bit
 (37 10)  (313 122)  (313 122)  LC_5 Logic Functioning bit
 (38 10)  (314 122)  (314 122)  LC_5 Logic Functioning bit
 (39 10)  (315 122)  (315 122)  LC_5 Logic Functioning bit
 (43 10)  (319 122)  (319 122)  LC_5 Logic Functioning bit
 (45 10)  (321 122)  (321 122)  LC_5 Logic Functioning bit
 (46 10)  (322 122)  (322 122)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (47 10)  (323 122)  (323 122)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (52 10)  (328 122)  (328 122)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (12 11)  (288 123)  (288 123)  routing T_6_7.sp4_v_b_5 <X> T_6_7.sp4_v_t_45
 (15 11)  (291 123)  (291 123)  routing T_6_7.sp4_v_t_33 <X> T_6_7.lc_trk_g2_4
 (16 11)  (292 123)  (292 123)  routing T_6_7.sp4_v_t_33 <X> T_6_7.lc_trk_g2_4
 (17 11)  (293 123)  (293 123)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (26 11)  (302 123)  (302 123)  routing T_6_7.lc_trk_g1_2 <X> T_6_7.wire_logic_cluster/lc_5/in_0
 (27 11)  (303 123)  (303 123)  routing T_6_7.lc_trk_g1_2 <X> T_6_7.wire_logic_cluster/lc_5/in_0
 (29 11)  (305 123)  (305 123)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (308 123)  (308 123)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (309 123)  (309 123)  routing T_6_7.lc_trk_g3_4 <X> T_6_7.input_2_5
 (34 11)  (310 123)  (310 123)  routing T_6_7.lc_trk_g3_4 <X> T_6_7.input_2_5
 (36 11)  (312 123)  (312 123)  LC_5 Logic Functioning bit
 (38 11)  (314 123)  (314 123)  LC_5 Logic Functioning bit
 (39 11)  (315 123)  (315 123)  LC_5 Logic Functioning bit
 (13 12)  (289 124)  (289 124)  routing T_6_7.sp4_v_t_46 <X> T_6_7.sp4_v_b_11
 (17 12)  (293 124)  (293 124)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (294 124)  (294 124)  routing T_6_7.wire_logic_cluster/lc_1/out <X> T_6_7.lc_trk_g3_1
 (26 12)  (302 124)  (302 124)  routing T_6_7.lc_trk_g0_4 <X> T_6_7.wire_logic_cluster/lc_6/in_0
 (27 12)  (303 124)  (303 124)  routing T_6_7.lc_trk_g1_2 <X> T_6_7.wire_logic_cluster/lc_6/in_1
 (29 12)  (305 124)  (305 124)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (307 124)  (307 124)  routing T_6_7.lc_trk_g3_4 <X> T_6_7.wire_logic_cluster/lc_6/in_3
 (32 12)  (308 124)  (308 124)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (309 124)  (309 124)  routing T_6_7.lc_trk_g3_4 <X> T_6_7.wire_logic_cluster/lc_6/in_3
 (34 12)  (310 124)  (310 124)  routing T_6_7.lc_trk_g3_4 <X> T_6_7.wire_logic_cluster/lc_6/in_3
 (35 12)  (311 124)  (311 124)  routing T_6_7.lc_trk_g2_4 <X> T_6_7.input_2_6
 (36 12)  (312 124)  (312 124)  LC_6 Logic Functioning bit
 (37 12)  (313 124)  (313 124)  LC_6 Logic Functioning bit
 (38 12)  (314 124)  (314 124)  LC_6 Logic Functioning bit
 (42 12)  (318 124)  (318 124)  LC_6 Logic Functioning bit
 (43 12)  (319 124)  (319 124)  LC_6 Logic Functioning bit
 (45 12)  (321 124)  (321 124)  LC_6 Logic Functioning bit
 (51 12)  (327 124)  (327 124)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (29 13)  (305 125)  (305 125)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (306 125)  (306 125)  routing T_6_7.lc_trk_g1_2 <X> T_6_7.wire_logic_cluster/lc_6/in_1
 (32 13)  (308 125)  (308 125)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (309 125)  (309 125)  routing T_6_7.lc_trk_g2_4 <X> T_6_7.input_2_6
 (37 13)  (313 125)  (313 125)  LC_6 Logic Functioning bit
 (42 13)  (318 125)  (318 125)  LC_6 Logic Functioning bit
 (43 13)  (319 125)  (319 125)  LC_6 Logic Functioning bit
 (48 13)  (324 125)  (324 125)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (52 13)  (328 125)  (328 125)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (276 126)  (276 126)  routing T_6_7.glb_netwk_6 <X> T_6_7.wire_logic_cluster/lc_7/s_r
 (1 14)  (277 126)  (277 126)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (15 14)  (291 126)  (291 126)  routing T_6_7.sp4_v_t_32 <X> T_6_7.lc_trk_g3_5
 (16 14)  (292 126)  (292 126)  routing T_6_7.sp4_v_t_32 <X> T_6_7.lc_trk_g3_5
 (17 14)  (293 126)  (293 126)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (21 14)  (297 126)  (297 126)  routing T_6_7.sp4_v_t_26 <X> T_6_7.lc_trk_g3_7
 (22 14)  (298 126)  (298 126)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (299 126)  (299 126)  routing T_6_7.sp4_v_t_26 <X> T_6_7.lc_trk_g3_7
 (0 15)  (276 127)  (276 127)  routing T_6_7.glb_netwk_6 <X> T_6_7.wire_logic_cluster/lc_7/s_r
 (4 15)  (280 127)  (280 127)  routing T_6_7.sp4_v_b_4 <X> T_6_7.sp4_h_l_44
 (17 15)  (293 127)  (293 127)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (21 15)  (297 127)  (297 127)  routing T_6_7.sp4_v_t_26 <X> T_6_7.lc_trk_g3_7


LogicTile_7_7

 (32 0)  (366 112)  (366 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (367 112)  (367 112)  routing T_7_7.lc_trk_g2_1 <X> T_7_7.wire_logic_cluster/lc_0/in_3
 (40 0)  (374 112)  (374 112)  LC_0 Logic Functioning bit
 (41 0)  (375 112)  (375 112)  LC_0 Logic Functioning bit
 (42 0)  (376 112)  (376 112)  LC_0 Logic Functioning bit
 (43 0)  (377 112)  (377 112)  LC_0 Logic Functioning bit
 (45 0)  (379 112)  (379 112)  LC_0 Logic Functioning bit
 (47 0)  (381 112)  (381 112)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (53 0)  (387 112)  (387 112)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (40 1)  (374 113)  (374 113)  LC_0 Logic Functioning bit
 (41 1)  (375 113)  (375 113)  LC_0 Logic Functioning bit
 (42 1)  (376 113)  (376 113)  LC_0 Logic Functioning bit
 (43 1)  (377 113)  (377 113)  LC_0 Logic Functioning bit
 (48 1)  (382 113)  (382 113)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (1 2)  (335 114)  (335 114)  routing T_7_7.glb_netwk_4 <X> T_7_7.wire_logic_cluster/lc_7/clk
 (2 2)  (336 114)  (336 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (26 2)  (360 114)  (360 114)  routing T_7_7.lc_trk_g3_6 <X> T_7_7.wire_logic_cluster/lc_1/in_0
 (27 2)  (361 114)  (361 114)  routing T_7_7.lc_trk_g3_5 <X> T_7_7.wire_logic_cluster/lc_1/in_1
 (28 2)  (362 114)  (362 114)  routing T_7_7.lc_trk_g3_5 <X> T_7_7.wire_logic_cluster/lc_1/in_1
 (29 2)  (363 114)  (363 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (364 114)  (364 114)  routing T_7_7.lc_trk_g3_5 <X> T_7_7.wire_logic_cluster/lc_1/in_1
 (31 2)  (365 114)  (365 114)  routing T_7_7.lc_trk_g2_4 <X> T_7_7.wire_logic_cluster/lc_1/in_3
 (32 2)  (366 114)  (366 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (367 114)  (367 114)  routing T_7_7.lc_trk_g2_4 <X> T_7_7.wire_logic_cluster/lc_1/in_3
 (47 2)  (381 114)  (381 114)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (26 3)  (360 115)  (360 115)  routing T_7_7.lc_trk_g3_6 <X> T_7_7.wire_logic_cluster/lc_1/in_0
 (27 3)  (361 115)  (361 115)  routing T_7_7.lc_trk_g3_6 <X> T_7_7.wire_logic_cluster/lc_1/in_0
 (28 3)  (362 115)  (362 115)  routing T_7_7.lc_trk_g3_6 <X> T_7_7.wire_logic_cluster/lc_1/in_0
 (29 3)  (363 115)  (363 115)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (36 3)  (370 115)  (370 115)  LC_1 Logic Functioning bit
 (38 3)  (372 115)  (372 115)  LC_1 Logic Functioning bit
 (11 6)  (345 118)  (345 118)  routing T_7_7.sp4_h_r_11 <X> T_7_7.sp4_v_t_40
 (12 6)  (346 118)  (346 118)  routing T_7_7.sp4_v_b_5 <X> T_7_7.sp4_h_l_40
 (13 6)  (347 118)  (347 118)  routing T_7_7.sp4_h_r_11 <X> T_7_7.sp4_v_t_40
 (12 7)  (346 119)  (346 119)  routing T_7_7.sp4_h_r_11 <X> T_7_7.sp4_v_t_40
 (17 8)  (351 120)  (351 120)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (27 8)  (361 120)  (361 120)  routing T_7_7.lc_trk_g3_6 <X> T_7_7.wire_logic_cluster/lc_4/in_1
 (28 8)  (362 120)  (362 120)  routing T_7_7.lc_trk_g3_6 <X> T_7_7.wire_logic_cluster/lc_4/in_1
 (29 8)  (363 120)  (363 120)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (364 120)  (364 120)  routing T_7_7.lc_trk_g3_6 <X> T_7_7.wire_logic_cluster/lc_4/in_1
 (32 8)  (366 120)  (366 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (367 120)  (367 120)  routing T_7_7.lc_trk_g3_2 <X> T_7_7.wire_logic_cluster/lc_4/in_3
 (34 8)  (368 120)  (368 120)  routing T_7_7.lc_trk_g3_2 <X> T_7_7.wire_logic_cluster/lc_4/in_3
 (26 9)  (360 121)  (360 121)  routing T_7_7.lc_trk_g3_3 <X> T_7_7.wire_logic_cluster/lc_4/in_0
 (27 9)  (361 121)  (361 121)  routing T_7_7.lc_trk_g3_3 <X> T_7_7.wire_logic_cluster/lc_4/in_0
 (28 9)  (362 121)  (362 121)  routing T_7_7.lc_trk_g3_3 <X> T_7_7.wire_logic_cluster/lc_4/in_0
 (29 9)  (363 121)  (363 121)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (364 121)  (364 121)  routing T_7_7.lc_trk_g3_6 <X> T_7_7.wire_logic_cluster/lc_4/in_1
 (31 9)  (365 121)  (365 121)  routing T_7_7.lc_trk_g3_2 <X> T_7_7.wire_logic_cluster/lc_4/in_3
 (37 9)  (371 121)  (371 121)  LC_4 Logic Functioning bit
 (39 9)  (373 121)  (373 121)  LC_4 Logic Functioning bit
 (4 10)  (338 122)  (338 122)  routing T_7_7.sp4_h_r_0 <X> T_7_7.sp4_v_t_43
 (6 10)  (340 122)  (340 122)  routing T_7_7.sp4_h_r_0 <X> T_7_7.sp4_v_t_43
 (5 11)  (339 123)  (339 123)  routing T_7_7.sp4_h_r_0 <X> T_7_7.sp4_v_t_43
 (14 11)  (348 123)  (348 123)  routing T_7_7.sp4_r_v_b_36 <X> T_7_7.lc_trk_g2_4
 (17 11)  (351 123)  (351 123)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (4 12)  (338 124)  (338 124)  routing T_7_7.sp4_v_t_36 <X> T_7_7.sp4_v_b_9
 (6 12)  (340 124)  (340 124)  routing T_7_7.sp4_v_t_36 <X> T_7_7.sp4_v_b_9
 (21 12)  (355 124)  (355 124)  routing T_7_7.sp4_v_t_22 <X> T_7_7.lc_trk_g3_3
 (22 12)  (356 124)  (356 124)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (357 124)  (357 124)  routing T_7_7.sp4_v_t_22 <X> T_7_7.lc_trk_g3_3
 (25 12)  (359 124)  (359 124)  routing T_7_7.rgt_op_2 <X> T_7_7.lc_trk_g3_2
 (21 13)  (355 125)  (355 125)  routing T_7_7.sp4_v_t_22 <X> T_7_7.lc_trk_g3_3
 (22 13)  (356 125)  (356 125)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (358 125)  (358 125)  routing T_7_7.rgt_op_2 <X> T_7_7.lc_trk_g3_2
 (16 14)  (350 126)  (350 126)  routing T_7_7.sp4_v_b_37 <X> T_7_7.lc_trk_g3_5
 (17 14)  (351 126)  (351 126)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (352 126)  (352 126)  routing T_7_7.sp4_v_b_37 <X> T_7_7.lc_trk_g3_5
 (25 14)  (359 126)  (359 126)  routing T_7_7.sp4_h_r_38 <X> T_7_7.lc_trk_g3_6
 (32 14)  (366 126)  (366 126)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (367 126)  (367 126)  routing T_7_7.lc_trk_g3_3 <X> T_7_7.wire_logic_cluster/lc_7/in_3
 (34 14)  (368 126)  (368 126)  routing T_7_7.lc_trk_g3_3 <X> T_7_7.wire_logic_cluster/lc_7/in_3
 (35 14)  (369 126)  (369 126)  routing T_7_7.lc_trk_g3_6 <X> T_7_7.input_2_7
 (38 14)  (372 126)  (372 126)  LC_7 Logic Functioning bit
 (18 15)  (352 127)  (352 127)  routing T_7_7.sp4_v_b_37 <X> T_7_7.lc_trk_g3_5
 (22 15)  (356 127)  (356 127)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (357 127)  (357 127)  routing T_7_7.sp4_h_r_38 <X> T_7_7.lc_trk_g3_6
 (24 15)  (358 127)  (358 127)  routing T_7_7.sp4_h_r_38 <X> T_7_7.lc_trk_g3_6
 (26 15)  (360 127)  (360 127)  routing T_7_7.lc_trk_g3_2 <X> T_7_7.wire_logic_cluster/lc_7/in_0
 (27 15)  (361 127)  (361 127)  routing T_7_7.lc_trk_g3_2 <X> T_7_7.wire_logic_cluster/lc_7/in_0
 (28 15)  (362 127)  (362 127)  routing T_7_7.lc_trk_g3_2 <X> T_7_7.wire_logic_cluster/lc_7/in_0
 (29 15)  (363 127)  (363 127)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (365 127)  (365 127)  routing T_7_7.lc_trk_g3_3 <X> T_7_7.wire_logic_cluster/lc_7/in_3
 (32 15)  (366 127)  (366 127)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (367 127)  (367 127)  routing T_7_7.lc_trk_g3_6 <X> T_7_7.input_2_7
 (34 15)  (368 127)  (368 127)  routing T_7_7.lc_trk_g3_6 <X> T_7_7.input_2_7
 (35 15)  (369 127)  (369 127)  routing T_7_7.lc_trk_g3_6 <X> T_7_7.input_2_7
 (39 15)  (373 127)  (373 127)  LC_7 Logic Functioning bit


LogicTile_8_7

 (28 0)  (416 112)  (416 112)  routing T_8_7.lc_trk_g2_3 <X> T_8_7.wire_logic_cluster/lc_0/in_1
 (29 0)  (417 112)  (417 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (419 112)  (419 112)  routing T_8_7.lc_trk_g3_6 <X> T_8_7.wire_logic_cluster/lc_0/in_3
 (32 0)  (420 112)  (420 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (421 112)  (421 112)  routing T_8_7.lc_trk_g3_6 <X> T_8_7.wire_logic_cluster/lc_0/in_3
 (34 0)  (422 112)  (422 112)  routing T_8_7.lc_trk_g3_6 <X> T_8_7.wire_logic_cluster/lc_0/in_3
 (36 0)  (424 112)  (424 112)  LC_0 Logic Functioning bit
 (38 0)  (426 112)  (426 112)  LC_0 Logic Functioning bit
 (41 0)  (429 112)  (429 112)  LC_0 Logic Functioning bit
 (43 0)  (431 112)  (431 112)  LC_0 Logic Functioning bit
 (26 1)  (414 113)  (414 113)  routing T_8_7.lc_trk_g2_2 <X> T_8_7.wire_logic_cluster/lc_0/in_0
 (28 1)  (416 113)  (416 113)  routing T_8_7.lc_trk_g2_2 <X> T_8_7.wire_logic_cluster/lc_0/in_0
 (29 1)  (417 113)  (417 113)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (418 113)  (418 113)  routing T_8_7.lc_trk_g2_3 <X> T_8_7.wire_logic_cluster/lc_0/in_1
 (31 1)  (419 113)  (419 113)  routing T_8_7.lc_trk_g3_6 <X> T_8_7.wire_logic_cluster/lc_0/in_3
 (32 1)  (420 113)  (420 113)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (422 113)  (422 113)  routing T_8_7.lc_trk_g1_1 <X> T_8_7.input_2_0
 (37 1)  (425 113)  (425 113)  LC_0 Logic Functioning bit
 (39 1)  (427 113)  (427 113)  LC_0 Logic Functioning bit
 (41 1)  (429 113)  (429 113)  LC_0 Logic Functioning bit
 (42 1)  (430 113)  (430 113)  LC_0 Logic Functioning bit
 (46 1)  (434 113)  (434 113)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (52 1)  (440 113)  (440 113)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (1 2)  (389 114)  (389 114)  routing T_8_7.glb_netwk_4 <X> T_8_7.wire_logic_cluster/lc_7/clk
 (2 2)  (390 114)  (390 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (11 2)  (399 114)  (399 114)  routing T_8_7.sp4_h_r_8 <X> T_8_7.sp4_v_t_39
 (13 2)  (401 114)  (401 114)  routing T_8_7.sp4_h_r_8 <X> T_8_7.sp4_v_t_39
 (14 2)  (402 114)  (402 114)  routing T_8_7.wire_logic_cluster/lc_4/out <X> T_8_7.lc_trk_g0_4
 (15 2)  (403 114)  (403 114)  routing T_8_7.bot_op_5 <X> T_8_7.lc_trk_g0_5
 (17 2)  (405 114)  (405 114)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (26 2)  (414 114)  (414 114)  routing T_8_7.lc_trk_g3_6 <X> T_8_7.wire_logic_cluster/lc_1/in_0
 (27 2)  (415 114)  (415 114)  routing T_8_7.lc_trk_g1_1 <X> T_8_7.wire_logic_cluster/lc_1/in_1
 (29 2)  (417 114)  (417 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (420 114)  (420 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (421 114)  (421 114)  routing T_8_7.lc_trk_g2_2 <X> T_8_7.wire_logic_cluster/lc_1/in_3
 (36 2)  (424 114)  (424 114)  LC_1 Logic Functioning bit
 (37 2)  (425 114)  (425 114)  LC_1 Logic Functioning bit
 (38 2)  (426 114)  (426 114)  LC_1 Logic Functioning bit
 (42 2)  (430 114)  (430 114)  LC_1 Logic Functioning bit
 (45 2)  (433 114)  (433 114)  LC_1 Logic Functioning bit
 (52 2)  (440 114)  (440 114)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (12 3)  (400 115)  (400 115)  routing T_8_7.sp4_h_r_8 <X> T_8_7.sp4_v_t_39
 (17 3)  (405 115)  (405 115)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (414 115)  (414 115)  routing T_8_7.lc_trk_g3_6 <X> T_8_7.wire_logic_cluster/lc_1/in_0
 (27 3)  (415 115)  (415 115)  routing T_8_7.lc_trk_g3_6 <X> T_8_7.wire_logic_cluster/lc_1/in_0
 (28 3)  (416 115)  (416 115)  routing T_8_7.lc_trk_g3_6 <X> T_8_7.wire_logic_cluster/lc_1/in_0
 (29 3)  (417 115)  (417 115)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (419 115)  (419 115)  routing T_8_7.lc_trk_g2_2 <X> T_8_7.wire_logic_cluster/lc_1/in_3
 (32 3)  (420 115)  (420 115)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (421 115)  (421 115)  routing T_8_7.lc_trk_g2_3 <X> T_8_7.input_2_1
 (35 3)  (423 115)  (423 115)  routing T_8_7.lc_trk_g2_3 <X> T_8_7.input_2_1
 (36 3)  (424 115)  (424 115)  LC_1 Logic Functioning bit
 (37 3)  (425 115)  (425 115)  LC_1 Logic Functioning bit
 (38 3)  (426 115)  (426 115)  LC_1 Logic Functioning bit
 (39 3)  (427 115)  (427 115)  LC_1 Logic Functioning bit
 (0 4)  (388 116)  (388 116)  routing T_8_7.glb_netwk_7 <X> T_8_7.wire_logic_cluster/lc_7/cen
 (1 4)  (389 116)  (389 116)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (15 4)  (403 116)  (403 116)  routing T_8_7.sp12_h_r_1 <X> T_8_7.lc_trk_g1_1
 (17 4)  (405 116)  (405 116)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (406 116)  (406 116)  routing T_8_7.sp12_h_r_1 <X> T_8_7.lc_trk_g1_1
 (28 4)  (416 116)  (416 116)  routing T_8_7.lc_trk_g2_3 <X> T_8_7.wire_logic_cluster/lc_2/in_1
 (29 4)  (417 116)  (417 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (419 116)  (419 116)  routing T_8_7.lc_trk_g3_6 <X> T_8_7.wire_logic_cluster/lc_2/in_3
 (32 4)  (420 116)  (420 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (421 116)  (421 116)  routing T_8_7.lc_trk_g3_6 <X> T_8_7.wire_logic_cluster/lc_2/in_3
 (34 4)  (422 116)  (422 116)  routing T_8_7.lc_trk_g3_6 <X> T_8_7.wire_logic_cluster/lc_2/in_3
 (36 4)  (424 116)  (424 116)  LC_2 Logic Functioning bit
 (38 4)  (426 116)  (426 116)  LC_2 Logic Functioning bit
 (41 4)  (429 116)  (429 116)  LC_2 Logic Functioning bit
 (43 4)  (431 116)  (431 116)  LC_2 Logic Functioning bit
 (45 4)  (433 116)  (433 116)  LC_2 Logic Functioning bit
 (52 4)  (440 116)  (440 116)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (0 5)  (388 117)  (388 117)  routing T_8_7.glb_netwk_7 <X> T_8_7.wire_logic_cluster/lc_7/cen
 (8 5)  (396 117)  (396 117)  routing T_8_7.sp4_v_t_36 <X> T_8_7.sp4_v_b_4
 (10 5)  (398 117)  (398 117)  routing T_8_7.sp4_v_t_36 <X> T_8_7.sp4_v_b_4
 (18 5)  (406 117)  (406 117)  routing T_8_7.sp12_h_r_1 <X> T_8_7.lc_trk_g1_1
 (26 5)  (414 117)  (414 117)  routing T_8_7.lc_trk_g2_2 <X> T_8_7.wire_logic_cluster/lc_2/in_0
 (28 5)  (416 117)  (416 117)  routing T_8_7.lc_trk_g2_2 <X> T_8_7.wire_logic_cluster/lc_2/in_0
 (29 5)  (417 117)  (417 117)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (418 117)  (418 117)  routing T_8_7.lc_trk_g2_3 <X> T_8_7.wire_logic_cluster/lc_2/in_1
 (31 5)  (419 117)  (419 117)  routing T_8_7.lc_trk_g3_6 <X> T_8_7.wire_logic_cluster/lc_2/in_3
 (32 5)  (420 117)  (420 117)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (422 117)  (422 117)  routing T_8_7.lc_trk_g1_1 <X> T_8_7.input_2_2
 (37 5)  (425 117)  (425 117)  LC_2 Logic Functioning bit
 (39 5)  (427 117)  (427 117)  LC_2 Logic Functioning bit
 (41 5)  (429 117)  (429 117)  LC_2 Logic Functioning bit
 (42 5)  (430 117)  (430 117)  LC_2 Logic Functioning bit
 (11 6)  (399 118)  (399 118)  routing T_8_7.sp4_h_r_11 <X> T_8_7.sp4_v_t_40
 (13 6)  (401 118)  (401 118)  routing T_8_7.sp4_h_r_11 <X> T_8_7.sp4_v_t_40
 (26 6)  (414 118)  (414 118)  routing T_8_7.lc_trk_g3_6 <X> T_8_7.wire_logic_cluster/lc_3/in_0
 (27 6)  (415 118)  (415 118)  routing T_8_7.lc_trk_g1_1 <X> T_8_7.wire_logic_cluster/lc_3/in_1
 (29 6)  (417 118)  (417 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (420 118)  (420 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (421 118)  (421 118)  routing T_8_7.lc_trk_g2_2 <X> T_8_7.wire_logic_cluster/lc_3/in_3
 (36 6)  (424 118)  (424 118)  LC_3 Logic Functioning bit
 (37 6)  (425 118)  (425 118)  LC_3 Logic Functioning bit
 (38 6)  (426 118)  (426 118)  LC_3 Logic Functioning bit
 (42 6)  (430 118)  (430 118)  LC_3 Logic Functioning bit
 (45 6)  (433 118)  (433 118)  LC_3 Logic Functioning bit
 (46 6)  (434 118)  (434 118)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (48 6)  (436 118)  (436 118)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (6 7)  (394 119)  (394 119)  routing T_8_7.sp4_h_r_3 <X> T_8_7.sp4_h_l_38
 (12 7)  (400 119)  (400 119)  routing T_8_7.sp4_h_r_11 <X> T_8_7.sp4_v_t_40
 (26 7)  (414 119)  (414 119)  routing T_8_7.lc_trk_g3_6 <X> T_8_7.wire_logic_cluster/lc_3/in_0
 (27 7)  (415 119)  (415 119)  routing T_8_7.lc_trk_g3_6 <X> T_8_7.wire_logic_cluster/lc_3/in_0
 (28 7)  (416 119)  (416 119)  routing T_8_7.lc_trk_g3_6 <X> T_8_7.wire_logic_cluster/lc_3/in_0
 (29 7)  (417 119)  (417 119)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (419 119)  (419 119)  routing T_8_7.lc_trk_g2_2 <X> T_8_7.wire_logic_cluster/lc_3/in_3
 (32 7)  (420 119)  (420 119)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (421 119)  (421 119)  routing T_8_7.lc_trk_g2_3 <X> T_8_7.input_2_3
 (35 7)  (423 119)  (423 119)  routing T_8_7.lc_trk_g2_3 <X> T_8_7.input_2_3
 (36 7)  (424 119)  (424 119)  LC_3 Logic Functioning bit
 (37 7)  (425 119)  (425 119)  LC_3 Logic Functioning bit
 (38 7)  (426 119)  (426 119)  LC_3 Logic Functioning bit
 (39 7)  (427 119)  (427 119)  LC_3 Logic Functioning bit
 (53 7)  (441 119)  (441 119)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (11 8)  (399 120)  (399 120)  routing T_8_7.sp4_h_l_39 <X> T_8_7.sp4_v_b_8
 (13 8)  (401 120)  (401 120)  routing T_8_7.sp4_h_l_39 <X> T_8_7.sp4_v_b_8
 (22 8)  (410 120)  (410 120)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (412 120)  (412 120)  routing T_8_7.tnr_op_3 <X> T_8_7.lc_trk_g2_3
 (27 8)  (415 120)  (415 120)  routing T_8_7.lc_trk_g3_0 <X> T_8_7.wire_logic_cluster/lc_4/in_1
 (28 8)  (416 120)  (416 120)  routing T_8_7.lc_trk_g3_0 <X> T_8_7.wire_logic_cluster/lc_4/in_1
 (29 8)  (417 120)  (417 120)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (419 120)  (419 120)  routing T_8_7.lc_trk_g3_6 <X> T_8_7.wire_logic_cluster/lc_4/in_3
 (32 8)  (420 120)  (420 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (421 120)  (421 120)  routing T_8_7.lc_trk_g3_6 <X> T_8_7.wire_logic_cluster/lc_4/in_3
 (34 8)  (422 120)  (422 120)  routing T_8_7.lc_trk_g3_6 <X> T_8_7.wire_logic_cluster/lc_4/in_3
 (35 8)  (423 120)  (423 120)  routing T_8_7.lc_trk_g3_5 <X> T_8_7.input_2_4
 (37 8)  (425 120)  (425 120)  LC_4 Logic Functioning bit
 (38 8)  (426 120)  (426 120)  LC_4 Logic Functioning bit
 (39 8)  (427 120)  (427 120)  LC_4 Logic Functioning bit
 (40 8)  (428 120)  (428 120)  LC_4 Logic Functioning bit
 (41 8)  (429 120)  (429 120)  LC_4 Logic Functioning bit
 (45 8)  (433 120)  (433 120)  LC_4 Logic Functioning bit
 (12 9)  (400 121)  (400 121)  routing T_8_7.sp4_h_l_39 <X> T_8_7.sp4_v_b_8
 (22 9)  (410 121)  (410 121)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (412 121)  (412 121)  routing T_8_7.tnr_op_2 <X> T_8_7.lc_trk_g2_2
 (27 9)  (415 121)  (415 121)  routing T_8_7.lc_trk_g1_1 <X> T_8_7.wire_logic_cluster/lc_4/in_0
 (29 9)  (417 121)  (417 121)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (419 121)  (419 121)  routing T_8_7.lc_trk_g3_6 <X> T_8_7.wire_logic_cluster/lc_4/in_3
 (32 9)  (420 121)  (420 121)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (421 121)  (421 121)  routing T_8_7.lc_trk_g3_5 <X> T_8_7.input_2_4
 (34 9)  (422 121)  (422 121)  routing T_8_7.lc_trk_g3_5 <X> T_8_7.input_2_4
 (39 9)  (427 121)  (427 121)  LC_4 Logic Functioning bit
 (40 9)  (428 121)  (428 121)  LC_4 Logic Functioning bit
 (41 9)  (429 121)  (429 121)  LC_4 Logic Functioning bit
 (44 9)  (432 121)  (432 121)  LC_4 Logic Functioning bit
 (15 10)  (403 122)  (403 122)  routing T_8_7.tnl_op_5 <X> T_8_7.lc_trk_g2_5
 (17 10)  (405 122)  (405 122)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (25 10)  (413 122)  (413 122)  routing T_8_7.wire_logic_cluster/lc_6/out <X> T_8_7.lc_trk_g2_6
 (29 10)  (417 122)  (417 122)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (418 122)  (418 122)  routing T_8_7.lc_trk_g0_4 <X> T_8_7.wire_logic_cluster/lc_5/in_1
 (32 10)  (420 122)  (420 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (421 122)  (421 122)  routing T_8_7.lc_trk_g3_3 <X> T_8_7.wire_logic_cluster/lc_5/in_3
 (34 10)  (422 122)  (422 122)  routing T_8_7.lc_trk_g3_3 <X> T_8_7.wire_logic_cluster/lc_5/in_3
 (36 10)  (424 122)  (424 122)  LC_5 Logic Functioning bit
 (38 10)  (426 122)  (426 122)  LC_5 Logic Functioning bit
 (46 10)  (434 122)  (434 122)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (18 11)  (406 123)  (406 123)  routing T_8_7.tnl_op_5 <X> T_8_7.lc_trk_g2_5
 (22 11)  (410 123)  (410 123)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (31 11)  (419 123)  (419 123)  routing T_8_7.lc_trk_g3_3 <X> T_8_7.wire_logic_cluster/lc_5/in_3
 (36 11)  (424 123)  (424 123)  LC_5 Logic Functioning bit
 (38 11)  (426 123)  (426 123)  LC_5 Logic Functioning bit
 (48 11)  (436 123)  (436 123)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (13 12)  (401 124)  (401 124)  routing T_8_7.sp4_v_t_46 <X> T_8_7.sp4_v_b_11
 (21 12)  (409 124)  (409 124)  routing T_8_7.rgt_op_3 <X> T_8_7.lc_trk_g3_3
 (22 12)  (410 124)  (410 124)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (412 124)  (412 124)  routing T_8_7.rgt_op_3 <X> T_8_7.lc_trk_g3_3
 (28 12)  (416 124)  (416 124)  routing T_8_7.lc_trk_g2_5 <X> T_8_7.wire_logic_cluster/lc_6/in_1
 (29 12)  (417 124)  (417 124)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (418 124)  (418 124)  routing T_8_7.lc_trk_g2_5 <X> T_8_7.wire_logic_cluster/lc_6/in_1
 (31 12)  (419 124)  (419 124)  routing T_8_7.lc_trk_g0_5 <X> T_8_7.wire_logic_cluster/lc_6/in_3
 (32 12)  (420 124)  (420 124)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (35 12)  (423 124)  (423 124)  routing T_8_7.lc_trk_g2_6 <X> T_8_7.input_2_6
 (36 12)  (424 124)  (424 124)  LC_6 Logic Functioning bit
 (38 12)  (426 124)  (426 124)  LC_6 Logic Functioning bit
 (39 12)  (427 124)  (427 124)  LC_6 Logic Functioning bit
 (45 12)  (433 124)  (433 124)  LC_6 Logic Functioning bit
 (47 12)  (435 124)  (435 124)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (53 12)  (441 124)  (441 124)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (14 13)  (402 125)  (402 125)  routing T_8_7.sp12_v_b_16 <X> T_8_7.lc_trk_g3_0
 (16 13)  (404 125)  (404 125)  routing T_8_7.sp12_v_b_16 <X> T_8_7.lc_trk_g3_0
 (17 13)  (405 125)  (405 125)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (27 13)  (415 125)  (415 125)  routing T_8_7.lc_trk_g1_1 <X> T_8_7.wire_logic_cluster/lc_6/in_0
 (29 13)  (417 125)  (417 125)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (32 13)  (420 125)  (420 125)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (421 125)  (421 125)  routing T_8_7.lc_trk_g2_6 <X> T_8_7.input_2_6
 (35 13)  (423 125)  (423 125)  routing T_8_7.lc_trk_g2_6 <X> T_8_7.input_2_6
 (36 13)  (424 125)  (424 125)  LC_6 Logic Functioning bit
 (37 13)  (425 125)  (425 125)  LC_6 Logic Functioning bit
 (38 13)  (426 125)  (426 125)  LC_6 Logic Functioning bit
 (39 13)  (427 125)  (427 125)  LC_6 Logic Functioning bit
 (43 13)  (431 125)  (431 125)  LC_6 Logic Functioning bit
 (53 13)  (441 125)  (441 125)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (388 126)  (388 126)  routing T_8_7.glb_netwk_6 <X> T_8_7.wire_logic_cluster/lc_7/s_r
 (1 14)  (389 126)  (389 126)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (3 14)  (391 126)  (391 126)  routing T_8_7.sp12_h_r_1 <X> T_8_7.sp12_v_t_22
 (4 14)  (392 126)  (392 126)  routing T_8_7.sp4_h_r_3 <X> T_8_7.sp4_v_t_44
 (6 14)  (394 126)  (394 126)  routing T_8_7.sp4_h_r_3 <X> T_8_7.sp4_v_t_44
 (16 14)  (404 126)  (404 126)  routing T_8_7.sp12_v_t_10 <X> T_8_7.lc_trk_g3_5
 (17 14)  (405 126)  (405 126)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (25 14)  (413 126)  (413 126)  routing T_8_7.wire_logic_cluster/lc_6/out <X> T_8_7.lc_trk_g3_6
 (0 15)  (388 127)  (388 127)  routing T_8_7.glb_netwk_6 <X> T_8_7.wire_logic_cluster/lc_7/s_r
 (3 15)  (391 127)  (391 127)  routing T_8_7.sp12_h_r_1 <X> T_8_7.sp12_v_t_22
 (5 15)  (393 127)  (393 127)  routing T_8_7.sp4_h_r_3 <X> T_8_7.sp4_v_t_44
 (22 15)  (410 127)  (410 127)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_9_7

 (21 0)  (463 112)  (463 112)  routing T_9_7.lft_op_3 <X> T_9_7.lc_trk_g0_3
 (22 0)  (464 112)  (464 112)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (466 112)  (466 112)  routing T_9_7.lft_op_3 <X> T_9_7.lc_trk_g0_3
 (25 0)  (467 112)  (467 112)  routing T_9_7.sp4_v_b_10 <X> T_9_7.lc_trk_g0_2
 (28 0)  (470 112)  (470 112)  routing T_9_7.lc_trk_g2_3 <X> T_9_7.wire_logic_cluster/lc_0/in_1
 (29 0)  (471 112)  (471 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (473 112)  (473 112)  routing T_9_7.lc_trk_g1_6 <X> T_9_7.wire_logic_cluster/lc_0/in_3
 (32 0)  (474 112)  (474 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (476 112)  (476 112)  routing T_9_7.lc_trk_g1_6 <X> T_9_7.wire_logic_cluster/lc_0/in_3
 (35 0)  (477 112)  (477 112)  routing T_9_7.lc_trk_g1_7 <X> T_9_7.input_2_0
 (36 0)  (478 112)  (478 112)  LC_0 Logic Functioning bit
 (38 0)  (480 112)  (480 112)  LC_0 Logic Functioning bit
 (41 0)  (483 112)  (483 112)  LC_0 Logic Functioning bit
 (43 0)  (485 112)  (485 112)  LC_0 Logic Functioning bit
 (46 0)  (488 112)  (488 112)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (48 0)  (490 112)  (490 112)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (51 0)  (493 112)  (493 112)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (22 1)  (464 113)  (464 113)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (465 113)  (465 113)  routing T_9_7.sp4_v_b_10 <X> T_9_7.lc_trk_g0_2
 (25 1)  (467 113)  (467 113)  routing T_9_7.sp4_v_b_10 <X> T_9_7.lc_trk_g0_2
 (26 1)  (468 113)  (468 113)  routing T_9_7.lc_trk_g2_2 <X> T_9_7.wire_logic_cluster/lc_0/in_0
 (28 1)  (470 113)  (470 113)  routing T_9_7.lc_trk_g2_2 <X> T_9_7.wire_logic_cluster/lc_0/in_0
 (29 1)  (471 113)  (471 113)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (472 113)  (472 113)  routing T_9_7.lc_trk_g2_3 <X> T_9_7.wire_logic_cluster/lc_0/in_1
 (31 1)  (473 113)  (473 113)  routing T_9_7.lc_trk_g1_6 <X> T_9_7.wire_logic_cluster/lc_0/in_3
 (32 1)  (474 113)  (474 113)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (476 113)  (476 113)  routing T_9_7.lc_trk_g1_7 <X> T_9_7.input_2_0
 (35 1)  (477 113)  (477 113)  routing T_9_7.lc_trk_g1_7 <X> T_9_7.input_2_0
 (37 1)  (479 113)  (479 113)  LC_0 Logic Functioning bit
 (39 1)  (481 113)  (481 113)  LC_0 Logic Functioning bit
 (41 1)  (483 113)  (483 113)  LC_0 Logic Functioning bit
 (42 1)  (484 113)  (484 113)  LC_0 Logic Functioning bit
 (51 1)  (493 113)  (493 113)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (1 2)  (443 114)  (443 114)  routing T_9_7.glb_netwk_4 <X> T_9_7.wire_logic_cluster/lc_7/clk
 (2 2)  (444 114)  (444 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (19 2)  (461 114)  (461 114)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (21 2)  (463 114)  (463 114)  routing T_9_7.sp12_h_l_4 <X> T_9_7.lc_trk_g0_7
 (22 2)  (464 114)  (464 114)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (466 114)  (466 114)  routing T_9_7.sp12_h_l_4 <X> T_9_7.lc_trk_g0_7
 (28 2)  (470 114)  (470 114)  routing T_9_7.lc_trk_g2_4 <X> T_9_7.wire_logic_cluster/lc_1/in_1
 (29 2)  (471 114)  (471 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (472 114)  (472 114)  routing T_9_7.lc_trk_g2_4 <X> T_9_7.wire_logic_cluster/lc_1/in_1
 (32 2)  (474 114)  (474 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (476 114)  (476 114)  routing T_9_7.lc_trk_g1_3 <X> T_9_7.wire_logic_cluster/lc_1/in_3
 (35 2)  (477 114)  (477 114)  routing T_9_7.lc_trk_g3_4 <X> T_9_7.input_2_1
 (38 2)  (480 114)  (480 114)  LC_1 Logic Functioning bit
 (39 2)  (481 114)  (481 114)  LC_1 Logic Functioning bit
 (21 3)  (463 115)  (463 115)  routing T_9_7.sp12_h_l_4 <X> T_9_7.lc_trk_g0_7
 (22 3)  (464 115)  (464 115)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (465 115)  (465 115)  routing T_9_7.sp12_h_r_14 <X> T_9_7.lc_trk_g0_6
 (26 3)  (468 115)  (468 115)  routing T_9_7.lc_trk_g0_3 <X> T_9_7.wire_logic_cluster/lc_1/in_0
 (29 3)  (471 115)  (471 115)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (473 115)  (473 115)  routing T_9_7.lc_trk_g1_3 <X> T_9_7.wire_logic_cluster/lc_1/in_3
 (32 3)  (474 115)  (474 115)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (475 115)  (475 115)  routing T_9_7.lc_trk_g3_4 <X> T_9_7.input_2_1
 (34 3)  (476 115)  (476 115)  routing T_9_7.lc_trk_g3_4 <X> T_9_7.input_2_1
 (38 3)  (480 115)  (480 115)  LC_1 Logic Functioning bit
 (51 3)  (493 115)  (493 115)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (442 116)  (442 116)  routing T_9_7.glb_netwk_7 <X> T_9_7.wire_logic_cluster/lc_7/cen
 (1 4)  (443 116)  (443 116)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (21 4)  (463 116)  (463 116)  routing T_9_7.wire_logic_cluster/lc_3/out <X> T_9_7.lc_trk_g1_3
 (22 4)  (464 116)  (464 116)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (467 116)  (467 116)  routing T_9_7.sp4_v_b_10 <X> T_9_7.lc_trk_g1_2
 (28 4)  (470 116)  (470 116)  routing T_9_7.lc_trk_g2_1 <X> T_9_7.wire_logic_cluster/lc_2/in_1
 (29 4)  (471 116)  (471 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (473 116)  (473 116)  routing T_9_7.lc_trk_g1_6 <X> T_9_7.wire_logic_cluster/lc_2/in_3
 (32 4)  (474 116)  (474 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (476 116)  (476 116)  routing T_9_7.lc_trk_g1_6 <X> T_9_7.wire_logic_cluster/lc_2/in_3
 (36 4)  (478 116)  (478 116)  LC_2 Logic Functioning bit
 (38 4)  (480 116)  (480 116)  LC_2 Logic Functioning bit
 (42 4)  (484 116)  (484 116)  LC_2 Logic Functioning bit
 (43 4)  (485 116)  (485 116)  LC_2 Logic Functioning bit
 (50 4)  (492 116)  (492 116)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (442 117)  (442 117)  routing T_9_7.glb_netwk_7 <X> T_9_7.wire_logic_cluster/lc_7/cen
 (22 5)  (464 117)  (464 117)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (465 117)  (465 117)  routing T_9_7.sp4_v_b_10 <X> T_9_7.lc_trk_g1_2
 (25 5)  (467 117)  (467 117)  routing T_9_7.sp4_v_b_10 <X> T_9_7.lc_trk_g1_2
 (31 5)  (473 117)  (473 117)  routing T_9_7.lc_trk_g1_6 <X> T_9_7.wire_logic_cluster/lc_2/in_3
 (36 5)  (478 117)  (478 117)  LC_2 Logic Functioning bit
 (38 5)  (480 117)  (480 117)  LC_2 Logic Functioning bit
 (42 5)  (484 117)  (484 117)  LC_2 Logic Functioning bit
 (43 5)  (485 117)  (485 117)  LC_2 Logic Functioning bit
 (53 5)  (495 117)  (495 117)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (21 6)  (463 118)  (463 118)  routing T_9_7.sp12_h_l_4 <X> T_9_7.lc_trk_g1_7
 (22 6)  (464 118)  (464 118)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (466 118)  (466 118)  routing T_9_7.sp12_h_l_4 <X> T_9_7.lc_trk_g1_7
 (26 6)  (468 118)  (468 118)  routing T_9_7.lc_trk_g1_6 <X> T_9_7.wire_logic_cluster/lc_3/in_0
 (27 6)  (469 118)  (469 118)  routing T_9_7.lc_trk_g3_3 <X> T_9_7.wire_logic_cluster/lc_3/in_1
 (28 6)  (470 118)  (470 118)  routing T_9_7.lc_trk_g3_3 <X> T_9_7.wire_logic_cluster/lc_3/in_1
 (29 6)  (471 118)  (471 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (473 118)  (473 118)  routing T_9_7.lc_trk_g1_7 <X> T_9_7.wire_logic_cluster/lc_3/in_3
 (32 6)  (474 118)  (474 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (476 118)  (476 118)  routing T_9_7.lc_trk_g1_7 <X> T_9_7.wire_logic_cluster/lc_3/in_3
 (36 6)  (478 118)  (478 118)  LC_3 Logic Functioning bit
 (37 6)  (479 118)  (479 118)  LC_3 Logic Functioning bit
 (43 6)  (485 118)  (485 118)  LC_3 Logic Functioning bit
 (45 6)  (487 118)  (487 118)  LC_3 Logic Functioning bit
 (46 6)  (488 118)  (488 118)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (492 118)  (492 118)  Cascade bit: LH_LC03_inmux02_5

 (21 7)  (463 119)  (463 119)  routing T_9_7.sp12_h_l_4 <X> T_9_7.lc_trk_g1_7
 (22 7)  (464 119)  (464 119)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (465 119)  (465 119)  routing T_9_7.sp4_h_r_6 <X> T_9_7.lc_trk_g1_6
 (24 7)  (466 119)  (466 119)  routing T_9_7.sp4_h_r_6 <X> T_9_7.lc_trk_g1_6
 (25 7)  (467 119)  (467 119)  routing T_9_7.sp4_h_r_6 <X> T_9_7.lc_trk_g1_6
 (26 7)  (468 119)  (468 119)  routing T_9_7.lc_trk_g1_6 <X> T_9_7.wire_logic_cluster/lc_3/in_0
 (27 7)  (469 119)  (469 119)  routing T_9_7.lc_trk_g1_6 <X> T_9_7.wire_logic_cluster/lc_3/in_0
 (29 7)  (471 119)  (471 119)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (472 119)  (472 119)  routing T_9_7.lc_trk_g3_3 <X> T_9_7.wire_logic_cluster/lc_3/in_1
 (31 7)  (473 119)  (473 119)  routing T_9_7.lc_trk_g1_7 <X> T_9_7.wire_logic_cluster/lc_3/in_3
 (36 7)  (478 119)  (478 119)  LC_3 Logic Functioning bit
 (37 7)  (479 119)  (479 119)  LC_3 Logic Functioning bit
 (41 7)  (483 119)  (483 119)  LC_3 Logic Functioning bit
 (42 7)  (484 119)  (484 119)  LC_3 Logic Functioning bit
 (43 7)  (485 119)  (485 119)  LC_3 Logic Functioning bit
 (51 7)  (493 119)  (493 119)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (53 7)  (495 119)  (495 119)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (2 8)  (444 120)  (444 120)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (17 8)  (459 120)  (459 120)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (21 8)  (463 120)  (463 120)  routing T_9_7.sp4_v_t_22 <X> T_9_7.lc_trk_g2_3
 (22 8)  (464 120)  (464 120)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (465 120)  (465 120)  routing T_9_7.sp4_v_t_22 <X> T_9_7.lc_trk_g2_3
 (25 8)  (467 120)  (467 120)  routing T_9_7.wire_logic_cluster/lc_2/out <X> T_9_7.lc_trk_g2_2
 (26 8)  (468 120)  (468 120)  routing T_9_7.lc_trk_g0_6 <X> T_9_7.wire_logic_cluster/lc_4/in_0
 (27 8)  (469 120)  (469 120)  routing T_9_7.lc_trk_g1_2 <X> T_9_7.wire_logic_cluster/lc_4/in_1
 (29 8)  (471 120)  (471 120)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (473 120)  (473 120)  routing T_9_7.lc_trk_g1_6 <X> T_9_7.wire_logic_cluster/lc_4/in_3
 (32 8)  (474 120)  (474 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (476 120)  (476 120)  routing T_9_7.lc_trk_g1_6 <X> T_9_7.wire_logic_cluster/lc_4/in_3
 (35 8)  (477 120)  (477 120)  routing T_9_7.lc_trk_g1_7 <X> T_9_7.input_2_4
 (36 8)  (478 120)  (478 120)  LC_4 Logic Functioning bit
 (38 8)  (480 120)  (480 120)  LC_4 Logic Functioning bit
 (41 8)  (483 120)  (483 120)  LC_4 Logic Functioning bit
 (43 8)  (485 120)  (485 120)  LC_4 Logic Functioning bit
 (45 8)  (487 120)  (487 120)  LC_4 Logic Functioning bit
 (46 8)  (488 120)  (488 120)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (493 120)  (493 120)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (52 8)  (494 120)  (494 120)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (53 8)  (495 120)  (495 120)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (8 9)  (450 121)  (450 121)  routing T_9_7.sp4_h_l_36 <X> T_9_7.sp4_v_b_7
 (9 9)  (451 121)  (451 121)  routing T_9_7.sp4_h_l_36 <X> T_9_7.sp4_v_b_7
 (10 9)  (452 121)  (452 121)  routing T_9_7.sp4_h_l_36 <X> T_9_7.sp4_v_b_7
 (18 9)  (460 121)  (460 121)  routing T_9_7.sp4_r_v_b_33 <X> T_9_7.lc_trk_g2_1
 (21 9)  (463 121)  (463 121)  routing T_9_7.sp4_v_t_22 <X> T_9_7.lc_trk_g2_3
 (22 9)  (464 121)  (464 121)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (468 121)  (468 121)  routing T_9_7.lc_trk_g0_6 <X> T_9_7.wire_logic_cluster/lc_4/in_0
 (29 9)  (471 121)  (471 121)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (472 121)  (472 121)  routing T_9_7.lc_trk_g1_2 <X> T_9_7.wire_logic_cluster/lc_4/in_1
 (31 9)  (473 121)  (473 121)  routing T_9_7.lc_trk_g1_6 <X> T_9_7.wire_logic_cluster/lc_4/in_3
 (32 9)  (474 121)  (474 121)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (476 121)  (476 121)  routing T_9_7.lc_trk_g1_7 <X> T_9_7.input_2_4
 (35 9)  (477 121)  (477 121)  routing T_9_7.lc_trk_g1_7 <X> T_9_7.input_2_4
 (36 9)  (478 121)  (478 121)  LC_4 Logic Functioning bit
 (38 9)  (480 121)  (480 121)  LC_4 Logic Functioning bit
 (41 9)  (483 121)  (483 121)  LC_4 Logic Functioning bit
 (42 9)  (484 121)  (484 121)  LC_4 Logic Functioning bit
 (52 9)  (494 121)  (494 121)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (2 10)  (444 122)  (444 122)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (4 10)  (446 122)  (446 122)  routing T_9_7.sp4_h_r_6 <X> T_9_7.sp4_v_t_43
 (12 10)  (454 122)  (454 122)  routing T_9_7.sp4_v_b_8 <X> T_9_7.sp4_h_l_45
 (26 10)  (468 122)  (468 122)  routing T_9_7.lc_trk_g0_7 <X> T_9_7.wire_logic_cluster/lc_5/in_0
 (29 10)  (471 122)  (471 122)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (473 122)  (473 122)  routing T_9_7.lc_trk_g0_6 <X> T_9_7.wire_logic_cluster/lc_5/in_3
 (32 10)  (474 122)  (474 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (35 10)  (477 122)  (477 122)  routing T_9_7.lc_trk_g1_6 <X> T_9_7.input_2_5
 (36 10)  (478 122)  (478 122)  LC_5 Logic Functioning bit
 (38 10)  (480 122)  (480 122)  LC_5 Logic Functioning bit
 (43 10)  (485 122)  (485 122)  LC_5 Logic Functioning bit
 (45 10)  (487 122)  (487 122)  LC_5 Logic Functioning bit
 (51 10)  (493 122)  (493 122)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (5 11)  (447 123)  (447 123)  routing T_9_7.sp4_h_r_6 <X> T_9_7.sp4_v_t_43
 (16 11)  (458 123)  (458 123)  routing T_9_7.sp12_v_b_12 <X> T_9_7.lc_trk_g2_4
 (17 11)  (459 123)  (459 123)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (26 11)  (468 123)  (468 123)  routing T_9_7.lc_trk_g0_7 <X> T_9_7.wire_logic_cluster/lc_5/in_0
 (29 11)  (471 123)  (471 123)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (472 123)  (472 123)  routing T_9_7.lc_trk_g0_2 <X> T_9_7.wire_logic_cluster/lc_5/in_1
 (31 11)  (473 123)  (473 123)  routing T_9_7.lc_trk_g0_6 <X> T_9_7.wire_logic_cluster/lc_5/in_3
 (32 11)  (474 123)  (474 123)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (476 123)  (476 123)  routing T_9_7.lc_trk_g1_6 <X> T_9_7.input_2_5
 (35 11)  (477 123)  (477 123)  routing T_9_7.lc_trk_g1_6 <X> T_9_7.input_2_5
 (36 11)  (478 123)  (478 123)  LC_5 Logic Functioning bit
 (38 11)  (480 123)  (480 123)  LC_5 Logic Functioning bit
 (39 11)  (481 123)  (481 123)  LC_5 Logic Functioning bit
 (41 11)  (483 123)  (483 123)  LC_5 Logic Functioning bit
 (43 11)  (485 123)  (485 123)  LC_5 Logic Functioning bit
 (11 12)  (453 124)  (453 124)  routing T_9_7.sp4_h_r_6 <X> T_9_7.sp4_v_b_11
 (21 12)  (463 124)  (463 124)  routing T_9_7.sp4_v_t_22 <X> T_9_7.lc_trk_g3_3
 (22 12)  (464 124)  (464 124)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (465 124)  (465 124)  routing T_9_7.sp4_v_t_22 <X> T_9_7.lc_trk_g3_3
 (26 12)  (468 124)  (468 124)  routing T_9_7.lc_trk_g0_6 <X> T_9_7.wire_logic_cluster/lc_6/in_0
 (27 12)  (469 124)  (469 124)  routing T_9_7.lc_trk_g1_2 <X> T_9_7.wire_logic_cluster/lc_6/in_1
 (29 12)  (471 124)  (471 124)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (473 124)  (473 124)  routing T_9_7.lc_trk_g1_6 <X> T_9_7.wire_logic_cluster/lc_6/in_3
 (32 12)  (474 124)  (474 124)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (476 124)  (476 124)  routing T_9_7.lc_trk_g1_6 <X> T_9_7.wire_logic_cluster/lc_6/in_3
 (35 12)  (477 124)  (477 124)  routing T_9_7.lc_trk_g1_7 <X> T_9_7.input_2_6
 (36 12)  (478 124)  (478 124)  LC_6 Logic Functioning bit
 (38 12)  (480 124)  (480 124)  LC_6 Logic Functioning bit
 (41 12)  (483 124)  (483 124)  LC_6 Logic Functioning bit
 (43 12)  (485 124)  (485 124)  LC_6 Logic Functioning bit
 (45 12)  (487 124)  (487 124)  LC_6 Logic Functioning bit
 (51 12)  (493 124)  (493 124)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (53 12)  (495 124)  (495 124)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (21 13)  (463 125)  (463 125)  routing T_9_7.sp4_v_t_22 <X> T_9_7.lc_trk_g3_3
 (26 13)  (468 125)  (468 125)  routing T_9_7.lc_trk_g0_6 <X> T_9_7.wire_logic_cluster/lc_6/in_0
 (29 13)  (471 125)  (471 125)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (472 125)  (472 125)  routing T_9_7.lc_trk_g1_2 <X> T_9_7.wire_logic_cluster/lc_6/in_1
 (31 13)  (473 125)  (473 125)  routing T_9_7.lc_trk_g1_6 <X> T_9_7.wire_logic_cluster/lc_6/in_3
 (32 13)  (474 125)  (474 125)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (476 125)  (476 125)  routing T_9_7.lc_trk_g1_7 <X> T_9_7.input_2_6
 (35 13)  (477 125)  (477 125)  routing T_9_7.lc_trk_g1_7 <X> T_9_7.input_2_6
 (36 13)  (478 125)  (478 125)  LC_6 Logic Functioning bit
 (38 13)  (480 125)  (480 125)  LC_6 Logic Functioning bit
 (41 13)  (483 125)  (483 125)  LC_6 Logic Functioning bit
 (42 13)  (484 125)  (484 125)  LC_6 Logic Functioning bit
 (0 14)  (442 126)  (442 126)  routing T_9_7.glb_netwk_6 <X> T_9_7.wire_logic_cluster/lc_7/s_r
 (1 14)  (443 126)  (443 126)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (456 126)  (456 126)  routing T_9_7.wire_logic_cluster/lc_4/out <X> T_9_7.lc_trk_g3_4
 (26 14)  (468 126)  (468 126)  routing T_9_7.lc_trk_g0_7 <X> T_9_7.wire_logic_cluster/lc_7/in_0
 (29 14)  (471 126)  (471 126)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (473 126)  (473 126)  routing T_9_7.lc_trk_g0_6 <X> T_9_7.wire_logic_cluster/lc_7/in_3
 (32 14)  (474 126)  (474 126)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (35 14)  (477 126)  (477 126)  routing T_9_7.lc_trk_g1_6 <X> T_9_7.input_2_7
 (36 14)  (478 126)  (478 126)  LC_7 Logic Functioning bit
 (38 14)  (480 126)  (480 126)  LC_7 Logic Functioning bit
 (43 14)  (485 126)  (485 126)  LC_7 Logic Functioning bit
 (45 14)  (487 126)  (487 126)  LC_7 Logic Functioning bit
 (51 14)  (493 126)  (493 126)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (52 14)  (494 126)  (494 126)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (442 127)  (442 127)  routing T_9_7.glb_netwk_6 <X> T_9_7.wire_logic_cluster/lc_7/s_r
 (17 15)  (459 127)  (459 127)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (26 15)  (468 127)  (468 127)  routing T_9_7.lc_trk_g0_7 <X> T_9_7.wire_logic_cluster/lc_7/in_0
 (29 15)  (471 127)  (471 127)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (472 127)  (472 127)  routing T_9_7.lc_trk_g0_2 <X> T_9_7.wire_logic_cluster/lc_7/in_1
 (31 15)  (473 127)  (473 127)  routing T_9_7.lc_trk_g0_6 <X> T_9_7.wire_logic_cluster/lc_7/in_3
 (32 15)  (474 127)  (474 127)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (476 127)  (476 127)  routing T_9_7.lc_trk_g1_6 <X> T_9_7.input_2_7
 (35 15)  (477 127)  (477 127)  routing T_9_7.lc_trk_g1_6 <X> T_9_7.input_2_7
 (36 15)  (478 127)  (478 127)  LC_7 Logic Functioning bit
 (38 15)  (480 127)  (480 127)  LC_7 Logic Functioning bit
 (39 15)  (481 127)  (481 127)  LC_7 Logic Functioning bit
 (41 15)  (483 127)  (483 127)  LC_7 Logic Functioning bit
 (43 15)  (485 127)  (485 127)  LC_7 Logic Functioning bit
 (46 15)  (488 127)  (488 127)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


RAM_Tile_10_7

 (7 1)  (503 113)  (503 113)  Ram config bit: MEMB_Power_Up_Control



LogicTile_11_7

 (14 0)  (552 112)  (552 112)  routing T_11_7.wire_logic_cluster/lc_0/out <X> T_11_7.lc_trk_g0_0
 (21 0)  (559 112)  (559 112)  routing T_11_7.wire_logic_cluster/lc_3/out <X> T_11_7.lc_trk_g0_3
 (22 0)  (560 112)  (560 112)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (564 112)  (564 112)  routing T_11_7.lc_trk_g0_4 <X> T_11_7.wire_logic_cluster/lc_0/in_0
 (28 0)  (566 112)  (566 112)  routing T_11_7.lc_trk_g2_7 <X> T_11_7.wire_logic_cluster/lc_0/in_1
 (29 0)  (567 112)  (567 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (568 112)  (568 112)  routing T_11_7.lc_trk_g2_7 <X> T_11_7.wire_logic_cluster/lc_0/in_1
 (32 0)  (570 112)  (570 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (572 112)  (572 112)  routing T_11_7.lc_trk_g1_0 <X> T_11_7.wire_logic_cluster/lc_0/in_3
 (17 1)  (555 113)  (555 113)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (560 113)  (560 113)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (561 113)  (561 113)  routing T_11_7.sp12_h_l_17 <X> T_11_7.lc_trk_g0_2
 (25 1)  (563 113)  (563 113)  routing T_11_7.sp12_h_l_17 <X> T_11_7.lc_trk_g0_2
 (29 1)  (567 113)  (567 113)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (568 113)  (568 113)  routing T_11_7.lc_trk_g2_7 <X> T_11_7.wire_logic_cluster/lc_0/in_1
 (41 1)  (579 113)  (579 113)  LC_0 Logic Functioning bit
 (43 1)  (581 113)  (581 113)  LC_0 Logic Functioning bit
 (1 2)  (539 114)  (539 114)  routing T_11_7.glb_netwk_4 <X> T_11_7.wire_logic_cluster/lc_7/clk
 (2 2)  (540 114)  (540 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (5 3)  (543 115)  (543 115)  routing T_11_7.sp4_h_l_37 <X> T_11_7.sp4_v_t_37
 (14 3)  (552 115)  (552 115)  routing T_11_7.top_op_4 <X> T_11_7.lc_trk_g0_4
 (15 3)  (553 115)  (553 115)  routing T_11_7.top_op_4 <X> T_11_7.lc_trk_g0_4
 (17 3)  (555 115)  (555 115)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 4)  (560 116)  (560 116)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (561 116)  (561 116)  routing T_11_7.sp12_h_r_11 <X> T_11_7.lc_trk_g1_3
 (26 4)  (564 116)  (564 116)  routing T_11_7.lc_trk_g0_4 <X> T_11_7.wire_logic_cluster/lc_2/in_0
 (29 4)  (567 116)  (567 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (570 116)  (570 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (572 116)  (572 116)  routing T_11_7.lc_trk_g1_0 <X> T_11_7.wire_logic_cluster/lc_2/in_3
 (41 4)  (579 116)  (579 116)  LC_2 Logic Functioning bit
 (43 4)  (581 116)  (581 116)  LC_2 Logic Functioning bit
 (14 5)  (552 117)  (552 117)  routing T_11_7.sp12_h_r_16 <X> T_11_7.lc_trk_g1_0
 (16 5)  (554 117)  (554 117)  routing T_11_7.sp12_h_r_16 <X> T_11_7.lc_trk_g1_0
 (17 5)  (555 117)  (555 117)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (29 5)  (567 117)  (567 117)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (568 117)  (568 117)  routing T_11_7.lc_trk_g0_3 <X> T_11_7.wire_logic_cluster/lc_2/in_1
 (14 6)  (552 118)  (552 118)  routing T_11_7.wire_logic_cluster/lc_4/out <X> T_11_7.lc_trk_g1_4
 (26 6)  (564 118)  (564 118)  routing T_11_7.lc_trk_g3_4 <X> T_11_7.wire_logic_cluster/lc_3/in_0
 (29 6)  (567 118)  (567 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (570 118)  (570 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (572 118)  (572 118)  routing T_11_7.lc_trk_g1_3 <X> T_11_7.wire_logic_cluster/lc_3/in_3
 (35 6)  (573 118)  (573 118)  routing T_11_7.lc_trk_g2_7 <X> T_11_7.input_2_3
 (36 6)  (574 118)  (574 118)  LC_3 Logic Functioning bit
 (38 6)  (576 118)  (576 118)  LC_3 Logic Functioning bit
 (41 6)  (579 118)  (579 118)  LC_3 Logic Functioning bit
 (43 6)  (581 118)  (581 118)  LC_3 Logic Functioning bit
 (48 6)  (586 118)  (586 118)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (17 7)  (555 119)  (555 119)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (560 119)  (560 119)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (562 119)  (562 119)  routing T_11_7.bot_op_6 <X> T_11_7.lc_trk_g1_6
 (27 7)  (565 119)  (565 119)  routing T_11_7.lc_trk_g3_4 <X> T_11_7.wire_logic_cluster/lc_3/in_0
 (28 7)  (566 119)  (566 119)  routing T_11_7.lc_trk_g3_4 <X> T_11_7.wire_logic_cluster/lc_3/in_0
 (29 7)  (567 119)  (567 119)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (568 119)  (568 119)  routing T_11_7.lc_trk_g0_2 <X> T_11_7.wire_logic_cluster/lc_3/in_1
 (31 7)  (569 119)  (569 119)  routing T_11_7.lc_trk_g1_3 <X> T_11_7.wire_logic_cluster/lc_3/in_3
 (32 7)  (570 119)  (570 119)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (571 119)  (571 119)  routing T_11_7.lc_trk_g2_7 <X> T_11_7.input_2_3
 (35 7)  (573 119)  (573 119)  routing T_11_7.lc_trk_g2_7 <X> T_11_7.input_2_3
 (37 7)  (575 119)  (575 119)  LC_3 Logic Functioning bit
 (38 7)  (576 119)  (576 119)  LC_3 Logic Functioning bit
 (40 7)  (578 119)  (578 119)  LC_3 Logic Functioning bit
 (42 7)  (580 119)  (580 119)  LC_3 Logic Functioning bit
 (48 7)  (586 119)  (586 119)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (589 119)  (589 119)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (552 120)  (552 120)  routing T_11_7.sp4_h_r_40 <X> T_11_7.lc_trk_g2_0
 (26 8)  (564 120)  (564 120)  routing T_11_7.lc_trk_g0_4 <X> T_11_7.wire_logic_cluster/lc_4/in_0
 (28 8)  (566 120)  (566 120)  routing T_11_7.lc_trk_g2_7 <X> T_11_7.wire_logic_cluster/lc_4/in_1
 (29 8)  (567 120)  (567 120)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (568 120)  (568 120)  routing T_11_7.lc_trk_g2_7 <X> T_11_7.wire_logic_cluster/lc_4/in_1
 (32 8)  (570 120)  (570 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (572 120)  (572 120)  routing T_11_7.lc_trk_g1_0 <X> T_11_7.wire_logic_cluster/lc_4/in_3
 (43 8)  (581 120)  (581 120)  LC_4 Logic Functioning bit
 (50 8)  (588 120)  (588 120)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (552 121)  (552 121)  routing T_11_7.sp4_h_r_40 <X> T_11_7.lc_trk_g2_0
 (15 9)  (553 121)  (553 121)  routing T_11_7.sp4_h_r_40 <X> T_11_7.lc_trk_g2_0
 (16 9)  (554 121)  (554 121)  routing T_11_7.sp4_h_r_40 <X> T_11_7.lc_trk_g2_0
 (17 9)  (555 121)  (555 121)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (29 9)  (567 121)  (567 121)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (568 121)  (568 121)  routing T_11_7.lc_trk_g2_7 <X> T_11_7.wire_logic_cluster/lc_4/in_1
 (41 9)  (579 121)  (579 121)  LC_4 Logic Functioning bit
 (42 9)  (580 121)  (580 121)  LC_4 Logic Functioning bit
 (43 9)  (581 121)  (581 121)  LC_4 Logic Functioning bit
 (6 10)  (544 122)  (544 122)  routing T_11_7.sp4_v_b_3 <X> T_11_7.sp4_v_t_43
 (21 10)  (559 122)  (559 122)  routing T_11_7.wire_logic_cluster/lc_7/out <X> T_11_7.lc_trk_g2_7
 (22 10)  (560 122)  (560 122)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (5 11)  (543 123)  (543 123)  routing T_11_7.sp4_v_b_3 <X> T_11_7.sp4_v_t_43
 (25 12)  (563 124)  (563 124)  routing T_11_7.wire_logic_cluster/lc_2/out <X> T_11_7.lc_trk_g3_2
 (27 12)  (565 124)  (565 124)  routing T_11_7.lc_trk_g1_6 <X> T_11_7.wire_logic_cluster/lc_6/in_1
 (29 12)  (567 124)  (567 124)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (568 124)  (568 124)  routing T_11_7.lc_trk_g1_6 <X> T_11_7.wire_logic_cluster/lc_6/in_1
 (31 12)  (569 124)  (569 124)  routing T_11_7.lc_trk_g1_4 <X> T_11_7.wire_logic_cluster/lc_6/in_3
 (32 12)  (570 124)  (570 124)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (572 124)  (572 124)  routing T_11_7.lc_trk_g1_4 <X> T_11_7.wire_logic_cluster/lc_6/in_3
 (36 12)  (574 124)  (574 124)  LC_6 Logic Functioning bit
 (38 12)  (576 124)  (576 124)  LC_6 Logic Functioning bit
 (22 13)  (560 125)  (560 125)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (567 125)  (567 125)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (568 125)  (568 125)  routing T_11_7.lc_trk_g1_6 <X> T_11_7.wire_logic_cluster/lc_6/in_1
 (36 13)  (574 125)  (574 125)  LC_6 Logic Functioning bit
 (37 13)  (575 125)  (575 125)  LC_6 Logic Functioning bit
 (38 13)  (576 125)  (576 125)  LC_6 Logic Functioning bit
 (39 13)  (577 125)  (577 125)  LC_6 Logic Functioning bit
 (40 13)  (578 125)  (578 125)  LC_6 Logic Functioning bit
 (42 13)  (580 125)  (580 125)  LC_6 Logic Functioning bit
 (14 14)  (552 126)  (552 126)  routing T_11_7.sp12_v_t_3 <X> T_11_7.lc_trk_g3_4
 (15 14)  (553 126)  (553 126)  routing T_11_7.sp4_h_l_24 <X> T_11_7.lc_trk_g3_5
 (16 14)  (554 126)  (554 126)  routing T_11_7.sp4_h_l_24 <X> T_11_7.lc_trk_g3_5
 (17 14)  (555 126)  (555 126)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (556 126)  (556 126)  routing T_11_7.sp4_h_l_24 <X> T_11_7.lc_trk_g3_5
 (27 14)  (565 126)  (565 126)  routing T_11_7.lc_trk_g3_5 <X> T_11_7.wire_logic_cluster/lc_7/in_1
 (28 14)  (566 126)  (566 126)  routing T_11_7.lc_trk_g3_5 <X> T_11_7.wire_logic_cluster/lc_7/in_1
 (29 14)  (567 126)  (567 126)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (568 126)  (568 126)  routing T_11_7.lc_trk_g3_5 <X> T_11_7.wire_logic_cluster/lc_7/in_1
 (32 14)  (570 126)  (570 126)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (571 126)  (571 126)  routing T_11_7.lc_trk_g2_0 <X> T_11_7.wire_logic_cluster/lc_7/in_3
 (36 14)  (574 126)  (574 126)  LC_7 Logic Functioning bit
 (37 14)  (575 126)  (575 126)  LC_7 Logic Functioning bit
 (38 14)  (576 126)  (576 126)  LC_7 Logic Functioning bit
 (42 14)  (580 126)  (580 126)  LC_7 Logic Functioning bit
 (43 14)  (581 126)  (581 126)  LC_7 Logic Functioning bit
 (45 14)  (583 126)  (583 126)  LC_7 Logic Functioning bit
 (46 14)  (584 126)  (584 126)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (47 14)  (585 126)  (585 126)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (588 126)  (588 126)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (590 126)  (590 126)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (12 15)  (550 127)  (550 127)  routing T_11_7.sp4_h_l_46 <X> T_11_7.sp4_v_t_46
 (14 15)  (552 127)  (552 127)  routing T_11_7.sp12_v_t_3 <X> T_11_7.lc_trk_g3_4
 (15 15)  (553 127)  (553 127)  routing T_11_7.sp12_v_t_3 <X> T_11_7.lc_trk_g3_4
 (17 15)  (555 127)  (555 127)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (26 15)  (564 127)  (564 127)  routing T_11_7.lc_trk_g3_2 <X> T_11_7.wire_logic_cluster/lc_7/in_0
 (27 15)  (565 127)  (565 127)  routing T_11_7.lc_trk_g3_2 <X> T_11_7.wire_logic_cluster/lc_7/in_0
 (28 15)  (566 127)  (566 127)  routing T_11_7.lc_trk_g3_2 <X> T_11_7.wire_logic_cluster/lc_7/in_0
 (29 15)  (567 127)  (567 127)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (36 15)  (574 127)  (574 127)  LC_7 Logic Functioning bit
 (37 15)  (575 127)  (575 127)  LC_7 Logic Functioning bit
 (42 15)  (580 127)  (580 127)  LC_7 Logic Functioning bit
 (43 15)  (581 127)  (581 127)  LC_7 Logic Functioning bit


LogicTile_12_7

 (4 4)  (596 116)  (596 116)  routing T_12_7.sp4_h_l_44 <X> T_12_7.sp4_v_b_3
 (6 4)  (598 116)  (598 116)  routing T_12_7.sp4_h_l_44 <X> T_12_7.sp4_v_b_3
 (5 5)  (597 117)  (597 117)  routing T_12_7.sp4_h_l_44 <X> T_12_7.sp4_v_b_3
 (5 7)  (597 119)  (597 119)  routing T_12_7.sp4_h_l_38 <X> T_12_7.sp4_v_t_38
 (10 7)  (602 119)  (602 119)  routing T_12_7.sp4_h_l_46 <X> T_12_7.sp4_v_t_41
 (13 8)  (605 120)  (605 120)  routing T_12_7.sp4_h_l_45 <X> T_12_7.sp4_v_b_8
 (12 9)  (604 121)  (604 121)  routing T_12_7.sp4_h_l_45 <X> T_12_7.sp4_v_b_8
 (12 15)  (604 127)  (604 127)  routing T_12_7.sp4_h_l_46 <X> T_12_7.sp4_v_t_46


IO_Tile_13_7

 (3 6)  (649 118)  (649 118)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 121)  (649 121)  IO control bit: IORIGHT_IE_0



IO_Tile_0_6

 (3 6)  (14 102)  (14 102)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 105)  (14 105)  IO control bit: BIOLEFT_IE_0



LogicTile_1_6

 (14 0)  (32 96)  (32 96)  routing T_1_6.sp4_v_b_8 <X> T_1_6.lc_trk_g0_0
 (15 0)  (33 96)  (33 96)  routing T_1_6.top_op_1 <X> T_1_6.lc_trk_g0_1
 (17 0)  (35 96)  (35 96)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (40 96)  (40 96)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (42 96)  (42 96)  routing T_1_6.bot_op_3 <X> T_1_6.lc_trk_g0_3
 (29 0)  (47 96)  (47 96)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (50 96)  (50 96)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (53 96)  (53 96)  routing T_1_6.lc_trk_g2_4 <X> T_1_6.input_2_0
 (36 0)  (54 96)  (54 96)  LC_0 Logic Functioning bit
 (14 1)  (32 97)  (32 97)  routing T_1_6.sp4_v_b_8 <X> T_1_6.lc_trk_g0_0
 (16 1)  (34 97)  (34 97)  routing T_1_6.sp4_v_b_8 <X> T_1_6.lc_trk_g0_0
 (17 1)  (35 97)  (35 97)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (18 1)  (36 97)  (36 97)  routing T_1_6.top_op_1 <X> T_1_6.lc_trk_g0_1
 (27 1)  (45 97)  (45 97)  routing T_1_6.lc_trk_g3_1 <X> T_1_6.wire_logic_cluster/lc_0/in_0
 (28 1)  (46 97)  (46 97)  routing T_1_6.lc_trk_g3_1 <X> T_1_6.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 97)  (47 97)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (49 97)  (49 97)  routing T_1_6.lc_trk_g0_3 <X> T_1_6.wire_logic_cluster/lc_0/in_3
 (32 1)  (50 97)  (50 97)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (51 97)  (51 97)  routing T_1_6.lc_trk_g2_4 <X> T_1_6.input_2_0
 (48 1)  (66 97)  (66 97)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (53 1)  (71 97)  (71 97)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (1 2)  (19 98)  (19 98)  routing T_1_6.glb_netwk_4 <X> T_1_6.wire_logic_cluster/lc_7/clk
 (2 2)  (20 98)  (20 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (27 2)  (45 98)  (45 98)  routing T_1_6.lc_trk_g3_3 <X> T_1_6.wire_logic_cluster/lc_1/in_1
 (28 2)  (46 98)  (46 98)  routing T_1_6.lc_trk_g3_3 <X> T_1_6.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 98)  (47 98)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (50 98)  (50 98)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (51 98)  (51 98)  routing T_1_6.lc_trk_g3_1 <X> T_1_6.wire_logic_cluster/lc_1/in_3
 (34 2)  (52 98)  (52 98)  routing T_1_6.lc_trk_g3_1 <X> T_1_6.wire_logic_cluster/lc_1/in_3
 (37 2)  (55 98)  (55 98)  LC_1 Logic Functioning bit
 (39 2)  (57 98)  (57 98)  LC_1 Logic Functioning bit
 (41 2)  (59 98)  (59 98)  LC_1 Logic Functioning bit
 (43 2)  (61 98)  (61 98)  LC_1 Logic Functioning bit
 (45 2)  (63 98)  (63 98)  LC_1 Logic Functioning bit
 (15 3)  (33 99)  (33 99)  routing T_1_6.bot_op_4 <X> T_1_6.lc_trk_g0_4
 (17 3)  (35 99)  (35 99)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (30 3)  (48 99)  (48 99)  routing T_1_6.lc_trk_g3_3 <X> T_1_6.wire_logic_cluster/lc_1/in_1
 (37 3)  (55 99)  (55 99)  LC_1 Logic Functioning bit
 (39 3)  (57 99)  (57 99)  LC_1 Logic Functioning bit
 (41 3)  (59 99)  (59 99)  LC_1 Logic Functioning bit
 (43 3)  (61 99)  (61 99)  LC_1 Logic Functioning bit
 (44 3)  (62 99)  (62 99)  LC_1 Logic Functioning bit
 (45 3)  (63 99)  (63 99)  LC_1 Logic Functioning bit
 (15 4)  (33 100)  (33 100)  routing T_1_6.bot_op_1 <X> T_1_6.lc_trk_g1_1
 (17 4)  (35 100)  (35 100)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (39 100)  (39 100)  routing T_1_6.wire_logic_cluster/lc_3/out <X> T_1_6.lc_trk_g1_3
 (22 4)  (40 100)  (40 100)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (46 100)  (46 100)  routing T_1_6.lc_trk_g2_5 <X> T_1_6.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 100)  (47 100)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (48 100)  (48 100)  routing T_1_6.lc_trk_g2_5 <X> T_1_6.wire_logic_cluster/lc_2/in_1
 (32 4)  (50 100)  (50 100)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (51 100)  (51 100)  routing T_1_6.lc_trk_g3_2 <X> T_1_6.wire_logic_cluster/lc_2/in_3
 (34 4)  (52 100)  (52 100)  routing T_1_6.lc_trk_g3_2 <X> T_1_6.wire_logic_cluster/lc_2/in_3
 (37 4)  (55 100)  (55 100)  LC_2 Logic Functioning bit
 (39 4)  (57 100)  (57 100)  LC_2 Logic Functioning bit
 (45 4)  (63 100)  (63 100)  LC_2 Logic Functioning bit
 (27 5)  (45 101)  (45 101)  routing T_1_6.lc_trk_g3_1 <X> T_1_6.wire_logic_cluster/lc_2/in_0
 (28 5)  (46 101)  (46 101)  routing T_1_6.lc_trk_g3_1 <X> T_1_6.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 101)  (47 101)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (49 101)  (49 101)  routing T_1_6.lc_trk_g3_2 <X> T_1_6.wire_logic_cluster/lc_2/in_3
 (32 5)  (50 101)  (50 101)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (51 101)  (51 101)  routing T_1_6.lc_trk_g3_3 <X> T_1_6.input_2_2
 (34 5)  (52 101)  (52 101)  routing T_1_6.lc_trk_g3_3 <X> T_1_6.input_2_2
 (35 5)  (53 101)  (53 101)  routing T_1_6.lc_trk_g3_3 <X> T_1_6.input_2_2
 (39 5)  (57 101)  (57 101)  LC_2 Logic Functioning bit
 (42 5)  (60 101)  (60 101)  LC_2 Logic Functioning bit
 (45 5)  (63 101)  (63 101)  LC_2 Logic Functioning bit
 (22 6)  (40 102)  (40 102)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (42 102)  (42 102)  routing T_1_6.bot_op_7 <X> T_1_6.lc_trk_g1_7
 (29 6)  (47 102)  (47 102)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (50 102)  (50 102)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (51 102)  (51 102)  routing T_1_6.lc_trk_g3_1 <X> T_1_6.wire_logic_cluster/lc_3/in_3
 (34 6)  (52 102)  (52 102)  routing T_1_6.lc_trk_g3_1 <X> T_1_6.wire_logic_cluster/lc_3/in_3
 (36 6)  (54 102)  (54 102)  LC_3 Logic Functioning bit
 (26 7)  (44 103)  (44 103)  routing T_1_6.lc_trk_g3_2 <X> T_1_6.wire_logic_cluster/lc_3/in_0
 (27 7)  (45 103)  (45 103)  routing T_1_6.lc_trk_g3_2 <X> T_1_6.wire_logic_cluster/lc_3/in_0
 (28 7)  (46 103)  (46 103)  routing T_1_6.lc_trk_g3_2 <X> T_1_6.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 103)  (47 103)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (50 103)  (50 103)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (26 8)  (44 104)  (44 104)  routing T_1_6.lc_trk_g0_4 <X> T_1_6.wire_logic_cluster/lc_4/in_0
 (28 8)  (46 104)  (46 104)  routing T_1_6.lc_trk_g2_7 <X> T_1_6.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 104)  (47 104)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 104)  (48 104)  routing T_1_6.lc_trk_g2_7 <X> T_1_6.wire_logic_cluster/lc_4/in_1
 (32 8)  (50 104)  (50 104)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (51 104)  (51 104)  routing T_1_6.lc_trk_g3_2 <X> T_1_6.wire_logic_cluster/lc_4/in_3
 (34 8)  (52 104)  (52 104)  routing T_1_6.lc_trk_g3_2 <X> T_1_6.wire_logic_cluster/lc_4/in_3
 (35 8)  (53 104)  (53 104)  routing T_1_6.lc_trk_g1_7 <X> T_1_6.input_2_4
 (40 8)  (58 104)  (58 104)  LC_4 Logic Functioning bit
 (29 9)  (47 105)  (47 105)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (48 105)  (48 105)  routing T_1_6.lc_trk_g2_7 <X> T_1_6.wire_logic_cluster/lc_4/in_1
 (31 9)  (49 105)  (49 105)  routing T_1_6.lc_trk_g3_2 <X> T_1_6.wire_logic_cluster/lc_4/in_3
 (32 9)  (50 105)  (50 105)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (52 105)  (52 105)  routing T_1_6.lc_trk_g1_7 <X> T_1_6.input_2_4
 (35 9)  (53 105)  (53 105)  routing T_1_6.lc_trk_g1_7 <X> T_1_6.input_2_4
 (14 10)  (32 106)  (32 106)  routing T_1_6.wire_logic_cluster/lc_4/out <X> T_1_6.lc_trk_g2_4
 (17 10)  (35 106)  (35 106)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (36 106)  (36 106)  routing T_1_6.wire_logic_cluster/lc_5/out <X> T_1_6.lc_trk_g2_5
 (21 10)  (39 106)  (39 106)  routing T_1_6.wire_logic_cluster/lc_7/out <X> T_1_6.lc_trk_g2_7
 (22 10)  (40 106)  (40 106)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (45 106)  (45 106)  routing T_1_6.lc_trk_g3_1 <X> T_1_6.wire_logic_cluster/lc_5/in_1
 (28 10)  (46 106)  (46 106)  routing T_1_6.lc_trk_g3_1 <X> T_1_6.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 106)  (47 106)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (50 106)  (50 106)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (52 106)  (52 106)  routing T_1_6.lc_trk_g1_1 <X> T_1_6.wire_logic_cluster/lc_5/in_3
 (36 10)  (54 106)  (54 106)  LC_5 Logic Functioning bit
 (50 10)  (68 106)  (68 106)  Cascade bit: LH_LC05_inmux02_5

 (17 11)  (35 107)  (35 107)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (29 11)  (47 107)  (47 107)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (48 11)  (66 107)  (66 107)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (17 12)  (35 108)  (35 108)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (36 108)  (36 108)  routing T_1_6.wire_logic_cluster/lc_1/out <X> T_1_6.lc_trk_g3_1
 (22 12)  (40 108)  (40 108)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (41 108)  (41 108)  routing T_1_6.sp4_v_t_30 <X> T_1_6.lc_trk_g3_3
 (24 12)  (42 108)  (42 108)  routing T_1_6.sp4_v_t_30 <X> T_1_6.lc_trk_g3_3
 (25 12)  (43 108)  (43 108)  routing T_1_6.wire_logic_cluster/lc_2/out <X> T_1_6.lc_trk_g3_2
 (31 12)  (49 108)  (49 108)  routing T_1_6.lc_trk_g3_6 <X> T_1_6.wire_logic_cluster/lc_6/in_3
 (32 12)  (50 108)  (50 108)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (51 108)  (51 108)  routing T_1_6.lc_trk_g3_6 <X> T_1_6.wire_logic_cluster/lc_6/in_3
 (34 12)  (52 108)  (52 108)  routing T_1_6.lc_trk_g3_6 <X> T_1_6.wire_logic_cluster/lc_6/in_3
 (39 12)  (57 108)  (57 108)  LC_6 Logic Functioning bit
 (41 12)  (59 108)  (59 108)  LC_6 Logic Functioning bit
 (45 12)  (63 108)  (63 108)  LC_6 Logic Functioning bit
 (50 12)  (68 108)  (68 108)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (40 109)  (40 109)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (44 109)  (44 109)  routing T_1_6.lc_trk_g1_3 <X> T_1_6.wire_logic_cluster/lc_6/in_0
 (27 13)  (45 109)  (45 109)  routing T_1_6.lc_trk_g1_3 <X> T_1_6.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 109)  (47 109)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (49 109)  (49 109)  routing T_1_6.lc_trk_g3_6 <X> T_1_6.wire_logic_cluster/lc_6/in_3
 (38 13)  (56 109)  (56 109)  LC_6 Logic Functioning bit
 (40 13)  (58 109)  (58 109)  LC_6 Logic Functioning bit
 (44 13)  (62 109)  (62 109)  LC_6 Logic Functioning bit
 (45 13)  (63 109)  (63 109)  LC_6 Logic Functioning bit
 (0 14)  (18 110)  (18 110)  routing T_1_6.glb_netwk_6 <X> T_1_6.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 110)  (19 110)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (25 14)  (43 110)  (43 110)  routing T_1_6.wire_logic_cluster/lc_6/out <X> T_1_6.lc_trk_g3_6
 (26 14)  (44 110)  (44 110)  routing T_1_6.lc_trk_g3_6 <X> T_1_6.wire_logic_cluster/lc_7/in_0
 (32 14)  (50 110)  (50 110)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (52 110)  (52 110)  routing T_1_6.lc_trk_g1_3 <X> T_1_6.wire_logic_cluster/lc_7/in_3
 (35 14)  (53 110)  (53 110)  routing T_1_6.lc_trk_g2_7 <X> T_1_6.input_2_7
 (37 14)  (55 110)  (55 110)  LC_7 Logic Functioning bit
 (38 14)  (56 110)  (56 110)  LC_7 Logic Functioning bit
 (42 14)  (60 110)  (60 110)  LC_7 Logic Functioning bit
 (43 14)  (61 110)  (61 110)  LC_7 Logic Functioning bit
 (45 14)  (63 110)  (63 110)  LC_7 Logic Functioning bit
 (0 15)  (18 111)  (18 111)  routing T_1_6.glb_netwk_6 <X> T_1_6.wire_logic_cluster/lc_7/s_r
 (22 15)  (40 111)  (40 111)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (44 111)  (44 111)  routing T_1_6.lc_trk_g3_6 <X> T_1_6.wire_logic_cluster/lc_7/in_0
 (27 15)  (45 111)  (45 111)  routing T_1_6.lc_trk_g3_6 <X> T_1_6.wire_logic_cluster/lc_7/in_0
 (28 15)  (46 111)  (46 111)  routing T_1_6.lc_trk_g3_6 <X> T_1_6.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 111)  (47 111)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (49 111)  (49 111)  routing T_1_6.lc_trk_g1_3 <X> T_1_6.wire_logic_cluster/lc_7/in_3
 (32 15)  (50 111)  (50 111)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (51 111)  (51 111)  routing T_1_6.lc_trk_g2_7 <X> T_1_6.input_2_7
 (35 15)  (53 111)  (53 111)  routing T_1_6.lc_trk_g2_7 <X> T_1_6.input_2_7
 (36 15)  (54 111)  (54 111)  LC_7 Logic Functioning bit
 (39 15)  (57 111)  (57 111)  LC_7 Logic Functioning bit
 (42 15)  (60 111)  (60 111)  LC_7 Logic Functioning bit
 (43 15)  (61 111)  (61 111)  LC_7 Logic Functioning bit
 (45 15)  (63 111)  (63 111)  LC_7 Logic Functioning bit


LogicTile_2_6

 (10 0)  (82 96)  (82 96)  routing T_2_6.sp4_v_t_45 <X> T_2_6.sp4_h_r_1
 (15 2)  (87 98)  (87 98)  routing T_2_6.sp12_h_r_5 <X> T_2_6.lc_trk_g0_5
 (17 2)  (89 98)  (89 98)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (90 98)  (90 98)  routing T_2_6.sp12_h_r_5 <X> T_2_6.lc_trk_g0_5
 (18 3)  (90 99)  (90 99)  routing T_2_6.sp12_h_r_5 <X> T_2_6.lc_trk_g0_5
 (17 4)  (89 100)  (89 100)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (25 4)  (97 100)  (97 100)  routing T_2_6.sp4_h_r_10 <X> T_2_6.lc_trk_g1_2
 (18 5)  (90 101)  (90 101)  routing T_2_6.sp4_r_v_b_25 <X> T_2_6.lc_trk_g1_1
 (22 5)  (94 101)  (94 101)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (95 101)  (95 101)  routing T_2_6.sp4_h_r_10 <X> T_2_6.lc_trk_g1_2
 (24 5)  (96 101)  (96 101)  routing T_2_6.sp4_h_r_10 <X> T_2_6.lc_trk_g1_2
 (4 6)  (76 102)  (76 102)  routing T_2_6.sp4_h_r_3 <X> T_2_6.sp4_v_t_38
 (14 6)  (86 102)  (86 102)  routing T_2_6.sp4_h_l_9 <X> T_2_6.lc_trk_g1_4
 (15 6)  (87 102)  (87 102)  routing T_2_6.sp4_h_r_21 <X> T_2_6.lc_trk_g1_5
 (16 6)  (88 102)  (88 102)  routing T_2_6.sp4_h_r_21 <X> T_2_6.lc_trk_g1_5
 (17 6)  (89 102)  (89 102)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (90 102)  (90 102)  routing T_2_6.sp4_h_r_21 <X> T_2_6.lc_trk_g1_5
 (25 6)  (97 102)  (97 102)  routing T_2_6.sp4_h_l_11 <X> T_2_6.lc_trk_g1_6
 (5 7)  (77 103)  (77 103)  routing T_2_6.sp4_h_r_3 <X> T_2_6.sp4_v_t_38
 (14 7)  (86 103)  (86 103)  routing T_2_6.sp4_h_l_9 <X> T_2_6.lc_trk_g1_4
 (15 7)  (87 103)  (87 103)  routing T_2_6.sp4_h_l_9 <X> T_2_6.lc_trk_g1_4
 (16 7)  (88 103)  (88 103)  routing T_2_6.sp4_h_l_9 <X> T_2_6.lc_trk_g1_4
 (17 7)  (89 103)  (89 103)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (18 7)  (90 103)  (90 103)  routing T_2_6.sp4_h_r_21 <X> T_2_6.lc_trk_g1_5
 (22 7)  (94 103)  (94 103)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (95 103)  (95 103)  routing T_2_6.sp4_h_l_11 <X> T_2_6.lc_trk_g1_6
 (24 7)  (96 103)  (96 103)  routing T_2_6.sp4_h_l_11 <X> T_2_6.lc_trk_g1_6
 (25 7)  (97 103)  (97 103)  routing T_2_6.sp4_h_l_11 <X> T_2_6.lc_trk_g1_6
 (12 8)  (84 104)  (84 104)  routing T_2_6.sp4_v_b_8 <X> T_2_6.sp4_h_r_8
 (26 8)  (98 104)  (98 104)  routing T_2_6.lc_trk_g2_6 <X> T_2_6.wire_logic_cluster/lc_4/in_0
 (27 8)  (99 104)  (99 104)  routing T_2_6.lc_trk_g1_2 <X> T_2_6.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 104)  (101 104)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (103 104)  (103 104)  routing T_2_6.lc_trk_g1_4 <X> T_2_6.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 104)  (104 104)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (106 104)  (106 104)  routing T_2_6.lc_trk_g1_4 <X> T_2_6.wire_logic_cluster/lc_4/in_3
 (36 8)  (108 104)  (108 104)  LC_4 Logic Functioning bit
 (38 8)  (110 104)  (110 104)  LC_4 Logic Functioning bit
 (11 9)  (83 105)  (83 105)  routing T_2_6.sp4_v_b_8 <X> T_2_6.sp4_h_r_8
 (26 9)  (98 105)  (98 105)  routing T_2_6.lc_trk_g2_6 <X> T_2_6.wire_logic_cluster/lc_4/in_0
 (28 9)  (100 105)  (100 105)  routing T_2_6.lc_trk_g2_6 <X> T_2_6.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 105)  (101 105)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (102 105)  (102 105)  routing T_2_6.lc_trk_g1_2 <X> T_2_6.wire_logic_cluster/lc_4/in_1
 (36 9)  (108 105)  (108 105)  LC_4 Logic Functioning bit
 (37 9)  (109 105)  (109 105)  LC_4 Logic Functioning bit
 (38 9)  (110 105)  (110 105)  LC_4 Logic Functioning bit
 (39 9)  (111 105)  (111 105)  LC_4 Logic Functioning bit
 (40 9)  (112 105)  (112 105)  LC_4 Logic Functioning bit
 (42 9)  (114 105)  (114 105)  LC_4 Logic Functioning bit
 (22 11)  (94 107)  (94 107)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (95 107)  (95 107)  routing T_2_6.sp12_v_t_21 <X> T_2_6.lc_trk_g2_6
 (25 11)  (97 107)  (97 107)  routing T_2_6.sp12_v_t_21 <X> T_2_6.lc_trk_g2_6
 (10 12)  (82 108)  (82 108)  routing T_2_6.sp4_v_t_40 <X> T_2_6.sp4_h_r_10
 (11 12)  (83 108)  (83 108)  routing T_2_6.sp4_v_t_45 <X> T_2_6.sp4_v_b_11
 (26 12)  (98 108)  (98 108)  routing T_2_6.lc_trk_g1_5 <X> T_2_6.wire_logic_cluster/lc_6/in_0
 (27 12)  (99 108)  (99 108)  routing T_2_6.lc_trk_g1_6 <X> T_2_6.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 108)  (101 108)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 108)  (102 108)  routing T_2_6.lc_trk_g1_6 <X> T_2_6.wire_logic_cluster/lc_6/in_1
 (31 12)  (103 108)  (103 108)  routing T_2_6.lc_trk_g0_5 <X> T_2_6.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 108)  (104 108)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (108 108)  (108 108)  LC_6 Logic Functioning bit
 (42 12)  (114 108)  (114 108)  LC_6 Logic Functioning bit
 (47 12)  (119 108)  (119 108)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (12 13)  (84 109)  (84 109)  routing T_2_6.sp4_v_t_45 <X> T_2_6.sp4_v_b_11
 (27 13)  (99 109)  (99 109)  routing T_2_6.lc_trk_g1_5 <X> T_2_6.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 109)  (101 109)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (102 109)  (102 109)  routing T_2_6.lc_trk_g1_6 <X> T_2_6.wire_logic_cluster/lc_6/in_1
 (32 13)  (104 109)  (104 109)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (106 109)  (106 109)  routing T_2_6.lc_trk_g1_1 <X> T_2_6.input_2_6


RAM_Tile_3_6

 (17 0)  (143 96)  (143 96)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (144 96)  (144 96)  routing T_3_6.bnr_op_1 <X> T_3_6.lc_trk_g0_1
 (21 0)  (147 96)  (147 96)  routing T_3_6.sp4_v_b_11 <X> T_3_6.lc_trk_g0_3
 (22 0)  (148 96)  (148 96)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (149 96)  (149 96)  routing T_3_6.sp4_v_b_11 <X> T_3_6.lc_trk_g0_3
 (28 0)  (154 96)  (154 96)  routing T_3_6.lc_trk_g2_7 <X> T_3_6.wire_bram/ram/WDATA_8
 (29 0)  (155 96)  (155 96)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g2_7 wire_bram/ram/WDATA_8
 (30 0)  (156 96)  (156 96)  routing T_3_6.lc_trk_g2_7 <X> T_3_6.wire_bram/ram/WDATA_8
 (38 0)  (164 96)  (164 96)  Enable bit of Mux _out_links/OutMux2_0 => wire_bram/ram/RDATA_8 sp4_v_t_21
 (7 1)  (133 97)  (133 97)  Ram config bit: MEMT_bram_cbit_0

 (18 1)  (144 97)  (144 97)  routing T_3_6.bnr_op_1 <X> T_3_6.lc_trk_g0_1
 (21 1)  (147 97)  (147 97)  routing T_3_6.sp4_v_b_11 <X> T_3_6.lc_trk_g0_3
 (27 1)  (153 97)  (153 97)  routing T_3_6.lc_trk_g1_1 <X> T_3_6.input0_0
 (29 1)  (155 97)  (155 97)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g1_1 input0_0
 (30 1)  (156 97)  (156 97)  routing T_3_6.lc_trk_g2_7 <X> T_3_6.wire_bram/ram/WDATA_8
 (32 1)  (158 97)  (158 97)  Enable bit of Mux _bram/lcb2_0 => lc_trk_g3_1 input2_0
 (33 1)  (159 97)  (159 97)  routing T_3_6.lc_trk_g3_1 <X> T_3_6.input2_0
 (34 1)  (160 97)  (160 97)  routing T_3_6.lc_trk_g3_1 <X> T_3_6.input2_0
 (1 2)  (127 98)  (127 98)  routing T_3_6.glb_netwk_4 <X> T_3_6.wire_bram/ram/RCLK
 (2 2)  (128 98)  (128 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_bram/ram/RCLK
 (7 3)  (133 99)  (133 99)  Ram config bit: MEMT_bram_cbit_2

 (26 3)  (152 99)  (152 99)  routing T_3_6.lc_trk_g0_3 <X> T_3_6.input0_1
 (29 3)  (155 99)  (155 99)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g0_3 input0_1
 (15 4)  (141 100)  (141 100)  routing T_3_6.sp4_v_b_17 <X> T_3_6.lc_trk_g1_1
 (16 4)  (142 100)  (142 100)  routing T_3_6.sp4_v_b_17 <X> T_3_6.lc_trk_g1_1
 (17 4)  (143 100)  (143 100)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (26 4)  (152 100)  (152 100)  routing T_3_6.lc_trk_g1_5 <X> T_3_6.input0_2
 (29 4)  (155 100)  (155 100)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g0_1 wire_bram/ram/WDATA_10
 (38 4)  (164 100)  (164 100)  Enable bit of Mux _out_links/OutMux2_2 => wire_bram/ram/RDATA_10 sp4_v_t_25
 (27 5)  (153 101)  (153 101)  routing T_3_6.lc_trk_g1_5 <X> T_3_6.input0_2
 (29 5)  (155 101)  (155 101)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_5 input0_2
 (14 6)  (140 102)  (140 102)  routing T_3_6.sp4_h_r_12 <X> T_3_6.lc_trk_g1_4
 (15 6)  (141 102)  (141 102)  routing T_3_6.sp4_h_l_8 <X> T_3_6.lc_trk_g1_5
 (16 6)  (142 102)  (142 102)  routing T_3_6.sp4_h_l_8 <X> T_3_6.lc_trk_g1_5
 (17 6)  (143 102)  (143 102)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_l_8 lc_trk_g1_5
 (18 6)  (144 102)  (144 102)  routing T_3_6.sp4_h_l_8 <X> T_3_6.lc_trk_g1_5
 (21 6)  (147 102)  (147 102)  routing T_3_6.sp4_v_b_7 <X> T_3_6.lc_trk_g1_7
 (22 6)  (148 102)  (148 102)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (149 102)  (149 102)  routing T_3_6.sp4_v_b_7 <X> T_3_6.lc_trk_g1_7
 (26 6)  (152 102)  (152 102)  routing T_3_6.lc_trk_g3_6 <X> T_3_6.input0_3
 (15 7)  (141 103)  (141 103)  routing T_3_6.sp4_h_r_12 <X> T_3_6.lc_trk_g1_4
 (16 7)  (142 103)  (142 103)  routing T_3_6.sp4_h_r_12 <X> T_3_6.lc_trk_g1_4
 (17 7)  (143 103)  (143 103)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_12 lc_trk_g1_4
 (18 7)  (144 103)  (144 103)  routing T_3_6.sp4_h_l_8 <X> T_3_6.lc_trk_g1_5
 (26 7)  (152 103)  (152 103)  routing T_3_6.lc_trk_g3_6 <X> T_3_6.input0_3
 (27 7)  (153 103)  (153 103)  routing T_3_6.lc_trk_g3_6 <X> T_3_6.input0_3
 (28 7)  (154 103)  (154 103)  routing T_3_6.lc_trk_g3_6 <X> T_3_6.input0_3
 (29 7)  (155 103)  (155 103)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_6 input0_3
 (21 8)  (147 104)  (147 104)  routing T_3_6.bnl_op_3 <X> T_3_6.lc_trk_g2_3
 (22 8)  (148 104)  (148 104)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (26 8)  (152 104)  (152 104)  routing T_3_6.lc_trk_g1_7 <X> T_3_6.input0_4
 (27 8)  (153 104)  (153 104)  routing T_3_6.lc_trk_g3_2 <X> T_3_6.wire_bram/ram/WDATA_12
 (28 8)  (154 104)  (154 104)  routing T_3_6.lc_trk_g3_2 <X> T_3_6.wire_bram/ram/WDATA_12
 (29 8)  (155 104)  (155 104)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_2 wire_bram/ram/WDATA_12
 (39 8)  (165 104)  (165 104)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_12 sp4_v_b_40
 (21 9)  (147 105)  (147 105)  routing T_3_6.bnl_op_3 <X> T_3_6.lc_trk_g2_3
 (26 9)  (152 105)  (152 105)  routing T_3_6.lc_trk_g1_7 <X> T_3_6.input0_4
 (27 9)  (153 105)  (153 105)  routing T_3_6.lc_trk_g1_7 <X> T_3_6.input0_4
 (29 9)  (155 105)  (155 105)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_7 input0_4
 (30 9)  (156 105)  (156 105)  routing T_3_6.lc_trk_g3_2 <X> T_3_6.wire_bram/ram/WDATA_12
 (21 10)  (147 106)  (147 106)  routing T_3_6.sp4_h_r_47 <X> T_3_6.lc_trk_g2_7
 (22 10)  (148 106)  (148 106)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_47 lc_trk_g2_7
 (23 10)  (149 106)  (149 106)  routing T_3_6.sp4_h_r_47 <X> T_3_6.lc_trk_g2_7
 (24 10)  (150 106)  (150 106)  routing T_3_6.sp4_h_r_47 <X> T_3_6.lc_trk_g2_7
 (26 10)  (152 106)  (152 106)  routing T_3_6.lc_trk_g1_4 <X> T_3_6.input0_5
 (15 11)  (141 107)  (141 107)  routing T_3_6.sp4_v_t_33 <X> T_3_6.lc_trk_g2_4
 (16 11)  (142 107)  (142 107)  routing T_3_6.sp4_v_t_33 <X> T_3_6.lc_trk_g2_4
 (17 11)  (143 107)  (143 107)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (21 11)  (147 107)  (147 107)  routing T_3_6.sp4_h_r_47 <X> T_3_6.lc_trk_g2_7
 (27 11)  (153 107)  (153 107)  routing T_3_6.lc_trk_g1_4 <X> T_3_6.input0_5
 (29 11)  (155 107)  (155 107)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_4 input0_5
 (17 12)  (143 108)  (143 108)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (144 108)  (144 108)  routing T_3_6.bnl_op_1 <X> T_3_6.lc_trk_g3_1
 (25 12)  (151 108)  (151 108)  routing T_3_6.sp4_h_r_34 <X> T_3_6.lc_trk_g3_2
 (26 12)  (152 108)  (152 108)  routing T_3_6.lc_trk_g3_5 <X> T_3_6.input0_6
 (18 13)  (144 109)  (144 109)  routing T_3_6.bnl_op_1 <X> T_3_6.lc_trk_g3_1
 (22 13)  (148 109)  (148 109)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (149 109)  (149 109)  routing T_3_6.sp4_h_r_34 <X> T_3_6.lc_trk_g3_2
 (24 13)  (150 109)  (150 109)  routing T_3_6.sp4_h_r_34 <X> T_3_6.lc_trk_g3_2
 (27 13)  (153 109)  (153 109)  routing T_3_6.lc_trk_g3_5 <X> T_3_6.input0_6
 (28 13)  (154 109)  (154 109)  routing T_3_6.lc_trk_g3_5 <X> T_3_6.input0_6
 (29 13)  (155 109)  (155 109)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_5 input0_6
 (40 13)  (166 109)  (166 109)  Enable bit of Mux _out_links/OutMux3_6 => wire_bram/ram/RDATA_14 sp12_v_b_12
 (0 14)  (126 110)  (126 110)  routing T_3_6.lc_trk_g2_4 <X> T_3_6.wire_bram/ram/RE
 (1 14)  (127 110)  (127 110)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (17 14)  (143 110)  (143 110)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (144 110)  (144 110)  routing T_3_6.bnl_op_5 <X> T_3_6.lc_trk_g3_5
 (25 14)  (151 110)  (151 110)  routing T_3_6.bnl_op_6 <X> T_3_6.lc_trk_g3_6
 (1 15)  (127 111)  (127 111)  routing T_3_6.lc_trk_g2_4 <X> T_3_6.wire_bram/ram/RE
 (18 15)  (144 111)  (144 111)  routing T_3_6.bnl_op_5 <X> T_3_6.lc_trk_g3_5
 (22 15)  (148 111)  (148 111)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (151 111)  (151 111)  routing T_3_6.bnl_op_6 <X> T_3_6.lc_trk_g3_6
 (26 15)  (152 111)  (152 111)  routing T_3_6.lc_trk_g2_3 <X> T_3_6.input0_7
 (28 15)  (154 111)  (154 111)  routing T_3_6.lc_trk_g2_3 <X> T_3_6.input0_7
 (29 15)  (155 111)  (155 111)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_3 input0_7


LogicTile_4_6

 (22 0)  (190 96)  (190 96)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (192 96)  (192 96)  routing T_4_6.top_op_3 <X> T_4_6.lc_trk_g0_3
 (28 0)  (196 96)  (196 96)  routing T_4_6.lc_trk_g2_3 <X> T_4_6.wire_logic_cluster/lc_0/in_1
 (29 0)  (197 96)  (197 96)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (200 96)  (200 96)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (201 96)  (201 96)  routing T_4_6.lc_trk_g3_2 <X> T_4_6.wire_logic_cluster/lc_0/in_3
 (34 0)  (202 96)  (202 96)  routing T_4_6.lc_trk_g3_2 <X> T_4_6.wire_logic_cluster/lc_0/in_3
 (37 0)  (205 96)  (205 96)  LC_0 Logic Functioning bit
 (39 0)  (207 96)  (207 96)  LC_0 Logic Functioning bit
 (41 0)  (209 96)  (209 96)  LC_0 Logic Functioning bit
 (43 0)  (211 96)  (211 96)  LC_0 Logic Functioning bit
 (17 1)  (185 97)  (185 97)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (21 1)  (189 97)  (189 97)  routing T_4_6.top_op_3 <X> T_4_6.lc_trk_g0_3
 (30 1)  (198 97)  (198 97)  routing T_4_6.lc_trk_g2_3 <X> T_4_6.wire_logic_cluster/lc_0/in_1
 (31 1)  (199 97)  (199 97)  routing T_4_6.lc_trk_g3_2 <X> T_4_6.wire_logic_cluster/lc_0/in_3
 (37 1)  (205 97)  (205 97)  LC_0 Logic Functioning bit
 (39 1)  (207 97)  (207 97)  LC_0 Logic Functioning bit
 (41 1)  (209 97)  (209 97)  LC_0 Logic Functioning bit
 (43 1)  (211 97)  (211 97)  LC_0 Logic Functioning bit
 (26 2)  (194 98)  (194 98)  routing T_4_6.lc_trk_g1_6 <X> T_4_6.wire_logic_cluster/lc_1/in_0
 (29 2)  (197 98)  (197 98)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (200 98)  (200 98)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (201 98)  (201 98)  routing T_4_6.lc_trk_g3_1 <X> T_4_6.wire_logic_cluster/lc_1/in_3
 (34 2)  (202 98)  (202 98)  routing T_4_6.lc_trk_g3_1 <X> T_4_6.wire_logic_cluster/lc_1/in_3
 (37 2)  (205 98)  (205 98)  LC_1 Logic Functioning bit
 (38 2)  (206 98)  (206 98)  LC_1 Logic Functioning bit
 (39 2)  (207 98)  (207 98)  LC_1 Logic Functioning bit
 (42 2)  (210 98)  (210 98)  LC_1 Logic Functioning bit
 (26 3)  (194 99)  (194 99)  routing T_4_6.lc_trk_g1_6 <X> T_4_6.wire_logic_cluster/lc_1/in_0
 (27 3)  (195 99)  (195 99)  routing T_4_6.lc_trk_g1_6 <X> T_4_6.wire_logic_cluster/lc_1/in_0
 (29 3)  (197 99)  (197 99)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (200 99)  (200 99)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (201 99)  (201 99)  routing T_4_6.lc_trk_g2_3 <X> T_4_6.input_2_1
 (35 3)  (203 99)  (203 99)  routing T_4_6.lc_trk_g2_3 <X> T_4_6.input_2_1
 (37 3)  (205 99)  (205 99)  LC_1 Logic Functioning bit
 (40 3)  (208 99)  (208 99)  LC_1 Logic Functioning bit
 (41 3)  (209 99)  (209 99)  LC_1 Logic Functioning bit
 (42 3)  (210 99)  (210 99)  LC_1 Logic Functioning bit
 (13 4)  (181 100)  (181 100)  routing T_4_6.sp4_v_t_40 <X> T_4_6.sp4_v_b_5
 (14 4)  (182 100)  (182 100)  routing T_4_6.wire_logic_cluster/lc_0/out <X> T_4_6.lc_trk_g1_0
 (17 4)  (185 100)  (185 100)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (186 100)  (186 100)  routing T_4_6.bnr_op_1 <X> T_4_6.lc_trk_g1_1
 (27 4)  (195 100)  (195 100)  routing T_4_6.lc_trk_g1_0 <X> T_4_6.wire_logic_cluster/lc_2/in_1
 (29 4)  (197 100)  (197 100)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (199 100)  (199 100)  routing T_4_6.lc_trk_g1_6 <X> T_4_6.wire_logic_cluster/lc_2/in_3
 (32 4)  (200 100)  (200 100)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (202 100)  (202 100)  routing T_4_6.lc_trk_g1_6 <X> T_4_6.wire_logic_cluster/lc_2/in_3
 (38 4)  (206 100)  (206 100)  LC_2 Logic Functioning bit
 (39 4)  (207 100)  (207 100)  LC_2 Logic Functioning bit
 (50 4)  (218 100)  (218 100)  Cascade bit: LH_LC02_inmux02_5

 (17 5)  (185 101)  (185 101)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (186 101)  (186 101)  routing T_4_6.bnr_op_1 <X> T_4_6.lc_trk_g1_1
 (27 5)  (195 101)  (195 101)  routing T_4_6.lc_trk_g3_1 <X> T_4_6.wire_logic_cluster/lc_2/in_0
 (28 5)  (196 101)  (196 101)  routing T_4_6.lc_trk_g3_1 <X> T_4_6.wire_logic_cluster/lc_2/in_0
 (29 5)  (197 101)  (197 101)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (199 101)  (199 101)  routing T_4_6.lc_trk_g1_6 <X> T_4_6.wire_logic_cluster/lc_2/in_3
 (41 5)  (209 101)  (209 101)  LC_2 Logic Functioning bit
 (42 5)  (210 101)  (210 101)  LC_2 Logic Functioning bit
 (32 6)  (200 102)  (200 102)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (202 102)  (202 102)  routing T_4_6.lc_trk_g1_1 <X> T_4_6.wire_logic_cluster/lc_3/in_3
 (37 6)  (205 102)  (205 102)  LC_3 Logic Functioning bit
 (43 6)  (211 102)  (211 102)  LC_3 Logic Functioning bit
 (50 6)  (218 102)  (218 102)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (190 103)  (190 103)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (27 7)  (195 103)  (195 103)  routing T_4_6.lc_trk_g3_0 <X> T_4_6.wire_logic_cluster/lc_3/in_0
 (28 7)  (196 103)  (196 103)  routing T_4_6.lc_trk_g3_0 <X> T_4_6.wire_logic_cluster/lc_3/in_0
 (29 7)  (197 103)  (197 103)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (36 7)  (204 103)  (204 103)  LC_3 Logic Functioning bit
 (42 7)  (210 103)  (210 103)  LC_3 Logic Functioning bit
 (22 8)  (190 104)  (190 104)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (191 104)  (191 104)  routing T_4_6.sp4_h_r_27 <X> T_4_6.lc_trk_g2_3
 (24 8)  (192 104)  (192 104)  routing T_4_6.sp4_h_r_27 <X> T_4_6.lc_trk_g2_3
 (26 8)  (194 104)  (194 104)  routing T_4_6.lc_trk_g2_6 <X> T_4_6.wire_logic_cluster/lc_4/in_0
 (27 8)  (195 104)  (195 104)  routing T_4_6.lc_trk_g3_6 <X> T_4_6.wire_logic_cluster/lc_4/in_1
 (28 8)  (196 104)  (196 104)  routing T_4_6.lc_trk_g3_6 <X> T_4_6.wire_logic_cluster/lc_4/in_1
 (29 8)  (197 104)  (197 104)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (198 104)  (198 104)  routing T_4_6.lc_trk_g3_6 <X> T_4_6.wire_logic_cluster/lc_4/in_1
 (32 8)  (200 104)  (200 104)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (204 104)  (204 104)  LC_4 Logic Functioning bit
 (38 8)  (206 104)  (206 104)  LC_4 Logic Functioning bit
 (50 8)  (218 104)  (218 104)  Cascade bit: LH_LC04_inmux02_5

 (21 9)  (189 105)  (189 105)  routing T_4_6.sp4_h_r_27 <X> T_4_6.lc_trk_g2_3
 (26 9)  (194 105)  (194 105)  routing T_4_6.lc_trk_g2_6 <X> T_4_6.wire_logic_cluster/lc_4/in_0
 (28 9)  (196 105)  (196 105)  routing T_4_6.lc_trk_g2_6 <X> T_4_6.wire_logic_cluster/lc_4/in_0
 (29 9)  (197 105)  (197 105)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (198 105)  (198 105)  routing T_4_6.lc_trk_g3_6 <X> T_4_6.wire_logic_cluster/lc_4/in_1
 (31 9)  (199 105)  (199 105)  routing T_4_6.lc_trk_g0_3 <X> T_4_6.wire_logic_cluster/lc_4/in_3
 (36 9)  (204 105)  (204 105)  LC_4 Logic Functioning bit
 (37 9)  (205 105)  (205 105)  LC_4 Logic Functioning bit
 (39 9)  (207 105)  (207 105)  LC_4 Logic Functioning bit
 (43 9)  (211 105)  (211 105)  LC_4 Logic Functioning bit
 (25 10)  (193 106)  (193 106)  routing T_4_6.rgt_op_6 <X> T_4_6.lc_trk_g2_6
 (26 10)  (194 106)  (194 106)  routing T_4_6.lc_trk_g1_6 <X> T_4_6.wire_logic_cluster/lc_5/in_0
 (29 10)  (197 106)  (197 106)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (200 106)  (200 106)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (201 106)  (201 106)  routing T_4_6.lc_trk_g3_1 <X> T_4_6.wire_logic_cluster/lc_5/in_3
 (34 10)  (202 106)  (202 106)  routing T_4_6.lc_trk_g3_1 <X> T_4_6.wire_logic_cluster/lc_5/in_3
 (36 10)  (204 106)  (204 106)  LC_5 Logic Functioning bit
 (22 11)  (190 107)  (190 107)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (192 107)  (192 107)  routing T_4_6.rgt_op_6 <X> T_4_6.lc_trk_g2_6
 (26 11)  (194 107)  (194 107)  routing T_4_6.lc_trk_g1_6 <X> T_4_6.wire_logic_cluster/lc_5/in_0
 (27 11)  (195 107)  (195 107)  routing T_4_6.lc_trk_g1_6 <X> T_4_6.wire_logic_cluster/lc_5/in_0
 (29 11)  (197 107)  (197 107)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (200 107)  (200 107)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (201 107)  (201 107)  routing T_4_6.lc_trk_g3_2 <X> T_4_6.input_2_5
 (34 11)  (202 107)  (202 107)  routing T_4_6.lc_trk_g3_2 <X> T_4_6.input_2_5
 (35 11)  (203 107)  (203 107)  routing T_4_6.lc_trk_g3_2 <X> T_4_6.input_2_5
 (51 11)  (219 107)  (219 107)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (15 12)  (183 108)  (183 108)  routing T_4_6.rgt_op_1 <X> T_4_6.lc_trk_g3_1
 (17 12)  (185 108)  (185 108)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (186 108)  (186 108)  routing T_4_6.rgt_op_1 <X> T_4_6.lc_trk_g3_1
 (25 12)  (193 108)  (193 108)  routing T_4_6.rgt_op_2 <X> T_4_6.lc_trk_g3_2
 (17 13)  (185 109)  (185 109)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (190 109)  (190 109)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (192 109)  (192 109)  routing T_4_6.rgt_op_2 <X> T_4_6.lc_trk_g3_2
 (4 14)  (172 110)  (172 110)  routing T_4_6.sp4_h_r_9 <X> T_4_6.sp4_v_t_44
 (8 14)  (176 110)  (176 110)  routing T_4_6.sp4_v_t_41 <X> T_4_6.sp4_h_l_47
 (9 14)  (177 110)  (177 110)  routing T_4_6.sp4_v_t_41 <X> T_4_6.sp4_h_l_47
 (10 14)  (178 110)  (178 110)  routing T_4_6.sp4_v_t_41 <X> T_4_6.sp4_h_l_47
 (5 15)  (173 111)  (173 111)  routing T_4_6.sp4_h_r_9 <X> T_4_6.sp4_v_t_44
 (22 15)  (190 111)  (190 111)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (191 111)  (191 111)  routing T_4_6.sp12_v_b_14 <X> T_4_6.lc_trk_g3_6


LogicTile_5_6

 (0 0)  (222 96)  (222 96)  Negative Clock bit

 (22 0)  (244 96)  (244 96)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (245 96)  (245 96)  routing T_5_6.sp12_h_r_11 <X> T_5_6.lc_trk_g0_3
 (1 2)  (223 98)  (223 98)  routing T_5_6.glb_netwk_4 <X> T_5_6.wire_logic_cluster/lc_7/clk
 (2 2)  (224 98)  (224 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (11 2)  (233 98)  (233 98)  routing T_5_6.sp4_v_b_6 <X> T_5_6.sp4_v_t_39
 (13 2)  (235 98)  (235 98)  routing T_5_6.sp4_v_b_6 <X> T_5_6.sp4_v_t_39
 (26 2)  (248 98)  (248 98)  routing T_5_6.lc_trk_g1_6 <X> T_5_6.wire_logic_cluster/lc_1/in_0
 (28 2)  (250 98)  (250 98)  routing T_5_6.lc_trk_g2_0 <X> T_5_6.wire_logic_cluster/lc_1/in_1
 (29 2)  (251 98)  (251 98)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (254 98)  (254 98)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (255 98)  (255 98)  routing T_5_6.lc_trk_g3_1 <X> T_5_6.wire_logic_cluster/lc_1/in_3
 (34 2)  (256 98)  (256 98)  routing T_5_6.lc_trk_g3_1 <X> T_5_6.wire_logic_cluster/lc_1/in_3
 (37 2)  (259 98)  (259 98)  LC_1 Logic Functioning bit
 (38 2)  (260 98)  (260 98)  LC_1 Logic Functioning bit
 (39 2)  (261 98)  (261 98)  LC_1 Logic Functioning bit
 (43 2)  (265 98)  (265 98)  LC_1 Logic Functioning bit
 (45 2)  (267 98)  (267 98)  LC_1 Logic Functioning bit
 (47 2)  (269 98)  (269 98)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (48 2)  (270 98)  (270 98)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (26 3)  (248 99)  (248 99)  routing T_5_6.lc_trk_g1_6 <X> T_5_6.wire_logic_cluster/lc_1/in_0
 (27 3)  (249 99)  (249 99)  routing T_5_6.lc_trk_g1_6 <X> T_5_6.wire_logic_cluster/lc_1/in_0
 (29 3)  (251 99)  (251 99)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (254 99)  (254 99)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (255 99)  (255 99)  routing T_5_6.lc_trk_g3_2 <X> T_5_6.input_2_1
 (34 3)  (256 99)  (256 99)  routing T_5_6.lc_trk_g3_2 <X> T_5_6.input_2_1
 (35 3)  (257 99)  (257 99)  routing T_5_6.lc_trk_g3_2 <X> T_5_6.input_2_1
 (36 3)  (258 99)  (258 99)  LC_1 Logic Functioning bit
 (37 3)  (259 99)  (259 99)  LC_1 Logic Functioning bit
 (38 3)  (260 99)  (260 99)  LC_1 Logic Functioning bit
 (39 3)  (261 99)  (261 99)  LC_1 Logic Functioning bit
 (48 3)  (270 99)  (270 99)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (0 4)  (222 100)  (222 100)  routing T_5_6.lc_trk_g3_3 <X> T_5_6.wire_logic_cluster/lc_7/cen
 (1 4)  (223 100)  (223 100)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (236 100)  (236 100)  routing T_5_6.lft_op_0 <X> T_5_6.lc_trk_g1_0
 (27 4)  (249 100)  (249 100)  routing T_5_6.lc_trk_g3_2 <X> T_5_6.wire_logic_cluster/lc_2/in_1
 (28 4)  (250 100)  (250 100)  routing T_5_6.lc_trk_g3_2 <X> T_5_6.wire_logic_cluster/lc_2/in_1
 (29 4)  (251 100)  (251 100)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (253 100)  (253 100)  routing T_5_6.lc_trk_g1_6 <X> T_5_6.wire_logic_cluster/lc_2/in_3
 (32 4)  (254 100)  (254 100)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (256 100)  (256 100)  routing T_5_6.lc_trk_g1_6 <X> T_5_6.wire_logic_cluster/lc_2/in_3
 (37 4)  (259 100)  (259 100)  LC_2 Logic Functioning bit
 (39 4)  (261 100)  (261 100)  LC_2 Logic Functioning bit
 (41 4)  (263 100)  (263 100)  LC_2 Logic Functioning bit
 (43 4)  (265 100)  (265 100)  LC_2 Logic Functioning bit
 (45 4)  (267 100)  (267 100)  LC_2 Logic Functioning bit
 (46 4)  (268 100)  (268 100)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (0 5)  (222 101)  (222 101)  routing T_5_6.lc_trk_g3_3 <X> T_5_6.wire_logic_cluster/lc_7/cen
 (1 5)  (223 101)  (223 101)  routing T_5_6.lc_trk_g3_3 <X> T_5_6.wire_logic_cluster/lc_7/cen
 (15 5)  (237 101)  (237 101)  routing T_5_6.lft_op_0 <X> T_5_6.lc_trk_g1_0
 (17 5)  (239 101)  (239 101)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (30 5)  (252 101)  (252 101)  routing T_5_6.lc_trk_g3_2 <X> T_5_6.wire_logic_cluster/lc_2/in_1
 (31 5)  (253 101)  (253 101)  routing T_5_6.lc_trk_g1_6 <X> T_5_6.wire_logic_cluster/lc_2/in_3
 (37 5)  (259 101)  (259 101)  LC_2 Logic Functioning bit
 (39 5)  (261 101)  (261 101)  LC_2 Logic Functioning bit
 (41 5)  (263 101)  (263 101)  LC_2 Logic Functioning bit
 (43 5)  (265 101)  (265 101)  LC_2 Logic Functioning bit
 (51 5)  (273 101)  (273 101)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (25 6)  (247 102)  (247 102)  routing T_5_6.sp4_v_b_6 <X> T_5_6.lc_trk_g1_6
 (22 7)  (244 103)  (244 103)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (245 103)  (245 103)  routing T_5_6.sp4_v_b_6 <X> T_5_6.lc_trk_g1_6
 (27 8)  (249 104)  (249 104)  routing T_5_6.lc_trk_g3_6 <X> T_5_6.wire_logic_cluster/lc_4/in_1
 (28 8)  (250 104)  (250 104)  routing T_5_6.lc_trk_g3_6 <X> T_5_6.wire_logic_cluster/lc_4/in_1
 (29 8)  (251 104)  (251 104)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (252 104)  (252 104)  routing T_5_6.lc_trk_g3_6 <X> T_5_6.wire_logic_cluster/lc_4/in_1
 (32 8)  (254 104)  (254 104)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (255 104)  (255 104)  routing T_5_6.lc_trk_g3_2 <X> T_5_6.wire_logic_cluster/lc_4/in_3
 (34 8)  (256 104)  (256 104)  routing T_5_6.lc_trk_g3_2 <X> T_5_6.wire_logic_cluster/lc_4/in_3
 (37 8)  (259 104)  (259 104)  LC_4 Logic Functioning bit
 (38 8)  (260 104)  (260 104)  LC_4 Logic Functioning bit
 (43 8)  (265 104)  (265 104)  LC_4 Logic Functioning bit
 (15 9)  (237 105)  (237 105)  routing T_5_6.sp4_v_t_29 <X> T_5_6.lc_trk_g2_0
 (16 9)  (238 105)  (238 105)  routing T_5_6.sp4_v_t_29 <X> T_5_6.lc_trk_g2_0
 (17 9)  (239 105)  (239 105)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (27 9)  (249 105)  (249 105)  routing T_5_6.lc_trk_g3_1 <X> T_5_6.wire_logic_cluster/lc_4/in_0
 (28 9)  (250 105)  (250 105)  routing T_5_6.lc_trk_g3_1 <X> T_5_6.wire_logic_cluster/lc_4/in_0
 (29 9)  (251 105)  (251 105)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (252 105)  (252 105)  routing T_5_6.lc_trk_g3_6 <X> T_5_6.wire_logic_cluster/lc_4/in_1
 (31 9)  (253 105)  (253 105)  routing T_5_6.lc_trk_g3_2 <X> T_5_6.wire_logic_cluster/lc_4/in_3
 (32 9)  (254 105)  (254 105)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (255 105)  (255 105)  routing T_5_6.lc_trk_g2_0 <X> T_5_6.input_2_4
 (36 9)  (258 105)  (258 105)  LC_4 Logic Functioning bit
 (43 9)  (265 105)  (265 105)  LC_4 Logic Functioning bit
 (12 10)  (234 106)  (234 106)  routing T_5_6.sp4_v_t_45 <X> T_5_6.sp4_h_l_45
 (28 10)  (250 106)  (250 106)  routing T_5_6.lc_trk_g2_0 <X> T_5_6.wire_logic_cluster/lc_5/in_1
 (29 10)  (251 106)  (251 106)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (254 106)  (254 106)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (255 106)  (255 106)  routing T_5_6.lc_trk_g3_1 <X> T_5_6.wire_logic_cluster/lc_5/in_3
 (34 10)  (256 106)  (256 106)  routing T_5_6.lc_trk_g3_1 <X> T_5_6.wire_logic_cluster/lc_5/in_3
 (39 10)  (261 106)  (261 106)  LC_5 Logic Functioning bit
 (41 10)  (263 106)  (263 106)  LC_5 Logic Functioning bit
 (11 11)  (233 107)  (233 107)  routing T_5_6.sp4_v_t_45 <X> T_5_6.sp4_h_l_45
 (26 11)  (248 107)  (248 107)  routing T_5_6.lc_trk_g3_2 <X> T_5_6.wire_logic_cluster/lc_5/in_0
 (27 11)  (249 107)  (249 107)  routing T_5_6.lc_trk_g3_2 <X> T_5_6.wire_logic_cluster/lc_5/in_0
 (28 11)  (250 107)  (250 107)  routing T_5_6.lc_trk_g3_2 <X> T_5_6.wire_logic_cluster/lc_5/in_0
 (29 11)  (251 107)  (251 107)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (254 107)  (254 107)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (256 107)  (256 107)  routing T_5_6.lc_trk_g1_0 <X> T_5_6.input_2_5
 (36 11)  (258 107)  (258 107)  LC_5 Logic Functioning bit
 (37 11)  (259 107)  (259 107)  LC_5 Logic Functioning bit
 (39 11)  (261 107)  (261 107)  LC_5 Logic Functioning bit
 (41 11)  (263 107)  (263 107)  LC_5 Logic Functioning bit
 (42 11)  (264 107)  (264 107)  LC_5 Logic Functioning bit
 (43 11)  (265 107)  (265 107)  LC_5 Logic Functioning bit
 (17 12)  (239 108)  (239 108)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (240 108)  (240 108)  routing T_5_6.wire_logic_cluster/lc_1/out <X> T_5_6.lc_trk_g3_1
 (21 12)  (243 108)  (243 108)  routing T_5_6.sp4_v_t_22 <X> T_5_6.lc_trk_g3_3
 (22 12)  (244 108)  (244 108)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (245 108)  (245 108)  routing T_5_6.sp4_v_t_22 <X> T_5_6.lc_trk_g3_3
 (25 12)  (247 108)  (247 108)  routing T_5_6.wire_logic_cluster/lc_2/out <X> T_5_6.lc_trk_g3_2
 (26 12)  (248 108)  (248 108)  routing T_5_6.lc_trk_g3_5 <X> T_5_6.wire_logic_cluster/lc_6/in_0
 (29 12)  (251 108)  (251 108)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (254 108)  (254 108)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (256 108)  (256 108)  routing T_5_6.lc_trk_g1_0 <X> T_5_6.wire_logic_cluster/lc_6/in_3
 (36 12)  (258 108)  (258 108)  LC_6 Logic Functioning bit
 (38 12)  (260 108)  (260 108)  LC_6 Logic Functioning bit
 (43 12)  (265 108)  (265 108)  LC_6 Logic Functioning bit
 (50 12)  (272 108)  (272 108)  Cascade bit: LH_LC06_inmux02_5

 (21 13)  (243 109)  (243 109)  routing T_5_6.sp4_v_t_22 <X> T_5_6.lc_trk_g3_3
 (22 13)  (244 109)  (244 109)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (249 109)  (249 109)  routing T_5_6.lc_trk_g3_5 <X> T_5_6.wire_logic_cluster/lc_6/in_0
 (28 13)  (250 109)  (250 109)  routing T_5_6.lc_trk_g3_5 <X> T_5_6.wire_logic_cluster/lc_6/in_0
 (29 13)  (251 109)  (251 109)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (252 109)  (252 109)  routing T_5_6.lc_trk_g0_3 <X> T_5_6.wire_logic_cluster/lc_6/in_1
 (37 13)  (259 109)  (259 109)  LC_6 Logic Functioning bit
 (38 13)  (260 109)  (260 109)  LC_6 Logic Functioning bit
 (42 13)  (264 109)  (264 109)  LC_6 Logic Functioning bit
 (0 14)  (222 110)  (222 110)  routing T_5_6.glb_netwk_6 <X> T_5_6.wire_logic_cluster/lc_7/s_r
 (1 14)  (223 110)  (223 110)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (10 14)  (232 110)  (232 110)  routing T_5_6.sp4_v_b_5 <X> T_5_6.sp4_h_l_47
 (15 14)  (237 110)  (237 110)  routing T_5_6.sp4_h_l_24 <X> T_5_6.lc_trk_g3_5
 (16 14)  (238 110)  (238 110)  routing T_5_6.sp4_h_l_24 <X> T_5_6.lc_trk_g3_5
 (17 14)  (239 110)  (239 110)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (240 110)  (240 110)  routing T_5_6.sp4_h_l_24 <X> T_5_6.lc_trk_g3_5
 (25 14)  (247 110)  (247 110)  routing T_5_6.sp4_h_r_38 <X> T_5_6.lc_trk_g3_6
 (28 14)  (250 110)  (250 110)  routing T_5_6.lc_trk_g2_0 <X> T_5_6.wire_logic_cluster/lc_7/in_1
 (29 14)  (251 110)  (251 110)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (254 110)  (254 110)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (255 110)  (255 110)  routing T_5_6.lc_trk_g3_1 <X> T_5_6.wire_logic_cluster/lc_7/in_3
 (34 14)  (256 110)  (256 110)  routing T_5_6.lc_trk_g3_1 <X> T_5_6.wire_logic_cluster/lc_7/in_3
 (36 14)  (258 110)  (258 110)  LC_7 Logic Functioning bit
 (38 14)  (260 110)  (260 110)  LC_7 Logic Functioning bit
 (51 14)  (273 110)  (273 110)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (222 111)  (222 111)  routing T_5_6.glb_netwk_6 <X> T_5_6.wire_logic_cluster/lc_7/s_r
 (4 15)  (226 111)  (226 111)  routing T_5_6.sp4_v_b_4 <X> T_5_6.sp4_h_l_44
 (13 15)  (235 111)  (235 111)  routing T_5_6.sp4_v_b_6 <X> T_5_6.sp4_h_l_46
 (22 15)  (244 111)  (244 111)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (245 111)  (245 111)  routing T_5_6.sp4_h_r_38 <X> T_5_6.lc_trk_g3_6
 (24 15)  (246 111)  (246 111)  routing T_5_6.sp4_h_r_38 <X> T_5_6.lc_trk_g3_6
 (36 15)  (258 111)  (258 111)  LC_7 Logic Functioning bit
 (38 15)  (260 111)  (260 111)  LC_7 Logic Functioning bit


LogicTile_6_6

 (14 0)  (290 96)  (290 96)  routing T_6_6.sp4_h_r_8 <X> T_6_6.lc_trk_g0_0
 (21 0)  (297 96)  (297 96)  routing T_6_6.sp4_v_b_11 <X> T_6_6.lc_trk_g0_3
 (22 0)  (298 96)  (298 96)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (299 96)  (299 96)  routing T_6_6.sp4_v_b_11 <X> T_6_6.lc_trk_g0_3
 (15 1)  (291 97)  (291 97)  routing T_6_6.sp4_h_r_8 <X> T_6_6.lc_trk_g0_0
 (16 1)  (292 97)  (292 97)  routing T_6_6.sp4_h_r_8 <X> T_6_6.lc_trk_g0_0
 (17 1)  (293 97)  (293 97)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (21 1)  (297 97)  (297 97)  routing T_6_6.sp4_v_b_11 <X> T_6_6.lc_trk_g0_3
 (1 2)  (277 98)  (277 98)  routing T_6_6.glb_netwk_4 <X> T_6_6.wire_logic_cluster/lc_7/clk
 (2 2)  (278 98)  (278 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (5 2)  (281 98)  (281 98)  routing T_6_6.sp4_v_b_0 <X> T_6_6.sp4_h_l_37
 (14 2)  (290 98)  (290 98)  routing T_6_6.bnr_op_4 <X> T_6_6.lc_trk_g0_4
 (14 3)  (290 99)  (290 99)  routing T_6_6.bnr_op_4 <X> T_6_6.lc_trk_g0_4
 (17 3)  (293 99)  (293 99)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (22 3)  (298 99)  (298 99)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (299 99)  (299 99)  routing T_6_6.sp4_v_b_22 <X> T_6_6.lc_trk_g0_6
 (24 3)  (300 99)  (300 99)  routing T_6_6.sp4_v_b_22 <X> T_6_6.lc_trk_g0_6
 (21 4)  (297 100)  (297 100)  routing T_6_6.bnr_op_3 <X> T_6_6.lc_trk_g1_3
 (22 4)  (298 100)  (298 100)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (27 4)  (303 100)  (303 100)  routing T_6_6.lc_trk_g3_0 <X> T_6_6.wire_logic_cluster/lc_2/in_1
 (28 4)  (304 100)  (304 100)  routing T_6_6.lc_trk_g3_0 <X> T_6_6.wire_logic_cluster/lc_2/in_1
 (29 4)  (305 100)  (305 100)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (307 100)  (307 100)  routing T_6_6.lc_trk_g1_6 <X> T_6_6.wire_logic_cluster/lc_2/in_3
 (32 4)  (308 100)  (308 100)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (310 100)  (310 100)  routing T_6_6.lc_trk_g1_6 <X> T_6_6.wire_logic_cluster/lc_2/in_3
 (36 4)  (312 100)  (312 100)  LC_2 Logic Functioning bit
 (38 4)  (314 100)  (314 100)  LC_2 Logic Functioning bit
 (21 5)  (297 101)  (297 101)  routing T_6_6.bnr_op_3 <X> T_6_6.lc_trk_g1_3
 (31 5)  (307 101)  (307 101)  routing T_6_6.lc_trk_g1_6 <X> T_6_6.wire_logic_cluster/lc_2/in_3
 (36 5)  (312 101)  (312 101)  LC_2 Logic Functioning bit
 (38 5)  (314 101)  (314 101)  LC_2 Logic Functioning bit
 (5 6)  (281 102)  (281 102)  routing T_6_6.sp4_v_b_3 <X> T_6_6.sp4_h_l_38
 (25 6)  (301 102)  (301 102)  routing T_6_6.wire_logic_cluster/lc_6/out <X> T_6_6.lc_trk_g1_6
 (26 6)  (302 102)  (302 102)  routing T_6_6.lc_trk_g3_4 <X> T_6_6.wire_logic_cluster/lc_3/in_0
 (29 6)  (305 102)  (305 102)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (306 102)  (306 102)  routing T_6_6.lc_trk_g0_4 <X> T_6_6.wire_logic_cluster/lc_3/in_1
 (32 6)  (308 102)  (308 102)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (310 102)  (310 102)  routing T_6_6.lc_trk_g1_3 <X> T_6_6.wire_logic_cluster/lc_3/in_3
 (35 6)  (311 102)  (311 102)  routing T_6_6.lc_trk_g1_6 <X> T_6_6.input_2_3
 (36 6)  (312 102)  (312 102)  LC_3 Logic Functioning bit
 (40 6)  (316 102)  (316 102)  LC_3 Logic Functioning bit
 (22 7)  (298 103)  (298 103)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (303 103)  (303 103)  routing T_6_6.lc_trk_g3_4 <X> T_6_6.wire_logic_cluster/lc_3/in_0
 (28 7)  (304 103)  (304 103)  routing T_6_6.lc_trk_g3_4 <X> T_6_6.wire_logic_cluster/lc_3/in_0
 (29 7)  (305 103)  (305 103)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (307 103)  (307 103)  routing T_6_6.lc_trk_g1_3 <X> T_6_6.wire_logic_cluster/lc_3/in_3
 (32 7)  (308 103)  (308 103)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (310 103)  (310 103)  routing T_6_6.lc_trk_g1_6 <X> T_6_6.input_2_3
 (35 7)  (311 103)  (311 103)  routing T_6_6.lc_trk_g1_6 <X> T_6_6.input_2_3
 (39 7)  (315 103)  (315 103)  LC_3 Logic Functioning bit
 (43 7)  (319 103)  (319 103)  LC_3 Logic Functioning bit
 (26 8)  (302 104)  (302 104)  routing T_6_6.lc_trk_g2_6 <X> T_6_6.wire_logic_cluster/lc_4/in_0
 (29 8)  (305 104)  (305 104)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (307 104)  (307 104)  routing T_6_6.lc_trk_g3_6 <X> T_6_6.wire_logic_cluster/lc_4/in_3
 (32 8)  (308 104)  (308 104)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (309 104)  (309 104)  routing T_6_6.lc_trk_g3_6 <X> T_6_6.wire_logic_cluster/lc_4/in_3
 (34 8)  (310 104)  (310 104)  routing T_6_6.lc_trk_g3_6 <X> T_6_6.wire_logic_cluster/lc_4/in_3
 (36 8)  (312 104)  (312 104)  LC_4 Logic Functioning bit
 (50 8)  (326 104)  (326 104)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (327 104)  (327 104)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (52 8)  (328 104)  (328 104)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (13 9)  (289 105)  (289 105)  routing T_6_6.sp4_v_t_38 <X> T_6_6.sp4_h_r_8
 (22 9)  (298 105)  (298 105)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (299 105)  (299 105)  routing T_6_6.sp4_h_l_15 <X> T_6_6.lc_trk_g2_2
 (24 9)  (300 105)  (300 105)  routing T_6_6.sp4_h_l_15 <X> T_6_6.lc_trk_g2_2
 (25 9)  (301 105)  (301 105)  routing T_6_6.sp4_h_l_15 <X> T_6_6.lc_trk_g2_2
 (26 9)  (302 105)  (302 105)  routing T_6_6.lc_trk_g2_6 <X> T_6_6.wire_logic_cluster/lc_4/in_0
 (28 9)  (304 105)  (304 105)  routing T_6_6.lc_trk_g2_6 <X> T_6_6.wire_logic_cluster/lc_4/in_0
 (29 9)  (305 105)  (305 105)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (306 105)  (306 105)  routing T_6_6.lc_trk_g0_3 <X> T_6_6.wire_logic_cluster/lc_4/in_1
 (31 9)  (307 105)  (307 105)  routing T_6_6.lc_trk_g3_6 <X> T_6_6.wire_logic_cluster/lc_4/in_3
 (21 10)  (297 106)  (297 106)  routing T_6_6.rgt_op_7 <X> T_6_6.lc_trk_g2_7
 (22 10)  (298 106)  (298 106)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (300 106)  (300 106)  routing T_6_6.rgt_op_7 <X> T_6_6.lc_trk_g2_7
 (26 10)  (302 106)  (302 106)  routing T_6_6.lc_trk_g1_6 <X> T_6_6.wire_logic_cluster/lc_5/in_0
 (29 10)  (305 106)  (305 106)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (307 106)  (307 106)  routing T_6_6.lc_trk_g0_6 <X> T_6_6.wire_logic_cluster/lc_5/in_3
 (32 10)  (308 106)  (308 106)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (312 106)  (312 106)  LC_5 Logic Functioning bit
 (37 10)  (313 106)  (313 106)  LC_5 Logic Functioning bit
 (38 10)  (314 106)  (314 106)  LC_5 Logic Functioning bit
 (42 10)  (318 106)  (318 106)  LC_5 Logic Functioning bit
 (22 11)  (298 107)  (298 107)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (302 107)  (302 107)  routing T_6_6.lc_trk_g1_6 <X> T_6_6.wire_logic_cluster/lc_5/in_0
 (27 11)  (303 107)  (303 107)  routing T_6_6.lc_trk_g1_6 <X> T_6_6.wire_logic_cluster/lc_5/in_0
 (29 11)  (305 107)  (305 107)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (307 107)  (307 107)  routing T_6_6.lc_trk_g0_6 <X> T_6_6.wire_logic_cluster/lc_5/in_3
 (32 11)  (308 107)  (308 107)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (309 107)  (309 107)  routing T_6_6.lc_trk_g3_0 <X> T_6_6.input_2_5
 (34 11)  (310 107)  (310 107)  routing T_6_6.lc_trk_g3_0 <X> T_6_6.input_2_5
 (36 11)  (312 107)  (312 107)  LC_5 Logic Functioning bit
 (38 11)  (314 107)  (314 107)  LC_5 Logic Functioning bit
 (39 11)  (315 107)  (315 107)  LC_5 Logic Functioning bit
 (40 11)  (316 107)  (316 107)  LC_5 Logic Functioning bit
 (14 12)  (290 108)  (290 108)  routing T_6_6.rgt_op_0 <X> T_6_6.lc_trk_g3_0
 (28 12)  (304 108)  (304 108)  routing T_6_6.lc_trk_g2_7 <X> T_6_6.wire_logic_cluster/lc_6/in_1
 (29 12)  (305 108)  (305 108)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (306 108)  (306 108)  routing T_6_6.lc_trk_g2_7 <X> T_6_6.wire_logic_cluster/lc_6/in_1
 (31 12)  (307 108)  (307 108)  routing T_6_6.lc_trk_g1_6 <X> T_6_6.wire_logic_cluster/lc_6/in_3
 (32 12)  (308 108)  (308 108)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (310 108)  (310 108)  routing T_6_6.lc_trk_g1_6 <X> T_6_6.wire_logic_cluster/lc_6/in_3
 (37 12)  (313 108)  (313 108)  LC_6 Logic Functioning bit
 (42 12)  (318 108)  (318 108)  LC_6 Logic Functioning bit
 (45 12)  (321 108)  (321 108)  LC_6 Logic Functioning bit
 (50 12)  (326 108)  (326 108)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (328 108)  (328 108)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (15 13)  (291 109)  (291 109)  routing T_6_6.rgt_op_0 <X> T_6_6.lc_trk_g3_0
 (17 13)  (293 109)  (293 109)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (26 13)  (302 109)  (302 109)  routing T_6_6.lc_trk_g2_2 <X> T_6_6.wire_logic_cluster/lc_6/in_0
 (28 13)  (304 109)  (304 109)  routing T_6_6.lc_trk_g2_2 <X> T_6_6.wire_logic_cluster/lc_6/in_0
 (29 13)  (305 109)  (305 109)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (306 109)  (306 109)  routing T_6_6.lc_trk_g2_7 <X> T_6_6.wire_logic_cluster/lc_6/in_1
 (31 13)  (307 109)  (307 109)  routing T_6_6.lc_trk_g1_6 <X> T_6_6.wire_logic_cluster/lc_6/in_3
 (36 13)  (312 109)  (312 109)  LC_6 Logic Functioning bit
 (38 13)  (314 109)  (314 109)  LC_6 Logic Functioning bit
 (52 13)  (328 109)  (328 109)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (14 14)  (290 110)  (290 110)  routing T_6_6.rgt_op_4 <X> T_6_6.lc_trk_g3_4
 (15 15)  (291 111)  (291 111)  routing T_6_6.rgt_op_4 <X> T_6_6.lc_trk_g3_4
 (17 15)  (293 111)  (293 111)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (298 111)  (298 111)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (299 111)  (299 111)  routing T_6_6.sp12_v_b_14 <X> T_6_6.lc_trk_g3_6


LogicTile_7_6

 (11 0)  (345 96)  (345 96)  routing T_7_6.sp4_v_t_46 <X> T_7_6.sp4_v_b_2
 (27 0)  (361 96)  (361 96)  routing T_7_6.lc_trk_g3_2 <X> T_7_6.wire_logic_cluster/lc_0/in_1
 (28 0)  (362 96)  (362 96)  routing T_7_6.lc_trk_g3_2 <X> T_7_6.wire_logic_cluster/lc_0/in_1
 (29 0)  (363 96)  (363 96)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (365 96)  (365 96)  routing T_7_6.lc_trk_g1_4 <X> T_7_6.wire_logic_cluster/lc_0/in_3
 (32 0)  (366 96)  (366 96)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (368 96)  (368 96)  routing T_7_6.lc_trk_g1_4 <X> T_7_6.wire_logic_cluster/lc_0/in_3
 (36 0)  (370 96)  (370 96)  LC_0 Logic Functioning bit
 (38 0)  (372 96)  (372 96)  LC_0 Logic Functioning bit
 (12 1)  (346 97)  (346 97)  routing T_7_6.sp4_v_t_46 <X> T_7_6.sp4_v_b_2
 (22 1)  (356 97)  (356 97)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (357 97)  (357 97)  routing T_7_6.sp4_v_b_18 <X> T_7_6.lc_trk_g0_2
 (24 1)  (358 97)  (358 97)  routing T_7_6.sp4_v_b_18 <X> T_7_6.lc_trk_g0_2
 (30 1)  (364 97)  (364 97)  routing T_7_6.lc_trk_g3_2 <X> T_7_6.wire_logic_cluster/lc_0/in_1
 (36 1)  (370 97)  (370 97)  LC_0 Logic Functioning bit
 (38 1)  (372 97)  (372 97)  LC_0 Logic Functioning bit
 (1 2)  (335 98)  (335 98)  routing T_7_6.glb_netwk_4 <X> T_7_6.wire_logic_cluster/lc_7/clk
 (2 2)  (336 98)  (336 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (15 2)  (349 98)  (349 98)  routing T_7_6.sp4_h_r_21 <X> T_7_6.lc_trk_g0_5
 (16 2)  (350 98)  (350 98)  routing T_7_6.sp4_h_r_21 <X> T_7_6.lc_trk_g0_5
 (17 2)  (351 98)  (351 98)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (352 98)  (352 98)  routing T_7_6.sp4_h_r_21 <X> T_7_6.lc_trk_g0_5
 (27 2)  (361 98)  (361 98)  routing T_7_6.lc_trk_g1_5 <X> T_7_6.wire_logic_cluster/lc_1/in_1
 (29 2)  (363 98)  (363 98)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (364 98)  (364 98)  routing T_7_6.lc_trk_g1_5 <X> T_7_6.wire_logic_cluster/lc_1/in_1
 (31 2)  (365 98)  (365 98)  routing T_7_6.lc_trk_g0_4 <X> T_7_6.wire_logic_cluster/lc_1/in_3
 (32 2)  (366 98)  (366 98)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (370 98)  (370 98)  LC_1 Logic Functioning bit
 (37 2)  (371 98)  (371 98)  LC_1 Logic Functioning bit
 (38 2)  (372 98)  (372 98)  LC_1 Logic Functioning bit
 (39 2)  (373 98)  (373 98)  LC_1 Logic Functioning bit
 (40 2)  (374 98)  (374 98)  LC_1 Logic Functioning bit
 (42 2)  (376 98)  (376 98)  LC_1 Logic Functioning bit
 (9 3)  (343 99)  (343 99)  routing T_7_6.sp4_v_b_1 <X> T_7_6.sp4_v_t_36
 (15 3)  (349 99)  (349 99)  routing T_7_6.sp4_v_t_9 <X> T_7_6.lc_trk_g0_4
 (16 3)  (350 99)  (350 99)  routing T_7_6.sp4_v_t_9 <X> T_7_6.lc_trk_g0_4
 (17 3)  (351 99)  (351 99)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (18 3)  (352 99)  (352 99)  routing T_7_6.sp4_h_r_21 <X> T_7_6.lc_trk_g0_5
 (26 3)  (360 99)  (360 99)  routing T_7_6.lc_trk_g3_2 <X> T_7_6.wire_logic_cluster/lc_1/in_0
 (27 3)  (361 99)  (361 99)  routing T_7_6.lc_trk_g3_2 <X> T_7_6.wire_logic_cluster/lc_1/in_0
 (28 3)  (362 99)  (362 99)  routing T_7_6.lc_trk_g3_2 <X> T_7_6.wire_logic_cluster/lc_1/in_0
 (29 3)  (363 99)  (363 99)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (36 3)  (370 99)  (370 99)  LC_1 Logic Functioning bit
 (38 3)  (372 99)  (372 99)  LC_1 Logic Functioning bit
 (4 4)  (338 100)  (338 100)  routing T_7_6.sp4_v_t_42 <X> T_7_6.sp4_v_b_3
 (6 4)  (340 100)  (340 100)  routing T_7_6.sp4_v_t_42 <X> T_7_6.sp4_v_b_3
 (17 4)  (351 100)  (351 100)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (25 4)  (359 100)  (359 100)  routing T_7_6.lft_op_2 <X> T_7_6.lc_trk_g1_2
 (29 4)  (363 100)  (363 100)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (364 100)  (364 100)  routing T_7_6.lc_trk_g0_5 <X> T_7_6.wire_logic_cluster/lc_2/in_1
 (32 4)  (366 100)  (366 100)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (367 100)  (367 100)  routing T_7_6.lc_trk_g2_1 <X> T_7_6.wire_logic_cluster/lc_2/in_3
 (40 4)  (374 100)  (374 100)  LC_2 Logic Functioning bit
 (43 4)  (377 100)  (377 100)  LC_2 Logic Functioning bit
 (45 4)  (379 100)  (379 100)  LC_2 Logic Functioning bit
 (48 4)  (382 100)  (382 100)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (50 4)  (384 100)  (384 100)  Cascade bit: LH_LC02_inmux02_5

 (18 5)  (352 101)  (352 101)  routing T_7_6.sp4_r_v_b_25 <X> T_7_6.lc_trk_g1_1
 (22 5)  (356 101)  (356 101)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (358 101)  (358 101)  routing T_7_6.lft_op_2 <X> T_7_6.lc_trk_g1_2
 (26 5)  (360 101)  (360 101)  routing T_7_6.lc_trk_g0_2 <X> T_7_6.wire_logic_cluster/lc_2/in_0
 (29 5)  (363 101)  (363 101)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (42 5)  (376 101)  (376 101)  LC_2 Logic Functioning bit
 (43 5)  (377 101)  (377 101)  LC_2 Logic Functioning bit
 (52 5)  (386 101)  (386 101)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (14 6)  (348 102)  (348 102)  routing T_7_6.wire_logic_cluster/lc_4/out <X> T_7_6.lc_trk_g1_4
 (15 6)  (349 102)  (349 102)  routing T_7_6.sp4_h_r_21 <X> T_7_6.lc_trk_g1_5
 (16 6)  (350 102)  (350 102)  routing T_7_6.sp4_h_r_21 <X> T_7_6.lc_trk_g1_5
 (17 6)  (351 102)  (351 102)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (352 102)  (352 102)  routing T_7_6.sp4_h_r_21 <X> T_7_6.lc_trk_g1_5
 (25 6)  (359 102)  (359 102)  routing T_7_6.wire_logic_cluster/lc_6/out <X> T_7_6.lc_trk_g1_6
 (26 6)  (360 102)  (360 102)  routing T_7_6.lc_trk_g1_4 <X> T_7_6.wire_logic_cluster/lc_3/in_0
 (27 6)  (361 102)  (361 102)  routing T_7_6.lc_trk_g1_5 <X> T_7_6.wire_logic_cluster/lc_3/in_1
 (29 6)  (363 102)  (363 102)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (364 102)  (364 102)  routing T_7_6.lc_trk_g1_5 <X> T_7_6.wire_logic_cluster/lc_3/in_1
 (31 6)  (365 102)  (365 102)  routing T_7_6.lc_trk_g2_4 <X> T_7_6.wire_logic_cluster/lc_3/in_3
 (32 6)  (366 102)  (366 102)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (367 102)  (367 102)  routing T_7_6.lc_trk_g2_4 <X> T_7_6.wire_logic_cluster/lc_3/in_3
 (36 6)  (370 102)  (370 102)  LC_3 Logic Functioning bit
 (37 6)  (371 102)  (371 102)  LC_3 Logic Functioning bit
 (38 6)  (372 102)  (372 102)  LC_3 Logic Functioning bit
 (42 6)  (376 102)  (376 102)  LC_3 Logic Functioning bit
 (17 7)  (351 103)  (351 103)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (352 103)  (352 103)  routing T_7_6.sp4_h_r_21 <X> T_7_6.lc_trk_g1_5
 (22 7)  (356 103)  (356 103)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (361 103)  (361 103)  routing T_7_6.lc_trk_g1_4 <X> T_7_6.wire_logic_cluster/lc_3/in_0
 (29 7)  (363 103)  (363 103)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (366 103)  (366 103)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (367 103)  (367 103)  routing T_7_6.lc_trk_g3_2 <X> T_7_6.input_2_3
 (34 7)  (368 103)  (368 103)  routing T_7_6.lc_trk_g3_2 <X> T_7_6.input_2_3
 (35 7)  (369 103)  (369 103)  routing T_7_6.lc_trk_g3_2 <X> T_7_6.input_2_3
 (36 7)  (370 103)  (370 103)  LC_3 Logic Functioning bit
 (38 7)  (372 103)  (372 103)  LC_3 Logic Functioning bit
 (39 7)  (373 103)  (373 103)  LC_3 Logic Functioning bit
 (40 7)  (374 103)  (374 103)  LC_3 Logic Functioning bit
 (10 8)  (344 104)  (344 104)  routing T_7_6.sp4_v_t_39 <X> T_7_6.sp4_h_r_7
 (17 8)  (351 104)  (351 104)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (28 8)  (362 104)  (362 104)  routing T_7_6.lc_trk_g2_7 <X> T_7_6.wire_logic_cluster/lc_4/in_1
 (29 8)  (363 104)  (363 104)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (364 104)  (364 104)  routing T_7_6.lc_trk_g2_7 <X> T_7_6.wire_logic_cluster/lc_4/in_1
 (32 8)  (366 104)  (366 104)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (367 104)  (367 104)  routing T_7_6.lc_trk_g2_1 <X> T_7_6.wire_logic_cluster/lc_4/in_3
 (41 8)  (375 104)  (375 104)  LC_4 Logic Functioning bit
 (42 8)  (376 104)  (376 104)  LC_4 Logic Functioning bit
 (43 8)  (377 104)  (377 104)  LC_4 Logic Functioning bit
 (45 8)  (379 104)  (379 104)  LC_4 Logic Functioning bit
 (50 8)  (384 104)  (384 104)  Cascade bit: LH_LC04_inmux02_5

 (53 8)  (387 104)  (387 104)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (27 9)  (361 105)  (361 105)  routing T_7_6.lc_trk_g1_1 <X> T_7_6.wire_logic_cluster/lc_4/in_0
 (29 9)  (363 105)  (363 105)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (364 105)  (364 105)  routing T_7_6.lc_trk_g2_7 <X> T_7_6.wire_logic_cluster/lc_4/in_1
 (42 9)  (376 105)  (376 105)  LC_4 Logic Functioning bit
 (48 9)  (382 105)  (382 105)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (4 10)  (338 106)  (338 106)  routing T_7_6.sp4_h_r_0 <X> T_7_6.sp4_v_t_43
 (6 10)  (340 106)  (340 106)  routing T_7_6.sp4_h_r_0 <X> T_7_6.sp4_v_t_43
 (21 10)  (355 106)  (355 106)  routing T_7_6.wire_logic_cluster/lc_7/out <X> T_7_6.lc_trk_g2_7
 (22 10)  (356 106)  (356 106)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (359 106)  (359 106)  routing T_7_6.wire_logic_cluster/lc_6/out <X> T_7_6.lc_trk_g2_6
 (27 10)  (361 106)  (361 106)  routing T_7_6.lc_trk_g3_3 <X> T_7_6.wire_logic_cluster/lc_5/in_1
 (28 10)  (362 106)  (362 106)  routing T_7_6.lc_trk_g3_3 <X> T_7_6.wire_logic_cluster/lc_5/in_1
 (29 10)  (363 106)  (363 106)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (365 106)  (365 106)  routing T_7_6.lc_trk_g1_5 <X> T_7_6.wire_logic_cluster/lc_5/in_3
 (32 10)  (366 106)  (366 106)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (368 106)  (368 106)  routing T_7_6.lc_trk_g1_5 <X> T_7_6.wire_logic_cluster/lc_5/in_3
 (35 10)  (369 106)  (369 106)  routing T_7_6.lc_trk_g1_6 <X> T_7_6.input_2_5
 (36 10)  (370 106)  (370 106)  LC_5 Logic Functioning bit
 (38 10)  (372 106)  (372 106)  LC_5 Logic Functioning bit
 (41 10)  (375 106)  (375 106)  LC_5 Logic Functioning bit
 (42 10)  (376 106)  (376 106)  LC_5 Logic Functioning bit
 (5 11)  (339 107)  (339 107)  routing T_7_6.sp4_h_r_0 <X> T_7_6.sp4_v_t_43
 (14 11)  (348 107)  (348 107)  routing T_7_6.sp4_r_v_b_36 <X> T_7_6.lc_trk_g2_4
 (17 11)  (351 107)  (351 107)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (356 107)  (356 107)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (360 107)  (360 107)  routing T_7_6.lc_trk_g1_2 <X> T_7_6.wire_logic_cluster/lc_5/in_0
 (27 11)  (361 107)  (361 107)  routing T_7_6.lc_trk_g1_2 <X> T_7_6.wire_logic_cluster/lc_5/in_0
 (29 11)  (363 107)  (363 107)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (364 107)  (364 107)  routing T_7_6.lc_trk_g3_3 <X> T_7_6.wire_logic_cluster/lc_5/in_1
 (32 11)  (366 107)  (366 107)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (368 107)  (368 107)  routing T_7_6.lc_trk_g1_6 <X> T_7_6.input_2_5
 (35 11)  (369 107)  (369 107)  routing T_7_6.lc_trk_g1_6 <X> T_7_6.input_2_5
 (36 11)  (370 107)  (370 107)  LC_5 Logic Functioning bit
 (38 11)  (372 107)  (372 107)  LC_5 Logic Functioning bit
 (40 11)  (374 107)  (374 107)  LC_5 Logic Functioning bit
 (43 11)  (377 107)  (377 107)  LC_5 Logic Functioning bit
 (22 12)  (356 108)  (356 108)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (357 108)  (357 108)  routing T_7_6.sp12_v_b_11 <X> T_7_6.lc_trk_g3_3
 (25 12)  (359 108)  (359 108)  routing T_7_6.wire_logic_cluster/lc_2/out <X> T_7_6.lc_trk_g3_2
 (26 12)  (360 108)  (360 108)  routing T_7_6.lc_trk_g2_6 <X> T_7_6.wire_logic_cluster/lc_6/in_0
 (28 12)  (362 108)  (362 108)  routing T_7_6.lc_trk_g2_1 <X> T_7_6.wire_logic_cluster/lc_6/in_1
 (29 12)  (363 108)  (363 108)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (365 108)  (365 108)  routing T_7_6.lc_trk_g2_7 <X> T_7_6.wire_logic_cluster/lc_6/in_3
 (32 12)  (366 108)  (366 108)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (367 108)  (367 108)  routing T_7_6.lc_trk_g2_7 <X> T_7_6.wire_logic_cluster/lc_6/in_3
 (42 12)  (376 108)  (376 108)  LC_6 Logic Functioning bit
 (45 12)  (379 108)  (379 108)  LC_6 Logic Functioning bit
 (50 12)  (384 108)  (384 108)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (356 109)  (356 109)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (360 109)  (360 109)  routing T_7_6.lc_trk_g2_6 <X> T_7_6.wire_logic_cluster/lc_6/in_0
 (28 13)  (362 109)  (362 109)  routing T_7_6.lc_trk_g2_6 <X> T_7_6.wire_logic_cluster/lc_6/in_0
 (29 13)  (363 109)  (363 109)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (365 109)  (365 109)  routing T_7_6.lc_trk_g2_7 <X> T_7_6.wire_logic_cluster/lc_6/in_3
 (37 13)  (371 109)  (371 109)  LC_6 Logic Functioning bit
 (39 13)  (373 109)  (373 109)  LC_6 Logic Functioning bit
 (42 13)  (376 109)  (376 109)  LC_6 Logic Functioning bit
 (48 13)  (382 109)  (382 109)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (29 14)  (363 110)  (363 110)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (365 110)  (365 110)  routing T_7_6.lc_trk_g1_5 <X> T_7_6.wire_logic_cluster/lc_7/in_3
 (32 14)  (366 110)  (366 110)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (368 110)  (368 110)  routing T_7_6.lc_trk_g1_5 <X> T_7_6.wire_logic_cluster/lc_7/in_3
 (40 14)  (374 110)  (374 110)  LC_7 Logic Functioning bit
 (42 14)  (376 110)  (376 110)  LC_7 Logic Functioning bit
 (30 15)  (364 111)  (364 111)  routing T_7_6.lc_trk_g0_2 <X> T_7_6.wire_logic_cluster/lc_7/in_1
 (40 15)  (374 111)  (374 111)  LC_7 Logic Functioning bit
 (42 15)  (376 111)  (376 111)  LC_7 Logic Functioning bit


LogicTile_8_6

 (31 2)  (419 98)  (419 98)  routing T_8_6.lc_trk_g0_6 <X> T_8_6.wire_logic_cluster/lc_1/in_3
 (32 2)  (420 98)  (420 98)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (35 2)  (423 98)  (423 98)  routing T_8_6.lc_trk_g3_6 <X> T_8_6.input_2_1
 (40 2)  (428 98)  (428 98)  LC_1 Logic Functioning bit
 (41 2)  (429 98)  (429 98)  LC_1 Logic Functioning bit
 (13 3)  (401 99)  (401 99)  routing T_8_6.sp4_v_b_9 <X> T_8_6.sp4_h_l_39
 (22 3)  (410 99)  (410 99)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (412 99)  (412 99)  routing T_8_6.top_op_6 <X> T_8_6.lc_trk_g0_6
 (25 3)  (413 99)  (413 99)  routing T_8_6.top_op_6 <X> T_8_6.lc_trk_g0_6
 (31 3)  (419 99)  (419 99)  routing T_8_6.lc_trk_g0_6 <X> T_8_6.wire_logic_cluster/lc_1/in_3
 (32 3)  (420 99)  (420 99)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (421 99)  (421 99)  routing T_8_6.lc_trk_g3_6 <X> T_8_6.input_2_1
 (34 3)  (422 99)  (422 99)  routing T_8_6.lc_trk_g3_6 <X> T_8_6.input_2_1
 (35 3)  (423 99)  (423 99)  routing T_8_6.lc_trk_g3_6 <X> T_8_6.input_2_1
 (40 3)  (428 99)  (428 99)  LC_1 Logic Functioning bit
 (41 3)  (429 99)  (429 99)  LC_1 Logic Functioning bit
 (17 4)  (405 100)  (405 100)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (25 4)  (413 100)  (413 100)  routing T_8_6.sp4_h_l_7 <X> T_8_6.lc_trk_g1_2
 (31 4)  (419 100)  (419 100)  routing T_8_6.lc_trk_g1_6 <X> T_8_6.wire_logic_cluster/lc_2/in_3
 (32 4)  (420 100)  (420 100)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (422 100)  (422 100)  routing T_8_6.lc_trk_g1_6 <X> T_8_6.wire_logic_cluster/lc_2/in_3
 (36 4)  (424 100)  (424 100)  LC_2 Logic Functioning bit
 (38 4)  (426 100)  (426 100)  LC_2 Logic Functioning bit
 (53 4)  (441 100)  (441 100)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (18 5)  (406 101)  (406 101)  routing T_8_6.sp4_r_v_b_25 <X> T_8_6.lc_trk_g1_1
 (22 5)  (410 101)  (410 101)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (411 101)  (411 101)  routing T_8_6.sp4_h_l_7 <X> T_8_6.lc_trk_g1_2
 (24 5)  (412 101)  (412 101)  routing T_8_6.sp4_h_l_7 <X> T_8_6.lc_trk_g1_2
 (25 5)  (413 101)  (413 101)  routing T_8_6.sp4_h_l_7 <X> T_8_6.lc_trk_g1_2
 (26 5)  (414 101)  (414 101)  routing T_8_6.lc_trk_g3_3 <X> T_8_6.wire_logic_cluster/lc_2/in_0
 (27 5)  (415 101)  (415 101)  routing T_8_6.lc_trk_g3_3 <X> T_8_6.wire_logic_cluster/lc_2/in_0
 (28 5)  (416 101)  (416 101)  routing T_8_6.lc_trk_g3_3 <X> T_8_6.wire_logic_cluster/lc_2/in_0
 (29 5)  (417 101)  (417 101)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (419 101)  (419 101)  routing T_8_6.lc_trk_g1_6 <X> T_8_6.wire_logic_cluster/lc_2/in_3
 (37 5)  (425 101)  (425 101)  LC_2 Logic Functioning bit
 (39 5)  (427 101)  (427 101)  LC_2 Logic Functioning bit
 (22 7)  (410 103)  (410 103)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (412 103)  (412 103)  routing T_8_6.top_op_6 <X> T_8_6.lc_trk_g1_6
 (25 7)  (413 103)  (413 103)  routing T_8_6.top_op_6 <X> T_8_6.lc_trk_g1_6
 (22 8)  (410 104)  (410 104)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (412 104)  (412 104)  routing T_8_6.tnr_op_3 <X> T_8_6.lc_trk_g2_3
 (27 8)  (415 104)  (415 104)  routing T_8_6.lc_trk_g3_0 <X> T_8_6.wire_logic_cluster/lc_4/in_1
 (28 8)  (416 104)  (416 104)  routing T_8_6.lc_trk_g3_0 <X> T_8_6.wire_logic_cluster/lc_4/in_1
 (29 8)  (417 104)  (417 104)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (420 104)  (420 104)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (421 104)  (421 104)  routing T_8_6.lc_trk_g2_3 <X> T_8_6.wire_logic_cluster/lc_4/in_3
 (35 8)  (423 104)  (423 104)  routing T_8_6.lc_trk_g3_7 <X> T_8_6.input_2_4
 (36 8)  (424 104)  (424 104)  LC_4 Logic Functioning bit
 (41 8)  (429 104)  (429 104)  LC_4 Logic Functioning bit
 (43 8)  (431 104)  (431 104)  LC_4 Logic Functioning bit
 (27 9)  (415 105)  (415 105)  routing T_8_6.lc_trk_g1_1 <X> T_8_6.wire_logic_cluster/lc_4/in_0
 (29 9)  (417 105)  (417 105)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (419 105)  (419 105)  routing T_8_6.lc_trk_g2_3 <X> T_8_6.wire_logic_cluster/lc_4/in_3
 (32 9)  (420 105)  (420 105)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (421 105)  (421 105)  routing T_8_6.lc_trk_g3_7 <X> T_8_6.input_2_4
 (34 9)  (422 105)  (422 105)  routing T_8_6.lc_trk_g3_7 <X> T_8_6.input_2_4
 (35 9)  (423 105)  (423 105)  routing T_8_6.lc_trk_g3_7 <X> T_8_6.input_2_4
 (36 9)  (424 105)  (424 105)  LC_4 Logic Functioning bit
 (40 9)  (428 105)  (428 105)  LC_4 Logic Functioning bit
 (42 9)  (430 105)  (430 105)  LC_4 Logic Functioning bit
 (26 10)  (414 106)  (414 106)  routing T_8_6.lc_trk_g3_6 <X> T_8_6.wire_logic_cluster/lc_5/in_0
 (31 10)  (419 106)  (419 106)  routing T_8_6.lc_trk_g2_6 <X> T_8_6.wire_logic_cluster/lc_5/in_3
 (32 10)  (420 106)  (420 106)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (421 106)  (421 106)  routing T_8_6.lc_trk_g2_6 <X> T_8_6.wire_logic_cluster/lc_5/in_3
 (36 10)  (424 106)  (424 106)  LC_5 Logic Functioning bit
 (37 10)  (425 106)  (425 106)  LC_5 Logic Functioning bit
 (38 10)  (426 106)  (426 106)  LC_5 Logic Functioning bit
 (42 10)  (430 106)  (430 106)  LC_5 Logic Functioning bit
 (50 10)  (438 106)  (438 106)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (410 107)  (410 107)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (413 107)  (413 107)  routing T_8_6.sp4_r_v_b_38 <X> T_8_6.lc_trk_g2_6
 (26 11)  (414 107)  (414 107)  routing T_8_6.lc_trk_g3_6 <X> T_8_6.wire_logic_cluster/lc_5/in_0
 (27 11)  (415 107)  (415 107)  routing T_8_6.lc_trk_g3_6 <X> T_8_6.wire_logic_cluster/lc_5/in_0
 (28 11)  (416 107)  (416 107)  routing T_8_6.lc_trk_g3_6 <X> T_8_6.wire_logic_cluster/lc_5/in_0
 (29 11)  (417 107)  (417 107)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (419 107)  (419 107)  routing T_8_6.lc_trk_g2_6 <X> T_8_6.wire_logic_cluster/lc_5/in_3
 (36 11)  (424 107)  (424 107)  LC_5 Logic Functioning bit
 (37 11)  (425 107)  (425 107)  LC_5 Logic Functioning bit
 (39 11)  (427 107)  (427 107)  LC_5 Logic Functioning bit
 (43 11)  (431 107)  (431 107)  LC_5 Logic Functioning bit
 (5 12)  (393 108)  (393 108)  routing T_8_6.sp4_v_t_44 <X> T_8_6.sp4_h_r_9
 (21 12)  (409 108)  (409 108)  routing T_8_6.rgt_op_3 <X> T_8_6.lc_trk_g3_3
 (22 12)  (410 108)  (410 108)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (412 108)  (412 108)  routing T_8_6.rgt_op_3 <X> T_8_6.lc_trk_g3_3
 (26 12)  (414 108)  (414 108)  routing T_8_6.lc_trk_g0_6 <X> T_8_6.wire_logic_cluster/lc_6/in_0
 (27 12)  (415 108)  (415 108)  routing T_8_6.lc_trk_g1_2 <X> T_8_6.wire_logic_cluster/lc_6/in_1
 (29 12)  (417 108)  (417 108)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (419 108)  (419 108)  routing T_8_6.lc_trk_g3_6 <X> T_8_6.wire_logic_cluster/lc_6/in_3
 (32 12)  (420 108)  (420 108)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (421 108)  (421 108)  routing T_8_6.lc_trk_g3_6 <X> T_8_6.wire_logic_cluster/lc_6/in_3
 (34 12)  (422 108)  (422 108)  routing T_8_6.lc_trk_g3_6 <X> T_8_6.wire_logic_cluster/lc_6/in_3
 (36 12)  (424 108)  (424 108)  LC_6 Logic Functioning bit
 (37 12)  (425 108)  (425 108)  LC_6 Logic Functioning bit
 (41 12)  (429 108)  (429 108)  LC_6 Logic Functioning bit
 (42 12)  (430 108)  (430 108)  LC_6 Logic Functioning bit
 (43 12)  (431 108)  (431 108)  LC_6 Logic Functioning bit
 (50 12)  (438 108)  (438 108)  Cascade bit: LH_LC06_inmux02_5

 (53 12)  (441 108)  (441 108)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (15 13)  (403 109)  (403 109)  routing T_8_6.sp4_v_t_29 <X> T_8_6.lc_trk_g3_0
 (16 13)  (404 109)  (404 109)  routing T_8_6.sp4_v_t_29 <X> T_8_6.lc_trk_g3_0
 (17 13)  (405 109)  (405 109)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (26 13)  (414 109)  (414 109)  routing T_8_6.lc_trk_g0_6 <X> T_8_6.wire_logic_cluster/lc_6/in_0
 (29 13)  (417 109)  (417 109)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (418 109)  (418 109)  routing T_8_6.lc_trk_g1_2 <X> T_8_6.wire_logic_cluster/lc_6/in_1
 (31 13)  (419 109)  (419 109)  routing T_8_6.lc_trk_g3_6 <X> T_8_6.wire_logic_cluster/lc_6/in_3
 (36 13)  (424 109)  (424 109)  LC_6 Logic Functioning bit
 (37 13)  (425 109)  (425 109)  LC_6 Logic Functioning bit
 (43 13)  (431 109)  (431 109)  LC_6 Logic Functioning bit
 (22 14)  (410 110)  (410 110)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (412 110)  (412 110)  routing T_8_6.tnl_op_7 <X> T_8_6.lc_trk_g3_7
 (21 15)  (409 111)  (409 111)  routing T_8_6.tnl_op_7 <X> T_8_6.lc_trk_g3_7
 (22 15)  (410 111)  (410 111)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_9_6

 (15 0)  (457 96)  (457 96)  routing T_9_6.lft_op_1 <X> T_9_6.lc_trk_g0_1
 (17 0)  (459 96)  (459 96)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (460 96)  (460 96)  routing T_9_6.lft_op_1 <X> T_9_6.lc_trk_g0_1
 (28 0)  (470 96)  (470 96)  routing T_9_6.lc_trk_g2_5 <X> T_9_6.wire_logic_cluster/lc_0/in_1
 (29 0)  (471 96)  (471 96)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (472 96)  (472 96)  routing T_9_6.lc_trk_g2_5 <X> T_9_6.wire_logic_cluster/lc_0/in_1
 (32 0)  (474 96)  (474 96)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (475 96)  (475 96)  routing T_9_6.lc_trk_g3_2 <X> T_9_6.wire_logic_cluster/lc_0/in_3
 (34 0)  (476 96)  (476 96)  routing T_9_6.lc_trk_g3_2 <X> T_9_6.wire_logic_cluster/lc_0/in_3
 (37 0)  (479 96)  (479 96)  LC_0 Logic Functioning bit
 (39 0)  (481 96)  (481 96)  LC_0 Logic Functioning bit
 (40 0)  (482 96)  (482 96)  LC_0 Logic Functioning bit
 (41 0)  (483 96)  (483 96)  LC_0 Logic Functioning bit
 (42 0)  (484 96)  (484 96)  LC_0 Logic Functioning bit
 (43 0)  (485 96)  (485 96)  LC_0 Logic Functioning bit
 (45 0)  (487 96)  (487 96)  LC_0 Logic Functioning bit
 (27 1)  (469 97)  (469 97)  routing T_9_6.lc_trk_g1_1 <X> T_9_6.wire_logic_cluster/lc_0/in_0
 (29 1)  (471 97)  (471 97)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (473 97)  (473 97)  routing T_9_6.lc_trk_g3_2 <X> T_9_6.wire_logic_cluster/lc_0/in_3
 (40 1)  (482 97)  (482 97)  LC_0 Logic Functioning bit
 (42 1)  (484 97)  (484 97)  LC_0 Logic Functioning bit
 (44 1)  (486 97)  (486 97)  LC_0 Logic Functioning bit
 (48 1)  (490 97)  (490 97)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (1 2)  (443 98)  (443 98)  routing T_9_6.glb_netwk_4 <X> T_9_6.wire_logic_cluster/lc_7/clk
 (2 2)  (444 98)  (444 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (0 4)  (442 100)  (442 100)  routing T_9_6.glb_netwk_7 <X> T_9_6.wire_logic_cluster/lc_7/cen
 (1 4)  (443 100)  (443 100)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (13 4)  (455 100)  (455 100)  routing T_9_6.sp4_v_t_40 <X> T_9_6.sp4_v_b_5
 (15 4)  (457 100)  (457 100)  routing T_9_6.lft_op_1 <X> T_9_6.lc_trk_g1_1
 (17 4)  (459 100)  (459 100)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (460 100)  (460 100)  routing T_9_6.lft_op_1 <X> T_9_6.lc_trk_g1_1
 (22 4)  (464 100)  (464 100)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (466 100)  (466 100)  routing T_9_6.top_op_3 <X> T_9_6.lc_trk_g1_3
 (27 4)  (469 100)  (469 100)  routing T_9_6.lc_trk_g3_4 <X> T_9_6.wire_logic_cluster/lc_2/in_1
 (28 4)  (470 100)  (470 100)  routing T_9_6.lc_trk_g3_4 <X> T_9_6.wire_logic_cluster/lc_2/in_1
 (29 4)  (471 100)  (471 100)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (472 100)  (472 100)  routing T_9_6.lc_trk_g3_4 <X> T_9_6.wire_logic_cluster/lc_2/in_1
 (32 4)  (474 100)  (474 100)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (476 100)  (476 100)  routing T_9_6.lc_trk_g1_2 <X> T_9_6.wire_logic_cluster/lc_2/in_3
 (36 4)  (478 100)  (478 100)  LC_2 Logic Functioning bit
 (37 4)  (479 100)  (479 100)  LC_2 Logic Functioning bit
 (38 4)  (480 100)  (480 100)  LC_2 Logic Functioning bit
 (39 4)  (481 100)  (481 100)  LC_2 Logic Functioning bit
 (41 4)  (483 100)  (483 100)  LC_2 Logic Functioning bit
 (43 4)  (485 100)  (485 100)  LC_2 Logic Functioning bit
 (0 5)  (442 101)  (442 101)  routing T_9_6.glb_netwk_7 <X> T_9_6.wire_logic_cluster/lc_7/cen
 (21 5)  (463 101)  (463 101)  routing T_9_6.top_op_3 <X> T_9_6.lc_trk_g1_3
 (22 5)  (464 101)  (464 101)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (466 101)  (466 101)  routing T_9_6.top_op_2 <X> T_9_6.lc_trk_g1_2
 (25 5)  (467 101)  (467 101)  routing T_9_6.top_op_2 <X> T_9_6.lc_trk_g1_2
 (27 5)  (469 101)  (469 101)  routing T_9_6.lc_trk_g1_1 <X> T_9_6.wire_logic_cluster/lc_2/in_0
 (29 5)  (471 101)  (471 101)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (473 101)  (473 101)  routing T_9_6.lc_trk_g1_2 <X> T_9_6.wire_logic_cluster/lc_2/in_3
 (36 5)  (478 101)  (478 101)  LC_2 Logic Functioning bit
 (38 5)  (480 101)  (480 101)  LC_2 Logic Functioning bit
 (27 6)  (469 102)  (469 102)  routing T_9_6.lc_trk_g3_1 <X> T_9_6.wire_logic_cluster/lc_3/in_1
 (28 6)  (470 102)  (470 102)  routing T_9_6.lc_trk_g3_1 <X> T_9_6.wire_logic_cluster/lc_3/in_1
 (29 6)  (471 102)  (471 102)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (474 102)  (474 102)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (476 102)  (476 102)  routing T_9_6.lc_trk_g1_3 <X> T_9_6.wire_logic_cluster/lc_3/in_3
 (39 6)  (481 102)  (481 102)  LC_3 Logic Functioning bit
 (40 6)  (482 102)  (482 102)  LC_3 Logic Functioning bit
 (41 6)  (483 102)  (483 102)  LC_3 Logic Functioning bit
 (45 6)  (487 102)  (487 102)  LC_3 Logic Functioning bit
 (50 6)  (492 102)  (492 102)  Cascade bit: LH_LC03_inmux02_5

 (29 7)  (471 103)  (471 103)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (473 103)  (473 103)  routing T_9_6.lc_trk_g1_3 <X> T_9_6.wire_logic_cluster/lc_3/in_3
 (37 7)  (479 103)  (479 103)  LC_3 Logic Functioning bit
 (38 7)  (480 103)  (480 103)  LC_3 Logic Functioning bit
 (39 7)  (481 103)  (481 103)  LC_3 Logic Functioning bit
 (40 7)  (482 103)  (482 103)  LC_3 Logic Functioning bit
 (41 7)  (483 103)  (483 103)  LC_3 Logic Functioning bit
 (44 7)  (486 103)  (486 103)  LC_3 Logic Functioning bit
 (12 8)  (454 104)  (454 104)  routing T_9_6.sp4_v_t_45 <X> T_9_6.sp4_h_r_8
 (15 8)  (457 104)  (457 104)  routing T_9_6.sp4_h_r_33 <X> T_9_6.lc_trk_g2_1
 (16 8)  (458 104)  (458 104)  routing T_9_6.sp4_h_r_33 <X> T_9_6.lc_trk_g2_1
 (17 8)  (459 104)  (459 104)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (460 104)  (460 104)  routing T_9_6.sp4_h_r_33 <X> T_9_6.lc_trk_g2_1
 (26 8)  (468 104)  (468 104)  routing T_9_6.lc_trk_g3_5 <X> T_9_6.wire_logic_cluster/lc_4/in_0
 (27 8)  (469 104)  (469 104)  routing T_9_6.lc_trk_g3_2 <X> T_9_6.wire_logic_cluster/lc_4/in_1
 (28 8)  (470 104)  (470 104)  routing T_9_6.lc_trk_g3_2 <X> T_9_6.wire_logic_cluster/lc_4/in_1
 (29 8)  (471 104)  (471 104)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (474 104)  (474 104)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (475 104)  (475 104)  routing T_9_6.lc_trk_g2_1 <X> T_9_6.wire_logic_cluster/lc_4/in_3
 (37 8)  (479 104)  (479 104)  LC_4 Logic Functioning bit
 (39 8)  (481 104)  (481 104)  LC_4 Logic Functioning bit
 (45 8)  (487 104)  (487 104)  LC_4 Logic Functioning bit
 (46 8)  (488 104)  (488 104)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (27 9)  (469 105)  (469 105)  routing T_9_6.lc_trk_g3_5 <X> T_9_6.wire_logic_cluster/lc_4/in_0
 (28 9)  (470 105)  (470 105)  routing T_9_6.lc_trk_g3_5 <X> T_9_6.wire_logic_cluster/lc_4/in_0
 (29 9)  (471 105)  (471 105)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (472 105)  (472 105)  routing T_9_6.lc_trk_g3_2 <X> T_9_6.wire_logic_cluster/lc_4/in_1
 (32 9)  (474 105)  (474 105)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (476 105)  (476 105)  routing T_9_6.lc_trk_g1_1 <X> T_9_6.input_2_4
 (37 9)  (479 105)  (479 105)  LC_4 Logic Functioning bit
 (38 9)  (480 105)  (480 105)  LC_4 Logic Functioning bit
 (16 10)  (458 106)  (458 106)  routing T_9_6.sp4_v_b_37 <X> T_9_6.lc_trk_g2_5
 (17 10)  (459 106)  (459 106)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (460 106)  (460 106)  routing T_9_6.sp4_v_b_37 <X> T_9_6.lc_trk_g2_5
 (18 11)  (460 107)  (460 107)  routing T_9_6.sp4_v_b_37 <X> T_9_6.lc_trk_g2_5
 (15 12)  (457 108)  (457 108)  routing T_9_6.sp4_v_t_28 <X> T_9_6.lc_trk_g3_1
 (16 12)  (458 108)  (458 108)  routing T_9_6.sp4_v_t_28 <X> T_9_6.lc_trk_g3_1
 (17 12)  (459 108)  (459 108)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 13)  (464 109)  (464 109)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (465 109)  (465 109)  routing T_9_6.sp12_v_t_9 <X> T_9_6.lc_trk_g3_2
 (0 14)  (442 110)  (442 110)  routing T_9_6.glb_netwk_6 <X> T_9_6.wire_logic_cluster/lc_7/s_r
 (1 14)  (443 110)  (443 110)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (456 110)  (456 110)  routing T_9_6.sp4_v_b_36 <X> T_9_6.lc_trk_g3_4
 (16 14)  (458 110)  (458 110)  routing T_9_6.sp4_v_b_37 <X> T_9_6.lc_trk_g3_5
 (17 14)  (459 110)  (459 110)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (460 110)  (460 110)  routing T_9_6.sp4_v_b_37 <X> T_9_6.lc_trk_g3_5
 (0 15)  (442 111)  (442 111)  routing T_9_6.glb_netwk_6 <X> T_9_6.wire_logic_cluster/lc_7/s_r
 (14 15)  (456 111)  (456 111)  routing T_9_6.sp4_v_b_36 <X> T_9_6.lc_trk_g3_4
 (16 15)  (458 111)  (458 111)  routing T_9_6.sp4_v_b_36 <X> T_9_6.lc_trk_g3_4
 (17 15)  (459 111)  (459 111)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (18 15)  (460 111)  (460 111)  routing T_9_6.sp4_v_b_37 <X> T_9_6.lc_trk_g3_5


RAM_Tile_10_6

 (9 1)  (505 97)  (505 97)  routing T_10_6.sp4_v_t_40 <X> T_10_6.sp4_v_b_1
 (10 1)  (506 97)  (506 97)  routing T_10_6.sp4_v_t_40 <X> T_10_6.sp4_v_b_1


LogicTile_11_6

 (22 2)  (560 98)  (560 98)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (561 98)  (561 98)  routing T_11_6.sp4_h_r_7 <X> T_11_6.lc_trk_g0_7
 (24 2)  (562 98)  (562 98)  routing T_11_6.sp4_h_r_7 <X> T_11_6.lc_trk_g0_7
 (21 3)  (559 99)  (559 99)  routing T_11_6.sp4_h_r_7 <X> T_11_6.lc_trk_g0_7
 (22 6)  (560 102)  (560 102)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (562 102)  (562 102)  routing T_11_6.top_op_7 <X> T_11_6.lc_trk_g1_7
 (21 7)  (559 103)  (559 103)  routing T_11_6.top_op_7 <X> T_11_6.lc_trk_g1_7
 (9 8)  (547 104)  (547 104)  routing T_11_6.sp4_v_t_42 <X> T_11_6.sp4_h_r_7
 (14 10)  (552 106)  (552 106)  routing T_11_6.sp4_h_r_44 <X> T_11_6.lc_trk_g2_4
 (22 10)  (560 106)  (560 106)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (561 106)  (561 106)  routing T_11_6.sp4_v_b_47 <X> T_11_6.lc_trk_g2_7
 (24 10)  (562 106)  (562 106)  routing T_11_6.sp4_v_b_47 <X> T_11_6.lc_trk_g2_7
 (26 10)  (564 106)  (564 106)  routing T_11_6.lc_trk_g0_7 <X> T_11_6.wire_logic_cluster/lc_5/in_0
 (27 10)  (565 106)  (565 106)  routing T_11_6.lc_trk_g1_7 <X> T_11_6.wire_logic_cluster/lc_5/in_1
 (29 10)  (567 106)  (567 106)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (568 106)  (568 106)  routing T_11_6.lc_trk_g1_7 <X> T_11_6.wire_logic_cluster/lc_5/in_1
 (31 10)  (569 106)  (569 106)  routing T_11_6.lc_trk_g2_4 <X> T_11_6.wire_logic_cluster/lc_5/in_3
 (32 10)  (570 106)  (570 106)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (571 106)  (571 106)  routing T_11_6.lc_trk_g2_4 <X> T_11_6.wire_logic_cluster/lc_5/in_3
 (36 10)  (574 106)  (574 106)  LC_5 Logic Functioning bit
 (37 10)  (575 106)  (575 106)  LC_5 Logic Functioning bit
 (38 10)  (576 106)  (576 106)  LC_5 Logic Functioning bit
 (39 10)  (577 106)  (577 106)  LC_5 Logic Functioning bit
 (41 10)  (579 106)  (579 106)  LC_5 Logic Functioning bit
 (43 10)  (581 106)  (581 106)  LC_5 Logic Functioning bit
 (14 11)  (552 107)  (552 107)  routing T_11_6.sp4_h_r_44 <X> T_11_6.lc_trk_g2_4
 (15 11)  (553 107)  (553 107)  routing T_11_6.sp4_h_r_44 <X> T_11_6.lc_trk_g2_4
 (16 11)  (554 107)  (554 107)  routing T_11_6.sp4_h_r_44 <X> T_11_6.lc_trk_g2_4
 (17 11)  (555 107)  (555 107)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (26 11)  (564 107)  (564 107)  routing T_11_6.lc_trk_g0_7 <X> T_11_6.wire_logic_cluster/lc_5/in_0
 (29 11)  (567 107)  (567 107)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (568 107)  (568 107)  routing T_11_6.lc_trk_g1_7 <X> T_11_6.wire_logic_cluster/lc_5/in_1
 (37 11)  (575 107)  (575 107)  LC_5 Logic Functioning bit
 (39 11)  (577 107)  (577 107)  LC_5 Logic Functioning bit
 (14 12)  (552 108)  (552 108)  routing T_11_6.sp4_h_l_21 <X> T_11_6.lc_trk_g3_0
 (26 12)  (564 108)  (564 108)  routing T_11_6.lc_trk_g1_7 <X> T_11_6.wire_logic_cluster/lc_6/in_0
 (28 12)  (566 108)  (566 108)  routing T_11_6.lc_trk_g2_7 <X> T_11_6.wire_logic_cluster/lc_6/in_1
 (29 12)  (567 108)  (567 108)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (568 108)  (568 108)  routing T_11_6.lc_trk_g2_7 <X> T_11_6.wire_logic_cluster/lc_6/in_1
 (32 12)  (570 108)  (570 108)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (571 108)  (571 108)  routing T_11_6.lc_trk_g3_0 <X> T_11_6.wire_logic_cluster/lc_6/in_3
 (34 12)  (572 108)  (572 108)  routing T_11_6.lc_trk_g3_0 <X> T_11_6.wire_logic_cluster/lc_6/in_3
 (36 12)  (574 108)  (574 108)  LC_6 Logic Functioning bit
 (42 12)  (580 108)  (580 108)  LC_6 Logic Functioning bit
 (43 12)  (581 108)  (581 108)  LC_6 Logic Functioning bit
 (50 12)  (588 108)  (588 108)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (553 109)  (553 109)  routing T_11_6.sp4_h_l_21 <X> T_11_6.lc_trk_g3_0
 (16 13)  (554 109)  (554 109)  routing T_11_6.sp4_h_l_21 <X> T_11_6.lc_trk_g3_0
 (17 13)  (555 109)  (555 109)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (26 13)  (564 109)  (564 109)  routing T_11_6.lc_trk_g1_7 <X> T_11_6.wire_logic_cluster/lc_6/in_0
 (27 13)  (565 109)  (565 109)  routing T_11_6.lc_trk_g1_7 <X> T_11_6.wire_logic_cluster/lc_6/in_0
 (29 13)  (567 109)  (567 109)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (568 109)  (568 109)  routing T_11_6.lc_trk_g2_7 <X> T_11_6.wire_logic_cluster/lc_6/in_1
 (36 13)  (574 109)  (574 109)  LC_6 Logic Functioning bit
 (37 13)  (575 109)  (575 109)  LC_6 Logic Functioning bit
 (38 13)  (576 109)  (576 109)  LC_6 Logic Functioning bit
 (42 13)  (580 109)  (580 109)  LC_6 Logic Functioning bit
 (43 13)  (581 109)  (581 109)  LC_6 Logic Functioning bit
 (5 14)  (543 110)  (543 110)  routing T_11_6.sp4_v_t_38 <X> T_11_6.sp4_h_l_44
 (4 15)  (542 111)  (542 111)  routing T_11_6.sp4_v_t_38 <X> T_11_6.sp4_h_l_44
 (6 15)  (544 111)  (544 111)  routing T_11_6.sp4_v_t_38 <X> T_11_6.sp4_h_l_44


IO_Tile_13_6

 (3 6)  (649 102)  (649 102)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 105)  (649 105)  IO control bit: IORIGHT_IE_0



IO_Tile_0_5

 (2 0)  (15 80)  (15 80)  PLL config bit: CLOCK_T_0_5_IOLEFT_cf_bit_1

 (12 0)  (5 80)  (5 80)  routing T_0_5.span4_horz_25 <X> T_0_5.span4_vert_t_12
 (3 2)  (14 82)  (14 82)  PLL config bit: CLOCK_T_0_5_IOLEFT_cf_bit_5

 (3 6)  (14 86)  (14 86)  IO control bit: BIOLEFT_IE_1

 (13 7)  (4 87)  (4 87)  routing T_0_5.span4_horz_13 <X> T_0_5.span4_vert_b_2
 (14 7)  (3 87)  (3 87)  routing T_0_5.span4_horz_13 <X> T_0_5.span4_vert_b_2
 (3 9)  (14 89)  (14 89)  IO control bit: BIOLEFT_IE_0



LogicTile_1_5

 (28 0)  (46 80)  (46 80)  routing T_1_5.lc_trk_g2_5 <X> T_1_5.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 80)  (47 80)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (48 80)  (48 80)  routing T_1_5.lc_trk_g2_5 <X> T_1_5.wire_logic_cluster/lc_0/in_1
 (32 0)  (50 80)  (50 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (51 80)  (51 80)  routing T_1_5.lc_trk_g3_0 <X> T_1_5.wire_logic_cluster/lc_0/in_3
 (34 0)  (52 80)  (52 80)  routing T_1_5.lc_trk_g3_0 <X> T_1_5.wire_logic_cluster/lc_0/in_3
 (37 0)  (55 80)  (55 80)  LC_0 Logic Functioning bit
 (39 0)  (57 80)  (57 80)  LC_0 Logic Functioning bit
 (41 0)  (59 80)  (59 80)  LC_0 Logic Functioning bit
 (43 0)  (61 80)  (61 80)  LC_0 Logic Functioning bit
 (45 0)  (63 80)  (63 80)  LC_0 Logic Functioning bit
 (15 1)  (33 81)  (33 81)  routing T_1_5.bot_op_0 <X> T_1_5.lc_trk_g0_0
 (17 1)  (35 81)  (35 81)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (26 1)  (44 81)  (44 81)  routing T_1_5.lc_trk_g1_3 <X> T_1_5.wire_logic_cluster/lc_0/in_0
 (27 1)  (45 81)  (45 81)  routing T_1_5.lc_trk_g1_3 <X> T_1_5.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 81)  (47 81)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (36 1)  (54 81)  (54 81)  LC_0 Logic Functioning bit
 (37 1)  (55 81)  (55 81)  LC_0 Logic Functioning bit
 (38 1)  (56 81)  (56 81)  LC_0 Logic Functioning bit
 (39 1)  (57 81)  (57 81)  LC_0 Logic Functioning bit
 (45 1)  (63 81)  (63 81)  LC_0 Logic Functioning bit
 (1 2)  (19 82)  (19 82)  routing T_1_5.glb_netwk_4 <X> T_1_5.wire_logic_cluster/lc_7/clk
 (2 2)  (20 82)  (20 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (14 2)  (32 82)  (32 82)  routing T_1_5.wire_logic_cluster/lc_4/out <X> T_1_5.lc_trk_g0_4
 (15 2)  (33 82)  (33 82)  routing T_1_5.top_op_5 <X> T_1_5.lc_trk_g0_5
 (17 2)  (35 82)  (35 82)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (29 2)  (47 82)  (47 82)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (49 82)  (49 82)  routing T_1_5.lc_trk_g0_6 <X> T_1_5.wire_logic_cluster/lc_1/in_3
 (32 2)  (50 82)  (50 82)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (17 3)  (35 83)  (35 83)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (36 83)  (36 83)  routing T_1_5.top_op_5 <X> T_1_5.lc_trk_g0_5
 (22 3)  (40 83)  (40 83)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (42 83)  (42 83)  routing T_1_5.top_op_6 <X> T_1_5.lc_trk_g0_6
 (25 3)  (43 83)  (43 83)  routing T_1_5.top_op_6 <X> T_1_5.lc_trk_g0_6
 (27 3)  (45 83)  (45 83)  routing T_1_5.lc_trk_g3_0 <X> T_1_5.wire_logic_cluster/lc_1/in_0
 (28 3)  (46 83)  (46 83)  routing T_1_5.lc_trk_g3_0 <X> T_1_5.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 83)  (47 83)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (49 83)  (49 83)  routing T_1_5.lc_trk_g0_6 <X> T_1_5.wire_logic_cluster/lc_1/in_3
 (32 3)  (50 83)  (50 83)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (51 83)  (51 83)  routing T_1_5.lc_trk_g3_2 <X> T_1_5.input_2_1
 (34 3)  (52 83)  (52 83)  routing T_1_5.lc_trk_g3_2 <X> T_1_5.input_2_1
 (35 3)  (53 83)  (53 83)  routing T_1_5.lc_trk_g3_2 <X> T_1_5.input_2_1
 (36 3)  (54 83)  (54 83)  LC_1 Logic Functioning bit
 (22 4)  (40 84)  (40 84)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (42 84)  (42 84)  routing T_1_5.top_op_3 <X> T_1_5.lc_trk_g1_3
 (26 4)  (44 84)  (44 84)  routing T_1_5.lc_trk_g3_7 <X> T_1_5.wire_logic_cluster/lc_2/in_0
 (27 4)  (45 84)  (45 84)  routing T_1_5.lc_trk_g3_2 <X> T_1_5.wire_logic_cluster/lc_2/in_1
 (28 4)  (46 84)  (46 84)  routing T_1_5.lc_trk_g3_2 <X> T_1_5.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 84)  (47 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (49 84)  (49 84)  routing T_1_5.lc_trk_g0_5 <X> T_1_5.wire_logic_cluster/lc_2/in_3
 (32 4)  (50 84)  (50 84)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (35 4)  (53 84)  (53 84)  routing T_1_5.lc_trk_g2_6 <X> T_1_5.input_2_2
 (41 4)  (59 84)  (59 84)  LC_2 Logic Functioning bit
 (45 4)  (63 84)  (63 84)  LC_2 Logic Functioning bit
 (21 5)  (39 85)  (39 85)  routing T_1_5.top_op_3 <X> T_1_5.lc_trk_g1_3
 (26 5)  (44 85)  (44 85)  routing T_1_5.lc_trk_g3_7 <X> T_1_5.wire_logic_cluster/lc_2/in_0
 (27 5)  (45 85)  (45 85)  routing T_1_5.lc_trk_g3_7 <X> T_1_5.wire_logic_cluster/lc_2/in_0
 (28 5)  (46 85)  (46 85)  routing T_1_5.lc_trk_g3_7 <X> T_1_5.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 85)  (47 85)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (48 85)  (48 85)  routing T_1_5.lc_trk_g3_2 <X> T_1_5.wire_logic_cluster/lc_2/in_1
 (32 5)  (50 85)  (50 85)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (51 85)  (51 85)  routing T_1_5.lc_trk_g2_6 <X> T_1_5.input_2_2
 (35 5)  (53 85)  (53 85)  routing T_1_5.lc_trk_g2_6 <X> T_1_5.input_2_2
 (41 5)  (59 85)  (59 85)  LC_2 Logic Functioning bit
 (42 5)  (60 85)  (60 85)  LC_2 Logic Functioning bit
 (43 5)  (61 85)  (61 85)  LC_2 Logic Functioning bit
 (45 5)  (63 85)  (63 85)  LC_2 Logic Functioning bit
 (22 6)  (40 86)  (40 86)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (42 86)  (42 86)  routing T_1_5.top_op_7 <X> T_1_5.lc_trk_g1_7
 (29 6)  (47 86)  (47 86)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (49 86)  (49 86)  routing T_1_5.lc_trk_g0_6 <X> T_1_5.wire_logic_cluster/lc_3/in_3
 (32 6)  (50 86)  (50 86)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (21 7)  (39 87)  (39 87)  routing T_1_5.top_op_7 <X> T_1_5.lc_trk_g1_7
 (27 7)  (45 87)  (45 87)  routing T_1_5.lc_trk_g3_0 <X> T_1_5.wire_logic_cluster/lc_3/in_0
 (28 7)  (46 87)  (46 87)  routing T_1_5.lc_trk_g3_0 <X> T_1_5.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 87)  (47 87)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (49 87)  (49 87)  routing T_1_5.lc_trk_g0_6 <X> T_1_5.wire_logic_cluster/lc_3/in_3
 (32 7)  (50 87)  (50 87)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (51 87)  (51 87)  routing T_1_5.lc_trk_g3_2 <X> T_1_5.input_2_3
 (34 7)  (52 87)  (52 87)  routing T_1_5.lc_trk_g3_2 <X> T_1_5.input_2_3
 (35 7)  (53 87)  (53 87)  routing T_1_5.lc_trk_g3_2 <X> T_1_5.input_2_3
 (41 7)  (59 87)  (59 87)  LC_3 Logic Functioning bit
 (27 8)  (45 88)  (45 88)  routing T_1_5.lc_trk_g3_0 <X> T_1_5.wire_logic_cluster/lc_4/in_1
 (28 8)  (46 88)  (46 88)  routing T_1_5.lc_trk_g3_0 <X> T_1_5.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 88)  (47 88)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (49 88)  (49 88)  routing T_1_5.lc_trk_g2_5 <X> T_1_5.wire_logic_cluster/lc_4/in_3
 (32 8)  (50 88)  (50 88)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (51 88)  (51 88)  routing T_1_5.lc_trk_g2_5 <X> T_1_5.wire_logic_cluster/lc_4/in_3
 (35 8)  (53 88)  (53 88)  routing T_1_5.lc_trk_g0_4 <X> T_1_5.input_2_4
 (37 8)  (55 88)  (55 88)  LC_4 Logic Functioning bit
 (38 8)  (56 88)  (56 88)  LC_4 Logic Functioning bit
 (42 8)  (60 88)  (60 88)  LC_4 Logic Functioning bit
 (43 8)  (61 88)  (61 88)  LC_4 Logic Functioning bit
 (45 8)  (63 88)  (63 88)  LC_4 Logic Functioning bit
 (2 9)  (20 89)  (20 89)  Column buffer control bit: LH_colbuf_cntl_4

 (26 9)  (44 89)  (44 89)  routing T_1_5.lc_trk_g1_3 <X> T_1_5.wire_logic_cluster/lc_4/in_0
 (27 9)  (45 89)  (45 89)  routing T_1_5.lc_trk_g1_3 <X> T_1_5.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 89)  (47 89)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (50 89)  (50 89)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (54 89)  (54 89)  LC_4 Logic Functioning bit
 (37 9)  (55 89)  (55 89)  LC_4 Logic Functioning bit
 (42 9)  (60 89)  (60 89)  LC_4 Logic Functioning bit
 (43 9)  (61 89)  (61 89)  LC_4 Logic Functioning bit
 (45 9)  (63 89)  (63 89)  LC_4 Logic Functioning bit
 (17 10)  (35 90)  (35 90)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (36 90)  (36 90)  routing T_1_5.wire_logic_cluster/lc_5/out <X> T_1_5.lc_trk_g2_5
 (25 10)  (43 90)  (43 90)  routing T_1_5.wire_logic_cluster/lc_6/out <X> T_1_5.lc_trk_g2_6
 (27 10)  (45 90)  (45 90)  routing T_1_5.lc_trk_g1_7 <X> T_1_5.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 90)  (47 90)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 90)  (48 90)  routing T_1_5.lc_trk_g1_7 <X> T_1_5.wire_logic_cluster/lc_5/in_1
 (31 10)  (49 90)  (49 90)  routing T_1_5.lc_trk_g0_6 <X> T_1_5.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 90)  (50 90)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (54 90)  (54 90)  LC_5 Logic Functioning bit
 (38 10)  (56 90)  (56 90)  LC_5 Logic Functioning bit
 (22 11)  (40 91)  (40 91)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (30 11)  (48 91)  (48 91)  routing T_1_5.lc_trk_g1_7 <X> T_1_5.wire_logic_cluster/lc_5/in_1
 (31 11)  (49 91)  (49 91)  routing T_1_5.lc_trk_g0_6 <X> T_1_5.wire_logic_cluster/lc_5/in_3
 (36 11)  (54 91)  (54 91)  LC_5 Logic Functioning bit
 (38 11)  (56 91)  (56 91)  LC_5 Logic Functioning bit
 (14 12)  (32 92)  (32 92)  routing T_1_5.wire_logic_cluster/lc_0/out <X> T_1_5.lc_trk_g3_0
 (25 12)  (43 92)  (43 92)  routing T_1_5.wire_logic_cluster/lc_2/out <X> T_1_5.lc_trk_g3_2
 (27 12)  (45 92)  (45 92)  routing T_1_5.lc_trk_g3_4 <X> T_1_5.wire_logic_cluster/lc_6/in_1
 (28 12)  (46 92)  (46 92)  routing T_1_5.lc_trk_g3_4 <X> T_1_5.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 92)  (47 92)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (48 92)  (48 92)  routing T_1_5.lc_trk_g3_4 <X> T_1_5.wire_logic_cluster/lc_6/in_1
 (32 12)  (50 92)  (50 92)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (51 92)  (51 92)  routing T_1_5.lc_trk_g3_0 <X> T_1_5.wire_logic_cluster/lc_6/in_3
 (34 12)  (52 92)  (52 92)  routing T_1_5.lc_trk_g3_0 <X> T_1_5.wire_logic_cluster/lc_6/in_3
 (36 12)  (54 92)  (54 92)  LC_6 Logic Functioning bit
 (50 12)  (68 92)  (68 92)  Cascade bit: LH_LC06_inmux02_5

 (2 13)  (20 93)  (20 93)  Column buffer control bit: LH_colbuf_cntl_6

 (4 13)  (22 93)  (22 93)  routing T_1_5.sp4_v_t_41 <X> T_1_5.sp4_h_r_9
 (17 13)  (35 93)  (35 93)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (40 93)  (40 93)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (44 93)  (44 93)  routing T_1_5.lc_trk_g1_3 <X> T_1_5.wire_logic_cluster/lc_6/in_0
 (27 13)  (45 93)  (45 93)  routing T_1_5.lc_trk_g1_3 <X> T_1_5.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 93)  (47 93)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (0 14)  (18 94)  (18 94)  routing T_1_5.glb_netwk_6 <X> T_1_5.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 94)  (19 94)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (32 94)  (32 94)  routing T_1_5.wire_logic_cluster/lc_4/out <X> T_1_5.lc_trk_g3_4
 (21 14)  (39 94)  (39 94)  routing T_1_5.wire_logic_cluster/lc_7/out <X> T_1_5.lc_trk_g3_7
 (22 14)  (40 94)  (40 94)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (31 14)  (49 94)  (49 94)  routing T_1_5.lc_trk_g3_7 <X> T_1_5.wire_logic_cluster/lc_7/in_3
 (32 14)  (50 94)  (50 94)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (51 94)  (51 94)  routing T_1_5.lc_trk_g3_7 <X> T_1_5.wire_logic_cluster/lc_7/in_3
 (34 14)  (52 94)  (52 94)  routing T_1_5.lc_trk_g3_7 <X> T_1_5.wire_logic_cluster/lc_7/in_3
 (38 14)  (56 94)  (56 94)  LC_7 Logic Functioning bit
 (39 14)  (57 94)  (57 94)  LC_7 Logic Functioning bit
 (42 14)  (60 94)  (60 94)  LC_7 Logic Functioning bit
 (43 14)  (61 94)  (61 94)  LC_7 Logic Functioning bit
 (45 14)  (63 94)  (63 94)  LC_7 Logic Functioning bit
 (50 14)  (68 94)  (68 94)  Cascade bit: LH_LC07_inmux02_5

 (0 15)  (18 95)  (18 95)  routing T_1_5.glb_netwk_6 <X> T_1_5.wire_logic_cluster/lc_7/s_r
 (17 15)  (35 95)  (35 95)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (31 15)  (49 95)  (49 95)  routing T_1_5.lc_trk_g3_7 <X> T_1_5.wire_logic_cluster/lc_7/in_3
 (38 15)  (56 95)  (56 95)  LC_7 Logic Functioning bit
 (39 15)  (57 95)  (57 95)  LC_7 Logic Functioning bit
 (42 15)  (60 95)  (60 95)  LC_7 Logic Functioning bit
 (43 15)  (61 95)  (61 95)  LC_7 Logic Functioning bit
 (44 15)  (62 95)  (62 95)  LC_7 Logic Functioning bit
 (45 15)  (63 95)  (63 95)  LC_7 Logic Functioning bit


LogicTile_2_5

 (15 0)  (87 80)  (87 80)  routing T_2_5.bot_op_1 <X> T_2_5.lc_trk_g0_1
 (17 0)  (89 80)  (89 80)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (21 0)  (93 80)  (93 80)  routing T_2_5.wire_logic_cluster/lc_3/out <X> T_2_5.lc_trk_g0_3
 (22 0)  (94 80)  (94 80)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (99 80)  (99 80)  routing T_2_5.lc_trk_g3_0 <X> T_2_5.wire_logic_cluster/lc_0/in_1
 (28 0)  (100 80)  (100 80)  routing T_2_5.lc_trk_g3_0 <X> T_2_5.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 80)  (101 80)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (103 80)  (103 80)  routing T_2_5.lc_trk_g0_7 <X> T_2_5.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 80)  (104 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (108 80)  (108 80)  LC_0 Logic Functioning bit
 (38 0)  (110 80)  (110 80)  LC_0 Logic Functioning bit
 (15 1)  (87 81)  (87 81)  routing T_2_5.bot_op_0 <X> T_2_5.lc_trk_g0_0
 (17 1)  (89 81)  (89 81)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (94 81)  (94 81)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (96 81)  (96 81)  routing T_2_5.bot_op_2 <X> T_2_5.lc_trk_g0_2
 (31 1)  (103 81)  (103 81)  routing T_2_5.lc_trk_g0_7 <X> T_2_5.wire_logic_cluster/lc_0/in_3
 (36 1)  (108 81)  (108 81)  LC_0 Logic Functioning bit
 (38 1)  (110 81)  (110 81)  LC_0 Logic Functioning bit
 (1 2)  (73 82)  (73 82)  routing T_2_5.glb_netwk_4 <X> T_2_5.wire_logic_cluster/lc_7/clk
 (2 2)  (74 82)  (74 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (9 2)  (81 82)  (81 82)  routing T_2_5.sp4_h_r_10 <X> T_2_5.sp4_h_l_36
 (10 2)  (82 82)  (82 82)  routing T_2_5.sp4_h_r_10 <X> T_2_5.sp4_h_l_36
 (14 2)  (86 82)  (86 82)  routing T_2_5.wire_logic_cluster/lc_4/out <X> T_2_5.lc_trk_g0_4
 (22 2)  (94 82)  (94 82)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (96 82)  (96 82)  routing T_2_5.bot_op_7 <X> T_2_5.lc_trk_g0_7
 (29 2)  (101 82)  (101 82)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (102 82)  (102 82)  routing T_2_5.lc_trk_g0_4 <X> T_2_5.wire_logic_cluster/lc_1/in_1
 (32 2)  (104 82)  (104 82)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 82)  (105 82)  routing T_2_5.lc_trk_g2_2 <X> T_2_5.wire_logic_cluster/lc_1/in_3
 (38 2)  (110 82)  (110 82)  LC_1 Logic Functioning bit
 (41 2)  (113 82)  (113 82)  LC_1 Logic Functioning bit
 (43 2)  (115 82)  (115 82)  LC_1 Logic Functioning bit
 (45 2)  (117 82)  (117 82)  LC_1 Logic Functioning bit
 (50 2)  (122 82)  (122 82)  Cascade bit: LH_LC01_inmux02_5

 (17 3)  (89 83)  (89 83)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (94 83)  (94 83)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (95 83)  (95 83)  routing T_2_5.sp4_v_b_22 <X> T_2_5.lc_trk_g0_6
 (24 3)  (96 83)  (96 83)  routing T_2_5.sp4_v_b_22 <X> T_2_5.lc_trk_g0_6
 (28 3)  (100 83)  (100 83)  routing T_2_5.lc_trk_g2_1 <X> T_2_5.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 83)  (101 83)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (103 83)  (103 83)  routing T_2_5.lc_trk_g2_2 <X> T_2_5.wire_logic_cluster/lc_1/in_3
 (36 3)  (108 83)  (108 83)  LC_1 Logic Functioning bit
 (37 3)  (109 83)  (109 83)  LC_1 Logic Functioning bit
 (39 3)  (111 83)  (111 83)  LC_1 Logic Functioning bit
 (40 3)  (112 83)  (112 83)  LC_1 Logic Functioning bit
 (42 3)  (114 83)  (114 83)  LC_1 Logic Functioning bit
 (1 4)  (73 84)  (73 84)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (29 4)  (101 84)  (101 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (103 84)  (103 84)  routing T_2_5.lc_trk_g1_4 <X> T_2_5.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 84)  (104 84)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (106 84)  (106 84)  routing T_2_5.lc_trk_g1_4 <X> T_2_5.wire_logic_cluster/lc_2/in_3
 (35 4)  (107 84)  (107 84)  routing T_2_5.lc_trk_g2_6 <X> T_2_5.input_2_2
 (36 4)  (108 84)  (108 84)  LC_2 Logic Functioning bit
 (52 4)  (124 84)  (124 84)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (1 5)  (73 85)  (73 85)  routing T_2_5.lc_trk_g0_2 <X> T_2_5.wire_logic_cluster/lc_7/cen
 (29 5)  (101 85)  (101 85)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (32 5)  (104 85)  (104 85)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (105 85)  (105 85)  routing T_2_5.lc_trk_g2_6 <X> T_2_5.input_2_2
 (35 5)  (107 85)  (107 85)  routing T_2_5.lc_trk_g2_6 <X> T_2_5.input_2_2
 (17 6)  (89 86)  (89 86)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (90 86)  (90 86)  routing T_2_5.wire_logic_cluster/lc_5/out <X> T_2_5.lc_trk_g1_5
 (27 6)  (99 86)  (99 86)  routing T_2_5.lc_trk_g1_5 <X> T_2_5.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 86)  (101 86)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (102 86)  (102 86)  routing T_2_5.lc_trk_g1_5 <X> T_2_5.wire_logic_cluster/lc_3/in_1
 (32 6)  (104 86)  (104 86)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (105 86)  (105 86)  routing T_2_5.lc_trk_g2_0 <X> T_2_5.wire_logic_cluster/lc_3/in_3
 (38 6)  (110 86)  (110 86)  LC_3 Logic Functioning bit
 (41 6)  (113 86)  (113 86)  LC_3 Logic Functioning bit
 (43 6)  (115 86)  (115 86)  LC_3 Logic Functioning bit
 (45 6)  (117 86)  (117 86)  LC_3 Logic Functioning bit
 (50 6)  (122 86)  (122 86)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (87 87)  (87 87)  routing T_2_5.bot_op_4 <X> T_2_5.lc_trk_g1_4
 (17 7)  (89 87)  (89 87)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (26 7)  (98 87)  (98 87)  routing T_2_5.lc_trk_g0_3 <X> T_2_5.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 87)  (101 87)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (36 7)  (108 87)  (108 87)  LC_3 Logic Functioning bit
 (37 7)  (109 87)  (109 87)  LC_3 Logic Functioning bit
 (39 7)  (111 87)  (111 87)  LC_3 Logic Functioning bit
 (40 7)  (112 87)  (112 87)  LC_3 Logic Functioning bit
 (42 7)  (114 87)  (114 87)  LC_3 Logic Functioning bit
 (14 8)  (86 88)  (86 88)  routing T_2_5.wire_logic_cluster/lc_0/out <X> T_2_5.lc_trk_g2_0
 (17 8)  (89 88)  (89 88)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (90 88)  (90 88)  routing T_2_5.wire_logic_cluster/lc_1/out <X> T_2_5.lc_trk_g2_1
 (25 8)  (97 88)  (97 88)  routing T_2_5.wire_logic_cluster/lc_2/out <X> T_2_5.lc_trk_g2_2
 (29 8)  (101 88)  (101 88)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (103 88)  (103 88)  routing T_2_5.lc_trk_g2_5 <X> T_2_5.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 88)  (104 88)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 88)  (105 88)  routing T_2_5.lc_trk_g2_5 <X> T_2_5.wire_logic_cluster/lc_4/in_3
 (36 8)  (108 88)  (108 88)  LC_4 Logic Functioning bit
 (38 8)  (110 88)  (110 88)  LC_4 Logic Functioning bit
 (2 9)  (74 89)  (74 89)  Column buffer control bit: LH_colbuf_cntl_4

 (17 9)  (89 89)  (89 89)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (94 89)  (94 89)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (30 9)  (102 89)  (102 89)  routing T_2_5.lc_trk_g0_3 <X> T_2_5.wire_logic_cluster/lc_4/in_1
 (36 9)  (108 89)  (108 89)  LC_4 Logic Functioning bit
 (38 9)  (110 89)  (110 89)  LC_4 Logic Functioning bit
 (17 10)  (89 90)  (89 90)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (90 90)  (90 90)  routing T_2_5.wire_logic_cluster/lc_5/out <X> T_2_5.lc_trk_g2_5
 (25 10)  (97 90)  (97 90)  routing T_2_5.wire_logic_cluster/lc_6/out <X> T_2_5.lc_trk_g2_6
 (26 10)  (98 90)  (98 90)  routing T_2_5.lc_trk_g0_7 <X> T_2_5.wire_logic_cluster/lc_5/in_0
 (29 10)  (101 90)  (101 90)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 90)  (102 90)  routing T_2_5.lc_trk_g0_6 <X> T_2_5.wire_logic_cluster/lc_5/in_1
 (32 10)  (104 90)  (104 90)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 90)  (105 90)  routing T_2_5.lc_trk_g2_2 <X> T_2_5.wire_logic_cluster/lc_5/in_3
 (35 10)  (107 90)  (107 90)  routing T_2_5.lc_trk_g2_5 <X> T_2_5.input_2_5
 (37 10)  (109 90)  (109 90)  LC_5 Logic Functioning bit
 (38 10)  (110 90)  (110 90)  LC_5 Logic Functioning bit
 (42 10)  (114 90)  (114 90)  LC_5 Logic Functioning bit
 (43 10)  (115 90)  (115 90)  LC_5 Logic Functioning bit
 (45 10)  (117 90)  (117 90)  LC_5 Logic Functioning bit
 (22 11)  (94 91)  (94 91)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (98 91)  (98 91)  routing T_2_5.lc_trk_g0_7 <X> T_2_5.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 91)  (101 91)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (102 91)  (102 91)  routing T_2_5.lc_trk_g0_6 <X> T_2_5.wire_logic_cluster/lc_5/in_1
 (31 11)  (103 91)  (103 91)  routing T_2_5.lc_trk_g2_2 <X> T_2_5.wire_logic_cluster/lc_5/in_3
 (32 11)  (104 91)  (104 91)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (105 91)  (105 91)  routing T_2_5.lc_trk_g2_5 <X> T_2_5.input_2_5
 (36 11)  (108 91)  (108 91)  LC_5 Logic Functioning bit
 (37 11)  (109 91)  (109 91)  LC_5 Logic Functioning bit
 (42 11)  (114 91)  (114 91)  LC_5 Logic Functioning bit
 (43 11)  (115 91)  (115 91)  LC_5 Logic Functioning bit
 (29 12)  (101 92)  (101 92)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (103 92)  (103 92)  routing T_2_5.lc_trk_g1_4 <X> T_2_5.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 92)  (104 92)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (106 92)  (106 92)  routing T_2_5.lc_trk_g1_4 <X> T_2_5.wire_logic_cluster/lc_6/in_3
 (35 12)  (107 92)  (107 92)  routing T_2_5.lc_trk_g2_6 <X> T_2_5.input_2_6
 (37 12)  (109 92)  (109 92)  LC_6 Logic Functioning bit
 (38 12)  (110 92)  (110 92)  LC_6 Logic Functioning bit
 (42 12)  (114 92)  (114 92)  LC_6 Logic Functioning bit
 (43 12)  (115 92)  (115 92)  LC_6 Logic Functioning bit
 (45 12)  (117 92)  (117 92)  LC_6 Logic Functioning bit
 (2 13)  (74 93)  (74 93)  Column buffer control bit: LH_colbuf_cntl_6

 (14 13)  (86 93)  (86 93)  routing T_2_5.sp12_v_b_16 <X> T_2_5.lc_trk_g3_0
 (16 13)  (88 93)  (88 93)  routing T_2_5.sp12_v_b_16 <X> T_2_5.lc_trk_g3_0
 (17 13)  (89 93)  (89 93)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (29 13)  (101 93)  (101 93)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (32 13)  (104 93)  (104 93)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (105 93)  (105 93)  routing T_2_5.lc_trk_g2_6 <X> T_2_5.input_2_6
 (35 13)  (107 93)  (107 93)  routing T_2_5.lc_trk_g2_6 <X> T_2_5.input_2_6
 (36 13)  (108 93)  (108 93)  LC_6 Logic Functioning bit
 (37 13)  (109 93)  (109 93)  LC_6 Logic Functioning bit
 (42 13)  (114 93)  (114 93)  LC_6 Logic Functioning bit
 (43 13)  (115 93)  (115 93)  LC_6 Logic Functioning bit
 (0 14)  (72 94)  (72 94)  routing T_2_5.glb_netwk_6 <X> T_2_5.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 94)  (73 94)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (72 95)  (72 95)  routing T_2_5.glb_netwk_6 <X> T_2_5.wire_logic_cluster/lc_7/s_r


RAM_Tile_3_5

 (12 0)  (138 80)  (138 80)  routing T_3_5.sp4_v_t_39 <X> T_3_5.sp4_h_r_2
 (17 0)  (143 80)  (143 80)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (22 0)  (148 80)  (148 80)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (149 80)  (149 80)  routing T_3_5.sp4_h_r_3 <X> T_3_5.lc_trk_g0_3
 (24 0)  (150 80)  (150 80)  routing T_3_5.sp4_h_r_3 <X> T_3_5.lc_trk_g0_3
 (28 0)  (154 80)  (154 80)  routing T_3_5.lc_trk_g2_7 <X> T_3_5.wire_bram/ram/WDATA_0
 (29 0)  (155 80)  (155 80)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g2_7 wire_bram/ram/WDATA_0
 (30 0)  (156 80)  (156 80)  routing T_3_5.lc_trk_g2_7 <X> T_3_5.wire_bram/ram/WDATA_0
 (35 0)  (161 80)  (161 80)  routing T_3_5.lc_trk_g3_5 <X> T_3_5.input2_0
 (21 1)  (147 81)  (147 81)  routing T_3_5.sp4_h_r_3 <X> T_3_5.lc_trk_g0_3
 (22 1)  (148 81)  (148 81)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (149 81)  (149 81)  routing T_3_5.sp4_h_r_2 <X> T_3_5.lc_trk_g0_2
 (24 1)  (150 81)  (150 81)  routing T_3_5.sp4_h_r_2 <X> T_3_5.lc_trk_g0_2
 (25 1)  (151 81)  (151 81)  routing T_3_5.sp4_h_r_2 <X> T_3_5.lc_trk_g0_2
 (26 1)  (152 81)  (152 81)  routing T_3_5.lc_trk_g3_3 <X> T_3_5.input0_0
 (27 1)  (153 81)  (153 81)  routing T_3_5.lc_trk_g3_3 <X> T_3_5.input0_0
 (28 1)  (154 81)  (154 81)  routing T_3_5.lc_trk_g3_3 <X> T_3_5.input0_0
 (29 1)  (155 81)  (155 81)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_3 input0_0
 (30 1)  (156 81)  (156 81)  routing T_3_5.lc_trk_g2_7 <X> T_3_5.wire_bram/ram/WDATA_0
 (32 1)  (158 81)  (158 81)  Enable bit of Mux _bram/lcb2_0 => lc_trk_g3_5 input2_0
 (33 1)  (159 81)  (159 81)  routing T_3_5.lc_trk_g3_5 <X> T_3_5.input2_0
 (34 1)  (160 81)  (160 81)  routing T_3_5.lc_trk_g3_5 <X> T_3_5.input2_0
 (40 1)  (166 81)  (166 81)  Enable bit of Mux _out_links/OutMux4_0 => wire_bram/ram/RDATA_0 sp12_v_b_16
 (1 2)  (127 82)  (127 82)  routing T_3_5.glb_netwk_4 <X> T_3_5.wire_bram/ram/WCLK
 (2 2)  (128 82)  (128 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_bram/ram/WCLK
 (5 2)  (131 82)  (131 82)  routing T_3_5.sp4_h_r_9 <X> T_3_5.sp4_h_l_37
 (4 3)  (130 83)  (130 83)  routing T_3_5.sp4_h_r_9 <X> T_3_5.sp4_h_l_37
 (29 3)  (155 83)  (155 83)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g0_1 input0_1
 (1 4)  (127 84)  (127 84)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (5 4)  (131 84)  (131 84)  routing T_3_5.sp4_v_t_38 <X> T_3_5.sp4_h_r_3
 (11 4)  (137 84)  (137 84)  routing T_3_5.sp4_v_t_39 <X> T_3_5.sp4_v_b_5
 (28 4)  (154 84)  (154 84)  routing T_3_5.lc_trk_g2_5 <X> T_3_5.wire_bram/ram/WDATA_2
 (29 4)  (155 84)  (155 84)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g2_5 wire_bram/ram/WDATA_2
 (30 4)  (156 84)  (156 84)  routing T_3_5.lc_trk_g2_5 <X> T_3_5.wire_bram/ram/WDATA_2
 (1 5)  (127 85)  (127 85)  routing T_3_5.lc_trk_g0_2 <X> T_3_5.wire_bram/ram/WCLKE
 (12 5)  (138 85)  (138 85)  routing T_3_5.sp4_v_t_39 <X> T_3_5.sp4_v_b_5
 (26 5)  (152 85)  (152 85)  routing T_3_5.lc_trk_g2_2 <X> T_3_5.input0_2
 (28 5)  (154 85)  (154 85)  routing T_3_5.lc_trk_g2_2 <X> T_3_5.input0_2
 (29 5)  (155 85)  (155 85)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_2 input0_2
 (40 5)  (166 85)  (166 85)  Enable bit of Mux _out_links/OutMux4_2 => wire_bram/ram/RDATA_2 sp12_v_b_20
 (16 6)  (142 86)  (142 86)  routing T_3_5.sp4_v_b_5 <X> T_3_5.lc_trk_g1_5
 (17 6)  (143 86)  (143 86)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (144 86)  (144 86)  routing T_3_5.sp4_v_b_5 <X> T_3_5.lc_trk_g1_5
 (26 7)  (152 87)  (152 87)  routing T_3_5.lc_trk_g0_3 <X> T_3_5.input0_3
 (29 7)  (155 87)  (155 87)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_3 input0_3
 (21 8)  (147 88)  (147 88)  routing T_3_5.rgt_op_3 <X> T_3_5.lc_trk_g2_3
 (22 8)  (148 88)  (148 88)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (150 88)  (150 88)  routing T_3_5.rgt_op_3 <X> T_3_5.lc_trk_g2_3
 (26 8)  (152 88)  (152 88)  routing T_3_5.lc_trk_g2_6 <X> T_3_5.input0_4
 (27 8)  (153 88)  (153 88)  routing T_3_5.lc_trk_g3_0 <X> T_3_5.wire_bram/ram/WDATA_4
 (28 8)  (154 88)  (154 88)  routing T_3_5.lc_trk_g3_0 <X> T_3_5.wire_bram/ram/WDATA_4
 (29 8)  (155 88)  (155 88)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_4
 (39 8)  (165 88)  (165 88)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_4 sp4_v_b_40
 (2 9)  (128 89)  (128 89)  Column buffer control bit: MEMB_colbuf_cntl_4

 (22 9)  (148 89)  (148 89)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_31 lc_trk_g2_2
 (23 9)  (149 89)  (149 89)  routing T_3_5.sp4_v_t_31 <X> T_3_5.lc_trk_g2_2
 (24 9)  (150 89)  (150 89)  routing T_3_5.sp4_v_t_31 <X> T_3_5.lc_trk_g2_2
 (26 9)  (152 89)  (152 89)  routing T_3_5.lc_trk_g2_6 <X> T_3_5.input0_4
 (28 9)  (154 89)  (154 89)  routing T_3_5.lc_trk_g2_6 <X> T_3_5.input0_4
 (29 9)  (155 89)  (155 89)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_6 input0_4
 (15 10)  (141 90)  (141 90)  routing T_3_5.rgt_op_5 <X> T_3_5.lc_trk_g2_5
 (17 10)  (143 90)  (143 90)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (144 90)  (144 90)  routing T_3_5.rgt_op_5 <X> T_3_5.lc_trk_g2_5
 (21 10)  (147 90)  (147 90)  routing T_3_5.sp4_h_l_26 <X> T_3_5.lc_trk_g2_7
 (22 10)  (148 90)  (148 90)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_26 lc_trk_g2_7
 (23 10)  (149 90)  (149 90)  routing T_3_5.sp4_h_l_26 <X> T_3_5.lc_trk_g2_7
 (24 10)  (150 90)  (150 90)  routing T_3_5.sp4_h_l_26 <X> T_3_5.lc_trk_g2_7
 (25 10)  (151 90)  (151 90)  routing T_3_5.sp4_v_t_27 <X> T_3_5.lc_trk_g2_6
 (26 10)  (152 90)  (152 90)  routing T_3_5.lc_trk_g3_4 <X> T_3_5.input0_5
 (22 11)  (148 91)  (148 91)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_t_27 lc_trk_g2_6
 (23 11)  (149 91)  (149 91)  routing T_3_5.sp4_v_t_27 <X> T_3_5.lc_trk_g2_6
 (25 11)  (151 91)  (151 91)  routing T_3_5.sp4_v_t_27 <X> T_3_5.lc_trk_g2_6
 (27 11)  (153 91)  (153 91)  routing T_3_5.lc_trk_g3_4 <X> T_3_5.input0_5
 (28 11)  (154 91)  (154 91)  routing T_3_5.lc_trk_g3_4 <X> T_3_5.input0_5
 (29 11)  (155 91)  (155 91)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_4 input0_5
 (15 12)  (141 92)  (141 92)  routing T_3_5.sp4_v_b_41 <X> T_3_5.lc_trk_g3_1
 (16 12)  (142 92)  (142 92)  routing T_3_5.sp4_v_b_41 <X> T_3_5.lc_trk_g3_1
 (17 12)  (143 92)  (143 92)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_41 lc_trk_g3_1
 (22 12)  (148 92)  (148 92)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (151 92)  (151 92)  routing T_3_5.sp4_v_b_34 <X> T_3_5.lc_trk_g3_2
 (28 12)  (154 92)  (154 92)  routing T_3_5.lc_trk_g2_3 <X> T_3_5.wire_bram/ram/WDATA_6
 (29 12)  (155 92)  (155 92)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_3 wire_bram/ram/WDATA_6
 (39 12)  (165 92)  (165 92)  Enable bit of Mux _out_links/OutMux2_6 => wire_bram/ram/RDATA_6 sp4_v_b_44
 (17 13)  (143 93)  (143 93)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (21 13)  (147 93)  (147 93)  routing T_3_5.sp4_r_v_b_43 <X> T_3_5.lc_trk_g3_3
 (22 13)  (148 93)  (148 93)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_34 lc_trk_g3_2
 (23 13)  (149 93)  (149 93)  routing T_3_5.sp4_v_b_34 <X> T_3_5.lc_trk_g3_2
 (25 13)  (151 93)  (151 93)  routing T_3_5.sp4_v_b_34 <X> T_3_5.lc_trk_g3_2
 (27 13)  (153 93)  (153 93)  routing T_3_5.lc_trk_g3_1 <X> T_3_5.input0_6
 (28 13)  (154 93)  (154 93)  routing T_3_5.lc_trk_g3_1 <X> T_3_5.input0_6
 (29 13)  (155 93)  (155 93)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_1 input0_6
 (30 13)  (156 93)  (156 93)  routing T_3_5.lc_trk_g2_3 <X> T_3_5.wire_bram/ram/WDATA_6
 (1 14)  (127 94)  (127 94)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (4 14)  (130 94)  (130 94)  routing T_3_5.sp4_h_r_9 <X> T_3_5.sp4_v_t_44
 (16 14)  (142 94)  (142 94)  routing T_3_5.sp4_v_t_24 <X> T_3_5.lc_trk_g3_5
 (17 14)  (143 94)  (143 94)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_24 lc_trk_g3_5
 (18 14)  (144 94)  (144 94)  routing T_3_5.sp4_v_t_24 <X> T_3_5.lc_trk_g3_5
 (0 15)  (126 95)  (126 95)  routing T_3_5.lc_trk_g1_5 <X> T_3_5.wire_bram/ram/WE
 (1 15)  (127 95)  (127 95)  routing T_3_5.lc_trk_g1_5 <X> T_3_5.wire_bram/ram/WE
 (5 15)  (131 95)  (131 95)  routing T_3_5.sp4_h_r_9 <X> T_3_5.sp4_v_t_44
 (14 15)  (140 95)  (140 95)  routing T_3_5.tnl_op_4 <X> T_3_5.lc_trk_g3_4
 (15 15)  (141 95)  (141 95)  routing T_3_5.tnl_op_4 <X> T_3_5.lc_trk_g3_4
 (17 15)  (143 95)  (143 95)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (18 15)  (144 95)  (144 95)  routing T_3_5.sp4_v_t_24 <X> T_3_5.lc_trk_g3_5
 (26 15)  (152 95)  (152 95)  routing T_3_5.lc_trk_g3_2 <X> T_3_5.input0_7
 (27 15)  (153 95)  (153 95)  routing T_3_5.lc_trk_g3_2 <X> T_3_5.input0_7
 (28 15)  (154 95)  (154 95)  routing T_3_5.lc_trk_g3_2 <X> T_3_5.input0_7
 (29 15)  (155 95)  (155 95)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_2 input0_7


LogicTile_4_5

 (3 0)  (171 80)  (171 80)  routing T_4_5.sp12_v_t_23 <X> T_4_5.sp12_v_b_0
 (14 0)  (182 80)  (182 80)  routing T_4_5.wire_logic_cluster/lc_0/out <X> T_4_5.lc_trk_g0_0
 (26 0)  (194 80)  (194 80)  routing T_4_5.lc_trk_g3_7 <X> T_4_5.wire_logic_cluster/lc_0/in_0
 (27 0)  (195 80)  (195 80)  routing T_4_5.lc_trk_g1_4 <X> T_4_5.wire_logic_cluster/lc_0/in_1
 (29 0)  (197 80)  (197 80)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (198 80)  (198 80)  routing T_4_5.lc_trk_g1_4 <X> T_4_5.wire_logic_cluster/lc_0/in_1
 (31 0)  (199 80)  (199 80)  routing T_4_5.lc_trk_g3_4 <X> T_4_5.wire_logic_cluster/lc_0/in_3
 (32 0)  (200 80)  (200 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (201 80)  (201 80)  routing T_4_5.lc_trk_g3_4 <X> T_4_5.wire_logic_cluster/lc_0/in_3
 (34 0)  (202 80)  (202 80)  routing T_4_5.lc_trk_g3_4 <X> T_4_5.wire_logic_cluster/lc_0/in_3
 (37 0)  (205 80)  (205 80)  LC_0 Logic Functioning bit
 (42 0)  (210 80)  (210 80)  LC_0 Logic Functioning bit
 (43 0)  (211 80)  (211 80)  LC_0 Logic Functioning bit
 (17 1)  (185 81)  (185 81)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (194 81)  (194 81)  routing T_4_5.lc_trk_g3_7 <X> T_4_5.wire_logic_cluster/lc_0/in_0
 (27 1)  (195 81)  (195 81)  routing T_4_5.lc_trk_g3_7 <X> T_4_5.wire_logic_cluster/lc_0/in_0
 (28 1)  (196 81)  (196 81)  routing T_4_5.lc_trk_g3_7 <X> T_4_5.wire_logic_cluster/lc_0/in_0
 (29 1)  (197 81)  (197 81)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (200 81)  (200 81)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (201 81)  (201 81)  routing T_4_5.lc_trk_g2_2 <X> T_4_5.input_2_0
 (35 1)  (203 81)  (203 81)  routing T_4_5.lc_trk_g2_2 <X> T_4_5.input_2_0
 (36 1)  (204 81)  (204 81)  LC_0 Logic Functioning bit
 (37 1)  (205 81)  (205 81)  LC_0 Logic Functioning bit
 (42 1)  (210 81)  (210 81)  LC_0 Logic Functioning bit
 (43 1)  (211 81)  (211 81)  LC_0 Logic Functioning bit
 (12 2)  (180 82)  (180 82)  routing T_4_5.sp4_v_t_45 <X> T_4_5.sp4_h_l_39
 (21 2)  (189 82)  (189 82)  routing T_4_5.bnr_op_7 <X> T_4_5.lc_trk_g0_7
 (22 2)  (190 82)  (190 82)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (26 2)  (194 82)  (194 82)  routing T_4_5.lc_trk_g2_7 <X> T_4_5.wire_logic_cluster/lc_1/in_0
 (32 2)  (200 82)  (200 82)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (201 82)  (201 82)  routing T_4_5.lc_trk_g3_3 <X> T_4_5.wire_logic_cluster/lc_1/in_3
 (34 2)  (202 82)  (202 82)  routing T_4_5.lc_trk_g3_3 <X> T_4_5.wire_logic_cluster/lc_1/in_3
 (36 2)  (204 82)  (204 82)  LC_1 Logic Functioning bit
 (37 2)  (205 82)  (205 82)  LC_1 Logic Functioning bit
 (41 2)  (209 82)  (209 82)  LC_1 Logic Functioning bit
 (43 2)  (211 82)  (211 82)  LC_1 Logic Functioning bit
 (50 2)  (218 82)  (218 82)  Cascade bit: LH_LC01_inmux02_5

 (11 3)  (179 83)  (179 83)  routing T_4_5.sp4_v_t_45 <X> T_4_5.sp4_h_l_39
 (13 3)  (181 83)  (181 83)  routing T_4_5.sp4_v_t_45 <X> T_4_5.sp4_h_l_39
 (14 3)  (182 83)  (182 83)  routing T_4_5.top_op_4 <X> T_4_5.lc_trk_g0_4
 (15 3)  (183 83)  (183 83)  routing T_4_5.top_op_4 <X> T_4_5.lc_trk_g0_4
 (17 3)  (185 83)  (185 83)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (21 3)  (189 83)  (189 83)  routing T_4_5.bnr_op_7 <X> T_4_5.lc_trk_g0_7
 (26 3)  (194 83)  (194 83)  routing T_4_5.lc_trk_g2_7 <X> T_4_5.wire_logic_cluster/lc_1/in_0
 (28 3)  (196 83)  (196 83)  routing T_4_5.lc_trk_g2_7 <X> T_4_5.wire_logic_cluster/lc_1/in_0
 (29 3)  (197 83)  (197 83)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (199 83)  (199 83)  routing T_4_5.lc_trk_g3_3 <X> T_4_5.wire_logic_cluster/lc_1/in_3
 (36 3)  (204 83)  (204 83)  LC_1 Logic Functioning bit
 (37 3)  (205 83)  (205 83)  LC_1 Logic Functioning bit
 (40 3)  (208 83)  (208 83)  LC_1 Logic Functioning bit
 (42 3)  (210 83)  (210 83)  LC_1 Logic Functioning bit
 (27 4)  (195 84)  (195 84)  routing T_4_5.lc_trk_g3_2 <X> T_4_5.wire_logic_cluster/lc_2/in_1
 (28 4)  (196 84)  (196 84)  routing T_4_5.lc_trk_g3_2 <X> T_4_5.wire_logic_cluster/lc_2/in_1
 (29 4)  (197 84)  (197 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (199 84)  (199 84)  routing T_4_5.lc_trk_g0_7 <X> T_4_5.wire_logic_cluster/lc_2/in_3
 (32 4)  (200 84)  (200 84)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (37 4)  (205 84)  (205 84)  LC_2 Logic Functioning bit
 (39 4)  (207 84)  (207 84)  LC_2 Logic Functioning bit
 (41 4)  (209 84)  (209 84)  LC_2 Logic Functioning bit
 (43 4)  (211 84)  (211 84)  LC_2 Logic Functioning bit
 (48 4)  (216 84)  (216 84)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (53 4)  (221 84)  (221 84)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (30 5)  (198 85)  (198 85)  routing T_4_5.lc_trk_g3_2 <X> T_4_5.wire_logic_cluster/lc_2/in_1
 (31 5)  (199 85)  (199 85)  routing T_4_5.lc_trk_g0_7 <X> T_4_5.wire_logic_cluster/lc_2/in_3
 (37 5)  (205 85)  (205 85)  LC_2 Logic Functioning bit
 (39 5)  (207 85)  (207 85)  LC_2 Logic Functioning bit
 (41 5)  (209 85)  (209 85)  LC_2 Logic Functioning bit
 (43 5)  (211 85)  (211 85)  LC_2 Logic Functioning bit
 (14 6)  (182 86)  (182 86)  routing T_4_5.wire_logic_cluster/lc_4/out <X> T_4_5.lc_trk_g1_4
 (29 6)  (197 86)  (197 86)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (199 86)  (199 86)  routing T_4_5.lc_trk_g0_4 <X> T_4_5.wire_logic_cluster/lc_3/in_3
 (32 6)  (200 86)  (200 86)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (204 86)  (204 86)  LC_3 Logic Functioning bit
 (37 6)  (205 86)  (205 86)  LC_3 Logic Functioning bit
 (38 6)  (206 86)  (206 86)  LC_3 Logic Functioning bit
 (41 6)  (209 86)  (209 86)  LC_3 Logic Functioning bit
 (42 6)  (210 86)  (210 86)  LC_3 Logic Functioning bit
 (17 7)  (185 87)  (185 87)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 7)  (195 87)  (195 87)  routing T_4_5.lc_trk_g3_0 <X> T_4_5.wire_logic_cluster/lc_3/in_0
 (28 7)  (196 87)  (196 87)  routing T_4_5.lc_trk_g3_0 <X> T_4_5.wire_logic_cluster/lc_3/in_0
 (29 7)  (197 87)  (197 87)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (32 7)  (200 87)  (200 87)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (201 87)  (201 87)  routing T_4_5.lc_trk_g2_3 <X> T_4_5.input_2_3
 (35 7)  (203 87)  (203 87)  routing T_4_5.lc_trk_g2_3 <X> T_4_5.input_2_3
 (36 7)  (204 87)  (204 87)  LC_3 Logic Functioning bit
 (37 7)  (205 87)  (205 87)  LC_3 Logic Functioning bit
 (39 7)  (207 87)  (207 87)  LC_3 Logic Functioning bit
 (40 7)  (208 87)  (208 87)  LC_3 Logic Functioning bit
 (42 7)  (210 87)  (210 87)  LC_3 Logic Functioning bit
 (15 8)  (183 88)  (183 88)  routing T_4_5.sp4_v_t_28 <X> T_4_5.lc_trk_g2_1
 (16 8)  (184 88)  (184 88)  routing T_4_5.sp4_v_t_28 <X> T_4_5.lc_trk_g2_1
 (17 8)  (185 88)  (185 88)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (22 8)  (190 88)  (190 88)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (191 88)  (191 88)  routing T_4_5.sp12_v_b_19 <X> T_4_5.lc_trk_g2_3
 (25 8)  (193 88)  (193 88)  routing T_4_5.rgt_op_2 <X> T_4_5.lc_trk_g2_2
 (27 8)  (195 88)  (195 88)  routing T_4_5.lc_trk_g3_2 <X> T_4_5.wire_logic_cluster/lc_4/in_1
 (28 8)  (196 88)  (196 88)  routing T_4_5.lc_trk_g3_2 <X> T_4_5.wire_logic_cluster/lc_4/in_1
 (29 8)  (197 88)  (197 88)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (199 88)  (199 88)  routing T_4_5.lc_trk_g0_7 <X> T_4_5.wire_logic_cluster/lc_4/in_3
 (32 8)  (200 88)  (200 88)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (51 8)  (219 88)  (219 88)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (2 9)  (170 89)  (170 89)  Column buffer control bit: LH_colbuf_cntl_4

 (21 9)  (189 89)  (189 89)  routing T_4_5.sp12_v_b_19 <X> T_4_5.lc_trk_g2_3
 (22 9)  (190 89)  (190 89)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (192 89)  (192 89)  routing T_4_5.rgt_op_2 <X> T_4_5.lc_trk_g2_2
 (27 9)  (195 89)  (195 89)  routing T_4_5.lc_trk_g3_1 <X> T_4_5.wire_logic_cluster/lc_4/in_0
 (28 9)  (196 89)  (196 89)  routing T_4_5.lc_trk_g3_1 <X> T_4_5.wire_logic_cluster/lc_4/in_0
 (29 9)  (197 89)  (197 89)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (198 89)  (198 89)  routing T_4_5.lc_trk_g3_2 <X> T_4_5.wire_logic_cluster/lc_4/in_1
 (31 9)  (199 89)  (199 89)  routing T_4_5.lc_trk_g0_7 <X> T_4_5.wire_logic_cluster/lc_4/in_3
 (37 9)  (205 89)  (205 89)  LC_4 Logic Functioning bit
 (39 9)  (207 89)  (207 89)  LC_4 Logic Functioning bit
 (15 10)  (183 90)  (183 90)  routing T_4_5.sp4_h_l_24 <X> T_4_5.lc_trk_g2_5
 (16 10)  (184 90)  (184 90)  routing T_4_5.sp4_h_l_24 <X> T_4_5.lc_trk_g2_5
 (17 10)  (185 90)  (185 90)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (186 90)  (186 90)  routing T_4_5.sp4_h_l_24 <X> T_4_5.lc_trk_g2_5
 (22 10)  (190 90)  (190 90)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (191 90)  (191 90)  routing T_4_5.sp4_v_b_47 <X> T_4_5.lc_trk_g2_7
 (24 10)  (192 90)  (192 90)  routing T_4_5.sp4_v_b_47 <X> T_4_5.lc_trk_g2_7
 (26 10)  (194 90)  (194 90)  routing T_4_5.lc_trk_g2_5 <X> T_4_5.wire_logic_cluster/lc_5/in_0
 (27 10)  (195 90)  (195 90)  routing T_4_5.lc_trk_g3_3 <X> T_4_5.wire_logic_cluster/lc_5/in_1
 (28 10)  (196 90)  (196 90)  routing T_4_5.lc_trk_g3_3 <X> T_4_5.wire_logic_cluster/lc_5/in_1
 (29 10)  (197 90)  (197 90)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (199 90)  (199 90)  routing T_4_5.lc_trk_g0_4 <X> T_4_5.wire_logic_cluster/lc_5/in_3
 (32 10)  (200 90)  (200 90)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (204 90)  (204 90)  LC_5 Logic Functioning bit
 (38 10)  (206 90)  (206 90)  LC_5 Logic Functioning bit
 (41 10)  (209 90)  (209 90)  LC_5 Logic Functioning bit
 (28 11)  (196 91)  (196 91)  routing T_4_5.lc_trk_g2_5 <X> T_4_5.wire_logic_cluster/lc_5/in_0
 (29 11)  (197 91)  (197 91)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (198 91)  (198 91)  routing T_4_5.lc_trk_g3_3 <X> T_4_5.wire_logic_cluster/lc_5/in_1
 (32 11)  (200 91)  (200 91)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (201 91)  (201 91)  routing T_4_5.lc_trk_g2_1 <X> T_4_5.input_2_5
 (36 11)  (204 91)  (204 91)  LC_5 Logic Functioning bit
 (37 11)  (205 91)  (205 91)  LC_5 Logic Functioning bit
 (38 11)  (206 91)  (206 91)  LC_5 Logic Functioning bit
 (39 11)  (207 91)  (207 91)  LC_5 Logic Functioning bit
 (40 11)  (208 91)  (208 91)  LC_5 Logic Functioning bit
 (41 11)  (209 91)  (209 91)  LC_5 Logic Functioning bit
 (42 11)  (210 91)  (210 91)  LC_5 Logic Functioning bit
 (14 12)  (182 92)  (182 92)  routing T_4_5.sp12_v_b_0 <X> T_4_5.lc_trk_g3_0
 (15 12)  (183 92)  (183 92)  routing T_4_5.rgt_op_1 <X> T_4_5.lc_trk_g3_1
 (17 12)  (185 92)  (185 92)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (186 92)  (186 92)  routing T_4_5.rgt_op_1 <X> T_4_5.lc_trk_g3_1
 (22 12)  (190 92)  (190 92)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (191 92)  (191 92)  routing T_4_5.sp12_v_b_19 <X> T_4_5.lc_trk_g3_3
 (27 12)  (195 92)  (195 92)  routing T_4_5.lc_trk_g3_2 <X> T_4_5.wire_logic_cluster/lc_6/in_1
 (28 12)  (196 92)  (196 92)  routing T_4_5.lc_trk_g3_2 <X> T_4_5.wire_logic_cluster/lc_6/in_1
 (29 12)  (197 92)  (197 92)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (199 92)  (199 92)  routing T_4_5.lc_trk_g0_7 <X> T_4_5.wire_logic_cluster/lc_6/in_3
 (32 12)  (200 92)  (200 92)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (41 12)  (209 92)  (209 92)  LC_6 Logic Functioning bit
 (43 12)  (211 92)  (211 92)  LC_6 Logic Functioning bit
 (51 12)  (219 92)  (219 92)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (2 13)  (170 93)  (170 93)  Column buffer control bit: LH_colbuf_cntl_6

 (14 13)  (182 93)  (182 93)  routing T_4_5.sp12_v_b_0 <X> T_4_5.lc_trk_g3_0
 (15 13)  (183 93)  (183 93)  routing T_4_5.sp12_v_b_0 <X> T_4_5.lc_trk_g3_0
 (17 13)  (185 93)  (185 93)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0
 (21 13)  (189 93)  (189 93)  routing T_4_5.sp12_v_b_19 <X> T_4_5.lc_trk_g3_3
 (22 13)  (190 93)  (190 93)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (192 93)  (192 93)  routing T_4_5.tnr_op_2 <X> T_4_5.lc_trk_g3_2
 (27 13)  (195 93)  (195 93)  routing T_4_5.lc_trk_g3_1 <X> T_4_5.wire_logic_cluster/lc_6/in_0
 (28 13)  (196 93)  (196 93)  routing T_4_5.lc_trk_g3_1 <X> T_4_5.wire_logic_cluster/lc_6/in_0
 (29 13)  (197 93)  (197 93)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (198 93)  (198 93)  routing T_4_5.lc_trk_g3_2 <X> T_4_5.wire_logic_cluster/lc_6/in_1
 (31 13)  (199 93)  (199 93)  routing T_4_5.lc_trk_g0_7 <X> T_4_5.wire_logic_cluster/lc_6/in_3
 (22 14)  (190 94)  (190 94)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (192 94)  (192 94)  routing T_4_5.tnr_op_7 <X> T_4_5.lc_trk_g3_7
 (26 14)  (194 94)  (194 94)  routing T_4_5.lc_trk_g0_7 <X> T_4_5.wire_logic_cluster/lc_7/in_0
 (27 14)  (195 94)  (195 94)  routing T_4_5.lc_trk_g3_7 <X> T_4_5.wire_logic_cluster/lc_7/in_1
 (28 14)  (196 94)  (196 94)  routing T_4_5.lc_trk_g3_7 <X> T_4_5.wire_logic_cluster/lc_7/in_1
 (29 14)  (197 94)  (197 94)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (198 94)  (198 94)  routing T_4_5.lc_trk_g3_7 <X> T_4_5.wire_logic_cluster/lc_7/in_1
 (32 14)  (200 94)  (200 94)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (201 94)  (201 94)  routing T_4_5.lc_trk_g3_1 <X> T_4_5.wire_logic_cluster/lc_7/in_3
 (34 14)  (202 94)  (202 94)  routing T_4_5.lc_trk_g3_1 <X> T_4_5.wire_logic_cluster/lc_7/in_3
 (14 15)  (182 95)  (182 95)  routing T_4_5.sp4_h_l_17 <X> T_4_5.lc_trk_g3_4
 (15 15)  (183 95)  (183 95)  routing T_4_5.sp4_h_l_17 <X> T_4_5.lc_trk_g3_4
 (16 15)  (184 95)  (184 95)  routing T_4_5.sp4_h_l_17 <X> T_4_5.lc_trk_g3_4
 (17 15)  (185 95)  (185 95)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (26 15)  (194 95)  (194 95)  routing T_4_5.lc_trk_g0_7 <X> T_4_5.wire_logic_cluster/lc_7/in_0
 (29 15)  (197 95)  (197 95)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (198 95)  (198 95)  routing T_4_5.lc_trk_g3_7 <X> T_4_5.wire_logic_cluster/lc_7/in_1
 (32 15)  (200 95)  (200 95)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (201 95)  (201 95)  routing T_4_5.lc_trk_g3_2 <X> T_4_5.input_2_7
 (34 15)  (202 95)  (202 95)  routing T_4_5.lc_trk_g3_2 <X> T_4_5.input_2_7
 (35 15)  (203 95)  (203 95)  routing T_4_5.lc_trk_g3_2 <X> T_4_5.input_2_7
 (36 15)  (204 95)  (204 95)  LC_7 Logic Functioning bit


LogicTile_5_5

 (0 0)  (222 80)  (222 80)  Negative Clock bit

 (15 0)  (237 80)  (237 80)  routing T_5_5.top_op_1 <X> T_5_5.lc_trk_g0_1
 (17 0)  (239 80)  (239 80)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (21 0)  (243 80)  (243 80)  routing T_5_5.wire_logic_cluster/lc_3/out <X> T_5_5.lc_trk_g0_3
 (22 0)  (244 80)  (244 80)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (28 0)  (250 80)  (250 80)  routing T_5_5.lc_trk_g2_7 <X> T_5_5.wire_logic_cluster/lc_0/in_1
 (29 0)  (251 80)  (251 80)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (252 80)  (252 80)  routing T_5_5.lc_trk_g2_7 <X> T_5_5.wire_logic_cluster/lc_0/in_1
 (32 0)  (254 80)  (254 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (255 80)  (255 80)  routing T_5_5.lc_trk_g3_2 <X> T_5_5.wire_logic_cluster/lc_0/in_3
 (34 0)  (256 80)  (256 80)  routing T_5_5.lc_trk_g3_2 <X> T_5_5.wire_logic_cluster/lc_0/in_3
 (41 0)  (263 80)  (263 80)  LC_0 Logic Functioning bit
 (43 0)  (265 80)  (265 80)  LC_0 Logic Functioning bit
 (18 1)  (240 81)  (240 81)  routing T_5_5.top_op_1 <X> T_5_5.lc_trk_g0_1
 (22 1)  (244 81)  (244 81)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (246 81)  (246 81)  routing T_5_5.top_op_2 <X> T_5_5.lc_trk_g0_2
 (25 1)  (247 81)  (247 81)  routing T_5_5.top_op_2 <X> T_5_5.lc_trk_g0_2
 (27 1)  (249 81)  (249 81)  routing T_5_5.lc_trk_g3_1 <X> T_5_5.wire_logic_cluster/lc_0/in_0
 (28 1)  (250 81)  (250 81)  routing T_5_5.lc_trk_g3_1 <X> T_5_5.wire_logic_cluster/lc_0/in_0
 (29 1)  (251 81)  (251 81)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (252 81)  (252 81)  routing T_5_5.lc_trk_g2_7 <X> T_5_5.wire_logic_cluster/lc_0/in_1
 (31 1)  (253 81)  (253 81)  routing T_5_5.lc_trk_g3_2 <X> T_5_5.wire_logic_cluster/lc_0/in_3
 (36 1)  (258 81)  (258 81)  LC_0 Logic Functioning bit
 (38 1)  (260 81)  (260 81)  LC_0 Logic Functioning bit
 (40 1)  (262 81)  (262 81)  LC_0 Logic Functioning bit
 (41 1)  (263 81)  (263 81)  LC_0 Logic Functioning bit
 (42 1)  (264 81)  (264 81)  LC_0 Logic Functioning bit
 (43 1)  (265 81)  (265 81)  LC_0 Logic Functioning bit
 (48 1)  (270 81)  (270 81)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (1 2)  (223 82)  (223 82)  routing T_5_5.glb_netwk_4 <X> T_5_5.wire_logic_cluster/lc_7/clk
 (2 2)  (224 82)  (224 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (4 2)  (226 82)  (226 82)  routing T_5_5.sp4_h_r_0 <X> T_5_5.sp4_v_t_37
 (5 2)  (227 82)  (227 82)  routing T_5_5.sp4_v_t_43 <X> T_5_5.sp4_h_l_37
 (17 2)  (239 82)  (239 82)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (21 2)  (243 82)  (243 82)  routing T_5_5.lft_op_7 <X> T_5_5.lc_trk_g0_7
 (22 2)  (244 82)  (244 82)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (246 82)  (246 82)  routing T_5_5.lft_op_7 <X> T_5_5.lc_trk_g0_7
 (27 2)  (249 82)  (249 82)  routing T_5_5.lc_trk_g1_3 <X> T_5_5.wire_logic_cluster/lc_1/in_1
 (29 2)  (251 82)  (251 82)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (253 82)  (253 82)  routing T_5_5.lc_trk_g3_5 <X> T_5_5.wire_logic_cluster/lc_1/in_3
 (32 2)  (254 82)  (254 82)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (255 82)  (255 82)  routing T_5_5.lc_trk_g3_5 <X> T_5_5.wire_logic_cluster/lc_1/in_3
 (34 2)  (256 82)  (256 82)  routing T_5_5.lc_trk_g3_5 <X> T_5_5.wire_logic_cluster/lc_1/in_3
 (38 2)  (260 82)  (260 82)  LC_1 Logic Functioning bit
 (41 2)  (263 82)  (263 82)  LC_1 Logic Functioning bit
 (43 2)  (265 82)  (265 82)  LC_1 Logic Functioning bit
 (45 2)  (267 82)  (267 82)  LC_1 Logic Functioning bit
 (51 2)  (273 82)  (273 82)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (4 3)  (226 83)  (226 83)  routing T_5_5.sp4_v_t_43 <X> T_5_5.sp4_h_l_37
 (5 3)  (227 83)  (227 83)  routing T_5_5.sp4_h_r_0 <X> T_5_5.sp4_v_t_37
 (6 3)  (228 83)  (228 83)  routing T_5_5.sp4_v_t_43 <X> T_5_5.sp4_h_l_37
 (28 3)  (250 83)  (250 83)  routing T_5_5.lc_trk_g2_1 <X> T_5_5.wire_logic_cluster/lc_1/in_0
 (29 3)  (251 83)  (251 83)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (252 83)  (252 83)  routing T_5_5.lc_trk_g1_3 <X> T_5_5.wire_logic_cluster/lc_1/in_1
 (32 3)  (254 83)  (254 83)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (257 83)  (257 83)  routing T_5_5.lc_trk_g0_3 <X> T_5_5.input_2_1
 (36 3)  (258 83)  (258 83)  LC_1 Logic Functioning bit
 (37 3)  (259 83)  (259 83)  LC_1 Logic Functioning bit
 (39 3)  (261 83)  (261 83)  LC_1 Logic Functioning bit
 (40 3)  (262 83)  (262 83)  LC_1 Logic Functioning bit
 (42 3)  (264 83)  (264 83)  LC_1 Logic Functioning bit
 (51 3)  (273 83)  (273 83)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (5 4)  (227 84)  (227 84)  routing T_5_5.sp4_v_t_38 <X> T_5_5.sp4_h_r_3
 (21 4)  (243 84)  (243 84)  routing T_5_5.bnr_op_3 <X> T_5_5.lc_trk_g1_3
 (22 4)  (244 84)  (244 84)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (26 4)  (248 84)  (248 84)  routing T_5_5.lc_trk_g3_5 <X> T_5_5.wire_logic_cluster/lc_2/in_0
 (29 4)  (251 84)  (251 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (252 84)  (252 84)  routing T_5_5.lc_trk_g0_7 <X> T_5_5.wire_logic_cluster/lc_2/in_1
 (32 4)  (254 84)  (254 84)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (255 84)  (255 84)  routing T_5_5.lc_trk_g2_1 <X> T_5_5.wire_logic_cluster/lc_2/in_3
 (37 4)  (259 84)  (259 84)  LC_2 Logic Functioning bit
 (38 4)  (260 84)  (260 84)  LC_2 Logic Functioning bit
 (39 4)  (261 84)  (261 84)  LC_2 Logic Functioning bit
 (40 4)  (262 84)  (262 84)  LC_2 Logic Functioning bit
 (41 4)  (263 84)  (263 84)  LC_2 Logic Functioning bit
 (42 4)  (264 84)  (264 84)  LC_2 Logic Functioning bit
 (11 5)  (233 85)  (233 85)  routing T_5_5.sp4_h_l_44 <X> T_5_5.sp4_h_r_5
 (13 5)  (235 85)  (235 85)  routing T_5_5.sp4_h_l_44 <X> T_5_5.sp4_h_r_5
 (21 5)  (243 85)  (243 85)  routing T_5_5.bnr_op_3 <X> T_5_5.lc_trk_g1_3
 (27 5)  (249 85)  (249 85)  routing T_5_5.lc_trk_g3_5 <X> T_5_5.wire_logic_cluster/lc_2/in_0
 (28 5)  (250 85)  (250 85)  routing T_5_5.lc_trk_g3_5 <X> T_5_5.wire_logic_cluster/lc_2/in_0
 (29 5)  (251 85)  (251 85)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (252 85)  (252 85)  routing T_5_5.lc_trk_g0_7 <X> T_5_5.wire_logic_cluster/lc_2/in_1
 (32 5)  (254 85)  (254 85)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (256 85)  (256 85)  routing T_5_5.lc_trk_g1_3 <X> T_5_5.input_2_2
 (35 5)  (257 85)  (257 85)  routing T_5_5.lc_trk_g1_3 <X> T_5_5.input_2_2
 (38 5)  (260 85)  (260 85)  LC_2 Logic Functioning bit
 (39 5)  (261 85)  (261 85)  LC_2 Logic Functioning bit
 (40 5)  (262 85)  (262 85)  LC_2 Logic Functioning bit
 (41 5)  (263 85)  (263 85)  LC_2 Logic Functioning bit
 (42 5)  (264 85)  (264 85)  LC_2 Logic Functioning bit
 (27 6)  (249 86)  (249 86)  routing T_5_5.lc_trk_g3_5 <X> T_5_5.wire_logic_cluster/lc_3/in_1
 (28 6)  (250 86)  (250 86)  routing T_5_5.lc_trk_g3_5 <X> T_5_5.wire_logic_cluster/lc_3/in_1
 (29 6)  (251 86)  (251 86)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (252 86)  (252 86)  routing T_5_5.lc_trk_g3_5 <X> T_5_5.wire_logic_cluster/lc_3/in_1
 (32 6)  (254 86)  (254 86)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (255 86)  (255 86)  routing T_5_5.lc_trk_g3_1 <X> T_5_5.wire_logic_cluster/lc_3/in_3
 (34 6)  (256 86)  (256 86)  routing T_5_5.lc_trk_g3_1 <X> T_5_5.wire_logic_cluster/lc_3/in_3
 (35 6)  (257 86)  (257 86)  routing T_5_5.lc_trk_g2_5 <X> T_5_5.input_2_3
 (36 6)  (258 86)  (258 86)  LC_3 Logic Functioning bit
 (37 6)  (259 86)  (259 86)  LC_3 Logic Functioning bit
 (38 6)  (260 86)  (260 86)  LC_3 Logic Functioning bit
 (39 6)  (261 86)  (261 86)  LC_3 Logic Functioning bit
 (43 6)  (265 86)  (265 86)  LC_3 Logic Functioning bit
 (28 7)  (250 87)  (250 87)  routing T_5_5.lc_trk_g2_1 <X> T_5_5.wire_logic_cluster/lc_3/in_0
 (29 7)  (251 87)  (251 87)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (254 87)  (254 87)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (255 87)  (255 87)  routing T_5_5.lc_trk_g2_5 <X> T_5_5.input_2_3
 (36 7)  (258 87)  (258 87)  LC_3 Logic Functioning bit
 (37 7)  (259 87)  (259 87)  LC_3 Logic Functioning bit
 (38 7)  (260 87)  (260 87)  LC_3 Logic Functioning bit
 (39 7)  (261 87)  (261 87)  LC_3 Logic Functioning bit
 (51 7)  (273 87)  (273 87)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (0 8)  (222 88)  (222 88)  routing T_5_5.glb_netwk_6 <X> T_5_5.glb2local_1
 (1 8)  (223 88)  (223 88)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_6 glb2local_1
 (17 8)  (239 88)  (239 88)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (240 88)  (240 88)  routing T_5_5.wire_logic_cluster/lc_1/out <X> T_5_5.lc_trk_g2_1
 (31 8)  (253 88)  (253 88)  routing T_5_5.lc_trk_g0_5 <X> T_5_5.wire_logic_cluster/lc_4/in_3
 (32 8)  (254 88)  (254 88)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (258 88)  (258 88)  LC_4 Logic Functioning bit
 (37 8)  (259 88)  (259 88)  LC_4 Logic Functioning bit
 (38 8)  (260 88)  (260 88)  LC_4 Logic Functioning bit
 (39 8)  (261 88)  (261 88)  LC_4 Logic Functioning bit
 (42 8)  (264 88)  (264 88)  LC_4 Logic Functioning bit
 (43 8)  (265 88)  (265 88)  LC_4 Logic Functioning bit
 (46 8)  (268 88)  (268 88)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (272 88)  (272 88)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (273 88)  (273 88)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (1 9)  (223 89)  (223 89)  routing T_5_5.glb_netwk_6 <X> T_5_5.glb2local_1
 (2 9)  (224 89)  (224 89)  Column buffer control bit: LH_colbuf_cntl_4

 (36 9)  (258 89)  (258 89)  LC_4 Logic Functioning bit
 (37 9)  (259 89)  (259 89)  LC_4 Logic Functioning bit
 (38 9)  (260 89)  (260 89)  LC_4 Logic Functioning bit
 (39 9)  (261 89)  (261 89)  LC_4 Logic Functioning bit
 (42 9)  (264 89)  (264 89)  LC_4 Logic Functioning bit
 (43 9)  (265 89)  (265 89)  LC_4 Logic Functioning bit
 (11 10)  (233 90)  (233 90)  routing T_5_5.sp4_v_b_5 <X> T_5_5.sp4_v_t_45
 (17 10)  (239 90)  (239 90)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (243 90)  (243 90)  routing T_5_5.sp4_v_t_26 <X> T_5_5.lc_trk_g2_7
 (22 10)  (244 90)  (244 90)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (245 90)  (245 90)  routing T_5_5.sp4_v_t_26 <X> T_5_5.lc_trk_g2_7
 (9 11)  (231 91)  (231 91)  routing T_5_5.sp4_v_b_7 <X> T_5_5.sp4_v_t_42
 (12 11)  (234 91)  (234 91)  routing T_5_5.sp4_v_b_5 <X> T_5_5.sp4_v_t_45
 (18 11)  (240 91)  (240 91)  routing T_5_5.sp4_r_v_b_37 <X> T_5_5.lc_trk_g2_5
 (21 11)  (243 91)  (243 91)  routing T_5_5.sp4_v_t_26 <X> T_5_5.lc_trk_g2_7
 (15 12)  (237 92)  (237 92)  routing T_5_5.sp4_v_t_28 <X> T_5_5.lc_trk_g3_1
 (16 12)  (238 92)  (238 92)  routing T_5_5.sp4_v_t_28 <X> T_5_5.lc_trk_g3_1
 (17 12)  (239 92)  (239 92)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (25 12)  (247 92)  (247 92)  routing T_5_5.wire_logic_cluster/lc_2/out <X> T_5_5.lc_trk_g3_2
 (29 12)  (251 92)  (251 92)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (254 92)  (254 92)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (255 92)  (255 92)  routing T_5_5.lc_trk_g2_1 <X> T_5_5.wire_logic_cluster/lc_6/in_3
 (41 12)  (263 92)  (263 92)  LC_6 Logic Functioning bit
 (43 12)  (265 92)  (265 92)  LC_6 Logic Functioning bit
 (51 12)  (273 92)  (273 92)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (2 13)  (224 93)  (224 93)  Column buffer control bit: LH_colbuf_cntl_6

 (4 13)  (226 93)  (226 93)  routing T_5_5.sp4_v_t_41 <X> T_5_5.sp4_h_r_9
 (22 13)  (244 93)  (244 93)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (248 93)  (248 93)  routing T_5_5.lc_trk_g0_2 <X> T_5_5.wire_logic_cluster/lc_6/in_0
 (29 13)  (251 93)  (251 93)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (36 13)  (258 93)  (258 93)  LC_6 Logic Functioning bit
 (38 13)  (260 93)  (260 93)  LC_6 Logic Functioning bit
 (41 13)  (263 93)  (263 93)  LC_6 Logic Functioning bit
 (43 13)  (265 93)  (265 93)  LC_6 Logic Functioning bit
 (0 14)  (222 94)  (222 94)  routing T_5_5.glb_netwk_6 <X> T_5_5.wire_logic_cluster/lc_7/s_r
 (1 14)  (223 94)  (223 94)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (4 14)  (226 94)  (226 94)  routing T_5_5.sp4_v_b_1 <X> T_5_5.sp4_v_t_44
 (6 14)  (228 94)  (228 94)  routing T_5_5.sp4_v_b_1 <X> T_5_5.sp4_v_t_44
 (15 14)  (237 94)  (237 94)  routing T_5_5.tnl_op_5 <X> T_5_5.lc_trk_g3_5
 (17 14)  (239 94)  (239 94)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (0 15)  (222 95)  (222 95)  routing T_5_5.glb_netwk_6 <X> T_5_5.wire_logic_cluster/lc_7/s_r
 (18 15)  (240 95)  (240 95)  routing T_5_5.tnl_op_5 <X> T_5_5.lc_trk_g3_5


LogicTile_6_5

 (0 0)  (276 80)  (276 80)  Negative Clock bit

 (14 0)  (290 80)  (290 80)  routing T_6_5.wire_logic_cluster/lc_0/out <X> T_6_5.lc_trk_g0_0
 (15 0)  (291 80)  (291 80)  routing T_6_5.lft_op_1 <X> T_6_5.lc_trk_g0_1
 (17 0)  (293 80)  (293 80)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (294 80)  (294 80)  routing T_6_5.lft_op_1 <X> T_6_5.lc_trk_g0_1
 (27 0)  (303 80)  (303 80)  routing T_6_5.lc_trk_g1_6 <X> T_6_5.wire_logic_cluster/lc_0/in_1
 (29 0)  (305 80)  (305 80)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (306 80)  (306 80)  routing T_6_5.lc_trk_g1_6 <X> T_6_5.wire_logic_cluster/lc_0/in_1
 (32 0)  (308 80)  (308 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (310 80)  (310 80)  routing T_6_5.lc_trk_g1_0 <X> T_6_5.wire_logic_cluster/lc_0/in_3
 (40 0)  (316 80)  (316 80)  LC_0 Logic Functioning bit
 (41 0)  (317 80)  (317 80)  LC_0 Logic Functioning bit
 (42 0)  (318 80)  (318 80)  LC_0 Logic Functioning bit
 (45 0)  (321 80)  (321 80)  LC_0 Logic Functioning bit
 (17 1)  (293 81)  (293 81)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (27 1)  (303 81)  (303 81)  routing T_6_5.lc_trk_g1_1 <X> T_6_5.wire_logic_cluster/lc_0/in_0
 (29 1)  (305 81)  (305 81)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (306 81)  (306 81)  routing T_6_5.lc_trk_g1_6 <X> T_6_5.wire_logic_cluster/lc_0/in_1
 (32 1)  (308 81)  (308 81)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (309 81)  (309 81)  routing T_6_5.lc_trk_g3_3 <X> T_6_5.input_2_0
 (34 1)  (310 81)  (310 81)  routing T_6_5.lc_trk_g3_3 <X> T_6_5.input_2_0
 (35 1)  (311 81)  (311 81)  routing T_6_5.lc_trk_g3_3 <X> T_6_5.input_2_0
 (38 1)  (314 81)  (314 81)  LC_0 Logic Functioning bit
 (39 1)  (315 81)  (315 81)  LC_0 Logic Functioning bit
 (40 1)  (316 81)  (316 81)  LC_0 Logic Functioning bit
 (1 2)  (277 82)  (277 82)  routing T_6_5.glb_netwk_4 <X> T_6_5.wire_logic_cluster/lc_7/clk
 (2 2)  (278 82)  (278 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (14 2)  (290 82)  (290 82)  routing T_6_5.wire_logic_cluster/lc_4/out <X> T_6_5.lc_trk_g0_4
 (27 2)  (303 82)  (303 82)  routing T_6_5.lc_trk_g3_3 <X> T_6_5.wire_logic_cluster/lc_1/in_1
 (28 2)  (304 82)  (304 82)  routing T_6_5.lc_trk_g3_3 <X> T_6_5.wire_logic_cluster/lc_1/in_1
 (29 2)  (305 82)  (305 82)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (308 82)  (308 82)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (310 82)  (310 82)  routing T_6_5.lc_trk_g1_1 <X> T_6_5.wire_logic_cluster/lc_1/in_3
 (35 2)  (311 82)  (311 82)  routing T_6_5.lc_trk_g1_6 <X> T_6_5.input_2_1
 (37 2)  (313 82)  (313 82)  LC_1 Logic Functioning bit
 (39 2)  (315 82)  (315 82)  LC_1 Logic Functioning bit
 (40 2)  (316 82)  (316 82)  LC_1 Logic Functioning bit
 (45 2)  (321 82)  (321 82)  LC_1 Logic Functioning bit
 (46 2)  (322 82)  (322 82)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (17 3)  (293 83)  (293 83)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (27 3)  (303 83)  (303 83)  routing T_6_5.lc_trk_g1_0 <X> T_6_5.wire_logic_cluster/lc_1/in_0
 (29 3)  (305 83)  (305 83)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (306 83)  (306 83)  routing T_6_5.lc_trk_g3_3 <X> T_6_5.wire_logic_cluster/lc_1/in_1
 (32 3)  (308 83)  (308 83)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (310 83)  (310 83)  routing T_6_5.lc_trk_g1_6 <X> T_6_5.input_2_1
 (35 3)  (311 83)  (311 83)  routing T_6_5.lc_trk_g1_6 <X> T_6_5.input_2_1
 (41 3)  (317 83)  (317 83)  LC_1 Logic Functioning bit
 (4 4)  (280 84)  (280 84)  routing T_6_5.sp4_v_t_38 <X> T_6_5.sp4_v_b_3
 (14 4)  (290 84)  (290 84)  routing T_6_5.bnr_op_0 <X> T_6_5.lc_trk_g1_0
 (17 4)  (293 84)  (293 84)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (294 84)  (294 84)  routing T_6_5.bnr_op_1 <X> T_6_5.lc_trk_g1_1
 (25 4)  (301 84)  (301 84)  routing T_6_5.sp4_h_l_7 <X> T_6_5.lc_trk_g1_2
 (27 4)  (303 84)  (303 84)  routing T_6_5.lc_trk_g1_6 <X> T_6_5.wire_logic_cluster/lc_2/in_1
 (29 4)  (305 84)  (305 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (306 84)  (306 84)  routing T_6_5.lc_trk_g1_6 <X> T_6_5.wire_logic_cluster/lc_2/in_1
 (32 4)  (308 84)  (308 84)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (310 84)  (310 84)  routing T_6_5.lc_trk_g1_0 <X> T_6_5.wire_logic_cluster/lc_2/in_3
 (37 4)  (313 84)  (313 84)  LC_2 Logic Functioning bit
 (40 4)  (316 84)  (316 84)  LC_2 Logic Functioning bit
 (41 4)  (317 84)  (317 84)  LC_2 Logic Functioning bit
 (42 4)  (318 84)  (318 84)  LC_2 Logic Functioning bit
 (45 4)  (321 84)  (321 84)  LC_2 Logic Functioning bit
 (14 5)  (290 85)  (290 85)  routing T_6_5.bnr_op_0 <X> T_6_5.lc_trk_g1_0
 (17 5)  (293 85)  (293 85)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (18 5)  (294 85)  (294 85)  routing T_6_5.bnr_op_1 <X> T_6_5.lc_trk_g1_1
 (22 5)  (298 85)  (298 85)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (299 85)  (299 85)  routing T_6_5.sp4_h_l_7 <X> T_6_5.lc_trk_g1_2
 (24 5)  (300 85)  (300 85)  routing T_6_5.sp4_h_l_7 <X> T_6_5.lc_trk_g1_2
 (25 5)  (301 85)  (301 85)  routing T_6_5.sp4_h_l_7 <X> T_6_5.lc_trk_g1_2
 (27 5)  (303 85)  (303 85)  routing T_6_5.lc_trk_g1_1 <X> T_6_5.wire_logic_cluster/lc_2/in_0
 (29 5)  (305 85)  (305 85)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (306 85)  (306 85)  routing T_6_5.lc_trk_g1_6 <X> T_6_5.wire_logic_cluster/lc_2/in_1
 (32 5)  (308 85)  (308 85)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (309 85)  (309 85)  routing T_6_5.lc_trk_g3_3 <X> T_6_5.input_2_2
 (34 5)  (310 85)  (310 85)  routing T_6_5.lc_trk_g3_3 <X> T_6_5.input_2_2
 (35 5)  (311 85)  (311 85)  routing T_6_5.lc_trk_g3_3 <X> T_6_5.input_2_2
 (38 5)  (314 85)  (314 85)  LC_2 Logic Functioning bit
 (41 5)  (317 85)  (317 85)  LC_2 Logic Functioning bit
 (10 6)  (286 86)  (286 86)  routing T_6_5.sp4_v_b_11 <X> T_6_5.sp4_h_l_41
 (17 6)  (293 86)  (293 86)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (294 86)  (294 86)  routing T_6_5.wire_logic_cluster/lc_5/out <X> T_6_5.lc_trk_g1_5
 (22 6)  (298 86)  (298 86)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (299 86)  (299 86)  routing T_6_5.sp4_v_b_23 <X> T_6_5.lc_trk_g1_7
 (24 6)  (300 86)  (300 86)  routing T_6_5.sp4_v_b_23 <X> T_6_5.lc_trk_g1_7
 (25 6)  (301 86)  (301 86)  routing T_6_5.sp4_v_b_6 <X> T_6_5.lc_trk_g1_6
 (28 6)  (304 86)  (304 86)  routing T_6_5.lc_trk_g2_2 <X> T_6_5.wire_logic_cluster/lc_3/in_1
 (29 6)  (305 86)  (305 86)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (307 86)  (307 86)  routing T_6_5.lc_trk_g3_7 <X> T_6_5.wire_logic_cluster/lc_3/in_3
 (32 6)  (308 86)  (308 86)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (309 86)  (309 86)  routing T_6_5.lc_trk_g3_7 <X> T_6_5.wire_logic_cluster/lc_3/in_3
 (34 6)  (310 86)  (310 86)  routing T_6_5.lc_trk_g3_7 <X> T_6_5.wire_logic_cluster/lc_3/in_3
 (37 6)  (313 86)  (313 86)  LC_3 Logic Functioning bit
 (39 6)  (315 86)  (315 86)  LC_3 Logic Functioning bit
 (43 6)  (319 86)  (319 86)  LC_3 Logic Functioning bit
 (53 6)  (329 86)  (329 86)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (22 7)  (298 87)  (298 87)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (299 87)  (299 87)  routing T_6_5.sp4_v_b_6 <X> T_6_5.lc_trk_g1_6
 (26 7)  (302 87)  (302 87)  routing T_6_5.lc_trk_g3_2 <X> T_6_5.wire_logic_cluster/lc_3/in_0
 (27 7)  (303 87)  (303 87)  routing T_6_5.lc_trk_g3_2 <X> T_6_5.wire_logic_cluster/lc_3/in_0
 (28 7)  (304 87)  (304 87)  routing T_6_5.lc_trk_g3_2 <X> T_6_5.wire_logic_cluster/lc_3/in_0
 (29 7)  (305 87)  (305 87)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (306 87)  (306 87)  routing T_6_5.lc_trk_g2_2 <X> T_6_5.wire_logic_cluster/lc_3/in_1
 (31 7)  (307 87)  (307 87)  routing T_6_5.lc_trk_g3_7 <X> T_6_5.wire_logic_cluster/lc_3/in_3
 (32 7)  (308 87)  (308 87)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (310 87)  (310 87)  routing T_6_5.lc_trk_g1_2 <X> T_6_5.input_2_3
 (35 7)  (311 87)  (311 87)  routing T_6_5.lc_trk_g1_2 <X> T_6_5.input_2_3
 (37 7)  (313 87)  (313 87)  LC_3 Logic Functioning bit
 (39 7)  (315 87)  (315 87)  LC_3 Logic Functioning bit
 (40 7)  (316 87)  (316 87)  LC_3 Logic Functioning bit
 (42 7)  (318 87)  (318 87)  LC_3 Logic Functioning bit
 (43 7)  (319 87)  (319 87)  LC_3 Logic Functioning bit
 (15 8)  (291 88)  (291 88)  routing T_6_5.tnl_op_1 <X> T_6_5.lc_trk_g2_1
 (17 8)  (293 88)  (293 88)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (25 8)  (301 88)  (301 88)  routing T_6_5.bnl_op_2 <X> T_6_5.lc_trk_g2_2
 (27 8)  (303 88)  (303 88)  routing T_6_5.lc_trk_g1_6 <X> T_6_5.wire_logic_cluster/lc_4/in_1
 (29 8)  (305 88)  (305 88)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (306 88)  (306 88)  routing T_6_5.lc_trk_g1_6 <X> T_6_5.wire_logic_cluster/lc_4/in_1
 (32 8)  (308 88)  (308 88)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (310 88)  (310 88)  routing T_6_5.lc_trk_g1_0 <X> T_6_5.wire_logic_cluster/lc_4/in_3
 (37 8)  (313 88)  (313 88)  LC_4 Logic Functioning bit
 (41 8)  (317 88)  (317 88)  LC_4 Logic Functioning bit
 (42 8)  (318 88)  (318 88)  LC_4 Logic Functioning bit
 (45 8)  (321 88)  (321 88)  LC_4 Logic Functioning bit
 (2 9)  (278 89)  (278 89)  Column buffer control bit: LH_colbuf_cntl_4

 (18 9)  (294 89)  (294 89)  routing T_6_5.tnl_op_1 <X> T_6_5.lc_trk_g2_1
 (22 9)  (298 89)  (298 89)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (301 89)  (301 89)  routing T_6_5.bnl_op_2 <X> T_6_5.lc_trk_g2_2
 (27 9)  (303 89)  (303 89)  routing T_6_5.lc_trk_g1_1 <X> T_6_5.wire_logic_cluster/lc_4/in_0
 (29 9)  (305 89)  (305 89)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (306 89)  (306 89)  routing T_6_5.lc_trk_g1_6 <X> T_6_5.wire_logic_cluster/lc_4/in_1
 (32 9)  (308 89)  (308 89)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (309 89)  (309 89)  routing T_6_5.lc_trk_g3_3 <X> T_6_5.input_2_4
 (34 9)  (310 89)  (310 89)  routing T_6_5.lc_trk_g3_3 <X> T_6_5.input_2_4
 (35 9)  (311 89)  (311 89)  routing T_6_5.lc_trk_g3_3 <X> T_6_5.input_2_4
 (38 9)  (314 89)  (314 89)  LC_4 Logic Functioning bit
 (39 9)  (315 89)  (315 89)  LC_4 Logic Functioning bit
 (40 9)  (316 89)  (316 89)  LC_4 Logic Functioning bit
 (41 9)  (317 89)  (317 89)  LC_4 Logic Functioning bit
 (27 10)  (303 90)  (303 90)  routing T_6_5.lc_trk_g3_3 <X> T_6_5.wire_logic_cluster/lc_5/in_1
 (28 10)  (304 90)  (304 90)  routing T_6_5.lc_trk_g3_3 <X> T_6_5.wire_logic_cluster/lc_5/in_1
 (29 10)  (305 90)  (305 90)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (308 90)  (308 90)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (310 90)  (310 90)  routing T_6_5.lc_trk_g1_1 <X> T_6_5.wire_logic_cluster/lc_5/in_3
 (35 10)  (311 90)  (311 90)  routing T_6_5.lc_trk_g1_6 <X> T_6_5.input_2_5
 (36 10)  (312 90)  (312 90)  LC_5 Logic Functioning bit
 (37 10)  (313 90)  (313 90)  LC_5 Logic Functioning bit
 (39 10)  (315 90)  (315 90)  LC_5 Logic Functioning bit
 (40 10)  (316 90)  (316 90)  LC_5 Logic Functioning bit
 (41 10)  (317 90)  (317 90)  LC_5 Logic Functioning bit
 (45 10)  (321 90)  (321 90)  LC_5 Logic Functioning bit
 (27 11)  (303 91)  (303 91)  routing T_6_5.lc_trk_g1_0 <X> T_6_5.wire_logic_cluster/lc_5/in_0
 (29 11)  (305 91)  (305 91)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (306 91)  (306 91)  routing T_6_5.lc_trk_g3_3 <X> T_6_5.wire_logic_cluster/lc_5/in_1
 (32 11)  (308 91)  (308 91)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (310 91)  (310 91)  routing T_6_5.lc_trk_g1_6 <X> T_6_5.input_2_5
 (35 11)  (311 91)  (311 91)  routing T_6_5.lc_trk_g1_6 <X> T_6_5.input_2_5
 (36 11)  (312 91)  (312 91)  LC_5 Logic Functioning bit
 (37 11)  (313 91)  (313 91)  LC_5 Logic Functioning bit
 (38 11)  (314 91)  (314 91)  LC_5 Logic Functioning bit
 (39 11)  (315 91)  (315 91)  LC_5 Logic Functioning bit
 (41 11)  (317 91)  (317 91)  LC_5 Logic Functioning bit
 (42 11)  (318 91)  (318 91)  LC_5 Logic Functioning bit
 (43 11)  (319 91)  (319 91)  LC_5 Logic Functioning bit
 (22 12)  (298 92)  (298 92)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (301 92)  (301 92)  routing T_6_5.wire_logic_cluster/lc_2/out <X> T_6_5.lc_trk_g3_2
 (26 12)  (302 92)  (302 92)  routing T_6_5.lc_trk_g1_5 <X> T_6_5.wire_logic_cluster/lc_6/in_0
 (29 12)  (305 92)  (305 92)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (308 92)  (308 92)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (309 92)  (309 92)  routing T_6_5.lc_trk_g2_1 <X> T_6_5.wire_logic_cluster/lc_6/in_3
 (37 12)  (313 92)  (313 92)  LC_6 Logic Functioning bit
 (39 12)  (315 92)  (315 92)  LC_6 Logic Functioning bit
 (40 12)  (316 92)  (316 92)  LC_6 Logic Functioning bit
 (41 12)  (317 92)  (317 92)  LC_6 Logic Functioning bit
 (42 12)  (318 92)  (318 92)  LC_6 Logic Functioning bit
 (53 12)  (329 92)  (329 92)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (2 13)  (278 93)  (278 93)  Column buffer control bit: LH_colbuf_cntl_6

 (21 13)  (297 93)  (297 93)  routing T_6_5.sp4_r_v_b_43 <X> T_6_5.lc_trk_g3_3
 (22 13)  (298 93)  (298 93)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (303 93)  (303 93)  routing T_6_5.lc_trk_g1_5 <X> T_6_5.wire_logic_cluster/lc_6/in_0
 (29 13)  (305 93)  (305 93)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (32 13)  (308 93)  (308 93)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (37 13)  (313 93)  (313 93)  LC_6 Logic Functioning bit
 (39 13)  (315 93)  (315 93)  LC_6 Logic Functioning bit
 (41 13)  (317 93)  (317 93)  LC_6 Logic Functioning bit
 (0 14)  (276 94)  (276 94)  routing T_6_5.glb_netwk_6 <X> T_6_5.wire_logic_cluster/lc_7/s_r
 (1 14)  (277 94)  (277 94)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (8 14)  (284 94)  (284 94)  routing T_6_5.sp4_h_r_2 <X> T_6_5.sp4_h_l_47
 (10 14)  (286 94)  (286 94)  routing T_6_5.sp4_h_r_2 <X> T_6_5.sp4_h_l_47
 (21 14)  (297 94)  (297 94)  routing T_6_5.bnl_op_7 <X> T_6_5.lc_trk_g3_7
 (22 14)  (298 94)  (298 94)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (27 14)  (303 94)  (303 94)  routing T_6_5.lc_trk_g1_7 <X> T_6_5.wire_logic_cluster/lc_7/in_1
 (29 14)  (305 94)  (305 94)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (306 94)  (306 94)  routing T_6_5.lc_trk_g1_7 <X> T_6_5.wire_logic_cluster/lc_7/in_1
 (31 14)  (307 94)  (307 94)  routing T_6_5.lc_trk_g0_4 <X> T_6_5.wire_logic_cluster/lc_7/in_3
 (32 14)  (308 94)  (308 94)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (312 94)  (312 94)  LC_7 Logic Functioning bit
 (37 14)  (313 94)  (313 94)  LC_7 Logic Functioning bit
 (38 14)  (314 94)  (314 94)  LC_7 Logic Functioning bit
 (39 14)  (315 94)  (315 94)  LC_7 Logic Functioning bit
 (41 14)  (317 94)  (317 94)  LC_7 Logic Functioning bit
 (43 14)  (319 94)  (319 94)  LC_7 Logic Functioning bit
 (51 14)  (327 94)  (327 94)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (276 95)  (276 95)  routing T_6_5.glb_netwk_6 <X> T_6_5.wire_logic_cluster/lc_7/s_r
 (8 15)  (284 95)  (284 95)  routing T_6_5.sp4_v_b_7 <X> T_6_5.sp4_v_t_47
 (10 15)  (286 95)  (286 95)  routing T_6_5.sp4_v_b_7 <X> T_6_5.sp4_v_t_47
 (21 15)  (297 95)  (297 95)  routing T_6_5.bnl_op_7 <X> T_6_5.lc_trk_g3_7
 (28 15)  (304 95)  (304 95)  routing T_6_5.lc_trk_g2_1 <X> T_6_5.wire_logic_cluster/lc_7/in_0
 (29 15)  (305 95)  (305 95)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (306 95)  (306 95)  routing T_6_5.lc_trk_g1_7 <X> T_6_5.wire_logic_cluster/lc_7/in_1
 (36 15)  (312 95)  (312 95)  LC_7 Logic Functioning bit
 (38 15)  (314 95)  (314 95)  LC_7 Logic Functioning bit


LogicTile_7_5

 (14 0)  (348 80)  (348 80)  routing T_7_5.wire_logic_cluster/lc_0/out <X> T_7_5.lc_trk_g0_0
 (21 0)  (355 80)  (355 80)  routing T_7_5.wire_logic_cluster/lc_3/out <X> T_7_5.lc_trk_g0_3
 (22 0)  (356 80)  (356 80)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (361 80)  (361 80)  routing T_7_5.lc_trk_g3_6 <X> T_7_5.wire_logic_cluster/lc_0/in_1
 (28 0)  (362 80)  (362 80)  routing T_7_5.lc_trk_g3_6 <X> T_7_5.wire_logic_cluster/lc_0/in_1
 (29 0)  (363 80)  (363 80)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (364 80)  (364 80)  routing T_7_5.lc_trk_g3_6 <X> T_7_5.wire_logic_cluster/lc_0/in_1
 (32 0)  (366 80)  (366 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (367 80)  (367 80)  routing T_7_5.lc_trk_g3_0 <X> T_7_5.wire_logic_cluster/lc_0/in_3
 (34 0)  (368 80)  (368 80)  routing T_7_5.lc_trk_g3_0 <X> T_7_5.wire_logic_cluster/lc_0/in_3
 (38 0)  (372 80)  (372 80)  LC_0 Logic Functioning bit
 (41 0)  (375 80)  (375 80)  LC_0 Logic Functioning bit
 (42 0)  (376 80)  (376 80)  LC_0 Logic Functioning bit
 (45 0)  (379 80)  (379 80)  LC_0 Logic Functioning bit
 (48 0)  (382 80)  (382 80)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (17 1)  (351 81)  (351 81)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (363 81)  (363 81)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (364 81)  (364 81)  routing T_7_5.lc_trk_g3_6 <X> T_7_5.wire_logic_cluster/lc_0/in_1
 (32 1)  (366 81)  (366 81)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (367 81)  (367 81)  routing T_7_5.lc_trk_g3_1 <X> T_7_5.input_2_0
 (34 1)  (368 81)  (368 81)  routing T_7_5.lc_trk_g3_1 <X> T_7_5.input_2_0
 (39 1)  (373 81)  (373 81)  LC_0 Logic Functioning bit
 (40 1)  (374 81)  (374 81)  LC_0 Logic Functioning bit
 (42 1)  (376 81)  (376 81)  LC_0 Logic Functioning bit
 (44 1)  (378 81)  (378 81)  LC_0 Logic Functioning bit
 (1 2)  (335 82)  (335 82)  routing T_7_5.glb_netwk_4 <X> T_7_5.wire_logic_cluster/lc_7/clk
 (2 2)  (336 82)  (336 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (26 2)  (360 82)  (360 82)  routing T_7_5.lc_trk_g3_4 <X> T_7_5.wire_logic_cluster/lc_1/in_0
 (29 2)  (363 82)  (363 82)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (365 82)  (365 82)  routing T_7_5.lc_trk_g1_7 <X> T_7_5.wire_logic_cluster/lc_1/in_3
 (32 2)  (366 82)  (366 82)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (368 82)  (368 82)  routing T_7_5.lc_trk_g1_7 <X> T_7_5.wire_logic_cluster/lc_1/in_3
 (36 2)  (370 82)  (370 82)  LC_1 Logic Functioning bit
 (38 2)  (372 82)  (372 82)  LC_1 Logic Functioning bit
 (45 2)  (379 82)  (379 82)  LC_1 Logic Functioning bit
 (48 2)  (382 82)  (382 82)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (27 3)  (361 83)  (361 83)  routing T_7_5.lc_trk_g3_4 <X> T_7_5.wire_logic_cluster/lc_1/in_0
 (28 3)  (362 83)  (362 83)  routing T_7_5.lc_trk_g3_4 <X> T_7_5.wire_logic_cluster/lc_1/in_0
 (29 3)  (363 83)  (363 83)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (365 83)  (365 83)  routing T_7_5.lc_trk_g1_7 <X> T_7_5.wire_logic_cluster/lc_1/in_3
 (14 4)  (348 84)  (348 84)  routing T_7_5.wire_logic_cluster/lc_0/out <X> T_7_5.lc_trk_g1_0
 (28 4)  (362 84)  (362 84)  routing T_7_5.lc_trk_g2_1 <X> T_7_5.wire_logic_cluster/lc_2/in_1
 (29 4)  (363 84)  (363 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (366 84)  (366 84)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (367 84)  (367 84)  routing T_7_5.lc_trk_g3_2 <X> T_7_5.wire_logic_cluster/lc_2/in_3
 (34 4)  (368 84)  (368 84)  routing T_7_5.lc_trk_g3_2 <X> T_7_5.wire_logic_cluster/lc_2/in_3
 (35 4)  (369 84)  (369 84)  routing T_7_5.lc_trk_g3_7 <X> T_7_5.input_2_2
 (36 4)  (370 84)  (370 84)  LC_2 Logic Functioning bit
 (37 4)  (371 84)  (371 84)  LC_2 Logic Functioning bit
 (38 4)  (372 84)  (372 84)  LC_2 Logic Functioning bit
 (39 4)  (373 84)  (373 84)  LC_2 Logic Functioning bit
 (43 4)  (377 84)  (377 84)  LC_2 Logic Functioning bit
 (45 4)  (379 84)  (379 84)  LC_2 Logic Functioning bit
 (48 4)  (382 84)  (382 84)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (17 5)  (351 85)  (351 85)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (29 5)  (363 85)  (363 85)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (365 85)  (365 85)  routing T_7_5.lc_trk_g3_2 <X> T_7_5.wire_logic_cluster/lc_2/in_3
 (32 5)  (366 85)  (366 85)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (367 85)  (367 85)  routing T_7_5.lc_trk_g3_7 <X> T_7_5.input_2_2
 (34 5)  (368 85)  (368 85)  routing T_7_5.lc_trk_g3_7 <X> T_7_5.input_2_2
 (35 5)  (369 85)  (369 85)  routing T_7_5.lc_trk_g3_7 <X> T_7_5.input_2_2
 (36 5)  (370 85)  (370 85)  LC_2 Logic Functioning bit
 (38 5)  (372 85)  (372 85)  LC_2 Logic Functioning bit
 (39 5)  (373 85)  (373 85)  LC_2 Logic Functioning bit
 (53 5)  (387 85)  (387 85)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 6)  (348 86)  (348 86)  routing T_7_5.wire_logic_cluster/lc_4/out <X> T_7_5.lc_trk_g1_4
 (21 6)  (355 86)  (355 86)  routing T_7_5.bnr_op_7 <X> T_7_5.lc_trk_g1_7
 (22 6)  (356 86)  (356 86)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (28 6)  (362 86)  (362 86)  routing T_7_5.lc_trk_g2_0 <X> T_7_5.wire_logic_cluster/lc_3/in_1
 (29 6)  (363 86)  (363 86)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (365 86)  (365 86)  routing T_7_5.lc_trk_g3_7 <X> T_7_5.wire_logic_cluster/lc_3/in_3
 (32 6)  (366 86)  (366 86)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (367 86)  (367 86)  routing T_7_5.lc_trk_g3_7 <X> T_7_5.wire_logic_cluster/lc_3/in_3
 (34 6)  (368 86)  (368 86)  routing T_7_5.lc_trk_g3_7 <X> T_7_5.wire_logic_cluster/lc_3/in_3
 (36 6)  (370 86)  (370 86)  LC_3 Logic Functioning bit
 (38 6)  (372 86)  (372 86)  LC_3 Logic Functioning bit
 (41 6)  (375 86)  (375 86)  LC_3 Logic Functioning bit
 (43 6)  (377 86)  (377 86)  LC_3 Logic Functioning bit
 (45 6)  (379 86)  (379 86)  LC_3 Logic Functioning bit
 (17 7)  (351 87)  (351 87)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (355 87)  (355 87)  routing T_7_5.bnr_op_7 <X> T_7_5.lc_trk_g1_7
 (26 7)  (360 87)  (360 87)  routing T_7_5.lc_trk_g0_3 <X> T_7_5.wire_logic_cluster/lc_3/in_0
 (29 7)  (363 87)  (363 87)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (365 87)  (365 87)  routing T_7_5.lc_trk_g3_7 <X> T_7_5.wire_logic_cluster/lc_3/in_3
 (32 7)  (366 87)  (366 87)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (368 87)  (368 87)  routing T_7_5.lc_trk_g1_0 <X> T_7_5.input_2_3
 (36 7)  (370 87)  (370 87)  LC_3 Logic Functioning bit
 (39 7)  (373 87)  (373 87)  LC_3 Logic Functioning bit
 (40 7)  (374 87)  (374 87)  LC_3 Logic Functioning bit
 (42 7)  (376 87)  (376 87)  LC_3 Logic Functioning bit
 (53 7)  (387 87)  (387 87)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (4 8)  (338 88)  (338 88)  routing T_7_5.sp4_h_l_37 <X> T_7_5.sp4_v_b_6
 (6 8)  (340 88)  (340 88)  routing T_7_5.sp4_h_l_37 <X> T_7_5.sp4_v_b_6
 (16 8)  (350 88)  (350 88)  routing T_7_5.sp4_v_b_33 <X> T_7_5.lc_trk_g2_1
 (17 8)  (351 88)  (351 88)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (352 88)  (352 88)  routing T_7_5.sp4_v_b_33 <X> T_7_5.lc_trk_g2_1
 (22 8)  (356 88)  (356 88)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (357 88)  (357 88)  routing T_7_5.sp4_h_r_27 <X> T_7_5.lc_trk_g2_3
 (24 8)  (358 88)  (358 88)  routing T_7_5.sp4_h_r_27 <X> T_7_5.lc_trk_g2_3
 (28 8)  (362 88)  (362 88)  routing T_7_5.lc_trk_g2_3 <X> T_7_5.wire_logic_cluster/lc_4/in_1
 (29 8)  (363 88)  (363 88)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (365 88)  (365 88)  routing T_7_5.lc_trk_g1_4 <X> T_7_5.wire_logic_cluster/lc_4/in_3
 (32 8)  (366 88)  (366 88)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (368 88)  (368 88)  routing T_7_5.lc_trk_g1_4 <X> T_7_5.wire_logic_cluster/lc_4/in_3
 (35 8)  (369 88)  (369 88)  routing T_7_5.lc_trk_g3_7 <X> T_7_5.input_2_4
 (36 8)  (370 88)  (370 88)  LC_4 Logic Functioning bit
 (37 8)  (371 88)  (371 88)  LC_4 Logic Functioning bit
 (38 8)  (372 88)  (372 88)  LC_4 Logic Functioning bit
 (39 8)  (373 88)  (373 88)  LC_4 Logic Functioning bit
 (43 8)  (377 88)  (377 88)  LC_4 Logic Functioning bit
 (45 8)  (379 88)  (379 88)  LC_4 Logic Functioning bit
 (46 8)  (380 88)  (380 88)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (53 8)  (387 88)  (387 88)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (2 9)  (336 89)  (336 89)  Column buffer control bit: LH_colbuf_cntl_4

 (5 9)  (339 89)  (339 89)  routing T_7_5.sp4_h_l_37 <X> T_7_5.sp4_v_b_6
 (14 9)  (348 89)  (348 89)  routing T_7_5.sp12_v_b_16 <X> T_7_5.lc_trk_g2_0
 (16 9)  (350 89)  (350 89)  routing T_7_5.sp12_v_b_16 <X> T_7_5.lc_trk_g2_0
 (17 9)  (351 89)  (351 89)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (18 9)  (352 89)  (352 89)  routing T_7_5.sp4_v_b_33 <X> T_7_5.lc_trk_g2_1
 (21 9)  (355 89)  (355 89)  routing T_7_5.sp4_h_r_27 <X> T_7_5.lc_trk_g2_3
 (29 9)  (363 89)  (363 89)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (364 89)  (364 89)  routing T_7_5.lc_trk_g2_3 <X> T_7_5.wire_logic_cluster/lc_4/in_1
 (32 9)  (366 89)  (366 89)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (367 89)  (367 89)  routing T_7_5.lc_trk_g3_7 <X> T_7_5.input_2_4
 (34 9)  (368 89)  (368 89)  routing T_7_5.lc_trk_g3_7 <X> T_7_5.input_2_4
 (35 9)  (369 89)  (369 89)  routing T_7_5.lc_trk_g3_7 <X> T_7_5.input_2_4
 (36 9)  (370 89)  (370 89)  LC_4 Logic Functioning bit
 (38 9)  (372 89)  (372 89)  LC_4 Logic Functioning bit
 (39 9)  (373 89)  (373 89)  LC_4 Logic Functioning bit
 (14 12)  (348 92)  (348 92)  routing T_7_5.sp4_h_l_21 <X> T_7_5.lc_trk_g3_0
 (15 12)  (349 92)  (349 92)  routing T_7_5.sp4_v_t_28 <X> T_7_5.lc_trk_g3_1
 (16 12)  (350 92)  (350 92)  routing T_7_5.sp4_v_t_28 <X> T_7_5.lc_trk_g3_1
 (17 12)  (351 92)  (351 92)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (25 12)  (359 92)  (359 92)  routing T_7_5.wire_logic_cluster/lc_2/out <X> T_7_5.lc_trk_g3_2
 (2 13)  (336 93)  (336 93)  Column buffer control bit: LH_colbuf_cntl_6

 (15 13)  (349 93)  (349 93)  routing T_7_5.sp4_h_l_21 <X> T_7_5.lc_trk_g3_0
 (16 13)  (350 93)  (350 93)  routing T_7_5.sp4_h_l_21 <X> T_7_5.lc_trk_g3_0
 (17 13)  (351 93)  (351 93)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (356 93)  (356 93)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (334 94)  (334 94)  routing T_7_5.glb_netwk_6 <X> T_7_5.wire_logic_cluster/lc_7/s_r
 (1 14)  (335 94)  (335 94)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (348 94)  (348 94)  routing T_7_5.sp4_v_b_36 <X> T_7_5.lc_trk_g3_4
 (22 14)  (356 94)  (356 94)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (0 15)  (334 95)  (334 95)  routing T_7_5.glb_netwk_6 <X> T_7_5.wire_logic_cluster/lc_7/s_r
 (4 15)  (338 95)  (338 95)  routing T_7_5.sp4_h_r_1 <X> T_7_5.sp4_h_l_44
 (6 15)  (340 95)  (340 95)  routing T_7_5.sp4_h_r_1 <X> T_7_5.sp4_h_l_44
 (14 15)  (348 95)  (348 95)  routing T_7_5.sp4_v_b_36 <X> T_7_5.lc_trk_g3_4
 (16 15)  (350 95)  (350 95)  routing T_7_5.sp4_v_b_36 <X> T_7_5.lc_trk_g3_4
 (17 15)  (351 95)  (351 95)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (21 15)  (355 95)  (355 95)  routing T_7_5.sp4_r_v_b_47 <X> T_7_5.lc_trk_g3_7
 (22 15)  (356 95)  (356 95)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (358 95)  (358 95)  routing T_7_5.tnr_op_6 <X> T_7_5.lc_trk_g3_6


LogicTile_8_5

 (15 0)  (403 80)  (403 80)  routing T_8_5.sp4_h_r_1 <X> T_8_5.lc_trk_g0_1
 (16 0)  (404 80)  (404 80)  routing T_8_5.sp4_h_r_1 <X> T_8_5.lc_trk_g0_1
 (17 0)  (405 80)  (405 80)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (22 0)  (410 80)  (410 80)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (412 80)  (412 80)  routing T_8_5.bot_op_3 <X> T_8_5.lc_trk_g0_3
 (29 0)  (417 80)  (417 80)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (420 80)  (420 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (421 80)  (421 80)  routing T_8_5.lc_trk_g2_1 <X> T_8_5.wire_logic_cluster/lc_0/in_3
 (39 0)  (427 80)  (427 80)  LC_0 Logic Functioning bit
 (42 0)  (430 80)  (430 80)  LC_0 Logic Functioning bit
 (45 0)  (433 80)  (433 80)  LC_0 Logic Functioning bit
 (46 0)  (434 80)  (434 80)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (15 1)  (403 81)  (403 81)  routing T_8_5.bot_op_0 <X> T_8_5.lc_trk_g0_0
 (17 1)  (405 81)  (405 81)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (18 1)  (406 81)  (406 81)  routing T_8_5.sp4_h_r_1 <X> T_8_5.lc_trk_g0_1
 (22 1)  (410 81)  (410 81)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (413 81)  (413 81)  routing T_8_5.sp4_r_v_b_33 <X> T_8_5.lc_trk_g0_2
 (27 1)  (415 81)  (415 81)  routing T_8_5.lc_trk_g1_1 <X> T_8_5.wire_logic_cluster/lc_0/in_0
 (29 1)  (417 81)  (417 81)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (420 81)  (420 81)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (423 81)  (423 81)  routing T_8_5.lc_trk_g0_2 <X> T_8_5.input_2_0
 (36 1)  (424 81)  (424 81)  LC_0 Logic Functioning bit
 (38 1)  (426 81)  (426 81)  LC_0 Logic Functioning bit
 (39 1)  (427 81)  (427 81)  LC_0 Logic Functioning bit
 (41 1)  (429 81)  (429 81)  LC_0 Logic Functioning bit
 (42 1)  (430 81)  (430 81)  LC_0 Logic Functioning bit
 (43 1)  (431 81)  (431 81)  LC_0 Logic Functioning bit
 (44 1)  (432 81)  (432 81)  LC_0 Logic Functioning bit
 (45 1)  (433 81)  (433 81)  LC_0 Logic Functioning bit
 (53 1)  (441 81)  (441 81)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (1 2)  (389 82)  (389 82)  routing T_8_5.glb_netwk_4 <X> T_8_5.wire_logic_cluster/lc_7/clk
 (2 2)  (390 82)  (390 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (22 2)  (410 82)  (410 82)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (411 82)  (411 82)  routing T_8_5.sp4_v_b_23 <X> T_8_5.lc_trk_g0_7
 (24 2)  (412 82)  (412 82)  routing T_8_5.sp4_v_b_23 <X> T_8_5.lc_trk_g0_7
 (27 2)  (415 82)  (415 82)  routing T_8_5.lc_trk_g1_1 <X> T_8_5.wire_logic_cluster/lc_1/in_1
 (29 2)  (417 82)  (417 82)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (420 82)  (420 82)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (421 82)  (421 82)  routing T_8_5.lc_trk_g2_2 <X> T_8_5.wire_logic_cluster/lc_1/in_3
 (39 2)  (427 82)  (427 82)  LC_1 Logic Functioning bit
 (42 2)  (430 82)  (430 82)  LC_1 Logic Functioning bit
 (45 2)  (433 82)  (433 82)  LC_1 Logic Functioning bit
 (46 2)  (434 82)  (434 82)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (29 3)  (417 83)  (417 83)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (419 83)  (419 83)  routing T_8_5.lc_trk_g2_2 <X> T_8_5.wire_logic_cluster/lc_1/in_3
 (32 3)  (420 83)  (420 83)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (422 83)  (422 83)  routing T_8_5.lc_trk_g1_2 <X> T_8_5.input_2_1
 (35 3)  (423 83)  (423 83)  routing T_8_5.lc_trk_g1_2 <X> T_8_5.input_2_1
 (37 3)  (425 83)  (425 83)  LC_1 Logic Functioning bit
 (38 3)  (426 83)  (426 83)  LC_1 Logic Functioning bit
 (39 3)  (427 83)  (427 83)  LC_1 Logic Functioning bit
 (40 3)  (428 83)  (428 83)  LC_1 Logic Functioning bit
 (42 3)  (430 83)  (430 83)  LC_1 Logic Functioning bit
 (43 3)  (431 83)  (431 83)  LC_1 Logic Functioning bit
 (44 3)  (432 83)  (432 83)  LC_1 Logic Functioning bit
 (45 3)  (433 83)  (433 83)  LC_1 Logic Functioning bit
 (1 4)  (389 84)  (389 84)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (15 4)  (403 84)  (403 84)  routing T_8_5.sp4_h_r_9 <X> T_8_5.lc_trk_g1_1
 (16 4)  (404 84)  (404 84)  routing T_8_5.sp4_h_r_9 <X> T_8_5.lc_trk_g1_1
 (17 4)  (405 84)  (405 84)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (406 84)  (406 84)  routing T_8_5.sp4_h_r_9 <X> T_8_5.lc_trk_g1_1
 (21 4)  (409 84)  (409 84)  routing T_8_5.sp12_h_r_3 <X> T_8_5.lc_trk_g1_3
 (22 4)  (410 84)  (410 84)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (412 84)  (412 84)  routing T_8_5.sp12_h_r_3 <X> T_8_5.lc_trk_g1_3
 (25 4)  (413 84)  (413 84)  routing T_8_5.sp4_h_l_7 <X> T_8_5.lc_trk_g1_2
 (29 4)  (417 84)  (417 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (418 84)  (418 84)  routing T_8_5.lc_trk_g0_7 <X> T_8_5.wire_logic_cluster/lc_2/in_1
 (32 4)  (420 84)  (420 84)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (424 84)  (424 84)  LC_2 Logic Functioning bit
 (38 4)  (426 84)  (426 84)  LC_2 Logic Functioning bit
 (0 5)  (388 85)  (388 85)  routing T_8_5.lc_trk_g1_3 <X> T_8_5.wire_logic_cluster/lc_7/cen
 (1 5)  (389 85)  (389 85)  routing T_8_5.lc_trk_g1_3 <X> T_8_5.wire_logic_cluster/lc_7/cen
 (21 5)  (409 85)  (409 85)  routing T_8_5.sp12_h_r_3 <X> T_8_5.lc_trk_g1_3
 (22 5)  (410 85)  (410 85)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (411 85)  (411 85)  routing T_8_5.sp4_h_l_7 <X> T_8_5.lc_trk_g1_2
 (24 5)  (412 85)  (412 85)  routing T_8_5.sp4_h_l_7 <X> T_8_5.lc_trk_g1_2
 (25 5)  (413 85)  (413 85)  routing T_8_5.sp4_h_l_7 <X> T_8_5.lc_trk_g1_2
 (29 5)  (417 85)  (417 85)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (418 85)  (418 85)  routing T_8_5.lc_trk_g0_7 <X> T_8_5.wire_logic_cluster/lc_2/in_1
 (31 5)  (419 85)  (419 85)  routing T_8_5.lc_trk_g0_3 <X> T_8_5.wire_logic_cluster/lc_2/in_3
 (14 8)  (402 88)  (402 88)  routing T_8_5.sp4_h_r_40 <X> T_8_5.lc_trk_g2_0
 (15 8)  (403 88)  (403 88)  routing T_8_5.rgt_op_1 <X> T_8_5.lc_trk_g2_1
 (17 8)  (405 88)  (405 88)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (406 88)  (406 88)  routing T_8_5.rgt_op_1 <X> T_8_5.lc_trk_g2_1
 (25 8)  (413 88)  (413 88)  routing T_8_5.rgt_op_2 <X> T_8_5.lc_trk_g2_2
 (2 9)  (390 89)  (390 89)  Column buffer control bit: LH_colbuf_cntl_4

 (14 9)  (402 89)  (402 89)  routing T_8_5.sp4_h_r_40 <X> T_8_5.lc_trk_g2_0
 (15 9)  (403 89)  (403 89)  routing T_8_5.sp4_h_r_40 <X> T_8_5.lc_trk_g2_0
 (16 9)  (404 89)  (404 89)  routing T_8_5.sp4_h_r_40 <X> T_8_5.lc_trk_g2_0
 (17 9)  (405 89)  (405 89)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (410 89)  (410 89)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (412 89)  (412 89)  routing T_8_5.rgt_op_2 <X> T_8_5.lc_trk_g2_2
 (14 10)  (402 90)  (402 90)  routing T_8_5.sp4_h_r_44 <X> T_8_5.lc_trk_g2_4
 (22 10)  (410 90)  (410 90)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (414 90)  (414 90)  routing T_8_5.lc_trk_g2_7 <X> T_8_5.wire_logic_cluster/lc_5/in_0
 (28 10)  (416 90)  (416 90)  routing T_8_5.lc_trk_g2_0 <X> T_8_5.wire_logic_cluster/lc_5/in_1
 (29 10)  (417 90)  (417 90)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (419 90)  (419 90)  routing T_8_5.lc_trk_g2_4 <X> T_8_5.wire_logic_cluster/lc_5/in_3
 (32 10)  (420 90)  (420 90)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (421 90)  (421 90)  routing T_8_5.lc_trk_g2_4 <X> T_8_5.wire_logic_cluster/lc_5/in_3
 (36 10)  (424 90)  (424 90)  LC_5 Logic Functioning bit
 (37 10)  (425 90)  (425 90)  LC_5 Logic Functioning bit
 (38 10)  (426 90)  (426 90)  LC_5 Logic Functioning bit
 (39 10)  (427 90)  (427 90)  LC_5 Logic Functioning bit
 (46 10)  (434 90)  (434 90)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (9 11)  (397 91)  (397 91)  routing T_8_5.sp4_v_b_11 <X> T_8_5.sp4_v_t_42
 (10 11)  (398 91)  (398 91)  routing T_8_5.sp4_v_b_11 <X> T_8_5.sp4_v_t_42
 (14 11)  (402 91)  (402 91)  routing T_8_5.sp4_h_r_44 <X> T_8_5.lc_trk_g2_4
 (15 11)  (403 91)  (403 91)  routing T_8_5.sp4_h_r_44 <X> T_8_5.lc_trk_g2_4
 (16 11)  (404 91)  (404 91)  routing T_8_5.sp4_h_r_44 <X> T_8_5.lc_trk_g2_4
 (17 11)  (405 91)  (405 91)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (21 11)  (409 91)  (409 91)  routing T_8_5.sp4_r_v_b_39 <X> T_8_5.lc_trk_g2_7
 (26 11)  (414 91)  (414 91)  routing T_8_5.lc_trk_g2_7 <X> T_8_5.wire_logic_cluster/lc_5/in_0
 (28 11)  (416 91)  (416 91)  routing T_8_5.lc_trk_g2_7 <X> T_8_5.wire_logic_cluster/lc_5/in_0
 (29 11)  (417 91)  (417 91)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (36 11)  (424 91)  (424 91)  LC_5 Logic Functioning bit
 (37 11)  (425 91)  (425 91)  LC_5 Logic Functioning bit
 (38 11)  (426 91)  (426 91)  LC_5 Logic Functioning bit
 (39 11)  (427 91)  (427 91)  LC_5 Logic Functioning bit
 (40 11)  (428 91)  (428 91)  LC_5 Logic Functioning bit
 (42 11)  (430 91)  (430 91)  LC_5 Logic Functioning bit
 (36 12)  (424 92)  (424 92)  LC_6 Logic Functioning bit
 (37 12)  (425 92)  (425 92)  LC_6 Logic Functioning bit
 (38 12)  (426 92)  (426 92)  LC_6 Logic Functioning bit
 (39 12)  (427 92)  (427 92)  LC_6 Logic Functioning bit
 (40 12)  (428 92)  (428 92)  LC_6 Logic Functioning bit
 (41 12)  (429 92)  (429 92)  LC_6 Logic Functioning bit
 (42 12)  (430 92)  (430 92)  LC_6 Logic Functioning bit
 (43 12)  (431 92)  (431 92)  LC_6 Logic Functioning bit
 (2 13)  (390 93)  (390 93)  Column buffer control bit: LH_colbuf_cntl_6

 (36 13)  (424 93)  (424 93)  LC_6 Logic Functioning bit
 (37 13)  (425 93)  (425 93)  LC_6 Logic Functioning bit
 (38 13)  (426 93)  (426 93)  LC_6 Logic Functioning bit
 (39 13)  (427 93)  (427 93)  LC_6 Logic Functioning bit
 (40 13)  (428 93)  (428 93)  LC_6 Logic Functioning bit
 (41 13)  (429 93)  (429 93)  LC_6 Logic Functioning bit
 (42 13)  (430 93)  (430 93)  LC_6 Logic Functioning bit
 (43 13)  (431 93)  (431 93)  LC_6 Logic Functioning bit
 (46 13)  (434 93)  (434 93)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (388 94)  (388 94)  routing T_8_5.glb_netwk_6 <X> T_8_5.wire_logic_cluster/lc_7/s_r
 (1 14)  (389 94)  (389 94)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (11 14)  (399 94)  (399 94)  routing T_8_5.sp4_v_b_3 <X> T_8_5.sp4_v_t_46
 (13 14)  (401 94)  (401 94)  routing T_8_5.sp4_v_b_3 <X> T_8_5.sp4_v_t_46
 (0 15)  (388 95)  (388 95)  routing T_8_5.glb_netwk_6 <X> T_8_5.wire_logic_cluster/lc_7/s_r
 (2 15)  (390 95)  (390 95)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_9_5

 (14 0)  (456 80)  (456 80)  routing T_9_5.lft_op_0 <X> T_9_5.lc_trk_g0_0
 (15 0)  (457 80)  (457 80)  routing T_9_5.lft_op_1 <X> T_9_5.lc_trk_g0_1
 (17 0)  (459 80)  (459 80)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (460 80)  (460 80)  routing T_9_5.lft_op_1 <X> T_9_5.lc_trk_g0_1
 (27 0)  (469 80)  (469 80)  routing T_9_5.lc_trk_g1_6 <X> T_9_5.wire_logic_cluster/lc_0/in_1
 (29 0)  (471 80)  (471 80)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (472 80)  (472 80)  routing T_9_5.lc_trk_g1_6 <X> T_9_5.wire_logic_cluster/lc_0/in_1
 (44 0)  (486 80)  (486 80)  LC_0 Logic Functioning bit
 (15 1)  (457 81)  (457 81)  routing T_9_5.lft_op_0 <X> T_9_5.lc_trk_g0_0
 (17 1)  (459 81)  (459 81)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (30 1)  (472 81)  (472 81)  routing T_9_5.lc_trk_g1_6 <X> T_9_5.wire_logic_cluster/lc_0/in_1
 (50 1)  (492 81)  (492 81)  Carry_In_Mux bit 

 (1 2)  (443 82)  (443 82)  routing T_9_5.glb_netwk_4 <X> T_9_5.wire_logic_cluster/lc_7/clk
 (2 2)  (444 82)  (444 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (14 2)  (456 82)  (456 82)  routing T_9_5.sp4_h_l_1 <X> T_9_5.lc_trk_g0_4
 (29 2)  (471 82)  (471 82)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (474 82)  (474 82)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (478 82)  (478 82)  LC_1 Logic Functioning bit
 (37 2)  (479 82)  (479 82)  LC_1 Logic Functioning bit
 (38 2)  (480 82)  (480 82)  LC_1 Logic Functioning bit
 (39 2)  (481 82)  (481 82)  LC_1 Logic Functioning bit
 (44 2)  (486 82)  (486 82)  LC_1 Logic Functioning bit
 (15 3)  (457 83)  (457 83)  routing T_9_5.sp4_h_l_1 <X> T_9_5.lc_trk_g0_4
 (16 3)  (458 83)  (458 83)  routing T_9_5.sp4_h_l_1 <X> T_9_5.lc_trk_g0_4
 (17 3)  (459 83)  (459 83)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (36 3)  (478 83)  (478 83)  LC_1 Logic Functioning bit
 (37 3)  (479 83)  (479 83)  LC_1 Logic Functioning bit
 (38 3)  (480 83)  (480 83)  LC_1 Logic Functioning bit
 (39 3)  (481 83)  (481 83)  LC_1 Logic Functioning bit
 (0 4)  (442 84)  (442 84)  routing T_9_5.lc_trk_g3_3 <X> T_9_5.wire_logic_cluster/lc_7/cen
 (1 4)  (443 84)  (443 84)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (29 4)  (471 84)  (471 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (474 84)  (474 84)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (478 84)  (478 84)  LC_2 Logic Functioning bit
 (37 4)  (479 84)  (479 84)  LC_2 Logic Functioning bit
 (38 4)  (480 84)  (480 84)  LC_2 Logic Functioning bit
 (39 4)  (481 84)  (481 84)  LC_2 Logic Functioning bit
 (44 4)  (486 84)  (486 84)  LC_2 Logic Functioning bit
 (0 5)  (442 85)  (442 85)  routing T_9_5.lc_trk_g3_3 <X> T_9_5.wire_logic_cluster/lc_7/cen
 (1 5)  (443 85)  (443 85)  routing T_9_5.lc_trk_g3_3 <X> T_9_5.wire_logic_cluster/lc_7/cen
 (36 5)  (478 85)  (478 85)  LC_2 Logic Functioning bit
 (37 5)  (479 85)  (479 85)  LC_2 Logic Functioning bit
 (38 5)  (480 85)  (480 85)  LC_2 Logic Functioning bit
 (39 5)  (481 85)  (481 85)  LC_2 Logic Functioning bit
 (28 6)  (470 86)  (470 86)  routing T_9_5.lc_trk_g2_2 <X> T_9_5.wire_logic_cluster/lc_3/in_1
 (29 6)  (471 86)  (471 86)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (474 86)  (474 86)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (478 86)  (478 86)  LC_3 Logic Functioning bit
 (37 6)  (479 86)  (479 86)  LC_3 Logic Functioning bit
 (38 6)  (480 86)  (480 86)  LC_3 Logic Functioning bit
 (39 6)  (481 86)  (481 86)  LC_3 Logic Functioning bit
 (44 6)  (486 86)  (486 86)  LC_3 Logic Functioning bit
 (46 6)  (488 86)  (488 86)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (456 87)  (456 87)  routing T_9_5.sp4_h_r_4 <X> T_9_5.lc_trk_g1_4
 (15 7)  (457 87)  (457 87)  routing T_9_5.sp4_h_r_4 <X> T_9_5.lc_trk_g1_4
 (16 7)  (458 87)  (458 87)  routing T_9_5.sp4_h_r_4 <X> T_9_5.lc_trk_g1_4
 (17 7)  (459 87)  (459 87)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (22 7)  (464 87)  (464 87)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (465 87)  (465 87)  routing T_9_5.sp4_h_r_6 <X> T_9_5.lc_trk_g1_6
 (24 7)  (466 87)  (466 87)  routing T_9_5.sp4_h_r_6 <X> T_9_5.lc_trk_g1_6
 (25 7)  (467 87)  (467 87)  routing T_9_5.sp4_h_r_6 <X> T_9_5.lc_trk_g1_6
 (30 7)  (472 87)  (472 87)  routing T_9_5.lc_trk_g2_2 <X> T_9_5.wire_logic_cluster/lc_3/in_1
 (36 7)  (478 87)  (478 87)  LC_3 Logic Functioning bit
 (37 7)  (479 87)  (479 87)  LC_3 Logic Functioning bit
 (38 7)  (480 87)  (480 87)  LC_3 Logic Functioning bit
 (39 7)  (481 87)  (481 87)  LC_3 Logic Functioning bit
 (25 8)  (467 88)  (467 88)  routing T_9_5.sp4_h_r_42 <X> T_9_5.lc_trk_g2_2
 (26 8)  (468 88)  (468 88)  routing T_9_5.lc_trk_g0_4 <X> T_9_5.wire_logic_cluster/lc_4/in_0
 (27 8)  (469 88)  (469 88)  routing T_9_5.lc_trk_g1_4 <X> T_9_5.wire_logic_cluster/lc_4/in_1
 (29 8)  (471 88)  (471 88)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (472 88)  (472 88)  routing T_9_5.lc_trk_g1_4 <X> T_9_5.wire_logic_cluster/lc_4/in_1
 (32 8)  (474 88)  (474 88)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (477 88)  (477 88)  routing T_9_5.lc_trk_g2_4 <X> T_9_5.input_2_4
 (39 8)  (481 88)  (481 88)  LC_4 Logic Functioning bit
 (42 8)  (484 88)  (484 88)  LC_4 Logic Functioning bit
 (45 8)  (487 88)  (487 88)  LC_4 Logic Functioning bit
 (2 9)  (444 89)  (444 89)  Column buffer control bit: LH_colbuf_cntl_4

 (22 9)  (464 89)  (464 89)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (465 89)  (465 89)  routing T_9_5.sp4_h_r_42 <X> T_9_5.lc_trk_g2_2
 (24 9)  (466 89)  (466 89)  routing T_9_5.sp4_h_r_42 <X> T_9_5.lc_trk_g2_2
 (25 9)  (467 89)  (467 89)  routing T_9_5.sp4_h_r_42 <X> T_9_5.lc_trk_g2_2
 (29 9)  (471 89)  (471 89)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (474 89)  (474 89)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (475 89)  (475 89)  routing T_9_5.lc_trk_g2_4 <X> T_9_5.input_2_4
 (37 9)  (479 89)  (479 89)  LC_4 Logic Functioning bit
 (38 9)  (480 89)  (480 89)  LC_4 Logic Functioning bit
 (39 9)  (481 89)  (481 89)  LC_4 Logic Functioning bit
 (40 9)  (482 89)  (482 89)  LC_4 Logic Functioning bit
 (42 9)  (484 89)  (484 89)  LC_4 Logic Functioning bit
 (43 9)  (485 89)  (485 89)  LC_4 Logic Functioning bit
 (44 9)  (486 89)  (486 89)  LC_4 Logic Functioning bit
 (45 9)  (487 89)  (487 89)  LC_4 Logic Functioning bit
 (53 9)  (495 89)  (495 89)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (12 10)  (454 90)  (454 90)  routing T_9_5.sp4_v_t_45 <X> T_9_5.sp4_h_l_45
 (14 10)  (456 90)  (456 90)  routing T_9_5.wire_logic_cluster/lc_4/out <X> T_9_5.lc_trk_g2_4
 (11 11)  (453 91)  (453 91)  routing T_9_5.sp4_v_t_45 <X> T_9_5.sp4_h_l_45
 (17 11)  (459 91)  (459 91)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 12)  (464 92)  (464 92)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (465 92)  (465 92)  routing T_9_5.sp4_h_r_27 <X> T_9_5.lc_trk_g3_3
 (24 12)  (466 92)  (466 92)  routing T_9_5.sp4_h_r_27 <X> T_9_5.lc_trk_g3_3
 (2 13)  (444 93)  (444 93)  Column buffer control bit: LH_colbuf_cntl_6

 (21 13)  (463 93)  (463 93)  routing T_9_5.sp4_h_r_27 <X> T_9_5.lc_trk_g3_3
 (0 14)  (442 94)  (442 94)  routing T_9_5.glb_netwk_6 <X> T_9_5.wire_logic_cluster/lc_7/s_r
 (1 14)  (443 94)  (443 94)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (442 95)  (442 95)  routing T_9_5.glb_netwk_6 <X> T_9_5.wire_logic_cluster/lc_7/s_r
 (2 15)  (444 95)  (444 95)  Column buffer control bit: LH_colbuf_cntl_7



RAM_Tile_10_5

 (7 1)  (503 81)  (503 81)  Ram config bit: MEMB_Power_Up_Control

 (8 10)  (504 90)  (504 90)  routing T_10_5.sp4_h_r_11 <X> T_10_5.sp4_h_l_42
 (10 10)  (506 90)  (506 90)  routing T_10_5.sp4_h_r_11 <X> T_10_5.sp4_h_l_42
 (13 14)  (509 94)  (509 94)  routing T_10_5.sp4_h_r_11 <X> T_10_5.sp4_v_t_46
 (12 15)  (508 95)  (508 95)  routing T_10_5.sp4_h_r_11 <X> T_10_5.sp4_v_t_46


LogicTile_11_5

 (15 0)  (553 80)  (553 80)  routing T_11_5.sp4_h_r_9 <X> T_11_5.lc_trk_g0_1
 (16 0)  (554 80)  (554 80)  routing T_11_5.sp4_h_r_9 <X> T_11_5.lc_trk_g0_1
 (17 0)  (555 80)  (555 80)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (556 80)  (556 80)  routing T_11_5.sp4_h_r_9 <X> T_11_5.lc_trk_g0_1
 (22 0)  (560 80)  (560 80)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (27 0)  (565 80)  (565 80)  routing T_11_5.lc_trk_g1_2 <X> T_11_5.wire_logic_cluster/lc_0/in_1
 (29 0)  (567 80)  (567 80)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (569 80)  (569 80)  routing T_11_5.lc_trk_g2_5 <X> T_11_5.wire_logic_cluster/lc_0/in_3
 (32 0)  (570 80)  (570 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (571 80)  (571 80)  routing T_11_5.lc_trk_g2_5 <X> T_11_5.wire_logic_cluster/lc_0/in_3
 (40 0)  (578 80)  (578 80)  LC_0 Logic Functioning bit
 (42 0)  (580 80)  (580 80)  LC_0 Logic Functioning bit
 (47 0)  (585 80)  (585 80)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (22 1)  (560 81)  (560 81)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (563 81)  (563 81)  routing T_11_5.sp4_r_v_b_33 <X> T_11_5.lc_trk_g0_2
 (27 1)  (565 81)  (565 81)  routing T_11_5.lc_trk_g3_1 <X> T_11_5.wire_logic_cluster/lc_0/in_0
 (28 1)  (566 81)  (566 81)  routing T_11_5.lc_trk_g3_1 <X> T_11_5.wire_logic_cluster/lc_0/in_0
 (29 1)  (567 81)  (567 81)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (568 81)  (568 81)  routing T_11_5.lc_trk_g1_2 <X> T_11_5.wire_logic_cluster/lc_0/in_1
 (36 1)  (574 81)  (574 81)  LC_0 Logic Functioning bit
 (38 1)  (576 81)  (576 81)  LC_0 Logic Functioning bit
 (40 1)  (578 81)  (578 81)  LC_0 Logic Functioning bit
 (41 1)  (579 81)  (579 81)  LC_0 Logic Functioning bit
 (42 1)  (580 81)  (580 81)  LC_0 Logic Functioning bit
 (43 1)  (581 81)  (581 81)  LC_0 Logic Functioning bit
 (46 1)  (584 81)  (584 81)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (53 1)  (591 81)  (591 81)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (1 2)  (539 82)  (539 82)  routing T_11_5.glb_netwk_4 <X> T_11_5.wire_logic_cluster/lc_7/clk
 (2 2)  (540 82)  (540 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (28 2)  (566 82)  (566 82)  routing T_11_5.lc_trk_g2_0 <X> T_11_5.wire_logic_cluster/lc_1/in_1
 (29 2)  (567 82)  (567 82)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (570 82)  (570 82)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (571 82)  (571 82)  routing T_11_5.lc_trk_g3_3 <X> T_11_5.wire_logic_cluster/lc_1/in_3
 (34 2)  (572 82)  (572 82)  routing T_11_5.lc_trk_g3_3 <X> T_11_5.wire_logic_cluster/lc_1/in_3
 (36 2)  (574 82)  (574 82)  LC_1 Logic Functioning bit
 (27 3)  (565 83)  (565 83)  routing T_11_5.lc_trk_g1_0 <X> T_11_5.wire_logic_cluster/lc_1/in_0
 (29 3)  (567 83)  (567 83)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (569 83)  (569 83)  routing T_11_5.lc_trk_g3_3 <X> T_11_5.wire_logic_cluster/lc_1/in_3
 (32 3)  (570 83)  (570 83)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (573 83)  (573 83)  routing T_11_5.lc_trk_g0_3 <X> T_11_5.input_2_1
 (37 3)  (575 83)  (575 83)  LC_1 Logic Functioning bit
 (39 3)  (577 83)  (577 83)  LC_1 Logic Functioning bit
 (1 4)  (539 84)  (539 84)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (13 4)  (551 84)  (551 84)  routing T_11_5.sp4_h_l_40 <X> T_11_5.sp4_v_b_5
 (22 4)  (560 84)  (560 84)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (562 84)  (562 84)  routing T_11_5.bot_op_3 <X> T_11_5.lc_trk_g1_3
 (25 4)  (563 84)  (563 84)  routing T_11_5.sp4_v_b_10 <X> T_11_5.lc_trk_g1_2
 (32 4)  (570 84)  (570 84)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (572 84)  (572 84)  routing T_11_5.lc_trk_g1_0 <X> T_11_5.wire_logic_cluster/lc_2/in_3
 (36 4)  (574 84)  (574 84)  LC_2 Logic Functioning bit
 (37 4)  (575 84)  (575 84)  LC_2 Logic Functioning bit
 (38 4)  (576 84)  (576 84)  LC_2 Logic Functioning bit
 (41 4)  (579 84)  (579 84)  LC_2 Logic Functioning bit
 (1 5)  (539 85)  (539 85)  routing T_11_5.lc_trk_g0_2 <X> T_11_5.wire_logic_cluster/lc_7/cen
 (12 5)  (550 85)  (550 85)  routing T_11_5.sp4_h_l_40 <X> T_11_5.sp4_v_b_5
 (15 5)  (553 85)  (553 85)  routing T_11_5.bot_op_0 <X> T_11_5.lc_trk_g1_0
 (17 5)  (555 85)  (555 85)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (560 85)  (560 85)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (561 85)  (561 85)  routing T_11_5.sp4_v_b_10 <X> T_11_5.lc_trk_g1_2
 (25 5)  (563 85)  (563 85)  routing T_11_5.sp4_v_b_10 <X> T_11_5.lc_trk_g1_2
 (26 5)  (564 85)  (564 85)  routing T_11_5.lc_trk_g1_3 <X> T_11_5.wire_logic_cluster/lc_2/in_0
 (27 5)  (565 85)  (565 85)  routing T_11_5.lc_trk_g1_3 <X> T_11_5.wire_logic_cluster/lc_2/in_0
 (29 5)  (567 85)  (567 85)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (570 85)  (570 85)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (571 85)  (571 85)  routing T_11_5.lc_trk_g3_3 <X> T_11_5.input_2_2
 (34 5)  (572 85)  (572 85)  routing T_11_5.lc_trk_g3_3 <X> T_11_5.input_2_2
 (35 5)  (573 85)  (573 85)  routing T_11_5.lc_trk_g3_3 <X> T_11_5.input_2_2
 (36 5)  (574 85)  (574 85)  LC_2 Logic Functioning bit
 (37 5)  (575 85)  (575 85)  LC_2 Logic Functioning bit
 (39 5)  (577 85)  (577 85)  LC_2 Logic Functioning bit
 (40 5)  (578 85)  (578 85)  LC_2 Logic Functioning bit
 (47 5)  (585 85)  (585 85)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (5 6)  (543 86)  (543 86)  routing T_11_5.sp4_h_r_0 <X> T_11_5.sp4_h_l_38
 (21 6)  (559 86)  (559 86)  routing T_11_5.wire_logic_cluster/lc_7/out <X> T_11_5.lc_trk_g1_7
 (22 6)  (560 86)  (560 86)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (564 86)  (564 86)  routing T_11_5.lc_trk_g3_6 <X> T_11_5.wire_logic_cluster/lc_3/in_0
 (28 6)  (566 86)  (566 86)  routing T_11_5.lc_trk_g2_6 <X> T_11_5.wire_logic_cluster/lc_3/in_1
 (29 6)  (567 86)  (567 86)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (568 86)  (568 86)  routing T_11_5.lc_trk_g2_6 <X> T_11_5.wire_logic_cluster/lc_3/in_1
 (32 6)  (570 86)  (570 86)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (571 86)  (571 86)  routing T_11_5.lc_trk_g3_3 <X> T_11_5.wire_logic_cluster/lc_3/in_3
 (34 6)  (572 86)  (572 86)  routing T_11_5.lc_trk_g3_3 <X> T_11_5.wire_logic_cluster/lc_3/in_3
 (37 6)  (575 86)  (575 86)  LC_3 Logic Functioning bit
 (39 6)  (577 86)  (577 86)  LC_3 Logic Functioning bit
 (41 6)  (579 86)  (579 86)  LC_3 Logic Functioning bit
 (42 6)  (580 86)  (580 86)  LC_3 Logic Functioning bit
 (45 6)  (583 86)  (583 86)  LC_3 Logic Functioning bit
 (46 6)  (584 86)  (584 86)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (588 86)  (588 86)  Cascade bit: LH_LC03_inmux02_5

 (4 7)  (542 87)  (542 87)  routing T_11_5.sp4_h_r_0 <X> T_11_5.sp4_h_l_38
 (26 7)  (564 87)  (564 87)  routing T_11_5.lc_trk_g3_6 <X> T_11_5.wire_logic_cluster/lc_3/in_0
 (27 7)  (565 87)  (565 87)  routing T_11_5.lc_trk_g3_6 <X> T_11_5.wire_logic_cluster/lc_3/in_0
 (28 7)  (566 87)  (566 87)  routing T_11_5.lc_trk_g3_6 <X> T_11_5.wire_logic_cluster/lc_3/in_0
 (29 7)  (567 87)  (567 87)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (568 87)  (568 87)  routing T_11_5.lc_trk_g2_6 <X> T_11_5.wire_logic_cluster/lc_3/in_1
 (31 7)  (569 87)  (569 87)  routing T_11_5.lc_trk_g3_3 <X> T_11_5.wire_logic_cluster/lc_3/in_3
 (37 7)  (575 87)  (575 87)  LC_3 Logic Functioning bit
 (38 7)  (576 87)  (576 87)  LC_3 Logic Functioning bit
 (40 7)  (578 87)  (578 87)  LC_3 Logic Functioning bit
 (42 7)  (580 87)  (580 87)  LC_3 Logic Functioning bit
 (44 7)  (582 87)  (582 87)  LC_3 Logic Functioning bit
 (45 7)  (583 87)  (583 87)  LC_3 Logic Functioning bit
 (51 7)  (589 87)  (589 87)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (25 8)  (563 88)  (563 88)  routing T_11_5.wire_logic_cluster/lc_2/out <X> T_11_5.lc_trk_g2_2
 (29 8)  (567 88)  (567 88)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (570 88)  (570 88)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (572 88)  (572 88)  routing T_11_5.lc_trk_g1_0 <X> T_11_5.wire_logic_cluster/lc_4/in_3
 (2 9)  (540 89)  (540 89)  Column buffer control bit: LH_colbuf_cntl_4

 (8 9)  (546 89)  (546 89)  routing T_11_5.sp4_h_l_42 <X> T_11_5.sp4_v_b_7
 (9 9)  (547 89)  (547 89)  routing T_11_5.sp4_h_l_42 <X> T_11_5.sp4_v_b_7
 (14 9)  (552 89)  (552 89)  routing T_11_5.sp4_r_v_b_32 <X> T_11_5.lc_trk_g2_0
 (17 9)  (555 89)  (555 89)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (22 9)  (560 89)  (560 89)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (28 9)  (566 89)  (566 89)  routing T_11_5.lc_trk_g2_0 <X> T_11_5.wire_logic_cluster/lc_4/in_0
 (29 9)  (567 89)  (567 89)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (568 89)  (568 89)  routing T_11_5.lc_trk_g0_3 <X> T_11_5.wire_logic_cluster/lc_4/in_1
 (37 9)  (575 89)  (575 89)  LC_4 Logic Functioning bit
 (39 9)  (577 89)  (577 89)  LC_4 Logic Functioning bit
 (17 10)  (555 90)  (555 90)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (556 90)  (556 90)  routing T_11_5.wire_logic_cluster/lc_5/out <X> T_11_5.lc_trk_g2_5
 (25 10)  (563 90)  (563 90)  routing T_11_5.wire_logic_cluster/lc_6/out <X> T_11_5.lc_trk_g2_6
 (27 10)  (565 90)  (565 90)  routing T_11_5.lc_trk_g3_3 <X> T_11_5.wire_logic_cluster/lc_5/in_1
 (28 10)  (566 90)  (566 90)  routing T_11_5.lc_trk_g3_3 <X> T_11_5.wire_logic_cluster/lc_5/in_1
 (29 10)  (567 90)  (567 90)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (570 90)  (570 90)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (572 90)  (572 90)  routing T_11_5.lc_trk_g1_3 <X> T_11_5.wire_logic_cluster/lc_5/in_3
 (38 10)  (576 90)  (576 90)  LC_5 Logic Functioning bit
 (40 10)  (578 90)  (578 90)  LC_5 Logic Functioning bit
 (41 10)  (579 90)  (579 90)  LC_5 Logic Functioning bit
 (42 10)  (580 90)  (580 90)  LC_5 Logic Functioning bit
 (50 10)  (588 90)  (588 90)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (560 91)  (560 91)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (30 11)  (568 91)  (568 91)  routing T_11_5.lc_trk_g3_3 <X> T_11_5.wire_logic_cluster/lc_5/in_1
 (31 11)  (569 91)  (569 91)  routing T_11_5.lc_trk_g1_3 <X> T_11_5.wire_logic_cluster/lc_5/in_3
 (38 11)  (576 91)  (576 91)  LC_5 Logic Functioning bit
 (40 11)  (578 91)  (578 91)  LC_5 Logic Functioning bit
 (41 11)  (579 91)  (579 91)  LC_5 Logic Functioning bit
 (42 11)  (580 91)  (580 91)  LC_5 Logic Functioning bit
 (17 12)  (555 92)  (555 92)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (556 92)  (556 92)  routing T_11_5.wire_logic_cluster/lc_1/out <X> T_11_5.lc_trk_g3_1
 (21 12)  (559 92)  (559 92)  routing T_11_5.wire_logic_cluster/lc_3/out <X> T_11_5.lc_trk_g3_3
 (22 12)  (560 92)  (560 92)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (29 12)  (567 92)  (567 92)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (570 92)  (570 92)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (572 92)  (572 92)  routing T_11_5.lc_trk_g1_0 <X> T_11_5.wire_logic_cluster/lc_6/in_3
 (46 12)  (584 92)  (584 92)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (2 13)  (540 93)  (540 93)  Column buffer control bit: LH_colbuf_cntl_6

 (4 13)  (542 93)  (542 93)  routing T_11_5.sp4_h_l_36 <X> T_11_5.sp4_h_r_9
 (6 13)  (544 93)  (544 93)  routing T_11_5.sp4_h_l_36 <X> T_11_5.sp4_h_r_9
 (26 13)  (564 93)  (564 93)  routing T_11_5.lc_trk_g3_3 <X> T_11_5.wire_logic_cluster/lc_6/in_0
 (27 13)  (565 93)  (565 93)  routing T_11_5.lc_trk_g3_3 <X> T_11_5.wire_logic_cluster/lc_6/in_0
 (28 13)  (566 93)  (566 93)  routing T_11_5.lc_trk_g3_3 <X> T_11_5.wire_logic_cluster/lc_6/in_0
 (29 13)  (567 93)  (567 93)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (568 93)  (568 93)  routing T_11_5.lc_trk_g0_3 <X> T_11_5.wire_logic_cluster/lc_6/in_1
 (32 13)  (570 93)  (570 93)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (571 93)  (571 93)  routing T_11_5.lc_trk_g2_0 <X> T_11_5.input_2_6
 (37 13)  (575 93)  (575 93)  LC_6 Logic Functioning bit
 (47 13)  (585 93)  (585 93)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (48 13)  (586 93)  (586 93)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (52 13)  (590 93)  (590 93)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (538 94)  (538 94)  routing T_11_5.glb_netwk_6 <X> T_11_5.wire_logic_cluster/lc_7/s_r
 (1 14)  (539 94)  (539 94)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (25 14)  (563 94)  (563 94)  routing T_11_5.sp4_h_r_46 <X> T_11_5.lc_trk_g3_6
 (28 14)  (566 94)  (566 94)  routing T_11_5.lc_trk_g2_2 <X> T_11_5.wire_logic_cluster/lc_7/in_1
 (29 14)  (567 94)  (567 94)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (569 94)  (569 94)  routing T_11_5.lc_trk_g1_7 <X> T_11_5.wire_logic_cluster/lc_7/in_3
 (32 14)  (570 94)  (570 94)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (572 94)  (572 94)  routing T_11_5.lc_trk_g1_7 <X> T_11_5.wire_logic_cluster/lc_7/in_3
 (37 14)  (575 94)  (575 94)  LC_7 Logic Functioning bit
 (38 14)  (576 94)  (576 94)  LC_7 Logic Functioning bit
 (39 14)  (577 94)  (577 94)  LC_7 Logic Functioning bit
 (41 14)  (579 94)  (579 94)  LC_7 Logic Functioning bit
 (45 14)  (583 94)  (583 94)  LC_7 Logic Functioning bit
 (46 14)  (584 94)  (584 94)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (50 14)  (588 94)  (588 94)  Cascade bit: LH_LC07_inmux02_5

 (0 15)  (538 95)  (538 95)  routing T_11_5.glb_netwk_6 <X> T_11_5.wire_logic_cluster/lc_7/s_r
 (22 15)  (560 95)  (560 95)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (561 95)  (561 95)  routing T_11_5.sp4_h_r_46 <X> T_11_5.lc_trk_g3_6
 (24 15)  (562 95)  (562 95)  routing T_11_5.sp4_h_r_46 <X> T_11_5.lc_trk_g3_6
 (25 15)  (563 95)  (563 95)  routing T_11_5.sp4_h_r_46 <X> T_11_5.lc_trk_g3_6
 (29 15)  (567 95)  (567 95)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (568 95)  (568 95)  routing T_11_5.lc_trk_g2_2 <X> T_11_5.wire_logic_cluster/lc_7/in_1
 (31 15)  (569 95)  (569 95)  routing T_11_5.lc_trk_g1_7 <X> T_11_5.wire_logic_cluster/lc_7/in_3
 (38 15)  (576 95)  (576 95)  LC_7 Logic Functioning bit
 (40 15)  (578 95)  (578 95)  LC_7 Logic Functioning bit
 (41 15)  (579 95)  (579 95)  LC_7 Logic Functioning bit
 (42 15)  (580 95)  (580 95)  LC_7 Logic Functioning bit
 (44 15)  (582 95)  (582 95)  LC_7 Logic Functioning bit
 (45 15)  (583 95)  (583 95)  LC_7 Logic Functioning bit


LogicTile_12_5

 (31 0)  (623 80)  (623 80)  routing T_12_5.lc_trk_g1_4 <X> T_12_5.wire_logic_cluster/lc_0/in_3
 (32 0)  (624 80)  (624 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (626 80)  (626 80)  routing T_12_5.lc_trk_g1_4 <X> T_12_5.wire_logic_cluster/lc_0/in_3
 (36 0)  (628 80)  (628 80)  LC_0 Logic Functioning bit
 (37 0)  (629 80)  (629 80)  LC_0 Logic Functioning bit
 (38 0)  (630 80)  (630 80)  LC_0 Logic Functioning bit
 (39 0)  (631 80)  (631 80)  LC_0 Logic Functioning bit
 (45 0)  (637 80)  (637 80)  LC_0 Logic Functioning bit
 (48 0)  (640 80)  (640 80)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (13 1)  (605 81)  (605 81)  routing T_12_5.sp4_v_t_44 <X> T_12_5.sp4_h_r_2
 (22 1)  (614 81)  (614 81)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (615 81)  (615 81)  routing T_12_5.sp4_h_r_2 <X> T_12_5.lc_trk_g0_2
 (24 1)  (616 81)  (616 81)  routing T_12_5.sp4_h_r_2 <X> T_12_5.lc_trk_g0_2
 (25 1)  (617 81)  (617 81)  routing T_12_5.sp4_h_r_2 <X> T_12_5.lc_trk_g0_2
 (36 1)  (628 81)  (628 81)  LC_0 Logic Functioning bit
 (37 1)  (629 81)  (629 81)  LC_0 Logic Functioning bit
 (38 1)  (630 81)  (630 81)  LC_0 Logic Functioning bit
 (39 1)  (631 81)  (631 81)  LC_0 Logic Functioning bit
 (1 2)  (593 82)  (593 82)  routing T_12_5.glb_netwk_4 <X> T_12_5.wire_logic_cluster/lc_7/clk
 (2 2)  (594 82)  (594 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (1 4)  (593 84)  (593 84)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (593 85)  (593 85)  routing T_12_5.lc_trk_g0_2 <X> T_12_5.wire_logic_cluster/lc_7/cen
 (14 6)  (606 86)  (606 86)  routing T_12_5.sp4_h_l_9 <X> T_12_5.lc_trk_g1_4
 (14 7)  (606 87)  (606 87)  routing T_12_5.sp4_h_l_9 <X> T_12_5.lc_trk_g1_4
 (15 7)  (607 87)  (607 87)  routing T_12_5.sp4_h_l_9 <X> T_12_5.lc_trk_g1_4
 (16 7)  (608 87)  (608 87)  routing T_12_5.sp4_h_l_9 <X> T_12_5.lc_trk_g1_4
 (17 7)  (609 87)  (609 87)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (2 9)  (594 89)  (594 89)  Column buffer control bit: LH_colbuf_cntl_4

 (2 13)  (594 93)  (594 93)  Column buffer control bit: LH_colbuf_cntl_6



IO_Tile_13_5

 (3 6)  (649 86)  (649 86)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 89)  (649 89)  IO control bit: IORIGHT_IE_0



IO_Tile_0_4

 (3 6)  (14 70)  (14 70)  IO control bit: BIOLEFT_IE_1

 (14 7)  (3 71)  (3 71)  routing T_0_4.span4_vert_t_14 <X> T_0_4.span4_vert_b_2
 (3 9)  (14 73)  (14 73)  IO control bit: BIOLEFT_IE_0



LogicTile_1_4

 (32 0)  (50 64)  (50 64)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (52 64)  (52 64)  routing T_1_4.lc_trk_g1_0 <X> T_1_4.wire_logic_cluster/lc_0/in_3
 (40 0)  (58 64)  (58 64)  LC_0 Logic Functioning bit
 (41 0)  (59 64)  (59 64)  LC_0 Logic Functioning bit
 (42 0)  (60 64)  (60 64)  LC_0 Logic Functioning bit
 (43 0)  (61 64)  (61 64)  LC_0 Logic Functioning bit
 (45 0)  (63 64)  (63 64)  LC_0 Logic Functioning bit
 (52 0)  (70 64)  (70 64)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (40 1)  (58 65)  (58 65)  LC_0 Logic Functioning bit
 (41 1)  (59 65)  (59 65)  LC_0 Logic Functioning bit
 (42 1)  (60 65)  (60 65)  LC_0 Logic Functioning bit
 (43 1)  (61 65)  (61 65)  LC_0 Logic Functioning bit
 (45 1)  (63 65)  (63 65)  LC_0 Logic Functioning bit
 (51 1)  (69 65)  (69 65)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (1 2)  (19 66)  (19 66)  routing T_1_4.glb_netwk_4 <X> T_1_4.wire_logic_cluster/lc_7/clk
 (2 2)  (20 66)  (20 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (27 2)  (45 66)  (45 66)  routing T_1_4.lc_trk_g1_5 <X> T_1_4.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 66)  (47 66)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (48 66)  (48 66)  routing T_1_4.lc_trk_g1_5 <X> T_1_4.wire_logic_cluster/lc_1/in_1
 (32 2)  (50 66)  (50 66)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (51 66)  (51 66)  routing T_1_4.lc_trk_g2_0 <X> T_1_4.wire_logic_cluster/lc_1/in_3
 (37 2)  (55 66)  (55 66)  LC_1 Logic Functioning bit
 (39 2)  (57 66)  (57 66)  LC_1 Logic Functioning bit
 (45 2)  (63 66)  (63 66)  LC_1 Logic Functioning bit
 (37 3)  (55 67)  (55 67)  LC_1 Logic Functioning bit
 (39 3)  (57 67)  (57 67)  LC_1 Logic Functioning bit
 (14 4)  (32 68)  (32 68)  routing T_1_4.wire_logic_cluster/lc_0/out <X> T_1_4.lc_trk_g1_0
 (17 5)  (35 69)  (35 69)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (15 6)  (33 70)  (33 70)  routing T_1_4.bot_op_5 <X> T_1_4.lc_trk_g1_5
 (17 6)  (35 70)  (35 70)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (2 9)  (20 73)  (20 73)  Column buffer control bit: LH_colbuf_cntl_4

 (15 9)  (33 73)  (33 73)  routing T_1_4.sp4_v_t_29 <X> T_1_4.lc_trk_g2_0
 (16 9)  (34 73)  (34 73)  routing T_1_4.sp4_v_t_29 <X> T_1_4.lc_trk_g2_0
 (17 9)  (35 73)  (35 73)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (2 13)  (20 77)  (20 77)  Column buffer control bit: LH_colbuf_cntl_6

 (0 14)  (18 78)  (18 78)  routing T_1_4.glb_netwk_6 <X> T_1_4.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 78)  (19 78)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (18 79)  (18 79)  routing T_1_4.glb_netwk_6 <X> T_1_4.wire_logic_cluster/lc_7/s_r


LogicTile_2_4

 (14 0)  (86 64)  (86 64)  routing T_2_4.wire_logic_cluster/lc_0/out <X> T_2_4.lc_trk_g0_0
 (21 0)  (93 64)  (93 64)  routing T_2_4.wire_logic_cluster/lc_3/out <X> T_2_4.lc_trk_g0_3
 (22 0)  (94 64)  (94 64)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (99 64)  (99 64)  routing T_2_4.lc_trk_g1_4 <X> T_2_4.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 64)  (101 64)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (102 64)  (102 64)  routing T_2_4.lc_trk_g1_4 <X> T_2_4.wire_logic_cluster/lc_0/in_1
 (32 0)  (104 64)  (104 64)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (37 0)  (109 64)  (109 64)  LC_0 Logic Functioning bit
 (38 0)  (110 64)  (110 64)  LC_0 Logic Functioning bit
 (42 0)  (114 64)  (114 64)  LC_0 Logic Functioning bit
 (43 0)  (115 64)  (115 64)  LC_0 Logic Functioning bit
 (45 0)  (117 64)  (117 64)  LC_0 Logic Functioning bit
 (17 1)  (89 65)  (89 65)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (94 65)  (94 65)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (96 65)  (96 65)  routing T_2_4.top_op_2 <X> T_2_4.lc_trk_g0_2
 (25 1)  (97 65)  (97 65)  routing T_2_4.top_op_2 <X> T_2_4.lc_trk_g0_2
 (27 1)  (99 65)  (99 65)  routing T_2_4.lc_trk_g3_1 <X> T_2_4.wire_logic_cluster/lc_0/in_0
 (28 1)  (100 65)  (100 65)  routing T_2_4.lc_trk_g3_1 <X> T_2_4.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 65)  (101 65)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (103 65)  (103 65)  routing T_2_4.lc_trk_g0_3 <X> T_2_4.wire_logic_cluster/lc_0/in_3
 (32 1)  (104 65)  (104 65)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (108 65)  (108 65)  LC_0 Logic Functioning bit
 (37 1)  (109 65)  (109 65)  LC_0 Logic Functioning bit
 (42 1)  (114 65)  (114 65)  LC_0 Logic Functioning bit
 (43 1)  (115 65)  (115 65)  LC_0 Logic Functioning bit
 (51 1)  (123 65)  (123 65)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (1 2)  (73 66)  (73 66)  routing T_2_4.glb_netwk_4 <X> T_2_4.wire_logic_cluster/lc_7/clk
 (2 2)  (74 66)  (74 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (22 2)  (94 66)  (94 66)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (32 2)  (104 66)  (104 66)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 66)  (105 66)  routing T_2_4.lc_trk_g3_1 <X> T_2_4.wire_logic_cluster/lc_1/in_3
 (34 2)  (106 66)  (106 66)  routing T_2_4.lc_trk_g3_1 <X> T_2_4.wire_logic_cluster/lc_1/in_3
 (35 2)  (107 66)  (107 66)  routing T_2_4.lc_trk_g1_4 <X> T_2_4.input_2_1
 (37 2)  (109 66)  (109 66)  LC_1 Logic Functioning bit
 (38 2)  (110 66)  (110 66)  LC_1 Logic Functioning bit
 (39 2)  (111 66)  (111 66)  LC_1 Logic Functioning bit
 (43 2)  (115 66)  (115 66)  LC_1 Logic Functioning bit
 (45 2)  (117 66)  (117 66)  LC_1 Logic Functioning bit
 (26 3)  (98 67)  (98 67)  routing T_2_4.lc_trk_g0_3 <X> T_2_4.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 67)  (101 67)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (104 67)  (104 67)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (106 67)  (106 67)  routing T_2_4.lc_trk_g1_4 <X> T_2_4.input_2_1
 (36 3)  (108 67)  (108 67)  LC_1 Logic Functioning bit
 (38 3)  (110 67)  (110 67)  LC_1 Logic Functioning bit
 (39 3)  (111 67)  (111 67)  LC_1 Logic Functioning bit
 (42 3)  (114 67)  (114 67)  LC_1 Logic Functioning bit
 (53 3)  (125 67)  (125 67)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (15 4)  (87 68)  (87 68)  routing T_2_4.lft_op_1 <X> T_2_4.lc_trk_g1_1
 (17 4)  (89 68)  (89 68)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (90 68)  (90 68)  routing T_2_4.lft_op_1 <X> T_2_4.lc_trk_g1_1
 (29 4)  (101 68)  (101 68)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (103 68)  (103 68)  routing T_2_4.lc_trk_g0_7 <X> T_2_4.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 68)  (104 68)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (108 68)  (108 68)  LC_2 Logic Functioning bit
 (37 4)  (109 68)  (109 68)  LC_2 Logic Functioning bit
 (38 4)  (110 68)  (110 68)  LC_2 Logic Functioning bit
 (39 4)  (111 68)  (111 68)  LC_2 Logic Functioning bit
 (41 4)  (113 68)  (113 68)  LC_2 Logic Functioning bit
 (43 4)  (115 68)  (115 68)  LC_2 Logic Functioning bit
 (30 5)  (102 69)  (102 69)  routing T_2_4.lc_trk_g0_3 <X> T_2_4.wire_logic_cluster/lc_2/in_1
 (31 5)  (103 69)  (103 69)  routing T_2_4.lc_trk_g0_7 <X> T_2_4.wire_logic_cluster/lc_2/in_3
 (36 5)  (108 69)  (108 69)  LC_2 Logic Functioning bit
 (37 5)  (109 69)  (109 69)  LC_2 Logic Functioning bit
 (38 5)  (110 69)  (110 69)  LC_2 Logic Functioning bit
 (39 5)  (111 69)  (111 69)  LC_2 Logic Functioning bit
 (41 5)  (113 69)  (113 69)  LC_2 Logic Functioning bit
 (43 5)  (115 69)  (115 69)  LC_2 Logic Functioning bit
 (14 6)  (86 70)  (86 70)  routing T_2_4.wire_logic_cluster/lc_4/out <X> T_2_4.lc_trk_g1_4
 (21 6)  (93 70)  (93 70)  routing T_2_4.wire_logic_cluster/lc_7/out <X> T_2_4.lc_trk_g1_7
 (22 6)  (94 70)  (94 70)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (99 70)  (99 70)  routing T_2_4.lc_trk_g3_5 <X> T_2_4.wire_logic_cluster/lc_3/in_1
 (28 6)  (100 70)  (100 70)  routing T_2_4.lc_trk_g3_5 <X> T_2_4.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 70)  (101 70)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (102 70)  (102 70)  routing T_2_4.lc_trk_g3_5 <X> T_2_4.wire_logic_cluster/lc_3/in_1
 (32 6)  (104 70)  (104 70)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (106 70)  (106 70)  routing T_2_4.lc_trk_g1_1 <X> T_2_4.wire_logic_cluster/lc_3/in_3
 (37 6)  (109 70)  (109 70)  LC_3 Logic Functioning bit
 (39 6)  (111 70)  (111 70)  LC_3 Logic Functioning bit
 (52 6)  (124 70)  (124 70)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (17 7)  (89 71)  (89 71)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (37 7)  (109 71)  (109 71)  LC_3 Logic Functioning bit
 (39 7)  (111 71)  (111 71)  LC_3 Logic Functioning bit
 (31 8)  (103 72)  (103 72)  routing T_2_4.lc_trk_g1_4 <X> T_2_4.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 72)  (104 72)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (106 72)  (106 72)  routing T_2_4.lc_trk_g1_4 <X> T_2_4.wire_logic_cluster/lc_4/in_3
 (38 8)  (110 72)  (110 72)  LC_4 Logic Functioning bit
 (39 8)  (111 72)  (111 72)  LC_4 Logic Functioning bit
 (42 8)  (114 72)  (114 72)  LC_4 Logic Functioning bit
 (43 8)  (115 72)  (115 72)  LC_4 Logic Functioning bit
 (45 8)  (117 72)  (117 72)  LC_4 Logic Functioning bit
 (50 8)  (122 72)  (122 72)  Cascade bit: LH_LC04_inmux02_5

 (2 9)  (74 73)  (74 73)  Column buffer control bit: LH_colbuf_cntl_4

 (38 9)  (110 73)  (110 73)  LC_4 Logic Functioning bit
 (39 9)  (111 73)  (111 73)  LC_4 Logic Functioning bit
 (42 9)  (114 73)  (114 73)  LC_4 Logic Functioning bit
 (43 9)  (115 73)  (115 73)  LC_4 Logic Functioning bit
 (53 9)  (125 73)  (125 73)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (32 10)  (104 74)  (104 74)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (106 74)  (106 74)  routing T_2_4.lc_trk_g1_1 <X> T_2_4.wire_logic_cluster/lc_5/in_3
 (36 10)  (108 74)  (108 74)  LC_5 Logic Functioning bit
 (37 10)  (109 74)  (109 74)  LC_5 Logic Functioning bit
 (38 10)  (110 74)  (110 74)  LC_5 Logic Functioning bit
 (39 10)  (111 74)  (111 74)  LC_5 Logic Functioning bit
 (45 10)  (117 74)  (117 74)  LC_5 Logic Functioning bit
 (36 11)  (108 75)  (108 75)  LC_5 Logic Functioning bit
 (37 11)  (109 75)  (109 75)  LC_5 Logic Functioning bit
 (38 11)  (110 75)  (110 75)  LC_5 Logic Functioning bit
 (39 11)  (111 75)  (111 75)  LC_5 Logic Functioning bit
 (0 12)  (72 76)  (72 76)  routing T_2_4.glb_netwk_6 <X> T_2_4.glb2local_3
 (1 12)  (73 76)  (73 76)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_6 glb2local_3
 (17 12)  (89 76)  (89 76)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (90 76)  (90 76)  routing T_2_4.wire_logic_cluster/lc_1/out <X> T_2_4.lc_trk_g3_1
 (1 13)  (73 77)  (73 77)  routing T_2_4.glb_netwk_6 <X> T_2_4.glb2local_3
 (2 13)  (74 77)  (74 77)  Column buffer control bit: LH_colbuf_cntl_6

 (0 14)  (72 78)  (72 78)  routing T_2_4.glb_netwk_6 <X> T_2_4.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 78)  (73 78)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (17 14)  (89 78)  (89 78)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (90 78)  (90 78)  routing T_2_4.wire_logic_cluster/lc_5/out <X> T_2_4.lc_trk_g3_5
 (27 14)  (99 78)  (99 78)  routing T_2_4.lc_trk_g1_7 <X> T_2_4.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 78)  (101 78)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (102 78)  (102 78)  routing T_2_4.lc_trk_g1_7 <X> T_2_4.wire_logic_cluster/lc_7/in_1
 (32 14)  (104 78)  (104 78)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (41 14)  (113 78)  (113 78)  LC_7 Logic Functioning bit
 (43 14)  (115 78)  (115 78)  LC_7 Logic Functioning bit
 (45 14)  (117 78)  (117 78)  LC_7 Logic Functioning bit
 (52 14)  (124 78)  (124 78)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (53 14)  (125 78)  (125 78)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (0 15)  (72 79)  (72 79)  routing T_2_4.glb_netwk_6 <X> T_2_4.wire_logic_cluster/lc_7/s_r
 (26 15)  (98 79)  (98 79)  routing T_2_4.lc_trk_g0_3 <X> T_2_4.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 79)  (101 79)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (102 79)  (102 79)  routing T_2_4.lc_trk_g1_7 <X> T_2_4.wire_logic_cluster/lc_7/in_1
 (31 15)  (103 79)  (103 79)  routing T_2_4.lc_trk_g0_2 <X> T_2_4.wire_logic_cluster/lc_7/in_3
 (36 15)  (108 79)  (108 79)  LC_7 Logic Functioning bit
 (37 15)  (109 79)  (109 79)  LC_7 Logic Functioning bit
 (38 15)  (110 79)  (110 79)  LC_7 Logic Functioning bit
 (39 15)  (111 79)  (111 79)  LC_7 Logic Functioning bit
 (41 15)  (113 79)  (113 79)  LC_7 Logic Functioning bit
 (43 15)  (115 79)  (115 79)  LC_7 Logic Functioning bit


RAM_Tile_3_4

 (8 3)  (134 67)  (134 67)  routing T_3_4.sp4_h_r_1 <X> T_3_4.sp4_v_t_36
 (9 3)  (135 67)  (135 67)  routing T_3_4.sp4_h_r_1 <X> T_3_4.sp4_v_t_36


LogicTile_4_4

 (0 0)  (168 64)  (168 64)  Negative Clock bit

 (14 0)  (182 64)  (182 64)  routing T_4_4.wire_logic_cluster/lc_0/out <X> T_4_4.lc_trk_g0_0
 (21 0)  (189 64)  (189 64)  routing T_4_4.sp4_v_b_3 <X> T_4_4.lc_trk_g0_3
 (22 0)  (190 64)  (190 64)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (191 64)  (191 64)  routing T_4_4.sp4_v_b_3 <X> T_4_4.lc_trk_g0_3
 (25 0)  (193 64)  (193 64)  routing T_4_4.wire_logic_cluster/lc_2/out <X> T_4_4.lc_trk_g0_2
 (29 0)  (197 64)  (197 64)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (200 64)  (200 64)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (202 64)  (202 64)  routing T_4_4.lc_trk_g1_0 <X> T_4_4.wire_logic_cluster/lc_0/in_3
 (37 0)  (205 64)  (205 64)  LC_0 Logic Functioning bit
 (39 0)  (207 64)  (207 64)  LC_0 Logic Functioning bit
 (40 0)  (208 64)  (208 64)  LC_0 Logic Functioning bit
 (45 0)  (213 64)  (213 64)  LC_0 Logic Functioning bit
 (17 1)  (185 65)  (185 65)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (190 65)  (190 65)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (194 65)  (194 65)  routing T_4_4.lc_trk_g3_3 <X> T_4_4.wire_logic_cluster/lc_0/in_0
 (27 1)  (195 65)  (195 65)  routing T_4_4.lc_trk_g3_3 <X> T_4_4.wire_logic_cluster/lc_0/in_0
 (28 1)  (196 65)  (196 65)  routing T_4_4.lc_trk_g3_3 <X> T_4_4.wire_logic_cluster/lc_0/in_0
 (29 1)  (197 65)  (197 65)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (198 65)  (198 65)  routing T_4_4.lc_trk_g0_3 <X> T_4_4.wire_logic_cluster/lc_0/in_1
 (32 1)  (200 65)  (200 65)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (201 65)  (201 65)  routing T_4_4.lc_trk_g2_2 <X> T_4_4.input_2_0
 (35 1)  (203 65)  (203 65)  routing T_4_4.lc_trk_g2_2 <X> T_4_4.input_2_0
 (39 1)  (207 65)  (207 65)  LC_0 Logic Functioning bit
 (41 1)  (209 65)  (209 65)  LC_0 Logic Functioning bit
 (42 1)  (210 65)  (210 65)  LC_0 Logic Functioning bit
 (1 2)  (169 66)  (169 66)  routing T_4_4.glb_netwk_4 <X> T_4_4.wire_logic_cluster/lc_7/clk
 (2 2)  (170 66)  (170 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (14 2)  (182 66)  (182 66)  routing T_4_4.wire_logic_cluster/lc_4/out <X> T_4_4.lc_trk_g0_4
 (28 2)  (196 66)  (196 66)  routing T_4_4.lc_trk_g2_2 <X> T_4_4.wire_logic_cluster/lc_1/in_1
 (29 2)  (197 66)  (197 66)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (200 66)  (200 66)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (201 66)  (201 66)  routing T_4_4.lc_trk_g3_3 <X> T_4_4.wire_logic_cluster/lc_1/in_3
 (34 2)  (202 66)  (202 66)  routing T_4_4.lc_trk_g3_3 <X> T_4_4.wire_logic_cluster/lc_1/in_3
 (40 2)  (208 66)  (208 66)  LC_1 Logic Functioning bit
 (41 2)  (209 66)  (209 66)  LC_1 Logic Functioning bit
 (42 2)  (210 66)  (210 66)  LC_1 Logic Functioning bit
 (45 2)  (213 66)  (213 66)  LC_1 Logic Functioning bit
 (17 3)  (185 67)  (185 67)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (27 3)  (195 67)  (195 67)  routing T_4_4.lc_trk_g1_0 <X> T_4_4.wire_logic_cluster/lc_1/in_0
 (29 3)  (197 67)  (197 67)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (198 67)  (198 67)  routing T_4_4.lc_trk_g2_2 <X> T_4_4.wire_logic_cluster/lc_1/in_1
 (31 3)  (199 67)  (199 67)  routing T_4_4.lc_trk_g3_3 <X> T_4_4.wire_logic_cluster/lc_1/in_3
 (32 3)  (200 67)  (200 67)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (203 67)  (203 67)  routing T_4_4.lc_trk_g0_3 <X> T_4_4.input_2_1
 (40 3)  (208 67)  (208 67)  LC_1 Logic Functioning bit
 (29 4)  (197 68)  (197 68)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (200 68)  (200 68)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (202 68)  (202 68)  routing T_4_4.lc_trk_g1_0 <X> T_4_4.wire_logic_cluster/lc_2/in_3
 (37 4)  (205 68)  (205 68)  LC_2 Logic Functioning bit
 (40 4)  (208 68)  (208 68)  LC_2 Logic Functioning bit
 (41 4)  (209 68)  (209 68)  LC_2 Logic Functioning bit
 (42 4)  (210 68)  (210 68)  LC_2 Logic Functioning bit
 (45 4)  (213 68)  (213 68)  LC_2 Logic Functioning bit
 (17 5)  (185 69)  (185 69)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (26 5)  (194 69)  (194 69)  routing T_4_4.lc_trk_g3_3 <X> T_4_4.wire_logic_cluster/lc_2/in_0
 (27 5)  (195 69)  (195 69)  routing T_4_4.lc_trk_g3_3 <X> T_4_4.wire_logic_cluster/lc_2/in_0
 (28 5)  (196 69)  (196 69)  routing T_4_4.lc_trk_g3_3 <X> T_4_4.wire_logic_cluster/lc_2/in_0
 (29 5)  (197 69)  (197 69)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (198 69)  (198 69)  routing T_4_4.lc_trk_g0_3 <X> T_4_4.wire_logic_cluster/lc_2/in_1
 (32 5)  (200 69)  (200 69)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (201 69)  (201 69)  routing T_4_4.lc_trk_g2_2 <X> T_4_4.input_2_2
 (35 5)  (203 69)  (203 69)  routing T_4_4.lc_trk_g2_2 <X> T_4_4.input_2_2
 (41 5)  (209 69)  (209 69)  LC_2 Logic Functioning bit
 (42 5)  (210 69)  (210 69)  LC_2 Logic Functioning bit
 (25 6)  (193 70)  (193 70)  routing T_4_4.wire_logic_cluster/lc_6/out <X> T_4_4.lc_trk_g1_6
 (28 6)  (196 70)  (196 70)  routing T_4_4.lc_trk_g2_2 <X> T_4_4.wire_logic_cluster/lc_3/in_1
 (29 6)  (197 70)  (197 70)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (200 70)  (200 70)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (201 70)  (201 70)  routing T_4_4.lc_trk_g3_3 <X> T_4_4.wire_logic_cluster/lc_3/in_3
 (34 6)  (202 70)  (202 70)  routing T_4_4.lc_trk_g3_3 <X> T_4_4.wire_logic_cluster/lc_3/in_3
 (37 6)  (205 70)  (205 70)  LC_3 Logic Functioning bit
 (41 6)  (209 70)  (209 70)  LC_3 Logic Functioning bit
 (42 6)  (210 70)  (210 70)  LC_3 Logic Functioning bit
 (45 6)  (213 70)  (213 70)  LC_3 Logic Functioning bit
 (22 7)  (190 71)  (190 71)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (195 71)  (195 71)  routing T_4_4.lc_trk_g1_0 <X> T_4_4.wire_logic_cluster/lc_3/in_0
 (29 7)  (197 71)  (197 71)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (198 71)  (198 71)  routing T_4_4.lc_trk_g2_2 <X> T_4_4.wire_logic_cluster/lc_3/in_1
 (31 7)  (199 71)  (199 71)  routing T_4_4.lc_trk_g3_3 <X> T_4_4.wire_logic_cluster/lc_3/in_3
 (32 7)  (200 71)  (200 71)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (203 71)  (203 71)  routing T_4_4.lc_trk_g0_3 <X> T_4_4.input_2_3
 (38 7)  (206 71)  (206 71)  LC_3 Logic Functioning bit
 (39 7)  (207 71)  (207 71)  LC_3 Logic Functioning bit
 (40 7)  (208 71)  (208 71)  LC_3 Logic Functioning bit
 (41 7)  (209 71)  (209 71)  LC_3 Logic Functioning bit
 (53 7)  (221 71)  (221 71)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (10 8)  (178 72)  (178 72)  routing T_4_4.sp4_v_t_39 <X> T_4_4.sp4_h_r_7
 (15 8)  (183 72)  (183 72)  routing T_4_4.tnr_op_1 <X> T_4_4.lc_trk_g2_1
 (17 8)  (185 72)  (185 72)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (29 8)  (197 72)  (197 72)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (200 72)  (200 72)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (202 72)  (202 72)  routing T_4_4.lc_trk_g1_0 <X> T_4_4.wire_logic_cluster/lc_4/in_3
 (36 8)  (204 72)  (204 72)  LC_4 Logic Functioning bit
 (37 8)  (205 72)  (205 72)  LC_4 Logic Functioning bit
 (39 8)  (207 72)  (207 72)  LC_4 Logic Functioning bit
 (40 8)  (208 72)  (208 72)  LC_4 Logic Functioning bit
 (41 8)  (209 72)  (209 72)  LC_4 Logic Functioning bit
 (45 8)  (213 72)  (213 72)  LC_4 Logic Functioning bit
 (2 9)  (170 73)  (170 73)  Column buffer control bit: LH_colbuf_cntl_4

 (22 9)  (190 73)  (190 73)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (194 73)  (194 73)  routing T_4_4.lc_trk_g3_3 <X> T_4_4.wire_logic_cluster/lc_4/in_0
 (27 9)  (195 73)  (195 73)  routing T_4_4.lc_trk_g3_3 <X> T_4_4.wire_logic_cluster/lc_4/in_0
 (28 9)  (196 73)  (196 73)  routing T_4_4.lc_trk_g3_3 <X> T_4_4.wire_logic_cluster/lc_4/in_0
 (29 9)  (197 73)  (197 73)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (198 73)  (198 73)  routing T_4_4.lc_trk_g0_3 <X> T_4_4.wire_logic_cluster/lc_4/in_1
 (32 9)  (200 73)  (200 73)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (201 73)  (201 73)  routing T_4_4.lc_trk_g2_2 <X> T_4_4.input_2_4
 (35 9)  (203 73)  (203 73)  routing T_4_4.lc_trk_g2_2 <X> T_4_4.input_2_4
 (36 9)  (204 73)  (204 73)  LC_4 Logic Functioning bit
 (37 9)  (205 73)  (205 73)  LC_4 Logic Functioning bit
 (38 9)  (206 73)  (206 73)  LC_4 Logic Functioning bit
 (39 9)  (207 73)  (207 73)  LC_4 Logic Functioning bit
 (41 9)  (209 73)  (209 73)  LC_4 Logic Functioning bit
 (42 9)  (210 73)  (210 73)  LC_4 Logic Functioning bit
 (43 9)  (211 73)  (211 73)  LC_4 Logic Functioning bit
 (14 10)  (182 74)  (182 74)  routing T_4_4.rgt_op_4 <X> T_4_4.lc_trk_g2_4
 (21 10)  (189 74)  (189 74)  routing T_4_4.rgt_op_7 <X> T_4_4.lc_trk_g2_7
 (22 10)  (190 74)  (190 74)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (192 74)  (192 74)  routing T_4_4.rgt_op_7 <X> T_4_4.lc_trk_g2_7
 (29 10)  (197 74)  (197 74)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (199 74)  (199 74)  routing T_4_4.lc_trk_g0_4 <X> T_4_4.wire_logic_cluster/lc_5/in_3
 (32 10)  (200 74)  (200 74)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (204 74)  (204 74)  LC_5 Logic Functioning bit
 (37 10)  (205 74)  (205 74)  LC_5 Logic Functioning bit
 (38 10)  (206 74)  (206 74)  LC_5 Logic Functioning bit
 (39 10)  (207 74)  (207 74)  LC_5 Logic Functioning bit
 (41 10)  (209 74)  (209 74)  LC_5 Logic Functioning bit
 (43 10)  (211 74)  (211 74)  LC_5 Logic Functioning bit
 (15 11)  (183 75)  (183 75)  routing T_4_4.rgt_op_4 <X> T_4_4.lc_trk_g2_4
 (17 11)  (185 75)  (185 75)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (28 11)  (196 75)  (196 75)  routing T_4_4.lc_trk_g2_1 <X> T_4_4.wire_logic_cluster/lc_5/in_0
 (29 11)  (197 75)  (197 75)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (36 11)  (204 75)  (204 75)  LC_5 Logic Functioning bit
 (38 11)  (206 75)  (206 75)  LC_5 Logic Functioning bit
 (53 11)  (221 75)  (221 75)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (12 12)  (180 76)  (180 76)  routing T_4_4.sp4_v_b_5 <X> T_4_4.sp4_h_r_11
 (21 12)  (189 76)  (189 76)  routing T_4_4.sp4_h_r_35 <X> T_4_4.lc_trk_g3_3
 (22 12)  (190 76)  (190 76)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (191 76)  (191 76)  routing T_4_4.sp4_h_r_35 <X> T_4_4.lc_trk_g3_3
 (24 12)  (192 76)  (192 76)  routing T_4_4.sp4_h_r_35 <X> T_4_4.lc_trk_g3_3
 (29 12)  (197 76)  (197 76)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (200 76)  (200 76)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (202 76)  (202 76)  routing T_4_4.lc_trk_g1_0 <X> T_4_4.wire_logic_cluster/lc_6/in_3
 (39 12)  (207 76)  (207 76)  LC_6 Logic Functioning bit
 (40 12)  (208 76)  (208 76)  LC_6 Logic Functioning bit
 (41 12)  (209 76)  (209 76)  LC_6 Logic Functioning bit
 (42 12)  (210 76)  (210 76)  LC_6 Logic Functioning bit
 (43 12)  (211 76)  (211 76)  LC_6 Logic Functioning bit
 (45 12)  (213 76)  (213 76)  LC_6 Logic Functioning bit
 (2 13)  (170 77)  (170 77)  Column buffer control bit: LH_colbuf_cntl_6

 (11 13)  (179 77)  (179 77)  routing T_4_4.sp4_v_b_5 <X> T_4_4.sp4_h_r_11
 (13 13)  (181 77)  (181 77)  routing T_4_4.sp4_v_b_5 <X> T_4_4.sp4_h_r_11
 (26 13)  (194 77)  (194 77)  routing T_4_4.lc_trk_g3_3 <X> T_4_4.wire_logic_cluster/lc_6/in_0
 (27 13)  (195 77)  (195 77)  routing T_4_4.lc_trk_g3_3 <X> T_4_4.wire_logic_cluster/lc_6/in_0
 (28 13)  (196 77)  (196 77)  routing T_4_4.lc_trk_g3_3 <X> T_4_4.wire_logic_cluster/lc_6/in_0
 (29 13)  (197 77)  (197 77)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (198 77)  (198 77)  routing T_4_4.lc_trk_g0_3 <X> T_4_4.wire_logic_cluster/lc_6/in_1
 (32 13)  (200 77)  (200 77)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (201 77)  (201 77)  routing T_4_4.lc_trk_g2_2 <X> T_4_4.input_2_6
 (35 13)  (203 77)  (203 77)  routing T_4_4.lc_trk_g2_2 <X> T_4_4.input_2_6
 (37 13)  (205 77)  (205 77)  LC_6 Logic Functioning bit
 (38 13)  (206 77)  (206 77)  LC_6 Logic Functioning bit
 (39 13)  (207 77)  (207 77)  LC_6 Logic Functioning bit
 (40 13)  (208 77)  (208 77)  LC_6 Logic Functioning bit
 (41 13)  (209 77)  (209 77)  LC_6 Logic Functioning bit
 (0 14)  (168 78)  (168 78)  routing T_4_4.glb_netwk_6 <X> T_4_4.wire_logic_cluster/lc_7/s_r
 (1 14)  (169 78)  (169 78)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (26 14)  (194 78)  (194 78)  routing T_4_4.lc_trk_g1_6 <X> T_4_4.wire_logic_cluster/lc_7/in_0
 (28 14)  (196 78)  (196 78)  routing T_4_4.lc_trk_g2_4 <X> T_4_4.wire_logic_cluster/lc_7/in_1
 (29 14)  (197 78)  (197 78)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (198 78)  (198 78)  routing T_4_4.lc_trk_g2_4 <X> T_4_4.wire_logic_cluster/lc_7/in_1
 (32 14)  (200 78)  (200 78)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (35 14)  (203 78)  (203 78)  routing T_4_4.lc_trk_g2_7 <X> T_4_4.input_2_7
 (39 14)  (207 78)  (207 78)  LC_7 Logic Functioning bit
 (40 14)  (208 78)  (208 78)  LC_7 Logic Functioning bit
 (41 14)  (209 78)  (209 78)  LC_7 Logic Functioning bit
 (0 15)  (168 79)  (168 79)  routing T_4_4.glb_netwk_6 <X> T_4_4.wire_logic_cluster/lc_7/s_r
 (26 15)  (194 79)  (194 79)  routing T_4_4.lc_trk_g1_6 <X> T_4_4.wire_logic_cluster/lc_7/in_0
 (27 15)  (195 79)  (195 79)  routing T_4_4.lc_trk_g1_6 <X> T_4_4.wire_logic_cluster/lc_7/in_0
 (29 15)  (197 79)  (197 79)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (199 79)  (199 79)  routing T_4_4.lc_trk_g0_2 <X> T_4_4.wire_logic_cluster/lc_7/in_3
 (32 15)  (200 79)  (200 79)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (201 79)  (201 79)  routing T_4_4.lc_trk_g2_7 <X> T_4_4.input_2_7
 (35 15)  (203 79)  (203 79)  routing T_4_4.lc_trk_g2_7 <X> T_4_4.input_2_7
 (36 15)  (204 79)  (204 79)  LC_7 Logic Functioning bit
 (39 15)  (207 79)  (207 79)  LC_7 Logic Functioning bit
 (40 15)  (208 79)  (208 79)  LC_7 Logic Functioning bit
 (41 15)  (209 79)  (209 79)  LC_7 Logic Functioning bit
 (43 15)  (211 79)  (211 79)  LC_7 Logic Functioning bit


LogicTile_5_4

 (0 0)  (222 64)  (222 64)  Negative Clock bit

 (14 0)  (236 64)  (236 64)  routing T_5_4.wire_logic_cluster/lc_0/out <X> T_5_4.lc_trk_g0_0
 (22 0)  (244 64)  (244 64)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (246 64)  (246 64)  routing T_5_4.top_op_3 <X> T_5_4.lc_trk_g0_3
 (25 0)  (247 64)  (247 64)  routing T_5_4.sp4_h_l_7 <X> T_5_4.lc_trk_g0_2
 (26 0)  (248 64)  (248 64)  routing T_5_4.lc_trk_g0_4 <X> T_5_4.wire_logic_cluster/lc_0/in_0
 (27 0)  (249 64)  (249 64)  routing T_5_4.lc_trk_g1_2 <X> T_5_4.wire_logic_cluster/lc_0/in_1
 (29 0)  (251 64)  (251 64)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (253 64)  (253 64)  routing T_5_4.lc_trk_g1_6 <X> T_5_4.wire_logic_cluster/lc_0/in_3
 (32 0)  (254 64)  (254 64)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (256 64)  (256 64)  routing T_5_4.lc_trk_g1_6 <X> T_5_4.wire_logic_cluster/lc_0/in_3
 (35 0)  (257 64)  (257 64)  routing T_5_4.lc_trk_g1_7 <X> T_5_4.input_2_0
 (39 0)  (261 64)  (261 64)  LC_0 Logic Functioning bit
 (40 0)  (262 64)  (262 64)  LC_0 Logic Functioning bit
 (41 0)  (263 64)  (263 64)  LC_0 Logic Functioning bit
 (42 0)  (264 64)  (264 64)  LC_0 Logic Functioning bit
 (43 0)  (265 64)  (265 64)  LC_0 Logic Functioning bit
 (45 0)  (267 64)  (267 64)  LC_0 Logic Functioning bit
 (17 1)  (239 65)  (239 65)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (243 65)  (243 65)  routing T_5_4.top_op_3 <X> T_5_4.lc_trk_g0_3
 (22 1)  (244 65)  (244 65)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (245 65)  (245 65)  routing T_5_4.sp4_h_l_7 <X> T_5_4.lc_trk_g0_2
 (24 1)  (246 65)  (246 65)  routing T_5_4.sp4_h_l_7 <X> T_5_4.lc_trk_g0_2
 (25 1)  (247 65)  (247 65)  routing T_5_4.sp4_h_l_7 <X> T_5_4.lc_trk_g0_2
 (29 1)  (251 65)  (251 65)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (252 65)  (252 65)  routing T_5_4.lc_trk_g1_2 <X> T_5_4.wire_logic_cluster/lc_0/in_1
 (31 1)  (253 65)  (253 65)  routing T_5_4.lc_trk_g1_6 <X> T_5_4.wire_logic_cluster/lc_0/in_3
 (32 1)  (254 65)  (254 65)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (256 65)  (256 65)  routing T_5_4.lc_trk_g1_7 <X> T_5_4.input_2_0
 (35 1)  (257 65)  (257 65)  routing T_5_4.lc_trk_g1_7 <X> T_5_4.input_2_0
 (37 1)  (259 65)  (259 65)  LC_0 Logic Functioning bit
 (38 1)  (260 65)  (260 65)  LC_0 Logic Functioning bit
 (39 1)  (261 65)  (261 65)  LC_0 Logic Functioning bit
 (40 1)  (262 65)  (262 65)  LC_0 Logic Functioning bit
 (41 1)  (263 65)  (263 65)  LC_0 Logic Functioning bit
 (1 2)  (223 66)  (223 66)  routing T_5_4.glb_netwk_4 <X> T_5_4.wire_logic_cluster/lc_7/clk
 (2 2)  (224 66)  (224 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (14 2)  (236 66)  (236 66)  routing T_5_4.sp12_h_l_3 <X> T_5_4.lc_trk_g0_4
 (27 2)  (249 66)  (249 66)  routing T_5_4.lc_trk_g1_7 <X> T_5_4.wire_logic_cluster/lc_1/in_1
 (29 2)  (251 66)  (251 66)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (252 66)  (252 66)  routing T_5_4.lc_trk_g1_7 <X> T_5_4.wire_logic_cluster/lc_1/in_1
 (31 2)  (253 66)  (253 66)  routing T_5_4.lc_trk_g0_4 <X> T_5_4.wire_logic_cluster/lc_1/in_3
 (32 2)  (254 66)  (254 66)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (257 66)  (257 66)  routing T_5_4.lc_trk_g1_6 <X> T_5_4.input_2_1
 (37 2)  (259 66)  (259 66)  LC_1 Logic Functioning bit
 (38 2)  (260 66)  (260 66)  LC_1 Logic Functioning bit
 (39 2)  (261 66)  (261 66)  LC_1 Logic Functioning bit
 (40 2)  (262 66)  (262 66)  LC_1 Logic Functioning bit
 (41 2)  (263 66)  (263 66)  LC_1 Logic Functioning bit
 (42 2)  (264 66)  (264 66)  LC_1 Logic Functioning bit
 (45 2)  (267 66)  (267 66)  LC_1 Logic Functioning bit
 (14 3)  (236 67)  (236 67)  routing T_5_4.sp12_h_l_3 <X> T_5_4.lc_trk_g0_4
 (15 3)  (237 67)  (237 67)  routing T_5_4.sp12_h_l_3 <X> T_5_4.lc_trk_g0_4
 (17 3)  (239 67)  (239 67)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (26 3)  (248 67)  (248 67)  routing T_5_4.lc_trk_g1_2 <X> T_5_4.wire_logic_cluster/lc_1/in_0
 (27 3)  (249 67)  (249 67)  routing T_5_4.lc_trk_g1_2 <X> T_5_4.wire_logic_cluster/lc_1/in_0
 (29 3)  (251 67)  (251 67)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (252 67)  (252 67)  routing T_5_4.lc_trk_g1_7 <X> T_5_4.wire_logic_cluster/lc_1/in_1
 (32 3)  (254 67)  (254 67)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (256 67)  (256 67)  routing T_5_4.lc_trk_g1_6 <X> T_5_4.input_2_1
 (35 3)  (257 67)  (257 67)  routing T_5_4.lc_trk_g1_6 <X> T_5_4.input_2_1
 (36 3)  (258 67)  (258 67)  LC_1 Logic Functioning bit
 (37 3)  (259 67)  (259 67)  LC_1 Logic Functioning bit
 (38 3)  (260 67)  (260 67)  LC_1 Logic Functioning bit
 (39 3)  (261 67)  (261 67)  LC_1 Logic Functioning bit
 (41 3)  (263 67)  (263 67)  LC_1 Logic Functioning bit
 (42 3)  (264 67)  (264 67)  LC_1 Logic Functioning bit
 (12 4)  (234 68)  (234 68)  routing T_5_4.sp4_v_t_40 <X> T_5_4.sp4_h_r_5
 (25 4)  (247 68)  (247 68)  routing T_5_4.sp4_h_r_10 <X> T_5_4.lc_trk_g1_2
 (28 4)  (250 68)  (250 68)  routing T_5_4.lc_trk_g2_7 <X> T_5_4.wire_logic_cluster/lc_2/in_1
 (29 4)  (251 68)  (251 68)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (252 68)  (252 68)  routing T_5_4.lc_trk_g2_7 <X> T_5_4.wire_logic_cluster/lc_2/in_1
 (31 4)  (253 68)  (253 68)  routing T_5_4.lc_trk_g1_4 <X> T_5_4.wire_logic_cluster/lc_2/in_3
 (32 4)  (254 68)  (254 68)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (256 68)  (256 68)  routing T_5_4.lc_trk_g1_4 <X> T_5_4.wire_logic_cluster/lc_2/in_3
 (40 4)  (262 68)  (262 68)  LC_2 Logic Functioning bit
 (41 4)  (263 68)  (263 68)  LC_2 Logic Functioning bit
 (42 4)  (264 68)  (264 68)  LC_2 Logic Functioning bit
 (22 5)  (244 69)  (244 69)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (245 69)  (245 69)  routing T_5_4.sp4_h_r_10 <X> T_5_4.lc_trk_g1_2
 (24 5)  (246 69)  (246 69)  routing T_5_4.sp4_h_r_10 <X> T_5_4.lc_trk_g1_2
 (29 5)  (251 69)  (251 69)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (252 69)  (252 69)  routing T_5_4.lc_trk_g2_7 <X> T_5_4.wire_logic_cluster/lc_2/in_1
 (32 5)  (254 69)  (254 69)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (255 69)  (255 69)  routing T_5_4.lc_trk_g3_1 <X> T_5_4.input_2_2
 (34 5)  (256 69)  (256 69)  routing T_5_4.lc_trk_g3_1 <X> T_5_4.input_2_2
 (36 5)  (258 69)  (258 69)  LC_2 Logic Functioning bit
 (38 5)  (260 69)  (260 69)  LC_2 Logic Functioning bit
 (40 5)  (262 69)  (262 69)  LC_2 Logic Functioning bit
 (41 5)  (263 69)  (263 69)  LC_2 Logic Functioning bit
 (42 5)  (264 69)  (264 69)  LC_2 Logic Functioning bit
 (14 6)  (236 70)  (236 70)  routing T_5_4.wire_logic_cluster/lc_4/out <X> T_5_4.lc_trk_g1_4
 (21 6)  (243 70)  (243 70)  routing T_5_4.bnr_op_7 <X> T_5_4.lc_trk_g1_7
 (22 6)  (244 70)  (244 70)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (27 6)  (249 70)  (249 70)  routing T_5_4.lc_trk_g3_5 <X> T_5_4.wire_logic_cluster/lc_3/in_1
 (28 6)  (250 70)  (250 70)  routing T_5_4.lc_trk_g3_5 <X> T_5_4.wire_logic_cluster/lc_3/in_1
 (29 6)  (251 70)  (251 70)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (252 70)  (252 70)  routing T_5_4.lc_trk_g3_5 <X> T_5_4.wire_logic_cluster/lc_3/in_1
 (31 6)  (253 70)  (253 70)  routing T_5_4.lc_trk_g2_6 <X> T_5_4.wire_logic_cluster/lc_3/in_3
 (32 6)  (254 70)  (254 70)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (255 70)  (255 70)  routing T_5_4.lc_trk_g2_6 <X> T_5_4.wire_logic_cluster/lc_3/in_3
 (36 6)  (258 70)  (258 70)  LC_3 Logic Functioning bit
 (38 6)  (260 70)  (260 70)  LC_3 Logic Functioning bit
 (17 7)  (239 71)  (239 71)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (243 71)  (243 71)  routing T_5_4.bnr_op_7 <X> T_5_4.lc_trk_g1_7
 (22 7)  (244 71)  (244 71)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (245 71)  (245 71)  routing T_5_4.sp12_h_r_14 <X> T_5_4.lc_trk_g1_6
 (28 7)  (250 71)  (250 71)  routing T_5_4.lc_trk_g2_1 <X> T_5_4.wire_logic_cluster/lc_3/in_0
 (29 7)  (251 71)  (251 71)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (253 71)  (253 71)  routing T_5_4.lc_trk_g2_6 <X> T_5_4.wire_logic_cluster/lc_3/in_3
 (15 8)  (237 72)  (237 72)  routing T_5_4.rgt_op_1 <X> T_5_4.lc_trk_g2_1
 (17 8)  (239 72)  (239 72)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (240 72)  (240 72)  routing T_5_4.rgt_op_1 <X> T_5_4.lc_trk_g2_1
 (29 8)  (251 72)  (251 72)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (253 72)  (253 72)  routing T_5_4.lc_trk_g1_4 <X> T_5_4.wire_logic_cluster/lc_4/in_3
 (32 8)  (254 72)  (254 72)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (256 72)  (256 72)  routing T_5_4.lc_trk_g1_4 <X> T_5_4.wire_logic_cluster/lc_4/in_3
 (37 8)  (259 72)  (259 72)  LC_4 Logic Functioning bit
 (38 8)  (260 72)  (260 72)  LC_4 Logic Functioning bit
 (39 8)  (261 72)  (261 72)  LC_4 Logic Functioning bit
 (43 8)  (265 72)  (265 72)  LC_4 Logic Functioning bit
 (45 8)  (267 72)  (267 72)  LC_4 Logic Functioning bit
 (50 8)  (272 72)  (272 72)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (273 72)  (273 72)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (2 9)  (224 73)  (224 73)  Column buffer control bit: LH_colbuf_cntl_4

 (26 9)  (248 73)  (248 73)  routing T_5_4.lc_trk_g0_2 <X> T_5_4.wire_logic_cluster/lc_4/in_0
 (29 9)  (251 73)  (251 73)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (252 73)  (252 73)  routing T_5_4.lc_trk_g0_3 <X> T_5_4.wire_logic_cluster/lc_4/in_1
 (36 9)  (258 73)  (258 73)  LC_4 Logic Functioning bit
 (37 9)  (259 73)  (259 73)  LC_4 Logic Functioning bit
 (38 9)  (260 73)  (260 73)  LC_4 Logic Functioning bit
 (39 9)  (261 73)  (261 73)  LC_4 Logic Functioning bit
 (48 9)  (270 73)  (270 73)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (53 9)  (275 73)  (275 73)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (21 10)  (243 74)  (243 74)  routing T_5_4.wire_logic_cluster/lc_7/out <X> T_5_4.lc_trk_g2_7
 (22 10)  (244 74)  (244 74)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (247 74)  (247 74)  routing T_5_4.wire_logic_cluster/lc_6/out <X> T_5_4.lc_trk_g2_6
 (29 10)  (251 74)  (251 74)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (253 74)  (253 74)  routing T_5_4.lc_trk_g3_5 <X> T_5_4.wire_logic_cluster/lc_5/in_3
 (32 10)  (254 74)  (254 74)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (255 74)  (255 74)  routing T_5_4.lc_trk_g3_5 <X> T_5_4.wire_logic_cluster/lc_5/in_3
 (34 10)  (256 74)  (256 74)  routing T_5_4.lc_trk_g3_5 <X> T_5_4.wire_logic_cluster/lc_5/in_3
 (37 10)  (259 74)  (259 74)  LC_5 Logic Functioning bit
 (39 10)  (261 74)  (261 74)  LC_5 Logic Functioning bit
 (41 10)  (263 74)  (263 74)  LC_5 Logic Functioning bit
 (43 10)  (265 74)  (265 74)  LC_5 Logic Functioning bit
 (45 10)  (267 74)  (267 74)  LC_5 Logic Functioning bit
 (53 10)  (275 74)  (275 74)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (22 11)  (244 75)  (244 75)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (248 75)  (248 75)  routing T_5_4.lc_trk_g0_3 <X> T_5_4.wire_logic_cluster/lc_5/in_0
 (29 11)  (251 75)  (251 75)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (252 75)  (252 75)  routing T_5_4.lc_trk_g0_2 <X> T_5_4.wire_logic_cluster/lc_5/in_1
 (36 11)  (258 75)  (258 75)  LC_5 Logic Functioning bit
 (37 11)  (259 75)  (259 75)  LC_5 Logic Functioning bit
 (38 11)  (260 75)  (260 75)  LC_5 Logic Functioning bit
 (39 11)  (261 75)  (261 75)  LC_5 Logic Functioning bit
 (17 12)  (239 76)  (239 76)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (240 76)  (240 76)  routing T_5_4.wire_logic_cluster/lc_1/out <X> T_5_4.lc_trk_g3_1
 (27 12)  (249 76)  (249 76)  routing T_5_4.lc_trk_g3_6 <X> T_5_4.wire_logic_cluster/lc_6/in_1
 (28 12)  (250 76)  (250 76)  routing T_5_4.lc_trk_g3_6 <X> T_5_4.wire_logic_cluster/lc_6/in_1
 (29 12)  (251 76)  (251 76)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (252 76)  (252 76)  routing T_5_4.lc_trk_g3_6 <X> T_5_4.wire_logic_cluster/lc_6/in_1
 (32 12)  (254 76)  (254 76)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (257 76)  (257 76)  routing T_5_4.lc_trk_g3_5 <X> T_5_4.input_2_6
 (38 12)  (260 76)  (260 76)  LC_6 Logic Functioning bit
 (41 12)  (263 76)  (263 76)  LC_6 Logic Functioning bit
 (43 12)  (265 76)  (265 76)  LC_6 Logic Functioning bit
 (45 12)  (267 76)  (267 76)  LC_6 Logic Functioning bit
 (2 13)  (224 77)  (224 77)  Column buffer control bit: LH_colbuf_cntl_6

 (26 13)  (248 77)  (248 77)  routing T_5_4.lc_trk_g0_2 <X> T_5_4.wire_logic_cluster/lc_6/in_0
 (29 13)  (251 77)  (251 77)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (252 77)  (252 77)  routing T_5_4.lc_trk_g3_6 <X> T_5_4.wire_logic_cluster/lc_6/in_1
 (31 13)  (253 77)  (253 77)  routing T_5_4.lc_trk_g0_3 <X> T_5_4.wire_logic_cluster/lc_6/in_3
 (32 13)  (254 77)  (254 77)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (255 77)  (255 77)  routing T_5_4.lc_trk_g3_5 <X> T_5_4.input_2_6
 (34 13)  (256 77)  (256 77)  routing T_5_4.lc_trk_g3_5 <X> T_5_4.input_2_6
 (36 13)  (258 77)  (258 77)  LC_6 Logic Functioning bit
 (37 13)  (259 77)  (259 77)  LC_6 Logic Functioning bit
 (38 13)  (260 77)  (260 77)  LC_6 Logic Functioning bit
 (41 13)  (263 77)  (263 77)  LC_6 Logic Functioning bit
 (43 13)  (265 77)  (265 77)  LC_6 Logic Functioning bit
 (51 13)  (273 77)  (273 77)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (222 78)  (222 78)  routing T_5_4.glb_netwk_6 <X> T_5_4.wire_logic_cluster/lc_7/s_r
 (1 14)  (223 78)  (223 78)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (11 14)  (233 78)  (233 78)  routing T_5_4.sp4_h_r_5 <X> T_5_4.sp4_v_t_46
 (13 14)  (235 78)  (235 78)  routing T_5_4.sp4_h_r_5 <X> T_5_4.sp4_v_t_46
 (17 14)  (239 78)  (239 78)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (240 78)  (240 78)  routing T_5_4.wire_logic_cluster/lc_5/out <X> T_5_4.lc_trk_g3_5
 (25 14)  (247 78)  (247 78)  routing T_5_4.wire_logic_cluster/lc_6/out <X> T_5_4.lc_trk_g3_6
 (26 14)  (248 78)  (248 78)  routing T_5_4.lc_trk_g2_7 <X> T_5_4.wire_logic_cluster/lc_7/in_0
 (37 14)  (259 78)  (259 78)  LC_7 Logic Functioning bit
 (38 14)  (260 78)  (260 78)  LC_7 Logic Functioning bit
 (41 14)  (263 78)  (263 78)  LC_7 Logic Functioning bit
 (42 14)  (264 78)  (264 78)  LC_7 Logic Functioning bit
 (45 14)  (267 78)  (267 78)  LC_7 Logic Functioning bit
 (0 15)  (222 79)  (222 79)  routing T_5_4.glb_netwk_6 <X> T_5_4.wire_logic_cluster/lc_7/s_r
 (12 15)  (234 79)  (234 79)  routing T_5_4.sp4_h_r_5 <X> T_5_4.sp4_v_t_46
 (22 15)  (244 79)  (244 79)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (248 79)  (248 79)  routing T_5_4.lc_trk_g2_7 <X> T_5_4.wire_logic_cluster/lc_7/in_0
 (28 15)  (250 79)  (250 79)  routing T_5_4.lc_trk_g2_7 <X> T_5_4.wire_logic_cluster/lc_7/in_0
 (29 15)  (251 79)  (251 79)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (32 15)  (254 79)  (254 79)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (257 79)  (257 79)  routing T_5_4.lc_trk_g0_3 <X> T_5_4.input_2_7
 (36 15)  (258 79)  (258 79)  LC_7 Logic Functioning bit
 (39 15)  (261 79)  (261 79)  LC_7 Logic Functioning bit
 (40 15)  (262 79)  (262 79)  LC_7 Logic Functioning bit
 (43 15)  (265 79)  (265 79)  LC_7 Logic Functioning bit
 (48 15)  (270 79)  (270 79)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (273 79)  (273 79)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_6_4

 (0 0)  (276 64)  (276 64)  Negative Clock bit

 (17 0)  (293 64)  (293 64)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (294 64)  (294 64)  routing T_6_4.wire_logic_cluster/lc_1/out <X> T_6_4.lc_trk_g0_1
 (26 0)  (302 64)  (302 64)  routing T_6_4.lc_trk_g0_6 <X> T_6_4.wire_logic_cluster/lc_0/in_0
 (29 0)  (305 64)  (305 64)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (307 64)  (307 64)  routing T_6_4.lc_trk_g0_5 <X> T_6_4.wire_logic_cluster/lc_0/in_3
 (32 0)  (308 64)  (308 64)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (311 64)  (311 64)  routing T_6_4.lc_trk_g3_7 <X> T_6_4.input_2_0
 (38 0)  (314 64)  (314 64)  LC_0 Logic Functioning bit
 (41 0)  (317 64)  (317 64)  LC_0 Logic Functioning bit
 (43 0)  (319 64)  (319 64)  LC_0 Logic Functioning bit
 (9 1)  (285 65)  (285 65)  routing T_6_4.sp4_v_t_36 <X> T_6_4.sp4_v_b_1
 (26 1)  (302 65)  (302 65)  routing T_6_4.lc_trk_g0_6 <X> T_6_4.wire_logic_cluster/lc_0/in_0
 (29 1)  (305 65)  (305 65)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (308 65)  (308 65)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (309 65)  (309 65)  routing T_6_4.lc_trk_g3_7 <X> T_6_4.input_2_0
 (34 1)  (310 65)  (310 65)  routing T_6_4.lc_trk_g3_7 <X> T_6_4.input_2_0
 (35 1)  (311 65)  (311 65)  routing T_6_4.lc_trk_g3_7 <X> T_6_4.input_2_0
 (36 1)  (312 65)  (312 65)  LC_0 Logic Functioning bit
 (37 1)  (313 65)  (313 65)  LC_0 Logic Functioning bit
 (38 1)  (314 65)  (314 65)  LC_0 Logic Functioning bit
 (41 1)  (317 65)  (317 65)  LC_0 Logic Functioning bit
 (43 1)  (319 65)  (319 65)  LC_0 Logic Functioning bit
 (1 2)  (277 66)  (277 66)  routing T_6_4.glb_netwk_4 <X> T_6_4.wire_logic_cluster/lc_7/clk
 (2 2)  (278 66)  (278 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (4 2)  (280 66)  (280 66)  routing T_6_4.sp4_h_r_6 <X> T_6_4.sp4_v_t_37
 (6 2)  (282 66)  (282 66)  routing T_6_4.sp4_h_r_6 <X> T_6_4.sp4_v_t_37
 (15 2)  (291 66)  (291 66)  routing T_6_4.lft_op_5 <X> T_6_4.lc_trk_g0_5
 (17 2)  (293 66)  (293 66)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (294 66)  (294 66)  routing T_6_4.lft_op_5 <X> T_6_4.lc_trk_g0_5
 (25 2)  (301 66)  (301 66)  routing T_6_4.lft_op_6 <X> T_6_4.lc_trk_g0_6
 (32 2)  (308 66)  (308 66)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (310 66)  (310 66)  routing T_6_4.lc_trk_g1_3 <X> T_6_4.wire_logic_cluster/lc_1/in_3
 (36 2)  (312 66)  (312 66)  LC_1 Logic Functioning bit
 (37 2)  (313 66)  (313 66)  LC_1 Logic Functioning bit
 (38 2)  (314 66)  (314 66)  LC_1 Logic Functioning bit
 (42 2)  (318 66)  (318 66)  LC_1 Logic Functioning bit
 (43 2)  (319 66)  (319 66)  LC_1 Logic Functioning bit
 (45 2)  (321 66)  (321 66)  LC_1 Logic Functioning bit
 (50 2)  (326 66)  (326 66)  Cascade bit: LH_LC01_inmux02_5

 (5 3)  (281 67)  (281 67)  routing T_6_4.sp4_h_r_6 <X> T_6_4.sp4_v_t_37
 (22 3)  (298 67)  (298 67)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (300 67)  (300 67)  routing T_6_4.lft_op_6 <X> T_6_4.lc_trk_g0_6
 (28 3)  (304 67)  (304 67)  routing T_6_4.lc_trk_g2_1 <X> T_6_4.wire_logic_cluster/lc_1/in_0
 (29 3)  (305 67)  (305 67)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (307 67)  (307 67)  routing T_6_4.lc_trk_g1_3 <X> T_6_4.wire_logic_cluster/lc_1/in_3
 (36 3)  (312 67)  (312 67)  LC_1 Logic Functioning bit
 (37 3)  (313 67)  (313 67)  LC_1 Logic Functioning bit
 (39 3)  (315 67)  (315 67)  LC_1 Logic Functioning bit
 (42 3)  (318 67)  (318 67)  LC_1 Logic Functioning bit
 (43 3)  (319 67)  (319 67)  LC_1 Logic Functioning bit
 (44 3)  (320 67)  (320 67)  LC_1 Logic Functioning bit
 (48 3)  (324 67)  (324 67)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (0 4)  (276 68)  (276 68)  routing T_6_4.lc_trk_g3_3 <X> T_6_4.wire_logic_cluster/lc_7/cen
 (1 4)  (277 68)  (277 68)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (297 68)  (297 68)  routing T_6_4.wire_logic_cluster/lc_3/out <X> T_6_4.lc_trk_g1_3
 (22 4)  (298 68)  (298 68)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (302 68)  (302 68)  routing T_6_4.lc_trk_g0_6 <X> T_6_4.wire_logic_cluster/lc_2/in_0
 (27 4)  (303 68)  (303 68)  routing T_6_4.lc_trk_g1_4 <X> T_6_4.wire_logic_cluster/lc_2/in_1
 (29 4)  (305 68)  (305 68)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (306 68)  (306 68)  routing T_6_4.lc_trk_g1_4 <X> T_6_4.wire_logic_cluster/lc_2/in_1
 (32 4)  (308 68)  (308 68)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (309 68)  (309 68)  routing T_6_4.lc_trk_g2_1 <X> T_6_4.wire_logic_cluster/lc_2/in_3
 (39 4)  (315 68)  (315 68)  LC_2 Logic Functioning bit
 (41 4)  (317 68)  (317 68)  LC_2 Logic Functioning bit
 (0 5)  (276 69)  (276 69)  routing T_6_4.lc_trk_g3_3 <X> T_6_4.wire_logic_cluster/lc_7/cen
 (1 5)  (277 69)  (277 69)  routing T_6_4.lc_trk_g3_3 <X> T_6_4.wire_logic_cluster/lc_7/cen
 (26 5)  (302 69)  (302 69)  routing T_6_4.lc_trk_g0_6 <X> T_6_4.wire_logic_cluster/lc_2/in_0
 (29 5)  (305 69)  (305 69)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (32 5)  (308 69)  (308 69)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (309 69)  (309 69)  routing T_6_4.lc_trk_g3_1 <X> T_6_4.input_2_2
 (34 5)  (310 69)  (310 69)  routing T_6_4.lc_trk_g3_1 <X> T_6_4.input_2_2
 (39 5)  (315 69)  (315 69)  LC_2 Logic Functioning bit
 (43 5)  (319 69)  (319 69)  LC_2 Logic Functioning bit
 (47 5)  (323 69)  (323 69)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (14 6)  (290 70)  (290 70)  routing T_6_4.lft_op_4 <X> T_6_4.lc_trk_g1_4
 (15 6)  (291 70)  (291 70)  routing T_6_4.lft_op_5 <X> T_6_4.lc_trk_g1_5
 (17 6)  (293 70)  (293 70)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (294 70)  (294 70)  routing T_6_4.lft_op_5 <X> T_6_4.lc_trk_g1_5
 (26 6)  (302 70)  (302 70)  routing T_6_4.lc_trk_g1_4 <X> T_6_4.wire_logic_cluster/lc_3/in_0
 (27 6)  (303 70)  (303 70)  routing T_6_4.lc_trk_g1_5 <X> T_6_4.wire_logic_cluster/lc_3/in_1
 (29 6)  (305 70)  (305 70)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (306 70)  (306 70)  routing T_6_4.lc_trk_g1_5 <X> T_6_4.wire_logic_cluster/lc_3/in_1
 (31 6)  (307 70)  (307 70)  routing T_6_4.lc_trk_g0_6 <X> T_6_4.wire_logic_cluster/lc_3/in_3
 (32 6)  (308 70)  (308 70)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (312 70)  (312 70)  LC_3 Logic Functioning bit
 (15 7)  (291 71)  (291 71)  routing T_6_4.lft_op_4 <X> T_6_4.lc_trk_g1_4
 (17 7)  (293 71)  (293 71)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (27 7)  (303 71)  (303 71)  routing T_6_4.lc_trk_g1_4 <X> T_6_4.wire_logic_cluster/lc_3/in_0
 (29 7)  (305 71)  (305 71)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (307 71)  (307 71)  routing T_6_4.lc_trk_g0_6 <X> T_6_4.wire_logic_cluster/lc_3/in_3
 (32 7)  (308 71)  (308 71)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (46 7)  (322 71)  (322 71)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (48 7)  (324 71)  (324 71)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (13 8)  (289 72)  (289 72)  routing T_6_4.sp4_v_t_45 <X> T_6_4.sp4_v_b_8
 (15 8)  (291 72)  (291 72)  routing T_6_4.tnl_op_1 <X> T_6_4.lc_trk_g2_1
 (17 8)  (293 72)  (293 72)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (26 8)  (302 72)  (302 72)  routing T_6_4.lc_trk_g0_6 <X> T_6_4.wire_logic_cluster/lc_4/in_0
 (27 8)  (303 72)  (303 72)  routing T_6_4.lc_trk_g1_4 <X> T_6_4.wire_logic_cluster/lc_4/in_1
 (29 8)  (305 72)  (305 72)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (306 72)  (306 72)  routing T_6_4.lc_trk_g1_4 <X> T_6_4.wire_logic_cluster/lc_4/in_1
 (32 8)  (308 72)  (308 72)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (309 72)  (309 72)  routing T_6_4.lc_trk_g2_1 <X> T_6_4.wire_logic_cluster/lc_4/in_3
 (43 8)  (319 72)  (319 72)  LC_4 Logic Functioning bit
 (2 9)  (278 73)  (278 73)  Column buffer control bit: LH_colbuf_cntl_4

 (18 9)  (294 73)  (294 73)  routing T_6_4.tnl_op_1 <X> T_6_4.lc_trk_g2_1
 (26 9)  (302 73)  (302 73)  routing T_6_4.lc_trk_g0_6 <X> T_6_4.wire_logic_cluster/lc_4/in_0
 (29 9)  (305 73)  (305 73)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (308 73)  (308 73)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (309 73)  (309 73)  routing T_6_4.lc_trk_g3_1 <X> T_6_4.input_2_4
 (34 9)  (310 73)  (310 73)  routing T_6_4.lc_trk_g3_1 <X> T_6_4.input_2_4
 (37 9)  (313 73)  (313 73)  LC_4 Logic Functioning bit
 (42 9)  (318 73)  (318 73)  LC_4 Logic Functioning bit
 (51 9)  (327 73)  (327 73)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (17 12)  (293 76)  (293 76)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (294 76)  (294 76)  routing T_6_4.wire_logic_cluster/lc_1/out <X> T_6_4.lc_trk_g3_1
 (22 12)  (298 76)  (298 76)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (2 13)  (278 77)  (278 77)  Column buffer control bit: LH_colbuf_cntl_6

 (0 14)  (276 78)  (276 78)  routing T_6_4.glb_netwk_6 <X> T_6_4.wire_logic_cluster/lc_7/s_r
 (1 14)  (277 78)  (277 78)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (12 14)  (288 78)  (288 78)  routing T_6_4.sp4_v_b_11 <X> T_6_4.sp4_h_l_46
 (22 14)  (298 78)  (298 78)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (299 78)  (299 78)  routing T_6_4.sp4_h_r_31 <X> T_6_4.lc_trk_g3_7
 (24 14)  (300 78)  (300 78)  routing T_6_4.sp4_h_r_31 <X> T_6_4.lc_trk_g3_7
 (0 15)  (276 79)  (276 79)  routing T_6_4.glb_netwk_6 <X> T_6_4.wire_logic_cluster/lc_7/s_r
 (21 15)  (297 79)  (297 79)  routing T_6_4.sp4_h_r_31 <X> T_6_4.lc_trk_g3_7


LogicTile_7_4

 (4 0)  (338 64)  (338 64)  routing T_7_4.sp4_v_t_37 <X> T_7_4.sp4_v_b_0
 (26 0)  (360 64)  (360 64)  routing T_7_4.lc_trk_g1_5 <X> T_7_4.wire_logic_cluster/lc_0/in_0
 (27 0)  (361 64)  (361 64)  routing T_7_4.lc_trk_g3_2 <X> T_7_4.wire_logic_cluster/lc_0/in_1
 (28 0)  (362 64)  (362 64)  routing T_7_4.lc_trk_g3_2 <X> T_7_4.wire_logic_cluster/lc_0/in_1
 (29 0)  (363 64)  (363 64)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (366 64)  (366 64)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (368 64)  (368 64)  routing T_7_4.lc_trk_g1_2 <X> T_7_4.wire_logic_cluster/lc_0/in_3
 (36 0)  (370 64)  (370 64)  LC_0 Logic Functioning bit
 (37 0)  (371 64)  (371 64)  LC_0 Logic Functioning bit
 (38 0)  (372 64)  (372 64)  LC_0 Logic Functioning bit
 (39 0)  (373 64)  (373 64)  LC_0 Logic Functioning bit
 (43 0)  (377 64)  (377 64)  LC_0 Logic Functioning bit
 (47 0)  (381 64)  (381 64)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (27 1)  (361 65)  (361 65)  routing T_7_4.lc_trk_g1_5 <X> T_7_4.wire_logic_cluster/lc_0/in_0
 (29 1)  (363 65)  (363 65)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (364 65)  (364 65)  routing T_7_4.lc_trk_g3_2 <X> T_7_4.wire_logic_cluster/lc_0/in_1
 (31 1)  (365 65)  (365 65)  routing T_7_4.lc_trk_g1_2 <X> T_7_4.wire_logic_cluster/lc_0/in_3
 (32 1)  (366 65)  (366 65)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (367 65)  (367 65)  routing T_7_4.lc_trk_g3_1 <X> T_7_4.input_2_0
 (34 1)  (368 65)  (368 65)  routing T_7_4.lc_trk_g3_1 <X> T_7_4.input_2_0
 (37 1)  (371 65)  (371 65)  LC_0 Logic Functioning bit
 (38 1)  (372 65)  (372 65)  LC_0 Logic Functioning bit
 (39 1)  (373 65)  (373 65)  LC_0 Logic Functioning bit
 (15 2)  (349 66)  (349 66)  routing T_7_4.bot_op_5 <X> T_7_4.lc_trk_g0_5
 (17 2)  (351 66)  (351 66)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (25 2)  (359 66)  (359 66)  routing T_7_4.sp4_v_b_6 <X> T_7_4.lc_trk_g0_6
 (28 2)  (362 66)  (362 66)  routing T_7_4.lc_trk_g2_0 <X> T_7_4.wire_logic_cluster/lc_1/in_1
 (29 2)  (363 66)  (363 66)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (366 66)  (366 66)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (368 66)  (368 66)  routing T_7_4.lc_trk_g1_3 <X> T_7_4.wire_logic_cluster/lc_1/in_3
 (36 2)  (370 66)  (370 66)  LC_1 Logic Functioning bit
 (37 2)  (371 66)  (371 66)  LC_1 Logic Functioning bit
 (38 2)  (372 66)  (372 66)  LC_1 Logic Functioning bit
 (39 2)  (373 66)  (373 66)  LC_1 Logic Functioning bit
 (43 2)  (377 66)  (377 66)  LC_1 Logic Functioning bit
 (22 3)  (356 67)  (356 67)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (357 67)  (357 67)  routing T_7_4.sp4_v_b_6 <X> T_7_4.lc_trk_g0_6
 (26 3)  (360 67)  (360 67)  routing T_7_4.lc_trk_g3_2 <X> T_7_4.wire_logic_cluster/lc_1/in_0
 (27 3)  (361 67)  (361 67)  routing T_7_4.lc_trk_g3_2 <X> T_7_4.wire_logic_cluster/lc_1/in_0
 (28 3)  (362 67)  (362 67)  routing T_7_4.lc_trk_g3_2 <X> T_7_4.wire_logic_cluster/lc_1/in_0
 (29 3)  (363 67)  (363 67)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (365 67)  (365 67)  routing T_7_4.lc_trk_g1_3 <X> T_7_4.wire_logic_cluster/lc_1/in_3
 (32 3)  (366 67)  (366 67)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (367 67)  (367 67)  routing T_7_4.lc_trk_g2_1 <X> T_7_4.input_2_1
 (36 3)  (370 67)  (370 67)  LC_1 Logic Functioning bit
 (38 3)  (372 67)  (372 67)  LC_1 Logic Functioning bit
 (39 3)  (373 67)  (373 67)  LC_1 Logic Functioning bit
 (47 3)  (381 67)  (381 67)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (11 4)  (345 68)  (345 68)  routing T_7_4.sp4_h_r_0 <X> T_7_4.sp4_v_b_5
 (22 4)  (356 68)  (356 68)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (358 68)  (358 68)  routing T_7_4.top_op_3 <X> T_7_4.lc_trk_g1_3
 (26 4)  (360 68)  (360 68)  routing T_7_4.lc_trk_g3_5 <X> T_7_4.wire_logic_cluster/lc_2/in_0
 (27 4)  (361 68)  (361 68)  routing T_7_4.lc_trk_g1_6 <X> T_7_4.wire_logic_cluster/lc_2/in_1
 (29 4)  (363 68)  (363 68)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (364 68)  (364 68)  routing T_7_4.lc_trk_g1_6 <X> T_7_4.wire_logic_cluster/lc_2/in_1
 (31 4)  (365 68)  (365 68)  routing T_7_4.lc_trk_g0_5 <X> T_7_4.wire_logic_cluster/lc_2/in_3
 (32 4)  (366 68)  (366 68)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (35 4)  (369 68)  (369 68)  routing T_7_4.lc_trk_g2_4 <X> T_7_4.input_2_2
 (36 4)  (370 68)  (370 68)  LC_2 Logic Functioning bit
 (37 4)  (371 68)  (371 68)  LC_2 Logic Functioning bit
 (40 4)  (374 68)  (374 68)  LC_2 Logic Functioning bit
 (41 4)  (375 68)  (375 68)  LC_2 Logic Functioning bit
 (21 5)  (355 69)  (355 69)  routing T_7_4.top_op_3 <X> T_7_4.lc_trk_g1_3
 (22 5)  (356 69)  (356 69)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (358 69)  (358 69)  routing T_7_4.top_op_2 <X> T_7_4.lc_trk_g1_2
 (25 5)  (359 69)  (359 69)  routing T_7_4.top_op_2 <X> T_7_4.lc_trk_g1_2
 (27 5)  (361 69)  (361 69)  routing T_7_4.lc_trk_g3_5 <X> T_7_4.wire_logic_cluster/lc_2/in_0
 (28 5)  (362 69)  (362 69)  routing T_7_4.lc_trk_g3_5 <X> T_7_4.wire_logic_cluster/lc_2/in_0
 (29 5)  (363 69)  (363 69)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (364 69)  (364 69)  routing T_7_4.lc_trk_g1_6 <X> T_7_4.wire_logic_cluster/lc_2/in_1
 (32 5)  (366 69)  (366 69)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (367 69)  (367 69)  routing T_7_4.lc_trk_g2_4 <X> T_7_4.input_2_2
 (14 6)  (348 70)  (348 70)  routing T_7_4.sp4_v_t_1 <X> T_7_4.lc_trk_g1_4
 (17 6)  (351 70)  (351 70)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (26 6)  (360 70)  (360 70)  routing T_7_4.lc_trk_g1_4 <X> T_7_4.wire_logic_cluster/lc_3/in_0
 (29 6)  (363 70)  (363 70)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (364 70)  (364 70)  routing T_7_4.lc_trk_g0_6 <X> T_7_4.wire_logic_cluster/lc_3/in_1
 (31 6)  (365 70)  (365 70)  routing T_7_4.lc_trk_g2_6 <X> T_7_4.wire_logic_cluster/lc_3/in_3
 (32 6)  (366 70)  (366 70)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (367 70)  (367 70)  routing T_7_4.lc_trk_g2_6 <X> T_7_4.wire_logic_cluster/lc_3/in_3
 (36 6)  (370 70)  (370 70)  LC_3 Logic Functioning bit
 (50 6)  (384 70)  (384 70)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (348 71)  (348 71)  routing T_7_4.sp4_v_t_1 <X> T_7_4.lc_trk_g1_4
 (16 7)  (350 71)  (350 71)  routing T_7_4.sp4_v_t_1 <X> T_7_4.lc_trk_g1_4
 (17 7)  (351 71)  (351 71)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (18 7)  (352 71)  (352 71)  routing T_7_4.sp4_r_v_b_29 <X> T_7_4.lc_trk_g1_5
 (22 7)  (356 71)  (356 71)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (27 7)  (361 71)  (361 71)  routing T_7_4.lc_trk_g1_4 <X> T_7_4.wire_logic_cluster/lc_3/in_0
 (29 7)  (363 71)  (363 71)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (364 71)  (364 71)  routing T_7_4.lc_trk_g0_6 <X> T_7_4.wire_logic_cluster/lc_3/in_1
 (31 7)  (365 71)  (365 71)  routing T_7_4.lc_trk_g2_6 <X> T_7_4.wire_logic_cluster/lc_3/in_3
 (51 7)  (385 71)  (385 71)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (348 72)  (348 72)  routing T_7_4.sp4_v_t_21 <X> T_7_4.lc_trk_g2_0
 (17 8)  (351 72)  (351 72)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (352 72)  (352 72)  routing T_7_4.bnl_op_1 <X> T_7_4.lc_trk_g2_1
 (19 8)  (353 72)  (353 72)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (25 8)  (359 72)  (359 72)  routing T_7_4.bnl_op_2 <X> T_7_4.lc_trk_g2_2
 (2 9)  (336 73)  (336 73)  Column buffer control bit: LH_colbuf_cntl_4

 (14 9)  (348 73)  (348 73)  routing T_7_4.sp4_v_t_21 <X> T_7_4.lc_trk_g2_0
 (16 9)  (350 73)  (350 73)  routing T_7_4.sp4_v_t_21 <X> T_7_4.lc_trk_g2_0
 (17 9)  (351 73)  (351 73)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (18 9)  (352 73)  (352 73)  routing T_7_4.bnl_op_1 <X> T_7_4.lc_trk_g2_1
 (22 9)  (356 73)  (356 73)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (359 73)  (359 73)  routing T_7_4.bnl_op_2 <X> T_7_4.lc_trk_g2_2
 (4 10)  (338 74)  (338 74)  routing T_7_4.sp4_v_b_10 <X> T_7_4.sp4_v_t_43
 (6 10)  (340 74)  (340 74)  routing T_7_4.sp4_v_b_10 <X> T_7_4.sp4_v_t_43
 (14 10)  (348 74)  (348 74)  routing T_7_4.sp4_v_b_36 <X> T_7_4.lc_trk_g2_4
 (25 10)  (359 74)  (359 74)  routing T_7_4.sp4_h_r_46 <X> T_7_4.lc_trk_g2_6
 (26 10)  (360 74)  (360 74)  routing T_7_4.lc_trk_g0_5 <X> T_7_4.wire_logic_cluster/lc_5/in_0
 (27 10)  (361 74)  (361 74)  routing T_7_4.lc_trk_g3_1 <X> T_7_4.wire_logic_cluster/lc_5/in_1
 (28 10)  (362 74)  (362 74)  routing T_7_4.lc_trk_g3_1 <X> T_7_4.wire_logic_cluster/lc_5/in_1
 (29 10)  (363 74)  (363 74)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (366 74)  (366 74)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (367 74)  (367 74)  routing T_7_4.lc_trk_g2_2 <X> T_7_4.wire_logic_cluster/lc_5/in_3
 (35 10)  (369 74)  (369 74)  routing T_7_4.lc_trk_g3_4 <X> T_7_4.input_2_5
 (36 10)  (370 74)  (370 74)  LC_5 Logic Functioning bit
 (41 10)  (375 74)  (375 74)  LC_5 Logic Functioning bit
 (43 10)  (377 74)  (377 74)  LC_5 Logic Functioning bit
 (48 10)  (382 74)  (382 74)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (14 11)  (348 75)  (348 75)  routing T_7_4.sp4_v_b_36 <X> T_7_4.lc_trk_g2_4
 (16 11)  (350 75)  (350 75)  routing T_7_4.sp4_v_b_36 <X> T_7_4.lc_trk_g2_4
 (17 11)  (351 75)  (351 75)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (356 75)  (356 75)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (357 75)  (357 75)  routing T_7_4.sp4_h_r_46 <X> T_7_4.lc_trk_g2_6
 (24 11)  (358 75)  (358 75)  routing T_7_4.sp4_h_r_46 <X> T_7_4.lc_trk_g2_6
 (25 11)  (359 75)  (359 75)  routing T_7_4.sp4_h_r_46 <X> T_7_4.lc_trk_g2_6
 (29 11)  (363 75)  (363 75)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (365 75)  (365 75)  routing T_7_4.lc_trk_g2_2 <X> T_7_4.wire_logic_cluster/lc_5/in_3
 (32 11)  (366 75)  (366 75)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (367 75)  (367 75)  routing T_7_4.lc_trk_g3_4 <X> T_7_4.input_2_5
 (34 11)  (368 75)  (368 75)  routing T_7_4.lc_trk_g3_4 <X> T_7_4.input_2_5
 (36 11)  (370 75)  (370 75)  LC_5 Logic Functioning bit
 (37 11)  (371 75)  (371 75)  LC_5 Logic Functioning bit
 (39 11)  (373 75)  (373 75)  LC_5 Logic Functioning bit
 (40 11)  (374 75)  (374 75)  LC_5 Logic Functioning bit
 (42 11)  (376 75)  (376 75)  LC_5 Logic Functioning bit
 (48 11)  (382 75)  (382 75)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (17 12)  (351 76)  (351 76)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (352 76)  (352 76)  routing T_7_4.bnl_op_1 <X> T_7_4.lc_trk_g3_1
 (25 12)  (359 76)  (359 76)  routing T_7_4.bnl_op_2 <X> T_7_4.lc_trk_g3_2
 (2 13)  (336 77)  (336 77)  Column buffer control bit: LH_colbuf_cntl_6

 (18 13)  (352 77)  (352 77)  routing T_7_4.bnl_op_1 <X> T_7_4.lc_trk_g3_1
 (22 13)  (356 77)  (356 77)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (359 77)  (359 77)  routing T_7_4.bnl_op_2 <X> T_7_4.lc_trk_g3_2
 (4 14)  (338 78)  (338 78)  routing T_7_4.sp4_h_r_3 <X> T_7_4.sp4_v_t_44
 (6 14)  (340 78)  (340 78)  routing T_7_4.sp4_h_r_3 <X> T_7_4.sp4_v_t_44
 (14 14)  (348 78)  (348 78)  routing T_7_4.sp4_v_b_36 <X> T_7_4.lc_trk_g3_4
 (17 14)  (351 78)  (351 78)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (5 15)  (339 79)  (339 79)  routing T_7_4.sp4_h_r_3 <X> T_7_4.sp4_v_t_44
 (14 15)  (348 79)  (348 79)  routing T_7_4.sp4_v_b_36 <X> T_7_4.lc_trk_g3_4
 (16 15)  (350 79)  (350 79)  routing T_7_4.sp4_v_b_36 <X> T_7_4.lc_trk_g3_4
 (17 15)  (351 79)  (351 79)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (18 15)  (352 79)  (352 79)  routing T_7_4.sp4_r_v_b_45 <X> T_7_4.lc_trk_g3_5


LogicTile_8_4

 (26 0)  (414 64)  (414 64)  routing T_8_4.lc_trk_g0_6 <X> T_8_4.wire_logic_cluster/lc_0/in_0
 (27 0)  (415 64)  (415 64)  routing T_8_4.lc_trk_g1_0 <X> T_8_4.wire_logic_cluster/lc_0/in_1
 (29 0)  (417 64)  (417 64)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (419 64)  (419 64)  routing T_8_4.lc_trk_g1_6 <X> T_8_4.wire_logic_cluster/lc_0/in_3
 (32 0)  (420 64)  (420 64)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (422 64)  (422 64)  routing T_8_4.lc_trk_g1_6 <X> T_8_4.wire_logic_cluster/lc_0/in_3
 (42 0)  (430 64)  (430 64)  LC_0 Logic Functioning bit
 (45 0)  (433 64)  (433 64)  LC_0 Logic Functioning bit
 (26 1)  (414 65)  (414 65)  routing T_8_4.lc_trk_g0_6 <X> T_8_4.wire_logic_cluster/lc_0/in_0
 (29 1)  (417 65)  (417 65)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (419 65)  (419 65)  routing T_8_4.lc_trk_g1_6 <X> T_8_4.wire_logic_cluster/lc_0/in_3
 (32 1)  (420 65)  (420 65)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (421 65)  (421 65)  routing T_8_4.lc_trk_g3_1 <X> T_8_4.input_2_0
 (34 1)  (422 65)  (422 65)  routing T_8_4.lc_trk_g3_1 <X> T_8_4.input_2_0
 (36 1)  (424 65)  (424 65)  LC_0 Logic Functioning bit
 (38 1)  (426 65)  (426 65)  LC_0 Logic Functioning bit
 (41 1)  (429 65)  (429 65)  LC_0 Logic Functioning bit
 (1 2)  (389 66)  (389 66)  routing T_8_4.glb_netwk_4 <X> T_8_4.wire_logic_cluster/lc_7/clk
 (2 2)  (390 66)  (390 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (14 2)  (402 66)  (402 66)  routing T_8_4.wire_logic_cluster/lc_4/out <X> T_8_4.lc_trk_g0_4
 (31 2)  (419 66)  (419 66)  routing T_8_4.lc_trk_g0_6 <X> T_8_4.wire_logic_cluster/lc_1/in_3
 (32 2)  (420 66)  (420 66)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (35 2)  (423 66)  (423 66)  routing T_8_4.lc_trk_g1_6 <X> T_8_4.input_2_1
 (40 2)  (428 66)  (428 66)  LC_1 Logic Functioning bit
 (43 2)  (431 66)  (431 66)  LC_1 Logic Functioning bit
 (45 2)  (433 66)  (433 66)  LC_1 Logic Functioning bit
 (17 3)  (405 67)  (405 67)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (410 67)  (410 67)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_21 lc_trk_g0_6
 (23 3)  (411 67)  (411 67)  routing T_8_4.sp12_h_l_21 <X> T_8_4.lc_trk_g0_6
 (25 3)  (413 67)  (413 67)  routing T_8_4.sp12_h_l_21 <X> T_8_4.lc_trk_g0_6
 (28 3)  (416 67)  (416 67)  routing T_8_4.lc_trk_g2_1 <X> T_8_4.wire_logic_cluster/lc_1/in_0
 (29 3)  (417 67)  (417 67)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (419 67)  (419 67)  routing T_8_4.lc_trk_g0_6 <X> T_8_4.wire_logic_cluster/lc_1/in_3
 (32 3)  (420 67)  (420 67)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (422 67)  (422 67)  routing T_8_4.lc_trk_g1_6 <X> T_8_4.input_2_1
 (35 3)  (423 67)  (423 67)  routing T_8_4.lc_trk_g1_6 <X> T_8_4.input_2_1
 (41 3)  (429 67)  (429 67)  LC_1 Logic Functioning bit
 (42 3)  (430 67)  (430 67)  LC_1 Logic Functioning bit
 (51 3)  (439 67)  (439 67)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (402 68)  (402 68)  routing T_8_4.wire_logic_cluster/lc_0/out <X> T_8_4.lc_trk_g1_0
 (21 4)  (409 68)  (409 68)  routing T_8_4.wire_logic_cluster/lc_3/out <X> T_8_4.lc_trk_g1_3
 (22 4)  (410 68)  (410 68)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (415 68)  (415 68)  routing T_8_4.lc_trk_g1_0 <X> T_8_4.wire_logic_cluster/lc_2/in_1
 (29 4)  (417 68)  (417 68)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (420 68)  (420 68)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (421 68)  (421 68)  routing T_8_4.lc_trk_g2_1 <X> T_8_4.wire_logic_cluster/lc_2/in_3
 (36 4)  (424 68)  (424 68)  LC_2 Logic Functioning bit
 (38 4)  (426 68)  (426 68)  LC_2 Logic Functioning bit
 (8 5)  (396 69)  (396 69)  routing T_8_4.sp4_v_t_36 <X> T_8_4.sp4_v_b_4
 (10 5)  (398 69)  (398 69)  routing T_8_4.sp4_v_t_36 <X> T_8_4.sp4_v_b_4
 (17 5)  (405 69)  (405 69)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (410 69)  (410 69)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (412 69)  (412 69)  routing T_8_4.top_op_2 <X> T_8_4.lc_trk_g1_2
 (25 5)  (413 69)  (413 69)  routing T_8_4.top_op_2 <X> T_8_4.lc_trk_g1_2
 (36 5)  (424 69)  (424 69)  LC_2 Logic Functioning bit
 (38 5)  (426 69)  (426 69)  LC_2 Logic Functioning bit
 (17 6)  (405 70)  (405 70)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (25 6)  (413 70)  (413 70)  routing T_8_4.wire_logic_cluster/lc_6/out <X> T_8_4.lc_trk_g1_6
 (26 6)  (414 70)  (414 70)  routing T_8_4.lc_trk_g1_6 <X> T_8_4.wire_logic_cluster/lc_3/in_0
 (27 6)  (415 70)  (415 70)  routing T_8_4.lc_trk_g1_3 <X> T_8_4.wire_logic_cluster/lc_3/in_1
 (29 6)  (417 70)  (417 70)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (419 70)  (419 70)  routing T_8_4.lc_trk_g0_6 <X> T_8_4.wire_logic_cluster/lc_3/in_3
 (32 6)  (420 70)  (420 70)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (41 6)  (429 70)  (429 70)  LC_3 Logic Functioning bit
 (42 6)  (430 70)  (430 70)  LC_3 Logic Functioning bit
 (43 6)  (431 70)  (431 70)  LC_3 Logic Functioning bit
 (45 6)  (433 70)  (433 70)  LC_3 Logic Functioning bit
 (50 6)  (438 70)  (438 70)  Cascade bit: LH_LC03_inmux02_5

 (18 7)  (406 71)  (406 71)  routing T_8_4.sp4_r_v_b_29 <X> T_8_4.lc_trk_g1_5
 (22 7)  (410 71)  (410 71)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (414 71)  (414 71)  routing T_8_4.lc_trk_g1_6 <X> T_8_4.wire_logic_cluster/lc_3/in_0
 (27 7)  (415 71)  (415 71)  routing T_8_4.lc_trk_g1_6 <X> T_8_4.wire_logic_cluster/lc_3/in_0
 (29 7)  (417 71)  (417 71)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (418 71)  (418 71)  routing T_8_4.lc_trk_g1_3 <X> T_8_4.wire_logic_cluster/lc_3/in_1
 (31 7)  (419 71)  (419 71)  routing T_8_4.lc_trk_g0_6 <X> T_8_4.wire_logic_cluster/lc_3/in_3
 (41 7)  (429 71)  (429 71)  LC_3 Logic Functioning bit
 (17 8)  (405 72)  (405 72)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (406 72)  (406 72)  routing T_8_4.wire_logic_cluster/lc_1/out <X> T_8_4.lc_trk_g2_1
 (26 8)  (414 72)  (414 72)  routing T_8_4.lc_trk_g0_6 <X> T_8_4.wire_logic_cluster/lc_4/in_0
 (27 8)  (415 72)  (415 72)  routing T_8_4.lc_trk_g1_6 <X> T_8_4.wire_logic_cluster/lc_4/in_1
 (29 8)  (417 72)  (417 72)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (418 72)  (418 72)  routing T_8_4.lc_trk_g1_6 <X> T_8_4.wire_logic_cluster/lc_4/in_1
 (32 8)  (420 72)  (420 72)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (422 72)  (422 72)  routing T_8_4.lc_trk_g1_2 <X> T_8_4.wire_logic_cluster/lc_4/in_3
 (35 8)  (423 72)  (423 72)  routing T_8_4.lc_trk_g0_4 <X> T_8_4.input_2_4
 (39 8)  (427 72)  (427 72)  LC_4 Logic Functioning bit
 (42 8)  (430 72)  (430 72)  LC_4 Logic Functioning bit
 (45 8)  (433 72)  (433 72)  LC_4 Logic Functioning bit
 (2 9)  (390 73)  (390 73)  Column buffer control bit: LH_colbuf_cntl_4

 (26 9)  (414 73)  (414 73)  routing T_8_4.lc_trk_g0_6 <X> T_8_4.wire_logic_cluster/lc_4/in_0
 (29 9)  (417 73)  (417 73)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (418 73)  (418 73)  routing T_8_4.lc_trk_g1_6 <X> T_8_4.wire_logic_cluster/lc_4/in_1
 (31 9)  (419 73)  (419 73)  routing T_8_4.lc_trk_g1_2 <X> T_8_4.wire_logic_cluster/lc_4/in_3
 (32 9)  (420 73)  (420 73)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (424 73)  (424 73)  LC_4 Logic Functioning bit
 (43 9)  (431 73)  (431 73)  LC_4 Logic Functioning bit
 (29 10)  (417 74)  (417 74)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (418 74)  (418 74)  routing T_8_4.lc_trk_g0_4 <X> T_8_4.wire_logic_cluster/lc_5/in_1
 (32 10)  (420 74)  (420 74)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (422 74)  (422 74)  routing T_8_4.lc_trk_g1_3 <X> T_8_4.wire_logic_cluster/lc_5/in_3
 (36 10)  (424 74)  (424 74)  LC_5 Logic Functioning bit
 (38 10)  (426 74)  (426 74)  LC_5 Logic Functioning bit
 (31 11)  (419 75)  (419 75)  routing T_8_4.lc_trk_g1_3 <X> T_8_4.wire_logic_cluster/lc_5/in_3
 (36 11)  (424 75)  (424 75)  LC_5 Logic Functioning bit
 (38 11)  (426 75)  (426 75)  LC_5 Logic Functioning bit
 (17 12)  (405 76)  (405 76)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (406 76)  (406 76)  routing T_8_4.wire_logic_cluster/lc_1/out <X> T_8_4.lc_trk_g3_1
 (25 12)  (413 76)  (413 76)  routing T_8_4.wire_logic_cluster/lc_2/out <X> T_8_4.lc_trk_g3_2
 (26 12)  (414 76)  (414 76)  routing T_8_4.lc_trk_g0_6 <X> T_8_4.wire_logic_cluster/lc_6/in_0
 (27 12)  (415 76)  (415 76)  routing T_8_4.lc_trk_g1_6 <X> T_8_4.wire_logic_cluster/lc_6/in_1
 (29 12)  (417 76)  (417 76)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (418 76)  (418 76)  routing T_8_4.lc_trk_g1_6 <X> T_8_4.wire_logic_cluster/lc_6/in_1
 (32 12)  (420 76)  (420 76)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (421 76)  (421 76)  routing T_8_4.lc_trk_g3_2 <X> T_8_4.wire_logic_cluster/lc_6/in_3
 (34 12)  (422 76)  (422 76)  routing T_8_4.lc_trk_g3_2 <X> T_8_4.wire_logic_cluster/lc_6/in_3
 (37 12)  (425 76)  (425 76)  LC_6 Logic Functioning bit
 (45 12)  (433 76)  (433 76)  LC_6 Logic Functioning bit
 (50 12)  (438 76)  (438 76)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (439 76)  (439 76)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (2 13)  (390 77)  (390 77)  Column buffer control bit: LH_colbuf_cntl_6

 (14 13)  (402 77)  (402 77)  routing T_8_4.sp4_r_v_b_40 <X> T_8_4.lc_trk_g3_0
 (17 13)  (405 77)  (405 77)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (410 77)  (410 77)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (414 77)  (414 77)  routing T_8_4.lc_trk_g0_6 <X> T_8_4.wire_logic_cluster/lc_6/in_0
 (29 13)  (417 77)  (417 77)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (418 77)  (418 77)  routing T_8_4.lc_trk_g1_6 <X> T_8_4.wire_logic_cluster/lc_6/in_1
 (31 13)  (419 77)  (419 77)  routing T_8_4.lc_trk_g3_2 <X> T_8_4.wire_logic_cluster/lc_6/in_3
 (36 13)  (424 77)  (424 77)  LC_6 Logic Functioning bit
 (38 13)  (426 77)  (426 77)  LC_6 Logic Functioning bit
 (41 13)  (429 77)  (429 77)  LC_6 Logic Functioning bit
 (43 13)  (431 77)  (431 77)  LC_6 Logic Functioning bit
 (31 14)  (419 78)  (419 78)  routing T_8_4.lc_trk_g1_5 <X> T_8_4.wire_logic_cluster/lc_7/in_3
 (32 14)  (420 78)  (420 78)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (422 78)  (422 78)  routing T_8_4.lc_trk_g1_5 <X> T_8_4.wire_logic_cluster/lc_7/in_3
 (41 14)  (429 78)  (429 78)  LC_7 Logic Functioning bit
 (43 14)  (431 78)  (431 78)  LC_7 Logic Functioning bit
 (27 15)  (415 79)  (415 79)  routing T_8_4.lc_trk_g3_0 <X> T_8_4.wire_logic_cluster/lc_7/in_0
 (28 15)  (416 79)  (416 79)  routing T_8_4.lc_trk_g3_0 <X> T_8_4.wire_logic_cluster/lc_7/in_0
 (29 15)  (417 79)  (417 79)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (40 15)  (428 79)  (428 79)  LC_7 Logic Functioning bit
 (42 15)  (430 79)  (430 79)  LC_7 Logic Functioning bit
 (46 15)  (434 79)  (434 79)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (48 15)  (436 79)  (436 79)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_9_4

 (1 2)  (443 66)  (443 66)  routing T_9_4.glb_netwk_4 <X> T_9_4.wire_logic_cluster/lc_7/clk
 (2 2)  (444 66)  (444 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (0 4)  (442 68)  (442 68)  routing T_9_4.glb_netwk_7 <X> T_9_4.wire_logic_cluster/lc_7/cen
 (1 4)  (443 68)  (443 68)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (12 4)  (454 68)  (454 68)  routing T_9_4.sp4_v_t_40 <X> T_9_4.sp4_h_r_5
 (0 5)  (442 69)  (442 69)  routing T_9_4.glb_netwk_7 <X> T_9_4.wire_logic_cluster/lc_7/cen
 (15 6)  (457 70)  (457 70)  routing T_9_4.sp4_h_r_5 <X> T_9_4.lc_trk_g1_5
 (16 6)  (458 70)  (458 70)  routing T_9_4.sp4_h_r_5 <X> T_9_4.lc_trk_g1_5
 (17 6)  (459 70)  (459 70)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (18 7)  (460 71)  (460 71)  routing T_9_4.sp4_h_r_5 <X> T_9_4.lc_trk_g1_5
 (11 8)  (453 72)  (453 72)  routing T_9_4.sp4_v_t_40 <X> T_9_4.sp4_v_b_8
 (26 8)  (468 72)  (468 72)  routing T_9_4.lc_trk_g3_5 <X> T_9_4.wire_logic_cluster/lc_4/in_0
 (27 8)  (469 72)  (469 72)  routing T_9_4.lc_trk_g3_4 <X> T_9_4.wire_logic_cluster/lc_4/in_1
 (28 8)  (470 72)  (470 72)  routing T_9_4.lc_trk_g3_4 <X> T_9_4.wire_logic_cluster/lc_4/in_1
 (29 8)  (471 72)  (471 72)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (472 72)  (472 72)  routing T_9_4.lc_trk_g3_4 <X> T_9_4.wire_logic_cluster/lc_4/in_1
 (31 8)  (473 72)  (473 72)  routing T_9_4.lc_trk_g2_5 <X> T_9_4.wire_logic_cluster/lc_4/in_3
 (32 8)  (474 72)  (474 72)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (475 72)  (475 72)  routing T_9_4.lc_trk_g2_5 <X> T_9_4.wire_logic_cluster/lc_4/in_3
 (35 8)  (477 72)  (477 72)  routing T_9_4.lc_trk_g1_5 <X> T_9_4.input_2_4
 (36 8)  (478 72)  (478 72)  LC_4 Logic Functioning bit
 (37 8)  (479 72)  (479 72)  LC_4 Logic Functioning bit
 (38 8)  (480 72)  (480 72)  LC_4 Logic Functioning bit
 (39 8)  (481 72)  (481 72)  LC_4 Logic Functioning bit
 (40 8)  (482 72)  (482 72)  LC_4 Logic Functioning bit
 (42 8)  (484 72)  (484 72)  LC_4 Logic Functioning bit
 (43 8)  (485 72)  (485 72)  LC_4 Logic Functioning bit
 (45 8)  (487 72)  (487 72)  LC_4 Logic Functioning bit
 (46 8)  (488 72)  (488 72)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (2 9)  (444 73)  (444 73)  Column buffer control bit: LH_colbuf_cntl_4

 (12 9)  (454 73)  (454 73)  routing T_9_4.sp4_v_t_40 <X> T_9_4.sp4_v_b_8
 (27 9)  (469 73)  (469 73)  routing T_9_4.lc_trk_g3_5 <X> T_9_4.wire_logic_cluster/lc_4/in_0
 (28 9)  (470 73)  (470 73)  routing T_9_4.lc_trk_g3_5 <X> T_9_4.wire_logic_cluster/lc_4/in_0
 (29 9)  (471 73)  (471 73)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (474 73)  (474 73)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (476 73)  (476 73)  routing T_9_4.lc_trk_g1_5 <X> T_9_4.input_2_4
 (36 9)  (478 73)  (478 73)  LC_4 Logic Functioning bit
 (37 9)  (479 73)  (479 73)  LC_4 Logic Functioning bit
 (38 9)  (480 73)  (480 73)  LC_4 Logic Functioning bit
 (39 9)  (481 73)  (481 73)  LC_4 Logic Functioning bit
 (40 9)  (482 73)  (482 73)  LC_4 Logic Functioning bit
 (41 9)  (483 73)  (483 73)  LC_4 Logic Functioning bit
 (42 9)  (484 73)  (484 73)  LC_4 Logic Functioning bit
 (43 9)  (485 73)  (485 73)  LC_4 Logic Functioning bit
 (44 9)  (486 73)  (486 73)  LC_4 Logic Functioning bit
 (3 10)  (445 74)  (445 74)  routing T_9_4.sp12_v_t_22 <X> T_9_4.sp12_h_l_22
 (16 10)  (458 74)  (458 74)  routing T_9_4.sp4_v_b_37 <X> T_9_4.lc_trk_g2_5
 (17 10)  (459 74)  (459 74)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (460 74)  (460 74)  routing T_9_4.sp4_v_b_37 <X> T_9_4.lc_trk_g2_5
 (18 11)  (460 75)  (460 75)  routing T_9_4.sp4_v_b_37 <X> T_9_4.lc_trk_g2_5
 (2 13)  (444 77)  (444 77)  Column buffer control bit: LH_colbuf_cntl_6

 (0 14)  (442 78)  (442 78)  routing T_9_4.glb_netwk_6 <X> T_9_4.wire_logic_cluster/lc_7/s_r
 (1 14)  (443 78)  (443 78)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (456 78)  (456 78)  routing T_9_4.sp4_v_b_36 <X> T_9_4.lc_trk_g3_4
 (15 14)  (457 78)  (457 78)  routing T_9_4.sp4_h_l_16 <X> T_9_4.lc_trk_g3_5
 (16 14)  (458 78)  (458 78)  routing T_9_4.sp4_h_l_16 <X> T_9_4.lc_trk_g3_5
 (17 14)  (459 78)  (459 78)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (0 15)  (442 79)  (442 79)  routing T_9_4.glb_netwk_6 <X> T_9_4.wire_logic_cluster/lc_7/s_r
 (2 15)  (444 79)  (444 79)  Column buffer control bit: LH_colbuf_cntl_7

 (14 15)  (456 79)  (456 79)  routing T_9_4.sp4_v_b_36 <X> T_9_4.lc_trk_g3_4
 (16 15)  (458 79)  (458 79)  routing T_9_4.sp4_v_b_36 <X> T_9_4.lc_trk_g3_4
 (17 15)  (459 79)  (459 79)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (18 15)  (460 79)  (460 79)  routing T_9_4.sp4_h_l_16 <X> T_9_4.lc_trk_g3_5


RAM_Tile_10_4

 (13 4)  (509 68)  (509 68)  routing T_10_4.sp4_v_t_40 <X> T_10_4.sp4_v_b_5
 (4 8)  (500 72)  (500 72)  routing T_10_4.sp4_v_t_43 <X> T_10_4.sp4_v_b_6
 (4 13)  (500 77)  (500 77)  routing T_10_4.sp4_v_t_41 <X> T_10_4.sp4_h_r_9


LogicTile_11_4

 (15 0)  (553 64)  (553 64)  routing T_11_4.bot_op_1 <X> T_11_4.lc_trk_g0_1
 (17 0)  (555 64)  (555 64)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (26 0)  (564 64)  (564 64)  routing T_11_4.lc_trk_g1_7 <X> T_11_4.wire_logic_cluster/lc_0/in_0
 (27 0)  (565 64)  (565 64)  routing T_11_4.lc_trk_g1_4 <X> T_11_4.wire_logic_cluster/lc_0/in_1
 (29 0)  (567 64)  (567 64)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (568 64)  (568 64)  routing T_11_4.lc_trk_g1_4 <X> T_11_4.wire_logic_cluster/lc_0/in_1
 (32 0)  (570 64)  (570 64)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (572 64)  (572 64)  routing T_11_4.lc_trk_g1_2 <X> T_11_4.wire_logic_cluster/lc_0/in_3
 (36 0)  (574 64)  (574 64)  LC_0 Logic Functioning bit
 (15 1)  (553 65)  (553 65)  routing T_11_4.sp4_v_t_5 <X> T_11_4.lc_trk_g0_0
 (16 1)  (554 65)  (554 65)  routing T_11_4.sp4_v_t_5 <X> T_11_4.lc_trk_g0_0
 (17 1)  (555 65)  (555 65)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (26 1)  (564 65)  (564 65)  routing T_11_4.lc_trk_g1_7 <X> T_11_4.wire_logic_cluster/lc_0/in_0
 (27 1)  (565 65)  (565 65)  routing T_11_4.lc_trk_g1_7 <X> T_11_4.wire_logic_cluster/lc_0/in_0
 (29 1)  (567 65)  (567 65)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (569 65)  (569 65)  routing T_11_4.lc_trk_g1_2 <X> T_11_4.wire_logic_cluster/lc_0/in_3
 (32 1)  (570 65)  (570 65)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (4 2)  (542 66)  (542 66)  routing T_11_4.sp4_h_r_6 <X> T_11_4.sp4_v_t_37
 (6 2)  (544 66)  (544 66)  routing T_11_4.sp4_h_r_6 <X> T_11_4.sp4_v_t_37
 (26 2)  (564 66)  (564 66)  routing T_11_4.lc_trk_g1_4 <X> T_11_4.wire_logic_cluster/lc_1/in_0
 (29 2)  (567 66)  (567 66)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (570 66)  (570 66)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (572 66)  (572 66)  routing T_11_4.lc_trk_g1_3 <X> T_11_4.wire_logic_cluster/lc_1/in_3
 (40 2)  (578 66)  (578 66)  LC_1 Logic Functioning bit
 (42 2)  (580 66)  (580 66)  LC_1 Logic Functioning bit
 (5 3)  (543 67)  (543 67)  routing T_11_4.sp4_h_r_6 <X> T_11_4.sp4_v_t_37
 (27 3)  (565 67)  (565 67)  routing T_11_4.lc_trk_g1_4 <X> T_11_4.wire_logic_cluster/lc_1/in_0
 (29 3)  (567 67)  (567 67)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (569 67)  (569 67)  routing T_11_4.lc_trk_g1_3 <X> T_11_4.wire_logic_cluster/lc_1/in_3
 (22 4)  (560 68)  (560 68)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (562 68)  (562 68)  routing T_11_4.top_op_3 <X> T_11_4.lc_trk_g1_3
 (26 4)  (564 68)  (564 68)  routing T_11_4.lc_trk_g1_7 <X> T_11_4.wire_logic_cluster/lc_2/in_0
 (29 4)  (567 68)  (567 68)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (570 68)  (570 68)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (572 68)  (572 68)  routing T_11_4.lc_trk_g1_2 <X> T_11_4.wire_logic_cluster/lc_2/in_3
 (36 4)  (574 68)  (574 68)  LC_2 Logic Functioning bit
 (38 4)  (576 68)  (576 68)  LC_2 Logic Functioning bit
 (41 4)  (579 68)  (579 68)  LC_2 Logic Functioning bit
 (50 4)  (588 68)  (588 68)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (590 68)  (590 68)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (21 5)  (559 69)  (559 69)  routing T_11_4.top_op_3 <X> T_11_4.lc_trk_g1_3
 (22 5)  (560 69)  (560 69)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (561 69)  (561 69)  routing T_11_4.sp4_v_b_18 <X> T_11_4.lc_trk_g1_2
 (24 5)  (562 69)  (562 69)  routing T_11_4.sp4_v_b_18 <X> T_11_4.lc_trk_g1_2
 (26 5)  (564 69)  (564 69)  routing T_11_4.lc_trk_g1_7 <X> T_11_4.wire_logic_cluster/lc_2/in_0
 (27 5)  (565 69)  (565 69)  routing T_11_4.lc_trk_g1_7 <X> T_11_4.wire_logic_cluster/lc_2/in_0
 (29 5)  (567 69)  (567 69)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (569 69)  (569 69)  routing T_11_4.lc_trk_g1_2 <X> T_11_4.wire_logic_cluster/lc_2/in_3
 (12 6)  (550 70)  (550 70)  routing T_11_4.sp4_v_t_46 <X> T_11_4.sp4_h_l_40
 (14 6)  (552 70)  (552 70)  routing T_11_4.sp4_h_l_9 <X> T_11_4.lc_trk_g1_4
 (22 6)  (560 70)  (560 70)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (562 70)  (562 70)  routing T_11_4.top_op_7 <X> T_11_4.lc_trk_g1_7
 (29 6)  (567 70)  (567 70)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (569 70)  (569 70)  routing T_11_4.lc_trk_g1_7 <X> T_11_4.wire_logic_cluster/lc_3/in_3
 (32 6)  (570 70)  (570 70)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (572 70)  (572 70)  routing T_11_4.lc_trk_g1_7 <X> T_11_4.wire_logic_cluster/lc_3/in_3
 (35 6)  (573 70)  (573 70)  routing T_11_4.lc_trk_g1_4 <X> T_11_4.input_2_3
 (11 7)  (549 71)  (549 71)  routing T_11_4.sp4_v_t_46 <X> T_11_4.sp4_h_l_40
 (13 7)  (551 71)  (551 71)  routing T_11_4.sp4_v_t_46 <X> T_11_4.sp4_h_l_40
 (14 7)  (552 71)  (552 71)  routing T_11_4.sp4_h_l_9 <X> T_11_4.lc_trk_g1_4
 (15 7)  (553 71)  (553 71)  routing T_11_4.sp4_h_l_9 <X> T_11_4.lc_trk_g1_4
 (16 7)  (554 71)  (554 71)  routing T_11_4.sp4_h_l_9 <X> T_11_4.lc_trk_g1_4
 (17 7)  (555 71)  (555 71)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (21 7)  (559 71)  (559 71)  routing T_11_4.top_op_7 <X> T_11_4.lc_trk_g1_7
 (26 7)  (564 71)  (564 71)  routing T_11_4.lc_trk_g1_2 <X> T_11_4.wire_logic_cluster/lc_3/in_0
 (27 7)  (565 71)  (565 71)  routing T_11_4.lc_trk_g1_2 <X> T_11_4.wire_logic_cluster/lc_3/in_0
 (29 7)  (567 71)  (567 71)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (569 71)  (569 71)  routing T_11_4.lc_trk_g1_7 <X> T_11_4.wire_logic_cluster/lc_3/in_3
 (32 7)  (570 71)  (570 71)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (572 71)  (572 71)  routing T_11_4.lc_trk_g1_4 <X> T_11_4.input_2_3
 (43 7)  (581 71)  (581 71)  LC_3 Logic Functioning bit
 (46 7)  (584 71)  (584 71)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (51 7)  (589 71)  (589 71)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (2 9)  (540 73)  (540 73)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_12_4

 (2 9)  (594 73)  (594 73)  Column buffer control bit: LH_colbuf_cntl_4



IO_Tile_13_4

 (3 6)  (649 70)  (649 70)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 73)  (649 73)  IO control bit: IORIGHT_IE_0



IO_Tile_0_3

 (3 2)  (14 50)  (14 50)  PLL config bit: CLOCK_T_0_3_IOLEFT_cf_bit_5

 (3 6)  (14 54)  (14 54)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 57)  (14 57)  IO control bit: IOLEFT_IE_0



LogicTile_1_3

 (1 2)  (19 50)  (19 50)  routing T_1_3.glb_netwk_4 <X> T_1_3.wire_logic_cluster/lc_7/clk
 (2 2)  (20 50)  (20 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (27 10)  (45 58)  (45 58)  routing T_1_3.lc_trk_g3_5 <X> T_1_3.wire_logic_cluster/lc_5/in_1
 (28 10)  (46 58)  (46 58)  routing T_1_3.lc_trk_g3_5 <X> T_1_3.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 58)  (47 58)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 58)  (48 58)  routing T_1_3.lc_trk_g3_5 <X> T_1_3.wire_logic_cluster/lc_5/in_1
 (31 10)  (49 58)  (49 58)  routing T_1_3.lc_trk_g3_7 <X> T_1_3.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 58)  (50 58)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (51 58)  (51 58)  routing T_1_3.lc_trk_g3_7 <X> T_1_3.wire_logic_cluster/lc_5/in_3
 (34 10)  (52 58)  (52 58)  routing T_1_3.lc_trk_g3_7 <X> T_1_3.wire_logic_cluster/lc_5/in_3
 (37 10)  (55 58)  (55 58)  LC_5 Logic Functioning bit
 (39 10)  (57 58)  (57 58)  LC_5 Logic Functioning bit
 (41 10)  (59 58)  (59 58)  LC_5 Logic Functioning bit
 (43 10)  (61 58)  (61 58)  LC_5 Logic Functioning bit
 (45 10)  (63 58)  (63 58)  LC_5 Logic Functioning bit
 (52 10)  (70 58)  (70 58)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (31 11)  (49 59)  (49 59)  routing T_1_3.lc_trk_g3_7 <X> T_1_3.wire_logic_cluster/lc_5/in_3
 (37 11)  (55 59)  (55 59)  LC_5 Logic Functioning bit
 (39 11)  (57 59)  (57 59)  LC_5 Logic Functioning bit
 (41 11)  (59 59)  (59 59)  LC_5 Logic Functioning bit
 (43 11)  (61 59)  (61 59)  LC_5 Logic Functioning bit
 (44 11)  (62 59)  (62 59)  LC_5 Logic Functioning bit
 (45 11)  (63 59)  (63 59)  LC_5 Logic Functioning bit
 (0 14)  (18 62)  (18 62)  routing T_1_3.glb_netwk_6 <X> T_1_3.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 62)  (19 62)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (17 14)  (35 62)  (35 62)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (36 62)  (36 62)  routing T_1_3.wire_logic_cluster/lc_5/out <X> T_1_3.lc_trk_g3_5
 (22 14)  (40 62)  (40 62)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (41 62)  (41 62)  routing T_1_3.sp4_v_b_47 <X> T_1_3.lc_trk_g3_7
 (24 14)  (42 62)  (42 62)  routing T_1_3.sp4_v_b_47 <X> T_1_3.lc_trk_g3_7
 (0 15)  (18 63)  (18 63)  routing T_1_3.glb_netwk_6 <X> T_1_3.wire_logic_cluster/lc_7/s_r


RAM_Tile_3_3

 (7 1)  (133 49)  (133 49)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_3

 (0 0)  (168 48)  (168 48)  Negative Clock bit

 (14 0)  (182 48)  (182 48)  routing T_4_3.bnr_op_0 <X> T_4_3.lc_trk_g0_0
 (15 0)  (183 48)  (183 48)  routing T_4_3.top_op_1 <X> T_4_3.lc_trk_g0_1
 (17 0)  (185 48)  (185 48)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (27 0)  (195 48)  (195 48)  routing T_4_3.lc_trk_g3_2 <X> T_4_3.wire_logic_cluster/lc_0/in_1
 (28 0)  (196 48)  (196 48)  routing T_4_3.lc_trk_g3_2 <X> T_4_3.wire_logic_cluster/lc_0/in_1
 (29 0)  (197 48)  (197 48)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (199 48)  (199 48)  routing T_4_3.lc_trk_g1_6 <X> T_4_3.wire_logic_cluster/lc_0/in_3
 (32 0)  (200 48)  (200 48)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (202 48)  (202 48)  routing T_4_3.lc_trk_g1_6 <X> T_4_3.wire_logic_cluster/lc_0/in_3
 (37 0)  (205 48)  (205 48)  LC_0 Logic Functioning bit
 (38 0)  (206 48)  (206 48)  LC_0 Logic Functioning bit
 (39 0)  (207 48)  (207 48)  LC_0 Logic Functioning bit
 (40 0)  (208 48)  (208 48)  LC_0 Logic Functioning bit
 (41 0)  (209 48)  (209 48)  LC_0 Logic Functioning bit
 (42 0)  (210 48)  (210 48)  LC_0 Logic Functioning bit
 (45 0)  (213 48)  (213 48)  LC_0 Logic Functioning bit
 (14 1)  (182 49)  (182 49)  routing T_4_3.bnr_op_0 <X> T_4_3.lc_trk_g0_0
 (17 1)  (185 49)  (185 49)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (18 1)  (186 49)  (186 49)  routing T_4_3.top_op_1 <X> T_4_3.lc_trk_g0_1
 (29 1)  (197 49)  (197 49)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (198 49)  (198 49)  routing T_4_3.lc_trk_g3_2 <X> T_4_3.wire_logic_cluster/lc_0/in_1
 (31 1)  (199 49)  (199 49)  routing T_4_3.lc_trk_g1_6 <X> T_4_3.wire_logic_cluster/lc_0/in_3
 (32 1)  (200 49)  (200 49)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (202 49)  (202 49)  routing T_4_3.lc_trk_g1_1 <X> T_4_3.input_2_0
 (36 1)  (204 49)  (204 49)  LC_0 Logic Functioning bit
 (37 1)  (205 49)  (205 49)  LC_0 Logic Functioning bit
 (38 1)  (206 49)  (206 49)  LC_0 Logic Functioning bit
 (39 1)  (207 49)  (207 49)  LC_0 Logic Functioning bit
 (41 1)  (209 49)  (209 49)  LC_0 Logic Functioning bit
 (42 1)  (210 49)  (210 49)  LC_0 Logic Functioning bit
 (1 2)  (169 50)  (169 50)  routing T_4_3.glb_netwk_4 <X> T_4_3.wire_logic_cluster/lc_7/clk
 (2 2)  (170 50)  (170 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (28 2)  (196 50)  (196 50)  routing T_4_3.lc_trk_g2_4 <X> T_4_3.wire_logic_cluster/lc_1/in_1
 (29 2)  (197 50)  (197 50)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (198 50)  (198 50)  routing T_4_3.lc_trk_g2_4 <X> T_4_3.wire_logic_cluster/lc_1/in_1
 (31 2)  (199 50)  (199 50)  routing T_4_3.lc_trk_g1_7 <X> T_4_3.wire_logic_cluster/lc_1/in_3
 (32 2)  (200 50)  (200 50)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (202 50)  (202 50)  routing T_4_3.lc_trk_g1_7 <X> T_4_3.wire_logic_cluster/lc_1/in_3
 (41 2)  (209 50)  (209 50)  LC_1 Logic Functioning bit
 (42 2)  (210 50)  (210 50)  LC_1 Logic Functioning bit
 (43 2)  (211 50)  (211 50)  LC_1 Logic Functioning bit
 (29 3)  (197 51)  (197 51)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (199 51)  (199 51)  routing T_4_3.lc_trk_g1_7 <X> T_4_3.wire_logic_cluster/lc_1/in_3
 (32 3)  (200 51)  (200 51)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (202 51)  (202 51)  routing T_4_3.lc_trk_g1_0 <X> T_4_3.input_2_1
 (37 3)  (205 51)  (205 51)  LC_1 Logic Functioning bit
 (39 3)  (207 51)  (207 51)  LC_1 Logic Functioning bit
 (41 3)  (209 51)  (209 51)  LC_1 Logic Functioning bit
 (42 3)  (210 51)  (210 51)  LC_1 Logic Functioning bit
 (43 3)  (211 51)  (211 51)  LC_1 Logic Functioning bit
 (14 4)  (182 52)  (182 52)  routing T_4_3.wire_logic_cluster/lc_0/out <X> T_4_3.lc_trk_g1_0
 (17 4)  (185 52)  (185 52)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (186 52)  (186 52)  routing T_4_3.bnr_op_1 <X> T_4_3.lc_trk_g1_1
 (26 4)  (194 52)  (194 52)  routing T_4_3.lc_trk_g3_5 <X> T_4_3.wire_logic_cluster/lc_2/in_0
 (27 4)  (195 52)  (195 52)  routing T_4_3.lc_trk_g3_4 <X> T_4_3.wire_logic_cluster/lc_2/in_1
 (28 4)  (196 52)  (196 52)  routing T_4_3.lc_trk_g3_4 <X> T_4_3.wire_logic_cluster/lc_2/in_1
 (29 4)  (197 52)  (197 52)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (198 52)  (198 52)  routing T_4_3.lc_trk_g3_4 <X> T_4_3.wire_logic_cluster/lc_2/in_1
 (31 4)  (199 52)  (199 52)  routing T_4_3.lc_trk_g2_7 <X> T_4_3.wire_logic_cluster/lc_2/in_3
 (32 4)  (200 52)  (200 52)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (201 52)  (201 52)  routing T_4_3.lc_trk_g2_7 <X> T_4_3.wire_logic_cluster/lc_2/in_3
 (37 4)  (205 52)  (205 52)  LC_2 Logic Functioning bit
 (39 4)  (207 52)  (207 52)  LC_2 Logic Functioning bit
 (40 4)  (208 52)  (208 52)  LC_2 Logic Functioning bit
 (41 4)  (209 52)  (209 52)  LC_2 Logic Functioning bit
 (43 4)  (211 52)  (211 52)  LC_2 Logic Functioning bit
 (50 4)  (218 52)  (218 52)  Cascade bit: LH_LC02_inmux02_5

 (5 5)  (173 53)  (173 53)  routing T_4_3.sp4_h_r_3 <X> T_4_3.sp4_v_b_3
 (17 5)  (185 53)  (185 53)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (186 53)  (186 53)  routing T_4_3.bnr_op_1 <X> T_4_3.lc_trk_g1_1
 (27 5)  (195 53)  (195 53)  routing T_4_3.lc_trk_g3_5 <X> T_4_3.wire_logic_cluster/lc_2/in_0
 (28 5)  (196 53)  (196 53)  routing T_4_3.lc_trk_g3_5 <X> T_4_3.wire_logic_cluster/lc_2/in_0
 (29 5)  (197 53)  (197 53)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (199 53)  (199 53)  routing T_4_3.lc_trk_g2_7 <X> T_4_3.wire_logic_cluster/lc_2/in_3
 (40 5)  (208 53)  (208 53)  LC_2 Logic Functioning bit
 (41 5)  (209 53)  (209 53)  LC_2 Logic Functioning bit
 (42 5)  (210 53)  (210 53)  LC_2 Logic Functioning bit
 (22 6)  (190 54)  (190 54)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (192 54)  (192 54)  routing T_4_3.top_op_7 <X> T_4_3.lc_trk_g1_7
 (25 6)  (193 54)  (193 54)  routing T_4_3.sp4_h_r_14 <X> T_4_3.lc_trk_g1_6
 (21 7)  (189 55)  (189 55)  routing T_4_3.top_op_7 <X> T_4_3.lc_trk_g1_7
 (22 7)  (190 55)  (190 55)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (191 55)  (191 55)  routing T_4_3.sp4_h_r_14 <X> T_4_3.lc_trk_g1_6
 (24 7)  (192 55)  (192 55)  routing T_4_3.sp4_h_r_14 <X> T_4_3.lc_trk_g1_6
 (22 10)  (190 58)  (190 58)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (15 11)  (183 59)  (183 59)  routing T_4_3.tnr_op_4 <X> T_4_3.lc_trk_g2_4
 (17 11)  (185 59)  (185 59)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (21 11)  (189 59)  (189 59)  routing T_4_3.sp4_r_v_b_39 <X> T_4_3.lc_trk_g2_7
 (25 12)  (193 60)  (193 60)  routing T_4_3.sp12_v_t_1 <X> T_4_3.lc_trk_g3_2
 (22 13)  (190 61)  (190 61)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (192 61)  (192 61)  routing T_4_3.sp12_v_t_1 <X> T_4_3.lc_trk_g3_2
 (25 13)  (193 61)  (193 61)  routing T_4_3.sp12_v_t_1 <X> T_4_3.lc_trk_g3_2
 (0 14)  (168 62)  (168 62)  routing T_4_3.glb_netwk_6 <X> T_4_3.wire_logic_cluster/lc_7/s_r
 (1 14)  (169 62)  (169 62)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (4 14)  (172 62)  (172 62)  routing T_4_3.sp4_h_r_3 <X> T_4_3.sp4_v_t_44
 (6 14)  (174 62)  (174 62)  routing T_4_3.sp4_h_r_3 <X> T_4_3.sp4_v_t_44
 (11 14)  (179 62)  (179 62)  routing T_4_3.sp4_h_r_5 <X> T_4_3.sp4_v_t_46
 (13 14)  (181 62)  (181 62)  routing T_4_3.sp4_h_r_5 <X> T_4_3.sp4_v_t_46
 (14 14)  (182 62)  (182 62)  routing T_4_3.rgt_op_4 <X> T_4_3.lc_trk_g3_4
 (17 14)  (185 62)  (185 62)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (168 63)  (168 63)  routing T_4_3.glb_netwk_6 <X> T_4_3.wire_logic_cluster/lc_7/s_r
 (5 15)  (173 63)  (173 63)  routing T_4_3.sp4_h_r_3 <X> T_4_3.sp4_v_t_44
 (12 15)  (180 63)  (180 63)  routing T_4_3.sp4_h_r_5 <X> T_4_3.sp4_v_t_46
 (15 15)  (183 63)  (183 63)  routing T_4_3.rgt_op_4 <X> T_4_3.lc_trk_g3_4
 (17 15)  (185 63)  (185 63)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (18 15)  (186 63)  (186 63)  routing T_4_3.sp4_r_v_b_45 <X> T_4_3.lc_trk_g3_5


LogicTile_5_3

 (0 0)  (222 48)  (222 48)  Negative Clock bit

 (17 0)  (239 48)  (239 48)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (240 48)  (240 48)  routing T_5_3.wire_logic_cluster/lc_1/out <X> T_5_3.lc_trk_g0_1
 (29 0)  (251 48)  (251 48)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (252 48)  (252 48)  routing T_5_3.lc_trk_g0_5 <X> T_5_3.wire_logic_cluster/lc_0/in_1
 (31 0)  (253 48)  (253 48)  routing T_5_3.lc_trk_g1_4 <X> T_5_3.wire_logic_cluster/lc_0/in_3
 (32 0)  (254 48)  (254 48)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (256 48)  (256 48)  routing T_5_3.lc_trk_g1_4 <X> T_5_3.wire_logic_cluster/lc_0/in_3
 (37 0)  (259 48)  (259 48)  LC_0 Logic Functioning bit
 (40 0)  (262 48)  (262 48)  LC_0 Logic Functioning bit
 (42 0)  (264 48)  (264 48)  LC_0 Logic Functioning bit
 (45 0)  (267 48)  (267 48)  LC_0 Logic Functioning bit
 (46 0)  (268 48)  (268 48)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (5 1)  (227 49)  (227 49)  routing T_5_3.sp4_h_r_0 <X> T_5_3.sp4_v_b_0
 (22 1)  (244 49)  (244 49)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (246 49)  (246 49)  routing T_5_3.bot_op_2 <X> T_5_3.lc_trk_g0_2
 (26 1)  (248 49)  (248 49)  routing T_5_3.lc_trk_g0_2 <X> T_5_3.wire_logic_cluster/lc_0/in_0
 (29 1)  (251 49)  (251 49)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (254 49)  (254 49)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (256 49)  (256 49)  routing T_5_3.lc_trk_g1_3 <X> T_5_3.input_2_0
 (35 1)  (257 49)  (257 49)  routing T_5_3.lc_trk_g1_3 <X> T_5_3.input_2_0
 (39 1)  (261 49)  (261 49)  LC_0 Logic Functioning bit
 (41 1)  (263 49)  (263 49)  LC_0 Logic Functioning bit
 (42 1)  (264 49)  (264 49)  LC_0 Logic Functioning bit
 (1 2)  (223 50)  (223 50)  routing T_5_3.glb_netwk_4 <X> T_5_3.wire_logic_cluster/lc_7/clk
 (2 2)  (224 50)  (224 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (15 2)  (237 50)  (237 50)  routing T_5_3.bot_op_5 <X> T_5_3.lc_trk_g0_5
 (17 2)  (239 50)  (239 50)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (26 2)  (248 50)  (248 50)  routing T_5_3.lc_trk_g1_4 <X> T_5_3.wire_logic_cluster/lc_1/in_0
 (27 2)  (249 50)  (249 50)  routing T_5_3.lc_trk_g1_3 <X> T_5_3.wire_logic_cluster/lc_1/in_1
 (29 2)  (251 50)  (251 50)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (254 50)  (254 50)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (35 2)  (257 50)  (257 50)  routing T_5_3.lc_trk_g0_5 <X> T_5_3.input_2_1
 (40 2)  (262 50)  (262 50)  LC_1 Logic Functioning bit
 (41 2)  (263 50)  (263 50)  LC_1 Logic Functioning bit
 (42 2)  (264 50)  (264 50)  LC_1 Logic Functioning bit
 (45 2)  (267 50)  (267 50)  LC_1 Logic Functioning bit
 (14 3)  (236 51)  (236 51)  routing T_5_3.top_op_4 <X> T_5_3.lc_trk_g0_4
 (15 3)  (237 51)  (237 51)  routing T_5_3.top_op_4 <X> T_5_3.lc_trk_g0_4
 (17 3)  (239 51)  (239 51)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (27 3)  (249 51)  (249 51)  routing T_5_3.lc_trk_g1_4 <X> T_5_3.wire_logic_cluster/lc_1/in_0
 (29 3)  (251 51)  (251 51)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (252 51)  (252 51)  routing T_5_3.lc_trk_g1_3 <X> T_5_3.wire_logic_cluster/lc_1/in_1
 (31 3)  (253 51)  (253 51)  routing T_5_3.lc_trk_g0_2 <X> T_5_3.wire_logic_cluster/lc_1/in_3
 (32 3)  (254 51)  (254 51)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (41 3)  (263 51)  (263 51)  LC_1 Logic Functioning bit
 (6 4)  (228 52)  (228 52)  routing T_5_3.sp4_h_r_10 <X> T_5_3.sp4_v_b_3
 (11 4)  (233 52)  (233 52)  routing T_5_3.sp4_v_t_44 <X> T_5_3.sp4_v_b_5
 (13 4)  (235 52)  (235 52)  routing T_5_3.sp4_v_t_44 <X> T_5_3.sp4_v_b_5
 (22 4)  (244 52)  (244 52)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (246 52)  (246 52)  routing T_5_3.bot_op_3 <X> T_5_3.lc_trk_g1_3
 (29 4)  (251 52)  (251 52)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (252 52)  (252 52)  routing T_5_3.lc_trk_g0_5 <X> T_5_3.wire_logic_cluster/lc_2/in_1
 (31 4)  (253 52)  (253 52)  routing T_5_3.lc_trk_g1_4 <X> T_5_3.wire_logic_cluster/lc_2/in_3
 (32 4)  (254 52)  (254 52)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (256 52)  (256 52)  routing T_5_3.lc_trk_g1_4 <X> T_5_3.wire_logic_cluster/lc_2/in_3
 (37 4)  (259 52)  (259 52)  LC_2 Logic Functioning bit
 (39 4)  (261 52)  (261 52)  LC_2 Logic Functioning bit
 (40 4)  (262 52)  (262 52)  LC_2 Logic Functioning bit
 (41 4)  (263 52)  (263 52)  LC_2 Logic Functioning bit
 (45 4)  (267 52)  (267 52)  LC_2 Logic Functioning bit
 (9 5)  (231 53)  (231 53)  routing T_5_3.sp4_v_t_41 <X> T_5_3.sp4_v_b_4
 (26 5)  (248 53)  (248 53)  routing T_5_3.lc_trk_g0_2 <X> T_5_3.wire_logic_cluster/lc_2/in_0
 (29 5)  (251 53)  (251 53)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (254 53)  (254 53)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (256 53)  (256 53)  routing T_5_3.lc_trk_g1_3 <X> T_5_3.input_2_2
 (35 5)  (257 53)  (257 53)  routing T_5_3.lc_trk_g1_3 <X> T_5_3.input_2_2
 (39 5)  (261 53)  (261 53)  LC_2 Logic Functioning bit
 (41 5)  (263 53)  (263 53)  LC_2 Logic Functioning bit
 (6 6)  (228 54)  (228 54)  routing T_5_3.sp4_v_b_0 <X> T_5_3.sp4_v_t_38
 (22 6)  (244 54)  (244 54)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (246 54)  (246 54)  routing T_5_3.top_op_7 <X> T_5_3.lc_trk_g1_7
 (27 6)  (249 54)  (249 54)  routing T_5_3.lc_trk_g1_7 <X> T_5_3.wire_logic_cluster/lc_3/in_1
 (29 6)  (251 54)  (251 54)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (252 54)  (252 54)  routing T_5_3.lc_trk_g1_7 <X> T_5_3.wire_logic_cluster/lc_3/in_1
 (31 6)  (253 54)  (253 54)  routing T_5_3.lc_trk_g0_4 <X> T_5_3.wire_logic_cluster/lc_3/in_3
 (32 6)  (254 54)  (254 54)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (37 6)  (259 54)  (259 54)  LC_3 Logic Functioning bit
 (39 6)  (261 54)  (261 54)  LC_3 Logic Functioning bit
 (40 6)  (262 54)  (262 54)  LC_3 Logic Functioning bit
 (41 6)  (263 54)  (263 54)  LC_3 Logic Functioning bit
 (43 6)  (265 54)  (265 54)  LC_3 Logic Functioning bit
 (5 7)  (227 55)  (227 55)  routing T_5_3.sp4_v_b_0 <X> T_5_3.sp4_v_t_38
 (15 7)  (237 55)  (237 55)  routing T_5_3.bot_op_4 <X> T_5_3.lc_trk_g1_4
 (17 7)  (239 55)  (239 55)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (21 7)  (243 55)  (243 55)  routing T_5_3.top_op_7 <X> T_5_3.lc_trk_g1_7
 (26 7)  (248 55)  (248 55)  routing T_5_3.lc_trk_g3_2 <X> T_5_3.wire_logic_cluster/lc_3/in_0
 (27 7)  (249 55)  (249 55)  routing T_5_3.lc_trk_g3_2 <X> T_5_3.wire_logic_cluster/lc_3/in_0
 (28 7)  (250 55)  (250 55)  routing T_5_3.lc_trk_g3_2 <X> T_5_3.wire_logic_cluster/lc_3/in_0
 (29 7)  (251 55)  (251 55)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (252 55)  (252 55)  routing T_5_3.lc_trk_g1_7 <X> T_5_3.wire_logic_cluster/lc_3/in_1
 (32 7)  (254 55)  (254 55)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (40 7)  (262 55)  (262 55)  LC_3 Logic Functioning bit
 (41 7)  (263 55)  (263 55)  LC_3 Logic Functioning bit
 (43 7)  (265 55)  (265 55)  LC_3 Logic Functioning bit
 (11 8)  (233 56)  (233 56)  routing T_5_3.sp4_v_t_37 <X> T_5_3.sp4_v_b_8
 (13 8)  (235 56)  (235 56)  routing T_5_3.sp4_v_t_37 <X> T_5_3.sp4_v_b_8
 (26 8)  (248 56)  (248 56)  routing T_5_3.lc_trk_g1_7 <X> T_5_3.wire_logic_cluster/lc_4/in_0
 (27 8)  (249 56)  (249 56)  routing T_5_3.lc_trk_g3_6 <X> T_5_3.wire_logic_cluster/lc_4/in_1
 (28 8)  (250 56)  (250 56)  routing T_5_3.lc_trk_g3_6 <X> T_5_3.wire_logic_cluster/lc_4/in_1
 (29 8)  (251 56)  (251 56)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (252 56)  (252 56)  routing T_5_3.lc_trk_g3_6 <X> T_5_3.wire_logic_cluster/lc_4/in_1
 (31 8)  (253 56)  (253 56)  routing T_5_3.lc_trk_g2_5 <X> T_5_3.wire_logic_cluster/lc_4/in_3
 (32 8)  (254 56)  (254 56)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (255 56)  (255 56)  routing T_5_3.lc_trk_g2_5 <X> T_5_3.wire_logic_cluster/lc_4/in_3
 (36 8)  (258 56)  (258 56)  LC_4 Logic Functioning bit
 (38 8)  (260 56)  (260 56)  LC_4 Logic Functioning bit
 (39 8)  (261 56)  (261 56)  LC_4 Logic Functioning bit
 (40 8)  (262 56)  (262 56)  LC_4 Logic Functioning bit
 (43 8)  (265 56)  (265 56)  LC_4 Logic Functioning bit
 (50 8)  (272 56)  (272 56)  Cascade bit: LH_LC04_inmux02_5

 (8 9)  (230 57)  (230 57)  routing T_5_3.sp4_h_r_7 <X> T_5_3.sp4_v_b_7
 (26 9)  (248 57)  (248 57)  routing T_5_3.lc_trk_g1_7 <X> T_5_3.wire_logic_cluster/lc_4/in_0
 (27 9)  (249 57)  (249 57)  routing T_5_3.lc_trk_g1_7 <X> T_5_3.wire_logic_cluster/lc_4/in_0
 (29 9)  (251 57)  (251 57)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (252 57)  (252 57)  routing T_5_3.lc_trk_g3_6 <X> T_5_3.wire_logic_cluster/lc_4/in_1
 (38 9)  (260 57)  (260 57)  LC_4 Logic Functioning bit
 (39 9)  (261 57)  (261 57)  LC_4 Logic Functioning bit
 (41 9)  (263 57)  (263 57)  LC_4 Logic Functioning bit
 (17 10)  (239 58)  (239 58)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (240 58)  (240 58)  routing T_5_3.wire_logic_cluster/lc_5/out <X> T_5_3.lc_trk_g2_5
 (26 10)  (248 58)  (248 58)  routing T_5_3.lc_trk_g1_4 <X> T_5_3.wire_logic_cluster/lc_5/in_0
 (27 10)  (249 58)  (249 58)  routing T_5_3.lc_trk_g1_3 <X> T_5_3.wire_logic_cluster/lc_5/in_1
 (29 10)  (251 58)  (251 58)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (254 58)  (254 58)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (257 58)  (257 58)  routing T_5_3.lc_trk_g0_5 <X> T_5_3.input_2_5
 (37 10)  (259 58)  (259 58)  LC_5 Logic Functioning bit
 (38 10)  (260 58)  (260 58)  LC_5 Logic Functioning bit
 (39 10)  (261 58)  (261 58)  LC_5 Logic Functioning bit
 (40 10)  (262 58)  (262 58)  LC_5 Logic Functioning bit
 (42 10)  (264 58)  (264 58)  LC_5 Logic Functioning bit
 (45 10)  (267 58)  (267 58)  LC_5 Logic Functioning bit
 (27 11)  (249 59)  (249 59)  routing T_5_3.lc_trk_g1_4 <X> T_5_3.wire_logic_cluster/lc_5/in_0
 (29 11)  (251 59)  (251 59)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (252 59)  (252 59)  routing T_5_3.lc_trk_g1_3 <X> T_5_3.wire_logic_cluster/lc_5/in_1
 (31 11)  (253 59)  (253 59)  routing T_5_3.lc_trk_g0_2 <X> T_5_3.wire_logic_cluster/lc_5/in_3
 (32 11)  (254 59)  (254 59)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (37 11)  (259 59)  (259 59)  LC_5 Logic Functioning bit
 (38 11)  (260 59)  (260 59)  LC_5 Logic Functioning bit
 (40 11)  (262 59)  (262 59)  LC_5 Logic Functioning bit
 (41 11)  (263 59)  (263 59)  LC_5 Logic Functioning bit
 (43 11)  (265 59)  (265 59)  LC_5 Logic Functioning bit
 (25 12)  (247 60)  (247 60)  routing T_5_3.wire_logic_cluster/lc_2/out <X> T_5_3.lc_trk_g3_2
 (29 12)  (251 60)  (251 60)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (252 60)  (252 60)  routing T_5_3.lc_trk_g0_5 <X> T_5_3.wire_logic_cluster/lc_6/in_1
 (31 12)  (253 60)  (253 60)  routing T_5_3.lc_trk_g1_4 <X> T_5_3.wire_logic_cluster/lc_6/in_3
 (32 12)  (254 60)  (254 60)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (256 60)  (256 60)  routing T_5_3.lc_trk_g1_4 <X> T_5_3.wire_logic_cluster/lc_6/in_3
 (37 12)  (259 60)  (259 60)  LC_6 Logic Functioning bit
 (38 12)  (260 60)  (260 60)  LC_6 Logic Functioning bit
 (39 12)  (261 60)  (261 60)  LC_6 Logic Functioning bit
 (40 12)  (262 60)  (262 60)  LC_6 Logic Functioning bit
 (41 12)  (263 60)  (263 60)  LC_6 Logic Functioning bit
 (43 12)  (265 60)  (265 60)  LC_6 Logic Functioning bit
 (45 12)  (267 60)  (267 60)  LC_6 Logic Functioning bit
 (5 13)  (227 61)  (227 61)  routing T_5_3.sp4_h_r_9 <X> T_5_3.sp4_v_b_9
 (10 13)  (232 61)  (232 61)  routing T_5_3.sp4_h_r_5 <X> T_5_3.sp4_v_b_10
 (22 13)  (244 61)  (244 61)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (248 61)  (248 61)  routing T_5_3.lc_trk_g0_2 <X> T_5_3.wire_logic_cluster/lc_6/in_0
 (29 13)  (251 61)  (251 61)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (32 13)  (254 61)  (254 61)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (256 61)  (256 61)  routing T_5_3.lc_trk_g1_3 <X> T_5_3.input_2_6
 (35 13)  (257 61)  (257 61)  routing T_5_3.lc_trk_g1_3 <X> T_5_3.input_2_6
 (37 13)  (259 61)  (259 61)  LC_6 Logic Functioning bit
 (39 13)  (261 61)  (261 61)  LC_6 Logic Functioning bit
 (40 13)  (262 61)  (262 61)  LC_6 Logic Functioning bit
 (41 13)  (263 61)  (263 61)  LC_6 Logic Functioning bit
 (42 13)  (264 61)  (264 61)  LC_6 Logic Functioning bit
 (43 13)  (265 61)  (265 61)  LC_6 Logic Functioning bit
 (0 14)  (222 62)  (222 62)  routing T_5_3.glb_netwk_6 <X> T_5_3.wire_logic_cluster/lc_7/s_r
 (1 14)  (223 62)  (223 62)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (25 14)  (247 62)  (247 62)  routing T_5_3.wire_logic_cluster/lc_6/out <X> T_5_3.lc_trk_g3_6
 (26 14)  (248 62)  (248 62)  routing T_5_3.lc_trk_g1_4 <X> T_5_3.wire_logic_cluster/lc_7/in_0
 (27 14)  (249 62)  (249 62)  routing T_5_3.lc_trk_g1_3 <X> T_5_3.wire_logic_cluster/lc_7/in_1
 (29 14)  (251 62)  (251 62)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (254 62)  (254 62)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (35 14)  (257 62)  (257 62)  routing T_5_3.lc_trk_g0_5 <X> T_5_3.input_2_7
 (37 14)  (259 62)  (259 62)  LC_7 Logic Functioning bit
 (41 14)  (263 62)  (263 62)  LC_7 Logic Functioning bit
 (42 14)  (264 62)  (264 62)  LC_7 Logic Functioning bit
 (45 14)  (267 62)  (267 62)  LC_7 Logic Functioning bit
 (0 15)  (222 63)  (222 63)  routing T_5_3.glb_netwk_6 <X> T_5_3.wire_logic_cluster/lc_7/s_r
 (22 15)  (244 63)  (244 63)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (249 63)  (249 63)  routing T_5_3.lc_trk_g1_4 <X> T_5_3.wire_logic_cluster/lc_7/in_0
 (29 15)  (251 63)  (251 63)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (252 63)  (252 63)  routing T_5_3.lc_trk_g1_3 <X> T_5_3.wire_logic_cluster/lc_7/in_1
 (31 15)  (253 63)  (253 63)  routing T_5_3.lc_trk_g0_2 <X> T_5_3.wire_logic_cluster/lc_7/in_3
 (32 15)  (254 63)  (254 63)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (38 15)  (260 63)  (260 63)  LC_7 Logic Functioning bit
 (39 15)  (261 63)  (261 63)  LC_7 Logic Functioning bit
 (40 15)  (262 63)  (262 63)  LC_7 Logic Functioning bit
 (41 15)  (263 63)  (263 63)  LC_7 Logic Functioning bit
 (53 15)  (275 63)  (275 63)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_6_3

 (21 0)  (297 48)  (297 48)  routing T_6_3.sp4_v_b_3 <X> T_6_3.lc_trk_g0_3
 (22 0)  (298 48)  (298 48)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (299 48)  (299 48)  routing T_6_3.sp4_v_b_3 <X> T_6_3.lc_trk_g0_3
 (25 0)  (301 48)  (301 48)  routing T_6_3.wire_logic_cluster/lc_2/out <X> T_6_3.lc_trk_g0_2
 (27 0)  (303 48)  (303 48)  routing T_6_3.lc_trk_g1_4 <X> T_6_3.wire_logic_cluster/lc_0/in_1
 (29 0)  (305 48)  (305 48)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (306 48)  (306 48)  routing T_6_3.lc_trk_g1_4 <X> T_6_3.wire_logic_cluster/lc_0/in_1
 (32 0)  (308 48)  (308 48)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (312 48)  (312 48)  LC_0 Logic Functioning bit
 (37 0)  (313 48)  (313 48)  LC_0 Logic Functioning bit
 (38 0)  (314 48)  (314 48)  LC_0 Logic Functioning bit
 (39 0)  (315 48)  (315 48)  LC_0 Logic Functioning bit
 (43 0)  (319 48)  (319 48)  LC_0 Logic Functioning bit
 (46 0)  (322 48)  (322 48)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (48 0)  (324 48)  (324 48)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (22 1)  (298 49)  (298 49)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (302 49)  (302 49)  routing T_6_3.lc_trk_g0_2 <X> T_6_3.wire_logic_cluster/lc_0/in_0
 (29 1)  (305 49)  (305 49)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (307 49)  (307 49)  routing T_6_3.lc_trk_g0_3 <X> T_6_3.wire_logic_cluster/lc_0/in_3
 (32 1)  (308 49)  (308 49)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (309 49)  (309 49)  routing T_6_3.lc_trk_g3_1 <X> T_6_3.input_2_0
 (34 1)  (310 49)  (310 49)  routing T_6_3.lc_trk_g3_1 <X> T_6_3.input_2_0
 (36 1)  (312 49)  (312 49)  LC_0 Logic Functioning bit
 (38 1)  (314 49)  (314 49)  LC_0 Logic Functioning bit
 (39 1)  (315 49)  (315 49)  LC_0 Logic Functioning bit
 (15 2)  (291 50)  (291 50)  routing T_6_3.sp4_h_r_21 <X> T_6_3.lc_trk_g0_5
 (16 2)  (292 50)  (292 50)  routing T_6_3.sp4_h_r_21 <X> T_6_3.lc_trk_g0_5
 (17 2)  (293 50)  (293 50)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (294 50)  (294 50)  routing T_6_3.sp4_h_r_21 <X> T_6_3.lc_trk_g0_5
 (26 2)  (302 50)  (302 50)  routing T_6_3.lc_trk_g3_4 <X> T_6_3.wire_logic_cluster/lc_1/in_0
 (27 2)  (303 50)  (303 50)  routing T_6_3.lc_trk_g1_1 <X> T_6_3.wire_logic_cluster/lc_1/in_1
 (29 2)  (305 50)  (305 50)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (307 50)  (307 50)  routing T_6_3.lc_trk_g1_7 <X> T_6_3.wire_logic_cluster/lc_1/in_3
 (32 2)  (308 50)  (308 50)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (310 50)  (310 50)  routing T_6_3.lc_trk_g1_7 <X> T_6_3.wire_logic_cluster/lc_1/in_3
 (35 2)  (311 50)  (311 50)  routing T_6_3.lc_trk_g1_6 <X> T_6_3.input_2_1
 (36 2)  (312 50)  (312 50)  LC_1 Logic Functioning bit
 (38 2)  (314 50)  (314 50)  LC_1 Logic Functioning bit
 (39 2)  (315 50)  (315 50)  LC_1 Logic Functioning bit
 (40 2)  (316 50)  (316 50)  LC_1 Logic Functioning bit
 (41 2)  (317 50)  (317 50)  LC_1 Logic Functioning bit
 (42 2)  (318 50)  (318 50)  LC_1 Logic Functioning bit
 (43 2)  (319 50)  (319 50)  LC_1 Logic Functioning bit
 (46 2)  (322 50)  (322 50)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (18 3)  (294 51)  (294 51)  routing T_6_3.sp4_h_r_21 <X> T_6_3.lc_trk_g0_5
 (27 3)  (303 51)  (303 51)  routing T_6_3.lc_trk_g3_4 <X> T_6_3.wire_logic_cluster/lc_1/in_0
 (28 3)  (304 51)  (304 51)  routing T_6_3.lc_trk_g3_4 <X> T_6_3.wire_logic_cluster/lc_1/in_0
 (29 3)  (305 51)  (305 51)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (307 51)  (307 51)  routing T_6_3.lc_trk_g1_7 <X> T_6_3.wire_logic_cluster/lc_1/in_3
 (32 3)  (308 51)  (308 51)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (310 51)  (310 51)  routing T_6_3.lc_trk_g1_6 <X> T_6_3.input_2_1
 (35 3)  (311 51)  (311 51)  routing T_6_3.lc_trk_g1_6 <X> T_6_3.input_2_1
 (36 3)  (312 51)  (312 51)  LC_1 Logic Functioning bit
 (38 3)  (314 51)  (314 51)  LC_1 Logic Functioning bit
 (39 3)  (315 51)  (315 51)  LC_1 Logic Functioning bit
 (40 3)  (316 51)  (316 51)  LC_1 Logic Functioning bit
 (41 3)  (317 51)  (317 51)  LC_1 Logic Functioning bit
 (43 3)  (319 51)  (319 51)  LC_1 Logic Functioning bit
 (6 4)  (282 52)  (282 52)  routing T_6_3.sp4_v_t_37 <X> T_6_3.sp4_v_b_3
 (15 4)  (291 52)  (291 52)  routing T_6_3.sp4_h_r_9 <X> T_6_3.lc_trk_g1_1
 (16 4)  (292 52)  (292 52)  routing T_6_3.sp4_h_r_9 <X> T_6_3.lc_trk_g1_1
 (17 4)  (293 52)  (293 52)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (294 52)  (294 52)  routing T_6_3.sp4_h_r_9 <X> T_6_3.lc_trk_g1_1
 (21 4)  (297 52)  (297 52)  routing T_6_3.sp4_v_b_3 <X> T_6_3.lc_trk_g1_3
 (22 4)  (298 52)  (298 52)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (299 52)  (299 52)  routing T_6_3.sp4_v_b_3 <X> T_6_3.lc_trk_g1_3
 (26 4)  (302 52)  (302 52)  routing T_6_3.lc_trk_g2_6 <X> T_6_3.wire_logic_cluster/lc_2/in_0
 (27 4)  (303 52)  (303 52)  routing T_6_3.lc_trk_g1_0 <X> T_6_3.wire_logic_cluster/lc_2/in_1
 (29 4)  (305 52)  (305 52)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (307 52)  (307 52)  routing T_6_3.lc_trk_g3_4 <X> T_6_3.wire_logic_cluster/lc_2/in_3
 (32 4)  (308 52)  (308 52)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (309 52)  (309 52)  routing T_6_3.lc_trk_g3_4 <X> T_6_3.wire_logic_cluster/lc_2/in_3
 (34 4)  (310 52)  (310 52)  routing T_6_3.lc_trk_g3_4 <X> T_6_3.wire_logic_cluster/lc_2/in_3
 (36 4)  (312 52)  (312 52)  LC_2 Logic Functioning bit
 (37 4)  (313 52)  (313 52)  LC_2 Logic Functioning bit
 (39 4)  (315 52)  (315 52)  LC_2 Logic Functioning bit
 (40 4)  (316 52)  (316 52)  LC_2 Logic Functioning bit
 (42 4)  (318 52)  (318 52)  LC_2 Logic Functioning bit
 (43 4)  (319 52)  (319 52)  LC_2 Logic Functioning bit
 (46 4)  (322 52)  (322 52)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (5 5)  (281 53)  (281 53)  routing T_6_3.sp4_v_t_37 <X> T_6_3.sp4_v_b_3
 (14 5)  (290 53)  (290 53)  routing T_6_3.sp4_r_v_b_24 <X> T_6_3.lc_trk_g1_0
 (17 5)  (293 53)  (293 53)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (26 5)  (302 53)  (302 53)  routing T_6_3.lc_trk_g2_6 <X> T_6_3.wire_logic_cluster/lc_2/in_0
 (28 5)  (304 53)  (304 53)  routing T_6_3.lc_trk_g2_6 <X> T_6_3.wire_logic_cluster/lc_2/in_0
 (29 5)  (305 53)  (305 53)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (32 5)  (308 53)  (308 53)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (310 53)  (310 53)  routing T_6_3.lc_trk_g1_1 <X> T_6_3.input_2_2
 (36 5)  (312 53)  (312 53)  LC_2 Logic Functioning bit
 (37 5)  (313 53)  (313 53)  LC_2 Logic Functioning bit
 (38 5)  (314 53)  (314 53)  LC_2 Logic Functioning bit
 (40 5)  (316 53)  (316 53)  LC_2 Logic Functioning bit
 (41 5)  (317 53)  (317 53)  LC_2 Logic Functioning bit
 (42 5)  (318 53)  (318 53)  LC_2 Logic Functioning bit
 (43 5)  (319 53)  (319 53)  LC_2 Logic Functioning bit
 (13 6)  (289 54)  (289 54)  routing T_6_3.sp4_h_r_5 <X> T_6_3.sp4_v_t_40
 (15 6)  (291 54)  (291 54)  routing T_6_3.sp4_h_r_21 <X> T_6_3.lc_trk_g1_5
 (16 6)  (292 54)  (292 54)  routing T_6_3.sp4_h_r_21 <X> T_6_3.lc_trk_g1_5
 (17 6)  (293 54)  (293 54)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (294 54)  (294 54)  routing T_6_3.sp4_h_r_21 <X> T_6_3.lc_trk_g1_5
 (21 6)  (297 54)  (297 54)  routing T_6_3.sp4_h_l_2 <X> T_6_3.lc_trk_g1_7
 (22 6)  (298 54)  (298 54)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (299 54)  (299 54)  routing T_6_3.sp4_h_l_2 <X> T_6_3.lc_trk_g1_7
 (24 6)  (300 54)  (300 54)  routing T_6_3.sp4_h_l_2 <X> T_6_3.lc_trk_g1_7
 (25 6)  (301 54)  (301 54)  routing T_6_3.sp4_h_l_11 <X> T_6_3.lc_trk_g1_6
 (27 6)  (303 54)  (303 54)  routing T_6_3.lc_trk_g1_5 <X> T_6_3.wire_logic_cluster/lc_3/in_1
 (29 6)  (305 54)  (305 54)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (306 54)  (306 54)  routing T_6_3.lc_trk_g1_5 <X> T_6_3.wire_logic_cluster/lc_3/in_1
 (32 6)  (308 54)  (308 54)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (309 54)  (309 54)  routing T_6_3.lc_trk_g3_1 <X> T_6_3.wire_logic_cluster/lc_3/in_3
 (34 6)  (310 54)  (310 54)  routing T_6_3.lc_trk_g3_1 <X> T_6_3.wire_logic_cluster/lc_3/in_3
 (36 6)  (312 54)  (312 54)  LC_3 Logic Functioning bit
 (38 6)  (314 54)  (314 54)  LC_3 Logic Functioning bit
 (41 6)  (317 54)  (317 54)  LC_3 Logic Functioning bit
 (43 6)  (319 54)  (319 54)  LC_3 Logic Functioning bit
 (50 6)  (326 54)  (326 54)  Cascade bit: LH_LC03_inmux02_5

 (12 7)  (288 55)  (288 55)  routing T_6_3.sp4_h_r_5 <X> T_6_3.sp4_v_t_40
 (17 7)  (293 55)  (293 55)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (18 7)  (294 55)  (294 55)  routing T_6_3.sp4_h_r_21 <X> T_6_3.lc_trk_g1_5
 (22 7)  (298 55)  (298 55)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (299 55)  (299 55)  routing T_6_3.sp4_h_l_11 <X> T_6_3.lc_trk_g1_6
 (24 7)  (300 55)  (300 55)  routing T_6_3.sp4_h_l_11 <X> T_6_3.lc_trk_g1_6
 (25 7)  (301 55)  (301 55)  routing T_6_3.sp4_h_l_11 <X> T_6_3.lc_trk_g1_6
 (27 7)  (303 55)  (303 55)  routing T_6_3.lc_trk_g3_0 <X> T_6_3.wire_logic_cluster/lc_3/in_0
 (28 7)  (304 55)  (304 55)  routing T_6_3.lc_trk_g3_0 <X> T_6_3.wire_logic_cluster/lc_3/in_0
 (29 7)  (305 55)  (305 55)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (36 7)  (312 55)  (312 55)  LC_3 Logic Functioning bit
 (39 7)  (315 55)  (315 55)  LC_3 Logic Functioning bit
 (40 7)  (316 55)  (316 55)  LC_3 Logic Functioning bit
 (42 7)  (318 55)  (318 55)  LC_3 Logic Functioning bit
 (47 7)  (323 55)  (323 55)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (324 55)  (324 55)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (13 8)  (289 56)  (289 56)  routing T_6_3.sp4_v_t_45 <X> T_6_3.sp4_v_b_8
 (14 8)  (290 56)  (290 56)  routing T_6_3.rgt_op_0 <X> T_6_3.lc_trk_g2_0
 (15 8)  (291 56)  (291 56)  routing T_6_3.sp4_h_r_25 <X> T_6_3.lc_trk_g2_1
 (16 8)  (292 56)  (292 56)  routing T_6_3.sp4_h_r_25 <X> T_6_3.lc_trk_g2_1
 (17 8)  (293 56)  (293 56)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (29 8)  (305 56)  (305 56)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (306 56)  (306 56)  routing T_6_3.lc_trk_g0_5 <X> T_6_3.wire_logic_cluster/lc_4/in_1
 (31 8)  (307 56)  (307 56)  routing T_6_3.lc_trk_g1_4 <X> T_6_3.wire_logic_cluster/lc_4/in_3
 (32 8)  (308 56)  (308 56)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (310 56)  (310 56)  routing T_6_3.lc_trk_g1_4 <X> T_6_3.wire_logic_cluster/lc_4/in_3
 (36 8)  (312 56)  (312 56)  LC_4 Logic Functioning bit
 (40 8)  (316 56)  (316 56)  LC_4 Logic Functioning bit
 (4 9)  (280 57)  (280 57)  routing T_6_3.sp4_v_t_36 <X> T_6_3.sp4_h_r_6
 (15 9)  (291 57)  (291 57)  routing T_6_3.rgt_op_0 <X> T_6_3.lc_trk_g2_0
 (17 9)  (293 57)  (293 57)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (18 9)  (294 57)  (294 57)  routing T_6_3.sp4_h_r_25 <X> T_6_3.lc_trk_g2_1
 (26 9)  (302 57)  (302 57)  routing T_6_3.lc_trk_g1_3 <X> T_6_3.wire_logic_cluster/lc_4/in_0
 (27 9)  (303 57)  (303 57)  routing T_6_3.lc_trk_g1_3 <X> T_6_3.wire_logic_cluster/lc_4/in_0
 (29 9)  (305 57)  (305 57)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (308 57)  (308 57)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (309 57)  (309 57)  routing T_6_3.lc_trk_g2_0 <X> T_6_3.input_2_4
 (39 9)  (315 57)  (315 57)  LC_4 Logic Functioning bit
 (43 9)  (319 57)  (319 57)  LC_4 Logic Functioning bit
 (22 11)  (298 59)  (298 59)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (299 59)  (299 59)  routing T_6_3.sp4_h_r_30 <X> T_6_3.lc_trk_g2_6
 (24 11)  (300 59)  (300 59)  routing T_6_3.sp4_h_r_30 <X> T_6_3.lc_trk_g2_6
 (25 11)  (301 59)  (301 59)  routing T_6_3.sp4_h_r_30 <X> T_6_3.lc_trk_g2_6
 (12 12)  (288 60)  (288 60)  routing T_6_3.sp4_v_t_46 <X> T_6_3.sp4_h_r_11
 (13 12)  (289 60)  (289 60)  routing T_6_3.sp4_v_t_46 <X> T_6_3.sp4_v_b_11
 (14 12)  (290 60)  (290 60)  routing T_6_3.rgt_op_0 <X> T_6_3.lc_trk_g3_0
 (17 12)  (293 60)  (293 60)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (294 60)  (294 60)  routing T_6_3.wire_logic_cluster/lc_1/out <X> T_6_3.lc_trk_g3_1
 (22 12)  (298 60)  (298 60)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (299 60)  (299 60)  routing T_6_3.sp12_v_b_19 <X> T_6_3.lc_trk_g3_3
 (25 12)  (301 60)  (301 60)  routing T_6_3.wire_logic_cluster/lc_2/out <X> T_6_3.lc_trk_g3_2
 (15 13)  (291 61)  (291 61)  routing T_6_3.rgt_op_0 <X> T_6_3.lc_trk_g3_0
 (17 13)  (293 61)  (293 61)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (21 13)  (297 61)  (297 61)  routing T_6_3.sp12_v_b_19 <X> T_6_3.lc_trk_g3_3
 (22 13)  (298 61)  (298 61)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 14)  (303 62)  (303 62)  routing T_6_3.lc_trk_g3_3 <X> T_6_3.wire_logic_cluster/lc_7/in_1
 (28 14)  (304 62)  (304 62)  routing T_6_3.lc_trk_g3_3 <X> T_6_3.wire_logic_cluster/lc_7/in_1
 (29 14)  (305 62)  (305 62)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (308 62)  (308 62)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (309 62)  (309 62)  routing T_6_3.lc_trk_g3_1 <X> T_6_3.wire_logic_cluster/lc_7/in_3
 (34 14)  (310 62)  (310 62)  routing T_6_3.lc_trk_g3_1 <X> T_6_3.wire_logic_cluster/lc_7/in_3
 (36 14)  (312 62)  (312 62)  LC_7 Logic Functioning bit
 (37 14)  (313 62)  (313 62)  LC_7 Logic Functioning bit
 (38 14)  (314 62)  (314 62)  LC_7 Logic Functioning bit
 (42 14)  (318 62)  (318 62)  LC_7 Logic Functioning bit
 (43 14)  (319 62)  (319 62)  LC_7 Logic Functioning bit
 (14 15)  (290 63)  (290 63)  routing T_6_3.sp4_h_l_17 <X> T_6_3.lc_trk_g3_4
 (15 15)  (291 63)  (291 63)  routing T_6_3.sp4_h_l_17 <X> T_6_3.lc_trk_g3_4
 (16 15)  (292 63)  (292 63)  routing T_6_3.sp4_h_l_17 <X> T_6_3.lc_trk_g3_4
 (17 15)  (293 63)  (293 63)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (26 15)  (302 63)  (302 63)  routing T_6_3.lc_trk_g3_2 <X> T_6_3.wire_logic_cluster/lc_7/in_0
 (27 15)  (303 63)  (303 63)  routing T_6_3.lc_trk_g3_2 <X> T_6_3.wire_logic_cluster/lc_7/in_0
 (28 15)  (304 63)  (304 63)  routing T_6_3.lc_trk_g3_2 <X> T_6_3.wire_logic_cluster/lc_7/in_0
 (29 15)  (305 63)  (305 63)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (306 63)  (306 63)  routing T_6_3.lc_trk_g3_3 <X> T_6_3.wire_logic_cluster/lc_7/in_1
 (32 15)  (308 63)  (308 63)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (309 63)  (309 63)  routing T_6_3.lc_trk_g2_1 <X> T_6_3.input_2_7
 (36 15)  (312 63)  (312 63)  LC_7 Logic Functioning bit
 (42 15)  (318 63)  (318 63)  LC_7 Logic Functioning bit
 (43 15)  (319 63)  (319 63)  LC_7 Logic Functioning bit
 (51 15)  (327 63)  (327 63)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_7_3

 (9 0)  (343 48)  (343 48)  routing T_7_3.sp4_v_t_36 <X> T_7_3.sp4_h_r_1
 (14 0)  (348 48)  (348 48)  routing T_7_3.sp4_h_l_5 <X> T_7_3.lc_trk_g0_0
 (25 0)  (359 48)  (359 48)  routing T_7_3.wire_logic_cluster/lc_2/out <X> T_7_3.lc_trk_g0_2
 (28 0)  (362 48)  (362 48)  routing T_7_3.lc_trk_g2_1 <X> T_7_3.wire_logic_cluster/lc_0/in_1
 (29 0)  (363 48)  (363 48)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (365 48)  (365 48)  routing T_7_3.lc_trk_g2_7 <X> T_7_3.wire_logic_cluster/lc_0/in_3
 (32 0)  (366 48)  (366 48)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (367 48)  (367 48)  routing T_7_3.lc_trk_g2_7 <X> T_7_3.wire_logic_cluster/lc_0/in_3
 (36 0)  (370 48)  (370 48)  LC_0 Logic Functioning bit
 (37 0)  (371 48)  (371 48)  LC_0 Logic Functioning bit
 (38 0)  (372 48)  (372 48)  LC_0 Logic Functioning bit
 (42 0)  (376 48)  (376 48)  LC_0 Logic Functioning bit
 (43 0)  (377 48)  (377 48)  LC_0 Logic Functioning bit
 (45 0)  (379 48)  (379 48)  LC_0 Logic Functioning bit
 (46 0)  (380 48)  (380 48)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (10 1)  (344 49)  (344 49)  routing T_7_3.sp4_h_r_8 <X> T_7_3.sp4_v_b_1
 (14 1)  (348 49)  (348 49)  routing T_7_3.sp4_h_l_5 <X> T_7_3.lc_trk_g0_0
 (15 1)  (349 49)  (349 49)  routing T_7_3.sp4_h_l_5 <X> T_7_3.lc_trk_g0_0
 (16 1)  (350 49)  (350 49)  routing T_7_3.sp4_h_l_5 <X> T_7_3.lc_trk_g0_0
 (17 1)  (351 49)  (351 49)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (22 1)  (356 49)  (356 49)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (360 49)  (360 49)  routing T_7_3.lc_trk_g2_2 <X> T_7_3.wire_logic_cluster/lc_0/in_0
 (28 1)  (362 49)  (362 49)  routing T_7_3.lc_trk_g2_2 <X> T_7_3.wire_logic_cluster/lc_0/in_0
 (29 1)  (363 49)  (363 49)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (365 49)  (365 49)  routing T_7_3.lc_trk_g2_7 <X> T_7_3.wire_logic_cluster/lc_0/in_3
 (32 1)  (366 49)  (366 49)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (37 1)  (371 49)  (371 49)  LC_0 Logic Functioning bit
 (42 1)  (376 49)  (376 49)  LC_0 Logic Functioning bit
 (43 1)  (377 49)  (377 49)  LC_0 Logic Functioning bit
 (1 2)  (335 50)  (335 50)  routing T_7_3.glb_netwk_4 <X> T_7_3.wire_logic_cluster/lc_7/clk
 (2 2)  (336 50)  (336 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (25 2)  (359 50)  (359 50)  routing T_7_3.sp4_h_l_11 <X> T_7_3.lc_trk_g0_6
 (28 2)  (362 50)  (362 50)  routing T_7_3.lc_trk_g2_4 <X> T_7_3.wire_logic_cluster/lc_1/in_1
 (29 2)  (363 50)  (363 50)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (364 50)  (364 50)  routing T_7_3.lc_trk_g2_4 <X> T_7_3.wire_logic_cluster/lc_1/in_1
 (32 2)  (366 50)  (366 50)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (367 50)  (367 50)  routing T_7_3.lc_trk_g3_1 <X> T_7_3.wire_logic_cluster/lc_1/in_3
 (34 2)  (368 50)  (368 50)  routing T_7_3.lc_trk_g3_1 <X> T_7_3.wire_logic_cluster/lc_1/in_3
 (35 2)  (369 50)  (369 50)  routing T_7_3.lc_trk_g2_7 <X> T_7_3.input_2_1
 (36 2)  (370 50)  (370 50)  LC_1 Logic Functioning bit
 (37 2)  (371 50)  (371 50)  LC_1 Logic Functioning bit
 (38 2)  (372 50)  (372 50)  LC_1 Logic Functioning bit
 (39 2)  (373 50)  (373 50)  LC_1 Logic Functioning bit
 (43 2)  (377 50)  (377 50)  LC_1 Logic Functioning bit
 (45 2)  (379 50)  (379 50)  LC_1 Logic Functioning bit
 (22 3)  (356 51)  (356 51)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (357 51)  (357 51)  routing T_7_3.sp4_h_l_11 <X> T_7_3.lc_trk_g0_6
 (24 3)  (358 51)  (358 51)  routing T_7_3.sp4_h_l_11 <X> T_7_3.lc_trk_g0_6
 (25 3)  (359 51)  (359 51)  routing T_7_3.sp4_h_l_11 <X> T_7_3.lc_trk_g0_6
 (28 3)  (362 51)  (362 51)  routing T_7_3.lc_trk_g2_1 <X> T_7_3.wire_logic_cluster/lc_1/in_0
 (29 3)  (363 51)  (363 51)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (366 51)  (366 51)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (367 51)  (367 51)  routing T_7_3.lc_trk_g2_7 <X> T_7_3.input_2_1
 (35 3)  (369 51)  (369 51)  routing T_7_3.lc_trk_g2_7 <X> T_7_3.input_2_1
 (36 3)  (370 51)  (370 51)  LC_1 Logic Functioning bit
 (38 3)  (372 51)  (372 51)  LC_1 Logic Functioning bit
 (39 3)  (373 51)  (373 51)  LC_1 Logic Functioning bit
 (47 3)  (381 51)  (381 51)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (52 3)  (386 51)  (386 51)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (53 3)  (387 51)  (387 51)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (8 4)  (342 52)  (342 52)  routing T_7_3.sp4_v_b_4 <X> T_7_3.sp4_h_r_4
 (9 4)  (343 52)  (343 52)  routing T_7_3.sp4_v_b_4 <X> T_7_3.sp4_h_r_4
 (21 4)  (355 52)  (355 52)  routing T_7_3.wire_logic_cluster/lc_3/out <X> T_7_3.lc_trk_g1_3
 (22 4)  (356 52)  (356 52)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (360 52)  (360 52)  routing T_7_3.lc_trk_g0_6 <X> T_7_3.wire_logic_cluster/lc_2/in_0
 (28 4)  (362 52)  (362 52)  routing T_7_3.lc_trk_g2_1 <X> T_7_3.wire_logic_cluster/lc_2/in_1
 (29 4)  (363 52)  (363 52)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (365 52)  (365 52)  routing T_7_3.lc_trk_g2_7 <X> T_7_3.wire_logic_cluster/lc_2/in_3
 (32 4)  (366 52)  (366 52)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (367 52)  (367 52)  routing T_7_3.lc_trk_g2_7 <X> T_7_3.wire_logic_cluster/lc_2/in_3
 (36 4)  (370 52)  (370 52)  LC_2 Logic Functioning bit
 (37 4)  (371 52)  (371 52)  LC_2 Logic Functioning bit
 (38 4)  (372 52)  (372 52)  LC_2 Logic Functioning bit
 (42 4)  (376 52)  (376 52)  LC_2 Logic Functioning bit
 (43 4)  (377 52)  (377 52)  LC_2 Logic Functioning bit
 (45 4)  (379 52)  (379 52)  LC_2 Logic Functioning bit
 (53 4)  (387 52)  (387 52)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (26 5)  (360 53)  (360 53)  routing T_7_3.lc_trk_g0_6 <X> T_7_3.wire_logic_cluster/lc_2/in_0
 (29 5)  (363 53)  (363 53)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (365 53)  (365 53)  routing T_7_3.lc_trk_g2_7 <X> T_7_3.wire_logic_cluster/lc_2/in_3
 (32 5)  (366 53)  (366 53)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (369 53)  (369 53)  routing T_7_3.lc_trk_g0_2 <X> T_7_3.input_2_2
 (37 5)  (371 53)  (371 53)  LC_2 Logic Functioning bit
 (42 5)  (376 53)  (376 53)  LC_2 Logic Functioning bit
 (43 5)  (377 53)  (377 53)  LC_2 Logic Functioning bit
 (51 5)  (385 53)  (385 53)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (348 54)  (348 54)  routing T_7_3.wire_logic_cluster/lc_4/out <X> T_7_3.lc_trk_g1_4
 (22 6)  (356 54)  (356 54)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (27 6)  (361 54)  (361 54)  routing T_7_3.lc_trk_g1_7 <X> T_7_3.wire_logic_cluster/lc_3/in_1
 (29 6)  (363 54)  (363 54)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (364 54)  (364 54)  routing T_7_3.lc_trk_g1_7 <X> T_7_3.wire_logic_cluster/lc_3/in_1
 (32 6)  (366 54)  (366 54)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (368 54)  (368 54)  routing T_7_3.lc_trk_g1_3 <X> T_7_3.wire_logic_cluster/lc_3/in_3
 (35 6)  (369 54)  (369 54)  routing T_7_3.lc_trk_g2_7 <X> T_7_3.input_2_3
 (36 6)  (370 54)  (370 54)  LC_3 Logic Functioning bit
 (37 6)  (371 54)  (371 54)  LC_3 Logic Functioning bit
 (38 6)  (372 54)  (372 54)  LC_3 Logic Functioning bit
 (39 6)  (373 54)  (373 54)  LC_3 Logic Functioning bit
 (43 6)  (377 54)  (377 54)  LC_3 Logic Functioning bit
 (45 6)  (379 54)  (379 54)  LC_3 Logic Functioning bit
 (17 7)  (351 55)  (351 55)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (28 7)  (362 55)  (362 55)  routing T_7_3.lc_trk_g2_1 <X> T_7_3.wire_logic_cluster/lc_3/in_0
 (29 7)  (363 55)  (363 55)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (364 55)  (364 55)  routing T_7_3.lc_trk_g1_7 <X> T_7_3.wire_logic_cluster/lc_3/in_1
 (31 7)  (365 55)  (365 55)  routing T_7_3.lc_trk_g1_3 <X> T_7_3.wire_logic_cluster/lc_3/in_3
 (32 7)  (366 55)  (366 55)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (367 55)  (367 55)  routing T_7_3.lc_trk_g2_7 <X> T_7_3.input_2_3
 (35 7)  (369 55)  (369 55)  routing T_7_3.lc_trk_g2_7 <X> T_7_3.input_2_3
 (36 7)  (370 55)  (370 55)  LC_3 Logic Functioning bit
 (38 7)  (372 55)  (372 55)  LC_3 Logic Functioning bit
 (39 7)  (373 55)  (373 55)  LC_3 Logic Functioning bit
 (47 7)  (381 55)  (381 55)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (11 8)  (345 56)  (345 56)  routing T_7_3.sp4_v_t_37 <X> T_7_3.sp4_v_b_8
 (13 8)  (347 56)  (347 56)  routing T_7_3.sp4_v_t_37 <X> T_7_3.sp4_v_b_8
 (14 8)  (348 56)  (348 56)  routing T_7_3.sp4_v_b_24 <X> T_7_3.lc_trk_g2_0
 (15 8)  (349 56)  (349 56)  routing T_7_3.sp4_h_r_41 <X> T_7_3.lc_trk_g2_1
 (16 8)  (350 56)  (350 56)  routing T_7_3.sp4_h_r_41 <X> T_7_3.lc_trk_g2_1
 (17 8)  (351 56)  (351 56)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (352 56)  (352 56)  routing T_7_3.sp4_h_r_41 <X> T_7_3.lc_trk_g2_1
 (26 8)  (360 56)  (360 56)  routing T_7_3.lc_trk_g2_4 <X> T_7_3.wire_logic_cluster/lc_4/in_0
 (28 8)  (362 56)  (362 56)  routing T_7_3.lc_trk_g2_1 <X> T_7_3.wire_logic_cluster/lc_4/in_1
 (29 8)  (363 56)  (363 56)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (365 56)  (365 56)  routing T_7_3.lc_trk_g1_4 <X> T_7_3.wire_logic_cluster/lc_4/in_3
 (32 8)  (366 56)  (366 56)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (368 56)  (368 56)  routing T_7_3.lc_trk_g1_4 <X> T_7_3.wire_logic_cluster/lc_4/in_3
 (35 8)  (369 56)  (369 56)  routing T_7_3.lc_trk_g3_7 <X> T_7_3.input_2_4
 (36 8)  (370 56)  (370 56)  LC_4 Logic Functioning bit
 (37 8)  (371 56)  (371 56)  LC_4 Logic Functioning bit
 (38 8)  (372 56)  (372 56)  LC_4 Logic Functioning bit
 (39 8)  (373 56)  (373 56)  LC_4 Logic Functioning bit
 (43 8)  (377 56)  (377 56)  LC_4 Logic Functioning bit
 (45 8)  (379 56)  (379 56)  LC_4 Logic Functioning bit
 (46 8)  (380 56)  (380 56)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (16 9)  (350 57)  (350 57)  routing T_7_3.sp4_v_b_24 <X> T_7_3.lc_trk_g2_0
 (17 9)  (351 57)  (351 57)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (18 9)  (352 57)  (352 57)  routing T_7_3.sp4_h_r_41 <X> T_7_3.lc_trk_g2_1
 (22 9)  (356 57)  (356 57)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (357 57)  (357 57)  routing T_7_3.sp12_v_b_18 <X> T_7_3.lc_trk_g2_2
 (25 9)  (359 57)  (359 57)  routing T_7_3.sp12_v_b_18 <X> T_7_3.lc_trk_g2_2
 (28 9)  (362 57)  (362 57)  routing T_7_3.lc_trk_g2_4 <X> T_7_3.wire_logic_cluster/lc_4/in_0
 (29 9)  (363 57)  (363 57)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (366 57)  (366 57)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (367 57)  (367 57)  routing T_7_3.lc_trk_g3_7 <X> T_7_3.input_2_4
 (34 9)  (368 57)  (368 57)  routing T_7_3.lc_trk_g3_7 <X> T_7_3.input_2_4
 (35 9)  (369 57)  (369 57)  routing T_7_3.lc_trk_g3_7 <X> T_7_3.input_2_4
 (37 9)  (371 57)  (371 57)  LC_4 Logic Functioning bit
 (38 9)  (372 57)  (372 57)  LC_4 Logic Functioning bit
 (39 9)  (373 57)  (373 57)  LC_4 Logic Functioning bit
 (17 10)  (351 58)  (351 58)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (352 58)  (352 58)  routing T_7_3.wire_logic_cluster/lc_5/out <X> T_7_3.lc_trk_g2_5
 (21 10)  (355 58)  (355 58)  routing T_7_3.sp4_v_t_26 <X> T_7_3.lc_trk_g2_7
 (22 10)  (356 58)  (356 58)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (357 58)  (357 58)  routing T_7_3.sp4_v_t_26 <X> T_7_3.lc_trk_g2_7
 (26 10)  (360 58)  (360 58)  routing T_7_3.lc_trk_g2_7 <X> T_7_3.wire_logic_cluster/lc_5/in_0
 (28 10)  (362 58)  (362 58)  routing T_7_3.lc_trk_g2_0 <X> T_7_3.wire_logic_cluster/lc_5/in_1
 (29 10)  (363 58)  (363 58)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (365 58)  (365 58)  routing T_7_3.lc_trk_g1_7 <X> T_7_3.wire_logic_cluster/lc_5/in_3
 (32 10)  (366 58)  (366 58)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (368 58)  (368 58)  routing T_7_3.lc_trk_g1_7 <X> T_7_3.wire_logic_cluster/lc_5/in_3
 (35 10)  (369 58)  (369 58)  routing T_7_3.lc_trk_g2_5 <X> T_7_3.input_2_5
 (36 10)  (370 58)  (370 58)  LC_5 Logic Functioning bit
 (37 10)  (371 58)  (371 58)  LC_5 Logic Functioning bit
 (38 10)  (372 58)  (372 58)  LC_5 Logic Functioning bit
 (42 10)  (376 58)  (376 58)  LC_5 Logic Functioning bit
 (45 10)  (379 58)  (379 58)  LC_5 Logic Functioning bit
 (52 10)  (386 58)  (386 58)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (8 11)  (342 59)  (342 59)  routing T_7_3.sp4_h_r_7 <X> T_7_3.sp4_v_t_42
 (9 11)  (343 59)  (343 59)  routing T_7_3.sp4_h_r_7 <X> T_7_3.sp4_v_t_42
 (14 11)  (348 59)  (348 59)  routing T_7_3.sp12_v_b_20 <X> T_7_3.lc_trk_g2_4
 (16 11)  (350 59)  (350 59)  routing T_7_3.sp12_v_b_20 <X> T_7_3.lc_trk_g2_4
 (17 11)  (351 59)  (351 59)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (21 11)  (355 59)  (355 59)  routing T_7_3.sp4_v_t_26 <X> T_7_3.lc_trk_g2_7
 (26 11)  (360 59)  (360 59)  routing T_7_3.lc_trk_g2_7 <X> T_7_3.wire_logic_cluster/lc_5/in_0
 (28 11)  (362 59)  (362 59)  routing T_7_3.lc_trk_g2_7 <X> T_7_3.wire_logic_cluster/lc_5/in_0
 (29 11)  (363 59)  (363 59)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (365 59)  (365 59)  routing T_7_3.lc_trk_g1_7 <X> T_7_3.wire_logic_cluster/lc_5/in_3
 (32 11)  (366 59)  (366 59)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (367 59)  (367 59)  routing T_7_3.lc_trk_g2_5 <X> T_7_3.input_2_5
 (36 11)  (370 59)  (370 59)  LC_5 Logic Functioning bit
 (37 11)  (371 59)  (371 59)  LC_5 Logic Functioning bit
 (42 11)  (376 59)  (376 59)  LC_5 Logic Functioning bit
 (43 11)  (377 59)  (377 59)  LC_5 Logic Functioning bit
 (17 12)  (351 60)  (351 60)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (352 60)  (352 60)  routing T_7_3.wire_logic_cluster/lc_1/out <X> T_7_3.lc_trk_g3_1
 (12 13)  (346 61)  (346 61)  routing T_7_3.sp4_h_r_11 <X> T_7_3.sp4_v_b_11
 (0 14)  (334 62)  (334 62)  routing T_7_3.glb_netwk_6 <X> T_7_3.wire_logic_cluster/lc_7/s_r
 (1 14)  (335 62)  (335 62)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (22 14)  (356 62)  (356 62)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (358 62)  (358 62)  routing T_7_3.tnr_op_7 <X> T_7_3.lc_trk_g3_7
 (0 15)  (334 63)  (334 63)  routing T_7_3.glb_netwk_6 <X> T_7_3.wire_logic_cluster/lc_7/s_r


LogicTile_8_3

 (15 0)  (403 48)  (403 48)  routing T_8_3.sp4_v_b_17 <X> T_8_3.lc_trk_g0_1
 (16 0)  (404 48)  (404 48)  routing T_8_3.sp4_v_b_17 <X> T_8_3.lc_trk_g0_1
 (17 0)  (405 48)  (405 48)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (26 0)  (414 48)  (414 48)  routing T_8_3.lc_trk_g2_6 <X> T_8_3.wire_logic_cluster/lc_0/in_0
 (31 0)  (419 48)  (419 48)  routing T_8_3.lc_trk_g2_5 <X> T_8_3.wire_logic_cluster/lc_0/in_3
 (32 0)  (420 48)  (420 48)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (421 48)  (421 48)  routing T_8_3.lc_trk_g2_5 <X> T_8_3.wire_logic_cluster/lc_0/in_3
 (36 0)  (424 48)  (424 48)  LC_0 Logic Functioning bit
 (38 0)  (426 48)  (426 48)  LC_0 Logic Functioning bit
 (45 0)  (433 48)  (433 48)  LC_0 Logic Functioning bit
 (15 1)  (403 49)  (403 49)  routing T_8_3.bot_op_0 <X> T_8_3.lc_trk_g0_0
 (17 1)  (405 49)  (405 49)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (26 1)  (414 49)  (414 49)  routing T_8_3.lc_trk_g2_6 <X> T_8_3.wire_logic_cluster/lc_0/in_0
 (28 1)  (416 49)  (416 49)  routing T_8_3.lc_trk_g2_6 <X> T_8_3.wire_logic_cluster/lc_0/in_0
 (29 1)  (417 49)  (417 49)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (37 1)  (425 49)  (425 49)  LC_0 Logic Functioning bit
 (39 1)  (427 49)  (427 49)  LC_0 Logic Functioning bit
 (1 2)  (389 50)  (389 50)  routing T_8_3.glb_netwk_4 <X> T_8_3.wire_logic_cluster/lc_7/clk
 (2 2)  (390 50)  (390 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (8 2)  (396 50)  (396 50)  routing T_8_3.sp4_v_t_36 <X> T_8_3.sp4_h_l_36
 (9 2)  (397 50)  (397 50)  routing T_8_3.sp4_v_t_36 <X> T_8_3.sp4_h_l_36
 (26 2)  (414 50)  (414 50)  routing T_8_3.lc_trk_g2_5 <X> T_8_3.wire_logic_cluster/lc_1/in_0
 (29 2)  (417 50)  (417 50)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (419 50)  (419 50)  routing T_8_3.lc_trk_g2_6 <X> T_8_3.wire_logic_cluster/lc_1/in_3
 (32 2)  (420 50)  (420 50)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (421 50)  (421 50)  routing T_8_3.lc_trk_g2_6 <X> T_8_3.wire_logic_cluster/lc_1/in_3
 (36 2)  (424 50)  (424 50)  LC_1 Logic Functioning bit
 (45 2)  (433 50)  (433 50)  LC_1 Logic Functioning bit
 (46 2)  (434 50)  (434 50)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (28 3)  (416 51)  (416 51)  routing T_8_3.lc_trk_g2_5 <X> T_8_3.wire_logic_cluster/lc_1/in_0
 (29 3)  (417 51)  (417 51)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (419 51)  (419 51)  routing T_8_3.lc_trk_g2_6 <X> T_8_3.wire_logic_cluster/lc_1/in_3
 (32 3)  (420 51)  (420 51)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (421 51)  (421 51)  routing T_8_3.lc_trk_g3_0 <X> T_8_3.input_2_1
 (34 3)  (422 51)  (422 51)  routing T_8_3.lc_trk_g3_0 <X> T_8_3.input_2_1
 (10 4)  (398 52)  (398 52)  routing T_8_3.sp4_v_t_46 <X> T_8_3.sp4_h_r_4
 (26 4)  (414 52)  (414 52)  routing T_8_3.lc_trk_g2_6 <X> T_8_3.wire_logic_cluster/lc_2/in_0
 (28 4)  (416 52)  (416 52)  routing T_8_3.lc_trk_g2_5 <X> T_8_3.wire_logic_cluster/lc_2/in_1
 (29 4)  (417 52)  (417 52)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (418 52)  (418 52)  routing T_8_3.lc_trk_g2_5 <X> T_8_3.wire_logic_cluster/lc_2/in_1
 (32 4)  (420 52)  (420 52)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (422 52)  (422 52)  routing T_8_3.lc_trk_g1_0 <X> T_8_3.wire_logic_cluster/lc_2/in_3
 (36 4)  (424 52)  (424 52)  LC_2 Logic Functioning bit
 (45 4)  (433 52)  (433 52)  LC_2 Logic Functioning bit
 (15 5)  (403 53)  (403 53)  routing T_8_3.bot_op_0 <X> T_8_3.lc_trk_g1_0
 (17 5)  (405 53)  (405 53)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (26 5)  (414 53)  (414 53)  routing T_8_3.lc_trk_g2_6 <X> T_8_3.wire_logic_cluster/lc_2/in_0
 (28 5)  (416 53)  (416 53)  routing T_8_3.lc_trk_g2_6 <X> T_8_3.wire_logic_cluster/lc_2/in_0
 (29 5)  (417 53)  (417 53)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (32 5)  (420 53)  (420 53)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (421 53)  (421 53)  routing T_8_3.lc_trk_g2_0 <X> T_8_3.input_2_2
 (44 5)  (432 53)  (432 53)  LC_2 Logic Functioning bit
 (53 5)  (441 53)  (441 53)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (8 6)  (396 54)  (396 54)  routing T_8_3.sp4_v_t_47 <X> T_8_3.sp4_h_l_41
 (9 6)  (397 54)  (397 54)  routing T_8_3.sp4_v_t_47 <X> T_8_3.sp4_h_l_41
 (10 6)  (398 54)  (398 54)  routing T_8_3.sp4_v_t_47 <X> T_8_3.sp4_h_l_41
 (14 6)  (402 54)  (402 54)  routing T_8_3.sp4_h_l_1 <X> T_8_3.lc_trk_g1_4
 (26 6)  (414 54)  (414 54)  routing T_8_3.lc_trk_g2_5 <X> T_8_3.wire_logic_cluster/lc_3/in_0
 (28 6)  (416 54)  (416 54)  routing T_8_3.lc_trk_g2_0 <X> T_8_3.wire_logic_cluster/lc_3/in_1
 (29 6)  (417 54)  (417 54)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (419 54)  (419 54)  routing T_8_3.lc_trk_g2_6 <X> T_8_3.wire_logic_cluster/lc_3/in_3
 (32 6)  (420 54)  (420 54)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (421 54)  (421 54)  routing T_8_3.lc_trk_g2_6 <X> T_8_3.wire_logic_cluster/lc_3/in_3
 (36 6)  (424 54)  (424 54)  LC_3 Logic Functioning bit
 (38 6)  (426 54)  (426 54)  LC_3 Logic Functioning bit
 (45 6)  (433 54)  (433 54)  LC_3 Logic Functioning bit
 (46 6)  (434 54)  (434 54)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (15 7)  (403 55)  (403 55)  routing T_8_3.sp4_h_l_1 <X> T_8_3.lc_trk_g1_4
 (16 7)  (404 55)  (404 55)  routing T_8_3.sp4_h_l_1 <X> T_8_3.lc_trk_g1_4
 (17 7)  (405 55)  (405 55)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (28 7)  (416 55)  (416 55)  routing T_8_3.lc_trk_g2_5 <X> T_8_3.wire_logic_cluster/lc_3/in_0
 (29 7)  (417 55)  (417 55)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (419 55)  (419 55)  routing T_8_3.lc_trk_g2_6 <X> T_8_3.wire_logic_cluster/lc_3/in_3
 (6 8)  (394 56)  (394 56)  routing T_8_3.sp4_h_r_1 <X> T_8_3.sp4_v_b_6
 (26 8)  (414 56)  (414 56)  routing T_8_3.lc_trk_g2_6 <X> T_8_3.wire_logic_cluster/lc_4/in_0
 (27 8)  (415 56)  (415 56)  routing T_8_3.lc_trk_g3_0 <X> T_8_3.wire_logic_cluster/lc_4/in_1
 (28 8)  (416 56)  (416 56)  routing T_8_3.lc_trk_g3_0 <X> T_8_3.wire_logic_cluster/lc_4/in_1
 (29 8)  (417 56)  (417 56)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (419 56)  (419 56)  routing T_8_3.lc_trk_g2_5 <X> T_8_3.wire_logic_cluster/lc_4/in_3
 (32 8)  (420 56)  (420 56)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (421 56)  (421 56)  routing T_8_3.lc_trk_g2_5 <X> T_8_3.wire_logic_cluster/lc_4/in_3
 (36 8)  (424 56)  (424 56)  LC_4 Logic Functioning bit
 (38 8)  (426 56)  (426 56)  LC_4 Logic Functioning bit
 (45 8)  (433 56)  (433 56)  LC_4 Logic Functioning bit
 (8 9)  (396 57)  (396 57)  routing T_8_3.sp4_v_t_41 <X> T_8_3.sp4_v_b_7
 (10 9)  (398 57)  (398 57)  routing T_8_3.sp4_v_t_41 <X> T_8_3.sp4_v_b_7
 (16 9)  (404 57)  (404 57)  routing T_8_3.sp12_v_b_8 <X> T_8_3.lc_trk_g2_0
 (17 9)  (405 57)  (405 57)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (26 9)  (414 57)  (414 57)  routing T_8_3.lc_trk_g2_6 <X> T_8_3.wire_logic_cluster/lc_4/in_0
 (28 9)  (416 57)  (416 57)  routing T_8_3.lc_trk_g2_6 <X> T_8_3.wire_logic_cluster/lc_4/in_0
 (29 9)  (417 57)  (417 57)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (44 9)  (432 57)  (432 57)  LC_4 Logic Functioning bit
 (52 9)  (440 57)  (440 57)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (5 10)  (393 58)  (393 58)  routing T_8_3.sp4_v_t_43 <X> T_8_3.sp4_h_l_43
 (17 10)  (405 58)  (405 58)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (26 10)  (414 58)  (414 58)  routing T_8_3.lc_trk_g2_5 <X> T_8_3.wire_logic_cluster/lc_5/in_0
 (29 10)  (417 58)  (417 58)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (419 58)  (419 58)  routing T_8_3.lc_trk_g2_6 <X> T_8_3.wire_logic_cluster/lc_5/in_3
 (32 10)  (420 58)  (420 58)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (421 58)  (421 58)  routing T_8_3.lc_trk_g2_6 <X> T_8_3.wire_logic_cluster/lc_5/in_3
 (36 10)  (424 58)  (424 58)  LC_5 Logic Functioning bit
 (6 11)  (394 59)  (394 59)  routing T_8_3.sp4_v_t_43 <X> T_8_3.sp4_h_l_43
 (22 11)  (410 59)  (410 59)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (411 59)  (411 59)  routing T_8_3.sp4_h_r_30 <X> T_8_3.lc_trk_g2_6
 (24 11)  (412 59)  (412 59)  routing T_8_3.sp4_h_r_30 <X> T_8_3.lc_trk_g2_6
 (25 11)  (413 59)  (413 59)  routing T_8_3.sp4_h_r_30 <X> T_8_3.lc_trk_g2_6
 (28 11)  (416 59)  (416 59)  routing T_8_3.lc_trk_g2_5 <X> T_8_3.wire_logic_cluster/lc_5/in_0
 (29 11)  (417 59)  (417 59)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (419 59)  (419 59)  routing T_8_3.lc_trk_g2_6 <X> T_8_3.wire_logic_cluster/lc_5/in_3
 (32 11)  (420 59)  (420 59)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (421 59)  (421 59)  routing T_8_3.lc_trk_g3_0 <X> T_8_3.input_2_5
 (34 11)  (422 59)  (422 59)  routing T_8_3.lc_trk_g3_0 <X> T_8_3.input_2_5
 (17 12)  (405 60)  (405 60)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (406 60)  (406 60)  routing T_8_3.bnl_op_1 <X> T_8_3.lc_trk_g3_1
 (29 12)  (417 60)  (417 60)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (419 60)  (419 60)  routing T_8_3.lc_trk_g1_4 <X> T_8_3.wire_logic_cluster/lc_6/in_3
 (32 12)  (420 60)  (420 60)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (422 60)  (422 60)  routing T_8_3.lc_trk_g1_4 <X> T_8_3.wire_logic_cluster/lc_6/in_3
 (45 12)  (433 60)  (433 60)  LC_6 Logic Functioning bit
 (50 12)  (438 60)  (438 60)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (439 60)  (439 60)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (10 13)  (398 61)  (398 61)  routing T_8_3.sp4_h_r_5 <X> T_8_3.sp4_v_b_10
 (16 13)  (404 61)  (404 61)  routing T_8_3.sp12_v_b_8 <X> T_8_3.lc_trk_g3_0
 (17 13)  (405 61)  (405 61)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (18 13)  (406 61)  (406 61)  routing T_8_3.bnl_op_1 <X> T_8_3.lc_trk_g3_1
 (27 13)  (415 61)  (415 61)  routing T_8_3.lc_trk_g3_1 <X> T_8_3.wire_logic_cluster/lc_6/in_0
 (28 13)  (416 61)  (416 61)  routing T_8_3.lc_trk_g3_1 <X> T_8_3.wire_logic_cluster/lc_6/in_0
 (29 13)  (417 61)  (417 61)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (42 13)  (430 61)  (430 61)  LC_6 Logic Functioning bit
 (44 13)  (432 61)  (432 61)  LC_6 Logic Functioning bit
 (0 14)  (388 62)  (388 62)  routing T_8_3.glb_netwk_6 <X> T_8_3.wire_logic_cluster/lc_7/s_r
 (1 14)  (389 62)  (389 62)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (26 14)  (414 62)  (414 62)  routing T_8_3.lc_trk_g2_5 <X> T_8_3.wire_logic_cluster/lc_7/in_0
 (31 14)  (419 62)  (419 62)  routing T_8_3.lc_trk_g2_6 <X> T_8_3.wire_logic_cluster/lc_7/in_3
 (32 14)  (420 62)  (420 62)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (421 62)  (421 62)  routing T_8_3.lc_trk_g2_6 <X> T_8_3.wire_logic_cluster/lc_7/in_3
 (36 14)  (424 62)  (424 62)  LC_7 Logic Functioning bit
 (38 14)  (426 62)  (426 62)  LC_7 Logic Functioning bit
 (45 14)  (433 62)  (433 62)  LC_7 Logic Functioning bit
 (0 15)  (388 63)  (388 63)  routing T_8_3.glb_netwk_6 <X> T_8_3.wire_logic_cluster/lc_7/s_r
 (28 15)  (416 63)  (416 63)  routing T_8_3.lc_trk_g2_5 <X> T_8_3.wire_logic_cluster/lc_7/in_0
 (29 15)  (417 63)  (417 63)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (419 63)  (419 63)  routing T_8_3.lc_trk_g2_6 <X> T_8_3.wire_logic_cluster/lc_7/in_3
 (37 15)  (425 63)  (425 63)  LC_7 Logic Functioning bit
 (39 15)  (427 63)  (427 63)  LC_7 Logic Functioning bit
 (44 15)  (432 63)  (432 63)  LC_7 Logic Functioning bit
 (51 15)  (439 63)  (439 63)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_9_3

 (9 0)  (451 48)  (451 48)  routing T_9_3.sp4_v_t_36 <X> T_9_3.sp4_h_r_1
 (14 0)  (456 48)  (456 48)  routing T_9_3.lft_op_0 <X> T_9_3.lc_trk_g0_0
 (15 0)  (457 48)  (457 48)  routing T_9_3.sp4_h_r_1 <X> T_9_3.lc_trk_g0_1
 (16 0)  (458 48)  (458 48)  routing T_9_3.sp4_h_r_1 <X> T_9_3.lc_trk_g0_1
 (17 0)  (459 48)  (459 48)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (26 0)  (468 48)  (468 48)  routing T_9_3.lc_trk_g2_6 <X> T_9_3.wire_logic_cluster/lc_0/in_0
 (29 0)  (471 48)  (471 48)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (474 48)  (474 48)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (475 48)  (475 48)  routing T_9_3.lc_trk_g3_0 <X> T_9_3.wire_logic_cluster/lc_0/in_3
 (34 0)  (476 48)  (476 48)  routing T_9_3.lc_trk_g3_0 <X> T_9_3.wire_logic_cluster/lc_0/in_3
 (35 0)  (477 48)  (477 48)  routing T_9_3.lc_trk_g1_5 <X> T_9_3.input_2_0
 (41 0)  (483 48)  (483 48)  LC_0 Logic Functioning bit
 (45 0)  (487 48)  (487 48)  LC_0 Logic Functioning bit
 (46 0)  (488 48)  (488 48)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (15 1)  (457 49)  (457 49)  routing T_9_3.lft_op_0 <X> T_9_3.lc_trk_g0_0
 (17 1)  (459 49)  (459 49)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (18 1)  (460 49)  (460 49)  routing T_9_3.sp4_h_r_1 <X> T_9_3.lc_trk_g0_1
 (26 1)  (468 49)  (468 49)  routing T_9_3.lc_trk_g2_6 <X> T_9_3.wire_logic_cluster/lc_0/in_0
 (28 1)  (470 49)  (470 49)  routing T_9_3.lc_trk_g2_6 <X> T_9_3.wire_logic_cluster/lc_0/in_0
 (29 1)  (471 49)  (471 49)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (474 49)  (474 49)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (476 49)  (476 49)  routing T_9_3.lc_trk_g1_5 <X> T_9_3.input_2_0
 (47 1)  (489 49)  (489 49)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (1 2)  (443 50)  (443 50)  routing T_9_3.glb_netwk_4 <X> T_9_3.wire_logic_cluster/lc_7/clk
 (2 2)  (444 50)  (444 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (12 2)  (454 50)  (454 50)  routing T_9_3.sp4_v_t_45 <X> T_9_3.sp4_h_l_39
 (27 2)  (469 50)  (469 50)  routing T_9_3.lc_trk_g1_5 <X> T_9_3.wire_logic_cluster/lc_1/in_1
 (29 2)  (471 50)  (471 50)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (472 50)  (472 50)  routing T_9_3.lc_trk_g1_5 <X> T_9_3.wire_logic_cluster/lc_1/in_1
 (31 2)  (473 50)  (473 50)  routing T_9_3.lc_trk_g2_6 <X> T_9_3.wire_logic_cluster/lc_1/in_3
 (32 2)  (474 50)  (474 50)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (475 50)  (475 50)  routing T_9_3.lc_trk_g2_6 <X> T_9_3.wire_logic_cluster/lc_1/in_3
 (36 2)  (478 50)  (478 50)  LC_1 Logic Functioning bit
 (37 2)  (479 50)  (479 50)  LC_1 Logic Functioning bit
 (38 2)  (480 50)  (480 50)  LC_1 Logic Functioning bit
 (40 2)  (482 50)  (482 50)  LC_1 Logic Functioning bit
 (41 2)  (483 50)  (483 50)  LC_1 Logic Functioning bit
 (42 2)  (484 50)  (484 50)  LC_1 Logic Functioning bit
 (43 2)  (485 50)  (485 50)  LC_1 Logic Functioning bit
 (45 2)  (487 50)  (487 50)  LC_1 Logic Functioning bit
 (11 3)  (453 51)  (453 51)  routing T_9_3.sp4_v_t_45 <X> T_9_3.sp4_h_l_39
 (13 3)  (455 51)  (455 51)  routing T_9_3.sp4_v_t_45 <X> T_9_3.sp4_h_l_39
 (27 3)  (469 51)  (469 51)  routing T_9_3.lc_trk_g3_0 <X> T_9_3.wire_logic_cluster/lc_1/in_0
 (28 3)  (470 51)  (470 51)  routing T_9_3.lc_trk_g3_0 <X> T_9_3.wire_logic_cluster/lc_1/in_0
 (29 3)  (471 51)  (471 51)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (473 51)  (473 51)  routing T_9_3.lc_trk_g2_6 <X> T_9_3.wire_logic_cluster/lc_1/in_3
 (32 3)  (474 51)  (474 51)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (478 51)  (478 51)  LC_1 Logic Functioning bit
 (37 3)  (479 51)  (479 51)  LC_1 Logic Functioning bit
 (38 3)  (480 51)  (480 51)  LC_1 Logic Functioning bit
 (39 3)  (481 51)  (481 51)  LC_1 Logic Functioning bit
 (40 3)  (482 51)  (482 51)  LC_1 Logic Functioning bit
 (41 3)  (483 51)  (483 51)  LC_1 Logic Functioning bit
 (42 3)  (484 51)  (484 51)  LC_1 Logic Functioning bit
 (43 3)  (485 51)  (485 51)  LC_1 Logic Functioning bit
 (44 3)  (486 51)  (486 51)  LC_1 Logic Functioning bit
 (0 4)  (442 52)  (442 52)  routing T_9_3.glb_netwk_7 <X> T_9_3.wire_logic_cluster/lc_7/cen
 (1 4)  (443 52)  (443 52)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (14 4)  (456 52)  (456 52)  routing T_9_3.wire_logic_cluster/lc_0/out <X> T_9_3.lc_trk_g1_0
 (0 5)  (442 53)  (442 53)  routing T_9_3.glb_netwk_7 <X> T_9_3.wire_logic_cluster/lc_7/cen
 (17 5)  (459 53)  (459 53)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (15 6)  (457 54)  (457 54)  routing T_9_3.sp4_v_b_21 <X> T_9_3.lc_trk_g1_5
 (16 6)  (458 54)  (458 54)  routing T_9_3.sp4_v_b_21 <X> T_9_3.lc_trk_g1_5
 (17 6)  (459 54)  (459 54)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (27 6)  (469 54)  (469 54)  routing T_9_3.lc_trk_g1_5 <X> T_9_3.wire_logic_cluster/lc_3/in_1
 (29 6)  (471 54)  (471 54)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (472 54)  (472 54)  routing T_9_3.lc_trk_g1_5 <X> T_9_3.wire_logic_cluster/lc_3/in_1
 (31 6)  (473 54)  (473 54)  routing T_9_3.lc_trk_g2_6 <X> T_9_3.wire_logic_cluster/lc_3/in_3
 (32 6)  (474 54)  (474 54)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (475 54)  (475 54)  routing T_9_3.lc_trk_g2_6 <X> T_9_3.wire_logic_cluster/lc_3/in_3
 (39 6)  (481 54)  (481 54)  LC_3 Logic Functioning bit
 (45 6)  (487 54)  (487 54)  LC_3 Logic Functioning bit
 (48 6)  (490 54)  (490 54)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (27 7)  (469 55)  (469 55)  routing T_9_3.lc_trk_g3_0 <X> T_9_3.wire_logic_cluster/lc_3/in_0
 (28 7)  (470 55)  (470 55)  routing T_9_3.lc_trk_g3_0 <X> T_9_3.wire_logic_cluster/lc_3/in_0
 (29 7)  (471 55)  (471 55)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (473 55)  (473 55)  routing T_9_3.lc_trk_g2_6 <X> T_9_3.wire_logic_cluster/lc_3/in_3
 (32 7)  (474 55)  (474 55)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (17 8)  (459 56)  (459 56)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (460 56)  (460 56)  routing T_9_3.wire_logic_cluster/lc_1/out <X> T_9_3.lc_trk_g2_1
 (32 8)  (474 56)  (474 56)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (475 56)  (475 56)  routing T_9_3.lc_trk_g2_1 <X> T_9_3.wire_logic_cluster/lc_4/in_3
 (37 8)  (479 56)  (479 56)  LC_4 Logic Functioning bit
 (39 8)  (481 56)  (481 56)  LC_4 Logic Functioning bit
 (9 9)  (451 57)  (451 57)  routing T_9_3.sp4_v_t_42 <X> T_9_3.sp4_v_b_7
 (29 9)  (471 57)  (471 57)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (36 9)  (478 57)  (478 57)  LC_4 Logic Functioning bit
 (38 9)  (480 57)  (480 57)  LC_4 Logic Functioning bit
 (52 9)  (494 57)  (494 57)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (12 10)  (454 58)  (454 58)  routing T_9_3.sp4_v_b_8 <X> T_9_3.sp4_h_l_45
 (14 11)  (456 59)  (456 59)  routing T_9_3.sp4_r_v_b_36 <X> T_9_3.lc_trk_g2_4
 (17 11)  (459 59)  (459 59)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (464 59)  (464 59)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (465 59)  (465 59)  routing T_9_3.sp4_h_r_30 <X> T_9_3.lc_trk_g2_6
 (24 11)  (466 59)  (466 59)  routing T_9_3.sp4_h_r_30 <X> T_9_3.lc_trk_g2_6
 (25 11)  (467 59)  (467 59)  routing T_9_3.sp4_h_r_30 <X> T_9_3.lc_trk_g2_6
 (26 12)  (468 60)  (468 60)  routing T_9_3.lc_trk_g2_4 <X> T_9_3.wire_logic_cluster/lc_6/in_0
 (27 12)  (469 60)  (469 60)  routing T_9_3.lc_trk_g1_0 <X> T_9_3.wire_logic_cluster/lc_6/in_1
 (29 12)  (471 60)  (471 60)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (473 60)  (473 60)  routing T_9_3.lc_trk_g3_4 <X> T_9_3.wire_logic_cluster/lc_6/in_3
 (32 12)  (474 60)  (474 60)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (475 60)  (475 60)  routing T_9_3.lc_trk_g3_4 <X> T_9_3.wire_logic_cluster/lc_6/in_3
 (34 12)  (476 60)  (476 60)  routing T_9_3.lc_trk_g3_4 <X> T_9_3.wire_logic_cluster/lc_6/in_3
 (36 12)  (478 60)  (478 60)  LC_6 Logic Functioning bit
 (38 12)  (480 60)  (480 60)  LC_6 Logic Functioning bit
 (40 12)  (482 60)  (482 60)  LC_6 Logic Functioning bit
 (41 12)  (483 60)  (483 60)  LC_6 Logic Functioning bit
 (42 12)  (484 60)  (484 60)  LC_6 Logic Functioning bit
 (43 12)  (485 60)  (485 60)  LC_6 Logic Functioning bit
 (16 13)  (458 61)  (458 61)  routing T_9_3.sp12_v_b_8 <X> T_9_3.lc_trk_g3_0
 (17 13)  (459 61)  (459 61)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (28 13)  (470 61)  (470 61)  routing T_9_3.lc_trk_g2_4 <X> T_9_3.wire_logic_cluster/lc_6/in_0
 (29 13)  (471 61)  (471 61)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (40 13)  (482 61)  (482 61)  LC_6 Logic Functioning bit
 (42 13)  (484 61)  (484 61)  LC_6 Logic Functioning bit
 (46 13)  (488 61)  (488 61)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (442 62)  (442 62)  routing T_9_3.glb_netwk_6 <X> T_9_3.wire_logic_cluster/lc_7/s_r
 (1 14)  (443 62)  (443 62)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (12 14)  (454 62)  (454 62)  routing T_9_3.sp4_v_t_40 <X> T_9_3.sp4_h_l_46
 (0 15)  (442 63)  (442 63)  routing T_9_3.glb_netwk_6 <X> T_9_3.wire_logic_cluster/lc_7/s_r
 (8 15)  (450 63)  (450 63)  routing T_9_3.sp4_h_r_4 <X> T_9_3.sp4_v_t_47
 (9 15)  (451 63)  (451 63)  routing T_9_3.sp4_h_r_4 <X> T_9_3.sp4_v_t_47
 (10 15)  (452 63)  (452 63)  routing T_9_3.sp4_h_r_4 <X> T_9_3.sp4_v_t_47
 (11 15)  (453 63)  (453 63)  routing T_9_3.sp4_v_t_40 <X> T_9_3.sp4_h_l_46
 (13 15)  (455 63)  (455 63)  routing T_9_3.sp4_v_t_40 <X> T_9_3.sp4_h_l_46
 (14 15)  (456 63)  (456 63)  routing T_9_3.sp4_h_l_17 <X> T_9_3.lc_trk_g3_4
 (15 15)  (457 63)  (457 63)  routing T_9_3.sp4_h_l_17 <X> T_9_3.lc_trk_g3_4
 (16 15)  (458 63)  (458 63)  routing T_9_3.sp4_h_l_17 <X> T_9_3.lc_trk_g3_4
 (17 15)  (459 63)  (459 63)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4


RAM_Tile_10_3

 (7 1)  (503 49)  (503 49)  Ram config bit: MEMB_Power_Up_Control

 (5 14)  (501 62)  (501 62)  routing T_10_3.sp4_v_t_44 <X> T_10_3.sp4_h_l_44
 (6 15)  (502 63)  (502 63)  routing T_10_3.sp4_v_t_44 <X> T_10_3.sp4_h_l_44


LogicTile_11_3

 (17 0)  (555 48)  (555 48)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (556 48)  (556 48)  routing T_11_3.wire_logic_cluster/lc_1/out <X> T_11_3.lc_trk_g0_1
 (21 0)  (559 48)  (559 48)  routing T_11_3.wire_logic_cluster/lc_3/out <X> T_11_3.lc_trk_g0_3
 (22 0)  (560 48)  (560 48)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (565 48)  (565 48)  routing T_11_3.lc_trk_g3_2 <X> T_11_3.wire_logic_cluster/lc_0/in_1
 (28 0)  (566 48)  (566 48)  routing T_11_3.lc_trk_g3_2 <X> T_11_3.wire_logic_cluster/lc_0/in_1
 (29 0)  (567 48)  (567 48)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (570 48)  (570 48)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (573 48)  (573 48)  routing T_11_3.lc_trk_g2_4 <X> T_11_3.input_2_0
 (37 0)  (575 48)  (575 48)  LC_0 Logic Functioning bit
 (17 1)  (555 49)  (555 49)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (26 1)  (564 49)  (564 49)  routing T_11_3.lc_trk_g2_2 <X> T_11_3.wire_logic_cluster/lc_0/in_0
 (28 1)  (566 49)  (566 49)  routing T_11_3.lc_trk_g2_2 <X> T_11_3.wire_logic_cluster/lc_0/in_0
 (29 1)  (567 49)  (567 49)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (568 49)  (568 49)  routing T_11_3.lc_trk_g3_2 <X> T_11_3.wire_logic_cluster/lc_0/in_1
 (31 1)  (569 49)  (569 49)  routing T_11_3.lc_trk_g0_3 <X> T_11_3.wire_logic_cluster/lc_0/in_3
 (32 1)  (570 49)  (570 49)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (571 49)  (571 49)  routing T_11_3.lc_trk_g2_4 <X> T_11_3.input_2_0
 (1 2)  (539 50)  (539 50)  routing T_11_3.glb_netwk_4 <X> T_11_3.wire_logic_cluster/lc_7/clk
 (2 2)  (540 50)  (540 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (14 2)  (552 50)  (552 50)  routing T_11_3.wire_logic_cluster/lc_4/out <X> T_11_3.lc_trk_g0_4
 (29 2)  (567 50)  (567 50)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (568 50)  (568 50)  routing T_11_3.lc_trk_g0_4 <X> T_11_3.wire_logic_cluster/lc_1/in_1
 (31 2)  (569 50)  (569 50)  routing T_11_3.lc_trk_g1_5 <X> T_11_3.wire_logic_cluster/lc_1/in_3
 (32 2)  (570 50)  (570 50)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (572 50)  (572 50)  routing T_11_3.lc_trk_g1_5 <X> T_11_3.wire_logic_cluster/lc_1/in_3
 (36 2)  (574 50)  (574 50)  LC_1 Logic Functioning bit
 (50 2)  (588 50)  (588 50)  Cascade bit: LH_LC01_inmux02_5

 (17 3)  (555 51)  (555 51)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (36 3)  (574 51)  (574 51)  LC_1 Logic Functioning bit
 (51 3)  (589 51)  (589 51)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (27 4)  (565 52)  (565 52)  routing T_11_3.lc_trk_g3_4 <X> T_11_3.wire_logic_cluster/lc_2/in_1
 (28 4)  (566 52)  (566 52)  routing T_11_3.lc_trk_g3_4 <X> T_11_3.wire_logic_cluster/lc_2/in_1
 (29 4)  (567 52)  (567 52)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (568 52)  (568 52)  routing T_11_3.lc_trk_g3_4 <X> T_11_3.wire_logic_cluster/lc_2/in_1
 (32 4)  (570 52)  (570 52)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (571 52)  (571 52)  routing T_11_3.lc_trk_g3_2 <X> T_11_3.wire_logic_cluster/lc_2/in_3
 (34 4)  (572 52)  (572 52)  routing T_11_3.lc_trk_g3_2 <X> T_11_3.wire_logic_cluster/lc_2/in_3
 (39 4)  (577 52)  (577 52)  LC_2 Logic Functioning bit
 (45 4)  (583 52)  (583 52)  LC_2 Logic Functioning bit
 (50 4)  (588 52)  (588 52)  Cascade bit: LH_LC02_inmux02_5

 (27 5)  (565 53)  (565 53)  routing T_11_3.lc_trk_g3_1 <X> T_11_3.wire_logic_cluster/lc_2/in_0
 (28 5)  (566 53)  (566 53)  routing T_11_3.lc_trk_g3_1 <X> T_11_3.wire_logic_cluster/lc_2/in_0
 (29 5)  (567 53)  (567 53)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (569 53)  (569 53)  routing T_11_3.lc_trk_g3_2 <X> T_11_3.wire_logic_cluster/lc_2/in_3
 (40 5)  (578 53)  (578 53)  LC_2 Logic Functioning bit
 (17 6)  (555 54)  (555 54)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (556 54)  (556 54)  routing T_11_3.wire_logic_cluster/lc_5/out <X> T_11_3.lc_trk_g1_5
 (31 6)  (569 54)  (569 54)  routing T_11_3.lc_trk_g1_5 <X> T_11_3.wire_logic_cluster/lc_3/in_3
 (32 6)  (570 54)  (570 54)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (572 54)  (572 54)  routing T_11_3.lc_trk_g1_5 <X> T_11_3.wire_logic_cluster/lc_3/in_3
 (35 6)  (573 54)  (573 54)  routing T_11_3.lc_trk_g3_4 <X> T_11_3.input_2_3
 (39 6)  (577 54)  (577 54)  LC_3 Logic Functioning bit
 (41 6)  (579 54)  (579 54)  LC_3 Logic Functioning bit
 (45 6)  (583 54)  (583 54)  LC_3 Logic Functioning bit
 (26 7)  (564 55)  (564 55)  routing T_11_3.lc_trk_g0_3 <X> T_11_3.wire_logic_cluster/lc_3/in_0
 (29 7)  (567 55)  (567 55)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (570 55)  (570 55)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (571 55)  (571 55)  routing T_11_3.lc_trk_g3_4 <X> T_11_3.input_2_3
 (34 7)  (572 55)  (572 55)  routing T_11_3.lc_trk_g3_4 <X> T_11_3.input_2_3
 (38 7)  (576 55)  (576 55)  LC_3 Logic Functioning bit
 (40 7)  (578 55)  (578 55)  LC_3 Logic Functioning bit
 (15 8)  (553 56)  (553 56)  routing T_11_3.sp4_h_r_41 <X> T_11_3.lc_trk_g2_1
 (16 8)  (554 56)  (554 56)  routing T_11_3.sp4_h_r_41 <X> T_11_3.lc_trk_g2_1
 (17 8)  (555 56)  (555 56)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (556 56)  (556 56)  routing T_11_3.sp4_h_r_41 <X> T_11_3.lc_trk_g2_1
 (25 8)  (563 56)  (563 56)  routing T_11_3.rgt_op_2 <X> T_11_3.lc_trk_g2_2
 (26 8)  (564 56)  (564 56)  routing T_11_3.lc_trk_g0_4 <X> T_11_3.wire_logic_cluster/lc_4/in_0
 (29 8)  (567 56)  (567 56)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (569 56)  (569 56)  routing T_11_3.lc_trk_g3_4 <X> T_11_3.wire_logic_cluster/lc_4/in_3
 (32 8)  (570 56)  (570 56)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (571 56)  (571 56)  routing T_11_3.lc_trk_g3_4 <X> T_11_3.wire_logic_cluster/lc_4/in_3
 (34 8)  (572 56)  (572 56)  routing T_11_3.lc_trk_g3_4 <X> T_11_3.wire_logic_cluster/lc_4/in_3
 (42 8)  (580 56)  (580 56)  LC_4 Logic Functioning bit
 (45 8)  (583 56)  (583 56)  LC_4 Logic Functioning bit
 (18 9)  (556 57)  (556 57)  routing T_11_3.sp4_h_r_41 <X> T_11_3.lc_trk_g2_1
 (22 9)  (560 57)  (560 57)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (562 57)  (562 57)  routing T_11_3.rgt_op_2 <X> T_11_3.lc_trk_g2_2
 (29 9)  (567 57)  (567 57)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (570 57)  (570 57)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (571 57)  (571 57)  routing T_11_3.lc_trk_g3_3 <X> T_11_3.input_2_4
 (34 9)  (572 57)  (572 57)  routing T_11_3.lc_trk_g3_3 <X> T_11_3.input_2_4
 (35 9)  (573 57)  (573 57)  routing T_11_3.lc_trk_g3_3 <X> T_11_3.input_2_4
 (40 9)  (578 57)  (578 57)  LC_4 Logic Functioning bit
 (5 10)  (543 58)  (543 58)  routing T_11_3.sp4_v_t_43 <X> T_11_3.sp4_h_l_43
 (14 10)  (552 58)  (552 58)  routing T_11_3.rgt_op_4 <X> T_11_3.lc_trk_g2_4
 (26 10)  (564 58)  (564 58)  routing T_11_3.lc_trk_g3_4 <X> T_11_3.wire_logic_cluster/lc_5/in_0
 (31 10)  (569 58)  (569 58)  routing T_11_3.lc_trk_g1_5 <X> T_11_3.wire_logic_cluster/lc_5/in_3
 (32 10)  (570 58)  (570 58)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (572 58)  (572 58)  routing T_11_3.lc_trk_g1_5 <X> T_11_3.wire_logic_cluster/lc_5/in_3
 (40 10)  (578 58)  (578 58)  LC_5 Logic Functioning bit
 (42 10)  (580 58)  (580 58)  LC_5 Logic Functioning bit
 (45 10)  (583 58)  (583 58)  LC_5 Logic Functioning bit
 (6 11)  (544 59)  (544 59)  routing T_11_3.sp4_v_t_43 <X> T_11_3.sp4_h_l_43
 (15 11)  (553 59)  (553 59)  routing T_11_3.rgt_op_4 <X> T_11_3.lc_trk_g2_4
 (17 11)  (555 59)  (555 59)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (27 11)  (565 59)  (565 59)  routing T_11_3.lc_trk_g3_4 <X> T_11_3.wire_logic_cluster/lc_5/in_0
 (28 11)  (566 59)  (566 59)  routing T_11_3.lc_trk_g3_4 <X> T_11_3.wire_logic_cluster/lc_5/in_0
 (29 11)  (567 59)  (567 59)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (41 11)  (579 59)  (579 59)  LC_5 Logic Functioning bit
 (43 11)  (581 59)  (581 59)  LC_5 Logic Functioning bit
 (15 12)  (553 60)  (553 60)  routing T_11_3.rgt_op_1 <X> T_11_3.lc_trk_g3_1
 (17 12)  (555 60)  (555 60)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (556 60)  (556 60)  routing T_11_3.rgt_op_1 <X> T_11_3.lc_trk_g3_1
 (21 12)  (559 60)  (559 60)  routing T_11_3.rgt_op_3 <X> T_11_3.lc_trk_g3_3
 (22 12)  (560 60)  (560 60)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (562 60)  (562 60)  routing T_11_3.rgt_op_3 <X> T_11_3.lc_trk_g3_3
 (25 12)  (563 60)  (563 60)  routing T_11_3.wire_logic_cluster/lc_2/out <X> T_11_3.lc_trk_g3_2
 (27 12)  (565 60)  (565 60)  routing T_11_3.lc_trk_g3_6 <X> T_11_3.wire_logic_cluster/lc_6/in_1
 (28 12)  (566 60)  (566 60)  routing T_11_3.lc_trk_g3_6 <X> T_11_3.wire_logic_cluster/lc_6/in_1
 (29 12)  (567 60)  (567 60)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (568 60)  (568 60)  routing T_11_3.lc_trk_g3_6 <X> T_11_3.wire_logic_cluster/lc_6/in_1
 (32 12)  (570 60)  (570 60)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (571 60)  (571 60)  routing T_11_3.lc_trk_g2_1 <X> T_11_3.wire_logic_cluster/lc_6/in_3
 (36 12)  (574 60)  (574 60)  LC_6 Logic Functioning bit
 (37 12)  (575 60)  (575 60)  LC_6 Logic Functioning bit
 (38 12)  (576 60)  (576 60)  LC_6 Logic Functioning bit
 (39 12)  (577 60)  (577 60)  LC_6 Logic Functioning bit
 (41 12)  (579 60)  (579 60)  LC_6 Logic Functioning bit
 (43 12)  (581 60)  (581 60)  LC_6 Logic Functioning bit
 (46 12)  (584 60)  (584 60)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (52 12)  (590 60)  (590 60)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (22 13)  (560 61)  (560 61)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (567 61)  (567 61)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (568 61)  (568 61)  routing T_11_3.lc_trk_g3_6 <X> T_11_3.wire_logic_cluster/lc_6/in_1
 (37 13)  (575 61)  (575 61)  LC_6 Logic Functioning bit
 (39 13)  (577 61)  (577 61)  LC_6 Logic Functioning bit
 (14 14)  (552 62)  (552 62)  routing T_11_3.sp4_v_b_36 <X> T_11_3.lc_trk_g3_4
 (14 15)  (552 63)  (552 63)  routing T_11_3.sp4_v_b_36 <X> T_11_3.lc_trk_g3_4
 (16 15)  (554 63)  (554 63)  routing T_11_3.sp4_v_b_36 <X> T_11_3.lc_trk_g3_4
 (17 15)  (555 63)  (555 63)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (22 15)  (560 63)  (560 63)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (561 63)  (561 63)  routing T_11_3.sp12_v_t_21 <X> T_11_3.lc_trk_g3_6
 (25 15)  (563 63)  (563 63)  routing T_11_3.sp12_v_t_21 <X> T_11_3.lc_trk_g3_6


LogicTile_12_3

 (15 0)  (607 48)  (607 48)  routing T_12_3.lft_op_1 <X> T_12_3.lc_trk_g0_1
 (17 0)  (609 48)  (609 48)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (610 48)  (610 48)  routing T_12_3.lft_op_1 <X> T_12_3.lc_trk_g0_1
 (21 0)  (613 48)  (613 48)  routing T_12_3.lft_op_3 <X> T_12_3.lc_trk_g0_3
 (22 0)  (614 48)  (614 48)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (616 48)  (616 48)  routing T_12_3.lft_op_3 <X> T_12_3.lc_trk_g0_3
 (25 0)  (617 48)  (617 48)  routing T_12_3.lft_op_2 <X> T_12_3.lc_trk_g0_2
 (29 0)  (621 48)  (621 48)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (35 0)  (627 48)  (627 48)  routing T_12_3.lc_trk_g1_5 <X> T_12_3.input_2_0
 (44 0)  (636 48)  (636 48)  LC_0 Logic Functioning bit
 (22 1)  (614 49)  (614 49)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (616 49)  (616 49)  routing T_12_3.lft_op_2 <X> T_12_3.lc_trk_g0_2
 (30 1)  (622 49)  (622 49)  routing T_12_3.lc_trk_g0_3 <X> T_12_3.wire_logic_cluster/lc_0/in_1
 (32 1)  (624 49)  (624 49)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (626 49)  (626 49)  routing T_12_3.lc_trk_g1_5 <X> T_12_3.input_2_0
 (1 2)  (593 50)  (593 50)  routing T_12_3.glb_netwk_4 <X> T_12_3.wire_logic_cluster/lc_7/clk
 (2 2)  (594 50)  (594 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (14 2)  (606 50)  (606 50)  routing T_12_3.lft_op_4 <X> T_12_3.lc_trk_g0_4
 (29 2)  (621 50)  (621 50)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (624 50)  (624 50)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (628 50)  (628 50)  LC_1 Logic Functioning bit
 (37 2)  (629 50)  (629 50)  LC_1 Logic Functioning bit
 (38 2)  (630 50)  (630 50)  LC_1 Logic Functioning bit
 (39 2)  (631 50)  (631 50)  LC_1 Logic Functioning bit
 (44 2)  (636 50)  (636 50)  LC_1 Logic Functioning bit
 (15 3)  (607 51)  (607 51)  routing T_12_3.lft_op_4 <X> T_12_3.lc_trk_g0_4
 (17 3)  (609 51)  (609 51)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (30 3)  (622 51)  (622 51)  routing T_12_3.lc_trk_g0_2 <X> T_12_3.wire_logic_cluster/lc_1/in_1
 (36 3)  (628 51)  (628 51)  LC_1 Logic Functioning bit
 (37 3)  (629 51)  (629 51)  LC_1 Logic Functioning bit
 (38 3)  (630 51)  (630 51)  LC_1 Logic Functioning bit
 (39 3)  (631 51)  (631 51)  LC_1 Logic Functioning bit
 (25 4)  (617 52)  (617 52)  routing T_12_3.wire_logic_cluster/lc_2/out <X> T_12_3.lc_trk_g1_2
 (26 4)  (618 52)  (618 52)  routing T_12_3.lc_trk_g3_5 <X> T_12_3.wire_logic_cluster/lc_2/in_0
 (27 4)  (619 52)  (619 52)  routing T_12_3.lc_trk_g1_2 <X> T_12_3.wire_logic_cluster/lc_2/in_1
 (29 4)  (621 52)  (621 52)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (624 52)  (624 52)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (629 52)  (629 52)  LC_2 Logic Functioning bit
 (39 4)  (631 52)  (631 52)  LC_2 Logic Functioning bit
 (44 4)  (636 52)  (636 52)  LC_2 Logic Functioning bit
 (45 4)  (637 52)  (637 52)  LC_2 Logic Functioning bit
 (22 5)  (614 53)  (614 53)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (27 5)  (619 53)  (619 53)  routing T_12_3.lc_trk_g3_5 <X> T_12_3.wire_logic_cluster/lc_2/in_0
 (28 5)  (620 53)  (620 53)  routing T_12_3.lc_trk_g3_5 <X> T_12_3.wire_logic_cluster/lc_2/in_0
 (29 5)  (621 53)  (621 53)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (622 53)  (622 53)  routing T_12_3.lc_trk_g1_2 <X> T_12_3.wire_logic_cluster/lc_2/in_1
 (41 5)  (633 53)  (633 53)  LC_2 Logic Functioning bit
 (43 5)  (635 53)  (635 53)  LC_2 Logic Functioning bit
 (15 6)  (607 54)  (607 54)  routing T_12_3.lft_op_5 <X> T_12_3.lc_trk_g1_5
 (17 6)  (609 54)  (609 54)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (610 54)  (610 54)  routing T_12_3.lft_op_5 <X> T_12_3.lc_trk_g1_5
 (29 6)  (621 54)  (621 54)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (622 54)  (622 54)  routing T_12_3.lc_trk_g0_4 <X> T_12_3.wire_logic_cluster/lc_3/in_1
 (32 6)  (624 54)  (624 54)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (628 54)  (628 54)  LC_3 Logic Functioning bit
 (37 6)  (629 54)  (629 54)  LC_3 Logic Functioning bit
 (38 6)  (630 54)  (630 54)  LC_3 Logic Functioning bit
 (39 6)  (631 54)  (631 54)  LC_3 Logic Functioning bit
 (44 6)  (636 54)  (636 54)  LC_3 Logic Functioning bit
 (36 7)  (628 55)  (628 55)  LC_3 Logic Functioning bit
 (37 7)  (629 55)  (629 55)  LC_3 Logic Functioning bit
 (38 7)  (630 55)  (630 55)  LC_3 Logic Functioning bit
 (39 7)  (631 55)  (631 55)  LC_3 Logic Functioning bit
 (26 8)  (618 56)  (618 56)  routing T_12_3.lc_trk_g2_4 <X> T_12_3.wire_logic_cluster/lc_4/in_0
 (29 8)  (621 56)  (621 56)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (624 56)  (624 56)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (627 56)  (627 56)  routing T_12_3.lc_trk_g3_5 <X> T_12_3.input_2_4
 (39 8)  (631 56)  (631 56)  LC_4 Logic Functioning bit
 (45 8)  (637 56)  (637 56)  LC_4 Logic Functioning bit
 (28 9)  (620 57)  (620 57)  routing T_12_3.lc_trk_g2_4 <X> T_12_3.wire_logic_cluster/lc_4/in_0
 (29 9)  (621 57)  (621 57)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (624 57)  (624 57)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (625 57)  (625 57)  routing T_12_3.lc_trk_g3_5 <X> T_12_3.input_2_4
 (34 9)  (626 57)  (626 57)  routing T_12_3.lc_trk_g3_5 <X> T_12_3.input_2_4
 (40 9)  (632 57)  (632 57)  LC_4 Logic Functioning bit
 (14 10)  (606 58)  (606 58)  routing T_12_3.wire_logic_cluster/lc_4/out <X> T_12_3.lc_trk_g2_4
 (17 11)  (609 59)  (609 59)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (16 14)  (608 62)  (608 62)  routing T_12_3.sp4_v_b_37 <X> T_12_3.lc_trk_g3_5
 (17 14)  (609 62)  (609 62)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (610 62)  (610 62)  routing T_12_3.sp4_v_b_37 <X> T_12_3.lc_trk_g3_5
 (18 15)  (610 63)  (610 63)  routing T_12_3.sp4_v_b_37 <X> T_12_3.lc_trk_g3_5


IO_Tile_13_3

 (3 6)  (649 54)  (649 54)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 57)  (649 57)  IO control bit: IORIGHT_IE_0



IO_Tile_0_2

 (2 0)  (15 32)  (15 32)  PLL config bit: CLOCK_T_0_2_IOLEFT_cf_bit_1

 (2 2)  (15 34)  (15 34)  PLL config bit: CLOCK_T_0_2_IOLEFT_cf_bit_4

 (3 2)  (14 34)  (14 34)  PLL config bit: CLOCK_T_0_2_IOLEFT_cf_bit_5

 (3 5)  (14 37)  (14 37)  PLL config bit: CLOCK_T_0_2_IOLEFT_cf_bit_6

 (3 6)  (14 38)  (14 38)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 41)  (14 41)  IO control bit: BIOLEFT_IE_0



LogicTile_4_2

 (0 0)  (168 32)  (168 32)  Negative Clock bit

 (15 0)  (183 32)  (183 32)  routing T_4_2.bot_op_1 <X> T_4_2.lc_trk_g0_1
 (17 0)  (185 32)  (185 32)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (21 0)  (189 32)  (189 32)  routing T_4_2.bnr_op_3 <X> T_4_2.lc_trk_g0_3
 (22 0)  (190 32)  (190 32)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (26 0)  (194 32)  (194 32)  routing T_4_2.lc_trk_g3_7 <X> T_4_2.wire_logic_cluster/lc_0/in_0
 (29 0)  (197 32)  (197 32)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (200 32)  (200 32)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (202 32)  (202 32)  routing T_4_2.lc_trk_g1_2 <X> T_4_2.wire_logic_cluster/lc_0/in_3
 (37 0)  (205 32)  (205 32)  LC_0 Logic Functioning bit
 (38 0)  (206 32)  (206 32)  LC_0 Logic Functioning bit
 (39 0)  (207 32)  (207 32)  LC_0 Logic Functioning bit
 (40 0)  (208 32)  (208 32)  LC_0 Logic Functioning bit
 (42 0)  (210 32)  (210 32)  LC_0 Logic Functioning bit
 (43 0)  (211 32)  (211 32)  LC_0 Logic Functioning bit
 (45 0)  (213 32)  (213 32)  LC_0 Logic Functioning bit
 (15 1)  (183 33)  (183 33)  routing T_4_2.bot_op_0 <X> T_4_2.lc_trk_g0_0
 (17 1)  (185 33)  (185 33)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (21 1)  (189 33)  (189 33)  routing T_4_2.bnr_op_3 <X> T_4_2.lc_trk_g0_3
 (22 1)  (190 33)  (190 33)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (192 33)  (192 33)  routing T_4_2.top_op_2 <X> T_4_2.lc_trk_g0_2
 (25 1)  (193 33)  (193 33)  routing T_4_2.top_op_2 <X> T_4_2.lc_trk_g0_2
 (26 1)  (194 33)  (194 33)  routing T_4_2.lc_trk_g3_7 <X> T_4_2.wire_logic_cluster/lc_0/in_0
 (27 1)  (195 33)  (195 33)  routing T_4_2.lc_trk_g3_7 <X> T_4_2.wire_logic_cluster/lc_0/in_0
 (28 1)  (196 33)  (196 33)  routing T_4_2.lc_trk_g3_7 <X> T_4_2.wire_logic_cluster/lc_0/in_0
 (29 1)  (197 33)  (197 33)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (199 33)  (199 33)  routing T_4_2.lc_trk_g1_2 <X> T_4_2.wire_logic_cluster/lc_0/in_3
 (32 1)  (200 33)  (200 33)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (39 1)  (207 33)  (207 33)  LC_0 Logic Functioning bit
 (40 1)  (208 33)  (208 33)  LC_0 Logic Functioning bit
 (41 1)  (209 33)  (209 33)  LC_0 Logic Functioning bit
 (42 1)  (210 33)  (210 33)  LC_0 Logic Functioning bit
 (1 2)  (169 34)  (169 34)  routing T_4_2.glb_netwk_4 <X> T_4_2.wire_logic_cluster/lc_7/clk
 (2 2)  (170 34)  (170 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (29 2)  (197 34)  (197 34)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (199 34)  (199 34)  routing T_4_2.lc_trk_g3_7 <X> T_4_2.wire_logic_cluster/lc_1/in_3
 (32 2)  (200 34)  (200 34)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (201 34)  (201 34)  routing T_4_2.lc_trk_g3_7 <X> T_4_2.wire_logic_cluster/lc_1/in_3
 (34 2)  (202 34)  (202 34)  routing T_4_2.lc_trk_g3_7 <X> T_4_2.wire_logic_cluster/lc_1/in_3
 (37 2)  (205 34)  (205 34)  LC_1 Logic Functioning bit
 (38 2)  (206 34)  (206 34)  LC_1 Logic Functioning bit
 (39 2)  (207 34)  (207 34)  LC_1 Logic Functioning bit
 (40 2)  (208 34)  (208 34)  LC_1 Logic Functioning bit
 (41 2)  (209 34)  (209 34)  LC_1 Logic Functioning bit
 (42 2)  (210 34)  (210 34)  LC_1 Logic Functioning bit
 (45 2)  (213 34)  (213 34)  LC_1 Logic Functioning bit
 (29 3)  (197 35)  (197 35)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (199 35)  (199 35)  routing T_4_2.lc_trk_g3_7 <X> T_4_2.wire_logic_cluster/lc_1/in_3
 (32 3)  (200 35)  (200 35)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (202 35)  (202 35)  routing T_4_2.lc_trk_g1_2 <X> T_4_2.input_2_1
 (35 3)  (203 35)  (203 35)  routing T_4_2.lc_trk_g1_2 <X> T_4_2.input_2_1
 (36 3)  (204 35)  (204 35)  LC_1 Logic Functioning bit
 (37 3)  (205 35)  (205 35)  LC_1 Logic Functioning bit
 (38 3)  (206 35)  (206 35)  LC_1 Logic Functioning bit
 (39 3)  (207 35)  (207 35)  LC_1 Logic Functioning bit
 (40 3)  (208 35)  (208 35)  LC_1 Logic Functioning bit
 (43 3)  (211 35)  (211 35)  LC_1 Logic Functioning bit
 (14 4)  (182 36)  (182 36)  routing T_4_2.wire_logic_cluster/lc_0/out <X> T_4_2.lc_trk_g1_0
 (15 4)  (183 36)  (183 36)  routing T_4_2.sp4_h_l_4 <X> T_4_2.lc_trk_g1_1
 (16 4)  (184 36)  (184 36)  routing T_4_2.sp4_h_l_4 <X> T_4_2.lc_trk_g1_1
 (17 4)  (185 36)  (185 36)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (186 36)  (186 36)  routing T_4_2.sp4_h_l_4 <X> T_4_2.lc_trk_g1_1
 (26 4)  (194 36)  (194 36)  routing T_4_2.lc_trk_g2_6 <X> T_4_2.wire_logic_cluster/lc_2/in_0
 (27 4)  (195 36)  (195 36)  routing T_4_2.lc_trk_g1_0 <X> T_4_2.wire_logic_cluster/lc_2/in_1
 (29 4)  (197 36)  (197 36)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (200 36)  (200 36)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (204 36)  (204 36)  LC_2 Logic Functioning bit
 (40 4)  (208 36)  (208 36)  LC_2 Logic Functioning bit
 (41 4)  (209 36)  (209 36)  LC_2 Logic Functioning bit
 (42 4)  (210 36)  (210 36)  LC_2 Logic Functioning bit
 (43 4)  (211 36)  (211 36)  LC_2 Logic Functioning bit
 (17 5)  (185 37)  (185 37)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (186 37)  (186 37)  routing T_4_2.sp4_h_l_4 <X> T_4_2.lc_trk_g1_1
 (22 5)  (190 37)  (190 37)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (192 37)  (192 37)  routing T_4_2.bot_op_2 <X> T_4_2.lc_trk_g1_2
 (26 5)  (194 37)  (194 37)  routing T_4_2.lc_trk_g2_6 <X> T_4_2.wire_logic_cluster/lc_2/in_0
 (28 5)  (196 37)  (196 37)  routing T_4_2.lc_trk_g2_6 <X> T_4_2.wire_logic_cluster/lc_2/in_0
 (29 5)  (197 37)  (197 37)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (199 37)  (199 37)  routing T_4_2.lc_trk_g0_3 <X> T_4_2.wire_logic_cluster/lc_2/in_3
 (32 5)  (200 37)  (200 37)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (201 37)  (201 37)  routing T_4_2.lc_trk_g3_1 <X> T_4_2.input_2_2
 (34 5)  (202 37)  (202 37)  routing T_4_2.lc_trk_g3_1 <X> T_4_2.input_2_2
 (37 5)  (205 37)  (205 37)  LC_2 Logic Functioning bit
 (41 5)  (209 37)  (209 37)  LC_2 Logic Functioning bit
 (43 5)  (211 37)  (211 37)  LC_2 Logic Functioning bit
 (27 6)  (195 38)  (195 38)  routing T_4_2.lc_trk_g1_1 <X> T_4_2.wire_logic_cluster/lc_3/in_1
 (29 6)  (197 38)  (197 38)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (200 38)  (200 38)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (204 38)  (204 38)  LC_3 Logic Functioning bit
 (38 6)  (206 38)  (206 38)  LC_3 Logic Functioning bit
 (40 6)  (208 38)  (208 38)  LC_3 Logic Functioning bit
 (42 6)  (210 38)  (210 38)  LC_3 Logic Functioning bit
 (43 6)  (211 38)  (211 38)  LC_3 Logic Functioning bit
 (50 6)  (218 38)  (218 38)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (220 38)  (220 38)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (28 7)  (196 39)  (196 39)  routing T_4_2.lc_trk_g2_1 <X> T_4_2.wire_logic_cluster/lc_3/in_0
 (29 7)  (197 39)  (197 39)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (199 39)  (199 39)  routing T_4_2.lc_trk_g0_2 <X> T_4_2.wire_logic_cluster/lc_3/in_3
 (41 7)  (209 39)  (209 39)  LC_3 Logic Functioning bit
 (42 7)  (210 39)  (210 39)  LC_3 Logic Functioning bit
 (43 7)  (211 39)  (211 39)  LC_3 Logic Functioning bit
 (15 8)  (183 40)  (183 40)  routing T_4_2.sp4_v_t_28 <X> T_4_2.lc_trk_g2_1
 (16 8)  (184 40)  (184 40)  routing T_4_2.sp4_v_t_28 <X> T_4_2.lc_trk_g2_1
 (17 8)  (185 40)  (185 40)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (22 11)  (190 43)  (190 43)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (193 43)  (193 43)  routing T_4_2.sp4_r_v_b_38 <X> T_4_2.lc_trk_g2_6
 (17 12)  (185 44)  (185 44)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (186 44)  (186 44)  routing T_4_2.wire_logic_cluster/lc_1/out <X> T_4_2.lc_trk_g3_1
 (0 14)  (168 46)  (168 46)  routing T_4_2.glb_netwk_6 <X> T_4_2.wire_logic_cluster/lc_7/s_r
 (1 14)  (169 46)  (169 46)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (22 14)  (190 46)  (190 46)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (0 15)  (168 47)  (168 47)  routing T_4_2.glb_netwk_6 <X> T_4_2.wire_logic_cluster/lc_7/s_r


LogicTile_5_2

 (22 0)  (244 32)  (244 32)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (245 32)  (245 32)  routing T_5_2.sp4_h_r_3 <X> T_5_2.lc_trk_g0_3
 (24 0)  (246 32)  (246 32)  routing T_5_2.sp4_h_r_3 <X> T_5_2.lc_trk_g0_3
 (27 0)  (249 32)  (249 32)  routing T_5_2.lc_trk_g1_2 <X> T_5_2.wire_logic_cluster/lc_0/in_1
 (29 0)  (251 32)  (251 32)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (254 32)  (254 32)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (255 32)  (255 32)  routing T_5_2.lc_trk_g2_1 <X> T_5_2.wire_logic_cluster/lc_0/in_3
 (35 0)  (257 32)  (257 32)  routing T_5_2.lc_trk_g0_6 <X> T_5_2.input_2_0
 (36 0)  (258 32)  (258 32)  LC_0 Logic Functioning bit
 (37 0)  (259 32)  (259 32)  LC_0 Logic Functioning bit
 (38 0)  (260 32)  (260 32)  LC_0 Logic Functioning bit
 (42 0)  (264 32)  (264 32)  LC_0 Logic Functioning bit
 (43 0)  (265 32)  (265 32)  LC_0 Logic Functioning bit
 (48 0)  (270 32)  (270 32)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (21 1)  (243 33)  (243 33)  routing T_5_2.sp4_h_r_3 <X> T_5_2.lc_trk_g0_3
 (22 1)  (244 33)  (244 33)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (245 33)  (245 33)  routing T_5_2.sp4_h_r_2 <X> T_5_2.lc_trk_g0_2
 (24 1)  (246 33)  (246 33)  routing T_5_2.sp4_h_r_2 <X> T_5_2.lc_trk_g0_2
 (25 1)  (247 33)  (247 33)  routing T_5_2.sp4_h_r_2 <X> T_5_2.lc_trk_g0_2
 (26 1)  (248 33)  (248 33)  routing T_5_2.lc_trk_g2_2 <X> T_5_2.wire_logic_cluster/lc_0/in_0
 (28 1)  (250 33)  (250 33)  routing T_5_2.lc_trk_g2_2 <X> T_5_2.wire_logic_cluster/lc_0/in_0
 (29 1)  (251 33)  (251 33)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (252 33)  (252 33)  routing T_5_2.lc_trk_g1_2 <X> T_5_2.wire_logic_cluster/lc_0/in_1
 (32 1)  (254 33)  (254 33)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (257 33)  (257 33)  routing T_5_2.lc_trk_g0_6 <X> T_5_2.input_2_0
 (36 1)  (258 33)  (258 33)  LC_0 Logic Functioning bit
 (42 1)  (264 33)  (264 33)  LC_0 Logic Functioning bit
 (43 1)  (265 33)  (265 33)  LC_0 Logic Functioning bit
 (14 2)  (236 34)  (236 34)  routing T_5_2.sp12_h_l_3 <X> T_5_2.lc_trk_g0_4
 (16 2)  (238 34)  (238 34)  routing T_5_2.sp4_v_b_13 <X> T_5_2.lc_trk_g0_5
 (17 2)  (239 34)  (239 34)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (240 34)  (240 34)  routing T_5_2.sp4_v_b_13 <X> T_5_2.lc_trk_g0_5
 (25 2)  (247 34)  (247 34)  routing T_5_2.sp4_v_t_3 <X> T_5_2.lc_trk_g0_6
 (29 2)  (251 34)  (251 34)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (252 34)  (252 34)  routing T_5_2.lc_trk_g0_4 <X> T_5_2.wire_logic_cluster/lc_1/in_1
 (32 2)  (254 34)  (254 34)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (255 34)  (255 34)  routing T_5_2.lc_trk_g2_2 <X> T_5_2.wire_logic_cluster/lc_1/in_3
 (35 2)  (257 34)  (257 34)  routing T_5_2.lc_trk_g2_7 <X> T_5_2.input_2_1
 (36 2)  (258 34)  (258 34)  LC_1 Logic Functioning bit
 (37 2)  (259 34)  (259 34)  LC_1 Logic Functioning bit
 (38 2)  (260 34)  (260 34)  LC_1 Logic Functioning bit
 (42 2)  (264 34)  (264 34)  LC_1 Logic Functioning bit
 (43 2)  (265 34)  (265 34)  LC_1 Logic Functioning bit
 (14 3)  (236 35)  (236 35)  routing T_5_2.sp12_h_l_3 <X> T_5_2.lc_trk_g0_4
 (15 3)  (237 35)  (237 35)  routing T_5_2.sp12_h_l_3 <X> T_5_2.lc_trk_g0_4
 (17 3)  (239 35)  (239 35)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (18 3)  (240 35)  (240 35)  routing T_5_2.sp4_v_b_13 <X> T_5_2.lc_trk_g0_5
 (22 3)  (244 35)  (244 35)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (245 35)  (245 35)  routing T_5_2.sp4_v_t_3 <X> T_5_2.lc_trk_g0_6
 (25 3)  (247 35)  (247 35)  routing T_5_2.sp4_v_t_3 <X> T_5_2.lc_trk_g0_6
 (28 3)  (250 35)  (250 35)  routing T_5_2.lc_trk_g2_1 <X> T_5_2.wire_logic_cluster/lc_1/in_0
 (29 3)  (251 35)  (251 35)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (253 35)  (253 35)  routing T_5_2.lc_trk_g2_2 <X> T_5_2.wire_logic_cluster/lc_1/in_3
 (32 3)  (254 35)  (254 35)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (255 35)  (255 35)  routing T_5_2.lc_trk_g2_7 <X> T_5_2.input_2_1
 (35 3)  (257 35)  (257 35)  routing T_5_2.lc_trk_g2_7 <X> T_5_2.input_2_1
 (36 3)  (258 35)  (258 35)  LC_1 Logic Functioning bit
 (42 3)  (264 35)  (264 35)  LC_1 Logic Functioning bit
 (43 3)  (265 35)  (265 35)  LC_1 Logic Functioning bit
 (51 3)  (273 35)  (273 35)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (17 4)  (239 36)  (239 36)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (21 4)  (243 36)  (243 36)  routing T_5_2.sp4_h_r_11 <X> T_5_2.lc_trk_g1_3
 (22 4)  (244 36)  (244 36)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (245 36)  (245 36)  routing T_5_2.sp4_h_r_11 <X> T_5_2.lc_trk_g1_3
 (24 4)  (246 36)  (246 36)  routing T_5_2.sp4_h_r_11 <X> T_5_2.lc_trk_g1_3
 (26 4)  (248 36)  (248 36)  routing T_5_2.lc_trk_g3_5 <X> T_5_2.wire_logic_cluster/lc_2/in_0
 (28 4)  (250 36)  (250 36)  routing T_5_2.lc_trk_g2_1 <X> T_5_2.wire_logic_cluster/lc_2/in_1
 (29 4)  (251 36)  (251 36)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (254 36)  (254 36)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (255 36)  (255 36)  routing T_5_2.lc_trk_g3_0 <X> T_5_2.wire_logic_cluster/lc_2/in_3
 (34 4)  (256 36)  (256 36)  routing T_5_2.lc_trk_g3_0 <X> T_5_2.wire_logic_cluster/lc_2/in_3
 (36 4)  (258 36)  (258 36)  LC_2 Logic Functioning bit
 (38 4)  (260 36)  (260 36)  LC_2 Logic Functioning bit
 (41 4)  (263 36)  (263 36)  LC_2 Logic Functioning bit
 (18 5)  (240 37)  (240 37)  routing T_5_2.sp4_r_v_b_25 <X> T_5_2.lc_trk_g1_1
 (22 5)  (244 37)  (244 37)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (245 37)  (245 37)  routing T_5_2.sp12_h_r_10 <X> T_5_2.lc_trk_g1_2
 (27 5)  (249 37)  (249 37)  routing T_5_2.lc_trk_g3_5 <X> T_5_2.wire_logic_cluster/lc_2/in_0
 (28 5)  (250 37)  (250 37)  routing T_5_2.lc_trk_g3_5 <X> T_5_2.wire_logic_cluster/lc_2/in_0
 (29 5)  (251 37)  (251 37)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (32 5)  (254 37)  (254 37)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (255 37)  (255 37)  routing T_5_2.lc_trk_g2_2 <X> T_5_2.input_2_2
 (35 5)  (257 37)  (257 37)  routing T_5_2.lc_trk_g2_2 <X> T_5_2.input_2_2
 (36 5)  (258 37)  (258 37)  LC_2 Logic Functioning bit
 (37 5)  (259 37)  (259 37)  LC_2 Logic Functioning bit
 (39 5)  (261 37)  (261 37)  LC_2 Logic Functioning bit
 (40 5)  (262 37)  (262 37)  LC_2 Logic Functioning bit
 (42 5)  (264 37)  (264 37)  LC_2 Logic Functioning bit
 (51 5)  (273 37)  (273 37)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (29 6)  (251 38)  (251 38)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (254 38)  (254 38)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (255 38)  (255 38)  routing T_5_2.lc_trk_g2_2 <X> T_5_2.wire_logic_cluster/lc_3/in_3
 (35 6)  (257 38)  (257 38)  routing T_5_2.lc_trk_g0_5 <X> T_5_2.input_2_3
 (36 6)  (258 38)  (258 38)  LC_3 Logic Functioning bit
 (37 6)  (259 38)  (259 38)  LC_3 Logic Functioning bit
 (38 6)  (260 38)  (260 38)  LC_3 Logic Functioning bit
 (42 6)  (264 38)  (264 38)  LC_3 Logic Functioning bit
 (43 6)  (265 38)  (265 38)  LC_3 Logic Functioning bit
 (52 6)  (274 38)  (274 38)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (28 7)  (250 39)  (250 39)  routing T_5_2.lc_trk_g2_1 <X> T_5_2.wire_logic_cluster/lc_3/in_0
 (29 7)  (251 39)  (251 39)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (252 39)  (252 39)  routing T_5_2.lc_trk_g0_2 <X> T_5_2.wire_logic_cluster/lc_3/in_1
 (31 7)  (253 39)  (253 39)  routing T_5_2.lc_trk_g2_2 <X> T_5_2.wire_logic_cluster/lc_3/in_3
 (32 7)  (254 39)  (254 39)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (36 7)  (258 39)  (258 39)  LC_3 Logic Functioning bit
 (42 7)  (264 39)  (264 39)  LC_3 Logic Functioning bit
 (43 7)  (265 39)  (265 39)  LC_3 Logic Functioning bit
 (15 8)  (237 40)  (237 40)  routing T_5_2.tnr_op_1 <X> T_5_2.lc_trk_g2_1
 (17 8)  (239 40)  (239 40)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (29 8)  (251 40)  (251 40)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (254 40)  (254 40)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (255 40)  (255 40)  routing T_5_2.lc_trk_g2_1 <X> T_5_2.wire_logic_cluster/lc_4/in_3
 (36 8)  (258 40)  (258 40)  LC_4 Logic Functioning bit
 (37 8)  (259 40)  (259 40)  LC_4 Logic Functioning bit
 (38 8)  (260 40)  (260 40)  LC_4 Logic Functioning bit
 (42 8)  (264 40)  (264 40)  LC_4 Logic Functioning bit
 (43 8)  (265 40)  (265 40)  LC_4 Logic Functioning bit
 (51 8)  (273 40)  (273 40)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (244 41)  (244 41)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (246 41)  (246 41)  routing T_5_2.tnr_op_2 <X> T_5_2.lc_trk_g2_2
 (26 9)  (248 41)  (248 41)  routing T_5_2.lc_trk_g2_2 <X> T_5_2.wire_logic_cluster/lc_4/in_0
 (28 9)  (250 41)  (250 41)  routing T_5_2.lc_trk_g2_2 <X> T_5_2.wire_logic_cluster/lc_4/in_0
 (29 9)  (251 41)  (251 41)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (252 41)  (252 41)  routing T_5_2.lc_trk_g0_3 <X> T_5_2.wire_logic_cluster/lc_4/in_1
 (32 9)  (254 41)  (254 41)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (256 41)  (256 41)  routing T_5_2.lc_trk_g1_1 <X> T_5_2.input_2_4
 (36 9)  (258 41)  (258 41)  LC_4 Logic Functioning bit
 (42 9)  (264 41)  (264 41)  LC_4 Logic Functioning bit
 (43 9)  (265 41)  (265 41)  LC_4 Logic Functioning bit
 (22 10)  (244 42)  (244 42)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (245 42)  (245 42)  routing T_5_2.sp4_h_r_31 <X> T_5_2.lc_trk_g2_7
 (24 10)  (246 42)  (246 42)  routing T_5_2.sp4_h_r_31 <X> T_5_2.lc_trk_g2_7
 (27 10)  (249 42)  (249 42)  routing T_5_2.lc_trk_g1_3 <X> T_5_2.wire_logic_cluster/lc_5/in_1
 (29 10)  (251 42)  (251 42)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (254 42)  (254 42)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (255 42)  (255 42)  routing T_5_2.lc_trk_g2_2 <X> T_5_2.wire_logic_cluster/lc_5/in_3
 (36 10)  (258 42)  (258 42)  LC_5 Logic Functioning bit
 (37 10)  (259 42)  (259 42)  LC_5 Logic Functioning bit
 (38 10)  (260 42)  (260 42)  LC_5 Logic Functioning bit
 (42 10)  (264 42)  (264 42)  LC_5 Logic Functioning bit
 (43 10)  (265 42)  (265 42)  LC_5 Logic Functioning bit
 (51 10)  (273 42)  (273 42)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (21 11)  (243 43)  (243 43)  routing T_5_2.sp4_h_r_31 <X> T_5_2.lc_trk_g2_7
 (28 11)  (250 43)  (250 43)  routing T_5_2.lc_trk_g2_1 <X> T_5_2.wire_logic_cluster/lc_5/in_0
 (29 11)  (251 43)  (251 43)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (252 43)  (252 43)  routing T_5_2.lc_trk_g1_3 <X> T_5_2.wire_logic_cluster/lc_5/in_1
 (31 11)  (253 43)  (253 43)  routing T_5_2.lc_trk_g2_2 <X> T_5_2.wire_logic_cluster/lc_5/in_3
 (32 11)  (254 43)  (254 43)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (255 43)  (255 43)  routing T_5_2.lc_trk_g3_2 <X> T_5_2.input_2_5
 (34 11)  (256 43)  (256 43)  routing T_5_2.lc_trk_g3_2 <X> T_5_2.input_2_5
 (35 11)  (257 43)  (257 43)  routing T_5_2.lc_trk_g3_2 <X> T_5_2.input_2_5
 (36 11)  (258 43)  (258 43)  LC_5 Logic Functioning bit
 (42 11)  (264 43)  (264 43)  LC_5 Logic Functioning bit
 (43 11)  (265 43)  (265 43)  LC_5 Logic Functioning bit
 (14 12)  (236 44)  (236 44)  routing T_5_2.rgt_op_0 <X> T_5_2.lc_trk_g3_0
 (15 13)  (237 45)  (237 45)  routing T_5_2.rgt_op_0 <X> T_5_2.lc_trk_g3_0
 (17 13)  (239 45)  (239 45)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (244 45)  (244 45)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (245 45)  (245 45)  routing T_5_2.sp12_v_t_9 <X> T_5_2.lc_trk_g3_2
 (17 14)  (239 46)  (239 46)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5


LogicTile_6_2

 (26 0)  (302 32)  (302 32)  routing T_6_2.lc_trk_g2_6 <X> T_6_2.wire_logic_cluster/lc_0/in_0
 (27 0)  (303 32)  (303 32)  routing T_6_2.lc_trk_g3_6 <X> T_6_2.wire_logic_cluster/lc_0/in_1
 (28 0)  (304 32)  (304 32)  routing T_6_2.lc_trk_g3_6 <X> T_6_2.wire_logic_cluster/lc_0/in_1
 (29 0)  (305 32)  (305 32)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (306 32)  (306 32)  routing T_6_2.lc_trk_g3_6 <X> T_6_2.wire_logic_cluster/lc_0/in_1
 (32 0)  (308 32)  (308 32)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (309 32)  (309 32)  routing T_6_2.lc_trk_g2_1 <X> T_6_2.wire_logic_cluster/lc_0/in_3
 (38 0)  (314 32)  (314 32)  LC_0 Logic Functioning bit
 (40 0)  (316 32)  (316 32)  LC_0 Logic Functioning bit
 (45 0)  (321 32)  (321 32)  LC_0 Logic Functioning bit
 (46 0)  (322 32)  (322 32)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (26 1)  (302 33)  (302 33)  routing T_6_2.lc_trk_g2_6 <X> T_6_2.wire_logic_cluster/lc_0/in_0
 (28 1)  (304 33)  (304 33)  routing T_6_2.lc_trk_g2_6 <X> T_6_2.wire_logic_cluster/lc_0/in_0
 (29 1)  (305 33)  (305 33)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (306 33)  (306 33)  routing T_6_2.lc_trk_g3_6 <X> T_6_2.wire_logic_cluster/lc_0/in_1
 (32 1)  (308 33)  (308 33)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (310 33)  (310 33)  routing T_6_2.lc_trk_g1_3 <X> T_6_2.input_2_0
 (35 1)  (311 33)  (311 33)  routing T_6_2.lc_trk_g1_3 <X> T_6_2.input_2_0
 (38 1)  (314 33)  (314 33)  LC_0 Logic Functioning bit
 (39 1)  (315 33)  (315 33)  LC_0 Logic Functioning bit
 (1 2)  (277 34)  (277 34)  routing T_6_2.glb_netwk_4 <X> T_6_2.wire_logic_cluster/lc_7/clk
 (2 2)  (278 34)  (278 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (15 2)  (291 34)  (291 34)  routing T_6_2.sp4_v_b_21 <X> T_6_2.lc_trk_g0_5
 (16 2)  (292 34)  (292 34)  routing T_6_2.sp4_v_b_21 <X> T_6_2.lc_trk_g0_5
 (17 2)  (293 34)  (293 34)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (28 2)  (304 34)  (304 34)  routing T_6_2.lc_trk_g2_6 <X> T_6_2.wire_logic_cluster/lc_1/in_1
 (29 2)  (305 34)  (305 34)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (306 34)  (306 34)  routing T_6_2.lc_trk_g2_6 <X> T_6_2.wire_logic_cluster/lc_1/in_1
 (32 2)  (308 34)  (308 34)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (309 34)  (309 34)  routing T_6_2.lc_trk_g2_2 <X> T_6_2.wire_logic_cluster/lc_1/in_3
 (36 2)  (312 34)  (312 34)  LC_1 Logic Functioning bit
 (37 2)  (313 34)  (313 34)  LC_1 Logic Functioning bit
 (38 2)  (314 34)  (314 34)  LC_1 Logic Functioning bit
 (39 2)  (315 34)  (315 34)  LC_1 Logic Functioning bit
 (40 2)  (316 34)  (316 34)  LC_1 Logic Functioning bit
 (42 2)  (318 34)  (318 34)  LC_1 Logic Functioning bit
 (14 3)  (290 35)  (290 35)  routing T_6_2.top_op_4 <X> T_6_2.lc_trk_g0_4
 (15 3)  (291 35)  (291 35)  routing T_6_2.top_op_4 <X> T_6_2.lc_trk_g0_4
 (17 3)  (293 35)  (293 35)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (27 3)  (303 35)  (303 35)  routing T_6_2.lc_trk_g1_0 <X> T_6_2.wire_logic_cluster/lc_1/in_0
 (29 3)  (305 35)  (305 35)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (306 35)  (306 35)  routing T_6_2.lc_trk_g2_6 <X> T_6_2.wire_logic_cluster/lc_1/in_1
 (31 3)  (307 35)  (307 35)  routing T_6_2.lc_trk_g2_2 <X> T_6_2.wire_logic_cluster/lc_1/in_3
 (36 3)  (312 35)  (312 35)  LC_1 Logic Functioning bit
 (38 3)  (314 35)  (314 35)  LC_1 Logic Functioning bit
 (14 4)  (290 36)  (290 36)  routing T_6_2.wire_logic_cluster/lc_0/out <X> T_6_2.lc_trk_g1_0
 (21 4)  (297 36)  (297 36)  routing T_6_2.sp4_h_r_19 <X> T_6_2.lc_trk_g1_3
 (22 4)  (298 36)  (298 36)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (299 36)  (299 36)  routing T_6_2.sp4_h_r_19 <X> T_6_2.lc_trk_g1_3
 (24 4)  (300 36)  (300 36)  routing T_6_2.sp4_h_r_19 <X> T_6_2.lc_trk_g1_3
 (29 4)  (305 36)  (305 36)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (306 36)  (306 36)  routing T_6_2.lc_trk_g0_5 <X> T_6_2.wire_logic_cluster/lc_2/in_1
 (32 4)  (308 36)  (308 36)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (310 36)  (310 36)  routing T_6_2.lc_trk_g1_0 <X> T_6_2.wire_logic_cluster/lc_2/in_3
 (37 4)  (313 36)  (313 36)  LC_2 Logic Functioning bit
 (39 4)  (315 36)  (315 36)  LC_2 Logic Functioning bit
 (41 4)  (317 36)  (317 36)  LC_2 Logic Functioning bit
 (43 4)  (319 36)  (319 36)  LC_2 Logic Functioning bit
 (17 5)  (293 37)  (293 37)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (297 37)  (297 37)  routing T_6_2.sp4_h_r_19 <X> T_6_2.lc_trk_g1_3
 (37 5)  (313 37)  (313 37)  LC_2 Logic Functioning bit
 (39 5)  (315 37)  (315 37)  LC_2 Logic Functioning bit
 (41 5)  (317 37)  (317 37)  LC_2 Logic Functioning bit
 (43 5)  (319 37)  (319 37)  LC_2 Logic Functioning bit
 (26 6)  (302 38)  (302 38)  routing T_6_2.lc_trk_g1_4 <X> T_6_2.wire_logic_cluster/lc_3/in_0
 (27 6)  (303 38)  (303 38)  routing T_6_2.lc_trk_g3_1 <X> T_6_2.wire_logic_cluster/lc_3/in_1
 (28 6)  (304 38)  (304 38)  routing T_6_2.lc_trk_g3_1 <X> T_6_2.wire_logic_cluster/lc_3/in_1
 (29 6)  (305 38)  (305 38)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (307 38)  (307 38)  routing T_6_2.lc_trk_g0_4 <X> T_6_2.wire_logic_cluster/lc_3/in_3
 (32 6)  (308 38)  (308 38)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (38 6)  (314 38)  (314 38)  LC_3 Logic Functioning bit
 (39 6)  (315 38)  (315 38)  LC_3 Logic Functioning bit
 (50 6)  (326 38)  (326 38)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (328 38)  (328 38)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (17 7)  (293 39)  (293 39)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (27 7)  (303 39)  (303 39)  routing T_6_2.lc_trk_g1_4 <X> T_6_2.wire_logic_cluster/lc_3/in_0
 (29 7)  (305 39)  (305 39)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (17 8)  (293 40)  (293 40)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (294 40)  (294 40)  routing T_6_2.wire_logic_cluster/lc_1/out <X> T_6_2.lc_trk_g2_1
 (26 8)  (302 40)  (302 40)  routing T_6_2.lc_trk_g3_5 <X> T_6_2.wire_logic_cluster/lc_4/in_0
 (28 8)  (304 40)  (304 40)  routing T_6_2.lc_trk_g2_5 <X> T_6_2.wire_logic_cluster/lc_4/in_1
 (29 8)  (305 40)  (305 40)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (306 40)  (306 40)  routing T_6_2.lc_trk_g2_5 <X> T_6_2.wire_logic_cluster/lc_4/in_1
 (32 8)  (308 40)  (308 40)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (310 40)  (310 40)  routing T_6_2.lc_trk_g1_0 <X> T_6_2.wire_logic_cluster/lc_4/in_3
 (35 8)  (311 40)  (311 40)  routing T_6_2.lc_trk_g2_6 <X> T_6_2.input_2_4
 (36 8)  (312 40)  (312 40)  LC_4 Logic Functioning bit
 (39 8)  (315 40)  (315 40)  LC_4 Logic Functioning bit
 (41 8)  (317 40)  (317 40)  LC_4 Logic Functioning bit
 (43 8)  (319 40)  (319 40)  LC_4 Logic Functioning bit
 (46 8)  (322 40)  (322 40)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (22 9)  (298 41)  (298 41)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (299 41)  (299 41)  routing T_6_2.sp12_v_t_9 <X> T_6_2.lc_trk_g2_2
 (27 9)  (303 41)  (303 41)  routing T_6_2.lc_trk_g3_5 <X> T_6_2.wire_logic_cluster/lc_4/in_0
 (28 9)  (304 41)  (304 41)  routing T_6_2.lc_trk_g3_5 <X> T_6_2.wire_logic_cluster/lc_4/in_0
 (29 9)  (305 41)  (305 41)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (308 41)  (308 41)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (309 41)  (309 41)  routing T_6_2.lc_trk_g2_6 <X> T_6_2.input_2_4
 (35 9)  (311 41)  (311 41)  routing T_6_2.lc_trk_g2_6 <X> T_6_2.input_2_4
 (37 9)  (313 41)  (313 41)  LC_4 Logic Functioning bit
 (39 9)  (315 41)  (315 41)  LC_4 Logic Functioning bit
 (41 9)  (317 41)  (317 41)  LC_4 Logic Functioning bit
 (42 9)  (318 41)  (318 41)  LC_4 Logic Functioning bit
 (15 10)  (291 42)  (291 42)  routing T_6_2.rgt_op_5 <X> T_6_2.lc_trk_g2_5
 (17 10)  (293 42)  (293 42)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (294 42)  (294 42)  routing T_6_2.rgt_op_5 <X> T_6_2.lc_trk_g2_5
 (25 10)  (301 42)  (301 42)  routing T_6_2.sp4_v_b_38 <X> T_6_2.lc_trk_g2_6
 (22 11)  (298 43)  (298 43)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (299 43)  (299 43)  routing T_6_2.sp4_v_b_38 <X> T_6_2.lc_trk_g2_6
 (25 11)  (301 43)  (301 43)  routing T_6_2.sp4_v_b_38 <X> T_6_2.lc_trk_g2_6
 (17 12)  (293 44)  (293 44)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (294 45)  (294 45)  routing T_6_2.sp4_r_v_b_41 <X> T_6_2.lc_trk_g3_1
 (13 14)  (289 46)  (289 46)  routing T_6_2.sp4_h_r_11 <X> T_6_2.sp4_v_t_46
 (17 14)  (293 46)  (293 46)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (12 15)  (288 47)  (288 47)  routing T_6_2.sp4_h_r_11 <X> T_6_2.sp4_v_t_46
 (18 15)  (294 47)  (294 47)  routing T_6_2.sp4_r_v_b_45 <X> T_6_2.lc_trk_g3_5
 (22 15)  (298 47)  (298 47)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_7_2

 (22 0)  (356 32)  (356 32)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (357 32)  (357 32)  routing T_7_2.sp4_h_r_3 <X> T_7_2.lc_trk_g0_3
 (24 0)  (358 32)  (358 32)  routing T_7_2.sp4_h_r_3 <X> T_7_2.lc_trk_g0_3
 (21 1)  (355 33)  (355 33)  routing T_7_2.sp4_h_r_3 <X> T_7_2.lc_trk_g0_3
 (1 2)  (335 34)  (335 34)  routing T_7_2.glb_netwk_4 <X> T_7_2.wire_logic_cluster/lc_7/clk
 (2 2)  (336 34)  (336 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (26 2)  (360 34)  (360 34)  routing T_7_2.lc_trk_g1_4 <X> T_7_2.wire_logic_cluster/lc_1/in_0
 (31 2)  (365 34)  (365 34)  routing T_7_2.lc_trk_g1_5 <X> T_7_2.wire_logic_cluster/lc_1/in_3
 (32 2)  (366 34)  (366 34)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (368 34)  (368 34)  routing T_7_2.lc_trk_g1_5 <X> T_7_2.wire_logic_cluster/lc_1/in_3
 (36 2)  (370 34)  (370 34)  LC_1 Logic Functioning bit
 (38 2)  (372 34)  (372 34)  LC_1 Logic Functioning bit
 (14 3)  (348 35)  (348 35)  routing T_7_2.top_op_4 <X> T_7_2.lc_trk_g0_4
 (15 3)  (349 35)  (349 35)  routing T_7_2.top_op_4 <X> T_7_2.lc_trk_g0_4
 (17 3)  (351 35)  (351 35)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (27 3)  (361 35)  (361 35)  routing T_7_2.lc_trk_g1_4 <X> T_7_2.wire_logic_cluster/lc_1/in_0
 (29 3)  (363 35)  (363 35)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (37 3)  (371 35)  (371 35)  LC_1 Logic Functioning bit
 (39 3)  (373 35)  (373 35)  LC_1 Logic Functioning bit
 (5 4)  (339 36)  (339 36)  routing T_7_2.sp4_v_t_38 <X> T_7_2.sp4_h_r_3
 (9 5)  (343 37)  (343 37)  routing T_7_2.sp4_v_t_41 <X> T_7_2.sp4_v_b_4
 (8 6)  (342 38)  (342 38)  routing T_7_2.sp4_v_t_47 <X> T_7_2.sp4_h_l_41
 (9 6)  (343 38)  (343 38)  routing T_7_2.sp4_v_t_47 <X> T_7_2.sp4_h_l_41
 (10 6)  (344 38)  (344 38)  routing T_7_2.sp4_v_t_47 <X> T_7_2.sp4_h_l_41
 (14 6)  (348 38)  (348 38)  routing T_7_2.sp4_v_b_4 <X> T_7_2.lc_trk_g1_4
 (15 6)  (349 38)  (349 38)  routing T_7_2.sp4_v_b_21 <X> T_7_2.lc_trk_g1_5
 (16 6)  (350 38)  (350 38)  routing T_7_2.sp4_v_b_21 <X> T_7_2.lc_trk_g1_5
 (17 6)  (351 38)  (351 38)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (26 6)  (360 38)  (360 38)  routing T_7_2.lc_trk_g2_5 <X> T_7_2.wire_logic_cluster/lc_3/in_0
 (28 6)  (362 38)  (362 38)  routing T_7_2.lc_trk_g2_0 <X> T_7_2.wire_logic_cluster/lc_3/in_1
 (29 6)  (363 38)  (363 38)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (365 38)  (365 38)  routing T_7_2.lc_trk_g0_4 <X> T_7_2.wire_logic_cluster/lc_3/in_3
 (32 6)  (366 38)  (366 38)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (370 38)  (370 38)  LC_3 Logic Functioning bit
 (40 6)  (374 38)  (374 38)  LC_3 Logic Functioning bit
 (46 6)  (380 38)  (380 38)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (16 7)  (350 39)  (350 39)  routing T_7_2.sp4_v_b_4 <X> T_7_2.lc_trk_g1_4
 (17 7)  (351 39)  (351 39)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (28 7)  (362 39)  (362 39)  routing T_7_2.lc_trk_g2_5 <X> T_7_2.wire_logic_cluster/lc_3/in_0
 (29 7)  (363 39)  (363 39)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (32 7)  (366 39)  (366 39)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (367 39)  (367 39)  routing T_7_2.lc_trk_g2_3 <X> T_7_2.input_2_3
 (35 7)  (369 39)  (369 39)  routing T_7_2.lc_trk_g2_3 <X> T_7_2.input_2_3
 (39 7)  (373 39)  (373 39)  LC_3 Logic Functioning bit
 (43 7)  (377 39)  (377 39)  LC_3 Logic Functioning bit
 (14 8)  (348 40)  (348 40)  routing T_7_2.sp4_v_b_24 <X> T_7_2.lc_trk_g2_0
 (21 8)  (355 40)  (355 40)  routing T_7_2.rgt_op_3 <X> T_7_2.lc_trk_g2_3
 (22 8)  (356 40)  (356 40)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (358 40)  (358 40)  routing T_7_2.rgt_op_3 <X> T_7_2.lc_trk_g2_3
 (32 8)  (366 40)  (366 40)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (40 8)  (374 40)  (374 40)  LC_4 Logic Functioning bit
 (42 8)  (376 40)  (376 40)  LC_4 Logic Functioning bit
 (16 9)  (350 41)  (350 41)  routing T_7_2.sp4_v_b_24 <X> T_7_2.lc_trk_g2_0
 (17 9)  (351 41)  (351 41)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (22 9)  (356 41)  (356 41)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (358 41)  (358 41)  routing T_7_2.tnr_op_2 <X> T_7_2.lc_trk_g2_2
 (26 9)  (360 41)  (360 41)  routing T_7_2.lc_trk_g3_3 <X> T_7_2.wire_logic_cluster/lc_4/in_0
 (27 9)  (361 41)  (361 41)  routing T_7_2.lc_trk_g3_3 <X> T_7_2.wire_logic_cluster/lc_4/in_0
 (28 9)  (362 41)  (362 41)  routing T_7_2.lc_trk_g3_3 <X> T_7_2.wire_logic_cluster/lc_4/in_0
 (29 9)  (363 41)  (363 41)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (365 41)  (365 41)  routing T_7_2.lc_trk_g0_3 <X> T_7_2.wire_logic_cluster/lc_4/in_3
 (41 9)  (375 41)  (375 41)  LC_4 Logic Functioning bit
 (43 9)  (377 41)  (377 41)  LC_4 Logic Functioning bit
 (8 10)  (342 42)  (342 42)  routing T_7_2.sp4_v_t_36 <X> T_7_2.sp4_h_l_42
 (9 10)  (343 42)  (343 42)  routing T_7_2.sp4_v_t_36 <X> T_7_2.sp4_h_l_42
 (10 10)  (344 42)  (344 42)  routing T_7_2.sp4_v_t_36 <X> T_7_2.sp4_h_l_42
 (17 10)  (351 42)  (351 42)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (352 42)  (352 42)  routing T_7_2.wire_logic_cluster/lc_5/out <X> T_7_2.lc_trk_g2_5
 (26 10)  (360 42)  (360 42)  routing T_7_2.lc_trk_g2_5 <X> T_7_2.wire_logic_cluster/lc_5/in_0
 (28 10)  (362 42)  (362 42)  routing T_7_2.lc_trk_g2_2 <X> T_7_2.wire_logic_cluster/lc_5/in_1
 (29 10)  (363 42)  (363 42)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (365 42)  (365 42)  routing T_7_2.lc_trk_g3_5 <X> T_7_2.wire_logic_cluster/lc_5/in_3
 (32 10)  (366 42)  (366 42)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (367 42)  (367 42)  routing T_7_2.lc_trk_g3_5 <X> T_7_2.wire_logic_cluster/lc_5/in_3
 (34 10)  (368 42)  (368 42)  routing T_7_2.lc_trk_g3_5 <X> T_7_2.wire_logic_cluster/lc_5/in_3
 (39 10)  (373 42)  (373 42)  LC_5 Logic Functioning bit
 (45 10)  (379 42)  (379 42)  LC_5 Logic Functioning bit
 (46 10)  (380 42)  (380 42)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (384 42)  (384 42)  Cascade bit: LH_LC05_inmux02_5

 (28 11)  (362 43)  (362 43)  routing T_7_2.lc_trk_g2_5 <X> T_7_2.wire_logic_cluster/lc_5/in_0
 (29 11)  (363 43)  (363 43)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (364 43)  (364 43)  routing T_7_2.lc_trk_g2_2 <X> T_7_2.wire_logic_cluster/lc_5/in_1
 (37 11)  (371 43)  (371 43)  LC_5 Logic Functioning bit
 (39 11)  (373 43)  (373 43)  LC_5 Logic Functioning bit
 (42 11)  (376 43)  (376 43)  LC_5 Logic Functioning bit
 (22 12)  (356 44)  (356 44)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (358 44)  (358 44)  routing T_7_2.tnr_op_3 <X> T_7_2.lc_trk_g3_3
 (15 14)  (349 46)  (349 46)  routing T_7_2.sp4_h_l_24 <X> T_7_2.lc_trk_g3_5
 (16 14)  (350 46)  (350 46)  routing T_7_2.sp4_h_l_24 <X> T_7_2.lc_trk_g3_5
 (17 14)  (351 46)  (351 46)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (352 46)  (352 46)  routing T_7_2.sp4_h_l_24 <X> T_7_2.lc_trk_g3_5


LogicTile_8_2

 (29 0)  (417 32)  (417 32)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (418 32)  (418 32)  routing T_8_2.lc_trk_g0_5 <X> T_8_2.wire_logic_cluster/lc_0/in_1
 (31 0)  (419 32)  (419 32)  routing T_8_2.lc_trk_g2_7 <X> T_8_2.wire_logic_cluster/lc_0/in_3
 (32 0)  (420 32)  (420 32)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (421 32)  (421 32)  routing T_8_2.lc_trk_g2_7 <X> T_8_2.wire_logic_cluster/lc_0/in_3
 (22 1)  (410 33)  (410 33)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (412 33)  (412 33)  routing T_8_2.top_op_2 <X> T_8_2.lc_trk_g0_2
 (25 1)  (413 33)  (413 33)  routing T_8_2.top_op_2 <X> T_8_2.lc_trk_g0_2
 (28 1)  (416 33)  (416 33)  routing T_8_2.lc_trk_g2_0 <X> T_8_2.wire_logic_cluster/lc_0/in_0
 (29 1)  (417 33)  (417 33)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (419 33)  (419 33)  routing T_8_2.lc_trk_g2_7 <X> T_8_2.wire_logic_cluster/lc_0/in_3
 (32 1)  (420 33)  (420 33)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (422 33)  (422 33)  routing T_8_2.lc_trk_g1_3 <X> T_8_2.input_2_0
 (35 1)  (423 33)  (423 33)  routing T_8_2.lc_trk_g1_3 <X> T_8_2.input_2_0
 (39 1)  (427 33)  (427 33)  LC_0 Logic Functioning bit
 (1 2)  (389 34)  (389 34)  routing T_8_2.glb_netwk_4 <X> T_8_2.wire_logic_cluster/lc_7/clk
 (2 2)  (390 34)  (390 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (14 2)  (402 34)  (402 34)  routing T_8_2.lft_op_4 <X> T_8_2.lc_trk_g0_4
 (15 2)  (403 34)  (403 34)  routing T_8_2.lft_op_5 <X> T_8_2.lc_trk_g0_5
 (17 2)  (405 34)  (405 34)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (406 34)  (406 34)  routing T_8_2.lft_op_5 <X> T_8_2.lc_trk_g0_5
 (25 2)  (413 34)  (413 34)  routing T_8_2.sp4_h_r_14 <X> T_8_2.lc_trk_g0_6
 (27 2)  (415 34)  (415 34)  routing T_8_2.lc_trk_g1_5 <X> T_8_2.wire_logic_cluster/lc_1/in_1
 (29 2)  (417 34)  (417 34)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (418 34)  (418 34)  routing T_8_2.lc_trk_g1_5 <X> T_8_2.wire_logic_cluster/lc_1/in_1
 (32 2)  (420 34)  (420 34)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (421 34)  (421 34)  routing T_8_2.lc_trk_g2_0 <X> T_8_2.wire_logic_cluster/lc_1/in_3
 (36 2)  (424 34)  (424 34)  LC_1 Logic Functioning bit
 (38 2)  (426 34)  (426 34)  LC_1 Logic Functioning bit
 (15 3)  (403 35)  (403 35)  routing T_8_2.lft_op_4 <X> T_8_2.lc_trk_g0_4
 (17 3)  (405 35)  (405 35)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (410 35)  (410 35)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (411 35)  (411 35)  routing T_8_2.sp4_h_r_14 <X> T_8_2.lc_trk_g0_6
 (24 3)  (412 35)  (412 35)  routing T_8_2.sp4_h_r_14 <X> T_8_2.lc_trk_g0_6
 (36 3)  (424 35)  (424 35)  LC_1 Logic Functioning bit
 (38 3)  (426 35)  (426 35)  LC_1 Logic Functioning bit
 (21 4)  (409 36)  (409 36)  routing T_8_2.wire_logic_cluster/lc_3/out <X> T_8_2.lc_trk_g1_3
 (22 4)  (410 36)  (410 36)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (415 36)  (415 36)  routing T_8_2.lc_trk_g1_6 <X> T_8_2.wire_logic_cluster/lc_2/in_1
 (29 4)  (417 36)  (417 36)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (418 36)  (418 36)  routing T_8_2.lc_trk_g1_6 <X> T_8_2.wire_logic_cluster/lc_2/in_1
 (32 4)  (420 36)  (420 36)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (421 36)  (421 36)  routing T_8_2.lc_trk_g3_2 <X> T_8_2.wire_logic_cluster/lc_2/in_3
 (34 4)  (422 36)  (422 36)  routing T_8_2.lc_trk_g3_2 <X> T_8_2.wire_logic_cluster/lc_2/in_3
 (36 4)  (424 36)  (424 36)  LC_2 Logic Functioning bit
 (37 4)  (425 36)  (425 36)  LC_2 Logic Functioning bit
 (38 4)  (426 36)  (426 36)  LC_2 Logic Functioning bit
 (42 4)  (430 36)  (430 36)  LC_2 Logic Functioning bit
 (50 4)  (438 36)  (438 36)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (410 37)  (410 37)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (411 37)  (411 37)  routing T_8_2.sp4_v_b_18 <X> T_8_2.lc_trk_g1_2
 (24 5)  (412 37)  (412 37)  routing T_8_2.sp4_v_b_18 <X> T_8_2.lc_trk_g1_2
 (26 5)  (414 37)  (414 37)  routing T_8_2.lc_trk_g1_3 <X> T_8_2.wire_logic_cluster/lc_2/in_0
 (27 5)  (415 37)  (415 37)  routing T_8_2.lc_trk_g1_3 <X> T_8_2.wire_logic_cluster/lc_2/in_0
 (29 5)  (417 37)  (417 37)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (418 37)  (418 37)  routing T_8_2.lc_trk_g1_6 <X> T_8_2.wire_logic_cluster/lc_2/in_1
 (31 5)  (419 37)  (419 37)  routing T_8_2.lc_trk_g3_2 <X> T_8_2.wire_logic_cluster/lc_2/in_3
 (36 5)  (424 37)  (424 37)  LC_2 Logic Functioning bit
 (38 5)  (426 37)  (426 37)  LC_2 Logic Functioning bit
 (39 5)  (427 37)  (427 37)  LC_2 Logic Functioning bit
 (40 5)  (428 37)  (428 37)  LC_2 Logic Functioning bit
 (15 6)  (403 38)  (403 38)  routing T_8_2.lft_op_5 <X> T_8_2.lc_trk_g1_5
 (17 6)  (405 38)  (405 38)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (406 38)  (406 38)  routing T_8_2.lft_op_5 <X> T_8_2.lc_trk_g1_5
 (25 6)  (413 38)  (413 38)  routing T_8_2.sp4_h_r_14 <X> T_8_2.lc_trk_g1_6
 (29 6)  (417 38)  (417 38)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (418 38)  (418 38)  routing T_8_2.lc_trk_g0_4 <X> T_8_2.wire_logic_cluster/lc_3/in_1
 (32 6)  (420 38)  (420 38)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (422 38)  (422 38)  routing T_8_2.lc_trk_g1_3 <X> T_8_2.wire_logic_cluster/lc_3/in_3
 (37 6)  (425 38)  (425 38)  LC_3 Logic Functioning bit
 (42 6)  (430 38)  (430 38)  LC_3 Logic Functioning bit
 (45 6)  (433 38)  (433 38)  LC_3 Logic Functioning bit
 (50 6)  (438 38)  (438 38)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (410 39)  (410 39)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (411 39)  (411 39)  routing T_8_2.sp4_h_r_14 <X> T_8_2.lc_trk_g1_6
 (24 7)  (412 39)  (412 39)  routing T_8_2.sp4_h_r_14 <X> T_8_2.lc_trk_g1_6
 (26 7)  (414 39)  (414 39)  routing T_8_2.lc_trk_g2_3 <X> T_8_2.wire_logic_cluster/lc_3/in_0
 (28 7)  (416 39)  (416 39)  routing T_8_2.lc_trk_g2_3 <X> T_8_2.wire_logic_cluster/lc_3/in_0
 (29 7)  (417 39)  (417 39)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (419 39)  (419 39)  routing T_8_2.lc_trk_g1_3 <X> T_8_2.wire_logic_cluster/lc_3/in_3
 (36 7)  (424 39)  (424 39)  LC_3 Logic Functioning bit
 (38 7)  (426 39)  (426 39)  LC_3 Logic Functioning bit
 (47 7)  (435 39)  (435 39)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (14 8)  (402 40)  (402 40)  routing T_8_2.sp4_h_r_40 <X> T_8_2.lc_trk_g2_0
 (21 8)  (409 40)  (409 40)  routing T_8_2.sp4_h_r_43 <X> T_8_2.lc_trk_g2_3
 (22 8)  (410 40)  (410 40)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (411 40)  (411 40)  routing T_8_2.sp4_h_r_43 <X> T_8_2.lc_trk_g2_3
 (24 8)  (412 40)  (412 40)  routing T_8_2.sp4_h_r_43 <X> T_8_2.lc_trk_g2_3
 (14 9)  (402 41)  (402 41)  routing T_8_2.sp4_h_r_40 <X> T_8_2.lc_trk_g2_0
 (15 9)  (403 41)  (403 41)  routing T_8_2.sp4_h_r_40 <X> T_8_2.lc_trk_g2_0
 (16 9)  (404 41)  (404 41)  routing T_8_2.sp4_h_r_40 <X> T_8_2.lc_trk_g2_0
 (17 9)  (405 41)  (405 41)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (21 9)  (409 41)  (409 41)  routing T_8_2.sp4_h_r_43 <X> T_8_2.lc_trk_g2_3
 (21 10)  (409 42)  (409 42)  routing T_8_2.wire_logic_cluster/lc_7/out <X> T_8_2.lc_trk_g2_7
 (22 10)  (410 42)  (410 42)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (415 42)  (415 42)  routing T_8_2.lc_trk_g3_1 <X> T_8_2.wire_logic_cluster/lc_5/in_1
 (28 10)  (416 42)  (416 42)  routing T_8_2.lc_trk_g3_1 <X> T_8_2.wire_logic_cluster/lc_5/in_1
 (29 10)  (417 42)  (417 42)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (420 42)  (420 42)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (422 42)  (422 42)  routing T_8_2.lc_trk_g1_3 <X> T_8_2.wire_logic_cluster/lc_5/in_3
 (36 10)  (424 42)  (424 42)  LC_5 Logic Functioning bit
 (38 10)  (426 42)  (426 42)  LC_5 Logic Functioning bit
 (31 11)  (419 43)  (419 43)  routing T_8_2.lc_trk_g1_3 <X> T_8_2.wire_logic_cluster/lc_5/in_3
 (36 11)  (424 43)  (424 43)  LC_5 Logic Functioning bit
 (38 11)  (426 43)  (426 43)  LC_5 Logic Functioning bit
 (17 12)  (405 44)  (405 44)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (406 44)  (406 44)  routing T_8_2.wire_logic_cluster/lc_1/out <X> T_8_2.lc_trk_g3_1
 (26 12)  (414 44)  (414 44)  routing T_8_2.lc_trk_g0_6 <X> T_8_2.wire_logic_cluster/lc_6/in_0
 (27 12)  (415 44)  (415 44)  routing T_8_2.lc_trk_g1_2 <X> T_8_2.wire_logic_cluster/lc_6/in_1
 (29 12)  (417 44)  (417 44)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (419 44)  (419 44)  routing T_8_2.lc_trk_g2_7 <X> T_8_2.wire_logic_cluster/lc_6/in_3
 (32 12)  (420 44)  (420 44)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (421 44)  (421 44)  routing T_8_2.lc_trk_g2_7 <X> T_8_2.wire_logic_cluster/lc_6/in_3
 (36 12)  (424 44)  (424 44)  LC_6 Logic Functioning bit
 (38 12)  (426 44)  (426 44)  LC_6 Logic Functioning bit
 (39 12)  (427 44)  (427 44)  LC_6 Logic Functioning bit
 (41 12)  (429 44)  (429 44)  LC_6 Logic Functioning bit
 (42 12)  (430 44)  (430 44)  LC_6 Logic Functioning bit
 (43 12)  (431 44)  (431 44)  LC_6 Logic Functioning bit
 (50 12)  (438 44)  (438 44)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (410 45)  (410 45)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (414 45)  (414 45)  routing T_8_2.lc_trk_g0_6 <X> T_8_2.wire_logic_cluster/lc_6/in_0
 (29 13)  (417 45)  (417 45)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (418 45)  (418 45)  routing T_8_2.lc_trk_g1_2 <X> T_8_2.wire_logic_cluster/lc_6/in_1
 (31 13)  (419 45)  (419 45)  routing T_8_2.lc_trk_g2_7 <X> T_8_2.wire_logic_cluster/lc_6/in_3
 (38 13)  (426 45)  (426 45)  LC_6 Logic Functioning bit
 (43 13)  (431 45)  (431 45)  LC_6 Logic Functioning bit
 (26 14)  (414 46)  (414 46)  routing T_8_2.lc_trk_g2_7 <X> T_8_2.wire_logic_cluster/lc_7/in_0
 (29 14)  (417 46)  (417 46)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (419 46)  (419 46)  routing T_8_2.lc_trk_g0_4 <X> T_8_2.wire_logic_cluster/lc_7/in_3
 (32 14)  (420 46)  (420 46)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (42 14)  (430 46)  (430 46)  LC_7 Logic Functioning bit
 (45 14)  (433 46)  (433 46)  LC_7 Logic Functioning bit
 (50 14)  (438 46)  (438 46)  Cascade bit: LH_LC07_inmux02_5

 (26 15)  (414 47)  (414 47)  routing T_8_2.lc_trk_g2_7 <X> T_8_2.wire_logic_cluster/lc_7/in_0
 (28 15)  (416 47)  (416 47)  routing T_8_2.lc_trk_g2_7 <X> T_8_2.wire_logic_cluster/lc_7/in_0
 (29 15)  (417 47)  (417 47)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (418 47)  (418 47)  routing T_8_2.lc_trk_g0_2 <X> T_8_2.wire_logic_cluster/lc_7/in_1
 (37 15)  (425 47)  (425 47)  LC_7 Logic Functioning bit
 (39 15)  (427 47)  (427 47)  LC_7 Logic Functioning bit
 (42 15)  (430 47)  (430 47)  LC_7 Logic Functioning bit
 (47 15)  (435 47)  (435 47)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46
 (51 15)  (439 47)  (439 47)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_9_2

 (28 0)  (470 32)  (470 32)  routing T_9_2.lc_trk_g2_1 <X> T_9_2.wire_logic_cluster/lc_0/in_1
 (29 0)  (471 32)  (471 32)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (474 32)  (474 32)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (476 32)  (476 32)  routing T_9_2.lc_trk_g1_0 <X> T_9_2.wire_logic_cluster/lc_0/in_3
 (36 0)  (478 32)  (478 32)  LC_0 Logic Functioning bit
 (38 0)  (480 32)  (480 32)  LC_0 Logic Functioning bit
 (40 0)  (482 32)  (482 32)  LC_0 Logic Functioning bit
 (41 0)  (483 32)  (483 32)  LC_0 Logic Functioning bit
 (42 0)  (484 32)  (484 32)  LC_0 Logic Functioning bit
 (43 0)  (485 32)  (485 32)  LC_0 Logic Functioning bit
 (26 1)  (468 33)  (468 33)  routing T_9_2.lc_trk_g1_3 <X> T_9_2.wire_logic_cluster/lc_0/in_0
 (27 1)  (469 33)  (469 33)  routing T_9_2.lc_trk_g1_3 <X> T_9_2.wire_logic_cluster/lc_0/in_0
 (29 1)  (471 33)  (471 33)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (41 1)  (483 33)  (483 33)  LC_0 Logic Functioning bit
 (43 1)  (485 33)  (485 33)  LC_0 Logic Functioning bit
 (1 2)  (443 34)  (443 34)  routing T_9_2.glb_netwk_4 <X> T_9_2.wire_logic_cluster/lc_7/clk
 (2 2)  (444 34)  (444 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (27 2)  (469 34)  (469 34)  routing T_9_2.lc_trk_g1_1 <X> T_9_2.wire_logic_cluster/lc_1/in_1
 (29 2)  (471 34)  (471 34)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (474 34)  (474 34)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (476 34)  (476 34)  routing T_9_2.lc_trk_g1_3 <X> T_9_2.wire_logic_cluster/lc_1/in_3
 (36 2)  (478 34)  (478 34)  LC_1 Logic Functioning bit
 (38 2)  (480 34)  (480 34)  LC_1 Logic Functioning bit
 (41 2)  (483 34)  (483 34)  LC_1 Logic Functioning bit
 (42 2)  (484 34)  (484 34)  LC_1 Logic Functioning bit
 (14 3)  (456 35)  (456 35)  routing T_9_2.top_op_4 <X> T_9_2.lc_trk_g0_4
 (15 3)  (457 35)  (457 35)  routing T_9_2.top_op_4 <X> T_9_2.lc_trk_g0_4
 (17 3)  (459 35)  (459 35)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (26 3)  (468 35)  (468 35)  routing T_9_2.lc_trk_g1_2 <X> T_9_2.wire_logic_cluster/lc_1/in_0
 (27 3)  (469 35)  (469 35)  routing T_9_2.lc_trk_g1_2 <X> T_9_2.wire_logic_cluster/lc_1/in_0
 (29 3)  (471 35)  (471 35)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (473 35)  (473 35)  routing T_9_2.lc_trk_g1_3 <X> T_9_2.wire_logic_cluster/lc_1/in_3
 (32 3)  (474 35)  (474 35)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (475 35)  (475 35)  routing T_9_2.lc_trk_g3_2 <X> T_9_2.input_2_1
 (34 3)  (476 35)  (476 35)  routing T_9_2.lc_trk_g3_2 <X> T_9_2.input_2_1
 (35 3)  (477 35)  (477 35)  routing T_9_2.lc_trk_g3_2 <X> T_9_2.input_2_1
 (37 3)  (479 35)  (479 35)  LC_1 Logic Functioning bit
 (39 3)  (481 35)  (481 35)  LC_1 Logic Functioning bit
 (41 3)  (483 35)  (483 35)  LC_1 Logic Functioning bit
 (42 3)  (484 35)  (484 35)  LC_1 Logic Functioning bit
 (15 4)  (457 36)  (457 36)  routing T_9_2.bot_op_1 <X> T_9_2.lc_trk_g1_1
 (17 4)  (459 36)  (459 36)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (464 36)  (464 36)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (466 36)  (466 36)  routing T_9_2.top_op_3 <X> T_9_2.lc_trk_g1_3
 (27 4)  (469 36)  (469 36)  routing T_9_2.lc_trk_g3_4 <X> T_9_2.wire_logic_cluster/lc_2/in_1
 (28 4)  (470 36)  (470 36)  routing T_9_2.lc_trk_g3_4 <X> T_9_2.wire_logic_cluster/lc_2/in_1
 (29 4)  (471 36)  (471 36)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (472 36)  (472 36)  routing T_9_2.lc_trk_g3_4 <X> T_9_2.wire_logic_cluster/lc_2/in_1
 (31 4)  (473 36)  (473 36)  routing T_9_2.lc_trk_g1_4 <X> T_9_2.wire_logic_cluster/lc_2/in_3
 (32 4)  (474 36)  (474 36)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (476 36)  (476 36)  routing T_9_2.lc_trk_g1_4 <X> T_9_2.wire_logic_cluster/lc_2/in_3
 (42 4)  (484 36)  (484 36)  LC_2 Logic Functioning bit
 (45 4)  (487 36)  (487 36)  LC_2 Logic Functioning bit
 (47 4)  (489 36)  (489 36)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (492 36)  (492 36)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (457 37)  (457 37)  routing T_9_2.bot_op_0 <X> T_9_2.lc_trk_g1_0
 (17 5)  (459 37)  (459 37)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (21 5)  (463 37)  (463 37)  routing T_9_2.top_op_3 <X> T_9_2.lc_trk_g1_3
 (22 5)  (464 37)  (464 37)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (465 37)  (465 37)  routing T_9_2.sp4_v_b_18 <X> T_9_2.lc_trk_g1_2
 (24 5)  (466 37)  (466 37)  routing T_9_2.sp4_v_b_18 <X> T_9_2.lc_trk_g1_2
 (26 5)  (468 37)  (468 37)  routing T_9_2.lc_trk_g2_2 <X> T_9_2.wire_logic_cluster/lc_2/in_0
 (28 5)  (470 37)  (470 37)  routing T_9_2.lc_trk_g2_2 <X> T_9_2.wire_logic_cluster/lc_2/in_0
 (29 5)  (471 37)  (471 37)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (37 5)  (479 37)  (479 37)  LC_2 Logic Functioning bit
 (39 5)  (481 37)  (481 37)  LC_2 Logic Functioning bit
 (42 5)  (484 37)  (484 37)  LC_2 Logic Functioning bit
 (17 6)  (459 38)  (459 38)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (14 7)  (456 39)  (456 39)  routing T_9_2.top_op_4 <X> T_9_2.lc_trk_g1_4
 (15 7)  (457 39)  (457 39)  routing T_9_2.top_op_4 <X> T_9_2.lc_trk_g1_4
 (17 7)  (459 39)  (459 39)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (460 39)  (460 39)  routing T_9_2.sp4_r_v_b_29 <X> T_9_2.lc_trk_g1_5
 (17 8)  (459 40)  (459 40)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (25 8)  (467 40)  (467 40)  routing T_9_2.wire_logic_cluster/lc_2/out <X> T_9_2.lc_trk_g2_2
 (26 8)  (468 40)  (468 40)  routing T_9_2.lc_trk_g1_5 <X> T_9_2.wire_logic_cluster/lc_4/in_0
 (27 8)  (469 40)  (469 40)  routing T_9_2.lc_trk_g1_0 <X> T_9_2.wire_logic_cluster/lc_4/in_1
 (29 8)  (471 40)  (471 40)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (473 40)  (473 40)  routing T_9_2.lc_trk_g2_5 <X> T_9_2.wire_logic_cluster/lc_4/in_3
 (32 8)  (474 40)  (474 40)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (475 40)  (475 40)  routing T_9_2.lc_trk_g2_5 <X> T_9_2.wire_logic_cluster/lc_4/in_3
 (36 8)  (478 40)  (478 40)  LC_4 Logic Functioning bit
 (39 8)  (481 40)  (481 40)  LC_4 Logic Functioning bit
 (41 8)  (483 40)  (483 40)  LC_4 Logic Functioning bit
 (43 8)  (485 40)  (485 40)  LC_4 Logic Functioning bit
 (22 9)  (464 41)  (464 41)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (469 41)  (469 41)  routing T_9_2.lc_trk_g1_5 <X> T_9_2.wire_logic_cluster/lc_4/in_0
 (29 9)  (471 41)  (471 41)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (474 41)  (474 41)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (476 41)  (476 41)  routing T_9_2.lc_trk_g1_3 <X> T_9_2.input_2_4
 (35 9)  (477 41)  (477 41)  routing T_9_2.lc_trk_g1_3 <X> T_9_2.input_2_4
 (37 9)  (479 41)  (479 41)  LC_4 Logic Functioning bit
 (39 9)  (481 41)  (481 41)  LC_4 Logic Functioning bit
 (41 9)  (483 41)  (483 41)  LC_4 Logic Functioning bit
 (42 9)  (484 41)  (484 41)  LC_4 Logic Functioning bit
 (5 10)  (447 42)  (447 42)  routing T_9_2.sp4_v_t_37 <X> T_9_2.sp4_h_l_43
 (17 10)  (459 42)  (459 42)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (460 42)  (460 42)  routing T_9_2.wire_logic_cluster/lc_5/out <X> T_9_2.lc_trk_g2_5
 (26 10)  (468 42)  (468 42)  routing T_9_2.lc_trk_g2_5 <X> T_9_2.wire_logic_cluster/lc_5/in_0
 (28 10)  (470 42)  (470 42)  routing T_9_2.lc_trk_g2_4 <X> T_9_2.wire_logic_cluster/lc_5/in_1
 (29 10)  (471 42)  (471 42)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (472 42)  (472 42)  routing T_9_2.lc_trk_g2_4 <X> T_9_2.wire_logic_cluster/lc_5/in_1
 (31 10)  (473 42)  (473 42)  routing T_9_2.lc_trk_g0_4 <X> T_9_2.wire_logic_cluster/lc_5/in_3
 (32 10)  (474 42)  (474 42)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (42 10)  (484 42)  (484 42)  LC_5 Logic Functioning bit
 (45 10)  (487 42)  (487 42)  LC_5 Logic Functioning bit
 (48 10)  (490 42)  (490 42)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (50 10)  (492 42)  (492 42)  Cascade bit: LH_LC05_inmux02_5

 (4 11)  (446 43)  (446 43)  routing T_9_2.sp4_v_t_37 <X> T_9_2.sp4_h_l_43
 (6 11)  (448 43)  (448 43)  routing T_9_2.sp4_v_t_37 <X> T_9_2.sp4_h_l_43
 (14 11)  (456 43)  (456 43)  routing T_9_2.tnl_op_4 <X> T_9_2.lc_trk_g2_4
 (15 11)  (457 43)  (457 43)  routing T_9_2.tnl_op_4 <X> T_9_2.lc_trk_g2_4
 (17 11)  (459 43)  (459 43)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (28 11)  (470 43)  (470 43)  routing T_9_2.lc_trk_g2_5 <X> T_9_2.wire_logic_cluster/lc_5/in_0
 (29 11)  (471 43)  (471 43)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (37 11)  (479 43)  (479 43)  LC_5 Logic Functioning bit
 (39 11)  (481 43)  (481 43)  LC_5 Logic Functioning bit
 (42 11)  (484 43)  (484 43)  LC_5 Logic Functioning bit
 (25 12)  (467 44)  (467 44)  routing T_9_2.wire_logic_cluster/lc_2/out <X> T_9_2.lc_trk_g3_2
 (22 13)  (464 45)  (464 45)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (14 15)  (456 47)  (456 47)  routing T_9_2.tnl_op_4 <X> T_9_2.lc_trk_g3_4
 (15 15)  (457 47)  (457 47)  routing T_9_2.tnl_op_4 <X> T_9_2.lc_trk_g3_4
 (17 15)  (459 47)  (459 47)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4


RAM_Tile_10_2

 (4 12)  (500 44)  (500 44)  routing T_10_2.sp4_v_t_36 <X> T_10_2.sp4_v_b_9
 (6 12)  (502 44)  (502 44)  routing T_10_2.sp4_v_t_36 <X> T_10_2.sp4_v_b_9


IO_Tile_13_2

 (3 6)  (649 38)  (649 38)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 41)  (649 41)  IO control bit: BIORIGHT_IE_0



IO_Tile_0_1

 (3 2)  (14 18)  (14 18)  PLL config bit: CLOCK_T_0_1_IOLEFT_cf_bit_5

 (2 4)  (15 20)  (15 20)  PLL config bit: CLOCK_T_0_1_IOLEFT_cf_bit_7

 (3 4)  (14 20)  (14 20)  PLL config bit: CLOCK_T_0_1_IOLEFT_cf_bit_8

 (14 4)  (3 20)  (3 20)  routing T_0_1.lc_trk_g1_6 <X> T_0_1.fabout
 (15 4)  (2 20)  (2 20)  Enable bit of Mux _fablink/Mux => lc_trk_g1_6 fabout
 (3 5)  (14 21)  (14 21)  PLL config bit: CLOCK_T_0_1_IOLEFT_cf_bit_6

 (14 5)  (3 21)  (3 21)  routing T_0_1.lc_trk_g1_6 <X> T_0_1.fabout
 (15 5)  (2 21)  (2 21)  routing T_0_1.lc_trk_g1_6 <X> T_0_1.fabout
 (3 6)  (14 22)  (14 22)  IO control bit: BIOLEFT_IE_1

 (3 7)  (14 23)  (14 23)  PLL config bit: CLOCK_T_0_1_IOLEFT_cf_bit_9

 (14 7)  (3 23)  (3 23)  routing T_0_1.span4_vert_t_14 <X> T_0_1.span4_vert_b_2
 (3 9)  (14 25)  (14 25)  IO control bit: BIOLEFT_IE_0

 (4 14)  (13 30)  (13 30)  routing T_0_1.span4_vert_b_14 <X> T_0_1.lc_trk_g1_6
 (5 15)  (12 31)  (12 31)  routing T_0_1.span4_vert_b_14 <X> T_0_1.lc_trk_g1_6
 (7 15)  (10 31)  (10 31)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_14 lc_trk_g1_6


RAM_Tile_3_1

 (7 1)  (133 17)  (133 17)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_1

 (15 0)  (183 16)  (183 16)  routing T_4_1.sp4_h_r_1 <X> T_4_1.lc_trk_g0_1
 (16 0)  (184 16)  (184 16)  routing T_4_1.sp4_h_r_1 <X> T_4_1.lc_trk_g0_1
 (17 0)  (185 16)  (185 16)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (22 0)  (190 16)  (190 16)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (29 0)  (197 16)  (197 16)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (200 16)  (200 16)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (203 16)  (203 16)  routing T_4_1.lc_trk_g1_7 <X> T_4_1.input_2_0
 (36 0)  (204 16)  (204 16)  LC_0 Logic Functioning bit
 (37 0)  (205 16)  (205 16)  LC_0 Logic Functioning bit
 (38 0)  (206 16)  (206 16)  LC_0 Logic Functioning bit
 (39 0)  (207 16)  (207 16)  LC_0 Logic Functioning bit
 (43 0)  (211 16)  (211 16)  LC_0 Logic Functioning bit
 (14 1)  (182 17)  (182 17)  routing T_4_1.sp4_h_r_0 <X> T_4_1.lc_trk_g0_0
 (15 1)  (183 17)  (183 17)  routing T_4_1.sp4_h_r_0 <X> T_4_1.lc_trk_g0_0
 (16 1)  (184 17)  (184 17)  routing T_4_1.sp4_h_r_0 <X> T_4_1.lc_trk_g0_0
 (17 1)  (185 17)  (185 17)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (18 1)  (186 17)  (186 17)  routing T_4_1.sp4_h_r_1 <X> T_4_1.lc_trk_g0_1
 (21 1)  (189 17)  (189 17)  routing T_4_1.sp4_r_v_b_32 <X> T_4_1.lc_trk_g0_3
 (22 1)  (190 17)  (190 17)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (193 17)  (193 17)  routing T_4_1.sp4_r_v_b_33 <X> T_4_1.lc_trk_g0_2
 (26 1)  (194 17)  (194 17)  routing T_4_1.lc_trk_g0_2 <X> T_4_1.wire_logic_cluster/lc_0/in_0
 (29 1)  (197 17)  (197 17)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (199 17)  (199 17)  routing T_4_1.lc_trk_g0_3 <X> T_4_1.wire_logic_cluster/lc_0/in_3
 (32 1)  (200 17)  (200 17)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (202 17)  (202 17)  routing T_4_1.lc_trk_g1_7 <X> T_4_1.input_2_0
 (35 1)  (203 17)  (203 17)  routing T_4_1.lc_trk_g1_7 <X> T_4_1.input_2_0
 (36 1)  (204 17)  (204 17)  LC_0 Logic Functioning bit
 (38 1)  (206 17)  (206 17)  LC_0 Logic Functioning bit
 (39 1)  (207 17)  (207 17)  LC_0 Logic Functioning bit
 (52 1)  (220 17)  (220 17)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (17 2)  (185 18)  (185 18)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (21 2)  (189 18)  (189 18)  routing T_4_1.sp12_h_l_4 <X> T_4_1.lc_trk_g0_7
 (22 2)  (190 18)  (190 18)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (192 18)  (192 18)  routing T_4_1.sp12_h_l_4 <X> T_4_1.lc_trk_g0_7
 (29 2)  (197 18)  (197 18)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (198 18)  (198 18)  routing T_4_1.lc_trk_g0_6 <X> T_4_1.wire_logic_cluster/lc_1/in_1
 (31 2)  (199 18)  (199 18)  routing T_4_1.lc_trk_g1_7 <X> T_4_1.wire_logic_cluster/lc_1/in_3
 (32 2)  (200 18)  (200 18)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (202 18)  (202 18)  routing T_4_1.lc_trk_g1_7 <X> T_4_1.wire_logic_cluster/lc_1/in_3
 (35 2)  (203 18)  (203 18)  routing T_4_1.lc_trk_g0_5 <X> T_4_1.input_2_1
 (36 2)  (204 18)  (204 18)  LC_1 Logic Functioning bit
 (37 2)  (205 18)  (205 18)  LC_1 Logic Functioning bit
 (38 2)  (206 18)  (206 18)  LC_1 Logic Functioning bit
 (42 2)  (210 18)  (210 18)  LC_1 Logic Functioning bit
 (43 2)  (211 18)  (211 18)  LC_1 Logic Functioning bit
 (46 2)  (214 18)  (214 18)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (18 3)  (186 19)  (186 19)  routing T_4_1.sp4_r_v_b_29 <X> T_4_1.lc_trk_g0_5
 (21 3)  (189 19)  (189 19)  routing T_4_1.sp12_h_l_4 <X> T_4_1.lc_trk_g0_7
 (22 3)  (190 19)  (190 19)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (191 19)  (191 19)  routing T_4_1.sp4_h_r_6 <X> T_4_1.lc_trk_g0_6
 (24 3)  (192 19)  (192 19)  routing T_4_1.sp4_h_r_6 <X> T_4_1.lc_trk_g0_6
 (25 3)  (193 19)  (193 19)  routing T_4_1.sp4_h_r_6 <X> T_4_1.lc_trk_g0_6
 (28 3)  (196 19)  (196 19)  routing T_4_1.lc_trk_g2_1 <X> T_4_1.wire_logic_cluster/lc_1/in_0
 (29 3)  (197 19)  (197 19)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (198 19)  (198 19)  routing T_4_1.lc_trk_g0_6 <X> T_4_1.wire_logic_cluster/lc_1/in_1
 (31 3)  (199 19)  (199 19)  routing T_4_1.lc_trk_g1_7 <X> T_4_1.wire_logic_cluster/lc_1/in_3
 (32 3)  (200 19)  (200 19)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (204 19)  (204 19)  LC_1 Logic Functioning bit
 (42 3)  (210 19)  (210 19)  LC_1 Logic Functioning bit
 (43 3)  (211 19)  (211 19)  LC_1 Logic Functioning bit
 (27 4)  (195 20)  (195 20)  routing T_4_1.lc_trk_g1_0 <X> T_4_1.wire_logic_cluster/lc_2/in_1
 (29 4)  (197 20)  (197 20)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (199 20)  (199 20)  routing T_4_1.lc_trk_g1_4 <X> T_4_1.wire_logic_cluster/lc_2/in_3
 (32 4)  (200 20)  (200 20)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (202 20)  (202 20)  routing T_4_1.lc_trk_g1_4 <X> T_4_1.wire_logic_cluster/lc_2/in_3
 (35 4)  (203 20)  (203 20)  routing T_4_1.lc_trk_g1_7 <X> T_4_1.input_2_2
 (36 4)  (204 20)  (204 20)  LC_2 Logic Functioning bit
 (37 4)  (205 20)  (205 20)  LC_2 Logic Functioning bit
 (38 4)  (206 20)  (206 20)  LC_2 Logic Functioning bit
 (39 4)  (207 20)  (207 20)  LC_2 Logic Functioning bit
 (43 4)  (211 20)  (211 20)  LC_2 Logic Functioning bit
 (14 5)  (182 21)  (182 21)  routing T_4_1.sp4_h_r_0 <X> T_4_1.lc_trk_g1_0
 (15 5)  (183 21)  (183 21)  routing T_4_1.sp4_h_r_0 <X> T_4_1.lc_trk_g1_0
 (16 5)  (184 21)  (184 21)  routing T_4_1.sp4_h_r_0 <X> T_4_1.lc_trk_g1_0
 (17 5)  (185 21)  (185 21)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (26 5)  (194 21)  (194 21)  routing T_4_1.lc_trk_g0_2 <X> T_4_1.wire_logic_cluster/lc_2/in_0
 (29 5)  (197 21)  (197 21)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (200 21)  (200 21)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (202 21)  (202 21)  routing T_4_1.lc_trk_g1_7 <X> T_4_1.input_2_2
 (35 5)  (203 21)  (203 21)  routing T_4_1.lc_trk_g1_7 <X> T_4_1.input_2_2
 (36 5)  (204 21)  (204 21)  LC_2 Logic Functioning bit
 (38 5)  (206 21)  (206 21)  LC_2 Logic Functioning bit
 (39 5)  (207 21)  (207 21)  LC_2 Logic Functioning bit
 (22 6)  (190 22)  (190 22)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (27 6)  (195 22)  (195 22)  routing T_4_1.lc_trk_g1_7 <X> T_4_1.wire_logic_cluster/lc_3/in_1
 (29 6)  (197 22)  (197 22)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (198 22)  (198 22)  routing T_4_1.lc_trk_g1_7 <X> T_4_1.wire_logic_cluster/lc_3/in_1
 (32 6)  (200 22)  (200 22)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (35 6)  (203 22)  (203 22)  routing T_4_1.lc_trk_g0_7 <X> T_4_1.input_2_3
 (36 6)  (204 22)  (204 22)  LC_3 Logic Functioning bit
 (41 6)  (209 22)  (209 22)  LC_3 Logic Functioning bit
 (43 6)  (211 22)  (211 22)  LC_3 Logic Functioning bit
 (51 6)  (219 22)  (219 22)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (14 7)  (182 23)  (182 23)  routing T_4_1.sp4_r_v_b_28 <X> T_4_1.lc_trk_g1_4
 (17 7)  (185 23)  (185 23)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (21 7)  (189 23)  (189 23)  routing T_4_1.sp4_r_v_b_31 <X> T_4_1.lc_trk_g1_7
 (26 7)  (194 23)  (194 23)  routing T_4_1.lc_trk_g2_3 <X> T_4_1.wire_logic_cluster/lc_3/in_0
 (28 7)  (196 23)  (196 23)  routing T_4_1.lc_trk_g2_3 <X> T_4_1.wire_logic_cluster/lc_3/in_0
 (29 7)  (197 23)  (197 23)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (198 23)  (198 23)  routing T_4_1.lc_trk_g1_7 <X> T_4_1.wire_logic_cluster/lc_3/in_1
 (31 7)  (199 23)  (199 23)  routing T_4_1.lc_trk_g0_2 <X> T_4_1.wire_logic_cluster/lc_3/in_3
 (32 7)  (200 23)  (200 23)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (203 23)  (203 23)  routing T_4_1.lc_trk_g0_7 <X> T_4_1.input_2_3
 (36 7)  (204 23)  (204 23)  LC_3 Logic Functioning bit
 (37 7)  (205 23)  (205 23)  LC_3 Logic Functioning bit
 (39 7)  (207 23)  (207 23)  LC_3 Logic Functioning bit
 (40 7)  (208 23)  (208 23)  LC_3 Logic Functioning bit
 (42 7)  (210 23)  (210 23)  LC_3 Logic Functioning bit
 (51 7)  (219 23)  (219 23)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (182 24)  (182 24)  routing T_4_1.sp4_h_l_21 <X> T_4_1.lc_trk_g2_0
 (17 8)  (185 24)  (185 24)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (21 8)  (189 24)  (189 24)  routing T_4_1.sp4_v_t_14 <X> T_4_1.lc_trk_g2_3
 (22 8)  (190 24)  (190 24)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (191 24)  (191 24)  routing T_4_1.sp4_v_t_14 <X> T_4_1.lc_trk_g2_3
 (28 8)  (196 24)  (196 24)  routing T_4_1.lc_trk_g2_3 <X> T_4_1.wire_logic_cluster/lc_4/in_1
 (29 8)  (197 24)  (197 24)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (199 24)  (199 24)  routing T_4_1.lc_trk_g1_4 <X> T_4_1.wire_logic_cluster/lc_4/in_3
 (32 8)  (200 24)  (200 24)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (202 24)  (202 24)  routing T_4_1.lc_trk_g1_4 <X> T_4_1.wire_logic_cluster/lc_4/in_3
 (36 8)  (204 24)  (204 24)  LC_4 Logic Functioning bit
 (40 8)  (208 24)  (208 24)  LC_4 Logic Functioning bit
 (51 8)  (219 24)  (219 24)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (15 9)  (183 25)  (183 25)  routing T_4_1.sp4_h_l_21 <X> T_4_1.lc_trk_g2_0
 (16 9)  (184 25)  (184 25)  routing T_4_1.sp4_h_l_21 <X> T_4_1.lc_trk_g2_0
 (17 9)  (185 25)  (185 25)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (18 9)  (186 25)  (186 25)  routing T_4_1.sp4_r_v_b_33 <X> T_4_1.lc_trk_g2_1
 (29 9)  (197 25)  (197 25)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (198 25)  (198 25)  routing T_4_1.lc_trk_g2_3 <X> T_4_1.wire_logic_cluster/lc_4/in_1
 (32 9)  (200 25)  (200 25)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (201 25)  (201 25)  routing T_4_1.lc_trk_g2_0 <X> T_4_1.input_2_4
 (39 9)  (207 25)  (207 25)  LC_4 Logic Functioning bit
 (43 9)  (211 25)  (211 25)  LC_4 Logic Functioning bit


LogicTile_5_1

 (0 0)  (222 16)  (222 16)  Negative Clock bit

 (14 0)  (236 16)  (236 16)  routing T_5_1.wire_logic_cluster/lc_0/out <X> T_5_1.lc_trk_g0_0
 (17 0)  (239 16)  (239 16)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (240 16)  (240 16)  routing T_5_1.wire_logic_cluster/lc_1/out <X> T_5_1.lc_trk_g0_1
 (25 0)  (247 16)  (247 16)  routing T_5_1.lft_op_2 <X> T_5_1.lc_trk_g0_2
 (28 0)  (250 16)  (250 16)  routing T_5_1.lc_trk_g2_7 <X> T_5_1.wire_logic_cluster/lc_0/in_1
 (29 0)  (251 16)  (251 16)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (252 16)  (252 16)  routing T_5_1.lc_trk_g2_7 <X> T_5_1.wire_logic_cluster/lc_0/in_1
 (32 0)  (254 16)  (254 16)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (256 16)  (256 16)  routing T_5_1.lc_trk_g1_0 <X> T_5_1.wire_logic_cluster/lc_0/in_3
 (40 0)  (262 16)  (262 16)  LC_0 Logic Functioning bit
 (41 0)  (263 16)  (263 16)  LC_0 Logic Functioning bit
 (42 0)  (264 16)  (264 16)  LC_0 Logic Functioning bit
 (45 0)  (267 16)  (267 16)  LC_0 Logic Functioning bit
 (52 0)  (274 16)  (274 16)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (17 1)  (239 17)  (239 17)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (244 17)  (244 17)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (246 17)  (246 17)  routing T_5_1.lft_op_2 <X> T_5_1.lc_trk_g0_2
 (27 1)  (249 17)  (249 17)  routing T_5_1.lc_trk_g1_1 <X> T_5_1.wire_logic_cluster/lc_0/in_0
 (29 1)  (251 17)  (251 17)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (252 17)  (252 17)  routing T_5_1.lc_trk_g2_7 <X> T_5_1.wire_logic_cluster/lc_0/in_1
 (32 1)  (254 17)  (254 17)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (257 17)  (257 17)  routing T_5_1.lc_trk_g0_2 <X> T_5_1.input_2_0
 (38 1)  (260 17)  (260 17)  LC_0 Logic Functioning bit
 (39 1)  (261 17)  (261 17)  LC_0 Logic Functioning bit
 (40 1)  (262 17)  (262 17)  LC_0 Logic Functioning bit
 (1 2)  (223 18)  (223 18)  routing T_5_1.glb_netwk_4 <X> T_5_1.wire_logic_cluster/lc_7/clk
 (2 2)  (224 18)  (224 18)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (29 2)  (251 18)  (251 18)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (254 18)  (254 18)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (256 18)  (256 18)  routing T_5_1.lc_trk_g1_1 <X> T_5_1.wire_logic_cluster/lc_1/in_3
 (35 2)  (257 18)  (257 18)  routing T_5_1.lc_trk_g2_7 <X> T_5_1.input_2_1
 (37 2)  (259 18)  (259 18)  LC_1 Logic Functioning bit
 (39 2)  (261 18)  (261 18)  LC_1 Logic Functioning bit
 (40 2)  (262 18)  (262 18)  LC_1 Logic Functioning bit
 (45 2)  (267 18)  (267 18)  LC_1 Logic Functioning bit
 (27 3)  (249 19)  (249 19)  routing T_5_1.lc_trk_g1_0 <X> T_5_1.wire_logic_cluster/lc_1/in_0
 (29 3)  (251 19)  (251 19)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (252 19)  (252 19)  routing T_5_1.lc_trk_g0_2 <X> T_5_1.wire_logic_cluster/lc_1/in_1
 (32 3)  (254 19)  (254 19)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (255 19)  (255 19)  routing T_5_1.lc_trk_g2_7 <X> T_5_1.input_2_1
 (35 3)  (257 19)  (257 19)  routing T_5_1.lc_trk_g2_7 <X> T_5_1.input_2_1
 (41 3)  (263 19)  (263 19)  LC_1 Logic Functioning bit
 (16 4)  (238 20)  (238 20)  routing T_5_1.sp4_v_b_1 <X> T_5_1.lc_trk_g1_1
 (17 4)  (239 20)  (239 20)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (240 20)  (240 20)  routing T_5_1.sp4_v_b_1 <X> T_5_1.lc_trk_g1_1
 (21 4)  (243 20)  (243 20)  routing T_5_1.sp4_v_b_11 <X> T_5_1.lc_trk_g1_3
 (22 4)  (244 20)  (244 20)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (245 20)  (245 20)  routing T_5_1.sp4_v_b_11 <X> T_5_1.lc_trk_g1_3
 (28 4)  (250 20)  (250 20)  routing T_5_1.lc_trk_g2_7 <X> T_5_1.wire_logic_cluster/lc_2/in_1
 (29 4)  (251 20)  (251 20)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (252 20)  (252 20)  routing T_5_1.lc_trk_g2_7 <X> T_5_1.wire_logic_cluster/lc_2/in_1
 (32 4)  (254 20)  (254 20)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (256 20)  (256 20)  routing T_5_1.lc_trk_g1_0 <X> T_5_1.wire_logic_cluster/lc_2/in_3
 (37 4)  (259 20)  (259 20)  LC_2 Logic Functioning bit
 (40 4)  (262 20)  (262 20)  LC_2 Logic Functioning bit
 (41 4)  (263 20)  (263 20)  LC_2 Logic Functioning bit
 (42 4)  (264 20)  (264 20)  LC_2 Logic Functioning bit
 (45 4)  (267 20)  (267 20)  LC_2 Logic Functioning bit
 (14 5)  (236 21)  (236 21)  routing T_5_1.sp4_r_v_b_24 <X> T_5_1.lc_trk_g1_0
 (17 5)  (239 21)  (239 21)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (21 5)  (243 21)  (243 21)  routing T_5_1.sp4_v_b_11 <X> T_5_1.lc_trk_g1_3
 (27 5)  (249 21)  (249 21)  routing T_5_1.lc_trk_g1_1 <X> T_5_1.wire_logic_cluster/lc_2/in_0
 (29 5)  (251 21)  (251 21)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (252 21)  (252 21)  routing T_5_1.lc_trk_g2_7 <X> T_5_1.wire_logic_cluster/lc_2/in_1
 (32 5)  (254 21)  (254 21)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (257 21)  (257 21)  routing T_5_1.lc_trk_g0_2 <X> T_5_1.input_2_2
 (38 5)  (260 21)  (260 21)  LC_2 Logic Functioning bit
 (41 5)  (263 21)  (263 21)  LC_2 Logic Functioning bit
 (14 6)  (236 22)  (236 22)  routing T_5_1.wire_logic_cluster/lc_4/out <X> T_5_1.lc_trk_g1_4
 (27 6)  (249 22)  (249 22)  routing T_5_1.lc_trk_g1_3 <X> T_5_1.wire_logic_cluster/lc_3/in_1
 (29 6)  (251 22)  (251 22)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (253 22)  (253 22)  routing T_5_1.lc_trk_g3_5 <X> T_5_1.wire_logic_cluster/lc_3/in_3
 (32 6)  (254 22)  (254 22)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (255 22)  (255 22)  routing T_5_1.lc_trk_g3_5 <X> T_5_1.wire_logic_cluster/lc_3/in_3
 (34 6)  (256 22)  (256 22)  routing T_5_1.lc_trk_g3_5 <X> T_5_1.wire_logic_cluster/lc_3/in_3
 (37 6)  (259 22)  (259 22)  LC_3 Logic Functioning bit
 (39 6)  (261 22)  (261 22)  LC_3 Logic Functioning bit
 (40 6)  (262 22)  (262 22)  LC_3 Logic Functioning bit
 (41 6)  (263 22)  (263 22)  LC_3 Logic Functioning bit
 (43 6)  (265 22)  (265 22)  LC_3 Logic Functioning bit
 (17 7)  (239 23)  (239 23)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (248 23)  (248 23)  routing T_5_1.lc_trk_g3_2 <X> T_5_1.wire_logic_cluster/lc_3/in_0
 (27 7)  (249 23)  (249 23)  routing T_5_1.lc_trk_g3_2 <X> T_5_1.wire_logic_cluster/lc_3/in_0
 (28 7)  (250 23)  (250 23)  routing T_5_1.lc_trk_g3_2 <X> T_5_1.wire_logic_cluster/lc_3/in_0
 (29 7)  (251 23)  (251 23)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (252 23)  (252 23)  routing T_5_1.lc_trk_g1_3 <X> T_5_1.wire_logic_cluster/lc_3/in_1
 (32 7)  (254 23)  (254 23)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (40 7)  (262 23)  (262 23)  LC_3 Logic Functioning bit
 (41 7)  (263 23)  (263 23)  LC_3 Logic Functioning bit
 (43 7)  (265 23)  (265 23)  LC_3 Logic Functioning bit
 (28 8)  (250 24)  (250 24)  routing T_5_1.lc_trk_g2_7 <X> T_5_1.wire_logic_cluster/lc_4/in_1
 (29 8)  (251 24)  (251 24)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (252 24)  (252 24)  routing T_5_1.lc_trk_g2_7 <X> T_5_1.wire_logic_cluster/lc_4/in_1
 (32 8)  (254 24)  (254 24)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (256 24)  (256 24)  routing T_5_1.lc_trk_g1_0 <X> T_5_1.wire_logic_cluster/lc_4/in_3
 (37 8)  (259 24)  (259 24)  LC_4 Logic Functioning bit
 (41 8)  (263 24)  (263 24)  LC_4 Logic Functioning bit
 (42 8)  (264 24)  (264 24)  LC_4 Logic Functioning bit
 (45 8)  (267 24)  (267 24)  LC_4 Logic Functioning bit
 (22 9)  (244 25)  (244 25)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (245 25)  (245 25)  routing T_5_1.sp12_v_t_9 <X> T_5_1.lc_trk_g2_2
 (27 9)  (249 25)  (249 25)  routing T_5_1.lc_trk_g1_1 <X> T_5_1.wire_logic_cluster/lc_4/in_0
 (29 9)  (251 25)  (251 25)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (252 25)  (252 25)  routing T_5_1.lc_trk_g2_7 <X> T_5_1.wire_logic_cluster/lc_4/in_1
 (32 9)  (254 25)  (254 25)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (257 25)  (257 25)  routing T_5_1.lc_trk_g0_2 <X> T_5_1.input_2_4
 (38 9)  (260 25)  (260 25)  LC_4 Logic Functioning bit
 (39 9)  (261 25)  (261 25)  LC_4 Logic Functioning bit
 (40 9)  (262 25)  (262 25)  LC_4 Logic Functioning bit
 (41 9)  (263 25)  (263 25)  LC_4 Logic Functioning bit
 (17 10)  (239 26)  (239 26)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (240 26)  (240 26)  routing T_5_1.wire_logic_cluster/lc_5/out <X> T_5_1.lc_trk_g2_5
 (22 10)  (244 26)  (244 26)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (245 26)  (245 26)  routing T_5_1.sp4_h_r_31 <X> T_5_1.lc_trk_g2_7
 (24 10)  (246 26)  (246 26)  routing T_5_1.sp4_h_r_31 <X> T_5_1.lc_trk_g2_7
 (29 10)  (251 26)  (251 26)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (254 26)  (254 26)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (256 26)  (256 26)  routing T_5_1.lc_trk_g1_1 <X> T_5_1.wire_logic_cluster/lc_5/in_3
 (35 10)  (257 26)  (257 26)  routing T_5_1.lc_trk_g2_7 <X> T_5_1.input_2_5
 (36 10)  (258 26)  (258 26)  LC_5 Logic Functioning bit
 (37 10)  (259 26)  (259 26)  LC_5 Logic Functioning bit
 (39 10)  (261 26)  (261 26)  LC_5 Logic Functioning bit
 (40 10)  (262 26)  (262 26)  LC_5 Logic Functioning bit
 (41 10)  (263 26)  (263 26)  LC_5 Logic Functioning bit
 (45 10)  (267 26)  (267 26)  LC_5 Logic Functioning bit
 (21 11)  (243 27)  (243 27)  routing T_5_1.sp4_h_r_31 <X> T_5_1.lc_trk_g2_7
 (27 11)  (249 27)  (249 27)  routing T_5_1.lc_trk_g1_0 <X> T_5_1.wire_logic_cluster/lc_5/in_0
 (29 11)  (251 27)  (251 27)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (252 27)  (252 27)  routing T_5_1.lc_trk_g0_2 <X> T_5_1.wire_logic_cluster/lc_5/in_1
 (32 11)  (254 27)  (254 27)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (255 27)  (255 27)  routing T_5_1.lc_trk_g2_7 <X> T_5_1.input_2_5
 (35 11)  (257 27)  (257 27)  routing T_5_1.lc_trk_g2_7 <X> T_5_1.input_2_5
 (36 11)  (258 27)  (258 27)  LC_5 Logic Functioning bit
 (37 11)  (259 27)  (259 27)  LC_5 Logic Functioning bit
 (38 11)  (260 27)  (260 27)  LC_5 Logic Functioning bit
 (39 11)  (261 27)  (261 27)  LC_5 Logic Functioning bit
 (41 11)  (263 27)  (263 27)  LC_5 Logic Functioning bit
 (42 11)  (264 27)  (264 27)  LC_5 Logic Functioning bit
 (43 11)  (265 27)  (265 27)  LC_5 Logic Functioning bit
 (11 12)  (233 28)  (233 28)  routing T_5_1.sp4_v_t_38 <X> T_5_1.sp4_v_b_11
 (13 12)  (235 28)  (235 28)  routing T_5_1.sp4_v_t_38 <X> T_5_1.sp4_v_b_11
 (25 12)  (247 28)  (247 28)  routing T_5_1.wire_logic_cluster/lc_2/out <X> T_5_1.lc_trk_g3_2
 (26 12)  (248 28)  (248 28)  routing T_5_1.lc_trk_g3_5 <X> T_5_1.wire_logic_cluster/lc_6/in_0
 (27 12)  (249 28)  (249 28)  routing T_5_1.lc_trk_g1_4 <X> T_5_1.wire_logic_cluster/lc_6/in_1
 (29 12)  (251 28)  (251 28)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (252 28)  (252 28)  routing T_5_1.lc_trk_g1_4 <X> T_5_1.wire_logic_cluster/lc_6/in_1
 (31 12)  (253 28)  (253 28)  routing T_5_1.lc_trk_g2_5 <X> T_5_1.wire_logic_cluster/lc_6/in_3
 (32 12)  (254 28)  (254 28)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (255 28)  (255 28)  routing T_5_1.lc_trk_g2_5 <X> T_5_1.wire_logic_cluster/lc_6/in_3
 (36 12)  (258 28)  (258 28)  LC_6 Logic Functioning bit
 (37 12)  (259 28)  (259 28)  LC_6 Logic Functioning bit
 (38 12)  (260 28)  (260 28)  LC_6 Logic Functioning bit
 (39 12)  (261 28)  (261 28)  LC_6 Logic Functioning bit
 (41 12)  (263 28)  (263 28)  LC_6 Logic Functioning bit
 (43 12)  (265 28)  (265 28)  LC_6 Logic Functioning bit
 (22 13)  (244 29)  (244 29)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (249 29)  (249 29)  routing T_5_1.lc_trk_g3_5 <X> T_5_1.wire_logic_cluster/lc_6/in_0
 (28 13)  (250 29)  (250 29)  routing T_5_1.lc_trk_g3_5 <X> T_5_1.wire_logic_cluster/lc_6/in_0
 (29 13)  (251 29)  (251 29)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (36 13)  (258 29)  (258 29)  LC_6 Logic Functioning bit
 (38 13)  (260 29)  (260 29)  LC_6 Logic Functioning bit
 (0 14)  (222 30)  (222 30)  routing T_5_1.glb_netwk_6 <X> T_5_1.wire_logic_cluster/lc_7/s_r
 (1 14)  (223 30)  (223 30)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (15 14)  (237 30)  (237 30)  routing T_5_1.sp4_v_t_32 <X> T_5_1.lc_trk_g3_5
 (16 14)  (238 30)  (238 30)  routing T_5_1.sp4_v_t_32 <X> T_5_1.lc_trk_g3_5
 (17 14)  (239 30)  (239 30)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (29 14)  (251 30)  (251 30)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (254 30)  (254 30)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (255 30)  (255 30)  routing T_5_1.lc_trk_g2_2 <X> T_5_1.wire_logic_cluster/lc_7/in_3
 (36 14)  (258 30)  (258 30)  LC_7 Logic Functioning bit
 (38 14)  (260 30)  (260 30)  LC_7 Logic Functioning bit
 (42 14)  (264 30)  (264 30)  LC_7 Logic Functioning bit
 (43 14)  (265 30)  (265 30)  LC_7 Logic Functioning bit
 (50 14)  (272 30)  (272 30)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (274 30)  (274 30)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (222 31)  (222 31)  routing T_5_1.glb_netwk_6 <X> T_5_1.wire_logic_cluster/lc_7/s_r
 (31 15)  (253 31)  (253 31)  routing T_5_1.lc_trk_g2_2 <X> T_5_1.wire_logic_cluster/lc_7/in_3
 (36 15)  (258 31)  (258 31)  LC_7 Logic Functioning bit
 (38 15)  (260 31)  (260 31)  LC_7 Logic Functioning bit
 (42 15)  (264 31)  (264 31)  LC_7 Logic Functioning bit
 (43 15)  (265 31)  (265 31)  LC_7 Logic Functioning bit


LogicTile_6_1

 (17 0)  (293 16)  (293 16)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (1 2)  (277 18)  (277 18)  routing T_6_1.glb_netwk_4 <X> T_6_1.wire_logic_cluster/lc_7/clk
 (2 2)  (278 18)  (278 18)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (14 2)  (290 18)  (290 18)  routing T_6_1.wire_logic_cluster/lc_4/out <X> T_6_1.lc_trk_g0_4
 (25 2)  (301 18)  (301 18)  routing T_6_1.sp4_h_r_14 <X> T_6_1.lc_trk_g0_6
 (26 2)  (302 18)  (302 18)  routing T_6_1.lc_trk_g2_7 <X> T_6_1.wire_logic_cluster/lc_1/in_0
 (28 2)  (304 18)  (304 18)  routing T_6_1.lc_trk_g2_6 <X> T_6_1.wire_logic_cluster/lc_1/in_1
 (29 2)  (305 18)  (305 18)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (306 18)  (306 18)  routing T_6_1.lc_trk_g2_6 <X> T_6_1.wire_logic_cluster/lc_1/in_1
 (32 2)  (308 18)  (308 18)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (309 18)  (309 18)  routing T_6_1.lc_trk_g2_2 <X> T_6_1.wire_logic_cluster/lc_1/in_3
 (36 2)  (312 18)  (312 18)  LC_1 Logic Functioning bit
 (40 2)  (316 18)  (316 18)  LC_1 Logic Functioning bit
 (53 2)  (329 18)  (329 18)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (17 3)  (293 19)  (293 19)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (298 19)  (298 19)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (299 19)  (299 19)  routing T_6_1.sp4_h_r_14 <X> T_6_1.lc_trk_g0_6
 (24 3)  (300 19)  (300 19)  routing T_6_1.sp4_h_r_14 <X> T_6_1.lc_trk_g0_6
 (26 3)  (302 19)  (302 19)  routing T_6_1.lc_trk_g2_7 <X> T_6_1.wire_logic_cluster/lc_1/in_0
 (28 3)  (304 19)  (304 19)  routing T_6_1.lc_trk_g2_7 <X> T_6_1.wire_logic_cluster/lc_1/in_0
 (29 3)  (305 19)  (305 19)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (306 19)  (306 19)  routing T_6_1.lc_trk_g2_6 <X> T_6_1.wire_logic_cluster/lc_1/in_1
 (31 3)  (307 19)  (307 19)  routing T_6_1.lc_trk_g2_2 <X> T_6_1.wire_logic_cluster/lc_1/in_3
 (32 3)  (308 19)  (308 19)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (309 19)  (309 19)  routing T_6_1.lc_trk_g3_0 <X> T_6_1.input_2_1
 (34 3)  (310 19)  (310 19)  routing T_6_1.lc_trk_g3_0 <X> T_6_1.input_2_1
 (38 3)  (314 19)  (314 19)  LC_1 Logic Functioning bit
 (42 3)  (318 19)  (318 19)  LC_1 Logic Functioning bit
 (31 4)  (307 20)  (307 20)  routing T_6_1.lc_trk_g2_7 <X> T_6_1.wire_logic_cluster/lc_2/in_3
 (32 4)  (308 20)  (308 20)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (309 20)  (309 20)  routing T_6_1.lc_trk_g2_7 <X> T_6_1.wire_logic_cluster/lc_2/in_3
 (36 4)  (312 20)  (312 20)  LC_2 Logic Functioning bit
 (37 4)  (313 20)  (313 20)  LC_2 Logic Functioning bit
 (31 5)  (307 21)  (307 21)  routing T_6_1.lc_trk_g2_7 <X> T_6_1.wire_logic_cluster/lc_2/in_3
 (32 5)  (308 21)  (308 21)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (309 21)  (309 21)  routing T_6_1.lc_trk_g3_3 <X> T_6_1.input_2_2
 (34 5)  (310 21)  (310 21)  routing T_6_1.lc_trk_g3_3 <X> T_6_1.input_2_2
 (35 5)  (311 21)  (311 21)  routing T_6_1.lc_trk_g3_3 <X> T_6_1.input_2_2
 (36 5)  (312 21)  (312 21)  LC_2 Logic Functioning bit
 (37 5)  (313 21)  (313 21)  LC_2 Logic Functioning bit
 (27 6)  (303 22)  (303 22)  routing T_6_1.lc_trk_g3_5 <X> T_6_1.wire_logic_cluster/lc_3/in_1
 (28 6)  (304 22)  (304 22)  routing T_6_1.lc_trk_g3_5 <X> T_6_1.wire_logic_cluster/lc_3/in_1
 (29 6)  (305 22)  (305 22)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (306 22)  (306 22)  routing T_6_1.lc_trk_g3_5 <X> T_6_1.wire_logic_cluster/lc_3/in_1
 (31 6)  (307 22)  (307 22)  routing T_6_1.lc_trk_g0_4 <X> T_6_1.wire_logic_cluster/lc_3/in_3
 (32 6)  (308 22)  (308 22)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (312 22)  (312 22)  LC_3 Logic Functioning bit
 (38 6)  (314 22)  (314 22)  LC_3 Logic Functioning bit
 (39 6)  (315 22)  (315 22)  LC_3 Logic Functioning bit
 (41 6)  (317 22)  (317 22)  LC_3 Logic Functioning bit
 (42 6)  (318 22)  (318 22)  LC_3 Logic Functioning bit
 (43 6)  (319 22)  (319 22)  LC_3 Logic Functioning bit
 (50 6)  (326 22)  (326 22)  Cascade bit: LH_LC03_inmux02_5

 (29 7)  (305 23)  (305 23)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (38 7)  (314 23)  (314 23)  LC_3 Logic Functioning bit
 (43 7)  (319 23)  (319 23)  LC_3 Logic Functioning bit
 (21 8)  (297 24)  (297 24)  routing T_6_1.sp4_v_t_22 <X> T_6_1.lc_trk_g2_3
 (22 8)  (298 24)  (298 24)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (299 24)  (299 24)  routing T_6_1.sp4_v_t_22 <X> T_6_1.lc_trk_g2_3
 (25 8)  (301 24)  (301 24)  routing T_6_1.rgt_op_2 <X> T_6_1.lc_trk_g2_2
 (27 8)  (303 24)  (303 24)  routing T_6_1.lc_trk_g3_4 <X> T_6_1.wire_logic_cluster/lc_4/in_1
 (28 8)  (304 24)  (304 24)  routing T_6_1.lc_trk_g3_4 <X> T_6_1.wire_logic_cluster/lc_4/in_1
 (29 8)  (305 24)  (305 24)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (306 24)  (306 24)  routing T_6_1.lc_trk_g3_4 <X> T_6_1.wire_logic_cluster/lc_4/in_1
 (31 8)  (307 24)  (307 24)  routing T_6_1.lc_trk_g2_5 <X> T_6_1.wire_logic_cluster/lc_4/in_3
 (32 8)  (308 24)  (308 24)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (309 24)  (309 24)  routing T_6_1.lc_trk_g2_5 <X> T_6_1.wire_logic_cluster/lc_4/in_3
 (42 8)  (318 24)  (318 24)  LC_4 Logic Functioning bit
 (45 8)  (321 24)  (321 24)  LC_4 Logic Functioning bit
 (46 8)  (322 24)  (322 24)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (326 24)  (326 24)  Cascade bit: LH_LC04_inmux02_5

 (21 9)  (297 25)  (297 25)  routing T_6_1.sp4_v_t_22 <X> T_6_1.lc_trk_g2_3
 (22 9)  (298 25)  (298 25)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (300 25)  (300 25)  routing T_6_1.rgt_op_2 <X> T_6_1.lc_trk_g2_2
 (27 9)  (303 25)  (303 25)  routing T_6_1.lc_trk_g3_1 <X> T_6_1.wire_logic_cluster/lc_4/in_0
 (28 9)  (304 25)  (304 25)  routing T_6_1.lc_trk_g3_1 <X> T_6_1.wire_logic_cluster/lc_4/in_0
 (29 9)  (305 25)  (305 25)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (36 9)  (312 25)  (312 25)  LC_4 Logic Functioning bit
 (38 9)  (314 25)  (314 25)  LC_4 Logic Functioning bit
 (43 9)  (319 25)  (319 25)  LC_4 Logic Functioning bit
 (46 9)  (322 25)  (322 25)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (12 10)  (288 26)  (288 26)  routing T_6_1.sp4_h_r_5 <X> T_6_1.sp4_h_l_45
 (15 10)  (291 26)  (291 26)  routing T_6_1.rgt_op_5 <X> T_6_1.lc_trk_g2_5
 (17 10)  (293 26)  (293 26)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (294 26)  (294 26)  routing T_6_1.rgt_op_5 <X> T_6_1.lc_trk_g2_5
 (21 10)  (297 26)  (297 26)  routing T_6_1.wire_logic_cluster/lc_7/out <X> T_6_1.lc_trk_g2_7
 (22 10)  (298 26)  (298 26)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (13 11)  (289 27)  (289 27)  routing T_6_1.sp4_h_r_5 <X> T_6_1.sp4_h_l_45
 (22 11)  (298 27)  (298 27)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (299 27)  (299 27)  routing T_6_1.sp12_v_b_14 <X> T_6_1.lc_trk_g2_6
 (15 12)  (291 28)  (291 28)  routing T_6_1.sp4_h_r_33 <X> T_6_1.lc_trk_g3_1
 (16 12)  (292 28)  (292 28)  routing T_6_1.sp4_h_r_33 <X> T_6_1.lc_trk_g3_1
 (17 12)  (293 28)  (293 28)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (294 28)  (294 28)  routing T_6_1.sp4_h_r_33 <X> T_6_1.lc_trk_g3_1
 (21 12)  (297 28)  (297 28)  routing T_6_1.rgt_op_3 <X> T_6_1.lc_trk_g3_3
 (22 12)  (298 28)  (298 28)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (300 28)  (300 28)  routing T_6_1.rgt_op_3 <X> T_6_1.lc_trk_g3_3
 (26 12)  (302 28)  (302 28)  routing T_6_1.lc_trk_g0_6 <X> T_6_1.wire_logic_cluster/lc_6/in_0
 (29 12)  (305 28)  (305 28)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (308 28)  (308 28)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (309 28)  (309 28)  routing T_6_1.lc_trk_g2_3 <X> T_6_1.wire_logic_cluster/lc_6/in_3
 (36 12)  (312 28)  (312 28)  LC_6 Logic Functioning bit
 (37 12)  (313 28)  (313 28)  LC_6 Logic Functioning bit
 (38 12)  (314 28)  (314 28)  LC_6 Logic Functioning bit
 (42 12)  (318 28)  (318 28)  LC_6 Logic Functioning bit
 (14 13)  (290 29)  (290 29)  routing T_6_1.sp12_v_b_16 <X> T_6_1.lc_trk_g3_0
 (16 13)  (292 29)  (292 29)  routing T_6_1.sp12_v_b_16 <X> T_6_1.lc_trk_g3_0
 (17 13)  (293 29)  (293 29)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (26 13)  (302 29)  (302 29)  routing T_6_1.lc_trk_g0_6 <X> T_6_1.wire_logic_cluster/lc_6/in_0
 (29 13)  (305 29)  (305 29)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (307 29)  (307 29)  routing T_6_1.lc_trk_g2_3 <X> T_6_1.wire_logic_cluster/lc_6/in_3
 (32 13)  (308 29)  (308 29)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (309 29)  (309 29)  routing T_6_1.lc_trk_g3_3 <X> T_6_1.input_2_6
 (34 13)  (310 29)  (310 29)  routing T_6_1.lc_trk_g3_3 <X> T_6_1.input_2_6
 (35 13)  (311 29)  (311 29)  routing T_6_1.lc_trk_g3_3 <X> T_6_1.input_2_6
 (36 13)  (312 29)  (312 29)  LC_6 Logic Functioning bit
 (38 13)  (314 29)  (314 29)  LC_6 Logic Functioning bit
 (39 13)  (315 29)  (315 29)  LC_6 Logic Functioning bit
 (40 13)  (316 29)  (316 29)  LC_6 Logic Functioning bit
 (14 14)  (290 30)  (290 30)  routing T_6_1.wire_logic_cluster/lc_4/out <X> T_6_1.lc_trk_g3_4
 (15 14)  (291 30)  (291 30)  routing T_6_1.sp4_v_t_32 <X> T_6_1.lc_trk_g3_5
 (16 14)  (292 30)  (292 30)  routing T_6_1.sp4_v_t_32 <X> T_6_1.lc_trk_g3_5
 (17 14)  (293 30)  (293 30)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (26 14)  (302 30)  (302 30)  routing T_6_1.lc_trk_g2_5 <X> T_6_1.wire_logic_cluster/lc_7/in_0
 (27 14)  (303 30)  (303 30)  routing T_6_1.lc_trk_g3_1 <X> T_6_1.wire_logic_cluster/lc_7/in_1
 (28 14)  (304 30)  (304 30)  routing T_6_1.lc_trk_g3_1 <X> T_6_1.wire_logic_cluster/lc_7/in_1
 (29 14)  (305 30)  (305 30)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (307 30)  (307 30)  routing T_6_1.lc_trk_g0_6 <X> T_6_1.wire_logic_cluster/lc_7/in_3
 (32 14)  (308 30)  (308 30)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (37 14)  (313 30)  (313 30)  LC_7 Logic Functioning bit
 (42 14)  (318 30)  (318 30)  LC_7 Logic Functioning bit
 (45 14)  (321 30)  (321 30)  LC_7 Logic Functioning bit
 (46 14)  (322 30)  (322 30)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (50 14)  (326 30)  (326 30)  Cascade bit: LH_LC07_inmux02_5

 (17 15)  (293 31)  (293 31)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (28 15)  (304 31)  (304 31)  routing T_6_1.lc_trk_g2_5 <X> T_6_1.wire_logic_cluster/lc_7/in_0
 (29 15)  (305 31)  (305 31)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (307 31)  (307 31)  routing T_6_1.lc_trk_g0_6 <X> T_6_1.wire_logic_cluster/lc_7/in_3
 (37 15)  (313 31)  (313 31)  LC_7 Logic Functioning bit
 (39 15)  (315 31)  (315 31)  LC_7 Logic Functioning bit
 (46 15)  (322 31)  (322 31)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_7_1

 (3 0)  (337 16)  (337 16)  routing T_7_1.sp12_v_t_23 <X> T_7_1.sp12_v_b_0
 (17 0)  (351 16)  (351 16)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (18 1)  (352 17)  (352 17)  routing T_7_1.sp4_r_v_b_34 <X> T_7_1.lc_trk_g0_1
 (1 2)  (335 18)  (335 18)  routing T_7_1.glb_netwk_4 <X> T_7_1.wire_logic_cluster/lc_7/clk
 (2 2)  (336 18)  (336 18)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (28 2)  (362 18)  (362 18)  routing T_7_1.lc_trk_g2_2 <X> T_7_1.wire_logic_cluster/lc_1/in_1
 (29 2)  (363 18)  (363 18)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (365 18)  (365 18)  routing T_7_1.lc_trk_g2_6 <X> T_7_1.wire_logic_cluster/lc_1/in_3
 (32 2)  (366 18)  (366 18)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (367 18)  (367 18)  routing T_7_1.lc_trk_g2_6 <X> T_7_1.wire_logic_cluster/lc_1/in_3
 (36 2)  (370 18)  (370 18)  LC_1 Logic Functioning bit
 (39 2)  (373 18)  (373 18)  LC_1 Logic Functioning bit
 (41 2)  (375 18)  (375 18)  LC_1 Logic Functioning bit
 (43 2)  (377 18)  (377 18)  LC_1 Logic Functioning bit
 (8 3)  (342 19)  (342 19)  routing T_7_1.sp4_h_r_7 <X> T_7_1.sp4_v_t_36
 (9 3)  (343 19)  (343 19)  routing T_7_1.sp4_h_r_7 <X> T_7_1.sp4_v_t_36
 (10 3)  (344 19)  (344 19)  routing T_7_1.sp4_h_r_7 <X> T_7_1.sp4_v_t_36
 (27 3)  (361 19)  (361 19)  routing T_7_1.lc_trk_g3_0 <X> T_7_1.wire_logic_cluster/lc_1/in_0
 (28 3)  (362 19)  (362 19)  routing T_7_1.lc_trk_g3_0 <X> T_7_1.wire_logic_cluster/lc_1/in_0
 (29 3)  (363 19)  (363 19)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (364 19)  (364 19)  routing T_7_1.lc_trk_g2_2 <X> T_7_1.wire_logic_cluster/lc_1/in_1
 (31 3)  (365 19)  (365 19)  routing T_7_1.lc_trk_g2_6 <X> T_7_1.wire_logic_cluster/lc_1/in_3
 (32 3)  (366 19)  (366 19)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (37 3)  (371 19)  (371 19)  LC_1 Logic Functioning bit
 (39 3)  (373 19)  (373 19)  LC_1 Logic Functioning bit
 (41 3)  (375 19)  (375 19)  LC_1 Logic Functioning bit
 (42 3)  (376 19)  (376 19)  LC_1 Logic Functioning bit
 (11 4)  (345 20)  (345 20)  routing T_7_1.sp4_v_t_39 <X> T_7_1.sp4_v_b_5
 (28 4)  (362 20)  (362 20)  routing T_7_1.lc_trk_g2_1 <X> T_7_1.wire_logic_cluster/lc_2/in_1
 (29 4)  (363 20)  (363 20)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (365 20)  (365 20)  routing T_7_1.lc_trk_g2_5 <X> T_7_1.wire_logic_cluster/lc_2/in_3
 (32 4)  (366 20)  (366 20)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (367 20)  (367 20)  routing T_7_1.lc_trk_g2_5 <X> T_7_1.wire_logic_cluster/lc_2/in_3
 (42 4)  (376 20)  (376 20)  LC_2 Logic Functioning bit
 (45 4)  (379 20)  (379 20)  LC_2 Logic Functioning bit
 (50 4)  (384 20)  (384 20)  Cascade bit: LH_LC02_inmux02_5

 (12 5)  (346 21)  (346 21)  routing T_7_1.sp4_v_t_39 <X> T_7_1.sp4_v_b_5
 (26 5)  (360 21)  (360 21)  routing T_7_1.lc_trk_g2_2 <X> T_7_1.wire_logic_cluster/lc_2/in_0
 (28 5)  (362 21)  (362 21)  routing T_7_1.lc_trk_g2_2 <X> T_7_1.wire_logic_cluster/lc_2/in_0
 (29 5)  (363 21)  (363 21)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (37 5)  (371 21)  (371 21)  LC_2 Logic Functioning bit
 (39 5)  (373 21)  (373 21)  LC_2 Logic Functioning bit
 (42 5)  (376 21)  (376 21)  LC_2 Logic Functioning bit
 (47 5)  (381 21)  (381 21)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (16 6)  (350 22)  (350 22)  routing T_7_1.sp4_v_b_5 <X> T_7_1.lc_trk_g1_5
 (17 6)  (351 22)  (351 22)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (352 22)  (352 22)  routing T_7_1.sp4_v_b_5 <X> T_7_1.lc_trk_g1_5
 (28 6)  (362 22)  (362 22)  routing T_7_1.lc_trk_g2_2 <X> T_7_1.wire_logic_cluster/lc_3/in_1
 (29 6)  (363 22)  (363 22)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (365 22)  (365 22)  routing T_7_1.lc_trk_g2_6 <X> T_7_1.wire_logic_cluster/lc_3/in_3
 (32 6)  (366 22)  (366 22)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (367 22)  (367 22)  routing T_7_1.lc_trk_g2_6 <X> T_7_1.wire_logic_cluster/lc_3/in_3
 (36 6)  (370 22)  (370 22)  LC_3 Logic Functioning bit
 (38 6)  (372 22)  (372 22)  LC_3 Logic Functioning bit
 (22 7)  (356 23)  (356 23)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (359 23)  (359 23)  routing T_7_1.sp4_r_v_b_30 <X> T_7_1.lc_trk_g1_6
 (30 7)  (364 23)  (364 23)  routing T_7_1.lc_trk_g2_2 <X> T_7_1.wire_logic_cluster/lc_3/in_1
 (31 7)  (365 23)  (365 23)  routing T_7_1.lc_trk_g2_6 <X> T_7_1.wire_logic_cluster/lc_3/in_3
 (36 7)  (370 23)  (370 23)  LC_3 Logic Functioning bit
 (38 7)  (372 23)  (372 23)  LC_3 Logic Functioning bit
 (17 8)  (351 24)  (351 24)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (25 8)  (359 24)  (359 24)  routing T_7_1.wire_logic_cluster/lc_2/out <X> T_7_1.lc_trk_g2_2
 (15 9)  (349 25)  (349 25)  routing T_7_1.sp4_v_t_29 <X> T_7_1.lc_trk_g2_0
 (16 9)  (350 25)  (350 25)  routing T_7_1.sp4_v_t_29 <X> T_7_1.lc_trk_g2_0
 (17 9)  (351 25)  (351 25)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (356 25)  (356 25)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (17 10)  (351 26)  (351 26)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (352 26)  (352 26)  routing T_7_1.wire_logic_cluster/lc_5/out <X> T_7_1.lc_trk_g2_5
 (25 10)  (359 26)  (359 26)  routing T_7_1.wire_logic_cluster/lc_6/out <X> T_7_1.lc_trk_g2_6
 (27 10)  (361 26)  (361 26)  routing T_7_1.lc_trk_g1_5 <X> T_7_1.wire_logic_cluster/lc_5/in_1
 (29 10)  (363 26)  (363 26)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (364 26)  (364 26)  routing T_7_1.lc_trk_g1_5 <X> T_7_1.wire_logic_cluster/lc_5/in_1
 (32 10)  (366 26)  (366 26)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (367 26)  (367 26)  routing T_7_1.lc_trk_g2_0 <X> T_7_1.wire_logic_cluster/lc_5/in_3
 (37 10)  (371 26)  (371 26)  LC_5 Logic Functioning bit
 (39 10)  (373 26)  (373 26)  LC_5 Logic Functioning bit
 (22 11)  (356 27)  (356 27)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (37 11)  (371 27)  (371 27)  LC_5 Logic Functioning bit
 (39 11)  (373 27)  (373 27)  LC_5 Logic Functioning bit
 (14 12)  (348 28)  (348 28)  routing T_7_1.sp12_v_b_0 <X> T_7_1.lc_trk_g3_0
 (26 12)  (360 28)  (360 28)  routing T_7_1.lc_trk_g2_6 <X> T_7_1.wire_logic_cluster/lc_6/in_0
 (28 12)  (362 28)  (362 28)  routing T_7_1.lc_trk_g2_1 <X> T_7_1.wire_logic_cluster/lc_6/in_1
 (29 12)  (363 28)  (363 28)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (365 28)  (365 28)  routing T_7_1.lc_trk_g1_6 <X> T_7_1.wire_logic_cluster/lc_6/in_3
 (32 12)  (366 28)  (366 28)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (368 28)  (368 28)  routing T_7_1.lc_trk_g1_6 <X> T_7_1.wire_logic_cluster/lc_6/in_3
 (39 12)  (373 28)  (373 28)  LC_6 Logic Functioning bit
 (45 12)  (379 28)  (379 28)  LC_6 Logic Functioning bit
 (50 12)  (384 28)  (384 28)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (348 29)  (348 29)  routing T_7_1.sp12_v_b_0 <X> T_7_1.lc_trk_g3_0
 (15 13)  (349 29)  (349 29)  routing T_7_1.sp12_v_b_0 <X> T_7_1.lc_trk_g3_0
 (17 13)  (351 29)  (351 29)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0
 (26 13)  (360 29)  (360 29)  routing T_7_1.lc_trk_g2_6 <X> T_7_1.wire_logic_cluster/lc_6/in_0
 (28 13)  (362 29)  (362 29)  routing T_7_1.lc_trk_g2_6 <X> T_7_1.wire_logic_cluster/lc_6/in_0
 (29 13)  (363 29)  (363 29)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (365 29)  (365 29)  routing T_7_1.lc_trk_g1_6 <X> T_7_1.wire_logic_cluster/lc_6/in_3
 (37 13)  (371 29)  (371 29)  LC_6 Logic Functioning bit
 (39 13)  (373 29)  (373 29)  LC_6 Logic Functioning bit
 (42 13)  (376 29)  (376 29)  LC_6 Logic Functioning bit
 (51 13)  (385 29)  (385 29)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17


LogicTile_8_1

 (22 0)  (410 16)  (410 16)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (25 0)  (413 16)  (413 16)  routing T_8_1.lft_op_2 <X> T_8_1.lc_trk_g0_2
 (21 1)  (409 17)  (409 17)  routing T_8_1.sp4_r_v_b_32 <X> T_8_1.lc_trk_g0_3
 (22 1)  (410 17)  (410 17)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (412 17)  (412 17)  routing T_8_1.lft_op_2 <X> T_8_1.lc_trk_g0_2
 (27 2)  (415 18)  (415 18)  routing T_8_1.lc_trk_g3_3 <X> T_8_1.wire_logic_cluster/lc_1/in_1
 (28 2)  (416 18)  (416 18)  routing T_8_1.lc_trk_g3_3 <X> T_8_1.wire_logic_cluster/lc_1/in_1
 (29 2)  (417 18)  (417 18)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (419 18)  (419 18)  routing T_8_1.lc_trk_g3_5 <X> T_8_1.wire_logic_cluster/lc_1/in_3
 (32 2)  (420 18)  (420 18)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (421 18)  (421 18)  routing T_8_1.lc_trk_g3_5 <X> T_8_1.wire_logic_cluster/lc_1/in_3
 (34 2)  (422 18)  (422 18)  routing T_8_1.lc_trk_g3_5 <X> T_8_1.wire_logic_cluster/lc_1/in_3
 (35 2)  (423 18)  (423 18)  routing T_8_1.lc_trk_g2_5 <X> T_8_1.input_2_1
 (36 2)  (424 18)  (424 18)  LC_1 Logic Functioning bit
 (40 2)  (428 18)  (428 18)  LC_1 Logic Functioning bit
 (46 2)  (434 18)  (434 18)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (26 3)  (414 19)  (414 19)  routing T_8_1.lc_trk_g3_2 <X> T_8_1.wire_logic_cluster/lc_1/in_0
 (27 3)  (415 19)  (415 19)  routing T_8_1.lc_trk_g3_2 <X> T_8_1.wire_logic_cluster/lc_1/in_0
 (28 3)  (416 19)  (416 19)  routing T_8_1.lc_trk_g3_2 <X> T_8_1.wire_logic_cluster/lc_1/in_0
 (29 3)  (417 19)  (417 19)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (418 19)  (418 19)  routing T_8_1.lc_trk_g3_3 <X> T_8_1.wire_logic_cluster/lc_1/in_1
 (32 3)  (420 19)  (420 19)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (421 19)  (421 19)  routing T_8_1.lc_trk_g2_5 <X> T_8_1.input_2_1
 (38 3)  (426 19)  (426 19)  LC_1 Logic Functioning bit
 (42 3)  (430 19)  (430 19)  LC_1 Logic Functioning bit
 (27 4)  (415 20)  (415 20)  routing T_8_1.lc_trk_g3_0 <X> T_8_1.wire_logic_cluster/lc_2/in_1
 (28 4)  (416 20)  (416 20)  routing T_8_1.lc_trk_g3_0 <X> T_8_1.wire_logic_cluster/lc_2/in_1
 (29 4)  (417 20)  (417 20)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (419 20)  (419 20)  routing T_8_1.lc_trk_g1_6 <X> T_8_1.wire_logic_cluster/lc_2/in_3
 (32 4)  (420 20)  (420 20)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (422 20)  (422 20)  routing T_8_1.lc_trk_g1_6 <X> T_8_1.wire_logic_cluster/lc_2/in_3
 (35 4)  (423 20)  (423 20)  routing T_8_1.lc_trk_g2_6 <X> T_8_1.input_2_2
 (26 5)  (414 21)  (414 21)  routing T_8_1.lc_trk_g0_2 <X> T_8_1.wire_logic_cluster/lc_2/in_0
 (29 5)  (417 21)  (417 21)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (419 21)  (419 21)  routing T_8_1.lc_trk_g1_6 <X> T_8_1.wire_logic_cluster/lc_2/in_3
 (32 5)  (420 21)  (420 21)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (421 21)  (421 21)  routing T_8_1.lc_trk_g2_6 <X> T_8_1.input_2_2
 (35 5)  (423 21)  (423 21)  routing T_8_1.lc_trk_g2_6 <X> T_8_1.input_2_2
 (38 5)  (426 21)  (426 21)  LC_2 Logic Functioning bit
 (53 5)  (441 21)  (441 21)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (25 6)  (413 22)  (413 22)  routing T_8_1.lft_op_6 <X> T_8_1.lc_trk_g1_6
 (22 7)  (410 23)  (410 23)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (412 23)  (412 23)  routing T_8_1.lft_op_6 <X> T_8_1.lc_trk_g1_6
 (22 9)  (410 25)  (410 25)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (412 25)  (412 25)  routing T_8_1.tnr_op_2 <X> T_8_1.lc_trk_g2_2
 (15 10)  (403 26)  (403 26)  routing T_8_1.sp4_v_t_32 <X> T_8_1.lc_trk_g2_5
 (16 10)  (404 26)  (404 26)  routing T_8_1.sp4_v_t_32 <X> T_8_1.lc_trk_g2_5
 (17 10)  (405 26)  (405 26)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (25 10)  (413 26)  (413 26)  routing T_8_1.sp4_h_r_38 <X> T_8_1.lc_trk_g2_6
 (22 11)  (410 27)  (410 27)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (411 27)  (411 27)  routing T_8_1.sp4_h_r_38 <X> T_8_1.lc_trk_g2_6
 (24 11)  (412 27)  (412 27)  routing T_8_1.sp4_h_r_38 <X> T_8_1.lc_trk_g2_6
 (6 12)  (394 28)  (394 28)  routing T_8_1.sp4_v_t_43 <X> T_8_1.sp4_v_b_9
 (14 12)  (402 28)  (402 28)  routing T_8_1.sp4_h_l_21 <X> T_8_1.lc_trk_g3_0
 (21 12)  (409 28)  (409 28)  routing T_8_1.sp4_v_t_14 <X> T_8_1.lc_trk_g3_3
 (22 12)  (410 28)  (410 28)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (411 28)  (411 28)  routing T_8_1.sp4_v_t_14 <X> T_8_1.lc_trk_g3_3
 (26 12)  (414 28)  (414 28)  routing T_8_1.lc_trk_g3_5 <X> T_8_1.wire_logic_cluster/lc_6/in_0
 (27 12)  (415 28)  (415 28)  routing T_8_1.lc_trk_g3_4 <X> T_8_1.wire_logic_cluster/lc_6/in_1
 (28 12)  (416 28)  (416 28)  routing T_8_1.lc_trk_g3_4 <X> T_8_1.wire_logic_cluster/lc_6/in_1
 (29 12)  (417 28)  (417 28)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (418 28)  (418 28)  routing T_8_1.lc_trk_g3_4 <X> T_8_1.wire_logic_cluster/lc_6/in_1
 (32 12)  (420 28)  (420 28)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (37 12)  (425 28)  (425 28)  LC_6 Logic Functioning bit
 (52 12)  (440 28)  (440 28)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (5 13)  (393 29)  (393 29)  routing T_8_1.sp4_v_t_43 <X> T_8_1.sp4_v_b_9
 (15 13)  (403 29)  (403 29)  routing T_8_1.sp4_h_l_21 <X> T_8_1.lc_trk_g3_0
 (16 13)  (404 29)  (404 29)  routing T_8_1.sp4_h_l_21 <X> T_8_1.lc_trk_g3_0
 (17 13)  (405 29)  (405 29)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (410 29)  (410 29)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (412 29)  (412 29)  routing T_8_1.tnr_op_2 <X> T_8_1.lc_trk_g3_2
 (27 13)  (415 29)  (415 29)  routing T_8_1.lc_trk_g3_5 <X> T_8_1.wire_logic_cluster/lc_6/in_0
 (28 13)  (416 29)  (416 29)  routing T_8_1.lc_trk_g3_5 <X> T_8_1.wire_logic_cluster/lc_6/in_0
 (29 13)  (417 29)  (417 29)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (419 29)  (419 29)  routing T_8_1.lc_trk_g0_3 <X> T_8_1.wire_logic_cluster/lc_6/in_3
 (32 13)  (420 29)  (420 29)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (421 29)  (421 29)  routing T_8_1.lc_trk_g2_2 <X> T_8_1.input_2_6
 (35 13)  (423 29)  (423 29)  routing T_8_1.lc_trk_g2_2 <X> T_8_1.input_2_6
 (5 14)  (393 30)  (393 30)  routing T_8_1.sp4_v_b_9 <X> T_8_1.sp4_h_l_44
 (14 14)  (402 30)  (402 30)  routing T_8_1.rgt_op_4 <X> T_8_1.lc_trk_g3_4
 (15 14)  (403 30)  (403 30)  routing T_8_1.tnr_op_5 <X> T_8_1.lc_trk_g3_5
 (17 14)  (405 30)  (405 30)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (15 15)  (403 31)  (403 31)  routing T_8_1.rgt_op_4 <X> T_8_1.lc_trk_g3_4
 (17 15)  (405 31)  (405 31)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_9_1

 (14 0)  (456 16)  (456 16)  routing T_9_1.wire_logic_cluster/lc_0/out <X> T_9_1.lc_trk_g0_0
 (28 0)  (470 16)  (470 16)  routing T_9_1.lc_trk_g2_1 <X> T_9_1.wire_logic_cluster/lc_0/in_1
 (29 0)  (471 16)  (471 16)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (474 16)  (474 16)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (476 16)  (476 16)  routing T_9_1.lc_trk_g1_0 <X> T_9_1.wire_logic_cluster/lc_0/in_3
 (38 0)  (480 16)  (480 16)  LC_0 Logic Functioning bit
 (39 0)  (481 16)  (481 16)  LC_0 Logic Functioning bit
 (41 0)  (483 16)  (483 16)  LC_0 Logic Functioning bit
 (45 0)  (487 16)  (487 16)  LC_0 Logic Functioning bit
 (17 1)  (459 17)  (459 17)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (471 17)  (471 17)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (474 17)  (474 17)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (475 17)  (475 17)  routing T_9_1.lc_trk_g3_1 <X> T_9_1.input_2_0
 (34 1)  (476 17)  (476 17)  routing T_9_1.lc_trk_g3_1 <X> T_9_1.input_2_0
 (39 1)  (481 17)  (481 17)  LC_0 Logic Functioning bit
 (51 1)  (493 17)  (493 17)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (1 2)  (443 18)  (443 18)  routing T_9_1.glb_netwk_4 <X> T_9_1.wire_logic_cluster/lc_7/clk
 (2 2)  (444 18)  (444 18)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (14 2)  (456 18)  (456 18)  routing T_9_1.wire_logic_cluster/lc_4/out <X> T_9_1.lc_trk_g0_4
 (29 2)  (471 18)  (471 18)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (473 18)  (473 18)  routing T_9_1.lc_trk_g1_5 <X> T_9_1.wire_logic_cluster/lc_1/in_3
 (32 2)  (474 18)  (474 18)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (476 18)  (476 18)  routing T_9_1.lc_trk_g1_5 <X> T_9_1.wire_logic_cluster/lc_1/in_3
 (36 2)  (478 18)  (478 18)  LC_1 Logic Functioning bit
 (38 2)  (480 18)  (480 18)  LC_1 Logic Functioning bit
 (17 3)  (459 19)  (459 19)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (36 3)  (478 19)  (478 19)  LC_1 Logic Functioning bit
 (38 3)  (480 19)  (480 19)  LC_1 Logic Functioning bit
 (32 4)  (474 20)  (474 20)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (476 20)  (476 20)  routing T_9_1.lc_trk_g1_2 <X> T_9_1.wire_logic_cluster/lc_2/in_3
 (36 4)  (478 20)  (478 20)  LC_2 Logic Functioning bit
 (37 4)  (479 20)  (479 20)  LC_2 Logic Functioning bit
 (50 4)  (492 20)  (492 20)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (456 21)  (456 21)  routing T_9_1.top_op_0 <X> T_9_1.lc_trk_g1_0
 (15 5)  (457 21)  (457 21)  routing T_9_1.top_op_0 <X> T_9_1.lc_trk_g1_0
 (17 5)  (459 21)  (459 21)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (22 5)  (464 21)  (464 21)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (466 21)  (466 21)  routing T_9_1.top_op_2 <X> T_9_1.lc_trk_g1_2
 (25 5)  (467 21)  (467 21)  routing T_9_1.top_op_2 <X> T_9_1.lc_trk_g1_2
 (31 5)  (473 21)  (473 21)  routing T_9_1.lc_trk_g1_2 <X> T_9_1.wire_logic_cluster/lc_2/in_3
 (36 5)  (478 21)  (478 21)  LC_2 Logic Functioning bit
 (37 5)  (479 21)  (479 21)  LC_2 Logic Functioning bit
 (15 6)  (457 22)  (457 22)  routing T_9_1.top_op_5 <X> T_9_1.lc_trk_g1_5
 (17 6)  (459 22)  (459 22)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (26 6)  (468 22)  (468 22)  routing T_9_1.lc_trk_g3_6 <X> T_9_1.wire_logic_cluster/lc_3/in_0
 (27 6)  (469 22)  (469 22)  routing T_9_1.lc_trk_g3_3 <X> T_9_1.wire_logic_cluster/lc_3/in_1
 (28 6)  (470 22)  (470 22)  routing T_9_1.lc_trk_g3_3 <X> T_9_1.wire_logic_cluster/lc_3/in_1
 (29 6)  (471 22)  (471 22)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (473 22)  (473 22)  routing T_9_1.lc_trk_g0_4 <X> T_9_1.wire_logic_cluster/lc_3/in_3
 (32 6)  (474 22)  (474 22)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (478 22)  (478 22)  LC_3 Logic Functioning bit
 (38 6)  (480 22)  (480 22)  LC_3 Logic Functioning bit
 (39 6)  (481 22)  (481 22)  LC_3 Logic Functioning bit
 (41 6)  (483 22)  (483 22)  LC_3 Logic Functioning bit
 (42 6)  (484 22)  (484 22)  LC_3 Logic Functioning bit
 (43 6)  (485 22)  (485 22)  LC_3 Logic Functioning bit
 (50 6)  (492 22)  (492 22)  Cascade bit: LH_LC03_inmux02_5

 (18 7)  (460 23)  (460 23)  routing T_9_1.top_op_5 <X> T_9_1.lc_trk_g1_5
 (26 7)  (468 23)  (468 23)  routing T_9_1.lc_trk_g3_6 <X> T_9_1.wire_logic_cluster/lc_3/in_0
 (27 7)  (469 23)  (469 23)  routing T_9_1.lc_trk_g3_6 <X> T_9_1.wire_logic_cluster/lc_3/in_0
 (28 7)  (470 23)  (470 23)  routing T_9_1.lc_trk_g3_6 <X> T_9_1.wire_logic_cluster/lc_3/in_0
 (29 7)  (471 23)  (471 23)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (472 23)  (472 23)  routing T_9_1.lc_trk_g3_3 <X> T_9_1.wire_logic_cluster/lc_3/in_1
 (38 7)  (480 23)  (480 23)  LC_3 Logic Functioning bit
 (43 7)  (485 23)  (485 23)  LC_3 Logic Functioning bit
 (17 8)  (459 24)  (459 24)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (27 8)  (469 24)  (469 24)  routing T_9_1.lc_trk_g3_4 <X> T_9_1.wire_logic_cluster/lc_4/in_1
 (28 8)  (470 24)  (470 24)  routing T_9_1.lc_trk_g3_4 <X> T_9_1.wire_logic_cluster/lc_4/in_1
 (29 8)  (471 24)  (471 24)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (472 24)  (472 24)  routing T_9_1.lc_trk_g3_4 <X> T_9_1.wire_logic_cluster/lc_4/in_1
 (32 8)  (474 24)  (474 24)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (475 24)  (475 24)  routing T_9_1.lc_trk_g2_1 <X> T_9_1.wire_logic_cluster/lc_4/in_3
 (42 8)  (484 24)  (484 24)  LC_4 Logic Functioning bit
 (45 8)  (487 24)  (487 24)  LC_4 Logic Functioning bit
 (48 8)  (490 24)  (490 24)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (492 24)  (492 24)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (460 25)  (460 25)  routing T_9_1.sp4_r_v_b_33 <X> T_9_1.lc_trk_g2_1
 (27 9)  (469 25)  (469 25)  routing T_9_1.lc_trk_g3_1 <X> T_9_1.wire_logic_cluster/lc_4/in_0
 (28 9)  (470 25)  (470 25)  routing T_9_1.lc_trk_g3_1 <X> T_9_1.wire_logic_cluster/lc_4/in_0
 (29 9)  (471 25)  (471 25)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (36 9)  (478 25)  (478 25)  LC_4 Logic Functioning bit
 (38 9)  (480 25)  (480 25)  LC_4 Logic Functioning bit
 (43 9)  (485 25)  (485 25)  LC_4 Logic Functioning bit
 (47 9)  (489 25)  (489 25)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (16 12)  (458 28)  (458 28)  routing T_9_1.sp4_v_b_33 <X> T_9_1.lc_trk_g3_1
 (17 12)  (459 28)  (459 28)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (460 28)  (460 28)  routing T_9_1.sp4_v_b_33 <X> T_9_1.lc_trk_g3_1
 (22 12)  (464 28)  (464 28)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (18 13)  (460 29)  (460 29)  routing T_9_1.sp4_v_b_33 <X> T_9_1.lc_trk_g3_1
 (21 13)  (463 29)  (463 29)  routing T_9_1.sp4_r_v_b_43 <X> T_9_1.lc_trk_g3_3
 (14 14)  (456 30)  (456 30)  routing T_9_1.wire_logic_cluster/lc_4/out <X> T_9_1.lc_trk_g3_4
 (25 14)  (467 30)  (467 30)  routing T_9_1.sp4_v_b_30 <X> T_9_1.lc_trk_g3_6
 (17 15)  (459 31)  (459 31)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (464 31)  (464 31)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (465 31)  (465 31)  routing T_9_1.sp4_v_b_30 <X> T_9_1.lc_trk_g3_6


RAM_Tile_10_1

 (7 1)  (503 17)  (503 17)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_1

 (3 6)  (649 22)  (649 22)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 25)  (649 25)  IO control bit: BIORIGHT_IE_0



IO_Tile_1_0

 (3 6)  (45 8)  (45 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (45 6)  (45 6)  IO control bit: BIODOWN_IE_0



IO_Tile_2_0

 (14 4)  (108 11)  (108 11)  routing T_2_0.lc_trk_g1_2 <X> T_2_0.fabout
 (15 4)  (109 11)  (109 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_2 fabout
 (14 5)  (108 10)  (108 10)  routing T_2_0.lc_trk_g1_2 <X> T_2_0.fabout
 (3 6)  (99 8)  (99 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (99 6)  (99 6)  IO control bit: BIODOWN_IE_0

 (4 10)  (88 4)  (88 4)  routing T_2_0.span4_horz_r_10 <X> T_2_0.lc_trk_g1_2
 (5 11)  (89 5)  (89 5)  routing T_2_0.span4_horz_r_10 <X> T_2_0.lc_trk_g1_2
 (7 11)  (91 5)  (91 5)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_r_10 lc_trk_g1_2


IO_Tile_3_0

 (3 6)  (153 8)  (153 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (153 6)  (153 6)  IO control bit: BIODOWN_IE_0



IO_Tile_4_0

 (3 6)  (195 8)  (195 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (195 6)  (195 6)  IO control bit: BIODOWN_IE_0



IO_Tile_5_0

 (3 6)  (249 8)  (249 8)  IO control bit: BIODOWN_IE_1

 (11 7)  (255 9)  (255 9)  routing T_5_0.span4_vert_13 <X> T_5_0.span4_vert_37
 (12 7)  (256 9)  (256 9)  routing T_5_0.span4_vert_13 <X> T_5_0.span4_vert_37
 (3 9)  (249 6)  (249 6)  IO control bit: BIODOWN_IE_0



IO_Tile_6_0

 (3 6)  (303 8)  (303 8)  IO control bit: GIODOWN1_IE_1

 (16 8)  (280 7)  (280 7)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 13)  (281 2)  (281 2)  IOB_1 IO Functioning bit


IO_Tile_7_0

 (3 6)  (361 8)  (361 8)  IO control bit: GIODOWN0_IE_1

 (3 9)  (361 6)  (361 6)  IO control bit: GIODOWN0_IE_0

 (11 13)  (367 2)  (367 2)  routing T_7_0.span4_vert_19 <X> T_7_0.span4_vert_43
 (12 13)  (368 2)  (368 2)  routing T_7_0.span4_vert_19 <X> T_7_0.span4_vert_43


IO_Tile_8_0

 (3 6)  (415 8)  (415 8)  IO control bit: IODOWN_IE_1

 (3 9)  (415 6)  (415 6)  IO control bit: IODOWN_IE_0



IO_Tile_9_0

 (3 6)  (469 8)  (469 8)  IO control bit: IODOWN_IE_1

 (3 9)  (469 6)  (469 6)  IO control bit: IODOWN_IE_0



IO_Tile_10_0

 (3 6)  (523 8)  (523 8)  IO control bit: IODOWN_IE_1

 (3 9)  (523 6)  (523 6)  IO control bit: IODOWN_IE_0



IO_Tile_11_0

 (3 6)  (565 8)  (565 8)  IO control bit: IODOWN_IE_1

 (3 9)  (565 6)  (565 6)  IO control bit: IODOWN_IE_0



IO_Tile_12_0

 (3 6)  (619 8)  (619 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (619 6)  (619 6)  IO control bit: BIODOWN_IE_0


