
+define+TARGET_CV64A6_IMAFDC_SV39
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/apb-9bfb541b168c4f61/include
+incdir+/repo/hw/ip/reqrsp_interface/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/include
+incdir+/repo/hw/ip/snitch/include
+incdir+/repo/hw/ip/tcdm_interface/include
+incdir+/repo/hw/ip/mem_interface/include
+incdir+/repo/hw/ip/snitch_ssr/include
/repo/hw/system/snitch_cluster/.bender/git/checkouts/tech_cells_generic-915802181d7b6e9c/src/rtl/tc_sram.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/tech_cells_generic-915802181d7b6e9c/src/rtl/tc_sram_impl.sv

+define+TARGET_CV64A6_IMAFDC_SV39
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/apb-9bfb541b168c4f61/include
+incdir+/repo/hw/ip/reqrsp_interface/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/include
+incdir+/repo/hw/ip/snitch/include
+incdir+/repo/hw/ip/tcdm_interface/include
+incdir+/repo/hw/ip/mem_interface/include
+incdir+/repo/hw/ip/snitch_ssr/include
/repo/hw/system/snitch_cluster/.bender/git/checkouts/tech_cells_generic-915802181d7b6e9c/src/rtl/tc_clk.sv

+define+TARGET_CV64A6_IMAFDC_SV39
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/apb-9bfb541b168c4f61/include
+incdir+/repo/hw/ip/reqrsp_interface/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/include
+incdir+/repo/hw/ip/snitch/include
+incdir+/repo/hw/ip/tcdm_interface/include
+incdir+/repo/hw/ip/mem_interface/include
+incdir+/repo/hw/ip/snitch_ssr/include
/repo/hw/system/snitch_cluster/.bender/git/checkouts/tech_cells_generic-915802181d7b6e9c/src/deprecated/pulp_clock_gating_async.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/tech_cells_generic-915802181d7b6e9c/src/deprecated/cluster_clk_cells.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/tech_cells_generic-915802181d7b6e9c/src/deprecated/pulp_clk_cells.sv

+define+TARGET_CV64A6_IMAFDC_SV39
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/apb-9bfb541b168c4f61/include
+incdir+/repo/hw/ip/reqrsp_interface/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/include
+incdir+/repo/hw/ip/snitch/include
+incdir+/repo/hw/ip/tcdm_interface/include
+incdir+/repo/hw/ip/mem_interface/include
+incdir+/repo/hw/ip/snitch_ssr/include
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/binary_to_gray.sv

+define+TARGET_CV64A6_IMAFDC_SV39
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/apb-9bfb541b168c4f61/include
+incdir+/repo/hw/ip/reqrsp_interface/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/include
+incdir+/repo/hw/ip/snitch/include
+incdir+/repo/hw/ip/tcdm_interface/include
+incdir+/repo/hw/ip/mem_interface/include
+incdir+/repo/hw/ip/snitch_ssr/include
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/cb_filter_pkg.sv

+define+TARGET_CV64A6_IMAFDC_SV39
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/apb-9bfb541b168c4f61/include
+incdir+/repo/hw/ip/reqrsp_interface/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/include
+incdir+/repo/hw/ip/snitch/include
+incdir+/repo/hw/ip/tcdm_interface/include
+incdir+/repo/hw/ip/mem_interface/include
+incdir+/repo/hw/ip/snitch_ssr/include
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/cc_onehot.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/cf_math_pkg.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/clk_int_div.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/delta_counter.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/ecc_pkg.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/edge_propagator_tx.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/exp_backoff.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/fifo_v3.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/gray_to_binary.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/isochronous_4phase_handshake.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/isochronous_spill_register.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/lfsr.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/lfsr_16bit.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/lfsr_8bit.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/mv_filter.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/onehot_to_bin.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/plru_tree.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/popcount.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/rr_arb_tree.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/rstgen_bypass.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/serial_deglitch.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/shift_reg.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/spill_register_flushable.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/stream_demux.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/stream_filter.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/stream_fork.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/stream_intf.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/stream_join.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/stream_mux.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/stream_throttle.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/sub_per_hash.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/sync.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/sync_wedge.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/unread.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/read.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/cdc_reset_ctrlr_pkg.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/addr_decode_napot.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/cdc_2phase.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/cdc_4phase.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/addr_decode.sv

+define+TARGET_CV64A6_IMAFDC_SV39
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/apb-9bfb541b168c4f61/include
+incdir+/repo/hw/ip/reqrsp_interface/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/include
+incdir+/repo/hw/ip/snitch/include
+incdir+/repo/hw/ip/tcdm_interface/include
+incdir+/repo/hw/ip/mem_interface/include
+incdir+/repo/hw/ip/snitch_ssr/include
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/cb_filter.sv

+define+TARGET_CV64A6_IMAFDC_SV39
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/apb-9bfb541b168c4f61/include
+incdir+/repo/hw/ip/reqrsp_interface/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/include
+incdir+/repo/hw/ip/snitch/include
+incdir+/repo/hw/ip/tcdm_interface/include
+incdir+/repo/hw/ip/mem_interface/include
+incdir+/repo/hw/ip/snitch_ssr/include
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/cdc_fifo_2phase.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/counter.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/ecc_decode.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/ecc_encode.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/edge_detect.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/lzc.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/max_counter.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/rstgen.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/spill_register.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/stream_delay.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/stream_fifo.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/stream_fork_dynamic.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/clk_mux_glitch_free.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/cdc_reset_ctrlr.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/cdc_fifo_gray.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/fall_through_register.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/id_queue.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/stream_to_mem.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/stream_arbiter_flushable.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/stream_fifo_optimal_wrap.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/stream_register.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/stream_xbar.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/cdc_fifo_gray_clearable.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/cdc_2phase_clearable.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/mem_to_banks.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/stream_arbiter.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/stream_omega_net.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/deprecated/clock_divider_counter.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/deprecated/clk_div.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/deprecated/find_first_one.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/deprecated/generic_LFSR_8bit.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/deprecated/generic_fifo.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/deprecated/prioarbiter.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/deprecated/pulp_sync.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/deprecated/pulp_sync_wedge.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/deprecated/rrarbiter.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/deprecated/clock_divider.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/deprecated/fifo_v2.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/deprecated/fifo_v1.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/edge_propagator_ack.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/edge_propagator.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/src/edge_propagator_rx.sv

+define+TARGET_CV64A6_IMAFDC_SV39
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/apb-9bfb541b168c4f61/include
+incdir+/repo/hw/ip/reqrsp_interface/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/include
+incdir+/repo/hw/ip/snitch/include
+incdir+/repo/hw/ip/tcdm_interface/include
+incdir+/repo/hw/ip/mem_interface/include
+incdir+/repo/hw/ip/snitch_ssr/include
/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/src/axi_pkg.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/src/axi_intf.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/src/axi_atop_filter.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/src/axi_burst_splitter.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/src/axi_bus_compare.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/src/axi_cdc_dst.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/src/axi_cdc_src.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/src/axi_cut.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/src/axi_delayer.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/src/axi_demux.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/src/axi_dw_downsizer.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/src/axi_dw_upsizer.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/src/axi_fifo.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/src/axi_id_remap.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/src/axi_id_prepend.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/src/axi_isolate.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/src/axi_join.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/src/axi_lite_demux.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/src/axi_lite_dw_converter.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/src/axi_lite_from_mem.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/src/axi_lite_join.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/src/axi_lite_lfsr.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/src/axi_lite_mailbox.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/src/axi_lite_mux.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/src/axi_lite_regs.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/src/axi_lite_to_apb.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/src/axi_lite_to_axi.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/src/axi_modify_address.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/src/axi_mux.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/src/axi_rw_join.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/src/axi_rw_split.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/src/axi_serializer.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/src/axi_slave_compare.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/src/axi_throttle.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/src/axi_to_mem.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/src/axi_cdc.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/src/axi_err_slv.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/src/axi_dw_converter.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/src/axi_from_mem.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/src/axi_id_serialize.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/src/axi_lfsr.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/src/axi_multicut.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/src/axi_to_axi_lite.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/src/axi_to_mem_banked.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/src/axi_to_mem_interleaved.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/src/axi_to_mem_split.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/src/axi_iw_converter.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/src/axi_lite_xbar.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/src/axi_xbar.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/src/axi_xp.sv

+define+TARGET_CV64A6_IMAFDC_SV39
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/apb-9bfb541b168c4f61/include
+incdir+/repo/hw/ip/reqrsp_interface/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/include
+incdir+/repo/hw/ip/snitch/include
+incdir+/repo/hw/ip/tcdm_interface/include
+incdir+/repo/hw/ip/mem_interface/include
+incdir+/repo/hw/ip/snitch_ssr/include
/repo/hw/system/snitch_cluster/.bender/git/checkouts/fpu_div_sqrt_mvp-00387cbab4ffe5a2/hdl/defs_div_sqrt_mvp.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/fpu_div_sqrt_mvp-00387cbab4ffe5a2/hdl/iteration_div_sqrt_mvp.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/fpu_div_sqrt_mvp-00387cbab4ffe5a2/hdl/control_mvp.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/fpu_div_sqrt_mvp-00387cbab4ffe5a2/hdl/norm_div_sqrt_mvp.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/fpu_div_sqrt_mvp-00387cbab4ffe5a2/hdl/preprocess_mvp.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/fpu_div_sqrt_mvp-00387cbab4ffe5a2/hdl/nrbd_nrsc_mvp.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/fpu_div_sqrt_mvp-00387cbab4ffe5a2/hdl/div_sqrt_top_mvp.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/fpu_div_sqrt_mvp-00387cbab4ffe5a2/hdl/div_sqrt_mvp_wrapper.sv

+define+TARGET_CV64A6_IMAFDC_SV39
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/apb-9bfb541b168c4f61/include
+incdir+/repo/hw/ip/reqrsp_interface/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/include
+incdir+/repo/hw/ip/snitch/include
+incdir+/repo/hw/ip/tcdm_interface/include
+incdir+/repo/hw/ip/mem_interface/include
+incdir+/repo/hw/ip/snitch_ssr/include
/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_pkg.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_cast_multi.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_classifier.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_divsqrt_multi.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_fma_multi.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_sdotp_multi_wrapper.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_noncomp.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_opgroup_block.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_opgroup_fmt_slice.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_opgroup_multifmt_slice.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_rounding.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/FPnew-de4faa6bcc8d5ab4/src/fpnew_top.sv

+define+TARGET_CV64A6_IMAFDC_SV39
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/apb-9bfb541b168c4f61/include
+incdir+/repo/hw/ip/reqrsp_interface/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/include
+incdir+/repo/hw/ip/snitch/include
+incdir+/repo/hw/ip/tcdm_interface/include
+incdir+/repo/hw/ip/mem_interface/include
+incdir+/repo/hw/ip/snitch_ssr/include
/repo/hw/system/snitch_cluster/.bender/git/checkouts/apb-9bfb541b168c4f61/src/apb_pkg.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/apb-9bfb541b168c4f61/src/apb_intf.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/apb-9bfb541b168c4f61/src/apb_err_slv.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/apb-9bfb541b168c4f61/src/apb_regs.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/apb-9bfb541b168c4f61/src/apb_cdc.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/apb-9bfb541b168c4f61/src/apb_demux.sv

+define+TARGET_CV64A6_IMAFDC_SV39
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/apb-9bfb541b168c4f61/include
+incdir+/repo/hw/ip/reqrsp_interface/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/include
+incdir+/repo/hw/ip/snitch/include
+incdir+/repo/hw/ip/tcdm_interface/include
+incdir+/repo/hw/ip/mem_interface/include
+incdir+/repo/hw/ip/snitch_ssr/include
/repo/hw/ip/reqrsp_interface/src/reqrsp_pkg.sv
/repo/hw/ip/reqrsp_interface/src/reqrsp_intf.sv
/repo/hw/ip/reqrsp_interface/src/axi_to_reqrsp.sv
/repo/hw/ip/reqrsp_interface/src/reqrsp_cut.sv
/repo/hw/ip/reqrsp_interface/src/reqrsp_demux.sv
/repo/hw/ip/reqrsp_interface/src/reqrsp_iso.sv
/repo/hw/ip/reqrsp_interface/src/reqrsp_mux.sv
/repo/hw/ip/reqrsp_interface/src/reqrsp_to_axi.sv

+define+TARGET_CV64A6_IMAFDC_SV39
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/apb-9bfb541b168c4f61/include
+incdir+/repo/hw/ip/reqrsp_interface/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/include
+incdir+/repo/hw/ip/snitch/include
+incdir+/repo/hw/ip/tcdm_interface/include
+incdir+/repo/hw/ip/mem_interface/include
+incdir+/repo/hw/ip/snitch_ssr/include
/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dm_pkg.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/debug_rom/debug_rom.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/debug_rom/debug_rom_one_scratch.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dm_csrs.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dm_mem.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_cdc.sv

+define+TARGET_CV64A6_IMAFDC_SV39
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/apb-9bfb541b168c4f61/include
+incdir+/repo/hw/ip/reqrsp_interface/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/include
+incdir+/repo/hw/ip/snitch/include
+incdir+/repo/hw/ip/tcdm_interface/include
+incdir+/repo/hw/ip/mem_interface/include
+incdir+/repo/hw/ip/snitch_ssr/include
/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_jtag_tap.sv

+define+TARGET_CV64A6_IMAFDC_SV39
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/apb-9bfb541b168c4f61/include
+incdir+/repo/hw/ip/reqrsp_interface/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/include
+incdir+/repo/hw/ip/snitch/include
+incdir+/repo/hw/ip/tcdm_interface/include
+incdir+/repo/hw/ip/mem_interface/include
+incdir+/repo/hw/ip/snitch_ssr/include
/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dm_sba.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dm_top.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_jtag.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dm_obi_top.sv

+define+TARGET_CV64A6_IMAFDC_SV39
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/apb-9bfb541b168c4f61/include
+incdir+/repo/hw/ip/reqrsp_interface/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/include
+incdir+/repo/hw/ip/snitch/include
+incdir+/repo/hw/ip/tcdm_interface/include
+incdir+/repo/hw/ip/mem_interface/include
+incdir+/repo/hw/ip/snitch_ssr/include
/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/src/reg_intf.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/vendor/lowrisc_opentitan/src/prim_subreg_arb.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/vendor/lowrisc_opentitan/src/prim_subreg_ext.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/src/apb_to_reg.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/src/axi_to_reg.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/src/periph_to_reg.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/src/reg_cdc.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/src/reg_demux.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/src/reg_err_slv.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/src/reg_mux.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/src/reg_to_apb.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/src/reg_to_mem.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/src/reg_uniform.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/src/reg_to_tlul.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/vendor/lowrisc_opentitan/src/prim_subreg_shadow.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/vendor/lowrisc_opentitan/src/prim_subreg.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/src/axi_lite_to_reg.sv

+define+TARGET_CV64A6_IMAFDC_SV39
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/apb-9bfb541b168c4f61/include
+incdir+/repo/hw/ip/reqrsp_interface/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/include
+incdir+/repo/hw/ip/snitch/include
+incdir+/repo/hw/ip/tcdm_interface/include
+incdir+/repo/hw/ip/mem_interface/include
+incdir+/repo/hw/ip/snitch_ssr/include
/repo/hw/ip/snitch/src/snitch_pma_pkg.sv
/repo/hw/ip/snitch/src/riscv_instr.sv
/repo/hw/ip/snitch/src/snitch_pkg.sv
/repo/hw/ip/snitch/src/snitch_regfile_ff.sv
/repo/hw/ip/snitch/src/snitch_lsu.sv
/repo/hw/ip/snitch/src/snitch_l0_tlb.sv

+define+SNITCH_ENABLE_PERF
+define+TARGET_CV64A6_IMAFDC_SV39
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/apb-9bfb541b168c4f61/include
+incdir+/repo/hw/ip/reqrsp_interface/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/include
+incdir+/repo/hw/ip/snitch/include
+incdir+/repo/hw/ip/tcdm_interface/include
+incdir+/repo/hw/ip/mem_interface/include
+incdir+/repo/hw/ip/snitch_ssr/include
/repo/hw/ip/snitch/src/snitch.sv

+define+TARGET_CV64A6_IMAFDC_SV39
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/apb-9bfb541b168c4f61/include
+incdir+/repo/hw/ip/reqrsp_interface/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/include
+incdir+/repo/hw/ip/snitch/include
+incdir+/repo/hw/ip/tcdm_interface/include
+incdir+/repo/hw/ip/mem_interface/include
+incdir+/repo/hw/ip/snitch_ssr/include
/repo/hw/ip/tcdm_interface/src/tcdm_interface.sv
/repo/hw/ip/tcdm_interface/src/axi_to_tcdm.sv
/repo/hw/ip/tcdm_interface/src/reqrsp_to_tcdm.sv
/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv

+define+TARGET_CV64A6_IMAFDC_SV39
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/apb-9bfb541b168c4f61/include
+incdir+/repo/hw/ip/reqrsp_interface/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/include
+incdir+/repo/hw/ip/snitch/include
+incdir+/repo/hw/ip/tcdm_interface/include
+incdir+/repo/hw/ip/mem_interface/include
+incdir+/repo/hw/ip/snitch_ssr/include
/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi_riscv_atomics-43bb8a5855ebe984/src/axi_res_tbl.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi_riscv_atomics-43bb8a5855ebe984/src/axi_riscv_amos_alu.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi_riscv_atomics-43bb8a5855ebe984/src/axi_riscv_amos.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi_riscv_atomics-43bb8a5855ebe984/src/axi_riscv_lrsc.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi_riscv_atomics-43bb8a5855ebe984/src/axi_riscv_atomics.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi_riscv_atomics-43bb8a5855ebe984/src/axi_riscv_lrsc_wrap.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi_riscv_atomics-43bb8a5855ebe984/src/axi_riscv_amos_wrap.sv
/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi_riscv_atomics-43bb8a5855ebe984/src/axi_riscv_atomics_wrap.sv

+define+TARGET_CV64A6_IMAFDC_SV39
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/apb-9bfb541b168c4f61/include
+incdir+/repo/hw/ip/reqrsp_interface/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/include
+incdir+/repo/hw/ip/snitch/include
+incdir+/repo/hw/ip/tcdm_interface/include
+incdir+/repo/hw/ip/mem_interface/include
+incdir+/repo/hw/ip/snitch_ssr/include
/repo/hw/ip/future/src/mem_to_axi_lite.sv
/repo/hw/ip/future/src/idma_reg64_frontend_reg_pkg.sv
/repo/hw/ip/future/src/idma_tf_id_gen.sv
/repo/hw/ip/future/src/dma/axi_dma_data_path.sv
/repo/hw/ip/future/src/axi_interleaved_xbar.sv
/repo/hw/ip/future/src/axi_zero_mem.sv
/repo/hw/ip/future/src/idma_reg64_frontend_reg_top.sv
/repo/hw/ip/future/src/idma_reg64_frontend.sv
/repo/hw/ip/future/src/dma/axi_dma_data_mover.sv
/repo/hw/ip/future/src/dma/axi_dma_burst_reshaper.sv
/repo/hw/ip/future/src/dma/axi_dma_backend.sv

+define+TARGET_CV64A6_IMAFDC_SV39
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/apb-9bfb541b168c4f61/include
+incdir+/repo/hw/ip/reqrsp_interface/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/include
+incdir+/repo/hw/ip/snitch/include
+incdir+/repo/hw/ip/tcdm_interface/include
+incdir+/repo/hw/ip/mem_interface/include
+incdir+/repo/hw/ip/snitch_ssr/include
/repo/hw/ip/mem_interface/src/mem_wide_narrow_mux.sv
/repo/hw/ip/mem_interface/src/mem_interface.sv

+define+TARGET_CV64A6_IMAFDC_SV39
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/apb-9bfb541b168c4f61/include
+incdir+/repo/hw/ip/reqrsp_interface/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/include
+incdir+/repo/hw/ip/snitch/include
+incdir+/repo/hw/ip/tcdm_interface/include
+incdir+/repo/hw/ip/mem_interface/include
+incdir+/repo/hw/ip/snitch_ssr/include
/repo/hw/ip/snitch_dma/src/axi_dma_pkg.sv
/repo/hw/ip/snitch_dma/src/axi_dma_error_handler.sv
/repo/hw/ip/snitch_dma/src/axi_dma_perf_counters.sv
/repo/hw/ip/snitch_dma/src/axi_dma_twod_ext.sv
/repo/hw/ip/snitch_dma/src/axi_dma_tc_snitch_fe.sv

+define+TARGET_CV64A6_IMAFDC_SV39
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/apb-9bfb541b168c4f61/include
+incdir+/repo/hw/ip/reqrsp_interface/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/include
+incdir+/repo/hw/ip/snitch/include
+incdir+/repo/hw/ip/tcdm_interface/include
+incdir+/repo/hw/ip/mem_interface/include
+incdir+/repo/hw/ip/snitch_ssr/include
/repo/hw/ip/snitch_icache/src/snitch_icache_pkg.sv
/repo/hw/ip/snitch_icache/src/snitch_icache_l0.sv
/repo/hw/ip/snitch_icache/src/snitch_icache_refill.sv
/repo/hw/ip/snitch_icache/src/snitch_icache_lfsr.sv
/repo/hw/ip/snitch_icache/src/snitch_icache_lookup.sv
/repo/hw/ip/snitch_icache/src/snitch_icache_handler.sv
/repo/hw/ip/snitch_icache/src/snitch_icache.sv

+define+TARGET_CV64A6_IMAFDC_SV39
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/apb-9bfb541b168c4f61/include
+incdir+/repo/hw/ip/reqrsp_interface/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/include
+incdir+/repo/hw/ip/snitch/include
+incdir+/repo/hw/ip/tcdm_interface/include
+incdir+/repo/hw/ip/mem_interface/include
+incdir+/repo/hw/ip/snitch_ssr/include
/repo/hw/ip/snitch_ipu/src/snitch_ipu_pkg.sv
/repo/hw/ip/snitch_ipu/src/snitch_ipu_alu.sv
/repo/hw/ip/snitch_ipu/src/snitch_int_ss.sv

+define+TARGET_CV64A6_IMAFDC_SV39
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/apb-9bfb541b168c4f61/include
+incdir+/repo/hw/ip/reqrsp_interface/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/include
+incdir+/repo/hw/ip/snitch/include
+incdir+/repo/hw/ip/tcdm_interface/include
+incdir+/repo/hw/ip/mem_interface/include
+incdir+/repo/hw/ip/snitch_ssr/include
/repo/hw/ip/snitch_ssr/src/snitch_ssr_pkg.sv
/repo/hw/ip/snitch_ssr/src/snitch_ssr_switch.sv
/repo/hw/ip/snitch_ssr/src/snitch_ssr_credit_counter.sv
/repo/hw/ip/snitch_ssr/src/snitch_ssr_indirector.sv
/repo/hw/ip/snitch_ssr/src/snitch_ssr_intersector.sv
/repo/hw/ip/snitch_ssr/src/snitch_ssr_addr_gen.sv
/repo/hw/ip/snitch_ssr/src/snitch_ssr.sv
/repo/hw/ip/snitch_ssr/src/snitch_ssr_streamer.sv

+define+TARGET_CV64A6_IMAFDC_SV39
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/apb-9bfb541b168c4f61/include
+incdir+/repo/hw/ip/reqrsp_interface/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/include
+incdir+/repo/hw/ip/snitch/include
+incdir+/repo/hw/ip/tcdm_interface/include
+incdir+/repo/hw/ip/mem_interface/include
+incdir+/repo/hw/ip/snitch_ssr/include
/repo/hw/ip/snitch_vm/src/snitch_ptw.sv

+define+TARGET_CV64A6_IMAFDC_SV39
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/apb-9bfb541b168c4f61/include
+incdir+/repo/hw/ip/reqrsp_interface/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/include
+incdir+/repo/hw/ip/snitch/include
+incdir+/repo/hw/ip/tcdm_interface/include
+incdir+/repo/hw/ip/mem_interface/include
+incdir+/repo/hw/ip/snitch_ssr/include
/repo/hw/ip/snitch_cluster/src/snitch_amo_shim.sv
/repo/hw/ip/snitch_cluster/src/snitch_cluster_peripheral/snitch_cluster_peripheral_reg_pkg.sv
/repo/hw/ip/snitch_cluster/src/snitch_cluster_peripheral/snitch_cluster_peripheral_reg_top.sv
/repo/hw/ip/snitch_cluster/src/snitch_cluster_peripheral/snitch_cluster_peripheral.sv
/repo/hw/ip/snitch_cluster/src/snitch_fpu.sv
/repo/hw/ip/snitch_cluster/src/snitch_sequencer.sv
/repo/hw/ip/snitch_cluster/src/snitch_tcdm_interconnect.sv
/repo/hw/ip/snitch_cluster/src/snitch_barrier.sv
/repo/hw/ip/snitch_cluster/src/snitch_fp_ss.sv
/repo/hw/ip/snitch_cluster/src/snitch_shared_muldiv.sv
/repo/hw/ip/snitch_cluster/src/snitch_cc.sv
/repo/hw/ip/snitch_cluster/src/snitch_clkdiv2.sv
/repo/hw/ip/snitch_cluster/src/snitch_hive.sv
/repo/hw/ip/snitch_cluster/src/snitch_cluster.sv

+define+TARGET_CV64A6_IMAFDC_SV39
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/apb-9bfb541b168c4f61/include
+incdir+/repo/hw/ip/reqrsp_interface/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/include
+incdir+/repo/hw/ip/snitch/include
+incdir+/repo/hw/ip/tcdm_interface/include
+incdir+/repo/hw/ip/mem_interface/include
+incdir+/repo/hw/ip/snitch_ssr/include
/repo/hw/ip/test/src/tb_memory_regbus.sv
/repo/hw/ip/test/src/tb_memory_axi.sv

+define+TARGET_CV64A6_IMAFDC_SV39
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/apb-9bfb541b168c4f61/include
+incdir+/repo/hw/ip/reqrsp_interface/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/include
+incdir+/repo/hw/ip/snitch/include
+incdir+/repo/hw/ip/tcdm_interface/include
+incdir+/repo/hw/ip/mem_interface/include
+incdir+/repo/hw/ip/snitch_ssr/include
/repo/hw/system/snitch_cluster/generated/snitch_cluster_wrapper.sv

+define+TARGET_CV64A6_IMAFDC_SV39
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/axi-0cd733fa15e5817b/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/apb-9bfb541b168c4f61/include
+incdir+/repo/hw/ip/reqrsp_interface/include
+incdir+/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/include
+incdir+/repo/hw/ip/snitch/include
+incdir+/repo/hw/ip/tcdm_interface/include
+incdir+/repo/hw/ip/mem_interface/include
+incdir+/repo/hw/ip/snitch_ssr/include
/repo/hw/system/snitch_cluster/test/testharness.sv
