--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml vending_machine.twx vending_machine.ncd -o
vending_machine.twr vending_machine.pcf

Design file:              vending_machine.ncd
Physical constraint file: vending_machine.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
CARD_IN     |    2.065(R)|      SLOW  |   -0.870(R)|      FAST  |CLK_BUFGP         |   0.000|
DOOR_OPEN   |    2.034(R)|      SLOW  |   -0.212(R)|      SLOW  |CLK_BUFGP         |   0.000|
ITEM_CODE<0>|    4.762(R)|      SLOW  |   -0.336(R)|      SLOW  |CLK_BUFGP         |   0.000|
ITEM_CODE<1>|    5.206(R)|      SLOW  |    0.157(R)|      SLOW  |CLK_BUFGP         |   0.000|
ITEM_CODE<2>|    4.400(R)|      SLOW  |   -0.107(R)|      SLOW  |CLK_BUFGP         |   0.000|
ITEM_CODE<3>|    3.821(R)|      SLOW  |   -0.073(R)|      SLOW  |CLK_BUFGP         |   0.000|
KEY_PRESS   |    2.613(R)|      SLOW  |    0.126(R)|      SLOW  |CLK_BUFGP         |   0.000|
RELOAD      |    2.306(R)|      SLOW  |   -0.512(R)|      SLOW  |CLK_BUFGP         |   0.000|
RESET       |    1.484(R)|      SLOW  |    0.206(R)|      SLOW  |CLK_BUFGP         |   0.000|
VALID_TRAN  |    1.935(R)|      SLOW  |   -0.824(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
COST<0>     |         9.645(R)|      SLOW  |         4.333(R)|      FAST  |CLK_BUFGP         |   0.000|
COST<1>     |         9.021(R)|      SLOW  |         3.991(R)|      FAST  |CLK_BUFGP         |   0.000|
COST<2>     |         8.557(R)|      SLOW  |         3.745(R)|      FAST  |CLK_BUFGP         |   0.000|
FAILED_TRAN |         8.117(R)|      SLOW  |         3.872(R)|      FAST  |CLK_BUFGP         |   0.000|
INVALID_SEL |         8.089(R)|      SLOW  |         3.931(R)|      FAST  |CLK_BUFGP         |   0.000|
VEND        |         7.613(R)|      SLOW  |         3.799(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.520|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
DOOR_OPEN      |VEND           |    6.727|
KEY_PRESS      |INVALID_SEL    |    6.407|
VALID_TRAN     |COST<0>        |    8.723|
VALID_TRAN     |COST<1>        |    8.064|
VALID_TRAN     |COST<2>        |    7.472|
VALID_TRAN     |FAILED_TRAN    |    6.766|
---------------+---------------+---------+


Analysis completed Sat Jan 23 23:05:41 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 390 MB



