#Compress Bit
set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]

set_false_path -to [get_pins -hier *aurora_64b66b_w256_1375Gbps_cdc_to*/D]

# QSFP 1, Channel 0
set_property PACKAGE_PIN R40 [get_ports ch0_reference_clk_p]
set_property PACKAGE_PIN L53 [get_ports {ch0_rxp[0]}]
set_property PACKAGE_PIN K51 [get_ports {ch0_rxp[1]}]
set_property PACKAGE_PIN J53 [get_ports {ch0_rxp[2]}]
set_property PACKAGE_PIN H51 [get_ports {ch0_rxp[3]}]

# QSFP 2, Channel 1
set_property PACKAGE_PIN M42 [get_ports ch1_reference_clk_p]
set_property PACKAGE_PIN G53 [get_ports {ch1_rxp[0]}]
set_property PACKAGE_PIN F51 [get_ports {ch1_rxp[1]}]
set_property PACKAGE_PIN E53 [get_ports {ch1_rxp[2]}]
set_property PACKAGE_PIN D51 [get_ports {ch1_rxp[3]}]

create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list u_clk_wiz_0/inst/clk_out2]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 256 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {prev_ch0_rx_fifo_rd_data[0]} {prev_ch0_rx_fifo_rd_data[1]} {prev_ch0_rx_fifo_rd_data[2]} {prev_ch0_rx_fifo_rd_data[3]} {prev_ch0_rx_fifo_rd_data[4]} {prev_ch0_rx_fifo_rd_data[5]} {prev_ch0_rx_fifo_rd_data[6]} {prev_ch0_rx_fifo_rd_data[7]} {prev_ch0_rx_fifo_rd_data[8]} {prev_ch0_rx_fifo_rd_data[9]} {prev_ch0_rx_fifo_rd_data[10]} {prev_ch0_rx_fifo_rd_data[11]} {prev_ch0_rx_fifo_rd_data[12]} {prev_ch0_rx_fifo_rd_data[13]} {prev_ch0_rx_fifo_rd_data[14]} {prev_ch0_rx_fifo_rd_data[15]} {prev_ch0_rx_fifo_rd_data[16]} {prev_ch0_rx_fifo_rd_data[17]} {prev_ch0_rx_fifo_rd_data[18]} {prev_ch0_rx_fifo_rd_data[19]} {prev_ch0_rx_fifo_rd_data[20]} {prev_ch0_rx_fifo_rd_data[21]} {prev_ch0_rx_fifo_rd_data[22]} {prev_ch0_rx_fifo_rd_data[23]} {prev_ch0_rx_fifo_rd_data[24]} {prev_ch0_rx_fifo_rd_data[25]} {prev_ch0_rx_fifo_rd_data[26]} {prev_ch0_rx_fifo_rd_data[27]} {prev_ch0_rx_fifo_rd_data[28]} {prev_ch0_rx_fifo_rd_data[29]} {prev_ch0_rx_fifo_rd_data[30]} {prev_ch0_rx_fifo_rd_data[31]} {prev_ch0_rx_fifo_rd_data[32]} {prev_ch0_rx_fifo_rd_data[33]} {prev_ch0_rx_fifo_rd_data[34]} {prev_ch0_rx_fifo_rd_data[35]} {prev_ch0_rx_fifo_rd_data[36]} {prev_ch0_rx_fifo_rd_data[37]} {prev_ch0_rx_fifo_rd_data[38]} {prev_ch0_rx_fifo_rd_data[39]} {prev_ch0_rx_fifo_rd_data[40]} {prev_ch0_rx_fifo_rd_data[41]} {prev_ch0_rx_fifo_rd_data[42]} {prev_ch0_rx_fifo_rd_data[43]} {prev_ch0_rx_fifo_rd_data[44]} {prev_ch0_rx_fifo_rd_data[45]} {prev_ch0_rx_fifo_rd_data[46]} {prev_ch0_rx_fifo_rd_data[47]} {prev_ch0_rx_fifo_rd_data[48]} {prev_ch0_rx_fifo_rd_data[49]} {prev_ch0_rx_fifo_rd_data[50]} {prev_ch0_rx_fifo_rd_data[51]} {prev_ch0_rx_fifo_rd_data[52]} {prev_ch0_rx_fifo_rd_data[53]} {prev_ch0_rx_fifo_rd_data[54]} {prev_ch0_rx_fifo_rd_data[55]} {prev_ch0_rx_fifo_rd_data[56]} {prev_ch0_rx_fifo_rd_data[57]} {prev_ch0_rx_fifo_rd_data[58]} {prev_ch0_rx_fifo_rd_data[59]} {prev_ch0_rx_fifo_rd_data[60]} {prev_ch0_rx_fifo_rd_data[61]} {prev_ch0_rx_fifo_rd_data[62]} {prev_ch0_rx_fifo_rd_data[63]} {prev_ch0_rx_fifo_rd_data[64]} {prev_ch0_rx_fifo_rd_data[65]} {prev_ch0_rx_fifo_rd_data[66]} {prev_ch0_rx_fifo_rd_data[67]} {prev_ch0_rx_fifo_rd_data[68]} {prev_ch0_rx_fifo_rd_data[69]} {prev_ch0_rx_fifo_rd_data[70]} {prev_ch0_rx_fifo_rd_data[71]} {prev_ch0_rx_fifo_rd_data[72]} {prev_ch0_rx_fifo_rd_data[73]} {prev_ch0_rx_fifo_rd_data[74]} {prev_ch0_rx_fifo_rd_data[75]} {prev_ch0_rx_fifo_rd_data[76]} {prev_ch0_rx_fifo_rd_data[77]} {prev_ch0_rx_fifo_rd_data[78]} {prev_ch0_rx_fifo_rd_data[79]} {prev_ch0_rx_fifo_rd_data[80]} {prev_ch0_rx_fifo_rd_data[81]} {prev_ch0_rx_fifo_rd_data[82]} {prev_ch0_rx_fifo_rd_data[83]} {prev_ch0_rx_fifo_rd_data[84]} {prev_ch0_rx_fifo_rd_data[85]} {prev_ch0_rx_fifo_rd_data[86]} {prev_ch0_rx_fifo_rd_data[87]} {prev_ch0_rx_fifo_rd_data[88]} {prev_ch0_rx_fifo_rd_data[89]} {prev_ch0_rx_fifo_rd_data[90]} {prev_ch0_rx_fifo_rd_data[91]} {prev_ch0_rx_fifo_rd_data[92]} {prev_ch0_rx_fifo_rd_data[93]} {prev_ch0_rx_fifo_rd_data[94]} {prev_ch0_rx_fifo_rd_data[95]} {prev_ch0_rx_fifo_rd_data[96]} {prev_ch0_rx_fifo_rd_data[97]} {prev_ch0_rx_fifo_rd_data[98]} {prev_ch0_rx_fifo_rd_data[99]} {prev_ch0_rx_fifo_rd_data[100]} {prev_ch0_rx_fifo_rd_data[101]} {prev_ch0_rx_fifo_rd_data[102]} {prev_ch0_rx_fifo_rd_data[103]} {prev_ch0_rx_fifo_rd_data[104]} {prev_ch0_rx_fifo_rd_data[105]} {prev_ch0_rx_fifo_rd_data[106]} {prev_ch0_rx_fifo_rd_data[107]} {prev_ch0_rx_fifo_rd_data[108]} {prev_ch0_rx_fifo_rd_data[109]} {prev_ch0_rx_fifo_rd_data[110]} {prev_ch0_rx_fifo_rd_data[111]} {prev_ch0_rx_fifo_rd_data[112]} {prev_ch0_rx_fifo_rd_data[113]} {prev_ch0_rx_fifo_rd_data[114]} {prev_ch0_rx_fifo_rd_data[115]} {prev_ch0_rx_fifo_rd_data[116]} {prev_ch0_rx_fifo_rd_data[117]} {prev_ch0_rx_fifo_rd_data[118]} {prev_ch0_rx_fifo_rd_data[119]} {prev_ch0_rx_fifo_rd_data[120]} {prev_ch0_rx_fifo_rd_data[121]} {prev_ch0_rx_fifo_rd_data[122]} {prev_ch0_rx_fifo_rd_data[123]} {prev_ch0_rx_fifo_rd_data[124]} {prev_ch0_rx_fifo_rd_data[125]} {prev_ch0_rx_fifo_rd_data[126]} {prev_ch0_rx_fifo_rd_data[127]} {prev_ch0_rx_fifo_rd_data[128]} {prev_ch0_rx_fifo_rd_data[129]} {prev_ch0_rx_fifo_rd_data[130]} {prev_ch0_rx_fifo_rd_data[131]} {prev_ch0_rx_fifo_rd_data[132]} {prev_ch0_rx_fifo_rd_data[133]} {prev_ch0_rx_fifo_rd_data[134]} {prev_ch0_rx_fifo_rd_data[135]} {prev_ch0_rx_fifo_rd_data[136]} {prev_ch0_rx_fifo_rd_data[137]} {prev_ch0_rx_fifo_rd_data[138]} {prev_ch0_rx_fifo_rd_data[139]} {prev_ch0_rx_fifo_rd_data[140]} {prev_ch0_rx_fifo_rd_data[141]} {prev_ch0_rx_fifo_rd_data[142]} {prev_ch0_rx_fifo_rd_data[143]} {prev_ch0_rx_fifo_rd_data[144]} {prev_ch0_rx_fifo_rd_data[145]} {prev_ch0_rx_fifo_rd_data[146]} {prev_ch0_rx_fifo_rd_data[147]} {prev_ch0_rx_fifo_rd_data[148]} {prev_ch0_rx_fifo_rd_data[149]} {prev_ch0_rx_fifo_rd_data[150]} {prev_ch0_rx_fifo_rd_data[151]} {prev_ch0_rx_fifo_rd_data[152]} {prev_ch0_rx_fifo_rd_data[153]} {prev_ch0_rx_fifo_rd_data[154]} {prev_ch0_rx_fifo_rd_data[155]} {prev_ch0_rx_fifo_rd_data[156]} {prev_ch0_rx_fifo_rd_data[157]} {prev_ch0_rx_fifo_rd_data[158]} {prev_ch0_rx_fifo_rd_data[159]} {prev_ch0_rx_fifo_rd_data[160]} {prev_ch0_rx_fifo_rd_data[161]} {prev_ch0_rx_fifo_rd_data[162]} {prev_ch0_rx_fifo_rd_data[163]} {prev_ch0_rx_fifo_rd_data[164]} {prev_ch0_rx_fifo_rd_data[165]} {prev_ch0_rx_fifo_rd_data[166]} {prev_ch0_rx_fifo_rd_data[167]} {prev_ch0_rx_fifo_rd_data[168]} {prev_ch0_rx_fifo_rd_data[169]} {prev_ch0_rx_fifo_rd_data[170]} {prev_ch0_rx_fifo_rd_data[171]} {prev_ch0_rx_fifo_rd_data[172]} {prev_ch0_rx_fifo_rd_data[173]} {prev_ch0_rx_fifo_rd_data[174]} {prev_ch0_rx_fifo_rd_data[175]} {prev_ch0_rx_fifo_rd_data[176]} {prev_ch0_rx_fifo_rd_data[177]} {prev_ch0_rx_fifo_rd_data[178]} {prev_ch0_rx_fifo_rd_data[179]} {prev_ch0_rx_fifo_rd_data[180]} {prev_ch0_rx_fifo_rd_data[181]} {prev_ch0_rx_fifo_rd_data[182]} {prev_ch0_rx_fifo_rd_data[183]} {prev_ch0_rx_fifo_rd_data[184]} {prev_ch0_rx_fifo_rd_data[185]} {prev_ch0_rx_fifo_rd_data[186]} {prev_ch0_rx_fifo_rd_data[187]} {prev_ch0_rx_fifo_rd_data[188]} {prev_ch0_rx_fifo_rd_data[189]} {prev_ch0_rx_fifo_rd_data[190]} {prev_ch0_rx_fifo_rd_data[191]} {prev_ch0_rx_fifo_rd_data[192]} {prev_ch0_rx_fifo_rd_data[193]} {prev_ch0_rx_fifo_rd_data[194]} {prev_ch0_rx_fifo_rd_data[195]} {prev_ch0_rx_fifo_rd_data[196]} {prev_ch0_rx_fifo_rd_data[197]} {prev_ch0_rx_fifo_rd_data[198]} {prev_ch0_rx_fifo_rd_data[199]} {prev_ch0_rx_fifo_rd_data[200]} {prev_ch0_rx_fifo_rd_data[201]} {prev_ch0_rx_fifo_rd_data[202]} {prev_ch0_rx_fifo_rd_data[203]} {prev_ch0_rx_fifo_rd_data[204]} {prev_ch0_rx_fifo_rd_data[205]} {prev_ch0_rx_fifo_rd_data[206]} {prev_ch0_rx_fifo_rd_data[207]} {prev_ch0_rx_fifo_rd_data[208]} {prev_ch0_rx_fifo_rd_data[209]} {prev_ch0_rx_fifo_rd_data[210]} {prev_ch0_rx_fifo_rd_data[211]} {prev_ch0_rx_fifo_rd_data[212]} {prev_ch0_rx_fifo_rd_data[213]} {prev_ch0_rx_fifo_rd_data[214]} {prev_ch0_rx_fifo_rd_data[215]} {prev_ch0_rx_fifo_rd_data[216]} {prev_ch0_rx_fifo_rd_data[217]} {prev_ch0_rx_fifo_rd_data[218]} {prev_ch0_rx_fifo_rd_data[219]} {prev_ch0_rx_fifo_rd_data[220]} {prev_ch0_rx_fifo_rd_data[221]} {prev_ch0_rx_fifo_rd_data[222]} {prev_ch0_rx_fifo_rd_data[223]} {prev_ch0_rx_fifo_rd_data[224]} {prev_ch0_rx_fifo_rd_data[225]} {prev_ch0_rx_fifo_rd_data[226]} {prev_ch0_rx_fifo_rd_data[227]} {prev_ch0_rx_fifo_rd_data[228]} {prev_ch0_rx_fifo_rd_data[229]} {prev_ch0_rx_fifo_rd_data[230]} {prev_ch0_rx_fifo_rd_data[231]} {prev_ch0_rx_fifo_rd_data[232]} {prev_ch0_rx_fifo_rd_data[233]} {prev_ch0_rx_fifo_rd_data[234]} {prev_ch0_rx_fifo_rd_data[235]} {prev_ch0_rx_fifo_rd_data[236]} {prev_ch0_rx_fifo_rd_data[237]} {prev_ch0_rx_fifo_rd_data[238]} {prev_ch0_rx_fifo_rd_data[239]} {prev_ch0_rx_fifo_rd_data[240]} {prev_ch0_rx_fifo_rd_data[241]} {prev_ch0_rx_fifo_rd_data[242]} {prev_ch0_rx_fifo_rd_data[243]} {prev_ch0_rx_fifo_rd_data[244]} {prev_ch0_rx_fifo_rd_data[245]} {prev_ch0_rx_fifo_rd_data[246]} {prev_ch0_rx_fifo_rd_data[247]} {prev_ch0_rx_fifo_rd_data[248]} {prev_ch0_rx_fifo_rd_data[249]} {prev_ch0_rx_fifo_rd_data[250]} {prev_ch0_rx_fifo_rd_data[251]} {prev_ch0_rx_fifo_rd_data[252]} {prev_ch0_rx_fifo_rd_data[253]} {prev_ch0_rx_fifo_rd_data[254]} {prev_ch0_rx_fifo_rd_data[255]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 256 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {prev_ch1_rx_fifo_rd_data[0]} {prev_ch1_rx_fifo_rd_data[1]} {prev_ch1_rx_fifo_rd_data[2]} {prev_ch1_rx_fifo_rd_data[3]} {prev_ch1_rx_fifo_rd_data[4]} {prev_ch1_rx_fifo_rd_data[5]} {prev_ch1_rx_fifo_rd_data[6]} {prev_ch1_rx_fifo_rd_data[7]} {prev_ch1_rx_fifo_rd_data[8]} {prev_ch1_rx_fifo_rd_data[9]} {prev_ch1_rx_fifo_rd_data[10]} {prev_ch1_rx_fifo_rd_data[11]} {prev_ch1_rx_fifo_rd_data[12]} {prev_ch1_rx_fifo_rd_data[13]} {prev_ch1_rx_fifo_rd_data[14]} {prev_ch1_rx_fifo_rd_data[15]} {prev_ch1_rx_fifo_rd_data[16]} {prev_ch1_rx_fifo_rd_data[17]} {prev_ch1_rx_fifo_rd_data[18]} {prev_ch1_rx_fifo_rd_data[19]} {prev_ch1_rx_fifo_rd_data[20]} {prev_ch1_rx_fifo_rd_data[21]} {prev_ch1_rx_fifo_rd_data[22]} {prev_ch1_rx_fifo_rd_data[23]} {prev_ch1_rx_fifo_rd_data[24]} {prev_ch1_rx_fifo_rd_data[25]} {prev_ch1_rx_fifo_rd_data[26]} {prev_ch1_rx_fifo_rd_data[27]} {prev_ch1_rx_fifo_rd_data[28]} {prev_ch1_rx_fifo_rd_data[29]} {prev_ch1_rx_fifo_rd_data[30]} {prev_ch1_rx_fifo_rd_data[31]} {prev_ch1_rx_fifo_rd_data[32]} {prev_ch1_rx_fifo_rd_data[33]} {prev_ch1_rx_fifo_rd_data[34]} {prev_ch1_rx_fifo_rd_data[35]} {prev_ch1_rx_fifo_rd_data[36]} {prev_ch1_rx_fifo_rd_data[37]} {prev_ch1_rx_fifo_rd_data[38]} {prev_ch1_rx_fifo_rd_data[39]} {prev_ch1_rx_fifo_rd_data[40]} {prev_ch1_rx_fifo_rd_data[41]} {prev_ch1_rx_fifo_rd_data[42]} {prev_ch1_rx_fifo_rd_data[43]} {prev_ch1_rx_fifo_rd_data[44]} {prev_ch1_rx_fifo_rd_data[45]} {prev_ch1_rx_fifo_rd_data[46]} {prev_ch1_rx_fifo_rd_data[47]} {prev_ch1_rx_fifo_rd_data[48]} {prev_ch1_rx_fifo_rd_data[49]} {prev_ch1_rx_fifo_rd_data[50]} {prev_ch1_rx_fifo_rd_data[51]} {prev_ch1_rx_fifo_rd_data[52]} {prev_ch1_rx_fifo_rd_data[53]} {prev_ch1_rx_fifo_rd_data[54]} {prev_ch1_rx_fifo_rd_data[55]} {prev_ch1_rx_fifo_rd_data[56]} {prev_ch1_rx_fifo_rd_data[57]} {prev_ch1_rx_fifo_rd_data[58]} {prev_ch1_rx_fifo_rd_data[59]} {prev_ch1_rx_fifo_rd_data[60]} {prev_ch1_rx_fifo_rd_data[61]} {prev_ch1_rx_fifo_rd_data[62]} {prev_ch1_rx_fifo_rd_data[63]} {prev_ch1_rx_fifo_rd_data[64]} {prev_ch1_rx_fifo_rd_data[65]} {prev_ch1_rx_fifo_rd_data[66]} {prev_ch1_rx_fifo_rd_data[67]} {prev_ch1_rx_fifo_rd_data[68]} {prev_ch1_rx_fifo_rd_data[69]} {prev_ch1_rx_fifo_rd_data[70]} {prev_ch1_rx_fifo_rd_data[71]} {prev_ch1_rx_fifo_rd_data[72]} {prev_ch1_rx_fifo_rd_data[73]} {prev_ch1_rx_fifo_rd_data[74]} {prev_ch1_rx_fifo_rd_data[75]} {prev_ch1_rx_fifo_rd_data[76]} {prev_ch1_rx_fifo_rd_data[77]} {prev_ch1_rx_fifo_rd_data[78]} {prev_ch1_rx_fifo_rd_data[79]} {prev_ch1_rx_fifo_rd_data[80]} {prev_ch1_rx_fifo_rd_data[81]} {prev_ch1_rx_fifo_rd_data[82]} {prev_ch1_rx_fifo_rd_data[83]} {prev_ch1_rx_fifo_rd_data[84]} {prev_ch1_rx_fifo_rd_data[85]} {prev_ch1_rx_fifo_rd_data[86]} {prev_ch1_rx_fifo_rd_data[87]} {prev_ch1_rx_fifo_rd_data[88]} {prev_ch1_rx_fifo_rd_data[89]} {prev_ch1_rx_fifo_rd_data[90]} {prev_ch1_rx_fifo_rd_data[91]} {prev_ch1_rx_fifo_rd_data[92]} {prev_ch1_rx_fifo_rd_data[93]} {prev_ch1_rx_fifo_rd_data[94]} {prev_ch1_rx_fifo_rd_data[95]} {prev_ch1_rx_fifo_rd_data[96]} {prev_ch1_rx_fifo_rd_data[97]} {prev_ch1_rx_fifo_rd_data[98]} {prev_ch1_rx_fifo_rd_data[99]} {prev_ch1_rx_fifo_rd_data[100]} {prev_ch1_rx_fifo_rd_data[101]} {prev_ch1_rx_fifo_rd_data[102]} {prev_ch1_rx_fifo_rd_data[103]} {prev_ch1_rx_fifo_rd_data[104]} {prev_ch1_rx_fifo_rd_data[105]} {prev_ch1_rx_fifo_rd_data[106]} {prev_ch1_rx_fifo_rd_data[107]} {prev_ch1_rx_fifo_rd_data[108]} {prev_ch1_rx_fifo_rd_data[109]} {prev_ch1_rx_fifo_rd_data[110]} {prev_ch1_rx_fifo_rd_data[111]} {prev_ch1_rx_fifo_rd_data[112]} {prev_ch1_rx_fifo_rd_data[113]} {prev_ch1_rx_fifo_rd_data[114]} {prev_ch1_rx_fifo_rd_data[115]} {prev_ch1_rx_fifo_rd_data[116]} {prev_ch1_rx_fifo_rd_data[117]} {prev_ch1_rx_fifo_rd_data[118]} {prev_ch1_rx_fifo_rd_data[119]} {prev_ch1_rx_fifo_rd_data[120]} {prev_ch1_rx_fifo_rd_data[121]} {prev_ch1_rx_fifo_rd_data[122]} {prev_ch1_rx_fifo_rd_data[123]} {prev_ch1_rx_fifo_rd_data[124]} {prev_ch1_rx_fifo_rd_data[125]} {prev_ch1_rx_fifo_rd_data[126]} {prev_ch1_rx_fifo_rd_data[127]} {prev_ch1_rx_fifo_rd_data[128]} {prev_ch1_rx_fifo_rd_data[129]} {prev_ch1_rx_fifo_rd_data[130]} {prev_ch1_rx_fifo_rd_data[131]} {prev_ch1_rx_fifo_rd_data[132]} {prev_ch1_rx_fifo_rd_data[133]} {prev_ch1_rx_fifo_rd_data[134]} {prev_ch1_rx_fifo_rd_data[135]} {prev_ch1_rx_fifo_rd_data[136]} {prev_ch1_rx_fifo_rd_data[137]} {prev_ch1_rx_fifo_rd_data[138]} {prev_ch1_rx_fifo_rd_data[139]} {prev_ch1_rx_fifo_rd_data[140]} {prev_ch1_rx_fifo_rd_data[141]} {prev_ch1_rx_fifo_rd_data[142]} {prev_ch1_rx_fifo_rd_data[143]} {prev_ch1_rx_fifo_rd_data[144]} {prev_ch1_rx_fifo_rd_data[145]} {prev_ch1_rx_fifo_rd_data[146]} {prev_ch1_rx_fifo_rd_data[147]} {prev_ch1_rx_fifo_rd_data[148]} {prev_ch1_rx_fifo_rd_data[149]} {prev_ch1_rx_fifo_rd_data[150]} {prev_ch1_rx_fifo_rd_data[151]} {prev_ch1_rx_fifo_rd_data[152]} {prev_ch1_rx_fifo_rd_data[153]} {prev_ch1_rx_fifo_rd_data[154]} {prev_ch1_rx_fifo_rd_data[155]} {prev_ch1_rx_fifo_rd_data[156]} {prev_ch1_rx_fifo_rd_data[157]} {prev_ch1_rx_fifo_rd_data[158]} {prev_ch1_rx_fifo_rd_data[159]} {prev_ch1_rx_fifo_rd_data[160]} {prev_ch1_rx_fifo_rd_data[161]} {prev_ch1_rx_fifo_rd_data[162]} {prev_ch1_rx_fifo_rd_data[163]} {prev_ch1_rx_fifo_rd_data[164]} {prev_ch1_rx_fifo_rd_data[165]} {prev_ch1_rx_fifo_rd_data[166]} {prev_ch1_rx_fifo_rd_data[167]} {prev_ch1_rx_fifo_rd_data[168]} {prev_ch1_rx_fifo_rd_data[169]} {prev_ch1_rx_fifo_rd_data[170]} {prev_ch1_rx_fifo_rd_data[171]} {prev_ch1_rx_fifo_rd_data[172]} {prev_ch1_rx_fifo_rd_data[173]} {prev_ch1_rx_fifo_rd_data[174]} {prev_ch1_rx_fifo_rd_data[175]} {prev_ch1_rx_fifo_rd_data[176]} {prev_ch1_rx_fifo_rd_data[177]} {prev_ch1_rx_fifo_rd_data[178]} {prev_ch1_rx_fifo_rd_data[179]} {prev_ch1_rx_fifo_rd_data[180]} {prev_ch1_rx_fifo_rd_data[181]} {prev_ch1_rx_fifo_rd_data[182]} {prev_ch1_rx_fifo_rd_data[183]} {prev_ch1_rx_fifo_rd_data[184]} {prev_ch1_rx_fifo_rd_data[185]} {prev_ch1_rx_fifo_rd_data[186]} {prev_ch1_rx_fifo_rd_data[187]} {prev_ch1_rx_fifo_rd_data[188]} {prev_ch1_rx_fifo_rd_data[189]} {prev_ch1_rx_fifo_rd_data[190]} {prev_ch1_rx_fifo_rd_data[191]} {prev_ch1_rx_fifo_rd_data[192]} {prev_ch1_rx_fifo_rd_data[193]} {prev_ch1_rx_fifo_rd_data[194]} {prev_ch1_rx_fifo_rd_data[195]} {prev_ch1_rx_fifo_rd_data[196]} {prev_ch1_rx_fifo_rd_data[197]} {prev_ch1_rx_fifo_rd_data[198]} {prev_ch1_rx_fifo_rd_data[199]} {prev_ch1_rx_fifo_rd_data[200]} {prev_ch1_rx_fifo_rd_data[201]} {prev_ch1_rx_fifo_rd_data[202]} {prev_ch1_rx_fifo_rd_data[203]} {prev_ch1_rx_fifo_rd_data[204]} {prev_ch1_rx_fifo_rd_data[205]} {prev_ch1_rx_fifo_rd_data[206]} {prev_ch1_rx_fifo_rd_data[207]} {prev_ch1_rx_fifo_rd_data[208]} {prev_ch1_rx_fifo_rd_data[209]} {prev_ch1_rx_fifo_rd_data[210]} {prev_ch1_rx_fifo_rd_data[211]} {prev_ch1_rx_fifo_rd_data[212]} {prev_ch1_rx_fifo_rd_data[213]} {prev_ch1_rx_fifo_rd_data[214]} {prev_ch1_rx_fifo_rd_data[215]} {prev_ch1_rx_fifo_rd_data[216]} {prev_ch1_rx_fifo_rd_data[217]} {prev_ch1_rx_fifo_rd_data[218]} {prev_ch1_rx_fifo_rd_data[219]} {prev_ch1_rx_fifo_rd_data[220]} {prev_ch1_rx_fifo_rd_data[221]} {prev_ch1_rx_fifo_rd_data[222]} {prev_ch1_rx_fifo_rd_data[223]} {prev_ch1_rx_fifo_rd_data[224]} {prev_ch1_rx_fifo_rd_data[225]} {prev_ch1_rx_fifo_rd_data[226]} {prev_ch1_rx_fifo_rd_data[227]} {prev_ch1_rx_fifo_rd_data[228]} {prev_ch1_rx_fifo_rd_data[229]} {prev_ch1_rx_fifo_rd_data[230]} {prev_ch1_rx_fifo_rd_data[231]} {prev_ch1_rx_fifo_rd_data[232]} {prev_ch1_rx_fifo_rd_data[233]} {prev_ch1_rx_fifo_rd_data[234]} {prev_ch1_rx_fifo_rd_data[235]} {prev_ch1_rx_fifo_rd_data[236]} {prev_ch1_rx_fifo_rd_data[237]} {prev_ch1_rx_fifo_rd_data[238]} {prev_ch1_rx_fifo_rd_data[239]} {prev_ch1_rx_fifo_rd_data[240]} {prev_ch1_rx_fifo_rd_data[241]} {prev_ch1_rx_fifo_rd_data[242]} {prev_ch1_rx_fifo_rd_data[243]} {prev_ch1_rx_fifo_rd_data[244]} {prev_ch1_rx_fifo_rd_data[245]} {prev_ch1_rx_fifo_rd_data[246]} {prev_ch1_rx_fifo_rd_data[247]} {prev_ch1_rx_fifo_rd_data[248]} {prev_ch1_rx_fifo_rd_data[249]} {prev_ch1_rx_fifo_rd_data[250]} {prev_ch1_rx_fifo_rd_data[251]} {prev_ch1_rx_fifo_rd_data[252]} {prev_ch1_rx_fifo_rd_data[253]} {prev_ch1_rx_fifo_rd_data[254]} {prev_ch1_rx_fifo_rd_data[255]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 256 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {ch0_rx_fifo_rd_data[0]} {ch0_rx_fifo_rd_data[1]} {ch0_rx_fifo_rd_data[2]} {ch0_rx_fifo_rd_data[3]} {ch0_rx_fifo_rd_data[4]} {ch0_rx_fifo_rd_data[5]} {ch0_rx_fifo_rd_data[6]} {ch0_rx_fifo_rd_data[7]} {ch0_rx_fifo_rd_data[8]} {ch0_rx_fifo_rd_data[9]} {ch0_rx_fifo_rd_data[10]} {ch0_rx_fifo_rd_data[11]} {ch0_rx_fifo_rd_data[12]} {ch0_rx_fifo_rd_data[13]} {ch0_rx_fifo_rd_data[14]} {ch0_rx_fifo_rd_data[15]} {ch0_rx_fifo_rd_data[16]} {ch0_rx_fifo_rd_data[17]} {ch0_rx_fifo_rd_data[18]} {ch0_rx_fifo_rd_data[19]} {ch0_rx_fifo_rd_data[20]} {ch0_rx_fifo_rd_data[21]} {ch0_rx_fifo_rd_data[22]} {ch0_rx_fifo_rd_data[23]} {ch0_rx_fifo_rd_data[24]} {ch0_rx_fifo_rd_data[25]} {ch0_rx_fifo_rd_data[26]} {ch0_rx_fifo_rd_data[27]} {ch0_rx_fifo_rd_data[28]} {ch0_rx_fifo_rd_data[29]} {ch0_rx_fifo_rd_data[30]} {ch0_rx_fifo_rd_data[31]} {ch0_rx_fifo_rd_data[32]} {ch0_rx_fifo_rd_data[33]} {ch0_rx_fifo_rd_data[34]} {ch0_rx_fifo_rd_data[35]} {ch0_rx_fifo_rd_data[36]} {ch0_rx_fifo_rd_data[37]} {ch0_rx_fifo_rd_data[38]} {ch0_rx_fifo_rd_data[39]} {ch0_rx_fifo_rd_data[40]} {ch0_rx_fifo_rd_data[41]} {ch0_rx_fifo_rd_data[42]} {ch0_rx_fifo_rd_data[43]} {ch0_rx_fifo_rd_data[44]} {ch0_rx_fifo_rd_data[45]} {ch0_rx_fifo_rd_data[46]} {ch0_rx_fifo_rd_data[47]} {ch0_rx_fifo_rd_data[48]} {ch0_rx_fifo_rd_data[49]} {ch0_rx_fifo_rd_data[50]} {ch0_rx_fifo_rd_data[51]} {ch0_rx_fifo_rd_data[52]} {ch0_rx_fifo_rd_data[53]} {ch0_rx_fifo_rd_data[54]} {ch0_rx_fifo_rd_data[55]} {ch0_rx_fifo_rd_data[56]} {ch0_rx_fifo_rd_data[57]} {ch0_rx_fifo_rd_data[58]} {ch0_rx_fifo_rd_data[59]} {ch0_rx_fifo_rd_data[60]} {ch0_rx_fifo_rd_data[61]} {ch0_rx_fifo_rd_data[62]} {ch0_rx_fifo_rd_data[63]} {ch0_rx_fifo_rd_data[64]} {ch0_rx_fifo_rd_data[65]} {ch0_rx_fifo_rd_data[66]} {ch0_rx_fifo_rd_data[67]} {ch0_rx_fifo_rd_data[68]} {ch0_rx_fifo_rd_data[69]} {ch0_rx_fifo_rd_data[70]} {ch0_rx_fifo_rd_data[71]} {ch0_rx_fifo_rd_data[72]} {ch0_rx_fifo_rd_data[73]} {ch0_rx_fifo_rd_data[74]} {ch0_rx_fifo_rd_data[75]} {ch0_rx_fifo_rd_data[76]} {ch0_rx_fifo_rd_data[77]} {ch0_rx_fifo_rd_data[78]} {ch0_rx_fifo_rd_data[79]} {ch0_rx_fifo_rd_data[80]} {ch0_rx_fifo_rd_data[81]} {ch0_rx_fifo_rd_data[82]} {ch0_rx_fifo_rd_data[83]} {ch0_rx_fifo_rd_data[84]} {ch0_rx_fifo_rd_data[85]} {ch0_rx_fifo_rd_data[86]} {ch0_rx_fifo_rd_data[87]} {ch0_rx_fifo_rd_data[88]} {ch0_rx_fifo_rd_data[89]} {ch0_rx_fifo_rd_data[90]} {ch0_rx_fifo_rd_data[91]} {ch0_rx_fifo_rd_data[92]} {ch0_rx_fifo_rd_data[93]} {ch0_rx_fifo_rd_data[94]} {ch0_rx_fifo_rd_data[95]} {ch0_rx_fifo_rd_data[96]} {ch0_rx_fifo_rd_data[97]} {ch0_rx_fifo_rd_data[98]} {ch0_rx_fifo_rd_data[99]} {ch0_rx_fifo_rd_data[100]} {ch0_rx_fifo_rd_data[101]} {ch0_rx_fifo_rd_data[102]} {ch0_rx_fifo_rd_data[103]} {ch0_rx_fifo_rd_data[104]} {ch0_rx_fifo_rd_data[105]} {ch0_rx_fifo_rd_data[106]} {ch0_rx_fifo_rd_data[107]} {ch0_rx_fifo_rd_data[108]} {ch0_rx_fifo_rd_data[109]} {ch0_rx_fifo_rd_data[110]} {ch0_rx_fifo_rd_data[111]} {ch0_rx_fifo_rd_data[112]} {ch0_rx_fifo_rd_data[113]} {ch0_rx_fifo_rd_data[114]} {ch0_rx_fifo_rd_data[115]} {ch0_rx_fifo_rd_data[116]} {ch0_rx_fifo_rd_data[117]} {ch0_rx_fifo_rd_data[118]} {ch0_rx_fifo_rd_data[119]} {ch0_rx_fifo_rd_data[120]} {ch0_rx_fifo_rd_data[121]} {ch0_rx_fifo_rd_data[122]} {ch0_rx_fifo_rd_data[123]} {ch0_rx_fifo_rd_data[124]} {ch0_rx_fifo_rd_data[125]} {ch0_rx_fifo_rd_data[126]} {ch0_rx_fifo_rd_data[127]} {ch0_rx_fifo_rd_data[128]} {ch0_rx_fifo_rd_data[129]} {ch0_rx_fifo_rd_data[130]} {ch0_rx_fifo_rd_data[131]} {ch0_rx_fifo_rd_data[132]} {ch0_rx_fifo_rd_data[133]} {ch0_rx_fifo_rd_data[134]} {ch0_rx_fifo_rd_data[135]} {ch0_rx_fifo_rd_data[136]} {ch0_rx_fifo_rd_data[137]} {ch0_rx_fifo_rd_data[138]} {ch0_rx_fifo_rd_data[139]} {ch0_rx_fifo_rd_data[140]} {ch0_rx_fifo_rd_data[141]} {ch0_rx_fifo_rd_data[142]} {ch0_rx_fifo_rd_data[143]} {ch0_rx_fifo_rd_data[144]} {ch0_rx_fifo_rd_data[145]} {ch0_rx_fifo_rd_data[146]} {ch0_rx_fifo_rd_data[147]} {ch0_rx_fifo_rd_data[148]} {ch0_rx_fifo_rd_data[149]} {ch0_rx_fifo_rd_data[150]} {ch0_rx_fifo_rd_data[151]} {ch0_rx_fifo_rd_data[152]} {ch0_rx_fifo_rd_data[153]} {ch0_rx_fifo_rd_data[154]} {ch0_rx_fifo_rd_data[155]} {ch0_rx_fifo_rd_data[156]} {ch0_rx_fifo_rd_data[157]} {ch0_rx_fifo_rd_data[158]} {ch0_rx_fifo_rd_data[159]} {ch0_rx_fifo_rd_data[160]} {ch0_rx_fifo_rd_data[161]} {ch0_rx_fifo_rd_data[162]} {ch0_rx_fifo_rd_data[163]} {ch0_rx_fifo_rd_data[164]} {ch0_rx_fifo_rd_data[165]} {ch0_rx_fifo_rd_data[166]} {ch0_rx_fifo_rd_data[167]} {ch0_rx_fifo_rd_data[168]} {ch0_rx_fifo_rd_data[169]} {ch0_rx_fifo_rd_data[170]} {ch0_rx_fifo_rd_data[171]} {ch0_rx_fifo_rd_data[172]} {ch0_rx_fifo_rd_data[173]} {ch0_rx_fifo_rd_data[174]} {ch0_rx_fifo_rd_data[175]} {ch0_rx_fifo_rd_data[176]} {ch0_rx_fifo_rd_data[177]} {ch0_rx_fifo_rd_data[178]} {ch0_rx_fifo_rd_data[179]} {ch0_rx_fifo_rd_data[180]} {ch0_rx_fifo_rd_data[181]} {ch0_rx_fifo_rd_data[182]} {ch0_rx_fifo_rd_data[183]} {ch0_rx_fifo_rd_data[184]} {ch0_rx_fifo_rd_data[185]} {ch0_rx_fifo_rd_data[186]} {ch0_rx_fifo_rd_data[187]} {ch0_rx_fifo_rd_data[188]} {ch0_rx_fifo_rd_data[189]} {ch0_rx_fifo_rd_data[190]} {ch0_rx_fifo_rd_data[191]} {ch0_rx_fifo_rd_data[192]} {ch0_rx_fifo_rd_data[193]} {ch0_rx_fifo_rd_data[194]} {ch0_rx_fifo_rd_data[195]} {ch0_rx_fifo_rd_data[196]} {ch0_rx_fifo_rd_data[197]} {ch0_rx_fifo_rd_data[198]} {ch0_rx_fifo_rd_data[199]} {ch0_rx_fifo_rd_data[200]} {ch0_rx_fifo_rd_data[201]} {ch0_rx_fifo_rd_data[202]} {ch0_rx_fifo_rd_data[203]} {ch0_rx_fifo_rd_data[204]} {ch0_rx_fifo_rd_data[205]} {ch0_rx_fifo_rd_data[206]} {ch0_rx_fifo_rd_data[207]} {ch0_rx_fifo_rd_data[208]} {ch0_rx_fifo_rd_data[209]} {ch0_rx_fifo_rd_data[210]} {ch0_rx_fifo_rd_data[211]} {ch0_rx_fifo_rd_data[212]} {ch0_rx_fifo_rd_data[213]} {ch0_rx_fifo_rd_data[214]} {ch0_rx_fifo_rd_data[215]} {ch0_rx_fifo_rd_data[216]} {ch0_rx_fifo_rd_data[217]} {ch0_rx_fifo_rd_data[218]} {ch0_rx_fifo_rd_data[219]} {ch0_rx_fifo_rd_data[220]} {ch0_rx_fifo_rd_data[221]} {ch0_rx_fifo_rd_data[222]} {ch0_rx_fifo_rd_data[223]} {ch0_rx_fifo_rd_data[224]} {ch0_rx_fifo_rd_data[225]} {ch0_rx_fifo_rd_data[226]} {ch0_rx_fifo_rd_data[227]} {ch0_rx_fifo_rd_data[228]} {ch0_rx_fifo_rd_data[229]} {ch0_rx_fifo_rd_data[230]} {ch0_rx_fifo_rd_data[231]} {ch0_rx_fifo_rd_data[232]} {ch0_rx_fifo_rd_data[233]} {ch0_rx_fifo_rd_data[234]} {ch0_rx_fifo_rd_data[235]} {ch0_rx_fifo_rd_data[236]} {ch0_rx_fifo_rd_data[237]} {ch0_rx_fifo_rd_data[238]} {ch0_rx_fifo_rd_data[239]} {ch0_rx_fifo_rd_data[240]} {ch0_rx_fifo_rd_data[241]} {ch0_rx_fifo_rd_data[242]} {ch0_rx_fifo_rd_data[243]} {ch0_rx_fifo_rd_data[244]} {ch0_rx_fifo_rd_data[245]} {ch0_rx_fifo_rd_data[246]} {ch0_rx_fifo_rd_data[247]} {ch0_rx_fifo_rd_data[248]} {ch0_rx_fifo_rd_data[249]} {ch0_rx_fifo_rd_data[250]} {ch0_rx_fifo_rd_data[251]} {ch0_rx_fifo_rd_data[252]} {ch0_rx_fifo_rd_data[253]} {ch0_rx_fifo_rd_data[254]} {ch0_rx_fifo_rd_data[255]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 4 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {ch0_lane_up[0]} {ch0_lane_up[1]} {ch0_lane_up[2]} {ch0_lane_up[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 256 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {ch0_tx_fifo_wr_data[0]} {ch0_tx_fifo_wr_data[1]} {ch0_tx_fifo_wr_data[2]} {ch0_tx_fifo_wr_data[3]} {ch0_tx_fifo_wr_data[4]} {ch0_tx_fifo_wr_data[5]} {ch0_tx_fifo_wr_data[6]} {ch0_tx_fifo_wr_data[7]} {ch0_tx_fifo_wr_data[8]} {ch0_tx_fifo_wr_data[9]} {ch0_tx_fifo_wr_data[10]} {ch0_tx_fifo_wr_data[11]} {ch0_tx_fifo_wr_data[12]} {ch0_tx_fifo_wr_data[13]} {ch0_tx_fifo_wr_data[14]} {ch0_tx_fifo_wr_data[15]} {ch0_tx_fifo_wr_data[16]} {ch0_tx_fifo_wr_data[17]} {ch0_tx_fifo_wr_data[18]} {ch0_tx_fifo_wr_data[19]} {ch0_tx_fifo_wr_data[20]} {ch0_tx_fifo_wr_data[21]} {ch0_tx_fifo_wr_data[22]} {ch0_tx_fifo_wr_data[23]} {ch0_tx_fifo_wr_data[24]} {ch0_tx_fifo_wr_data[25]} {ch0_tx_fifo_wr_data[26]} {ch0_tx_fifo_wr_data[27]} {ch0_tx_fifo_wr_data[28]} {ch0_tx_fifo_wr_data[29]} {ch0_tx_fifo_wr_data[30]} {ch0_tx_fifo_wr_data[31]} {ch0_tx_fifo_wr_data[32]} {ch0_tx_fifo_wr_data[33]} {ch0_tx_fifo_wr_data[34]} {ch0_tx_fifo_wr_data[35]} {ch0_tx_fifo_wr_data[36]} {ch0_tx_fifo_wr_data[37]} {ch0_tx_fifo_wr_data[38]} {ch0_tx_fifo_wr_data[39]} {ch0_tx_fifo_wr_data[40]} {ch0_tx_fifo_wr_data[41]} {ch0_tx_fifo_wr_data[42]} {ch0_tx_fifo_wr_data[43]} {ch0_tx_fifo_wr_data[44]} {ch0_tx_fifo_wr_data[45]} {ch0_tx_fifo_wr_data[46]} {ch0_tx_fifo_wr_data[47]} {ch0_tx_fifo_wr_data[48]} {ch0_tx_fifo_wr_data[49]} {ch0_tx_fifo_wr_data[50]} {ch0_tx_fifo_wr_data[51]} {ch0_tx_fifo_wr_data[52]} {ch0_tx_fifo_wr_data[53]} {ch0_tx_fifo_wr_data[54]} {ch0_tx_fifo_wr_data[55]} {ch0_tx_fifo_wr_data[56]} {ch0_tx_fifo_wr_data[57]} {ch0_tx_fifo_wr_data[58]} {ch0_tx_fifo_wr_data[59]} {ch0_tx_fifo_wr_data[60]} {ch0_tx_fifo_wr_data[61]} {ch0_tx_fifo_wr_data[62]} {ch0_tx_fifo_wr_data[63]} {ch0_tx_fifo_wr_data[64]} {ch0_tx_fifo_wr_data[65]} {ch0_tx_fifo_wr_data[66]} {ch0_tx_fifo_wr_data[67]} {ch0_tx_fifo_wr_data[68]} {ch0_tx_fifo_wr_data[69]} {ch0_tx_fifo_wr_data[70]} {ch0_tx_fifo_wr_data[71]} {ch0_tx_fifo_wr_data[72]} {ch0_tx_fifo_wr_data[73]} {ch0_tx_fifo_wr_data[74]} {ch0_tx_fifo_wr_data[75]} {ch0_tx_fifo_wr_data[76]} {ch0_tx_fifo_wr_data[77]} {ch0_tx_fifo_wr_data[78]} {ch0_tx_fifo_wr_data[79]} {ch0_tx_fifo_wr_data[80]} {ch0_tx_fifo_wr_data[81]} {ch0_tx_fifo_wr_data[82]} {ch0_tx_fifo_wr_data[83]} {ch0_tx_fifo_wr_data[84]} {ch0_tx_fifo_wr_data[85]} {ch0_tx_fifo_wr_data[86]} {ch0_tx_fifo_wr_data[87]} {ch0_tx_fifo_wr_data[88]} {ch0_tx_fifo_wr_data[89]} {ch0_tx_fifo_wr_data[90]} {ch0_tx_fifo_wr_data[91]} {ch0_tx_fifo_wr_data[92]} {ch0_tx_fifo_wr_data[93]} {ch0_tx_fifo_wr_data[94]} {ch0_tx_fifo_wr_data[95]} {ch0_tx_fifo_wr_data[96]} {ch0_tx_fifo_wr_data[97]} {ch0_tx_fifo_wr_data[98]} {ch0_tx_fifo_wr_data[99]} {ch0_tx_fifo_wr_data[100]} {ch0_tx_fifo_wr_data[101]} {ch0_tx_fifo_wr_data[102]} {ch0_tx_fifo_wr_data[103]} {ch0_tx_fifo_wr_data[104]} {ch0_tx_fifo_wr_data[105]} {ch0_tx_fifo_wr_data[106]} {ch0_tx_fifo_wr_data[107]} {ch0_tx_fifo_wr_data[108]} {ch0_tx_fifo_wr_data[109]} {ch0_tx_fifo_wr_data[110]} {ch0_tx_fifo_wr_data[111]} {ch0_tx_fifo_wr_data[112]} {ch0_tx_fifo_wr_data[113]} {ch0_tx_fifo_wr_data[114]} {ch0_tx_fifo_wr_data[115]} {ch0_tx_fifo_wr_data[116]} {ch0_tx_fifo_wr_data[117]} {ch0_tx_fifo_wr_data[118]} {ch0_tx_fifo_wr_data[119]} {ch0_tx_fifo_wr_data[120]} {ch0_tx_fifo_wr_data[121]} {ch0_tx_fifo_wr_data[122]} {ch0_tx_fifo_wr_data[123]} {ch0_tx_fifo_wr_data[124]} {ch0_tx_fifo_wr_data[125]} {ch0_tx_fifo_wr_data[126]} {ch0_tx_fifo_wr_data[127]} {ch0_tx_fifo_wr_data[128]} {ch0_tx_fifo_wr_data[129]} {ch0_tx_fifo_wr_data[130]} {ch0_tx_fifo_wr_data[131]} {ch0_tx_fifo_wr_data[132]} {ch0_tx_fifo_wr_data[133]} {ch0_tx_fifo_wr_data[134]} {ch0_tx_fifo_wr_data[135]} {ch0_tx_fifo_wr_data[136]} {ch0_tx_fifo_wr_data[137]} {ch0_tx_fifo_wr_data[138]} {ch0_tx_fifo_wr_data[139]} {ch0_tx_fifo_wr_data[140]} {ch0_tx_fifo_wr_data[141]} {ch0_tx_fifo_wr_data[142]} {ch0_tx_fifo_wr_data[143]} {ch0_tx_fifo_wr_data[144]} {ch0_tx_fifo_wr_data[145]} {ch0_tx_fifo_wr_data[146]} {ch0_tx_fifo_wr_data[147]} {ch0_tx_fifo_wr_data[148]} {ch0_tx_fifo_wr_data[149]} {ch0_tx_fifo_wr_data[150]} {ch0_tx_fifo_wr_data[151]} {ch0_tx_fifo_wr_data[152]} {ch0_tx_fifo_wr_data[153]} {ch0_tx_fifo_wr_data[154]} {ch0_tx_fifo_wr_data[155]} {ch0_tx_fifo_wr_data[156]} {ch0_tx_fifo_wr_data[157]} {ch0_tx_fifo_wr_data[158]} {ch0_tx_fifo_wr_data[159]} {ch0_tx_fifo_wr_data[160]} {ch0_tx_fifo_wr_data[161]} {ch0_tx_fifo_wr_data[162]} {ch0_tx_fifo_wr_data[163]} {ch0_tx_fifo_wr_data[164]} {ch0_tx_fifo_wr_data[165]} {ch0_tx_fifo_wr_data[166]} {ch0_tx_fifo_wr_data[167]} {ch0_tx_fifo_wr_data[168]} {ch0_tx_fifo_wr_data[169]} {ch0_tx_fifo_wr_data[170]} {ch0_tx_fifo_wr_data[171]} {ch0_tx_fifo_wr_data[172]} {ch0_tx_fifo_wr_data[173]} {ch0_tx_fifo_wr_data[174]} {ch0_tx_fifo_wr_data[175]} {ch0_tx_fifo_wr_data[176]} {ch0_tx_fifo_wr_data[177]} {ch0_tx_fifo_wr_data[178]} {ch0_tx_fifo_wr_data[179]} {ch0_tx_fifo_wr_data[180]} {ch0_tx_fifo_wr_data[181]} {ch0_tx_fifo_wr_data[182]} {ch0_tx_fifo_wr_data[183]} {ch0_tx_fifo_wr_data[184]} {ch0_tx_fifo_wr_data[185]} {ch0_tx_fifo_wr_data[186]} {ch0_tx_fifo_wr_data[187]} {ch0_tx_fifo_wr_data[188]} {ch0_tx_fifo_wr_data[189]} {ch0_tx_fifo_wr_data[190]} {ch0_tx_fifo_wr_data[191]} {ch0_tx_fifo_wr_data[192]} {ch0_tx_fifo_wr_data[193]} {ch0_tx_fifo_wr_data[194]} {ch0_tx_fifo_wr_data[195]} {ch0_tx_fifo_wr_data[196]} {ch0_tx_fifo_wr_data[197]} {ch0_tx_fifo_wr_data[198]} {ch0_tx_fifo_wr_data[199]} {ch0_tx_fifo_wr_data[200]} {ch0_tx_fifo_wr_data[201]} {ch0_tx_fifo_wr_data[202]} {ch0_tx_fifo_wr_data[203]} {ch0_tx_fifo_wr_data[204]} {ch0_tx_fifo_wr_data[205]} {ch0_tx_fifo_wr_data[206]} {ch0_tx_fifo_wr_data[207]} {ch0_tx_fifo_wr_data[208]} {ch0_tx_fifo_wr_data[209]} {ch0_tx_fifo_wr_data[210]} {ch0_tx_fifo_wr_data[211]} {ch0_tx_fifo_wr_data[212]} {ch0_tx_fifo_wr_data[213]} {ch0_tx_fifo_wr_data[214]} {ch0_tx_fifo_wr_data[215]} {ch0_tx_fifo_wr_data[216]} {ch0_tx_fifo_wr_data[217]} {ch0_tx_fifo_wr_data[218]} {ch0_tx_fifo_wr_data[219]} {ch0_tx_fifo_wr_data[220]} {ch0_tx_fifo_wr_data[221]} {ch0_tx_fifo_wr_data[222]} {ch0_tx_fifo_wr_data[223]} {ch0_tx_fifo_wr_data[224]} {ch0_tx_fifo_wr_data[225]} {ch0_tx_fifo_wr_data[226]} {ch0_tx_fifo_wr_data[227]} {ch0_tx_fifo_wr_data[228]} {ch0_tx_fifo_wr_data[229]} {ch0_tx_fifo_wr_data[230]} {ch0_tx_fifo_wr_data[231]} {ch0_tx_fifo_wr_data[232]} {ch0_tx_fifo_wr_data[233]} {ch0_tx_fifo_wr_data[234]} {ch0_tx_fifo_wr_data[235]} {ch0_tx_fifo_wr_data[236]} {ch0_tx_fifo_wr_data[237]} {ch0_tx_fifo_wr_data[238]} {ch0_tx_fifo_wr_data[239]} {ch0_tx_fifo_wr_data[240]} {ch0_tx_fifo_wr_data[241]} {ch0_tx_fifo_wr_data[242]} {ch0_tx_fifo_wr_data[243]} {ch0_tx_fifo_wr_data[244]} {ch0_tx_fifo_wr_data[245]} {ch0_tx_fifo_wr_data[246]} {ch0_tx_fifo_wr_data[247]} {ch0_tx_fifo_wr_data[248]} {ch0_tx_fifo_wr_data[249]} {ch0_tx_fifo_wr_data[250]} {ch0_tx_fifo_wr_data[251]} {ch0_tx_fifo_wr_data[252]} {ch0_tx_fifo_wr_data[253]} {ch0_tx_fifo_wr_data[254]} {ch0_tx_fifo_wr_data[255]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 4 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {ch1_lane_up[0]} {ch1_lane_up[1]} {ch1_lane_up[2]} {ch1_lane_up[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 256 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {ch1_rx_fifo_rd_data[0]} {ch1_rx_fifo_rd_data[1]} {ch1_rx_fifo_rd_data[2]} {ch1_rx_fifo_rd_data[3]} {ch1_rx_fifo_rd_data[4]} {ch1_rx_fifo_rd_data[5]} {ch1_rx_fifo_rd_data[6]} {ch1_rx_fifo_rd_data[7]} {ch1_rx_fifo_rd_data[8]} {ch1_rx_fifo_rd_data[9]} {ch1_rx_fifo_rd_data[10]} {ch1_rx_fifo_rd_data[11]} {ch1_rx_fifo_rd_data[12]} {ch1_rx_fifo_rd_data[13]} {ch1_rx_fifo_rd_data[14]} {ch1_rx_fifo_rd_data[15]} {ch1_rx_fifo_rd_data[16]} {ch1_rx_fifo_rd_data[17]} {ch1_rx_fifo_rd_data[18]} {ch1_rx_fifo_rd_data[19]} {ch1_rx_fifo_rd_data[20]} {ch1_rx_fifo_rd_data[21]} {ch1_rx_fifo_rd_data[22]} {ch1_rx_fifo_rd_data[23]} {ch1_rx_fifo_rd_data[24]} {ch1_rx_fifo_rd_data[25]} {ch1_rx_fifo_rd_data[26]} {ch1_rx_fifo_rd_data[27]} {ch1_rx_fifo_rd_data[28]} {ch1_rx_fifo_rd_data[29]} {ch1_rx_fifo_rd_data[30]} {ch1_rx_fifo_rd_data[31]} {ch1_rx_fifo_rd_data[32]} {ch1_rx_fifo_rd_data[33]} {ch1_rx_fifo_rd_data[34]} {ch1_rx_fifo_rd_data[35]} {ch1_rx_fifo_rd_data[36]} {ch1_rx_fifo_rd_data[37]} {ch1_rx_fifo_rd_data[38]} {ch1_rx_fifo_rd_data[39]} {ch1_rx_fifo_rd_data[40]} {ch1_rx_fifo_rd_data[41]} {ch1_rx_fifo_rd_data[42]} {ch1_rx_fifo_rd_data[43]} {ch1_rx_fifo_rd_data[44]} {ch1_rx_fifo_rd_data[45]} {ch1_rx_fifo_rd_data[46]} {ch1_rx_fifo_rd_data[47]} {ch1_rx_fifo_rd_data[48]} {ch1_rx_fifo_rd_data[49]} {ch1_rx_fifo_rd_data[50]} {ch1_rx_fifo_rd_data[51]} {ch1_rx_fifo_rd_data[52]} {ch1_rx_fifo_rd_data[53]} {ch1_rx_fifo_rd_data[54]} {ch1_rx_fifo_rd_data[55]} {ch1_rx_fifo_rd_data[56]} {ch1_rx_fifo_rd_data[57]} {ch1_rx_fifo_rd_data[58]} {ch1_rx_fifo_rd_data[59]} {ch1_rx_fifo_rd_data[60]} {ch1_rx_fifo_rd_data[61]} {ch1_rx_fifo_rd_data[62]} {ch1_rx_fifo_rd_data[63]} {ch1_rx_fifo_rd_data[64]} {ch1_rx_fifo_rd_data[65]} {ch1_rx_fifo_rd_data[66]} {ch1_rx_fifo_rd_data[67]} {ch1_rx_fifo_rd_data[68]} {ch1_rx_fifo_rd_data[69]} {ch1_rx_fifo_rd_data[70]} {ch1_rx_fifo_rd_data[71]} {ch1_rx_fifo_rd_data[72]} {ch1_rx_fifo_rd_data[73]} {ch1_rx_fifo_rd_data[74]} {ch1_rx_fifo_rd_data[75]} {ch1_rx_fifo_rd_data[76]} {ch1_rx_fifo_rd_data[77]} {ch1_rx_fifo_rd_data[78]} {ch1_rx_fifo_rd_data[79]} {ch1_rx_fifo_rd_data[80]} {ch1_rx_fifo_rd_data[81]} {ch1_rx_fifo_rd_data[82]} {ch1_rx_fifo_rd_data[83]} {ch1_rx_fifo_rd_data[84]} {ch1_rx_fifo_rd_data[85]} {ch1_rx_fifo_rd_data[86]} {ch1_rx_fifo_rd_data[87]} {ch1_rx_fifo_rd_data[88]} {ch1_rx_fifo_rd_data[89]} {ch1_rx_fifo_rd_data[90]} {ch1_rx_fifo_rd_data[91]} {ch1_rx_fifo_rd_data[92]} {ch1_rx_fifo_rd_data[93]} {ch1_rx_fifo_rd_data[94]} {ch1_rx_fifo_rd_data[95]} {ch1_rx_fifo_rd_data[96]} {ch1_rx_fifo_rd_data[97]} {ch1_rx_fifo_rd_data[98]} {ch1_rx_fifo_rd_data[99]} {ch1_rx_fifo_rd_data[100]} {ch1_rx_fifo_rd_data[101]} {ch1_rx_fifo_rd_data[102]} {ch1_rx_fifo_rd_data[103]} {ch1_rx_fifo_rd_data[104]} {ch1_rx_fifo_rd_data[105]} {ch1_rx_fifo_rd_data[106]} {ch1_rx_fifo_rd_data[107]} {ch1_rx_fifo_rd_data[108]} {ch1_rx_fifo_rd_data[109]} {ch1_rx_fifo_rd_data[110]} {ch1_rx_fifo_rd_data[111]} {ch1_rx_fifo_rd_data[112]} {ch1_rx_fifo_rd_data[113]} {ch1_rx_fifo_rd_data[114]} {ch1_rx_fifo_rd_data[115]} {ch1_rx_fifo_rd_data[116]} {ch1_rx_fifo_rd_data[117]} {ch1_rx_fifo_rd_data[118]} {ch1_rx_fifo_rd_data[119]} {ch1_rx_fifo_rd_data[120]} {ch1_rx_fifo_rd_data[121]} {ch1_rx_fifo_rd_data[122]} {ch1_rx_fifo_rd_data[123]} {ch1_rx_fifo_rd_data[124]} {ch1_rx_fifo_rd_data[125]} {ch1_rx_fifo_rd_data[126]} {ch1_rx_fifo_rd_data[127]} {ch1_rx_fifo_rd_data[128]} {ch1_rx_fifo_rd_data[129]} {ch1_rx_fifo_rd_data[130]} {ch1_rx_fifo_rd_data[131]} {ch1_rx_fifo_rd_data[132]} {ch1_rx_fifo_rd_data[133]} {ch1_rx_fifo_rd_data[134]} {ch1_rx_fifo_rd_data[135]} {ch1_rx_fifo_rd_data[136]} {ch1_rx_fifo_rd_data[137]} {ch1_rx_fifo_rd_data[138]} {ch1_rx_fifo_rd_data[139]} {ch1_rx_fifo_rd_data[140]} {ch1_rx_fifo_rd_data[141]} {ch1_rx_fifo_rd_data[142]} {ch1_rx_fifo_rd_data[143]} {ch1_rx_fifo_rd_data[144]} {ch1_rx_fifo_rd_data[145]} {ch1_rx_fifo_rd_data[146]} {ch1_rx_fifo_rd_data[147]} {ch1_rx_fifo_rd_data[148]} {ch1_rx_fifo_rd_data[149]} {ch1_rx_fifo_rd_data[150]} {ch1_rx_fifo_rd_data[151]} {ch1_rx_fifo_rd_data[152]} {ch1_rx_fifo_rd_data[153]} {ch1_rx_fifo_rd_data[154]} {ch1_rx_fifo_rd_data[155]} {ch1_rx_fifo_rd_data[156]} {ch1_rx_fifo_rd_data[157]} {ch1_rx_fifo_rd_data[158]} {ch1_rx_fifo_rd_data[159]} {ch1_rx_fifo_rd_data[160]} {ch1_rx_fifo_rd_data[161]} {ch1_rx_fifo_rd_data[162]} {ch1_rx_fifo_rd_data[163]} {ch1_rx_fifo_rd_data[164]} {ch1_rx_fifo_rd_data[165]} {ch1_rx_fifo_rd_data[166]} {ch1_rx_fifo_rd_data[167]} {ch1_rx_fifo_rd_data[168]} {ch1_rx_fifo_rd_data[169]} {ch1_rx_fifo_rd_data[170]} {ch1_rx_fifo_rd_data[171]} {ch1_rx_fifo_rd_data[172]} {ch1_rx_fifo_rd_data[173]} {ch1_rx_fifo_rd_data[174]} {ch1_rx_fifo_rd_data[175]} {ch1_rx_fifo_rd_data[176]} {ch1_rx_fifo_rd_data[177]} {ch1_rx_fifo_rd_data[178]} {ch1_rx_fifo_rd_data[179]} {ch1_rx_fifo_rd_data[180]} {ch1_rx_fifo_rd_data[181]} {ch1_rx_fifo_rd_data[182]} {ch1_rx_fifo_rd_data[183]} {ch1_rx_fifo_rd_data[184]} {ch1_rx_fifo_rd_data[185]} {ch1_rx_fifo_rd_data[186]} {ch1_rx_fifo_rd_data[187]} {ch1_rx_fifo_rd_data[188]} {ch1_rx_fifo_rd_data[189]} {ch1_rx_fifo_rd_data[190]} {ch1_rx_fifo_rd_data[191]} {ch1_rx_fifo_rd_data[192]} {ch1_rx_fifo_rd_data[193]} {ch1_rx_fifo_rd_data[194]} {ch1_rx_fifo_rd_data[195]} {ch1_rx_fifo_rd_data[196]} {ch1_rx_fifo_rd_data[197]} {ch1_rx_fifo_rd_data[198]} {ch1_rx_fifo_rd_data[199]} {ch1_rx_fifo_rd_data[200]} {ch1_rx_fifo_rd_data[201]} {ch1_rx_fifo_rd_data[202]} {ch1_rx_fifo_rd_data[203]} {ch1_rx_fifo_rd_data[204]} {ch1_rx_fifo_rd_data[205]} {ch1_rx_fifo_rd_data[206]} {ch1_rx_fifo_rd_data[207]} {ch1_rx_fifo_rd_data[208]} {ch1_rx_fifo_rd_data[209]} {ch1_rx_fifo_rd_data[210]} {ch1_rx_fifo_rd_data[211]} {ch1_rx_fifo_rd_data[212]} {ch1_rx_fifo_rd_data[213]} {ch1_rx_fifo_rd_data[214]} {ch1_rx_fifo_rd_data[215]} {ch1_rx_fifo_rd_data[216]} {ch1_rx_fifo_rd_data[217]} {ch1_rx_fifo_rd_data[218]} {ch1_rx_fifo_rd_data[219]} {ch1_rx_fifo_rd_data[220]} {ch1_rx_fifo_rd_data[221]} {ch1_rx_fifo_rd_data[222]} {ch1_rx_fifo_rd_data[223]} {ch1_rx_fifo_rd_data[224]} {ch1_rx_fifo_rd_data[225]} {ch1_rx_fifo_rd_data[226]} {ch1_rx_fifo_rd_data[227]} {ch1_rx_fifo_rd_data[228]} {ch1_rx_fifo_rd_data[229]} {ch1_rx_fifo_rd_data[230]} {ch1_rx_fifo_rd_data[231]} {ch1_rx_fifo_rd_data[232]} {ch1_rx_fifo_rd_data[233]} {ch1_rx_fifo_rd_data[234]} {ch1_rx_fifo_rd_data[235]} {ch1_rx_fifo_rd_data[236]} {ch1_rx_fifo_rd_data[237]} {ch1_rx_fifo_rd_data[238]} {ch1_rx_fifo_rd_data[239]} {ch1_rx_fifo_rd_data[240]} {ch1_rx_fifo_rd_data[241]} {ch1_rx_fifo_rd_data[242]} {ch1_rx_fifo_rd_data[243]} {ch1_rx_fifo_rd_data[244]} {ch1_rx_fifo_rd_data[245]} {ch1_rx_fifo_rd_data[246]} {ch1_rx_fifo_rd_data[247]} {ch1_rx_fifo_rd_data[248]} {ch1_rx_fifo_rd_data[249]} {ch1_rx_fifo_rd_data[250]} {ch1_rx_fifo_rd_data[251]} {ch1_rx_fifo_rd_data[252]} {ch1_rx_fifo_rd_data[253]} {ch1_rx_fifo_rd_data[254]} {ch1_rx_fifo_rd_data[255]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 256 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {ch1_tx_fifo_wr_data[0]} {ch1_tx_fifo_wr_data[1]} {ch1_tx_fifo_wr_data[2]} {ch1_tx_fifo_wr_data[3]} {ch1_tx_fifo_wr_data[4]} {ch1_tx_fifo_wr_data[5]} {ch1_tx_fifo_wr_data[6]} {ch1_tx_fifo_wr_data[7]} {ch1_tx_fifo_wr_data[8]} {ch1_tx_fifo_wr_data[9]} {ch1_tx_fifo_wr_data[10]} {ch1_tx_fifo_wr_data[11]} {ch1_tx_fifo_wr_data[12]} {ch1_tx_fifo_wr_data[13]} {ch1_tx_fifo_wr_data[14]} {ch1_tx_fifo_wr_data[15]} {ch1_tx_fifo_wr_data[16]} {ch1_tx_fifo_wr_data[17]} {ch1_tx_fifo_wr_data[18]} {ch1_tx_fifo_wr_data[19]} {ch1_tx_fifo_wr_data[20]} {ch1_tx_fifo_wr_data[21]} {ch1_tx_fifo_wr_data[22]} {ch1_tx_fifo_wr_data[23]} {ch1_tx_fifo_wr_data[24]} {ch1_tx_fifo_wr_data[25]} {ch1_tx_fifo_wr_data[26]} {ch1_tx_fifo_wr_data[27]} {ch1_tx_fifo_wr_data[28]} {ch1_tx_fifo_wr_data[29]} {ch1_tx_fifo_wr_data[30]} {ch1_tx_fifo_wr_data[31]} {ch1_tx_fifo_wr_data[32]} {ch1_tx_fifo_wr_data[33]} {ch1_tx_fifo_wr_data[34]} {ch1_tx_fifo_wr_data[35]} {ch1_tx_fifo_wr_data[36]} {ch1_tx_fifo_wr_data[37]} {ch1_tx_fifo_wr_data[38]} {ch1_tx_fifo_wr_data[39]} {ch1_tx_fifo_wr_data[40]} {ch1_tx_fifo_wr_data[41]} {ch1_tx_fifo_wr_data[42]} {ch1_tx_fifo_wr_data[43]} {ch1_tx_fifo_wr_data[44]} {ch1_tx_fifo_wr_data[45]} {ch1_tx_fifo_wr_data[46]} {ch1_tx_fifo_wr_data[47]} {ch1_tx_fifo_wr_data[48]} {ch1_tx_fifo_wr_data[49]} {ch1_tx_fifo_wr_data[50]} {ch1_tx_fifo_wr_data[51]} {ch1_tx_fifo_wr_data[52]} {ch1_tx_fifo_wr_data[53]} {ch1_tx_fifo_wr_data[54]} {ch1_tx_fifo_wr_data[55]} {ch1_tx_fifo_wr_data[56]} {ch1_tx_fifo_wr_data[57]} {ch1_tx_fifo_wr_data[58]} {ch1_tx_fifo_wr_data[59]} {ch1_tx_fifo_wr_data[60]} {ch1_tx_fifo_wr_data[61]} {ch1_tx_fifo_wr_data[62]} {ch1_tx_fifo_wr_data[63]} {ch1_tx_fifo_wr_data[64]} {ch1_tx_fifo_wr_data[65]} {ch1_tx_fifo_wr_data[66]} {ch1_tx_fifo_wr_data[67]} {ch1_tx_fifo_wr_data[68]} {ch1_tx_fifo_wr_data[69]} {ch1_tx_fifo_wr_data[70]} {ch1_tx_fifo_wr_data[71]} {ch1_tx_fifo_wr_data[72]} {ch1_tx_fifo_wr_data[73]} {ch1_tx_fifo_wr_data[74]} {ch1_tx_fifo_wr_data[75]} {ch1_tx_fifo_wr_data[76]} {ch1_tx_fifo_wr_data[77]} {ch1_tx_fifo_wr_data[78]} {ch1_tx_fifo_wr_data[79]} {ch1_tx_fifo_wr_data[80]} {ch1_tx_fifo_wr_data[81]} {ch1_tx_fifo_wr_data[82]} {ch1_tx_fifo_wr_data[83]} {ch1_tx_fifo_wr_data[84]} {ch1_tx_fifo_wr_data[85]} {ch1_tx_fifo_wr_data[86]} {ch1_tx_fifo_wr_data[87]} {ch1_tx_fifo_wr_data[88]} {ch1_tx_fifo_wr_data[89]} {ch1_tx_fifo_wr_data[90]} {ch1_tx_fifo_wr_data[91]} {ch1_tx_fifo_wr_data[92]} {ch1_tx_fifo_wr_data[93]} {ch1_tx_fifo_wr_data[94]} {ch1_tx_fifo_wr_data[95]} {ch1_tx_fifo_wr_data[96]} {ch1_tx_fifo_wr_data[97]} {ch1_tx_fifo_wr_data[98]} {ch1_tx_fifo_wr_data[99]} {ch1_tx_fifo_wr_data[100]} {ch1_tx_fifo_wr_data[101]} {ch1_tx_fifo_wr_data[102]} {ch1_tx_fifo_wr_data[103]} {ch1_tx_fifo_wr_data[104]} {ch1_tx_fifo_wr_data[105]} {ch1_tx_fifo_wr_data[106]} {ch1_tx_fifo_wr_data[107]} {ch1_tx_fifo_wr_data[108]} {ch1_tx_fifo_wr_data[109]} {ch1_tx_fifo_wr_data[110]} {ch1_tx_fifo_wr_data[111]} {ch1_tx_fifo_wr_data[112]} {ch1_tx_fifo_wr_data[113]} {ch1_tx_fifo_wr_data[114]} {ch1_tx_fifo_wr_data[115]} {ch1_tx_fifo_wr_data[116]} {ch1_tx_fifo_wr_data[117]} {ch1_tx_fifo_wr_data[118]} {ch1_tx_fifo_wr_data[119]} {ch1_tx_fifo_wr_data[120]} {ch1_tx_fifo_wr_data[121]} {ch1_tx_fifo_wr_data[122]} {ch1_tx_fifo_wr_data[123]} {ch1_tx_fifo_wr_data[124]} {ch1_tx_fifo_wr_data[125]} {ch1_tx_fifo_wr_data[126]} {ch1_tx_fifo_wr_data[127]} {ch1_tx_fifo_wr_data[128]} {ch1_tx_fifo_wr_data[129]} {ch1_tx_fifo_wr_data[130]} {ch1_tx_fifo_wr_data[131]} {ch1_tx_fifo_wr_data[132]} {ch1_tx_fifo_wr_data[133]} {ch1_tx_fifo_wr_data[134]} {ch1_tx_fifo_wr_data[135]} {ch1_tx_fifo_wr_data[136]} {ch1_tx_fifo_wr_data[137]} {ch1_tx_fifo_wr_data[138]} {ch1_tx_fifo_wr_data[139]} {ch1_tx_fifo_wr_data[140]} {ch1_tx_fifo_wr_data[141]} {ch1_tx_fifo_wr_data[142]} {ch1_tx_fifo_wr_data[143]} {ch1_tx_fifo_wr_data[144]} {ch1_tx_fifo_wr_data[145]} {ch1_tx_fifo_wr_data[146]} {ch1_tx_fifo_wr_data[147]} {ch1_tx_fifo_wr_data[148]} {ch1_tx_fifo_wr_data[149]} {ch1_tx_fifo_wr_data[150]} {ch1_tx_fifo_wr_data[151]} {ch1_tx_fifo_wr_data[152]} {ch1_tx_fifo_wr_data[153]} {ch1_tx_fifo_wr_data[154]} {ch1_tx_fifo_wr_data[155]} {ch1_tx_fifo_wr_data[156]} {ch1_tx_fifo_wr_data[157]} {ch1_tx_fifo_wr_data[158]} {ch1_tx_fifo_wr_data[159]} {ch1_tx_fifo_wr_data[160]} {ch1_tx_fifo_wr_data[161]} {ch1_tx_fifo_wr_data[162]} {ch1_tx_fifo_wr_data[163]} {ch1_tx_fifo_wr_data[164]} {ch1_tx_fifo_wr_data[165]} {ch1_tx_fifo_wr_data[166]} {ch1_tx_fifo_wr_data[167]} {ch1_tx_fifo_wr_data[168]} {ch1_tx_fifo_wr_data[169]} {ch1_tx_fifo_wr_data[170]} {ch1_tx_fifo_wr_data[171]} {ch1_tx_fifo_wr_data[172]} {ch1_tx_fifo_wr_data[173]} {ch1_tx_fifo_wr_data[174]} {ch1_tx_fifo_wr_data[175]} {ch1_tx_fifo_wr_data[176]} {ch1_tx_fifo_wr_data[177]} {ch1_tx_fifo_wr_data[178]} {ch1_tx_fifo_wr_data[179]} {ch1_tx_fifo_wr_data[180]} {ch1_tx_fifo_wr_data[181]} {ch1_tx_fifo_wr_data[182]} {ch1_tx_fifo_wr_data[183]} {ch1_tx_fifo_wr_data[184]} {ch1_tx_fifo_wr_data[185]} {ch1_tx_fifo_wr_data[186]} {ch1_tx_fifo_wr_data[187]} {ch1_tx_fifo_wr_data[188]} {ch1_tx_fifo_wr_data[189]} {ch1_tx_fifo_wr_data[190]} {ch1_tx_fifo_wr_data[191]} {ch1_tx_fifo_wr_data[192]} {ch1_tx_fifo_wr_data[193]} {ch1_tx_fifo_wr_data[194]} {ch1_tx_fifo_wr_data[195]} {ch1_tx_fifo_wr_data[196]} {ch1_tx_fifo_wr_data[197]} {ch1_tx_fifo_wr_data[198]} {ch1_tx_fifo_wr_data[199]} {ch1_tx_fifo_wr_data[200]} {ch1_tx_fifo_wr_data[201]} {ch1_tx_fifo_wr_data[202]} {ch1_tx_fifo_wr_data[203]} {ch1_tx_fifo_wr_data[204]} {ch1_tx_fifo_wr_data[205]} {ch1_tx_fifo_wr_data[206]} {ch1_tx_fifo_wr_data[207]} {ch1_tx_fifo_wr_data[208]} {ch1_tx_fifo_wr_data[209]} {ch1_tx_fifo_wr_data[210]} {ch1_tx_fifo_wr_data[211]} {ch1_tx_fifo_wr_data[212]} {ch1_tx_fifo_wr_data[213]} {ch1_tx_fifo_wr_data[214]} {ch1_tx_fifo_wr_data[215]} {ch1_tx_fifo_wr_data[216]} {ch1_tx_fifo_wr_data[217]} {ch1_tx_fifo_wr_data[218]} {ch1_tx_fifo_wr_data[219]} {ch1_tx_fifo_wr_data[220]} {ch1_tx_fifo_wr_data[221]} {ch1_tx_fifo_wr_data[222]} {ch1_tx_fifo_wr_data[223]} {ch1_tx_fifo_wr_data[224]} {ch1_tx_fifo_wr_data[225]} {ch1_tx_fifo_wr_data[226]} {ch1_tx_fifo_wr_data[227]} {ch1_tx_fifo_wr_data[228]} {ch1_tx_fifo_wr_data[229]} {ch1_tx_fifo_wr_data[230]} {ch1_tx_fifo_wr_data[231]} {ch1_tx_fifo_wr_data[232]} {ch1_tx_fifo_wr_data[233]} {ch1_tx_fifo_wr_data[234]} {ch1_tx_fifo_wr_data[235]} {ch1_tx_fifo_wr_data[236]} {ch1_tx_fifo_wr_data[237]} {ch1_tx_fifo_wr_data[238]} {ch1_tx_fifo_wr_data[239]} {ch1_tx_fifo_wr_data[240]} {ch1_tx_fifo_wr_data[241]} {ch1_tx_fifo_wr_data[242]} {ch1_tx_fifo_wr_data[243]} {ch1_tx_fifo_wr_data[244]} {ch1_tx_fifo_wr_data[245]} {ch1_tx_fifo_wr_data[246]} {ch1_tx_fifo_wr_data[247]} {ch1_tx_fifo_wr_data[248]} {ch1_tx_fifo_wr_data[249]} {ch1_tx_fifo_wr_data[250]} {ch1_tx_fifo_wr_data[251]} {ch1_tx_fifo_wr_data[252]} {ch1_tx_fifo_wr_data[253]} {ch1_tx_fifo_wr_data[254]} {ch1_tx_fifo_wr_data[255]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list ch0_channel_up]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list ch0_hard_err]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list ch0_rd_error]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list ch0_rx_fifo_empty]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list ch0_rx_fifo_rd_en]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list ch0_rx_fifo_rd_valid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list ch0_rx_rst_busy]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list ch0_tx_fifo_full]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list ch0_tx_fifo_wr_en]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list ch0_tx_rst_busy]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list ch1_channel_up]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list ch1_hard_err]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list ch1_rd_error]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
set_property port_width 1 [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list ch1_rx_fifo_empty]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list ch1_rx_fifo_rd_en]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list ch1_rx_fifo_rd_valid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
set_property port_width 1 [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list ch1_rx_rst_busy]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
set_property port_width 1 [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list ch1_tx_fifo_full]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
set_property port_width 1 [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list ch1_tx_fifo_wr_en]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
set_property port_width 1 [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list ch1_tx_rst_busy]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk]
