strict digraph "" {
	node [label="\N"];
	"29:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f433bd76410>",
		fillcolor=springgreen,
		label="29:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"32:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f433bd766d0>",
		fillcolor=cadetblue,
		label="32:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f433bd766d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"29:IF" -> "32:BS"	[cond="['x']",
		label="!(x)",
		lineno=29];
	"30:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f433bd76890>",
		fillcolor=cadetblue,
		label="30:BS
next_state = S1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f433bd76890>]",
		style=filled,
		typ=BlockingSubstitution];
	"29:IF" -> "30:BS"	[cond="['x']",
		label=x,
		lineno=29];
	"34:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f433bd76a10>",
		fillcolor=cadetblue,
		label="34:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f433bd76a10>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_26:AL"	[def_var="['next_state']",
		label="Leaf_26:AL"];
	"34:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"38:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f433bd76b90>",
		fillcolor=cadetblue,
		label="38:BS
next_state = S101;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f433bd76b90>]",
		style=filled,
		typ=BlockingSubstitution];
	"38:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"32:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"45:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f433bd76cd0>",
		fillcolor=cadetblue,
		label="45:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f433bd76cd0>]",
		style=filled,
		typ=BlockingSubstitution];
	"45:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"41:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f433bd76e10>",
		fillcolor=lightcyan,
		label="41:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"41:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f433bd76e90>",
		fillcolor=springgreen,
		label="41:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"41:CA" -> "41:IF"	[cond="[]",
		lineno=None];
	"42:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f433b8b3050>",
		fillcolor=cadetblue,
		label="42:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f433b8b3050>]",
		style=filled,
		typ=BlockingSubstitution];
	"42:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"41:IF" -> "42:BS"	[cond="['x']",
		label="(~x)",
		lineno=41];
	"44:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f433bd76ed0>",
		fillcolor=cadetblue,
		label="44:BS
next_state = S1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f433bd76ed0>]",
		style=filled,
		typ=BlockingSubstitution];
	"41:IF" -> "44:BS"	[cond="['x']",
		label="!((~x))",
		lineno=41];
	"37:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f433b8b3210>",
		fillcolor=lightcyan,
		label="37:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"37:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f433b8b3290>",
		fillcolor=springgreen,
		label="37:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"37:CA" -> "37:IF"	[cond="[]",
		lineno=None];
	"40:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f433b8b32d0>",
		fillcolor=cadetblue,
		label="40:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f433b8b32d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"40:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"45:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f433b8b3450>",
		fillcolor=lightcyan,
		label="45:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"45:CA" -> "45:BS"	[cond="[]",
		lineno=None];
	"37:IF" -> "38:BS"	[cond="['x']",
		label=x,
		lineno=37];
	"37:IF" -> "40:BS"	[cond="['x']",
		label="!(x)",
		lineno=37];
	"33:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f433b8b3490>",
		fillcolor=springgreen,
		label="33:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"33:IF" -> "34:BS"	[cond="['x']",
		label="(~x)",
		lineno=33];
	"36:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f433b8b34d0>",
		fillcolor=cadetblue,
		label="36:BS
next_state = S10;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f433b8b34d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"33:IF" -> "36:BS"	[cond="['x']",
		label="!((~x))",
		lineno=33];
	"27:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f433b8b3690>",
		fillcolor=turquoise,
		label="27:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"28:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f433b8b36d0>",
		fillcolor=linen,
		label="28:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"27:BL" -> "28:CS"	[cond="[]",
		lineno=None];
	"30:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"44:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"36:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"26:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f433b8b3910>",
		clk_sens=False,
		fillcolor=gold,
		label="26:AL",
		sens="['present_state', 'x']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['x', 'present_state']"];
	"26:AL" -> "27:BL"	[cond="[]",
		lineno=None];
	"33:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f433b8b3850>",
		fillcolor=lightcyan,
		label="33:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"33:CA" -> "33:IF"	[cond="[]",
		lineno=None];
	"28:CS" -> "41:CA"	[cond="['present_state']",
		label=present_state,
		lineno=28];
	"28:CS" -> "37:CA"	[cond="['present_state']",
		label=present_state,
		lineno=28];
	"28:CS" -> "45:CA"	[cond="['present_state']",
		label=present_state,
		lineno=28];
	"28:CS" -> "33:CA"	[cond="['present_state']",
		label=present_state,
		lineno=28];
	"29:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f433b8b37d0>",
		fillcolor=lightcyan,
		label="29:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"28:CS" -> "29:CA"	[cond="['present_state']",
		label=present_state,
		lineno=28];
	"29:CA" -> "29:IF"	[cond="[]",
		lineno=None];
}
