ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccQkuHEo.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"stm32h7xx_hal_msp.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.HAL_MspInit,"ax",%progbits
  17              		.align	1
  18              		.global	HAL_MspInit
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv5-d16
  25              	HAL_MspInit:
  26              	.LFB144:
  27              		.file 1 "Core/Src/stm32h7xx_hal_msp.c"
   1:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32h7xx_hal_msp.c **** /**
   3:Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32h7xx_hal_msp.c ****   * @file         stm32h7xx_hal_msp.c
   5:Core/Src/stm32h7xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32h7xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32h7xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32h7xx_hal_msp.c ****   *
  10:Core/Src/stm32h7xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  11:Core/Src/stm32h7xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Core/Src/stm32h7xx_hal_msp.c ****   *
  13:Core/Src/stm32h7xx_hal_msp.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  14:Core/Src/stm32h7xx_hal_msp.c ****   * the "License"; You may not use this file except in compliance with the
  15:Core/Src/stm32h7xx_hal_msp.c ****   * License. You may obtain a copy of the License at:
  16:Core/Src/stm32h7xx_hal_msp.c ****   *                        opensource.org/licenses/BSD-3-Clause
  17:Core/Src/stm32h7xx_hal_msp.c ****   *
  18:Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32h7xx_hal_msp.c ****   */
  20:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32h7xx_hal_msp.c **** 
  22:Core/Src/stm32h7xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32h7xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32h7xx_hal_msp.c **** 
  26:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32h7xx_hal_msp.c **** 
  28:Core/Src/stm32h7xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32h7xx_hal_msp.c **** 
  31:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccQkuHEo.s 			page 2


  32:Core/Src/stm32h7xx_hal_msp.c **** 
  33:Core/Src/stm32h7xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32h7xx_hal_msp.c **** 
  36:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32h7xx_hal_msp.c **** 
  38:Core/Src/stm32h7xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32h7xx_hal_msp.c **** 
  41:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32h7xx_hal_msp.c **** 
  43:Core/Src/stm32h7xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32h7xx_hal_msp.c **** 
  46:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32h7xx_hal_msp.c **** 
  48:Core/Src/stm32h7xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32h7xx_hal_msp.c **** 
  51:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32h7xx_hal_msp.c **** 
  53:Core/Src/stm32h7xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32h7xx_hal_msp.c **** 
  56:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32h7xx_hal_msp.c **** 
  58:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32h7xx_hal_msp.c **** 
  60:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32h7xx_hal_msp.c **** /**
  62:Core/Src/stm32h7xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32h7xx_hal_msp.c ****   */
  64:Core/Src/stm32h7xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32h7xx_hal_msp.c **** {
  28              		.loc 1 65 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 82B0     		sub	sp, sp, #8
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  66:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32h7xx_hal_msp.c **** 
  68:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32h7xx_hal_msp.c **** 
  70:Core/Src/stm32h7xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  36              		.loc 1 70 3 view .LVU1
  37              	.LBB2:
  38              		.loc 1 70 3 view .LVU2
  39              		.loc 1 70 3 view .LVU3
  40 0002 074B     		ldr	r3, .L3
  41 0004 D3F8F420 		ldr	r2, [r3, #244]
  42 0008 42F00202 		orr	r2, r2, #2
  43 000c C3F8F420 		str	r2, [r3, #244]
  44              		.loc 1 70 3 view .LVU4
  45 0010 D3F8F430 		ldr	r3, [r3, #244]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccQkuHEo.s 			page 3


  46 0014 03F00203 		and	r3, r3, #2
  47 0018 0193     		str	r3, [sp, #4]
  48              		.loc 1 70 3 view .LVU5
  49 001a 019B     		ldr	r3, [sp, #4]
  50              	.LBE2:
  51              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32h7xx_hal_msp.c **** 
  72:Core/Src/stm32h7xx_hal_msp.c ****   /* System interrupt init*/
  73:Core/Src/stm32h7xx_hal_msp.c **** 
  74:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  75:Core/Src/stm32h7xx_hal_msp.c **** 
  76:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  77:Core/Src/stm32h7xx_hal_msp.c **** }
  52              		.loc 1 77 1 is_stmt 0 view .LVU7
  53 001c 02B0     		add	sp, sp, #8
  54              	.LCFI1:
  55              		.cfi_def_cfa_offset 0
  56              		@ sp needed
  57 001e 7047     		bx	lr
  58              	.L4:
  59              		.align	2
  60              	.L3:
  61 0020 00440258 		.word	1476543488
  62              		.cfi_endproc
  63              	.LFE144:
  65              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  66              		.align	1
  67              		.global	HAL_TIM_Base_MspInit
  68              		.syntax unified
  69              		.thumb
  70              		.thumb_func
  71              		.fpu fpv5-d16
  73              	HAL_TIM_Base_MspInit:
  74              	.LVL0:
  75              	.LFB145:
  78:Core/Src/stm32h7xx_hal_msp.c **** 
  79:Core/Src/stm32h7xx_hal_msp.c **** /**
  80:Core/Src/stm32h7xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
  81:Core/Src/stm32h7xx_hal_msp.c **** * This function configures the hardware resources used in this example
  82:Core/Src/stm32h7xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
  83:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
  84:Core/Src/stm32h7xx_hal_msp.c **** */
  85:Core/Src/stm32h7xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
  86:Core/Src/stm32h7xx_hal_msp.c **** {
  76              		.loc 1 86 1 is_stmt 1 view -0
  77              		.cfi_startproc
  78              		@ args = 0, pretend = 0, frame = 8
  79              		@ frame_needed = 0, uses_anonymous_args = 0
  80              		.loc 1 86 1 is_stmt 0 view .LVU9
  81 0000 00B5     		push	{lr}
  82              	.LCFI2:
  83              		.cfi_def_cfa_offset 4
  84              		.cfi_offset 14, -4
  85 0002 83B0     		sub	sp, sp, #12
  86              	.LCFI3:
  87              		.cfi_def_cfa_offset 16
  87:Core/Src/stm32h7xx_hal_msp.c ****   if(htim_base->Instance==TIM16)
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccQkuHEo.s 			page 4


  88              		.loc 1 87 3 is_stmt 1 view .LVU10
  89              		.loc 1 87 15 is_stmt 0 view .LVU11
  90 0004 0368     		ldr	r3, [r0]
  91              		.loc 1 87 5 view .LVU12
  92 0006 1A4A     		ldr	r2, .L11
  93 0008 9342     		cmp	r3, r2
  94 000a 05D0     		beq	.L9
  88:Core/Src/stm32h7xx_hal_msp.c ****   {
  89:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 0 */
  90:Core/Src/stm32h7xx_hal_msp.c **** 
  91:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM16_MspInit 0 */
  92:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
  93:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_TIM16_CLK_ENABLE();
  94:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM16 interrupt Init */
  95:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
  96:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM16_IRQn);
  97:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
  98:Core/Src/stm32h7xx_hal_msp.c **** 
  99:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM16_MspInit 1 */
 100:Core/Src/stm32h7xx_hal_msp.c ****   }
 101:Core/Src/stm32h7xx_hal_msp.c ****   else if(htim_base->Instance==TIM17)
  95              		.loc 1 101 8 is_stmt 1 view .LVU13
  96              		.loc 1 101 10 is_stmt 0 view .LVU14
  97 000c 194A     		ldr	r2, .L11+4
  98 000e 9342     		cmp	r3, r2
  99 0010 18D0     		beq	.L10
 100              	.LVL1:
 101              	.L5:
 102:Core/Src/stm32h7xx_hal_msp.c ****   {
 103:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspInit 0 */
 104:Core/Src/stm32h7xx_hal_msp.c **** 
 105:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM17_MspInit 0 */
 106:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 107:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_TIM17_CLK_ENABLE();
 108:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM17 interrupt Init */
 109:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 110:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM17_IRQn);
 111:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspInit 1 */
 112:Core/Src/stm32h7xx_hal_msp.c **** 
 113:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM17_MspInit 1 */
 114:Core/Src/stm32h7xx_hal_msp.c ****   }
 115:Core/Src/stm32h7xx_hal_msp.c **** 
 116:Core/Src/stm32h7xx_hal_msp.c **** }
 102              		.loc 1 116 1 view .LVU15
 103 0012 03B0     		add	sp, sp, #12
 104              	.LCFI4:
 105              		.cfi_remember_state
 106              		.cfi_def_cfa_offset 4
 107              		@ sp needed
 108 0014 5DF804FB 		ldr	pc, [sp], #4
 109              	.LVL2:
 110              	.L9:
 111              	.LCFI5:
 112              		.cfi_restore_state
  93:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM16 interrupt Init */
 113              		.loc 1 93 5 is_stmt 1 view .LVU16
 114              	.LBB3:
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccQkuHEo.s 			page 5


  93:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM16 interrupt Init */
 115              		.loc 1 93 5 view .LVU17
  93:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM16 interrupt Init */
 116              		.loc 1 93 5 view .LVU18
 117 0018 174B     		ldr	r3, .L11+8
 118 001a D3F8F020 		ldr	r2, [r3, #240]
 119 001e 42F40032 		orr	r2, r2, #131072
 120 0022 C3F8F020 		str	r2, [r3, #240]
  93:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM16 interrupt Init */
 121              		.loc 1 93 5 view .LVU19
 122 0026 D3F8F030 		ldr	r3, [r3, #240]
 123 002a 03F40033 		and	r3, r3, #131072
 124 002e 0093     		str	r3, [sp]
  93:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM16 interrupt Init */
 125              		.loc 1 93 5 view .LVU20
 126 0030 009B     		ldr	r3, [sp]
 127              	.LBE3:
  93:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM16 interrupt Init */
 128              		.loc 1 93 5 view .LVU21
  95:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM16_IRQn);
 129              		.loc 1 95 5 view .LVU22
 130 0032 0022     		movs	r2, #0
 131 0034 1146     		mov	r1, r2
 132 0036 7520     		movs	r0, #117
 133              	.LVL3:
  95:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM16_IRQn);
 134              		.loc 1 95 5 is_stmt 0 view .LVU23
 135 0038 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 136              	.LVL4:
  96:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 137              		.loc 1 96 5 is_stmt 1 view .LVU24
 138 003c 7520     		movs	r0, #117
 139 003e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 140              	.LVL5:
 141 0042 E6E7     		b	.L5
 142              	.LVL6:
 143              	.L10:
 107:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM17 interrupt Init */
 144              		.loc 1 107 5 view .LVU25
 145              	.LBB4:
 107:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM17 interrupt Init */
 146              		.loc 1 107 5 view .LVU26
 107:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM17 interrupt Init */
 147              		.loc 1 107 5 view .LVU27
 148 0044 0C4B     		ldr	r3, .L11+8
 149 0046 D3F8F020 		ldr	r2, [r3, #240]
 150 004a 42F48022 		orr	r2, r2, #262144
 151 004e C3F8F020 		str	r2, [r3, #240]
 107:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM17 interrupt Init */
 152              		.loc 1 107 5 view .LVU28
 153 0052 D3F8F030 		ldr	r3, [r3, #240]
 154 0056 03F48023 		and	r3, r3, #262144
 155 005a 0193     		str	r3, [sp, #4]
 107:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM17 interrupt Init */
 156              		.loc 1 107 5 view .LVU29
 157 005c 019B     		ldr	r3, [sp, #4]
 158              	.LBE4:
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccQkuHEo.s 			page 6


 107:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM17 interrupt Init */
 159              		.loc 1 107 5 view .LVU30
 109:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM17_IRQn);
 160              		.loc 1 109 5 view .LVU31
 161 005e 0022     		movs	r2, #0
 162 0060 1146     		mov	r1, r2
 163 0062 7620     		movs	r0, #118
 164              	.LVL7:
 109:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM17_IRQn);
 165              		.loc 1 109 5 is_stmt 0 view .LVU32
 166 0064 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 167              	.LVL8:
 110:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspInit 1 */
 168              		.loc 1 110 5 is_stmt 1 view .LVU33
 169 0068 7620     		movs	r0, #118
 170 006a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 171              	.LVL9:
 172              		.loc 1 116 1 is_stmt 0 view .LVU34
 173 006e D0E7     		b	.L5
 174              	.L12:
 175              		.align	2
 176              	.L11:
 177 0070 00440140 		.word	1073824768
 178 0074 00480140 		.word	1073825792
 179 0078 00440258 		.word	1476543488
 180              		.cfi_endproc
 181              	.LFE145:
 183              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 184              		.align	1
 185              		.global	HAL_TIM_Base_MspDeInit
 186              		.syntax unified
 187              		.thumb
 188              		.thumb_func
 189              		.fpu fpv5-d16
 191              	HAL_TIM_Base_MspDeInit:
 192              	.LVL10:
 193              	.LFB146:
 117:Core/Src/stm32h7xx_hal_msp.c **** 
 118:Core/Src/stm32h7xx_hal_msp.c **** /**
 119:Core/Src/stm32h7xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 120:Core/Src/stm32h7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 121:Core/Src/stm32h7xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 122:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 123:Core/Src/stm32h7xx_hal_msp.c **** */
 124:Core/Src/stm32h7xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 125:Core/Src/stm32h7xx_hal_msp.c **** {
 194              		.loc 1 125 1 is_stmt 1 view -0
 195              		.cfi_startproc
 196              		@ args = 0, pretend = 0, frame = 0
 197              		@ frame_needed = 0, uses_anonymous_args = 0
 198              		.loc 1 125 1 is_stmt 0 view .LVU36
 199 0000 08B5     		push	{r3, lr}
 200              	.LCFI6:
 201              		.cfi_def_cfa_offset 8
 202              		.cfi_offset 3, -8
 203              		.cfi_offset 14, -4
 126:Core/Src/stm32h7xx_hal_msp.c ****   if(htim_base->Instance==TIM16)
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccQkuHEo.s 			page 7


 204              		.loc 1 126 3 is_stmt 1 view .LVU37
 205              		.loc 1 126 15 is_stmt 0 view .LVU38
 206 0002 0368     		ldr	r3, [r0]
 207              		.loc 1 126 5 view .LVU39
 208 0004 0E4A     		ldr	r2, .L19
 209 0006 9342     		cmp	r3, r2
 210 0008 03D0     		beq	.L17
 127:Core/Src/stm32h7xx_hal_msp.c ****   {
 128:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 0 */
 129:Core/Src/stm32h7xx_hal_msp.c **** 
 130:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM16_MspDeInit 0 */
 131:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 132:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_TIM16_CLK_DISABLE();
 133:Core/Src/stm32h7xx_hal_msp.c **** 
 134:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM16 interrupt DeInit */
 135:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM16_IRQn);
 136:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 1 */
 137:Core/Src/stm32h7xx_hal_msp.c **** 
 138:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM16_MspDeInit 1 */
 139:Core/Src/stm32h7xx_hal_msp.c ****   }
 140:Core/Src/stm32h7xx_hal_msp.c ****   else if(htim_base->Instance==TIM17)
 211              		.loc 1 140 8 is_stmt 1 view .LVU40
 212              		.loc 1 140 10 is_stmt 0 view .LVU41
 213 000a 0E4A     		ldr	r2, .L19+4
 214 000c 9342     		cmp	r3, r2
 215 000e 0BD0     		beq	.L18
 216              	.LVL11:
 217              	.L13:
 141:Core/Src/stm32h7xx_hal_msp.c ****   {
 142:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspDeInit 0 */
 143:Core/Src/stm32h7xx_hal_msp.c **** 
 144:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM17_MspDeInit 0 */
 145:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 146:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_TIM17_CLK_DISABLE();
 147:Core/Src/stm32h7xx_hal_msp.c **** 
 148:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM17 interrupt DeInit */
 149:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM17_IRQn);
 150:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspDeInit 1 */
 151:Core/Src/stm32h7xx_hal_msp.c **** 
 152:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM17_MspDeInit 1 */
 153:Core/Src/stm32h7xx_hal_msp.c ****   }
 154:Core/Src/stm32h7xx_hal_msp.c **** 
 155:Core/Src/stm32h7xx_hal_msp.c **** }
 218              		.loc 1 155 1 view .LVU42
 219 0010 08BD     		pop	{r3, pc}
 220              	.LVL12:
 221              	.L17:
 132:Core/Src/stm32h7xx_hal_msp.c **** 
 222              		.loc 1 132 5 is_stmt 1 view .LVU43
 223 0012 0D4A     		ldr	r2, .L19+8
 224 0014 D2F8F030 		ldr	r3, [r2, #240]
 225 0018 23F40033 		bic	r3, r3, #131072
 226 001c C2F8F030 		str	r3, [r2, #240]
 135:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 1 */
 227              		.loc 1 135 5 view .LVU44
 228 0020 7520     		movs	r0, #117
 229              	.LVL13:
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccQkuHEo.s 			page 8


 135:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 1 */
 230              		.loc 1 135 5 is_stmt 0 view .LVU45
 231 0022 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 232              	.LVL14:
 233 0026 F3E7     		b	.L13
 234              	.LVL15:
 235              	.L18:
 146:Core/Src/stm32h7xx_hal_msp.c **** 
 236              		.loc 1 146 5 is_stmt 1 view .LVU46
 237 0028 074A     		ldr	r2, .L19+8
 238 002a D2F8F030 		ldr	r3, [r2, #240]
 239 002e 23F48023 		bic	r3, r3, #262144
 240 0032 C2F8F030 		str	r3, [r2, #240]
 149:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspDeInit 1 */
 241              		.loc 1 149 5 view .LVU47
 242 0036 7620     		movs	r0, #118
 243              	.LVL16:
 149:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspDeInit 1 */
 244              		.loc 1 149 5 is_stmt 0 view .LVU48
 245 0038 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 246              	.LVL17:
 247              		.loc 1 155 1 view .LVU49
 248 003c E8E7     		b	.L13
 249              	.L20:
 250 003e 00BF     		.align	2
 251              	.L19:
 252 0040 00440140 		.word	1073824768
 253 0044 00480140 		.word	1073825792
 254 0048 00440258 		.word	1476543488
 255              		.cfi_endproc
 256              	.LFE146:
 258              		.text
 259              	.Letext0:
 260              		.file 2 "d:\\3.tools\\arm_gcc_toolchain\\20_q4_major\\arm-none-eabi\\include\\machine\\_default_ty
 261              		.file 3 "d:\\3.tools\\arm_gcc_toolchain\\20_q4_major\\arm-none-eabi\\include\\sys\\_stdint.h"
 262              		.file 4 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h743xx.h"
 263              		.file 5 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 264              		.file 6 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 265              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h"
 266              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h"
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccQkuHEo.s 			page 9


DEFINED SYMBOLS
                            *ABS*:00000000 stm32h7xx_hal_msp.c
C:\Users\jisu8\AppData\Local\Temp\ccQkuHEo.s:17     .text.HAL_MspInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccQkuHEo.s:25     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\jisu8\AppData\Local\Temp\ccQkuHEo.s:61     .text.HAL_MspInit:00000020 $d
C:\Users\jisu8\AppData\Local\Temp\ccQkuHEo.s:66     .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccQkuHEo.s:73     .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\jisu8\AppData\Local\Temp\ccQkuHEo.s:177    .text.HAL_TIM_Base_MspInit:00000070 $d
C:\Users\jisu8\AppData\Local\Temp\ccQkuHEo.s:184    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccQkuHEo.s:191    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\jisu8\AppData\Local\Temp\ccQkuHEo.s:252    .text.HAL_TIM_Base_MspDeInit:00000040 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
