Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,82
design__inferred_latch__count,0
design__instance__count,3339
design__instance__area,35979.6
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00022000553144607693
power__switching__total,0.0002107260370394215
power__leakage__total,0.0000017077743450499838
power__total,0.0004324393521528691
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2646520300040001
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.26593633603520916
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.1116548274330344
timing__setup__ws__corner:nom_fast_1p32V_m40C,9.827248626348768
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.111655
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.682381
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2827406444556182
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2846002125633063
timing__hold__ws__corner:nom_slow_1p08V_125C,0.614510515422164
timing__setup__ws__corner:nom_slow_1p08V_125C,5.448534222459169
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.614511
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,17.107525
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2715402701772216
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.27292216481505516
timing__hold__ws__corner:nom_typ_1p20V_25C,0.30254011263656994
timing__setup__ws__corner:nom_typ_1p20V_25C,8.834748294114519
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.302540
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,18.096960
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2646520300040001
clock__skew__worst_setup,0.26593633603520916
timing__hold__ws,0.1116548274330344
timing__setup__ws,5.448534222459169
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.111655
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,17.107525
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,3339
design__instance__area__stdcell,35979.6
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.598569
design__instance__utilization__stdcell,0.598569
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:buffer,2
design__instance__area__class:buffer,14.5152
design__instance__count__class:inverter,100
design__instance__area__class:inverter,616.896
design__instance__count__class:sequential_cell,29
design__instance__area__class:sequential_cell,1368.06
design__instance__count__class:multi_input_combinational_cell,2967
design__instance__area__class:multi_input_combinational_cell,31100.6
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,231
design__instance__area__class:timing_repair_buffer,2806.88
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,96177.2
design__violations,0
design__instance__count__class:clock_buffer,5
design__instance__area__class:clock_buffer,45.36
design__instance__count__class:clock_inverter,2
design__instance__area__class:clock_inverter,10.8864
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,7
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,3
design__instance__count__class:antenna_cell,3
design__instance__area__class:antenna_cell,16.3296
route__net,3382
route__net__special,2
route__drc_errors__iter:0,3163
route__wirelength__iter:0,111363
route__drc_errors__iter:1,1509
route__wirelength__iter:1,110129
route__drc_errors__iter:2,1505
route__wirelength__iter:2,109836
route__drc_errors__iter:3,481
route__wirelength__iter:3,109226
route__drc_errors__iter:4,56
route__wirelength__iter:4,109143
route__drc_errors__iter:5,11
route__wirelength__iter:5,109134
route__drc_errors__iter:6,0
route__wirelength__iter:6,109118
route__drc_errors,0
route__wirelength,109118
route__vias,24864
route__vias__singlecut,24864
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,343.915
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,12
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,12
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,12
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,12
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000122238
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000116074
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000256734
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000116074
design_powergrid__voltage__worst,0.0000116074
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.0000122238
design_powergrid__drop__worst__net:VPWR,0.0000122238
design_powergrid__voltage__worst__net:VGND,0.0000116074
design_powergrid__drop__worst__net:VGND,0.0000116074
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000002659999999999999943157448500929973533857264555990695953369140625
ir__drop__worst,0.000012200000000000000083201674716537610265731927938759326934814453125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
