*********************************************************************************
Commit: f1bb3ad41aa26e96f396e1af9b71fc5bf63f759e 
*********************************************************************************

[SiliconPkg]

  [MTL-S MTL-M MTL-P | DDR5 LP5] RefPi Optimization Functional Training
  
  [Feature Description]
  Updated RePi Calibration Optimization to RefPi4XoverOffset edges found
  on system through 1D sweeps of this parameters.
  
  RefPiOffset static edge calculations are still used for final RefPi
  setting calculations.
  
  The the range of RefPiOffset and RePi4XoverOffset settings are
  individually tested at VccSa Vmin and Vmax using a 2D sweep. The 2D
  sweep consists of:
  1. Outer 1D sweep which finds the left\right edges for a given RefPi
  parameter. The parameter is either RefPiOffset or RefPi4XoverOffset
  2. Inner 1D sweep which runs a CPGC point test at each
  Write Leveling Timing offset between -28 and +28 in steps of 4.
  Write Leveling is TxDq & TxDqs on DDR5, TxDq and WCK on LP5.
  
  On LP5, the MC CKE is toggled during the RefPi register writes in the
  RefPiOffset and RefPi4XoverOffset 1D sweeps to force a WCK sync.
  
  Additional Changes:
  - Split 1D sweeps into separate phase and run with Vboot RefPi settings
  to avoid speckles seen when the RefPi FSM is run at Vmax.
  - Added Unit Tests for new helper functions
  - Use 3tCK read preamble for 3200
  
  Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl
  
  [Impacted Platform]
  ALL
  
  Hsd-es-id: 22019169206
  Change-Id: Id70f8f81ca4487d70f9389cbee2c73fab8f5b1b5
  Original commit hash: bbbdb8646a434fdd2a14eecfe825e8e15be4f198
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcDebugHook.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfigPrivate.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 0a959a1e79d03fed75a11f50ae259560113d7373 
*********************************************************************************

[SiliconPkg]

  [MTL-S MTL-M MTL-P | DDR5 LP5] RefPi RMT
  
  [Feature Description]
  Added RefPiOffset and RefPi4XoverOffset 2D sweeps to RMT.
  
  The range of RefPiOffset and RePi4XoverOffset settings are
  individually tested at VccSa Vmin and Vmax using a 2D sweep.
  The final margin reported is the composite result of the eye
  seen at Vmax and Vmin plus the max (worst case) calculated guardband
  for the system temperature.
  
  The 2D sweep consists of:
  1. Outer loop that sweeps the RefPi param (RefPiOffset or
  RefPi4XoverOffset) accross the range of register values as an offset
  to the programmed setting. The sweep is done in steps of 2.
  This sweep modifies the offset values in the following partitions:
  - CCC
  - Data
  - VTT
  On LP5, the MC CKE is toggled during the RefPi register writes in the
  RefPiOffset and RefPi4XoverOffset 1D sweeps to force a WCK sync.
  
  2. An inner loop that runs a CPGC point test at a range of
  Write Leveling offsets from -28 to +28 from the trained values in
  steps of 4.
  Write Leveling consists of TxDq and TxDqs (or WCK for LP5)
  
  Added BDAT Schema 6C support to publish RefPi RMT results.
  
  Added CMOS option (0xE1) to adjust the RefPi4XoverOffset based on the
  closest edge (where positive number is how much inside the eye to adjust
  by and negative number is how much outside the eye to adjust by)
  Example:
  Closest Edge is -30:
  CMOS option is -2 then RefPi4XoverOffset is adjusted by -32.
  Closest Edge is +30:
  CMOS option is +2 then RefPi4XoverOffset is adjusted by +28.
  
  Additional Changes:
  - Fixed bug in VTT Parition GetSet Multicast. These GetSet enumerators
  were implement using the "Strobe" GetSet argument which is always
  limited to the maximum number of bytes on a channel. On LP5 this was
  always limited to 2 causing only 2 of the 4 VTT partition instances
  to be updated when GetSet multicast was used.
  - RefPi\RefPi4Xover Offset 1D sweeps return results assuming the
  passing region can wrap around.
  - Added MrcPrintf support for string printing with left justify and
  right justify padding.
  - Added LP5 Write Leveling (WCK) margin to RMT.
  - Added Unit Tests for new helper functions
  - Updated LocalStub to support VccSa request re-try.
  
  Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl
  
  [Impacted Platform]
  ALL
  
  Hsd-es-id: 22019169206
  Change-Id: Ibd2e336195dbcc310b51c92bf87d693d8ce2fd50
  Original commit hash: ae0a1aa73931f5425e7b2a264278463c794175d2
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcCommonTypes.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcRmtData.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcBdat.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfigPrivate.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommonPrivate.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: b018ce16f45df940aec6c14240cb325b8b0981ad 
*********************************************************************************

[SiliconPkg], [PlatformPkg]

  [MTL-S | DDR5] 2dpc enhanced platform configuration inputs for MRC
  
  [Feature Description]
  if BoardStackUp is set to Freq Limited, set Max Speed according to:
  - Memory topology (Daisy Chain/Tee)
  - Memory slots per channel (1SPC/2SPC)
  - Ranks per dimm
  - LGA or BGA
  - For others, set to 3200
  Add BoardTopology to pass in memory topology to MRC
  Move memory slots/ranks detection into new function - MrcGetDimmConfig
  
  Additional Changes:
  - Removed unused call table tasks from full BIOS build to reduce code
  size: MrcDccRiseFall
  
  Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl
  
  [Impacted Platform]
  S
  
  Hsd-es-id: 15014602988
  Change-Id: Ic787f3092d2e3028042cedb23d577407ba3819db
  Original commit hash: f41b149adc87960ad4391c69fb5221772856d30d
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtTypes.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.h
  MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
  MeteorLakeFspPkg/Upd/FspmUpd.dsc
  MeteorLakePlatSamplePkg/Include/SetupVariable.h
  MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
  MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
  MeteorLakePlatSamplePkg/Setup/SaSetup.uni
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: LG

*********************************************************************************
Commit: d931a220ccd10df43f9a05c0121b67650e5dc5e4 
*********************************************************************************

[SiliconPkg], [PlatformPkg]

  [MTL | DDR5] Allow large legal values based on new JEDEC
  
  [Feature Description]
  Based on JESD79-5C-v1.30, tRTP max value is 33,
  tWR max value is 132, tCCD_L max value is 22,
  tCCD_L_WR max value is 88.
  tCL is 90.
  
  Such timing parameters usually configure 2 sides.
  The one is MC and phy. The other is DIMM side by MR
  registers.
  
  HSD 15014485239 was trying to solve issues that
  old DDR5 modules don't support the new JEDEC spec.
  However, it also causes new moudle not well-supported.
  
  Revert patch 4554d60a1f, as we want to use another way
  to support both old and new DDR5 modules.
  
  Revert patch 9e47fecfc1661.
  
  Change OCSafeMode to a bitmap. Bit 0 means OC_SAFE_tCL.
  Bit 1 means OC_SAFE_OLD_TIMING_SPEC. Limit tWR, tRTP,
  tCCD_L, tCCD_L_WR, tCL to freq 6400 only when
  OC_SAFE_OLD_TIMING_SPEC is set.
  
  Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl
  
  [Impacted Platform]
  MTL-S.
  
  Hsd-es-id: 15014517926
  Change-Id: I46945ac7f85105e1e4d88d225f2221e3cb52a89c
  Original commit hash: 8c4a33776ebdc9dea1af49739f046e0ec4b202e9
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcTimingConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.h
  MeteorLakeFspPkg/Upd/FspmUpd.dsc
  MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
  MeteorLakePlatSamplePkg/Setup/SaSetup.uni
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: c2c3a2adadd60f996ad5b8db0ec22d5f1102ad7d 
*********************************************************************************

[BoardPkg]

  PCH DMI PG Enable as default
  
  [Feature Description]
  Revert "[Silicon WA] Changing PCH DMI PG Disable as default"
  
  Package/Module: MeteorLakeBoardPkg
  
  [Impacted Platform]
  S
  
  Hsd-es-id: 14020857727
  Change-Id: I0ec769268c139ca2d480004e6c256bf4a4141cbb
  Original commit hash: ccd8d7432ff8ccf27faa9f3ce5d0c39d8bb7153a
  
  MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSRvpBoardConfigPatchTable.h
  MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
  MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 64698974275dc81a81409fde0660ea840beeb8e1 
*********************************************************************************

[SiliconPkg]

  [ARL] Support ARL-H Z0 SKUs
  
  [Feature Description]
  Support ARL-H Z0 SKUs
  
  Package/Module:
  ClientOneSiliconPkg/Fru/MtlCpu
  
  [Impacted Platform]
  ARL
  
  Hsd-es-id: 15014444797
  Change-Id: Ie7f34ee4e678e2b43d0b79730981c3ca8ac335fc
  Original commit hash: 7d6af41660b4703e462c04071140ff54092c2651
  
  ClientOneSiliconPkg/Fru/MtlCpu/Include/CpuGenInfo.h
  ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 837cb23acf246801a2d28a522dd495dcfb85d1be 
*********************************************************************************

[BoardPkg]

  [ARLHx RVP1] Report USB3 OC mapping by lane
  
  [Feature Description]
  Report USB3 OC mapping by lane on ARLHx RVP1 CRB
  
  Package/Module: MeteorLakeBoardPkg
  
  [Impacted Platform]
  ARLHx RVP1
  
  Hsd-es-id: 15014645228
  Change-Id: Ib6daa64c2b481b089924cac6de6a5070d0f31212
  Original commit hash: deb665ef98bf3d7f00e49bc8f12959e2b3cd0621
  
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DCrb.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 536bee2c632142b45e25d8945be0da228e84611f 
*********************************************************************************

[BoardPkg]

  MTL DTBT SPD address change
  
  [Feature Description]
  Adding 1DPC 4 channel SPD address as 0xA8.
  
  Package/Module:
  MeteorLakeBoardPkg
  
  [Impacted Platform]
  P
  
  Hsd-es-id: 16022363524
  Change-Id: I3d5764758c369f40d4061261c22ed353c4a3db02
  Original commit hash: 7f9d040d75ad221d5ff8ba02f6ff9d5040319ae1
  
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5MemSolderDowndTBTRvp.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: b9ad2c2e18e490bcb92c3689a8461cd018a45e93 
*********************************************************************************

[BoardPkg]

  [ARL-H][PO][Z0]PseudoG3 option is missing in Bios options
  
  [Issue Description]
  PseudoG3 option is missing in Bios options
  
  [Resolution]
  Add BoardIdArlHDdr5SODimmRvp to InternalUpdateRvpBoardConfig
  switch statement.
  
  Package/Module:
  MeteorLakeBoardPkg
  
  [Impacted Platform]
  All
  
  Hsd-es-id: 22019075545
  Change-Id: I053e39c12be905f431582a9025bb8f36a3f50278
  Original commit hash: 5ca17d8e7199f6292d537f254879039905990871
  
  MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 0e1e4b74f2780ab4ff3f302df708e15e8e89e973 
*********************************************************************************

[SiliconPkg]

  [MTL-S | DDR5] 2R 6400 CKD DIMMs Failed with DCC Downstream
  
  [Feature Description]
  When CKD is enabled, CLK feedback is showing extremely low value
  on disabled clks, which the CLK feedback is invalid.
  This causes DCC StepSize calculation to fail.
  To resolve this, ignore CLK feedback from disabled clocks.
  Add function MrcGetDdr5ClkIndex to get CKD input clks
  
  Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl
  
  [Impacted Platform]
  S
  
  Hsd-es-id: 22018989368
  Change-Id: I1599c37b8e6ad5f34af49693a500b3185fd5c8b1
  Original commit hash: c18741564ec582be9ebba306be4e0df099e007b8
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 7db1ea1d6d5b2a86526b86ba224ac3646a4513c6 
*********************************************************************************

[BoardPkg]

  [ARL H][T3 Board] Display is not working on HDMI port
  
  [Issue Description]
  HDMI Display is not working on DDI B port.
  
  [Resolution]
  DDC is enabled on DDI Port B.
  Device type is configured to DisplayPort with HDMI/DVI Compatible.
  For ARL H T3 board.
  
  Package/Module:
  MeteorLakeBoardPkg/MeteorLakeBoards
  
  [Impacted Platform]
  H
  
  Hsd-es-id: 16022460404
  Change-Id: Ib9c53404552656b357b2d962de551a2c5202fd62
  Original commit hash: 391a97a26c079837c250289f7afc62aacdbe5870
  
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHLp5xT3Rvp.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 6a2626c43bc9f69d8b7f2843364c071e582738d2 
*********************************************************************************

[SiliconPkg]

  CA Parity Pattern Boot Time Optimization Revert for Desktop
  
  [Feature Description]
  Implemente the requirements:
  (1) MRC must use the high stress CA Parity Patter on Desktop IP based
  Platforms (MTL-S, ARL-S, ARL-Hx).
  (2) MRC must use the high stress CA Parity Patter on OC enabled configs.
  
  Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl
  
  [Impacted Platform]
  S
  
  Hsd-es-id: 22019005545
  Change-Id: I54900ef9212b29063d2cc4f1210a5e5314f6d4ba
  Original commit hash: 82b37dee5ce62b1c8272191f11a3c68e27a473a4
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 482e753632bf878fb6c452f5d5c8d750bf4dfcb7 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  DTBT FW Capsule Update fail on scanning DTBT PCIE base address
  
  [Issue Description]
  BIOS fail to update BR FW due to it cannot correctly identify whether
  there's a USB4 device on the RP number which provided by the capsule
  file.
  
  [Resolution]
  1. Change the method of identifying whether it is USB4 Devices to
  compare with the data in DtbtConfig
  2. Remove TbtNvmDrvWaitForTxResponse in TbtNvmDrvInitiateTx, it causes
  the failure of sending AUTH command.
  
  Package/Module:
  TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib
  
  [Impacted Platform]
  ALL.
  
  Hsd-es-id: 15014581341
  Change-Id: If8574a86401a07ae5a5b92734890c9fac7d581ad
  Original commit hash: 25567bdb3f5ce58a0758fd72e1042e69931a5606
  
  Features/Tcss/TcssCapsuleFeaturePkg/Include/TbtRetimerNvm.h
  Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvDma.c
  Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.c
  Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.inf
  Features/Tcss/TcssCapsuleFeaturePkg/TcssCapsuleFeaturePkg.dec
  MeteorLakeBoardPkg/BoardPkg.dec
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHDDR5MemSDTBTRvp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DCrb.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DErb.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/ArlH/SkuIdArlHDdr5SODimmAep.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
  MeteorLakePlatSamplePkg/Features/Tbt/Library/PeiDTbtPolicyLib/PeiDTbtPolicyLib.c
  MeteorLakePlatSamplePkg/Features/Tbt/Library/PeiDTbtPolicyLib/PeiDTbtPolicyLib.inf
  MeteorLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/DTbtDxe.inf
  MeteorLakePlatSamplePkg/Setup/Setup.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: c23826400e0cf0fc27b399b3ca8915c227450c65 
*********************************************************************************


  Update bus number and segment number of XHCI controller
  
  [Issue Description]
  BusNumber of XHCI controller in MTLS is different from MTLP. Hence
  XHCI controller is not coming as secure device in SDEV ACPI table
  
  [Resolution]
  Updated BusNumber and SegmentNumber for MTLS
  
  Package/Module: VtioFeaturePkg
  
  [Impacted Platform]
  S
  
  Hsd-es-id: 15014563919
  Change-Id: Id54e50d3f43612d4c7801b9d1df3e1f800338485
  Original commit hash: 99f33ed56d6d804440b12b4ffaddbf9309adb575
  
  Features/Security/VtioFeaturePkg/VtioDxe/VtioDxe.c
  Features/Security/VtioFeaturePkg/VtioDxe/VtioDxe.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: 19e8670b4ab62cbbcfeb34847b713216bf7cb54a 
*********************************************************************************

[BoardPkg]

  TPM GPIO IRQ not assigned
  
  [Issue Description]
  IRQ of TPM from device manager and "TPM Interrupt Number: xxx"
  string is not printing in debug log before/after DTPM clear
  
  [Resolution]
  Set VpdPcdTpm2IntGpio
  
  Package/Module: MeteorLakeBoards
  
  [Impacted Platform]
  S
  
  Hsd-es-id: 16022033108
  Change-Id: Id1f74eb7fef63ce9d89ad398311dde461c49f716
  Original commit hash: 3a31d0e23ad16193026e4af41c41d135e20be2da
  
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DCrb.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DErb.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm2DCrb.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSOcRvp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm2DEvcrb.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm1DEvcrb.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm2DEvcrb.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 535674fd911aa1e1951927c6073b4f4e5a7e8df4 
*********************************************************************************

[SiliconPkg]

  Revert "CR Access Boot Time Optimizations"
  
  This reverts commit c35eea7d85c8b50b1a895f8da2dc2570a2285be7.
  
  (cherry picked from commit 2668071f0551cd2ebbb4e80c283463ade854c37c)
  
  Fri Oct 27 12:15:26 2023 -0700
  Original commit hash: 0f8368b365933f15273b637f1ba08b21d58df5b1
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtl0xxx.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: a231291529a314e1859bf7a621b987aec6a67eb9 
*********************************************************************************

[SiliconPkg]

  Revert "[MTL-P MTL-M MTL-S | DDR5 LP5] CA Parity Pattern Boot Time Optimization"
  
  This reverts commit 4efb97ef2c4a66f4102a2ccce5d82de8dc34c196.
  
  (cherry picked from commit fe28f5dd29291e967711cf1d995ac2ae7213d2de)
  
  Fri Oct 27 12:14:45 2023 -0700
  Original commit hash: d07e89a533f3d0b144cb2b91c2ec09be422ffc62
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTrainingPrivate.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 238e983bfba4a56003d2c1e1b9894f5a0d88d5eb 
*********************************************************************************

[SiliconPkg]

  Revert "CA Parity Pattern Boot Time Optimization Revert for Desktop"
  
  This reverts commit 539dfc60abaf75ed57fd99dd1bdc200593a65668.
  
  (cherry picked from commit 87ff46c870c42930879491a53c2feaa3c6e3b559)
  
  Fri Oct 27 12:14:07 2023 -0700
  Original commit hash: 136c8350c32c14703023f31fc2f77f42066be987
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 95a5ff1e3e2705301668d51264ada55371a7d902 
*********************************************************************************

[SiliconPkg]

  CA Parity Pattern Boot Time Optimization Revert for Desktop
  
  [Feature Description]
  Implemente the requirements:
  (1) MRC must use the high stress CA Parity Patter on Desktop IP based
  Platforms (MTL-S, ARL-S, ARL-Hx).
  (2) MRC must use the high stress CA Parity Patter on OC enabled configs.
  
  Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl
  
  [Impacted Platform]
  S
  
  Hsd-es-id: 22019005545
  Change-Id: I54900ef9212b29063d2cc4f1210a5e5314f6d4ba
  Original commit hash: 1f1c48324484dbee2bf92f25bd589996998b6dd2
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: ac69e9c1a51027a0421cea963aa30c3bc619bcdc 
*********************************************************************************

[SiliconPkg]

  [MTL-S | DDR5] Enhance freq 8400
  
  [Feature Description]
  Need stablish freq 8400 with Minibios.
  Change RcompTagret a little to remove saturation.
  Enable CMDVC for OC.
  Fix a DEBUG output for CMDVC.
  Change StepSize to 1 for CmdT and CmdV.
  Change initial Odt DqDelay and DqsDelay using old formula
  as new formula doesn't work for Gear2 at high freq. This
  change will be reverted after designers give a workable
  formula.
  
  Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl
  
  [Impacted Platform]
  MTL-S OC.
  
  Hsd-es-id: 15014373926
  Change-Id: I73835df79501597da677b4678ee4fe0f84416474
  Original commit hash: 287f5afd2249358890aa2742e8de417671279b99
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: a6151b8b8e65e221bc4a982e3294284beedff2a9 
*********************************************************************************

[PlatformPkg]

  [OEMx][MTL-H][Willie] Hardware Security Testability Interface Test item fail
  
  [Feature Description]
  Update HSTI BIOS Region Flash Read Access code to accomodate
  all permission values
  
  Package/Module: PlatSamplePkg/HstiIhvDxe
  
  [Impacted Platform]
  ALL
  
  Hsd-es-id: 13011321518
  Change-Id: I5c71b70447929a42b88f16cb71f8b68179cc9f49
  Original commit hash: f18f25c056f348649f1c8401fa9060ce7a4e1c4b
  
  MeteorLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/BootFirmwareMediaProtection.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: hardware
  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: 4c2f29dacf4d716278301d2e12a656dde732bc9d 
*********************************************************************************

[BoardPkg]

  Fail to read retimer version on specific platform
  
  [Issue Description]
  This issue only happened with release BIOS.
  There are 2 retimer flash part shared between TCSS 2 &3
  LSx/AUX. One is facing the SOC and another is facing the connector.
  The current flow of reading retimer version is read the one which
  faced SOC first, then read the other one which faced connector.
  But in release BIOS, it will fail to read the retimer version
  that faced the connector on specific platform.
  
  [Resolution]
  Change the flow to let BIOS read the retimer version which faced the
  connector first.
  
  Package/Module:MeteorLakeBoardPkg
  
  [Impacted Platform]
  MTL.
  
  Hsd-es-id: 14020641921
  Change-Id: Ia4cd606523a2845c46f6d97dd427497ea24e49a7
  Original commit hash: 9d30e3bc217aa244e701752a7f366d65cea2aed7
  
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5xT4Rvp.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 6dfcc63b6030fc87829c8e118047262f072f4cef 
*********************************************************************************

[SiliconPkg], [BoardPkg], [ASL], [PlatformPkg]

  [ARL] Support new Segments and SKUs
  
  [Feature Description]
  Support new Segments and SKUs
  
  Package/Module:
  ClientOneSiliconPkg/Fru
  ClientOneSiliconPkg/IpBlock
  MeteorLakeBoardPkg/Acpi
  MeteorLakeBoardPkg/Features
  MeteorLakeBoardPkg/Library
  MeteorLakeBoardPkg/MeteorLakeBoards
  MeteorLakeBoardPkg/SmbiosPlatformInfo
  MeteorLakePlatSamplePkg/Library
  
  [Impacted Platform]
  ARL-H, ARL-U
  
  Hsd-es-id: 15014444797
  Change-Id: Ib6be4a0cf43d737cd6ca99298f44bb8e006f02fc
  Original commit hash: 0539a1020cfb0abc5f9107535a8d93b9bf946939
  
  ClientOneSiliconPkg/Fru/MtlCpu/Include/CpuGenInfo.h
  ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  ClientOneSiliconPkg/Fru/MtlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
  ClientOneSiliconPkg/Fru/MtlSoc/Include/Defines/HostBridgeDefines.h
  ClientOneSiliconPkg/IpBlock/BiosGuard/Smm/BiosGuardServices.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
  MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/LpcB.asl
  MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/LpcDev.asl
  MeteorLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/LPC_DEV.ASL
  MeteorLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/LpcB.asl
  MeteorLakeBoardPkg/Features/CapsuleUpdate/Library/PlatformCbntSvnCheckHookLib/PlatformCbntSvnCheckHookLib.c
  MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
  MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c
  MeteorLakeBoardPkg/SmbiosPlatformInfo/SmbiosPlatformInfo.c
  MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 38cf39db32e957a715e16aed7d6a83005f4e40a5 
*********************************************************************************

[BoardPkg]

  Configure TouchPad INT
  
  [Issue Description]
  Touch Pad not working after S4 observing I2C HID YB.
  
  [Resolution]
  Pad Ownership value is set incorrectly, it should configure with
  value 1.
  
  Package/Module: BoardPkg
  
  [Impacted Platform]
  S
  
  Hsd-es-id: 16022303287
  Change-Id: I8b46831497cee2185b48c3a5c04ec0d5478dc3e0
  Original commit hash: 071f4e59ba23f2245df7356a4e859c196ed2ae3a
  
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DCrb.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DErb.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 7bab6289a39f8c6cc57f8188ed9f1896802a48cc 
*********************************************************************************

[BoardPkg]

  [MTLS] Modify GPIO setting on GPP_E_14 to fix FXVL AIC auto waking issue
  
  [Feature Description]
  Change GPP_E_14 Pad Reset Configuration from "gpio reset" to either
  "global reset (0x11b)" or "host deep reset (0x01b)".
  
  Package/Module:MeteorLakeBoardPkg
  
  [Impacted Platform]
  S, H
  
  Hsd-es-id: 14020543965
  Change-Id: I7982949f17878ad02b55055f42f9856488bd1500
  Original commit hash: bfb5467db8295282b78c30894d732cb89987b060
  
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DCrb.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DErb.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm2DAep.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm2DCrb.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSOcRvp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm2DEvcrb.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm1DEvcrb.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm2DEvcrb.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 757bacc4cde52b345b0d08302c5d6a9dc8e5d11c 
*********************************************************************************

[SiliconPkg], [BoardPkg], [ASL], [PlatformPkg]

  SyncScript: Revert override commits.
  
  Tue Nov 28 23:01:02 2023 -0800
  Original commit hash: 77dd9d0d8b5ef88379ea2b751c9d8a583584354a
  
  ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.c
  ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInitPreMem.c
  ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInitPreMem.inf
  ClientOneSiliconPkg/Include/BupMsgs.h
  ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen13/GraphicsConfig.h
  ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
  ClientOneSiliconPkg/Include/Library/PeiMeLib.h
  ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PeiCpuPowerManagementLib.inf
  ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerManagementInit.c
  ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtInit.h
  ClientOneSiliconPkg/IpBlock/Graphics/Include/Ppi/GraphicsPlatformPolicyPpi.h
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen14Plus/PeiDisplayInitLib.c
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen14Plus/PeiDisplayInitLib.inf
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsInitLib.c
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsPmInit.c
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen13/PeiGraphicsPolicyLib.c
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
  ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcCommonTypes.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterfaceGlobalTypes.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcTypes.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/MrcOemPlatform.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfigPrivate.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMaintenance.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcRefreshConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcRefreshConfiguration.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcRowHammer.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcSchedulerParameters.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosserPrivate.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtl0xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTrainingPrivate.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
  ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c
  ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c
  ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMem.c
  Features/Ec/EcFeaturePkg/Include/Library/EcMiscLib.h
  Features/Ec/EcFeaturePkg/IncludePrivate/EcCommands.h
  Features/Ec/EcFeaturePkg/Library/BaseEcMiscLib/BaseEcMiscLib.c
  Features/Ec/EcFeaturePkg/Library/BaseEcMiscLibNull/BaseEcMiscLibNull.c
  Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvRetimerThruHr.c
  Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.inf
  Features/Tcss/TcssCapsuleFeaturePkg/TcssCapsuleFeaturePkg.dec
  MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpGenericPcieDeviceRtd3.asl
  MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpSsdStorageRtd3Hook.asl
  MeteorLakeBoardPkg/BiosId.env
  MeteorLakeFspPkg/FspPkgPcdInit.dsc
  MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPolicyUpdatePreMemLib.inf
  MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
  MeteorLakeFspPkg/MeteorLakeFspPkg.fdf
  MeteorLakeFspPkg/Upd/FspmUpd.dsc
  MeteorLakeFspPkg/Upd/UpdList/FSPM.txt
  MeteorLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/BootFirmwareMediaProtection.c
  MeteorLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeC.asl
  MeteorLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.c
  MeteorLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.inf
  MeteorLakePlatSamplePkg/Include/SetupVariable.h
  MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
  MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
  MeteorLakePlatSamplePkg/Setup/SaSetup.uni
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 82b8054b3a410cdf98a7a5ba8aa66364d37b5141 
*********************************************************************************

[SiliconPkg]

  CA Parity Pattern Boot Time Optimization Revert for Desktop
  
  [Feature Description]
  Implemente the requirements:
  (1) MRC must use the high stress CA Parity Patter on Desktop IP based
  Platforms (MTL-S, ARL-S, ARL-Hx).
  (2) MRC must use the high stress CA Parity Patter on OC enabled configs.
  
  Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl
  
  [Impacted Platform]
  S
  
  Hsd-es-id: 22019005545
  Change-Id: I54900ef9212b29063d2cc4f1210a5e5314f6d4ba
  Original commit hash: 17d7ca2feff1cded86ca3f5e037b34d50f410700
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: a023ede143d6e926842e8fb00acea4fed355effb 
*********************************************************************************

[PlatformPkg]

  [OEMx][MTL-H][Willie] Hardware Security Testability Interface Test item fail
  
  [Feature Description]
  Update HSTI BIOS Region Flash Read Access code to accomodate
  all permission values
  
  Package/Module: PlatSamplePkg/HstiIhvDxe
  
  [Impacted Platform]
  ALL
  
  Hsd-es-id: 13011321518
  Change-Id: I5c71b70447929a42b88f16cb71f8b68179cc9f49
  Original commit hash: bd2083b2ada7d2d30ca8669894f9ff7419fae52f
  
  MeteorLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/BootFirmwareMediaProtection.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: hardware
  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: b91146ab7d29d3d43b96e6076c6c86f1a4233f45 
*********************************************************************************

[SiliconPkg]

  Revert "CR Access Boot Time Optimizations"
  
  This reverts commit c35eea7d85c8b50b1a895f8da2dc2570a2285be7.
  
  Fri Oct 27 12:15:26 2023 -0700
  Original commit hash: b0772d2cca83355ddccc64a820e34bea5ea1b4c6
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtl0xxx.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: c47319c15c09abfa4b5b1ef2fdb1490b710a6395 
*********************************************************************************

[SiliconPkg]

  Revert "[MTL-P MTL-M MTL-S | DDR5 LP5] CA Parity Pattern Boot Time Optimization"
  
  This reverts commit 4efb97ef2c4a66f4102a2ccce5d82de8dc34c196.
  
  Fri Oct 27 12:14:45 2023 -0700
  Original commit hash: 68562a0d47e77f266798e05a0675de6fe025ef66
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTrainingPrivate.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 8b779bba4fa1fc23afa2e52c4347ef1097742bda 
*********************************************************************************

[SiliconPkg]

  Revert "CA Parity Pattern Boot Time Optimization Revert for Desktop"
  
  This reverts commit 539dfc60abaf75ed57fd99dd1bdc200593a65668.
  
  Fri Oct 27 12:14:07 2023 -0700
  Original commit hash: e696b00a8a67aab5a7987bcc3ebcb6432a7cc565
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 4f0847e656da388112315477876c6af09f13446a 
*********************************************************************************

[SiliconPkg]

  CA Parity Pattern Boot Time Optimization Revert for Desktop
  
  [Feature Description]
  Implemente the requirements:
  (1) MRC must use the high stress CA Parity Patter on Desktop IP based
  Platforms (MTL-S, ARL-S, ARL-Hx).
  (2) MRC must use the high stress CA Parity Patter on OC enabled configs.
  
  Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl
  
  [Impacted Platform]
  S
  
  Hsd-es-id: 22019005545
  Change-Id: I54900ef9212b29063d2cc4f1210a5e5314f6d4ba
  Original commit hash: 508d04f2515ab202437a6dd342ccbca00c020100
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 3042d8ee0f652923f965282741b2bbff9e8e0cde 
*********************************************************************************

[SiliconPkg]

  [MTL-S | DDR5] Enhance freq 8400
  
  [Feature Description]
  Need stablish freq 8400 with Minibios.
  Change RcompTagret a little to remove saturation.
  Enable CMDVC for OC.
  Fix a DEBUG output for CMDVC.
  Change StepSize to 1 for CmdT and CmdV.
  Change initial Odt DqDelay and DqsDelay using old formula
  as new formula doesn't work for Gear2 at high freq. This
  change will be reverted after designers give a workable
  formula.
  
  Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl
  
  [Impacted Platform]
  MTL-S OC.
  
  Hsd-es-id: 15014373926
  Change-Id: I73835df79501597da677b4678ee4fe0f84416474
  Original commit hash: a4693f8b03713ea908c2edca4656b1810a826f16
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: revert

################################################################################

Report Summary: Backstop found 33 suspect commits for review 

Warnings Found:
  Commit: f1bb3ad    --Commit Message Contains Key Word: step
  Commit: 0a959a1    --Commit Message Contains Key Word: step
  Commit: b018ce1    --Commit Message Contains Oem: LG
  Commit: d931a22    --Commit Message Contains Key Word: revert
  Commit: c2c3a2a    --Commit Message Contains Key Word: revert
  Commit: 6469897    --Commit Message Contains Key Word: sku
  Commit: 837cb23    --Commit Message Contains Key Word: sku
  Commit: 536bee2    --Commit Message Contains Key Word: sku
  Commit: b9ad2c2    --Commit Message Contains Key Word: internal
  Commit: 0e1e4b7    --Commit Message Contains Key Word: step
  Commit: 7db1ea1    --Commit Message Contains Key Word: sku
  Commit: 6a2626c    --Commit Message Contains Key Word: revert
  Commit: 482e753    --Commit Message Contains Key Word: sku
  Commit: c238264    --Commit Message Contains Key Word: security
  Commit: 19e8670    --Commit Message Contains Key Word: sku
  Commit: 535674f    --Commit Message Contains Key Word: revert
  Commit: a231291    --Commit Message Contains Key Word: revert
  Commit: 238e983    --Commit Message Contains Key Word: revert
  Commit: 95a5ff1    --Commit Message Contains Key Word: revert
  Commit: ac69e9c    --Commit Message Contains Key Word: step
  Commit: ac69e9c    --Commit Message Contains Key Word: revert
  Commit: a6151b8    --Commit Message Contains Key Word: hardware
  Commit: a6151b8    --Commit Message Contains Key Word: security
  Commit: 4c2f29d    --Commit Message Contains Key Word: sku
  Commit: 6dfcc63    --Commit Message Contains Key Word: sku
  Commit: 38cf39d    --Commit Message Contains Key Word: sku
  Commit: 7bab628    --Commit Message Contains Key Word: sku
  Commit: 757bacc    --Commit Message Contains Key Word: revert
  Commit: 82b8054    --Commit Message Contains Key Word: revert
  Commit: a023ede    --Commit Message Contains Key Word: hardware
  Commit: a023ede    --Commit Message Contains Key Word: security
  Commit: b91146a    --Commit Message Contains Key Word: revert
  Commit: c47319c    --Commit Message Contains Key Word: revert
  Commit: 8b779bb    --Commit Message Contains Key Word: revert
  Commit: 4f0847e    --Commit Message Contains Key Word: revert
  Commit: 3042d8e    --Commit Message Contains Key Word: step
  Commit: 3042d8e    --Commit Message Contains Key Word: revert
