# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../IIR.srcs/sources_1/imports/src/FIR.sv" \
"../../../../IIR.srcs/sources_1/imports/src/Interface.sv" \
"../../../../IIR.srcs/sources_1/imports/src/SignalGen.sv" \
"../../../../IIR.srcs/sources_1/new/Interface_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
