

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Sun Oct  3 19:33:26 2021

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
* Project:        baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      636|      636|  6.360 us|  6.360 us|  637|  637|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_25_1  |      635|      635|         5|          -|          -|   127|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|     56|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        1|    -|       5|     10|    0|
|Multiplexer      |        -|    -|       -|     89|    -|
|Register         |        -|    -|      36|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|    1|      41|    155|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +--------------------------------+-----------------------------+--------------+
    |            Instance            |            Module           |  Expression  |
    +--------------------------------+-----------------------------+--------------+
    |mac_muladd_8s_5s_16s_16_4_1_U1  |mac_muladd_8s_5s_16s_16_4_1  |  i0 * i1 + i2|
    +--------------------------------+-----------------------------+--------------+

    * Memory: 
    +---------------+-------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |    Module   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+-------------+---------+---+----+-----+------+-----+------+-------------+
    |c_U            |c            |        0|  5|  10|    0|   128|    5|     1|          640|
    |shift_reg_V_U  |shift_reg_V  |        1|  0|   0|    0|   128|    8|     1|         1024|
    +---------------+-------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |             |        1|  5|  10|    0|   256|   13|     2|         1664|
    +---------------+-------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |acc_V_fu_186_p2        |         +|   0|  0|  16|          16|          16|
    |add_ln870_fu_180_p2    |         +|   0|  0|  16|          16|          16|
    |ret_fu_133_p2          |         +|   0|  0|  14|           7|           2|
    |icmp_ln1065_fu_127_p2  |      icmp|   0|  0|  10|           7|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  56|          46|          35|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |acc_V_1_fu_58         |   9|          2|   16|         32|
    |ap_NS_fsm             |  37|          7|    1|          7|
    |lhs_fu_54             |   9|          2|    7|         14|
    |shift_reg_V_address0  |  20|          4|    7|         28|
    |shift_reg_V_d0        |  14|          3|    8|         24|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  89|         18|   39|        105|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |acc_V_1_fu_58       |  16|   0|   16|          0|
    |ap_CS_fsm           |   6|   0|    6|          0|
    |lhs_fu_54           |   7|   0|    7|          0|
    |zext_ln573_reg_247  |   7|   0|   64|         57|
    +--------------------+----+----+-----+-----------+
    |Total               |  36|   0|   93|         57|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_rst    |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_start  |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_done   |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_idle   |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_ready  |  out|    1|  ap_ctrl_hs|           fir|  return value|
|y         |  out|   32|      ap_vld|             y|       pointer|
|y_ap_vld  |  out|    1|      ap_vld|             y|       pointer|
|x         |   in|   32|     ap_none|             x|        scalar|
+----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%lhs = alloca i32 1"   --->   Operation 7 'alloca' 'lhs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%acc_V_1 = alloca i32 1"   --->   Operation 8 'alloca' 'acc_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 9 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x" [fir.cpp:17]   --->   Operation 14 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln25 = store i16 0, i16 %acc_V_1" [fir.cpp:25]   --->   Operation 15 'store' 'store_ln25' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln25 = store i7 127, i7 %lhs" [fir.cpp:25]   --->   Operation 16 'store' 'store_ln25' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln25 = br void" [fir.cpp:25]   --->   Operation 17 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.12>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i_V_1 = load i7 %lhs"   --->   Operation 18 'load' 'i_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.48ns)   --->   "%icmp_ln1065 = icmp_eq  i7 %i_V_1, i7 0"   --->   Operation 19 'icmp' 'icmp_ln1065' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 127, i64 127, i64 127"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln1065, void %.split, void" [fir.cpp:25]   --->   Operation 21 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.87ns)   --->   "%ret = add i7 %i_V_1, i7 127"   --->   Operation 22 'add' 'ret' <Predicate = (!icmp_ln1065)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln573_1 = zext i7 %ret"   --->   Operation 23 'zext' 'zext_ln573_1' <Predicate = (!icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%shift_reg_V_addr = getelementptr i8 %shift_reg_V, i64 0, i64 %zext_ln573_1" [fir.cpp:27]   --->   Operation 24 'getelementptr' 'shift_reg_V_addr' <Predicate = (!icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln573 = zext i7 %i_V_1"   --->   Operation 25 'zext' 'zext_ln573' <Predicate = (!icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (3.25ns)   --->   "%lhs_3 = load i7 %shift_reg_V_addr" [fir.cpp:27]   --->   Operation 26 'load' 'lhs_3' <Predicate = (!icmp_ln1065)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%c_addr = getelementptr i5 %c, i64 0, i64 %zext_ln573"   --->   Operation 27 'getelementptr' 'c_addr' <Predicate = (!icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (2.32ns)   --->   "%rhs = load i7 %c_addr"   --->   Operation 28 'load' 'rhs' <Predicate = (!icmp_ln1065)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 128> <ROM>
ST_2 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln1526 = store i7 %ret, i7 %lhs"   --->   Operation 29 'store' 'store_ln1526' <Predicate = (!icmp_ln1065)> <Delay = 1.58>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%acc_V_1_load = load i16 %acc_V_1"   --->   Operation 30 'load' 'acc_V_1_load' <Predicate = (icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln168 = trunc i32 %x_read"   --->   Operation 31 'trunc' 'trunc_ln168' <Predicate = (icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (3.25ns)   --->   "%store_ln30 = store i8 %trunc_ln168, i8 0" [fir.cpp:30]   --->   Operation 32 'store' 'store_ln30' <Predicate = (icmp_ln1065)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln870 = trunc i32 %x_read"   --->   Operation 33 'trunc' 'trunc_ln870' <Predicate = (icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i13.i3, i13 %trunc_ln870, i3 0"   --->   Operation 34 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln870_1 = trunc i32 %x_read"   --->   Operation 35 'trunc' 'trunc_ln870_1' <Predicate = (icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%shl_ln870_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %trunc_ln870_1, i1 0"   --->   Operation 36 'bitconcatenate' 'shl_ln870_1' <Predicate = (icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln870 = add i16 %shl_ln870_1, i16 %acc_V_1_load"   --->   Operation 37 'add' 'add_ln870' <Predicate = (icmp_ln1065)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 38 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%acc_V = add i16 %add_ln870, i16 %shl_ln"   --->   Operation 38 'add' 'acc_V' <Predicate = (icmp_ln1065)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln33 = sext i16 %acc_V" [fir.cpp:33]   --->   Operation 39 'sext' 'sext_ln33' <Predicate = (icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%write_ln33 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %y, i32 %sext_ln33" [fir.cpp:33]   --->   Operation 40 'write' 'write_ln33' <Predicate = (icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln34 = ret" [fir.cpp:34]   --->   Operation 41 'ret' 'ret_ln34' <Predicate = (icmp_ln1065)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%shift_reg_V_addr_1 = getelementptr i8 %shift_reg_V, i64 0, i64 %zext_ln573" [fir.cpp:27]   --->   Operation 42 'getelementptr' 'shift_reg_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/2] (3.25ns)   --->   "%lhs_3 = load i7 %shift_reg_V_addr" [fir.cpp:27]   --->   Operation 43 'load' 'lhs_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_3 : Operation 44 [1/1] (3.25ns)   --->   "%store_ln27 = store i8 %lhs_3, i7 %shift_reg_V_addr_1" [fir.cpp:27]   --->   Operation 44 'store' 'store_ln27' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln225 = sext i8 %lhs_3"   --->   Operation 45 'sext' 'sext_ln225' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/2] (2.32ns)   --->   "%rhs = load i7 %c_addr"   --->   Operation 46 'load' 'rhs' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 128> <ROM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln225_1 = sext i5 %rhs"   --->   Operation 47 'sext' 'sext_ln225_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [3/3] (1.05ns) (grouped into DSP with root node acc_V_2)   --->   "%ret_1 = mul i13 %sext_ln225, i13 %sext_ln225_1"   --->   Operation 48 'mul' 'ret_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.05>
ST_4 : Operation 49 [2/3] (1.05ns) (grouped into DSP with root node acc_V_2)   --->   "%ret_1 = mul i13 %sext_ln225, i13 %sext_ln225_1"   --->   Operation 49 'mul' 'ret_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.10>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%acc_V_1_load_1 = load i16 %acc_V_1"   --->   Operation 50 'load' 'acc_V_1_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/3] (0.00ns) (grouped into DSP with root node acc_V_2)   --->   "%ret_1 = mul i13 %sext_ln225, i13 %sext_ln225_1"   --->   Operation 51 'mul' 'ret_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 52 [1/1] (0.00ns) (grouped into DSP with root node acc_V_2)   --->   "%sext_ln870 = sext i13 %ret_1"   --->   Operation 52 'sext' 'sext_ln870' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [2/2] (2.10ns) (root node of the DSP)   --->   "%acc_V_2 = add i16 %sext_ln870, i16 %acc_V_1_load_1"   --->   Operation 53 'add' 'acc_V_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 3.68>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln1640 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2"   --->   Operation 54 'specloopname' 'specloopname_ln1640' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/2] (2.10ns) (root node of the DSP)   --->   "%acc_V_2 = add i16 %sext_ln870, i16 %acc_V_1_load_1"   --->   Operation 55 'add' 'acc_V_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln870 = store i16 %acc_V_2, i16 %acc_V_1"   --->   Operation 56 'store' 'store_ln870' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 57 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ shift_reg_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ c]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
lhs                 (alloca           ) [ 0111111]
acc_V_1             (alloca           ) [ 0111111]
spectopmodule_ln0   (spectopmodule    ) [ 0000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000]
specinterface_ln0   (specinterface    ) [ 0000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000]
specinterface_ln0   (specinterface    ) [ 0000000]
x_read              (read             ) [ 0011111]
store_ln25          (store            ) [ 0000000]
store_ln25          (store            ) [ 0000000]
br_ln25             (br               ) [ 0000000]
i_V_1               (load             ) [ 0000000]
icmp_ln1065         (icmp             ) [ 0011111]
empty               (speclooptripcount) [ 0000000]
br_ln25             (br               ) [ 0000000]
ret                 (add              ) [ 0000000]
zext_ln573_1        (zext             ) [ 0000000]
shift_reg_V_addr    (getelementptr    ) [ 0001000]
zext_ln573          (zext             ) [ 0001000]
c_addr              (getelementptr    ) [ 0001000]
store_ln1526        (store            ) [ 0000000]
acc_V_1_load        (load             ) [ 0000000]
trunc_ln168         (trunc            ) [ 0000000]
store_ln30          (store            ) [ 0000000]
trunc_ln870         (trunc            ) [ 0000000]
shl_ln              (bitconcatenate   ) [ 0000000]
trunc_ln870_1       (trunc            ) [ 0000000]
shl_ln870_1         (bitconcatenate   ) [ 0000000]
add_ln870           (add              ) [ 0000000]
acc_V               (add              ) [ 0000000]
sext_ln33           (sext             ) [ 0000000]
write_ln33          (write            ) [ 0000000]
ret_ln34            (ret              ) [ 0000000]
shift_reg_V_addr_1  (getelementptr    ) [ 0000000]
lhs_3               (load             ) [ 0000000]
store_ln27          (store            ) [ 0000000]
sext_ln225          (sext             ) [ 0000110]
rhs                 (load             ) [ 0000000]
sext_ln225_1        (sext             ) [ 0000110]
acc_V_1_load_1      (load             ) [ 0000001]
ret_1               (mul              ) [ 0000000]
sext_ln870          (sext             ) [ 0000001]
specloopname_ln1640 (specloopname     ) [ 0000000]
acc_V_2             (add              ) [ 0000000]
store_ln870         (store            ) [ 0000000]
br_ln0              (br               ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="shift_reg_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="c">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i13.i3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i15.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="lhs_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="acc_V_1_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_V_1/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="x_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="write_ln33_write_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="0" index="2" bw="16" slack="0"/>
<pin id="72" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln33/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="shift_reg_V_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="8" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="7" slack="0"/>
<pin id="79" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_V_addr/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="7" slack="0"/>
<pin id="84" dir="0" index="1" bw="8" slack="0"/>
<pin id="85" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="lhs_3/2 store_ln30/2 store_ln27/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="c_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="5" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="7" slack="0"/>
<pin id="92" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="7" slack="0"/>
<pin id="97" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="shift_reg_V_addr_1_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="7" slack="1"/>
<pin id="106" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_V_addr_1/3 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_load_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="16" slack="1"/>
<pin id="113" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_V_1_load/2 acc_V_1_load_1/5 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln25_store_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="16" slack="0"/>
<pin id="117" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="store_ln25_store_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="0"/>
<pin id="121" dir="0" index="1" bw="7" slack="0"/>
<pin id="122" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="i_V_1_load_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="7" slack="1"/>
<pin id="126" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_V_1/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="icmp_ln1065_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="7" slack="0"/>
<pin id="129" dir="0" index="1" bw="7" slack="0"/>
<pin id="130" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1065/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="ret_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="7" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="zext_ln573_1_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="7" slack="0"/>
<pin id="141" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln573_1/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="zext_ln573_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="7" slack="0"/>
<pin id="146" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln573/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="store_ln1526_store_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="7" slack="0"/>
<pin id="151" dir="0" index="1" bw="7" slack="1"/>
<pin id="152" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1526/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="trunc_ln168_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="1"/>
<pin id="156" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln168/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="trunc_ln870_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="1"/>
<pin id="160" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln870/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="shl_ln_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="16" slack="0"/>
<pin id="163" dir="0" index="1" bw="13" slack="0"/>
<pin id="164" dir="0" index="2" bw="1" slack="0"/>
<pin id="165" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="trunc_ln870_1_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="1"/>
<pin id="171" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln870_1/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="shl_ln870_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="0"/>
<pin id="174" dir="0" index="1" bw="15" slack="0"/>
<pin id="175" dir="0" index="2" bw="1" slack="0"/>
<pin id="176" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln870_1/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="add_ln870_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="0"/>
<pin id="182" dir="0" index="1" bw="16" slack="0"/>
<pin id="183" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="acc_V_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="0"/>
<pin id="188" dir="0" index="1" bw="16" slack="0"/>
<pin id="189" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_V/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="sext_ln33_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="16" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="sext_ln225_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="0"/>
<pin id="199" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln225/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="sext_ln225_1_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="5" slack="0"/>
<pin id="203" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln225_1/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="store_ln870_store_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="16" slack="0"/>
<pin id="207" dir="0" index="1" bw="16" slack="5"/>
<pin id="208" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln870/6 "/>
</bind>
</comp>

<comp id="209" class="1007" name="grp_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="0"/>
<pin id="211" dir="0" index="1" bw="5" slack="0"/>
<pin id="212" dir="0" index="2" bw="16" slack="0"/>
<pin id="213" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_1/3 sext_ln870/5 acc_V_2/5 "/>
</bind>
</comp>

<comp id="218" class="1005" name="lhs_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="7" slack="0"/>
<pin id="220" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="lhs "/>
</bind>
</comp>

<comp id="225" class="1005" name="acc_V_1_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="16" slack="0"/>
<pin id="227" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="acc_V_1 "/>
</bind>
</comp>

<comp id="232" class="1005" name="x_read_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="1"/>
<pin id="234" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="242" class="1005" name="shift_reg_V_addr_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="7" slack="1"/>
<pin id="244" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_V_addr "/>
</bind>
</comp>

<comp id="247" class="1005" name="zext_ln573_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="64" slack="1"/>
<pin id="249" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln573 "/>
</bind>
</comp>

<comp id="252" class="1005" name="c_addr_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="7" slack="1"/>
<pin id="254" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="c_addr "/>
</bind>
</comp>

<comp id="257" class="1005" name="sext_ln225_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="13" slack="1"/>
<pin id="259" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln225 "/>
</bind>
</comp>

<comp id="262" class="1005" name="sext_ln225_1_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="13" slack="1"/>
<pin id="264" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln225_1 "/>
</bind>
</comp>

<comp id="267" class="1005" name="acc_V_1_load_1_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="16" slack="1"/>
<pin id="269" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="acc_V_1_load_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="24" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="48" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="4" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="36" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="75" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="36" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="88" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="38" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="36" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="82" pin="3"/><net_sink comp="82" pin=1"/></net>

<net id="110"><net_src comp="102" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="118"><net_src comp="26" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="28" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="131"><net_src comp="124" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="30" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="137"><net_src comp="124" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="28" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="142"><net_src comp="133" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="147"><net_src comp="124" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="153"><net_src comp="133" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="157"><net_src comp="154" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="166"><net_src comp="40" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="158" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="42" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="177"><net_src comp="44" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="169" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="46" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="184"><net_src comp="172" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="111" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="180" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="161" pin="3"/><net_sink comp="186" pin=1"/></net>

<net id="195"><net_src comp="186" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="200"><net_src comp="82" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="95" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="214"><net_src comp="197" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="201" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="111" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="217"><net_src comp="209" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="221"><net_src comp="54" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="223"><net_src comp="218" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="224"><net_src comp="218" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="228"><net_src comp="58" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="230"><net_src comp="225" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="231"><net_src comp="225" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="235"><net_src comp="62" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="237"><net_src comp="232" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="238"><net_src comp="232" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="245"><net_src comp="75" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="250"><net_src comp="144" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="255"><net_src comp="88" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="260"><net_src comp="197" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="265"><net_src comp="201" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="270"><net_src comp="111" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="209" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y | {2 }
	Port: shift_reg_V | {2 3 }
 - Input state : 
	Port: fir : x | {1 }
	Port: fir : shift_reg_V | {2 3 }
	Port: fir : c | {2 3 }
  - Chain level:
	State 1
		store_ln25 : 1
		store_ln25 : 1
	State 2
		icmp_ln1065 : 1
		br_ln25 : 2
		ret : 1
		zext_ln573_1 : 2
		shift_reg_V_addr : 3
		zext_ln573 : 1
		lhs_3 : 4
		c_addr : 2
		rhs : 3
		store_ln1526 : 2
		store_ln30 : 1
		shl_ln : 1
		shl_ln870_1 : 1
		add_ln870 : 2
		acc_V : 3
		sext_ln33 : 4
		write_ln33 : 5
	State 3
		store_ln27 : 1
		sext_ln225 : 1
		sext_ln225_1 : 1
		ret_1 : 2
	State 4
	State 5
		sext_ln870 : 1
		acc_V_2 : 2
	State 6
		store_ln870 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |       ret_fu_133       |    0    |    0    |    14   |
|    add   |    add_ln870_fu_180    |    0    |    0    |    16   |
|          |      acc_V_fu_186      |    0    |    0    |    16   |
|----------|------------------------|---------|---------|---------|
|   icmp   |   icmp_ln1065_fu_127   |    0    |    0    |    10   |
|----------|------------------------|---------|---------|---------|
|  muladd  |       grp_fu_209       |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   read   |    x_read_read_fu_62   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   write  | write_ln33_write_fu_68 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   zext   |   zext_ln573_1_fu_139  |    0    |    0    |    0    |
|          |    zext_ln573_fu_144   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |   trunc_ln168_fu_154   |    0    |    0    |    0    |
|   trunc  |   trunc_ln870_fu_158   |    0    |    0    |    0    |
|          |  trunc_ln870_1_fu_169  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|bitconcatenate|      shl_ln_fu_161     |    0    |    0    |    0    |
|          |   shl_ln870_1_fu_172   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    sext_ln33_fu_192    |    0    |    0    |    0    |
|   sext   |    sext_ln225_fu_197   |    0    |    0    |    0    |
|          |   sext_ln225_1_fu_201  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    1    |    0    |    56   |
|----------|------------------------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+
|     c     |    0   |    5   |   10   |    -   |
|shift_reg_V|    1   |    0   |    0   |    0   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    5   |   10   |    0   |
+-----------+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
| acc_V_1_load_1_reg_267 |   16   |
|     acc_V_1_reg_225    |   16   |
|     c_addr_reg_252     |    7   |
|       lhs_reg_218      |    7   |
|  sext_ln225_1_reg_262  |   13   |
|   sext_ln225_reg_257   |   13   |
|shift_reg_V_addr_reg_242|    7   |
|     x_read_reg_232     |   32   |
|   zext_ln573_reg_247   |   64   |
+------------------------+--------+
|          Total         |   175  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_82 |  p0  |   4  |   7  |   28   ||    20   |
| grp_access_fu_82 |  p1  |   2  |   8  |   16   ||    9    |
| grp_access_fu_95 |  p0  |   2  |   7  |   14   ||    9    |
|    grp_fu_209    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_209    |  p1  |   3  |   5  |   15   ||    14   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   89   ||  8.2979 ||    61   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    -   |    0   |   56   |    -   |
|   Memory  |    1   |    -   |    -   |    5   |   10   |    0   |
|Multiplexer|    -   |    -   |    8   |    -   |   61   |    -   |
|  Register |    -   |    -   |    -   |   175  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    1   |    1   |    8   |   180  |   127  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
