%CMF
# %PSECTS Section
# For each object file, details of its psects are enumerated here.
# The begining of the section is indicated by %PSECTS.  The first
# line indicates the name of the first object file, e.g.
#    $foo.obj
# Each line that follows describes a psect in that object file, until
# the next object file.  The lines that describe a psect have the
# format:
#    <psect name> <class name> <space> <link address> <load addresses> <length> <delta>
# All addresses and the length are given in unqualified hexadecimal
# in delta units.  Any other numeric values are decimal.
%PSECTS
$C:\Users\alex\AppData\Local\Temp\s24g.obj
end_init CODE 0 C0 C0 4 1
reset_vec CODE 0 0 0 6 1
config CONFIG 0 FFF8 FFF8 8 1
$dist/UseXC8/debug\PIC_Master.X.debug.obj
intcodelo CODE 0 18 18 A8 1
intcode CODE 0 8 8 10 1
text61 CODE 0 18C8 18C8 6 1
text60 CODE 0 162E 162E 32 1
text59 CODE 0 185C 185C 10 1
text58 CODE 0 1440 1440 3E 1
text57 CODE 0 126A 126A 60 1
text56 CODE 0 1372 1372 50 1
text55 CODE 0 872 872 11E 1
text54 CODE 0 1562 1562 36 1
text53 CODE 0 B94 B94 EC 1
text52 CODE 0 16BC 16BC 2E 1
text51 CODE 0 18BA 18BA 8 1
text50 CODE 0 18B2 18B2 8 1
text49 CODE 0 18AA 18AA 8 1
text48 CODE 0 18A2 18A2 8 1
text47 CODE 0 189A 189A 8 1
text46 CODE 0 C4 C4 406 1
text45 CODE 0 183A 183A 12 1
text44 CODE 0 10D6 10D6 6E 1
intcode_body CODE 0 FDC FDC 7E 1
text42 CODE 0 1828 1828 12 1
text41 CODE 0 13C2 13C2 40 1
text40 CODE 0 E1A E1A AA 1
text39 CODE 0 1764 1764 24 1
text38 CODE 0 1816 1816 12 1
text37 CODE 0 16EA 16EA 2C 1
text36 CODE 0 990 990 118 1
text35 CODE 0 C80 C80 D2 1
text34 CODE 0 1716 1716 28 1
text33 CODE 0 1892 1892 8 1
text32 CODE 0 188A 188A 8 1
text31 CODE 0 1882 1882 8 1
text30 CODE 0 D52 D52 C8 1
text28 CODE 0 173E 173E 26 1
text27 CODE 0 14BA 14BA 3C 1
text26 CODE 0 1322 1322 50 1
text25 CODE 0 754 754 11E 1
text24 CODE 0 152C 152C 36 1
text23 CODE 0 14F6 14F6 36 1
text22 CODE 0 17DE 17DE 14 1
text21 CODE 0 15FC 15FC 32 1
text20 CODE 0 184C 184C 10 1
text19 CODE 0 1402 1402 3E 1
text18 CODE 0 147E 147E 3C 1
text17 CODE 0 11A8 11A8 62 1
text16 CODE 0 18C2 18C2 6 1
text15 CODE 0 187A 187A 8 1
text14 CODE 0 120A 120A 60 1
text13 CODE 0 105A 105A 7C 1
text12 CODE 0 1144 1144 64 1
text11 CODE 0 12CA 12CA 58 1
text10 CODE 0 1804 1804 12 1
text9 CODE 0 186C 186C E 1
text8 CODE 0 AA8 AA8 EC 1
text7 CODE 0 168E 168E 2E 1
text6 CODE 0 15CA 15CA 32 1
text5 CODE 0 1660 1660 2E 1
text4 CODE 0 17A8 17A8 20 1
text3 CODE 0 EC4 EC4 8E 1
text2 CODE 0 1788 1788 20 1
text1 CODE 0 1598 1598 32 1
text0 CODE 0 4CA 4CA 28A 1
cstackCOMRAM COMRAM 1 1 1 3A 1
cstackBANK0 BANK0 1 60 60 58 1
cstackBANK1 BANK1 1 1B7 1B7 12 1
cstackBANK2 BANK2 1 200 200 49 1
bssBANK2 BANK2 1 249 249 36 1
dataBANK1 BANK1 1 1A2 1A2 15 1
bssBANK1 BANK1 1 100 100 A2 1
dataBANK0 BANK0 1 B8 B8 12 1
bssBANK0 BANK0 1 CC CC 1 1
dataCOMRAM COMRAM 1 4E 4E 2 1
bssCOMRAM COMRAM 1 3B 3B 13 1
cinit CODE 0 F52 F52 8A 1
nvBANK0 BANK0 1 CA CA 2 1
idataBANK1 CODE 0 17C8 17C8 15 1
idataBANK0 CODE 0 17F2 17F2 12 1
idataCOMRAM CODE 0 18CE 18CE 2 1
# %UNUSED Section
# This section enumerates the unused ranges of each CLASS. Each entry
# is described on a single line as follows:
#    <class name> <range> <delta>
# Addresses given in the range are in hexadecimal and units of delta.
%UNUSED
BANK0 000CD-000FF 1
BANK1 001C9-001FF 1
BANK10 00A00-00AFF 1
BANK11 00B00-00BFF 1
BANK12 00C00-00CFF 1
BANK13 00D00-00DFF 1
BANK14 00E00-00EBF 1
BANK2 0027F-002FF 1
BANK3 00300-003FF 1
BANK4 00400-004FF 1
BANK5 00500-005FF 1
BANK6 00600-006FF 1
BANK7 00700-007FF 1
BANK8 00800-008FF 1
BANK9 00900-009FF 1
BIGRAM 00050-0005F 1
BIGRAM 000CD-000FF 1
BIGRAM 001C9-001FF 1
BIGRAM 0027F-00EBF 1
CODE 00006-00007 1
CODE 017DD-017DD 1
CODE 018D0-0FFF7 1
COMRAM 00050-0005F 1
CONST 00006-00007 1
CONST 017DD-017DD 1
CONST 018D0-0FFF7 1
MEDIUMCONST 017DD-017DD 1
MEDIUMCONST 018D0-0FFF7 1
RAM 000CD-000FF 1
RAM 001C9-001FF 1
RAM 0027F-00EBF 1
SFR 00EC0-00FFC 1
SMALLCONST 017DD-017DD 1
SMALLCONST 018D0-0FFF7 1
STACK 0027F-009FF 1
# %LINETAB Section
# This section enumerates the file/line to address mappings.
# The beginning of the section is indicated by %LINETAB.
# The first line indicates the name of the first object file, e.g.
#   $foo.obj
# Each line that follows describes a single mapping until the next
# object file.  Mappings have the following format:
#    <file name>:<line number> <address> <psect name> <class name>
# The address is absolute and given given in unqualified hex 
# in delta units of the psect. All mappings within an object file
# are in ascending order of addresses.
# All other numeric values are in decimal.
%LINETAB
$dist/UseXC8/debug\PIC_Master.X.debug.obj
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":86 8 intcode CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1read.c":23 8 intcode CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":131 18 intcodelo CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t0open.c":31 18 intcodelo CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":134 5C intcodelo CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":135 60 intcodelo CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":139 62 intcodelo CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":143 66 intcodelo CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":144 6A intcodelo CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":148 6C intcodelo CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":153 70 intcodelo CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":158 76 intcodelo CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":165 7A intcodelo CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":126 C4 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":128 C4 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":135 C8 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":138 CE text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":142 D4 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":147 D6 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":148 104 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":156 10E text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":158 118 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":159 11C text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":163 11E text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":165 136 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":167 13A text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":168 150 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":169 152 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":171 152 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":172 154 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":173 16A text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":181 16C text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":194 170 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":197 190 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":198 1A6 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":200 1BC text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":204 1BE text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":205 1C2 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":206 1FC text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":208 210 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":210 228 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":212 24A text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":216 24C text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":221 250 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":222 256 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":212 258 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":226 264 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":228 26C text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":229 282 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":230 298 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":233 29A text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":238 2B2 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":241 2B2 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":243 2B4 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":244 2CA text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":248 2CC text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":250 2EC text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":251 302 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":255 304 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":257 308 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":259 30A text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":260 320 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":261 336 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":265 338 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":266 36A text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":269 37E text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":271 396 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":274 3CE text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":276 3D2 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":277 408 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":278 41E text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":279 420 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":281 420 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":282 422 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":283 438 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":289 43A text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":290 43E text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":291 440 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":292 456 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":293 46C text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":297 482 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":142 484 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":187 4CA text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":213 4CA text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":221 4CE text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":236 4D0 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":239 4E4 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":242 4F8 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":246 4FC text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":247 500 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":260 504 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":267 50A text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":276 516 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":278 518 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":281 51A text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":291 51C text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":306 522 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":332 524 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":342 528 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":352 52C text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":354 530 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":357 53C text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":359 54E text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":361 560 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":365 572 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":369 588 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":370 58E text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":394 594 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":406 598 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":407 5C2 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":418 5CA text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":419 60C text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":422 60E text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":426 60E text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":427 612 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":441 614 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":442 61A text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":443 61E text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":444 622 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":449 624 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":450 62A text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":456 62E text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":457 634 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":458 63A text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":438 63C text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":415 654 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":474 670 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":475 69A text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":488 6A2 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":489 6E4 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":495 6E6 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":498 728 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":483 73C text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":63 754 text25 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":72 754 text25 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":73 76C text25 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":74 786 text25 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":76 794 text25 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":77 7B0 text25 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":80 7B4 text25 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":81 7D8 text25 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":87 80C text25 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":89 83E text25 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":91 85C text25 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":92 868 text25 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":94 86E text25 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":63 872 text55 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":72 872 text55 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":73 88A text55 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":74 8A4 text55 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":76 8B2 text55 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":77 8CE text55 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":80 8D2 text55 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":81 8F6 text55 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":87 92A text55 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":89 95C text55 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":91 97A text55 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":92 986 text55 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":94 98C text55 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":76 990 text36 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":85 990 text36 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":87 998 text36 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":88 9AC text36 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":89 9AE text36 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":90 9B2 text36 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":93 9B4 text36 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":94 9B6 text36 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":100 9C6 text36 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":112 A44 text36 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":114 A5C text36 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":112 A84 text36 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":117 A8A text36 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":124 A9E text36 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":125 AA2 text36 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":24 AA8 text8 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":28 AA8 text8 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":38 AB2 text8 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":39 ACA text8 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":41 AE4 text8 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":42 AF2 text8 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":46 AF6 text8 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":47 B0E text8 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":55 B26 text8 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":56 B52 text8 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":59 B84 text8 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":60 B90 text8 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":24 B94 text53 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":28 B94 text53 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":38 B9E text53 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":39 BB6 text53 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":41 BD0 text53 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":42 BDE text53 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":46 BE2 text53 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":47 BFA text53 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":55 C12 text53 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":56 C3E text53 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":59 C70 text53 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":60 C7C text53 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":63 C80 text35 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":72 C80 text35 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":73 C90 text35 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":74 CA0 text35 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":76 CAE text35 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":77 CC2 text35 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":80 CC6 text35 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":81 CDC text35 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":87 D04 text35 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":89 D26 text35 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":91 D3E text35 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":92 D4A text35 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":94 D4E text35 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":151 D52 text30 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":153 D52 text30 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":161 D56 text30 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":163 D5A text30 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":165 D60 text30 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":166 D64 text30 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":167 D7C text30 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":170 D84 text30 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":171 D86 text30 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":172 D88 text30 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":175 D92 text30 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":178 D94 text30 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":185 DB2 text30 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":186 DB6 text30 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":188 DBA text30 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":189 DCE text30 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":190 DD0 text30 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":192 DD6 text30 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":195 DDC text30 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":199 DE2 text30 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":203 DEA text30 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":205 DF2 text30 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":210 DF8 text30 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":211 E0C text30 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":212 E0E text30 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":214 E14 text30 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":24 E1A text40 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":28 E1A text40 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":38 E20 text40 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":39 E30 text40 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":41 E40 text40 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":42 E4E text40 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":46 E52 text40 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":47 E62 text40 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":55 E72 text40 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":56 E92 text40 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":59 EB4 text40 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":60 EC0 text40 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/timer1_thread.c":17 EC4 text3 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/timer1_thread.c":21 EC4 text3 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/timer1_thread.c":23 ED6 text3 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/timer1_thread.c":25 EE8 text3 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/timer1_thread.c":27 EFA text3 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/timer1_thread.c":29 F0E text3 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/timer1_thread.c":30 F24 text3 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/timer1_thread.c":31 F3A text3 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/timer1_thread.c":44 F50 text3 CODE
"C:\Users\alex\AppData\Local\Temp\s24g.":6131 F52 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s24g.":6133 F52 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s24g.":6136 F52 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s24g.":6227 F52 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s24g.":6228 F56 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s24g.":6229 F58 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s24g.":6230 F58 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s24g.":6231 F5A cinit CODE
"C:\Users\alex\AppData\Local\Temp\s24g.":6232 F5C cinit CODE
"C:\Users\alex\AppData\Local\Temp\s24g.":6235 F5E cinit CODE
"C:\Users\alex\AppData\Local\Temp\s24g.":6236 F62 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s24g.":6237 F64 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s24g.":6238 F64 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s24g.":6239 F66 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s24g.":6240 F68 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s24g.":6243 F6A cinit CODE
"C:\Users\alex\AppData\Local\Temp\s24g.":6244 F6C cinit CODE
"C:\Users\alex\AppData\Local\Temp\s24g.":6247 F6E cinit CODE
"C:\Users\alex\AppData\Local\Temp\s24g.":6248 F72 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s24g.":6249 F74 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s24g.":6250 F74 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s24g.":6251 F76 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s24g.":6252 F78 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s24g.":6257 F7A cinit CODE
"C:\Users\alex\AppData\Local\Temp\s24g.":6258 F7C cinit CODE
"C:\Users\alex\AppData\Local\Temp\s24g.":6259 F7E cinit CODE
"C:\Users\alex\AppData\Local\Temp\s24g.":6260 F80 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s24g.":6261 F82 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s24g.":6262 F84 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s24g.":6263 F86 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s24g.":6264 F8A cinit CODE
"C:\Users\alex\AppData\Local\Temp\s24g.":6265 F8E cinit CODE
"C:\Users\alex\AppData\Local\Temp\s24g.":6266 F8E cinit CODE
"C:\Users\alex\AppData\Local\Temp\s24g.":6267 F90 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s24g.":6268 F94 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s24g.":6269 F96 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s24g.":6270 F98 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s24g.":6274 F9A cinit CODE
"C:\Users\alex\AppData\Local\Temp\s24g.":6275 F9C cinit CODE
"C:\Users\alex\AppData\Local\Temp\s24g.":6276 F9E cinit CODE
"C:\Users\alex\AppData\Local\Temp\s24g.":6277 FA0 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s24g.":6278 FA2 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s24g.":6279 FA4 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s24g.":6280 FA6 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s24g.":6281 FAA cinit CODE
"C:\Users\alex\AppData\Local\Temp\s24g.":6282 FAE cinit CODE
"C:\Users\alex\AppData\Local\Temp\s24g.":6283 FAE cinit CODE
"C:\Users\alex\AppData\Local\Temp\s24g.":6284 FB0 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s24g.":6285 FB4 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s24g.":6286 FB6 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s24g.":6287 FB8 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s24g.":6291 FBA cinit CODE
"C:\Users\alex\AppData\Local\Temp\s24g.":6292 FBC cinit CODE
"C:\Users\alex\AppData\Local\Temp\s24g.":6293 FBE cinit CODE
"C:\Users\alex\AppData\Local\Temp\s24g.":6294 FC0 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s24g.":6295 FC2 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s24g.":6296 FC4 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s24g.":6297 FC6 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s24g.":6298 FC8 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s24g.":6299 FCC cinit CODE
"C:\Users\alex\AppData\Local\Temp\s24g.":6300 FCE cinit CODE
"C:\Users\alex\AppData\Local\Temp\s24g.":6306 FD2 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s24g.":6308 FD2 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s24g.":6309 FD4 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s24g.":6310 FD6 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s24g.":6311 FD8 cinit CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":86 FDC intcode_body CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":91 1008 intcode_body CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":93 100C intcode_body CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":98 100E intcode_body CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":102 1012 intcode_body CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":103 1016 intcode_body CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":108 1018 intcode_body CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":118 101C intcode_body CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":119 1020 intcode_body CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":304 105A text13 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":305 105A text13 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":306 1066 text13 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":307 107C text13 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":308 1092 text13 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":309 10A8 text13 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":310 10BE text13 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":311 10D4 text13 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/user_interrupts.c":16 10D6 text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/user_interrupts.c":28 10D6 text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/user_interrupts.c":30 10E6 text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/user_interrupts.c":31 111A text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/user_interrupts.c":32 1126 text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":14 1144 text12 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":17 1144 text12 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":18 115A text12 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":19 1170 text12 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":20 1180 text12 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":19 119A text12 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":256 11A8 text17 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":257 11A8 text17 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":263 11B8 text17 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":265 11BE text17 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":266 11D8 text17 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":272 11E0 text17 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":273 11FA text17 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":279 1202 text17 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":14 120A text14 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":17 120E text14 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":19 1216 text14 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":20 1218 text14 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":22 121A text14 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":24 121E text14 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":25 1220 text14 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":27 1222 text14 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":28 123A text14 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":29 1250 text14 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":31 1266 text14 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":33 1268 text14 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":226 126A text57 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":228 126A text57 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":233 1272 text57 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":238 1282 text57 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":245 1292 text57 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":248 12AC text57 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":251 12C4 text57 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":252 12C8 text57 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":194 12CA text11 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":195 12CA text11 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":196 12D0 text11 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":197 12E4 text11 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":198 12F8 text11 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":199 130C text11 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":200 1320 text11 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":11 1322 text26 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":24 1322 text26 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":25 132E text26 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":26 133A text26 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":27 133C text26 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":26 135C text26 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":32 136E text26 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":26 1370 text26 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":11 1372 text56 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":24 1372 text56 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":25 137E text56 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":26 138A text56 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":27 138C text56 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":26 13AC text56 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":32 13BE text56 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":26 13C0 text56 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":11 13C2 text41 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":24 13C2 text41 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":25 13CA text41 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":26 13D2 text41 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":27 13D4 text41 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":26 13F0 text41 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":32 13FE text41 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":26 1400 text41 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":33 1402 text19 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":34 1402 text19 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":35 1406 text19 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":36 1414 text19 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":37 1424 text19 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":39 1432 text19 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":33 1440 text58 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":34 1440 text58 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":35 1444 text58 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":36 1452 text58 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":37 1462 text58 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":39 1470 text58 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":43 147E text18 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":44 147E text18 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":45 149E text18 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":47 14AC text18 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1open.c":43 14BA text27 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1open.c":45 14BE text27 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1open.c":47 14C6 text27 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1open.c":49 14D8 text27 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1open.c":50 14DC text27 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1open.c":52 14E0 text27 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1open.c":54 14E2 text27 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1open.c":55 14E8 text27 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1open.c":56 14EC text27 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1open.c":57 14EC text27 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1open.c":88 14EE text27 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1open.c":89 14F0 text27 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1open.c":91 14F2 text27 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1open.c":93 14F4 text27 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":112 14F6 text23 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":118 14FA text23 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":135 152C text24 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":141 1530 text24 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":183 1562 text54 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":189 1566 text54 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/uart_thread.c":9 1598 text1 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/uart_thread.c":10 1598 text1 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/uart_thread.c":12 15A4 text1 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/uart_thread.c":15 15B0 text1 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":47 15CA text6 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":48 15CE text6 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":53 15F4 text6 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":55 15F8 text6 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":220 15FC text21 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":221 15FC text21 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":220 162E text60 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":221 162E text60 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":150 1660 text5 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":156 1664 text5 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":174 168E text7 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":180 1692 text7 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":126 16BC text52 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":132 16C0 text52 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/user_interrupts.c":41 16EA text37 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/user_interrupts.c":52 16EA text37 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/user_interrupts.c":53 16F6 text37 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/user_interrupts.c":56 1708 text37 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/user_interrupts.c":58 1714 text37 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":159 1716 text34 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":165 1718 text34 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t0open.c":18 173E text28 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t0open.c":20 1742 text28 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t0open.c":21 174A text28 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t0open.c":22 174E text28 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t0open.c":23 1752 text28 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t0open.c":25 1754 text28 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t0open.c":26 175A text28 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t0open.c":27 175E text28 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t0open.c":28 175E text28 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t0open.c":30 1760 text28 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t0open.c":31 1762 text28 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":103 1764 text39 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":109 1766 text39 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":44 1788 text2 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":46 1788 text2 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":47 178A text2 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":49 178C text2 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":50 178E text2 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":53 1790 text2 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":54 1794 text2 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":56 1798 text2 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":57 179A text2 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":60 179C text2 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":62 179E text2 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":63 17A0 text2 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":65 17A2 text2 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":66 17A4 text2 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":69 17A6 text2 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":137 17A8 text4 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":139 17A8 text4 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":146 17C4 text4 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":148 17C6 text4 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\d1ktcyx.c":8 17DE text22 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\d1ktcyx.c":10 17E2 text22 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\d1ktcyx.c":11 17E2 text22 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\d1ktcyx.c":12 17EA text22 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/timer1_thread.c":9 1804 text10 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/timer1_thread.c":10 1804 text10 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/timer1_thread.c":11 1814 text10 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1write.c":14 1816 text38 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1write.c":18 1816 text38 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1write.c":20 181E text38 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1write.c":21 1822 text38 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1write.c":22 1826 text38 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1read.c":15 1828 text42 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1read.c":19 1828 text42 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1read.c":20 182C text42 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1read.c":22 1830 text42 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1read.c":23 1838 text42 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t0write.c":16 183A text45 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t0write.c":20 183A text45 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t0write.c":22 1842 text45 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t0write.c":23 1846 text45 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t0write.c":24 184A text45 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":25 184C text20 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":26 184C text20 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":25 185C text59 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":26 185C text59 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/timer0_thread.c":9 186C text9 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/timer0_thread.c":12 186C text9 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/timer0_thread.c":17 1878 text9 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":14 187A text15 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":17 187A text15 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":18 187C text15 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":20 187E text15 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":23 1880 text15 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":38 1882 text31 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":40 1882 text31 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":41 1884 text31 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":42 1886 text31 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":43 1888 text31 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":24 188A text32 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":26 188A text32 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":27 188C text32 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":28 188E text32 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":29 1890 text32 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":17 1892 text33 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":19 1892 text33 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":20 1894 text33 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":21 1896 text33 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":22 1898 text33 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":38 189A text47 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":40 189A text47 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":41 189C text47 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":42 189E text47 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":43 18A0 text47 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":24 18A2 text48 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":26 18A2 text48 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":27 18A4 text48 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":28 18A6 text48 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":29 18A8 text48 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":17 18AA text49 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":19 18AA text49 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":20 18AC text49 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":21 18AE text49 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":22 18B0 text49 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":31 18B2 text50 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":33 18B2 text50 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":34 18B4 text50 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":35 18B6 text50 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":36 18B8 text50 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":10 18BA text51 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":12 18BA text51 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":13 18BC text51 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":14 18BE text51 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":15 18C0 text51 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":3 18C2 text16 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":5 18C2 text16 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":8 18C6 text16 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":202 18C8 text61 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":204 18C8 text61 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":213 18CA text61 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":216 18CC text61 CODE
# %SYMTAB Section
# An enumeration of all symbols in the program.
# The beginning of the section is indicated by %SYMTAB.
# Each line describes a single symbol as follows:
#    <label> <value> [-]<load-adj> <class> <space> <psect> <file-name>
# The value and load-adj are both in unqualified hexadecimal.
# All other numeric values are in decimal.  The load-adj is the
# quantity one needs to add to the symbol value in order to obtain the load
# address of the symbol.  This value may be signed. If the symbol
# was defined in a psect then <psect> will be "-". File-name
# is the name of the object file in which the symbol was defined.
%SYMTAB
ReadTimer1@timer 3 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
FromMainLow_sendmsg@length AB 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_ToMainHigh_sendmsg 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_XINST$OFF 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
i1recv_msg@maxlength D 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i2recv_msg@maxlength 6C 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_ofi1_send_msg EC4 0 CODE 0 text40 dist/UseXC8/debug\PIC_Master.X.debug.obj
i1send_msg@tlength 12 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i2send_msg@tlength 71 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_blip1 189A 0 CODE 0 text33 dist/UseXC8/debug\PIC_Master.X.debug.obj
_ToMainHigh_MQ 136 0 BANK1 1 bssBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
i1recv_msg@tlength 15 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i2recv_msg@tlength 74 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__S0 10000 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__S1 27F 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__S2 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_ofi2_send_msg C80 0 CODE 0 text53 dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_DSWDTPS$G2 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
uart_receive_interrupt_handler@new 4E 0 COMRAM 1 dataCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
_SSP1STATbits FC7 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hintentry 0 0 ABS 0 intentry dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lintentry 0 0 ABS 0 intentry dist/UseXC8/debug\PIC_Master.X.debug.obj
ToMainLow_recvmsg@maxlength AE 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
i1memcpy@d 7 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i2memcpy@d 66 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_init_i2c 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
i2c_int_handler@err_1977 7F 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_ToMainHigh_sendmsg 16EA 0 CODE 0 text52 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_timer1_lthread F52 0 CODE 0 text3 dist/UseXC8/debug\PIC_Master.X.debug.obj
_init_timer1_lthread 1804 0 CODE 0 text10 dist/UseXC8/debug\PIC_Master.X.debug.obj
_uart_receive_interrupt_handler 990 0 CODE 0 text36 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_blip1 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
timer1_int_handler@result 1B 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
_LATB F8A 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
receive_uart_message@uart_recv_packet 41 0 COMRAM 1 bssCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_ToMainHigh_recvmsg 1562 0 CODE 0 text24 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_FromMainHigh_recvmsg 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_ToMainHigh_recvmsg 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_main 4CA 0 CODE 0 text0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_blip4 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_blip 18BA 0 CODE 0 text51 dist/UseXC8/debug\PIC_Master.X.debug.obj
___sp 0 0 STACK 2 stack C:\Users\alex\AppData\Local\Temp\s24g.obj
_timer0_int_handler 10D6 0 CODE 0 text44 dist/UseXC8/debug\PIC_Master.X.debug.obj
init_i2c@ic 92 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
_timer1_int_handler 16EA 0 CODE 0 text37 dist/UseXC8/debug\PIC_Master.X.debug.obj
start C0 0 CODE 0 init C:\Users\alex\AppData\Local\Temp\s24g.obj
__size_of_uart_transmit_interrupt_handler 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_MQ_Main_Willing_to_block CC 0 BANK0 1 bssBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
i1memcpy@d1 1 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i2memcpy@d1 60 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
_FromMainHigh_MQ 249 0 BANK2 1 bssBANK2 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_timer0_int_handler 1144 0 CODE 0 text44 dist/UseXC8/debug\PIC_Master.X.debug.obj
_TMR0H FD7 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_TMR1H FCF 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_TMR0L FD6 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_TMR1L FCE 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
uart_transmit_interrupt_handler@i 22 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
?_in_high_int 92 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
_TRISB F93 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_TRISD F95 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hirdata 0 0 CODE 0 irdata dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lirdata 0 0 CODE 0 irdata dist/UseXC8/debug\PIC_Master.X.debug.obj
__HRAM 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__LRAM 1 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_T0CON FD5 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_T1CON FCD 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
i1send_msg@qmsg 15 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i2send_msg@qmsg 74 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
_blip1 1892 0 CODE 0 text33 dist/UseXC8/debug\PIC_Master.X.debug.obj
_blip2 188A 0 CODE 0 text32 dist/UseXC8/debug\PIC_Master.X.debug.obj
OpenTimer0@config 92 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
_blip3 18B2 0 CODE 0 text50 dist/UseXC8/debug\PIC_Master.X.debug.obj
i1send_msg@msgtype E 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i2send_msg@msgtype 6D 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
_blip4 1882 0 CODE 0 text31 dist/UseXC8/debug\PIC_Master.X.debug.obj
i1recv_msg@qmsg 17 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i2recv_msg@qmsg 76 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
_FromMainLow_recvmsg 1716 0 CODE 0 text34 dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_WDTPS$32768 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hconfig 10000 0 CONFIG 0 config dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lconfig FFF8 0 CONFIG 0 config dist/UseXC8/debug\PIC_Master.X.debug.obj
i1recv_msg@msgtype E 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i2recv_msg@msgtype 6D 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
OpenTimer1@config 94 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_debug_configure 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
OpenTimer1@config1 92 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_RTCOSC$T1OSCREF 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
uart_transmit_interrupt_handler@data 20 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
uart_transmit_interrupt_handler@done 4F 0 COMRAM 1 dataCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
send_uart_message@message_ptr AC 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
WriteTimer0@timer 62 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbigram 0 0 ABS 0 bigram dist/UseXC8/debug\PIC_Master.X.debug.obj
WriteTimer0@timer0 60 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbigram 0 0 ABS 0 bigram dist/UseXC8/debug\PIC_Master.X.debug.obj
main@F9252 1B4 0 BANK1 1 dataBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
i1memcpy@n 5 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i2memcpy@n 64 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
i2_check_msg 162E 0 CODE 0 text60 dist/UseXC8/debug\PIC_Master.X.debug.obj
timer0_int_handler@msgtype 7F 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
_enter_sleep_mode 18C8 0 CODE 0 text61 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hram 0 0 ABS 0 ram dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lram 0 0 ABS 0 ram dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hcomram 0 0 ABS 0 comram dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lcomram 0 0 ABS 0 comram dist/UseXC8/debug\PIC_Master.X.debug.obj
_send_msg AA8 0 CODE 0 text8 dist/UseXC8/debug\PIC_Master.X.debug.obj
?_in_main 96 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hsfr 0 0 ABS 0 sfr dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lsfr 0 0 ABS 0 sfr dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbss 0 0 RAM 1 bss dist/UseXC8/debug\PIC_Master.X.debug.obj
_recv_msg 754 0 CODE 0 text25 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbss 0 0 RAM 1 bss dist/UseXC8/debug\PIC_Master.X.debug.obj
i1send_msg@length D 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i2send_msg@length 6C 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hnvrram 0 0 COMRAM 1 nvrram dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lnvrram 0 0 COMRAM 1 nvrram dist/UseXC8/debug\PIC_Master.X.debug.obj
uart_receive_interrupt_handler@data 3B 0 COMRAM 1 bssCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
WriteTimer1@timer 3 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_timer1_int_handler 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
WriteTimer1@timer1 1 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
main@F9254 1A2 0 BANK1 1 dataBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
_RCREG1 FAF 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_enter_sleep_mode 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_TXREG1 FAE 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
uart_transmit_interrupt_handler@index 3F 0 COMRAM 1 bssCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
_SPBRG1 FB0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_ofi2_in_high_int 186C 0 CODE 0 text59 dist/UseXC8/debug\PIC_Master.X.debug.obj
uart_lthread@length 96 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
_PIE1bits F9D 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
init_queue@i 94 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_init_timer1_lthread 1816 0 CODE 0 text10 dist/UseXC8/debug\PIC_Master.X.debug.obj
i2c_int_handler@msg_to_send 82 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
_PIR1bits F9E 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
main@F9256 1A8 0 BANK1 1 dataBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
_IPR1bits F9F 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_blip 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
timer0_lthread@msgbuffer 98 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
timer1_lthread@msgbuffer B6 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
_LATDbits F8C 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hintsave_regs 0 0 BIGRAM 1 intsave_regs dist/UseXC8/debug\PIC_Master.X.debug.obj
_SSPADD FC8 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lintsave_regs 0 0 BIGRAM 1 intsave_regs dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_ofi2_blip2 18AA 0 CODE 0 text48 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_blip2 1892 0 CODE 0 text32 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_send_uart_message 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_RCONbits FD0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
i1memcpy@s 9 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i2memcpy@s 68 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbigbss 0 0 BIGRAM 1 bigbss dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbigbss 0 0 BIGRAM 1 bigbss dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hintret 0 0 ABS 0 intret dist/UseXC8/debug\PIC_Master.X.debug.obj
i2_in_high_int 185C 0 CODE 0 text59 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lintret 0 0 ABS 0 intret dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hramtop F00 0 RAM 0 ramtop dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lramtop F00 0 RAM 0 ramtop dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hstruct 0 0 COMRAM 1 struct dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lstruct 0 0 COMRAM 1 struct dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbigdata 0 0 BIGRAM 1 bigdata dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbigdata 0 0 BIGRAM 1 bigdata dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hmediumconst 0 0 MEDIUMCONST 0 mediumconst dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lmediumconst 0 0 MEDIUMCONST 0 mediumconst dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hfarbss 0 0 FARRAM 0 farbss dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lfarbss 0 0 FARRAM 0 farbss dist/UseXC8/debug\PIC_Master.X.debug.obj
main@uthread_data 220 0 BANK2 1 cstackBANK2 dist/UseXC8/debug\PIC_Master.X.debug.obj
i2_in_low_int 1440 0 CODE 0 text58 dist/UseXC8/debug\PIC_Master.X.debug.obj
_timer0_lthread 186C 0 CODE 0 text9 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hintcode 18 0 CODE 0 intcode dist/UseXC8/debug\PIC_Master.X.debug.obj
_SSPBUF FC9 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lintcode 8 0 CODE 0 intcode dist/UseXC8/debug\PIC_Master.X.debug.obj
_timer1_lthread EC4 0 CODE 0 text3 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hfardata 0 0 FARRAM 0 fardata dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lfardata 0 0 FARRAM 0 fardata dist/UseXC8/debug\PIC_Master.X.debug.obj
main@F9258 1AE 0 BANK1 1 dataBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
_T1GCON F9A 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_CPUDIV$OSC1 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__pintcode 8 0 CODE 0 intcode dist/UseXC8/debug\PIC_Master.X.debug.obj
_OSCCON FD3 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Habs1 0 0 ABS 0 abs1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Labs1 0 0 ABS 0 abs1 dist/UseXC8/debug\PIC_Master.X.debug.obj
main@msgbuffer 215 0 BANK2 1 cstackBANK2 dist/UseXC8/debug\PIC_Master.X.debug.obj
__HnvFARRAM 0 0 FARRAM 0 nvFARRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
send_msg@slot A5 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__LnvFARRAM 0 0 FARRAM 0 nvFARRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
FromMainHigh_sendmsg@data A9 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
recv_msg@slot A5 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
i1_memcpy 13C2 0 CODE 0 text41 dist/UseXC8/debug\PIC_Master.X.debug.obj
i2_memcpy 1372 0 CODE 0 text56 dist/UseXC8/debug\PIC_Master.X.debug.obj
main@msgtype 22A 0 BANK2 1 cstackBANK2 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_in_high_int 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_block_on_To_msgqueues 11A8 0 CODE 0 text17 dist/UseXC8/debug\PIC_Master.X.debug.obj
i1memcpy@s1 3 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i2memcpy@s1 62 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
FromMainLow_sendmsg@data A9 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_Delay1KTCYx 17F2 0 CODE 0 text22 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_enable_interrupts 1882 0 CODE 0 text15 dist/UseXC8/debug\PIC_Master.X.debug.obj
main@ic 22B 0 BANK2 1 cstackBANK2 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_ofi1_recv_msg D52 0 CODE 0 text35 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_uart_transmit_interrupt_handler E1A 0 CODE 0 text30 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hdata 0 0 ABS 0 data dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ldata 0 0 ABS 0 data dist/UseXC8/debug\PIC_Master.X.debug.obj
send_msg@qmsg A6 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
recv_msg@qmsg A8 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_block_on_To_msgqueues 120A 0 CODE 0 text17 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_ofi2_recv_msg 990 0 CODE 0 text55 dist/UseXC8/debug\PIC_Master.X.debug.obj
stackhi 9FF 0 ABS 0 - C:\Users\alex\AppData\Local\Temp\s24g.obj
_check_msg 15FC 0 CODE 0 text21 dist/UseXC8/debug\PIC_Master.X.debug.obj
__HcstackBANK0 0 0 ABS 0 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__LcstackBANK0 0 0 ABS 0 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__pcstackBANK0 60 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_send_msg 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htemp 0 0 COMRAM 1 temp dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltemp 0 0 COMRAM 1 temp dist/UseXC8/debug\PIC_Master.X.debug.obj
stacklo 27F 0 ABS 0 - C:\Users\alex\AppData\Local\Temp\s24g.obj
__Hrbit 0 0 COMRAM 1 rbit dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lrbit 0 0 COMRAM 1 rbit dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hinit C0 0 CODE 0 init dist/UseXC8/debug\PIC_Master.X.debug.obj
__Linit C0 0 CODE 0 init dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hintcodelo C0 0 CODE 0 intcodelo dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lintcodelo 18 0 CODE 0 intcodelo dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hrbss 0 0 COMRAM 1 rbss dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_main 754 0 CODE 0 text0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lrbss 0 0 COMRAM 1 rbss dist/UseXC8/debug\PIC_Master.X.debug.obj
__pintcodelo 18 0 CODE 0 intcodelo dist/UseXC8/debug\PIC_Master.X.debug.obj
_ic_ptr CA 0 BANK0 1 nvBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
FromMainHigh_recvmsg@maxlength 7C 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_check_msg 162E 0 CODE 0 text21 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext 0 0 ABS 0 text dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext 0 0 ABS 0 text dist/UseXC8/debug\PIC_Master.X.debug.obj
i2c_int_handler@read_bit 81 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
_memcpy 1322 0 CODE 0 text26 dist/UseXC8/debug\PIC_Master.X.debug.obj
__HdataBANK0 0 0 ABS 0 dataBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__LdataBANK0 0 0 ABS 0 dataBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_Delay1KTCYx 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
i1send_msg@qptr B 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i2send_msg@qptr 6A 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__pdataBANK0 B8 0 BANK0 1 dataBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_ofi1_send_msg 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
end_of_initialization FD2 0 CODE 0 cinit dist/UseXC8/debug\PIC_Master.X.debug.obj
ToMainHigh_sendmsg@length 79 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
init_queue@qptr 92 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
_uart_lthread 1598 0 CODE 0 text1 dist/UseXC8/debug\PIC_Master.X.debug.obj
FromMainLow_sendmsg@msgtype A8 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_send_uart_message 17C8 0 CODE 0 text4 dist/UseXC8/debug\PIC_Master.X.debug.obj
i1recv_msg@qptr B 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i2recv_msg@qptr 6A 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
_SPBRGH1 F7F 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
send_msg@qptr 9C 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
recv_msg@qptr 9C 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_uart_configure 17A8 0 CODE 0 text2 dist/UseXC8/debug\PIC_Master.X.debug.obj
__HnvBANK0 0 0 ABS 0 nvBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__LnvBANK0 0 0 ABS 0 nvBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_in_low_int 1440 0 CODE 0 text19 dist/UseXC8/debug\PIC_Master.X.debug.obj
__pnvBANK0 CA 0 BANK0 1 nvBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_ofi2_send_msg 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_SSPCON1 FC6 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_SSPCON2 FC5 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_ToMainLow_sendmsg 1764 0 CODE 0 text39 dist/UseXC8/debug\PIC_Master.X.debug.obj
__HdataBANK1 0 0 ABS 0 dataBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__LdataBANK1 0 0 ABS 0 dataBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
_uart_configure 1788 0 CODE 0 text2 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_timer1_lthread 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__pdataBANK1 1A2 0 BANK1 1 dataBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_blip3 18BA 0 CODE 0 text50 dist/UseXC8/debug\PIC_Master.X.debug.obj
_OpenTimer0 173E 0 CODE 0 text28 dist/UseXC8/debug\PIC_Master.X.debug.obj
_SSP1ADD FC8 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_i2c_int_handler 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
uart_transmit_interrupt_handler@message 1E 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
uart_lthread@msgtype 94 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
FromMainHigh_sendmsg@msgtype A8 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
_TRISBbits F93 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_TRISCbits F94 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_PORTBbits F81 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_T0CONbits FD5 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_T1CONbits FCD 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_ReadTimer1 1828 0 CODE 0 text42 dist/UseXC8/debug\PIC_Master.X.debug.obj
_SleepIfOkay 126A 0 CODE 0 text57 dist/UseXC8/debug\PIC_Master.X.debug.obj
uart_transmit_interrupt_handler@msgtype 24 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
_ToMainHigh_sendmsg 16BC 0 CODE 0 text52 dist/UseXC8/debug\PIC_Master.X.debug.obj
_OpenTimer1 14BA 0 CODE 0 text27 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_blip2 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_i2c_int_handler C4 0 CODE 0 text46 dist/UseXC8/debug\PIC_Master.X.debug.obj
?i2_in_high_int 60 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
_SSP1BUF FC9 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
i2c_configure_master@slave_addr 92 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hibigdata 0 0 CODE 0 ibigdata dist/UseXC8/debug\PIC_Master.X.debug.obj
__Libigdata 0 0 CODE 0 ibigdata dist/UseXC8/debug\PIC_Master.X.debug.obj
?i2_in_low_int 62 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_InterruptHandlerLow 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
uart_transmit_interrupt_handler@message_status 25 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_OSC$HSPLL 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
send_msg@data A0 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
i2c_master_send@msg AC 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hifardata 0 0 CODE 0 ifardata dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lifardata 0 0 CODE 0 ifardata dist/UseXC8/debug\PIC_Master.X.debug.obj
recv_msg@data A1 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbank0 0 0 ABS 0 bank0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbank0 0 0 ABS 0 bank0 dist/UseXC8/debug\PIC_Master.X.debug.obj
_i2c_configure_master 120A 0 CODE 0 text14 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbank1 0 0 ABS 0 bank1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbank1 0 0 ABS 0 bank1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_ToMainLow_sendmsg 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbank2 0 0 ABS 0 bank2 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbank2 0 0 ABS 0 bank2 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_OpenTimer0 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_OpenTimer1 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbank3 0 0 ABS 0 bank3 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbank3 0 0 ABS 0 bank3 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_recv_msg 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
i2_blip1 18AA 0 CODE 0 text49 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbank4 0 0 ABS 0 bank4 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbank4 0 0 ABS 0 bank4 dist/UseXC8/debug\PIC_Master.X.debug.obj
i2_blip2 18A2 0 CODE 0 text48 dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_MSSP7B_EN$MSK7 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbank5 0 0 ABS 0 bank5 dist/UseXC8/debug\PIC_Master.X.debug.obj
ToMainLow_sendmsg@data 18 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbank5 0 0 ABS 0 bank5 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hpowerup C0 0 CODE 0 powerup dist/UseXC8/debug\PIC_Master.X.debug.obj
_SSPSTAT FC7 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lpowerup C0 0 CODE 0 powerup dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbank6 0 0 ABS 0 bank6 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbank6 0 0 ABS 0 bank6 dist/UseXC8/debug\PIC_Master.X.debug.obj
i2_blip4 189A 0 CODE 0 text47 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbank7 0 0 ABS 0 bank7 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbank7 0 0 ABS 0 bank7 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbank8 0 0 ABS 0 bank8 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_timer1_int_handler 1716 0 CODE 0 text37 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbank8 0 0 ABS 0 bank8 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext0 0 0 ABS 0 text0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext0 0 0 ABS 0 text0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbank9 0 0 ABS 0 bank9 dist/UseXC8/debug\PIC_Master.X.debug.obj
_SSPCON1bits FC6 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbank9 0 0 ABS 0 bank9 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_FromMainLow_sendmsg 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext1 0 0 ABS 0 text1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext1 0 0 ABS 0 text1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext0 4CA 0 CODE 0 text0 dist/UseXC8/debug\PIC_Master.X.debug.obj
_SSPCON2bits FC5 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext2 0 0 ABS 0 text2 dist/UseXC8/debug\PIC_Master.X.debug.obj
timer0_lthread@tptr 92 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext2 0 0 ABS 0 text2 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext1 1598 0 CODE 0 text1 dist/UseXC8/debug\PIC_Master.X.debug.obj
timer1_lthread@tptr B0 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext3 0 0 ABS 0 text3 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext3 0 0 ABS 0 text3 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext2 1788 0 CODE 0 text2 dist/UseXC8/debug\PIC_Master.X.debug.obj
ToMainLow_sendmsg@msgtype 17 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
ToMainHigh_sendmsg@data 77 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext4 0 0 ABS 0 text4 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext4 0 0 ABS 0 text4 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext3 EC4 0 CODE 0 text3 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_ToMainLow_recvmsg 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext5 0 0 ABS 0 text5 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_SleepIfOkay 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext5 0 0 ABS 0 text5 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext4 17A8 0 CODE 0 text4 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext6 0 0 ABS 0 text6 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext6 0 0 ABS 0 text6 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext5 1660 0 CODE 0 text5 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_FromMainLow_sendmsg 168E 0 CODE 0 text5 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext7 0 0 ABS 0 text7 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext7 0 0 ABS 0 text7 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext6 15CA 0 CODE 0 text6 dist/UseXC8/debug\PIC_Master.X.debug.obj
__HbssCOMRAM 0 0 ABS 0 bssCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
__LbssCOMRAM 0 0 ABS 0 bssCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext8 0 0 ABS 0 text8 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext8 0 0 ABS 0 text8 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext7 168E 0 CODE 0 text7 dist/UseXC8/debug\PIC_Master.X.debug.obj
send_msg@tlength A3 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__pbssCOMRAM 3B 0 COMRAM 1 bssCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext9 0 0 ABS 0 text9 dist/UseXC8/debug\PIC_Master.X.debug.obj
__HcstackBANK1 0 0 ABS 0 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext9 0 0 ABS 0 text9 dist/UseXC8/debug\PIC_Master.X.debug.obj
__LcstackBANK1 0 0 ABS 0 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext8 AA8 0 CODE 0 text8 dist/UseXC8/debug\PIC_Master.X.debug.obj
recv_msg@tlength A6 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_ReadTimer1 183A 0 CODE 0 text42 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext9 186C 0 CODE 0 text9 dist/UseXC8/debug\PIC_Master.X.debug.obj
__pcstackBANK1 1B7 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hclrtext 0 0 ABS 0 clrtext dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lclrtext 0 0 ABS 0 clrtext dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_timer0_int_handler 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_WriteTimer0 184C 0 CODE 0 text45 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_WriteTimer1 1828 0 CODE 0 text38 dist/UseXC8/debug\PIC_Master.X.debug.obj
uart_lthread@msgbuffer 98 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_WriteTimer0 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_WriteTimer1 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
ToMainHigh_sendmsg@msgtype 76 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
FromMainHigh_recvmsg@data 7A 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_i2c_master_send 15FC 0 CODE 0 text6 dist/UseXC8/debug\PIC_Master.X.debug.obj
uart_receive_interrupt_handler@gooey_uart_center 21 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_ofi2_in_low_int 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_ToMainLow_sendmsg 1788 0 CODE 0 text39 dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_T1DIG$OFF 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_OSCTUNEbits F9B 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_memcpy 1372 0 CODE 0 text26 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of__initialization FD2 0 CODE 0 cinit dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_ofi2_blip1 18B2 0 CODE 0 text49 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_in_main 14BA 0 CODE 0 text18 dist/UseXC8/debug\PIC_Master.X.debug.obj
_BAUDCONbits F7E 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_ToMainLow_recvmsg 152C 0 CODE 0 text23 dist/UseXC8/debug\PIC_Master.X.debug.obj
memcpy@d 98 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
_InterruptHandlerLow 18 0 CODE 0 intcodelo dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_FromMainLow_recvmsg 173E 0 CODE 0 text34 dist/UseXC8/debug\PIC_Master.X.debug.obj
_SSPSTATbits FC7 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_init_queues 12CA 0 CODE 0 text11 dist/UseXC8/debug\PIC_Master.X.debug.obj
i2c_master_send@length AF 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
uart_receive_interrupt_handler@status 27 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_blip4 188A 0 CODE 0 text31 dist/UseXC8/debug\PIC_Master.X.debug.obj
init_timer1_lthread@tptr 92 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
memcpy@n 96 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_WPCFG$OFF 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_InterruptHandlerHigh 8 0 CODE 0 intcode dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_i2c_configure_master 126A 0 CODE 0 text14 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hidata 0 0 CODE 0 idata dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lidata 0 0 CODE 0 idata dist/UseXC8/debug\PIC_Master.X.debug.obj
memcpy@s 9A 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hrdata 0 0 COMRAM 1 rdata dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lrdata 0 0 COMRAM 1 rdata dist/UseXC8/debug\PIC_Master.X.debug.obj
_in_high_int 184C 0 CODE 0 text20 dist/UseXC8/debug\PIC_Master.X.debug.obj
ToMainLow_recvmsg@data AC 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hidloc 0 0 IDLOC 0 idloc dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lidloc 0 0 IDLOC 0 idloc dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_STVREN$OFF 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hstack 0 0 STACK 2 stack dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lstack 0 0 STACK 2 stack dist/UseXC8/debug\PIC_Master.X.debug.obj
int_func FDC 0 CODE 0 intcode_body dist/UseXC8/debug\PIC_Master.X.debug.obj
main@msg 20C 0 BANK2 1 cstackBANK2 dist/UseXC8/debug\PIC_Master.X.debug.obj
send_msg@length 9E 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_init_queue 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_ofi2_blip4 18A2 0 CODE 0 text47 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hparam 0 0 ABS 0 param0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lparam 0 0 ABS 0 param0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hspace_0 10000 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__HcstackCOMRAM 0 0 ABS 0 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lspace_0 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
i1_send_msg E1A 0 CODE 0 text40 dist/UseXC8/debug\PIC_Master.X.debug.obj
i2_send_msg B94 0 CODE 0 text53 dist/UseXC8/debug\PIC_Master.X.debug.obj
__LcstackCOMRAM 0 0 ABS 0 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_InterruptHandlerHigh 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_FromMainLow_recvmsg 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
ToMainLow_recvmsg@msgtype AA 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_IESO$ON 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__pcstackCOMRAM 1 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
_in_main 147E 0 CODE 0 text18 dist/UseXC8/debug\PIC_Master.X.debug.obj
_init_queue 1144 0 CODE 0 text12 dist/UseXC8/debug\PIC_Master.X.debug.obj
uart_receive_interrupt_handler@i 28 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hspace_1 27F 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lspace_1 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hsmallconst 0 0 SMALLCONST 0 smallconst dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lsmallconst 0 0 SMALLCONST 0 smallconst dist/UseXC8/debug\PIC_Master.X.debug.obj
i1_recv_msg C80 0 CODE 0 text35 dist/UseXC8/debug\PIC_Master.X.debug.obj
i2_recv_msg 872 0 CODE 0 text55 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_ofi2_blip1 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_ofi2_blip2 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_ofi2_blip4 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_blip 18C2 0 CODE 0 text51 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hspace_2 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lspace_2 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hnvbit 0 0 COMRAM 1 nvbit dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lnvbit 0 0 COMRAM 1 nvbit dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hcinit 0 0 ABS 0 cinit dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lcinit 0 0 ABS 0 cinit dist/UseXC8/debug\PIC_Master.X.debug.obj
__pcinit F52 0 CODE 0 cinit dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_DSBOREN$OFF 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
main@length 229 0 BANK2 1 cstackBANK2 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ramtop F00 0 RAM 0 ramtop C:\Users\alex\AppData\Local\Temp\s24g.obj
__mediumconst 0 0 MEDIUMCONST 0 mediumconst C:\Users\alex\AppData\Local\Temp\s24g.obj
?_in_low_int 94 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_init_queues 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
uart_transmit_interrupt_handler@sent_counter 40 0 COMRAM 1 bssCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_main 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_ofi2_in_low_int 147E 0 CODE 0 text58 dist/UseXC8/debug\PIC_Master.X.debug.obj
_ToMainLow_recvmsg 14F6 0 CODE 0 text23 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hconst 0 0 CODE 0 const dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lconst 0 0 CODE 0 const dist/UseXC8/debug\PIC_Master.X.debug.obj
uart_receive_interrupt_handler@index 3D 0 COMRAM 1 bssCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
timer1_lthread@msg2 1C3 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
timer1_lthread@msg3 1B7 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
timer1_lthread@msg4 1BD 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
i1send_msg@data F 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i2send_msg@data 6E 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
uart_lthread@uptr 92 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
i1recv_msg@data 10 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i2recv_msg@data 6F 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__HcstackBANK2 0 0 ABS 0 cstackBANK2 dist/UseXC8/debug\PIC_Master.X.debug.obj
__LcstackBANK2 0 0 ABS 0 cstackBANK2 dist/UseXC8/debug\PIC_Master.X.debug.obj
__HidataBANK0 0 0 ABS 0 idataBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__LidataBANK0 0 0 ABS 0 idataBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
FromMainHigh_recvmsg@msgtype 78 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__pcstackBANK2 200 0 BANK2 1 cstackBANK2 dist/UseXC8/debug\PIC_Master.X.debug.obj
__pidataBANK0 17F2 0 CODE 0 idataBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_FromMainHigh_sendmsg 16BC 0 CODE 0 text7 dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_DSWDTEN$OFF 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
i2check_msg@qptr 60 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_check_msg 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_FromMainHigh_recvmsg 1562 0 CODE 0 text54 dist/UseXC8/debug\PIC_Master.X.debug.obj
main@myByte1 225 0 BANK2 1 cstackBANK2 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_uart_lthread 15CA 0 CODE 0 text1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_in_main 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
ToMainHigh_recvmsg@maxlength AE 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
check_msg@qptr 92 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
_Delay1KTCYx 17DE 0 CODE 0 text22 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_debug_configure 18C8 0 CODE 0 text16 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_in_high_int 185C 0 CODE 0 text20 dist/UseXC8/debug\PIC_Master.X.debug.obj
__HbssBANK0 0 0 ABS 0 bssBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__LbssBANK0 0 0 ABS 0 bssBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_WPEND$PAGE_WPFP 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbank10 0 0 ABS 0 bank10 dist/UseXC8/debug\PIC_Master.X.debug.obj
__pbssBANK0 CC 0 BANK0 1 bssBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbank10 0 0 ABS 0 bank10 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_timer0_lthread 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
FromMainLow_recvmsg@maxlength 1D 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
timer0_lthread@msgval 9A 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbank11 0 0 ABS 0 bank11 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbank11 0 0 ABS 0 bank11 dist/UseXC8/debug\PIC_Master.X.debug.obj
_ToMainLow_MQ 16C 0 BANK1 1 bssBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_FCMEN$OFF 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbank12 0 0 ABS 0 bank12 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbank12 0 0 ABS 0 bank12 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbank13 0 0 ABS 0 bank13 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbank13 0 0 ABS 0 bank13 dist/UseXC8/debug\PIC_Master.X.debug.obj
__HbssBANK1 0 0 ABS 0 bssBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__LbssBANK1 0 0 ABS 0 bssBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
main@myByte2 226 0 BANK2 1 cstackBANK2 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_timer0_lthread 187A 0 CODE 0 text9 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_InterruptHandlerLow C0 0 CODE 0 intcodelo dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbank14 0 0 ABS 0 bank14 dist/UseXC8/debug\PIC_Master.X.debug.obj
__pbssBANK1 100 0 BANK1 1 bssBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbank14 0 0 ABS 0 bank14 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext10 0 0 ABS 0 text10 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext10 0 0 ABS 0 text10 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_OpenTimer0 1764 0 CODE 0 text28 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_OpenTimer1 14F6 0 CODE 0 text27 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_enter_sleep_mode 18CE 0 CODE 0 text61 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_uart_lthread 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext20 0 0 ABS 0 text20 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext20 0 0 ABS 0 text20 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext10 1804 0 CODE 0 text10 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext30 0 0 ABS 0 text30 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext11 0 0 ABS 0 text11 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext30 0 0 ABS 0 text30 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext11 0 0 ABS 0 text11 dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_PLLDIV$3 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext20 184C 0 CODE 0 text20 dist/UseXC8/debug\PIC_Master.X.debug.obj
ToMainHigh_recvmsg@data AC 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext40 0 0 ABS 0 text40 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext21 0 0 ABS 0 text21 dist/UseXC8/debug\PIC_Master.X.debug.obj
recv_msg@maxlength 9E 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext40 0 0 ABS 0 text40 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext21 0 0 ABS 0 text21 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext11 12CA 0 CODE 0 text11 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext30 D52 0 CODE 0 text30 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext50 0 0 ABS 0 text50 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext31 0 0 ABS 0 text31 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext12 0 0 ABS 0 text12 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext50 0 0 ABS 0 text50 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext31 0 0 ABS 0 text31 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext12 0 0 ABS 0 text12 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext21 15FC 0 CODE 0 text21 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext40 E1A 0 CODE 0 text40 dist/UseXC8/debug\PIC_Master.X.debug.obj
_debug_configure 18C2 0 CODE 0 text16 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext60 0 0 ABS 0 text60 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext41 0 0 ABS 0 text41 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext22 0 0 ABS 0 text22 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext60 0 0 ABS 0 text60 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext41 0 0 ABS 0 text41 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext22 0 0 ABS 0 text22 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext12 1144 0 CODE 0 text12 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext31 1882 0 CODE 0 text31 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext50 18B2 0 CODE 0 text50 dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_IOL1WAY$ON 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext51 0 0 ABS 0 text51 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext32 0 0 ABS 0 text32 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext13 0 0 ABS 0 text13 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext51 0 0 ABS 0 text51 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext32 0 0 ABS 0 text32 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext13 0 0 ABS 0 text13 dist/UseXC8/debug\PIC_Master.X.debug.obj
__HbssBANK2 0 0 ABS 0 bssBANK2 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext22 17DE 0 CODE 0 text22 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext41 13C2 0 CODE 0 text41 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext60 162E 0 CODE 0 text60 dist/UseXC8/debug\PIC_Master.X.debug.obj
__LbssBANK2 0 0 ABS 0 bssBANK2 dist/UseXC8/debug\PIC_Master.X.debug.obj
_RCSTA1bits FAC 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext61 0 0 ABS 0 text61 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext42 0 0 ABS 0 text42 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext23 0 0 ABS 0 text23 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext61 0 0 ABS 0 text61 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext42 0 0 ABS 0 text42 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext23 0 0 ABS 0 text23 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext13 105A 0 CODE 0 text13 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext32 188A 0 CODE 0 text32 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext51 18BA 0 CODE 0 text51 dist/UseXC8/debug\PIC_Master.X.debug.obj
__pbssBANK2 249 0 BANK2 1 bssBANK2 dist/UseXC8/debug\PIC_Master.X.debug.obj
_TXSTA1bits FAD 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext52 0 0 ABS 0 text52 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext33 0 0 ABS 0 text33 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext14 0 0 ABS 0 text14 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext52 0 0 ABS 0 text52 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext33 0 0 ABS 0 text33 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext14 0 0 ABS 0 text14 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext23 14F6 0 CODE 0 text23 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext42 1828 0 CODE 0 text42 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext61 18C8 0 CODE 0 text61 dist/UseXC8/debug\PIC_Master.X.debug.obj
__HidataBANK1 0 0 ABS 0 idataBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__LidataBANK1 0 0 ABS 0 idataBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
_i2c_master_send 15CA 0 CODE 0 text6 dist/UseXC8/debug\PIC_Master.X.debug.obj
main@t0thread_data 222 0 BANK2 1 cstackBANK2 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext24 0 0 ABS 0 text24 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext24 0 0 ABS 0 text24 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext14 120A 0 CODE 0 text14 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext33 1892 0 CODE 0 text33 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext52 16BC 0 CODE 0 text52 dist/UseXC8/debug\PIC_Master.X.debug.obj
main@t1thread_data 227 0 BANK2 1 cstackBANK2 dist/UseXC8/debug\PIC_Master.X.debug.obj
__pidataBANK1 17C8 0 CODE 0 idataBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext53 0 0 ABS 0 text53 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext34 0 0 ABS 0 text34 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext15 0 0 ABS 0 text15 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext53 0 0 ABS 0 text53 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext34 0 0 ABS 0 text34 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext15 0 0 ABS 0 text15 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext24 152C 0 CODE 0 text24 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext44 0 0 ABS 0 text44 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext25 0 0 ABS 0 text25 dist/UseXC8/debug\PIC_Master.X.debug.obj
_WriteTimer0 183A 0 CODE 0 text45 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext44 0 0 ABS 0 text44 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext25 0 0 ABS 0 text25 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext15 187A 0 CODE 0 text15 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext34 1716 0 CODE 0 text34 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext53 B94 0 CODE 0 text53 dist/UseXC8/debug\PIC_Master.X.debug.obj
_FromMainLow_MQ 100 0 BANK1 1 bssBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
___inthi_sp 0 0 STACK 2 stack C:\Users\alex\AppData\Local\Temp\s24g.obj
__Htext54 0 0 ABS 0 text54 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext35 0 0 ABS 0 text35 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext16 0 0 ABS 0 text16 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext54 0 0 ABS 0 text54 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext35 0 0 ABS 0 text35 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext16 0 0 ABS 0 text16 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext25 754 0 CODE 0 text25 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext44 10D6 0 CODE 0 text44 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_blip3 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext45 0 0 ABS 0 text45 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext26 0 0 ABS 0 text26 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext45 0 0 ABS 0 text45 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext26 0 0 ABS 0 text26 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext16 18C2 0 CODE 0 text16 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext35 C80 0 CODE 0 text35 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext54 1562 0 CODE 0 text54 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext55 0 0 ABS 0 text55 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_ofi2_check_msg 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext36 0 0 ABS 0 text36 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext17 0 0 ABS 0 text17 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext55 0 0 ABS 0 text55 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext36 0 0 ABS 0 text36 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext17 0 0 ABS 0 text17 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext26 1322 0 CODE 0 text26 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext45 183A 0 CODE 0 text45 dist/UseXC8/debug\PIC_Master.X.debug.obj
FromMainHigh_sendmsg@length AB 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext46 0 0 ABS 0 text46 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext27 0 0 ABS 0 text27 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext46 0 0 ABS 0 text46 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext27 0 0 ABS 0 text27 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext17 11A8 0 CODE 0 text17 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext36 990 0 CODE 0 text36 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext55 872 0 CODE 0 text55 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext56 0 0 ABS 0 text56 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext37 0 0 ABS 0 text37 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext18 0 0 ABS 0 text18 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext56 0 0 ABS 0 text56 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext37 0 0 ABS 0 text37 dist/UseXC8/debug\PIC_Master.X.debug.obj
ToMainHigh_recvmsg@msgtype AA 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext18 0 0 ABS 0 text18 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext27 14BA 0 CODE 0 text27 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext46 C4 0 CODE 0 text46 dist/UseXC8/debug\PIC_Master.X.debug.obj
i2c_int_handler@len 83 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext47 0 0 ABS 0 text47 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext28 0 0 ABS 0 text28 dist/UseXC8/debug\PIC_Master.X.debug.obj
i2c_int_handler@err 7E 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext47 0 0 ABS 0 text47 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext28 0 0 ABS 0 text28 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext18 147E 0 CODE 0 text18 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext37 16EA 0 CODE 0 text37 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext56 1372 0 CODE 0 text56 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext57 0 0 ABS 0 text57 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext38 0 0 ABS 0 text38 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext19 0 0 ABS 0 text19 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext57 0 0 ABS 0 text57 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext38 0 0 ABS 0 text38 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext19 0 0 ABS 0 text19 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext28 173E 0 CODE 0 text28 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext47 189A 0 CODE 0 text47 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_i2c_master_send 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_i2c_configure_master 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_ofi1_memcpy 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_WDTEN$OFF 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext48 0 0 ABS 0 text48 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext48 0 0 ABS 0 text48 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext19 1402 0 CODE 0 text19 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext38 1816 0 CODE 0 text38 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext57 126A 0 CODE 0 text57 dist/UseXC8/debug\PIC_Master.X.debug.obj
___intlo_sp 0 0 STACK 2 stack C:\Users\alex\AppData\Local\Temp\s24g.obj
__Htext58 0 0 ABS 0 text58 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext39 0 0 ABS 0 text39 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext58 0 0 ABS 0 text58 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext39 0 0 ABS 0 text39 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext48 18A2 0 CODE 0 text48 dist/UseXC8/debug\PIC_Master.X.debug.obj
timer0_lthread@msgtype 94 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
timer1_lthread@msgtype B2 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext49 0 0 ABS 0 text49 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext49 0 0 ABS 0 text49 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext39 1764 0 CODE 0 text39 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext58 1440 0 CODE 0 text58 dist/UseXC8/debug\PIC_Master.X.debug.obj
_T1GCONbits F9A 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext59 0 0 ABS 0 text59 dist/UseXC8/debug\PIC_Master.X.debug.obj
_OSCCONbits FD3 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext59 0 0 ABS 0 text59 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext49 18AA 0 CODE 0 text49 dist/UseXC8/debug\PIC_Master.X.debug.obj
_INTCONbits FF2 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
?_ReadTimer1 1 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext59 185C 0 CODE 0 text59 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_send_msg B94 0 CODE 0 text8 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hend_init C4 0 CODE 0 end_init dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lend_init C0 0 CODE 0 end_init dist/UseXC8/debug\PIC_Master.X.debug.obj
FromMainLow_recvmsg@data 1B 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_ofi2_memcpy 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_WriteTimer1 1816 0 CODE 0 text38 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_FromMainHigh_recvmsg 1598 0 CODE 0 text54 dist/UseXC8/debug\PIC_Master.X.debug.obj
_uart_transmit_interrupt_handler D52 0 CODE 0 text30 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_init_queue 11A8 0 CODE 0 text12 dist/UseXC8/debug\PIC_Master.X.debug.obj
__HidataCOMRAM 0 0 ABS 0 idataCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
memcpy@d1 92 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__LidataCOMRAM 0 0 ABS 0 idataCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_InterruptHandlerHigh 105A 0 CODE 0 intcode_body dist/UseXC8/debug\PIC_Master.X.debug.obj
__pidataCOMRAM 18CE 0 CODE 0 idataCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hjflash_buffer F800 0 CODE 0 jflash_buffer dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ljflash_buffer F800 0 CODE 0 jflash_buffer dist/UseXC8/debug\PIC_Master.X.debug.obj
send_msg@msgtype 9F 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_init_queues 1322 0 CODE 0 text11 dist/UseXC8/debug\PIC_Master.X.debug.obj
timer1_lthread@F9220 B8 0 BANK0 1 dataBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
timer1_lthread@F9222 BE 0 BANK0 1 dataBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
recv_msg@msgtype 9F 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_CP0$OFF 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
timer1_lthread@F9224 C4 0 BANK0 1 dataBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__smallconst 0 0 SMALLCONST 0 smallconst C:\Users\alex\AppData\Local\Temp\s24g.obj
__CFG_WPFP$PAGE_63 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hreset_vec 6 0 CODE 0 reset_vec dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lreset_vec 0 0 CODE 0 reset_vec dist/UseXC8/debug\PIC_Master.X.debug.obj
_in_low_int 1402 0 CODE 0 text19 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_FromMainHigh_sendmsg 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_enable_interrupts 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
memcpy@s1 94 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__accesstop 60 0 ABS 0 - C:\Users\alex\AppData\Local\Temp\s24g.obj
__end_of_recv_msg 872 0 CODE 0 text25 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hparam0 0 0 ABS 0 param0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lparam0 0 0 ABS 0 param0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hintcode_body 0 0 ABS 0 intcode_body dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lintcode_body 0 0 ABS 0 intcode_body dist/UseXC8/debug\PIC_Master.X.debug.obj
__pintcode_body FDC 0 CODE 0 intcode_body dist/UseXC8/debug\PIC_Master.X.debug.obj
main@msg2 20F 0 BANK2 1 cstackBANK2 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_ofi1_recv_msg 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
uart_receive_interrupt_handler@received_counter 3E 0 COMRAM 1 bssCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
_enable_interrupts 187A 0 CODE 0 text15 dist/UseXC8/debug\PIC_Master.X.debug.obj
intlevel0 0 0 CODE 0 text C:\Users\alex\AppData\Local\Temp\s24g.obj
__size_of_block_on_To_msgqueues 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
main@msg3 200 0 BANK2 1 cstackBANK2 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_uart_receive_interrupt_handler AA8 0 CODE 0 text36 dist/UseXC8/debug\PIC_Master.X.debug.obj
FromMainLow_recvmsg@msgtype 19 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
intlevel1 0 0 CODE 0 text C:\Users\alex\AppData\Local\Temp\s24g.obj
__CFG_WPDIS$OFF 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
main@msg4 206 0 BANK2 1 cstackBANK2 dist/UseXC8/debug\PIC_Master.X.debug.obj
intlevel2 0 0 CODE 0 text C:\Users\alex\AppData\Local\Temp\s24g.obj
intlevel3 0 0 CODE 0 text C:\Users\alex\AppData\Local\Temp\s24g.obj
_FromMainLow_sendmsg 1660 0 CODE 0 text5 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_ofi2_recv_msg 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_DSWDTOSC$T1OSCREF 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_SSP1CON1bits FC6 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
ToMainLow_sendmsg@length 1A 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
_SSP1CON2bits FC5 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_ofi2_in_high_int 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__HdataCOMRAM 0 0 ABS 0 dataCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
__LdataCOMRAM 0 0 ABS 0 dataCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i1send_msg@slot 14 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i2send_msg@slot 73 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__pdataCOMRAM 4E 0 COMRAM 1 dataCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_init_timer1_lthread 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_SleepIfOkay 12CA 0 CODE 0 text57 dist/UseXC8/debug\PIC_Master.X.debug.obj
i1recv_msg@slot 14 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i2recv_msg@slot 73 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
_ToMainHigh_recvmsg 152C 0 CODE 0 text24 dist/UseXC8/debug\PIC_Master.X.debug.obj
start_initialization F52 0 CODE 0 cinit dist/UseXC8/debug\PIC_Master.X.debug.obj
_send_uart_message 17A8 0 CODE 0 text4 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_init_i2c 10D6 0 CODE 0 text13 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_ofi1_memcpy 1402 0 CODE 0 text41 dist/UseXC8/debug\PIC_Master.X.debug.obj
main@last_reg_recvd 224 0 BANK2 1 cstackBANK2 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_ofi2_memcpy 13C2 0 CODE 0 text56 dist/UseXC8/debug\PIC_Master.X.debug.obj
send_uart_message@message_q_code AE 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_uart_configure 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_ReadTimer1 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_init_i2c 105A 0 CODE 0 text13 dist/UseXC8/debug\PIC_Master.X.debug.obj
__initialization F52 0 CODE 0 cinit dist/UseXC8/debug\PIC_Master.X.debug.obj
i2c_int_handler@command_nibble 80 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_in_low_int 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_LPT1OSC$OFF 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
timer0_int_handler@val 81 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__activetblptr 2 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_ofi2_check_msg 1660 0 CODE 0 text60 dist/UseXC8/debug\PIC_Master.X.debug.obj
timer0_int_handler@length 7D 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_i2c_int_handler 4CA 0 CODE 0 text46 dist/UseXC8/debug\PIC_Master.X.debug.obj
_FromMainHigh_sendmsg 168E 0 CODE 0 text7 dist/UseXC8/debug\PIC_Master.X.debug.obj
timer0_lthread@length 96 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
timer1_lthread@length B4 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
Delay1KTCYx@unit 92 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_uart_receive_interrupt_handler 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_memcpy 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
# %SPLITSTAB Section
# This section enumerates all the psect splits performed by the assembler.
# The beginning of the section is indicated by %SPLITSTAB.
# Each line is a record a particular split, where the parent psect in on
# the left and the child on the right.  Note that a child psect is always
# split form the top of the parent psect. All splits from a given parent
# are listed in the order in which they occurred.
%SPLITSTAB
# %DABS Section
# This section contains a table of all usuage of the assember
# directive DABS in the program. Each line has the following format:
#   <name> <space> <address> <size>
# If the DABS was originally labelled then that shall be <name>,
# otherwise name will be "-".  The <space> number is in decimal.
# <address> and <size> are in byte units as unqaulified hexadecimal
%DABS
# %SEGMENTS Section
# This sections enumerates the segments of the program.  Each segment
# is described on a single line as follows:
#    <name> <space> <link address> <file address> <size> <delta>
# Addresses and size are in unqualified hexadecimal.  The link address
# and size are in units of delta. The file address is in units of bytes.
# All other numeric quantities are in decimal.
%SEGMENTS
reset_vec 0 0 0 6 1
intcode 0 8 8 10 1
intcodelo 0 18 18 17C5 1
config 0 FFF8 FFF8 8 1
cstackCOMRAM 1 1 1 4F 1
cstackBANK0 1 60 60 6D 1
bssBANK1 1 100 100 C9 1
cstackBANK2 1 200 200 7F 1
text22 0 17DE 17DE F2 1
