

================================================================
== Vitis HLS Report for 'cnn_hls_Pipeline_VITIS_LOOP_153_2'
================================================================
* Date:           Thu Feb 27 14:43:59 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        prj
* Solution:       cnn_hls_sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.257 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_153_2  |        ?|        ?|         6|          2|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      204|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        0|       86|    -|
|Register             |        -|     -|      145|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|      145|      290|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_13s_13s_13ns_13_4_1_U16  |mac_muladd_13s_13s_13ns_13_4_1  |  i0 * i1 + i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln154_2_fu_193_p2   |         +|   0|  0|  20|          13|          13|
    |add_ln154_3_fu_188_p2   |         +|   0|  0|  20|          13|          13|
    |add_ln154_fu_142_p2     |         +|   0|  0|  38|          31|           1|
    |ap_condition_126        |       and|   0|  0|   2|           1|           1|
    |ap_condition_280        |       and|   0|  0|   2|           1|           1|
    |ap_condition_76         |       and|   0|  0|   2|           1|           1|
    |addr_cmp_fu_167_p2      |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln153_fu_136_p2    |      icmp|   0|  0|  39|          32|          32|
    |reuse_select_fu_172_p3  |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 204|         158|         136|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_y_1     |   9|          2|   31|         62|
    |phi_mul_fu_58            |   9|          2|   13|         26|
    |reuse_addr_reg_fu_50     |   9|          2|   64|        128|
    |reuse_reg_fu_54          |   9|          2|    8|         16|
    |y_fu_62                  |   9|          2|   31|         62|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  86|         19|  151|        303|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln153_reg_261                |   1|   0|    1|          0|
    |phi_mul_fu_58                     |  13|   0|   13|          0|
    |reuse_addr_reg_fu_50              |  64|   0|   64|          0|
    |reuse_reg_fu_54                   |   8|   0|    8|          0|
    |reuse_select_reg_280              |   8|   0|    8|          0|
    |y_fu_62                           |  31|   0|   31|          0|
    |zext_ln154_reg_270                |  13|   0|   64|         51|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 145|   0|  196|         51|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-----------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+----------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  cnn_hls_Pipeline_VITIS_LOOP_153_2|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  cnn_hls_Pipeline_VITIS_LOOP_153_2|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  cnn_hls_Pipeline_VITIS_LOOP_153_2|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  cnn_hls_Pipeline_VITIS_LOOP_153_2|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  cnn_hls_Pipeline_VITIS_LOOP_153_2|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  cnn_hls_Pipeline_VITIS_LOOP_153_2|  return value|
|ap_ce           |   in|    1|  ap_ctrl_hs|  cnn_hls_Pipeline_VITIS_LOOP_153_2|  return value|
|sub_i11         |   in|   32|     ap_none|                            sub_i11|        scalar|
|empty_14        |   in|   13|     ap_none|                           empty_14|        scalar|
|empty           |   in|   13|     ap_none|                              empty|        scalar|
|pixel_address0  |  out|   13|   ap_memory|                              pixel|         array|
|pixel_ce0       |  out|    1|   ap_memory|                              pixel|         array|
|pixel_q0        |   in|    8|   ap_memory|                              pixel|         array|
|pixel_address1  |  out|   13|   ap_memory|                              pixel|         array|
|pixel_ce1       |  out|    1|   ap_memory|                              pixel|         array|
|pixel_we1       |  out|    1|   ap_memory|                              pixel|         array|
|pixel_d1        |  out|    8|   ap_memory|                              pixel|         array|
+----------------+-----+-----+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 2, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.25>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 9 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 10 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 11 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [../tutorial_example/source/cnn.h:150->../tutorial_example/source/hls.cpp:152]   --->   Operation 12 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %pixel, i64 666, i64 208, i64 4294967295"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pixel, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %empty"   --->   Operation 15 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_1 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %empty_14"   --->   Operation 16 'read' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sub_i11_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub_i11"   --->   Operation 17 'read' 'sub_i11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln150 = store i31 0, i31 %y" [../tutorial_example/source/cnn.h:150->../tutorial_example/source/hls.cpp:152]   --->   Operation 18 'store' 'store_ln150' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln0 = store i13 0, i13 %phi_mul"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %reuse_reg"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4.i"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%y_1 = load i31 %y" [../tutorial_example/source/cnn.h:154->../tutorial_example/source/hls.cpp:152]   --->   Operation 23 'load' 'y_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln153 = zext i31 %y_1" [../tutorial_example/source/cnn.h:153->../tutorial_example/source/hls.cpp:152]   --->   Operation 24 'zext' 'zext_ln153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.88ns)   --->   "%icmp_ln153 = icmp_slt  i32 %zext_ln153, i32 %sub_i11_read" [../tutorial_example/source/cnn.h:153->../tutorial_example/source/hls.cpp:152]   --->   Operation 25 'icmp' 'icmp_ln153' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.87ns)   --->   "%add_ln154 = add i31 %y_1, i31 1" [../tutorial_example/source/cnn.h:154->../tutorial_example/source/hls.cpp:152]   --->   Operation 26 'add' 'add_ln154' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln153 = br i1 %icmp_ln153, void %for.end.i17.loopexit.exitStub, void %for.body4.i.split" [../tutorial_example/source/cnn.h:153->../tutorial_example/source/hls.cpp:152]   --->   Operation 27 'br' 'br_ln153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln154 = trunc i31 %add_ln154" [../tutorial_example/source/cnn.h:154->../tutorial_example/source/hls.cpp:152]   --->   Operation 28 'trunc' 'trunc_ln154' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_1 : Operation 29 [3/3] (0.99ns) (grouped into DSP with root node add_ln154_1)   --->   "%mul_ln154 = mul i13 %trunc_ln154, i13 %tmp_1" [../tutorial_example/source/cnn.h:154->../tutorial_example/source/hls.cpp:152]   --->   Operation 29 'mul' 'mul_ln154' <Predicate = (icmp_ln153)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 30 [1/1] (0.38ns)   --->   "%store_ln150 = store i31 %add_ln154, i31 %y" [../tutorial_example/source/cnn.h:150->../tutorial_example/source/hls.cpp:152]   --->   Operation 30 'store' 'store_ln150' <Predicate = (icmp_ln153)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.99>
ST_2 : Operation 31 [2/3] (0.99ns) (grouped into DSP with root node add_ln154_1)   --->   "%mul_ln154 = mul i13 %trunc_ln154, i13 %tmp_1" [../tutorial_example/source/cnn.h:154->../tutorial_example/source/hls.cpp:152]   --->   Operation 31 'mul' 'mul_ln154' <Predicate = (icmp_ln153)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.64>
ST_3 : Operation 32 [1/3] (0.00ns) (grouped into DSP with root node add_ln154_1)   --->   "%mul_ln154 = mul i13 %trunc_ln154, i13 %tmp_1" [../tutorial_example/source/cnn.h:154->../tutorial_example/source/hls.cpp:152]   --->   Operation 32 'mul' 'mul_ln154' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 33 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln154_1 = add i13 %mul_ln154, i13 %tmp" [../tutorial_example/source/cnn.h:154->../tutorial_example/source/hls.cpp:152]   --->   Operation 33 'add' 'add_ln154_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.89>
ST_4 : Operation 34 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln154_1 = add i13 %mul_ln154, i13 %tmp" [../tutorial_example/source/cnn.h:154->../tutorial_example/source/hls.cpp:152]   --->   Operation 34 'add' 'add_ln154_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln154 = zext i13 %add_ln154_1" [../tutorial_example/source/cnn.h:154->../tutorial_example/source/hls.cpp:152]   --->   Operation 35 'zext' 'zext_ln154' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%pixel_addr = getelementptr i8 %pixel, i64 0, i64 %zext_ln154" [../tutorial_example/source/cnn.h:154->../tutorial_example/source/hls.cpp:152]   --->   Operation 36 'getelementptr' 'pixel_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [2/2] (1.24ns)   --->   "%pixel_load = load i13 %pixel_addr" [../tutorial_example/source/cnn.h:154->../tutorial_example/source/hls.cpp:152]   --->   Operation 37 'load' 'pixel_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P">   --->   Core 91 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5041> <RAM>
ST_4 : Operation 55 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 55 'ret' 'ret_ln0' <Predicate = (!icmp_ln153)> <Delay = 0.38>

State 5 <SV = 4> <Delay = 1.93>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i8 %reuse_reg"   --->   Operation 38 'load' 'reuse_reg_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 39 'load' 'reuse_addr_reg_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/2] ( I:1.24ns O:1.24ns )   --->   "%pixel_load = load i13 %pixel_addr" [../tutorial_example/source/cnn.h:154->../tutorial_example/source/hls.cpp:152]   --->   Operation 40 'load' 'pixel_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P">   --->   Core 91 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5041> <RAM>
ST_5 : Operation 41 [1/1] (1.14ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln154" [../tutorial_example/source/cnn.h:154->../tutorial_example/source/hls.cpp:152]   --->   Operation 41 'icmp' 'addr_cmp' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.30ns)   --->   "%reuse_select = select i1 %addr_cmp, i8 %reuse_reg_load, i8 %pixel_load" [../tutorial_example/source/cnn.h:154->../tutorial_example/source/hls.cpp:152]   --->   Operation 42 'select' 'reuse_select' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.38ns)   --->   "%store_ln154 = store i8 %reuse_select, i8 %reuse_reg" [../tutorial_example/source/cnn.h:154->../tutorial_example/source/hls.cpp:152]   --->   Operation 43 'store' 'store_ln154' <Predicate = true> <Delay = 0.38>

State 6 <SV = 5> <Delay = 2.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%phi_mul_load = load i13 %phi_mul" [../tutorial_example/source/cnn.h:154->../tutorial_example/source/hls.cpp:152]   --->   Operation 44 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln150 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../tutorial_example/source/cnn.h:150->../tutorial_example/source/hls.cpp:152]   --->   Operation 45 'specpipeline' 'specpipeline_ln150' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln153 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../tutorial_example/source/cnn.h:153->../tutorial_example/source/hls.cpp:152]   --->   Operation 46 'specloopname' 'specloopname_ln153' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.75ns)   --->   "%add_ln154_3 = add i13 %phi_mul_load, i13 %tmp_1" [../tutorial_example/source/cnn.h:154->../tutorial_example/source/hls.cpp:152]   --->   Operation 47 'add' 'add_ln154_3' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 48 [1/1] (0.75ns)   --->   "%add_ln154_2 = add i13 %phi_mul_load, i13 %tmp" [../tutorial_example/source/cnn.h:154->../tutorial_example/source/hls.cpp:152]   --->   Operation 48 'add' 'add_ln154_2' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln154_1 = zext i13 %add_ln154_2" [../tutorial_example/source/cnn.h:154->../tutorial_example/source/hls.cpp:152]   --->   Operation 49 'zext' 'zext_ln154_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%pixel_addr_1 = getelementptr i8 %pixel, i64 0, i64 %zext_ln154_1" [../tutorial_example/source/cnn.h:154->../tutorial_example/source/hls.cpp:152]   --->   Operation 50 'getelementptr' 'pixel_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] ( I:1.24ns O:1.24ns )   --->   "%store_ln154 = store i8 %reuse_select, i13 %pixel_addr_1" [../tutorial_example/source/cnn.h:154->../tutorial_example/source/hls.cpp:152]   --->   Operation 51 'store' 'store_ln154' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P">   --->   Core 91 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5041> <RAM>
ST_6 : Operation 52 [1/1] (0.38ns)   --->   "%store_ln154 = store i64 %zext_ln154_1, i64 %reuse_addr_reg" [../tutorial_example/source/cnn.h:154->../tutorial_example/source/hls.cpp:152]   --->   Operation 52 'store' 'store_ln154' <Predicate = true> <Delay = 0.38>
ST_6 : Operation 53 [1/1] (0.38ns)   --->   "%store_ln154 = store i13 %add_ln154_3, i13 %phi_mul" [../tutorial_example/source/cnn.h:154->../tutorial_example/source/hls.cpp:152]   --->   Operation 53 'store' 'store_ln154' <Predicate = true> <Delay = 0.38>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln153 = br void %for.body4.i" [../tutorial_example/source/cnn.h:153->../tutorial_example/source/hls.cpp:152]   --->   Operation 54 'br' 'br_ln153' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs_ce:ce=1
Port [ sub_i11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty_14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pixel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
reuse_addr_reg      (alloca       ) [ 0111111]
reuse_reg           (alloca       ) [ 0111110]
phi_mul             (alloca       ) [ 0111111]
y                   (alloca       ) [ 0100000]
specmemcore_ln0     (specmemcore  ) [ 0000000]
specinterface_ln0   (specinterface) [ 0000000]
tmp                 (read         ) [ 0111111]
tmp_1               (read         ) [ 0111111]
sub_i11_read        (read         ) [ 0000000]
store_ln150         (store        ) [ 0000000]
store_ln0           (store        ) [ 0000000]
store_ln0           (store        ) [ 0000000]
store_ln0           (store        ) [ 0000000]
br_ln0              (br           ) [ 0000000]
y_1                 (load         ) [ 0000000]
zext_ln153          (zext         ) [ 0000000]
icmp_ln153          (icmp         ) [ 0111100]
add_ln154           (add          ) [ 0000000]
br_ln153            (br           ) [ 0000000]
trunc_ln154         (trunc        ) [ 0111000]
store_ln150         (store        ) [ 0000000]
mul_ln154           (mul          ) [ 0010100]
add_ln154_1         (add          ) [ 0000000]
zext_ln154          (zext         ) [ 0100010]
pixel_addr          (getelementptr) [ 0100010]
reuse_reg_load      (load         ) [ 0000000]
reuse_addr_reg_load (load         ) [ 0000000]
pixel_load          (load         ) [ 0000000]
addr_cmp            (icmp         ) [ 0000000]
reuse_select        (select       ) [ 0010001]
store_ln154         (store        ) [ 0000000]
phi_mul_load        (load         ) [ 0000000]
specpipeline_ln150  (specpipeline ) [ 0000000]
specloopname_ln153  (specloopname ) [ 0000000]
add_ln154_3         (add          ) [ 0000000]
add_ln154_2         (add          ) [ 0000000]
zext_ln154_1        (zext         ) [ 0000000]
pixel_addr_1        (getelementptr) [ 0000000]
store_ln154         (store        ) [ 0000000]
store_ln154         (store        ) [ 0000000]
store_ln154         (store        ) [ 0000000]
br_ln153            (br           ) [ 0000000]
ret_ln0             (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sub_i11">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_i11"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="empty_14">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="empty">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pixel">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixel"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i13"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="reuse_addr_reg_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_addr_reg/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="reuse_reg_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_reg/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="phi_mul_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="y_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="tmp_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="13" slack="0"/>
<pin id="68" dir="0" index="1" bw="13" slack="0"/>
<pin id="69" dir="1" index="2" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="tmp_1_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="13" slack="0"/>
<pin id="74" dir="0" index="1" bw="13" slack="0"/>
<pin id="75" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="sub_i11_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_i11_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="pixel_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="13" slack="0"/>
<pin id="88" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pixel_addr/4 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="13" slack="0"/>
<pin id="93" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="0" slack="0"/>
<pin id="104" dir="0" index="4" bw="13" slack="1"/>
<pin id="105" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="106" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="8" slack="0"/>
<pin id="107" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="pixel_load/4 store_ln154/6 "/>
</bind>
</comp>

<comp id="97" class="1004" name="pixel_addr_1_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="8" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="13" slack="0"/>
<pin id="101" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pixel_addr_1/6 "/>
</bind>
</comp>

<comp id="109" class="1004" name="store_ln150_store_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="0"/>
<pin id="111" dir="0" index="1" bw="31" slack="0"/>
<pin id="112" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln150/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln0_store_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="13" slack="0"/>
<pin id="117" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="store_ln0_store_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="0"/>
<pin id="121" dir="0" index="1" bw="8" slack="0"/>
<pin id="122" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln0_store_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="y_1_load_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="31" slack="0"/>
<pin id="131" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_1/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="zext_ln153_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="31" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln153/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="icmp_ln153_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln153/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="add_ln154_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="31" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln154/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="trunc_ln154_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="31" slack="0"/>
<pin id="150" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln154/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln150_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="31" slack="0"/>
<pin id="154" dir="0" index="1" bw="31" slack="0"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln150/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="zext_ln154_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="13" slack="0"/>
<pin id="159" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln154/4 "/>
</bind>
</comp>

<comp id="161" class="1004" name="reuse_reg_load_load_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="4"/>
<pin id="163" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_reg_load/5 "/>
</bind>
</comp>

<comp id="164" class="1004" name="reuse_addr_reg_load_load_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="4"/>
<pin id="166" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_addr_reg_load/5 "/>
</bind>
</comp>

<comp id="167" class="1004" name="addr_cmp_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="64" slack="0"/>
<pin id="169" dir="0" index="1" bw="64" slack="1"/>
<pin id="170" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addr_cmp/5 "/>
</bind>
</comp>

<comp id="172" class="1004" name="reuse_select_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="8" slack="0"/>
<pin id="175" dir="0" index="2" bw="8" slack="0"/>
<pin id="176" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="reuse_select/5 "/>
</bind>
</comp>

<comp id="180" class="1004" name="store_ln154_store_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="0" index="1" bw="8" slack="4"/>
<pin id="183" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln154/5 "/>
</bind>
</comp>

<comp id="185" class="1004" name="phi_mul_load_load_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="13" slack="5"/>
<pin id="187" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul_load/6 "/>
</bind>
</comp>

<comp id="188" class="1004" name="add_ln154_3_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="13" slack="0"/>
<pin id="190" dir="0" index="1" bw="13" slack="5"/>
<pin id="191" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln154_3/6 "/>
</bind>
</comp>

<comp id="193" class="1004" name="add_ln154_2_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="13" slack="0"/>
<pin id="195" dir="0" index="1" bw="13" slack="5"/>
<pin id="196" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln154_2/6 "/>
</bind>
</comp>

<comp id="198" class="1004" name="zext_ln154_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="13" slack="0"/>
<pin id="200" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln154_1/6 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln154_store_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="13" slack="0"/>
<pin id="205" dir="0" index="1" bw="64" slack="5"/>
<pin id="206" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln154/6 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln154_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="13" slack="0"/>
<pin id="210" dir="0" index="1" bw="13" slack="5"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln154/6 "/>
</bind>
</comp>

<comp id="213" class="1007" name="grp_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="13" slack="0"/>
<pin id="215" dir="0" index="1" bw="13" slack="0"/>
<pin id="216" dir="0" index="2" bw="13" slack="2147483647"/>
<pin id="217" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln154/1 add_ln154_1/3 "/>
</bind>
</comp>

<comp id="221" class="1005" name="reuse_addr_reg_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="64" slack="0"/>
<pin id="223" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="reuse_addr_reg "/>
</bind>
</comp>

<comp id="228" class="1005" name="reuse_reg_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="0"/>
<pin id="230" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="reuse_reg "/>
</bind>
</comp>

<comp id="235" class="1005" name="phi_mul_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="13" slack="0"/>
<pin id="237" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul "/>
</bind>
</comp>

<comp id="242" class="1005" name="y_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="31" slack="0"/>
<pin id="244" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="249" class="1005" name="tmp_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="13" slack="2"/>
<pin id="251" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="255" class="1005" name="tmp_1_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="13" slack="1"/>
<pin id="257" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="261" class="1005" name="icmp_ln153_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="1"/>
<pin id="263" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln153 "/>
</bind>
</comp>

<comp id="265" class="1005" name="trunc_ln154_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="13" slack="1"/>
<pin id="267" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln154 "/>
</bind>
</comp>

<comp id="270" class="1005" name="zext_ln154_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="64" slack="1"/>
<pin id="272" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln154 "/>
</bind>
</comp>

<comp id="275" class="1005" name="pixel_addr_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="13" slack="1"/>
<pin id="277" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="pixel_addr "/>
</bind>
</comp>

<comp id="280" class="1005" name="reuse_select_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="1"/>
<pin id="282" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="reuse_select "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="28" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="28" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="30" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="42" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="102"><net_src comp="6" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="42" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="108"><net_src comp="97" pin="3"/><net_sink comp="91" pin=2"/></net>

<net id="113"><net_src comp="32" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="118"><net_src comp="34" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="36" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="128"><net_src comp="38" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="135"><net_src comp="129" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="132" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="78" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="129" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="40" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="151"><net_src comp="142" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="142" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="157" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="171"><net_src comp="164" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="167" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="161" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="91" pin="3"/><net_sink comp="172" pin=2"/></net>

<net id="184"><net_src comp="172" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="192"><net_src comp="185" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="197"><net_src comp="185" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="201"><net_src comp="193" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="207"><net_src comp="198" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="188" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="148" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="72" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="213" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="224"><net_src comp="50" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="226"><net_src comp="221" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="227"><net_src comp="221" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="231"><net_src comp="54" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="233"><net_src comp="228" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="234"><net_src comp="228" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="238"><net_src comp="58" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="240"><net_src comp="235" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="241"><net_src comp="235" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="245"><net_src comp="62" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="247"><net_src comp="242" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="248"><net_src comp="242" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="252"><net_src comp="66" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="254"><net_src comp="249" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="258"><net_src comp="72" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="260"><net_src comp="255" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="264"><net_src comp="136" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="148" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="273"><net_src comp="157" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="278"><net_src comp="84" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="283"><net_src comp="172" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="91" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pixel | {6 }
 - Input state : 
	Port: cnn_hls_Pipeline_VITIS_LOOP_153_2 : sub_i11 | {1 }
	Port: cnn_hls_Pipeline_VITIS_LOOP_153_2 : empty_14 | {1 }
	Port: cnn_hls_Pipeline_VITIS_LOOP_153_2 : empty | {1 }
	Port: cnn_hls_Pipeline_VITIS_LOOP_153_2 : pixel | {4 5 }
  - Chain level:
	State 1
		store_ln150 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		y_1 : 1
		zext_ln153 : 2
		icmp_ln153 : 3
		add_ln154 : 2
		br_ln153 : 4
		trunc_ln154 : 3
		mul_ln154 : 4
		store_ln150 : 3
	State 2
	State 3
		add_ln154_1 : 1
	State 4
		zext_ln154 : 1
		pixel_addr : 2
		pixel_load : 3
	State 5
		addr_cmp : 1
		reuse_select : 2
		store_ln154 : 3
	State 6
		add_ln154_3 : 1
		add_ln154_2 : 1
		zext_ln154_1 : 2
		pixel_addr_1 : 3
		store_ln154 : 4
		store_ln154 : 3
		store_ln154 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |    icmp_ln153_fu_136    |    0    |    0    |    39   |
|          |     addr_cmp_fu_167     |    0    |    0    |    71   |
|----------|-------------------------|---------|---------|---------|
|          |     add_ln154_fu_142    |    0    |    0    |    38   |
|    add   |    add_ln154_3_fu_188   |    0    |    0    |    20   |
|          |    add_ln154_2_fu_193   |    0    |    0    |    20   |
|----------|-------------------------|---------|---------|---------|
|  select  |   reuse_select_fu_172   |    0    |    0    |    8    |
|----------|-------------------------|---------|---------|---------|
|  muladd  |        grp_fu_213       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |      tmp_read_fu_66     |    0    |    0    |    0    |
|   read   |     tmp_1_read_fu_72    |    0    |    0    |    0    |
|          | sub_i11_read_read_fu_78 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    zext_ln153_fu_132    |    0    |    0    |    0    |
|   zext   |    zext_ln154_fu_157    |    0    |    0    |    0    |
|          |   zext_ln154_1_fu_198   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |    trunc_ln154_fu_148   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    1    |    0    |   196   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  icmp_ln153_reg_261  |    1   |
|    phi_mul_reg_235   |   13   |
|  pixel_addr_reg_275  |   13   |
|reuse_addr_reg_reg_221|   64   |
|   reuse_reg_reg_228  |    8   |
| reuse_select_reg_280 |    8   |
|     tmp_1_reg_255    |   13   |
|      tmp_reg_249     |   13   |
|  trunc_ln154_reg_265 |   13   |
|       y_reg_242      |   31   |
|  zext_ln154_reg_270  |   64   |
+----------------------+--------+
|         Total        |   241  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_91 |  p0  |   2  |  13  |   26   ||    0    ||    9    |
|    grp_fu_213    |  p0  |   2  |  13  |   26   ||    0    ||    9    |
|    grp_fu_213    |  p1  |   3  |  13  |   39   ||    0    ||    14   |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   91   || 1.19386 ||    0    ||    32   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   196  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    0   |   32   |
|  Register |    -   |    -   |   241  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   241  |   228  |
+-----------+--------+--------+--------+--------+
