<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/finalProject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="simulation/submodules/finalProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="simulation/submodules/finalProject_mm_interconnect_0_avalon_st_adapter_006.v"
   type="VERILOG"
   library="avalon_st_adapter_006" />
 <file
   path="simulation/submodules/finalProject_mm_interconnect_0_avalon_st_adapter.v"
   type="VERILOG"
   library="avalon_st_adapter" />
 <file
   path="simulation/submodules/altera_avalon_st_handshake_clock_crosser.v"
   type="SYSTEM_VERILOG"
   library="crosser" />
 <file
   path="simulation/submodules/altera_avalon_st_clock_crosser.v"
   type="SYSTEM_VERILOG"
   library="crosser" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="crosser" />
 <file
   path="simulation/submodules/altera_std_synchronizer_nocut.v"
   type="SYSTEM_VERILOG"
   library="crosser" />
 <file
   path="simulation/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
   type="SDC"
   library="crosser" />
 <file
   path="simulation/submodules/altera_merlin_width_adapter.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_rsp_width_adapter" />
 <file
   path="simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_rsp_width_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_rsp_width_adapter" />
 <file
   path="simulation/submodules/finalProject_mm_interconnect_0_rsp_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_001" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_001" />
 <file
   path="simulation/submodules/finalProject_mm_interconnect_0_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/finalProject_mm_interconnect_0_rsp_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux_001" />
 <file
   path="simulation/submodules/finalProject_mm_interconnect_0_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="simulation/submodules/finalProject_mm_interconnect_0_cmd_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_001" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_001" />
 <file
   path="simulation/submodules/finalProject_mm_interconnect_0_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/finalProject_mm_interconnect_0_cmd_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux_001" />
 <file
   path="simulation/submodules/finalProject_mm_interconnect_0_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter_13_1.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter_new.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="simulation/submodules/altera_incr_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="simulation/submodules/altera_wrap_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="simulation/submodules/altera_default_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_stage.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="simulation/submodules/finalProject_mm_interconnect_0_router_008.sv"
   type="SYSTEM_VERILOG"
   library="router_008" />
 <file
   path="simulation/submodules/finalProject_mm_interconnect_0_router_003.sv"
   type="SYSTEM_VERILOG"
   library="router_003" />
 <file
   path="simulation/submodules/finalProject_mm_interconnect_0_router_002.sv"
   type="SYSTEM_VERILOG"
   library="router_002" />
 <file
   path="simulation/submodules/finalProject_mm_interconnect_0_router_001.sv"
   type="SYSTEM_VERILOG"
   library="router_001" />
 <file
   path="simulation/submodules/finalProject_mm_interconnect_0_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="jtag_uart_avalon_jtag_slave_agent_rsp_fifo" />
 <file
   path="simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_avalon_jtag_slave_agent" />
 <file
   path="simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_avalon_jtag_slave_agent" />
 <file
   path="simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="nios2_gen2_0_data_master_agent" />
 <file
   path="simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_avalon_jtag_slave_translator" />
 <file
   path="simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="nios2_gen2_0_data_master_translator" />
 <file
   path="simulation/submodules/finalProject_nios2_gen2_0_cpu.sdc"
   type="SDC"
   library="cpu" />
 <file
   path="simulation/submodules/finalProject_nios2_gen2_0_cpu.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/finalProject_nios2_gen2_0_cpu_debug_slave_sysclk.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/finalProject_nios2_gen2_0_cpu_debug_slave_tck.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/finalProject_nios2_gen2_0_cpu_debug_slave_wrapper.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/finalProject_nios2_gen2_0_cpu_nios2_waves.do"
   type="OTHER"
   library="cpu" />
 <file
   path="simulation/submodules/finalProject_nios2_gen2_0_cpu_ociram_default_contents.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/finalProject_nios2_gen2_0_cpu_ociram_default_contents.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/finalProject_nios2_gen2_0_cpu_ociram_default_contents.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/finalProject_nios2_gen2_0_cpu_rf_ram_a.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/finalProject_nios2_gen2_0_cpu_rf_ram_a.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/finalProject_nios2_gen2_0_cpu_rf_ram_a.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/finalProject_nios2_gen2_0_cpu_rf_ram_b.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/finalProject_nios2_gen2_0_cpu_rf_ram_b.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/finalProject_nios2_gen2_0_cpu_rf_ram_b.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/finalProject_nios2_gen2_0_cpu_test_bench.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="simulation/submodules/finalProject_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="irq_mapper" />
 <file
   path="simulation/submodules/finalProject_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/finalProject_usb_rst.v"
   type="VERILOG"
   library="usb_rst" />
 <file
   path="simulation/submodules/finalProject_usb_gpx.v"
   type="VERILOG"
   library="usb_gpx" />
 <file
   path="simulation/submodules/finalProject_timer.v"
   type="VERILOG"
   library="timer" />
 <file
   path="simulation/submodules/finalProject_sysid_qsys_0.v"
   type="VERILOG"
   library="sysid_qsys_0" />
 <file
   path="simulation/submodules/finalProject_switches.v"
   type="VERILOG"
   library="switches" />
 <file
   path="simulation/submodules/finalProject_spi_0.v"
   type="VERILOG"
   library="spi_0" />
 <file
   path="simulation/submodules/finalProject_sdram_pll.vo"
   type="VERILOG"
   library="sdram_pll" />
 <file
   path="simulation/submodules/finalProject_sdram.v"
   type="VERILOG"
   library="sdram" />
 <file
   path="simulation/submodules/finalProject_phase_incr0.v"
   type="VERILOG"
   library="phase_incr0" />
 <file
   path="simulation/submodules/finalProject_onchip_memory2_0.hex"
   type="HEX"
   library="onchip_memory2_0" />
 <file
   path="simulation/submodules/finalProject_onchip_memory2_0.v"
   type="VERILOG"
   library="onchip_memory2_0" />
 <file
   path="simulation/submodules/finalProject_nios2_gen2_0.v"
   type="VERILOG"
   library="nios2_gen2_0" />
 <file
   path="simulation/submodules/finalProject_leds_pio.v"
   type="VERILOG"
   library="leds_pio" />
 <file
   path="simulation/submodules/finalProject_keycode.v"
   type="VERILOG"
   library="keycode" />
 <file
   path="simulation/submodules/finalProject_key.v"
   type="VERILOG"
   library="key" />
 <file
   path="simulation/submodules/finalProject_jtag_uart.v"
   type="VERILOG"
   library="jtag_uart" />
 <file
   path="simulation/submodules/altera_avalon_i2c.v"
   type="VERILOG"
   library="i2c_0" />
 <file
   path="simulation/submodules/altera_avalon_i2c_csr.v"
   type="VERILOG"
   library="i2c_0" />
 <file
   path="simulation/submodules/altera_avalon_i2c_clk_cnt.v"
   type="VERILOG"
   library="i2c_0" />
 <file
   path="simulation/submodules/altera_avalon_i2c_condt_det.v"
   type="VERILOG"
   library="i2c_0" />
 <file
   path="simulation/submodules/altera_avalon_i2c_condt_gen.v"
   type="VERILOG"
   library="i2c_0" />
 <file
   path="simulation/submodules/altera_avalon_i2c_fifo.v"
   type="VERILOG"
   library="i2c_0" />
 <file
   path="simulation/submodules/altera_avalon_i2c_mstfsm.v"
   type="VERILOG"
   library="i2c_0" />
 <file
   path="simulation/submodules/altera_avalon_i2c_rxshifter.v"
   type="VERILOG"
   library="i2c_0" />
 <file
   path="simulation/submodules/altera_avalon_i2c_txshifter.v"
   type="VERILOG"
   library="i2c_0" />
 <file
   path="simulation/submodules/altera_avalon_i2c_spksupp.v"
   type="VERILOG"
   library="i2c_0" />
 <file
   path="simulation/submodules/altera_avalon_i2c_txout.v"
   type="VERILOG"
   library="i2c_0" />
 <file
   path="simulation/submodules/finalProject_amplitude.v"
   type="VERILOG"
   library="amplitude" />
 <file
   path="simulation/submodules/finalProject_a0.v"
   type="VERILOG"
   library="a0" />
 <file path="simulation/finalProject.v" type="VERILOG" />
 <topLevel name="finalProject" />
 <deviceFamily name="max10" />
 <modelMap
   controllerPath="finalProject.onchip_memory2_0"
   modelPath="finalProject.onchip_memory2_0" />
</simPackage>
