
SlavenP_Reaction_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000085f8  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000011d0  080087c8  080087c8  000187c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009998  08009998  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08009998  08009998  00019998  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080099a0  080099a0  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080099a0  080099a0  000199a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080099a4  080099a4  000199a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  080099a8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000628  200001dc  08009b84  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000804  08009b84  00020804  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000d5d3  00000000  00000000  0002024f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000023ad  00000000  00000000  0002d822  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e30  00000000  00000000  0002fbd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000afd  00000000  00000000  00030a00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000235ff  00000000  00000000  000314fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00012cad  00000000  00000000  00054afc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d27b1  00000000  00000000  000677a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004ff8  00000000  00000000  00139f5c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000048  00000000  00000000  0013ef54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001dc 	.word	0x200001dc
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080087b0 	.word	0x080087b0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e0 	.word	0x200001e0
 800020c:	080087b0 	.word	0x080087b0

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9a6 	b.w	800102c <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	; (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	; (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9e08      	ldr	r6, [sp, #32]
 8000d6a:	460d      	mov	r5, r1
 8000d6c:	4604      	mov	r4, r0
 8000d6e:	460f      	mov	r7, r1
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d14a      	bne.n	8000e0a <__udivmoddi4+0xa6>
 8000d74:	428a      	cmp	r2, r1
 8000d76:	4694      	mov	ip, r2
 8000d78:	d965      	bls.n	8000e46 <__udivmoddi4+0xe2>
 8000d7a:	fab2 f382 	clz	r3, r2
 8000d7e:	b143      	cbz	r3, 8000d92 <__udivmoddi4+0x2e>
 8000d80:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d84:	f1c3 0220 	rsb	r2, r3, #32
 8000d88:	409f      	lsls	r7, r3
 8000d8a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d8e:	4317      	orrs	r7, r2
 8000d90:	409c      	lsls	r4, r3
 8000d92:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d96:	fa1f f58c 	uxth.w	r5, ip
 8000d9a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d9e:	0c22      	lsrs	r2, r4, #16
 8000da0:	fb0e 7711 	mls	r7, lr, r1, r7
 8000da4:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000da8:	fb01 f005 	mul.w	r0, r1, r5
 8000dac:	4290      	cmp	r0, r2
 8000dae:	d90a      	bls.n	8000dc6 <__udivmoddi4+0x62>
 8000db0:	eb1c 0202 	adds.w	r2, ip, r2
 8000db4:	f101 37ff 	add.w	r7, r1, #4294967295
 8000db8:	f080 811c 	bcs.w	8000ff4 <__udivmoddi4+0x290>
 8000dbc:	4290      	cmp	r0, r2
 8000dbe:	f240 8119 	bls.w	8000ff4 <__udivmoddi4+0x290>
 8000dc2:	3902      	subs	r1, #2
 8000dc4:	4462      	add	r2, ip
 8000dc6:	1a12      	subs	r2, r2, r0
 8000dc8:	b2a4      	uxth	r4, r4
 8000dca:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dce:	fb0e 2210 	mls	r2, lr, r0, r2
 8000dd2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dd6:	fb00 f505 	mul.w	r5, r0, r5
 8000dda:	42a5      	cmp	r5, r4
 8000ddc:	d90a      	bls.n	8000df4 <__udivmoddi4+0x90>
 8000dde:	eb1c 0404 	adds.w	r4, ip, r4
 8000de2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000de6:	f080 8107 	bcs.w	8000ff8 <__udivmoddi4+0x294>
 8000dea:	42a5      	cmp	r5, r4
 8000dec:	f240 8104 	bls.w	8000ff8 <__udivmoddi4+0x294>
 8000df0:	4464      	add	r4, ip
 8000df2:	3802      	subs	r0, #2
 8000df4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000df8:	1b64      	subs	r4, r4, r5
 8000dfa:	2100      	movs	r1, #0
 8000dfc:	b11e      	cbz	r6, 8000e06 <__udivmoddi4+0xa2>
 8000dfe:	40dc      	lsrs	r4, r3
 8000e00:	2300      	movs	r3, #0
 8000e02:	e9c6 4300 	strd	r4, r3, [r6]
 8000e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0a:	428b      	cmp	r3, r1
 8000e0c:	d908      	bls.n	8000e20 <__udivmoddi4+0xbc>
 8000e0e:	2e00      	cmp	r6, #0
 8000e10:	f000 80ed 	beq.w	8000fee <__udivmoddi4+0x28a>
 8000e14:	2100      	movs	r1, #0
 8000e16:	e9c6 0500 	strd	r0, r5, [r6]
 8000e1a:	4608      	mov	r0, r1
 8000e1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e20:	fab3 f183 	clz	r1, r3
 8000e24:	2900      	cmp	r1, #0
 8000e26:	d149      	bne.n	8000ebc <__udivmoddi4+0x158>
 8000e28:	42ab      	cmp	r3, r5
 8000e2a:	d302      	bcc.n	8000e32 <__udivmoddi4+0xce>
 8000e2c:	4282      	cmp	r2, r0
 8000e2e:	f200 80f8 	bhi.w	8001022 <__udivmoddi4+0x2be>
 8000e32:	1a84      	subs	r4, r0, r2
 8000e34:	eb65 0203 	sbc.w	r2, r5, r3
 8000e38:	2001      	movs	r0, #1
 8000e3a:	4617      	mov	r7, r2
 8000e3c:	2e00      	cmp	r6, #0
 8000e3e:	d0e2      	beq.n	8000e06 <__udivmoddi4+0xa2>
 8000e40:	e9c6 4700 	strd	r4, r7, [r6]
 8000e44:	e7df      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e46:	b902      	cbnz	r2, 8000e4a <__udivmoddi4+0xe6>
 8000e48:	deff      	udf	#255	; 0xff
 8000e4a:	fab2 f382 	clz	r3, r2
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	f040 8090 	bne.w	8000f74 <__udivmoddi4+0x210>
 8000e54:	1a8a      	subs	r2, r1, r2
 8000e56:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e5a:	fa1f fe8c 	uxth.w	lr, ip
 8000e5e:	2101      	movs	r1, #1
 8000e60:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e64:	fb07 2015 	mls	r0, r7, r5, r2
 8000e68:	0c22      	lsrs	r2, r4, #16
 8000e6a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e6e:	fb0e f005 	mul.w	r0, lr, r5
 8000e72:	4290      	cmp	r0, r2
 8000e74:	d908      	bls.n	8000e88 <__udivmoddi4+0x124>
 8000e76:	eb1c 0202 	adds.w	r2, ip, r2
 8000e7a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e7e:	d202      	bcs.n	8000e86 <__udivmoddi4+0x122>
 8000e80:	4290      	cmp	r0, r2
 8000e82:	f200 80cb 	bhi.w	800101c <__udivmoddi4+0x2b8>
 8000e86:	4645      	mov	r5, r8
 8000e88:	1a12      	subs	r2, r2, r0
 8000e8a:	b2a4      	uxth	r4, r4
 8000e8c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e90:	fb07 2210 	mls	r2, r7, r0, r2
 8000e94:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e98:	fb0e fe00 	mul.w	lr, lr, r0
 8000e9c:	45a6      	cmp	lr, r4
 8000e9e:	d908      	bls.n	8000eb2 <__udivmoddi4+0x14e>
 8000ea0:	eb1c 0404 	adds.w	r4, ip, r4
 8000ea4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ea8:	d202      	bcs.n	8000eb0 <__udivmoddi4+0x14c>
 8000eaa:	45a6      	cmp	lr, r4
 8000eac:	f200 80bb 	bhi.w	8001026 <__udivmoddi4+0x2c2>
 8000eb0:	4610      	mov	r0, r2
 8000eb2:	eba4 040e 	sub.w	r4, r4, lr
 8000eb6:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000eba:	e79f      	b.n	8000dfc <__udivmoddi4+0x98>
 8000ebc:	f1c1 0720 	rsb	r7, r1, #32
 8000ec0:	408b      	lsls	r3, r1
 8000ec2:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ec6:	ea4c 0c03 	orr.w	ip, ip, r3
 8000eca:	fa05 f401 	lsl.w	r4, r5, r1
 8000ece:	fa20 f307 	lsr.w	r3, r0, r7
 8000ed2:	40fd      	lsrs	r5, r7
 8000ed4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ed8:	4323      	orrs	r3, r4
 8000eda:	fbb5 f8f9 	udiv	r8, r5, r9
 8000ede:	fa1f fe8c 	uxth.w	lr, ip
 8000ee2:	fb09 5518 	mls	r5, r9, r8, r5
 8000ee6:	0c1c      	lsrs	r4, r3, #16
 8000ee8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000eec:	fb08 f50e 	mul.w	r5, r8, lr
 8000ef0:	42a5      	cmp	r5, r4
 8000ef2:	fa02 f201 	lsl.w	r2, r2, r1
 8000ef6:	fa00 f001 	lsl.w	r0, r0, r1
 8000efa:	d90b      	bls.n	8000f14 <__udivmoddi4+0x1b0>
 8000efc:	eb1c 0404 	adds.w	r4, ip, r4
 8000f00:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f04:	f080 8088 	bcs.w	8001018 <__udivmoddi4+0x2b4>
 8000f08:	42a5      	cmp	r5, r4
 8000f0a:	f240 8085 	bls.w	8001018 <__udivmoddi4+0x2b4>
 8000f0e:	f1a8 0802 	sub.w	r8, r8, #2
 8000f12:	4464      	add	r4, ip
 8000f14:	1b64      	subs	r4, r4, r5
 8000f16:	b29d      	uxth	r5, r3
 8000f18:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f1c:	fb09 4413 	mls	r4, r9, r3, r4
 8000f20:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000f24:	fb03 fe0e 	mul.w	lr, r3, lr
 8000f28:	45a6      	cmp	lr, r4
 8000f2a:	d908      	bls.n	8000f3e <__udivmoddi4+0x1da>
 8000f2c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f30:	f103 35ff 	add.w	r5, r3, #4294967295
 8000f34:	d26c      	bcs.n	8001010 <__udivmoddi4+0x2ac>
 8000f36:	45a6      	cmp	lr, r4
 8000f38:	d96a      	bls.n	8001010 <__udivmoddi4+0x2ac>
 8000f3a:	3b02      	subs	r3, #2
 8000f3c:	4464      	add	r4, ip
 8000f3e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f42:	fba3 9502 	umull	r9, r5, r3, r2
 8000f46:	eba4 040e 	sub.w	r4, r4, lr
 8000f4a:	42ac      	cmp	r4, r5
 8000f4c:	46c8      	mov	r8, r9
 8000f4e:	46ae      	mov	lr, r5
 8000f50:	d356      	bcc.n	8001000 <__udivmoddi4+0x29c>
 8000f52:	d053      	beq.n	8000ffc <__udivmoddi4+0x298>
 8000f54:	b156      	cbz	r6, 8000f6c <__udivmoddi4+0x208>
 8000f56:	ebb0 0208 	subs.w	r2, r0, r8
 8000f5a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f5e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f62:	40ca      	lsrs	r2, r1
 8000f64:	40cc      	lsrs	r4, r1
 8000f66:	4317      	orrs	r7, r2
 8000f68:	e9c6 7400 	strd	r7, r4, [r6]
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	2100      	movs	r1, #0
 8000f70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f74:	f1c3 0120 	rsb	r1, r3, #32
 8000f78:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f7c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f80:	fa25 f101 	lsr.w	r1, r5, r1
 8000f84:	409d      	lsls	r5, r3
 8000f86:	432a      	orrs	r2, r5
 8000f88:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f8c:	fa1f fe8c 	uxth.w	lr, ip
 8000f90:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f94:	fb07 1510 	mls	r5, r7, r0, r1
 8000f98:	0c11      	lsrs	r1, r2, #16
 8000f9a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f9e:	fb00 f50e 	mul.w	r5, r0, lr
 8000fa2:	428d      	cmp	r5, r1
 8000fa4:	fa04 f403 	lsl.w	r4, r4, r3
 8000fa8:	d908      	bls.n	8000fbc <__udivmoddi4+0x258>
 8000faa:	eb1c 0101 	adds.w	r1, ip, r1
 8000fae:	f100 38ff 	add.w	r8, r0, #4294967295
 8000fb2:	d22f      	bcs.n	8001014 <__udivmoddi4+0x2b0>
 8000fb4:	428d      	cmp	r5, r1
 8000fb6:	d92d      	bls.n	8001014 <__udivmoddi4+0x2b0>
 8000fb8:	3802      	subs	r0, #2
 8000fba:	4461      	add	r1, ip
 8000fbc:	1b49      	subs	r1, r1, r5
 8000fbe:	b292      	uxth	r2, r2
 8000fc0:	fbb1 f5f7 	udiv	r5, r1, r7
 8000fc4:	fb07 1115 	mls	r1, r7, r5, r1
 8000fc8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fcc:	fb05 f10e 	mul.w	r1, r5, lr
 8000fd0:	4291      	cmp	r1, r2
 8000fd2:	d908      	bls.n	8000fe6 <__udivmoddi4+0x282>
 8000fd4:	eb1c 0202 	adds.w	r2, ip, r2
 8000fd8:	f105 38ff 	add.w	r8, r5, #4294967295
 8000fdc:	d216      	bcs.n	800100c <__udivmoddi4+0x2a8>
 8000fde:	4291      	cmp	r1, r2
 8000fe0:	d914      	bls.n	800100c <__udivmoddi4+0x2a8>
 8000fe2:	3d02      	subs	r5, #2
 8000fe4:	4462      	add	r2, ip
 8000fe6:	1a52      	subs	r2, r2, r1
 8000fe8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fec:	e738      	b.n	8000e60 <__udivmoddi4+0xfc>
 8000fee:	4631      	mov	r1, r6
 8000ff0:	4630      	mov	r0, r6
 8000ff2:	e708      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000ff4:	4639      	mov	r1, r7
 8000ff6:	e6e6      	b.n	8000dc6 <__udivmoddi4+0x62>
 8000ff8:	4610      	mov	r0, r2
 8000ffa:	e6fb      	b.n	8000df4 <__udivmoddi4+0x90>
 8000ffc:	4548      	cmp	r0, r9
 8000ffe:	d2a9      	bcs.n	8000f54 <__udivmoddi4+0x1f0>
 8001000:	ebb9 0802 	subs.w	r8, r9, r2
 8001004:	eb65 0e0c 	sbc.w	lr, r5, ip
 8001008:	3b01      	subs	r3, #1
 800100a:	e7a3      	b.n	8000f54 <__udivmoddi4+0x1f0>
 800100c:	4645      	mov	r5, r8
 800100e:	e7ea      	b.n	8000fe6 <__udivmoddi4+0x282>
 8001010:	462b      	mov	r3, r5
 8001012:	e794      	b.n	8000f3e <__udivmoddi4+0x1da>
 8001014:	4640      	mov	r0, r8
 8001016:	e7d1      	b.n	8000fbc <__udivmoddi4+0x258>
 8001018:	46d0      	mov	r8, sl
 800101a:	e77b      	b.n	8000f14 <__udivmoddi4+0x1b0>
 800101c:	3d02      	subs	r5, #2
 800101e:	4462      	add	r2, ip
 8001020:	e732      	b.n	8000e88 <__udivmoddi4+0x124>
 8001022:	4608      	mov	r0, r1
 8001024:	e70a      	b.n	8000e3c <__udivmoddi4+0xd8>
 8001026:	4464      	add	r4, ip
 8001028:	3802      	subs	r0, #2
 800102a:	e742      	b.n	8000eb2 <__udivmoddi4+0x14e>

0800102c <__aeabi_idiv0>:
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop

08001030 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b08a      	sub	sp, #40	; 0x28
 8001034:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001036:	f107 0314 	add.w	r3, r7, #20
 800103a:	2200      	movs	r2, #0
 800103c:	601a      	str	r2, [r3, #0]
 800103e:	605a      	str	r2, [r3, #4]
 8001040:	609a      	str	r2, [r3, #8]
 8001042:	60da      	str	r2, [r3, #12]
 8001044:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001046:	2300      	movs	r3, #0
 8001048:	613b      	str	r3, [r7, #16]
 800104a:	4b36      	ldr	r3, [pc, #216]	; (8001124 <MX_GPIO_Init+0xf4>)
 800104c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800104e:	4a35      	ldr	r2, [pc, #212]	; (8001124 <MX_GPIO_Init+0xf4>)
 8001050:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001054:	6313      	str	r3, [r2, #48]	; 0x30
 8001056:	4b33      	ldr	r3, [pc, #204]	; (8001124 <MX_GPIO_Init+0xf4>)
 8001058:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800105a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800105e:	613b      	str	r3, [r7, #16]
 8001060:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001062:	2300      	movs	r3, #0
 8001064:	60fb      	str	r3, [r7, #12]
 8001066:	4b2f      	ldr	r3, [pc, #188]	; (8001124 <MX_GPIO_Init+0xf4>)
 8001068:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800106a:	4a2e      	ldr	r2, [pc, #184]	; (8001124 <MX_GPIO_Init+0xf4>)
 800106c:	f043 0301 	orr.w	r3, r3, #1
 8001070:	6313      	str	r3, [r2, #48]	; 0x30
 8001072:	4b2c      	ldr	r3, [pc, #176]	; (8001124 <MX_GPIO_Init+0xf4>)
 8001074:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001076:	f003 0301 	and.w	r3, r3, #1
 800107a:	60fb      	str	r3, [r7, #12]
 800107c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800107e:	2300      	movs	r3, #0
 8001080:	60bb      	str	r3, [r7, #8]
 8001082:	4b28      	ldr	r3, [pc, #160]	; (8001124 <MX_GPIO_Init+0xf4>)
 8001084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001086:	4a27      	ldr	r2, [pc, #156]	; (8001124 <MX_GPIO_Init+0xf4>)
 8001088:	f043 0302 	orr.w	r3, r3, #2
 800108c:	6313      	str	r3, [r2, #48]	; 0x30
 800108e:	4b25      	ldr	r3, [pc, #148]	; (8001124 <MX_GPIO_Init+0xf4>)
 8001090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001092:	f003 0302 	and.w	r3, r3, #2
 8001096:	60bb      	str	r3, [r7, #8]
 8001098:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800109a:	2300      	movs	r3, #0
 800109c:	607b      	str	r3, [r7, #4]
 800109e:	4b21      	ldr	r3, [pc, #132]	; (8001124 <MX_GPIO_Init+0xf4>)
 80010a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010a2:	4a20      	ldr	r2, [pc, #128]	; (8001124 <MX_GPIO_Init+0xf4>)
 80010a4:	f043 0304 	orr.w	r3, r3, #4
 80010a8:	6313      	str	r3, [r2, #48]	; 0x30
 80010aa:	4b1e      	ldr	r3, [pc, #120]	; (8001124 <MX_GPIO_Init+0xf4>)
 80010ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ae:	f003 0304 	and.w	r3, r3, #4
 80010b2:	607b      	str	r3, [r7, #4]
 80010b4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 80010b6:	2200      	movs	r2, #0
 80010b8:	2140      	movs	r1, #64	; 0x40
 80010ba:	481b      	ldr	r0, [pc, #108]	; (8001128 <MX_GPIO_Init+0xf8>)
 80010bc:	f001 f964 	bl	8002388 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 80010c0:	2200      	movs	r2, #0
 80010c2:	2180      	movs	r1, #128	; 0x80
 80010c4:	4819      	ldr	r0, [pc, #100]	; (800112c <MX_GPIO_Init+0xfc>)
 80010c6:	f001 f95f 	bl	8002388 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80010ca:	2340      	movs	r3, #64	; 0x40
 80010cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010ce:	2301      	movs	r3, #1
 80010d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d2:	2300      	movs	r3, #0
 80010d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010d6:	2300      	movs	r3, #0
 80010d8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010da:	f107 0314 	add.w	r3, r7, #20
 80010de:	4619      	mov	r1, r3
 80010e0:	4811      	ldr	r0, [pc, #68]	; (8001128 <MX_GPIO_Init+0xf8>)
 80010e2:	f000 ffa5 	bl	8002030 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 80010e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80010ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010ec:	2300      	movs	r3, #0
 80010ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010f0:	2301      	movs	r3, #1
 80010f2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010f4:	f107 0314 	add.w	r3, r7, #20
 80010f8:	4619      	mov	r1, r3
 80010fa:	480d      	ldr	r0, [pc, #52]	; (8001130 <MX_GPIO_Init+0x100>)
 80010fc:	f000 ff98 	bl	8002030 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001100:	2380      	movs	r3, #128	; 0x80
 8001102:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001104:	2301      	movs	r3, #1
 8001106:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001108:	2300      	movs	r3, #0
 800110a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800110c:	2300      	movs	r3, #0
 800110e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001110:	f107 0314 	add.w	r3, r7, #20
 8001114:	4619      	mov	r1, r3
 8001116:	4805      	ldr	r0, [pc, #20]	; (800112c <MX_GPIO_Init+0xfc>)
 8001118:	f000 ff8a 	bl	8002030 <HAL_GPIO_Init>

}
 800111c:	bf00      	nop
 800111e:	3728      	adds	r7, #40	; 0x28
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}
 8001124:	40023800 	.word	0x40023800
 8001128:	40020000 	.word	0x40020000
 800112c:	40020800 	.word	0x40020800
 8001130:	40020400 	.word	0x40020400

08001134 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001138:	4b12      	ldr	r3, [pc, #72]	; (8001184 <MX_I2C1_Init+0x50>)
 800113a:	4a13      	ldr	r2, [pc, #76]	; (8001188 <MX_I2C1_Init+0x54>)
 800113c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800113e:	4b11      	ldr	r3, [pc, #68]	; (8001184 <MX_I2C1_Init+0x50>)
 8001140:	4a12      	ldr	r2, [pc, #72]	; (800118c <MX_I2C1_Init+0x58>)
 8001142:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001144:	4b0f      	ldr	r3, [pc, #60]	; (8001184 <MX_I2C1_Init+0x50>)
 8001146:	2200      	movs	r2, #0
 8001148:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 120;
 800114a:	4b0e      	ldr	r3, [pc, #56]	; (8001184 <MX_I2C1_Init+0x50>)
 800114c:	2278      	movs	r2, #120	; 0x78
 800114e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001150:	4b0c      	ldr	r3, [pc, #48]	; (8001184 <MX_I2C1_Init+0x50>)
 8001152:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001156:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001158:	4b0a      	ldr	r3, [pc, #40]	; (8001184 <MX_I2C1_Init+0x50>)
 800115a:	2200      	movs	r2, #0
 800115c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800115e:	4b09      	ldr	r3, [pc, #36]	; (8001184 <MX_I2C1_Init+0x50>)
 8001160:	2200      	movs	r2, #0
 8001162:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001164:	4b07      	ldr	r3, [pc, #28]	; (8001184 <MX_I2C1_Init+0x50>)
 8001166:	2200      	movs	r2, #0
 8001168:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800116a:	4b06      	ldr	r3, [pc, #24]	; (8001184 <MX_I2C1_Init+0x50>)
 800116c:	2200      	movs	r2, #0
 800116e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001170:	4804      	ldr	r0, [pc, #16]	; (8001184 <MX_I2C1_Init+0x50>)
 8001172:	f001 f923 	bl	80023bc <HAL_I2C_Init>
 8001176:	4603      	mov	r3, r0
 8001178:	2b00      	cmp	r3, #0
 800117a:	d001      	beq.n	8001180 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800117c:	f000 fc14 	bl	80019a8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001180:	bf00      	nop
 8001182:	bd80      	pop	{r7, pc}
 8001184:	200001f8 	.word	0x200001f8
 8001188:	40005400 	.word	0x40005400
 800118c:	000186a0 	.word	0x000186a0

08001190 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b08a      	sub	sp, #40	; 0x28
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001198:	f107 0314 	add.w	r3, r7, #20
 800119c:	2200      	movs	r2, #0
 800119e:	601a      	str	r2, [r3, #0]
 80011a0:	605a      	str	r2, [r3, #4]
 80011a2:	609a      	str	r2, [r3, #8]
 80011a4:	60da      	str	r2, [r3, #12]
 80011a6:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	4a19      	ldr	r2, [pc, #100]	; (8001214 <HAL_I2C_MspInit+0x84>)
 80011ae:	4293      	cmp	r3, r2
 80011b0:	d12c      	bne.n	800120c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011b2:	2300      	movs	r3, #0
 80011b4:	613b      	str	r3, [r7, #16]
 80011b6:	4b18      	ldr	r3, [pc, #96]	; (8001218 <HAL_I2C_MspInit+0x88>)
 80011b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ba:	4a17      	ldr	r2, [pc, #92]	; (8001218 <HAL_I2C_MspInit+0x88>)
 80011bc:	f043 0302 	orr.w	r3, r3, #2
 80011c0:	6313      	str	r3, [r2, #48]	; 0x30
 80011c2:	4b15      	ldr	r3, [pc, #84]	; (8001218 <HAL_I2C_MspInit+0x88>)
 80011c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011c6:	f003 0302 	and.w	r3, r3, #2
 80011ca:	613b      	str	r3, [r7, #16]
 80011cc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80011ce:	f44f 7340 	mov.w	r3, #768	; 0x300
 80011d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80011d4:	2312      	movs	r3, #18
 80011d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d8:	2300      	movs	r3, #0
 80011da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011dc:	2303      	movs	r3, #3
 80011de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80011e0:	2304      	movs	r3, #4
 80011e2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011e4:	f107 0314 	add.w	r3, r7, #20
 80011e8:	4619      	mov	r1, r3
 80011ea:	480c      	ldr	r0, [pc, #48]	; (800121c <HAL_I2C_MspInit+0x8c>)
 80011ec:	f000 ff20 	bl	8002030 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80011f0:	2300      	movs	r3, #0
 80011f2:	60fb      	str	r3, [r7, #12]
 80011f4:	4b08      	ldr	r3, [pc, #32]	; (8001218 <HAL_I2C_MspInit+0x88>)
 80011f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011f8:	4a07      	ldr	r2, [pc, #28]	; (8001218 <HAL_I2C_MspInit+0x88>)
 80011fa:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80011fe:	6413      	str	r3, [r2, #64]	; 0x40
 8001200:	4b05      	ldr	r3, [pc, #20]	; (8001218 <HAL_I2C_MspInit+0x88>)
 8001202:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001204:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001208:	60fb      	str	r3, [r7, #12]
 800120a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800120c:	bf00      	nop
 800120e:	3728      	adds	r7, #40	; 0x28
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}
 8001214:	40005400 	.word	0x40005400
 8001218:	40023800 	.word	0x40023800
 800121c:	40020400 	.word	0x40020400

08001220 <SSD1306_Init>:

/* Private variable */
static SSD1306_t SSD1306;


uint8_t SSD1306_Init(void) {
 8001220:	b580      	push	{r7, lr}
 8001222:	b082      	sub	sp, #8
 8001224:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 8001226:	f000 fa23 	bl	8001670 <ssd1306_I2C_Init>

	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(SSD1306_I2C, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 800122a:	f644 6320 	movw	r3, #20000	; 0x4e20
 800122e:	2201      	movs	r2, #1
 8001230:	213c      	movs	r1, #60	; 0x3c
 8001232:	4858      	ldr	r0, [pc, #352]	; (8001394 <SSD1306_Init+0x174>)
 8001234:	f001 fb04 	bl	8002840 <HAL_I2C_IsDeviceReady>
 8001238:	4603      	mov	r3, r0
 800123a:	2b00      	cmp	r3, #0
 800123c:	d001      	beq.n	8001242 <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 800123e:	2300      	movs	r3, #0
 8001240:	e0a4      	b.n	800138c <SSD1306_Init+0x16c>
	}

	/* A little delay */
	uint32_t p = 2500;
 8001242:	f640 13c4 	movw	r3, #2500	; 0x9c4
 8001246:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001248:	e002      	b.n	8001250 <SSD1306_Init+0x30>
		p--;
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	3b01      	subs	r3, #1
 800124e:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	2b00      	cmp	r3, #0
 8001254:	d1f9      	bne.n	800124a <SSD1306_Init+0x2a>

	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 8001256:	22ae      	movs	r2, #174	; 0xae
 8001258:	2100      	movs	r1, #0
 800125a:	203c      	movs	r0, #60	; 0x3c
 800125c:	f000 fa84 	bl	8001768 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode
 8001260:	2220      	movs	r2, #32
 8001262:	2100      	movs	r1, #0
 8001264:	203c      	movs	r0, #60	; 0x3c
 8001266:	f000 fa7f 	bl	8001768 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 800126a:	2210      	movs	r2, #16
 800126c:	2100      	movs	r1, #0
 800126e:	203c      	movs	r0, #60	; 0x3c
 8001270:	f000 fa7a 	bl	8001768 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001274:	22b0      	movs	r2, #176	; 0xb0
 8001276:	2100      	movs	r1, #0
 8001278:	203c      	movs	r0, #60	; 0x3c
 800127a:	f000 fa75 	bl	8001768 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 800127e:	22c8      	movs	r2, #200	; 0xc8
 8001280:	2100      	movs	r1, #0
 8001282:	203c      	movs	r0, #60	; 0x3c
 8001284:	f000 fa70 	bl	8001768 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8001288:	2200      	movs	r2, #0
 800128a:	2100      	movs	r1, #0
 800128c:	203c      	movs	r0, #60	; 0x3c
 800128e:	f000 fa6b 	bl	8001768 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 8001292:	2210      	movs	r2, #16
 8001294:	2100      	movs	r1, #0
 8001296:	203c      	movs	r0, #60	; 0x3c
 8001298:	f000 fa66 	bl	8001768 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 800129c:	2240      	movs	r2, #64	; 0x40
 800129e:	2100      	movs	r1, #0
 80012a0:	203c      	movs	r0, #60	; 0x3c
 80012a2:	f000 fa61 	bl	8001768 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 80012a6:	2281      	movs	r2, #129	; 0x81
 80012a8:	2100      	movs	r1, #0
 80012aa:	203c      	movs	r0, #60	; 0x3c
 80012ac:	f000 fa5c 	bl	8001768 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 80012b0:	22ff      	movs	r2, #255	; 0xff
 80012b2:	2100      	movs	r1, #0
 80012b4:	203c      	movs	r0, #60	; 0x3c
 80012b6:	f000 fa57 	bl	8001768 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 80012ba:	22a1      	movs	r2, #161	; 0xa1
 80012bc:	2100      	movs	r1, #0
 80012be:	203c      	movs	r0, #60	; 0x3c
 80012c0:	f000 fa52 	bl	8001768 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 80012c4:	22a6      	movs	r2, #166	; 0xa6
 80012c6:	2100      	movs	r1, #0
 80012c8:	203c      	movs	r0, #60	; 0x3c
 80012ca:	f000 fa4d 	bl	8001768 <ssd1306_I2C_Write>
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
	SSD1306_WRITECOMMAND(0xFF);
#else
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 80012ce:	22a8      	movs	r2, #168	; 0xa8
 80012d0:	2100      	movs	r1, #0
 80012d2:	203c      	movs	r0, #60	; 0x3c
 80012d4:	f000 fa48 	bl	8001768 <ssd1306_I2C_Write>
#endif

#if (SSD1306_HEIGHT == 32)
	SSD1306_WRITECOMMAND(0x1F); //
#elif (SSD1306_HEIGHT == 64)
	SSD1306_WRITECOMMAND(0x3F); //
 80012d8:	223f      	movs	r2, #63	; 0x3f
 80012da:	2100      	movs	r1, #0
 80012dc:	203c      	movs	r0, #60	; 0x3c
 80012de:	f000 fa43 	bl	8001768 <ssd1306_I2C_Write>
#elif (SSD1306_HEIGHT == 128)
	SSD1306_WRITECOMMAND(0x3F); // Seems to work for 128px high displays too.
#endif
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80012e2:	22a4      	movs	r2, #164	; 0xa4
 80012e4:	2100      	movs	r1, #0
 80012e6:	203c      	movs	r0, #60	; 0x3c
 80012e8:	f000 fa3e 	bl	8001768 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 80012ec:	22d3      	movs	r2, #211	; 0xd3
 80012ee:	2100      	movs	r1, #0
 80012f0:	203c      	movs	r0, #60	; 0x3c
 80012f2:	f000 fa39 	bl	8001768 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 80012f6:	2200      	movs	r2, #0
 80012f8:	2100      	movs	r1, #0
 80012fa:	203c      	movs	r0, #60	; 0x3c
 80012fc:	f000 fa34 	bl	8001768 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8001300:	22d5      	movs	r2, #213	; 0xd5
 8001302:	2100      	movs	r1, #0
 8001304:	203c      	movs	r0, #60	; 0x3c
 8001306:	f000 fa2f 	bl	8001768 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 800130a:	22f0      	movs	r2, #240	; 0xf0
 800130c:	2100      	movs	r1, #0
 800130e:	203c      	movs	r0, #60	; 0x3c
 8001310:	f000 fa2a 	bl	8001768 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8001314:	22d9      	movs	r2, #217	; 0xd9
 8001316:	2100      	movs	r1, #0
 8001318:	203c      	movs	r0, #60	; 0x3c
 800131a:	f000 fa25 	bl	8001768 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 800131e:	2222      	movs	r2, #34	; 0x22
 8001320:	2100      	movs	r1, #0
 8001322:	203c      	movs	r0, #60	; 0x3c
 8001324:	f000 fa20 	bl	8001768 <ssd1306_I2C_Write>

	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8001328:	22da      	movs	r2, #218	; 0xda
 800132a:	2100      	movs	r1, #0
 800132c:	203c      	movs	r0, #60	; 0x3c
 800132e:	f000 fa1b 	bl	8001768 <ssd1306_I2C_Write>
#if (SSD1306_HEIGHT == 32)
	SSD1306_WRITECOMMAND(0x02);
#elif (SSD1306_HEIGHT == 64)
	SSD1306_WRITECOMMAND(0x12);
 8001332:	2212      	movs	r2, #18
 8001334:	2100      	movs	r1, #0
 8001336:	203c      	movs	r0, #60	; 0x3c
 8001338:	f000 fa16 	bl	8001768 <ssd1306_I2C_Write>
#elif (SSD1306_HEIGHT == 128)
	SSD1306_WRITECOMMAND(0x12);
#endif

	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 800133c:	22db      	movs	r2, #219	; 0xdb
 800133e:	2100      	movs	r1, #0
 8001340:	203c      	movs	r0, #60	; 0x3c
 8001342:	f000 fa11 	bl	8001768 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 8001346:	2220      	movs	r2, #32
 8001348:	2100      	movs	r1, #0
 800134a:	203c      	movs	r0, #60	; 0x3c
 800134c:	f000 fa0c 	bl	8001768 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8001350:	228d      	movs	r2, #141	; 0x8d
 8001352:	2100      	movs	r1, #0
 8001354:	203c      	movs	r0, #60	; 0x3c
 8001356:	f000 fa07 	bl	8001768 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 800135a:	2214      	movs	r2, #20
 800135c:	2100      	movs	r1, #0
 800135e:	203c      	movs	r0, #60	; 0x3c
 8001360:	f000 fa02 	bl	8001768 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8001364:	22af      	movs	r2, #175	; 0xaf
 8001366:	2100      	movs	r1, #0
 8001368:	203c      	movs	r0, #60	; 0x3c
 800136a:	f000 f9fd 	bl	8001768 <ssd1306_I2C_Write>




	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 800136e:	2000      	movs	r0, #0
 8001370:	f000 f842 	bl	80013f8 <SSD1306_Fill>

	/* Update screen */
	SSD1306_UpdateScreen();
 8001374:	f000 f812 	bl	800139c <SSD1306_UpdateScreen>

	/* Set default values */
	SSD1306.CurrentX = 0;
 8001378:	4b07      	ldr	r3, [pc, #28]	; (8001398 <SSD1306_Init+0x178>)
 800137a:	2200      	movs	r2, #0
 800137c:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 800137e:	4b06      	ldr	r3, [pc, #24]	; (8001398 <SSD1306_Init+0x178>)
 8001380:	2200      	movs	r2, #0
 8001382:	805a      	strh	r2, [r3, #2]

	/* Initialized OK */
	SSD1306.Initialized = 1;
 8001384:	4b04      	ldr	r3, [pc, #16]	; (8001398 <SSD1306_Init+0x178>)
 8001386:	2201      	movs	r2, #1
 8001388:	715a      	strb	r2, [r3, #5]

	/* Return OK */
	return 1;
 800138a:	2301      	movs	r3, #1
}
 800138c:	4618      	mov	r0, r3
 800138e:	3708      	adds	r7, #8
 8001390:	46bd      	mov	sp, r7
 8001392:	bd80      	pop	{r7, pc}
 8001394:	200001f8 	.word	0x200001f8
 8001398:	2000064c 	.word	0x2000064c

0800139c <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 800139c:	b580      	push	{r7, lr}
 800139e:	b082      	sub	sp, #8
 80013a0:	af00      	add	r7, sp, #0
	uint8_t m;

	for (m = 0; m < 8; m++) {
 80013a2:	2300      	movs	r3, #0
 80013a4:	71fb      	strb	r3, [r7, #7]
 80013a6:	e01d      	b.n	80013e4 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 80013a8:	79fb      	ldrb	r3, [r7, #7]
 80013aa:	3b50      	subs	r3, #80	; 0x50
 80013ac:	b2db      	uxtb	r3, r3
 80013ae:	461a      	mov	r2, r3
 80013b0:	2100      	movs	r1, #0
 80013b2:	203c      	movs	r0, #60	; 0x3c
 80013b4:	f000 f9d8 	bl	8001768 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 80013b8:	2200      	movs	r2, #0
 80013ba:	2100      	movs	r1, #0
 80013bc:	203c      	movs	r0, #60	; 0x3c
 80013be:	f000 f9d3 	bl	8001768 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 80013c2:	2210      	movs	r2, #16
 80013c4:	2100      	movs	r1, #0
 80013c6:	203c      	movs	r0, #60	; 0x3c
 80013c8:	f000 f9ce 	bl	8001768 <ssd1306_I2C_Write>

		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 80013cc:	79fb      	ldrb	r3, [r7, #7]
 80013ce:	01db      	lsls	r3, r3, #7
 80013d0:	4a08      	ldr	r2, [pc, #32]	; (80013f4 <SSD1306_UpdateScreen+0x58>)
 80013d2:	441a      	add	r2, r3
 80013d4:	2380      	movs	r3, #128	; 0x80
 80013d6:	2140      	movs	r1, #64	; 0x40
 80013d8:	203c      	movs	r0, #60	; 0x3c
 80013da:	f000 f95f 	bl	800169c <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 80013de:	79fb      	ldrb	r3, [r7, #7]
 80013e0:	3301      	adds	r3, #1
 80013e2:	71fb      	strb	r3, [r7, #7]
 80013e4:	79fb      	ldrb	r3, [r7, #7]
 80013e6:	2b07      	cmp	r3, #7
 80013e8:	d9de      	bls.n	80013a8 <SSD1306_UpdateScreen+0xc>
	}
}
 80013ea:	bf00      	nop
 80013ec:	bf00      	nop
 80013ee:	3708      	adds	r7, #8
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bd80      	pop	{r7, pc}
 80013f4:	2000024c 	.word	0x2000024c

080013f8 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b082      	sub	sp, #8
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	4603      	mov	r3, r0
 8001400:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8001402:	79fb      	ldrb	r3, [r7, #7]
 8001404:	2b00      	cmp	r3, #0
 8001406:	d101      	bne.n	800140c <SSD1306_Fill+0x14>
 8001408:	2300      	movs	r3, #0
 800140a:	e000      	b.n	800140e <SSD1306_Fill+0x16>
 800140c:	23ff      	movs	r3, #255	; 0xff
 800140e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001412:	4619      	mov	r1, r3
 8001414:	4803      	ldr	r0, [pc, #12]	; (8001424 <SSD1306_Fill+0x2c>)
 8001416:	f003 fd90 	bl	8004f3a <memset>
}
 800141a:	bf00      	nop
 800141c:	3708      	adds	r7, #8
 800141e:	46bd      	mov	sp, r7
 8001420:	bd80      	pop	{r7, pc}
 8001422:	bf00      	nop
 8001424:	2000024c 	.word	0x2000024c

08001428 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8001428:	b480      	push	{r7}
 800142a:	b083      	sub	sp, #12
 800142c:	af00      	add	r7, sp, #0
 800142e:	4603      	mov	r3, r0
 8001430:	80fb      	strh	r3, [r7, #6]
 8001432:	460b      	mov	r3, r1
 8001434:	80bb      	strh	r3, [r7, #4]
 8001436:	4613      	mov	r3, r2
 8001438:	70fb      	strb	r3, [r7, #3]
	if (
 800143a:	88fb      	ldrh	r3, [r7, #6]
 800143c:	2b7f      	cmp	r3, #127	; 0x7f
 800143e:	d848      	bhi.n	80014d2 <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 8001440:	88bb      	ldrh	r3, [r7, #4]
 8001442:	2b3f      	cmp	r3, #63	; 0x3f
 8001444:	d845      	bhi.n	80014d2 <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}

	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 8001446:	4b26      	ldr	r3, [pc, #152]	; (80014e0 <SSD1306_DrawPixel+0xb8>)
 8001448:	791b      	ldrb	r3, [r3, #4]
 800144a:	2b00      	cmp	r3, #0
 800144c:	d006      	beq.n	800145c <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 800144e:	78fb      	ldrb	r3, [r7, #3]
 8001450:	2b00      	cmp	r3, #0
 8001452:	bf0c      	ite	eq
 8001454:	2301      	moveq	r3, #1
 8001456:	2300      	movne	r3, #0
 8001458:	b2db      	uxtb	r3, r3
 800145a:	70fb      	strb	r3, [r7, #3]
	}

	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 800145c:	78fb      	ldrb	r3, [r7, #3]
 800145e:	2b01      	cmp	r3, #1
 8001460:	d11a      	bne.n	8001498 <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001462:	88fa      	ldrh	r2, [r7, #6]
 8001464:	88bb      	ldrh	r3, [r7, #4]
 8001466:	08db      	lsrs	r3, r3, #3
 8001468:	b298      	uxth	r0, r3
 800146a:	4603      	mov	r3, r0
 800146c:	01db      	lsls	r3, r3, #7
 800146e:	4413      	add	r3, r2
 8001470:	4a1c      	ldr	r2, [pc, #112]	; (80014e4 <SSD1306_DrawPixel+0xbc>)
 8001472:	5cd3      	ldrb	r3, [r2, r3]
 8001474:	b25a      	sxtb	r2, r3
 8001476:	88bb      	ldrh	r3, [r7, #4]
 8001478:	f003 0307 	and.w	r3, r3, #7
 800147c:	2101      	movs	r1, #1
 800147e:	fa01 f303 	lsl.w	r3, r1, r3
 8001482:	b25b      	sxtb	r3, r3
 8001484:	4313      	orrs	r3, r2
 8001486:	b259      	sxtb	r1, r3
 8001488:	88fa      	ldrh	r2, [r7, #6]
 800148a:	4603      	mov	r3, r0
 800148c:	01db      	lsls	r3, r3, #7
 800148e:	4413      	add	r3, r2
 8001490:	b2c9      	uxtb	r1, r1
 8001492:	4a14      	ldr	r2, [pc, #80]	; (80014e4 <SSD1306_DrawPixel+0xbc>)
 8001494:	54d1      	strb	r1, [r2, r3]
 8001496:	e01d      	b.n	80014d4 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001498:	88fa      	ldrh	r2, [r7, #6]
 800149a:	88bb      	ldrh	r3, [r7, #4]
 800149c:	08db      	lsrs	r3, r3, #3
 800149e:	b298      	uxth	r0, r3
 80014a0:	4603      	mov	r3, r0
 80014a2:	01db      	lsls	r3, r3, #7
 80014a4:	4413      	add	r3, r2
 80014a6:	4a0f      	ldr	r2, [pc, #60]	; (80014e4 <SSD1306_DrawPixel+0xbc>)
 80014a8:	5cd3      	ldrb	r3, [r2, r3]
 80014aa:	b25a      	sxtb	r2, r3
 80014ac:	88bb      	ldrh	r3, [r7, #4]
 80014ae:	f003 0307 	and.w	r3, r3, #7
 80014b2:	2101      	movs	r1, #1
 80014b4:	fa01 f303 	lsl.w	r3, r1, r3
 80014b8:	b25b      	sxtb	r3, r3
 80014ba:	43db      	mvns	r3, r3
 80014bc:	b25b      	sxtb	r3, r3
 80014be:	4013      	ands	r3, r2
 80014c0:	b259      	sxtb	r1, r3
 80014c2:	88fa      	ldrh	r2, [r7, #6]
 80014c4:	4603      	mov	r3, r0
 80014c6:	01db      	lsls	r3, r3, #7
 80014c8:	4413      	add	r3, r2
 80014ca:	b2c9      	uxtb	r1, r1
 80014cc:	4a05      	ldr	r2, [pc, #20]	; (80014e4 <SSD1306_DrawPixel+0xbc>)
 80014ce:	54d1      	strb	r1, [r2, r3]
 80014d0:	e000      	b.n	80014d4 <SSD1306_DrawPixel+0xac>
		return;
 80014d2:	bf00      	nop
	}
}
 80014d4:	370c      	adds	r7, #12
 80014d6:	46bd      	mov	sp, r7
 80014d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014dc:	4770      	bx	lr
 80014de:	bf00      	nop
 80014e0:	2000064c 	.word	0x2000064c
 80014e4:	2000024c 	.word	0x2000024c

080014e8 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 80014e8:	b480      	push	{r7}
 80014ea:	b083      	sub	sp, #12
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	4603      	mov	r3, r0
 80014f0:	460a      	mov	r2, r1
 80014f2:	80fb      	strh	r3, [r7, #6]
 80014f4:	4613      	mov	r3, r2
 80014f6:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 80014f8:	4a05      	ldr	r2, [pc, #20]	; (8001510 <SSD1306_GotoXY+0x28>)
 80014fa:	88fb      	ldrh	r3, [r7, #6]
 80014fc:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 80014fe:	4a04      	ldr	r2, [pc, #16]	; (8001510 <SSD1306_GotoXY+0x28>)
 8001500:	88bb      	ldrh	r3, [r7, #4]
 8001502:	8053      	strh	r3, [r2, #2]
}
 8001504:	bf00      	nop
 8001506:	370c      	adds	r7, #12
 8001508:	46bd      	mov	sp, r7
 800150a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150e:	4770      	bx	lr
 8001510:	2000064c 	.word	0x2000064c

08001514 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8001514:	b580      	push	{r7, lr}
 8001516:	b086      	sub	sp, #24
 8001518:	af00      	add	r7, sp, #0
 800151a:	4603      	mov	r3, r0
 800151c:	6039      	str	r1, [r7, #0]
 800151e:	71fb      	strb	r3, [r7, #7]
 8001520:	4613      	mov	r3, r2
 8001522:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;

	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8001524:	4b3a      	ldr	r3, [pc, #232]	; (8001610 <SSD1306_Putc+0xfc>)
 8001526:	881b      	ldrh	r3, [r3, #0]
 8001528:	461a      	mov	r2, r3
 800152a:	683b      	ldr	r3, [r7, #0]
 800152c:	781b      	ldrb	r3, [r3, #0]
 800152e:	4413      	add	r3, r2
	if (
 8001530:	2b7f      	cmp	r3, #127	; 0x7f
 8001532:	dc07      	bgt.n	8001544 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8001534:	4b36      	ldr	r3, [pc, #216]	; (8001610 <SSD1306_Putc+0xfc>)
 8001536:	885b      	ldrh	r3, [r3, #2]
 8001538:	461a      	mov	r2, r3
 800153a:	683b      	ldr	r3, [r7, #0]
 800153c:	785b      	ldrb	r3, [r3, #1]
 800153e:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8001540:	2b3f      	cmp	r3, #63	; 0x3f
 8001542:	dd01      	ble.n	8001548 <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 8001544:	2300      	movs	r3, #0
 8001546:	e05e      	b.n	8001606 <SSD1306_Putc+0xf2>
	}

	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8001548:	2300      	movs	r3, #0
 800154a:	617b      	str	r3, [r7, #20]
 800154c:	e04b      	b.n	80015e6 <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 800154e:	683b      	ldr	r3, [r7, #0]
 8001550:	685a      	ldr	r2, [r3, #4]
 8001552:	79fb      	ldrb	r3, [r7, #7]
 8001554:	3b20      	subs	r3, #32
 8001556:	6839      	ldr	r1, [r7, #0]
 8001558:	7849      	ldrb	r1, [r1, #1]
 800155a:	fb01 f303 	mul.w	r3, r1, r3
 800155e:	4619      	mov	r1, r3
 8001560:	697b      	ldr	r3, [r7, #20]
 8001562:	440b      	add	r3, r1
 8001564:	005b      	lsls	r3, r3, #1
 8001566:	4413      	add	r3, r2
 8001568:	881b      	ldrh	r3, [r3, #0]
 800156a:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 800156c:	2300      	movs	r3, #0
 800156e:	613b      	str	r3, [r7, #16]
 8001570:	e030      	b.n	80015d4 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 8001572:	68fa      	ldr	r2, [r7, #12]
 8001574:	693b      	ldr	r3, [r7, #16]
 8001576:	fa02 f303 	lsl.w	r3, r2, r3
 800157a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800157e:	2b00      	cmp	r3, #0
 8001580:	d010      	beq.n	80015a4 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8001582:	4b23      	ldr	r3, [pc, #140]	; (8001610 <SSD1306_Putc+0xfc>)
 8001584:	881a      	ldrh	r2, [r3, #0]
 8001586:	693b      	ldr	r3, [r7, #16]
 8001588:	b29b      	uxth	r3, r3
 800158a:	4413      	add	r3, r2
 800158c:	b298      	uxth	r0, r3
 800158e:	4b20      	ldr	r3, [pc, #128]	; (8001610 <SSD1306_Putc+0xfc>)
 8001590:	885a      	ldrh	r2, [r3, #2]
 8001592:	697b      	ldr	r3, [r7, #20]
 8001594:	b29b      	uxth	r3, r3
 8001596:	4413      	add	r3, r2
 8001598:	b29b      	uxth	r3, r3
 800159a:	79ba      	ldrb	r2, [r7, #6]
 800159c:	4619      	mov	r1, r3
 800159e:	f7ff ff43 	bl	8001428 <SSD1306_DrawPixel>
 80015a2:	e014      	b.n	80015ce <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 80015a4:	4b1a      	ldr	r3, [pc, #104]	; (8001610 <SSD1306_Putc+0xfc>)
 80015a6:	881a      	ldrh	r2, [r3, #0]
 80015a8:	693b      	ldr	r3, [r7, #16]
 80015aa:	b29b      	uxth	r3, r3
 80015ac:	4413      	add	r3, r2
 80015ae:	b298      	uxth	r0, r3
 80015b0:	4b17      	ldr	r3, [pc, #92]	; (8001610 <SSD1306_Putc+0xfc>)
 80015b2:	885a      	ldrh	r2, [r3, #2]
 80015b4:	697b      	ldr	r3, [r7, #20]
 80015b6:	b29b      	uxth	r3, r3
 80015b8:	4413      	add	r3, r2
 80015ba:	b299      	uxth	r1, r3
 80015bc:	79bb      	ldrb	r3, [r7, #6]
 80015be:	2b00      	cmp	r3, #0
 80015c0:	bf0c      	ite	eq
 80015c2:	2301      	moveq	r3, #1
 80015c4:	2300      	movne	r3, #0
 80015c6:	b2db      	uxtb	r3, r3
 80015c8:	461a      	mov	r2, r3
 80015ca:	f7ff ff2d 	bl	8001428 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 80015ce:	693b      	ldr	r3, [r7, #16]
 80015d0:	3301      	adds	r3, #1
 80015d2:	613b      	str	r3, [r7, #16]
 80015d4:	683b      	ldr	r3, [r7, #0]
 80015d6:	781b      	ldrb	r3, [r3, #0]
 80015d8:	461a      	mov	r2, r3
 80015da:	693b      	ldr	r3, [r7, #16]
 80015dc:	4293      	cmp	r3, r2
 80015de:	d3c8      	bcc.n	8001572 <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 80015e0:	697b      	ldr	r3, [r7, #20]
 80015e2:	3301      	adds	r3, #1
 80015e4:	617b      	str	r3, [r7, #20]
 80015e6:	683b      	ldr	r3, [r7, #0]
 80015e8:	785b      	ldrb	r3, [r3, #1]
 80015ea:	461a      	mov	r2, r3
 80015ec:	697b      	ldr	r3, [r7, #20]
 80015ee:	4293      	cmp	r3, r2
 80015f0:	d3ad      	bcc.n	800154e <SSD1306_Putc+0x3a>
			}
		}
	}

	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 80015f2:	4b07      	ldr	r3, [pc, #28]	; (8001610 <SSD1306_Putc+0xfc>)
 80015f4:	881a      	ldrh	r2, [r3, #0]
 80015f6:	683b      	ldr	r3, [r7, #0]
 80015f8:	781b      	ldrb	r3, [r3, #0]
 80015fa:	b29b      	uxth	r3, r3
 80015fc:	4413      	add	r3, r2
 80015fe:	b29a      	uxth	r2, r3
 8001600:	4b03      	ldr	r3, [pc, #12]	; (8001610 <SSD1306_Putc+0xfc>)
 8001602:	801a      	strh	r2, [r3, #0]

	/* Return character written */
	return ch;
 8001604:	79fb      	ldrb	r3, [r7, #7]
}
 8001606:	4618      	mov	r0, r3
 8001608:	3718      	adds	r7, #24
 800160a:	46bd      	mov	sp, r7
 800160c:	bd80      	pop	{r7, pc}
 800160e:	bf00      	nop
 8001610:	2000064c 	.word	0x2000064c

08001614 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8001614:	b580      	push	{r7, lr}
 8001616:	b084      	sub	sp, #16
 8001618:	af00      	add	r7, sp, #0
 800161a:	60f8      	str	r0, [r7, #12]
 800161c:	60b9      	str	r1, [r7, #8]
 800161e:	4613      	mov	r3, r2
 8001620:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 8001622:	e012      	b.n	800164a <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	781b      	ldrb	r3, [r3, #0]
 8001628:	79fa      	ldrb	r2, [r7, #7]
 800162a:	68b9      	ldr	r1, [r7, #8]
 800162c:	4618      	mov	r0, r3
 800162e:	f7ff ff71 	bl	8001514 <SSD1306_Putc>
 8001632:	4603      	mov	r3, r0
 8001634:	461a      	mov	r2, r3
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	781b      	ldrb	r3, [r3, #0]
 800163a:	429a      	cmp	r2, r3
 800163c:	d002      	beq.n	8001644 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	781b      	ldrb	r3, [r3, #0]
 8001642:	e008      	b.n	8001656 <SSD1306_Puts+0x42>
		}

		/* Increase string pointer */
		str++;
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	3301      	adds	r3, #1
 8001648:	60fb      	str	r3, [r7, #12]
	while (*str) {
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	781b      	ldrb	r3, [r3, #0]
 800164e:	2b00      	cmp	r3, #0
 8001650:	d1e8      	bne.n	8001624 <SSD1306_Puts+0x10>
	}

	/* Everything OK, zero should be returned */
	return *str;
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	781b      	ldrb	r3, [r3, #0]
}
 8001656:	4618      	mov	r0, r3
 8001658:	3710      	adds	r7, #16
 800165a:	46bd      	mov	sp, r7
 800165c:	bd80      	pop	{r7, pc}

0800165e <SSD1306_Clear>:
        }
    }
}

void SSD1306_Clear (void)
{
 800165e:	b580      	push	{r7, lr}
 8001660:	af00      	add	r7, sp, #0
	SSD1306_Fill (0);
 8001662:	2000      	movs	r0, #0
 8001664:	f7ff fec8 	bl	80013f8 <SSD1306_Fill>
    SSD1306_UpdateScreen();
 8001668:	f7ff fe98 	bl	800139c <SSD1306_UpdateScreen>
}
 800166c:	bf00      	nop
 800166e:	bd80      	pop	{r7, pc}

08001670 <ssd1306_I2C_Init>:
	SSD1306_WRITECOMMAND(0xAE);
}



void ssd1306_I2C_Init() {
 8001670:	b480      	push	{r7}
 8001672:	b083      	sub	sp, #12
 8001674:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 8001676:	4b08      	ldr	r3, [pc, #32]	; (8001698 <ssd1306_I2C_Init+0x28>)
 8001678:	607b      	str	r3, [r7, #4]
	while(p>0)
 800167a:	e002      	b.n	8001682 <ssd1306_I2C_Init+0x12>
		p--;
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	3b01      	subs	r3, #1
 8001680:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	2b00      	cmp	r3, #0
 8001686:	d1f9      	bne.n	800167c <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 8001688:	bf00      	nop
 800168a:	bf00      	nop
 800168c:	370c      	adds	r7, #12
 800168e:	46bd      	mov	sp, r7
 8001690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001694:	4770      	bx	lr
 8001696:	bf00      	nop
 8001698:	0003d090 	.word	0x0003d090

0800169c <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 800169c:	b590      	push	{r4, r7, lr}
 800169e:	b0c7      	sub	sp, #284	; 0x11c
 80016a0:	af02      	add	r7, sp, #8
 80016a2:	4604      	mov	r4, r0
 80016a4:	4608      	mov	r0, r1
 80016a6:	f507 7188 	add.w	r1, r7, #272	; 0x110
 80016aa:	f5a1 7188 	sub.w	r1, r1, #272	; 0x110
 80016ae:	600a      	str	r2, [r1, #0]
 80016b0:	4619      	mov	r1, r3
 80016b2:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80016b6:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 80016ba:	4622      	mov	r2, r4
 80016bc:	701a      	strb	r2, [r3, #0]
 80016be:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80016c2:	f5a3 7385 	sub.w	r3, r3, #266	; 0x10a
 80016c6:	4602      	mov	r2, r0
 80016c8:	701a      	strb	r2, [r3, #0]
 80016ca:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80016ce:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80016d2:	460a      	mov	r2, r1
 80016d4:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 80016d6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80016da:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80016de:	f507 7288 	add.w	r2, r7, #272	; 0x110
 80016e2:	f5a2 7285 	sub.w	r2, r2, #266	; 0x10a
 80016e6:	7812      	ldrb	r2, [r2, #0]
 80016e8:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 80016ea:	2300      	movs	r3, #0
 80016ec:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 80016f0:	e015      	b.n	800171e <ssd1306_I2C_WriteMulti+0x82>
dt[i+1] = data[i];
 80016f2:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 80016f6:	f507 7288 	add.w	r2, r7, #272	; 0x110
 80016fa:	f5a2 7288 	sub.w	r2, r2, #272	; 0x110
 80016fe:	6812      	ldr	r2, [r2, #0]
 8001700:	441a      	add	r2, r3
 8001702:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001706:	3301      	adds	r3, #1
 8001708:	7811      	ldrb	r1, [r2, #0]
 800170a:	f507 7288 	add.w	r2, r7, #272	; 0x110
 800170e:	f5a2 7282 	sub.w	r2, r2, #260	; 0x104
 8001712:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 8001714:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001718:	3301      	adds	r3, #1
 800171a:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 800171e:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001722:	b29b      	uxth	r3, r3
 8001724:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8001728:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 800172c:	8812      	ldrh	r2, [r2, #0]
 800172e:	429a      	cmp	r2, r3
 8001730:	d8df      	bhi.n	80016f2 <ssd1306_I2C_WriteMulti+0x56>
HAL_I2C_Master_Transmit(SSD1306_I2C, address, dt, count+1, 10);
 8001732:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8001736:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 800173a:	781b      	ldrb	r3, [r3, #0]
 800173c:	b299      	uxth	r1, r3
 800173e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8001742:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001746:	881b      	ldrh	r3, [r3, #0]
 8001748:	3301      	adds	r3, #1
 800174a:	b29b      	uxth	r3, r3
 800174c:	f107 020c 	add.w	r2, r7, #12
 8001750:	200a      	movs	r0, #10
 8001752:	9000      	str	r0, [sp, #0]
 8001754:	4803      	ldr	r0, [pc, #12]	; (8001764 <ssd1306_I2C_WriteMulti+0xc8>)
 8001756:	f000 ff75 	bl	8002644 <HAL_I2C_Master_Transmit>
}
 800175a:	bf00      	nop
 800175c:	f507 778a 	add.w	r7, r7, #276	; 0x114
 8001760:	46bd      	mov	sp, r7
 8001762:	bd90      	pop	{r4, r7, pc}
 8001764:	200001f8 	.word	0x200001f8

08001768 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8001768:	b580      	push	{r7, lr}
 800176a:	b086      	sub	sp, #24
 800176c:	af02      	add	r7, sp, #8
 800176e:	4603      	mov	r3, r0
 8001770:	71fb      	strb	r3, [r7, #7]
 8001772:	460b      	mov	r3, r1
 8001774:	71bb      	strb	r3, [r7, #6]
 8001776:	4613      	mov	r3, r2
 8001778:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 800177a:	79bb      	ldrb	r3, [r7, #6]
 800177c:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 800177e:	797b      	ldrb	r3, [r7, #5]
 8001780:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(SSD1306_I2C, address, dt, 2, 10);
 8001782:	79fb      	ldrb	r3, [r7, #7]
 8001784:	b299      	uxth	r1, r3
 8001786:	f107 020c 	add.w	r2, r7, #12
 800178a:	230a      	movs	r3, #10
 800178c:	9300      	str	r3, [sp, #0]
 800178e:	2302      	movs	r3, #2
 8001790:	4803      	ldr	r0, [pc, #12]	; (80017a0 <ssd1306_I2C_Write+0x38>)
 8001792:	f000 ff57 	bl	8002644 <HAL_I2C_Master_Transmit>
}
 8001796:	bf00      	nop
 8001798:	3710      	adds	r7, #16
 800179a:	46bd      	mov	sp, r7
 800179c:	bd80      	pop	{r7, pc}
 800179e:	bf00      	nop
 80017a0:	200001f8 	.word	0x200001f8

080017a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80017a8:	f000 fac6 	bl	8001d38 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80017ac:	f000 f89e 	bl	80018ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80017b0:	f7ff fc3e 	bl	8001030 <MX_GPIO_Init>
  MX_I2C1_Init();
 80017b4:	f7ff fcbe 	bl	8001134 <MX_I2C1_Init>
  MX_TIM2_Init();
 80017b8:	f000 fa26 	bl	8001c08 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  SSD1306_Init ();
 80017bc:	f7ff fd30 	bl	8001220 <SSD1306_Init>



        SSD1306_GotoXY(10, 10);
 80017c0:	210a      	movs	r1, #10
 80017c2:	200a      	movs	r0, #10
 80017c4:	f7ff fe90 	bl	80014e8 <SSD1306_GotoXY>
        SSD1306_Puts("Press to ", &Font_11x18, 1);
 80017c8:	2201      	movs	r2, #1
 80017ca:	493d      	ldr	r1, [pc, #244]	; (80018c0 <main+0x11c>)
 80017cc:	483d      	ldr	r0, [pc, #244]	; (80018c4 <main+0x120>)
 80017ce:	f7ff ff21 	bl	8001614 <SSD1306_Puts>
        SSD1306_GotoXY (10, 30);
 80017d2:	211e      	movs	r1, #30
 80017d4:	200a      	movs	r0, #10
 80017d6:	f7ff fe87 	bl	80014e8 <SSD1306_GotoXY>
        SSD1306_Puts ("start", &Font_11x18, 1);
 80017da:	2201      	movs	r2, #1
 80017dc:	4938      	ldr	r1, [pc, #224]	; (80018c0 <main+0x11c>)
 80017de:	483a      	ldr	r0, [pc, #232]	; (80018c8 <main+0x124>)
 80017e0:	f7ff ff18 	bl	8001614 <SSD1306_Puts>
        SSD1306_UpdateScreen();
 80017e4:	f7ff fdda 	bl	800139c <SSD1306_UpdateScreen>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

                while (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_10) == GPIO_PIN_SET);
 80017e8:	bf00      	nop
 80017ea:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80017ee:	4837      	ldr	r0, [pc, #220]	; (80018cc <main+0x128>)
 80017f0:	f000 fdb2 	bl	8002358 <HAL_GPIO_ReadPin>
 80017f4:	4603      	mov	r3, r0
 80017f6:	2b01      	cmp	r3, #1
 80017f8:	d0f7      	beq.n	80017ea <main+0x46>

                SSD1306_Clear();
 80017fa:	f7ff ff30 	bl	800165e <SSD1306_Clear>
                              SSD1306_UpdateScreen();
 80017fe:	f7ff fdcd 	bl	800139c <SSD1306_UpdateScreen>



                HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_SET);
 8001802:	2201      	movs	r2, #1
 8001804:	2180      	movs	r1, #128	; 0x80
 8001806:	4832      	ldr	r0, [pc, #200]	; (80018d0 <main+0x12c>)
 8001808:	f000 fdbe 	bl	8002388 <HAL_GPIO_WritePin>
                HAL_Delay(2000);
 800180c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001810:	f000 fb04 	bl	8001e1c <HAL_Delay>
                HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 8001814:	2200      	movs	r2, #0
 8001816:	2180      	movs	r1, #128	; 0x80
 8001818:	482d      	ldr	r0, [pc, #180]	; (80018d0 <main+0x12c>)
 800181a:	f000 fdb5 	bl	8002388 <HAL_GPIO_WritePin>


                HAL_TIM_Base_Start(&htim2);
 800181e:	482d      	ldr	r0, [pc, #180]	; (80018d4 <main+0x130>)
 8001820:	f002 f8e4 	bl	80039ec <HAL_TIM_Base_Start>


                while (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_10) == GPIO_PIN_SET);
 8001824:	bf00      	nop
 8001826:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800182a:	4828      	ldr	r0, [pc, #160]	; (80018cc <main+0x128>)
 800182c:	f000 fd94 	bl	8002358 <HAL_GPIO_ReadPin>
 8001830:	4603      	mov	r3, r0
 8001832:	2b01      	cmp	r3, #1
 8001834:	d0f7      	beq.n	8001826 <main+0x82>


                reaction_time = __HAL_TIM_GET_COUNTER(&htim2);
 8001836:	4b27      	ldr	r3, [pc, #156]	; (80018d4 <main+0x130>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800183c:	4a26      	ldr	r2, [pc, #152]	; (80018d8 <main+0x134>)
 800183e:	6013      	str	r3, [r2, #0]
                HAL_TIM_Base_Stop(&htim2);
 8001840:	4824      	ldr	r0, [pc, #144]	; (80018d4 <main+0x130>)
 8001842:	f002 f93b 	bl	8003abc <HAL_TIM_Base_Stop>
                __HAL_TIM_SET_COUNTER(&htim2, 0);
 8001846:	4b23      	ldr	r3, [pc, #140]	; (80018d4 <main+0x130>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	2200      	movs	r2, #0
 800184c:	625a      	str	r2, [r3, #36]	; 0x24


                SSD1306_Clear();
 800184e:	f7ff ff06 	bl	800165e <SSD1306_Clear>
                SSD1306_GotoXY(10, 10);
 8001852:	210a      	movs	r1, #10
 8001854:	200a      	movs	r0, #10
 8001856:	f7ff fe47 	bl	80014e8 <SSD1306_GotoXY>
                sprintf(reaction_time_str, "Time: %lu ms", reaction_time);
 800185a:	4b1f      	ldr	r3, [pc, #124]	; (80018d8 <main+0x134>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	461a      	mov	r2, r3
 8001860:	491e      	ldr	r1, [pc, #120]	; (80018dc <main+0x138>)
 8001862:	481f      	ldr	r0, [pc, #124]	; (80018e0 <main+0x13c>)
 8001864:	f003 fb06 	bl	8004e74 <siprintf>
                SSD1306_Puts(reaction_time_str, &Font_11x18, 1);
 8001868:	2201      	movs	r2, #1
 800186a:	4915      	ldr	r1, [pc, #84]	; (80018c0 <main+0x11c>)
 800186c:	481c      	ldr	r0, [pc, #112]	; (80018e0 <main+0x13c>)
 800186e:	f7ff fed1 	bl	8001614 <SSD1306_Puts>
                SSD1306_GotoXY (10, 30);
 8001872:	211e      	movs	r1, #30
 8001874:	200a      	movs	r0, #10
 8001876:	f7ff fe37 	bl	80014e8 <SSD1306_GotoXY>
                 SSD1306_Puts ("ms", &Font_11x18, 1);
 800187a:	2201      	movs	r2, #1
 800187c:	4910      	ldr	r1, [pc, #64]	; (80018c0 <main+0x11c>)
 800187e:	4819      	ldr	r0, [pc, #100]	; (80018e4 <main+0x140>)
 8001880:	f7ff fec8 	bl	8001614 <SSD1306_Puts>
                SSD1306_UpdateScreen();
 8001884:	f7ff fd8a 	bl	800139c <SSD1306_UpdateScreen>


                HAL_Delay(2000);
 8001888:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800188c:	f000 fac6 	bl	8001e1c <HAL_Delay>


                SSD1306_Clear();
 8001890:	f7ff fee5 	bl	800165e <SSD1306_Clear>
                SSD1306_GotoXY(10, 10);
 8001894:	210a      	movs	r1, #10
 8001896:	200a      	movs	r0, #10
 8001898:	f7ff fe26 	bl	80014e8 <SSD1306_GotoXY>
                SSD1306_Puts("Press to", &Font_11x18, 1);
 800189c:	2201      	movs	r2, #1
 800189e:	4908      	ldr	r1, [pc, #32]	; (80018c0 <main+0x11c>)
 80018a0:	4811      	ldr	r0, [pc, #68]	; (80018e8 <main+0x144>)
 80018a2:	f7ff feb7 	bl	8001614 <SSD1306_Puts>
                SSD1306_GotoXY(10, 30);
 80018a6:	211e      	movs	r1, #30
 80018a8:	200a      	movs	r0, #10
 80018aa:	f7ff fe1d 	bl	80014e8 <SSD1306_GotoXY>
                SSD1306_Puts("start", &Font_11x18, 1);
 80018ae:	2201      	movs	r2, #1
 80018b0:	4903      	ldr	r1, [pc, #12]	; (80018c0 <main+0x11c>)
 80018b2:	4805      	ldr	r0, [pc, #20]	; (80018c8 <main+0x124>)
 80018b4:	f7ff feae 	bl	8001614 <SSD1306_Puts>
                SSD1306_UpdateScreen();
 80018b8:	f7ff fd70 	bl	800139c <SSD1306_UpdateScreen>
  {
 80018bc:	e794      	b.n	80017e8 <main+0x44>
 80018be:	bf00      	nop
 80018c0:	20000000 	.word	0x20000000
 80018c4:	080087c8 	.word	0x080087c8
 80018c8:	080087d4 	.word	0x080087d4
 80018cc:	40020400 	.word	0x40020400
 80018d0:	40020800 	.word	0x40020800
 80018d4:	20000668 	.word	0x20000668
 80018d8:	20000654 	.word	0x20000654
 80018dc:	080087dc 	.word	0x080087dc
 80018e0:	20000658 	.word	0x20000658
 80018e4:	080087ec 	.word	0x080087ec
 80018e8:	080087f0 	.word	0x080087f0

080018ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b094      	sub	sp, #80	; 0x50
 80018f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018f2:	f107 031c 	add.w	r3, r7, #28
 80018f6:	2234      	movs	r2, #52	; 0x34
 80018f8:	2100      	movs	r1, #0
 80018fa:	4618      	mov	r0, r3
 80018fc:	f003 fb1d 	bl	8004f3a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001900:	f107 0308 	add.w	r3, r7, #8
 8001904:	2200      	movs	r2, #0
 8001906:	601a      	str	r2, [r3, #0]
 8001908:	605a      	str	r2, [r3, #4]
 800190a:	609a      	str	r2, [r3, #8]
 800190c:	60da      	str	r2, [r3, #12]
 800190e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001910:	2300      	movs	r3, #0
 8001912:	607b      	str	r3, [r7, #4]
 8001914:	4b22      	ldr	r3, [pc, #136]	; (80019a0 <SystemClock_Config+0xb4>)
 8001916:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001918:	4a21      	ldr	r2, [pc, #132]	; (80019a0 <SystemClock_Config+0xb4>)
 800191a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800191e:	6413      	str	r3, [r2, #64]	; 0x40
 8001920:	4b1f      	ldr	r3, [pc, #124]	; (80019a0 <SystemClock_Config+0xb4>)
 8001922:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001924:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001928:	607b      	str	r3, [r7, #4]
 800192a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800192c:	2300      	movs	r3, #0
 800192e:	603b      	str	r3, [r7, #0]
 8001930:	4b1c      	ldr	r3, [pc, #112]	; (80019a4 <SystemClock_Config+0xb8>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001938:	4a1a      	ldr	r2, [pc, #104]	; (80019a4 <SystemClock_Config+0xb8>)
 800193a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800193e:	6013      	str	r3, [r2, #0]
 8001940:	4b18      	ldr	r3, [pc, #96]	; (80019a4 <SystemClock_Config+0xb8>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001948:	603b      	str	r3, [r7, #0]
 800194a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800194c:	2301      	movs	r3, #1
 800194e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001950:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001954:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001956:	2300      	movs	r3, #0
 8001958:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800195a:	f107 031c 	add.w	r3, r7, #28
 800195e:	4618      	mov	r0, r3
 8001960:	f001 fd56 	bl	8003410 <HAL_RCC_OscConfig>
 8001964:	4603      	mov	r3, r0
 8001966:	2b00      	cmp	r3, #0
 8001968:	d001      	beq.n	800196e <SystemClock_Config+0x82>
  {
    Error_Handler();
 800196a:	f000 f81d 	bl	80019a8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800196e:	230f      	movs	r3, #15
 8001970:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8001972:	2301      	movs	r3, #1
 8001974:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001976:	2300      	movs	r3, #0
 8001978:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800197a:	2300      	movs	r3, #0
 800197c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800197e:	2300      	movs	r3, #0
 8001980:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001982:	f107 0308 	add.w	r3, r7, #8
 8001986:	2100      	movs	r1, #0
 8001988:	4618      	mov	r0, r3
 800198a:	f001 fa91 	bl	8002eb0 <HAL_RCC_ClockConfig>
 800198e:	4603      	mov	r3, r0
 8001990:	2b00      	cmp	r3, #0
 8001992:	d001      	beq.n	8001998 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8001994:	f000 f808 	bl	80019a8 <Error_Handler>
  }
}
 8001998:	bf00      	nop
 800199a:	3750      	adds	r7, #80	; 0x50
 800199c:	46bd      	mov	sp, r7
 800199e:	bd80      	pop	{r7, pc}
 80019a0:	40023800 	.word	0x40023800
 80019a4:	40007000 	.word	0x40007000

080019a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019a8:	b480      	push	{r7}
 80019aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019ac:	b672      	cpsid	i
}
 80019ae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80019b0:	e7fe      	b.n	80019b0 <Error_Handler+0x8>
	...

080019b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019b4:	b480      	push	{r7}
 80019b6:	b083      	sub	sp, #12
 80019b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019ba:	2300      	movs	r3, #0
 80019bc:	607b      	str	r3, [r7, #4]
 80019be:	4b10      	ldr	r3, [pc, #64]	; (8001a00 <HAL_MspInit+0x4c>)
 80019c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019c2:	4a0f      	ldr	r2, [pc, #60]	; (8001a00 <HAL_MspInit+0x4c>)
 80019c4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80019c8:	6453      	str	r3, [r2, #68]	; 0x44
 80019ca:	4b0d      	ldr	r3, [pc, #52]	; (8001a00 <HAL_MspInit+0x4c>)
 80019cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019ce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80019d2:	607b      	str	r3, [r7, #4]
 80019d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019d6:	2300      	movs	r3, #0
 80019d8:	603b      	str	r3, [r7, #0]
 80019da:	4b09      	ldr	r3, [pc, #36]	; (8001a00 <HAL_MspInit+0x4c>)
 80019dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019de:	4a08      	ldr	r2, [pc, #32]	; (8001a00 <HAL_MspInit+0x4c>)
 80019e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019e4:	6413      	str	r3, [r2, #64]	; 0x40
 80019e6:	4b06      	ldr	r3, [pc, #24]	; (8001a00 <HAL_MspInit+0x4c>)
 80019e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019ee:	603b      	str	r3, [r7, #0]
 80019f0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019f2:	bf00      	nop
 80019f4:	370c      	adds	r7, #12
 80019f6:	46bd      	mov	sp, r7
 80019f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fc:	4770      	bx	lr
 80019fe:	bf00      	nop
 8001a00:	40023800 	.word	0x40023800

08001a04 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a04:	b480      	push	{r7}
 8001a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001a08:	e7fe      	b.n	8001a08 <NMI_Handler+0x4>

08001a0a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a0a:	b480      	push	{r7}
 8001a0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a0e:	e7fe      	b.n	8001a0e <HardFault_Handler+0x4>

08001a10 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a10:	b480      	push	{r7}
 8001a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a14:	e7fe      	b.n	8001a14 <MemManage_Handler+0x4>

08001a16 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a16:	b480      	push	{r7}
 8001a18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a1a:	e7fe      	b.n	8001a1a <BusFault_Handler+0x4>

08001a1c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a20:	e7fe      	b.n	8001a20 <UsageFault_Handler+0x4>

08001a22 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a22:	b480      	push	{r7}
 8001a24:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a26:	bf00      	nop
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2e:	4770      	bx	lr

08001a30 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a30:	b480      	push	{r7}
 8001a32:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a34:	bf00      	nop
 8001a36:	46bd      	mov	sp, r7
 8001a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3c:	4770      	bx	lr

08001a3e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a3e:	b480      	push	{r7}
 8001a40:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a42:	bf00      	nop
 8001a44:	46bd      	mov	sp, r7
 8001a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4a:	4770      	bx	lr

08001a4c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a50:	f000 f9c4 	bl	8001ddc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a54:	bf00      	nop
 8001a56:	bd80      	pop	{r7, pc}

08001a58 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	af00      	add	r7, sp, #0
  return 1;
 8001a5c:	2301      	movs	r3, #1
}
 8001a5e:	4618      	mov	r0, r3
 8001a60:	46bd      	mov	sp, r7
 8001a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a66:	4770      	bx	lr

08001a68 <_kill>:

int _kill(int pid, int sig)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b082      	sub	sp, #8
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
 8001a70:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001a72:	f003 fab5 	bl	8004fe0 <__errno>
 8001a76:	4603      	mov	r3, r0
 8001a78:	2216      	movs	r2, #22
 8001a7a:	601a      	str	r2, [r3, #0]
  return -1;
 8001a7c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a80:	4618      	mov	r0, r3
 8001a82:	3708      	adds	r7, #8
 8001a84:	46bd      	mov	sp, r7
 8001a86:	bd80      	pop	{r7, pc}

08001a88 <_exit>:

void _exit (int status)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b082      	sub	sp, #8
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001a90:	f04f 31ff 	mov.w	r1, #4294967295
 8001a94:	6878      	ldr	r0, [r7, #4]
 8001a96:	f7ff ffe7 	bl	8001a68 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001a9a:	e7fe      	b.n	8001a9a <_exit+0x12>

08001a9c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b086      	sub	sp, #24
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	60f8      	str	r0, [r7, #12]
 8001aa4:	60b9      	str	r1, [r7, #8]
 8001aa6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	617b      	str	r3, [r7, #20]
 8001aac:	e00a      	b.n	8001ac4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001aae:	f3af 8000 	nop.w
 8001ab2:	4601      	mov	r1, r0
 8001ab4:	68bb      	ldr	r3, [r7, #8]
 8001ab6:	1c5a      	adds	r2, r3, #1
 8001ab8:	60ba      	str	r2, [r7, #8]
 8001aba:	b2ca      	uxtb	r2, r1
 8001abc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001abe:	697b      	ldr	r3, [r7, #20]
 8001ac0:	3301      	adds	r3, #1
 8001ac2:	617b      	str	r3, [r7, #20]
 8001ac4:	697a      	ldr	r2, [r7, #20]
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	429a      	cmp	r2, r3
 8001aca:	dbf0      	blt.n	8001aae <_read+0x12>
  }

  return len;
 8001acc:	687b      	ldr	r3, [r7, #4]
}
 8001ace:	4618      	mov	r0, r3
 8001ad0:	3718      	adds	r7, #24
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}

08001ad6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001ad6:	b580      	push	{r7, lr}
 8001ad8:	b086      	sub	sp, #24
 8001ada:	af00      	add	r7, sp, #0
 8001adc:	60f8      	str	r0, [r7, #12]
 8001ade:	60b9      	str	r1, [r7, #8]
 8001ae0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	617b      	str	r3, [r7, #20]
 8001ae6:	e009      	b.n	8001afc <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001ae8:	68bb      	ldr	r3, [r7, #8]
 8001aea:	1c5a      	adds	r2, r3, #1
 8001aec:	60ba      	str	r2, [r7, #8]
 8001aee:	781b      	ldrb	r3, [r3, #0]
 8001af0:	4618      	mov	r0, r3
 8001af2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001af6:	697b      	ldr	r3, [r7, #20]
 8001af8:	3301      	adds	r3, #1
 8001afa:	617b      	str	r3, [r7, #20]
 8001afc:	697a      	ldr	r2, [r7, #20]
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	429a      	cmp	r2, r3
 8001b02:	dbf1      	blt.n	8001ae8 <_write+0x12>
  }
  return len;
 8001b04:	687b      	ldr	r3, [r7, #4]
}
 8001b06:	4618      	mov	r0, r3
 8001b08:	3718      	adds	r7, #24
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bd80      	pop	{r7, pc}

08001b0e <_close>:

int _close(int file)
{
 8001b0e:	b480      	push	{r7}
 8001b10:	b083      	sub	sp, #12
 8001b12:	af00      	add	r7, sp, #0
 8001b14:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001b16:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	370c      	adds	r7, #12
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b24:	4770      	bx	lr

08001b26 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b26:	b480      	push	{r7}
 8001b28:	b083      	sub	sp, #12
 8001b2a:	af00      	add	r7, sp, #0
 8001b2c:	6078      	str	r0, [r7, #4]
 8001b2e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001b36:	605a      	str	r2, [r3, #4]
  return 0;
 8001b38:	2300      	movs	r3, #0
}
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	370c      	adds	r7, #12
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b44:	4770      	bx	lr

08001b46 <_isatty>:

int _isatty(int file)
{
 8001b46:	b480      	push	{r7}
 8001b48:	b083      	sub	sp, #12
 8001b4a:	af00      	add	r7, sp, #0
 8001b4c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b4e:	2301      	movs	r3, #1
}
 8001b50:	4618      	mov	r0, r3
 8001b52:	370c      	adds	r7, #12
 8001b54:	46bd      	mov	sp, r7
 8001b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5a:	4770      	bx	lr

08001b5c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	b085      	sub	sp, #20
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	60f8      	str	r0, [r7, #12]
 8001b64:	60b9      	str	r1, [r7, #8]
 8001b66:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b68:	2300      	movs	r3, #0
}
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	3714      	adds	r7, #20
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b74:	4770      	bx	lr
	...

08001b78 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b086      	sub	sp, #24
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b80:	4a14      	ldr	r2, [pc, #80]	; (8001bd4 <_sbrk+0x5c>)
 8001b82:	4b15      	ldr	r3, [pc, #84]	; (8001bd8 <_sbrk+0x60>)
 8001b84:	1ad3      	subs	r3, r2, r3
 8001b86:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b88:	697b      	ldr	r3, [r7, #20]
 8001b8a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b8c:	4b13      	ldr	r3, [pc, #76]	; (8001bdc <_sbrk+0x64>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d102      	bne.n	8001b9a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b94:	4b11      	ldr	r3, [pc, #68]	; (8001bdc <_sbrk+0x64>)
 8001b96:	4a12      	ldr	r2, [pc, #72]	; (8001be0 <_sbrk+0x68>)
 8001b98:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b9a:	4b10      	ldr	r3, [pc, #64]	; (8001bdc <_sbrk+0x64>)
 8001b9c:	681a      	ldr	r2, [r3, #0]
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	4413      	add	r3, r2
 8001ba2:	693a      	ldr	r2, [r7, #16]
 8001ba4:	429a      	cmp	r2, r3
 8001ba6:	d207      	bcs.n	8001bb8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ba8:	f003 fa1a 	bl	8004fe0 <__errno>
 8001bac:	4603      	mov	r3, r0
 8001bae:	220c      	movs	r2, #12
 8001bb0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001bb2:	f04f 33ff 	mov.w	r3, #4294967295
 8001bb6:	e009      	b.n	8001bcc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001bb8:	4b08      	ldr	r3, [pc, #32]	; (8001bdc <_sbrk+0x64>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001bbe:	4b07      	ldr	r3, [pc, #28]	; (8001bdc <_sbrk+0x64>)
 8001bc0:	681a      	ldr	r2, [r3, #0]
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	4413      	add	r3, r2
 8001bc6:	4a05      	ldr	r2, [pc, #20]	; (8001bdc <_sbrk+0x64>)
 8001bc8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001bca:	68fb      	ldr	r3, [r7, #12]
}
 8001bcc:	4618      	mov	r0, r3
 8001bce:	3718      	adds	r7, #24
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	bd80      	pop	{r7, pc}
 8001bd4:	20020000 	.word	0x20020000
 8001bd8:	00000400 	.word	0x00000400
 8001bdc:	200006b0 	.word	0x200006b0
 8001be0:	20000808 	.word	0x20000808

08001be4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001be4:	b480      	push	{r7}
 8001be6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001be8:	4b06      	ldr	r3, [pc, #24]	; (8001c04 <SystemInit+0x20>)
 8001bea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001bee:	4a05      	ldr	r2, [pc, #20]	; (8001c04 <SystemInit+0x20>)
 8001bf0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001bf4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001bf8:	bf00      	nop
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c00:	4770      	bx	lr
 8001c02:	bf00      	nop
 8001c04:	e000ed00 	.word	0xe000ed00

08001c08 <MX_TIM2_Init>:



/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b086      	sub	sp, #24
 8001c0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c0e:	f107 0308 	add.w	r3, r7, #8
 8001c12:	2200      	movs	r2, #0
 8001c14:	601a      	str	r2, [r3, #0]
 8001c16:	605a      	str	r2, [r3, #4]
 8001c18:	609a      	str	r2, [r3, #8]
 8001c1a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c1c:	463b      	mov	r3, r7
 8001c1e:	2200      	movs	r2, #0
 8001c20:	601a      	str	r2, [r3, #0]
 8001c22:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001c24:	4b1e      	ldr	r3, [pc, #120]	; (8001ca0 <MX_TIM2_Init+0x98>)
 8001c26:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001c2a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 24999;
 8001c2c:	4b1c      	ldr	r3, [pc, #112]	; (8001ca0 <MX_TIM2_Init+0x98>)
 8001c2e:	f246 12a7 	movw	r2, #24999	; 0x61a7
 8001c32:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c34:	4b1a      	ldr	r3, [pc, #104]	; (8001ca0 <MX_TIM2_Init+0x98>)
 8001c36:	2200      	movs	r2, #0
 8001c38:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8001c3a:	4b19      	ldr	r3, [pc, #100]	; (8001ca0 <MX_TIM2_Init+0x98>)
 8001c3c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001c40:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c42:	4b17      	ldr	r3, [pc, #92]	; (8001ca0 <MX_TIM2_Init+0x98>)
 8001c44:	2200      	movs	r2, #0
 8001c46:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c48:	4b15      	ldr	r3, [pc, #84]	; (8001ca0 <MX_TIM2_Init+0x98>)
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001c4e:	4814      	ldr	r0, [pc, #80]	; (8001ca0 <MX_TIM2_Init+0x98>)
 8001c50:	f001 fe7c 	bl	800394c <HAL_TIM_Base_Init>
 8001c54:	4603      	mov	r3, r0
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d001      	beq.n	8001c5e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001c5a:	f7ff fea5 	bl	80019a8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c5e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c62:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001c64:	f107 0308 	add.w	r3, r7, #8
 8001c68:	4619      	mov	r1, r3
 8001c6a:	480d      	ldr	r0, [pc, #52]	; (8001ca0 <MX_TIM2_Init+0x98>)
 8001c6c:	f001 ff4d 	bl	8003b0a <HAL_TIM_ConfigClockSource>
 8001c70:	4603      	mov	r3, r0
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d001      	beq.n	8001c7a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001c76:	f7ff fe97 	bl	80019a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001c82:	463b      	mov	r3, r7
 8001c84:	4619      	mov	r1, r3
 8001c86:	4806      	ldr	r0, [pc, #24]	; (8001ca0 <MX_TIM2_Init+0x98>)
 8001c88:	f002 f940 	bl	8003f0c <HAL_TIMEx_MasterConfigSynchronization>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d001      	beq.n	8001c96 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001c92:	f7ff fe89 	bl	80019a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001c96:	bf00      	nop
 8001c98:	3718      	adds	r7, #24
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd80      	pop	{r7, pc}
 8001c9e:	bf00      	nop
 8001ca0:	20000668 	.word	0x20000668

08001ca4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	b085      	sub	sp, #20
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001cb4:	d10d      	bne.n	8001cd2 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	60fb      	str	r3, [r7, #12]
 8001cba:	4b09      	ldr	r3, [pc, #36]	; (8001ce0 <HAL_TIM_Base_MspInit+0x3c>)
 8001cbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cbe:	4a08      	ldr	r2, [pc, #32]	; (8001ce0 <HAL_TIM_Base_MspInit+0x3c>)
 8001cc0:	f043 0301 	orr.w	r3, r3, #1
 8001cc4:	6413      	str	r3, [r2, #64]	; 0x40
 8001cc6:	4b06      	ldr	r3, [pc, #24]	; (8001ce0 <HAL_TIM_Base_MspInit+0x3c>)
 8001cc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cca:	f003 0301 	and.w	r3, r3, #1
 8001cce:	60fb      	str	r3, [r7, #12]
 8001cd0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001cd2:	bf00      	nop
 8001cd4:	3714      	adds	r7, #20
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cdc:	4770      	bx	lr
 8001cde:	bf00      	nop
 8001ce0:	40023800 	.word	0x40023800

08001ce4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001ce4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001d1c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001ce8:	480d      	ldr	r0, [pc, #52]	; (8001d20 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001cea:	490e      	ldr	r1, [pc, #56]	; (8001d24 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001cec:	4a0e      	ldr	r2, [pc, #56]	; (8001d28 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001cee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001cf0:	e002      	b.n	8001cf8 <LoopCopyDataInit>

08001cf2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001cf2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001cf4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001cf6:	3304      	adds	r3, #4

08001cf8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001cf8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001cfa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001cfc:	d3f9      	bcc.n	8001cf2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001cfe:	4a0b      	ldr	r2, [pc, #44]	; (8001d2c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001d00:	4c0b      	ldr	r4, [pc, #44]	; (8001d30 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001d02:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d04:	e001      	b.n	8001d0a <LoopFillZerobss>

08001d06 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d06:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d08:	3204      	adds	r2, #4

08001d0a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d0a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d0c:	d3fb      	bcc.n	8001d06 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001d0e:	f7ff ff69 	bl	8001be4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001d12:	f003 f96b 	bl	8004fec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d16:	f7ff fd45 	bl	80017a4 <main>
  bx  lr    
 8001d1a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001d1c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001d20:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d24:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001d28:	080099a8 	.word	0x080099a8
  ldr r2, =_sbss
 8001d2c:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001d30:	20000804 	.word	0x20000804

08001d34 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d34:	e7fe      	b.n	8001d34 <ADC_IRQHandler>
	...

08001d38 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001d3c:	4b0e      	ldr	r3, [pc, #56]	; (8001d78 <HAL_Init+0x40>)
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	4a0d      	ldr	r2, [pc, #52]	; (8001d78 <HAL_Init+0x40>)
 8001d42:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001d46:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001d48:	4b0b      	ldr	r3, [pc, #44]	; (8001d78 <HAL_Init+0x40>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	4a0a      	ldr	r2, [pc, #40]	; (8001d78 <HAL_Init+0x40>)
 8001d4e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001d52:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d54:	4b08      	ldr	r3, [pc, #32]	; (8001d78 <HAL_Init+0x40>)
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4a07      	ldr	r2, [pc, #28]	; (8001d78 <HAL_Init+0x40>)
 8001d5a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d5e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d60:	2003      	movs	r0, #3
 8001d62:	f000 f931 	bl	8001fc8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d66:	200f      	movs	r0, #15
 8001d68:	f000 f808 	bl	8001d7c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d6c:	f7ff fe22 	bl	80019b4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d70:	2300      	movs	r3, #0
}
 8001d72:	4618      	mov	r0, r3
 8001d74:	bd80      	pop	{r7, pc}
 8001d76:	bf00      	nop
 8001d78:	40023c00 	.word	0x40023c00

08001d7c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b082      	sub	sp, #8
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d84:	4b12      	ldr	r3, [pc, #72]	; (8001dd0 <HAL_InitTick+0x54>)
 8001d86:	681a      	ldr	r2, [r3, #0]
 8001d88:	4b12      	ldr	r3, [pc, #72]	; (8001dd4 <HAL_InitTick+0x58>)
 8001d8a:	781b      	ldrb	r3, [r3, #0]
 8001d8c:	4619      	mov	r1, r3
 8001d8e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d92:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d96:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	f000 f93b 	bl	8002016 <HAL_SYSTICK_Config>
 8001da0:	4603      	mov	r3, r0
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d001      	beq.n	8001daa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001da6:	2301      	movs	r3, #1
 8001da8:	e00e      	b.n	8001dc8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	2b0f      	cmp	r3, #15
 8001dae:	d80a      	bhi.n	8001dc6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001db0:	2200      	movs	r2, #0
 8001db2:	6879      	ldr	r1, [r7, #4]
 8001db4:	f04f 30ff 	mov.w	r0, #4294967295
 8001db8:	f000 f911 	bl	8001fde <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001dbc:	4a06      	ldr	r2, [pc, #24]	; (8001dd8 <HAL_InitTick+0x5c>)
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	e000      	b.n	8001dc8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001dc6:	2301      	movs	r3, #1
}
 8001dc8:	4618      	mov	r0, r3
 8001dca:	3708      	adds	r7, #8
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	bd80      	pop	{r7, pc}
 8001dd0:	20000008 	.word	0x20000008
 8001dd4:	20000010 	.word	0x20000010
 8001dd8:	2000000c 	.word	0x2000000c

08001ddc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001de0:	4b06      	ldr	r3, [pc, #24]	; (8001dfc <HAL_IncTick+0x20>)
 8001de2:	781b      	ldrb	r3, [r3, #0]
 8001de4:	461a      	mov	r2, r3
 8001de6:	4b06      	ldr	r3, [pc, #24]	; (8001e00 <HAL_IncTick+0x24>)
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	4413      	add	r3, r2
 8001dec:	4a04      	ldr	r2, [pc, #16]	; (8001e00 <HAL_IncTick+0x24>)
 8001dee:	6013      	str	r3, [r2, #0]
}
 8001df0:	bf00      	nop
 8001df2:	46bd      	mov	sp, r7
 8001df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df8:	4770      	bx	lr
 8001dfa:	bf00      	nop
 8001dfc:	20000010 	.word	0x20000010
 8001e00:	200006b4 	.word	0x200006b4

08001e04 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e04:	b480      	push	{r7}
 8001e06:	af00      	add	r7, sp, #0
  return uwTick;
 8001e08:	4b03      	ldr	r3, [pc, #12]	; (8001e18 <HAL_GetTick+0x14>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
}
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e14:	4770      	bx	lr
 8001e16:	bf00      	nop
 8001e18:	200006b4 	.word	0x200006b4

08001e1c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b084      	sub	sp, #16
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e24:	f7ff ffee 	bl	8001e04 <HAL_GetTick>
 8001e28:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e34:	d005      	beq.n	8001e42 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e36:	4b0a      	ldr	r3, [pc, #40]	; (8001e60 <HAL_Delay+0x44>)
 8001e38:	781b      	ldrb	r3, [r3, #0]
 8001e3a:	461a      	mov	r2, r3
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	4413      	add	r3, r2
 8001e40:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001e42:	bf00      	nop
 8001e44:	f7ff ffde 	bl	8001e04 <HAL_GetTick>
 8001e48:	4602      	mov	r2, r0
 8001e4a:	68bb      	ldr	r3, [r7, #8]
 8001e4c:	1ad3      	subs	r3, r2, r3
 8001e4e:	68fa      	ldr	r2, [r7, #12]
 8001e50:	429a      	cmp	r2, r3
 8001e52:	d8f7      	bhi.n	8001e44 <HAL_Delay+0x28>
  {
  }
}
 8001e54:	bf00      	nop
 8001e56:	bf00      	nop
 8001e58:	3710      	adds	r7, #16
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bd80      	pop	{r7, pc}
 8001e5e:	bf00      	nop
 8001e60:	20000010 	.word	0x20000010

08001e64 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e64:	b480      	push	{r7}
 8001e66:	b085      	sub	sp, #20
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	f003 0307 	and.w	r3, r3, #7
 8001e72:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e74:	4b0c      	ldr	r3, [pc, #48]	; (8001ea8 <__NVIC_SetPriorityGrouping+0x44>)
 8001e76:	68db      	ldr	r3, [r3, #12]
 8001e78:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e7a:	68ba      	ldr	r2, [r7, #8]
 8001e7c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001e80:	4013      	ands	r3, r2
 8001e82:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e88:	68bb      	ldr	r3, [r7, #8]
 8001e8a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e8c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001e90:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e94:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e96:	4a04      	ldr	r2, [pc, #16]	; (8001ea8 <__NVIC_SetPriorityGrouping+0x44>)
 8001e98:	68bb      	ldr	r3, [r7, #8]
 8001e9a:	60d3      	str	r3, [r2, #12]
}
 8001e9c:	bf00      	nop
 8001e9e:	3714      	adds	r7, #20
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea6:	4770      	bx	lr
 8001ea8:	e000ed00 	.word	0xe000ed00

08001eac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001eac:	b480      	push	{r7}
 8001eae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001eb0:	4b04      	ldr	r3, [pc, #16]	; (8001ec4 <__NVIC_GetPriorityGrouping+0x18>)
 8001eb2:	68db      	ldr	r3, [r3, #12]
 8001eb4:	0a1b      	lsrs	r3, r3, #8
 8001eb6:	f003 0307 	and.w	r3, r3, #7
}
 8001eba:	4618      	mov	r0, r3
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec2:	4770      	bx	lr
 8001ec4:	e000ed00 	.word	0xe000ed00

08001ec8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	b083      	sub	sp, #12
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	4603      	mov	r3, r0
 8001ed0:	6039      	str	r1, [r7, #0]
 8001ed2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ed4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	db0a      	blt.n	8001ef2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001edc:	683b      	ldr	r3, [r7, #0]
 8001ede:	b2da      	uxtb	r2, r3
 8001ee0:	490c      	ldr	r1, [pc, #48]	; (8001f14 <__NVIC_SetPriority+0x4c>)
 8001ee2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ee6:	0112      	lsls	r2, r2, #4
 8001ee8:	b2d2      	uxtb	r2, r2
 8001eea:	440b      	add	r3, r1
 8001eec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ef0:	e00a      	b.n	8001f08 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ef2:	683b      	ldr	r3, [r7, #0]
 8001ef4:	b2da      	uxtb	r2, r3
 8001ef6:	4908      	ldr	r1, [pc, #32]	; (8001f18 <__NVIC_SetPriority+0x50>)
 8001ef8:	79fb      	ldrb	r3, [r7, #7]
 8001efa:	f003 030f 	and.w	r3, r3, #15
 8001efe:	3b04      	subs	r3, #4
 8001f00:	0112      	lsls	r2, r2, #4
 8001f02:	b2d2      	uxtb	r2, r2
 8001f04:	440b      	add	r3, r1
 8001f06:	761a      	strb	r2, [r3, #24]
}
 8001f08:	bf00      	nop
 8001f0a:	370c      	adds	r7, #12
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f12:	4770      	bx	lr
 8001f14:	e000e100 	.word	0xe000e100
 8001f18:	e000ed00 	.word	0xe000ed00

08001f1c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	b089      	sub	sp, #36	; 0x24
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	60f8      	str	r0, [r7, #12]
 8001f24:	60b9      	str	r1, [r7, #8]
 8001f26:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	f003 0307 	and.w	r3, r3, #7
 8001f2e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f30:	69fb      	ldr	r3, [r7, #28]
 8001f32:	f1c3 0307 	rsb	r3, r3, #7
 8001f36:	2b04      	cmp	r3, #4
 8001f38:	bf28      	it	cs
 8001f3a:	2304      	movcs	r3, #4
 8001f3c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f3e:	69fb      	ldr	r3, [r7, #28]
 8001f40:	3304      	adds	r3, #4
 8001f42:	2b06      	cmp	r3, #6
 8001f44:	d902      	bls.n	8001f4c <NVIC_EncodePriority+0x30>
 8001f46:	69fb      	ldr	r3, [r7, #28]
 8001f48:	3b03      	subs	r3, #3
 8001f4a:	e000      	b.n	8001f4e <NVIC_EncodePriority+0x32>
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f50:	f04f 32ff 	mov.w	r2, #4294967295
 8001f54:	69bb      	ldr	r3, [r7, #24]
 8001f56:	fa02 f303 	lsl.w	r3, r2, r3
 8001f5a:	43da      	mvns	r2, r3
 8001f5c:	68bb      	ldr	r3, [r7, #8]
 8001f5e:	401a      	ands	r2, r3
 8001f60:	697b      	ldr	r3, [r7, #20]
 8001f62:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f64:	f04f 31ff 	mov.w	r1, #4294967295
 8001f68:	697b      	ldr	r3, [r7, #20]
 8001f6a:	fa01 f303 	lsl.w	r3, r1, r3
 8001f6e:	43d9      	mvns	r1, r3
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f74:	4313      	orrs	r3, r2
         );
}
 8001f76:	4618      	mov	r0, r3
 8001f78:	3724      	adds	r7, #36	; 0x24
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f80:	4770      	bx	lr
	...

08001f84 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b082      	sub	sp, #8
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	3b01      	subs	r3, #1
 8001f90:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001f94:	d301      	bcc.n	8001f9a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f96:	2301      	movs	r3, #1
 8001f98:	e00f      	b.n	8001fba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f9a:	4a0a      	ldr	r2, [pc, #40]	; (8001fc4 <SysTick_Config+0x40>)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	3b01      	subs	r3, #1
 8001fa0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001fa2:	210f      	movs	r1, #15
 8001fa4:	f04f 30ff 	mov.w	r0, #4294967295
 8001fa8:	f7ff ff8e 	bl	8001ec8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001fac:	4b05      	ldr	r3, [pc, #20]	; (8001fc4 <SysTick_Config+0x40>)
 8001fae:	2200      	movs	r2, #0
 8001fb0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001fb2:	4b04      	ldr	r3, [pc, #16]	; (8001fc4 <SysTick_Config+0x40>)
 8001fb4:	2207      	movs	r2, #7
 8001fb6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001fb8:	2300      	movs	r3, #0
}
 8001fba:	4618      	mov	r0, r3
 8001fbc:	3708      	adds	r7, #8
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bd80      	pop	{r7, pc}
 8001fc2:	bf00      	nop
 8001fc4:	e000e010 	.word	0xe000e010

08001fc8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b082      	sub	sp, #8
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001fd0:	6878      	ldr	r0, [r7, #4]
 8001fd2:	f7ff ff47 	bl	8001e64 <__NVIC_SetPriorityGrouping>
}
 8001fd6:	bf00      	nop
 8001fd8:	3708      	adds	r7, #8
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bd80      	pop	{r7, pc}

08001fde <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001fde:	b580      	push	{r7, lr}
 8001fe0:	b086      	sub	sp, #24
 8001fe2:	af00      	add	r7, sp, #0
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	60b9      	str	r1, [r7, #8]
 8001fe8:	607a      	str	r2, [r7, #4]
 8001fea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001fec:	2300      	movs	r3, #0
 8001fee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ff0:	f7ff ff5c 	bl	8001eac <__NVIC_GetPriorityGrouping>
 8001ff4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ff6:	687a      	ldr	r2, [r7, #4]
 8001ff8:	68b9      	ldr	r1, [r7, #8]
 8001ffa:	6978      	ldr	r0, [r7, #20]
 8001ffc:	f7ff ff8e 	bl	8001f1c <NVIC_EncodePriority>
 8002000:	4602      	mov	r2, r0
 8002002:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002006:	4611      	mov	r1, r2
 8002008:	4618      	mov	r0, r3
 800200a:	f7ff ff5d 	bl	8001ec8 <__NVIC_SetPriority>
}
 800200e:	bf00      	nop
 8002010:	3718      	adds	r7, #24
 8002012:	46bd      	mov	sp, r7
 8002014:	bd80      	pop	{r7, pc}

08002016 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002016:	b580      	push	{r7, lr}
 8002018:	b082      	sub	sp, #8
 800201a:	af00      	add	r7, sp, #0
 800201c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800201e:	6878      	ldr	r0, [r7, #4]
 8002020:	f7ff ffb0 	bl	8001f84 <SysTick_Config>
 8002024:	4603      	mov	r3, r0
}
 8002026:	4618      	mov	r0, r3
 8002028:	3708      	adds	r7, #8
 800202a:	46bd      	mov	sp, r7
 800202c:	bd80      	pop	{r7, pc}
	...

08002030 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002030:	b480      	push	{r7}
 8002032:	b089      	sub	sp, #36	; 0x24
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
 8002038:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800203a:	2300      	movs	r3, #0
 800203c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800203e:	2300      	movs	r3, #0
 8002040:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002042:	2300      	movs	r3, #0
 8002044:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002046:	2300      	movs	r3, #0
 8002048:	61fb      	str	r3, [r7, #28]
 800204a:	e165      	b.n	8002318 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800204c:	2201      	movs	r2, #1
 800204e:	69fb      	ldr	r3, [r7, #28]
 8002050:	fa02 f303 	lsl.w	r3, r2, r3
 8002054:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	697a      	ldr	r2, [r7, #20]
 800205c:	4013      	ands	r3, r2
 800205e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002060:	693a      	ldr	r2, [r7, #16]
 8002062:	697b      	ldr	r3, [r7, #20]
 8002064:	429a      	cmp	r2, r3
 8002066:	f040 8154 	bne.w	8002312 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800206a:	683b      	ldr	r3, [r7, #0]
 800206c:	685b      	ldr	r3, [r3, #4]
 800206e:	f003 0303 	and.w	r3, r3, #3
 8002072:	2b01      	cmp	r3, #1
 8002074:	d005      	beq.n	8002082 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	685b      	ldr	r3, [r3, #4]
 800207a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800207e:	2b02      	cmp	r3, #2
 8002080:	d130      	bne.n	80020e4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	689b      	ldr	r3, [r3, #8]
 8002086:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002088:	69fb      	ldr	r3, [r7, #28]
 800208a:	005b      	lsls	r3, r3, #1
 800208c:	2203      	movs	r2, #3
 800208e:	fa02 f303 	lsl.w	r3, r2, r3
 8002092:	43db      	mvns	r3, r3
 8002094:	69ba      	ldr	r2, [r7, #24]
 8002096:	4013      	ands	r3, r2
 8002098:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800209a:	683b      	ldr	r3, [r7, #0]
 800209c:	68da      	ldr	r2, [r3, #12]
 800209e:	69fb      	ldr	r3, [r7, #28]
 80020a0:	005b      	lsls	r3, r3, #1
 80020a2:	fa02 f303 	lsl.w	r3, r2, r3
 80020a6:	69ba      	ldr	r2, [r7, #24]
 80020a8:	4313      	orrs	r3, r2
 80020aa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	69ba      	ldr	r2, [r7, #24]
 80020b0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	685b      	ldr	r3, [r3, #4]
 80020b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80020b8:	2201      	movs	r2, #1
 80020ba:	69fb      	ldr	r3, [r7, #28]
 80020bc:	fa02 f303 	lsl.w	r3, r2, r3
 80020c0:	43db      	mvns	r3, r3
 80020c2:	69ba      	ldr	r2, [r7, #24]
 80020c4:	4013      	ands	r3, r2
 80020c6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	685b      	ldr	r3, [r3, #4]
 80020cc:	091b      	lsrs	r3, r3, #4
 80020ce:	f003 0201 	and.w	r2, r3, #1
 80020d2:	69fb      	ldr	r3, [r7, #28]
 80020d4:	fa02 f303 	lsl.w	r3, r2, r3
 80020d8:	69ba      	ldr	r2, [r7, #24]
 80020da:	4313      	orrs	r3, r2
 80020dc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	69ba      	ldr	r2, [r7, #24]
 80020e2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	f003 0303 	and.w	r3, r3, #3
 80020ec:	2b03      	cmp	r3, #3
 80020ee:	d017      	beq.n	8002120 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	68db      	ldr	r3, [r3, #12]
 80020f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80020f6:	69fb      	ldr	r3, [r7, #28]
 80020f8:	005b      	lsls	r3, r3, #1
 80020fa:	2203      	movs	r2, #3
 80020fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002100:	43db      	mvns	r3, r3
 8002102:	69ba      	ldr	r2, [r7, #24]
 8002104:	4013      	ands	r3, r2
 8002106:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002108:	683b      	ldr	r3, [r7, #0]
 800210a:	689a      	ldr	r2, [r3, #8]
 800210c:	69fb      	ldr	r3, [r7, #28]
 800210e:	005b      	lsls	r3, r3, #1
 8002110:	fa02 f303 	lsl.w	r3, r2, r3
 8002114:	69ba      	ldr	r2, [r7, #24]
 8002116:	4313      	orrs	r3, r2
 8002118:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	69ba      	ldr	r2, [r7, #24]
 800211e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002120:	683b      	ldr	r3, [r7, #0]
 8002122:	685b      	ldr	r3, [r3, #4]
 8002124:	f003 0303 	and.w	r3, r3, #3
 8002128:	2b02      	cmp	r3, #2
 800212a:	d123      	bne.n	8002174 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800212c:	69fb      	ldr	r3, [r7, #28]
 800212e:	08da      	lsrs	r2, r3, #3
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	3208      	adds	r2, #8
 8002134:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002138:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800213a:	69fb      	ldr	r3, [r7, #28]
 800213c:	f003 0307 	and.w	r3, r3, #7
 8002140:	009b      	lsls	r3, r3, #2
 8002142:	220f      	movs	r2, #15
 8002144:	fa02 f303 	lsl.w	r3, r2, r3
 8002148:	43db      	mvns	r3, r3
 800214a:	69ba      	ldr	r2, [r7, #24]
 800214c:	4013      	ands	r3, r2
 800214e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002150:	683b      	ldr	r3, [r7, #0]
 8002152:	691a      	ldr	r2, [r3, #16]
 8002154:	69fb      	ldr	r3, [r7, #28]
 8002156:	f003 0307 	and.w	r3, r3, #7
 800215a:	009b      	lsls	r3, r3, #2
 800215c:	fa02 f303 	lsl.w	r3, r2, r3
 8002160:	69ba      	ldr	r2, [r7, #24]
 8002162:	4313      	orrs	r3, r2
 8002164:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002166:	69fb      	ldr	r3, [r7, #28]
 8002168:	08da      	lsrs	r2, r3, #3
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	3208      	adds	r2, #8
 800216e:	69b9      	ldr	r1, [r7, #24]
 8002170:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800217a:	69fb      	ldr	r3, [r7, #28]
 800217c:	005b      	lsls	r3, r3, #1
 800217e:	2203      	movs	r2, #3
 8002180:	fa02 f303 	lsl.w	r3, r2, r3
 8002184:	43db      	mvns	r3, r3
 8002186:	69ba      	ldr	r2, [r7, #24]
 8002188:	4013      	ands	r3, r2
 800218a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800218c:	683b      	ldr	r3, [r7, #0]
 800218e:	685b      	ldr	r3, [r3, #4]
 8002190:	f003 0203 	and.w	r2, r3, #3
 8002194:	69fb      	ldr	r3, [r7, #28]
 8002196:	005b      	lsls	r3, r3, #1
 8002198:	fa02 f303 	lsl.w	r3, r2, r3
 800219c:	69ba      	ldr	r2, [r7, #24]
 800219e:	4313      	orrs	r3, r2
 80021a0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	69ba      	ldr	r2, [r7, #24]
 80021a6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80021a8:	683b      	ldr	r3, [r7, #0]
 80021aa:	685b      	ldr	r3, [r3, #4]
 80021ac:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	f000 80ae 	beq.w	8002312 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021b6:	2300      	movs	r3, #0
 80021b8:	60fb      	str	r3, [r7, #12]
 80021ba:	4b5d      	ldr	r3, [pc, #372]	; (8002330 <HAL_GPIO_Init+0x300>)
 80021bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021be:	4a5c      	ldr	r2, [pc, #368]	; (8002330 <HAL_GPIO_Init+0x300>)
 80021c0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80021c4:	6453      	str	r3, [r2, #68]	; 0x44
 80021c6:	4b5a      	ldr	r3, [pc, #360]	; (8002330 <HAL_GPIO_Init+0x300>)
 80021c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80021ce:	60fb      	str	r3, [r7, #12]
 80021d0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80021d2:	4a58      	ldr	r2, [pc, #352]	; (8002334 <HAL_GPIO_Init+0x304>)
 80021d4:	69fb      	ldr	r3, [r7, #28]
 80021d6:	089b      	lsrs	r3, r3, #2
 80021d8:	3302      	adds	r3, #2
 80021da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021de:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80021e0:	69fb      	ldr	r3, [r7, #28]
 80021e2:	f003 0303 	and.w	r3, r3, #3
 80021e6:	009b      	lsls	r3, r3, #2
 80021e8:	220f      	movs	r2, #15
 80021ea:	fa02 f303 	lsl.w	r3, r2, r3
 80021ee:	43db      	mvns	r3, r3
 80021f0:	69ba      	ldr	r2, [r7, #24]
 80021f2:	4013      	ands	r3, r2
 80021f4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	4a4f      	ldr	r2, [pc, #316]	; (8002338 <HAL_GPIO_Init+0x308>)
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d025      	beq.n	800224a <HAL_GPIO_Init+0x21a>
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	4a4e      	ldr	r2, [pc, #312]	; (800233c <HAL_GPIO_Init+0x30c>)
 8002202:	4293      	cmp	r3, r2
 8002204:	d01f      	beq.n	8002246 <HAL_GPIO_Init+0x216>
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	4a4d      	ldr	r2, [pc, #308]	; (8002340 <HAL_GPIO_Init+0x310>)
 800220a:	4293      	cmp	r3, r2
 800220c:	d019      	beq.n	8002242 <HAL_GPIO_Init+0x212>
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	4a4c      	ldr	r2, [pc, #304]	; (8002344 <HAL_GPIO_Init+0x314>)
 8002212:	4293      	cmp	r3, r2
 8002214:	d013      	beq.n	800223e <HAL_GPIO_Init+0x20e>
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	4a4b      	ldr	r2, [pc, #300]	; (8002348 <HAL_GPIO_Init+0x318>)
 800221a:	4293      	cmp	r3, r2
 800221c:	d00d      	beq.n	800223a <HAL_GPIO_Init+0x20a>
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	4a4a      	ldr	r2, [pc, #296]	; (800234c <HAL_GPIO_Init+0x31c>)
 8002222:	4293      	cmp	r3, r2
 8002224:	d007      	beq.n	8002236 <HAL_GPIO_Init+0x206>
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	4a49      	ldr	r2, [pc, #292]	; (8002350 <HAL_GPIO_Init+0x320>)
 800222a:	4293      	cmp	r3, r2
 800222c:	d101      	bne.n	8002232 <HAL_GPIO_Init+0x202>
 800222e:	2306      	movs	r3, #6
 8002230:	e00c      	b.n	800224c <HAL_GPIO_Init+0x21c>
 8002232:	2307      	movs	r3, #7
 8002234:	e00a      	b.n	800224c <HAL_GPIO_Init+0x21c>
 8002236:	2305      	movs	r3, #5
 8002238:	e008      	b.n	800224c <HAL_GPIO_Init+0x21c>
 800223a:	2304      	movs	r3, #4
 800223c:	e006      	b.n	800224c <HAL_GPIO_Init+0x21c>
 800223e:	2303      	movs	r3, #3
 8002240:	e004      	b.n	800224c <HAL_GPIO_Init+0x21c>
 8002242:	2302      	movs	r3, #2
 8002244:	e002      	b.n	800224c <HAL_GPIO_Init+0x21c>
 8002246:	2301      	movs	r3, #1
 8002248:	e000      	b.n	800224c <HAL_GPIO_Init+0x21c>
 800224a:	2300      	movs	r3, #0
 800224c:	69fa      	ldr	r2, [r7, #28]
 800224e:	f002 0203 	and.w	r2, r2, #3
 8002252:	0092      	lsls	r2, r2, #2
 8002254:	4093      	lsls	r3, r2
 8002256:	69ba      	ldr	r2, [r7, #24]
 8002258:	4313      	orrs	r3, r2
 800225a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800225c:	4935      	ldr	r1, [pc, #212]	; (8002334 <HAL_GPIO_Init+0x304>)
 800225e:	69fb      	ldr	r3, [r7, #28]
 8002260:	089b      	lsrs	r3, r3, #2
 8002262:	3302      	adds	r3, #2
 8002264:	69ba      	ldr	r2, [r7, #24]
 8002266:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800226a:	4b3a      	ldr	r3, [pc, #232]	; (8002354 <HAL_GPIO_Init+0x324>)
 800226c:	689b      	ldr	r3, [r3, #8]
 800226e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002270:	693b      	ldr	r3, [r7, #16]
 8002272:	43db      	mvns	r3, r3
 8002274:	69ba      	ldr	r2, [r7, #24]
 8002276:	4013      	ands	r3, r2
 8002278:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800227a:	683b      	ldr	r3, [r7, #0]
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002282:	2b00      	cmp	r3, #0
 8002284:	d003      	beq.n	800228e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002286:	69ba      	ldr	r2, [r7, #24]
 8002288:	693b      	ldr	r3, [r7, #16]
 800228a:	4313      	orrs	r3, r2
 800228c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800228e:	4a31      	ldr	r2, [pc, #196]	; (8002354 <HAL_GPIO_Init+0x324>)
 8002290:	69bb      	ldr	r3, [r7, #24]
 8002292:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002294:	4b2f      	ldr	r3, [pc, #188]	; (8002354 <HAL_GPIO_Init+0x324>)
 8002296:	68db      	ldr	r3, [r3, #12]
 8002298:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800229a:	693b      	ldr	r3, [r7, #16]
 800229c:	43db      	mvns	r3, r3
 800229e:	69ba      	ldr	r2, [r7, #24]
 80022a0:	4013      	ands	r3, r2
 80022a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80022a4:	683b      	ldr	r3, [r7, #0]
 80022a6:	685b      	ldr	r3, [r3, #4]
 80022a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d003      	beq.n	80022b8 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80022b0:	69ba      	ldr	r2, [r7, #24]
 80022b2:	693b      	ldr	r3, [r7, #16]
 80022b4:	4313      	orrs	r3, r2
 80022b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80022b8:	4a26      	ldr	r2, [pc, #152]	; (8002354 <HAL_GPIO_Init+0x324>)
 80022ba:	69bb      	ldr	r3, [r7, #24]
 80022bc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80022be:	4b25      	ldr	r3, [pc, #148]	; (8002354 <HAL_GPIO_Init+0x324>)
 80022c0:	685b      	ldr	r3, [r3, #4]
 80022c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022c4:	693b      	ldr	r3, [r7, #16]
 80022c6:	43db      	mvns	r3, r3
 80022c8:	69ba      	ldr	r2, [r7, #24]
 80022ca:	4013      	ands	r3, r2
 80022cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	685b      	ldr	r3, [r3, #4]
 80022d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d003      	beq.n	80022e2 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80022da:	69ba      	ldr	r2, [r7, #24]
 80022dc:	693b      	ldr	r3, [r7, #16]
 80022de:	4313      	orrs	r3, r2
 80022e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80022e2:	4a1c      	ldr	r2, [pc, #112]	; (8002354 <HAL_GPIO_Init+0x324>)
 80022e4:	69bb      	ldr	r3, [r7, #24]
 80022e6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80022e8:	4b1a      	ldr	r3, [pc, #104]	; (8002354 <HAL_GPIO_Init+0x324>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022ee:	693b      	ldr	r3, [r7, #16]
 80022f0:	43db      	mvns	r3, r3
 80022f2:	69ba      	ldr	r2, [r7, #24]
 80022f4:	4013      	ands	r3, r2
 80022f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	685b      	ldr	r3, [r3, #4]
 80022fc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002300:	2b00      	cmp	r3, #0
 8002302:	d003      	beq.n	800230c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002304:	69ba      	ldr	r2, [r7, #24]
 8002306:	693b      	ldr	r3, [r7, #16]
 8002308:	4313      	orrs	r3, r2
 800230a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800230c:	4a11      	ldr	r2, [pc, #68]	; (8002354 <HAL_GPIO_Init+0x324>)
 800230e:	69bb      	ldr	r3, [r7, #24]
 8002310:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002312:	69fb      	ldr	r3, [r7, #28]
 8002314:	3301      	adds	r3, #1
 8002316:	61fb      	str	r3, [r7, #28]
 8002318:	69fb      	ldr	r3, [r7, #28]
 800231a:	2b0f      	cmp	r3, #15
 800231c:	f67f ae96 	bls.w	800204c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002320:	bf00      	nop
 8002322:	bf00      	nop
 8002324:	3724      	adds	r7, #36	; 0x24
 8002326:	46bd      	mov	sp, r7
 8002328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232c:	4770      	bx	lr
 800232e:	bf00      	nop
 8002330:	40023800 	.word	0x40023800
 8002334:	40013800 	.word	0x40013800
 8002338:	40020000 	.word	0x40020000
 800233c:	40020400 	.word	0x40020400
 8002340:	40020800 	.word	0x40020800
 8002344:	40020c00 	.word	0x40020c00
 8002348:	40021000 	.word	0x40021000
 800234c:	40021400 	.word	0x40021400
 8002350:	40021800 	.word	0x40021800
 8002354:	40013c00 	.word	0x40013c00

08002358 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002358:	b480      	push	{r7}
 800235a:	b085      	sub	sp, #20
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
 8002360:	460b      	mov	r3, r1
 8002362:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	691a      	ldr	r2, [r3, #16]
 8002368:	887b      	ldrh	r3, [r7, #2]
 800236a:	4013      	ands	r3, r2
 800236c:	2b00      	cmp	r3, #0
 800236e:	d002      	beq.n	8002376 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002370:	2301      	movs	r3, #1
 8002372:	73fb      	strb	r3, [r7, #15]
 8002374:	e001      	b.n	800237a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002376:	2300      	movs	r3, #0
 8002378:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800237a:	7bfb      	ldrb	r3, [r7, #15]
}
 800237c:	4618      	mov	r0, r3
 800237e:	3714      	adds	r7, #20
 8002380:	46bd      	mov	sp, r7
 8002382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002386:	4770      	bx	lr

08002388 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002388:	b480      	push	{r7}
 800238a:	b083      	sub	sp, #12
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
 8002390:	460b      	mov	r3, r1
 8002392:	807b      	strh	r3, [r7, #2]
 8002394:	4613      	mov	r3, r2
 8002396:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002398:	787b      	ldrb	r3, [r7, #1]
 800239a:	2b00      	cmp	r3, #0
 800239c:	d003      	beq.n	80023a6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800239e:	887a      	ldrh	r2, [r7, #2]
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80023a4:	e003      	b.n	80023ae <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80023a6:	887b      	ldrh	r3, [r7, #2]
 80023a8:	041a      	lsls	r2, r3, #16
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	619a      	str	r2, [r3, #24]
}
 80023ae:	bf00      	nop
 80023b0:	370c      	adds	r7, #12
 80023b2:	46bd      	mov	sp, r7
 80023b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b8:	4770      	bx	lr
	...

080023bc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b084      	sub	sp, #16
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d101      	bne.n	80023ce <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80023ca:	2301      	movs	r3, #1
 80023cc:	e12b      	b.n	8002626 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80023d4:	b2db      	uxtb	r3, r3
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d106      	bne.n	80023e8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	2200      	movs	r2, #0
 80023de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80023e2:	6878      	ldr	r0, [r7, #4]
 80023e4:	f7fe fed4 	bl	8001190 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	2224      	movs	r2, #36	; 0x24
 80023ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	681a      	ldr	r2, [r3, #0]
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f022 0201 	bic.w	r2, r2, #1
 80023fe:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	681a      	ldr	r2, [r3, #0]
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800240e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	681a      	ldr	r2, [r3, #0]
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800241e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002420:	f000 fe38 	bl	8003094 <HAL_RCC_GetPCLK1Freq>
 8002424:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	685b      	ldr	r3, [r3, #4]
 800242a:	4a81      	ldr	r2, [pc, #516]	; (8002630 <HAL_I2C_Init+0x274>)
 800242c:	4293      	cmp	r3, r2
 800242e:	d807      	bhi.n	8002440 <HAL_I2C_Init+0x84>
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	4a80      	ldr	r2, [pc, #512]	; (8002634 <HAL_I2C_Init+0x278>)
 8002434:	4293      	cmp	r3, r2
 8002436:	bf94      	ite	ls
 8002438:	2301      	movls	r3, #1
 800243a:	2300      	movhi	r3, #0
 800243c:	b2db      	uxtb	r3, r3
 800243e:	e006      	b.n	800244e <HAL_I2C_Init+0x92>
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	4a7d      	ldr	r2, [pc, #500]	; (8002638 <HAL_I2C_Init+0x27c>)
 8002444:	4293      	cmp	r3, r2
 8002446:	bf94      	ite	ls
 8002448:	2301      	movls	r3, #1
 800244a:	2300      	movhi	r3, #0
 800244c:	b2db      	uxtb	r3, r3
 800244e:	2b00      	cmp	r3, #0
 8002450:	d001      	beq.n	8002456 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002452:	2301      	movs	r3, #1
 8002454:	e0e7      	b.n	8002626 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	4a78      	ldr	r2, [pc, #480]	; (800263c <HAL_I2C_Init+0x280>)
 800245a:	fba2 2303 	umull	r2, r3, r2, r3
 800245e:	0c9b      	lsrs	r3, r3, #18
 8002460:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	685b      	ldr	r3, [r3, #4]
 8002468:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	68ba      	ldr	r2, [r7, #8]
 8002472:	430a      	orrs	r2, r1
 8002474:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	6a1b      	ldr	r3, [r3, #32]
 800247c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	685b      	ldr	r3, [r3, #4]
 8002484:	4a6a      	ldr	r2, [pc, #424]	; (8002630 <HAL_I2C_Init+0x274>)
 8002486:	4293      	cmp	r3, r2
 8002488:	d802      	bhi.n	8002490 <HAL_I2C_Init+0xd4>
 800248a:	68bb      	ldr	r3, [r7, #8]
 800248c:	3301      	adds	r3, #1
 800248e:	e009      	b.n	80024a4 <HAL_I2C_Init+0xe8>
 8002490:	68bb      	ldr	r3, [r7, #8]
 8002492:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002496:	fb02 f303 	mul.w	r3, r2, r3
 800249a:	4a69      	ldr	r2, [pc, #420]	; (8002640 <HAL_I2C_Init+0x284>)
 800249c:	fba2 2303 	umull	r2, r3, r2, r3
 80024a0:	099b      	lsrs	r3, r3, #6
 80024a2:	3301      	adds	r3, #1
 80024a4:	687a      	ldr	r2, [r7, #4]
 80024a6:	6812      	ldr	r2, [r2, #0]
 80024a8:	430b      	orrs	r3, r1
 80024aa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	69db      	ldr	r3, [r3, #28]
 80024b2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80024b6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	685b      	ldr	r3, [r3, #4]
 80024be:	495c      	ldr	r1, [pc, #368]	; (8002630 <HAL_I2C_Init+0x274>)
 80024c0:	428b      	cmp	r3, r1
 80024c2:	d819      	bhi.n	80024f8 <HAL_I2C_Init+0x13c>
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	1e59      	subs	r1, r3, #1
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	685b      	ldr	r3, [r3, #4]
 80024cc:	005b      	lsls	r3, r3, #1
 80024ce:	fbb1 f3f3 	udiv	r3, r1, r3
 80024d2:	1c59      	adds	r1, r3, #1
 80024d4:	f640 73fc 	movw	r3, #4092	; 0xffc
 80024d8:	400b      	ands	r3, r1
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d00a      	beq.n	80024f4 <HAL_I2C_Init+0x138>
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	1e59      	subs	r1, r3, #1
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	685b      	ldr	r3, [r3, #4]
 80024e6:	005b      	lsls	r3, r3, #1
 80024e8:	fbb1 f3f3 	udiv	r3, r1, r3
 80024ec:	3301      	adds	r3, #1
 80024ee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80024f2:	e051      	b.n	8002598 <HAL_I2C_Init+0x1dc>
 80024f4:	2304      	movs	r3, #4
 80024f6:	e04f      	b.n	8002598 <HAL_I2C_Init+0x1dc>
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	689b      	ldr	r3, [r3, #8]
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d111      	bne.n	8002524 <HAL_I2C_Init+0x168>
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	1e58      	subs	r0, r3, #1
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	6859      	ldr	r1, [r3, #4]
 8002508:	460b      	mov	r3, r1
 800250a:	005b      	lsls	r3, r3, #1
 800250c:	440b      	add	r3, r1
 800250e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002512:	3301      	adds	r3, #1
 8002514:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002518:	2b00      	cmp	r3, #0
 800251a:	bf0c      	ite	eq
 800251c:	2301      	moveq	r3, #1
 800251e:	2300      	movne	r3, #0
 8002520:	b2db      	uxtb	r3, r3
 8002522:	e012      	b.n	800254a <HAL_I2C_Init+0x18e>
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	1e58      	subs	r0, r3, #1
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	6859      	ldr	r1, [r3, #4]
 800252c:	460b      	mov	r3, r1
 800252e:	009b      	lsls	r3, r3, #2
 8002530:	440b      	add	r3, r1
 8002532:	0099      	lsls	r1, r3, #2
 8002534:	440b      	add	r3, r1
 8002536:	fbb0 f3f3 	udiv	r3, r0, r3
 800253a:	3301      	adds	r3, #1
 800253c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002540:	2b00      	cmp	r3, #0
 8002542:	bf0c      	ite	eq
 8002544:	2301      	moveq	r3, #1
 8002546:	2300      	movne	r3, #0
 8002548:	b2db      	uxtb	r3, r3
 800254a:	2b00      	cmp	r3, #0
 800254c:	d001      	beq.n	8002552 <HAL_I2C_Init+0x196>
 800254e:	2301      	movs	r3, #1
 8002550:	e022      	b.n	8002598 <HAL_I2C_Init+0x1dc>
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	689b      	ldr	r3, [r3, #8]
 8002556:	2b00      	cmp	r3, #0
 8002558:	d10e      	bne.n	8002578 <HAL_I2C_Init+0x1bc>
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	1e58      	subs	r0, r3, #1
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	6859      	ldr	r1, [r3, #4]
 8002562:	460b      	mov	r3, r1
 8002564:	005b      	lsls	r3, r3, #1
 8002566:	440b      	add	r3, r1
 8002568:	fbb0 f3f3 	udiv	r3, r0, r3
 800256c:	3301      	adds	r3, #1
 800256e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002572:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002576:	e00f      	b.n	8002598 <HAL_I2C_Init+0x1dc>
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	1e58      	subs	r0, r3, #1
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	6859      	ldr	r1, [r3, #4]
 8002580:	460b      	mov	r3, r1
 8002582:	009b      	lsls	r3, r3, #2
 8002584:	440b      	add	r3, r1
 8002586:	0099      	lsls	r1, r3, #2
 8002588:	440b      	add	r3, r1
 800258a:	fbb0 f3f3 	udiv	r3, r0, r3
 800258e:	3301      	adds	r3, #1
 8002590:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002594:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002598:	6879      	ldr	r1, [r7, #4]
 800259a:	6809      	ldr	r1, [r1, #0]
 800259c:	4313      	orrs	r3, r2
 800259e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	69da      	ldr	r2, [r3, #28]
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	6a1b      	ldr	r3, [r3, #32]
 80025b2:	431a      	orrs	r2, r3
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	430a      	orrs	r2, r1
 80025ba:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	689b      	ldr	r3, [r3, #8]
 80025c2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80025c6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80025ca:	687a      	ldr	r2, [r7, #4]
 80025cc:	6911      	ldr	r1, [r2, #16]
 80025ce:	687a      	ldr	r2, [r7, #4]
 80025d0:	68d2      	ldr	r2, [r2, #12]
 80025d2:	4311      	orrs	r1, r2
 80025d4:	687a      	ldr	r2, [r7, #4]
 80025d6:	6812      	ldr	r2, [r2, #0]
 80025d8:	430b      	orrs	r3, r1
 80025da:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	68db      	ldr	r3, [r3, #12]
 80025e2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	695a      	ldr	r2, [r3, #20]
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	699b      	ldr	r3, [r3, #24]
 80025ee:	431a      	orrs	r2, r3
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	430a      	orrs	r2, r1
 80025f6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	681a      	ldr	r2, [r3, #0]
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f042 0201 	orr.w	r2, r2, #1
 8002606:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2200      	movs	r2, #0
 800260c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	2220      	movs	r2, #32
 8002612:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	2200      	movs	r2, #0
 800261a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2200      	movs	r2, #0
 8002620:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002624:	2300      	movs	r3, #0
}
 8002626:	4618      	mov	r0, r3
 8002628:	3710      	adds	r7, #16
 800262a:	46bd      	mov	sp, r7
 800262c:	bd80      	pop	{r7, pc}
 800262e:	bf00      	nop
 8002630:	000186a0 	.word	0x000186a0
 8002634:	001e847f 	.word	0x001e847f
 8002638:	003d08ff 	.word	0x003d08ff
 800263c:	431bde83 	.word	0x431bde83
 8002640:	10624dd3 	.word	0x10624dd3

08002644 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b088      	sub	sp, #32
 8002648:	af02      	add	r7, sp, #8
 800264a:	60f8      	str	r0, [r7, #12]
 800264c:	607a      	str	r2, [r7, #4]
 800264e:	461a      	mov	r2, r3
 8002650:	460b      	mov	r3, r1
 8002652:	817b      	strh	r3, [r7, #10]
 8002654:	4613      	mov	r3, r2
 8002656:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002658:	f7ff fbd4 	bl	8001e04 <HAL_GetTick>
 800265c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002664:	b2db      	uxtb	r3, r3
 8002666:	2b20      	cmp	r3, #32
 8002668:	f040 80e0 	bne.w	800282c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800266c:	697b      	ldr	r3, [r7, #20]
 800266e:	9300      	str	r3, [sp, #0]
 8002670:	2319      	movs	r3, #25
 8002672:	2201      	movs	r2, #1
 8002674:	4970      	ldr	r1, [pc, #448]	; (8002838 <HAL_I2C_Master_Transmit+0x1f4>)
 8002676:	68f8      	ldr	r0, [r7, #12]
 8002678:	f000 fa92 	bl	8002ba0 <I2C_WaitOnFlagUntilTimeout>
 800267c:	4603      	mov	r3, r0
 800267e:	2b00      	cmp	r3, #0
 8002680:	d001      	beq.n	8002686 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002682:	2302      	movs	r3, #2
 8002684:	e0d3      	b.n	800282e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800268c:	2b01      	cmp	r3, #1
 800268e:	d101      	bne.n	8002694 <HAL_I2C_Master_Transmit+0x50>
 8002690:	2302      	movs	r3, #2
 8002692:	e0cc      	b.n	800282e <HAL_I2C_Master_Transmit+0x1ea>
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	2201      	movs	r2, #1
 8002698:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f003 0301 	and.w	r3, r3, #1
 80026a6:	2b01      	cmp	r3, #1
 80026a8:	d007      	beq.n	80026ba <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	681a      	ldr	r2, [r3, #0]
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f042 0201 	orr.w	r2, r2, #1
 80026b8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	681a      	ldr	r2, [r3, #0]
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80026c8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	2221      	movs	r2, #33	; 0x21
 80026ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	2210      	movs	r2, #16
 80026d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	2200      	movs	r2, #0
 80026de:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	687a      	ldr	r2, [r7, #4]
 80026e4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	893a      	ldrh	r2, [r7, #8]
 80026ea:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026f0:	b29a      	uxth	r2, r3
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	4a50      	ldr	r2, [pc, #320]	; (800283c <HAL_I2C_Master_Transmit+0x1f8>)
 80026fa:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80026fc:	8979      	ldrh	r1, [r7, #10]
 80026fe:	697b      	ldr	r3, [r7, #20]
 8002700:	6a3a      	ldr	r2, [r7, #32]
 8002702:	68f8      	ldr	r0, [r7, #12]
 8002704:	f000 f9ca 	bl	8002a9c <I2C_MasterRequestWrite>
 8002708:	4603      	mov	r3, r0
 800270a:	2b00      	cmp	r3, #0
 800270c:	d001      	beq.n	8002712 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800270e:	2301      	movs	r3, #1
 8002710:	e08d      	b.n	800282e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002712:	2300      	movs	r3, #0
 8002714:	613b      	str	r3, [r7, #16]
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	695b      	ldr	r3, [r3, #20]
 800271c:	613b      	str	r3, [r7, #16]
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	699b      	ldr	r3, [r3, #24]
 8002724:	613b      	str	r3, [r7, #16]
 8002726:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002728:	e066      	b.n	80027f8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800272a:	697a      	ldr	r2, [r7, #20]
 800272c:	6a39      	ldr	r1, [r7, #32]
 800272e:	68f8      	ldr	r0, [r7, #12]
 8002730:	f000 fb0c 	bl	8002d4c <I2C_WaitOnTXEFlagUntilTimeout>
 8002734:	4603      	mov	r3, r0
 8002736:	2b00      	cmp	r3, #0
 8002738:	d00d      	beq.n	8002756 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800273e:	2b04      	cmp	r3, #4
 8002740:	d107      	bne.n	8002752 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	681a      	ldr	r2, [r3, #0]
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002750:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002752:	2301      	movs	r3, #1
 8002754:	e06b      	b.n	800282e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800275a:	781a      	ldrb	r2, [r3, #0]
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002766:	1c5a      	adds	r2, r3, #1
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002770:	b29b      	uxth	r3, r3
 8002772:	3b01      	subs	r3, #1
 8002774:	b29a      	uxth	r2, r3
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800277e:	3b01      	subs	r3, #1
 8002780:	b29a      	uxth	r2, r3
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	695b      	ldr	r3, [r3, #20]
 800278c:	f003 0304 	and.w	r3, r3, #4
 8002790:	2b04      	cmp	r3, #4
 8002792:	d11b      	bne.n	80027cc <HAL_I2C_Master_Transmit+0x188>
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002798:	2b00      	cmp	r3, #0
 800279a:	d017      	beq.n	80027cc <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027a0:	781a      	ldrb	r2, [r3, #0]
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027ac:	1c5a      	adds	r2, r3, #1
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027b6:	b29b      	uxth	r3, r3
 80027b8:	3b01      	subs	r3, #1
 80027ba:	b29a      	uxth	r2, r3
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027c4:	3b01      	subs	r3, #1
 80027c6:	b29a      	uxth	r2, r3
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80027cc:	697a      	ldr	r2, [r7, #20]
 80027ce:	6a39      	ldr	r1, [r7, #32]
 80027d0:	68f8      	ldr	r0, [r7, #12]
 80027d2:	f000 fafc 	bl	8002dce <I2C_WaitOnBTFFlagUntilTimeout>
 80027d6:	4603      	mov	r3, r0
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d00d      	beq.n	80027f8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027e0:	2b04      	cmp	r3, #4
 80027e2:	d107      	bne.n	80027f4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	681a      	ldr	r2, [r3, #0]
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80027f2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80027f4:	2301      	movs	r3, #1
 80027f6:	e01a      	b.n	800282e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d194      	bne.n	800272a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	681a      	ldr	r2, [r3, #0]
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800280e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	2220      	movs	r2, #32
 8002814:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	2200      	movs	r2, #0
 800281c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	2200      	movs	r2, #0
 8002824:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002828:	2300      	movs	r3, #0
 800282a:	e000      	b.n	800282e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800282c:	2302      	movs	r3, #2
  }
}
 800282e:	4618      	mov	r0, r3
 8002830:	3718      	adds	r7, #24
 8002832:	46bd      	mov	sp, r7
 8002834:	bd80      	pop	{r7, pc}
 8002836:	bf00      	nop
 8002838:	00100002 	.word	0x00100002
 800283c:	ffff0000 	.word	0xffff0000

08002840 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b08a      	sub	sp, #40	; 0x28
 8002844:	af02      	add	r7, sp, #8
 8002846:	60f8      	str	r0, [r7, #12]
 8002848:	607a      	str	r2, [r7, #4]
 800284a:	603b      	str	r3, [r7, #0]
 800284c:	460b      	mov	r3, r1
 800284e:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8002850:	f7ff fad8 	bl	8001e04 <HAL_GetTick>
 8002854:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8002856:	2300      	movs	r3, #0
 8002858:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002860:	b2db      	uxtb	r3, r3
 8002862:	2b20      	cmp	r3, #32
 8002864:	f040 8111 	bne.w	8002a8a <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002868:	69fb      	ldr	r3, [r7, #28]
 800286a:	9300      	str	r3, [sp, #0]
 800286c:	2319      	movs	r3, #25
 800286e:	2201      	movs	r2, #1
 8002870:	4988      	ldr	r1, [pc, #544]	; (8002a94 <HAL_I2C_IsDeviceReady+0x254>)
 8002872:	68f8      	ldr	r0, [r7, #12]
 8002874:	f000 f994 	bl	8002ba0 <I2C_WaitOnFlagUntilTimeout>
 8002878:	4603      	mov	r3, r0
 800287a:	2b00      	cmp	r3, #0
 800287c:	d001      	beq.n	8002882 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800287e:	2302      	movs	r3, #2
 8002880:	e104      	b.n	8002a8c <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002888:	2b01      	cmp	r3, #1
 800288a:	d101      	bne.n	8002890 <HAL_I2C_IsDeviceReady+0x50>
 800288c:	2302      	movs	r3, #2
 800288e:	e0fd      	b.n	8002a8c <HAL_I2C_IsDeviceReady+0x24c>
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	2201      	movs	r2, #1
 8002894:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f003 0301 	and.w	r3, r3, #1
 80028a2:	2b01      	cmp	r3, #1
 80028a4:	d007      	beq.n	80028b6 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	681a      	ldr	r2, [r3, #0]
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f042 0201 	orr.w	r2, r2, #1
 80028b4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	681a      	ldr	r2, [r3, #0]
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80028c4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	2224      	movs	r2, #36	; 0x24
 80028ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	2200      	movs	r2, #0
 80028d2:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	4a70      	ldr	r2, [pc, #448]	; (8002a98 <HAL_I2C_IsDeviceReady+0x258>)
 80028d8:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	681a      	ldr	r2, [r3, #0]
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80028e8:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80028ea:	69fb      	ldr	r3, [r7, #28]
 80028ec:	9300      	str	r3, [sp, #0]
 80028ee:	683b      	ldr	r3, [r7, #0]
 80028f0:	2200      	movs	r2, #0
 80028f2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80028f6:	68f8      	ldr	r0, [r7, #12]
 80028f8:	f000 f952 	bl	8002ba0 <I2C_WaitOnFlagUntilTimeout>
 80028fc:	4603      	mov	r3, r0
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d00d      	beq.n	800291e <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800290c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002910:	d103      	bne.n	800291a <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002918:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 800291a:	2303      	movs	r3, #3
 800291c:	e0b6      	b.n	8002a8c <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800291e:	897b      	ldrh	r3, [r7, #10]
 8002920:	b2db      	uxtb	r3, r3
 8002922:	461a      	mov	r2, r3
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800292c:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800292e:	f7ff fa69 	bl	8001e04 <HAL_GetTick>
 8002932:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	695b      	ldr	r3, [r3, #20]
 800293a:	f003 0302 	and.w	r3, r3, #2
 800293e:	2b02      	cmp	r3, #2
 8002940:	bf0c      	ite	eq
 8002942:	2301      	moveq	r3, #1
 8002944:	2300      	movne	r3, #0
 8002946:	b2db      	uxtb	r3, r3
 8002948:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	695b      	ldr	r3, [r3, #20]
 8002950:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002954:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002958:	bf0c      	ite	eq
 800295a:	2301      	moveq	r3, #1
 800295c:	2300      	movne	r3, #0
 800295e:	b2db      	uxtb	r3, r3
 8002960:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002962:	e025      	b.n	80029b0 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002964:	f7ff fa4e 	bl	8001e04 <HAL_GetTick>
 8002968:	4602      	mov	r2, r0
 800296a:	69fb      	ldr	r3, [r7, #28]
 800296c:	1ad3      	subs	r3, r2, r3
 800296e:	683a      	ldr	r2, [r7, #0]
 8002970:	429a      	cmp	r2, r3
 8002972:	d302      	bcc.n	800297a <HAL_I2C_IsDeviceReady+0x13a>
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	2b00      	cmp	r3, #0
 8002978:	d103      	bne.n	8002982 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	22a0      	movs	r2, #160	; 0xa0
 800297e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	695b      	ldr	r3, [r3, #20]
 8002988:	f003 0302 	and.w	r3, r3, #2
 800298c:	2b02      	cmp	r3, #2
 800298e:	bf0c      	ite	eq
 8002990:	2301      	moveq	r3, #1
 8002992:	2300      	movne	r3, #0
 8002994:	b2db      	uxtb	r3, r3
 8002996:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	695b      	ldr	r3, [r3, #20]
 800299e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80029a6:	bf0c      	ite	eq
 80029a8:	2301      	moveq	r3, #1
 80029aa:	2300      	movne	r3, #0
 80029ac:	b2db      	uxtb	r3, r3
 80029ae:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80029b6:	b2db      	uxtb	r3, r3
 80029b8:	2ba0      	cmp	r3, #160	; 0xa0
 80029ba:	d005      	beq.n	80029c8 <HAL_I2C_IsDeviceReady+0x188>
 80029bc:	7dfb      	ldrb	r3, [r7, #23]
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d102      	bne.n	80029c8 <HAL_I2C_IsDeviceReady+0x188>
 80029c2:	7dbb      	ldrb	r3, [r7, #22]
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d0cd      	beq.n	8002964 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	2220      	movs	r2, #32
 80029cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	695b      	ldr	r3, [r3, #20]
 80029d6:	f003 0302 	and.w	r3, r3, #2
 80029da:	2b02      	cmp	r3, #2
 80029dc:	d129      	bne.n	8002a32 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	681a      	ldr	r2, [r3, #0]
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80029ec:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80029ee:	2300      	movs	r3, #0
 80029f0:	613b      	str	r3, [r7, #16]
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	695b      	ldr	r3, [r3, #20]
 80029f8:	613b      	str	r3, [r7, #16]
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	699b      	ldr	r3, [r3, #24]
 8002a00:	613b      	str	r3, [r7, #16]
 8002a02:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002a04:	69fb      	ldr	r3, [r7, #28]
 8002a06:	9300      	str	r3, [sp, #0]
 8002a08:	2319      	movs	r3, #25
 8002a0a:	2201      	movs	r2, #1
 8002a0c:	4921      	ldr	r1, [pc, #132]	; (8002a94 <HAL_I2C_IsDeviceReady+0x254>)
 8002a0e:	68f8      	ldr	r0, [r7, #12]
 8002a10:	f000 f8c6 	bl	8002ba0 <I2C_WaitOnFlagUntilTimeout>
 8002a14:	4603      	mov	r3, r0
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d001      	beq.n	8002a1e <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8002a1a:	2301      	movs	r3, #1
 8002a1c:	e036      	b.n	8002a8c <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	2220      	movs	r2, #32
 8002a22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	2200      	movs	r2, #0
 8002a2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8002a2e:	2300      	movs	r3, #0
 8002a30:	e02c      	b.n	8002a8c <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	681a      	ldr	r2, [r3, #0]
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a40:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002a4a:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002a4c:	69fb      	ldr	r3, [r7, #28]
 8002a4e:	9300      	str	r3, [sp, #0]
 8002a50:	2319      	movs	r3, #25
 8002a52:	2201      	movs	r2, #1
 8002a54:	490f      	ldr	r1, [pc, #60]	; (8002a94 <HAL_I2C_IsDeviceReady+0x254>)
 8002a56:	68f8      	ldr	r0, [r7, #12]
 8002a58:	f000 f8a2 	bl	8002ba0 <I2C_WaitOnFlagUntilTimeout>
 8002a5c:	4603      	mov	r3, r0
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d001      	beq.n	8002a66 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8002a62:	2301      	movs	r3, #1
 8002a64:	e012      	b.n	8002a8c <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8002a66:	69bb      	ldr	r3, [r7, #24]
 8002a68:	3301      	adds	r3, #1
 8002a6a:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8002a6c:	69ba      	ldr	r2, [r7, #24]
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	429a      	cmp	r2, r3
 8002a72:	f4ff af32 	bcc.w	80028da <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	2220      	movs	r2, #32
 8002a7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	2200      	movs	r2, #0
 8002a82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002a86:	2301      	movs	r3, #1
 8002a88:	e000      	b.n	8002a8c <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8002a8a:	2302      	movs	r3, #2
  }
}
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	3720      	adds	r7, #32
 8002a90:	46bd      	mov	sp, r7
 8002a92:	bd80      	pop	{r7, pc}
 8002a94:	00100002 	.word	0x00100002
 8002a98:	ffff0000 	.word	0xffff0000

08002a9c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b088      	sub	sp, #32
 8002aa0:	af02      	add	r7, sp, #8
 8002aa2:	60f8      	str	r0, [r7, #12]
 8002aa4:	607a      	str	r2, [r7, #4]
 8002aa6:	603b      	str	r3, [r7, #0]
 8002aa8:	460b      	mov	r3, r1
 8002aaa:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ab0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002ab2:	697b      	ldr	r3, [r7, #20]
 8002ab4:	2b08      	cmp	r3, #8
 8002ab6:	d006      	beq.n	8002ac6 <I2C_MasterRequestWrite+0x2a>
 8002ab8:	697b      	ldr	r3, [r7, #20]
 8002aba:	2b01      	cmp	r3, #1
 8002abc:	d003      	beq.n	8002ac6 <I2C_MasterRequestWrite+0x2a>
 8002abe:	697b      	ldr	r3, [r7, #20]
 8002ac0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002ac4:	d108      	bne.n	8002ad8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	681a      	ldr	r2, [r3, #0]
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002ad4:	601a      	str	r2, [r3, #0]
 8002ad6:	e00b      	b.n	8002af0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002adc:	2b12      	cmp	r3, #18
 8002ade:	d107      	bne.n	8002af0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	681a      	ldr	r2, [r3, #0]
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002aee:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	9300      	str	r3, [sp, #0]
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2200      	movs	r2, #0
 8002af8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002afc:	68f8      	ldr	r0, [r7, #12]
 8002afe:	f000 f84f 	bl	8002ba0 <I2C_WaitOnFlagUntilTimeout>
 8002b02:	4603      	mov	r3, r0
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d00d      	beq.n	8002b24 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b12:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002b16:	d103      	bne.n	8002b20 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002b1e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002b20:	2303      	movs	r3, #3
 8002b22:	e035      	b.n	8002b90 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	691b      	ldr	r3, [r3, #16]
 8002b28:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002b2c:	d108      	bne.n	8002b40 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002b2e:	897b      	ldrh	r3, [r7, #10]
 8002b30:	b2db      	uxtb	r3, r3
 8002b32:	461a      	mov	r2, r3
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002b3c:	611a      	str	r2, [r3, #16]
 8002b3e:	e01b      	b.n	8002b78 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002b40:	897b      	ldrh	r3, [r7, #10]
 8002b42:	11db      	asrs	r3, r3, #7
 8002b44:	b2db      	uxtb	r3, r3
 8002b46:	f003 0306 	and.w	r3, r3, #6
 8002b4a:	b2db      	uxtb	r3, r3
 8002b4c:	f063 030f 	orn	r3, r3, #15
 8002b50:	b2da      	uxtb	r2, r3
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	687a      	ldr	r2, [r7, #4]
 8002b5c:	490e      	ldr	r1, [pc, #56]	; (8002b98 <I2C_MasterRequestWrite+0xfc>)
 8002b5e:	68f8      	ldr	r0, [r7, #12]
 8002b60:	f000 f875 	bl	8002c4e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002b64:	4603      	mov	r3, r0
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d001      	beq.n	8002b6e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002b6a:	2301      	movs	r3, #1
 8002b6c:	e010      	b.n	8002b90 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002b6e:	897b      	ldrh	r3, [r7, #10]
 8002b70:	b2da      	uxtb	r2, r3
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	687a      	ldr	r2, [r7, #4]
 8002b7c:	4907      	ldr	r1, [pc, #28]	; (8002b9c <I2C_MasterRequestWrite+0x100>)
 8002b7e:	68f8      	ldr	r0, [r7, #12]
 8002b80:	f000 f865 	bl	8002c4e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002b84:	4603      	mov	r3, r0
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d001      	beq.n	8002b8e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002b8a:	2301      	movs	r3, #1
 8002b8c:	e000      	b.n	8002b90 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002b8e:	2300      	movs	r3, #0
}
 8002b90:	4618      	mov	r0, r3
 8002b92:	3718      	adds	r7, #24
 8002b94:	46bd      	mov	sp, r7
 8002b96:	bd80      	pop	{r7, pc}
 8002b98:	00010008 	.word	0x00010008
 8002b9c:	00010002 	.word	0x00010002

08002ba0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b084      	sub	sp, #16
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	60f8      	str	r0, [r7, #12]
 8002ba8:	60b9      	str	r1, [r7, #8]
 8002baa:	603b      	str	r3, [r7, #0]
 8002bac:	4613      	mov	r3, r2
 8002bae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002bb0:	e025      	b.n	8002bfe <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002bb2:	683b      	ldr	r3, [r7, #0]
 8002bb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bb8:	d021      	beq.n	8002bfe <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002bba:	f7ff f923 	bl	8001e04 <HAL_GetTick>
 8002bbe:	4602      	mov	r2, r0
 8002bc0:	69bb      	ldr	r3, [r7, #24]
 8002bc2:	1ad3      	subs	r3, r2, r3
 8002bc4:	683a      	ldr	r2, [r7, #0]
 8002bc6:	429a      	cmp	r2, r3
 8002bc8:	d302      	bcc.n	8002bd0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002bca:	683b      	ldr	r3, [r7, #0]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d116      	bne.n	8002bfe <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	2220      	movs	r2, #32
 8002bda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	2200      	movs	r2, #0
 8002be2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bea:	f043 0220 	orr.w	r2, r3, #32
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002bfa:	2301      	movs	r3, #1
 8002bfc:	e023      	b.n	8002c46 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002bfe:	68bb      	ldr	r3, [r7, #8]
 8002c00:	0c1b      	lsrs	r3, r3, #16
 8002c02:	b2db      	uxtb	r3, r3
 8002c04:	2b01      	cmp	r3, #1
 8002c06:	d10d      	bne.n	8002c24 <I2C_WaitOnFlagUntilTimeout+0x84>
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	695b      	ldr	r3, [r3, #20]
 8002c0e:	43da      	mvns	r2, r3
 8002c10:	68bb      	ldr	r3, [r7, #8]
 8002c12:	4013      	ands	r3, r2
 8002c14:	b29b      	uxth	r3, r3
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	bf0c      	ite	eq
 8002c1a:	2301      	moveq	r3, #1
 8002c1c:	2300      	movne	r3, #0
 8002c1e:	b2db      	uxtb	r3, r3
 8002c20:	461a      	mov	r2, r3
 8002c22:	e00c      	b.n	8002c3e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	699b      	ldr	r3, [r3, #24]
 8002c2a:	43da      	mvns	r2, r3
 8002c2c:	68bb      	ldr	r3, [r7, #8]
 8002c2e:	4013      	ands	r3, r2
 8002c30:	b29b      	uxth	r3, r3
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	bf0c      	ite	eq
 8002c36:	2301      	moveq	r3, #1
 8002c38:	2300      	movne	r3, #0
 8002c3a:	b2db      	uxtb	r3, r3
 8002c3c:	461a      	mov	r2, r3
 8002c3e:	79fb      	ldrb	r3, [r7, #7]
 8002c40:	429a      	cmp	r2, r3
 8002c42:	d0b6      	beq.n	8002bb2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002c44:	2300      	movs	r3, #0
}
 8002c46:	4618      	mov	r0, r3
 8002c48:	3710      	adds	r7, #16
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	bd80      	pop	{r7, pc}

08002c4e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002c4e:	b580      	push	{r7, lr}
 8002c50:	b084      	sub	sp, #16
 8002c52:	af00      	add	r7, sp, #0
 8002c54:	60f8      	str	r0, [r7, #12]
 8002c56:	60b9      	str	r1, [r7, #8]
 8002c58:	607a      	str	r2, [r7, #4]
 8002c5a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002c5c:	e051      	b.n	8002d02 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	695b      	ldr	r3, [r3, #20]
 8002c64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c68:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002c6c:	d123      	bne.n	8002cb6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	681a      	ldr	r2, [r3, #0]
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c7c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002c86:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	2220      	movs	r2, #32
 8002c92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	2200      	movs	r2, #0
 8002c9a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ca2:	f043 0204 	orr.w	r2, r3, #4
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	2200      	movs	r2, #0
 8002cae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002cb2:	2301      	movs	r3, #1
 8002cb4:	e046      	b.n	8002d44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cbc:	d021      	beq.n	8002d02 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002cbe:	f7ff f8a1 	bl	8001e04 <HAL_GetTick>
 8002cc2:	4602      	mov	r2, r0
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	1ad3      	subs	r3, r2, r3
 8002cc8:	687a      	ldr	r2, [r7, #4]
 8002cca:	429a      	cmp	r2, r3
 8002ccc:	d302      	bcc.n	8002cd4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d116      	bne.n	8002d02 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	2220      	movs	r2, #32
 8002cde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cee:	f043 0220 	orr.w	r2, r3, #32
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002cfe:	2301      	movs	r3, #1
 8002d00:	e020      	b.n	8002d44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002d02:	68bb      	ldr	r3, [r7, #8]
 8002d04:	0c1b      	lsrs	r3, r3, #16
 8002d06:	b2db      	uxtb	r3, r3
 8002d08:	2b01      	cmp	r3, #1
 8002d0a:	d10c      	bne.n	8002d26 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	695b      	ldr	r3, [r3, #20]
 8002d12:	43da      	mvns	r2, r3
 8002d14:	68bb      	ldr	r3, [r7, #8]
 8002d16:	4013      	ands	r3, r2
 8002d18:	b29b      	uxth	r3, r3
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	bf14      	ite	ne
 8002d1e:	2301      	movne	r3, #1
 8002d20:	2300      	moveq	r3, #0
 8002d22:	b2db      	uxtb	r3, r3
 8002d24:	e00b      	b.n	8002d3e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	699b      	ldr	r3, [r3, #24]
 8002d2c:	43da      	mvns	r2, r3
 8002d2e:	68bb      	ldr	r3, [r7, #8]
 8002d30:	4013      	ands	r3, r2
 8002d32:	b29b      	uxth	r3, r3
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	bf14      	ite	ne
 8002d38:	2301      	movne	r3, #1
 8002d3a:	2300      	moveq	r3, #0
 8002d3c:	b2db      	uxtb	r3, r3
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d18d      	bne.n	8002c5e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8002d42:	2300      	movs	r3, #0
}
 8002d44:	4618      	mov	r0, r3
 8002d46:	3710      	adds	r7, #16
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	bd80      	pop	{r7, pc}

08002d4c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b084      	sub	sp, #16
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	60f8      	str	r0, [r7, #12]
 8002d54:	60b9      	str	r1, [r7, #8]
 8002d56:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002d58:	e02d      	b.n	8002db6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002d5a:	68f8      	ldr	r0, [r7, #12]
 8002d5c:	f000 f878 	bl	8002e50 <I2C_IsAcknowledgeFailed>
 8002d60:	4603      	mov	r3, r0
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d001      	beq.n	8002d6a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002d66:	2301      	movs	r3, #1
 8002d68:	e02d      	b.n	8002dc6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d6a:	68bb      	ldr	r3, [r7, #8]
 8002d6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d70:	d021      	beq.n	8002db6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d72:	f7ff f847 	bl	8001e04 <HAL_GetTick>
 8002d76:	4602      	mov	r2, r0
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	1ad3      	subs	r3, r2, r3
 8002d7c:	68ba      	ldr	r2, [r7, #8]
 8002d7e:	429a      	cmp	r2, r3
 8002d80:	d302      	bcc.n	8002d88 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002d82:	68bb      	ldr	r3, [r7, #8]
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d116      	bne.n	8002db6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	2220      	movs	r2, #32
 8002d92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	2200      	movs	r2, #0
 8002d9a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002da2:	f043 0220 	orr.w	r2, r3, #32
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	2200      	movs	r2, #0
 8002dae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002db2:	2301      	movs	r3, #1
 8002db4:	e007      	b.n	8002dc6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	695b      	ldr	r3, [r3, #20]
 8002dbc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002dc0:	2b80      	cmp	r3, #128	; 0x80
 8002dc2:	d1ca      	bne.n	8002d5a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002dc4:	2300      	movs	r3, #0
}
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	3710      	adds	r7, #16
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	bd80      	pop	{r7, pc}

08002dce <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002dce:	b580      	push	{r7, lr}
 8002dd0:	b084      	sub	sp, #16
 8002dd2:	af00      	add	r7, sp, #0
 8002dd4:	60f8      	str	r0, [r7, #12]
 8002dd6:	60b9      	str	r1, [r7, #8]
 8002dd8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002dda:	e02d      	b.n	8002e38 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002ddc:	68f8      	ldr	r0, [r7, #12]
 8002dde:	f000 f837 	bl	8002e50 <I2C_IsAcknowledgeFailed>
 8002de2:	4603      	mov	r3, r0
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d001      	beq.n	8002dec <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002de8:	2301      	movs	r3, #1
 8002dea:	e02d      	b.n	8002e48 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002dec:	68bb      	ldr	r3, [r7, #8]
 8002dee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002df2:	d021      	beq.n	8002e38 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002df4:	f7ff f806 	bl	8001e04 <HAL_GetTick>
 8002df8:	4602      	mov	r2, r0
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	1ad3      	subs	r3, r2, r3
 8002dfe:	68ba      	ldr	r2, [r7, #8]
 8002e00:	429a      	cmp	r2, r3
 8002e02:	d302      	bcc.n	8002e0a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002e04:	68bb      	ldr	r3, [r7, #8]
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d116      	bne.n	8002e38 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	2220      	movs	r2, #32
 8002e14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e24:	f043 0220 	orr.w	r2, r3, #32
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	2200      	movs	r2, #0
 8002e30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002e34:	2301      	movs	r3, #1
 8002e36:	e007      	b.n	8002e48 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	695b      	ldr	r3, [r3, #20]
 8002e3e:	f003 0304 	and.w	r3, r3, #4
 8002e42:	2b04      	cmp	r3, #4
 8002e44:	d1ca      	bne.n	8002ddc <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002e46:	2300      	movs	r3, #0
}
 8002e48:	4618      	mov	r0, r3
 8002e4a:	3710      	adds	r7, #16
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	bd80      	pop	{r7, pc}

08002e50 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002e50:	b480      	push	{r7}
 8002e52:	b083      	sub	sp, #12
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	695b      	ldr	r3, [r3, #20]
 8002e5e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e62:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e66:	d11b      	bne.n	8002ea0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002e70:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	2200      	movs	r2, #0
 8002e76:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2220      	movs	r2, #32
 8002e7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2200      	movs	r2, #0
 8002e84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e8c:	f043 0204 	orr.w	r2, r3, #4
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	2200      	movs	r2, #0
 8002e98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002e9c:	2301      	movs	r3, #1
 8002e9e:	e000      	b.n	8002ea2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002ea0:	2300      	movs	r3, #0
}
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	370c      	adds	r7, #12
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eac:	4770      	bx	lr
	...

08002eb0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b084      	sub	sp, #16
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
 8002eb8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d101      	bne.n	8002ec4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ec0:	2301      	movs	r3, #1
 8002ec2:	e0cc      	b.n	800305e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002ec4:	4b68      	ldr	r3, [pc, #416]	; (8003068 <HAL_RCC_ClockConfig+0x1b8>)
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f003 030f 	and.w	r3, r3, #15
 8002ecc:	683a      	ldr	r2, [r7, #0]
 8002ece:	429a      	cmp	r2, r3
 8002ed0:	d90c      	bls.n	8002eec <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ed2:	4b65      	ldr	r3, [pc, #404]	; (8003068 <HAL_RCC_ClockConfig+0x1b8>)
 8002ed4:	683a      	ldr	r2, [r7, #0]
 8002ed6:	b2d2      	uxtb	r2, r2
 8002ed8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002eda:	4b63      	ldr	r3, [pc, #396]	; (8003068 <HAL_RCC_ClockConfig+0x1b8>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f003 030f 	and.w	r3, r3, #15
 8002ee2:	683a      	ldr	r2, [r7, #0]
 8002ee4:	429a      	cmp	r2, r3
 8002ee6:	d001      	beq.n	8002eec <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002ee8:	2301      	movs	r3, #1
 8002eea:	e0b8      	b.n	800305e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f003 0302 	and.w	r3, r3, #2
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d020      	beq.n	8002f3a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f003 0304 	and.w	r3, r3, #4
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d005      	beq.n	8002f10 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002f04:	4b59      	ldr	r3, [pc, #356]	; (800306c <HAL_RCC_ClockConfig+0x1bc>)
 8002f06:	689b      	ldr	r3, [r3, #8]
 8002f08:	4a58      	ldr	r2, [pc, #352]	; (800306c <HAL_RCC_ClockConfig+0x1bc>)
 8002f0a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002f0e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f003 0308 	and.w	r3, r3, #8
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d005      	beq.n	8002f28 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002f1c:	4b53      	ldr	r3, [pc, #332]	; (800306c <HAL_RCC_ClockConfig+0x1bc>)
 8002f1e:	689b      	ldr	r3, [r3, #8]
 8002f20:	4a52      	ldr	r2, [pc, #328]	; (800306c <HAL_RCC_ClockConfig+0x1bc>)
 8002f22:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002f26:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f28:	4b50      	ldr	r3, [pc, #320]	; (800306c <HAL_RCC_ClockConfig+0x1bc>)
 8002f2a:	689b      	ldr	r3, [r3, #8]
 8002f2c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	689b      	ldr	r3, [r3, #8]
 8002f34:	494d      	ldr	r1, [pc, #308]	; (800306c <HAL_RCC_ClockConfig+0x1bc>)
 8002f36:	4313      	orrs	r3, r2
 8002f38:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f003 0301 	and.w	r3, r3, #1
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d044      	beq.n	8002fd0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	685b      	ldr	r3, [r3, #4]
 8002f4a:	2b01      	cmp	r3, #1
 8002f4c:	d107      	bne.n	8002f5e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f4e:	4b47      	ldr	r3, [pc, #284]	; (800306c <HAL_RCC_ClockConfig+0x1bc>)
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d119      	bne.n	8002f8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f5a:	2301      	movs	r3, #1
 8002f5c:	e07f      	b.n	800305e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	685b      	ldr	r3, [r3, #4]
 8002f62:	2b02      	cmp	r3, #2
 8002f64:	d003      	beq.n	8002f6e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f6a:	2b03      	cmp	r3, #3
 8002f6c:	d107      	bne.n	8002f7e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f6e:	4b3f      	ldr	r3, [pc, #252]	; (800306c <HAL_RCC_ClockConfig+0x1bc>)
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d109      	bne.n	8002f8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f7a:	2301      	movs	r3, #1
 8002f7c:	e06f      	b.n	800305e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f7e:	4b3b      	ldr	r3, [pc, #236]	; (800306c <HAL_RCC_ClockConfig+0x1bc>)
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f003 0302 	and.w	r3, r3, #2
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d101      	bne.n	8002f8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f8a:	2301      	movs	r3, #1
 8002f8c:	e067      	b.n	800305e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002f8e:	4b37      	ldr	r3, [pc, #220]	; (800306c <HAL_RCC_ClockConfig+0x1bc>)
 8002f90:	689b      	ldr	r3, [r3, #8]
 8002f92:	f023 0203 	bic.w	r2, r3, #3
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	685b      	ldr	r3, [r3, #4]
 8002f9a:	4934      	ldr	r1, [pc, #208]	; (800306c <HAL_RCC_ClockConfig+0x1bc>)
 8002f9c:	4313      	orrs	r3, r2
 8002f9e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002fa0:	f7fe ff30 	bl	8001e04 <HAL_GetTick>
 8002fa4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fa6:	e00a      	b.n	8002fbe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fa8:	f7fe ff2c 	bl	8001e04 <HAL_GetTick>
 8002fac:	4602      	mov	r2, r0
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	1ad3      	subs	r3, r2, r3
 8002fb2:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fb6:	4293      	cmp	r3, r2
 8002fb8:	d901      	bls.n	8002fbe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002fba:	2303      	movs	r3, #3
 8002fbc:	e04f      	b.n	800305e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fbe:	4b2b      	ldr	r3, [pc, #172]	; (800306c <HAL_RCC_ClockConfig+0x1bc>)
 8002fc0:	689b      	ldr	r3, [r3, #8]
 8002fc2:	f003 020c 	and.w	r2, r3, #12
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	685b      	ldr	r3, [r3, #4]
 8002fca:	009b      	lsls	r3, r3, #2
 8002fcc:	429a      	cmp	r2, r3
 8002fce:	d1eb      	bne.n	8002fa8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002fd0:	4b25      	ldr	r3, [pc, #148]	; (8003068 <HAL_RCC_ClockConfig+0x1b8>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f003 030f 	and.w	r3, r3, #15
 8002fd8:	683a      	ldr	r2, [r7, #0]
 8002fda:	429a      	cmp	r2, r3
 8002fdc:	d20c      	bcs.n	8002ff8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fde:	4b22      	ldr	r3, [pc, #136]	; (8003068 <HAL_RCC_ClockConfig+0x1b8>)
 8002fe0:	683a      	ldr	r2, [r7, #0]
 8002fe2:	b2d2      	uxtb	r2, r2
 8002fe4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fe6:	4b20      	ldr	r3, [pc, #128]	; (8003068 <HAL_RCC_ClockConfig+0x1b8>)
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f003 030f 	and.w	r3, r3, #15
 8002fee:	683a      	ldr	r2, [r7, #0]
 8002ff0:	429a      	cmp	r2, r3
 8002ff2:	d001      	beq.n	8002ff8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002ff4:	2301      	movs	r3, #1
 8002ff6:	e032      	b.n	800305e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f003 0304 	and.w	r3, r3, #4
 8003000:	2b00      	cmp	r3, #0
 8003002:	d008      	beq.n	8003016 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003004:	4b19      	ldr	r3, [pc, #100]	; (800306c <HAL_RCC_ClockConfig+0x1bc>)
 8003006:	689b      	ldr	r3, [r3, #8]
 8003008:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	68db      	ldr	r3, [r3, #12]
 8003010:	4916      	ldr	r1, [pc, #88]	; (800306c <HAL_RCC_ClockConfig+0x1bc>)
 8003012:	4313      	orrs	r3, r2
 8003014:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f003 0308 	and.w	r3, r3, #8
 800301e:	2b00      	cmp	r3, #0
 8003020:	d009      	beq.n	8003036 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003022:	4b12      	ldr	r3, [pc, #72]	; (800306c <HAL_RCC_ClockConfig+0x1bc>)
 8003024:	689b      	ldr	r3, [r3, #8]
 8003026:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	691b      	ldr	r3, [r3, #16]
 800302e:	00db      	lsls	r3, r3, #3
 8003030:	490e      	ldr	r1, [pc, #56]	; (800306c <HAL_RCC_ClockConfig+0x1bc>)
 8003032:	4313      	orrs	r3, r2
 8003034:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003036:	f000 f841 	bl	80030bc <HAL_RCC_GetSysClockFreq>
 800303a:	4602      	mov	r2, r0
 800303c:	4b0b      	ldr	r3, [pc, #44]	; (800306c <HAL_RCC_ClockConfig+0x1bc>)
 800303e:	689b      	ldr	r3, [r3, #8]
 8003040:	091b      	lsrs	r3, r3, #4
 8003042:	f003 030f 	and.w	r3, r3, #15
 8003046:	490a      	ldr	r1, [pc, #40]	; (8003070 <HAL_RCC_ClockConfig+0x1c0>)
 8003048:	5ccb      	ldrb	r3, [r1, r3]
 800304a:	fa22 f303 	lsr.w	r3, r2, r3
 800304e:	4a09      	ldr	r2, [pc, #36]	; (8003074 <HAL_RCC_ClockConfig+0x1c4>)
 8003050:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003052:	4b09      	ldr	r3, [pc, #36]	; (8003078 <HAL_RCC_ClockConfig+0x1c8>)
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	4618      	mov	r0, r3
 8003058:	f7fe fe90 	bl	8001d7c <HAL_InitTick>

  return HAL_OK;
 800305c:	2300      	movs	r3, #0
}
 800305e:	4618      	mov	r0, r3
 8003060:	3710      	adds	r7, #16
 8003062:	46bd      	mov	sp, r7
 8003064:	bd80      	pop	{r7, pc}
 8003066:	bf00      	nop
 8003068:	40023c00 	.word	0x40023c00
 800306c:	40023800 	.word	0x40023800
 8003070:	08009558 	.word	0x08009558
 8003074:	20000008 	.word	0x20000008
 8003078:	2000000c 	.word	0x2000000c

0800307c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800307c:	b480      	push	{r7}
 800307e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003080:	4b03      	ldr	r3, [pc, #12]	; (8003090 <HAL_RCC_GetHCLKFreq+0x14>)
 8003082:	681b      	ldr	r3, [r3, #0]
}
 8003084:	4618      	mov	r0, r3
 8003086:	46bd      	mov	sp, r7
 8003088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308c:	4770      	bx	lr
 800308e:	bf00      	nop
 8003090:	20000008 	.word	0x20000008

08003094 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003094:	b580      	push	{r7, lr}
 8003096:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003098:	f7ff fff0 	bl	800307c <HAL_RCC_GetHCLKFreq>
 800309c:	4602      	mov	r2, r0
 800309e:	4b05      	ldr	r3, [pc, #20]	; (80030b4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80030a0:	689b      	ldr	r3, [r3, #8]
 80030a2:	0a9b      	lsrs	r3, r3, #10
 80030a4:	f003 0307 	and.w	r3, r3, #7
 80030a8:	4903      	ldr	r1, [pc, #12]	; (80030b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80030aa:	5ccb      	ldrb	r3, [r1, r3]
 80030ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80030b0:	4618      	mov	r0, r3
 80030b2:	bd80      	pop	{r7, pc}
 80030b4:	40023800 	.word	0x40023800
 80030b8:	08009568 	.word	0x08009568

080030bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80030bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80030c0:	b0a6      	sub	sp, #152	; 0x98
 80030c2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80030c4:	2300      	movs	r3, #0
 80030c6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t pllvco = 0U;
 80030ca:	2300      	movs	r3, #0
 80030cc:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t pllp = 0U;
 80030d0:	2300      	movs	r3, #0
 80030d2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  uint32_t pllr = 0U;
 80030d6:	2300      	movs	r3, #0
 80030d8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  uint32_t sysclockfreq = 0U;
 80030dc:	2300      	movs	r3, #0
 80030de:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80030e2:	4bc8      	ldr	r3, [pc, #800]	; (8003404 <HAL_RCC_GetSysClockFreq+0x348>)
 80030e4:	689b      	ldr	r3, [r3, #8]
 80030e6:	f003 030c 	and.w	r3, r3, #12
 80030ea:	2b0c      	cmp	r3, #12
 80030ec:	f200 817e 	bhi.w	80033ec <HAL_RCC_GetSysClockFreq+0x330>
 80030f0:	a201      	add	r2, pc, #4	; (adr r2, 80030f8 <HAL_RCC_GetSysClockFreq+0x3c>)
 80030f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030f6:	bf00      	nop
 80030f8:	0800312d 	.word	0x0800312d
 80030fc:	080033ed 	.word	0x080033ed
 8003100:	080033ed 	.word	0x080033ed
 8003104:	080033ed 	.word	0x080033ed
 8003108:	08003135 	.word	0x08003135
 800310c:	080033ed 	.word	0x080033ed
 8003110:	080033ed 	.word	0x080033ed
 8003114:	080033ed 	.word	0x080033ed
 8003118:	0800313d 	.word	0x0800313d
 800311c:	080033ed 	.word	0x080033ed
 8003120:	080033ed 	.word	0x080033ed
 8003124:	080033ed 	.word	0x080033ed
 8003128:	080032a7 	.word	0x080032a7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800312c:	4bb6      	ldr	r3, [pc, #728]	; (8003408 <HAL_RCC_GetSysClockFreq+0x34c>)
 800312e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
       break;
 8003132:	e15f      	b.n	80033f4 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003134:	4bb5      	ldr	r3, [pc, #724]	; (800340c <HAL_RCC_GetSysClockFreq+0x350>)
 8003136:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 800313a:	e15b      	b.n	80033f4 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800313c:	4bb1      	ldr	r3, [pc, #708]	; (8003404 <HAL_RCC_GetSysClockFreq+0x348>)
 800313e:	685b      	ldr	r3, [r3, #4]
 8003140:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003144:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003148:	4bae      	ldr	r3, [pc, #696]	; (8003404 <HAL_RCC_GetSysClockFreq+0x348>)
 800314a:	685b      	ldr	r3, [r3, #4]
 800314c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003150:	2b00      	cmp	r3, #0
 8003152:	d031      	beq.n	80031b8 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003154:	4bab      	ldr	r3, [pc, #684]	; (8003404 <HAL_RCC_GetSysClockFreq+0x348>)
 8003156:	685b      	ldr	r3, [r3, #4]
 8003158:	099b      	lsrs	r3, r3, #6
 800315a:	2200      	movs	r2, #0
 800315c:	66bb      	str	r3, [r7, #104]	; 0x68
 800315e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003160:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003162:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003166:	663b      	str	r3, [r7, #96]	; 0x60
 8003168:	2300      	movs	r3, #0
 800316a:	667b      	str	r3, [r7, #100]	; 0x64
 800316c:	4ba7      	ldr	r3, [pc, #668]	; (800340c <HAL_RCC_GetSysClockFreq+0x350>)
 800316e:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8003172:	462a      	mov	r2, r5
 8003174:	fb03 f202 	mul.w	r2, r3, r2
 8003178:	2300      	movs	r3, #0
 800317a:	4621      	mov	r1, r4
 800317c:	fb01 f303 	mul.w	r3, r1, r3
 8003180:	4413      	add	r3, r2
 8003182:	4aa2      	ldr	r2, [pc, #648]	; (800340c <HAL_RCC_GetSysClockFreq+0x350>)
 8003184:	4621      	mov	r1, r4
 8003186:	fba1 1202 	umull	r1, r2, r1, r2
 800318a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800318c:	460a      	mov	r2, r1
 800318e:	67ba      	str	r2, [r7, #120]	; 0x78
 8003190:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8003192:	4413      	add	r3, r2
 8003194:	67fb      	str	r3, [r7, #124]	; 0x7c
 8003196:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800319a:	2200      	movs	r2, #0
 800319c:	65bb      	str	r3, [r7, #88]	; 0x58
 800319e:	65fa      	str	r2, [r7, #92]	; 0x5c
 80031a0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80031a4:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 80031a8:	f7fd fd8e 	bl	8000cc8 <__aeabi_uldivmod>
 80031ac:	4602      	mov	r2, r0
 80031ae:	460b      	mov	r3, r1
 80031b0:	4613      	mov	r3, r2
 80031b2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80031b6:	e064      	b.n	8003282 <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80031b8:	4b92      	ldr	r3, [pc, #584]	; (8003404 <HAL_RCC_GetSysClockFreq+0x348>)
 80031ba:	685b      	ldr	r3, [r3, #4]
 80031bc:	099b      	lsrs	r3, r3, #6
 80031be:	2200      	movs	r2, #0
 80031c0:	653b      	str	r3, [r7, #80]	; 0x50
 80031c2:	657a      	str	r2, [r7, #84]	; 0x54
 80031c4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80031c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80031ca:	64bb      	str	r3, [r7, #72]	; 0x48
 80031cc:	2300      	movs	r3, #0
 80031ce:	64fb      	str	r3, [r7, #76]	; 0x4c
 80031d0:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 80031d4:	4622      	mov	r2, r4
 80031d6:	462b      	mov	r3, r5
 80031d8:	f04f 0000 	mov.w	r0, #0
 80031dc:	f04f 0100 	mov.w	r1, #0
 80031e0:	0159      	lsls	r1, r3, #5
 80031e2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80031e6:	0150      	lsls	r0, r2, #5
 80031e8:	4602      	mov	r2, r0
 80031ea:	460b      	mov	r3, r1
 80031ec:	4621      	mov	r1, r4
 80031ee:	1a51      	subs	r1, r2, r1
 80031f0:	6139      	str	r1, [r7, #16]
 80031f2:	4629      	mov	r1, r5
 80031f4:	eb63 0301 	sbc.w	r3, r3, r1
 80031f8:	617b      	str	r3, [r7, #20]
 80031fa:	f04f 0200 	mov.w	r2, #0
 80031fe:	f04f 0300 	mov.w	r3, #0
 8003202:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003206:	4659      	mov	r1, fp
 8003208:	018b      	lsls	r3, r1, #6
 800320a:	4651      	mov	r1, sl
 800320c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003210:	4651      	mov	r1, sl
 8003212:	018a      	lsls	r2, r1, #6
 8003214:	4651      	mov	r1, sl
 8003216:	ebb2 0801 	subs.w	r8, r2, r1
 800321a:	4659      	mov	r1, fp
 800321c:	eb63 0901 	sbc.w	r9, r3, r1
 8003220:	f04f 0200 	mov.w	r2, #0
 8003224:	f04f 0300 	mov.w	r3, #0
 8003228:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800322c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003230:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003234:	4690      	mov	r8, r2
 8003236:	4699      	mov	r9, r3
 8003238:	4623      	mov	r3, r4
 800323a:	eb18 0303 	adds.w	r3, r8, r3
 800323e:	60bb      	str	r3, [r7, #8]
 8003240:	462b      	mov	r3, r5
 8003242:	eb49 0303 	adc.w	r3, r9, r3
 8003246:	60fb      	str	r3, [r7, #12]
 8003248:	f04f 0200 	mov.w	r2, #0
 800324c:	f04f 0300 	mov.w	r3, #0
 8003250:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003254:	4629      	mov	r1, r5
 8003256:	028b      	lsls	r3, r1, #10
 8003258:	4621      	mov	r1, r4
 800325a:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800325e:	4621      	mov	r1, r4
 8003260:	028a      	lsls	r2, r1, #10
 8003262:	4610      	mov	r0, r2
 8003264:	4619      	mov	r1, r3
 8003266:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800326a:	2200      	movs	r2, #0
 800326c:	643b      	str	r3, [r7, #64]	; 0x40
 800326e:	647a      	str	r2, [r7, #68]	; 0x44
 8003270:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003274:	f7fd fd28 	bl	8000cc8 <__aeabi_uldivmod>
 8003278:	4602      	mov	r2, r0
 800327a:	460b      	mov	r3, r1
 800327c:	4613      	mov	r3, r2
 800327e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003282:	4b60      	ldr	r3, [pc, #384]	; (8003404 <HAL_RCC_GetSysClockFreq+0x348>)
 8003284:	685b      	ldr	r3, [r3, #4]
 8003286:	0c1b      	lsrs	r3, r3, #16
 8003288:	f003 0303 	and.w	r3, r3, #3
 800328c:	3301      	adds	r3, #1
 800328e:	005b      	lsls	r3, r3, #1
 8003290:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      sysclockfreq = pllvco/pllp;
 8003294:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003298:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800329c:	fbb2 f3f3 	udiv	r3, r2, r3
 80032a0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 80032a4:	e0a6      	b.n	80033f4 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80032a6:	4b57      	ldr	r3, [pc, #348]	; (8003404 <HAL_RCC_GetSysClockFreq+0x348>)
 80032a8:	685b      	ldr	r3, [r3, #4]
 80032aa:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80032ae:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80032b2:	4b54      	ldr	r3, [pc, #336]	; (8003404 <HAL_RCC_GetSysClockFreq+0x348>)
 80032b4:	685b      	ldr	r3, [r3, #4]
 80032b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d02a      	beq.n	8003314 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80032be:	4b51      	ldr	r3, [pc, #324]	; (8003404 <HAL_RCC_GetSysClockFreq+0x348>)
 80032c0:	685b      	ldr	r3, [r3, #4]
 80032c2:	099b      	lsrs	r3, r3, #6
 80032c4:	2200      	movs	r2, #0
 80032c6:	63bb      	str	r3, [r7, #56]	; 0x38
 80032c8:	63fa      	str	r2, [r7, #60]	; 0x3c
 80032ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032cc:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80032d0:	2100      	movs	r1, #0
 80032d2:	4b4e      	ldr	r3, [pc, #312]	; (800340c <HAL_RCC_GetSysClockFreq+0x350>)
 80032d4:	fb03 f201 	mul.w	r2, r3, r1
 80032d8:	2300      	movs	r3, #0
 80032da:	fb00 f303 	mul.w	r3, r0, r3
 80032de:	4413      	add	r3, r2
 80032e0:	4a4a      	ldr	r2, [pc, #296]	; (800340c <HAL_RCC_GetSysClockFreq+0x350>)
 80032e2:	fba0 1202 	umull	r1, r2, r0, r2
 80032e6:	677a      	str	r2, [r7, #116]	; 0x74
 80032e8:	460a      	mov	r2, r1
 80032ea:	673a      	str	r2, [r7, #112]	; 0x70
 80032ec:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80032ee:	4413      	add	r3, r2
 80032f0:	677b      	str	r3, [r7, #116]	; 0x74
 80032f2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80032f6:	2200      	movs	r2, #0
 80032f8:	633b      	str	r3, [r7, #48]	; 0x30
 80032fa:	637a      	str	r2, [r7, #52]	; 0x34
 80032fc:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003300:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8003304:	f7fd fce0 	bl	8000cc8 <__aeabi_uldivmod>
 8003308:	4602      	mov	r2, r0
 800330a:	460b      	mov	r3, r1
 800330c:	4613      	mov	r3, r2
 800330e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8003312:	e05b      	b.n	80033cc <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003314:	4b3b      	ldr	r3, [pc, #236]	; (8003404 <HAL_RCC_GetSysClockFreq+0x348>)
 8003316:	685b      	ldr	r3, [r3, #4]
 8003318:	099b      	lsrs	r3, r3, #6
 800331a:	2200      	movs	r2, #0
 800331c:	62bb      	str	r3, [r7, #40]	; 0x28
 800331e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003320:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003322:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003326:	623b      	str	r3, [r7, #32]
 8003328:	2300      	movs	r3, #0
 800332a:	627b      	str	r3, [r7, #36]	; 0x24
 800332c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003330:	4642      	mov	r2, r8
 8003332:	464b      	mov	r3, r9
 8003334:	f04f 0000 	mov.w	r0, #0
 8003338:	f04f 0100 	mov.w	r1, #0
 800333c:	0159      	lsls	r1, r3, #5
 800333e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003342:	0150      	lsls	r0, r2, #5
 8003344:	4602      	mov	r2, r0
 8003346:	460b      	mov	r3, r1
 8003348:	4641      	mov	r1, r8
 800334a:	ebb2 0a01 	subs.w	sl, r2, r1
 800334e:	4649      	mov	r1, r9
 8003350:	eb63 0b01 	sbc.w	fp, r3, r1
 8003354:	f04f 0200 	mov.w	r2, #0
 8003358:	f04f 0300 	mov.w	r3, #0
 800335c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003360:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003364:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003368:	ebb2 040a 	subs.w	r4, r2, sl
 800336c:	eb63 050b 	sbc.w	r5, r3, fp
 8003370:	f04f 0200 	mov.w	r2, #0
 8003374:	f04f 0300 	mov.w	r3, #0
 8003378:	00eb      	lsls	r3, r5, #3
 800337a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800337e:	00e2      	lsls	r2, r4, #3
 8003380:	4614      	mov	r4, r2
 8003382:	461d      	mov	r5, r3
 8003384:	4643      	mov	r3, r8
 8003386:	18e3      	adds	r3, r4, r3
 8003388:	603b      	str	r3, [r7, #0]
 800338a:	464b      	mov	r3, r9
 800338c:	eb45 0303 	adc.w	r3, r5, r3
 8003390:	607b      	str	r3, [r7, #4]
 8003392:	f04f 0200 	mov.w	r2, #0
 8003396:	f04f 0300 	mov.w	r3, #0
 800339a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800339e:	4629      	mov	r1, r5
 80033a0:	028b      	lsls	r3, r1, #10
 80033a2:	4621      	mov	r1, r4
 80033a4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80033a8:	4621      	mov	r1, r4
 80033aa:	028a      	lsls	r2, r1, #10
 80033ac:	4610      	mov	r0, r2
 80033ae:	4619      	mov	r1, r3
 80033b0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80033b4:	2200      	movs	r2, #0
 80033b6:	61bb      	str	r3, [r7, #24]
 80033b8:	61fa      	str	r2, [r7, #28]
 80033ba:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80033be:	f7fd fc83 	bl	8000cc8 <__aeabi_uldivmod>
 80033c2:	4602      	mov	r2, r0
 80033c4:	460b      	mov	r3, r1
 80033c6:	4613      	mov	r3, r2
 80033c8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80033cc:	4b0d      	ldr	r3, [pc, #52]	; (8003404 <HAL_RCC_GetSysClockFreq+0x348>)
 80033ce:	685b      	ldr	r3, [r3, #4]
 80033d0:	0f1b      	lsrs	r3, r3, #28
 80033d2:	f003 0307 	and.w	r3, r3, #7
 80033d6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

      sysclockfreq = pllvco/pllr;
 80033da:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80033de:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80033e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80033e6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 80033ea:	e003      	b.n	80033f4 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80033ec:	4b06      	ldr	r3, [pc, #24]	; (8003408 <HAL_RCC_GetSysClockFreq+0x34c>)
 80033ee:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 80033f2:	bf00      	nop
    }
  }
  return sysclockfreq;
 80033f4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
}
 80033f8:	4618      	mov	r0, r3
 80033fa:	3798      	adds	r7, #152	; 0x98
 80033fc:	46bd      	mov	sp, r7
 80033fe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003402:	bf00      	nop
 8003404:	40023800 	.word	0x40023800
 8003408:	00f42400 	.word	0x00f42400
 800340c:	017d7840 	.word	0x017d7840

08003410 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003410:	b580      	push	{r7, lr}
 8003412:	b086      	sub	sp, #24
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2b00      	cmp	r3, #0
 800341c:	d101      	bne.n	8003422 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800341e:	2301      	movs	r3, #1
 8003420:	e28d      	b.n	800393e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f003 0301 	and.w	r3, r3, #1
 800342a:	2b00      	cmp	r3, #0
 800342c:	f000 8083 	beq.w	8003536 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003430:	4b94      	ldr	r3, [pc, #592]	; (8003684 <HAL_RCC_OscConfig+0x274>)
 8003432:	689b      	ldr	r3, [r3, #8]
 8003434:	f003 030c 	and.w	r3, r3, #12
 8003438:	2b04      	cmp	r3, #4
 800343a:	d019      	beq.n	8003470 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800343c:	4b91      	ldr	r3, [pc, #580]	; (8003684 <HAL_RCC_OscConfig+0x274>)
 800343e:	689b      	ldr	r3, [r3, #8]
 8003440:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003444:	2b08      	cmp	r3, #8
 8003446:	d106      	bne.n	8003456 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003448:	4b8e      	ldr	r3, [pc, #568]	; (8003684 <HAL_RCC_OscConfig+0x274>)
 800344a:	685b      	ldr	r3, [r3, #4]
 800344c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003450:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003454:	d00c      	beq.n	8003470 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003456:	4b8b      	ldr	r3, [pc, #556]	; (8003684 <HAL_RCC_OscConfig+0x274>)
 8003458:	689b      	ldr	r3, [r3, #8]
 800345a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800345e:	2b0c      	cmp	r3, #12
 8003460:	d112      	bne.n	8003488 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003462:	4b88      	ldr	r3, [pc, #544]	; (8003684 <HAL_RCC_OscConfig+0x274>)
 8003464:	685b      	ldr	r3, [r3, #4]
 8003466:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800346a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800346e:	d10b      	bne.n	8003488 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003470:	4b84      	ldr	r3, [pc, #528]	; (8003684 <HAL_RCC_OscConfig+0x274>)
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003478:	2b00      	cmp	r3, #0
 800347a:	d05b      	beq.n	8003534 <HAL_RCC_OscConfig+0x124>
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	685b      	ldr	r3, [r3, #4]
 8003480:	2b00      	cmp	r3, #0
 8003482:	d157      	bne.n	8003534 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003484:	2301      	movs	r3, #1
 8003486:	e25a      	b.n	800393e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	685b      	ldr	r3, [r3, #4]
 800348c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003490:	d106      	bne.n	80034a0 <HAL_RCC_OscConfig+0x90>
 8003492:	4b7c      	ldr	r3, [pc, #496]	; (8003684 <HAL_RCC_OscConfig+0x274>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	4a7b      	ldr	r2, [pc, #492]	; (8003684 <HAL_RCC_OscConfig+0x274>)
 8003498:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800349c:	6013      	str	r3, [r2, #0]
 800349e:	e01d      	b.n	80034dc <HAL_RCC_OscConfig+0xcc>
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	685b      	ldr	r3, [r3, #4]
 80034a4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80034a8:	d10c      	bne.n	80034c4 <HAL_RCC_OscConfig+0xb4>
 80034aa:	4b76      	ldr	r3, [pc, #472]	; (8003684 <HAL_RCC_OscConfig+0x274>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	4a75      	ldr	r2, [pc, #468]	; (8003684 <HAL_RCC_OscConfig+0x274>)
 80034b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80034b4:	6013      	str	r3, [r2, #0]
 80034b6:	4b73      	ldr	r3, [pc, #460]	; (8003684 <HAL_RCC_OscConfig+0x274>)
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	4a72      	ldr	r2, [pc, #456]	; (8003684 <HAL_RCC_OscConfig+0x274>)
 80034bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80034c0:	6013      	str	r3, [r2, #0]
 80034c2:	e00b      	b.n	80034dc <HAL_RCC_OscConfig+0xcc>
 80034c4:	4b6f      	ldr	r3, [pc, #444]	; (8003684 <HAL_RCC_OscConfig+0x274>)
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	4a6e      	ldr	r2, [pc, #440]	; (8003684 <HAL_RCC_OscConfig+0x274>)
 80034ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80034ce:	6013      	str	r3, [r2, #0]
 80034d0:	4b6c      	ldr	r3, [pc, #432]	; (8003684 <HAL_RCC_OscConfig+0x274>)
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	4a6b      	ldr	r2, [pc, #428]	; (8003684 <HAL_RCC_OscConfig+0x274>)
 80034d6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80034da:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	685b      	ldr	r3, [r3, #4]
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d013      	beq.n	800350c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034e4:	f7fe fc8e 	bl	8001e04 <HAL_GetTick>
 80034e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034ea:	e008      	b.n	80034fe <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80034ec:	f7fe fc8a 	bl	8001e04 <HAL_GetTick>
 80034f0:	4602      	mov	r2, r0
 80034f2:	693b      	ldr	r3, [r7, #16]
 80034f4:	1ad3      	subs	r3, r2, r3
 80034f6:	2b64      	cmp	r3, #100	; 0x64
 80034f8:	d901      	bls.n	80034fe <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80034fa:	2303      	movs	r3, #3
 80034fc:	e21f      	b.n	800393e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034fe:	4b61      	ldr	r3, [pc, #388]	; (8003684 <HAL_RCC_OscConfig+0x274>)
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003506:	2b00      	cmp	r3, #0
 8003508:	d0f0      	beq.n	80034ec <HAL_RCC_OscConfig+0xdc>
 800350a:	e014      	b.n	8003536 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800350c:	f7fe fc7a 	bl	8001e04 <HAL_GetTick>
 8003510:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003512:	e008      	b.n	8003526 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003514:	f7fe fc76 	bl	8001e04 <HAL_GetTick>
 8003518:	4602      	mov	r2, r0
 800351a:	693b      	ldr	r3, [r7, #16]
 800351c:	1ad3      	subs	r3, r2, r3
 800351e:	2b64      	cmp	r3, #100	; 0x64
 8003520:	d901      	bls.n	8003526 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003522:	2303      	movs	r3, #3
 8003524:	e20b      	b.n	800393e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003526:	4b57      	ldr	r3, [pc, #348]	; (8003684 <HAL_RCC_OscConfig+0x274>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800352e:	2b00      	cmp	r3, #0
 8003530:	d1f0      	bne.n	8003514 <HAL_RCC_OscConfig+0x104>
 8003532:	e000      	b.n	8003536 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003534:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f003 0302 	and.w	r3, r3, #2
 800353e:	2b00      	cmp	r3, #0
 8003540:	d06f      	beq.n	8003622 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003542:	4b50      	ldr	r3, [pc, #320]	; (8003684 <HAL_RCC_OscConfig+0x274>)
 8003544:	689b      	ldr	r3, [r3, #8]
 8003546:	f003 030c 	and.w	r3, r3, #12
 800354a:	2b00      	cmp	r3, #0
 800354c:	d017      	beq.n	800357e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800354e:	4b4d      	ldr	r3, [pc, #308]	; (8003684 <HAL_RCC_OscConfig+0x274>)
 8003550:	689b      	ldr	r3, [r3, #8]
 8003552:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003556:	2b08      	cmp	r3, #8
 8003558:	d105      	bne.n	8003566 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800355a:	4b4a      	ldr	r3, [pc, #296]	; (8003684 <HAL_RCC_OscConfig+0x274>)
 800355c:	685b      	ldr	r3, [r3, #4]
 800355e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003562:	2b00      	cmp	r3, #0
 8003564:	d00b      	beq.n	800357e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003566:	4b47      	ldr	r3, [pc, #284]	; (8003684 <HAL_RCC_OscConfig+0x274>)
 8003568:	689b      	ldr	r3, [r3, #8]
 800356a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800356e:	2b0c      	cmp	r3, #12
 8003570:	d11c      	bne.n	80035ac <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003572:	4b44      	ldr	r3, [pc, #272]	; (8003684 <HAL_RCC_OscConfig+0x274>)
 8003574:	685b      	ldr	r3, [r3, #4]
 8003576:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800357a:	2b00      	cmp	r3, #0
 800357c:	d116      	bne.n	80035ac <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800357e:	4b41      	ldr	r3, [pc, #260]	; (8003684 <HAL_RCC_OscConfig+0x274>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f003 0302 	and.w	r3, r3, #2
 8003586:	2b00      	cmp	r3, #0
 8003588:	d005      	beq.n	8003596 <HAL_RCC_OscConfig+0x186>
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	68db      	ldr	r3, [r3, #12]
 800358e:	2b01      	cmp	r3, #1
 8003590:	d001      	beq.n	8003596 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003592:	2301      	movs	r3, #1
 8003594:	e1d3      	b.n	800393e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003596:	4b3b      	ldr	r3, [pc, #236]	; (8003684 <HAL_RCC_OscConfig+0x274>)
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	691b      	ldr	r3, [r3, #16]
 80035a2:	00db      	lsls	r3, r3, #3
 80035a4:	4937      	ldr	r1, [pc, #220]	; (8003684 <HAL_RCC_OscConfig+0x274>)
 80035a6:	4313      	orrs	r3, r2
 80035a8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80035aa:	e03a      	b.n	8003622 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	68db      	ldr	r3, [r3, #12]
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d020      	beq.n	80035f6 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80035b4:	4b34      	ldr	r3, [pc, #208]	; (8003688 <HAL_RCC_OscConfig+0x278>)
 80035b6:	2201      	movs	r2, #1
 80035b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035ba:	f7fe fc23 	bl	8001e04 <HAL_GetTick>
 80035be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035c0:	e008      	b.n	80035d4 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80035c2:	f7fe fc1f 	bl	8001e04 <HAL_GetTick>
 80035c6:	4602      	mov	r2, r0
 80035c8:	693b      	ldr	r3, [r7, #16]
 80035ca:	1ad3      	subs	r3, r2, r3
 80035cc:	2b02      	cmp	r3, #2
 80035ce:	d901      	bls.n	80035d4 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80035d0:	2303      	movs	r3, #3
 80035d2:	e1b4      	b.n	800393e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035d4:	4b2b      	ldr	r3, [pc, #172]	; (8003684 <HAL_RCC_OscConfig+0x274>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f003 0302 	and.w	r3, r3, #2
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d0f0      	beq.n	80035c2 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035e0:	4b28      	ldr	r3, [pc, #160]	; (8003684 <HAL_RCC_OscConfig+0x274>)
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	691b      	ldr	r3, [r3, #16]
 80035ec:	00db      	lsls	r3, r3, #3
 80035ee:	4925      	ldr	r1, [pc, #148]	; (8003684 <HAL_RCC_OscConfig+0x274>)
 80035f0:	4313      	orrs	r3, r2
 80035f2:	600b      	str	r3, [r1, #0]
 80035f4:	e015      	b.n	8003622 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80035f6:	4b24      	ldr	r3, [pc, #144]	; (8003688 <HAL_RCC_OscConfig+0x278>)
 80035f8:	2200      	movs	r2, #0
 80035fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035fc:	f7fe fc02 	bl	8001e04 <HAL_GetTick>
 8003600:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003602:	e008      	b.n	8003616 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003604:	f7fe fbfe 	bl	8001e04 <HAL_GetTick>
 8003608:	4602      	mov	r2, r0
 800360a:	693b      	ldr	r3, [r7, #16]
 800360c:	1ad3      	subs	r3, r2, r3
 800360e:	2b02      	cmp	r3, #2
 8003610:	d901      	bls.n	8003616 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003612:	2303      	movs	r3, #3
 8003614:	e193      	b.n	800393e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003616:	4b1b      	ldr	r3, [pc, #108]	; (8003684 <HAL_RCC_OscConfig+0x274>)
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f003 0302 	and.w	r3, r3, #2
 800361e:	2b00      	cmp	r3, #0
 8003620:	d1f0      	bne.n	8003604 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f003 0308 	and.w	r3, r3, #8
 800362a:	2b00      	cmp	r3, #0
 800362c:	d036      	beq.n	800369c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	695b      	ldr	r3, [r3, #20]
 8003632:	2b00      	cmp	r3, #0
 8003634:	d016      	beq.n	8003664 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003636:	4b15      	ldr	r3, [pc, #84]	; (800368c <HAL_RCC_OscConfig+0x27c>)
 8003638:	2201      	movs	r2, #1
 800363a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800363c:	f7fe fbe2 	bl	8001e04 <HAL_GetTick>
 8003640:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003642:	e008      	b.n	8003656 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003644:	f7fe fbde 	bl	8001e04 <HAL_GetTick>
 8003648:	4602      	mov	r2, r0
 800364a:	693b      	ldr	r3, [r7, #16]
 800364c:	1ad3      	subs	r3, r2, r3
 800364e:	2b02      	cmp	r3, #2
 8003650:	d901      	bls.n	8003656 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003652:	2303      	movs	r3, #3
 8003654:	e173      	b.n	800393e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003656:	4b0b      	ldr	r3, [pc, #44]	; (8003684 <HAL_RCC_OscConfig+0x274>)
 8003658:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800365a:	f003 0302 	and.w	r3, r3, #2
 800365e:	2b00      	cmp	r3, #0
 8003660:	d0f0      	beq.n	8003644 <HAL_RCC_OscConfig+0x234>
 8003662:	e01b      	b.n	800369c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003664:	4b09      	ldr	r3, [pc, #36]	; (800368c <HAL_RCC_OscConfig+0x27c>)
 8003666:	2200      	movs	r2, #0
 8003668:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800366a:	f7fe fbcb 	bl	8001e04 <HAL_GetTick>
 800366e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003670:	e00e      	b.n	8003690 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003672:	f7fe fbc7 	bl	8001e04 <HAL_GetTick>
 8003676:	4602      	mov	r2, r0
 8003678:	693b      	ldr	r3, [r7, #16]
 800367a:	1ad3      	subs	r3, r2, r3
 800367c:	2b02      	cmp	r3, #2
 800367e:	d907      	bls.n	8003690 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003680:	2303      	movs	r3, #3
 8003682:	e15c      	b.n	800393e <HAL_RCC_OscConfig+0x52e>
 8003684:	40023800 	.word	0x40023800
 8003688:	42470000 	.word	0x42470000
 800368c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003690:	4b8a      	ldr	r3, [pc, #552]	; (80038bc <HAL_RCC_OscConfig+0x4ac>)
 8003692:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003694:	f003 0302 	and.w	r3, r3, #2
 8003698:	2b00      	cmp	r3, #0
 800369a:	d1ea      	bne.n	8003672 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f003 0304 	and.w	r3, r3, #4
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	f000 8097 	beq.w	80037d8 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80036aa:	2300      	movs	r3, #0
 80036ac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80036ae:	4b83      	ldr	r3, [pc, #524]	; (80038bc <HAL_RCC_OscConfig+0x4ac>)
 80036b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d10f      	bne.n	80036da <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80036ba:	2300      	movs	r3, #0
 80036bc:	60bb      	str	r3, [r7, #8]
 80036be:	4b7f      	ldr	r3, [pc, #508]	; (80038bc <HAL_RCC_OscConfig+0x4ac>)
 80036c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036c2:	4a7e      	ldr	r2, [pc, #504]	; (80038bc <HAL_RCC_OscConfig+0x4ac>)
 80036c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80036c8:	6413      	str	r3, [r2, #64]	; 0x40
 80036ca:	4b7c      	ldr	r3, [pc, #496]	; (80038bc <HAL_RCC_OscConfig+0x4ac>)
 80036cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036d2:	60bb      	str	r3, [r7, #8]
 80036d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80036d6:	2301      	movs	r3, #1
 80036d8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036da:	4b79      	ldr	r3, [pc, #484]	; (80038c0 <HAL_RCC_OscConfig+0x4b0>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d118      	bne.n	8003718 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80036e6:	4b76      	ldr	r3, [pc, #472]	; (80038c0 <HAL_RCC_OscConfig+0x4b0>)
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	4a75      	ldr	r2, [pc, #468]	; (80038c0 <HAL_RCC_OscConfig+0x4b0>)
 80036ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80036f0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80036f2:	f7fe fb87 	bl	8001e04 <HAL_GetTick>
 80036f6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036f8:	e008      	b.n	800370c <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80036fa:	f7fe fb83 	bl	8001e04 <HAL_GetTick>
 80036fe:	4602      	mov	r2, r0
 8003700:	693b      	ldr	r3, [r7, #16]
 8003702:	1ad3      	subs	r3, r2, r3
 8003704:	2b02      	cmp	r3, #2
 8003706:	d901      	bls.n	800370c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003708:	2303      	movs	r3, #3
 800370a:	e118      	b.n	800393e <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800370c:	4b6c      	ldr	r3, [pc, #432]	; (80038c0 <HAL_RCC_OscConfig+0x4b0>)
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003714:	2b00      	cmp	r3, #0
 8003716:	d0f0      	beq.n	80036fa <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	689b      	ldr	r3, [r3, #8]
 800371c:	2b01      	cmp	r3, #1
 800371e:	d106      	bne.n	800372e <HAL_RCC_OscConfig+0x31e>
 8003720:	4b66      	ldr	r3, [pc, #408]	; (80038bc <HAL_RCC_OscConfig+0x4ac>)
 8003722:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003724:	4a65      	ldr	r2, [pc, #404]	; (80038bc <HAL_RCC_OscConfig+0x4ac>)
 8003726:	f043 0301 	orr.w	r3, r3, #1
 800372a:	6713      	str	r3, [r2, #112]	; 0x70
 800372c:	e01c      	b.n	8003768 <HAL_RCC_OscConfig+0x358>
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	689b      	ldr	r3, [r3, #8]
 8003732:	2b05      	cmp	r3, #5
 8003734:	d10c      	bne.n	8003750 <HAL_RCC_OscConfig+0x340>
 8003736:	4b61      	ldr	r3, [pc, #388]	; (80038bc <HAL_RCC_OscConfig+0x4ac>)
 8003738:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800373a:	4a60      	ldr	r2, [pc, #384]	; (80038bc <HAL_RCC_OscConfig+0x4ac>)
 800373c:	f043 0304 	orr.w	r3, r3, #4
 8003740:	6713      	str	r3, [r2, #112]	; 0x70
 8003742:	4b5e      	ldr	r3, [pc, #376]	; (80038bc <HAL_RCC_OscConfig+0x4ac>)
 8003744:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003746:	4a5d      	ldr	r2, [pc, #372]	; (80038bc <HAL_RCC_OscConfig+0x4ac>)
 8003748:	f043 0301 	orr.w	r3, r3, #1
 800374c:	6713      	str	r3, [r2, #112]	; 0x70
 800374e:	e00b      	b.n	8003768 <HAL_RCC_OscConfig+0x358>
 8003750:	4b5a      	ldr	r3, [pc, #360]	; (80038bc <HAL_RCC_OscConfig+0x4ac>)
 8003752:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003754:	4a59      	ldr	r2, [pc, #356]	; (80038bc <HAL_RCC_OscConfig+0x4ac>)
 8003756:	f023 0301 	bic.w	r3, r3, #1
 800375a:	6713      	str	r3, [r2, #112]	; 0x70
 800375c:	4b57      	ldr	r3, [pc, #348]	; (80038bc <HAL_RCC_OscConfig+0x4ac>)
 800375e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003760:	4a56      	ldr	r2, [pc, #344]	; (80038bc <HAL_RCC_OscConfig+0x4ac>)
 8003762:	f023 0304 	bic.w	r3, r3, #4
 8003766:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	689b      	ldr	r3, [r3, #8]
 800376c:	2b00      	cmp	r3, #0
 800376e:	d015      	beq.n	800379c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003770:	f7fe fb48 	bl	8001e04 <HAL_GetTick>
 8003774:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003776:	e00a      	b.n	800378e <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003778:	f7fe fb44 	bl	8001e04 <HAL_GetTick>
 800377c:	4602      	mov	r2, r0
 800377e:	693b      	ldr	r3, [r7, #16]
 8003780:	1ad3      	subs	r3, r2, r3
 8003782:	f241 3288 	movw	r2, #5000	; 0x1388
 8003786:	4293      	cmp	r3, r2
 8003788:	d901      	bls.n	800378e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800378a:	2303      	movs	r3, #3
 800378c:	e0d7      	b.n	800393e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800378e:	4b4b      	ldr	r3, [pc, #300]	; (80038bc <HAL_RCC_OscConfig+0x4ac>)
 8003790:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003792:	f003 0302 	and.w	r3, r3, #2
 8003796:	2b00      	cmp	r3, #0
 8003798:	d0ee      	beq.n	8003778 <HAL_RCC_OscConfig+0x368>
 800379a:	e014      	b.n	80037c6 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800379c:	f7fe fb32 	bl	8001e04 <HAL_GetTick>
 80037a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80037a2:	e00a      	b.n	80037ba <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80037a4:	f7fe fb2e 	bl	8001e04 <HAL_GetTick>
 80037a8:	4602      	mov	r2, r0
 80037aa:	693b      	ldr	r3, [r7, #16]
 80037ac:	1ad3      	subs	r3, r2, r3
 80037ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80037b2:	4293      	cmp	r3, r2
 80037b4:	d901      	bls.n	80037ba <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80037b6:	2303      	movs	r3, #3
 80037b8:	e0c1      	b.n	800393e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80037ba:	4b40      	ldr	r3, [pc, #256]	; (80038bc <HAL_RCC_OscConfig+0x4ac>)
 80037bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037be:	f003 0302 	and.w	r3, r3, #2
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d1ee      	bne.n	80037a4 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80037c6:	7dfb      	ldrb	r3, [r7, #23]
 80037c8:	2b01      	cmp	r3, #1
 80037ca:	d105      	bne.n	80037d8 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80037cc:	4b3b      	ldr	r3, [pc, #236]	; (80038bc <HAL_RCC_OscConfig+0x4ac>)
 80037ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037d0:	4a3a      	ldr	r2, [pc, #232]	; (80038bc <HAL_RCC_OscConfig+0x4ac>)
 80037d2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80037d6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	699b      	ldr	r3, [r3, #24]
 80037dc:	2b00      	cmp	r3, #0
 80037de:	f000 80ad 	beq.w	800393c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80037e2:	4b36      	ldr	r3, [pc, #216]	; (80038bc <HAL_RCC_OscConfig+0x4ac>)
 80037e4:	689b      	ldr	r3, [r3, #8]
 80037e6:	f003 030c 	and.w	r3, r3, #12
 80037ea:	2b08      	cmp	r3, #8
 80037ec:	d060      	beq.n	80038b0 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	699b      	ldr	r3, [r3, #24]
 80037f2:	2b02      	cmp	r3, #2
 80037f4:	d145      	bne.n	8003882 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037f6:	4b33      	ldr	r3, [pc, #204]	; (80038c4 <HAL_RCC_OscConfig+0x4b4>)
 80037f8:	2200      	movs	r2, #0
 80037fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037fc:	f7fe fb02 	bl	8001e04 <HAL_GetTick>
 8003800:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003802:	e008      	b.n	8003816 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003804:	f7fe fafe 	bl	8001e04 <HAL_GetTick>
 8003808:	4602      	mov	r2, r0
 800380a:	693b      	ldr	r3, [r7, #16]
 800380c:	1ad3      	subs	r3, r2, r3
 800380e:	2b02      	cmp	r3, #2
 8003810:	d901      	bls.n	8003816 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8003812:	2303      	movs	r3, #3
 8003814:	e093      	b.n	800393e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003816:	4b29      	ldr	r3, [pc, #164]	; (80038bc <HAL_RCC_OscConfig+0x4ac>)
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800381e:	2b00      	cmp	r3, #0
 8003820:	d1f0      	bne.n	8003804 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	69da      	ldr	r2, [r3, #28]
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6a1b      	ldr	r3, [r3, #32]
 800382a:	431a      	orrs	r2, r3
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003830:	019b      	lsls	r3, r3, #6
 8003832:	431a      	orrs	r2, r3
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003838:	085b      	lsrs	r3, r3, #1
 800383a:	3b01      	subs	r3, #1
 800383c:	041b      	lsls	r3, r3, #16
 800383e:	431a      	orrs	r2, r3
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003844:	061b      	lsls	r3, r3, #24
 8003846:	431a      	orrs	r2, r3
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800384c:	071b      	lsls	r3, r3, #28
 800384e:	491b      	ldr	r1, [pc, #108]	; (80038bc <HAL_RCC_OscConfig+0x4ac>)
 8003850:	4313      	orrs	r3, r2
 8003852:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003854:	4b1b      	ldr	r3, [pc, #108]	; (80038c4 <HAL_RCC_OscConfig+0x4b4>)
 8003856:	2201      	movs	r2, #1
 8003858:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800385a:	f7fe fad3 	bl	8001e04 <HAL_GetTick>
 800385e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003860:	e008      	b.n	8003874 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003862:	f7fe facf 	bl	8001e04 <HAL_GetTick>
 8003866:	4602      	mov	r2, r0
 8003868:	693b      	ldr	r3, [r7, #16]
 800386a:	1ad3      	subs	r3, r2, r3
 800386c:	2b02      	cmp	r3, #2
 800386e:	d901      	bls.n	8003874 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003870:	2303      	movs	r3, #3
 8003872:	e064      	b.n	800393e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003874:	4b11      	ldr	r3, [pc, #68]	; (80038bc <HAL_RCC_OscConfig+0x4ac>)
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800387c:	2b00      	cmp	r3, #0
 800387e:	d0f0      	beq.n	8003862 <HAL_RCC_OscConfig+0x452>
 8003880:	e05c      	b.n	800393c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003882:	4b10      	ldr	r3, [pc, #64]	; (80038c4 <HAL_RCC_OscConfig+0x4b4>)
 8003884:	2200      	movs	r2, #0
 8003886:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003888:	f7fe fabc 	bl	8001e04 <HAL_GetTick>
 800388c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800388e:	e008      	b.n	80038a2 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003890:	f7fe fab8 	bl	8001e04 <HAL_GetTick>
 8003894:	4602      	mov	r2, r0
 8003896:	693b      	ldr	r3, [r7, #16]
 8003898:	1ad3      	subs	r3, r2, r3
 800389a:	2b02      	cmp	r3, #2
 800389c:	d901      	bls.n	80038a2 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800389e:	2303      	movs	r3, #3
 80038a0:	e04d      	b.n	800393e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038a2:	4b06      	ldr	r3, [pc, #24]	; (80038bc <HAL_RCC_OscConfig+0x4ac>)
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d1f0      	bne.n	8003890 <HAL_RCC_OscConfig+0x480>
 80038ae:	e045      	b.n	800393c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	699b      	ldr	r3, [r3, #24]
 80038b4:	2b01      	cmp	r3, #1
 80038b6:	d107      	bne.n	80038c8 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80038b8:	2301      	movs	r3, #1
 80038ba:	e040      	b.n	800393e <HAL_RCC_OscConfig+0x52e>
 80038bc:	40023800 	.word	0x40023800
 80038c0:	40007000 	.word	0x40007000
 80038c4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80038c8:	4b1f      	ldr	r3, [pc, #124]	; (8003948 <HAL_RCC_OscConfig+0x538>)
 80038ca:	685b      	ldr	r3, [r3, #4]
 80038cc:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	699b      	ldr	r3, [r3, #24]
 80038d2:	2b01      	cmp	r3, #1
 80038d4:	d030      	beq.n	8003938 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80038e0:	429a      	cmp	r2, r3
 80038e2:	d129      	bne.n	8003938 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80038ee:	429a      	cmp	r2, r3
 80038f0:	d122      	bne.n	8003938 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80038f2:	68fa      	ldr	r2, [r7, #12]
 80038f4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80038f8:	4013      	ands	r3, r2
 80038fa:	687a      	ldr	r2, [r7, #4]
 80038fc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80038fe:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003900:	4293      	cmp	r3, r2
 8003902:	d119      	bne.n	8003938 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800390e:	085b      	lsrs	r3, r3, #1
 8003910:	3b01      	subs	r3, #1
 8003912:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003914:	429a      	cmp	r2, r3
 8003916:	d10f      	bne.n	8003938 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003922:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003924:	429a      	cmp	r2, r3
 8003926:	d107      	bne.n	8003938 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003932:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003934:	429a      	cmp	r2, r3
 8003936:	d001      	beq.n	800393c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8003938:	2301      	movs	r3, #1
 800393a:	e000      	b.n	800393e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 800393c:	2300      	movs	r3, #0
}
 800393e:	4618      	mov	r0, r3
 8003940:	3718      	adds	r7, #24
 8003942:	46bd      	mov	sp, r7
 8003944:	bd80      	pop	{r7, pc}
 8003946:	bf00      	nop
 8003948:	40023800 	.word	0x40023800

0800394c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b082      	sub	sp, #8
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2b00      	cmp	r3, #0
 8003958:	d101      	bne.n	800395e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800395a:	2301      	movs	r3, #1
 800395c:	e041      	b.n	80039e2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003964:	b2db      	uxtb	r3, r3
 8003966:	2b00      	cmp	r3, #0
 8003968:	d106      	bne.n	8003978 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	2200      	movs	r2, #0
 800396e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003972:	6878      	ldr	r0, [r7, #4]
 8003974:	f7fe f996 	bl	8001ca4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2202      	movs	r2, #2
 800397c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681a      	ldr	r2, [r3, #0]
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	3304      	adds	r3, #4
 8003988:	4619      	mov	r1, r3
 800398a:	4610      	mov	r0, r2
 800398c:	f000 f984 	bl	8003c98 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2201      	movs	r2, #1
 8003994:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2201      	movs	r2, #1
 800399c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	2201      	movs	r2, #1
 80039a4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2201      	movs	r2, #1
 80039ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2201      	movs	r2, #1
 80039b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	2201      	movs	r2, #1
 80039bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2201      	movs	r2, #1
 80039c4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2201      	movs	r2, #1
 80039cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	2201      	movs	r2, #1
 80039d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2201      	movs	r2, #1
 80039dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80039e0:	2300      	movs	r3, #0
}
 80039e2:	4618      	mov	r0, r3
 80039e4:	3708      	adds	r7, #8
 80039e6:	46bd      	mov	sp, r7
 80039e8:	bd80      	pop	{r7, pc}
	...

080039ec <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80039ec:	b480      	push	{r7}
 80039ee:	b085      	sub	sp, #20
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80039fa:	b2db      	uxtb	r3, r3
 80039fc:	2b01      	cmp	r3, #1
 80039fe:	d001      	beq.n	8003a04 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003a00:	2301      	movs	r3, #1
 8003a02:	e046      	b.n	8003a92 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2202      	movs	r2, #2
 8003a08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	4a23      	ldr	r2, [pc, #140]	; (8003aa0 <HAL_TIM_Base_Start+0xb4>)
 8003a12:	4293      	cmp	r3, r2
 8003a14:	d022      	beq.n	8003a5c <HAL_TIM_Base_Start+0x70>
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a1e:	d01d      	beq.n	8003a5c <HAL_TIM_Base_Start+0x70>
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	4a1f      	ldr	r2, [pc, #124]	; (8003aa4 <HAL_TIM_Base_Start+0xb8>)
 8003a26:	4293      	cmp	r3, r2
 8003a28:	d018      	beq.n	8003a5c <HAL_TIM_Base_Start+0x70>
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	4a1e      	ldr	r2, [pc, #120]	; (8003aa8 <HAL_TIM_Base_Start+0xbc>)
 8003a30:	4293      	cmp	r3, r2
 8003a32:	d013      	beq.n	8003a5c <HAL_TIM_Base_Start+0x70>
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	4a1c      	ldr	r2, [pc, #112]	; (8003aac <HAL_TIM_Base_Start+0xc0>)
 8003a3a:	4293      	cmp	r3, r2
 8003a3c:	d00e      	beq.n	8003a5c <HAL_TIM_Base_Start+0x70>
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	4a1b      	ldr	r2, [pc, #108]	; (8003ab0 <HAL_TIM_Base_Start+0xc4>)
 8003a44:	4293      	cmp	r3, r2
 8003a46:	d009      	beq.n	8003a5c <HAL_TIM_Base_Start+0x70>
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	4a19      	ldr	r2, [pc, #100]	; (8003ab4 <HAL_TIM_Base_Start+0xc8>)
 8003a4e:	4293      	cmp	r3, r2
 8003a50:	d004      	beq.n	8003a5c <HAL_TIM_Base_Start+0x70>
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	4a18      	ldr	r2, [pc, #96]	; (8003ab8 <HAL_TIM_Base_Start+0xcc>)
 8003a58:	4293      	cmp	r3, r2
 8003a5a:	d111      	bne.n	8003a80 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	689b      	ldr	r3, [r3, #8]
 8003a62:	f003 0307 	and.w	r3, r3, #7
 8003a66:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	2b06      	cmp	r3, #6
 8003a6c:	d010      	beq.n	8003a90 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	681a      	ldr	r2, [r3, #0]
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f042 0201 	orr.w	r2, r2, #1
 8003a7c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a7e:	e007      	b.n	8003a90 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	681a      	ldr	r2, [r3, #0]
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f042 0201 	orr.w	r2, r2, #1
 8003a8e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003a90:	2300      	movs	r3, #0
}
 8003a92:	4618      	mov	r0, r3
 8003a94:	3714      	adds	r7, #20
 8003a96:	46bd      	mov	sp, r7
 8003a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a9c:	4770      	bx	lr
 8003a9e:	bf00      	nop
 8003aa0:	40010000 	.word	0x40010000
 8003aa4:	40000400 	.word	0x40000400
 8003aa8:	40000800 	.word	0x40000800
 8003aac:	40000c00 	.word	0x40000c00
 8003ab0:	40010400 	.word	0x40010400
 8003ab4:	40014000 	.word	0x40014000
 8003ab8:	40001800 	.word	0x40001800

08003abc <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8003abc:	b480      	push	{r7}
 8003abe:	b083      	sub	sp, #12
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	6a1a      	ldr	r2, [r3, #32]
 8003aca:	f241 1311 	movw	r3, #4369	; 0x1111
 8003ace:	4013      	ands	r3, r2
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d10f      	bne.n	8003af4 <HAL_TIM_Base_Stop+0x38>
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	6a1a      	ldr	r2, [r3, #32]
 8003ada:	f240 4344 	movw	r3, #1092	; 0x444
 8003ade:	4013      	ands	r3, r2
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d107      	bne.n	8003af4 <HAL_TIM_Base_Stop+0x38>
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	681a      	ldr	r2, [r3, #0]
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f022 0201 	bic.w	r2, r2, #1
 8003af2:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	2201      	movs	r2, #1
 8003af8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8003afc:	2300      	movs	r3, #0
}
 8003afe:	4618      	mov	r0, r3
 8003b00:	370c      	adds	r7, #12
 8003b02:	46bd      	mov	sp, r7
 8003b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b08:	4770      	bx	lr

08003b0a <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003b0a:	b580      	push	{r7, lr}
 8003b0c:	b084      	sub	sp, #16
 8003b0e:	af00      	add	r7, sp, #0
 8003b10:	6078      	str	r0, [r7, #4]
 8003b12:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003b14:	2300      	movs	r3, #0
 8003b16:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b1e:	2b01      	cmp	r3, #1
 8003b20:	d101      	bne.n	8003b26 <HAL_TIM_ConfigClockSource+0x1c>
 8003b22:	2302      	movs	r3, #2
 8003b24:	e0b4      	b.n	8003c90 <HAL_TIM_ConfigClockSource+0x186>
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	2201      	movs	r2, #1
 8003b2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	2202      	movs	r2, #2
 8003b32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	689b      	ldr	r3, [r3, #8]
 8003b3c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003b3e:	68bb      	ldr	r3, [r7, #8]
 8003b40:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003b44:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003b46:	68bb      	ldr	r3, [r7, #8]
 8003b48:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003b4c:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	68ba      	ldr	r2, [r7, #8]
 8003b54:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003b5e:	d03e      	beq.n	8003bde <HAL_TIM_ConfigClockSource+0xd4>
 8003b60:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003b64:	f200 8087 	bhi.w	8003c76 <HAL_TIM_ConfigClockSource+0x16c>
 8003b68:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b6c:	f000 8086 	beq.w	8003c7c <HAL_TIM_ConfigClockSource+0x172>
 8003b70:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b74:	d87f      	bhi.n	8003c76 <HAL_TIM_ConfigClockSource+0x16c>
 8003b76:	2b70      	cmp	r3, #112	; 0x70
 8003b78:	d01a      	beq.n	8003bb0 <HAL_TIM_ConfigClockSource+0xa6>
 8003b7a:	2b70      	cmp	r3, #112	; 0x70
 8003b7c:	d87b      	bhi.n	8003c76 <HAL_TIM_ConfigClockSource+0x16c>
 8003b7e:	2b60      	cmp	r3, #96	; 0x60
 8003b80:	d050      	beq.n	8003c24 <HAL_TIM_ConfigClockSource+0x11a>
 8003b82:	2b60      	cmp	r3, #96	; 0x60
 8003b84:	d877      	bhi.n	8003c76 <HAL_TIM_ConfigClockSource+0x16c>
 8003b86:	2b50      	cmp	r3, #80	; 0x50
 8003b88:	d03c      	beq.n	8003c04 <HAL_TIM_ConfigClockSource+0xfa>
 8003b8a:	2b50      	cmp	r3, #80	; 0x50
 8003b8c:	d873      	bhi.n	8003c76 <HAL_TIM_ConfigClockSource+0x16c>
 8003b8e:	2b40      	cmp	r3, #64	; 0x40
 8003b90:	d058      	beq.n	8003c44 <HAL_TIM_ConfigClockSource+0x13a>
 8003b92:	2b40      	cmp	r3, #64	; 0x40
 8003b94:	d86f      	bhi.n	8003c76 <HAL_TIM_ConfigClockSource+0x16c>
 8003b96:	2b30      	cmp	r3, #48	; 0x30
 8003b98:	d064      	beq.n	8003c64 <HAL_TIM_ConfigClockSource+0x15a>
 8003b9a:	2b30      	cmp	r3, #48	; 0x30
 8003b9c:	d86b      	bhi.n	8003c76 <HAL_TIM_ConfigClockSource+0x16c>
 8003b9e:	2b20      	cmp	r3, #32
 8003ba0:	d060      	beq.n	8003c64 <HAL_TIM_ConfigClockSource+0x15a>
 8003ba2:	2b20      	cmp	r3, #32
 8003ba4:	d867      	bhi.n	8003c76 <HAL_TIM_ConfigClockSource+0x16c>
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d05c      	beq.n	8003c64 <HAL_TIM_ConfigClockSource+0x15a>
 8003baa:	2b10      	cmp	r3, #16
 8003bac:	d05a      	beq.n	8003c64 <HAL_TIM_ConfigClockSource+0x15a>
 8003bae:	e062      	b.n	8003c76 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6818      	ldr	r0, [r3, #0]
 8003bb4:	683b      	ldr	r3, [r7, #0]
 8003bb6:	6899      	ldr	r1, [r3, #8]
 8003bb8:	683b      	ldr	r3, [r7, #0]
 8003bba:	685a      	ldr	r2, [r3, #4]
 8003bbc:	683b      	ldr	r3, [r7, #0]
 8003bbe:	68db      	ldr	r3, [r3, #12]
 8003bc0:	f000 f984 	bl	8003ecc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	689b      	ldr	r3, [r3, #8]
 8003bca:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003bcc:	68bb      	ldr	r3, [r7, #8]
 8003bce:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003bd2:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	68ba      	ldr	r2, [r7, #8]
 8003bda:	609a      	str	r2, [r3, #8]
      break;
 8003bdc:	e04f      	b.n	8003c7e <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6818      	ldr	r0, [r3, #0]
 8003be2:	683b      	ldr	r3, [r7, #0]
 8003be4:	6899      	ldr	r1, [r3, #8]
 8003be6:	683b      	ldr	r3, [r7, #0]
 8003be8:	685a      	ldr	r2, [r3, #4]
 8003bea:	683b      	ldr	r3, [r7, #0]
 8003bec:	68db      	ldr	r3, [r3, #12]
 8003bee:	f000 f96d 	bl	8003ecc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	689a      	ldr	r2, [r3, #8]
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003c00:	609a      	str	r2, [r3, #8]
      break;
 8003c02:	e03c      	b.n	8003c7e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6818      	ldr	r0, [r3, #0]
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	6859      	ldr	r1, [r3, #4]
 8003c0c:	683b      	ldr	r3, [r7, #0]
 8003c0e:	68db      	ldr	r3, [r3, #12]
 8003c10:	461a      	mov	r2, r3
 8003c12:	f000 f8e1 	bl	8003dd8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	2150      	movs	r1, #80	; 0x50
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	f000 f93a 	bl	8003e96 <TIM_ITRx_SetConfig>
      break;
 8003c22:	e02c      	b.n	8003c7e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6818      	ldr	r0, [r3, #0]
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	6859      	ldr	r1, [r3, #4]
 8003c2c:	683b      	ldr	r3, [r7, #0]
 8003c2e:	68db      	ldr	r3, [r3, #12]
 8003c30:	461a      	mov	r2, r3
 8003c32:	f000 f900 	bl	8003e36 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	2160      	movs	r1, #96	; 0x60
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	f000 f92a 	bl	8003e96 <TIM_ITRx_SetConfig>
      break;
 8003c42:	e01c      	b.n	8003c7e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6818      	ldr	r0, [r3, #0]
 8003c48:	683b      	ldr	r3, [r7, #0]
 8003c4a:	6859      	ldr	r1, [r3, #4]
 8003c4c:	683b      	ldr	r3, [r7, #0]
 8003c4e:	68db      	ldr	r3, [r3, #12]
 8003c50:	461a      	mov	r2, r3
 8003c52:	f000 f8c1 	bl	8003dd8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	2140      	movs	r1, #64	; 0x40
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	f000 f91a 	bl	8003e96 <TIM_ITRx_SetConfig>
      break;
 8003c62:	e00c      	b.n	8003c7e <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681a      	ldr	r2, [r3, #0]
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	4619      	mov	r1, r3
 8003c6e:	4610      	mov	r0, r2
 8003c70:	f000 f911 	bl	8003e96 <TIM_ITRx_SetConfig>
      break;
 8003c74:	e003      	b.n	8003c7e <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003c76:	2301      	movs	r3, #1
 8003c78:	73fb      	strb	r3, [r7, #15]
      break;
 8003c7a:	e000      	b.n	8003c7e <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003c7c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	2201      	movs	r2, #1
 8003c82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	2200      	movs	r2, #0
 8003c8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003c8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c90:	4618      	mov	r0, r3
 8003c92:	3710      	adds	r7, #16
 8003c94:	46bd      	mov	sp, r7
 8003c96:	bd80      	pop	{r7, pc}

08003c98 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003c98:	b480      	push	{r7}
 8003c9a:	b085      	sub	sp, #20
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
 8003ca0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	4a40      	ldr	r2, [pc, #256]	; (8003dac <TIM_Base_SetConfig+0x114>)
 8003cac:	4293      	cmp	r3, r2
 8003cae:	d013      	beq.n	8003cd8 <TIM_Base_SetConfig+0x40>
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003cb6:	d00f      	beq.n	8003cd8 <TIM_Base_SetConfig+0x40>
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	4a3d      	ldr	r2, [pc, #244]	; (8003db0 <TIM_Base_SetConfig+0x118>)
 8003cbc:	4293      	cmp	r3, r2
 8003cbe:	d00b      	beq.n	8003cd8 <TIM_Base_SetConfig+0x40>
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	4a3c      	ldr	r2, [pc, #240]	; (8003db4 <TIM_Base_SetConfig+0x11c>)
 8003cc4:	4293      	cmp	r3, r2
 8003cc6:	d007      	beq.n	8003cd8 <TIM_Base_SetConfig+0x40>
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	4a3b      	ldr	r2, [pc, #236]	; (8003db8 <TIM_Base_SetConfig+0x120>)
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d003      	beq.n	8003cd8 <TIM_Base_SetConfig+0x40>
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	4a3a      	ldr	r2, [pc, #232]	; (8003dbc <TIM_Base_SetConfig+0x124>)
 8003cd4:	4293      	cmp	r3, r2
 8003cd6:	d108      	bne.n	8003cea <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003cde:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	685b      	ldr	r3, [r3, #4]
 8003ce4:	68fa      	ldr	r2, [r7, #12]
 8003ce6:	4313      	orrs	r3, r2
 8003ce8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	4a2f      	ldr	r2, [pc, #188]	; (8003dac <TIM_Base_SetConfig+0x114>)
 8003cee:	4293      	cmp	r3, r2
 8003cf0:	d02b      	beq.n	8003d4a <TIM_Base_SetConfig+0xb2>
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003cf8:	d027      	beq.n	8003d4a <TIM_Base_SetConfig+0xb2>
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	4a2c      	ldr	r2, [pc, #176]	; (8003db0 <TIM_Base_SetConfig+0x118>)
 8003cfe:	4293      	cmp	r3, r2
 8003d00:	d023      	beq.n	8003d4a <TIM_Base_SetConfig+0xb2>
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	4a2b      	ldr	r2, [pc, #172]	; (8003db4 <TIM_Base_SetConfig+0x11c>)
 8003d06:	4293      	cmp	r3, r2
 8003d08:	d01f      	beq.n	8003d4a <TIM_Base_SetConfig+0xb2>
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	4a2a      	ldr	r2, [pc, #168]	; (8003db8 <TIM_Base_SetConfig+0x120>)
 8003d0e:	4293      	cmp	r3, r2
 8003d10:	d01b      	beq.n	8003d4a <TIM_Base_SetConfig+0xb2>
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	4a29      	ldr	r2, [pc, #164]	; (8003dbc <TIM_Base_SetConfig+0x124>)
 8003d16:	4293      	cmp	r3, r2
 8003d18:	d017      	beq.n	8003d4a <TIM_Base_SetConfig+0xb2>
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	4a28      	ldr	r2, [pc, #160]	; (8003dc0 <TIM_Base_SetConfig+0x128>)
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	d013      	beq.n	8003d4a <TIM_Base_SetConfig+0xb2>
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	4a27      	ldr	r2, [pc, #156]	; (8003dc4 <TIM_Base_SetConfig+0x12c>)
 8003d26:	4293      	cmp	r3, r2
 8003d28:	d00f      	beq.n	8003d4a <TIM_Base_SetConfig+0xb2>
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	4a26      	ldr	r2, [pc, #152]	; (8003dc8 <TIM_Base_SetConfig+0x130>)
 8003d2e:	4293      	cmp	r3, r2
 8003d30:	d00b      	beq.n	8003d4a <TIM_Base_SetConfig+0xb2>
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	4a25      	ldr	r2, [pc, #148]	; (8003dcc <TIM_Base_SetConfig+0x134>)
 8003d36:	4293      	cmp	r3, r2
 8003d38:	d007      	beq.n	8003d4a <TIM_Base_SetConfig+0xb2>
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	4a24      	ldr	r2, [pc, #144]	; (8003dd0 <TIM_Base_SetConfig+0x138>)
 8003d3e:	4293      	cmp	r3, r2
 8003d40:	d003      	beq.n	8003d4a <TIM_Base_SetConfig+0xb2>
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	4a23      	ldr	r2, [pc, #140]	; (8003dd4 <TIM_Base_SetConfig+0x13c>)
 8003d46:	4293      	cmp	r3, r2
 8003d48:	d108      	bne.n	8003d5c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003d50:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003d52:	683b      	ldr	r3, [r7, #0]
 8003d54:	68db      	ldr	r3, [r3, #12]
 8003d56:	68fa      	ldr	r2, [r7, #12]
 8003d58:	4313      	orrs	r3, r2
 8003d5a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003d62:	683b      	ldr	r3, [r7, #0]
 8003d64:	695b      	ldr	r3, [r3, #20]
 8003d66:	4313      	orrs	r3, r2
 8003d68:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	68fa      	ldr	r2, [r7, #12]
 8003d6e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003d70:	683b      	ldr	r3, [r7, #0]
 8003d72:	689a      	ldr	r2, [r3, #8]
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003d78:	683b      	ldr	r3, [r7, #0]
 8003d7a:	681a      	ldr	r2, [r3, #0]
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	4a0a      	ldr	r2, [pc, #40]	; (8003dac <TIM_Base_SetConfig+0x114>)
 8003d84:	4293      	cmp	r3, r2
 8003d86:	d003      	beq.n	8003d90 <TIM_Base_SetConfig+0xf8>
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	4a0c      	ldr	r2, [pc, #48]	; (8003dbc <TIM_Base_SetConfig+0x124>)
 8003d8c:	4293      	cmp	r3, r2
 8003d8e:	d103      	bne.n	8003d98 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	691a      	ldr	r2, [r3, #16]
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	2201      	movs	r2, #1
 8003d9c:	615a      	str	r2, [r3, #20]
}
 8003d9e:	bf00      	nop
 8003da0:	3714      	adds	r7, #20
 8003da2:	46bd      	mov	sp, r7
 8003da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da8:	4770      	bx	lr
 8003daa:	bf00      	nop
 8003dac:	40010000 	.word	0x40010000
 8003db0:	40000400 	.word	0x40000400
 8003db4:	40000800 	.word	0x40000800
 8003db8:	40000c00 	.word	0x40000c00
 8003dbc:	40010400 	.word	0x40010400
 8003dc0:	40014000 	.word	0x40014000
 8003dc4:	40014400 	.word	0x40014400
 8003dc8:	40014800 	.word	0x40014800
 8003dcc:	40001800 	.word	0x40001800
 8003dd0:	40001c00 	.word	0x40001c00
 8003dd4:	40002000 	.word	0x40002000

08003dd8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003dd8:	b480      	push	{r7}
 8003dda:	b087      	sub	sp, #28
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	60f8      	str	r0, [r7, #12]
 8003de0:	60b9      	str	r1, [r7, #8]
 8003de2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	6a1b      	ldr	r3, [r3, #32]
 8003de8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	6a1b      	ldr	r3, [r3, #32]
 8003dee:	f023 0201 	bic.w	r2, r3, #1
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	699b      	ldr	r3, [r3, #24]
 8003dfa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003dfc:	693b      	ldr	r3, [r7, #16]
 8003dfe:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003e02:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	011b      	lsls	r3, r3, #4
 8003e08:	693a      	ldr	r2, [r7, #16]
 8003e0a:	4313      	orrs	r3, r2
 8003e0c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003e0e:	697b      	ldr	r3, [r7, #20]
 8003e10:	f023 030a 	bic.w	r3, r3, #10
 8003e14:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003e16:	697a      	ldr	r2, [r7, #20]
 8003e18:	68bb      	ldr	r3, [r7, #8]
 8003e1a:	4313      	orrs	r3, r2
 8003e1c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	693a      	ldr	r2, [r7, #16]
 8003e22:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	697a      	ldr	r2, [r7, #20]
 8003e28:	621a      	str	r2, [r3, #32]
}
 8003e2a:	bf00      	nop
 8003e2c:	371c      	adds	r7, #28
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e34:	4770      	bx	lr

08003e36 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003e36:	b480      	push	{r7}
 8003e38:	b087      	sub	sp, #28
 8003e3a:	af00      	add	r7, sp, #0
 8003e3c:	60f8      	str	r0, [r7, #12]
 8003e3e:	60b9      	str	r1, [r7, #8]
 8003e40:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	6a1b      	ldr	r3, [r3, #32]
 8003e46:	f023 0210 	bic.w	r2, r3, #16
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	699b      	ldr	r3, [r3, #24]
 8003e52:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	6a1b      	ldr	r3, [r3, #32]
 8003e58:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003e5a:	697b      	ldr	r3, [r7, #20]
 8003e5c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003e60:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	031b      	lsls	r3, r3, #12
 8003e66:	697a      	ldr	r2, [r7, #20]
 8003e68:	4313      	orrs	r3, r2
 8003e6a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003e6c:	693b      	ldr	r3, [r7, #16]
 8003e6e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003e72:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003e74:	68bb      	ldr	r3, [r7, #8]
 8003e76:	011b      	lsls	r3, r3, #4
 8003e78:	693a      	ldr	r2, [r7, #16]
 8003e7a:	4313      	orrs	r3, r2
 8003e7c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	697a      	ldr	r2, [r7, #20]
 8003e82:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	693a      	ldr	r2, [r7, #16]
 8003e88:	621a      	str	r2, [r3, #32]
}
 8003e8a:	bf00      	nop
 8003e8c:	371c      	adds	r7, #28
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e94:	4770      	bx	lr

08003e96 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003e96:	b480      	push	{r7}
 8003e98:	b085      	sub	sp, #20
 8003e9a:	af00      	add	r7, sp, #0
 8003e9c:	6078      	str	r0, [r7, #4]
 8003e9e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	689b      	ldr	r3, [r3, #8]
 8003ea4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003eac:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003eae:	683a      	ldr	r2, [r7, #0]
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	4313      	orrs	r3, r2
 8003eb4:	f043 0307 	orr.w	r3, r3, #7
 8003eb8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	68fa      	ldr	r2, [r7, #12]
 8003ebe:	609a      	str	r2, [r3, #8]
}
 8003ec0:	bf00      	nop
 8003ec2:	3714      	adds	r7, #20
 8003ec4:	46bd      	mov	sp, r7
 8003ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eca:	4770      	bx	lr

08003ecc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003ecc:	b480      	push	{r7}
 8003ece:	b087      	sub	sp, #28
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	60f8      	str	r0, [r7, #12]
 8003ed4:	60b9      	str	r1, [r7, #8]
 8003ed6:	607a      	str	r2, [r7, #4]
 8003ed8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	689b      	ldr	r3, [r3, #8]
 8003ede:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003ee0:	697b      	ldr	r3, [r7, #20]
 8003ee2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003ee6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003ee8:	683b      	ldr	r3, [r7, #0]
 8003eea:	021a      	lsls	r2, r3, #8
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	431a      	orrs	r2, r3
 8003ef0:	68bb      	ldr	r3, [r7, #8]
 8003ef2:	4313      	orrs	r3, r2
 8003ef4:	697a      	ldr	r2, [r7, #20]
 8003ef6:	4313      	orrs	r3, r2
 8003ef8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	697a      	ldr	r2, [r7, #20]
 8003efe:	609a      	str	r2, [r3, #8]
}
 8003f00:	bf00      	nop
 8003f02:	371c      	adds	r7, #28
 8003f04:	46bd      	mov	sp, r7
 8003f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0a:	4770      	bx	lr

08003f0c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003f0c:	b480      	push	{r7}
 8003f0e:	b085      	sub	sp, #20
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	6078      	str	r0, [r7, #4]
 8003f14:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f1c:	2b01      	cmp	r3, #1
 8003f1e:	d101      	bne.n	8003f24 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003f20:	2302      	movs	r3, #2
 8003f22:	e05a      	b.n	8003fda <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	2201      	movs	r2, #1
 8003f28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2202      	movs	r2, #2
 8003f30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	685b      	ldr	r3, [r3, #4]
 8003f3a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	689b      	ldr	r3, [r3, #8]
 8003f42:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f4a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003f4c:	683b      	ldr	r3, [r7, #0]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	68fa      	ldr	r2, [r7, #12]
 8003f52:	4313      	orrs	r3, r2
 8003f54:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	68fa      	ldr	r2, [r7, #12]
 8003f5c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	4a21      	ldr	r2, [pc, #132]	; (8003fe8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003f64:	4293      	cmp	r3, r2
 8003f66:	d022      	beq.n	8003fae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f70:	d01d      	beq.n	8003fae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	4a1d      	ldr	r2, [pc, #116]	; (8003fec <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8003f78:	4293      	cmp	r3, r2
 8003f7a:	d018      	beq.n	8003fae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	4a1b      	ldr	r2, [pc, #108]	; (8003ff0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8003f82:	4293      	cmp	r3, r2
 8003f84:	d013      	beq.n	8003fae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	4a1a      	ldr	r2, [pc, #104]	; (8003ff4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8003f8c:	4293      	cmp	r3, r2
 8003f8e:	d00e      	beq.n	8003fae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	4a18      	ldr	r2, [pc, #96]	; (8003ff8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8003f96:	4293      	cmp	r3, r2
 8003f98:	d009      	beq.n	8003fae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	4a17      	ldr	r2, [pc, #92]	; (8003ffc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	d004      	beq.n	8003fae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	4a15      	ldr	r2, [pc, #84]	; (8004000 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8003faa:	4293      	cmp	r3, r2
 8003fac:	d10c      	bne.n	8003fc8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003fae:	68bb      	ldr	r3, [r7, #8]
 8003fb0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003fb4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003fb6:	683b      	ldr	r3, [r7, #0]
 8003fb8:	685b      	ldr	r3, [r3, #4]
 8003fba:	68ba      	ldr	r2, [r7, #8]
 8003fbc:	4313      	orrs	r3, r2
 8003fbe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	68ba      	ldr	r2, [r7, #8]
 8003fc6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2201      	movs	r2, #1
 8003fcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003fd8:	2300      	movs	r3, #0
}
 8003fda:	4618      	mov	r0, r3
 8003fdc:	3714      	adds	r7, #20
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe4:	4770      	bx	lr
 8003fe6:	bf00      	nop
 8003fe8:	40010000 	.word	0x40010000
 8003fec:	40000400 	.word	0x40000400
 8003ff0:	40000800 	.word	0x40000800
 8003ff4:	40000c00 	.word	0x40000c00
 8003ff8:	40010400 	.word	0x40010400
 8003ffc:	40014000 	.word	0x40014000
 8004000:	40001800 	.word	0x40001800

08004004 <__cvt>:
 8004004:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004008:	ec55 4b10 	vmov	r4, r5, d0
 800400c:	2d00      	cmp	r5, #0
 800400e:	460e      	mov	r6, r1
 8004010:	4619      	mov	r1, r3
 8004012:	462b      	mov	r3, r5
 8004014:	bfbb      	ittet	lt
 8004016:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800401a:	461d      	movlt	r5, r3
 800401c:	2300      	movge	r3, #0
 800401e:	232d      	movlt	r3, #45	; 0x2d
 8004020:	700b      	strb	r3, [r1, #0]
 8004022:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004024:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004028:	4691      	mov	r9, r2
 800402a:	f023 0820 	bic.w	r8, r3, #32
 800402e:	bfbc      	itt	lt
 8004030:	4622      	movlt	r2, r4
 8004032:	4614      	movlt	r4, r2
 8004034:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004038:	d005      	beq.n	8004046 <__cvt+0x42>
 800403a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800403e:	d100      	bne.n	8004042 <__cvt+0x3e>
 8004040:	3601      	adds	r6, #1
 8004042:	2102      	movs	r1, #2
 8004044:	e000      	b.n	8004048 <__cvt+0x44>
 8004046:	2103      	movs	r1, #3
 8004048:	ab03      	add	r3, sp, #12
 800404a:	9301      	str	r3, [sp, #4]
 800404c:	ab02      	add	r3, sp, #8
 800404e:	9300      	str	r3, [sp, #0]
 8004050:	ec45 4b10 	vmov	d0, r4, r5
 8004054:	4653      	mov	r3, sl
 8004056:	4632      	mov	r2, r6
 8004058:	f001 f87e 	bl	8005158 <_dtoa_r>
 800405c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004060:	4607      	mov	r7, r0
 8004062:	d102      	bne.n	800406a <__cvt+0x66>
 8004064:	f019 0f01 	tst.w	r9, #1
 8004068:	d022      	beq.n	80040b0 <__cvt+0xac>
 800406a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800406e:	eb07 0906 	add.w	r9, r7, r6
 8004072:	d110      	bne.n	8004096 <__cvt+0x92>
 8004074:	783b      	ldrb	r3, [r7, #0]
 8004076:	2b30      	cmp	r3, #48	; 0x30
 8004078:	d10a      	bne.n	8004090 <__cvt+0x8c>
 800407a:	2200      	movs	r2, #0
 800407c:	2300      	movs	r3, #0
 800407e:	4620      	mov	r0, r4
 8004080:	4629      	mov	r1, r5
 8004082:	f7fc fd41 	bl	8000b08 <__aeabi_dcmpeq>
 8004086:	b918      	cbnz	r0, 8004090 <__cvt+0x8c>
 8004088:	f1c6 0601 	rsb	r6, r6, #1
 800408c:	f8ca 6000 	str.w	r6, [sl]
 8004090:	f8da 3000 	ldr.w	r3, [sl]
 8004094:	4499      	add	r9, r3
 8004096:	2200      	movs	r2, #0
 8004098:	2300      	movs	r3, #0
 800409a:	4620      	mov	r0, r4
 800409c:	4629      	mov	r1, r5
 800409e:	f7fc fd33 	bl	8000b08 <__aeabi_dcmpeq>
 80040a2:	b108      	cbz	r0, 80040a8 <__cvt+0xa4>
 80040a4:	f8cd 900c 	str.w	r9, [sp, #12]
 80040a8:	2230      	movs	r2, #48	; 0x30
 80040aa:	9b03      	ldr	r3, [sp, #12]
 80040ac:	454b      	cmp	r3, r9
 80040ae:	d307      	bcc.n	80040c0 <__cvt+0xbc>
 80040b0:	9b03      	ldr	r3, [sp, #12]
 80040b2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80040b4:	1bdb      	subs	r3, r3, r7
 80040b6:	4638      	mov	r0, r7
 80040b8:	6013      	str	r3, [r2, #0]
 80040ba:	b004      	add	sp, #16
 80040bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80040c0:	1c59      	adds	r1, r3, #1
 80040c2:	9103      	str	r1, [sp, #12]
 80040c4:	701a      	strb	r2, [r3, #0]
 80040c6:	e7f0      	b.n	80040aa <__cvt+0xa6>

080040c8 <__exponent>:
 80040c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80040ca:	4603      	mov	r3, r0
 80040cc:	2900      	cmp	r1, #0
 80040ce:	bfb8      	it	lt
 80040d0:	4249      	neglt	r1, r1
 80040d2:	f803 2b02 	strb.w	r2, [r3], #2
 80040d6:	bfb4      	ite	lt
 80040d8:	222d      	movlt	r2, #45	; 0x2d
 80040da:	222b      	movge	r2, #43	; 0x2b
 80040dc:	2909      	cmp	r1, #9
 80040de:	7042      	strb	r2, [r0, #1]
 80040e0:	dd2a      	ble.n	8004138 <__exponent+0x70>
 80040e2:	f10d 0207 	add.w	r2, sp, #7
 80040e6:	4617      	mov	r7, r2
 80040e8:	260a      	movs	r6, #10
 80040ea:	4694      	mov	ip, r2
 80040ec:	fb91 f5f6 	sdiv	r5, r1, r6
 80040f0:	fb06 1415 	mls	r4, r6, r5, r1
 80040f4:	3430      	adds	r4, #48	; 0x30
 80040f6:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80040fa:	460c      	mov	r4, r1
 80040fc:	2c63      	cmp	r4, #99	; 0x63
 80040fe:	f102 32ff 	add.w	r2, r2, #4294967295
 8004102:	4629      	mov	r1, r5
 8004104:	dcf1      	bgt.n	80040ea <__exponent+0x22>
 8004106:	3130      	adds	r1, #48	; 0x30
 8004108:	f1ac 0402 	sub.w	r4, ip, #2
 800410c:	f802 1c01 	strb.w	r1, [r2, #-1]
 8004110:	1c41      	adds	r1, r0, #1
 8004112:	4622      	mov	r2, r4
 8004114:	42ba      	cmp	r2, r7
 8004116:	d30a      	bcc.n	800412e <__exponent+0x66>
 8004118:	f10d 0209 	add.w	r2, sp, #9
 800411c:	eba2 020c 	sub.w	r2, r2, ip
 8004120:	42bc      	cmp	r4, r7
 8004122:	bf88      	it	hi
 8004124:	2200      	movhi	r2, #0
 8004126:	4413      	add	r3, r2
 8004128:	1a18      	subs	r0, r3, r0
 800412a:	b003      	add	sp, #12
 800412c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800412e:	f812 5b01 	ldrb.w	r5, [r2], #1
 8004132:	f801 5f01 	strb.w	r5, [r1, #1]!
 8004136:	e7ed      	b.n	8004114 <__exponent+0x4c>
 8004138:	2330      	movs	r3, #48	; 0x30
 800413a:	3130      	adds	r1, #48	; 0x30
 800413c:	7083      	strb	r3, [r0, #2]
 800413e:	70c1      	strb	r1, [r0, #3]
 8004140:	1d03      	adds	r3, r0, #4
 8004142:	e7f1      	b.n	8004128 <__exponent+0x60>

08004144 <_printf_float>:
 8004144:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004148:	ed2d 8b02 	vpush	{d8}
 800414c:	b08d      	sub	sp, #52	; 0x34
 800414e:	460c      	mov	r4, r1
 8004150:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8004154:	4616      	mov	r6, r2
 8004156:	461f      	mov	r7, r3
 8004158:	4605      	mov	r5, r0
 800415a:	f000 fef7 	bl	8004f4c <_localeconv_r>
 800415e:	f8d0 a000 	ldr.w	sl, [r0]
 8004162:	4650      	mov	r0, sl
 8004164:	f7fc f8a4 	bl	80002b0 <strlen>
 8004168:	2300      	movs	r3, #0
 800416a:	930a      	str	r3, [sp, #40]	; 0x28
 800416c:	6823      	ldr	r3, [r4, #0]
 800416e:	9305      	str	r3, [sp, #20]
 8004170:	f8d8 3000 	ldr.w	r3, [r8]
 8004174:	f894 b018 	ldrb.w	fp, [r4, #24]
 8004178:	3307      	adds	r3, #7
 800417a:	f023 0307 	bic.w	r3, r3, #7
 800417e:	f103 0208 	add.w	r2, r3, #8
 8004182:	f8c8 2000 	str.w	r2, [r8]
 8004186:	e9d3 8900 	ldrd	r8, r9, [r3]
 800418a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800418e:	9307      	str	r3, [sp, #28]
 8004190:	f8cd 8018 	str.w	r8, [sp, #24]
 8004194:	ee08 0a10 	vmov	s16, r0
 8004198:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800419c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80041a0:	4b9e      	ldr	r3, [pc, #632]	; (800441c <_printf_float+0x2d8>)
 80041a2:	f04f 32ff 	mov.w	r2, #4294967295
 80041a6:	f7fc fce1 	bl	8000b6c <__aeabi_dcmpun>
 80041aa:	bb88      	cbnz	r0, 8004210 <_printf_float+0xcc>
 80041ac:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80041b0:	4b9a      	ldr	r3, [pc, #616]	; (800441c <_printf_float+0x2d8>)
 80041b2:	f04f 32ff 	mov.w	r2, #4294967295
 80041b6:	f7fc fcbb 	bl	8000b30 <__aeabi_dcmple>
 80041ba:	bb48      	cbnz	r0, 8004210 <_printf_float+0xcc>
 80041bc:	2200      	movs	r2, #0
 80041be:	2300      	movs	r3, #0
 80041c0:	4640      	mov	r0, r8
 80041c2:	4649      	mov	r1, r9
 80041c4:	f7fc fcaa 	bl	8000b1c <__aeabi_dcmplt>
 80041c8:	b110      	cbz	r0, 80041d0 <_printf_float+0x8c>
 80041ca:	232d      	movs	r3, #45	; 0x2d
 80041cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80041d0:	4a93      	ldr	r2, [pc, #588]	; (8004420 <_printf_float+0x2dc>)
 80041d2:	4b94      	ldr	r3, [pc, #592]	; (8004424 <_printf_float+0x2e0>)
 80041d4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80041d8:	bf94      	ite	ls
 80041da:	4690      	movls	r8, r2
 80041dc:	4698      	movhi	r8, r3
 80041de:	2303      	movs	r3, #3
 80041e0:	6123      	str	r3, [r4, #16]
 80041e2:	9b05      	ldr	r3, [sp, #20]
 80041e4:	f023 0304 	bic.w	r3, r3, #4
 80041e8:	6023      	str	r3, [r4, #0]
 80041ea:	f04f 0900 	mov.w	r9, #0
 80041ee:	9700      	str	r7, [sp, #0]
 80041f0:	4633      	mov	r3, r6
 80041f2:	aa0b      	add	r2, sp, #44	; 0x2c
 80041f4:	4621      	mov	r1, r4
 80041f6:	4628      	mov	r0, r5
 80041f8:	f000 f9da 	bl	80045b0 <_printf_common>
 80041fc:	3001      	adds	r0, #1
 80041fe:	f040 8090 	bne.w	8004322 <_printf_float+0x1de>
 8004202:	f04f 30ff 	mov.w	r0, #4294967295
 8004206:	b00d      	add	sp, #52	; 0x34
 8004208:	ecbd 8b02 	vpop	{d8}
 800420c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004210:	4642      	mov	r2, r8
 8004212:	464b      	mov	r3, r9
 8004214:	4640      	mov	r0, r8
 8004216:	4649      	mov	r1, r9
 8004218:	f7fc fca8 	bl	8000b6c <__aeabi_dcmpun>
 800421c:	b140      	cbz	r0, 8004230 <_printf_float+0xec>
 800421e:	464b      	mov	r3, r9
 8004220:	2b00      	cmp	r3, #0
 8004222:	bfbc      	itt	lt
 8004224:	232d      	movlt	r3, #45	; 0x2d
 8004226:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800422a:	4a7f      	ldr	r2, [pc, #508]	; (8004428 <_printf_float+0x2e4>)
 800422c:	4b7f      	ldr	r3, [pc, #508]	; (800442c <_printf_float+0x2e8>)
 800422e:	e7d1      	b.n	80041d4 <_printf_float+0x90>
 8004230:	6863      	ldr	r3, [r4, #4]
 8004232:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8004236:	9206      	str	r2, [sp, #24]
 8004238:	1c5a      	adds	r2, r3, #1
 800423a:	d13f      	bne.n	80042bc <_printf_float+0x178>
 800423c:	2306      	movs	r3, #6
 800423e:	6063      	str	r3, [r4, #4]
 8004240:	9b05      	ldr	r3, [sp, #20]
 8004242:	6861      	ldr	r1, [r4, #4]
 8004244:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004248:	2300      	movs	r3, #0
 800424a:	9303      	str	r3, [sp, #12]
 800424c:	ab0a      	add	r3, sp, #40	; 0x28
 800424e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8004252:	ab09      	add	r3, sp, #36	; 0x24
 8004254:	ec49 8b10 	vmov	d0, r8, r9
 8004258:	9300      	str	r3, [sp, #0]
 800425a:	6022      	str	r2, [r4, #0]
 800425c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004260:	4628      	mov	r0, r5
 8004262:	f7ff fecf 	bl	8004004 <__cvt>
 8004266:	9b06      	ldr	r3, [sp, #24]
 8004268:	9909      	ldr	r1, [sp, #36]	; 0x24
 800426a:	2b47      	cmp	r3, #71	; 0x47
 800426c:	4680      	mov	r8, r0
 800426e:	d108      	bne.n	8004282 <_printf_float+0x13e>
 8004270:	1cc8      	adds	r0, r1, #3
 8004272:	db02      	blt.n	800427a <_printf_float+0x136>
 8004274:	6863      	ldr	r3, [r4, #4]
 8004276:	4299      	cmp	r1, r3
 8004278:	dd41      	ble.n	80042fe <_printf_float+0x1ba>
 800427a:	f1ab 0302 	sub.w	r3, fp, #2
 800427e:	fa5f fb83 	uxtb.w	fp, r3
 8004282:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004286:	d820      	bhi.n	80042ca <_printf_float+0x186>
 8004288:	3901      	subs	r1, #1
 800428a:	465a      	mov	r2, fp
 800428c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004290:	9109      	str	r1, [sp, #36]	; 0x24
 8004292:	f7ff ff19 	bl	80040c8 <__exponent>
 8004296:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004298:	1813      	adds	r3, r2, r0
 800429a:	2a01      	cmp	r2, #1
 800429c:	4681      	mov	r9, r0
 800429e:	6123      	str	r3, [r4, #16]
 80042a0:	dc02      	bgt.n	80042a8 <_printf_float+0x164>
 80042a2:	6822      	ldr	r2, [r4, #0]
 80042a4:	07d2      	lsls	r2, r2, #31
 80042a6:	d501      	bpl.n	80042ac <_printf_float+0x168>
 80042a8:	3301      	adds	r3, #1
 80042aa:	6123      	str	r3, [r4, #16]
 80042ac:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d09c      	beq.n	80041ee <_printf_float+0xaa>
 80042b4:	232d      	movs	r3, #45	; 0x2d
 80042b6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80042ba:	e798      	b.n	80041ee <_printf_float+0xaa>
 80042bc:	9a06      	ldr	r2, [sp, #24]
 80042be:	2a47      	cmp	r2, #71	; 0x47
 80042c0:	d1be      	bne.n	8004240 <_printf_float+0xfc>
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d1bc      	bne.n	8004240 <_printf_float+0xfc>
 80042c6:	2301      	movs	r3, #1
 80042c8:	e7b9      	b.n	800423e <_printf_float+0xfa>
 80042ca:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80042ce:	d118      	bne.n	8004302 <_printf_float+0x1be>
 80042d0:	2900      	cmp	r1, #0
 80042d2:	6863      	ldr	r3, [r4, #4]
 80042d4:	dd0b      	ble.n	80042ee <_printf_float+0x1aa>
 80042d6:	6121      	str	r1, [r4, #16]
 80042d8:	b913      	cbnz	r3, 80042e0 <_printf_float+0x19c>
 80042da:	6822      	ldr	r2, [r4, #0]
 80042dc:	07d0      	lsls	r0, r2, #31
 80042de:	d502      	bpl.n	80042e6 <_printf_float+0x1a2>
 80042e0:	3301      	adds	r3, #1
 80042e2:	440b      	add	r3, r1
 80042e4:	6123      	str	r3, [r4, #16]
 80042e6:	65a1      	str	r1, [r4, #88]	; 0x58
 80042e8:	f04f 0900 	mov.w	r9, #0
 80042ec:	e7de      	b.n	80042ac <_printf_float+0x168>
 80042ee:	b913      	cbnz	r3, 80042f6 <_printf_float+0x1b2>
 80042f0:	6822      	ldr	r2, [r4, #0]
 80042f2:	07d2      	lsls	r2, r2, #31
 80042f4:	d501      	bpl.n	80042fa <_printf_float+0x1b6>
 80042f6:	3302      	adds	r3, #2
 80042f8:	e7f4      	b.n	80042e4 <_printf_float+0x1a0>
 80042fa:	2301      	movs	r3, #1
 80042fc:	e7f2      	b.n	80042e4 <_printf_float+0x1a0>
 80042fe:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8004302:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004304:	4299      	cmp	r1, r3
 8004306:	db05      	blt.n	8004314 <_printf_float+0x1d0>
 8004308:	6823      	ldr	r3, [r4, #0]
 800430a:	6121      	str	r1, [r4, #16]
 800430c:	07d8      	lsls	r0, r3, #31
 800430e:	d5ea      	bpl.n	80042e6 <_printf_float+0x1a2>
 8004310:	1c4b      	adds	r3, r1, #1
 8004312:	e7e7      	b.n	80042e4 <_printf_float+0x1a0>
 8004314:	2900      	cmp	r1, #0
 8004316:	bfd4      	ite	le
 8004318:	f1c1 0202 	rsble	r2, r1, #2
 800431c:	2201      	movgt	r2, #1
 800431e:	4413      	add	r3, r2
 8004320:	e7e0      	b.n	80042e4 <_printf_float+0x1a0>
 8004322:	6823      	ldr	r3, [r4, #0]
 8004324:	055a      	lsls	r2, r3, #21
 8004326:	d407      	bmi.n	8004338 <_printf_float+0x1f4>
 8004328:	6923      	ldr	r3, [r4, #16]
 800432a:	4642      	mov	r2, r8
 800432c:	4631      	mov	r1, r6
 800432e:	4628      	mov	r0, r5
 8004330:	47b8      	blx	r7
 8004332:	3001      	adds	r0, #1
 8004334:	d12c      	bne.n	8004390 <_printf_float+0x24c>
 8004336:	e764      	b.n	8004202 <_printf_float+0xbe>
 8004338:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800433c:	f240 80e0 	bls.w	8004500 <_printf_float+0x3bc>
 8004340:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004344:	2200      	movs	r2, #0
 8004346:	2300      	movs	r3, #0
 8004348:	f7fc fbde 	bl	8000b08 <__aeabi_dcmpeq>
 800434c:	2800      	cmp	r0, #0
 800434e:	d034      	beq.n	80043ba <_printf_float+0x276>
 8004350:	4a37      	ldr	r2, [pc, #220]	; (8004430 <_printf_float+0x2ec>)
 8004352:	2301      	movs	r3, #1
 8004354:	4631      	mov	r1, r6
 8004356:	4628      	mov	r0, r5
 8004358:	47b8      	blx	r7
 800435a:	3001      	adds	r0, #1
 800435c:	f43f af51 	beq.w	8004202 <_printf_float+0xbe>
 8004360:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004364:	429a      	cmp	r2, r3
 8004366:	db02      	blt.n	800436e <_printf_float+0x22a>
 8004368:	6823      	ldr	r3, [r4, #0]
 800436a:	07d8      	lsls	r0, r3, #31
 800436c:	d510      	bpl.n	8004390 <_printf_float+0x24c>
 800436e:	ee18 3a10 	vmov	r3, s16
 8004372:	4652      	mov	r2, sl
 8004374:	4631      	mov	r1, r6
 8004376:	4628      	mov	r0, r5
 8004378:	47b8      	blx	r7
 800437a:	3001      	adds	r0, #1
 800437c:	f43f af41 	beq.w	8004202 <_printf_float+0xbe>
 8004380:	f04f 0800 	mov.w	r8, #0
 8004384:	f104 091a 	add.w	r9, r4, #26
 8004388:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800438a:	3b01      	subs	r3, #1
 800438c:	4543      	cmp	r3, r8
 800438e:	dc09      	bgt.n	80043a4 <_printf_float+0x260>
 8004390:	6823      	ldr	r3, [r4, #0]
 8004392:	079b      	lsls	r3, r3, #30
 8004394:	f100 8107 	bmi.w	80045a6 <_printf_float+0x462>
 8004398:	68e0      	ldr	r0, [r4, #12]
 800439a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800439c:	4298      	cmp	r0, r3
 800439e:	bfb8      	it	lt
 80043a0:	4618      	movlt	r0, r3
 80043a2:	e730      	b.n	8004206 <_printf_float+0xc2>
 80043a4:	2301      	movs	r3, #1
 80043a6:	464a      	mov	r2, r9
 80043a8:	4631      	mov	r1, r6
 80043aa:	4628      	mov	r0, r5
 80043ac:	47b8      	blx	r7
 80043ae:	3001      	adds	r0, #1
 80043b0:	f43f af27 	beq.w	8004202 <_printf_float+0xbe>
 80043b4:	f108 0801 	add.w	r8, r8, #1
 80043b8:	e7e6      	b.n	8004388 <_printf_float+0x244>
 80043ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80043bc:	2b00      	cmp	r3, #0
 80043be:	dc39      	bgt.n	8004434 <_printf_float+0x2f0>
 80043c0:	4a1b      	ldr	r2, [pc, #108]	; (8004430 <_printf_float+0x2ec>)
 80043c2:	2301      	movs	r3, #1
 80043c4:	4631      	mov	r1, r6
 80043c6:	4628      	mov	r0, r5
 80043c8:	47b8      	blx	r7
 80043ca:	3001      	adds	r0, #1
 80043cc:	f43f af19 	beq.w	8004202 <_printf_float+0xbe>
 80043d0:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80043d4:	4313      	orrs	r3, r2
 80043d6:	d102      	bne.n	80043de <_printf_float+0x29a>
 80043d8:	6823      	ldr	r3, [r4, #0]
 80043da:	07d9      	lsls	r1, r3, #31
 80043dc:	d5d8      	bpl.n	8004390 <_printf_float+0x24c>
 80043de:	ee18 3a10 	vmov	r3, s16
 80043e2:	4652      	mov	r2, sl
 80043e4:	4631      	mov	r1, r6
 80043e6:	4628      	mov	r0, r5
 80043e8:	47b8      	blx	r7
 80043ea:	3001      	adds	r0, #1
 80043ec:	f43f af09 	beq.w	8004202 <_printf_float+0xbe>
 80043f0:	f04f 0900 	mov.w	r9, #0
 80043f4:	f104 0a1a 	add.w	sl, r4, #26
 80043f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80043fa:	425b      	negs	r3, r3
 80043fc:	454b      	cmp	r3, r9
 80043fe:	dc01      	bgt.n	8004404 <_printf_float+0x2c0>
 8004400:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004402:	e792      	b.n	800432a <_printf_float+0x1e6>
 8004404:	2301      	movs	r3, #1
 8004406:	4652      	mov	r2, sl
 8004408:	4631      	mov	r1, r6
 800440a:	4628      	mov	r0, r5
 800440c:	47b8      	blx	r7
 800440e:	3001      	adds	r0, #1
 8004410:	f43f aef7 	beq.w	8004202 <_printf_float+0xbe>
 8004414:	f109 0901 	add.w	r9, r9, #1
 8004418:	e7ee      	b.n	80043f8 <_printf_float+0x2b4>
 800441a:	bf00      	nop
 800441c:	7fefffff 	.word	0x7fefffff
 8004420:	08009570 	.word	0x08009570
 8004424:	08009574 	.word	0x08009574
 8004428:	08009578 	.word	0x08009578
 800442c:	0800957c 	.word	0x0800957c
 8004430:	08009580 	.word	0x08009580
 8004434:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004436:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004438:	429a      	cmp	r2, r3
 800443a:	bfa8      	it	ge
 800443c:	461a      	movge	r2, r3
 800443e:	2a00      	cmp	r2, #0
 8004440:	4691      	mov	r9, r2
 8004442:	dc37      	bgt.n	80044b4 <_printf_float+0x370>
 8004444:	f04f 0b00 	mov.w	fp, #0
 8004448:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800444c:	f104 021a 	add.w	r2, r4, #26
 8004450:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004452:	9305      	str	r3, [sp, #20]
 8004454:	eba3 0309 	sub.w	r3, r3, r9
 8004458:	455b      	cmp	r3, fp
 800445a:	dc33      	bgt.n	80044c4 <_printf_float+0x380>
 800445c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004460:	429a      	cmp	r2, r3
 8004462:	db3b      	blt.n	80044dc <_printf_float+0x398>
 8004464:	6823      	ldr	r3, [r4, #0]
 8004466:	07da      	lsls	r2, r3, #31
 8004468:	d438      	bmi.n	80044dc <_printf_float+0x398>
 800446a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800446e:	eba2 0903 	sub.w	r9, r2, r3
 8004472:	9b05      	ldr	r3, [sp, #20]
 8004474:	1ad2      	subs	r2, r2, r3
 8004476:	4591      	cmp	r9, r2
 8004478:	bfa8      	it	ge
 800447a:	4691      	movge	r9, r2
 800447c:	f1b9 0f00 	cmp.w	r9, #0
 8004480:	dc35      	bgt.n	80044ee <_printf_float+0x3aa>
 8004482:	f04f 0800 	mov.w	r8, #0
 8004486:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800448a:	f104 0a1a 	add.w	sl, r4, #26
 800448e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004492:	1a9b      	subs	r3, r3, r2
 8004494:	eba3 0309 	sub.w	r3, r3, r9
 8004498:	4543      	cmp	r3, r8
 800449a:	f77f af79 	ble.w	8004390 <_printf_float+0x24c>
 800449e:	2301      	movs	r3, #1
 80044a0:	4652      	mov	r2, sl
 80044a2:	4631      	mov	r1, r6
 80044a4:	4628      	mov	r0, r5
 80044a6:	47b8      	blx	r7
 80044a8:	3001      	adds	r0, #1
 80044aa:	f43f aeaa 	beq.w	8004202 <_printf_float+0xbe>
 80044ae:	f108 0801 	add.w	r8, r8, #1
 80044b2:	e7ec      	b.n	800448e <_printf_float+0x34a>
 80044b4:	4613      	mov	r3, r2
 80044b6:	4631      	mov	r1, r6
 80044b8:	4642      	mov	r2, r8
 80044ba:	4628      	mov	r0, r5
 80044bc:	47b8      	blx	r7
 80044be:	3001      	adds	r0, #1
 80044c0:	d1c0      	bne.n	8004444 <_printf_float+0x300>
 80044c2:	e69e      	b.n	8004202 <_printf_float+0xbe>
 80044c4:	2301      	movs	r3, #1
 80044c6:	4631      	mov	r1, r6
 80044c8:	4628      	mov	r0, r5
 80044ca:	9205      	str	r2, [sp, #20]
 80044cc:	47b8      	blx	r7
 80044ce:	3001      	adds	r0, #1
 80044d0:	f43f ae97 	beq.w	8004202 <_printf_float+0xbe>
 80044d4:	9a05      	ldr	r2, [sp, #20]
 80044d6:	f10b 0b01 	add.w	fp, fp, #1
 80044da:	e7b9      	b.n	8004450 <_printf_float+0x30c>
 80044dc:	ee18 3a10 	vmov	r3, s16
 80044e0:	4652      	mov	r2, sl
 80044e2:	4631      	mov	r1, r6
 80044e4:	4628      	mov	r0, r5
 80044e6:	47b8      	blx	r7
 80044e8:	3001      	adds	r0, #1
 80044ea:	d1be      	bne.n	800446a <_printf_float+0x326>
 80044ec:	e689      	b.n	8004202 <_printf_float+0xbe>
 80044ee:	9a05      	ldr	r2, [sp, #20]
 80044f0:	464b      	mov	r3, r9
 80044f2:	4442      	add	r2, r8
 80044f4:	4631      	mov	r1, r6
 80044f6:	4628      	mov	r0, r5
 80044f8:	47b8      	blx	r7
 80044fa:	3001      	adds	r0, #1
 80044fc:	d1c1      	bne.n	8004482 <_printf_float+0x33e>
 80044fe:	e680      	b.n	8004202 <_printf_float+0xbe>
 8004500:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004502:	2a01      	cmp	r2, #1
 8004504:	dc01      	bgt.n	800450a <_printf_float+0x3c6>
 8004506:	07db      	lsls	r3, r3, #31
 8004508:	d53a      	bpl.n	8004580 <_printf_float+0x43c>
 800450a:	2301      	movs	r3, #1
 800450c:	4642      	mov	r2, r8
 800450e:	4631      	mov	r1, r6
 8004510:	4628      	mov	r0, r5
 8004512:	47b8      	blx	r7
 8004514:	3001      	adds	r0, #1
 8004516:	f43f ae74 	beq.w	8004202 <_printf_float+0xbe>
 800451a:	ee18 3a10 	vmov	r3, s16
 800451e:	4652      	mov	r2, sl
 8004520:	4631      	mov	r1, r6
 8004522:	4628      	mov	r0, r5
 8004524:	47b8      	blx	r7
 8004526:	3001      	adds	r0, #1
 8004528:	f43f ae6b 	beq.w	8004202 <_printf_float+0xbe>
 800452c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004530:	2200      	movs	r2, #0
 8004532:	2300      	movs	r3, #0
 8004534:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8004538:	f7fc fae6 	bl	8000b08 <__aeabi_dcmpeq>
 800453c:	b9d8      	cbnz	r0, 8004576 <_printf_float+0x432>
 800453e:	f10a 33ff 	add.w	r3, sl, #4294967295
 8004542:	f108 0201 	add.w	r2, r8, #1
 8004546:	4631      	mov	r1, r6
 8004548:	4628      	mov	r0, r5
 800454a:	47b8      	blx	r7
 800454c:	3001      	adds	r0, #1
 800454e:	d10e      	bne.n	800456e <_printf_float+0x42a>
 8004550:	e657      	b.n	8004202 <_printf_float+0xbe>
 8004552:	2301      	movs	r3, #1
 8004554:	4652      	mov	r2, sl
 8004556:	4631      	mov	r1, r6
 8004558:	4628      	mov	r0, r5
 800455a:	47b8      	blx	r7
 800455c:	3001      	adds	r0, #1
 800455e:	f43f ae50 	beq.w	8004202 <_printf_float+0xbe>
 8004562:	f108 0801 	add.w	r8, r8, #1
 8004566:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004568:	3b01      	subs	r3, #1
 800456a:	4543      	cmp	r3, r8
 800456c:	dcf1      	bgt.n	8004552 <_printf_float+0x40e>
 800456e:	464b      	mov	r3, r9
 8004570:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004574:	e6da      	b.n	800432c <_printf_float+0x1e8>
 8004576:	f04f 0800 	mov.w	r8, #0
 800457a:	f104 0a1a 	add.w	sl, r4, #26
 800457e:	e7f2      	b.n	8004566 <_printf_float+0x422>
 8004580:	2301      	movs	r3, #1
 8004582:	4642      	mov	r2, r8
 8004584:	e7df      	b.n	8004546 <_printf_float+0x402>
 8004586:	2301      	movs	r3, #1
 8004588:	464a      	mov	r2, r9
 800458a:	4631      	mov	r1, r6
 800458c:	4628      	mov	r0, r5
 800458e:	47b8      	blx	r7
 8004590:	3001      	adds	r0, #1
 8004592:	f43f ae36 	beq.w	8004202 <_printf_float+0xbe>
 8004596:	f108 0801 	add.w	r8, r8, #1
 800459a:	68e3      	ldr	r3, [r4, #12]
 800459c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800459e:	1a5b      	subs	r3, r3, r1
 80045a0:	4543      	cmp	r3, r8
 80045a2:	dcf0      	bgt.n	8004586 <_printf_float+0x442>
 80045a4:	e6f8      	b.n	8004398 <_printf_float+0x254>
 80045a6:	f04f 0800 	mov.w	r8, #0
 80045aa:	f104 0919 	add.w	r9, r4, #25
 80045ae:	e7f4      	b.n	800459a <_printf_float+0x456>

080045b0 <_printf_common>:
 80045b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80045b4:	4616      	mov	r6, r2
 80045b6:	4699      	mov	r9, r3
 80045b8:	688a      	ldr	r2, [r1, #8]
 80045ba:	690b      	ldr	r3, [r1, #16]
 80045bc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80045c0:	4293      	cmp	r3, r2
 80045c2:	bfb8      	it	lt
 80045c4:	4613      	movlt	r3, r2
 80045c6:	6033      	str	r3, [r6, #0]
 80045c8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80045cc:	4607      	mov	r7, r0
 80045ce:	460c      	mov	r4, r1
 80045d0:	b10a      	cbz	r2, 80045d6 <_printf_common+0x26>
 80045d2:	3301      	adds	r3, #1
 80045d4:	6033      	str	r3, [r6, #0]
 80045d6:	6823      	ldr	r3, [r4, #0]
 80045d8:	0699      	lsls	r1, r3, #26
 80045da:	bf42      	ittt	mi
 80045dc:	6833      	ldrmi	r3, [r6, #0]
 80045de:	3302      	addmi	r3, #2
 80045e0:	6033      	strmi	r3, [r6, #0]
 80045e2:	6825      	ldr	r5, [r4, #0]
 80045e4:	f015 0506 	ands.w	r5, r5, #6
 80045e8:	d106      	bne.n	80045f8 <_printf_common+0x48>
 80045ea:	f104 0a19 	add.w	sl, r4, #25
 80045ee:	68e3      	ldr	r3, [r4, #12]
 80045f0:	6832      	ldr	r2, [r6, #0]
 80045f2:	1a9b      	subs	r3, r3, r2
 80045f4:	42ab      	cmp	r3, r5
 80045f6:	dc26      	bgt.n	8004646 <_printf_common+0x96>
 80045f8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80045fc:	1e13      	subs	r3, r2, #0
 80045fe:	6822      	ldr	r2, [r4, #0]
 8004600:	bf18      	it	ne
 8004602:	2301      	movne	r3, #1
 8004604:	0692      	lsls	r2, r2, #26
 8004606:	d42b      	bmi.n	8004660 <_printf_common+0xb0>
 8004608:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800460c:	4649      	mov	r1, r9
 800460e:	4638      	mov	r0, r7
 8004610:	47c0      	blx	r8
 8004612:	3001      	adds	r0, #1
 8004614:	d01e      	beq.n	8004654 <_printf_common+0xa4>
 8004616:	6823      	ldr	r3, [r4, #0]
 8004618:	6922      	ldr	r2, [r4, #16]
 800461a:	f003 0306 	and.w	r3, r3, #6
 800461e:	2b04      	cmp	r3, #4
 8004620:	bf02      	ittt	eq
 8004622:	68e5      	ldreq	r5, [r4, #12]
 8004624:	6833      	ldreq	r3, [r6, #0]
 8004626:	1aed      	subeq	r5, r5, r3
 8004628:	68a3      	ldr	r3, [r4, #8]
 800462a:	bf0c      	ite	eq
 800462c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004630:	2500      	movne	r5, #0
 8004632:	4293      	cmp	r3, r2
 8004634:	bfc4      	itt	gt
 8004636:	1a9b      	subgt	r3, r3, r2
 8004638:	18ed      	addgt	r5, r5, r3
 800463a:	2600      	movs	r6, #0
 800463c:	341a      	adds	r4, #26
 800463e:	42b5      	cmp	r5, r6
 8004640:	d11a      	bne.n	8004678 <_printf_common+0xc8>
 8004642:	2000      	movs	r0, #0
 8004644:	e008      	b.n	8004658 <_printf_common+0xa8>
 8004646:	2301      	movs	r3, #1
 8004648:	4652      	mov	r2, sl
 800464a:	4649      	mov	r1, r9
 800464c:	4638      	mov	r0, r7
 800464e:	47c0      	blx	r8
 8004650:	3001      	adds	r0, #1
 8004652:	d103      	bne.n	800465c <_printf_common+0xac>
 8004654:	f04f 30ff 	mov.w	r0, #4294967295
 8004658:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800465c:	3501      	adds	r5, #1
 800465e:	e7c6      	b.n	80045ee <_printf_common+0x3e>
 8004660:	18e1      	adds	r1, r4, r3
 8004662:	1c5a      	adds	r2, r3, #1
 8004664:	2030      	movs	r0, #48	; 0x30
 8004666:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800466a:	4422      	add	r2, r4
 800466c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004670:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004674:	3302      	adds	r3, #2
 8004676:	e7c7      	b.n	8004608 <_printf_common+0x58>
 8004678:	2301      	movs	r3, #1
 800467a:	4622      	mov	r2, r4
 800467c:	4649      	mov	r1, r9
 800467e:	4638      	mov	r0, r7
 8004680:	47c0      	blx	r8
 8004682:	3001      	adds	r0, #1
 8004684:	d0e6      	beq.n	8004654 <_printf_common+0xa4>
 8004686:	3601      	adds	r6, #1
 8004688:	e7d9      	b.n	800463e <_printf_common+0x8e>
	...

0800468c <_printf_i>:
 800468c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004690:	7e0f      	ldrb	r7, [r1, #24]
 8004692:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004694:	2f78      	cmp	r7, #120	; 0x78
 8004696:	4691      	mov	r9, r2
 8004698:	4680      	mov	r8, r0
 800469a:	460c      	mov	r4, r1
 800469c:	469a      	mov	sl, r3
 800469e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80046a2:	d807      	bhi.n	80046b4 <_printf_i+0x28>
 80046a4:	2f62      	cmp	r7, #98	; 0x62
 80046a6:	d80a      	bhi.n	80046be <_printf_i+0x32>
 80046a8:	2f00      	cmp	r7, #0
 80046aa:	f000 80d4 	beq.w	8004856 <_printf_i+0x1ca>
 80046ae:	2f58      	cmp	r7, #88	; 0x58
 80046b0:	f000 80c0 	beq.w	8004834 <_printf_i+0x1a8>
 80046b4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80046b8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80046bc:	e03a      	b.n	8004734 <_printf_i+0xa8>
 80046be:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80046c2:	2b15      	cmp	r3, #21
 80046c4:	d8f6      	bhi.n	80046b4 <_printf_i+0x28>
 80046c6:	a101      	add	r1, pc, #4	; (adr r1, 80046cc <_printf_i+0x40>)
 80046c8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80046cc:	08004725 	.word	0x08004725
 80046d0:	08004739 	.word	0x08004739
 80046d4:	080046b5 	.word	0x080046b5
 80046d8:	080046b5 	.word	0x080046b5
 80046dc:	080046b5 	.word	0x080046b5
 80046e0:	080046b5 	.word	0x080046b5
 80046e4:	08004739 	.word	0x08004739
 80046e8:	080046b5 	.word	0x080046b5
 80046ec:	080046b5 	.word	0x080046b5
 80046f0:	080046b5 	.word	0x080046b5
 80046f4:	080046b5 	.word	0x080046b5
 80046f8:	0800483d 	.word	0x0800483d
 80046fc:	08004765 	.word	0x08004765
 8004700:	080047f7 	.word	0x080047f7
 8004704:	080046b5 	.word	0x080046b5
 8004708:	080046b5 	.word	0x080046b5
 800470c:	0800485f 	.word	0x0800485f
 8004710:	080046b5 	.word	0x080046b5
 8004714:	08004765 	.word	0x08004765
 8004718:	080046b5 	.word	0x080046b5
 800471c:	080046b5 	.word	0x080046b5
 8004720:	080047ff 	.word	0x080047ff
 8004724:	682b      	ldr	r3, [r5, #0]
 8004726:	1d1a      	adds	r2, r3, #4
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	602a      	str	r2, [r5, #0]
 800472c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004730:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004734:	2301      	movs	r3, #1
 8004736:	e09f      	b.n	8004878 <_printf_i+0x1ec>
 8004738:	6820      	ldr	r0, [r4, #0]
 800473a:	682b      	ldr	r3, [r5, #0]
 800473c:	0607      	lsls	r7, r0, #24
 800473e:	f103 0104 	add.w	r1, r3, #4
 8004742:	6029      	str	r1, [r5, #0]
 8004744:	d501      	bpl.n	800474a <_printf_i+0xbe>
 8004746:	681e      	ldr	r6, [r3, #0]
 8004748:	e003      	b.n	8004752 <_printf_i+0xc6>
 800474a:	0646      	lsls	r6, r0, #25
 800474c:	d5fb      	bpl.n	8004746 <_printf_i+0xba>
 800474e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8004752:	2e00      	cmp	r6, #0
 8004754:	da03      	bge.n	800475e <_printf_i+0xd2>
 8004756:	232d      	movs	r3, #45	; 0x2d
 8004758:	4276      	negs	r6, r6
 800475a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800475e:	485a      	ldr	r0, [pc, #360]	; (80048c8 <_printf_i+0x23c>)
 8004760:	230a      	movs	r3, #10
 8004762:	e012      	b.n	800478a <_printf_i+0xfe>
 8004764:	682b      	ldr	r3, [r5, #0]
 8004766:	6820      	ldr	r0, [r4, #0]
 8004768:	1d19      	adds	r1, r3, #4
 800476a:	6029      	str	r1, [r5, #0]
 800476c:	0605      	lsls	r5, r0, #24
 800476e:	d501      	bpl.n	8004774 <_printf_i+0xe8>
 8004770:	681e      	ldr	r6, [r3, #0]
 8004772:	e002      	b.n	800477a <_printf_i+0xee>
 8004774:	0641      	lsls	r1, r0, #25
 8004776:	d5fb      	bpl.n	8004770 <_printf_i+0xe4>
 8004778:	881e      	ldrh	r6, [r3, #0]
 800477a:	4853      	ldr	r0, [pc, #332]	; (80048c8 <_printf_i+0x23c>)
 800477c:	2f6f      	cmp	r7, #111	; 0x6f
 800477e:	bf0c      	ite	eq
 8004780:	2308      	moveq	r3, #8
 8004782:	230a      	movne	r3, #10
 8004784:	2100      	movs	r1, #0
 8004786:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800478a:	6865      	ldr	r5, [r4, #4]
 800478c:	60a5      	str	r5, [r4, #8]
 800478e:	2d00      	cmp	r5, #0
 8004790:	bfa2      	ittt	ge
 8004792:	6821      	ldrge	r1, [r4, #0]
 8004794:	f021 0104 	bicge.w	r1, r1, #4
 8004798:	6021      	strge	r1, [r4, #0]
 800479a:	b90e      	cbnz	r6, 80047a0 <_printf_i+0x114>
 800479c:	2d00      	cmp	r5, #0
 800479e:	d04b      	beq.n	8004838 <_printf_i+0x1ac>
 80047a0:	4615      	mov	r5, r2
 80047a2:	fbb6 f1f3 	udiv	r1, r6, r3
 80047a6:	fb03 6711 	mls	r7, r3, r1, r6
 80047aa:	5dc7      	ldrb	r7, [r0, r7]
 80047ac:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80047b0:	4637      	mov	r7, r6
 80047b2:	42bb      	cmp	r3, r7
 80047b4:	460e      	mov	r6, r1
 80047b6:	d9f4      	bls.n	80047a2 <_printf_i+0x116>
 80047b8:	2b08      	cmp	r3, #8
 80047ba:	d10b      	bne.n	80047d4 <_printf_i+0x148>
 80047bc:	6823      	ldr	r3, [r4, #0]
 80047be:	07de      	lsls	r6, r3, #31
 80047c0:	d508      	bpl.n	80047d4 <_printf_i+0x148>
 80047c2:	6923      	ldr	r3, [r4, #16]
 80047c4:	6861      	ldr	r1, [r4, #4]
 80047c6:	4299      	cmp	r1, r3
 80047c8:	bfde      	ittt	le
 80047ca:	2330      	movle	r3, #48	; 0x30
 80047cc:	f805 3c01 	strble.w	r3, [r5, #-1]
 80047d0:	f105 35ff 	addle.w	r5, r5, #4294967295
 80047d4:	1b52      	subs	r2, r2, r5
 80047d6:	6122      	str	r2, [r4, #16]
 80047d8:	f8cd a000 	str.w	sl, [sp]
 80047dc:	464b      	mov	r3, r9
 80047de:	aa03      	add	r2, sp, #12
 80047e0:	4621      	mov	r1, r4
 80047e2:	4640      	mov	r0, r8
 80047e4:	f7ff fee4 	bl	80045b0 <_printf_common>
 80047e8:	3001      	adds	r0, #1
 80047ea:	d14a      	bne.n	8004882 <_printf_i+0x1f6>
 80047ec:	f04f 30ff 	mov.w	r0, #4294967295
 80047f0:	b004      	add	sp, #16
 80047f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80047f6:	6823      	ldr	r3, [r4, #0]
 80047f8:	f043 0320 	orr.w	r3, r3, #32
 80047fc:	6023      	str	r3, [r4, #0]
 80047fe:	4833      	ldr	r0, [pc, #204]	; (80048cc <_printf_i+0x240>)
 8004800:	2778      	movs	r7, #120	; 0x78
 8004802:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004806:	6823      	ldr	r3, [r4, #0]
 8004808:	6829      	ldr	r1, [r5, #0]
 800480a:	061f      	lsls	r7, r3, #24
 800480c:	f851 6b04 	ldr.w	r6, [r1], #4
 8004810:	d402      	bmi.n	8004818 <_printf_i+0x18c>
 8004812:	065f      	lsls	r7, r3, #25
 8004814:	bf48      	it	mi
 8004816:	b2b6      	uxthmi	r6, r6
 8004818:	07df      	lsls	r7, r3, #31
 800481a:	bf48      	it	mi
 800481c:	f043 0320 	orrmi.w	r3, r3, #32
 8004820:	6029      	str	r1, [r5, #0]
 8004822:	bf48      	it	mi
 8004824:	6023      	strmi	r3, [r4, #0]
 8004826:	b91e      	cbnz	r6, 8004830 <_printf_i+0x1a4>
 8004828:	6823      	ldr	r3, [r4, #0]
 800482a:	f023 0320 	bic.w	r3, r3, #32
 800482e:	6023      	str	r3, [r4, #0]
 8004830:	2310      	movs	r3, #16
 8004832:	e7a7      	b.n	8004784 <_printf_i+0xf8>
 8004834:	4824      	ldr	r0, [pc, #144]	; (80048c8 <_printf_i+0x23c>)
 8004836:	e7e4      	b.n	8004802 <_printf_i+0x176>
 8004838:	4615      	mov	r5, r2
 800483a:	e7bd      	b.n	80047b8 <_printf_i+0x12c>
 800483c:	682b      	ldr	r3, [r5, #0]
 800483e:	6826      	ldr	r6, [r4, #0]
 8004840:	6961      	ldr	r1, [r4, #20]
 8004842:	1d18      	adds	r0, r3, #4
 8004844:	6028      	str	r0, [r5, #0]
 8004846:	0635      	lsls	r5, r6, #24
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	d501      	bpl.n	8004850 <_printf_i+0x1c4>
 800484c:	6019      	str	r1, [r3, #0]
 800484e:	e002      	b.n	8004856 <_printf_i+0x1ca>
 8004850:	0670      	lsls	r0, r6, #25
 8004852:	d5fb      	bpl.n	800484c <_printf_i+0x1c0>
 8004854:	8019      	strh	r1, [r3, #0]
 8004856:	2300      	movs	r3, #0
 8004858:	6123      	str	r3, [r4, #16]
 800485a:	4615      	mov	r5, r2
 800485c:	e7bc      	b.n	80047d8 <_printf_i+0x14c>
 800485e:	682b      	ldr	r3, [r5, #0]
 8004860:	1d1a      	adds	r2, r3, #4
 8004862:	602a      	str	r2, [r5, #0]
 8004864:	681d      	ldr	r5, [r3, #0]
 8004866:	6862      	ldr	r2, [r4, #4]
 8004868:	2100      	movs	r1, #0
 800486a:	4628      	mov	r0, r5
 800486c:	f7fb fcd0 	bl	8000210 <memchr>
 8004870:	b108      	cbz	r0, 8004876 <_printf_i+0x1ea>
 8004872:	1b40      	subs	r0, r0, r5
 8004874:	6060      	str	r0, [r4, #4]
 8004876:	6863      	ldr	r3, [r4, #4]
 8004878:	6123      	str	r3, [r4, #16]
 800487a:	2300      	movs	r3, #0
 800487c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004880:	e7aa      	b.n	80047d8 <_printf_i+0x14c>
 8004882:	6923      	ldr	r3, [r4, #16]
 8004884:	462a      	mov	r2, r5
 8004886:	4649      	mov	r1, r9
 8004888:	4640      	mov	r0, r8
 800488a:	47d0      	blx	sl
 800488c:	3001      	adds	r0, #1
 800488e:	d0ad      	beq.n	80047ec <_printf_i+0x160>
 8004890:	6823      	ldr	r3, [r4, #0]
 8004892:	079b      	lsls	r3, r3, #30
 8004894:	d413      	bmi.n	80048be <_printf_i+0x232>
 8004896:	68e0      	ldr	r0, [r4, #12]
 8004898:	9b03      	ldr	r3, [sp, #12]
 800489a:	4298      	cmp	r0, r3
 800489c:	bfb8      	it	lt
 800489e:	4618      	movlt	r0, r3
 80048a0:	e7a6      	b.n	80047f0 <_printf_i+0x164>
 80048a2:	2301      	movs	r3, #1
 80048a4:	4632      	mov	r2, r6
 80048a6:	4649      	mov	r1, r9
 80048a8:	4640      	mov	r0, r8
 80048aa:	47d0      	blx	sl
 80048ac:	3001      	adds	r0, #1
 80048ae:	d09d      	beq.n	80047ec <_printf_i+0x160>
 80048b0:	3501      	adds	r5, #1
 80048b2:	68e3      	ldr	r3, [r4, #12]
 80048b4:	9903      	ldr	r1, [sp, #12]
 80048b6:	1a5b      	subs	r3, r3, r1
 80048b8:	42ab      	cmp	r3, r5
 80048ba:	dcf2      	bgt.n	80048a2 <_printf_i+0x216>
 80048bc:	e7eb      	b.n	8004896 <_printf_i+0x20a>
 80048be:	2500      	movs	r5, #0
 80048c0:	f104 0619 	add.w	r6, r4, #25
 80048c4:	e7f5      	b.n	80048b2 <_printf_i+0x226>
 80048c6:	bf00      	nop
 80048c8:	08009582 	.word	0x08009582
 80048cc:	08009593 	.word	0x08009593

080048d0 <_scanf_float>:
 80048d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80048d4:	b087      	sub	sp, #28
 80048d6:	4617      	mov	r7, r2
 80048d8:	9303      	str	r3, [sp, #12]
 80048da:	688b      	ldr	r3, [r1, #8]
 80048dc:	1e5a      	subs	r2, r3, #1
 80048de:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80048e2:	bf83      	ittte	hi
 80048e4:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80048e8:	195b      	addhi	r3, r3, r5
 80048ea:	9302      	strhi	r3, [sp, #8]
 80048ec:	2300      	movls	r3, #0
 80048ee:	bf86      	itte	hi
 80048f0:	f240 135d 	movwhi	r3, #349	; 0x15d
 80048f4:	608b      	strhi	r3, [r1, #8]
 80048f6:	9302      	strls	r3, [sp, #8]
 80048f8:	680b      	ldr	r3, [r1, #0]
 80048fa:	468b      	mov	fp, r1
 80048fc:	2500      	movs	r5, #0
 80048fe:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8004902:	f84b 3b1c 	str.w	r3, [fp], #28
 8004906:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800490a:	4680      	mov	r8, r0
 800490c:	460c      	mov	r4, r1
 800490e:	465e      	mov	r6, fp
 8004910:	46aa      	mov	sl, r5
 8004912:	46a9      	mov	r9, r5
 8004914:	9501      	str	r5, [sp, #4]
 8004916:	68a2      	ldr	r2, [r4, #8]
 8004918:	b152      	cbz	r2, 8004930 <_scanf_float+0x60>
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	781b      	ldrb	r3, [r3, #0]
 800491e:	2b4e      	cmp	r3, #78	; 0x4e
 8004920:	d864      	bhi.n	80049ec <_scanf_float+0x11c>
 8004922:	2b40      	cmp	r3, #64	; 0x40
 8004924:	d83c      	bhi.n	80049a0 <_scanf_float+0xd0>
 8004926:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800492a:	b2c8      	uxtb	r0, r1
 800492c:	280e      	cmp	r0, #14
 800492e:	d93a      	bls.n	80049a6 <_scanf_float+0xd6>
 8004930:	f1b9 0f00 	cmp.w	r9, #0
 8004934:	d003      	beq.n	800493e <_scanf_float+0x6e>
 8004936:	6823      	ldr	r3, [r4, #0]
 8004938:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800493c:	6023      	str	r3, [r4, #0]
 800493e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004942:	f1ba 0f01 	cmp.w	sl, #1
 8004946:	f200 8113 	bhi.w	8004b70 <_scanf_float+0x2a0>
 800494a:	455e      	cmp	r6, fp
 800494c:	f200 8105 	bhi.w	8004b5a <_scanf_float+0x28a>
 8004950:	2501      	movs	r5, #1
 8004952:	4628      	mov	r0, r5
 8004954:	b007      	add	sp, #28
 8004956:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800495a:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800495e:	2a0d      	cmp	r2, #13
 8004960:	d8e6      	bhi.n	8004930 <_scanf_float+0x60>
 8004962:	a101      	add	r1, pc, #4	; (adr r1, 8004968 <_scanf_float+0x98>)
 8004964:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8004968:	08004aa7 	.word	0x08004aa7
 800496c:	08004931 	.word	0x08004931
 8004970:	08004931 	.word	0x08004931
 8004974:	08004931 	.word	0x08004931
 8004978:	08004b07 	.word	0x08004b07
 800497c:	08004adf 	.word	0x08004adf
 8004980:	08004931 	.word	0x08004931
 8004984:	08004931 	.word	0x08004931
 8004988:	08004ab5 	.word	0x08004ab5
 800498c:	08004931 	.word	0x08004931
 8004990:	08004931 	.word	0x08004931
 8004994:	08004931 	.word	0x08004931
 8004998:	08004931 	.word	0x08004931
 800499c:	08004a6d 	.word	0x08004a6d
 80049a0:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80049a4:	e7db      	b.n	800495e <_scanf_float+0x8e>
 80049a6:	290e      	cmp	r1, #14
 80049a8:	d8c2      	bhi.n	8004930 <_scanf_float+0x60>
 80049aa:	a001      	add	r0, pc, #4	; (adr r0, 80049b0 <_scanf_float+0xe0>)
 80049ac:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80049b0:	08004a5f 	.word	0x08004a5f
 80049b4:	08004931 	.word	0x08004931
 80049b8:	08004a5f 	.word	0x08004a5f
 80049bc:	08004af3 	.word	0x08004af3
 80049c0:	08004931 	.word	0x08004931
 80049c4:	08004a0d 	.word	0x08004a0d
 80049c8:	08004a49 	.word	0x08004a49
 80049cc:	08004a49 	.word	0x08004a49
 80049d0:	08004a49 	.word	0x08004a49
 80049d4:	08004a49 	.word	0x08004a49
 80049d8:	08004a49 	.word	0x08004a49
 80049dc:	08004a49 	.word	0x08004a49
 80049e0:	08004a49 	.word	0x08004a49
 80049e4:	08004a49 	.word	0x08004a49
 80049e8:	08004a49 	.word	0x08004a49
 80049ec:	2b6e      	cmp	r3, #110	; 0x6e
 80049ee:	d809      	bhi.n	8004a04 <_scanf_float+0x134>
 80049f0:	2b60      	cmp	r3, #96	; 0x60
 80049f2:	d8b2      	bhi.n	800495a <_scanf_float+0x8a>
 80049f4:	2b54      	cmp	r3, #84	; 0x54
 80049f6:	d077      	beq.n	8004ae8 <_scanf_float+0x218>
 80049f8:	2b59      	cmp	r3, #89	; 0x59
 80049fa:	d199      	bne.n	8004930 <_scanf_float+0x60>
 80049fc:	2d07      	cmp	r5, #7
 80049fe:	d197      	bne.n	8004930 <_scanf_float+0x60>
 8004a00:	2508      	movs	r5, #8
 8004a02:	e029      	b.n	8004a58 <_scanf_float+0x188>
 8004a04:	2b74      	cmp	r3, #116	; 0x74
 8004a06:	d06f      	beq.n	8004ae8 <_scanf_float+0x218>
 8004a08:	2b79      	cmp	r3, #121	; 0x79
 8004a0a:	e7f6      	b.n	80049fa <_scanf_float+0x12a>
 8004a0c:	6821      	ldr	r1, [r4, #0]
 8004a0e:	05c8      	lsls	r0, r1, #23
 8004a10:	d51a      	bpl.n	8004a48 <_scanf_float+0x178>
 8004a12:	9b02      	ldr	r3, [sp, #8]
 8004a14:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8004a18:	6021      	str	r1, [r4, #0]
 8004a1a:	f109 0901 	add.w	r9, r9, #1
 8004a1e:	b11b      	cbz	r3, 8004a28 <_scanf_float+0x158>
 8004a20:	3b01      	subs	r3, #1
 8004a22:	3201      	adds	r2, #1
 8004a24:	9302      	str	r3, [sp, #8]
 8004a26:	60a2      	str	r2, [r4, #8]
 8004a28:	68a3      	ldr	r3, [r4, #8]
 8004a2a:	3b01      	subs	r3, #1
 8004a2c:	60a3      	str	r3, [r4, #8]
 8004a2e:	6923      	ldr	r3, [r4, #16]
 8004a30:	3301      	adds	r3, #1
 8004a32:	6123      	str	r3, [r4, #16]
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	3b01      	subs	r3, #1
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	607b      	str	r3, [r7, #4]
 8004a3c:	f340 8084 	ble.w	8004b48 <_scanf_float+0x278>
 8004a40:	683b      	ldr	r3, [r7, #0]
 8004a42:	3301      	adds	r3, #1
 8004a44:	603b      	str	r3, [r7, #0]
 8004a46:	e766      	b.n	8004916 <_scanf_float+0x46>
 8004a48:	eb1a 0f05 	cmn.w	sl, r5
 8004a4c:	f47f af70 	bne.w	8004930 <_scanf_float+0x60>
 8004a50:	6822      	ldr	r2, [r4, #0]
 8004a52:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8004a56:	6022      	str	r2, [r4, #0]
 8004a58:	f806 3b01 	strb.w	r3, [r6], #1
 8004a5c:	e7e4      	b.n	8004a28 <_scanf_float+0x158>
 8004a5e:	6822      	ldr	r2, [r4, #0]
 8004a60:	0610      	lsls	r0, r2, #24
 8004a62:	f57f af65 	bpl.w	8004930 <_scanf_float+0x60>
 8004a66:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004a6a:	e7f4      	b.n	8004a56 <_scanf_float+0x186>
 8004a6c:	f1ba 0f00 	cmp.w	sl, #0
 8004a70:	d10e      	bne.n	8004a90 <_scanf_float+0x1c0>
 8004a72:	f1b9 0f00 	cmp.w	r9, #0
 8004a76:	d10e      	bne.n	8004a96 <_scanf_float+0x1c6>
 8004a78:	6822      	ldr	r2, [r4, #0]
 8004a7a:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8004a7e:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8004a82:	d108      	bne.n	8004a96 <_scanf_float+0x1c6>
 8004a84:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004a88:	6022      	str	r2, [r4, #0]
 8004a8a:	f04f 0a01 	mov.w	sl, #1
 8004a8e:	e7e3      	b.n	8004a58 <_scanf_float+0x188>
 8004a90:	f1ba 0f02 	cmp.w	sl, #2
 8004a94:	d055      	beq.n	8004b42 <_scanf_float+0x272>
 8004a96:	2d01      	cmp	r5, #1
 8004a98:	d002      	beq.n	8004aa0 <_scanf_float+0x1d0>
 8004a9a:	2d04      	cmp	r5, #4
 8004a9c:	f47f af48 	bne.w	8004930 <_scanf_float+0x60>
 8004aa0:	3501      	adds	r5, #1
 8004aa2:	b2ed      	uxtb	r5, r5
 8004aa4:	e7d8      	b.n	8004a58 <_scanf_float+0x188>
 8004aa6:	f1ba 0f01 	cmp.w	sl, #1
 8004aaa:	f47f af41 	bne.w	8004930 <_scanf_float+0x60>
 8004aae:	f04f 0a02 	mov.w	sl, #2
 8004ab2:	e7d1      	b.n	8004a58 <_scanf_float+0x188>
 8004ab4:	b97d      	cbnz	r5, 8004ad6 <_scanf_float+0x206>
 8004ab6:	f1b9 0f00 	cmp.w	r9, #0
 8004aba:	f47f af3c 	bne.w	8004936 <_scanf_float+0x66>
 8004abe:	6822      	ldr	r2, [r4, #0]
 8004ac0:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8004ac4:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8004ac8:	f47f af39 	bne.w	800493e <_scanf_float+0x6e>
 8004acc:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004ad0:	6022      	str	r2, [r4, #0]
 8004ad2:	2501      	movs	r5, #1
 8004ad4:	e7c0      	b.n	8004a58 <_scanf_float+0x188>
 8004ad6:	2d03      	cmp	r5, #3
 8004ad8:	d0e2      	beq.n	8004aa0 <_scanf_float+0x1d0>
 8004ada:	2d05      	cmp	r5, #5
 8004adc:	e7de      	b.n	8004a9c <_scanf_float+0x1cc>
 8004ade:	2d02      	cmp	r5, #2
 8004ae0:	f47f af26 	bne.w	8004930 <_scanf_float+0x60>
 8004ae4:	2503      	movs	r5, #3
 8004ae6:	e7b7      	b.n	8004a58 <_scanf_float+0x188>
 8004ae8:	2d06      	cmp	r5, #6
 8004aea:	f47f af21 	bne.w	8004930 <_scanf_float+0x60>
 8004aee:	2507      	movs	r5, #7
 8004af0:	e7b2      	b.n	8004a58 <_scanf_float+0x188>
 8004af2:	6822      	ldr	r2, [r4, #0]
 8004af4:	0591      	lsls	r1, r2, #22
 8004af6:	f57f af1b 	bpl.w	8004930 <_scanf_float+0x60>
 8004afa:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8004afe:	6022      	str	r2, [r4, #0]
 8004b00:	f8cd 9004 	str.w	r9, [sp, #4]
 8004b04:	e7a8      	b.n	8004a58 <_scanf_float+0x188>
 8004b06:	6822      	ldr	r2, [r4, #0]
 8004b08:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8004b0c:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8004b10:	d006      	beq.n	8004b20 <_scanf_float+0x250>
 8004b12:	0550      	lsls	r0, r2, #21
 8004b14:	f57f af0c 	bpl.w	8004930 <_scanf_float+0x60>
 8004b18:	f1b9 0f00 	cmp.w	r9, #0
 8004b1c:	f43f af0f 	beq.w	800493e <_scanf_float+0x6e>
 8004b20:	0591      	lsls	r1, r2, #22
 8004b22:	bf58      	it	pl
 8004b24:	9901      	ldrpl	r1, [sp, #4]
 8004b26:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004b2a:	bf58      	it	pl
 8004b2c:	eba9 0101 	subpl.w	r1, r9, r1
 8004b30:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8004b34:	bf58      	it	pl
 8004b36:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8004b3a:	6022      	str	r2, [r4, #0]
 8004b3c:	f04f 0900 	mov.w	r9, #0
 8004b40:	e78a      	b.n	8004a58 <_scanf_float+0x188>
 8004b42:	f04f 0a03 	mov.w	sl, #3
 8004b46:	e787      	b.n	8004a58 <_scanf_float+0x188>
 8004b48:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8004b4c:	4639      	mov	r1, r7
 8004b4e:	4640      	mov	r0, r8
 8004b50:	4798      	blx	r3
 8004b52:	2800      	cmp	r0, #0
 8004b54:	f43f aedf 	beq.w	8004916 <_scanf_float+0x46>
 8004b58:	e6ea      	b.n	8004930 <_scanf_float+0x60>
 8004b5a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004b5e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004b62:	463a      	mov	r2, r7
 8004b64:	4640      	mov	r0, r8
 8004b66:	4798      	blx	r3
 8004b68:	6923      	ldr	r3, [r4, #16]
 8004b6a:	3b01      	subs	r3, #1
 8004b6c:	6123      	str	r3, [r4, #16]
 8004b6e:	e6ec      	b.n	800494a <_scanf_float+0x7a>
 8004b70:	1e6b      	subs	r3, r5, #1
 8004b72:	2b06      	cmp	r3, #6
 8004b74:	d825      	bhi.n	8004bc2 <_scanf_float+0x2f2>
 8004b76:	2d02      	cmp	r5, #2
 8004b78:	d836      	bhi.n	8004be8 <_scanf_float+0x318>
 8004b7a:	455e      	cmp	r6, fp
 8004b7c:	f67f aee8 	bls.w	8004950 <_scanf_float+0x80>
 8004b80:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004b84:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004b88:	463a      	mov	r2, r7
 8004b8a:	4640      	mov	r0, r8
 8004b8c:	4798      	blx	r3
 8004b8e:	6923      	ldr	r3, [r4, #16]
 8004b90:	3b01      	subs	r3, #1
 8004b92:	6123      	str	r3, [r4, #16]
 8004b94:	e7f1      	b.n	8004b7a <_scanf_float+0x2aa>
 8004b96:	9802      	ldr	r0, [sp, #8]
 8004b98:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004b9c:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8004ba0:	9002      	str	r0, [sp, #8]
 8004ba2:	463a      	mov	r2, r7
 8004ba4:	4640      	mov	r0, r8
 8004ba6:	4798      	blx	r3
 8004ba8:	6923      	ldr	r3, [r4, #16]
 8004baa:	3b01      	subs	r3, #1
 8004bac:	6123      	str	r3, [r4, #16]
 8004bae:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004bb2:	fa5f fa8a 	uxtb.w	sl, sl
 8004bb6:	f1ba 0f02 	cmp.w	sl, #2
 8004bba:	d1ec      	bne.n	8004b96 <_scanf_float+0x2c6>
 8004bbc:	3d03      	subs	r5, #3
 8004bbe:	b2ed      	uxtb	r5, r5
 8004bc0:	1b76      	subs	r6, r6, r5
 8004bc2:	6823      	ldr	r3, [r4, #0]
 8004bc4:	05da      	lsls	r2, r3, #23
 8004bc6:	d52f      	bpl.n	8004c28 <_scanf_float+0x358>
 8004bc8:	055b      	lsls	r3, r3, #21
 8004bca:	d510      	bpl.n	8004bee <_scanf_float+0x31e>
 8004bcc:	455e      	cmp	r6, fp
 8004bce:	f67f aebf 	bls.w	8004950 <_scanf_float+0x80>
 8004bd2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004bd6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004bda:	463a      	mov	r2, r7
 8004bdc:	4640      	mov	r0, r8
 8004bde:	4798      	blx	r3
 8004be0:	6923      	ldr	r3, [r4, #16]
 8004be2:	3b01      	subs	r3, #1
 8004be4:	6123      	str	r3, [r4, #16]
 8004be6:	e7f1      	b.n	8004bcc <_scanf_float+0x2fc>
 8004be8:	46aa      	mov	sl, r5
 8004bea:	9602      	str	r6, [sp, #8]
 8004bec:	e7df      	b.n	8004bae <_scanf_float+0x2de>
 8004bee:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8004bf2:	6923      	ldr	r3, [r4, #16]
 8004bf4:	2965      	cmp	r1, #101	; 0x65
 8004bf6:	f103 33ff 	add.w	r3, r3, #4294967295
 8004bfa:	f106 35ff 	add.w	r5, r6, #4294967295
 8004bfe:	6123      	str	r3, [r4, #16]
 8004c00:	d00c      	beq.n	8004c1c <_scanf_float+0x34c>
 8004c02:	2945      	cmp	r1, #69	; 0x45
 8004c04:	d00a      	beq.n	8004c1c <_scanf_float+0x34c>
 8004c06:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004c0a:	463a      	mov	r2, r7
 8004c0c:	4640      	mov	r0, r8
 8004c0e:	4798      	blx	r3
 8004c10:	6923      	ldr	r3, [r4, #16]
 8004c12:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8004c16:	3b01      	subs	r3, #1
 8004c18:	1eb5      	subs	r5, r6, #2
 8004c1a:	6123      	str	r3, [r4, #16]
 8004c1c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004c20:	463a      	mov	r2, r7
 8004c22:	4640      	mov	r0, r8
 8004c24:	4798      	blx	r3
 8004c26:	462e      	mov	r6, r5
 8004c28:	6825      	ldr	r5, [r4, #0]
 8004c2a:	f015 0510 	ands.w	r5, r5, #16
 8004c2e:	d158      	bne.n	8004ce2 <_scanf_float+0x412>
 8004c30:	7035      	strb	r5, [r6, #0]
 8004c32:	6823      	ldr	r3, [r4, #0]
 8004c34:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004c38:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004c3c:	d11c      	bne.n	8004c78 <_scanf_float+0x3a8>
 8004c3e:	9b01      	ldr	r3, [sp, #4]
 8004c40:	454b      	cmp	r3, r9
 8004c42:	eba3 0209 	sub.w	r2, r3, r9
 8004c46:	d124      	bne.n	8004c92 <_scanf_float+0x3c2>
 8004c48:	2200      	movs	r2, #0
 8004c4a:	4659      	mov	r1, fp
 8004c4c:	4640      	mov	r0, r8
 8004c4e:	f002 fc2f 	bl	80074b0 <_strtod_r>
 8004c52:	9b03      	ldr	r3, [sp, #12]
 8004c54:	6821      	ldr	r1, [r4, #0]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f011 0f02 	tst.w	r1, #2
 8004c5c:	ec57 6b10 	vmov	r6, r7, d0
 8004c60:	f103 0204 	add.w	r2, r3, #4
 8004c64:	d020      	beq.n	8004ca8 <_scanf_float+0x3d8>
 8004c66:	9903      	ldr	r1, [sp, #12]
 8004c68:	600a      	str	r2, [r1, #0]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	e9c3 6700 	strd	r6, r7, [r3]
 8004c70:	68e3      	ldr	r3, [r4, #12]
 8004c72:	3301      	adds	r3, #1
 8004c74:	60e3      	str	r3, [r4, #12]
 8004c76:	e66c      	b.n	8004952 <_scanf_float+0x82>
 8004c78:	9b04      	ldr	r3, [sp, #16]
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d0e4      	beq.n	8004c48 <_scanf_float+0x378>
 8004c7e:	9905      	ldr	r1, [sp, #20]
 8004c80:	230a      	movs	r3, #10
 8004c82:	462a      	mov	r2, r5
 8004c84:	3101      	adds	r1, #1
 8004c86:	4640      	mov	r0, r8
 8004c88:	f002 fc9a 	bl	80075c0 <_strtol_r>
 8004c8c:	9b04      	ldr	r3, [sp, #16]
 8004c8e:	9e05      	ldr	r6, [sp, #20]
 8004c90:	1ac2      	subs	r2, r0, r3
 8004c92:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8004c96:	429e      	cmp	r6, r3
 8004c98:	bf28      	it	cs
 8004c9a:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8004c9e:	4912      	ldr	r1, [pc, #72]	; (8004ce8 <_scanf_float+0x418>)
 8004ca0:	4630      	mov	r0, r6
 8004ca2:	f000 f8e7 	bl	8004e74 <siprintf>
 8004ca6:	e7cf      	b.n	8004c48 <_scanf_float+0x378>
 8004ca8:	f011 0f04 	tst.w	r1, #4
 8004cac:	9903      	ldr	r1, [sp, #12]
 8004cae:	600a      	str	r2, [r1, #0]
 8004cb0:	d1db      	bne.n	8004c6a <_scanf_float+0x39a>
 8004cb2:	f8d3 8000 	ldr.w	r8, [r3]
 8004cb6:	ee10 2a10 	vmov	r2, s0
 8004cba:	ee10 0a10 	vmov	r0, s0
 8004cbe:	463b      	mov	r3, r7
 8004cc0:	4639      	mov	r1, r7
 8004cc2:	f7fb ff53 	bl	8000b6c <__aeabi_dcmpun>
 8004cc6:	b128      	cbz	r0, 8004cd4 <_scanf_float+0x404>
 8004cc8:	4808      	ldr	r0, [pc, #32]	; (8004cec <_scanf_float+0x41c>)
 8004cca:	f000 f9b7 	bl	800503c <nanf>
 8004cce:	ed88 0a00 	vstr	s0, [r8]
 8004cd2:	e7cd      	b.n	8004c70 <_scanf_float+0x3a0>
 8004cd4:	4630      	mov	r0, r6
 8004cd6:	4639      	mov	r1, r7
 8004cd8:	f7fb ffa6 	bl	8000c28 <__aeabi_d2f>
 8004cdc:	f8c8 0000 	str.w	r0, [r8]
 8004ce0:	e7c6      	b.n	8004c70 <_scanf_float+0x3a0>
 8004ce2:	2500      	movs	r5, #0
 8004ce4:	e635      	b.n	8004952 <_scanf_float+0x82>
 8004ce6:	bf00      	nop
 8004ce8:	080095a4 	.word	0x080095a4
 8004cec:	08009935 	.word	0x08009935

08004cf0 <std>:
 8004cf0:	2300      	movs	r3, #0
 8004cf2:	b510      	push	{r4, lr}
 8004cf4:	4604      	mov	r4, r0
 8004cf6:	e9c0 3300 	strd	r3, r3, [r0]
 8004cfa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004cfe:	6083      	str	r3, [r0, #8]
 8004d00:	8181      	strh	r1, [r0, #12]
 8004d02:	6643      	str	r3, [r0, #100]	; 0x64
 8004d04:	81c2      	strh	r2, [r0, #14]
 8004d06:	6183      	str	r3, [r0, #24]
 8004d08:	4619      	mov	r1, r3
 8004d0a:	2208      	movs	r2, #8
 8004d0c:	305c      	adds	r0, #92	; 0x5c
 8004d0e:	f000 f914 	bl	8004f3a <memset>
 8004d12:	4b0d      	ldr	r3, [pc, #52]	; (8004d48 <std+0x58>)
 8004d14:	6263      	str	r3, [r4, #36]	; 0x24
 8004d16:	4b0d      	ldr	r3, [pc, #52]	; (8004d4c <std+0x5c>)
 8004d18:	62a3      	str	r3, [r4, #40]	; 0x28
 8004d1a:	4b0d      	ldr	r3, [pc, #52]	; (8004d50 <std+0x60>)
 8004d1c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004d1e:	4b0d      	ldr	r3, [pc, #52]	; (8004d54 <std+0x64>)
 8004d20:	6323      	str	r3, [r4, #48]	; 0x30
 8004d22:	4b0d      	ldr	r3, [pc, #52]	; (8004d58 <std+0x68>)
 8004d24:	6224      	str	r4, [r4, #32]
 8004d26:	429c      	cmp	r4, r3
 8004d28:	d006      	beq.n	8004d38 <std+0x48>
 8004d2a:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8004d2e:	4294      	cmp	r4, r2
 8004d30:	d002      	beq.n	8004d38 <std+0x48>
 8004d32:	33d0      	adds	r3, #208	; 0xd0
 8004d34:	429c      	cmp	r4, r3
 8004d36:	d105      	bne.n	8004d44 <std+0x54>
 8004d38:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004d3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004d40:	f000 b978 	b.w	8005034 <__retarget_lock_init_recursive>
 8004d44:	bd10      	pop	{r4, pc}
 8004d46:	bf00      	nop
 8004d48:	08004eb5 	.word	0x08004eb5
 8004d4c:	08004ed7 	.word	0x08004ed7
 8004d50:	08004f0f 	.word	0x08004f0f
 8004d54:	08004f33 	.word	0x08004f33
 8004d58:	200006b8 	.word	0x200006b8

08004d5c <stdio_exit_handler>:
 8004d5c:	4a02      	ldr	r2, [pc, #8]	; (8004d68 <stdio_exit_handler+0xc>)
 8004d5e:	4903      	ldr	r1, [pc, #12]	; (8004d6c <stdio_exit_handler+0x10>)
 8004d60:	4803      	ldr	r0, [pc, #12]	; (8004d70 <stdio_exit_handler+0x14>)
 8004d62:	f000 b869 	b.w	8004e38 <_fwalk_sglue>
 8004d66:	bf00      	nop
 8004d68:	20000014 	.word	0x20000014
 8004d6c:	08007981 	.word	0x08007981
 8004d70:	20000020 	.word	0x20000020

08004d74 <cleanup_stdio>:
 8004d74:	6841      	ldr	r1, [r0, #4]
 8004d76:	4b0c      	ldr	r3, [pc, #48]	; (8004da8 <cleanup_stdio+0x34>)
 8004d78:	4299      	cmp	r1, r3
 8004d7a:	b510      	push	{r4, lr}
 8004d7c:	4604      	mov	r4, r0
 8004d7e:	d001      	beq.n	8004d84 <cleanup_stdio+0x10>
 8004d80:	f002 fdfe 	bl	8007980 <_fflush_r>
 8004d84:	68a1      	ldr	r1, [r4, #8]
 8004d86:	4b09      	ldr	r3, [pc, #36]	; (8004dac <cleanup_stdio+0x38>)
 8004d88:	4299      	cmp	r1, r3
 8004d8a:	d002      	beq.n	8004d92 <cleanup_stdio+0x1e>
 8004d8c:	4620      	mov	r0, r4
 8004d8e:	f002 fdf7 	bl	8007980 <_fflush_r>
 8004d92:	68e1      	ldr	r1, [r4, #12]
 8004d94:	4b06      	ldr	r3, [pc, #24]	; (8004db0 <cleanup_stdio+0x3c>)
 8004d96:	4299      	cmp	r1, r3
 8004d98:	d004      	beq.n	8004da4 <cleanup_stdio+0x30>
 8004d9a:	4620      	mov	r0, r4
 8004d9c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004da0:	f002 bdee 	b.w	8007980 <_fflush_r>
 8004da4:	bd10      	pop	{r4, pc}
 8004da6:	bf00      	nop
 8004da8:	200006b8 	.word	0x200006b8
 8004dac:	20000720 	.word	0x20000720
 8004db0:	20000788 	.word	0x20000788

08004db4 <global_stdio_init.part.0>:
 8004db4:	b510      	push	{r4, lr}
 8004db6:	4b0b      	ldr	r3, [pc, #44]	; (8004de4 <global_stdio_init.part.0+0x30>)
 8004db8:	4c0b      	ldr	r4, [pc, #44]	; (8004de8 <global_stdio_init.part.0+0x34>)
 8004dba:	4a0c      	ldr	r2, [pc, #48]	; (8004dec <global_stdio_init.part.0+0x38>)
 8004dbc:	601a      	str	r2, [r3, #0]
 8004dbe:	4620      	mov	r0, r4
 8004dc0:	2200      	movs	r2, #0
 8004dc2:	2104      	movs	r1, #4
 8004dc4:	f7ff ff94 	bl	8004cf0 <std>
 8004dc8:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8004dcc:	2201      	movs	r2, #1
 8004dce:	2109      	movs	r1, #9
 8004dd0:	f7ff ff8e 	bl	8004cf0 <std>
 8004dd4:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8004dd8:	2202      	movs	r2, #2
 8004dda:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004dde:	2112      	movs	r1, #18
 8004de0:	f7ff bf86 	b.w	8004cf0 <std>
 8004de4:	200007f0 	.word	0x200007f0
 8004de8:	200006b8 	.word	0x200006b8
 8004dec:	08004d5d 	.word	0x08004d5d

08004df0 <__sfp_lock_acquire>:
 8004df0:	4801      	ldr	r0, [pc, #4]	; (8004df8 <__sfp_lock_acquire+0x8>)
 8004df2:	f000 b920 	b.w	8005036 <__retarget_lock_acquire_recursive>
 8004df6:	bf00      	nop
 8004df8:	200007f9 	.word	0x200007f9

08004dfc <__sfp_lock_release>:
 8004dfc:	4801      	ldr	r0, [pc, #4]	; (8004e04 <__sfp_lock_release+0x8>)
 8004dfe:	f000 b91b 	b.w	8005038 <__retarget_lock_release_recursive>
 8004e02:	bf00      	nop
 8004e04:	200007f9 	.word	0x200007f9

08004e08 <__sinit>:
 8004e08:	b510      	push	{r4, lr}
 8004e0a:	4604      	mov	r4, r0
 8004e0c:	f7ff fff0 	bl	8004df0 <__sfp_lock_acquire>
 8004e10:	6a23      	ldr	r3, [r4, #32]
 8004e12:	b11b      	cbz	r3, 8004e1c <__sinit+0x14>
 8004e14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004e18:	f7ff bff0 	b.w	8004dfc <__sfp_lock_release>
 8004e1c:	4b04      	ldr	r3, [pc, #16]	; (8004e30 <__sinit+0x28>)
 8004e1e:	6223      	str	r3, [r4, #32]
 8004e20:	4b04      	ldr	r3, [pc, #16]	; (8004e34 <__sinit+0x2c>)
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d1f5      	bne.n	8004e14 <__sinit+0xc>
 8004e28:	f7ff ffc4 	bl	8004db4 <global_stdio_init.part.0>
 8004e2c:	e7f2      	b.n	8004e14 <__sinit+0xc>
 8004e2e:	bf00      	nop
 8004e30:	08004d75 	.word	0x08004d75
 8004e34:	200007f0 	.word	0x200007f0

08004e38 <_fwalk_sglue>:
 8004e38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004e3c:	4607      	mov	r7, r0
 8004e3e:	4688      	mov	r8, r1
 8004e40:	4614      	mov	r4, r2
 8004e42:	2600      	movs	r6, #0
 8004e44:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004e48:	f1b9 0901 	subs.w	r9, r9, #1
 8004e4c:	d505      	bpl.n	8004e5a <_fwalk_sglue+0x22>
 8004e4e:	6824      	ldr	r4, [r4, #0]
 8004e50:	2c00      	cmp	r4, #0
 8004e52:	d1f7      	bne.n	8004e44 <_fwalk_sglue+0xc>
 8004e54:	4630      	mov	r0, r6
 8004e56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004e5a:	89ab      	ldrh	r3, [r5, #12]
 8004e5c:	2b01      	cmp	r3, #1
 8004e5e:	d907      	bls.n	8004e70 <_fwalk_sglue+0x38>
 8004e60:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004e64:	3301      	adds	r3, #1
 8004e66:	d003      	beq.n	8004e70 <_fwalk_sglue+0x38>
 8004e68:	4629      	mov	r1, r5
 8004e6a:	4638      	mov	r0, r7
 8004e6c:	47c0      	blx	r8
 8004e6e:	4306      	orrs	r6, r0
 8004e70:	3568      	adds	r5, #104	; 0x68
 8004e72:	e7e9      	b.n	8004e48 <_fwalk_sglue+0x10>

08004e74 <siprintf>:
 8004e74:	b40e      	push	{r1, r2, r3}
 8004e76:	b500      	push	{lr}
 8004e78:	b09c      	sub	sp, #112	; 0x70
 8004e7a:	ab1d      	add	r3, sp, #116	; 0x74
 8004e7c:	9002      	str	r0, [sp, #8]
 8004e7e:	9006      	str	r0, [sp, #24]
 8004e80:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004e84:	4809      	ldr	r0, [pc, #36]	; (8004eac <siprintf+0x38>)
 8004e86:	9107      	str	r1, [sp, #28]
 8004e88:	9104      	str	r1, [sp, #16]
 8004e8a:	4909      	ldr	r1, [pc, #36]	; (8004eb0 <siprintf+0x3c>)
 8004e8c:	f853 2b04 	ldr.w	r2, [r3], #4
 8004e90:	9105      	str	r1, [sp, #20]
 8004e92:	6800      	ldr	r0, [r0, #0]
 8004e94:	9301      	str	r3, [sp, #4]
 8004e96:	a902      	add	r1, sp, #8
 8004e98:	f002 fbee 	bl	8007678 <_svfiprintf_r>
 8004e9c:	9b02      	ldr	r3, [sp, #8]
 8004e9e:	2200      	movs	r2, #0
 8004ea0:	701a      	strb	r2, [r3, #0]
 8004ea2:	b01c      	add	sp, #112	; 0x70
 8004ea4:	f85d eb04 	ldr.w	lr, [sp], #4
 8004ea8:	b003      	add	sp, #12
 8004eaa:	4770      	bx	lr
 8004eac:	2000006c 	.word	0x2000006c
 8004eb0:	ffff0208 	.word	0xffff0208

08004eb4 <__sread>:
 8004eb4:	b510      	push	{r4, lr}
 8004eb6:	460c      	mov	r4, r1
 8004eb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004ebc:	f000 f86c 	bl	8004f98 <_read_r>
 8004ec0:	2800      	cmp	r0, #0
 8004ec2:	bfab      	itete	ge
 8004ec4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004ec6:	89a3      	ldrhlt	r3, [r4, #12]
 8004ec8:	181b      	addge	r3, r3, r0
 8004eca:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004ece:	bfac      	ite	ge
 8004ed0:	6563      	strge	r3, [r4, #84]	; 0x54
 8004ed2:	81a3      	strhlt	r3, [r4, #12]
 8004ed4:	bd10      	pop	{r4, pc}

08004ed6 <__swrite>:
 8004ed6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004eda:	461f      	mov	r7, r3
 8004edc:	898b      	ldrh	r3, [r1, #12]
 8004ede:	05db      	lsls	r3, r3, #23
 8004ee0:	4605      	mov	r5, r0
 8004ee2:	460c      	mov	r4, r1
 8004ee4:	4616      	mov	r6, r2
 8004ee6:	d505      	bpl.n	8004ef4 <__swrite+0x1e>
 8004ee8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004eec:	2302      	movs	r3, #2
 8004eee:	2200      	movs	r2, #0
 8004ef0:	f000 f840 	bl	8004f74 <_lseek_r>
 8004ef4:	89a3      	ldrh	r3, [r4, #12]
 8004ef6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004efa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004efe:	81a3      	strh	r3, [r4, #12]
 8004f00:	4632      	mov	r2, r6
 8004f02:	463b      	mov	r3, r7
 8004f04:	4628      	mov	r0, r5
 8004f06:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004f0a:	f000 b857 	b.w	8004fbc <_write_r>

08004f0e <__sseek>:
 8004f0e:	b510      	push	{r4, lr}
 8004f10:	460c      	mov	r4, r1
 8004f12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004f16:	f000 f82d 	bl	8004f74 <_lseek_r>
 8004f1a:	1c43      	adds	r3, r0, #1
 8004f1c:	89a3      	ldrh	r3, [r4, #12]
 8004f1e:	bf15      	itete	ne
 8004f20:	6560      	strne	r0, [r4, #84]	; 0x54
 8004f22:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004f26:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004f2a:	81a3      	strheq	r3, [r4, #12]
 8004f2c:	bf18      	it	ne
 8004f2e:	81a3      	strhne	r3, [r4, #12]
 8004f30:	bd10      	pop	{r4, pc}

08004f32 <__sclose>:
 8004f32:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004f36:	f000 b80d 	b.w	8004f54 <_close_r>

08004f3a <memset>:
 8004f3a:	4402      	add	r2, r0
 8004f3c:	4603      	mov	r3, r0
 8004f3e:	4293      	cmp	r3, r2
 8004f40:	d100      	bne.n	8004f44 <memset+0xa>
 8004f42:	4770      	bx	lr
 8004f44:	f803 1b01 	strb.w	r1, [r3], #1
 8004f48:	e7f9      	b.n	8004f3e <memset+0x4>
	...

08004f4c <_localeconv_r>:
 8004f4c:	4800      	ldr	r0, [pc, #0]	; (8004f50 <_localeconv_r+0x4>)
 8004f4e:	4770      	bx	lr
 8004f50:	20000160 	.word	0x20000160

08004f54 <_close_r>:
 8004f54:	b538      	push	{r3, r4, r5, lr}
 8004f56:	4d06      	ldr	r5, [pc, #24]	; (8004f70 <_close_r+0x1c>)
 8004f58:	2300      	movs	r3, #0
 8004f5a:	4604      	mov	r4, r0
 8004f5c:	4608      	mov	r0, r1
 8004f5e:	602b      	str	r3, [r5, #0]
 8004f60:	f7fc fdd5 	bl	8001b0e <_close>
 8004f64:	1c43      	adds	r3, r0, #1
 8004f66:	d102      	bne.n	8004f6e <_close_r+0x1a>
 8004f68:	682b      	ldr	r3, [r5, #0]
 8004f6a:	b103      	cbz	r3, 8004f6e <_close_r+0x1a>
 8004f6c:	6023      	str	r3, [r4, #0]
 8004f6e:	bd38      	pop	{r3, r4, r5, pc}
 8004f70:	200007f4 	.word	0x200007f4

08004f74 <_lseek_r>:
 8004f74:	b538      	push	{r3, r4, r5, lr}
 8004f76:	4d07      	ldr	r5, [pc, #28]	; (8004f94 <_lseek_r+0x20>)
 8004f78:	4604      	mov	r4, r0
 8004f7a:	4608      	mov	r0, r1
 8004f7c:	4611      	mov	r1, r2
 8004f7e:	2200      	movs	r2, #0
 8004f80:	602a      	str	r2, [r5, #0]
 8004f82:	461a      	mov	r2, r3
 8004f84:	f7fc fdea 	bl	8001b5c <_lseek>
 8004f88:	1c43      	adds	r3, r0, #1
 8004f8a:	d102      	bne.n	8004f92 <_lseek_r+0x1e>
 8004f8c:	682b      	ldr	r3, [r5, #0]
 8004f8e:	b103      	cbz	r3, 8004f92 <_lseek_r+0x1e>
 8004f90:	6023      	str	r3, [r4, #0]
 8004f92:	bd38      	pop	{r3, r4, r5, pc}
 8004f94:	200007f4 	.word	0x200007f4

08004f98 <_read_r>:
 8004f98:	b538      	push	{r3, r4, r5, lr}
 8004f9a:	4d07      	ldr	r5, [pc, #28]	; (8004fb8 <_read_r+0x20>)
 8004f9c:	4604      	mov	r4, r0
 8004f9e:	4608      	mov	r0, r1
 8004fa0:	4611      	mov	r1, r2
 8004fa2:	2200      	movs	r2, #0
 8004fa4:	602a      	str	r2, [r5, #0]
 8004fa6:	461a      	mov	r2, r3
 8004fa8:	f7fc fd78 	bl	8001a9c <_read>
 8004fac:	1c43      	adds	r3, r0, #1
 8004fae:	d102      	bne.n	8004fb6 <_read_r+0x1e>
 8004fb0:	682b      	ldr	r3, [r5, #0]
 8004fb2:	b103      	cbz	r3, 8004fb6 <_read_r+0x1e>
 8004fb4:	6023      	str	r3, [r4, #0]
 8004fb6:	bd38      	pop	{r3, r4, r5, pc}
 8004fb8:	200007f4 	.word	0x200007f4

08004fbc <_write_r>:
 8004fbc:	b538      	push	{r3, r4, r5, lr}
 8004fbe:	4d07      	ldr	r5, [pc, #28]	; (8004fdc <_write_r+0x20>)
 8004fc0:	4604      	mov	r4, r0
 8004fc2:	4608      	mov	r0, r1
 8004fc4:	4611      	mov	r1, r2
 8004fc6:	2200      	movs	r2, #0
 8004fc8:	602a      	str	r2, [r5, #0]
 8004fca:	461a      	mov	r2, r3
 8004fcc:	f7fc fd83 	bl	8001ad6 <_write>
 8004fd0:	1c43      	adds	r3, r0, #1
 8004fd2:	d102      	bne.n	8004fda <_write_r+0x1e>
 8004fd4:	682b      	ldr	r3, [r5, #0]
 8004fd6:	b103      	cbz	r3, 8004fda <_write_r+0x1e>
 8004fd8:	6023      	str	r3, [r4, #0]
 8004fda:	bd38      	pop	{r3, r4, r5, pc}
 8004fdc:	200007f4 	.word	0x200007f4

08004fe0 <__errno>:
 8004fe0:	4b01      	ldr	r3, [pc, #4]	; (8004fe8 <__errno+0x8>)
 8004fe2:	6818      	ldr	r0, [r3, #0]
 8004fe4:	4770      	bx	lr
 8004fe6:	bf00      	nop
 8004fe8:	2000006c 	.word	0x2000006c

08004fec <__libc_init_array>:
 8004fec:	b570      	push	{r4, r5, r6, lr}
 8004fee:	4d0d      	ldr	r5, [pc, #52]	; (8005024 <__libc_init_array+0x38>)
 8004ff0:	4c0d      	ldr	r4, [pc, #52]	; (8005028 <__libc_init_array+0x3c>)
 8004ff2:	1b64      	subs	r4, r4, r5
 8004ff4:	10a4      	asrs	r4, r4, #2
 8004ff6:	2600      	movs	r6, #0
 8004ff8:	42a6      	cmp	r6, r4
 8004ffa:	d109      	bne.n	8005010 <__libc_init_array+0x24>
 8004ffc:	4d0b      	ldr	r5, [pc, #44]	; (800502c <__libc_init_array+0x40>)
 8004ffe:	4c0c      	ldr	r4, [pc, #48]	; (8005030 <__libc_init_array+0x44>)
 8005000:	f003 fbd6 	bl	80087b0 <_init>
 8005004:	1b64      	subs	r4, r4, r5
 8005006:	10a4      	asrs	r4, r4, #2
 8005008:	2600      	movs	r6, #0
 800500a:	42a6      	cmp	r6, r4
 800500c:	d105      	bne.n	800501a <__libc_init_array+0x2e>
 800500e:	bd70      	pop	{r4, r5, r6, pc}
 8005010:	f855 3b04 	ldr.w	r3, [r5], #4
 8005014:	4798      	blx	r3
 8005016:	3601      	adds	r6, #1
 8005018:	e7ee      	b.n	8004ff8 <__libc_init_array+0xc>
 800501a:	f855 3b04 	ldr.w	r3, [r5], #4
 800501e:	4798      	blx	r3
 8005020:	3601      	adds	r6, #1
 8005022:	e7f2      	b.n	800500a <__libc_init_array+0x1e>
 8005024:	080099a0 	.word	0x080099a0
 8005028:	080099a0 	.word	0x080099a0
 800502c:	080099a0 	.word	0x080099a0
 8005030:	080099a4 	.word	0x080099a4

08005034 <__retarget_lock_init_recursive>:
 8005034:	4770      	bx	lr

08005036 <__retarget_lock_acquire_recursive>:
 8005036:	4770      	bx	lr

08005038 <__retarget_lock_release_recursive>:
 8005038:	4770      	bx	lr
	...

0800503c <nanf>:
 800503c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8005044 <nanf+0x8>
 8005040:	4770      	bx	lr
 8005042:	bf00      	nop
 8005044:	7fc00000 	.word	0x7fc00000

08005048 <quorem>:
 8005048:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800504c:	6903      	ldr	r3, [r0, #16]
 800504e:	690c      	ldr	r4, [r1, #16]
 8005050:	42a3      	cmp	r3, r4
 8005052:	4607      	mov	r7, r0
 8005054:	db7e      	blt.n	8005154 <quorem+0x10c>
 8005056:	3c01      	subs	r4, #1
 8005058:	f101 0814 	add.w	r8, r1, #20
 800505c:	f100 0514 	add.w	r5, r0, #20
 8005060:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005064:	9301      	str	r3, [sp, #4]
 8005066:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800506a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800506e:	3301      	adds	r3, #1
 8005070:	429a      	cmp	r2, r3
 8005072:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005076:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800507a:	fbb2 f6f3 	udiv	r6, r2, r3
 800507e:	d331      	bcc.n	80050e4 <quorem+0x9c>
 8005080:	f04f 0e00 	mov.w	lr, #0
 8005084:	4640      	mov	r0, r8
 8005086:	46ac      	mov	ip, r5
 8005088:	46f2      	mov	sl, lr
 800508a:	f850 2b04 	ldr.w	r2, [r0], #4
 800508e:	b293      	uxth	r3, r2
 8005090:	fb06 e303 	mla	r3, r6, r3, lr
 8005094:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005098:	0c1a      	lsrs	r2, r3, #16
 800509a:	b29b      	uxth	r3, r3
 800509c:	ebaa 0303 	sub.w	r3, sl, r3
 80050a0:	f8dc a000 	ldr.w	sl, [ip]
 80050a4:	fa13 f38a 	uxtah	r3, r3, sl
 80050a8:	fb06 220e 	mla	r2, r6, lr, r2
 80050ac:	9300      	str	r3, [sp, #0]
 80050ae:	9b00      	ldr	r3, [sp, #0]
 80050b0:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80050b4:	b292      	uxth	r2, r2
 80050b6:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80050ba:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80050be:	f8bd 3000 	ldrh.w	r3, [sp]
 80050c2:	4581      	cmp	r9, r0
 80050c4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80050c8:	f84c 3b04 	str.w	r3, [ip], #4
 80050cc:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80050d0:	d2db      	bcs.n	800508a <quorem+0x42>
 80050d2:	f855 300b 	ldr.w	r3, [r5, fp]
 80050d6:	b92b      	cbnz	r3, 80050e4 <quorem+0x9c>
 80050d8:	9b01      	ldr	r3, [sp, #4]
 80050da:	3b04      	subs	r3, #4
 80050dc:	429d      	cmp	r5, r3
 80050de:	461a      	mov	r2, r3
 80050e0:	d32c      	bcc.n	800513c <quorem+0xf4>
 80050e2:	613c      	str	r4, [r7, #16]
 80050e4:	4638      	mov	r0, r7
 80050e6:	f001 f9ef 	bl	80064c8 <__mcmp>
 80050ea:	2800      	cmp	r0, #0
 80050ec:	db22      	blt.n	8005134 <quorem+0xec>
 80050ee:	3601      	adds	r6, #1
 80050f0:	4629      	mov	r1, r5
 80050f2:	2000      	movs	r0, #0
 80050f4:	f858 2b04 	ldr.w	r2, [r8], #4
 80050f8:	f8d1 c000 	ldr.w	ip, [r1]
 80050fc:	b293      	uxth	r3, r2
 80050fe:	1ac3      	subs	r3, r0, r3
 8005100:	0c12      	lsrs	r2, r2, #16
 8005102:	fa13 f38c 	uxtah	r3, r3, ip
 8005106:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800510a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800510e:	b29b      	uxth	r3, r3
 8005110:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005114:	45c1      	cmp	r9, r8
 8005116:	f841 3b04 	str.w	r3, [r1], #4
 800511a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800511e:	d2e9      	bcs.n	80050f4 <quorem+0xac>
 8005120:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005124:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005128:	b922      	cbnz	r2, 8005134 <quorem+0xec>
 800512a:	3b04      	subs	r3, #4
 800512c:	429d      	cmp	r5, r3
 800512e:	461a      	mov	r2, r3
 8005130:	d30a      	bcc.n	8005148 <quorem+0x100>
 8005132:	613c      	str	r4, [r7, #16]
 8005134:	4630      	mov	r0, r6
 8005136:	b003      	add	sp, #12
 8005138:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800513c:	6812      	ldr	r2, [r2, #0]
 800513e:	3b04      	subs	r3, #4
 8005140:	2a00      	cmp	r2, #0
 8005142:	d1ce      	bne.n	80050e2 <quorem+0x9a>
 8005144:	3c01      	subs	r4, #1
 8005146:	e7c9      	b.n	80050dc <quorem+0x94>
 8005148:	6812      	ldr	r2, [r2, #0]
 800514a:	3b04      	subs	r3, #4
 800514c:	2a00      	cmp	r2, #0
 800514e:	d1f0      	bne.n	8005132 <quorem+0xea>
 8005150:	3c01      	subs	r4, #1
 8005152:	e7eb      	b.n	800512c <quorem+0xe4>
 8005154:	2000      	movs	r0, #0
 8005156:	e7ee      	b.n	8005136 <quorem+0xee>

08005158 <_dtoa_r>:
 8005158:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800515c:	ed2d 8b04 	vpush	{d8-d9}
 8005160:	69c5      	ldr	r5, [r0, #28]
 8005162:	b093      	sub	sp, #76	; 0x4c
 8005164:	ed8d 0b02 	vstr	d0, [sp, #8]
 8005168:	ec57 6b10 	vmov	r6, r7, d0
 800516c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005170:	9107      	str	r1, [sp, #28]
 8005172:	4604      	mov	r4, r0
 8005174:	920a      	str	r2, [sp, #40]	; 0x28
 8005176:	930d      	str	r3, [sp, #52]	; 0x34
 8005178:	b975      	cbnz	r5, 8005198 <_dtoa_r+0x40>
 800517a:	2010      	movs	r0, #16
 800517c:	f000 fe2a 	bl	8005dd4 <malloc>
 8005180:	4602      	mov	r2, r0
 8005182:	61e0      	str	r0, [r4, #28]
 8005184:	b920      	cbnz	r0, 8005190 <_dtoa_r+0x38>
 8005186:	4bae      	ldr	r3, [pc, #696]	; (8005440 <_dtoa_r+0x2e8>)
 8005188:	21ef      	movs	r1, #239	; 0xef
 800518a:	48ae      	ldr	r0, [pc, #696]	; (8005444 <_dtoa_r+0x2ec>)
 800518c:	f002 fc74 	bl	8007a78 <__assert_func>
 8005190:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005194:	6005      	str	r5, [r0, #0]
 8005196:	60c5      	str	r5, [r0, #12]
 8005198:	69e3      	ldr	r3, [r4, #28]
 800519a:	6819      	ldr	r1, [r3, #0]
 800519c:	b151      	cbz	r1, 80051b4 <_dtoa_r+0x5c>
 800519e:	685a      	ldr	r2, [r3, #4]
 80051a0:	604a      	str	r2, [r1, #4]
 80051a2:	2301      	movs	r3, #1
 80051a4:	4093      	lsls	r3, r2
 80051a6:	608b      	str	r3, [r1, #8]
 80051a8:	4620      	mov	r0, r4
 80051aa:	f000 ff07 	bl	8005fbc <_Bfree>
 80051ae:	69e3      	ldr	r3, [r4, #28]
 80051b0:	2200      	movs	r2, #0
 80051b2:	601a      	str	r2, [r3, #0]
 80051b4:	1e3b      	subs	r3, r7, #0
 80051b6:	bfbb      	ittet	lt
 80051b8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80051bc:	9303      	strlt	r3, [sp, #12]
 80051be:	2300      	movge	r3, #0
 80051c0:	2201      	movlt	r2, #1
 80051c2:	bfac      	ite	ge
 80051c4:	f8c8 3000 	strge.w	r3, [r8]
 80051c8:	f8c8 2000 	strlt.w	r2, [r8]
 80051cc:	4b9e      	ldr	r3, [pc, #632]	; (8005448 <_dtoa_r+0x2f0>)
 80051ce:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80051d2:	ea33 0308 	bics.w	r3, r3, r8
 80051d6:	d11b      	bne.n	8005210 <_dtoa_r+0xb8>
 80051d8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80051da:	f242 730f 	movw	r3, #9999	; 0x270f
 80051de:	6013      	str	r3, [r2, #0]
 80051e0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80051e4:	4333      	orrs	r3, r6
 80051e6:	f000 8593 	beq.w	8005d10 <_dtoa_r+0xbb8>
 80051ea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80051ec:	b963      	cbnz	r3, 8005208 <_dtoa_r+0xb0>
 80051ee:	4b97      	ldr	r3, [pc, #604]	; (800544c <_dtoa_r+0x2f4>)
 80051f0:	e027      	b.n	8005242 <_dtoa_r+0xea>
 80051f2:	4b97      	ldr	r3, [pc, #604]	; (8005450 <_dtoa_r+0x2f8>)
 80051f4:	9300      	str	r3, [sp, #0]
 80051f6:	3308      	adds	r3, #8
 80051f8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80051fa:	6013      	str	r3, [r2, #0]
 80051fc:	9800      	ldr	r0, [sp, #0]
 80051fe:	b013      	add	sp, #76	; 0x4c
 8005200:	ecbd 8b04 	vpop	{d8-d9}
 8005204:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005208:	4b90      	ldr	r3, [pc, #576]	; (800544c <_dtoa_r+0x2f4>)
 800520a:	9300      	str	r3, [sp, #0]
 800520c:	3303      	adds	r3, #3
 800520e:	e7f3      	b.n	80051f8 <_dtoa_r+0xa0>
 8005210:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005214:	2200      	movs	r2, #0
 8005216:	ec51 0b17 	vmov	r0, r1, d7
 800521a:	eeb0 8a47 	vmov.f32	s16, s14
 800521e:	eef0 8a67 	vmov.f32	s17, s15
 8005222:	2300      	movs	r3, #0
 8005224:	f7fb fc70 	bl	8000b08 <__aeabi_dcmpeq>
 8005228:	4681      	mov	r9, r0
 800522a:	b160      	cbz	r0, 8005246 <_dtoa_r+0xee>
 800522c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800522e:	2301      	movs	r3, #1
 8005230:	6013      	str	r3, [r2, #0]
 8005232:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005234:	2b00      	cmp	r3, #0
 8005236:	f000 8568 	beq.w	8005d0a <_dtoa_r+0xbb2>
 800523a:	4b86      	ldr	r3, [pc, #536]	; (8005454 <_dtoa_r+0x2fc>)
 800523c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800523e:	6013      	str	r3, [r2, #0]
 8005240:	3b01      	subs	r3, #1
 8005242:	9300      	str	r3, [sp, #0]
 8005244:	e7da      	b.n	80051fc <_dtoa_r+0xa4>
 8005246:	aa10      	add	r2, sp, #64	; 0x40
 8005248:	a911      	add	r1, sp, #68	; 0x44
 800524a:	4620      	mov	r0, r4
 800524c:	eeb0 0a48 	vmov.f32	s0, s16
 8005250:	eef0 0a68 	vmov.f32	s1, s17
 8005254:	f001 fa4e 	bl	80066f4 <__d2b>
 8005258:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800525c:	4682      	mov	sl, r0
 800525e:	2d00      	cmp	r5, #0
 8005260:	d07f      	beq.n	8005362 <_dtoa_r+0x20a>
 8005262:	ee18 3a90 	vmov	r3, s17
 8005266:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800526a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800526e:	ec51 0b18 	vmov	r0, r1, d8
 8005272:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8005276:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800527a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800527e:	4619      	mov	r1, r3
 8005280:	2200      	movs	r2, #0
 8005282:	4b75      	ldr	r3, [pc, #468]	; (8005458 <_dtoa_r+0x300>)
 8005284:	f7fb f820 	bl	80002c8 <__aeabi_dsub>
 8005288:	a367      	add	r3, pc, #412	; (adr r3, 8005428 <_dtoa_r+0x2d0>)
 800528a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800528e:	f7fb f9d3 	bl	8000638 <__aeabi_dmul>
 8005292:	a367      	add	r3, pc, #412	; (adr r3, 8005430 <_dtoa_r+0x2d8>)
 8005294:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005298:	f7fb f818 	bl	80002cc <__adddf3>
 800529c:	4606      	mov	r6, r0
 800529e:	4628      	mov	r0, r5
 80052a0:	460f      	mov	r7, r1
 80052a2:	f7fb f95f 	bl	8000564 <__aeabi_i2d>
 80052a6:	a364      	add	r3, pc, #400	; (adr r3, 8005438 <_dtoa_r+0x2e0>)
 80052a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052ac:	f7fb f9c4 	bl	8000638 <__aeabi_dmul>
 80052b0:	4602      	mov	r2, r0
 80052b2:	460b      	mov	r3, r1
 80052b4:	4630      	mov	r0, r6
 80052b6:	4639      	mov	r1, r7
 80052b8:	f7fb f808 	bl	80002cc <__adddf3>
 80052bc:	4606      	mov	r6, r0
 80052be:	460f      	mov	r7, r1
 80052c0:	f7fb fc6a 	bl	8000b98 <__aeabi_d2iz>
 80052c4:	2200      	movs	r2, #0
 80052c6:	4683      	mov	fp, r0
 80052c8:	2300      	movs	r3, #0
 80052ca:	4630      	mov	r0, r6
 80052cc:	4639      	mov	r1, r7
 80052ce:	f7fb fc25 	bl	8000b1c <__aeabi_dcmplt>
 80052d2:	b148      	cbz	r0, 80052e8 <_dtoa_r+0x190>
 80052d4:	4658      	mov	r0, fp
 80052d6:	f7fb f945 	bl	8000564 <__aeabi_i2d>
 80052da:	4632      	mov	r2, r6
 80052dc:	463b      	mov	r3, r7
 80052de:	f7fb fc13 	bl	8000b08 <__aeabi_dcmpeq>
 80052e2:	b908      	cbnz	r0, 80052e8 <_dtoa_r+0x190>
 80052e4:	f10b 3bff 	add.w	fp, fp, #4294967295
 80052e8:	f1bb 0f16 	cmp.w	fp, #22
 80052ec:	d857      	bhi.n	800539e <_dtoa_r+0x246>
 80052ee:	4b5b      	ldr	r3, [pc, #364]	; (800545c <_dtoa_r+0x304>)
 80052f0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80052f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052f8:	ec51 0b18 	vmov	r0, r1, d8
 80052fc:	f7fb fc0e 	bl	8000b1c <__aeabi_dcmplt>
 8005300:	2800      	cmp	r0, #0
 8005302:	d04e      	beq.n	80053a2 <_dtoa_r+0x24a>
 8005304:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005308:	2300      	movs	r3, #0
 800530a:	930c      	str	r3, [sp, #48]	; 0x30
 800530c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800530e:	1b5b      	subs	r3, r3, r5
 8005310:	1e5a      	subs	r2, r3, #1
 8005312:	bf45      	ittet	mi
 8005314:	f1c3 0301 	rsbmi	r3, r3, #1
 8005318:	9305      	strmi	r3, [sp, #20]
 800531a:	2300      	movpl	r3, #0
 800531c:	2300      	movmi	r3, #0
 800531e:	9206      	str	r2, [sp, #24]
 8005320:	bf54      	ite	pl
 8005322:	9305      	strpl	r3, [sp, #20]
 8005324:	9306      	strmi	r3, [sp, #24]
 8005326:	f1bb 0f00 	cmp.w	fp, #0
 800532a:	db3c      	blt.n	80053a6 <_dtoa_r+0x24e>
 800532c:	9b06      	ldr	r3, [sp, #24]
 800532e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8005332:	445b      	add	r3, fp
 8005334:	9306      	str	r3, [sp, #24]
 8005336:	2300      	movs	r3, #0
 8005338:	9308      	str	r3, [sp, #32]
 800533a:	9b07      	ldr	r3, [sp, #28]
 800533c:	2b09      	cmp	r3, #9
 800533e:	d868      	bhi.n	8005412 <_dtoa_r+0x2ba>
 8005340:	2b05      	cmp	r3, #5
 8005342:	bfc4      	itt	gt
 8005344:	3b04      	subgt	r3, #4
 8005346:	9307      	strgt	r3, [sp, #28]
 8005348:	9b07      	ldr	r3, [sp, #28]
 800534a:	f1a3 0302 	sub.w	r3, r3, #2
 800534e:	bfcc      	ite	gt
 8005350:	2500      	movgt	r5, #0
 8005352:	2501      	movle	r5, #1
 8005354:	2b03      	cmp	r3, #3
 8005356:	f200 8085 	bhi.w	8005464 <_dtoa_r+0x30c>
 800535a:	e8df f003 	tbb	[pc, r3]
 800535e:	3b2e      	.short	0x3b2e
 8005360:	5839      	.short	0x5839
 8005362:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8005366:	441d      	add	r5, r3
 8005368:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800536c:	2b20      	cmp	r3, #32
 800536e:	bfc1      	itttt	gt
 8005370:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005374:	fa08 f803 	lslgt.w	r8, r8, r3
 8005378:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800537c:	fa26 f303 	lsrgt.w	r3, r6, r3
 8005380:	bfd6      	itet	le
 8005382:	f1c3 0320 	rsble	r3, r3, #32
 8005386:	ea48 0003 	orrgt.w	r0, r8, r3
 800538a:	fa06 f003 	lslle.w	r0, r6, r3
 800538e:	f7fb f8d9 	bl	8000544 <__aeabi_ui2d>
 8005392:	2201      	movs	r2, #1
 8005394:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8005398:	3d01      	subs	r5, #1
 800539a:	920e      	str	r2, [sp, #56]	; 0x38
 800539c:	e76f      	b.n	800527e <_dtoa_r+0x126>
 800539e:	2301      	movs	r3, #1
 80053a0:	e7b3      	b.n	800530a <_dtoa_r+0x1b2>
 80053a2:	900c      	str	r0, [sp, #48]	; 0x30
 80053a4:	e7b2      	b.n	800530c <_dtoa_r+0x1b4>
 80053a6:	9b05      	ldr	r3, [sp, #20]
 80053a8:	eba3 030b 	sub.w	r3, r3, fp
 80053ac:	9305      	str	r3, [sp, #20]
 80053ae:	f1cb 0300 	rsb	r3, fp, #0
 80053b2:	9308      	str	r3, [sp, #32]
 80053b4:	2300      	movs	r3, #0
 80053b6:	930b      	str	r3, [sp, #44]	; 0x2c
 80053b8:	e7bf      	b.n	800533a <_dtoa_r+0x1e2>
 80053ba:	2300      	movs	r3, #0
 80053bc:	9309      	str	r3, [sp, #36]	; 0x24
 80053be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	dc52      	bgt.n	800546a <_dtoa_r+0x312>
 80053c4:	2301      	movs	r3, #1
 80053c6:	9301      	str	r3, [sp, #4]
 80053c8:	9304      	str	r3, [sp, #16]
 80053ca:	461a      	mov	r2, r3
 80053cc:	920a      	str	r2, [sp, #40]	; 0x28
 80053ce:	e00b      	b.n	80053e8 <_dtoa_r+0x290>
 80053d0:	2301      	movs	r3, #1
 80053d2:	e7f3      	b.n	80053bc <_dtoa_r+0x264>
 80053d4:	2300      	movs	r3, #0
 80053d6:	9309      	str	r3, [sp, #36]	; 0x24
 80053d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80053da:	445b      	add	r3, fp
 80053dc:	9301      	str	r3, [sp, #4]
 80053de:	3301      	adds	r3, #1
 80053e0:	2b01      	cmp	r3, #1
 80053e2:	9304      	str	r3, [sp, #16]
 80053e4:	bfb8      	it	lt
 80053e6:	2301      	movlt	r3, #1
 80053e8:	69e0      	ldr	r0, [r4, #28]
 80053ea:	2100      	movs	r1, #0
 80053ec:	2204      	movs	r2, #4
 80053ee:	f102 0614 	add.w	r6, r2, #20
 80053f2:	429e      	cmp	r6, r3
 80053f4:	d93d      	bls.n	8005472 <_dtoa_r+0x31a>
 80053f6:	6041      	str	r1, [r0, #4]
 80053f8:	4620      	mov	r0, r4
 80053fa:	f000 fd9f 	bl	8005f3c <_Balloc>
 80053fe:	9000      	str	r0, [sp, #0]
 8005400:	2800      	cmp	r0, #0
 8005402:	d139      	bne.n	8005478 <_dtoa_r+0x320>
 8005404:	4b16      	ldr	r3, [pc, #88]	; (8005460 <_dtoa_r+0x308>)
 8005406:	4602      	mov	r2, r0
 8005408:	f240 11af 	movw	r1, #431	; 0x1af
 800540c:	e6bd      	b.n	800518a <_dtoa_r+0x32>
 800540e:	2301      	movs	r3, #1
 8005410:	e7e1      	b.n	80053d6 <_dtoa_r+0x27e>
 8005412:	2501      	movs	r5, #1
 8005414:	2300      	movs	r3, #0
 8005416:	9307      	str	r3, [sp, #28]
 8005418:	9509      	str	r5, [sp, #36]	; 0x24
 800541a:	f04f 33ff 	mov.w	r3, #4294967295
 800541e:	9301      	str	r3, [sp, #4]
 8005420:	9304      	str	r3, [sp, #16]
 8005422:	2200      	movs	r2, #0
 8005424:	2312      	movs	r3, #18
 8005426:	e7d1      	b.n	80053cc <_dtoa_r+0x274>
 8005428:	636f4361 	.word	0x636f4361
 800542c:	3fd287a7 	.word	0x3fd287a7
 8005430:	8b60c8b3 	.word	0x8b60c8b3
 8005434:	3fc68a28 	.word	0x3fc68a28
 8005438:	509f79fb 	.word	0x509f79fb
 800543c:	3fd34413 	.word	0x3fd34413
 8005440:	080095b6 	.word	0x080095b6
 8005444:	080095cd 	.word	0x080095cd
 8005448:	7ff00000 	.word	0x7ff00000
 800544c:	080095b2 	.word	0x080095b2
 8005450:	080095a9 	.word	0x080095a9
 8005454:	08009581 	.word	0x08009581
 8005458:	3ff80000 	.word	0x3ff80000
 800545c:	080096b8 	.word	0x080096b8
 8005460:	08009625 	.word	0x08009625
 8005464:	2301      	movs	r3, #1
 8005466:	9309      	str	r3, [sp, #36]	; 0x24
 8005468:	e7d7      	b.n	800541a <_dtoa_r+0x2c2>
 800546a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800546c:	9301      	str	r3, [sp, #4]
 800546e:	9304      	str	r3, [sp, #16]
 8005470:	e7ba      	b.n	80053e8 <_dtoa_r+0x290>
 8005472:	3101      	adds	r1, #1
 8005474:	0052      	lsls	r2, r2, #1
 8005476:	e7ba      	b.n	80053ee <_dtoa_r+0x296>
 8005478:	69e3      	ldr	r3, [r4, #28]
 800547a:	9a00      	ldr	r2, [sp, #0]
 800547c:	601a      	str	r2, [r3, #0]
 800547e:	9b04      	ldr	r3, [sp, #16]
 8005480:	2b0e      	cmp	r3, #14
 8005482:	f200 80a8 	bhi.w	80055d6 <_dtoa_r+0x47e>
 8005486:	2d00      	cmp	r5, #0
 8005488:	f000 80a5 	beq.w	80055d6 <_dtoa_r+0x47e>
 800548c:	f1bb 0f00 	cmp.w	fp, #0
 8005490:	dd38      	ble.n	8005504 <_dtoa_r+0x3ac>
 8005492:	4bc0      	ldr	r3, [pc, #768]	; (8005794 <_dtoa_r+0x63c>)
 8005494:	f00b 020f 	and.w	r2, fp, #15
 8005498:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800549c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80054a0:	e9d3 6700 	ldrd	r6, r7, [r3]
 80054a4:	ea4f 182b 	mov.w	r8, fp, asr #4
 80054a8:	d019      	beq.n	80054de <_dtoa_r+0x386>
 80054aa:	4bbb      	ldr	r3, [pc, #748]	; (8005798 <_dtoa_r+0x640>)
 80054ac:	ec51 0b18 	vmov	r0, r1, d8
 80054b0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80054b4:	f7fb f9ea 	bl	800088c <__aeabi_ddiv>
 80054b8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80054bc:	f008 080f 	and.w	r8, r8, #15
 80054c0:	2503      	movs	r5, #3
 80054c2:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8005798 <_dtoa_r+0x640>
 80054c6:	f1b8 0f00 	cmp.w	r8, #0
 80054ca:	d10a      	bne.n	80054e2 <_dtoa_r+0x38a>
 80054cc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80054d0:	4632      	mov	r2, r6
 80054d2:	463b      	mov	r3, r7
 80054d4:	f7fb f9da 	bl	800088c <__aeabi_ddiv>
 80054d8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80054dc:	e02b      	b.n	8005536 <_dtoa_r+0x3de>
 80054de:	2502      	movs	r5, #2
 80054e0:	e7ef      	b.n	80054c2 <_dtoa_r+0x36a>
 80054e2:	f018 0f01 	tst.w	r8, #1
 80054e6:	d008      	beq.n	80054fa <_dtoa_r+0x3a2>
 80054e8:	4630      	mov	r0, r6
 80054ea:	4639      	mov	r1, r7
 80054ec:	e9d9 2300 	ldrd	r2, r3, [r9]
 80054f0:	f7fb f8a2 	bl	8000638 <__aeabi_dmul>
 80054f4:	3501      	adds	r5, #1
 80054f6:	4606      	mov	r6, r0
 80054f8:	460f      	mov	r7, r1
 80054fa:	ea4f 0868 	mov.w	r8, r8, asr #1
 80054fe:	f109 0908 	add.w	r9, r9, #8
 8005502:	e7e0      	b.n	80054c6 <_dtoa_r+0x36e>
 8005504:	f000 809f 	beq.w	8005646 <_dtoa_r+0x4ee>
 8005508:	f1cb 0600 	rsb	r6, fp, #0
 800550c:	4ba1      	ldr	r3, [pc, #644]	; (8005794 <_dtoa_r+0x63c>)
 800550e:	4fa2      	ldr	r7, [pc, #648]	; (8005798 <_dtoa_r+0x640>)
 8005510:	f006 020f 	and.w	r2, r6, #15
 8005514:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005518:	e9d3 2300 	ldrd	r2, r3, [r3]
 800551c:	ec51 0b18 	vmov	r0, r1, d8
 8005520:	f7fb f88a 	bl	8000638 <__aeabi_dmul>
 8005524:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005528:	1136      	asrs	r6, r6, #4
 800552a:	2300      	movs	r3, #0
 800552c:	2502      	movs	r5, #2
 800552e:	2e00      	cmp	r6, #0
 8005530:	d17e      	bne.n	8005630 <_dtoa_r+0x4d8>
 8005532:	2b00      	cmp	r3, #0
 8005534:	d1d0      	bne.n	80054d8 <_dtoa_r+0x380>
 8005536:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005538:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800553c:	2b00      	cmp	r3, #0
 800553e:	f000 8084 	beq.w	800564a <_dtoa_r+0x4f2>
 8005542:	4b96      	ldr	r3, [pc, #600]	; (800579c <_dtoa_r+0x644>)
 8005544:	2200      	movs	r2, #0
 8005546:	4640      	mov	r0, r8
 8005548:	4649      	mov	r1, r9
 800554a:	f7fb fae7 	bl	8000b1c <__aeabi_dcmplt>
 800554e:	2800      	cmp	r0, #0
 8005550:	d07b      	beq.n	800564a <_dtoa_r+0x4f2>
 8005552:	9b04      	ldr	r3, [sp, #16]
 8005554:	2b00      	cmp	r3, #0
 8005556:	d078      	beq.n	800564a <_dtoa_r+0x4f2>
 8005558:	9b01      	ldr	r3, [sp, #4]
 800555a:	2b00      	cmp	r3, #0
 800555c:	dd39      	ble.n	80055d2 <_dtoa_r+0x47a>
 800555e:	4b90      	ldr	r3, [pc, #576]	; (80057a0 <_dtoa_r+0x648>)
 8005560:	2200      	movs	r2, #0
 8005562:	4640      	mov	r0, r8
 8005564:	4649      	mov	r1, r9
 8005566:	f7fb f867 	bl	8000638 <__aeabi_dmul>
 800556a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800556e:	9e01      	ldr	r6, [sp, #4]
 8005570:	f10b 37ff 	add.w	r7, fp, #4294967295
 8005574:	3501      	adds	r5, #1
 8005576:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800557a:	4628      	mov	r0, r5
 800557c:	f7fa fff2 	bl	8000564 <__aeabi_i2d>
 8005580:	4642      	mov	r2, r8
 8005582:	464b      	mov	r3, r9
 8005584:	f7fb f858 	bl	8000638 <__aeabi_dmul>
 8005588:	4b86      	ldr	r3, [pc, #536]	; (80057a4 <_dtoa_r+0x64c>)
 800558a:	2200      	movs	r2, #0
 800558c:	f7fa fe9e 	bl	80002cc <__adddf3>
 8005590:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8005594:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005598:	9303      	str	r3, [sp, #12]
 800559a:	2e00      	cmp	r6, #0
 800559c:	d158      	bne.n	8005650 <_dtoa_r+0x4f8>
 800559e:	4b82      	ldr	r3, [pc, #520]	; (80057a8 <_dtoa_r+0x650>)
 80055a0:	2200      	movs	r2, #0
 80055a2:	4640      	mov	r0, r8
 80055a4:	4649      	mov	r1, r9
 80055a6:	f7fa fe8f 	bl	80002c8 <__aeabi_dsub>
 80055aa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80055ae:	4680      	mov	r8, r0
 80055b0:	4689      	mov	r9, r1
 80055b2:	f7fb fad1 	bl	8000b58 <__aeabi_dcmpgt>
 80055b6:	2800      	cmp	r0, #0
 80055b8:	f040 8296 	bne.w	8005ae8 <_dtoa_r+0x990>
 80055bc:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80055c0:	4640      	mov	r0, r8
 80055c2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80055c6:	4649      	mov	r1, r9
 80055c8:	f7fb faa8 	bl	8000b1c <__aeabi_dcmplt>
 80055cc:	2800      	cmp	r0, #0
 80055ce:	f040 8289 	bne.w	8005ae4 <_dtoa_r+0x98c>
 80055d2:	ed8d 8b02 	vstr	d8, [sp, #8]
 80055d6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80055d8:	2b00      	cmp	r3, #0
 80055da:	f2c0 814e 	blt.w	800587a <_dtoa_r+0x722>
 80055de:	f1bb 0f0e 	cmp.w	fp, #14
 80055e2:	f300 814a 	bgt.w	800587a <_dtoa_r+0x722>
 80055e6:	4b6b      	ldr	r3, [pc, #428]	; (8005794 <_dtoa_r+0x63c>)
 80055e8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80055ec:	e9d3 8900 	ldrd	r8, r9, [r3]
 80055f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	f280 80dc 	bge.w	80057b0 <_dtoa_r+0x658>
 80055f8:	9b04      	ldr	r3, [sp, #16]
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	f300 80d8 	bgt.w	80057b0 <_dtoa_r+0x658>
 8005600:	f040 826f 	bne.w	8005ae2 <_dtoa_r+0x98a>
 8005604:	4b68      	ldr	r3, [pc, #416]	; (80057a8 <_dtoa_r+0x650>)
 8005606:	2200      	movs	r2, #0
 8005608:	4640      	mov	r0, r8
 800560a:	4649      	mov	r1, r9
 800560c:	f7fb f814 	bl	8000638 <__aeabi_dmul>
 8005610:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005614:	f7fb fa96 	bl	8000b44 <__aeabi_dcmpge>
 8005618:	9e04      	ldr	r6, [sp, #16]
 800561a:	4637      	mov	r7, r6
 800561c:	2800      	cmp	r0, #0
 800561e:	f040 8245 	bne.w	8005aac <_dtoa_r+0x954>
 8005622:	9d00      	ldr	r5, [sp, #0]
 8005624:	2331      	movs	r3, #49	; 0x31
 8005626:	f805 3b01 	strb.w	r3, [r5], #1
 800562a:	f10b 0b01 	add.w	fp, fp, #1
 800562e:	e241      	b.n	8005ab4 <_dtoa_r+0x95c>
 8005630:	07f2      	lsls	r2, r6, #31
 8005632:	d505      	bpl.n	8005640 <_dtoa_r+0x4e8>
 8005634:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005638:	f7fa fffe 	bl	8000638 <__aeabi_dmul>
 800563c:	3501      	adds	r5, #1
 800563e:	2301      	movs	r3, #1
 8005640:	1076      	asrs	r6, r6, #1
 8005642:	3708      	adds	r7, #8
 8005644:	e773      	b.n	800552e <_dtoa_r+0x3d6>
 8005646:	2502      	movs	r5, #2
 8005648:	e775      	b.n	8005536 <_dtoa_r+0x3de>
 800564a:	9e04      	ldr	r6, [sp, #16]
 800564c:	465f      	mov	r7, fp
 800564e:	e792      	b.n	8005576 <_dtoa_r+0x41e>
 8005650:	9900      	ldr	r1, [sp, #0]
 8005652:	4b50      	ldr	r3, [pc, #320]	; (8005794 <_dtoa_r+0x63c>)
 8005654:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005658:	4431      	add	r1, r6
 800565a:	9102      	str	r1, [sp, #8]
 800565c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800565e:	eeb0 9a47 	vmov.f32	s18, s14
 8005662:	eef0 9a67 	vmov.f32	s19, s15
 8005666:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800566a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800566e:	2900      	cmp	r1, #0
 8005670:	d044      	beq.n	80056fc <_dtoa_r+0x5a4>
 8005672:	494e      	ldr	r1, [pc, #312]	; (80057ac <_dtoa_r+0x654>)
 8005674:	2000      	movs	r0, #0
 8005676:	f7fb f909 	bl	800088c <__aeabi_ddiv>
 800567a:	ec53 2b19 	vmov	r2, r3, d9
 800567e:	f7fa fe23 	bl	80002c8 <__aeabi_dsub>
 8005682:	9d00      	ldr	r5, [sp, #0]
 8005684:	ec41 0b19 	vmov	d9, r0, r1
 8005688:	4649      	mov	r1, r9
 800568a:	4640      	mov	r0, r8
 800568c:	f7fb fa84 	bl	8000b98 <__aeabi_d2iz>
 8005690:	4606      	mov	r6, r0
 8005692:	f7fa ff67 	bl	8000564 <__aeabi_i2d>
 8005696:	4602      	mov	r2, r0
 8005698:	460b      	mov	r3, r1
 800569a:	4640      	mov	r0, r8
 800569c:	4649      	mov	r1, r9
 800569e:	f7fa fe13 	bl	80002c8 <__aeabi_dsub>
 80056a2:	3630      	adds	r6, #48	; 0x30
 80056a4:	f805 6b01 	strb.w	r6, [r5], #1
 80056a8:	ec53 2b19 	vmov	r2, r3, d9
 80056ac:	4680      	mov	r8, r0
 80056ae:	4689      	mov	r9, r1
 80056b0:	f7fb fa34 	bl	8000b1c <__aeabi_dcmplt>
 80056b4:	2800      	cmp	r0, #0
 80056b6:	d164      	bne.n	8005782 <_dtoa_r+0x62a>
 80056b8:	4642      	mov	r2, r8
 80056ba:	464b      	mov	r3, r9
 80056bc:	4937      	ldr	r1, [pc, #220]	; (800579c <_dtoa_r+0x644>)
 80056be:	2000      	movs	r0, #0
 80056c0:	f7fa fe02 	bl	80002c8 <__aeabi_dsub>
 80056c4:	ec53 2b19 	vmov	r2, r3, d9
 80056c8:	f7fb fa28 	bl	8000b1c <__aeabi_dcmplt>
 80056cc:	2800      	cmp	r0, #0
 80056ce:	f040 80b6 	bne.w	800583e <_dtoa_r+0x6e6>
 80056d2:	9b02      	ldr	r3, [sp, #8]
 80056d4:	429d      	cmp	r5, r3
 80056d6:	f43f af7c 	beq.w	80055d2 <_dtoa_r+0x47a>
 80056da:	4b31      	ldr	r3, [pc, #196]	; (80057a0 <_dtoa_r+0x648>)
 80056dc:	ec51 0b19 	vmov	r0, r1, d9
 80056e0:	2200      	movs	r2, #0
 80056e2:	f7fa ffa9 	bl	8000638 <__aeabi_dmul>
 80056e6:	4b2e      	ldr	r3, [pc, #184]	; (80057a0 <_dtoa_r+0x648>)
 80056e8:	ec41 0b19 	vmov	d9, r0, r1
 80056ec:	2200      	movs	r2, #0
 80056ee:	4640      	mov	r0, r8
 80056f0:	4649      	mov	r1, r9
 80056f2:	f7fa ffa1 	bl	8000638 <__aeabi_dmul>
 80056f6:	4680      	mov	r8, r0
 80056f8:	4689      	mov	r9, r1
 80056fa:	e7c5      	b.n	8005688 <_dtoa_r+0x530>
 80056fc:	ec51 0b17 	vmov	r0, r1, d7
 8005700:	f7fa ff9a 	bl	8000638 <__aeabi_dmul>
 8005704:	9b02      	ldr	r3, [sp, #8]
 8005706:	9d00      	ldr	r5, [sp, #0]
 8005708:	930f      	str	r3, [sp, #60]	; 0x3c
 800570a:	ec41 0b19 	vmov	d9, r0, r1
 800570e:	4649      	mov	r1, r9
 8005710:	4640      	mov	r0, r8
 8005712:	f7fb fa41 	bl	8000b98 <__aeabi_d2iz>
 8005716:	4606      	mov	r6, r0
 8005718:	f7fa ff24 	bl	8000564 <__aeabi_i2d>
 800571c:	3630      	adds	r6, #48	; 0x30
 800571e:	4602      	mov	r2, r0
 8005720:	460b      	mov	r3, r1
 8005722:	4640      	mov	r0, r8
 8005724:	4649      	mov	r1, r9
 8005726:	f7fa fdcf 	bl	80002c8 <__aeabi_dsub>
 800572a:	f805 6b01 	strb.w	r6, [r5], #1
 800572e:	9b02      	ldr	r3, [sp, #8]
 8005730:	429d      	cmp	r5, r3
 8005732:	4680      	mov	r8, r0
 8005734:	4689      	mov	r9, r1
 8005736:	f04f 0200 	mov.w	r2, #0
 800573a:	d124      	bne.n	8005786 <_dtoa_r+0x62e>
 800573c:	4b1b      	ldr	r3, [pc, #108]	; (80057ac <_dtoa_r+0x654>)
 800573e:	ec51 0b19 	vmov	r0, r1, d9
 8005742:	f7fa fdc3 	bl	80002cc <__adddf3>
 8005746:	4602      	mov	r2, r0
 8005748:	460b      	mov	r3, r1
 800574a:	4640      	mov	r0, r8
 800574c:	4649      	mov	r1, r9
 800574e:	f7fb fa03 	bl	8000b58 <__aeabi_dcmpgt>
 8005752:	2800      	cmp	r0, #0
 8005754:	d173      	bne.n	800583e <_dtoa_r+0x6e6>
 8005756:	ec53 2b19 	vmov	r2, r3, d9
 800575a:	4914      	ldr	r1, [pc, #80]	; (80057ac <_dtoa_r+0x654>)
 800575c:	2000      	movs	r0, #0
 800575e:	f7fa fdb3 	bl	80002c8 <__aeabi_dsub>
 8005762:	4602      	mov	r2, r0
 8005764:	460b      	mov	r3, r1
 8005766:	4640      	mov	r0, r8
 8005768:	4649      	mov	r1, r9
 800576a:	f7fb f9d7 	bl	8000b1c <__aeabi_dcmplt>
 800576e:	2800      	cmp	r0, #0
 8005770:	f43f af2f 	beq.w	80055d2 <_dtoa_r+0x47a>
 8005774:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8005776:	1e6b      	subs	r3, r5, #1
 8005778:	930f      	str	r3, [sp, #60]	; 0x3c
 800577a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800577e:	2b30      	cmp	r3, #48	; 0x30
 8005780:	d0f8      	beq.n	8005774 <_dtoa_r+0x61c>
 8005782:	46bb      	mov	fp, r7
 8005784:	e04a      	b.n	800581c <_dtoa_r+0x6c4>
 8005786:	4b06      	ldr	r3, [pc, #24]	; (80057a0 <_dtoa_r+0x648>)
 8005788:	f7fa ff56 	bl	8000638 <__aeabi_dmul>
 800578c:	4680      	mov	r8, r0
 800578e:	4689      	mov	r9, r1
 8005790:	e7bd      	b.n	800570e <_dtoa_r+0x5b6>
 8005792:	bf00      	nop
 8005794:	080096b8 	.word	0x080096b8
 8005798:	08009690 	.word	0x08009690
 800579c:	3ff00000 	.word	0x3ff00000
 80057a0:	40240000 	.word	0x40240000
 80057a4:	401c0000 	.word	0x401c0000
 80057a8:	40140000 	.word	0x40140000
 80057ac:	3fe00000 	.word	0x3fe00000
 80057b0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80057b4:	9d00      	ldr	r5, [sp, #0]
 80057b6:	4642      	mov	r2, r8
 80057b8:	464b      	mov	r3, r9
 80057ba:	4630      	mov	r0, r6
 80057bc:	4639      	mov	r1, r7
 80057be:	f7fb f865 	bl	800088c <__aeabi_ddiv>
 80057c2:	f7fb f9e9 	bl	8000b98 <__aeabi_d2iz>
 80057c6:	9001      	str	r0, [sp, #4]
 80057c8:	f7fa fecc 	bl	8000564 <__aeabi_i2d>
 80057cc:	4642      	mov	r2, r8
 80057ce:	464b      	mov	r3, r9
 80057d0:	f7fa ff32 	bl	8000638 <__aeabi_dmul>
 80057d4:	4602      	mov	r2, r0
 80057d6:	460b      	mov	r3, r1
 80057d8:	4630      	mov	r0, r6
 80057da:	4639      	mov	r1, r7
 80057dc:	f7fa fd74 	bl	80002c8 <__aeabi_dsub>
 80057e0:	9e01      	ldr	r6, [sp, #4]
 80057e2:	9f04      	ldr	r7, [sp, #16]
 80057e4:	3630      	adds	r6, #48	; 0x30
 80057e6:	f805 6b01 	strb.w	r6, [r5], #1
 80057ea:	9e00      	ldr	r6, [sp, #0]
 80057ec:	1bae      	subs	r6, r5, r6
 80057ee:	42b7      	cmp	r7, r6
 80057f0:	4602      	mov	r2, r0
 80057f2:	460b      	mov	r3, r1
 80057f4:	d134      	bne.n	8005860 <_dtoa_r+0x708>
 80057f6:	f7fa fd69 	bl	80002cc <__adddf3>
 80057fa:	4642      	mov	r2, r8
 80057fc:	464b      	mov	r3, r9
 80057fe:	4606      	mov	r6, r0
 8005800:	460f      	mov	r7, r1
 8005802:	f7fb f9a9 	bl	8000b58 <__aeabi_dcmpgt>
 8005806:	b9c8      	cbnz	r0, 800583c <_dtoa_r+0x6e4>
 8005808:	4642      	mov	r2, r8
 800580a:	464b      	mov	r3, r9
 800580c:	4630      	mov	r0, r6
 800580e:	4639      	mov	r1, r7
 8005810:	f7fb f97a 	bl	8000b08 <__aeabi_dcmpeq>
 8005814:	b110      	cbz	r0, 800581c <_dtoa_r+0x6c4>
 8005816:	9b01      	ldr	r3, [sp, #4]
 8005818:	07db      	lsls	r3, r3, #31
 800581a:	d40f      	bmi.n	800583c <_dtoa_r+0x6e4>
 800581c:	4651      	mov	r1, sl
 800581e:	4620      	mov	r0, r4
 8005820:	f000 fbcc 	bl	8005fbc <_Bfree>
 8005824:	2300      	movs	r3, #0
 8005826:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005828:	702b      	strb	r3, [r5, #0]
 800582a:	f10b 0301 	add.w	r3, fp, #1
 800582e:	6013      	str	r3, [r2, #0]
 8005830:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005832:	2b00      	cmp	r3, #0
 8005834:	f43f ace2 	beq.w	80051fc <_dtoa_r+0xa4>
 8005838:	601d      	str	r5, [r3, #0]
 800583a:	e4df      	b.n	80051fc <_dtoa_r+0xa4>
 800583c:	465f      	mov	r7, fp
 800583e:	462b      	mov	r3, r5
 8005840:	461d      	mov	r5, r3
 8005842:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005846:	2a39      	cmp	r2, #57	; 0x39
 8005848:	d106      	bne.n	8005858 <_dtoa_r+0x700>
 800584a:	9a00      	ldr	r2, [sp, #0]
 800584c:	429a      	cmp	r2, r3
 800584e:	d1f7      	bne.n	8005840 <_dtoa_r+0x6e8>
 8005850:	9900      	ldr	r1, [sp, #0]
 8005852:	2230      	movs	r2, #48	; 0x30
 8005854:	3701      	adds	r7, #1
 8005856:	700a      	strb	r2, [r1, #0]
 8005858:	781a      	ldrb	r2, [r3, #0]
 800585a:	3201      	adds	r2, #1
 800585c:	701a      	strb	r2, [r3, #0]
 800585e:	e790      	b.n	8005782 <_dtoa_r+0x62a>
 8005860:	4ba3      	ldr	r3, [pc, #652]	; (8005af0 <_dtoa_r+0x998>)
 8005862:	2200      	movs	r2, #0
 8005864:	f7fa fee8 	bl	8000638 <__aeabi_dmul>
 8005868:	2200      	movs	r2, #0
 800586a:	2300      	movs	r3, #0
 800586c:	4606      	mov	r6, r0
 800586e:	460f      	mov	r7, r1
 8005870:	f7fb f94a 	bl	8000b08 <__aeabi_dcmpeq>
 8005874:	2800      	cmp	r0, #0
 8005876:	d09e      	beq.n	80057b6 <_dtoa_r+0x65e>
 8005878:	e7d0      	b.n	800581c <_dtoa_r+0x6c4>
 800587a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800587c:	2a00      	cmp	r2, #0
 800587e:	f000 80ca 	beq.w	8005a16 <_dtoa_r+0x8be>
 8005882:	9a07      	ldr	r2, [sp, #28]
 8005884:	2a01      	cmp	r2, #1
 8005886:	f300 80ad 	bgt.w	80059e4 <_dtoa_r+0x88c>
 800588a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800588c:	2a00      	cmp	r2, #0
 800588e:	f000 80a5 	beq.w	80059dc <_dtoa_r+0x884>
 8005892:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005896:	9e08      	ldr	r6, [sp, #32]
 8005898:	9d05      	ldr	r5, [sp, #20]
 800589a:	9a05      	ldr	r2, [sp, #20]
 800589c:	441a      	add	r2, r3
 800589e:	9205      	str	r2, [sp, #20]
 80058a0:	9a06      	ldr	r2, [sp, #24]
 80058a2:	2101      	movs	r1, #1
 80058a4:	441a      	add	r2, r3
 80058a6:	4620      	mov	r0, r4
 80058a8:	9206      	str	r2, [sp, #24]
 80058aa:	f000 fc87 	bl	80061bc <__i2b>
 80058ae:	4607      	mov	r7, r0
 80058b0:	b165      	cbz	r5, 80058cc <_dtoa_r+0x774>
 80058b2:	9b06      	ldr	r3, [sp, #24]
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	dd09      	ble.n	80058cc <_dtoa_r+0x774>
 80058b8:	42ab      	cmp	r3, r5
 80058ba:	9a05      	ldr	r2, [sp, #20]
 80058bc:	bfa8      	it	ge
 80058be:	462b      	movge	r3, r5
 80058c0:	1ad2      	subs	r2, r2, r3
 80058c2:	9205      	str	r2, [sp, #20]
 80058c4:	9a06      	ldr	r2, [sp, #24]
 80058c6:	1aed      	subs	r5, r5, r3
 80058c8:	1ad3      	subs	r3, r2, r3
 80058ca:	9306      	str	r3, [sp, #24]
 80058cc:	9b08      	ldr	r3, [sp, #32]
 80058ce:	b1f3      	cbz	r3, 800590e <_dtoa_r+0x7b6>
 80058d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	f000 80a3 	beq.w	8005a1e <_dtoa_r+0x8c6>
 80058d8:	2e00      	cmp	r6, #0
 80058da:	dd10      	ble.n	80058fe <_dtoa_r+0x7a6>
 80058dc:	4639      	mov	r1, r7
 80058de:	4632      	mov	r2, r6
 80058e0:	4620      	mov	r0, r4
 80058e2:	f000 fd2b 	bl	800633c <__pow5mult>
 80058e6:	4652      	mov	r2, sl
 80058e8:	4601      	mov	r1, r0
 80058ea:	4607      	mov	r7, r0
 80058ec:	4620      	mov	r0, r4
 80058ee:	f000 fc7b 	bl	80061e8 <__multiply>
 80058f2:	4651      	mov	r1, sl
 80058f4:	4680      	mov	r8, r0
 80058f6:	4620      	mov	r0, r4
 80058f8:	f000 fb60 	bl	8005fbc <_Bfree>
 80058fc:	46c2      	mov	sl, r8
 80058fe:	9b08      	ldr	r3, [sp, #32]
 8005900:	1b9a      	subs	r2, r3, r6
 8005902:	d004      	beq.n	800590e <_dtoa_r+0x7b6>
 8005904:	4651      	mov	r1, sl
 8005906:	4620      	mov	r0, r4
 8005908:	f000 fd18 	bl	800633c <__pow5mult>
 800590c:	4682      	mov	sl, r0
 800590e:	2101      	movs	r1, #1
 8005910:	4620      	mov	r0, r4
 8005912:	f000 fc53 	bl	80061bc <__i2b>
 8005916:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005918:	2b00      	cmp	r3, #0
 800591a:	4606      	mov	r6, r0
 800591c:	f340 8081 	ble.w	8005a22 <_dtoa_r+0x8ca>
 8005920:	461a      	mov	r2, r3
 8005922:	4601      	mov	r1, r0
 8005924:	4620      	mov	r0, r4
 8005926:	f000 fd09 	bl	800633c <__pow5mult>
 800592a:	9b07      	ldr	r3, [sp, #28]
 800592c:	2b01      	cmp	r3, #1
 800592e:	4606      	mov	r6, r0
 8005930:	dd7a      	ble.n	8005a28 <_dtoa_r+0x8d0>
 8005932:	f04f 0800 	mov.w	r8, #0
 8005936:	6933      	ldr	r3, [r6, #16]
 8005938:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800593c:	6918      	ldr	r0, [r3, #16]
 800593e:	f000 fbef 	bl	8006120 <__hi0bits>
 8005942:	f1c0 0020 	rsb	r0, r0, #32
 8005946:	9b06      	ldr	r3, [sp, #24]
 8005948:	4418      	add	r0, r3
 800594a:	f010 001f 	ands.w	r0, r0, #31
 800594e:	f000 8094 	beq.w	8005a7a <_dtoa_r+0x922>
 8005952:	f1c0 0320 	rsb	r3, r0, #32
 8005956:	2b04      	cmp	r3, #4
 8005958:	f340 8085 	ble.w	8005a66 <_dtoa_r+0x90e>
 800595c:	9b05      	ldr	r3, [sp, #20]
 800595e:	f1c0 001c 	rsb	r0, r0, #28
 8005962:	4403      	add	r3, r0
 8005964:	9305      	str	r3, [sp, #20]
 8005966:	9b06      	ldr	r3, [sp, #24]
 8005968:	4403      	add	r3, r0
 800596a:	4405      	add	r5, r0
 800596c:	9306      	str	r3, [sp, #24]
 800596e:	9b05      	ldr	r3, [sp, #20]
 8005970:	2b00      	cmp	r3, #0
 8005972:	dd05      	ble.n	8005980 <_dtoa_r+0x828>
 8005974:	4651      	mov	r1, sl
 8005976:	461a      	mov	r2, r3
 8005978:	4620      	mov	r0, r4
 800597a:	f000 fd39 	bl	80063f0 <__lshift>
 800597e:	4682      	mov	sl, r0
 8005980:	9b06      	ldr	r3, [sp, #24]
 8005982:	2b00      	cmp	r3, #0
 8005984:	dd05      	ble.n	8005992 <_dtoa_r+0x83a>
 8005986:	4631      	mov	r1, r6
 8005988:	461a      	mov	r2, r3
 800598a:	4620      	mov	r0, r4
 800598c:	f000 fd30 	bl	80063f0 <__lshift>
 8005990:	4606      	mov	r6, r0
 8005992:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005994:	2b00      	cmp	r3, #0
 8005996:	d072      	beq.n	8005a7e <_dtoa_r+0x926>
 8005998:	4631      	mov	r1, r6
 800599a:	4650      	mov	r0, sl
 800599c:	f000 fd94 	bl	80064c8 <__mcmp>
 80059a0:	2800      	cmp	r0, #0
 80059a2:	da6c      	bge.n	8005a7e <_dtoa_r+0x926>
 80059a4:	2300      	movs	r3, #0
 80059a6:	4651      	mov	r1, sl
 80059a8:	220a      	movs	r2, #10
 80059aa:	4620      	mov	r0, r4
 80059ac:	f000 fb28 	bl	8006000 <__multadd>
 80059b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80059b2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80059b6:	4682      	mov	sl, r0
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	f000 81b0 	beq.w	8005d1e <_dtoa_r+0xbc6>
 80059be:	2300      	movs	r3, #0
 80059c0:	4639      	mov	r1, r7
 80059c2:	220a      	movs	r2, #10
 80059c4:	4620      	mov	r0, r4
 80059c6:	f000 fb1b 	bl	8006000 <__multadd>
 80059ca:	9b01      	ldr	r3, [sp, #4]
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	4607      	mov	r7, r0
 80059d0:	f300 8096 	bgt.w	8005b00 <_dtoa_r+0x9a8>
 80059d4:	9b07      	ldr	r3, [sp, #28]
 80059d6:	2b02      	cmp	r3, #2
 80059d8:	dc59      	bgt.n	8005a8e <_dtoa_r+0x936>
 80059da:	e091      	b.n	8005b00 <_dtoa_r+0x9a8>
 80059dc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80059de:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80059e2:	e758      	b.n	8005896 <_dtoa_r+0x73e>
 80059e4:	9b04      	ldr	r3, [sp, #16]
 80059e6:	1e5e      	subs	r6, r3, #1
 80059e8:	9b08      	ldr	r3, [sp, #32]
 80059ea:	42b3      	cmp	r3, r6
 80059ec:	bfbf      	itttt	lt
 80059ee:	9b08      	ldrlt	r3, [sp, #32]
 80059f0:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 80059f2:	9608      	strlt	r6, [sp, #32]
 80059f4:	1af3      	sublt	r3, r6, r3
 80059f6:	bfb4      	ite	lt
 80059f8:	18d2      	addlt	r2, r2, r3
 80059fa:	1b9e      	subge	r6, r3, r6
 80059fc:	9b04      	ldr	r3, [sp, #16]
 80059fe:	bfbc      	itt	lt
 8005a00:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8005a02:	2600      	movlt	r6, #0
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	bfb7      	itett	lt
 8005a08:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8005a0c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8005a10:	1a9d      	sublt	r5, r3, r2
 8005a12:	2300      	movlt	r3, #0
 8005a14:	e741      	b.n	800589a <_dtoa_r+0x742>
 8005a16:	9e08      	ldr	r6, [sp, #32]
 8005a18:	9d05      	ldr	r5, [sp, #20]
 8005a1a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8005a1c:	e748      	b.n	80058b0 <_dtoa_r+0x758>
 8005a1e:	9a08      	ldr	r2, [sp, #32]
 8005a20:	e770      	b.n	8005904 <_dtoa_r+0x7ac>
 8005a22:	9b07      	ldr	r3, [sp, #28]
 8005a24:	2b01      	cmp	r3, #1
 8005a26:	dc19      	bgt.n	8005a5c <_dtoa_r+0x904>
 8005a28:	9b02      	ldr	r3, [sp, #8]
 8005a2a:	b9bb      	cbnz	r3, 8005a5c <_dtoa_r+0x904>
 8005a2c:	9b03      	ldr	r3, [sp, #12]
 8005a2e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005a32:	b99b      	cbnz	r3, 8005a5c <_dtoa_r+0x904>
 8005a34:	9b03      	ldr	r3, [sp, #12]
 8005a36:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005a3a:	0d1b      	lsrs	r3, r3, #20
 8005a3c:	051b      	lsls	r3, r3, #20
 8005a3e:	b183      	cbz	r3, 8005a62 <_dtoa_r+0x90a>
 8005a40:	9b05      	ldr	r3, [sp, #20]
 8005a42:	3301      	adds	r3, #1
 8005a44:	9305      	str	r3, [sp, #20]
 8005a46:	9b06      	ldr	r3, [sp, #24]
 8005a48:	3301      	adds	r3, #1
 8005a4a:	9306      	str	r3, [sp, #24]
 8005a4c:	f04f 0801 	mov.w	r8, #1
 8005a50:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	f47f af6f 	bne.w	8005936 <_dtoa_r+0x7de>
 8005a58:	2001      	movs	r0, #1
 8005a5a:	e774      	b.n	8005946 <_dtoa_r+0x7ee>
 8005a5c:	f04f 0800 	mov.w	r8, #0
 8005a60:	e7f6      	b.n	8005a50 <_dtoa_r+0x8f8>
 8005a62:	4698      	mov	r8, r3
 8005a64:	e7f4      	b.n	8005a50 <_dtoa_r+0x8f8>
 8005a66:	d082      	beq.n	800596e <_dtoa_r+0x816>
 8005a68:	9a05      	ldr	r2, [sp, #20]
 8005a6a:	331c      	adds	r3, #28
 8005a6c:	441a      	add	r2, r3
 8005a6e:	9205      	str	r2, [sp, #20]
 8005a70:	9a06      	ldr	r2, [sp, #24]
 8005a72:	441a      	add	r2, r3
 8005a74:	441d      	add	r5, r3
 8005a76:	9206      	str	r2, [sp, #24]
 8005a78:	e779      	b.n	800596e <_dtoa_r+0x816>
 8005a7a:	4603      	mov	r3, r0
 8005a7c:	e7f4      	b.n	8005a68 <_dtoa_r+0x910>
 8005a7e:	9b04      	ldr	r3, [sp, #16]
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	dc37      	bgt.n	8005af4 <_dtoa_r+0x99c>
 8005a84:	9b07      	ldr	r3, [sp, #28]
 8005a86:	2b02      	cmp	r3, #2
 8005a88:	dd34      	ble.n	8005af4 <_dtoa_r+0x99c>
 8005a8a:	9b04      	ldr	r3, [sp, #16]
 8005a8c:	9301      	str	r3, [sp, #4]
 8005a8e:	9b01      	ldr	r3, [sp, #4]
 8005a90:	b963      	cbnz	r3, 8005aac <_dtoa_r+0x954>
 8005a92:	4631      	mov	r1, r6
 8005a94:	2205      	movs	r2, #5
 8005a96:	4620      	mov	r0, r4
 8005a98:	f000 fab2 	bl	8006000 <__multadd>
 8005a9c:	4601      	mov	r1, r0
 8005a9e:	4606      	mov	r6, r0
 8005aa0:	4650      	mov	r0, sl
 8005aa2:	f000 fd11 	bl	80064c8 <__mcmp>
 8005aa6:	2800      	cmp	r0, #0
 8005aa8:	f73f adbb 	bgt.w	8005622 <_dtoa_r+0x4ca>
 8005aac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005aae:	9d00      	ldr	r5, [sp, #0]
 8005ab0:	ea6f 0b03 	mvn.w	fp, r3
 8005ab4:	f04f 0800 	mov.w	r8, #0
 8005ab8:	4631      	mov	r1, r6
 8005aba:	4620      	mov	r0, r4
 8005abc:	f000 fa7e 	bl	8005fbc <_Bfree>
 8005ac0:	2f00      	cmp	r7, #0
 8005ac2:	f43f aeab 	beq.w	800581c <_dtoa_r+0x6c4>
 8005ac6:	f1b8 0f00 	cmp.w	r8, #0
 8005aca:	d005      	beq.n	8005ad8 <_dtoa_r+0x980>
 8005acc:	45b8      	cmp	r8, r7
 8005ace:	d003      	beq.n	8005ad8 <_dtoa_r+0x980>
 8005ad0:	4641      	mov	r1, r8
 8005ad2:	4620      	mov	r0, r4
 8005ad4:	f000 fa72 	bl	8005fbc <_Bfree>
 8005ad8:	4639      	mov	r1, r7
 8005ada:	4620      	mov	r0, r4
 8005adc:	f000 fa6e 	bl	8005fbc <_Bfree>
 8005ae0:	e69c      	b.n	800581c <_dtoa_r+0x6c4>
 8005ae2:	2600      	movs	r6, #0
 8005ae4:	4637      	mov	r7, r6
 8005ae6:	e7e1      	b.n	8005aac <_dtoa_r+0x954>
 8005ae8:	46bb      	mov	fp, r7
 8005aea:	4637      	mov	r7, r6
 8005aec:	e599      	b.n	8005622 <_dtoa_r+0x4ca>
 8005aee:	bf00      	nop
 8005af0:	40240000 	.word	0x40240000
 8005af4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	f000 80c8 	beq.w	8005c8c <_dtoa_r+0xb34>
 8005afc:	9b04      	ldr	r3, [sp, #16]
 8005afe:	9301      	str	r3, [sp, #4]
 8005b00:	2d00      	cmp	r5, #0
 8005b02:	dd05      	ble.n	8005b10 <_dtoa_r+0x9b8>
 8005b04:	4639      	mov	r1, r7
 8005b06:	462a      	mov	r2, r5
 8005b08:	4620      	mov	r0, r4
 8005b0a:	f000 fc71 	bl	80063f0 <__lshift>
 8005b0e:	4607      	mov	r7, r0
 8005b10:	f1b8 0f00 	cmp.w	r8, #0
 8005b14:	d05b      	beq.n	8005bce <_dtoa_r+0xa76>
 8005b16:	6879      	ldr	r1, [r7, #4]
 8005b18:	4620      	mov	r0, r4
 8005b1a:	f000 fa0f 	bl	8005f3c <_Balloc>
 8005b1e:	4605      	mov	r5, r0
 8005b20:	b928      	cbnz	r0, 8005b2e <_dtoa_r+0x9d6>
 8005b22:	4b83      	ldr	r3, [pc, #524]	; (8005d30 <_dtoa_r+0xbd8>)
 8005b24:	4602      	mov	r2, r0
 8005b26:	f240 21ef 	movw	r1, #751	; 0x2ef
 8005b2a:	f7ff bb2e 	b.w	800518a <_dtoa_r+0x32>
 8005b2e:	693a      	ldr	r2, [r7, #16]
 8005b30:	3202      	adds	r2, #2
 8005b32:	0092      	lsls	r2, r2, #2
 8005b34:	f107 010c 	add.w	r1, r7, #12
 8005b38:	300c      	adds	r0, #12
 8005b3a:	f001 ff85 	bl	8007a48 <memcpy>
 8005b3e:	2201      	movs	r2, #1
 8005b40:	4629      	mov	r1, r5
 8005b42:	4620      	mov	r0, r4
 8005b44:	f000 fc54 	bl	80063f0 <__lshift>
 8005b48:	9b00      	ldr	r3, [sp, #0]
 8005b4a:	3301      	adds	r3, #1
 8005b4c:	9304      	str	r3, [sp, #16]
 8005b4e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005b52:	4413      	add	r3, r2
 8005b54:	9308      	str	r3, [sp, #32]
 8005b56:	9b02      	ldr	r3, [sp, #8]
 8005b58:	f003 0301 	and.w	r3, r3, #1
 8005b5c:	46b8      	mov	r8, r7
 8005b5e:	9306      	str	r3, [sp, #24]
 8005b60:	4607      	mov	r7, r0
 8005b62:	9b04      	ldr	r3, [sp, #16]
 8005b64:	4631      	mov	r1, r6
 8005b66:	3b01      	subs	r3, #1
 8005b68:	4650      	mov	r0, sl
 8005b6a:	9301      	str	r3, [sp, #4]
 8005b6c:	f7ff fa6c 	bl	8005048 <quorem>
 8005b70:	4641      	mov	r1, r8
 8005b72:	9002      	str	r0, [sp, #8]
 8005b74:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8005b78:	4650      	mov	r0, sl
 8005b7a:	f000 fca5 	bl	80064c8 <__mcmp>
 8005b7e:	463a      	mov	r2, r7
 8005b80:	9005      	str	r0, [sp, #20]
 8005b82:	4631      	mov	r1, r6
 8005b84:	4620      	mov	r0, r4
 8005b86:	f000 fcbb 	bl	8006500 <__mdiff>
 8005b8a:	68c2      	ldr	r2, [r0, #12]
 8005b8c:	4605      	mov	r5, r0
 8005b8e:	bb02      	cbnz	r2, 8005bd2 <_dtoa_r+0xa7a>
 8005b90:	4601      	mov	r1, r0
 8005b92:	4650      	mov	r0, sl
 8005b94:	f000 fc98 	bl	80064c8 <__mcmp>
 8005b98:	4602      	mov	r2, r0
 8005b9a:	4629      	mov	r1, r5
 8005b9c:	4620      	mov	r0, r4
 8005b9e:	9209      	str	r2, [sp, #36]	; 0x24
 8005ba0:	f000 fa0c 	bl	8005fbc <_Bfree>
 8005ba4:	9b07      	ldr	r3, [sp, #28]
 8005ba6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005ba8:	9d04      	ldr	r5, [sp, #16]
 8005baa:	ea43 0102 	orr.w	r1, r3, r2
 8005bae:	9b06      	ldr	r3, [sp, #24]
 8005bb0:	4319      	orrs	r1, r3
 8005bb2:	d110      	bne.n	8005bd6 <_dtoa_r+0xa7e>
 8005bb4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005bb8:	d029      	beq.n	8005c0e <_dtoa_r+0xab6>
 8005bba:	9b05      	ldr	r3, [sp, #20]
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	dd02      	ble.n	8005bc6 <_dtoa_r+0xa6e>
 8005bc0:	9b02      	ldr	r3, [sp, #8]
 8005bc2:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8005bc6:	9b01      	ldr	r3, [sp, #4]
 8005bc8:	f883 9000 	strb.w	r9, [r3]
 8005bcc:	e774      	b.n	8005ab8 <_dtoa_r+0x960>
 8005bce:	4638      	mov	r0, r7
 8005bd0:	e7ba      	b.n	8005b48 <_dtoa_r+0x9f0>
 8005bd2:	2201      	movs	r2, #1
 8005bd4:	e7e1      	b.n	8005b9a <_dtoa_r+0xa42>
 8005bd6:	9b05      	ldr	r3, [sp, #20]
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	db04      	blt.n	8005be6 <_dtoa_r+0xa8e>
 8005bdc:	9907      	ldr	r1, [sp, #28]
 8005bde:	430b      	orrs	r3, r1
 8005be0:	9906      	ldr	r1, [sp, #24]
 8005be2:	430b      	orrs	r3, r1
 8005be4:	d120      	bne.n	8005c28 <_dtoa_r+0xad0>
 8005be6:	2a00      	cmp	r2, #0
 8005be8:	dded      	ble.n	8005bc6 <_dtoa_r+0xa6e>
 8005bea:	4651      	mov	r1, sl
 8005bec:	2201      	movs	r2, #1
 8005bee:	4620      	mov	r0, r4
 8005bf0:	f000 fbfe 	bl	80063f0 <__lshift>
 8005bf4:	4631      	mov	r1, r6
 8005bf6:	4682      	mov	sl, r0
 8005bf8:	f000 fc66 	bl	80064c8 <__mcmp>
 8005bfc:	2800      	cmp	r0, #0
 8005bfe:	dc03      	bgt.n	8005c08 <_dtoa_r+0xab0>
 8005c00:	d1e1      	bne.n	8005bc6 <_dtoa_r+0xa6e>
 8005c02:	f019 0f01 	tst.w	r9, #1
 8005c06:	d0de      	beq.n	8005bc6 <_dtoa_r+0xa6e>
 8005c08:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005c0c:	d1d8      	bne.n	8005bc0 <_dtoa_r+0xa68>
 8005c0e:	9a01      	ldr	r2, [sp, #4]
 8005c10:	2339      	movs	r3, #57	; 0x39
 8005c12:	7013      	strb	r3, [r2, #0]
 8005c14:	462b      	mov	r3, r5
 8005c16:	461d      	mov	r5, r3
 8005c18:	3b01      	subs	r3, #1
 8005c1a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8005c1e:	2a39      	cmp	r2, #57	; 0x39
 8005c20:	d06c      	beq.n	8005cfc <_dtoa_r+0xba4>
 8005c22:	3201      	adds	r2, #1
 8005c24:	701a      	strb	r2, [r3, #0]
 8005c26:	e747      	b.n	8005ab8 <_dtoa_r+0x960>
 8005c28:	2a00      	cmp	r2, #0
 8005c2a:	dd07      	ble.n	8005c3c <_dtoa_r+0xae4>
 8005c2c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005c30:	d0ed      	beq.n	8005c0e <_dtoa_r+0xab6>
 8005c32:	9a01      	ldr	r2, [sp, #4]
 8005c34:	f109 0301 	add.w	r3, r9, #1
 8005c38:	7013      	strb	r3, [r2, #0]
 8005c3a:	e73d      	b.n	8005ab8 <_dtoa_r+0x960>
 8005c3c:	9b04      	ldr	r3, [sp, #16]
 8005c3e:	9a08      	ldr	r2, [sp, #32]
 8005c40:	f803 9c01 	strb.w	r9, [r3, #-1]
 8005c44:	4293      	cmp	r3, r2
 8005c46:	d043      	beq.n	8005cd0 <_dtoa_r+0xb78>
 8005c48:	4651      	mov	r1, sl
 8005c4a:	2300      	movs	r3, #0
 8005c4c:	220a      	movs	r2, #10
 8005c4e:	4620      	mov	r0, r4
 8005c50:	f000 f9d6 	bl	8006000 <__multadd>
 8005c54:	45b8      	cmp	r8, r7
 8005c56:	4682      	mov	sl, r0
 8005c58:	f04f 0300 	mov.w	r3, #0
 8005c5c:	f04f 020a 	mov.w	r2, #10
 8005c60:	4641      	mov	r1, r8
 8005c62:	4620      	mov	r0, r4
 8005c64:	d107      	bne.n	8005c76 <_dtoa_r+0xb1e>
 8005c66:	f000 f9cb 	bl	8006000 <__multadd>
 8005c6a:	4680      	mov	r8, r0
 8005c6c:	4607      	mov	r7, r0
 8005c6e:	9b04      	ldr	r3, [sp, #16]
 8005c70:	3301      	adds	r3, #1
 8005c72:	9304      	str	r3, [sp, #16]
 8005c74:	e775      	b.n	8005b62 <_dtoa_r+0xa0a>
 8005c76:	f000 f9c3 	bl	8006000 <__multadd>
 8005c7a:	4639      	mov	r1, r7
 8005c7c:	4680      	mov	r8, r0
 8005c7e:	2300      	movs	r3, #0
 8005c80:	220a      	movs	r2, #10
 8005c82:	4620      	mov	r0, r4
 8005c84:	f000 f9bc 	bl	8006000 <__multadd>
 8005c88:	4607      	mov	r7, r0
 8005c8a:	e7f0      	b.n	8005c6e <_dtoa_r+0xb16>
 8005c8c:	9b04      	ldr	r3, [sp, #16]
 8005c8e:	9301      	str	r3, [sp, #4]
 8005c90:	9d00      	ldr	r5, [sp, #0]
 8005c92:	4631      	mov	r1, r6
 8005c94:	4650      	mov	r0, sl
 8005c96:	f7ff f9d7 	bl	8005048 <quorem>
 8005c9a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8005c9e:	9b00      	ldr	r3, [sp, #0]
 8005ca0:	f805 9b01 	strb.w	r9, [r5], #1
 8005ca4:	1aea      	subs	r2, r5, r3
 8005ca6:	9b01      	ldr	r3, [sp, #4]
 8005ca8:	4293      	cmp	r3, r2
 8005caa:	dd07      	ble.n	8005cbc <_dtoa_r+0xb64>
 8005cac:	4651      	mov	r1, sl
 8005cae:	2300      	movs	r3, #0
 8005cb0:	220a      	movs	r2, #10
 8005cb2:	4620      	mov	r0, r4
 8005cb4:	f000 f9a4 	bl	8006000 <__multadd>
 8005cb8:	4682      	mov	sl, r0
 8005cba:	e7ea      	b.n	8005c92 <_dtoa_r+0xb3a>
 8005cbc:	9b01      	ldr	r3, [sp, #4]
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	bfc8      	it	gt
 8005cc2:	461d      	movgt	r5, r3
 8005cc4:	9b00      	ldr	r3, [sp, #0]
 8005cc6:	bfd8      	it	le
 8005cc8:	2501      	movle	r5, #1
 8005cca:	441d      	add	r5, r3
 8005ccc:	f04f 0800 	mov.w	r8, #0
 8005cd0:	4651      	mov	r1, sl
 8005cd2:	2201      	movs	r2, #1
 8005cd4:	4620      	mov	r0, r4
 8005cd6:	f000 fb8b 	bl	80063f0 <__lshift>
 8005cda:	4631      	mov	r1, r6
 8005cdc:	4682      	mov	sl, r0
 8005cde:	f000 fbf3 	bl	80064c8 <__mcmp>
 8005ce2:	2800      	cmp	r0, #0
 8005ce4:	dc96      	bgt.n	8005c14 <_dtoa_r+0xabc>
 8005ce6:	d102      	bne.n	8005cee <_dtoa_r+0xb96>
 8005ce8:	f019 0f01 	tst.w	r9, #1
 8005cec:	d192      	bne.n	8005c14 <_dtoa_r+0xabc>
 8005cee:	462b      	mov	r3, r5
 8005cf0:	461d      	mov	r5, r3
 8005cf2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005cf6:	2a30      	cmp	r2, #48	; 0x30
 8005cf8:	d0fa      	beq.n	8005cf0 <_dtoa_r+0xb98>
 8005cfa:	e6dd      	b.n	8005ab8 <_dtoa_r+0x960>
 8005cfc:	9a00      	ldr	r2, [sp, #0]
 8005cfe:	429a      	cmp	r2, r3
 8005d00:	d189      	bne.n	8005c16 <_dtoa_r+0xabe>
 8005d02:	f10b 0b01 	add.w	fp, fp, #1
 8005d06:	2331      	movs	r3, #49	; 0x31
 8005d08:	e796      	b.n	8005c38 <_dtoa_r+0xae0>
 8005d0a:	4b0a      	ldr	r3, [pc, #40]	; (8005d34 <_dtoa_r+0xbdc>)
 8005d0c:	f7ff ba99 	b.w	8005242 <_dtoa_r+0xea>
 8005d10:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	f47f aa6d 	bne.w	80051f2 <_dtoa_r+0x9a>
 8005d18:	4b07      	ldr	r3, [pc, #28]	; (8005d38 <_dtoa_r+0xbe0>)
 8005d1a:	f7ff ba92 	b.w	8005242 <_dtoa_r+0xea>
 8005d1e:	9b01      	ldr	r3, [sp, #4]
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	dcb5      	bgt.n	8005c90 <_dtoa_r+0xb38>
 8005d24:	9b07      	ldr	r3, [sp, #28]
 8005d26:	2b02      	cmp	r3, #2
 8005d28:	f73f aeb1 	bgt.w	8005a8e <_dtoa_r+0x936>
 8005d2c:	e7b0      	b.n	8005c90 <_dtoa_r+0xb38>
 8005d2e:	bf00      	nop
 8005d30:	08009625 	.word	0x08009625
 8005d34:	08009580 	.word	0x08009580
 8005d38:	080095a9 	.word	0x080095a9

08005d3c <_free_r>:
 8005d3c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005d3e:	2900      	cmp	r1, #0
 8005d40:	d044      	beq.n	8005dcc <_free_r+0x90>
 8005d42:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005d46:	9001      	str	r0, [sp, #4]
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	f1a1 0404 	sub.w	r4, r1, #4
 8005d4e:	bfb8      	it	lt
 8005d50:	18e4      	addlt	r4, r4, r3
 8005d52:	f000 f8e7 	bl	8005f24 <__malloc_lock>
 8005d56:	4a1e      	ldr	r2, [pc, #120]	; (8005dd0 <_free_r+0x94>)
 8005d58:	9801      	ldr	r0, [sp, #4]
 8005d5a:	6813      	ldr	r3, [r2, #0]
 8005d5c:	b933      	cbnz	r3, 8005d6c <_free_r+0x30>
 8005d5e:	6063      	str	r3, [r4, #4]
 8005d60:	6014      	str	r4, [r2, #0]
 8005d62:	b003      	add	sp, #12
 8005d64:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005d68:	f000 b8e2 	b.w	8005f30 <__malloc_unlock>
 8005d6c:	42a3      	cmp	r3, r4
 8005d6e:	d908      	bls.n	8005d82 <_free_r+0x46>
 8005d70:	6825      	ldr	r5, [r4, #0]
 8005d72:	1961      	adds	r1, r4, r5
 8005d74:	428b      	cmp	r3, r1
 8005d76:	bf01      	itttt	eq
 8005d78:	6819      	ldreq	r1, [r3, #0]
 8005d7a:	685b      	ldreq	r3, [r3, #4]
 8005d7c:	1949      	addeq	r1, r1, r5
 8005d7e:	6021      	streq	r1, [r4, #0]
 8005d80:	e7ed      	b.n	8005d5e <_free_r+0x22>
 8005d82:	461a      	mov	r2, r3
 8005d84:	685b      	ldr	r3, [r3, #4]
 8005d86:	b10b      	cbz	r3, 8005d8c <_free_r+0x50>
 8005d88:	42a3      	cmp	r3, r4
 8005d8a:	d9fa      	bls.n	8005d82 <_free_r+0x46>
 8005d8c:	6811      	ldr	r1, [r2, #0]
 8005d8e:	1855      	adds	r5, r2, r1
 8005d90:	42a5      	cmp	r5, r4
 8005d92:	d10b      	bne.n	8005dac <_free_r+0x70>
 8005d94:	6824      	ldr	r4, [r4, #0]
 8005d96:	4421      	add	r1, r4
 8005d98:	1854      	adds	r4, r2, r1
 8005d9a:	42a3      	cmp	r3, r4
 8005d9c:	6011      	str	r1, [r2, #0]
 8005d9e:	d1e0      	bne.n	8005d62 <_free_r+0x26>
 8005da0:	681c      	ldr	r4, [r3, #0]
 8005da2:	685b      	ldr	r3, [r3, #4]
 8005da4:	6053      	str	r3, [r2, #4]
 8005da6:	440c      	add	r4, r1
 8005da8:	6014      	str	r4, [r2, #0]
 8005daa:	e7da      	b.n	8005d62 <_free_r+0x26>
 8005dac:	d902      	bls.n	8005db4 <_free_r+0x78>
 8005dae:	230c      	movs	r3, #12
 8005db0:	6003      	str	r3, [r0, #0]
 8005db2:	e7d6      	b.n	8005d62 <_free_r+0x26>
 8005db4:	6825      	ldr	r5, [r4, #0]
 8005db6:	1961      	adds	r1, r4, r5
 8005db8:	428b      	cmp	r3, r1
 8005dba:	bf04      	itt	eq
 8005dbc:	6819      	ldreq	r1, [r3, #0]
 8005dbe:	685b      	ldreq	r3, [r3, #4]
 8005dc0:	6063      	str	r3, [r4, #4]
 8005dc2:	bf04      	itt	eq
 8005dc4:	1949      	addeq	r1, r1, r5
 8005dc6:	6021      	streq	r1, [r4, #0]
 8005dc8:	6054      	str	r4, [r2, #4]
 8005dca:	e7ca      	b.n	8005d62 <_free_r+0x26>
 8005dcc:	b003      	add	sp, #12
 8005dce:	bd30      	pop	{r4, r5, pc}
 8005dd0:	200007fc 	.word	0x200007fc

08005dd4 <malloc>:
 8005dd4:	4b02      	ldr	r3, [pc, #8]	; (8005de0 <malloc+0xc>)
 8005dd6:	4601      	mov	r1, r0
 8005dd8:	6818      	ldr	r0, [r3, #0]
 8005dda:	f000 b823 	b.w	8005e24 <_malloc_r>
 8005dde:	bf00      	nop
 8005de0:	2000006c 	.word	0x2000006c

08005de4 <sbrk_aligned>:
 8005de4:	b570      	push	{r4, r5, r6, lr}
 8005de6:	4e0e      	ldr	r6, [pc, #56]	; (8005e20 <sbrk_aligned+0x3c>)
 8005de8:	460c      	mov	r4, r1
 8005dea:	6831      	ldr	r1, [r6, #0]
 8005dec:	4605      	mov	r5, r0
 8005dee:	b911      	cbnz	r1, 8005df6 <sbrk_aligned+0x12>
 8005df0:	f001 fe1a 	bl	8007a28 <_sbrk_r>
 8005df4:	6030      	str	r0, [r6, #0]
 8005df6:	4621      	mov	r1, r4
 8005df8:	4628      	mov	r0, r5
 8005dfa:	f001 fe15 	bl	8007a28 <_sbrk_r>
 8005dfe:	1c43      	adds	r3, r0, #1
 8005e00:	d00a      	beq.n	8005e18 <sbrk_aligned+0x34>
 8005e02:	1cc4      	adds	r4, r0, #3
 8005e04:	f024 0403 	bic.w	r4, r4, #3
 8005e08:	42a0      	cmp	r0, r4
 8005e0a:	d007      	beq.n	8005e1c <sbrk_aligned+0x38>
 8005e0c:	1a21      	subs	r1, r4, r0
 8005e0e:	4628      	mov	r0, r5
 8005e10:	f001 fe0a 	bl	8007a28 <_sbrk_r>
 8005e14:	3001      	adds	r0, #1
 8005e16:	d101      	bne.n	8005e1c <sbrk_aligned+0x38>
 8005e18:	f04f 34ff 	mov.w	r4, #4294967295
 8005e1c:	4620      	mov	r0, r4
 8005e1e:	bd70      	pop	{r4, r5, r6, pc}
 8005e20:	20000800 	.word	0x20000800

08005e24 <_malloc_r>:
 8005e24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005e28:	1ccd      	adds	r5, r1, #3
 8005e2a:	f025 0503 	bic.w	r5, r5, #3
 8005e2e:	3508      	adds	r5, #8
 8005e30:	2d0c      	cmp	r5, #12
 8005e32:	bf38      	it	cc
 8005e34:	250c      	movcc	r5, #12
 8005e36:	2d00      	cmp	r5, #0
 8005e38:	4607      	mov	r7, r0
 8005e3a:	db01      	blt.n	8005e40 <_malloc_r+0x1c>
 8005e3c:	42a9      	cmp	r1, r5
 8005e3e:	d905      	bls.n	8005e4c <_malloc_r+0x28>
 8005e40:	230c      	movs	r3, #12
 8005e42:	603b      	str	r3, [r7, #0]
 8005e44:	2600      	movs	r6, #0
 8005e46:	4630      	mov	r0, r6
 8005e48:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005e4c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8005f20 <_malloc_r+0xfc>
 8005e50:	f000 f868 	bl	8005f24 <__malloc_lock>
 8005e54:	f8d8 3000 	ldr.w	r3, [r8]
 8005e58:	461c      	mov	r4, r3
 8005e5a:	bb5c      	cbnz	r4, 8005eb4 <_malloc_r+0x90>
 8005e5c:	4629      	mov	r1, r5
 8005e5e:	4638      	mov	r0, r7
 8005e60:	f7ff ffc0 	bl	8005de4 <sbrk_aligned>
 8005e64:	1c43      	adds	r3, r0, #1
 8005e66:	4604      	mov	r4, r0
 8005e68:	d155      	bne.n	8005f16 <_malloc_r+0xf2>
 8005e6a:	f8d8 4000 	ldr.w	r4, [r8]
 8005e6e:	4626      	mov	r6, r4
 8005e70:	2e00      	cmp	r6, #0
 8005e72:	d145      	bne.n	8005f00 <_malloc_r+0xdc>
 8005e74:	2c00      	cmp	r4, #0
 8005e76:	d048      	beq.n	8005f0a <_malloc_r+0xe6>
 8005e78:	6823      	ldr	r3, [r4, #0]
 8005e7a:	4631      	mov	r1, r6
 8005e7c:	4638      	mov	r0, r7
 8005e7e:	eb04 0903 	add.w	r9, r4, r3
 8005e82:	f001 fdd1 	bl	8007a28 <_sbrk_r>
 8005e86:	4581      	cmp	r9, r0
 8005e88:	d13f      	bne.n	8005f0a <_malloc_r+0xe6>
 8005e8a:	6821      	ldr	r1, [r4, #0]
 8005e8c:	1a6d      	subs	r5, r5, r1
 8005e8e:	4629      	mov	r1, r5
 8005e90:	4638      	mov	r0, r7
 8005e92:	f7ff ffa7 	bl	8005de4 <sbrk_aligned>
 8005e96:	3001      	adds	r0, #1
 8005e98:	d037      	beq.n	8005f0a <_malloc_r+0xe6>
 8005e9a:	6823      	ldr	r3, [r4, #0]
 8005e9c:	442b      	add	r3, r5
 8005e9e:	6023      	str	r3, [r4, #0]
 8005ea0:	f8d8 3000 	ldr.w	r3, [r8]
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d038      	beq.n	8005f1a <_malloc_r+0xf6>
 8005ea8:	685a      	ldr	r2, [r3, #4]
 8005eaa:	42a2      	cmp	r2, r4
 8005eac:	d12b      	bne.n	8005f06 <_malloc_r+0xe2>
 8005eae:	2200      	movs	r2, #0
 8005eb0:	605a      	str	r2, [r3, #4]
 8005eb2:	e00f      	b.n	8005ed4 <_malloc_r+0xb0>
 8005eb4:	6822      	ldr	r2, [r4, #0]
 8005eb6:	1b52      	subs	r2, r2, r5
 8005eb8:	d41f      	bmi.n	8005efa <_malloc_r+0xd6>
 8005eba:	2a0b      	cmp	r2, #11
 8005ebc:	d917      	bls.n	8005eee <_malloc_r+0xca>
 8005ebe:	1961      	adds	r1, r4, r5
 8005ec0:	42a3      	cmp	r3, r4
 8005ec2:	6025      	str	r5, [r4, #0]
 8005ec4:	bf18      	it	ne
 8005ec6:	6059      	strne	r1, [r3, #4]
 8005ec8:	6863      	ldr	r3, [r4, #4]
 8005eca:	bf08      	it	eq
 8005ecc:	f8c8 1000 	streq.w	r1, [r8]
 8005ed0:	5162      	str	r2, [r4, r5]
 8005ed2:	604b      	str	r3, [r1, #4]
 8005ed4:	4638      	mov	r0, r7
 8005ed6:	f104 060b 	add.w	r6, r4, #11
 8005eda:	f000 f829 	bl	8005f30 <__malloc_unlock>
 8005ede:	f026 0607 	bic.w	r6, r6, #7
 8005ee2:	1d23      	adds	r3, r4, #4
 8005ee4:	1af2      	subs	r2, r6, r3
 8005ee6:	d0ae      	beq.n	8005e46 <_malloc_r+0x22>
 8005ee8:	1b9b      	subs	r3, r3, r6
 8005eea:	50a3      	str	r3, [r4, r2]
 8005eec:	e7ab      	b.n	8005e46 <_malloc_r+0x22>
 8005eee:	42a3      	cmp	r3, r4
 8005ef0:	6862      	ldr	r2, [r4, #4]
 8005ef2:	d1dd      	bne.n	8005eb0 <_malloc_r+0x8c>
 8005ef4:	f8c8 2000 	str.w	r2, [r8]
 8005ef8:	e7ec      	b.n	8005ed4 <_malloc_r+0xb0>
 8005efa:	4623      	mov	r3, r4
 8005efc:	6864      	ldr	r4, [r4, #4]
 8005efe:	e7ac      	b.n	8005e5a <_malloc_r+0x36>
 8005f00:	4634      	mov	r4, r6
 8005f02:	6876      	ldr	r6, [r6, #4]
 8005f04:	e7b4      	b.n	8005e70 <_malloc_r+0x4c>
 8005f06:	4613      	mov	r3, r2
 8005f08:	e7cc      	b.n	8005ea4 <_malloc_r+0x80>
 8005f0a:	230c      	movs	r3, #12
 8005f0c:	603b      	str	r3, [r7, #0]
 8005f0e:	4638      	mov	r0, r7
 8005f10:	f000 f80e 	bl	8005f30 <__malloc_unlock>
 8005f14:	e797      	b.n	8005e46 <_malloc_r+0x22>
 8005f16:	6025      	str	r5, [r4, #0]
 8005f18:	e7dc      	b.n	8005ed4 <_malloc_r+0xb0>
 8005f1a:	605b      	str	r3, [r3, #4]
 8005f1c:	deff      	udf	#255	; 0xff
 8005f1e:	bf00      	nop
 8005f20:	200007fc 	.word	0x200007fc

08005f24 <__malloc_lock>:
 8005f24:	4801      	ldr	r0, [pc, #4]	; (8005f2c <__malloc_lock+0x8>)
 8005f26:	f7ff b886 	b.w	8005036 <__retarget_lock_acquire_recursive>
 8005f2a:	bf00      	nop
 8005f2c:	200007f8 	.word	0x200007f8

08005f30 <__malloc_unlock>:
 8005f30:	4801      	ldr	r0, [pc, #4]	; (8005f38 <__malloc_unlock+0x8>)
 8005f32:	f7ff b881 	b.w	8005038 <__retarget_lock_release_recursive>
 8005f36:	bf00      	nop
 8005f38:	200007f8 	.word	0x200007f8

08005f3c <_Balloc>:
 8005f3c:	b570      	push	{r4, r5, r6, lr}
 8005f3e:	69c6      	ldr	r6, [r0, #28]
 8005f40:	4604      	mov	r4, r0
 8005f42:	460d      	mov	r5, r1
 8005f44:	b976      	cbnz	r6, 8005f64 <_Balloc+0x28>
 8005f46:	2010      	movs	r0, #16
 8005f48:	f7ff ff44 	bl	8005dd4 <malloc>
 8005f4c:	4602      	mov	r2, r0
 8005f4e:	61e0      	str	r0, [r4, #28]
 8005f50:	b920      	cbnz	r0, 8005f5c <_Balloc+0x20>
 8005f52:	4b18      	ldr	r3, [pc, #96]	; (8005fb4 <_Balloc+0x78>)
 8005f54:	4818      	ldr	r0, [pc, #96]	; (8005fb8 <_Balloc+0x7c>)
 8005f56:	216b      	movs	r1, #107	; 0x6b
 8005f58:	f001 fd8e 	bl	8007a78 <__assert_func>
 8005f5c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005f60:	6006      	str	r6, [r0, #0]
 8005f62:	60c6      	str	r6, [r0, #12]
 8005f64:	69e6      	ldr	r6, [r4, #28]
 8005f66:	68f3      	ldr	r3, [r6, #12]
 8005f68:	b183      	cbz	r3, 8005f8c <_Balloc+0x50>
 8005f6a:	69e3      	ldr	r3, [r4, #28]
 8005f6c:	68db      	ldr	r3, [r3, #12]
 8005f6e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005f72:	b9b8      	cbnz	r0, 8005fa4 <_Balloc+0x68>
 8005f74:	2101      	movs	r1, #1
 8005f76:	fa01 f605 	lsl.w	r6, r1, r5
 8005f7a:	1d72      	adds	r2, r6, #5
 8005f7c:	0092      	lsls	r2, r2, #2
 8005f7e:	4620      	mov	r0, r4
 8005f80:	f001 fd98 	bl	8007ab4 <_calloc_r>
 8005f84:	b160      	cbz	r0, 8005fa0 <_Balloc+0x64>
 8005f86:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005f8a:	e00e      	b.n	8005faa <_Balloc+0x6e>
 8005f8c:	2221      	movs	r2, #33	; 0x21
 8005f8e:	2104      	movs	r1, #4
 8005f90:	4620      	mov	r0, r4
 8005f92:	f001 fd8f 	bl	8007ab4 <_calloc_r>
 8005f96:	69e3      	ldr	r3, [r4, #28]
 8005f98:	60f0      	str	r0, [r6, #12]
 8005f9a:	68db      	ldr	r3, [r3, #12]
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d1e4      	bne.n	8005f6a <_Balloc+0x2e>
 8005fa0:	2000      	movs	r0, #0
 8005fa2:	bd70      	pop	{r4, r5, r6, pc}
 8005fa4:	6802      	ldr	r2, [r0, #0]
 8005fa6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005faa:	2300      	movs	r3, #0
 8005fac:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005fb0:	e7f7      	b.n	8005fa2 <_Balloc+0x66>
 8005fb2:	bf00      	nop
 8005fb4:	080095b6 	.word	0x080095b6
 8005fb8:	08009636 	.word	0x08009636

08005fbc <_Bfree>:
 8005fbc:	b570      	push	{r4, r5, r6, lr}
 8005fbe:	69c6      	ldr	r6, [r0, #28]
 8005fc0:	4605      	mov	r5, r0
 8005fc2:	460c      	mov	r4, r1
 8005fc4:	b976      	cbnz	r6, 8005fe4 <_Bfree+0x28>
 8005fc6:	2010      	movs	r0, #16
 8005fc8:	f7ff ff04 	bl	8005dd4 <malloc>
 8005fcc:	4602      	mov	r2, r0
 8005fce:	61e8      	str	r0, [r5, #28]
 8005fd0:	b920      	cbnz	r0, 8005fdc <_Bfree+0x20>
 8005fd2:	4b09      	ldr	r3, [pc, #36]	; (8005ff8 <_Bfree+0x3c>)
 8005fd4:	4809      	ldr	r0, [pc, #36]	; (8005ffc <_Bfree+0x40>)
 8005fd6:	218f      	movs	r1, #143	; 0x8f
 8005fd8:	f001 fd4e 	bl	8007a78 <__assert_func>
 8005fdc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005fe0:	6006      	str	r6, [r0, #0]
 8005fe2:	60c6      	str	r6, [r0, #12]
 8005fe4:	b13c      	cbz	r4, 8005ff6 <_Bfree+0x3a>
 8005fe6:	69eb      	ldr	r3, [r5, #28]
 8005fe8:	6862      	ldr	r2, [r4, #4]
 8005fea:	68db      	ldr	r3, [r3, #12]
 8005fec:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005ff0:	6021      	str	r1, [r4, #0]
 8005ff2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005ff6:	bd70      	pop	{r4, r5, r6, pc}
 8005ff8:	080095b6 	.word	0x080095b6
 8005ffc:	08009636 	.word	0x08009636

08006000 <__multadd>:
 8006000:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006004:	690d      	ldr	r5, [r1, #16]
 8006006:	4607      	mov	r7, r0
 8006008:	460c      	mov	r4, r1
 800600a:	461e      	mov	r6, r3
 800600c:	f101 0c14 	add.w	ip, r1, #20
 8006010:	2000      	movs	r0, #0
 8006012:	f8dc 3000 	ldr.w	r3, [ip]
 8006016:	b299      	uxth	r1, r3
 8006018:	fb02 6101 	mla	r1, r2, r1, r6
 800601c:	0c1e      	lsrs	r6, r3, #16
 800601e:	0c0b      	lsrs	r3, r1, #16
 8006020:	fb02 3306 	mla	r3, r2, r6, r3
 8006024:	b289      	uxth	r1, r1
 8006026:	3001      	adds	r0, #1
 8006028:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800602c:	4285      	cmp	r5, r0
 800602e:	f84c 1b04 	str.w	r1, [ip], #4
 8006032:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006036:	dcec      	bgt.n	8006012 <__multadd+0x12>
 8006038:	b30e      	cbz	r6, 800607e <__multadd+0x7e>
 800603a:	68a3      	ldr	r3, [r4, #8]
 800603c:	42ab      	cmp	r3, r5
 800603e:	dc19      	bgt.n	8006074 <__multadd+0x74>
 8006040:	6861      	ldr	r1, [r4, #4]
 8006042:	4638      	mov	r0, r7
 8006044:	3101      	adds	r1, #1
 8006046:	f7ff ff79 	bl	8005f3c <_Balloc>
 800604a:	4680      	mov	r8, r0
 800604c:	b928      	cbnz	r0, 800605a <__multadd+0x5a>
 800604e:	4602      	mov	r2, r0
 8006050:	4b0c      	ldr	r3, [pc, #48]	; (8006084 <__multadd+0x84>)
 8006052:	480d      	ldr	r0, [pc, #52]	; (8006088 <__multadd+0x88>)
 8006054:	21ba      	movs	r1, #186	; 0xba
 8006056:	f001 fd0f 	bl	8007a78 <__assert_func>
 800605a:	6922      	ldr	r2, [r4, #16]
 800605c:	3202      	adds	r2, #2
 800605e:	f104 010c 	add.w	r1, r4, #12
 8006062:	0092      	lsls	r2, r2, #2
 8006064:	300c      	adds	r0, #12
 8006066:	f001 fcef 	bl	8007a48 <memcpy>
 800606a:	4621      	mov	r1, r4
 800606c:	4638      	mov	r0, r7
 800606e:	f7ff ffa5 	bl	8005fbc <_Bfree>
 8006072:	4644      	mov	r4, r8
 8006074:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006078:	3501      	adds	r5, #1
 800607a:	615e      	str	r6, [r3, #20]
 800607c:	6125      	str	r5, [r4, #16]
 800607e:	4620      	mov	r0, r4
 8006080:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006084:	08009625 	.word	0x08009625
 8006088:	08009636 	.word	0x08009636

0800608c <__s2b>:
 800608c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006090:	460c      	mov	r4, r1
 8006092:	4615      	mov	r5, r2
 8006094:	461f      	mov	r7, r3
 8006096:	2209      	movs	r2, #9
 8006098:	3308      	adds	r3, #8
 800609a:	4606      	mov	r6, r0
 800609c:	fb93 f3f2 	sdiv	r3, r3, r2
 80060a0:	2100      	movs	r1, #0
 80060a2:	2201      	movs	r2, #1
 80060a4:	429a      	cmp	r2, r3
 80060a6:	db09      	blt.n	80060bc <__s2b+0x30>
 80060a8:	4630      	mov	r0, r6
 80060aa:	f7ff ff47 	bl	8005f3c <_Balloc>
 80060ae:	b940      	cbnz	r0, 80060c2 <__s2b+0x36>
 80060b0:	4602      	mov	r2, r0
 80060b2:	4b19      	ldr	r3, [pc, #100]	; (8006118 <__s2b+0x8c>)
 80060b4:	4819      	ldr	r0, [pc, #100]	; (800611c <__s2b+0x90>)
 80060b6:	21d3      	movs	r1, #211	; 0xd3
 80060b8:	f001 fcde 	bl	8007a78 <__assert_func>
 80060bc:	0052      	lsls	r2, r2, #1
 80060be:	3101      	adds	r1, #1
 80060c0:	e7f0      	b.n	80060a4 <__s2b+0x18>
 80060c2:	9b08      	ldr	r3, [sp, #32]
 80060c4:	6143      	str	r3, [r0, #20]
 80060c6:	2d09      	cmp	r5, #9
 80060c8:	f04f 0301 	mov.w	r3, #1
 80060cc:	6103      	str	r3, [r0, #16]
 80060ce:	dd16      	ble.n	80060fe <__s2b+0x72>
 80060d0:	f104 0909 	add.w	r9, r4, #9
 80060d4:	46c8      	mov	r8, r9
 80060d6:	442c      	add	r4, r5
 80060d8:	f818 3b01 	ldrb.w	r3, [r8], #1
 80060dc:	4601      	mov	r1, r0
 80060de:	3b30      	subs	r3, #48	; 0x30
 80060e0:	220a      	movs	r2, #10
 80060e2:	4630      	mov	r0, r6
 80060e4:	f7ff ff8c 	bl	8006000 <__multadd>
 80060e8:	45a0      	cmp	r8, r4
 80060ea:	d1f5      	bne.n	80060d8 <__s2b+0x4c>
 80060ec:	f1a5 0408 	sub.w	r4, r5, #8
 80060f0:	444c      	add	r4, r9
 80060f2:	1b2d      	subs	r5, r5, r4
 80060f4:	1963      	adds	r3, r4, r5
 80060f6:	42bb      	cmp	r3, r7
 80060f8:	db04      	blt.n	8006104 <__s2b+0x78>
 80060fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80060fe:	340a      	adds	r4, #10
 8006100:	2509      	movs	r5, #9
 8006102:	e7f6      	b.n	80060f2 <__s2b+0x66>
 8006104:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006108:	4601      	mov	r1, r0
 800610a:	3b30      	subs	r3, #48	; 0x30
 800610c:	220a      	movs	r2, #10
 800610e:	4630      	mov	r0, r6
 8006110:	f7ff ff76 	bl	8006000 <__multadd>
 8006114:	e7ee      	b.n	80060f4 <__s2b+0x68>
 8006116:	bf00      	nop
 8006118:	08009625 	.word	0x08009625
 800611c:	08009636 	.word	0x08009636

08006120 <__hi0bits>:
 8006120:	0c03      	lsrs	r3, r0, #16
 8006122:	041b      	lsls	r3, r3, #16
 8006124:	b9d3      	cbnz	r3, 800615c <__hi0bits+0x3c>
 8006126:	0400      	lsls	r0, r0, #16
 8006128:	2310      	movs	r3, #16
 800612a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800612e:	bf04      	itt	eq
 8006130:	0200      	lsleq	r0, r0, #8
 8006132:	3308      	addeq	r3, #8
 8006134:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006138:	bf04      	itt	eq
 800613a:	0100      	lsleq	r0, r0, #4
 800613c:	3304      	addeq	r3, #4
 800613e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006142:	bf04      	itt	eq
 8006144:	0080      	lsleq	r0, r0, #2
 8006146:	3302      	addeq	r3, #2
 8006148:	2800      	cmp	r0, #0
 800614a:	db05      	blt.n	8006158 <__hi0bits+0x38>
 800614c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006150:	f103 0301 	add.w	r3, r3, #1
 8006154:	bf08      	it	eq
 8006156:	2320      	moveq	r3, #32
 8006158:	4618      	mov	r0, r3
 800615a:	4770      	bx	lr
 800615c:	2300      	movs	r3, #0
 800615e:	e7e4      	b.n	800612a <__hi0bits+0xa>

08006160 <__lo0bits>:
 8006160:	6803      	ldr	r3, [r0, #0]
 8006162:	f013 0207 	ands.w	r2, r3, #7
 8006166:	d00c      	beq.n	8006182 <__lo0bits+0x22>
 8006168:	07d9      	lsls	r1, r3, #31
 800616a:	d422      	bmi.n	80061b2 <__lo0bits+0x52>
 800616c:	079a      	lsls	r2, r3, #30
 800616e:	bf49      	itett	mi
 8006170:	085b      	lsrmi	r3, r3, #1
 8006172:	089b      	lsrpl	r3, r3, #2
 8006174:	6003      	strmi	r3, [r0, #0]
 8006176:	2201      	movmi	r2, #1
 8006178:	bf5c      	itt	pl
 800617a:	6003      	strpl	r3, [r0, #0]
 800617c:	2202      	movpl	r2, #2
 800617e:	4610      	mov	r0, r2
 8006180:	4770      	bx	lr
 8006182:	b299      	uxth	r1, r3
 8006184:	b909      	cbnz	r1, 800618a <__lo0bits+0x2a>
 8006186:	0c1b      	lsrs	r3, r3, #16
 8006188:	2210      	movs	r2, #16
 800618a:	b2d9      	uxtb	r1, r3
 800618c:	b909      	cbnz	r1, 8006192 <__lo0bits+0x32>
 800618e:	3208      	adds	r2, #8
 8006190:	0a1b      	lsrs	r3, r3, #8
 8006192:	0719      	lsls	r1, r3, #28
 8006194:	bf04      	itt	eq
 8006196:	091b      	lsreq	r3, r3, #4
 8006198:	3204      	addeq	r2, #4
 800619a:	0799      	lsls	r1, r3, #30
 800619c:	bf04      	itt	eq
 800619e:	089b      	lsreq	r3, r3, #2
 80061a0:	3202      	addeq	r2, #2
 80061a2:	07d9      	lsls	r1, r3, #31
 80061a4:	d403      	bmi.n	80061ae <__lo0bits+0x4e>
 80061a6:	085b      	lsrs	r3, r3, #1
 80061a8:	f102 0201 	add.w	r2, r2, #1
 80061ac:	d003      	beq.n	80061b6 <__lo0bits+0x56>
 80061ae:	6003      	str	r3, [r0, #0]
 80061b0:	e7e5      	b.n	800617e <__lo0bits+0x1e>
 80061b2:	2200      	movs	r2, #0
 80061b4:	e7e3      	b.n	800617e <__lo0bits+0x1e>
 80061b6:	2220      	movs	r2, #32
 80061b8:	e7e1      	b.n	800617e <__lo0bits+0x1e>
	...

080061bc <__i2b>:
 80061bc:	b510      	push	{r4, lr}
 80061be:	460c      	mov	r4, r1
 80061c0:	2101      	movs	r1, #1
 80061c2:	f7ff febb 	bl	8005f3c <_Balloc>
 80061c6:	4602      	mov	r2, r0
 80061c8:	b928      	cbnz	r0, 80061d6 <__i2b+0x1a>
 80061ca:	4b05      	ldr	r3, [pc, #20]	; (80061e0 <__i2b+0x24>)
 80061cc:	4805      	ldr	r0, [pc, #20]	; (80061e4 <__i2b+0x28>)
 80061ce:	f240 1145 	movw	r1, #325	; 0x145
 80061d2:	f001 fc51 	bl	8007a78 <__assert_func>
 80061d6:	2301      	movs	r3, #1
 80061d8:	6144      	str	r4, [r0, #20]
 80061da:	6103      	str	r3, [r0, #16]
 80061dc:	bd10      	pop	{r4, pc}
 80061de:	bf00      	nop
 80061e0:	08009625 	.word	0x08009625
 80061e4:	08009636 	.word	0x08009636

080061e8 <__multiply>:
 80061e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061ec:	4691      	mov	r9, r2
 80061ee:	690a      	ldr	r2, [r1, #16]
 80061f0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80061f4:	429a      	cmp	r2, r3
 80061f6:	bfb8      	it	lt
 80061f8:	460b      	movlt	r3, r1
 80061fa:	460c      	mov	r4, r1
 80061fc:	bfbc      	itt	lt
 80061fe:	464c      	movlt	r4, r9
 8006200:	4699      	movlt	r9, r3
 8006202:	6927      	ldr	r7, [r4, #16]
 8006204:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006208:	68a3      	ldr	r3, [r4, #8]
 800620a:	6861      	ldr	r1, [r4, #4]
 800620c:	eb07 060a 	add.w	r6, r7, sl
 8006210:	42b3      	cmp	r3, r6
 8006212:	b085      	sub	sp, #20
 8006214:	bfb8      	it	lt
 8006216:	3101      	addlt	r1, #1
 8006218:	f7ff fe90 	bl	8005f3c <_Balloc>
 800621c:	b930      	cbnz	r0, 800622c <__multiply+0x44>
 800621e:	4602      	mov	r2, r0
 8006220:	4b44      	ldr	r3, [pc, #272]	; (8006334 <__multiply+0x14c>)
 8006222:	4845      	ldr	r0, [pc, #276]	; (8006338 <__multiply+0x150>)
 8006224:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8006228:	f001 fc26 	bl	8007a78 <__assert_func>
 800622c:	f100 0514 	add.w	r5, r0, #20
 8006230:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006234:	462b      	mov	r3, r5
 8006236:	2200      	movs	r2, #0
 8006238:	4543      	cmp	r3, r8
 800623a:	d321      	bcc.n	8006280 <__multiply+0x98>
 800623c:	f104 0314 	add.w	r3, r4, #20
 8006240:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006244:	f109 0314 	add.w	r3, r9, #20
 8006248:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800624c:	9202      	str	r2, [sp, #8]
 800624e:	1b3a      	subs	r2, r7, r4
 8006250:	3a15      	subs	r2, #21
 8006252:	f022 0203 	bic.w	r2, r2, #3
 8006256:	3204      	adds	r2, #4
 8006258:	f104 0115 	add.w	r1, r4, #21
 800625c:	428f      	cmp	r7, r1
 800625e:	bf38      	it	cc
 8006260:	2204      	movcc	r2, #4
 8006262:	9201      	str	r2, [sp, #4]
 8006264:	9a02      	ldr	r2, [sp, #8]
 8006266:	9303      	str	r3, [sp, #12]
 8006268:	429a      	cmp	r2, r3
 800626a:	d80c      	bhi.n	8006286 <__multiply+0x9e>
 800626c:	2e00      	cmp	r6, #0
 800626e:	dd03      	ble.n	8006278 <__multiply+0x90>
 8006270:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006274:	2b00      	cmp	r3, #0
 8006276:	d05b      	beq.n	8006330 <__multiply+0x148>
 8006278:	6106      	str	r6, [r0, #16]
 800627a:	b005      	add	sp, #20
 800627c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006280:	f843 2b04 	str.w	r2, [r3], #4
 8006284:	e7d8      	b.n	8006238 <__multiply+0x50>
 8006286:	f8b3 a000 	ldrh.w	sl, [r3]
 800628a:	f1ba 0f00 	cmp.w	sl, #0
 800628e:	d024      	beq.n	80062da <__multiply+0xf2>
 8006290:	f104 0e14 	add.w	lr, r4, #20
 8006294:	46a9      	mov	r9, r5
 8006296:	f04f 0c00 	mov.w	ip, #0
 800629a:	f85e 2b04 	ldr.w	r2, [lr], #4
 800629e:	f8d9 1000 	ldr.w	r1, [r9]
 80062a2:	fa1f fb82 	uxth.w	fp, r2
 80062a6:	b289      	uxth	r1, r1
 80062a8:	fb0a 110b 	mla	r1, sl, fp, r1
 80062ac:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80062b0:	f8d9 2000 	ldr.w	r2, [r9]
 80062b4:	4461      	add	r1, ip
 80062b6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80062ba:	fb0a c20b 	mla	r2, sl, fp, ip
 80062be:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80062c2:	b289      	uxth	r1, r1
 80062c4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80062c8:	4577      	cmp	r7, lr
 80062ca:	f849 1b04 	str.w	r1, [r9], #4
 80062ce:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80062d2:	d8e2      	bhi.n	800629a <__multiply+0xb2>
 80062d4:	9a01      	ldr	r2, [sp, #4]
 80062d6:	f845 c002 	str.w	ip, [r5, r2]
 80062da:	9a03      	ldr	r2, [sp, #12]
 80062dc:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80062e0:	3304      	adds	r3, #4
 80062e2:	f1b9 0f00 	cmp.w	r9, #0
 80062e6:	d021      	beq.n	800632c <__multiply+0x144>
 80062e8:	6829      	ldr	r1, [r5, #0]
 80062ea:	f104 0c14 	add.w	ip, r4, #20
 80062ee:	46ae      	mov	lr, r5
 80062f0:	f04f 0a00 	mov.w	sl, #0
 80062f4:	f8bc b000 	ldrh.w	fp, [ip]
 80062f8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80062fc:	fb09 220b 	mla	r2, r9, fp, r2
 8006300:	4452      	add	r2, sl
 8006302:	b289      	uxth	r1, r1
 8006304:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006308:	f84e 1b04 	str.w	r1, [lr], #4
 800630c:	f85c 1b04 	ldr.w	r1, [ip], #4
 8006310:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006314:	f8be 1000 	ldrh.w	r1, [lr]
 8006318:	fb09 110a 	mla	r1, r9, sl, r1
 800631c:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8006320:	4567      	cmp	r7, ip
 8006322:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006326:	d8e5      	bhi.n	80062f4 <__multiply+0x10c>
 8006328:	9a01      	ldr	r2, [sp, #4]
 800632a:	50a9      	str	r1, [r5, r2]
 800632c:	3504      	adds	r5, #4
 800632e:	e799      	b.n	8006264 <__multiply+0x7c>
 8006330:	3e01      	subs	r6, #1
 8006332:	e79b      	b.n	800626c <__multiply+0x84>
 8006334:	08009625 	.word	0x08009625
 8006338:	08009636 	.word	0x08009636

0800633c <__pow5mult>:
 800633c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006340:	4615      	mov	r5, r2
 8006342:	f012 0203 	ands.w	r2, r2, #3
 8006346:	4606      	mov	r6, r0
 8006348:	460f      	mov	r7, r1
 800634a:	d007      	beq.n	800635c <__pow5mult+0x20>
 800634c:	4c25      	ldr	r4, [pc, #148]	; (80063e4 <__pow5mult+0xa8>)
 800634e:	3a01      	subs	r2, #1
 8006350:	2300      	movs	r3, #0
 8006352:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006356:	f7ff fe53 	bl	8006000 <__multadd>
 800635a:	4607      	mov	r7, r0
 800635c:	10ad      	asrs	r5, r5, #2
 800635e:	d03d      	beq.n	80063dc <__pow5mult+0xa0>
 8006360:	69f4      	ldr	r4, [r6, #28]
 8006362:	b97c      	cbnz	r4, 8006384 <__pow5mult+0x48>
 8006364:	2010      	movs	r0, #16
 8006366:	f7ff fd35 	bl	8005dd4 <malloc>
 800636a:	4602      	mov	r2, r0
 800636c:	61f0      	str	r0, [r6, #28]
 800636e:	b928      	cbnz	r0, 800637c <__pow5mult+0x40>
 8006370:	4b1d      	ldr	r3, [pc, #116]	; (80063e8 <__pow5mult+0xac>)
 8006372:	481e      	ldr	r0, [pc, #120]	; (80063ec <__pow5mult+0xb0>)
 8006374:	f240 11b3 	movw	r1, #435	; 0x1b3
 8006378:	f001 fb7e 	bl	8007a78 <__assert_func>
 800637c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006380:	6004      	str	r4, [r0, #0]
 8006382:	60c4      	str	r4, [r0, #12]
 8006384:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8006388:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800638c:	b94c      	cbnz	r4, 80063a2 <__pow5mult+0x66>
 800638e:	f240 2171 	movw	r1, #625	; 0x271
 8006392:	4630      	mov	r0, r6
 8006394:	f7ff ff12 	bl	80061bc <__i2b>
 8006398:	2300      	movs	r3, #0
 800639a:	f8c8 0008 	str.w	r0, [r8, #8]
 800639e:	4604      	mov	r4, r0
 80063a0:	6003      	str	r3, [r0, #0]
 80063a2:	f04f 0900 	mov.w	r9, #0
 80063a6:	07eb      	lsls	r3, r5, #31
 80063a8:	d50a      	bpl.n	80063c0 <__pow5mult+0x84>
 80063aa:	4639      	mov	r1, r7
 80063ac:	4622      	mov	r2, r4
 80063ae:	4630      	mov	r0, r6
 80063b0:	f7ff ff1a 	bl	80061e8 <__multiply>
 80063b4:	4639      	mov	r1, r7
 80063b6:	4680      	mov	r8, r0
 80063b8:	4630      	mov	r0, r6
 80063ba:	f7ff fdff 	bl	8005fbc <_Bfree>
 80063be:	4647      	mov	r7, r8
 80063c0:	106d      	asrs	r5, r5, #1
 80063c2:	d00b      	beq.n	80063dc <__pow5mult+0xa0>
 80063c4:	6820      	ldr	r0, [r4, #0]
 80063c6:	b938      	cbnz	r0, 80063d8 <__pow5mult+0x9c>
 80063c8:	4622      	mov	r2, r4
 80063ca:	4621      	mov	r1, r4
 80063cc:	4630      	mov	r0, r6
 80063ce:	f7ff ff0b 	bl	80061e8 <__multiply>
 80063d2:	6020      	str	r0, [r4, #0]
 80063d4:	f8c0 9000 	str.w	r9, [r0]
 80063d8:	4604      	mov	r4, r0
 80063da:	e7e4      	b.n	80063a6 <__pow5mult+0x6a>
 80063dc:	4638      	mov	r0, r7
 80063de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80063e2:	bf00      	nop
 80063e4:	08009780 	.word	0x08009780
 80063e8:	080095b6 	.word	0x080095b6
 80063ec:	08009636 	.word	0x08009636

080063f0 <__lshift>:
 80063f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80063f4:	460c      	mov	r4, r1
 80063f6:	6849      	ldr	r1, [r1, #4]
 80063f8:	6923      	ldr	r3, [r4, #16]
 80063fa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80063fe:	68a3      	ldr	r3, [r4, #8]
 8006400:	4607      	mov	r7, r0
 8006402:	4691      	mov	r9, r2
 8006404:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006408:	f108 0601 	add.w	r6, r8, #1
 800640c:	42b3      	cmp	r3, r6
 800640e:	db0b      	blt.n	8006428 <__lshift+0x38>
 8006410:	4638      	mov	r0, r7
 8006412:	f7ff fd93 	bl	8005f3c <_Balloc>
 8006416:	4605      	mov	r5, r0
 8006418:	b948      	cbnz	r0, 800642e <__lshift+0x3e>
 800641a:	4602      	mov	r2, r0
 800641c:	4b28      	ldr	r3, [pc, #160]	; (80064c0 <__lshift+0xd0>)
 800641e:	4829      	ldr	r0, [pc, #164]	; (80064c4 <__lshift+0xd4>)
 8006420:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8006424:	f001 fb28 	bl	8007a78 <__assert_func>
 8006428:	3101      	adds	r1, #1
 800642a:	005b      	lsls	r3, r3, #1
 800642c:	e7ee      	b.n	800640c <__lshift+0x1c>
 800642e:	2300      	movs	r3, #0
 8006430:	f100 0114 	add.w	r1, r0, #20
 8006434:	f100 0210 	add.w	r2, r0, #16
 8006438:	4618      	mov	r0, r3
 800643a:	4553      	cmp	r3, sl
 800643c:	db33      	blt.n	80064a6 <__lshift+0xb6>
 800643e:	6920      	ldr	r0, [r4, #16]
 8006440:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006444:	f104 0314 	add.w	r3, r4, #20
 8006448:	f019 091f 	ands.w	r9, r9, #31
 800644c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006450:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006454:	d02b      	beq.n	80064ae <__lshift+0xbe>
 8006456:	f1c9 0e20 	rsb	lr, r9, #32
 800645a:	468a      	mov	sl, r1
 800645c:	2200      	movs	r2, #0
 800645e:	6818      	ldr	r0, [r3, #0]
 8006460:	fa00 f009 	lsl.w	r0, r0, r9
 8006464:	4310      	orrs	r0, r2
 8006466:	f84a 0b04 	str.w	r0, [sl], #4
 800646a:	f853 2b04 	ldr.w	r2, [r3], #4
 800646e:	459c      	cmp	ip, r3
 8006470:	fa22 f20e 	lsr.w	r2, r2, lr
 8006474:	d8f3      	bhi.n	800645e <__lshift+0x6e>
 8006476:	ebac 0304 	sub.w	r3, ip, r4
 800647a:	3b15      	subs	r3, #21
 800647c:	f023 0303 	bic.w	r3, r3, #3
 8006480:	3304      	adds	r3, #4
 8006482:	f104 0015 	add.w	r0, r4, #21
 8006486:	4584      	cmp	ip, r0
 8006488:	bf38      	it	cc
 800648a:	2304      	movcc	r3, #4
 800648c:	50ca      	str	r2, [r1, r3]
 800648e:	b10a      	cbz	r2, 8006494 <__lshift+0xa4>
 8006490:	f108 0602 	add.w	r6, r8, #2
 8006494:	3e01      	subs	r6, #1
 8006496:	4638      	mov	r0, r7
 8006498:	612e      	str	r6, [r5, #16]
 800649a:	4621      	mov	r1, r4
 800649c:	f7ff fd8e 	bl	8005fbc <_Bfree>
 80064a0:	4628      	mov	r0, r5
 80064a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064a6:	f842 0f04 	str.w	r0, [r2, #4]!
 80064aa:	3301      	adds	r3, #1
 80064ac:	e7c5      	b.n	800643a <__lshift+0x4a>
 80064ae:	3904      	subs	r1, #4
 80064b0:	f853 2b04 	ldr.w	r2, [r3], #4
 80064b4:	f841 2f04 	str.w	r2, [r1, #4]!
 80064b8:	459c      	cmp	ip, r3
 80064ba:	d8f9      	bhi.n	80064b0 <__lshift+0xc0>
 80064bc:	e7ea      	b.n	8006494 <__lshift+0xa4>
 80064be:	bf00      	nop
 80064c0:	08009625 	.word	0x08009625
 80064c4:	08009636 	.word	0x08009636

080064c8 <__mcmp>:
 80064c8:	b530      	push	{r4, r5, lr}
 80064ca:	6902      	ldr	r2, [r0, #16]
 80064cc:	690c      	ldr	r4, [r1, #16]
 80064ce:	1b12      	subs	r2, r2, r4
 80064d0:	d10e      	bne.n	80064f0 <__mcmp+0x28>
 80064d2:	f100 0314 	add.w	r3, r0, #20
 80064d6:	3114      	adds	r1, #20
 80064d8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80064dc:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80064e0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80064e4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80064e8:	42a5      	cmp	r5, r4
 80064ea:	d003      	beq.n	80064f4 <__mcmp+0x2c>
 80064ec:	d305      	bcc.n	80064fa <__mcmp+0x32>
 80064ee:	2201      	movs	r2, #1
 80064f0:	4610      	mov	r0, r2
 80064f2:	bd30      	pop	{r4, r5, pc}
 80064f4:	4283      	cmp	r3, r0
 80064f6:	d3f3      	bcc.n	80064e0 <__mcmp+0x18>
 80064f8:	e7fa      	b.n	80064f0 <__mcmp+0x28>
 80064fa:	f04f 32ff 	mov.w	r2, #4294967295
 80064fe:	e7f7      	b.n	80064f0 <__mcmp+0x28>

08006500 <__mdiff>:
 8006500:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006504:	460c      	mov	r4, r1
 8006506:	4606      	mov	r6, r0
 8006508:	4611      	mov	r1, r2
 800650a:	4620      	mov	r0, r4
 800650c:	4690      	mov	r8, r2
 800650e:	f7ff ffdb 	bl	80064c8 <__mcmp>
 8006512:	1e05      	subs	r5, r0, #0
 8006514:	d110      	bne.n	8006538 <__mdiff+0x38>
 8006516:	4629      	mov	r1, r5
 8006518:	4630      	mov	r0, r6
 800651a:	f7ff fd0f 	bl	8005f3c <_Balloc>
 800651e:	b930      	cbnz	r0, 800652e <__mdiff+0x2e>
 8006520:	4b3a      	ldr	r3, [pc, #232]	; (800660c <__mdiff+0x10c>)
 8006522:	4602      	mov	r2, r0
 8006524:	f240 2137 	movw	r1, #567	; 0x237
 8006528:	4839      	ldr	r0, [pc, #228]	; (8006610 <__mdiff+0x110>)
 800652a:	f001 faa5 	bl	8007a78 <__assert_func>
 800652e:	2301      	movs	r3, #1
 8006530:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006534:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006538:	bfa4      	itt	ge
 800653a:	4643      	movge	r3, r8
 800653c:	46a0      	movge	r8, r4
 800653e:	4630      	mov	r0, r6
 8006540:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006544:	bfa6      	itte	ge
 8006546:	461c      	movge	r4, r3
 8006548:	2500      	movge	r5, #0
 800654a:	2501      	movlt	r5, #1
 800654c:	f7ff fcf6 	bl	8005f3c <_Balloc>
 8006550:	b920      	cbnz	r0, 800655c <__mdiff+0x5c>
 8006552:	4b2e      	ldr	r3, [pc, #184]	; (800660c <__mdiff+0x10c>)
 8006554:	4602      	mov	r2, r0
 8006556:	f240 2145 	movw	r1, #581	; 0x245
 800655a:	e7e5      	b.n	8006528 <__mdiff+0x28>
 800655c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006560:	6926      	ldr	r6, [r4, #16]
 8006562:	60c5      	str	r5, [r0, #12]
 8006564:	f104 0914 	add.w	r9, r4, #20
 8006568:	f108 0514 	add.w	r5, r8, #20
 800656c:	f100 0e14 	add.w	lr, r0, #20
 8006570:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8006574:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006578:	f108 0210 	add.w	r2, r8, #16
 800657c:	46f2      	mov	sl, lr
 800657e:	2100      	movs	r1, #0
 8006580:	f859 3b04 	ldr.w	r3, [r9], #4
 8006584:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8006588:	fa11 f88b 	uxtah	r8, r1, fp
 800658c:	b299      	uxth	r1, r3
 800658e:	0c1b      	lsrs	r3, r3, #16
 8006590:	eba8 0801 	sub.w	r8, r8, r1
 8006594:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006598:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800659c:	fa1f f888 	uxth.w	r8, r8
 80065a0:	1419      	asrs	r1, r3, #16
 80065a2:	454e      	cmp	r6, r9
 80065a4:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80065a8:	f84a 3b04 	str.w	r3, [sl], #4
 80065ac:	d8e8      	bhi.n	8006580 <__mdiff+0x80>
 80065ae:	1b33      	subs	r3, r6, r4
 80065b0:	3b15      	subs	r3, #21
 80065b2:	f023 0303 	bic.w	r3, r3, #3
 80065b6:	3304      	adds	r3, #4
 80065b8:	3415      	adds	r4, #21
 80065ba:	42a6      	cmp	r6, r4
 80065bc:	bf38      	it	cc
 80065be:	2304      	movcc	r3, #4
 80065c0:	441d      	add	r5, r3
 80065c2:	4473      	add	r3, lr
 80065c4:	469e      	mov	lr, r3
 80065c6:	462e      	mov	r6, r5
 80065c8:	4566      	cmp	r6, ip
 80065ca:	d30e      	bcc.n	80065ea <__mdiff+0xea>
 80065cc:	f10c 0203 	add.w	r2, ip, #3
 80065d0:	1b52      	subs	r2, r2, r5
 80065d2:	f022 0203 	bic.w	r2, r2, #3
 80065d6:	3d03      	subs	r5, #3
 80065d8:	45ac      	cmp	ip, r5
 80065da:	bf38      	it	cc
 80065dc:	2200      	movcc	r2, #0
 80065de:	4413      	add	r3, r2
 80065e0:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80065e4:	b17a      	cbz	r2, 8006606 <__mdiff+0x106>
 80065e6:	6107      	str	r7, [r0, #16]
 80065e8:	e7a4      	b.n	8006534 <__mdiff+0x34>
 80065ea:	f856 8b04 	ldr.w	r8, [r6], #4
 80065ee:	fa11 f288 	uxtah	r2, r1, r8
 80065f2:	1414      	asrs	r4, r2, #16
 80065f4:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80065f8:	b292      	uxth	r2, r2
 80065fa:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80065fe:	f84e 2b04 	str.w	r2, [lr], #4
 8006602:	1421      	asrs	r1, r4, #16
 8006604:	e7e0      	b.n	80065c8 <__mdiff+0xc8>
 8006606:	3f01      	subs	r7, #1
 8006608:	e7ea      	b.n	80065e0 <__mdiff+0xe0>
 800660a:	bf00      	nop
 800660c:	08009625 	.word	0x08009625
 8006610:	08009636 	.word	0x08009636

08006614 <__ulp>:
 8006614:	b082      	sub	sp, #8
 8006616:	ed8d 0b00 	vstr	d0, [sp]
 800661a:	9a01      	ldr	r2, [sp, #4]
 800661c:	4b0f      	ldr	r3, [pc, #60]	; (800665c <__ulp+0x48>)
 800661e:	4013      	ands	r3, r2
 8006620:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8006624:	2b00      	cmp	r3, #0
 8006626:	dc08      	bgt.n	800663a <__ulp+0x26>
 8006628:	425b      	negs	r3, r3
 800662a:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800662e:	ea4f 5223 	mov.w	r2, r3, asr #20
 8006632:	da04      	bge.n	800663e <__ulp+0x2a>
 8006634:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006638:	4113      	asrs	r3, r2
 800663a:	2200      	movs	r2, #0
 800663c:	e008      	b.n	8006650 <__ulp+0x3c>
 800663e:	f1a2 0314 	sub.w	r3, r2, #20
 8006642:	2b1e      	cmp	r3, #30
 8006644:	bfda      	itte	le
 8006646:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800664a:	40da      	lsrle	r2, r3
 800664c:	2201      	movgt	r2, #1
 800664e:	2300      	movs	r3, #0
 8006650:	4619      	mov	r1, r3
 8006652:	4610      	mov	r0, r2
 8006654:	ec41 0b10 	vmov	d0, r0, r1
 8006658:	b002      	add	sp, #8
 800665a:	4770      	bx	lr
 800665c:	7ff00000 	.word	0x7ff00000

08006660 <__b2d>:
 8006660:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006664:	6906      	ldr	r6, [r0, #16]
 8006666:	f100 0814 	add.w	r8, r0, #20
 800666a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800666e:	1f37      	subs	r7, r6, #4
 8006670:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8006674:	4610      	mov	r0, r2
 8006676:	f7ff fd53 	bl	8006120 <__hi0bits>
 800667a:	f1c0 0320 	rsb	r3, r0, #32
 800667e:	280a      	cmp	r0, #10
 8006680:	600b      	str	r3, [r1, #0]
 8006682:	491b      	ldr	r1, [pc, #108]	; (80066f0 <__b2d+0x90>)
 8006684:	dc15      	bgt.n	80066b2 <__b2d+0x52>
 8006686:	f1c0 0c0b 	rsb	ip, r0, #11
 800668a:	fa22 f30c 	lsr.w	r3, r2, ip
 800668e:	45b8      	cmp	r8, r7
 8006690:	ea43 0501 	orr.w	r5, r3, r1
 8006694:	bf34      	ite	cc
 8006696:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800669a:	2300      	movcs	r3, #0
 800669c:	3015      	adds	r0, #21
 800669e:	fa02 f000 	lsl.w	r0, r2, r0
 80066a2:	fa23 f30c 	lsr.w	r3, r3, ip
 80066a6:	4303      	orrs	r3, r0
 80066a8:	461c      	mov	r4, r3
 80066aa:	ec45 4b10 	vmov	d0, r4, r5
 80066ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80066b2:	45b8      	cmp	r8, r7
 80066b4:	bf3a      	itte	cc
 80066b6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80066ba:	f1a6 0708 	subcc.w	r7, r6, #8
 80066be:	2300      	movcs	r3, #0
 80066c0:	380b      	subs	r0, #11
 80066c2:	d012      	beq.n	80066ea <__b2d+0x8a>
 80066c4:	f1c0 0120 	rsb	r1, r0, #32
 80066c8:	fa23 f401 	lsr.w	r4, r3, r1
 80066cc:	4082      	lsls	r2, r0
 80066ce:	4322      	orrs	r2, r4
 80066d0:	4547      	cmp	r7, r8
 80066d2:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 80066d6:	bf8c      	ite	hi
 80066d8:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80066dc:	2200      	movls	r2, #0
 80066de:	4083      	lsls	r3, r0
 80066e0:	40ca      	lsrs	r2, r1
 80066e2:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80066e6:	4313      	orrs	r3, r2
 80066e8:	e7de      	b.n	80066a8 <__b2d+0x48>
 80066ea:	ea42 0501 	orr.w	r5, r2, r1
 80066ee:	e7db      	b.n	80066a8 <__b2d+0x48>
 80066f0:	3ff00000 	.word	0x3ff00000

080066f4 <__d2b>:
 80066f4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80066f8:	460f      	mov	r7, r1
 80066fa:	2101      	movs	r1, #1
 80066fc:	ec59 8b10 	vmov	r8, r9, d0
 8006700:	4616      	mov	r6, r2
 8006702:	f7ff fc1b 	bl	8005f3c <_Balloc>
 8006706:	4604      	mov	r4, r0
 8006708:	b930      	cbnz	r0, 8006718 <__d2b+0x24>
 800670a:	4602      	mov	r2, r0
 800670c:	4b24      	ldr	r3, [pc, #144]	; (80067a0 <__d2b+0xac>)
 800670e:	4825      	ldr	r0, [pc, #148]	; (80067a4 <__d2b+0xb0>)
 8006710:	f240 310f 	movw	r1, #783	; 0x30f
 8006714:	f001 f9b0 	bl	8007a78 <__assert_func>
 8006718:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800671c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006720:	bb2d      	cbnz	r5, 800676e <__d2b+0x7a>
 8006722:	9301      	str	r3, [sp, #4]
 8006724:	f1b8 0300 	subs.w	r3, r8, #0
 8006728:	d026      	beq.n	8006778 <__d2b+0x84>
 800672a:	4668      	mov	r0, sp
 800672c:	9300      	str	r3, [sp, #0]
 800672e:	f7ff fd17 	bl	8006160 <__lo0bits>
 8006732:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006736:	b1e8      	cbz	r0, 8006774 <__d2b+0x80>
 8006738:	f1c0 0320 	rsb	r3, r0, #32
 800673c:	fa02 f303 	lsl.w	r3, r2, r3
 8006740:	430b      	orrs	r3, r1
 8006742:	40c2      	lsrs	r2, r0
 8006744:	6163      	str	r3, [r4, #20]
 8006746:	9201      	str	r2, [sp, #4]
 8006748:	9b01      	ldr	r3, [sp, #4]
 800674a:	61a3      	str	r3, [r4, #24]
 800674c:	2b00      	cmp	r3, #0
 800674e:	bf14      	ite	ne
 8006750:	2202      	movne	r2, #2
 8006752:	2201      	moveq	r2, #1
 8006754:	6122      	str	r2, [r4, #16]
 8006756:	b1bd      	cbz	r5, 8006788 <__d2b+0x94>
 8006758:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800675c:	4405      	add	r5, r0
 800675e:	603d      	str	r5, [r7, #0]
 8006760:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006764:	6030      	str	r0, [r6, #0]
 8006766:	4620      	mov	r0, r4
 8006768:	b003      	add	sp, #12
 800676a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800676e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006772:	e7d6      	b.n	8006722 <__d2b+0x2e>
 8006774:	6161      	str	r1, [r4, #20]
 8006776:	e7e7      	b.n	8006748 <__d2b+0x54>
 8006778:	a801      	add	r0, sp, #4
 800677a:	f7ff fcf1 	bl	8006160 <__lo0bits>
 800677e:	9b01      	ldr	r3, [sp, #4]
 8006780:	6163      	str	r3, [r4, #20]
 8006782:	3020      	adds	r0, #32
 8006784:	2201      	movs	r2, #1
 8006786:	e7e5      	b.n	8006754 <__d2b+0x60>
 8006788:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800678c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006790:	6038      	str	r0, [r7, #0]
 8006792:	6918      	ldr	r0, [r3, #16]
 8006794:	f7ff fcc4 	bl	8006120 <__hi0bits>
 8006798:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800679c:	e7e2      	b.n	8006764 <__d2b+0x70>
 800679e:	bf00      	nop
 80067a0:	08009625 	.word	0x08009625
 80067a4:	08009636 	.word	0x08009636

080067a8 <__ratio>:
 80067a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067ac:	4688      	mov	r8, r1
 80067ae:	4669      	mov	r1, sp
 80067b0:	4681      	mov	r9, r0
 80067b2:	f7ff ff55 	bl	8006660 <__b2d>
 80067b6:	a901      	add	r1, sp, #4
 80067b8:	4640      	mov	r0, r8
 80067ba:	ec55 4b10 	vmov	r4, r5, d0
 80067be:	f7ff ff4f 	bl	8006660 <__b2d>
 80067c2:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80067c6:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80067ca:	eba3 0c02 	sub.w	ip, r3, r2
 80067ce:	e9dd 3200 	ldrd	r3, r2, [sp]
 80067d2:	1a9b      	subs	r3, r3, r2
 80067d4:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80067d8:	ec51 0b10 	vmov	r0, r1, d0
 80067dc:	2b00      	cmp	r3, #0
 80067de:	bfd6      	itet	le
 80067e0:	460a      	movle	r2, r1
 80067e2:	462a      	movgt	r2, r5
 80067e4:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80067e8:	468b      	mov	fp, r1
 80067ea:	462f      	mov	r7, r5
 80067ec:	bfd4      	ite	le
 80067ee:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80067f2:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80067f6:	4620      	mov	r0, r4
 80067f8:	ee10 2a10 	vmov	r2, s0
 80067fc:	465b      	mov	r3, fp
 80067fe:	4639      	mov	r1, r7
 8006800:	f7fa f844 	bl	800088c <__aeabi_ddiv>
 8006804:	ec41 0b10 	vmov	d0, r0, r1
 8006808:	b003      	add	sp, #12
 800680a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800680e <__copybits>:
 800680e:	3901      	subs	r1, #1
 8006810:	b570      	push	{r4, r5, r6, lr}
 8006812:	1149      	asrs	r1, r1, #5
 8006814:	6914      	ldr	r4, [r2, #16]
 8006816:	3101      	adds	r1, #1
 8006818:	f102 0314 	add.w	r3, r2, #20
 800681c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8006820:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8006824:	1f05      	subs	r5, r0, #4
 8006826:	42a3      	cmp	r3, r4
 8006828:	d30c      	bcc.n	8006844 <__copybits+0x36>
 800682a:	1aa3      	subs	r3, r4, r2
 800682c:	3b11      	subs	r3, #17
 800682e:	f023 0303 	bic.w	r3, r3, #3
 8006832:	3211      	adds	r2, #17
 8006834:	42a2      	cmp	r2, r4
 8006836:	bf88      	it	hi
 8006838:	2300      	movhi	r3, #0
 800683a:	4418      	add	r0, r3
 800683c:	2300      	movs	r3, #0
 800683e:	4288      	cmp	r0, r1
 8006840:	d305      	bcc.n	800684e <__copybits+0x40>
 8006842:	bd70      	pop	{r4, r5, r6, pc}
 8006844:	f853 6b04 	ldr.w	r6, [r3], #4
 8006848:	f845 6f04 	str.w	r6, [r5, #4]!
 800684c:	e7eb      	b.n	8006826 <__copybits+0x18>
 800684e:	f840 3b04 	str.w	r3, [r0], #4
 8006852:	e7f4      	b.n	800683e <__copybits+0x30>

08006854 <__any_on>:
 8006854:	f100 0214 	add.w	r2, r0, #20
 8006858:	6900      	ldr	r0, [r0, #16]
 800685a:	114b      	asrs	r3, r1, #5
 800685c:	4298      	cmp	r0, r3
 800685e:	b510      	push	{r4, lr}
 8006860:	db11      	blt.n	8006886 <__any_on+0x32>
 8006862:	dd0a      	ble.n	800687a <__any_on+0x26>
 8006864:	f011 011f 	ands.w	r1, r1, #31
 8006868:	d007      	beq.n	800687a <__any_on+0x26>
 800686a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800686e:	fa24 f001 	lsr.w	r0, r4, r1
 8006872:	fa00 f101 	lsl.w	r1, r0, r1
 8006876:	428c      	cmp	r4, r1
 8006878:	d10b      	bne.n	8006892 <__any_on+0x3e>
 800687a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800687e:	4293      	cmp	r3, r2
 8006880:	d803      	bhi.n	800688a <__any_on+0x36>
 8006882:	2000      	movs	r0, #0
 8006884:	bd10      	pop	{r4, pc}
 8006886:	4603      	mov	r3, r0
 8006888:	e7f7      	b.n	800687a <__any_on+0x26>
 800688a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800688e:	2900      	cmp	r1, #0
 8006890:	d0f5      	beq.n	800687e <__any_on+0x2a>
 8006892:	2001      	movs	r0, #1
 8006894:	e7f6      	b.n	8006884 <__any_on+0x30>

08006896 <sulp>:
 8006896:	b570      	push	{r4, r5, r6, lr}
 8006898:	4604      	mov	r4, r0
 800689a:	460d      	mov	r5, r1
 800689c:	ec45 4b10 	vmov	d0, r4, r5
 80068a0:	4616      	mov	r6, r2
 80068a2:	f7ff feb7 	bl	8006614 <__ulp>
 80068a6:	ec51 0b10 	vmov	r0, r1, d0
 80068aa:	b17e      	cbz	r6, 80068cc <sulp+0x36>
 80068ac:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80068b0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	dd09      	ble.n	80068cc <sulp+0x36>
 80068b8:	051b      	lsls	r3, r3, #20
 80068ba:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80068be:	2400      	movs	r4, #0
 80068c0:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80068c4:	4622      	mov	r2, r4
 80068c6:	462b      	mov	r3, r5
 80068c8:	f7f9 feb6 	bl	8000638 <__aeabi_dmul>
 80068cc:	bd70      	pop	{r4, r5, r6, pc}
	...

080068d0 <_strtod_l>:
 80068d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068d4:	ed2d 8b02 	vpush	{d8}
 80068d8:	b09b      	sub	sp, #108	; 0x6c
 80068da:	4604      	mov	r4, r0
 80068dc:	9213      	str	r2, [sp, #76]	; 0x4c
 80068de:	2200      	movs	r2, #0
 80068e0:	9216      	str	r2, [sp, #88]	; 0x58
 80068e2:	460d      	mov	r5, r1
 80068e4:	f04f 0800 	mov.w	r8, #0
 80068e8:	f04f 0900 	mov.w	r9, #0
 80068ec:	460a      	mov	r2, r1
 80068ee:	9215      	str	r2, [sp, #84]	; 0x54
 80068f0:	7811      	ldrb	r1, [r2, #0]
 80068f2:	292b      	cmp	r1, #43	; 0x2b
 80068f4:	d04c      	beq.n	8006990 <_strtod_l+0xc0>
 80068f6:	d83a      	bhi.n	800696e <_strtod_l+0x9e>
 80068f8:	290d      	cmp	r1, #13
 80068fa:	d834      	bhi.n	8006966 <_strtod_l+0x96>
 80068fc:	2908      	cmp	r1, #8
 80068fe:	d834      	bhi.n	800696a <_strtod_l+0x9a>
 8006900:	2900      	cmp	r1, #0
 8006902:	d03d      	beq.n	8006980 <_strtod_l+0xb0>
 8006904:	2200      	movs	r2, #0
 8006906:	920a      	str	r2, [sp, #40]	; 0x28
 8006908:	9e15      	ldr	r6, [sp, #84]	; 0x54
 800690a:	7832      	ldrb	r2, [r6, #0]
 800690c:	2a30      	cmp	r2, #48	; 0x30
 800690e:	f040 80b4 	bne.w	8006a7a <_strtod_l+0x1aa>
 8006912:	7872      	ldrb	r2, [r6, #1]
 8006914:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8006918:	2a58      	cmp	r2, #88	; 0x58
 800691a:	d170      	bne.n	80069fe <_strtod_l+0x12e>
 800691c:	9302      	str	r3, [sp, #8]
 800691e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006920:	9301      	str	r3, [sp, #4]
 8006922:	ab16      	add	r3, sp, #88	; 0x58
 8006924:	9300      	str	r3, [sp, #0]
 8006926:	4a8e      	ldr	r2, [pc, #568]	; (8006b60 <_strtod_l+0x290>)
 8006928:	ab17      	add	r3, sp, #92	; 0x5c
 800692a:	a915      	add	r1, sp, #84	; 0x54
 800692c:	4620      	mov	r0, r4
 800692e:	f001 f93f 	bl	8007bb0 <__gethex>
 8006932:	f010 070f 	ands.w	r7, r0, #15
 8006936:	4605      	mov	r5, r0
 8006938:	d005      	beq.n	8006946 <_strtod_l+0x76>
 800693a:	2f06      	cmp	r7, #6
 800693c:	d12a      	bne.n	8006994 <_strtod_l+0xc4>
 800693e:	3601      	adds	r6, #1
 8006940:	2300      	movs	r3, #0
 8006942:	9615      	str	r6, [sp, #84]	; 0x54
 8006944:	930a      	str	r3, [sp, #40]	; 0x28
 8006946:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006948:	2b00      	cmp	r3, #0
 800694a:	f040 857f 	bne.w	800744c <_strtod_l+0xb7c>
 800694e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006950:	b1db      	cbz	r3, 800698a <_strtod_l+0xba>
 8006952:	4642      	mov	r2, r8
 8006954:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8006958:	ec43 2b10 	vmov	d0, r2, r3
 800695c:	b01b      	add	sp, #108	; 0x6c
 800695e:	ecbd 8b02 	vpop	{d8}
 8006962:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006966:	2920      	cmp	r1, #32
 8006968:	d1cc      	bne.n	8006904 <_strtod_l+0x34>
 800696a:	3201      	adds	r2, #1
 800696c:	e7bf      	b.n	80068ee <_strtod_l+0x1e>
 800696e:	292d      	cmp	r1, #45	; 0x2d
 8006970:	d1c8      	bne.n	8006904 <_strtod_l+0x34>
 8006972:	2101      	movs	r1, #1
 8006974:	910a      	str	r1, [sp, #40]	; 0x28
 8006976:	1c51      	adds	r1, r2, #1
 8006978:	9115      	str	r1, [sp, #84]	; 0x54
 800697a:	7852      	ldrb	r2, [r2, #1]
 800697c:	2a00      	cmp	r2, #0
 800697e:	d1c3      	bne.n	8006908 <_strtod_l+0x38>
 8006980:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006982:	9515      	str	r5, [sp, #84]	; 0x54
 8006984:	2b00      	cmp	r3, #0
 8006986:	f040 855f 	bne.w	8007448 <_strtod_l+0xb78>
 800698a:	4642      	mov	r2, r8
 800698c:	464b      	mov	r3, r9
 800698e:	e7e3      	b.n	8006958 <_strtod_l+0x88>
 8006990:	2100      	movs	r1, #0
 8006992:	e7ef      	b.n	8006974 <_strtod_l+0xa4>
 8006994:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8006996:	b13a      	cbz	r2, 80069a8 <_strtod_l+0xd8>
 8006998:	2135      	movs	r1, #53	; 0x35
 800699a:	a818      	add	r0, sp, #96	; 0x60
 800699c:	f7ff ff37 	bl	800680e <__copybits>
 80069a0:	9916      	ldr	r1, [sp, #88]	; 0x58
 80069a2:	4620      	mov	r0, r4
 80069a4:	f7ff fb0a 	bl	8005fbc <_Bfree>
 80069a8:	3f01      	subs	r7, #1
 80069aa:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80069ac:	2f04      	cmp	r7, #4
 80069ae:	d806      	bhi.n	80069be <_strtod_l+0xee>
 80069b0:	e8df f007 	tbb	[pc, r7]
 80069b4:	201d0314 	.word	0x201d0314
 80069b8:	14          	.byte	0x14
 80069b9:	00          	.byte	0x00
 80069ba:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 80069be:	05e9      	lsls	r1, r5, #23
 80069c0:	bf48      	it	mi
 80069c2:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 80069c6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80069ca:	0d1b      	lsrs	r3, r3, #20
 80069cc:	051b      	lsls	r3, r3, #20
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d1b9      	bne.n	8006946 <_strtod_l+0x76>
 80069d2:	f7fe fb05 	bl	8004fe0 <__errno>
 80069d6:	2322      	movs	r3, #34	; 0x22
 80069d8:	6003      	str	r3, [r0, #0]
 80069da:	e7b4      	b.n	8006946 <_strtod_l+0x76>
 80069dc:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 80069e0:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80069e4:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80069e8:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 80069ec:	e7e7      	b.n	80069be <_strtod_l+0xee>
 80069ee:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8006b68 <_strtod_l+0x298>
 80069f2:	e7e4      	b.n	80069be <_strtod_l+0xee>
 80069f4:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 80069f8:	f04f 38ff 	mov.w	r8, #4294967295
 80069fc:	e7df      	b.n	80069be <_strtod_l+0xee>
 80069fe:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006a00:	1c5a      	adds	r2, r3, #1
 8006a02:	9215      	str	r2, [sp, #84]	; 0x54
 8006a04:	785b      	ldrb	r3, [r3, #1]
 8006a06:	2b30      	cmp	r3, #48	; 0x30
 8006a08:	d0f9      	beq.n	80069fe <_strtod_l+0x12e>
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d09b      	beq.n	8006946 <_strtod_l+0x76>
 8006a0e:	2301      	movs	r3, #1
 8006a10:	f04f 0a00 	mov.w	sl, #0
 8006a14:	9304      	str	r3, [sp, #16]
 8006a16:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006a18:	930b      	str	r3, [sp, #44]	; 0x2c
 8006a1a:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8006a1e:	46d3      	mov	fp, sl
 8006a20:	220a      	movs	r2, #10
 8006a22:	9815      	ldr	r0, [sp, #84]	; 0x54
 8006a24:	7806      	ldrb	r6, [r0, #0]
 8006a26:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8006a2a:	b2d9      	uxtb	r1, r3
 8006a2c:	2909      	cmp	r1, #9
 8006a2e:	d926      	bls.n	8006a7e <_strtod_l+0x1ae>
 8006a30:	494c      	ldr	r1, [pc, #304]	; (8006b64 <_strtod_l+0x294>)
 8006a32:	2201      	movs	r2, #1
 8006a34:	f000 ffe6 	bl	8007a04 <strncmp>
 8006a38:	2800      	cmp	r0, #0
 8006a3a:	d030      	beq.n	8006a9e <_strtod_l+0x1ce>
 8006a3c:	2000      	movs	r0, #0
 8006a3e:	4632      	mov	r2, r6
 8006a40:	9005      	str	r0, [sp, #20]
 8006a42:	465e      	mov	r6, fp
 8006a44:	4603      	mov	r3, r0
 8006a46:	2a65      	cmp	r2, #101	; 0x65
 8006a48:	d001      	beq.n	8006a4e <_strtod_l+0x17e>
 8006a4a:	2a45      	cmp	r2, #69	; 0x45
 8006a4c:	d113      	bne.n	8006a76 <_strtod_l+0x1a6>
 8006a4e:	b91e      	cbnz	r6, 8006a58 <_strtod_l+0x188>
 8006a50:	9a04      	ldr	r2, [sp, #16]
 8006a52:	4302      	orrs	r2, r0
 8006a54:	d094      	beq.n	8006980 <_strtod_l+0xb0>
 8006a56:	2600      	movs	r6, #0
 8006a58:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8006a5a:	1c6a      	adds	r2, r5, #1
 8006a5c:	9215      	str	r2, [sp, #84]	; 0x54
 8006a5e:	786a      	ldrb	r2, [r5, #1]
 8006a60:	2a2b      	cmp	r2, #43	; 0x2b
 8006a62:	d074      	beq.n	8006b4e <_strtod_l+0x27e>
 8006a64:	2a2d      	cmp	r2, #45	; 0x2d
 8006a66:	d078      	beq.n	8006b5a <_strtod_l+0x28a>
 8006a68:	f04f 0c00 	mov.w	ip, #0
 8006a6c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8006a70:	2909      	cmp	r1, #9
 8006a72:	d97f      	bls.n	8006b74 <_strtod_l+0x2a4>
 8006a74:	9515      	str	r5, [sp, #84]	; 0x54
 8006a76:	2700      	movs	r7, #0
 8006a78:	e09e      	b.n	8006bb8 <_strtod_l+0x2e8>
 8006a7a:	2300      	movs	r3, #0
 8006a7c:	e7c8      	b.n	8006a10 <_strtod_l+0x140>
 8006a7e:	f1bb 0f08 	cmp.w	fp, #8
 8006a82:	bfd8      	it	le
 8006a84:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8006a86:	f100 0001 	add.w	r0, r0, #1
 8006a8a:	bfda      	itte	le
 8006a8c:	fb02 3301 	mlale	r3, r2, r1, r3
 8006a90:	9309      	strle	r3, [sp, #36]	; 0x24
 8006a92:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 8006a96:	f10b 0b01 	add.w	fp, fp, #1
 8006a9a:	9015      	str	r0, [sp, #84]	; 0x54
 8006a9c:	e7c1      	b.n	8006a22 <_strtod_l+0x152>
 8006a9e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006aa0:	1c5a      	adds	r2, r3, #1
 8006aa2:	9215      	str	r2, [sp, #84]	; 0x54
 8006aa4:	785a      	ldrb	r2, [r3, #1]
 8006aa6:	f1bb 0f00 	cmp.w	fp, #0
 8006aaa:	d037      	beq.n	8006b1c <_strtod_l+0x24c>
 8006aac:	9005      	str	r0, [sp, #20]
 8006aae:	465e      	mov	r6, fp
 8006ab0:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8006ab4:	2b09      	cmp	r3, #9
 8006ab6:	d912      	bls.n	8006ade <_strtod_l+0x20e>
 8006ab8:	2301      	movs	r3, #1
 8006aba:	e7c4      	b.n	8006a46 <_strtod_l+0x176>
 8006abc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006abe:	1c5a      	adds	r2, r3, #1
 8006ac0:	9215      	str	r2, [sp, #84]	; 0x54
 8006ac2:	785a      	ldrb	r2, [r3, #1]
 8006ac4:	3001      	adds	r0, #1
 8006ac6:	2a30      	cmp	r2, #48	; 0x30
 8006ac8:	d0f8      	beq.n	8006abc <_strtod_l+0x1ec>
 8006aca:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8006ace:	2b08      	cmp	r3, #8
 8006ad0:	f200 84c1 	bhi.w	8007456 <_strtod_l+0xb86>
 8006ad4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006ad6:	9005      	str	r0, [sp, #20]
 8006ad8:	2000      	movs	r0, #0
 8006ada:	930b      	str	r3, [sp, #44]	; 0x2c
 8006adc:	4606      	mov	r6, r0
 8006ade:	3a30      	subs	r2, #48	; 0x30
 8006ae0:	f100 0301 	add.w	r3, r0, #1
 8006ae4:	d014      	beq.n	8006b10 <_strtod_l+0x240>
 8006ae6:	9905      	ldr	r1, [sp, #20]
 8006ae8:	4419      	add	r1, r3
 8006aea:	9105      	str	r1, [sp, #20]
 8006aec:	4633      	mov	r3, r6
 8006aee:	eb00 0c06 	add.w	ip, r0, r6
 8006af2:	210a      	movs	r1, #10
 8006af4:	4563      	cmp	r3, ip
 8006af6:	d113      	bne.n	8006b20 <_strtod_l+0x250>
 8006af8:	1833      	adds	r3, r6, r0
 8006afa:	2b08      	cmp	r3, #8
 8006afc:	f106 0601 	add.w	r6, r6, #1
 8006b00:	4406      	add	r6, r0
 8006b02:	dc1a      	bgt.n	8006b3a <_strtod_l+0x26a>
 8006b04:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006b06:	230a      	movs	r3, #10
 8006b08:	fb03 2301 	mla	r3, r3, r1, r2
 8006b0c:	9309      	str	r3, [sp, #36]	; 0x24
 8006b0e:	2300      	movs	r3, #0
 8006b10:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006b12:	1c51      	adds	r1, r2, #1
 8006b14:	9115      	str	r1, [sp, #84]	; 0x54
 8006b16:	7852      	ldrb	r2, [r2, #1]
 8006b18:	4618      	mov	r0, r3
 8006b1a:	e7c9      	b.n	8006ab0 <_strtod_l+0x1e0>
 8006b1c:	4658      	mov	r0, fp
 8006b1e:	e7d2      	b.n	8006ac6 <_strtod_l+0x1f6>
 8006b20:	2b08      	cmp	r3, #8
 8006b22:	f103 0301 	add.w	r3, r3, #1
 8006b26:	dc03      	bgt.n	8006b30 <_strtod_l+0x260>
 8006b28:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8006b2a:	434f      	muls	r7, r1
 8006b2c:	9709      	str	r7, [sp, #36]	; 0x24
 8006b2e:	e7e1      	b.n	8006af4 <_strtod_l+0x224>
 8006b30:	2b10      	cmp	r3, #16
 8006b32:	bfd8      	it	le
 8006b34:	fb01 fa0a 	mulle.w	sl, r1, sl
 8006b38:	e7dc      	b.n	8006af4 <_strtod_l+0x224>
 8006b3a:	2e10      	cmp	r6, #16
 8006b3c:	bfdc      	itt	le
 8006b3e:	230a      	movle	r3, #10
 8006b40:	fb03 2a0a 	mlale	sl, r3, sl, r2
 8006b44:	e7e3      	b.n	8006b0e <_strtod_l+0x23e>
 8006b46:	2300      	movs	r3, #0
 8006b48:	9305      	str	r3, [sp, #20]
 8006b4a:	2301      	movs	r3, #1
 8006b4c:	e780      	b.n	8006a50 <_strtod_l+0x180>
 8006b4e:	f04f 0c00 	mov.w	ip, #0
 8006b52:	1caa      	adds	r2, r5, #2
 8006b54:	9215      	str	r2, [sp, #84]	; 0x54
 8006b56:	78aa      	ldrb	r2, [r5, #2]
 8006b58:	e788      	b.n	8006a6c <_strtod_l+0x19c>
 8006b5a:	f04f 0c01 	mov.w	ip, #1
 8006b5e:	e7f8      	b.n	8006b52 <_strtod_l+0x282>
 8006b60:	08009790 	.word	0x08009790
 8006b64:	0800978c 	.word	0x0800978c
 8006b68:	7ff00000 	.word	0x7ff00000
 8006b6c:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006b6e:	1c51      	adds	r1, r2, #1
 8006b70:	9115      	str	r1, [sp, #84]	; 0x54
 8006b72:	7852      	ldrb	r2, [r2, #1]
 8006b74:	2a30      	cmp	r2, #48	; 0x30
 8006b76:	d0f9      	beq.n	8006b6c <_strtod_l+0x29c>
 8006b78:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8006b7c:	2908      	cmp	r1, #8
 8006b7e:	f63f af7a 	bhi.w	8006a76 <_strtod_l+0x1a6>
 8006b82:	3a30      	subs	r2, #48	; 0x30
 8006b84:	9208      	str	r2, [sp, #32]
 8006b86:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006b88:	920c      	str	r2, [sp, #48]	; 0x30
 8006b8a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006b8c:	1c57      	adds	r7, r2, #1
 8006b8e:	9715      	str	r7, [sp, #84]	; 0x54
 8006b90:	7852      	ldrb	r2, [r2, #1]
 8006b92:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8006b96:	f1be 0f09 	cmp.w	lr, #9
 8006b9a:	d938      	bls.n	8006c0e <_strtod_l+0x33e>
 8006b9c:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006b9e:	1a7f      	subs	r7, r7, r1
 8006ba0:	2f08      	cmp	r7, #8
 8006ba2:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8006ba6:	dc03      	bgt.n	8006bb0 <_strtod_l+0x2e0>
 8006ba8:	9908      	ldr	r1, [sp, #32]
 8006baa:	428f      	cmp	r7, r1
 8006bac:	bfa8      	it	ge
 8006bae:	460f      	movge	r7, r1
 8006bb0:	f1bc 0f00 	cmp.w	ip, #0
 8006bb4:	d000      	beq.n	8006bb8 <_strtod_l+0x2e8>
 8006bb6:	427f      	negs	r7, r7
 8006bb8:	2e00      	cmp	r6, #0
 8006bba:	d14f      	bne.n	8006c5c <_strtod_l+0x38c>
 8006bbc:	9904      	ldr	r1, [sp, #16]
 8006bbe:	4301      	orrs	r1, r0
 8006bc0:	f47f aec1 	bne.w	8006946 <_strtod_l+0x76>
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	f47f aedb 	bne.w	8006980 <_strtod_l+0xb0>
 8006bca:	2a69      	cmp	r2, #105	; 0x69
 8006bcc:	d029      	beq.n	8006c22 <_strtod_l+0x352>
 8006bce:	dc26      	bgt.n	8006c1e <_strtod_l+0x34e>
 8006bd0:	2a49      	cmp	r2, #73	; 0x49
 8006bd2:	d026      	beq.n	8006c22 <_strtod_l+0x352>
 8006bd4:	2a4e      	cmp	r2, #78	; 0x4e
 8006bd6:	f47f aed3 	bne.w	8006980 <_strtod_l+0xb0>
 8006bda:	499b      	ldr	r1, [pc, #620]	; (8006e48 <_strtod_l+0x578>)
 8006bdc:	a815      	add	r0, sp, #84	; 0x54
 8006bde:	f001 fa27 	bl	8008030 <__match>
 8006be2:	2800      	cmp	r0, #0
 8006be4:	f43f aecc 	beq.w	8006980 <_strtod_l+0xb0>
 8006be8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006bea:	781b      	ldrb	r3, [r3, #0]
 8006bec:	2b28      	cmp	r3, #40	; 0x28
 8006bee:	d12f      	bne.n	8006c50 <_strtod_l+0x380>
 8006bf0:	4996      	ldr	r1, [pc, #600]	; (8006e4c <_strtod_l+0x57c>)
 8006bf2:	aa18      	add	r2, sp, #96	; 0x60
 8006bf4:	a815      	add	r0, sp, #84	; 0x54
 8006bf6:	f001 fa2f 	bl	8008058 <__hexnan>
 8006bfa:	2805      	cmp	r0, #5
 8006bfc:	d128      	bne.n	8006c50 <_strtod_l+0x380>
 8006bfe:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006c00:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006c04:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8006c08:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8006c0c:	e69b      	b.n	8006946 <_strtod_l+0x76>
 8006c0e:	9f08      	ldr	r7, [sp, #32]
 8006c10:	210a      	movs	r1, #10
 8006c12:	fb01 2107 	mla	r1, r1, r7, r2
 8006c16:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8006c1a:	9208      	str	r2, [sp, #32]
 8006c1c:	e7b5      	b.n	8006b8a <_strtod_l+0x2ba>
 8006c1e:	2a6e      	cmp	r2, #110	; 0x6e
 8006c20:	e7d9      	b.n	8006bd6 <_strtod_l+0x306>
 8006c22:	498b      	ldr	r1, [pc, #556]	; (8006e50 <_strtod_l+0x580>)
 8006c24:	a815      	add	r0, sp, #84	; 0x54
 8006c26:	f001 fa03 	bl	8008030 <__match>
 8006c2a:	2800      	cmp	r0, #0
 8006c2c:	f43f aea8 	beq.w	8006980 <_strtod_l+0xb0>
 8006c30:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006c32:	4988      	ldr	r1, [pc, #544]	; (8006e54 <_strtod_l+0x584>)
 8006c34:	3b01      	subs	r3, #1
 8006c36:	a815      	add	r0, sp, #84	; 0x54
 8006c38:	9315      	str	r3, [sp, #84]	; 0x54
 8006c3a:	f001 f9f9 	bl	8008030 <__match>
 8006c3e:	b910      	cbnz	r0, 8006c46 <_strtod_l+0x376>
 8006c40:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006c42:	3301      	adds	r3, #1
 8006c44:	9315      	str	r3, [sp, #84]	; 0x54
 8006c46:	f8df 921c 	ldr.w	r9, [pc, #540]	; 8006e64 <_strtod_l+0x594>
 8006c4a:	f04f 0800 	mov.w	r8, #0
 8006c4e:	e67a      	b.n	8006946 <_strtod_l+0x76>
 8006c50:	4881      	ldr	r0, [pc, #516]	; (8006e58 <_strtod_l+0x588>)
 8006c52:	f000 ff09 	bl	8007a68 <nan>
 8006c56:	ec59 8b10 	vmov	r8, r9, d0
 8006c5a:	e674      	b.n	8006946 <_strtod_l+0x76>
 8006c5c:	9b05      	ldr	r3, [sp, #20]
 8006c5e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006c60:	1afb      	subs	r3, r7, r3
 8006c62:	f1bb 0f00 	cmp.w	fp, #0
 8006c66:	bf08      	it	eq
 8006c68:	46b3      	moveq	fp, r6
 8006c6a:	2e10      	cmp	r6, #16
 8006c6c:	9308      	str	r3, [sp, #32]
 8006c6e:	4635      	mov	r5, r6
 8006c70:	bfa8      	it	ge
 8006c72:	2510      	movge	r5, #16
 8006c74:	f7f9 fc66 	bl	8000544 <__aeabi_ui2d>
 8006c78:	2e09      	cmp	r6, #9
 8006c7a:	4680      	mov	r8, r0
 8006c7c:	4689      	mov	r9, r1
 8006c7e:	dd13      	ble.n	8006ca8 <_strtod_l+0x3d8>
 8006c80:	4b76      	ldr	r3, [pc, #472]	; (8006e5c <_strtod_l+0x58c>)
 8006c82:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8006c86:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8006c8a:	f7f9 fcd5 	bl	8000638 <__aeabi_dmul>
 8006c8e:	4680      	mov	r8, r0
 8006c90:	4650      	mov	r0, sl
 8006c92:	4689      	mov	r9, r1
 8006c94:	f7f9 fc56 	bl	8000544 <__aeabi_ui2d>
 8006c98:	4602      	mov	r2, r0
 8006c9a:	460b      	mov	r3, r1
 8006c9c:	4640      	mov	r0, r8
 8006c9e:	4649      	mov	r1, r9
 8006ca0:	f7f9 fb14 	bl	80002cc <__adddf3>
 8006ca4:	4680      	mov	r8, r0
 8006ca6:	4689      	mov	r9, r1
 8006ca8:	2e0f      	cmp	r6, #15
 8006caa:	dc38      	bgt.n	8006d1e <_strtod_l+0x44e>
 8006cac:	9b08      	ldr	r3, [sp, #32]
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	f43f ae49 	beq.w	8006946 <_strtod_l+0x76>
 8006cb4:	dd24      	ble.n	8006d00 <_strtod_l+0x430>
 8006cb6:	2b16      	cmp	r3, #22
 8006cb8:	dc0b      	bgt.n	8006cd2 <_strtod_l+0x402>
 8006cba:	4968      	ldr	r1, [pc, #416]	; (8006e5c <_strtod_l+0x58c>)
 8006cbc:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006cc0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006cc4:	4642      	mov	r2, r8
 8006cc6:	464b      	mov	r3, r9
 8006cc8:	f7f9 fcb6 	bl	8000638 <__aeabi_dmul>
 8006ccc:	4680      	mov	r8, r0
 8006cce:	4689      	mov	r9, r1
 8006cd0:	e639      	b.n	8006946 <_strtod_l+0x76>
 8006cd2:	9a08      	ldr	r2, [sp, #32]
 8006cd4:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 8006cd8:	4293      	cmp	r3, r2
 8006cda:	db20      	blt.n	8006d1e <_strtod_l+0x44e>
 8006cdc:	4c5f      	ldr	r4, [pc, #380]	; (8006e5c <_strtod_l+0x58c>)
 8006cde:	f1c6 060f 	rsb	r6, r6, #15
 8006ce2:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 8006ce6:	4642      	mov	r2, r8
 8006ce8:	464b      	mov	r3, r9
 8006cea:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006cee:	f7f9 fca3 	bl	8000638 <__aeabi_dmul>
 8006cf2:	9b08      	ldr	r3, [sp, #32]
 8006cf4:	1b9e      	subs	r6, r3, r6
 8006cf6:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 8006cfa:	e9d4 2300 	ldrd	r2, r3, [r4]
 8006cfe:	e7e3      	b.n	8006cc8 <_strtod_l+0x3f8>
 8006d00:	9b08      	ldr	r3, [sp, #32]
 8006d02:	3316      	adds	r3, #22
 8006d04:	db0b      	blt.n	8006d1e <_strtod_l+0x44e>
 8006d06:	9b05      	ldr	r3, [sp, #20]
 8006d08:	1bdf      	subs	r7, r3, r7
 8006d0a:	4b54      	ldr	r3, [pc, #336]	; (8006e5c <_strtod_l+0x58c>)
 8006d0c:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8006d10:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006d14:	4640      	mov	r0, r8
 8006d16:	4649      	mov	r1, r9
 8006d18:	f7f9 fdb8 	bl	800088c <__aeabi_ddiv>
 8006d1c:	e7d6      	b.n	8006ccc <_strtod_l+0x3fc>
 8006d1e:	9b08      	ldr	r3, [sp, #32]
 8006d20:	1b75      	subs	r5, r6, r5
 8006d22:	441d      	add	r5, r3
 8006d24:	2d00      	cmp	r5, #0
 8006d26:	dd70      	ble.n	8006e0a <_strtod_l+0x53a>
 8006d28:	f015 030f 	ands.w	r3, r5, #15
 8006d2c:	d00a      	beq.n	8006d44 <_strtod_l+0x474>
 8006d2e:	494b      	ldr	r1, [pc, #300]	; (8006e5c <_strtod_l+0x58c>)
 8006d30:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006d34:	4642      	mov	r2, r8
 8006d36:	464b      	mov	r3, r9
 8006d38:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006d3c:	f7f9 fc7c 	bl	8000638 <__aeabi_dmul>
 8006d40:	4680      	mov	r8, r0
 8006d42:	4689      	mov	r9, r1
 8006d44:	f035 050f 	bics.w	r5, r5, #15
 8006d48:	d04d      	beq.n	8006de6 <_strtod_l+0x516>
 8006d4a:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 8006d4e:	dd22      	ble.n	8006d96 <_strtod_l+0x4c6>
 8006d50:	2500      	movs	r5, #0
 8006d52:	46ab      	mov	fp, r5
 8006d54:	9509      	str	r5, [sp, #36]	; 0x24
 8006d56:	9505      	str	r5, [sp, #20]
 8006d58:	2322      	movs	r3, #34	; 0x22
 8006d5a:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8006e64 <_strtod_l+0x594>
 8006d5e:	6023      	str	r3, [r4, #0]
 8006d60:	f04f 0800 	mov.w	r8, #0
 8006d64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	f43f aded 	beq.w	8006946 <_strtod_l+0x76>
 8006d6c:	9916      	ldr	r1, [sp, #88]	; 0x58
 8006d6e:	4620      	mov	r0, r4
 8006d70:	f7ff f924 	bl	8005fbc <_Bfree>
 8006d74:	9905      	ldr	r1, [sp, #20]
 8006d76:	4620      	mov	r0, r4
 8006d78:	f7ff f920 	bl	8005fbc <_Bfree>
 8006d7c:	4659      	mov	r1, fp
 8006d7e:	4620      	mov	r0, r4
 8006d80:	f7ff f91c 	bl	8005fbc <_Bfree>
 8006d84:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006d86:	4620      	mov	r0, r4
 8006d88:	f7ff f918 	bl	8005fbc <_Bfree>
 8006d8c:	4629      	mov	r1, r5
 8006d8e:	4620      	mov	r0, r4
 8006d90:	f7ff f914 	bl	8005fbc <_Bfree>
 8006d94:	e5d7      	b.n	8006946 <_strtod_l+0x76>
 8006d96:	4b32      	ldr	r3, [pc, #200]	; (8006e60 <_strtod_l+0x590>)
 8006d98:	9304      	str	r3, [sp, #16]
 8006d9a:	2300      	movs	r3, #0
 8006d9c:	112d      	asrs	r5, r5, #4
 8006d9e:	4640      	mov	r0, r8
 8006da0:	4649      	mov	r1, r9
 8006da2:	469a      	mov	sl, r3
 8006da4:	2d01      	cmp	r5, #1
 8006da6:	dc21      	bgt.n	8006dec <_strtod_l+0x51c>
 8006da8:	b10b      	cbz	r3, 8006dae <_strtod_l+0x4de>
 8006daa:	4680      	mov	r8, r0
 8006dac:	4689      	mov	r9, r1
 8006dae:	492c      	ldr	r1, [pc, #176]	; (8006e60 <_strtod_l+0x590>)
 8006db0:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8006db4:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8006db8:	4642      	mov	r2, r8
 8006dba:	464b      	mov	r3, r9
 8006dbc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006dc0:	f7f9 fc3a 	bl	8000638 <__aeabi_dmul>
 8006dc4:	4b27      	ldr	r3, [pc, #156]	; (8006e64 <_strtod_l+0x594>)
 8006dc6:	460a      	mov	r2, r1
 8006dc8:	400b      	ands	r3, r1
 8006dca:	4927      	ldr	r1, [pc, #156]	; (8006e68 <_strtod_l+0x598>)
 8006dcc:	428b      	cmp	r3, r1
 8006dce:	4680      	mov	r8, r0
 8006dd0:	d8be      	bhi.n	8006d50 <_strtod_l+0x480>
 8006dd2:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8006dd6:	428b      	cmp	r3, r1
 8006dd8:	bf86      	itte	hi
 8006dda:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 8006e6c <_strtod_l+0x59c>
 8006dde:	f04f 38ff 	movhi.w	r8, #4294967295
 8006de2:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8006de6:	2300      	movs	r3, #0
 8006de8:	9304      	str	r3, [sp, #16]
 8006dea:	e07b      	b.n	8006ee4 <_strtod_l+0x614>
 8006dec:	07ea      	lsls	r2, r5, #31
 8006dee:	d505      	bpl.n	8006dfc <_strtod_l+0x52c>
 8006df0:	9b04      	ldr	r3, [sp, #16]
 8006df2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006df6:	f7f9 fc1f 	bl	8000638 <__aeabi_dmul>
 8006dfa:	2301      	movs	r3, #1
 8006dfc:	9a04      	ldr	r2, [sp, #16]
 8006dfe:	3208      	adds	r2, #8
 8006e00:	f10a 0a01 	add.w	sl, sl, #1
 8006e04:	106d      	asrs	r5, r5, #1
 8006e06:	9204      	str	r2, [sp, #16]
 8006e08:	e7cc      	b.n	8006da4 <_strtod_l+0x4d4>
 8006e0a:	d0ec      	beq.n	8006de6 <_strtod_l+0x516>
 8006e0c:	426d      	negs	r5, r5
 8006e0e:	f015 020f 	ands.w	r2, r5, #15
 8006e12:	d00a      	beq.n	8006e2a <_strtod_l+0x55a>
 8006e14:	4b11      	ldr	r3, [pc, #68]	; (8006e5c <_strtod_l+0x58c>)
 8006e16:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006e1a:	4640      	mov	r0, r8
 8006e1c:	4649      	mov	r1, r9
 8006e1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e22:	f7f9 fd33 	bl	800088c <__aeabi_ddiv>
 8006e26:	4680      	mov	r8, r0
 8006e28:	4689      	mov	r9, r1
 8006e2a:	112d      	asrs	r5, r5, #4
 8006e2c:	d0db      	beq.n	8006de6 <_strtod_l+0x516>
 8006e2e:	2d1f      	cmp	r5, #31
 8006e30:	dd1e      	ble.n	8006e70 <_strtod_l+0x5a0>
 8006e32:	2500      	movs	r5, #0
 8006e34:	46ab      	mov	fp, r5
 8006e36:	9509      	str	r5, [sp, #36]	; 0x24
 8006e38:	9505      	str	r5, [sp, #20]
 8006e3a:	2322      	movs	r3, #34	; 0x22
 8006e3c:	f04f 0800 	mov.w	r8, #0
 8006e40:	f04f 0900 	mov.w	r9, #0
 8006e44:	6023      	str	r3, [r4, #0]
 8006e46:	e78d      	b.n	8006d64 <_strtod_l+0x494>
 8006e48:	0800957d 	.word	0x0800957d
 8006e4c:	080097a4 	.word	0x080097a4
 8006e50:	08009575 	.word	0x08009575
 8006e54:	080095ac 	.word	0x080095ac
 8006e58:	08009935 	.word	0x08009935
 8006e5c:	080096b8 	.word	0x080096b8
 8006e60:	08009690 	.word	0x08009690
 8006e64:	7ff00000 	.word	0x7ff00000
 8006e68:	7ca00000 	.word	0x7ca00000
 8006e6c:	7fefffff 	.word	0x7fefffff
 8006e70:	f015 0310 	ands.w	r3, r5, #16
 8006e74:	bf18      	it	ne
 8006e76:	236a      	movne	r3, #106	; 0x6a
 8006e78:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 800721c <_strtod_l+0x94c>
 8006e7c:	9304      	str	r3, [sp, #16]
 8006e7e:	4640      	mov	r0, r8
 8006e80:	4649      	mov	r1, r9
 8006e82:	2300      	movs	r3, #0
 8006e84:	07ea      	lsls	r2, r5, #31
 8006e86:	d504      	bpl.n	8006e92 <_strtod_l+0x5c2>
 8006e88:	e9da 2300 	ldrd	r2, r3, [sl]
 8006e8c:	f7f9 fbd4 	bl	8000638 <__aeabi_dmul>
 8006e90:	2301      	movs	r3, #1
 8006e92:	106d      	asrs	r5, r5, #1
 8006e94:	f10a 0a08 	add.w	sl, sl, #8
 8006e98:	d1f4      	bne.n	8006e84 <_strtod_l+0x5b4>
 8006e9a:	b10b      	cbz	r3, 8006ea0 <_strtod_l+0x5d0>
 8006e9c:	4680      	mov	r8, r0
 8006e9e:	4689      	mov	r9, r1
 8006ea0:	9b04      	ldr	r3, [sp, #16]
 8006ea2:	b1bb      	cbz	r3, 8006ed4 <_strtod_l+0x604>
 8006ea4:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8006ea8:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	4649      	mov	r1, r9
 8006eb0:	dd10      	ble.n	8006ed4 <_strtod_l+0x604>
 8006eb2:	2b1f      	cmp	r3, #31
 8006eb4:	f340 811e 	ble.w	80070f4 <_strtod_l+0x824>
 8006eb8:	2b34      	cmp	r3, #52	; 0x34
 8006eba:	bfde      	ittt	le
 8006ebc:	f04f 33ff 	movle.w	r3, #4294967295
 8006ec0:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8006ec4:	4093      	lslle	r3, r2
 8006ec6:	f04f 0800 	mov.w	r8, #0
 8006eca:	bfcc      	ite	gt
 8006ecc:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8006ed0:	ea03 0901 	andle.w	r9, r3, r1
 8006ed4:	2200      	movs	r2, #0
 8006ed6:	2300      	movs	r3, #0
 8006ed8:	4640      	mov	r0, r8
 8006eda:	4649      	mov	r1, r9
 8006edc:	f7f9 fe14 	bl	8000b08 <__aeabi_dcmpeq>
 8006ee0:	2800      	cmp	r0, #0
 8006ee2:	d1a6      	bne.n	8006e32 <_strtod_l+0x562>
 8006ee4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ee6:	9300      	str	r3, [sp, #0]
 8006ee8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006eea:	4633      	mov	r3, r6
 8006eec:	465a      	mov	r2, fp
 8006eee:	4620      	mov	r0, r4
 8006ef0:	f7ff f8cc 	bl	800608c <__s2b>
 8006ef4:	9009      	str	r0, [sp, #36]	; 0x24
 8006ef6:	2800      	cmp	r0, #0
 8006ef8:	f43f af2a 	beq.w	8006d50 <_strtod_l+0x480>
 8006efc:	9a08      	ldr	r2, [sp, #32]
 8006efe:	9b05      	ldr	r3, [sp, #20]
 8006f00:	2a00      	cmp	r2, #0
 8006f02:	eba3 0307 	sub.w	r3, r3, r7
 8006f06:	bfa8      	it	ge
 8006f08:	2300      	movge	r3, #0
 8006f0a:	930c      	str	r3, [sp, #48]	; 0x30
 8006f0c:	2500      	movs	r5, #0
 8006f0e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8006f12:	9312      	str	r3, [sp, #72]	; 0x48
 8006f14:	46ab      	mov	fp, r5
 8006f16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f18:	4620      	mov	r0, r4
 8006f1a:	6859      	ldr	r1, [r3, #4]
 8006f1c:	f7ff f80e 	bl	8005f3c <_Balloc>
 8006f20:	9005      	str	r0, [sp, #20]
 8006f22:	2800      	cmp	r0, #0
 8006f24:	f43f af18 	beq.w	8006d58 <_strtod_l+0x488>
 8006f28:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f2a:	691a      	ldr	r2, [r3, #16]
 8006f2c:	3202      	adds	r2, #2
 8006f2e:	f103 010c 	add.w	r1, r3, #12
 8006f32:	0092      	lsls	r2, r2, #2
 8006f34:	300c      	adds	r0, #12
 8006f36:	f000 fd87 	bl	8007a48 <memcpy>
 8006f3a:	ec49 8b10 	vmov	d0, r8, r9
 8006f3e:	aa18      	add	r2, sp, #96	; 0x60
 8006f40:	a917      	add	r1, sp, #92	; 0x5c
 8006f42:	4620      	mov	r0, r4
 8006f44:	f7ff fbd6 	bl	80066f4 <__d2b>
 8006f48:	ec49 8b18 	vmov	d8, r8, r9
 8006f4c:	9016      	str	r0, [sp, #88]	; 0x58
 8006f4e:	2800      	cmp	r0, #0
 8006f50:	f43f af02 	beq.w	8006d58 <_strtod_l+0x488>
 8006f54:	2101      	movs	r1, #1
 8006f56:	4620      	mov	r0, r4
 8006f58:	f7ff f930 	bl	80061bc <__i2b>
 8006f5c:	4683      	mov	fp, r0
 8006f5e:	2800      	cmp	r0, #0
 8006f60:	f43f aefa 	beq.w	8006d58 <_strtod_l+0x488>
 8006f64:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8006f66:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8006f68:	2e00      	cmp	r6, #0
 8006f6a:	bfab      	itete	ge
 8006f6c:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 8006f6e:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 8006f70:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8006f72:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 8006f76:	bfac      	ite	ge
 8006f78:	eb06 0a03 	addge.w	sl, r6, r3
 8006f7c:	1b9f      	sublt	r7, r3, r6
 8006f7e:	9b04      	ldr	r3, [sp, #16]
 8006f80:	1af6      	subs	r6, r6, r3
 8006f82:	4416      	add	r6, r2
 8006f84:	4ba0      	ldr	r3, [pc, #640]	; (8007208 <_strtod_l+0x938>)
 8006f86:	3e01      	subs	r6, #1
 8006f88:	429e      	cmp	r6, r3
 8006f8a:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8006f8e:	f280 80c4 	bge.w	800711a <_strtod_l+0x84a>
 8006f92:	1b9b      	subs	r3, r3, r6
 8006f94:	2b1f      	cmp	r3, #31
 8006f96:	eba2 0203 	sub.w	r2, r2, r3
 8006f9a:	f04f 0101 	mov.w	r1, #1
 8006f9e:	f300 80b0 	bgt.w	8007102 <_strtod_l+0x832>
 8006fa2:	fa01 f303 	lsl.w	r3, r1, r3
 8006fa6:	930e      	str	r3, [sp, #56]	; 0x38
 8006fa8:	2300      	movs	r3, #0
 8006faa:	930d      	str	r3, [sp, #52]	; 0x34
 8006fac:	eb0a 0602 	add.w	r6, sl, r2
 8006fb0:	9b04      	ldr	r3, [sp, #16]
 8006fb2:	45b2      	cmp	sl, r6
 8006fb4:	4417      	add	r7, r2
 8006fb6:	441f      	add	r7, r3
 8006fb8:	4653      	mov	r3, sl
 8006fba:	bfa8      	it	ge
 8006fbc:	4633      	movge	r3, r6
 8006fbe:	42bb      	cmp	r3, r7
 8006fc0:	bfa8      	it	ge
 8006fc2:	463b      	movge	r3, r7
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	bfc2      	ittt	gt
 8006fc8:	1af6      	subgt	r6, r6, r3
 8006fca:	1aff      	subgt	r7, r7, r3
 8006fcc:	ebaa 0a03 	subgt.w	sl, sl, r3
 8006fd0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	dd17      	ble.n	8007006 <_strtod_l+0x736>
 8006fd6:	4659      	mov	r1, fp
 8006fd8:	461a      	mov	r2, r3
 8006fda:	4620      	mov	r0, r4
 8006fdc:	f7ff f9ae 	bl	800633c <__pow5mult>
 8006fe0:	4683      	mov	fp, r0
 8006fe2:	2800      	cmp	r0, #0
 8006fe4:	f43f aeb8 	beq.w	8006d58 <_strtod_l+0x488>
 8006fe8:	4601      	mov	r1, r0
 8006fea:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8006fec:	4620      	mov	r0, r4
 8006fee:	f7ff f8fb 	bl	80061e8 <__multiply>
 8006ff2:	900b      	str	r0, [sp, #44]	; 0x2c
 8006ff4:	2800      	cmp	r0, #0
 8006ff6:	f43f aeaf 	beq.w	8006d58 <_strtod_l+0x488>
 8006ffa:	9916      	ldr	r1, [sp, #88]	; 0x58
 8006ffc:	4620      	mov	r0, r4
 8006ffe:	f7fe ffdd 	bl	8005fbc <_Bfree>
 8007002:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007004:	9316      	str	r3, [sp, #88]	; 0x58
 8007006:	2e00      	cmp	r6, #0
 8007008:	f300 808c 	bgt.w	8007124 <_strtod_l+0x854>
 800700c:	9b08      	ldr	r3, [sp, #32]
 800700e:	2b00      	cmp	r3, #0
 8007010:	dd08      	ble.n	8007024 <_strtod_l+0x754>
 8007012:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007014:	9905      	ldr	r1, [sp, #20]
 8007016:	4620      	mov	r0, r4
 8007018:	f7ff f990 	bl	800633c <__pow5mult>
 800701c:	9005      	str	r0, [sp, #20]
 800701e:	2800      	cmp	r0, #0
 8007020:	f43f ae9a 	beq.w	8006d58 <_strtod_l+0x488>
 8007024:	2f00      	cmp	r7, #0
 8007026:	dd08      	ble.n	800703a <_strtod_l+0x76a>
 8007028:	9905      	ldr	r1, [sp, #20]
 800702a:	463a      	mov	r2, r7
 800702c:	4620      	mov	r0, r4
 800702e:	f7ff f9df 	bl	80063f0 <__lshift>
 8007032:	9005      	str	r0, [sp, #20]
 8007034:	2800      	cmp	r0, #0
 8007036:	f43f ae8f 	beq.w	8006d58 <_strtod_l+0x488>
 800703a:	f1ba 0f00 	cmp.w	sl, #0
 800703e:	dd08      	ble.n	8007052 <_strtod_l+0x782>
 8007040:	4659      	mov	r1, fp
 8007042:	4652      	mov	r2, sl
 8007044:	4620      	mov	r0, r4
 8007046:	f7ff f9d3 	bl	80063f0 <__lshift>
 800704a:	4683      	mov	fp, r0
 800704c:	2800      	cmp	r0, #0
 800704e:	f43f ae83 	beq.w	8006d58 <_strtod_l+0x488>
 8007052:	9a05      	ldr	r2, [sp, #20]
 8007054:	9916      	ldr	r1, [sp, #88]	; 0x58
 8007056:	4620      	mov	r0, r4
 8007058:	f7ff fa52 	bl	8006500 <__mdiff>
 800705c:	4605      	mov	r5, r0
 800705e:	2800      	cmp	r0, #0
 8007060:	f43f ae7a 	beq.w	8006d58 <_strtod_l+0x488>
 8007064:	68c3      	ldr	r3, [r0, #12]
 8007066:	930b      	str	r3, [sp, #44]	; 0x2c
 8007068:	2300      	movs	r3, #0
 800706a:	60c3      	str	r3, [r0, #12]
 800706c:	4659      	mov	r1, fp
 800706e:	f7ff fa2b 	bl	80064c8 <__mcmp>
 8007072:	2800      	cmp	r0, #0
 8007074:	da60      	bge.n	8007138 <_strtod_l+0x868>
 8007076:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007078:	ea53 0308 	orrs.w	r3, r3, r8
 800707c:	f040 8084 	bne.w	8007188 <_strtod_l+0x8b8>
 8007080:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007084:	2b00      	cmp	r3, #0
 8007086:	d17f      	bne.n	8007188 <_strtod_l+0x8b8>
 8007088:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800708c:	0d1b      	lsrs	r3, r3, #20
 800708e:	051b      	lsls	r3, r3, #20
 8007090:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8007094:	d978      	bls.n	8007188 <_strtod_l+0x8b8>
 8007096:	696b      	ldr	r3, [r5, #20]
 8007098:	b913      	cbnz	r3, 80070a0 <_strtod_l+0x7d0>
 800709a:	692b      	ldr	r3, [r5, #16]
 800709c:	2b01      	cmp	r3, #1
 800709e:	dd73      	ble.n	8007188 <_strtod_l+0x8b8>
 80070a0:	4629      	mov	r1, r5
 80070a2:	2201      	movs	r2, #1
 80070a4:	4620      	mov	r0, r4
 80070a6:	f7ff f9a3 	bl	80063f0 <__lshift>
 80070aa:	4659      	mov	r1, fp
 80070ac:	4605      	mov	r5, r0
 80070ae:	f7ff fa0b 	bl	80064c8 <__mcmp>
 80070b2:	2800      	cmp	r0, #0
 80070b4:	dd68      	ble.n	8007188 <_strtod_l+0x8b8>
 80070b6:	9904      	ldr	r1, [sp, #16]
 80070b8:	4a54      	ldr	r2, [pc, #336]	; (800720c <_strtod_l+0x93c>)
 80070ba:	464b      	mov	r3, r9
 80070bc:	2900      	cmp	r1, #0
 80070be:	f000 8084 	beq.w	80071ca <_strtod_l+0x8fa>
 80070c2:	ea02 0109 	and.w	r1, r2, r9
 80070c6:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80070ca:	dc7e      	bgt.n	80071ca <_strtod_l+0x8fa>
 80070cc:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80070d0:	f77f aeb3 	ble.w	8006e3a <_strtod_l+0x56a>
 80070d4:	4b4e      	ldr	r3, [pc, #312]	; (8007210 <_strtod_l+0x940>)
 80070d6:	4640      	mov	r0, r8
 80070d8:	4649      	mov	r1, r9
 80070da:	2200      	movs	r2, #0
 80070dc:	f7f9 faac 	bl	8000638 <__aeabi_dmul>
 80070e0:	4b4a      	ldr	r3, [pc, #296]	; (800720c <_strtod_l+0x93c>)
 80070e2:	400b      	ands	r3, r1
 80070e4:	4680      	mov	r8, r0
 80070e6:	4689      	mov	r9, r1
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	f47f ae3f 	bne.w	8006d6c <_strtod_l+0x49c>
 80070ee:	2322      	movs	r3, #34	; 0x22
 80070f0:	6023      	str	r3, [r4, #0]
 80070f2:	e63b      	b.n	8006d6c <_strtod_l+0x49c>
 80070f4:	f04f 32ff 	mov.w	r2, #4294967295
 80070f8:	fa02 f303 	lsl.w	r3, r2, r3
 80070fc:	ea03 0808 	and.w	r8, r3, r8
 8007100:	e6e8      	b.n	8006ed4 <_strtod_l+0x604>
 8007102:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8007106:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800710a:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800710e:	36e2      	adds	r6, #226	; 0xe2
 8007110:	fa01 f306 	lsl.w	r3, r1, r6
 8007114:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 8007118:	e748      	b.n	8006fac <_strtod_l+0x6dc>
 800711a:	2100      	movs	r1, #0
 800711c:	2301      	movs	r3, #1
 800711e:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 8007122:	e743      	b.n	8006fac <_strtod_l+0x6dc>
 8007124:	9916      	ldr	r1, [sp, #88]	; 0x58
 8007126:	4632      	mov	r2, r6
 8007128:	4620      	mov	r0, r4
 800712a:	f7ff f961 	bl	80063f0 <__lshift>
 800712e:	9016      	str	r0, [sp, #88]	; 0x58
 8007130:	2800      	cmp	r0, #0
 8007132:	f47f af6b 	bne.w	800700c <_strtod_l+0x73c>
 8007136:	e60f      	b.n	8006d58 <_strtod_l+0x488>
 8007138:	46ca      	mov	sl, r9
 800713a:	d171      	bne.n	8007220 <_strtod_l+0x950>
 800713c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800713e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007142:	b352      	cbz	r2, 800719a <_strtod_l+0x8ca>
 8007144:	4a33      	ldr	r2, [pc, #204]	; (8007214 <_strtod_l+0x944>)
 8007146:	4293      	cmp	r3, r2
 8007148:	d12a      	bne.n	80071a0 <_strtod_l+0x8d0>
 800714a:	9b04      	ldr	r3, [sp, #16]
 800714c:	4641      	mov	r1, r8
 800714e:	b1fb      	cbz	r3, 8007190 <_strtod_l+0x8c0>
 8007150:	4b2e      	ldr	r3, [pc, #184]	; (800720c <_strtod_l+0x93c>)
 8007152:	ea09 0303 	and.w	r3, r9, r3
 8007156:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800715a:	f04f 32ff 	mov.w	r2, #4294967295
 800715e:	d81a      	bhi.n	8007196 <_strtod_l+0x8c6>
 8007160:	0d1b      	lsrs	r3, r3, #20
 8007162:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007166:	fa02 f303 	lsl.w	r3, r2, r3
 800716a:	4299      	cmp	r1, r3
 800716c:	d118      	bne.n	80071a0 <_strtod_l+0x8d0>
 800716e:	4b2a      	ldr	r3, [pc, #168]	; (8007218 <_strtod_l+0x948>)
 8007170:	459a      	cmp	sl, r3
 8007172:	d102      	bne.n	800717a <_strtod_l+0x8aa>
 8007174:	3101      	adds	r1, #1
 8007176:	f43f adef 	beq.w	8006d58 <_strtod_l+0x488>
 800717a:	4b24      	ldr	r3, [pc, #144]	; (800720c <_strtod_l+0x93c>)
 800717c:	ea0a 0303 	and.w	r3, sl, r3
 8007180:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8007184:	f04f 0800 	mov.w	r8, #0
 8007188:	9b04      	ldr	r3, [sp, #16]
 800718a:	2b00      	cmp	r3, #0
 800718c:	d1a2      	bne.n	80070d4 <_strtod_l+0x804>
 800718e:	e5ed      	b.n	8006d6c <_strtod_l+0x49c>
 8007190:	f04f 33ff 	mov.w	r3, #4294967295
 8007194:	e7e9      	b.n	800716a <_strtod_l+0x89a>
 8007196:	4613      	mov	r3, r2
 8007198:	e7e7      	b.n	800716a <_strtod_l+0x89a>
 800719a:	ea53 0308 	orrs.w	r3, r3, r8
 800719e:	d08a      	beq.n	80070b6 <_strtod_l+0x7e6>
 80071a0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80071a2:	b1e3      	cbz	r3, 80071de <_strtod_l+0x90e>
 80071a4:	ea13 0f0a 	tst.w	r3, sl
 80071a8:	d0ee      	beq.n	8007188 <_strtod_l+0x8b8>
 80071aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80071ac:	9a04      	ldr	r2, [sp, #16]
 80071ae:	4640      	mov	r0, r8
 80071b0:	4649      	mov	r1, r9
 80071b2:	b1c3      	cbz	r3, 80071e6 <_strtod_l+0x916>
 80071b4:	f7ff fb6f 	bl	8006896 <sulp>
 80071b8:	4602      	mov	r2, r0
 80071ba:	460b      	mov	r3, r1
 80071bc:	ec51 0b18 	vmov	r0, r1, d8
 80071c0:	f7f9 f884 	bl	80002cc <__adddf3>
 80071c4:	4680      	mov	r8, r0
 80071c6:	4689      	mov	r9, r1
 80071c8:	e7de      	b.n	8007188 <_strtod_l+0x8b8>
 80071ca:	4013      	ands	r3, r2
 80071cc:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80071d0:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 80071d4:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 80071d8:	f04f 38ff 	mov.w	r8, #4294967295
 80071dc:	e7d4      	b.n	8007188 <_strtod_l+0x8b8>
 80071de:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80071e0:	ea13 0f08 	tst.w	r3, r8
 80071e4:	e7e0      	b.n	80071a8 <_strtod_l+0x8d8>
 80071e6:	f7ff fb56 	bl	8006896 <sulp>
 80071ea:	4602      	mov	r2, r0
 80071ec:	460b      	mov	r3, r1
 80071ee:	ec51 0b18 	vmov	r0, r1, d8
 80071f2:	f7f9 f869 	bl	80002c8 <__aeabi_dsub>
 80071f6:	2200      	movs	r2, #0
 80071f8:	2300      	movs	r3, #0
 80071fa:	4680      	mov	r8, r0
 80071fc:	4689      	mov	r9, r1
 80071fe:	f7f9 fc83 	bl	8000b08 <__aeabi_dcmpeq>
 8007202:	2800      	cmp	r0, #0
 8007204:	d0c0      	beq.n	8007188 <_strtod_l+0x8b8>
 8007206:	e618      	b.n	8006e3a <_strtod_l+0x56a>
 8007208:	fffffc02 	.word	0xfffffc02
 800720c:	7ff00000 	.word	0x7ff00000
 8007210:	39500000 	.word	0x39500000
 8007214:	000fffff 	.word	0x000fffff
 8007218:	7fefffff 	.word	0x7fefffff
 800721c:	080097b8 	.word	0x080097b8
 8007220:	4659      	mov	r1, fp
 8007222:	4628      	mov	r0, r5
 8007224:	f7ff fac0 	bl	80067a8 <__ratio>
 8007228:	ec57 6b10 	vmov	r6, r7, d0
 800722c:	ee10 0a10 	vmov	r0, s0
 8007230:	2200      	movs	r2, #0
 8007232:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007236:	4639      	mov	r1, r7
 8007238:	f7f9 fc7a 	bl	8000b30 <__aeabi_dcmple>
 800723c:	2800      	cmp	r0, #0
 800723e:	d071      	beq.n	8007324 <_strtod_l+0xa54>
 8007240:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007242:	2b00      	cmp	r3, #0
 8007244:	d17c      	bne.n	8007340 <_strtod_l+0xa70>
 8007246:	f1b8 0f00 	cmp.w	r8, #0
 800724a:	d15a      	bne.n	8007302 <_strtod_l+0xa32>
 800724c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007250:	2b00      	cmp	r3, #0
 8007252:	d15d      	bne.n	8007310 <_strtod_l+0xa40>
 8007254:	4b90      	ldr	r3, [pc, #576]	; (8007498 <_strtod_l+0xbc8>)
 8007256:	2200      	movs	r2, #0
 8007258:	4630      	mov	r0, r6
 800725a:	4639      	mov	r1, r7
 800725c:	f7f9 fc5e 	bl	8000b1c <__aeabi_dcmplt>
 8007260:	2800      	cmp	r0, #0
 8007262:	d15c      	bne.n	800731e <_strtod_l+0xa4e>
 8007264:	4630      	mov	r0, r6
 8007266:	4639      	mov	r1, r7
 8007268:	4b8c      	ldr	r3, [pc, #560]	; (800749c <_strtod_l+0xbcc>)
 800726a:	2200      	movs	r2, #0
 800726c:	f7f9 f9e4 	bl	8000638 <__aeabi_dmul>
 8007270:	4606      	mov	r6, r0
 8007272:	460f      	mov	r7, r1
 8007274:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8007278:	9606      	str	r6, [sp, #24]
 800727a:	9307      	str	r3, [sp, #28]
 800727c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007280:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8007284:	4b86      	ldr	r3, [pc, #536]	; (80074a0 <_strtod_l+0xbd0>)
 8007286:	ea0a 0303 	and.w	r3, sl, r3
 800728a:	930d      	str	r3, [sp, #52]	; 0x34
 800728c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800728e:	4b85      	ldr	r3, [pc, #532]	; (80074a4 <_strtod_l+0xbd4>)
 8007290:	429a      	cmp	r2, r3
 8007292:	f040 8090 	bne.w	80073b6 <_strtod_l+0xae6>
 8007296:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 800729a:	ec49 8b10 	vmov	d0, r8, r9
 800729e:	f7ff f9b9 	bl	8006614 <__ulp>
 80072a2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80072a6:	ec51 0b10 	vmov	r0, r1, d0
 80072aa:	f7f9 f9c5 	bl	8000638 <__aeabi_dmul>
 80072ae:	4642      	mov	r2, r8
 80072b0:	464b      	mov	r3, r9
 80072b2:	f7f9 f80b 	bl	80002cc <__adddf3>
 80072b6:	460b      	mov	r3, r1
 80072b8:	4979      	ldr	r1, [pc, #484]	; (80074a0 <_strtod_l+0xbd0>)
 80072ba:	4a7b      	ldr	r2, [pc, #492]	; (80074a8 <_strtod_l+0xbd8>)
 80072bc:	4019      	ands	r1, r3
 80072be:	4291      	cmp	r1, r2
 80072c0:	4680      	mov	r8, r0
 80072c2:	d944      	bls.n	800734e <_strtod_l+0xa7e>
 80072c4:	ee18 2a90 	vmov	r2, s17
 80072c8:	4b78      	ldr	r3, [pc, #480]	; (80074ac <_strtod_l+0xbdc>)
 80072ca:	429a      	cmp	r2, r3
 80072cc:	d104      	bne.n	80072d8 <_strtod_l+0xa08>
 80072ce:	ee18 3a10 	vmov	r3, s16
 80072d2:	3301      	adds	r3, #1
 80072d4:	f43f ad40 	beq.w	8006d58 <_strtod_l+0x488>
 80072d8:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 80074ac <_strtod_l+0xbdc>
 80072dc:	f04f 38ff 	mov.w	r8, #4294967295
 80072e0:	9916      	ldr	r1, [sp, #88]	; 0x58
 80072e2:	4620      	mov	r0, r4
 80072e4:	f7fe fe6a 	bl	8005fbc <_Bfree>
 80072e8:	9905      	ldr	r1, [sp, #20]
 80072ea:	4620      	mov	r0, r4
 80072ec:	f7fe fe66 	bl	8005fbc <_Bfree>
 80072f0:	4659      	mov	r1, fp
 80072f2:	4620      	mov	r0, r4
 80072f4:	f7fe fe62 	bl	8005fbc <_Bfree>
 80072f8:	4629      	mov	r1, r5
 80072fa:	4620      	mov	r0, r4
 80072fc:	f7fe fe5e 	bl	8005fbc <_Bfree>
 8007300:	e609      	b.n	8006f16 <_strtod_l+0x646>
 8007302:	f1b8 0f01 	cmp.w	r8, #1
 8007306:	d103      	bne.n	8007310 <_strtod_l+0xa40>
 8007308:	f1b9 0f00 	cmp.w	r9, #0
 800730c:	f43f ad95 	beq.w	8006e3a <_strtod_l+0x56a>
 8007310:	ed9f 7b55 	vldr	d7, [pc, #340]	; 8007468 <_strtod_l+0xb98>
 8007314:	4f60      	ldr	r7, [pc, #384]	; (8007498 <_strtod_l+0xbc8>)
 8007316:	ed8d 7b06 	vstr	d7, [sp, #24]
 800731a:	2600      	movs	r6, #0
 800731c:	e7ae      	b.n	800727c <_strtod_l+0x9ac>
 800731e:	4f5f      	ldr	r7, [pc, #380]	; (800749c <_strtod_l+0xbcc>)
 8007320:	2600      	movs	r6, #0
 8007322:	e7a7      	b.n	8007274 <_strtod_l+0x9a4>
 8007324:	4b5d      	ldr	r3, [pc, #372]	; (800749c <_strtod_l+0xbcc>)
 8007326:	4630      	mov	r0, r6
 8007328:	4639      	mov	r1, r7
 800732a:	2200      	movs	r2, #0
 800732c:	f7f9 f984 	bl	8000638 <__aeabi_dmul>
 8007330:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007332:	4606      	mov	r6, r0
 8007334:	460f      	mov	r7, r1
 8007336:	2b00      	cmp	r3, #0
 8007338:	d09c      	beq.n	8007274 <_strtod_l+0x9a4>
 800733a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800733e:	e79d      	b.n	800727c <_strtod_l+0x9ac>
 8007340:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 8007470 <_strtod_l+0xba0>
 8007344:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007348:	ec57 6b17 	vmov	r6, r7, d7
 800734c:	e796      	b.n	800727c <_strtod_l+0x9ac>
 800734e:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8007352:	9b04      	ldr	r3, [sp, #16]
 8007354:	46ca      	mov	sl, r9
 8007356:	2b00      	cmp	r3, #0
 8007358:	d1c2      	bne.n	80072e0 <_strtod_l+0xa10>
 800735a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800735e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007360:	0d1b      	lsrs	r3, r3, #20
 8007362:	051b      	lsls	r3, r3, #20
 8007364:	429a      	cmp	r2, r3
 8007366:	d1bb      	bne.n	80072e0 <_strtod_l+0xa10>
 8007368:	4630      	mov	r0, r6
 800736a:	4639      	mov	r1, r7
 800736c:	f7f9 fcc4 	bl	8000cf8 <__aeabi_d2lz>
 8007370:	f7f9 f934 	bl	80005dc <__aeabi_l2d>
 8007374:	4602      	mov	r2, r0
 8007376:	460b      	mov	r3, r1
 8007378:	4630      	mov	r0, r6
 800737a:	4639      	mov	r1, r7
 800737c:	f7f8 ffa4 	bl	80002c8 <__aeabi_dsub>
 8007380:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007382:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007386:	ea43 0308 	orr.w	r3, r3, r8
 800738a:	4313      	orrs	r3, r2
 800738c:	4606      	mov	r6, r0
 800738e:	460f      	mov	r7, r1
 8007390:	d054      	beq.n	800743c <_strtod_l+0xb6c>
 8007392:	a339      	add	r3, pc, #228	; (adr r3, 8007478 <_strtod_l+0xba8>)
 8007394:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007398:	f7f9 fbc0 	bl	8000b1c <__aeabi_dcmplt>
 800739c:	2800      	cmp	r0, #0
 800739e:	f47f ace5 	bne.w	8006d6c <_strtod_l+0x49c>
 80073a2:	a337      	add	r3, pc, #220	; (adr r3, 8007480 <_strtod_l+0xbb0>)
 80073a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073a8:	4630      	mov	r0, r6
 80073aa:	4639      	mov	r1, r7
 80073ac:	f7f9 fbd4 	bl	8000b58 <__aeabi_dcmpgt>
 80073b0:	2800      	cmp	r0, #0
 80073b2:	d095      	beq.n	80072e0 <_strtod_l+0xa10>
 80073b4:	e4da      	b.n	8006d6c <_strtod_l+0x49c>
 80073b6:	9b04      	ldr	r3, [sp, #16]
 80073b8:	b333      	cbz	r3, 8007408 <_strtod_l+0xb38>
 80073ba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80073bc:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80073c0:	d822      	bhi.n	8007408 <_strtod_l+0xb38>
 80073c2:	a331      	add	r3, pc, #196	; (adr r3, 8007488 <_strtod_l+0xbb8>)
 80073c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073c8:	4630      	mov	r0, r6
 80073ca:	4639      	mov	r1, r7
 80073cc:	f7f9 fbb0 	bl	8000b30 <__aeabi_dcmple>
 80073d0:	b1a0      	cbz	r0, 80073fc <_strtod_l+0xb2c>
 80073d2:	4639      	mov	r1, r7
 80073d4:	4630      	mov	r0, r6
 80073d6:	f7f9 fc07 	bl	8000be8 <__aeabi_d2uiz>
 80073da:	2801      	cmp	r0, #1
 80073dc:	bf38      	it	cc
 80073de:	2001      	movcc	r0, #1
 80073e0:	f7f9 f8b0 	bl	8000544 <__aeabi_ui2d>
 80073e4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80073e6:	4606      	mov	r6, r0
 80073e8:	460f      	mov	r7, r1
 80073ea:	bb23      	cbnz	r3, 8007436 <_strtod_l+0xb66>
 80073ec:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80073f0:	9010      	str	r0, [sp, #64]	; 0x40
 80073f2:	9311      	str	r3, [sp, #68]	; 0x44
 80073f4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80073f8:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 80073fc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80073fe:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007400:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8007404:	1a9b      	subs	r3, r3, r2
 8007406:	930f      	str	r3, [sp, #60]	; 0x3c
 8007408:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800740c:	eeb0 0a48 	vmov.f32	s0, s16
 8007410:	eef0 0a68 	vmov.f32	s1, s17
 8007414:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8007418:	f7ff f8fc 	bl	8006614 <__ulp>
 800741c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8007420:	ec53 2b10 	vmov	r2, r3, d0
 8007424:	f7f9 f908 	bl	8000638 <__aeabi_dmul>
 8007428:	ec53 2b18 	vmov	r2, r3, d8
 800742c:	f7f8 ff4e 	bl	80002cc <__adddf3>
 8007430:	4680      	mov	r8, r0
 8007432:	4689      	mov	r9, r1
 8007434:	e78d      	b.n	8007352 <_strtod_l+0xa82>
 8007436:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800743a:	e7db      	b.n	80073f4 <_strtod_l+0xb24>
 800743c:	a314      	add	r3, pc, #80	; (adr r3, 8007490 <_strtod_l+0xbc0>)
 800743e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007442:	f7f9 fb6b 	bl	8000b1c <__aeabi_dcmplt>
 8007446:	e7b3      	b.n	80073b0 <_strtod_l+0xae0>
 8007448:	2300      	movs	r3, #0
 800744a:	930a      	str	r3, [sp, #40]	; 0x28
 800744c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800744e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007450:	6013      	str	r3, [r2, #0]
 8007452:	f7ff ba7c 	b.w	800694e <_strtod_l+0x7e>
 8007456:	2a65      	cmp	r2, #101	; 0x65
 8007458:	f43f ab75 	beq.w	8006b46 <_strtod_l+0x276>
 800745c:	2a45      	cmp	r2, #69	; 0x45
 800745e:	f43f ab72 	beq.w	8006b46 <_strtod_l+0x276>
 8007462:	2301      	movs	r3, #1
 8007464:	f7ff bbaa 	b.w	8006bbc <_strtod_l+0x2ec>
 8007468:	00000000 	.word	0x00000000
 800746c:	bff00000 	.word	0xbff00000
 8007470:	00000000 	.word	0x00000000
 8007474:	3ff00000 	.word	0x3ff00000
 8007478:	94a03595 	.word	0x94a03595
 800747c:	3fdfffff 	.word	0x3fdfffff
 8007480:	35afe535 	.word	0x35afe535
 8007484:	3fe00000 	.word	0x3fe00000
 8007488:	ffc00000 	.word	0xffc00000
 800748c:	41dfffff 	.word	0x41dfffff
 8007490:	94a03595 	.word	0x94a03595
 8007494:	3fcfffff 	.word	0x3fcfffff
 8007498:	3ff00000 	.word	0x3ff00000
 800749c:	3fe00000 	.word	0x3fe00000
 80074a0:	7ff00000 	.word	0x7ff00000
 80074a4:	7fe00000 	.word	0x7fe00000
 80074a8:	7c9fffff 	.word	0x7c9fffff
 80074ac:	7fefffff 	.word	0x7fefffff

080074b0 <_strtod_r>:
 80074b0:	4b01      	ldr	r3, [pc, #4]	; (80074b8 <_strtod_r+0x8>)
 80074b2:	f7ff ba0d 	b.w	80068d0 <_strtod_l>
 80074b6:	bf00      	nop
 80074b8:	20000070 	.word	0x20000070

080074bc <_strtol_l.constprop.0>:
 80074bc:	2b01      	cmp	r3, #1
 80074be:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80074c2:	d001      	beq.n	80074c8 <_strtol_l.constprop.0+0xc>
 80074c4:	2b24      	cmp	r3, #36	; 0x24
 80074c6:	d906      	bls.n	80074d6 <_strtol_l.constprop.0+0x1a>
 80074c8:	f7fd fd8a 	bl	8004fe0 <__errno>
 80074cc:	2316      	movs	r3, #22
 80074ce:	6003      	str	r3, [r0, #0]
 80074d0:	2000      	movs	r0, #0
 80074d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80074d6:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80075bc <_strtol_l.constprop.0+0x100>
 80074da:	460d      	mov	r5, r1
 80074dc:	462e      	mov	r6, r5
 80074de:	f815 4b01 	ldrb.w	r4, [r5], #1
 80074e2:	f81c 7004 	ldrb.w	r7, [ip, r4]
 80074e6:	f017 0708 	ands.w	r7, r7, #8
 80074ea:	d1f7      	bne.n	80074dc <_strtol_l.constprop.0+0x20>
 80074ec:	2c2d      	cmp	r4, #45	; 0x2d
 80074ee:	d132      	bne.n	8007556 <_strtol_l.constprop.0+0x9a>
 80074f0:	782c      	ldrb	r4, [r5, #0]
 80074f2:	2701      	movs	r7, #1
 80074f4:	1cb5      	adds	r5, r6, #2
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d05b      	beq.n	80075b2 <_strtol_l.constprop.0+0xf6>
 80074fa:	2b10      	cmp	r3, #16
 80074fc:	d109      	bne.n	8007512 <_strtol_l.constprop.0+0x56>
 80074fe:	2c30      	cmp	r4, #48	; 0x30
 8007500:	d107      	bne.n	8007512 <_strtol_l.constprop.0+0x56>
 8007502:	782c      	ldrb	r4, [r5, #0]
 8007504:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8007508:	2c58      	cmp	r4, #88	; 0x58
 800750a:	d14d      	bne.n	80075a8 <_strtol_l.constprop.0+0xec>
 800750c:	786c      	ldrb	r4, [r5, #1]
 800750e:	2310      	movs	r3, #16
 8007510:	3502      	adds	r5, #2
 8007512:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8007516:	f108 38ff 	add.w	r8, r8, #4294967295
 800751a:	f04f 0e00 	mov.w	lr, #0
 800751e:	fbb8 f9f3 	udiv	r9, r8, r3
 8007522:	4676      	mov	r6, lr
 8007524:	fb03 8a19 	mls	sl, r3, r9, r8
 8007528:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800752c:	f1bc 0f09 	cmp.w	ip, #9
 8007530:	d816      	bhi.n	8007560 <_strtol_l.constprop.0+0xa4>
 8007532:	4664      	mov	r4, ip
 8007534:	42a3      	cmp	r3, r4
 8007536:	dd24      	ble.n	8007582 <_strtol_l.constprop.0+0xc6>
 8007538:	f1be 3fff 	cmp.w	lr, #4294967295
 800753c:	d008      	beq.n	8007550 <_strtol_l.constprop.0+0x94>
 800753e:	45b1      	cmp	r9, r6
 8007540:	d31c      	bcc.n	800757c <_strtol_l.constprop.0+0xc0>
 8007542:	d101      	bne.n	8007548 <_strtol_l.constprop.0+0x8c>
 8007544:	45a2      	cmp	sl, r4
 8007546:	db19      	blt.n	800757c <_strtol_l.constprop.0+0xc0>
 8007548:	fb06 4603 	mla	r6, r6, r3, r4
 800754c:	f04f 0e01 	mov.w	lr, #1
 8007550:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007554:	e7e8      	b.n	8007528 <_strtol_l.constprop.0+0x6c>
 8007556:	2c2b      	cmp	r4, #43	; 0x2b
 8007558:	bf04      	itt	eq
 800755a:	782c      	ldrbeq	r4, [r5, #0]
 800755c:	1cb5      	addeq	r5, r6, #2
 800755e:	e7ca      	b.n	80074f6 <_strtol_l.constprop.0+0x3a>
 8007560:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8007564:	f1bc 0f19 	cmp.w	ip, #25
 8007568:	d801      	bhi.n	800756e <_strtol_l.constprop.0+0xb2>
 800756a:	3c37      	subs	r4, #55	; 0x37
 800756c:	e7e2      	b.n	8007534 <_strtol_l.constprop.0+0x78>
 800756e:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8007572:	f1bc 0f19 	cmp.w	ip, #25
 8007576:	d804      	bhi.n	8007582 <_strtol_l.constprop.0+0xc6>
 8007578:	3c57      	subs	r4, #87	; 0x57
 800757a:	e7db      	b.n	8007534 <_strtol_l.constprop.0+0x78>
 800757c:	f04f 3eff 	mov.w	lr, #4294967295
 8007580:	e7e6      	b.n	8007550 <_strtol_l.constprop.0+0x94>
 8007582:	f1be 3fff 	cmp.w	lr, #4294967295
 8007586:	d105      	bne.n	8007594 <_strtol_l.constprop.0+0xd8>
 8007588:	2322      	movs	r3, #34	; 0x22
 800758a:	6003      	str	r3, [r0, #0]
 800758c:	4646      	mov	r6, r8
 800758e:	b942      	cbnz	r2, 80075a2 <_strtol_l.constprop.0+0xe6>
 8007590:	4630      	mov	r0, r6
 8007592:	e79e      	b.n	80074d2 <_strtol_l.constprop.0+0x16>
 8007594:	b107      	cbz	r7, 8007598 <_strtol_l.constprop.0+0xdc>
 8007596:	4276      	negs	r6, r6
 8007598:	2a00      	cmp	r2, #0
 800759a:	d0f9      	beq.n	8007590 <_strtol_l.constprop.0+0xd4>
 800759c:	f1be 0f00 	cmp.w	lr, #0
 80075a0:	d000      	beq.n	80075a4 <_strtol_l.constprop.0+0xe8>
 80075a2:	1e69      	subs	r1, r5, #1
 80075a4:	6011      	str	r1, [r2, #0]
 80075a6:	e7f3      	b.n	8007590 <_strtol_l.constprop.0+0xd4>
 80075a8:	2430      	movs	r4, #48	; 0x30
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d1b1      	bne.n	8007512 <_strtol_l.constprop.0+0x56>
 80075ae:	2308      	movs	r3, #8
 80075b0:	e7af      	b.n	8007512 <_strtol_l.constprop.0+0x56>
 80075b2:	2c30      	cmp	r4, #48	; 0x30
 80075b4:	d0a5      	beq.n	8007502 <_strtol_l.constprop.0+0x46>
 80075b6:	230a      	movs	r3, #10
 80075b8:	e7ab      	b.n	8007512 <_strtol_l.constprop.0+0x56>
 80075ba:	bf00      	nop
 80075bc:	080097e1 	.word	0x080097e1

080075c0 <_strtol_r>:
 80075c0:	f7ff bf7c 	b.w	80074bc <_strtol_l.constprop.0>

080075c4 <__ssputs_r>:
 80075c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80075c8:	688e      	ldr	r6, [r1, #8]
 80075ca:	461f      	mov	r7, r3
 80075cc:	42be      	cmp	r6, r7
 80075ce:	680b      	ldr	r3, [r1, #0]
 80075d0:	4682      	mov	sl, r0
 80075d2:	460c      	mov	r4, r1
 80075d4:	4690      	mov	r8, r2
 80075d6:	d82c      	bhi.n	8007632 <__ssputs_r+0x6e>
 80075d8:	898a      	ldrh	r2, [r1, #12]
 80075da:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80075de:	d026      	beq.n	800762e <__ssputs_r+0x6a>
 80075e0:	6965      	ldr	r5, [r4, #20]
 80075e2:	6909      	ldr	r1, [r1, #16]
 80075e4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80075e8:	eba3 0901 	sub.w	r9, r3, r1
 80075ec:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80075f0:	1c7b      	adds	r3, r7, #1
 80075f2:	444b      	add	r3, r9
 80075f4:	106d      	asrs	r5, r5, #1
 80075f6:	429d      	cmp	r5, r3
 80075f8:	bf38      	it	cc
 80075fa:	461d      	movcc	r5, r3
 80075fc:	0553      	lsls	r3, r2, #21
 80075fe:	d527      	bpl.n	8007650 <__ssputs_r+0x8c>
 8007600:	4629      	mov	r1, r5
 8007602:	f7fe fc0f 	bl	8005e24 <_malloc_r>
 8007606:	4606      	mov	r6, r0
 8007608:	b360      	cbz	r0, 8007664 <__ssputs_r+0xa0>
 800760a:	6921      	ldr	r1, [r4, #16]
 800760c:	464a      	mov	r2, r9
 800760e:	f000 fa1b 	bl	8007a48 <memcpy>
 8007612:	89a3      	ldrh	r3, [r4, #12]
 8007614:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007618:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800761c:	81a3      	strh	r3, [r4, #12]
 800761e:	6126      	str	r6, [r4, #16]
 8007620:	6165      	str	r5, [r4, #20]
 8007622:	444e      	add	r6, r9
 8007624:	eba5 0509 	sub.w	r5, r5, r9
 8007628:	6026      	str	r6, [r4, #0]
 800762a:	60a5      	str	r5, [r4, #8]
 800762c:	463e      	mov	r6, r7
 800762e:	42be      	cmp	r6, r7
 8007630:	d900      	bls.n	8007634 <__ssputs_r+0x70>
 8007632:	463e      	mov	r6, r7
 8007634:	6820      	ldr	r0, [r4, #0]
 8007636:	4632      	mov	r2, r6
 8007638:	4641      	mov	r1, r8
 800763a:	f000 f9c9 	bl	80079d0 <memmove>
 800763e:	68a3      	ldr	r3, [r4, #8]
 8007640:	1b9b      	subs	r3, r3, r6
 8007642:	60a3      	str	r3, [r4, #8]
 8007644:	6823      	ldr	r3, [r4, #0]
 8007646:	4433      	add	r3, r6
 8007648:	6023      	str	r3, [r4, #0]
 800764a:	2000      	movs	r0, #0
 800764c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007650:	462a      	mov	r2, r5
 8007652:	f000 fdae 	bl	80081b2 <_realloc_r>
 8007656:	4606      	mov	r6, r0
 8007658:	2800      	cmp	r0, #0
 800765a:	d1e0      	bne.n	800761e <__ssputs_r+0x5a>
 800765c:	6921      	ldr	r1, [r4, #16]
 800765e:	4650      	mov	r0, sl
 8007660:	f7fe fb6c 	bl	8005d3c <_free_r>
 8007664:	230c      	movs	r3, #12
 8007666:	f8ca 3000 	str.w	r3, [sl]
 800766a:	89a3      	ldrh	r3, [r4, #12]
 800766c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007670:	81a3      	strh	r3, [r4, #12]
 8007672:	f04f 30ff 	mov.w	r0, #4294967295
 8007676:	e7e9      	b.n	800764c <__ssputs_r+0x88>

08007678 <_svfiprintf_r>:
 8007678:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800767c:	4698      	mov	r8, r3
 800767e:	898b      	ldrh	r3, [r1, #12]
 8007680:	061b      	lsls	r3, r3, #24
 8007682:	b09d      	sub	sp, #116	; 0x74
 8007684:	4607      	mov	r7, r0
 8007686:	460d      	mov	r5, r1
 8007688:	4614      	mov	r4, r2
 800768a:	d50e      	bpl.n	80076aa <_svfiprintf_r+0x32>
 800768c:	690b      	ldr	r3, [r1, #16]
 800768e:	b963      	cbnz	r3, 80076aa <_svfiprintf_r+0x32>
 8007690:	2140      	movs	r1, #64	; 0x40
 8007692:	f7fe fbc7 	bl	8005e24 <_malloc_r>
 8007696:	6028      	str	r0, [r5, #0]
 8007698:	6128      	str	r0, [r5, #16]
 800769a:	b920      	cbnz	r0, 80076a6 <_svfiprintf_r+0x2e>
 800769c:	230c      	movs	r3, #12
 800769e:	603b      	str	r3, [r7, #0]
 80076a0:	f04f 30ff 	mov.w	r0, #4294967295
 80076a4:	e0d0      	b.n	8007848 <_svfiprintf_r+0x1d0>
 80076a6:	2340      	movs	r3, #64	; 0x40
 80076a8:	616b      	str	r3, [r5, #20]
 80076aa:	2300      	movs	r3, #0
 80076ac:	9309      	str	r3, [sp, #36]	; 0x24
 80076ae:	2320      	movs	r3, #32
 80076b0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80076b4:	f8cd 800c 	str.w	r8, [sp, #12]
 80076b8:	2330      	movs	r3, #48	; 0x30
 80076ba:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8007860 <_svfiprintf_r+0x1e8>
 80076be:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80076c2:	f04f 0901 	mov.w	r9, #1
 80076c6:	4623      	mov	r3, r4
 80076c8:	469a      	mov	sl, r3
 80076ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80076ce:	b10a      	cbz	r2, 80076d4 <_svfiprintf_r+0x5c>
 80076d0:	2a25      	cmp	r2, #37	; 0x25
 80076d2:	d1f9      	bne.n	80076c8 <_svfiprintf_r+0x50>
 80076d4:	ebba 0b04 	subs.w	fp, sl, r4
 80076d8:	d00b      	beq.n	80076f2 <_svfiprintf_r+0x7a>
 80076da:	465b      	mov	r3, fp
 80076dc:	4622      	mov	r2, r4
 80076de:	4629      	mov	r1, r5
 80076e0:	4638      	mov	r0, r7
 80076e2:	f7ff ff6f 	bl	80075c4 <__ssputs_r>
 80076e6:	3001      	adds	r0, #1
 80076e8:	f000 80a9 	beq.w	800783e <_svfiprintf_r+0x1c6>
 80076ec:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80076ee:	445a      	add	r2, fp
 80076f0:	9209      	str	r2, [sp, #36]	; 0x24
 80076f2:	f89a 3000 	ldrb.w	r3, [sl]
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	f000 80a1 	beq.w	800783e <_svfiprintf_r+0x1c6>
 80076fc:	2300      	movs	r3, #0
 80076fe:	f04f 32ff 	mov.w	r2, #4294967295
 8007702:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007706:	f10a 0a01 	add.w	sl, sl, #1
 800770a:	9304      	str	r3, [sp, #16]
 800770c:	9307      	str	r3, [sp, #28]
 800770e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007712:	931a      	str	r3, [sp, #104]	; 0x68
 8007714:	4654      	mov	r4, sl
 8007716:	2205      	movs	r2, #5
 8007718:	f814 1b01 	ldrb.w	r1, [r4], #1
 800771c:	4850      	ldr	r0, [pc, #320]	; (8007860 <_svfiprintf_r+0x1e8>)
 800771e:	f7f8 fd77 	bl	8000210 <memchr>
 8007722:	9a04      	ldr	r2, [sp, #16]
 8007724:	b9d8      	cbnz	r0, 800775e <_svfiprintf_r+0xe6>
 8007726:	06d0      	lsls	r0, r2, #27
 8007728:	bf44      	itt	mi
 800772a:	2320      	movmi	r3, #32
 800772c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007730:	0711      	lsls	r1, r2, #28
 8007732:	bf44      	itt	mi
 8007734:	232b      	movmi	r3, #43	; 0x2b
 8007736:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800773a:	f89a 3000 	ldrb.w	r3, [sl]
 800773e:	2b2a      	cmp	r3, #42	; 0x2a
 8007740:	d015      	beq.n	800776e <_svfiprintf_r+0xf6>
 8007742:	9a07      	ldr	r2, [sp, #28]
 8007744:	4654      	mov	r4, sl
 8007746:	2000      	movs	r0, #0
 8007748:	f04f 0c0a 	mov.w	ip, #10
 800774c:	4621      	mov	r1, r4
 800774e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007752:	3b30      	subs	r3, #48	; 0x30
 8007754:	2b09      	cmp	r3, #9
 8007756:	d94d      	bls.n	80077f4 <_svfiprintf_r+0x17c>
 8007758:	b1b0      	cbz	r0, 8007788 <_svfiprintf_r+0x110>
 800775a:	9207      	str	r2, [sp, #28]
 800775c:	e014      	b.n	8007788 <_svfiprintf_r+0x110>
 800775e:	eba0 0308 	sub.w	r3, r0, r8
 8007762:	fa09 f303 	lsl.w	r3, r9, r3
 8007766:	4313      	orrs	r3, r2
 8007768:	9304      	str	r3, [sp, #16]
 800776a:	46a2      	mov	sl, r4
 800776c:	e7d2      	b.n	8007714 <_svfiprintf_r+0x9c>
 800776e:	9b03      	ldr	r3, [sp, #12]
 8007770:	1d19      	adds	r1, r3, #4
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	9103      	str	r1, [sp, #12]
 8007776:	2b00      	cmp	r3, #0
 8007778:	bfbb      	ittet	lt
 800777a:	425b      	neglt	r3, r3
 800777c:	f042 0202 	orrlt.w	r2, r2, #2
 8007780:	9307      	strge	r3, [sp, #28]
 8007782:	9307      	strlt	r3, [sp, #28]
 8007784:	bfb8      	it	lt
 8007786:	9204      	strlt	r2, [sp, #16]
 8007788:	7823      	ldrb	r3, [r4, #0]
 800778a:	2b2e      	cmp	r3, #46	; 0x2e
 800778c:	d10c      	bne.n	80077a8 <_svfiprintf_r+0x130>
 800778e:	7863      	ldrb	r3, [r4, #1]
 8007790:	2b2a      	cmp	r3, #42	; 0x2a
 8007792:	d134      	bne.n	80077fe <_svfiprintf_r+0x186>
 8007794:	9b03      	ldr	r3, [sp, #12]
 8007796:	1d1a      	adds	r2, r3, #4
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	9203      	str	r2, [sp, #12]
 800779c:	2b00      	cmp	r3, #0
 800779e:	bfb8      	it	lt
 80077a0:	f04f 33ff 	movlt.w	r3, #4294967295
 80077a4:	3402      	adds	r4, #2
 80077a6:	9305      	str	r3, [sp, #20]
 80077a8:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8007870 <_svfiprintf_r+0x1f8>
 80077ac:	7821      	ldrb	r1, [r4, #0]
 80077ae:	2203      	movs	r2, #3
 80077b0:	4650      	mov	r0, sl
 80077b2:	f7f8 fd2d 	bl	8000210 <memchr>
 80077b6:	b138      	cbz	r0, 80077c8 <_svfiprintf_r+0x150>
 80077b8:	9b04      	ldr	r3, [sp, #16]
 80077ba:	eba0 000a 	sub.w	r0, r0, sl
 80077be:	2240      	movs	r2, #64	; 0x40
 80077c0:	4082      	lsls	r2, r0
 80077c2:	4313      	orrs	r3, r2
 80077c4:	3401      	adds	r4, #1
 80077c6:	9304      	str	r3, [sp, #16]
 80077c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80077cc:	4825      	ldr	r0, [pc, #148]	; (8007864 <_svfiprintf_r+0x1ec>)
 80077ce:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80077d2:	2206      	movs	r2, #6
 80077d4:	f7f8 fd1c 	bl	8000210 <memchr>
 80077d8:	2800      	cmp	r0, #0
 80077da:	d038      	beq.n	800784e <_svfiprintf_r+0x1d6>
 80077dc:	4b22      	ldr	r3, [pc, #136]	; (8007868 <_svfiprintf_r+0x1f0>)
 80077de:	bb1b      	cbnz	r3, 8007828 <_svfiprintf_r+0x1b0>
 80077e0:	9b03      	ldr	r3, [sp, #12]
 80077e2:	3307      	adds	r3, #7
 80077e4:	f023 0307 	bic.w	r3, r3, #7
 80077e8:	3308      	adds	r3, #8
 80077ea:	9303      	str	r3, [sp, #12]
 80077ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80077ee:	4433      	add	r3, r6
 80077f0:	9309      	str	r3, [sp, #36]	; 0x24
 80077f2:	e768      	b.n	80076c6 <_svfiprintf_r+0x4e>
 80077f4:	fb0c 3202 	mla	r2, ip, r2, r3
 80077f8:	460c      	mov	r4, r1
 80077fa:	2001      	movs	r0, #1
 80077fc:	e7a6      	b.n	800774c <_svfiprintf_r+0xd4>
 80077fe:	2300      	movs	r3, #0
 8007800:	3401      	adds	r4, #1
 8007802:	9305      	str	r3, [sp, #20]
 8007804:	4619      	mov	r1, r3
 8007806:	f04f 0c0a 	mov.w	ip, #10
 800780a:	4620      	mov	r0, r4
 800780c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007810:	3a30      	subs	r2, #48	; 0x30
 8007812:	2a09      	cmp	r2, #9
 8007814:	d903      	bls.n	800781e <_svfiprintf_r+0x1a6>
 8007816:	2b00      	cmp	r3, #0
 8007818:	d0c6      	beq.n	80077a8 <_svfiprintf_r+0x130>
 800781a:	9105      	str	r1, [sp, #20]
 800781c:	e7c4      	b.n	80077a8 <_svfiprintf_r+0x130>
 800781e:	fb0c 2101 	mla	r1, ip, r1, r2
 8007822:	4604      	mov	r4, r0
 8007824:	2301      	movs	r3, #1
 8007826:	e7f0      	b.n	800780a <_svfiprintf_r+0x192>
 8007828:	ab03      	add	r3, sp, #12
 800782a:	9300      	str	r3, [sp, #0]
 800782c:	462a      	mov	r2, r5
 800782e:	4b0f      	ldr	r3, [pc, #60]	; (800786c <_svfiprintf_r+0x1f4>)
 8007830:	a904      	add	r1, sp, #16
 8007832:	4638      	mov	r0, r7
 8007834:	f7fc fc86 	bl	8004144 <_printf_float>
 8007838:	1c42      	adds	r2, r0, #1
 800783a:	4606      	mov	r6, r0
 800783c:	d1d6      	bne.n	80077ec <_svfiprintf_r+0x174>
 800783e:	89ab      	ldrh	r3, [r5, #12]
 8007840:	065b      	lsls	r3, r3, #25
 8007842:	f53f af2d 	bmi.w	80076a0 <_svfiprintf_r+0x28>
 8007846:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007848:	b01d      	add	sp, #116	; 0x74
 800784a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800784e:	ab03      	add	r3, sp, #12
 8007850:	9300      	str	r3, [sp, #0]
 8007852:	462a      	mov	r2, r5
 8007854:	4b05      	ldr	r3, [pc, #20]	; (800786c <_svfiprintf_r+0x1f4>)
 8007856:	a904      	add	r1, sp, #16
 8007858:	4638      	mov	r0, r7
 800785a:	f7fc ff17 	bl	800468c <_printf_i>
 800785e:	e7eb      	b.n	8007838 <_svfiprintf_r+0x1c0>
 8007860:	080098e1 	.word	0x080098e1
 8007864:	080098eb 	.word	0x080098eb
 8007868:	08004145 	.word	0x08004145
 800786c:	080075c5 	.word	0x080075c5
 8007870:	080098e7 	.word	0x080098e7

08007874 <__sflush_r>:
 8007874:	898a      	ldrh	r2, [r1, #12]
 8007876:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800787a:	4605      	mov	r5, r0
 800787c:	0710      	lsls	r0, r2, #28
 800787e:	460c      	mov	r4, r1
 8007880:	d458      	bmi.n	8007934 <__sflush_r+0xc0>
 8007882:	684b      	ldr	r3, [r1, #4]
 8007884:	2b00      	cmp	r3, #0
 8007886:	dc05      	bgt.n	8007894 <__sflush_r+0x20>
 8007888:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800788a:	2b00      	cmp	r3, #0
 800788c:	dc02      	bgt.n	8007894 <__sflush_r+0x20>
 800788e:	2000      	movs	r0, #0
 8007890:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007894:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007896:	2e00      	cmp	r6, #0
 8007898:	d0f9      	beq.n	800788e <__sflush_r+0x1a>
 800789a:	2300      	movs	r3, #0
 800789c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80078a0:	682f      	ldr	r7, [r5, #0]
 80078a2:	6a21      	ldr	r1, [r4, #32]
 80078a4:	602b      	str	r3, [r5, #0]
 80078a6:	d032      	beq.n	800790e <__sflush_r+0x9a>
 80078a8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80078aa:	89a3      	ldrh	r3, [r4, #12]
 80078ac:	075a      	lsls	r2, r3, #29
 80078ae:	d505      	bpl.n	80078bc <__sflush_r+0x48>
 80078b0:	6863      	ldr	r3, [r4, #4]
 80078b2:	1ac0      	subs	r0, r0, r3
 80078b4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80078b6:	b10b      	cbz	r3, 80078bc <__sflush_r+0x48>
 80078b8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80078ba:	1ac0      	subs	r0, r0, r3
 80078bc:	2300      	movs	r3, #0
 80078be:	4602      	mov	r2, r0
 80078c0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80078c2:	6a21      	ldr	r1, [r4, #32]
 80078c4:	4628      	mov	r0, r5
 80078c6:	47b0      	blx	r6
 80078c8:	1c43      	adds	r3, r0, #1
 80078ca:	89a3      	ldrh	r3, [r4, #12]
 80078cc:	d106      	bne.n	80078dc <__sflush_r+0x68>
 80078ce:	6829      	ldr	r1, [r5, #0]
 80078d0:	291d      	cmp	r1, #29
 80078d2:	d82b      	bhi.n	800792c <__sflush_r+0xb8>
 80078d4:	4a29      	ldr	r2, [pc, #164]	; (800797c <__sflush_r+0x108>)
 80078d6:	410a      	asrs	r2, r1
 80078d8:	07d6      	lsls	r6, r2, #31
 80078da:	d427      	bmi.n	800792c <__sflush_r+0xb8>
 80078dc:	2200      	movs	r2, #0
 80078de:	6062      	str	r2, [r4, #4]
 80078e0:	04d9      	lsls	r1, r3, #19
 80078e2:	6922      	ldr	r2, [r4, #16]
 80078e4:	6022      	str	r2, [r4, #0]
 80078e6:	d504      	bpl.n	80078f2 <__sflush_r+0x7e>
 80078e8:	1c42      	adds	r2, r0, #1
 80078ea:	d101      	bne.n	80078f0 <__sflush_r+0x7c>
 80078ec:	682b      	ldr	r3, [r5, #0]
 80078ee:	b903      	cbnz	r3, 80078f2 <__sflush_r+0x7e>
 80078f0:	6560      	str	r0, [r4, #84]	; 0x54
 80078f2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80078f4:	602f      	str	r7, [r5, #0]
 80078f6:	2900      	cmp	r1, #0
 80078f8:	d0c9      	beq.n	800788e <__sflush_r+0x1a>
 80078fa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80078fe:	4299      	cmp	r1, r3
 8007900:	d002      	beq.n	8007908 <__sflush_r+0x94>
 8007902:	4628      	mov	r0, r5
 8007904:	f7fe fa1a 	bl	8005d3c <_free_r>
 8007908:	2000      	movs	r0, #0
 800790a:	6360      	str	r0, [r4, #52]	; 0x34
 800790c:	e7c0      	b.n	8007890 <__sflush_r+0x1c>
 800790e:	2301      	movs	r3, #1
 8007910:	4628      	mov	r0, r5
 8007912:	47b0      	blx	r6
 8007914:	1c41      	adds	r1, r0, #1
 8007916:	d1c8      	bne.n	80078aa <__sflush_r+0x36>
 8007918:	682b      	ldr	r3, [r5, #0]
 800791a:	2b00      	cmp	r3, #0
 800791c:	d0c5      	beq.n	80078aa <__sflush_r+0x36>
 800791e:	2b1d      	cmp	r3, #29
 8007920:	d001      	beq.n	8007926 <__sflush_r+0xb2>
 8007922:	2b16      	cmp	r3, #22
 8007924:	d101      	bne.n	800792a <__sflush_r+0xb6>
 8007926:	602f      	str	r7, [r5, #0]
 8007928:	e7b1      	b.n	800788e <__sflush_r+0x1a>
 800792a:	89a3      	ldrh	r3, [r4, #12]
 800792c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007930:	81a3      	strh	r3, [r4, #12]
 8007932:	e7ad      	b.n	8007890 <__sflush_r+0x1c>
 8007934:	690f      	ldr	r7, [r1, #16]
 8007936:	2f00      	cmp	r7, #0
 8007938:	d0a9      	beq.n	800788e <__sflush_r+0x1a>
 800793a:	0793      	lsls	r3, r2, #30
 800793c:	680e      	ldr	r6, [r1, #0]
 800793e:	bf08      	it	eq
 8007940:	694b      	ldreq	r3, [r1, #20]
 8007942:	600f      	str	r7, [r1, #0]
 8007944:	bf18      	it	ne
 8007946:	2300      	movne	r3, #0
 8007948:	eba6 0807 	sub.w	r8, r6, r7
 800794c:	608b      	str	r3, [r1, #8]
 800794e:	f1b8 0f00 	cmp.w	r8, #0
 8007952:	dd9c      	ble.n	800788e <__sflush_r+0x1a>
 8007954:	6a21      	ldr	r1, [r4, #32]
 8007956:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007958:	4643      	mov	r3, r8
 800795a:	463a      	mov	r2, r7
 800795c:	4628      	mov	r0, r5
 800795e:	47b0      	blx	r6
 8007960:	2800      	cmp	r0, #0
 8007962:	dc06      	bgt.n	8007972 <__sflush_r+0xfe>
 8007964:	89a3      	ldrh	r3, [r4, #12]
 8007966:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800796a:	81a3      	strh	r3, [r4, #12]
 800796c:	f04f 30ff 	mov.w	r0, #4294967295
 8007970:	e78e      	b.n	8007890 <__sflush_r+0x1c>
 8007972:	4407      	add	r7, r0
 8007974:	eba8 0800 	sub.w	r8, r8, r0
 8007978:	e7e9      	b.n	800794e <__sflush_r+0xda>
 800797a:	bf00      	nop
 800797c:	dfbffffe 	.word	0xdfbffffe

08007980 <_fflush_r>:
 8007980:	b538      	push	{r3, r4, r5, lr}
 8007982:	690b      	ldr	r3, [r1, #16]
 8007984:	4605      	mov	r5, r0
 8007986:	460c      	mov	r4, r1
 8007988:	b913      	cbnz	r3, 8007990 <_fflush_r+0x10>
 800798a:	2500      	movs	r5, #0
 800798c:	4628      	mov	r0, r5
 800798e:	bd38      	pop	{r3, r4, r5, pc}
 8007990:	b118      	cbz	r0, 800799a <_fflush_r+0x1a>
 8007992:	6a03      	ldr	r3, [r0, #32]
 8007994:	b90b      	cbnz	r3, 800799a <_fflush_r+0x1a>
 8007996:	f7fd fa37 	bl	8004e08 <__sinit>
 800799a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d0f3      	beq.n	800798a <_fflush_r+0xa>
 80079a2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80079a4:	07d0      	lsls	r0, r2, #31
 80079a6:	d404      	bmi.n	80079b2 <_fflush_r+0x32>
 80079a8:	0599      	lsls	r1, r3, #22
 80079aa:	d402      	bmi.n	80079b2 <_fflush_r+0x32>
 80079ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80079ae:	f7fd fb42 	bl	8005036 <__retarget_lock_acquire_recursive>
 80079b2:	4628      	mov	r0, r5
 80079b4:	4621      	mov	r1, r4
 80079b6:	f7ff ff5d 	bl	8007874 <__sflush_r>
 80079ba:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80079bc:	07da      	lsls	r2, r3, #31
 80079be:	4605      	mov	r5, r0
 80079c0:	d4e4      	bmi.n	800798c <_fflush_r+0xc>
 80079c2:	89a3      	ldrh	r3, [r4, #12]
 80079c4:	059b      	lsls	r3, r3, #22
 80079c6:	d4e1      	bmi.n	800798c <_fflush_r+0xc>
 80079c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80079ca:	f7fd fb35 	bl	8005038 <__retarget_lock_release_recursive>
 80079ce:	e7dd      	b.n	800798c <_fflush_r+0xc>

080079d0 <memmove>:
 80079d0:	4288      	cmp	r0, r1
 80079d2:	b510      	push	{r4, lr}
 80079d4:	eb01 0402 	add.w	r4, r1, r2
 80079d8:	d902      	bls.n	80079e0 <memmove+0x10>
 80079da:	4284      	cmp	r4, r0
 80079dc:	4623      	mov	r3, r4
 80079de:	d807      	bhi.n	80079f0 <memmove+0x20>
 80079e0:	1e43      	subs	r3, r0, #1
 80079e2:	42a1      	cmp	r1, r4
 80079e4:	d008      	beq.n	80079f8 <memmove+0x28>
 80079e6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80079ea:	f803 2f01 	strb.w	r2, [r3, #1]!
 80079ee:	e7f8      	b.n	80079e2 <memmove+0x12>
 80079f0:	4402      	add	r2, r0
 80079f2:	4601      	mov	r1, r0
 80079f4:	428a      	cmp	r2, r1
 80079f6:	d100      	bne.n	80079fa <memmove+0x2a>
 80079f8:	bd10      	pop	{r4, pc}
 80079fa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80079fe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007a02:	e7f7      	b.n	80079f4 <memmove+0x24>

08007a04 <strncmp>:
 8007a04:	b510      	push	{r4, lr}
 8007a06:	b16a      	cbz	r2, 8007a24 <strncmp+0x20>
 8007a08:	3901      	subs	r1, #1
 8007a0a:	1884      	adds	r4, r0, r2
 8007a0c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007a10:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8007a14:	429a      	cmp	r2, r3
 8007a16:	d103      	bne.n	8007a20 <strncmp+0x1c>
 8007a18:	42a0      	cmp	r0, r4
 8007a1a:	d001      	beq.n	8007a20 <strncmp+0x1c>
 8007a1c:	2a00      	cmp	r2, #0
 8007a1e:	d1f5      	bne.n	8007a0c <strncmp+0x8>
 8007a20:	1ad0      	subs	r0, r2, r3
 8007a22:	bd10      	pop	{r4, pc}
 8007a24:	4610      	mov	r0, r2
 8007a26:	e7fc      	b.n	8007a22 <strncmp+0x1e>

08007a28 <_sbrk_r>:
 8007a28:	b538      	push	{r3, r4, r5, lr}
 8007a2a:	4d06      	ldr	r5, [pc, #24]	; (8007a44 <_sbrk_r+0x1c>)
 8007a2c:	2300      	movs	r3, #0
 8007a2e:	4604      	mov	r4, r0
 8007a30:	4608      	mov	r0, r1
 8007a32:	602b      	str	r3, [r5, #0]
 8007a34:	f7fa f8a0 	bl	8001b78 <_sbrk>
 8007a38:	1c43      	adds	r3, r0, #1
 8007a3a:	d102      	bne.n	8007a42 <_sbrk_r+0x1a>
 8007a3c:	682b      	ldr	r3, [r5, #0]
 8007a3e:	b103      	cbz	r3, 8007a42 <_sbrk_r+0x1a>
 8007a40:	6023      	str	r3, [r4, #0]
 8007a42:	bd38      	pop	{r3, r4, r5, pc}
 8007a44:	200007f4 	.word	0x200007f4

08007a48 <memcpy>:
 8007a48:	440a      	add	r2, r1
 8007a4a:	4291      	cmp	r1, r2
 8007a4c:	f100 33ff 	add.w	r3, r0, #4294967295
 8007a50:	d100      	bne.n	8007a54 <memcpy+0xc>
 8007a52:	4770      	bx	lr
 8007a54:	b510      	push	{r4, lr}
 8007a56:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007a5a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007a5e:	4291      	cmp	r1, r2
 8007a60:	d1f9      	bne.n	8007a56 <memcpy+0xe>
 8007a62:	bd10      	pop	{r4, pc}
 8007a64:	0000      	movs	r0, r0
	...

08007a68 <nan>:
 8007a68:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8007a70 <nan+0x8>
 8007a6c:	4770      	bx	lr
 8007a6e:	bf00      	nop
 8007a70:	00000000 	.word	0x00000000
 8007a74:	7ff80000 	.word	0x7ff80000

08007a78 <__assert_func>:
 8007a78:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007a7a:	4614      	mov	r4, r2
 8007a7c:	461a      	mov	r2, r3
 8007a7e:	4b09      	ldr	r3, [pc, #36]	; (8007aa4 <__assert_func+0x2c>)
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	4605      	mov	r5, r0
 8007a84:	68d8      	ldr	r0, [r3, #12]
 8007a86:	b14c      	cbz	r4, 8007a9c <__assert_func+0x24>
 8007a88:	4b07      	ldr	r3, [pc, #28]	; (8007aa8 <__assert_func+0x30>)
 8007a8a:	9100      	str	r1, [sp, #0]
 8007a8c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007a90:	4906      	ldr	r1, [pc, #24]	; (8007aac <__assert_func+0x34>)
 8007a92:	462b      	mov	r3, r5
 8007a94:	f000 fbca 	bl	800822c <fiprintf>
 8007a98:	f000 fbda 	bl	8008250 <abort>
 8007a9c:	4b04      	ldr	r3, [pc, #16]	; (8007ab0 <__assert_func+0x38>)
 8007a9e:	461c      	mov	r4, r3
 8007aa0:	e7f3      	b.n	8007a8a <__assert_func+0x12>
 8007aa2:	bf00      	nop
 8007aa4:	2000006c 	.word	0x2000006c
 8007aa8:	080098fa 	.word	0x080098fa
 8007aac:	08009907 	.word	0x08009907
 8007ab0:	08009935 	.word	0x08009935

08007ab4 <_calloc_r>:
 8007ab4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007ab6:	fba1 2402 	umull	r2, r4, r1, r2
 8007aba:	b94c      	cbnz	r4, 8007ad0 <_calloc_r+0x1c>
 8007abc:	4611      	mov	r1, r2
 8007abe:	9201      	str	r2, [sp, #4]
 8007ac0:	f7fe f9b0 	bl	8005e24 <_malloc_r>
 8007ac4:	9a01      	ldr	r2, [sp, #4]
 8007ac6:	4605      	mov	r5, r0
 8007ac8:	b930      	cbnz	r0, 8007ad8 <_calloc_r+0x24>
 8007aca:	4628      	mov	r0, r5
 8007acc:	b003      	add	sp, #12
 8007ace:	bd30      	pop	{r4, r5, pc}
 8007ad0:	220c      	movs	r2, #12
 8007ad2:	6002      	str	r2, [r0, #0]
 8007ad4:	2500      	movs	r5, #0
 8007ad6:	e7f8      	b.n	8007aca <_calloc_r+0x16>
 8007ad8:	4621      	mov	r1, r4
 8007ada:	f7fd fa2e 	bl	8004f3a <memset>
 8007ade:	e7f4      	b.n	8007aca <_calloc_r+0x16>

08007ae0 <rshift>:
 8007ae0:	6903      	ldr	r3, [r0, #16]
 8007ae2:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8007ae6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007aea:	ea4f 1261 	mov.w	r2, r1, asr #5
 8007aee:	f100 0414 	add.w	r4, r0, #20
 8007af2:	dd45      	ble.n	8007b80 <rshift+0xa0>
 8007af4:	f011 011f 	ands.w	r1, r1, #31
 8007af8:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8007afc:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8007b00:	d10c      	bne.n	8007b1c <rshift+0x3c>
 8007b02:	f100 0710 	add.w	r7, r0, #16
 8007b06:	4629      	mov	r1, r5
 8007b08:	42b1      	cmp	r1, r6
 8007b0a:	d334      	bcc.n	8007b76 <rshift+0x96>
 8007b0c:	1a9b      	subs	r3, r3, r2
 8007b0e:	009b      	lsls	r3, r3, #2
 8007b10:	1eea      	subs	r2, r5, #3
 8007b12:	4296      	cmp	r6, r2
 8007b14:	bf38      	it	cc
 8007b16:	2300      	movcc	r3, #0
 8007b18:	4423      	add	r3, r4
 8007b1a:	e015      	b.n	8007b48 <rshift+0x68>
 8007b1c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8007b20:	f1c1 0820 	rsb	r8, r1, #32
 8007b24:	40cf      	lsrs	r7, r1
 8007b26:	f105 0e04 	add.w	lr, r5, #4
 8007b2a:	46a1      	mov	r9, r4
 8007b2c:	4576      	cmp	r6, lr
 8007b2e:	46f4      	mov	ip, lr
 8007b30:	d815      	bhi.n	8007b5e <rshift+0x7e>
 8007b32:	1a9a      	subs	r2, r3, r2
 8007b34:	0092      	lsls	r2, r2, #2
 8007b36:	3a04      	subs	r2, #4
 8007b38:	3501      	adds	r5, #1
 8007b3a:	42ae      	cmp	r6, r5
 8007b3c:	bf38      	it	cc
 8007b3e:	2200      	movcc	r2, #0
 8007b40:	18a3      	adds	r3, r4, r2
 8007b42:	50a7      	str	r7, [r4, r2]
 8007b44:	b107      	cbz	r7, 8007b48 <rshift+0x68>
 8007b46:	3304      	adds	r3, #4
 8007b48:	1b1a      	subs	r2, r3, r4
 8007b4a:	42a3      	cmp	r3, r4
 8007b4c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007b50:	bf08      	it	eq
 8007b52:	2300      	moveq	r3, #0
 8007b54:	6102      	str	r2, [r0, #16]
 8007b56:	bf08      	it	eq
 8007b58:	6143      	streq	r3, [r0, #20]
 8007b5a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007b5e:	f8dc c000 	ldr.w	ip, [ip]
 8007b62:	fa0c fc08 	lsl.w	ip, ip, r8
 8007b66:	ea4c 0707 	orr.w	r7, ip, r7
 8007b6a:	f849 7b04 	str.w	r7, [r9], #4
 8007b6e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007b72:	40cf      	lsrs	r7, r1
 8007b74:	e7da      	b.n	8007b2c <rshift+0x4c>
 8007b76:	f851 cb04 	ldr.w	ip, [r1], #4
 8007b7a:	f847 cf04 	str.w	ip, [r7, #4]!
 8007b7e:	e7c3      	b.n	8007b08 <rshift+0x28>
 8007b80:	4623      	mov	r3, r4
 8007b82:	e7e1      	b.n	8007b48 <rshift+0x68>

08007b84 <__hexdig_fun>:
 8007b84:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8007b88:	2b09      	cmp	r3, #9
 8007b8a:	d802      	bhi.n	8007b92 <__hexdig_fun+0xe>
 8007b8c:	3820      	subs	r0, #32
 8007b8e:	b2c0      	uxtb	r0, r0
 8007b90:	4770      	bx	lr
 8007b92:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8007b96:	2b05      	cmp	r3, #5
 8007b98:	d801      	bhi.n	8007b9e <__hexdig_fun+0x1a>
 8007b9a:	3847      	subs	r0, #71	; 0x47
 8007b9c:	e7f7      	b.n	8007b8e <__hexdig_fun+0xa>
 8007b9e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8007ba2:	2b05      	cmp	r3, #5
 8007ba4:	d801      	bhi.n	8007baa <__hexdig_fun+0x26>
 8007ba6:	3827      	subs	r0, #39	; 0x27
 8007ba8:	e7f1      	b.n	8007b8e <__hexdig_fun+0xa>
 8007baa:	2000      	movs	r0, #0
 8007bac:	4770      	bx	lr
	...

08007bb0 <__gethex>:
 8007bb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bb4:	4617      	mov	r7, r2
 8007bb6:	680a      	ldr	r2, [r1, #0]
 8007bb8:	b085      	sub	sp, #20
 8007bba:	f102 0b02 	add.w	fp, r2, #2
 8007bbe:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8007bc2:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8007bc6:	4681      	mov	r9, r0
 8007bc8:	468a      	mov	sl, r1
 8007bca:	9302      	str	r3, [sp, #8]
 8007bcc:	32fe      	adds	r2, #254	; 0xfe
 8007bce:	eb02 030b 	add.w	r3, r2, fp
 8007bd2:	46d8      	mov	r8, fp
 8007bd4:	f81b 0b01 	ldrb.w	r0, [fp], #1
 8007bd8:	9301      	str	r3, [sp, #4]
 8007bda:	2830      	cmp	r0, #48	; 0x30
 8007bdc:	d0f7      	beq.n	8007bce <__gethex+0x1e>
 8007bde:	f7ff ffd1 	bl	8007b84 <__hexdig_fun>
 8007be2:	4604      	mov	r4, r0
 8007be4:	2800      	cmp	r0, #0
 8007be6:	d138      	bne.n	8007c5a <__gethex+0xaa>
 8007be8:	49a7      	ldr	r1, [pc, #668]	; (8007e88 <__gethex+0x2d8>)
 8007bea:	2201      	movs	r2, #1
 8007bec:	4640      	mov	r0, r8
 8007bee:	f7ff ff09 	bl	8007a04 <strncmp>
 8007bf2:	4606      	mov	r6, r0
 8007bf4:	2800      	cmp	r0, #0
 8007bf6:	d169      	bne.n	8007ccc <__gethex+0x11c>
 8007bf8:	f898 0001 	ldrb.w	r0, [r8, #1]
 8007bfc:	465d      	mov	r5, fp
 8007bfe:	f7ff ffc1 	bl	8007b84 <__hexdig_fun>
 8007c02:	2800      	cmp	r0, #0
 8007c04:	d064      	beq.n	8007cd0 <__gethex+0x120>
 8007c06:	465a      	mov	r2, fp
 8007c08:	7810      	ldrb	r0, [r2, #0]
 8007c0a:	2830      	cmp	r0, #48	; 0x30
 8007c0c:	4690      	mov	r8, r2
 8007c0e:	f102 0201 	add.w	r2, r2, #1
 8007c12:	d0f9      	beq.n	8007c08 <__gethex+0x58>
 8007c14:	f7ff ffb6 	bl	8007b84 <__hexdig_fun>
 8007c18:	2301      	movs	r3, #1
 8007c1a:	fab0 f480 	clz	r4, r0
 8007c1e:	0964      	lsrs	r4, r4, #5
 8007c20:	465e      	mov	r6, fp
 8007c22:	9301      	str	r3, [sp, #4]
 8007c24:	4642      	mov	r2, r8
 8007c26:	4615      	mov	r5, r2
 8007c28:	3201      	adds	r2, #1
 8007c2a:	7828      	ldrb	r0, [r5, #0]
 8007c2c:	f7ff ffaa 	bl	8007b84 <__hexdig_fun>
 8007c30:	2800      	cmp	r0, #0
 8007c32:	d1f8      	bne.n	8007c26 <__gethex+0x76>
 8007c34:	4994      	ldr	r1, [pc, #592]	; (8007e88 <__gethex+0x2d8>)
 8007c36:	2201      	movs	r2, #1
 8007c38:	4628      	mov	r0, r5
 8007c3a:	f7ff fee3 	bl	8007a04 <strncmp>
 8007c3e:	b978      	cbnz	r0, 8007c60 <__gethex+0xb0>
 8007c40:	b946      	cbnz	r6, 8007c54 <__gethex+0xa4>
 8007c42:	1c6e      	adds	r6, r5, #1
 8007c44:	4632      	mov	r2, r6
 8007c46:	4615      	mov	r5, r2
 8007c48:	3201      	adds	r2, #1
 8007c4a:	7828      	ldrb	r0, [r5, #0]
 8007c4c:	f7ff ff9a 	bl	8007b84 <__hexdig_fun>
 8007c50:	2800      	cmp	r0, #0
 8007c52:	d1f8      	bne.n	8007c46 <__gethex+0x96>
 8007c54:	1b73      	subs	r3, r6, r5
 8007c56:	009e      	lsls	r6, r3, #2
 8007c58:	e004      	b.n	8007c64 <__gethex+0xb4>
 8007c5a:	2400      	movs	r4, #0
 8007c5c:	4626      	mov	r6, r4
 8007c5e:	e7e1      	b.n	8007c24 <__gethex+0x74>
 8007c60:	2e00      	cmp	r6, #0
 8007c62:	d1f7      	bne.n	8007c54 <__gethex+0xa4>
 8007c64:	782b      	ldrb	r3, [r5, #0]
 8007c66:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007c6a:	2b50      	cmp	r3, #80	; 0x50
 8007c6c:	d13d      	bne.n	8007cea <__gethex+0x13a>
 8007c6e:	786b      	ldrb	r3, [r5, #1]
 8007c70:	2b2b      	cmp	r3, #43	; 0x2b
 8007c72:	d02f      	beq.n	8007cd4 <__gethex+0x124>
 8007c74:	2b2d      	cmp	r3, #45	; 0x2d
 8007c76:	d031      	beq.n	8007cdc <__gethex+0x12c>
 8007c78:	1c69      	adds	r1, r5, #1
 8007c7a:	f04f 0b00 	mov.w	fp, #0
 8007c7e:	7808      	ldrb	r0, [r1, #0]
 8007c80:	f7ff ff80 	bl	8007b84 <__hexdig_fun>
 8007c84:	1e42      	subs	r2, r0, #1
 8007c86:	b2d2      	uxtb	r2, r2
 8007c88:	2a18      	cmp	r2, #24
 8007c8a:	d82e      	bhi.n	8007cea <__gethex+0x13a>
 8007c8c:	f1a0 0210 	sub.w	r2, r0, #16
 8007c90:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8007c94:	f7ff ff76 	bl	8007b84 <__hexdig_fun>
 8007c98:	f100 3cff 	add.w	ip, r0, #4294967295
 8007c9c:	fa5f fc8c 	uxtb.w	ip, ip
 8007ca0:	f1bc 0f18 	cmp.w	ip, #24
 8007ca4:	d91d      	bls.n	8007ce2 <__gethex+0x132>
 8007ca6:	f1bb 0f00 	cmp.w	fp, #0
 8007caa:	d000      	beq.n	8007cae <__gethex+0xfe>
 8007cac:	4252      	negs	r2, r2
 8007cae:	4416      	add	r6, r2
 8007cb0:	f8ca 1000 	str.w	r1, [sl]
 8007cb4:	b1dc      	cbz	r4, 8007cee <__gethex+0x13e>
 8007cb6:	9b01      	ldr	r3, [sp, #4]
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	bf14      	ite	ne
 8007cbc:	f04f 0800 	movne.w	r8, #0
 8007cc0:	f04f 0806 	moveq.w	r8, #6
 8007cc4:	4640      	mov	r0, r8
 8007cc6:	b005      	add	sp, #20
 8007cc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ccc:	4645      	mov	r5, r8
 8007cce:	4626      	mov	r6, r4
 8007cd0:	2401      	movs	r4, #1
 8007cd2:	e7c7      	b.n	8007c64 <__gethex+0xb4>
 8007cd4:	f04f 0b00 	mov.w	fp, #0
 8007cd8:	1ca9      	adds	r1, r5, #2
 8007cda:	e7d0      	b.n	8007c7e <__gethex+0xce>
 8007cdc:	f04f 0b01 	mov.w	fp, #1
 8007ce0:	e7fa      	b.n	8007cd8 <__gethex+0x128>
 8007ce2:	230a      	movs	r3, #10
 8007ce4:	fb03 0002 	mla	r0, r3, r2, r0
 8007ce8:	e7d0      	b.n	8007c8c <__gethex+0xdc>
 8007cea:	4629      	mov	r1, r5
 8007cec:	e7e0      	b.n	8007cb0 <__gethex+0x100>
 8007cee:	eba5 0308 	sub.w	r3, r5, r8
 8007cf2:	3b01      	subs	r3, #1
 8007cf4:	4621      	mov	r1, r4
 8007cf6:	2b07      	cmp	r3, #7
 8007cf8:	dc0a      	bgt.n	8007d10 <__gethex+0x160>
 8007cfa:	4648      	mov	r0, r9
 8007cfc:	f7fe f91e 	bl	8005f3c <_Balloc>
 8007d00:	4604      	mov	r4, r0
 8007d02:	b940      	cbnz	r0, 8007d16 <__gethex+0x166>
 8007d04:	4b61      	ldr	r3, [pc, #388]	; (8007e8c <__gethex+0x2dc>)
 8007d06:	4602      	mov	r2, r0
 8007d08:	21e4      	movs	r1, #228	; 0xe4
 8007d0a:	4861      	ldr	r0, [pc, #388]	; (8007e90 <__gethex+0x2e0>)
 8007d0c:	f7ff feb4 	bl	8007a78 <__assert_func>
 8007d10:	3101      	adds	r1, #1
 8007d12:	105b      	asrs	r3, r3, #1
 8007d14:	e7ef      	b.n	8007cf6 <__gethex+0x146>
 8007d16:	f100 0a14 	add.w	sl, r0, #20
 8007d1a:	2300      	movs	r3, #0
 8007d1c:	495a      	ldr	r1, [pc, #360]	; (8007e88 <__gethex+0x2d8>)
 8007d1e:	f8cd a004 	str.w	sl, [sp, #4]
 8007d22:	469b      	mov	fp, r3
 8007d24:	45a8      	cmp	r8, r5
 8007d26:	d342      	bcc.n	8007dae <__gethex+0x1fe>
 8007d28:	9801      	ldr	r0, [sp, #4]
 8007d2a:	f840 bb04 	str.w	fp, [r0], #4
 8007d2e:	eba0 000a 	sub.w	r0, r0, sl
 8007d32:	1080      	asrs	r0, r0, #2
 8007d34:	6120      	str	r0, [r4, #16]
 8007d36:	ea4f 1840 	mov.w	r8, r0, lsl #5
 8007d3a:	4658      	mov	r0, fp
 8007d3c:	f7fe f9f0 	bl	8006120 <__hi0bits>
 8007d40:	683d      	ldr	r5, [r7, #0]
 8007d42:	eba8 0000 	sub.w	r0, r8, r0
 8007d46:	42a8      	cmp	r0, r5
 8007d48:	dd59      	ble.n	8007dfe <__gethex+0x24e>
 8007d4a:	eba0 0805 	sub.w	r8, r0, r5
 8007d4e:	4641      	mov	r1, r8
 8007d50:	4620      	mov	r0, r4
 8007d52:	f7fe fd7f 	bl	8006854 <__any_on>
 8007d56:	4683      	mov	fp, r0
 8007d58:	b1b8      	cbz	r0, 8007d8a <__gethex+0x1da>
 8007d5a:	f108 33ff 	add.w	r3, r8, #4294967295
 8007d5e:	1159      	asrs	r1, r3, #5
 8007d60:	f003 021f 	and.w	r2, r3, #31
 8007d64:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8007d68:	f04f 0b01 	mov.w	fp, #1
 8007d6c:	fa0b f202 	lsl.w	r2, fp, r2
 8007d70:	420a      	tst	r2, r1
 8007d72:	d00a      	beq.n	8007d8a <__gethex+0x1da>
 8007d74:	455b      	cmp	r3, fp
 8007d76:	dd06      	ble.n	8007d86 <__gethex+0x1d6>
 8007d78:	f1a8 0102 	sub.w	r1, r8, #2
 8007d7c:	4620      	mov	r0, r4
 8007d7e:	f7fe fd69 	bl	8006854 <__any_on>
 8007d82:	2800      	cmp	r0, #0
 8007d84:	d138      	bne.n	8007df8 <__gethex+0x248>
 8007d86:	f04f 0b02 	mov.w	fp, #2
 8007d8a:	4641      	mov	r1, r8
 8007d8c:	4620      	mov	r0, r4
 8007d8e:	f7ff fea7 	bl	8007ae0 <rshift>
 8007d92:	4446      	add	r6, r8
 8007d94:	68bb      	ldr	r3, [r7, #8]
 8007d96:	42b3      	cmp	r3, r6
 8007d98:	da41      	bge.n	8007e1e <__gethex+0x26e>
 8007d9a:	4621      	mov	r1, r4
 8007d9c:	4648      	mov	r0, r9
 8007d9e:	f7fe f90d 	bl	8005fbc <_Bfree>
 8007da2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007da4:	2300      	movs	r3, #0
 8007da6:	6013      	str	r3, [r2, #0]
 8007da8:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 8007dac:	e78a      	b.n	8007cc4 <__gethex+0x114>
 8007dae:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 8007db2:	2a2e      	cmp	r2, #46	; 0x2e
 8007db4:	d014      	beq.n	8007de0 <__gethex+0x230>
 8007db6:	2b20      	cmp	r3, #32
 8007db8:	d106      	bne.n	8007dc8 <__gethex+0x218>
 8007dba:	9b01      	ldr	r3, [sp, #4]
 8007dbc:	f843 bb04 	str.w	fp, [r3], #4
 8007dc0:	f04f 0b00 	mov.w	fp, #0
 8007dc4:	9301      	str	r3, [sp, #4]
 8007dc6:	465b      	mov	r3, fp
 8007dc8:	7828      	ldrb	r0, [r5, #0]
 8007dca:	9303      	str	r3, [sp, #12]
 8007dcc:	f7ff feda 	bl	8007b84 <__hexdig_fun>
 8007dd0:	9b03      	ldr	r3, [sp, #12]
 8007dd2:	f000 000f 	and.w	r0, r0, #15
 8007dd6:	4098      	lsls	r0, r3
 8007dd8:	ea4b 0b00 	orr.w	fp, fp, r0
 8007ddc:	3304      	adds	r3, #4
 8007dde:	e7a1      	b.n	8007d24 <__gethex+0x174>
 8007de0:	45a8      	cmp	r8, r5
 8007de2:	d8e8      	bhi.n	8007db6 <__gethex+0x206>
 8007de4:	2201      	movs	r2, #1
 8007de6:	4628      	mov	r0, r5
 8007de8:	9303      	str	r3, [sp, #12]
 8007dea:	f7ff fe0b 	bl	8007a04 <strncmp>
 8007dee:	4926      	ldr	r1, [pc, #152]	; (8007e88 <__gethex+0x2d8>)
 8007df0:	9b03      	ldr	r3, [sp, #12]
 8007df2:	2800      	cmp	r0, #0
 8007df4:	d1df      	bne.n	8007db6 <__gethex+0x206>
 8007df6:	e795      	b.n	8007d24 <__gethex+0x174>
 8007df8:	f04f 0b03 	mov.w	fp, #3
 8007dfc:	e7c5      	b.n	8007d8a <__gethex+0x1da>
 8007dfe:	da0b      	bge.n	8007e18 <__gethex+0x268>
 8007e00:	eba5 0800 	sub.w	r8, r5, r0
 8007e04:	4621      	mov	r1, r4
 8007e06:	4642      	mov	r2, r8
 8007e08:	4648      	mov	r0, r9
 8007e0a:	f7fe faf1 	bl	80063f0 <__lshift>
 8007e0e:	eba6 0608 	sub.w	r6, r6, r8
 8007e12:	4604      	mov	r4, r0
 8007e14:	f100 0a14 	add.w	sl, r0, #20
 8007e18:	f04f 0b00 	mov.w	fp, #0
 8007e1c:	e7ba      	b.n	8007d94 <__gethex+0x1e4>
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	42b3      	cmp	r3, r6
 8007e22:	dd73      	ble.n	8007f0c <__gethex+0x35c>
 8007e24:	1b9e      	subs	r6, r3, r6
 8007e26:	42b5      	cmp	r5, r6
 8007e28:	dc34      	bgt.n	8007e94 <__gethex+0x2e4>
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	2b02      	cmp	r3, #2
 8007e2e:	d023      	beq.n	8007e78 <__gethex+0x2c8>
 8007e30:	2b03      	cmp	r3, #3
 8007e32:	d025      	beq.n	8007e80 <__gethex+0x2d0>
 8007e34:	2b01      	cmp	r3, #1
 8007e36:	d115      	bne.n	8007e64 <__gethex+0x2b4>
 8007e38:	42b5      	cmp	r5, r6
 8007e3a:	d113      	bne.n	8007e64 <__gethex+0x2b4>
 8007e3c:	2d01      	cmp	r5, #1
 8007e3e:	d10b      	bne.n	8007e58 <__gethex+0x2a8>
 8007e40:	9a02      	ldr	r2, [sp, #8]
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	6013      	str	r3, [r2, #0]
 8007e46:	2301      	movs	r3, #1
 8007e48:	6123      	str	r3, [r4, #16]
 8007e4a:	f8ca 3000 	str.w	r3, [sl]
 8007e4e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007e50:	f04f 0862 	mov.w	r8, #98	; 0x62
 8007e54:	601c      	str	r4, [r3, #0]
 8007e56:	e735      	b.n	8007cc4 <__gethex+0x114>
 8007e58:	1e69      	subs	r1, r5, #1
 8007e5a:	4620      	mov	r0, r4
 8007e5c:	f7fe fcfa 	bl	8006854 <__any_on>
 8007e60:	2800      	cmp	r0, #0
 8007e62:	d1ed      	bne.n	8007e40 <__gethex+0x290>
 8007e64:	4621      	mov	r1, r4
 8007e66:	4648      	mov	r0, r9
 8007e68:	f7fe f8a8 	bl	8005fbc <_Bfree>
 8007e6c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007e6e:	2300      	movs	r3, #0
 8007e70:	6013      	str	r3, [r2, #0]
 8007e72:	f04f 0850 	mov.w	r8, #80	; 0x50
 8007e76:	e725      	b.n	8007cc4 <__gethex+0x114>
 8007e78:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d1f2      	bne.n	8007e64 <__gethex+0x2b4>
 8007e7e:	e7df      	b.n	8007e40 <__gethex+0x290>
 8007e80:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d1dc      	bne.n	8007e40 <__gethex+0x290>
 8007e86:	e7ed      	b.n	8007e64 <__gethex+0x2b4>
 8007e88:	0800978c 	.word	0x0800978c
 8007e8c:	08009625 	.word	0x08009625
 8007e90:	08009936 	.word	0x08009936
 8007e94:	f106 38ff 	add.w	r8, r6, #4294967295
 8007e98:	f1bb 0f00 	cmp.w	fp, #0
 8007e9c:	d133      	bne.n	8007f06 <__gethex+0x356>
 8007e9e:	f1b8 0f00 	cmp.w	r8, #0
 8007ea2:	d004      	beq.n	8007eae <__gethex+0x2fe>
 8007ea4:	4641      	mov	r1, r8
 8007ea6:	4620      	mov	r0, r4
 8007ea8:	f7fe fcd4 	bl	8006854 <__any_on>
 8007eac:	4683      	mov	fp, r0
 8007eae:	ea4f 1268 	mov.w	r2, r8, asr #5
 8007eb2:	2301      	movs	r3, #1
 8007eb4:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8007eb8:	f008 081f 	and.w	r8, r8, #31
 8007ebc:	fa03 f308 	lsl.w	r3, r3, r8
 8007ec0:	4213      	tst	r3, r2
 8007ec2:	4631      	mov	r1, r6
 8007ec4:	4620      	mov	r0, r4
 8007ec6:	bf18      	it	ne
 8007ec8:	f04b 0b02 	orrne.w	fp, fp, #2
 8007ecc:	1bad      	subs	r5, r5, r6
 8007ece:	f7ff fe07 	bl	8007ae0 <rshift>
 8007ed2:	687e      	ldr	r6, [r7, #4]
 8007ed4:	f04f 0802 	mov.w	r8, #2
 8007ed8:	f1bb 0f00 	cmp.w	fp, #0
 8007edc:	d04a      	beq.n	8007f74 <__gethex+0x3c4>
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	2b02      	cmp	r3, #2
 8007ee2:	d016      	beq.n	8007f12 <__gethex+0x362>
 8007ee4:	2b03      	cmp	r3, #3
 8007ee6:	d018      	beq.n	8007f1a <__gethex+0x36a>
 8007ee8:	2b01      	cmp	r3, #1
 8007eea:	d109      	bne.n	8007f00 <__gethex+0x350>
 8007eec:	f01b 0f02 	tst.w	fp, #2
 8007ef0:	d006      	beq.n	8007f00 <__gethex+0x350>
 8007ef2:	f8da 3000 	ldr.w	r3, [sl]
 8007ef6:	ea4b 0b03 	orr.w	fp, fp, r3
 8007efa:	f01b 0f01 	tst.w	fp, #1
 8007efe:	d10f      	bne.n	8007f20 <__gethex+0x370>
 8007f00:	f048 0810 	orr.w	r8, r8, #16
 8007f04:	e036      	b.n	8007f74 <__gethex+0x3c4>
 8007f06:	f04f 0b01 	mov.w	fp, #1
 8007f0a:	e7d0      	b.n	8007eae <__gethex+0x2fe>
 8007f0c:	f04f 0801 	mov.w	r8, #1
 8007f10:	e7e2      	b.n	8007ed8 <__gethex+0x328>
 8007f12:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007f14:	f1c3 0301 	rsb	r3, r3, #1
 8007f18:	930f      	str	r3, [sp, #60]	; 0x3c
 8007f1a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d0ef      	beq.n	8007f00 <__gethex+0x350>
 8007f20:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8007f24:	f104 0214 	add.w	r2, r4, #20
 8007f28:	ea4f 038b 	mov.w	r3, fp, lsl #2
 8007f2c:	9301      	str	r3, [sp, #4]
 8007f2e:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 8007f32:	2300      	movs	r3, #0
 8007f34:	4694      	mov	ip, r2
 8007f36:	f852 1b04 	ldr.w	r1, [r2], #4
 8007f3a:	f1b1 3fff 	cmp.w	r1, #4294967295
 8007f3e:	d01e      	beq.n	8007f7e <__gethex+0x3ce>
 8007f40:	3101      	adds	r1, #1
 8007f42:	f8cc 1000 	str.w	r1, [ip]
 8007f46:	f1b8 0f02 	cmp.w	r8, #2
 8007f4a:	f104 0214 	add.w	r2, r4, #20
 8007f4e:	d13d      	bne.n	8007fcc <__gethex+0x41c>
 8007f50:	683b      	ldr	r3, [r7, #0]
 8007f52:	3b01      	subs	r3, #1
 8007f54:	42ab      	cmp	r3, r5
 8007f56:	d10b      	bne.n	8007f70 <__gethex+0x3c0>
 8007f58:	1169      	asrs	r1, r5, #5
 8007f5a:	2301      	movs	r3, #1
 8007f5c:	f005 051f 	and.w	r5, r5, #31
 8007f60:	fa03 f505 	lsl.w	r5, r3, r5
 8007f64:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007f68:	421d      	tst	r5, r3
 8007f6a:	bf18      	it	ne
 8007f6c:	f04f 0801 	movne.w	r8, #1
 8007f70:	f048 0820 	orr.w	r8, r8, #32
 8007f74:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007f76:	601c      	str	r4, [r3, #0]
 8007f78:	9b02      	ldr	r3, [sp, #8]
 8007f7a:	601e      	str	r6, [r3, #0]
 8007f7c:	e6a2      	b.n	8007cc4 <__gethex+0x114>
 8007f7e:	4290      	cmp	r0, r2
 8007f80:	f842 3c04 	str.w	r3, [r2, #-4]
 8007f84:	d8d6      	bhi.n	8007f34 <__gethex+0x384>
 8007f86:	68a2      	ldr	r2, [r4, #8]
 8007f88:	4593      	cmp	fp, r2
 8007f8a:	db17      	blt.n	8007fbc <__gethex+0x40c>
 8007f8c:	6861      	ldr	r1, [r4, #4]
 8007f8e:	4648      	mov	r0, r9
 8007f90:	3101      	adds	r1, #1
 8007f92:	f7fd ffd3 	bl	8005f3c <_Balloc>
 8007f96:	4682      	mov	sl, r0
 8007f98:	b918      	cbnz	r0, 8007fa2 <__gethex+0x3f2>
 8007f9a:	4b1b      	ldr	r3, [pc, #108]	; (8008008 <__gethex+0x458>)
 8007f9c:	4602      	mov	r2, r0
 8007f9e:	2184      	movs	r1, #132	; 0x84
 8007fa0:	e6b3      	b.n	8007d0a <__gethex+0x15a>
 8007fa2:	6922      	ldr	r2, [r4, #16]
 8007fa4:	3202      	adds	r2, #2
 8007fa6:	f104 010c 	add.w	r1, r4, #12
 8007faa:	0092      	lsls	r2, r2, #2
 8007fac:	300c      	adds	r0, #12
 8007fae:	f7ff fd4b 	bl	8007a48 <memcpy>
 8007fb2:	4621      	mov	r1, r4
 8007fb4:	4648      	mov	r0, r9
 8007fb6:	f7fe f801 	bl	8005fbc <_Bfree>
 8007fba:	4654      	mov	r4, sl
 8007fbc:	6922      	ldr	r2, [r4, #16]
 8007fbe:	1c51      	adds	r1, r2, #1
 8007fc0:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8007fc4:	6121      	str	r1, [r4, #16]
 8007fc6:	2101      	movs	r1, #1
 8007fc8:	6151      	str	r1, [r2, #20]
 8007fca:	e7bc      	b.n	8007f46 <__gethex+0x396>
 8007fcc:	6921      	ldr	r1, [r4, #16]
 8007fce:	4559      	cmp	r1, fp
 8007fd0:	dd0b      	ble.n	8007fea <__gethex+0x43a>
 8007fd2:	2101      	movs	r1, #1
 8007fd4:	4620      	mov	r0, r4
 8007fd6:	f7ff fd83 	bl	8007ae0 <rshift>
 8007fda:	68bb      	ldr	r3, [r7, #8]
 8007fdc:	3601      	adds	r6, #1
 8007fde:	42b3      	cmp	r3, r6
 8007fe0:	f6ff aedb 	blt.w	8007d9a <__gethex+0x1ea>
 8007fe4:	f04f 0801 	mov.w	r8, #1
 8007fe8:	e7c2      	b.n	8007f70 <__gethex+0x3c0>
 8007fea:	f015 051f 	ands.w	r5, r5, #31
 8007fee:	d0f9      	beq.n	8007fe4 <__gethex+0x434>
 8007ff0:	9b01      	ldr	r3, [sp, #4]
 8007ff2:	441a      	add	r2, r3
 8007ff4:	f1c5 0520 	rsb	r5, r5, #32
 8007ff8:	f852 0c04 	ldr.w	r0, [r2, #-4]
 8007ffc:	f7fe f890 	bl	8006120 <__hi0bits>
 8008000:	42a8      	cmp	r0, r5
 8008002:	dbe6      	blt.n	8007fd2 <__gethex+0x422>
 8008004:	e7ee      	b.n	8007fe4 <__gethex+0x434>
 8008006:	bf00      	nop
 8008008:	08009625 	.word	0x08009625

0800800c <L_shift>:
 800800c:	f1c2 0208 	rsb	r2, r2, #8
 8008010:	0092      	lsls	r2, r2, #2
 8008012:	b570      	push	{r4, r5, r6, lr}
 8008014:	f1c2 0620 	rsb	r6, r2, #32
 8008018:	6843      	ldr	r3, [r0, #4]
 800801a:	6804      	ldr	r4, [r0, #0]
 800801c:	fa03 f506 	lsl.w	r5, r3, r6
 8008020:	432c      	orrs	r4, r5
 8008022:	40d3      	lsrs	r3, r2
 8008024:	6004      	str	r4, [r0, #0]
 8008026:	f840 3f04 	str.w	r3, [r0, #4]!
 800802a:	4288      	cmp	r0, r1
 800802c:	d3f4      	bcc.n	8008018 <L_shift+0xc>
 800802e:	bd70      	pop	{r4, r5, r6, pc}

08008030 <__match>:
 8008030:	b530      	push	{r4, r5, lr}
 8008032:	6803      	ldr	r3, [r0, #0]
 8008034:	3301      	adds	r3, #1
 8008036:	f811 4b01 	ldrb.w	r4, [r1], #1
 800803a:	b914      	cbnz	r4, 8008042 <__match+0x12>
 800803c:	6003      	str	r3, [r0, #0]
 800803e:	2001      	movs	r0, #1
 8008040:	bd30      	pop	{r4, r5, pc}
 8008042:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008046:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800804a:	2d19      	cmp	r5, #25
 800804c:	bf98      	it	ls
 800804e:	3220      	addls	r2, #32
 8008050:	42a2      	cmp	r2, r4
 8008052:	d0f0      	beq.n	8008036 <__match+0x6>
 8008054:	2000      	movs	r0, #0
 8008056:	e7f3      	b.n	8008040 <__match+0x10>

08008058 <__hexnan>:
 8008058:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800805c:	680b      	ldr	r3, [r1, #0]
 800805e:	6801      	ldr	r1, [r0, #0]
 8008060:	115e      	asrs	r6, r3, #5
 8008062:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008066:	f013 031f 	ands.w	r3, r3, #31
 800806a:	b087      	sub	sp, #28
 800806c:	bf18      	it	ne
 800806e:	3604      	addne	r6, #4
 8008070:	2500      	movs	r5, #0
 8008072:	1f37      	subs	r7, r6, #4
 8008074:	4682      	mov	sl, r0
 8008076:	4690      	mov	r8, r2
 8008078:	9301      	str	r3, [sp, #4]
 800807a:	f846 5c04 	str.w	r5, [r6, #-4]
 800807e:	46b9      	mov	r9, r7
 8008080:	463c      	mov	r4, r7
 8008082:	9502      	str	r5, [sp, #8]
 8008084:	46ab      	mov	fp, r5
 8008086:	784a      	ldrb	r2, [r1, #1]
 8008088:	1c4b      	adds	r3, r1, #1
 800808a:	9303      	str	r3, [sp, #12]
 800808c:	b342      	cbz	r2, 80080e0 <__hexnan+0x88>
 800808e:	4610      	mov	r0, r2
 8008090:	9105      	str	r1, [sp, #20]
 8008092:	9204      	str	r2, [sp, #16]
 8008094:	f7ff fd76 	bl	8007b84 <__hexdig_fun>
 8008098:	2800      	cmp	r0, #0
 800809a:	d14f      	bne.n	800813c <__hexnan+0xe4>
 800809c:	9a04      	ldr	r2, [sp, #16]
 800809e:	9905      	ldr	r1, [sp, #20]
 80080a0:	2a20      	cmp	r2, #32
 80080a2:	d818      	bhi.n	80080d6 <__hexnan+0x7e>
 80080a4:	9b02      	ldr	r3, [sp, #8]
 80080a6:	459b      	cmp	fp, r3
 80080a8:	dd13      	ble.n	80080d2 <__hexnan+0x7a>
 80080aa:	454c      	cmp	r4, r9
 80080ac:	d206      	bcs.n	80080bc <__hexnan+0x64>
 80080ae:	2d07      	cmp	r5, #7
 80080b0:	dc04      	bgt.n	80080bc <__hexnan+0x64>
 80080b2:	462a      	mov	r2, r5
 80080b4:	4649      	mov	r1, r9
 80080b6:	4620      	mov	r0, r4
 80080b8:	f7ff ffa8 	bl	800800c <L_shift>
 80080bc:	4544      	cmp	r4, r8
 80080be:	d950      	bls.n	8008162 <__hexnan+0x10a>
 80080c0:	2300      	movs	r3, #0
 80080c2:	f1a4 0904 	sub.w	r9, r4, #4
 80080c6:	f844 3c04 	str.w	r3, [r4, #-4]
 80080ca:	f8cd b008 	str.w	fp, [sp, #8]
 80080ce:	464c      	mov	r4, r9
 80080d0:	461d      	mov	r5, r3
 80080d2:	9903      	ldr	r1, [sp, #12]
 80080d4:	e7d7      	b.n	8008086 <__hexnan+0x2e>
 80080d6:	2a29      	cmp	r2, #41	; 0x29
 80080d8:	d155      	bne.n	8008186 <__hexnan+0x12e>
 80080da:	3102      	adds	r1, #2
 80080dc:	f8ca 1000 	str.w	r1, [sl]
 80080e0:	f1bb 0f00 	cmp.w	fp, #0
 80080e4:	d04f      	beq.n	8008186 <__hexnan+0x12e>
 80080e6:	454c      	cmp	r4, r9
 80080e8:	d206      	bcs.n	80080f8 <__hexnan+0xa0>
 80080ea:	2d07      	cmp	r5, #7
 80080ec:	dc04      	bgt.n	80080f8 <__hexnan+0xa0>
 80080ee:	462a      	mov	r2, r5
 80080f0:	4649      	mov	r1, r9
 80080f2:	4620      	mov	r0, r4
 80080f4:	f7ff ff8a 	bl	800800c <L_shift>
 80080f8:	4544      	cmp	r4, r8
 80080fa:	d934      	bls.n	8008166 <__hexnan+0x10e>
 80080fc:	f1a8 0204 	sub.w	r2, r8, #4
 8008100:	4623      	mov	r3, r4
 8008102:	f853 1b04 	ldr.w	r1, [r3], #4
 8008106:	f842 1f04 	str.w	r1, [r2, #4]!
 800810a:	429f      	cmp	r7, r3
 800810c:	d2f9      	bcs.n	8008102 <__hexnan+0xaa>
 800810e:	1b3b      	subs	r3, r7, r4
 8008110:	f023 0303 	bic.w	r3, r3, #3
 8008114:	3304      	adds	r3, #4
 8008116:	3e03      	subs	r6, #3
 8008118:	3401      	adds	r4, #1
 800811a:	42a6      	cmp	r6, r4
 800811c:	bf38      	it	cc
 800811e:	2304      	movcc	r3, #4
 8008120:	4443      	add	r3, r8
 8008122:	2200      	movs	r2, #0
 8008124:	f843 2b04 	str.w	r2, [r3], #4
 8008128:	429f      	cmp	r7, r3
 800812a:	d2fb      	bcs.n	8008124 <__hexnan+0xcc>
 800812c:	683b      	ldr	r3, [r7, #0]
 800812e:	b91b      	cbnz	r3, 8008138 <__hexnan+0xe0>
 8008130:	4547      	cmp	r7, r8
 8008132:	d126      	bne.n	8008182 <__hexnan+0x12a>
 8008134:	2301      	movs	r3, #1
 8008136:	603b      	str	r3, [r7, #0]
 8008138:	2005      	movs	r0, #5
 800813a:	e025      	b.n	8008188 <__hexnan+0x130>
 800813c:	3501      	adds	r5, #1
 800813e:	2d08      	cmp	r5, #8
 8008140:	f10b 0b01 	add.w	fp, fp, #1
 8008144:	dd06      	ble.n	8008154 <__hexnan+0xfc>
 8008146:	4544      	cmp	r4, r8
 8008148:	d9c3      	bls.n	80080d2 <__hexnan+0x7a>
 800814a:	2300      	movs	r3, #0
 800814c:	f844 3c04 	str.w	r3, [r4, #-4]
 8008150:	2501      	movs	r5, #1
 8008152:	3c04      	subs	r4, #4
 8008154:	6822      	ldr	r2, [r4, #0]
 8008156:	f000 000f 	and.w	r0, r0, #15
 800815a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800815e:	6020      	str	r0, [r4, #0]
 8008160:	e7b7      	b.n	80080d2 <__hexnan+0x7a>
 8008162:	2508      	movs	r5, #8
 8008164:	e7b5      	b.n	80080d2 <__hexnan+0x7a>
 8008166:	9b01      	ldr	r3, [sp, #4]
 8008168:	2b00      	cmp	r3, #0
 800816a:	d0df      	beq.n	800812c <__hexnan+0xd4>
 800816c:	f1c3 0320 	rsb	r3, r3, #32
 8008170:	f04f 32ff 	mov.w	r2, #4294967295
 8008174:	40da      	lsrs	r2, r3
 8008176:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800817a:	4013      	ands	r3, r2
 800817c:	f846 3c04 	str.w	r3, [r6, #-4]
 8008180:	e7d4      	b.n	800812c <__hexnan+0xd4>
 8008182:	3f04      	subs	r7, #4
 8008184:	e7d2      	b.n	800812c <__hexnan+0xd4>
 8008186:	2004      	movs	r0, #4
 8008188:	b007      	add	sp, #28
 800818a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800818e <__ascii_mbtowc>:
 800818e:	b082      	sub	sp, #8
 8008190:	b901      	cbnz	r1, 8008194 <__ascii_mbtowc+0x6>
 8008192:	a901      	add	r1, sp, #4
 8008194:	b142      	cbz	r2, 80081a8 <__ascii_mbtowc+0x1a>
 8008196:	b14b      	cbz	r3, 80081ac <__ascii_mbtowc+0x1e>
 8008198:	7813      	ldrb	r3, [r2, #0]
 800819a:	600b      	str	r3, [r1, #0]
 800819c:	7812      	ldrb	r2, [r2, #0]
 800819e:	1e10      	subs	r0, r2, #0
 80081a0:	bf18      	it	ne
 80081a2:	2001      	movne	r0, #1
 80081a4:	b002      	add	sp, #8
 80081a6:	4770      	bx	lr
 80081a8:	4610      	mov	r0, r2
 80081aa:	e7fb      	b.n	80081a4 <__ascii_mbtowc+0x16>
 80081ac:	f06f 0001 	mvn.w	r0, #1
 80081b0:	e7f8      	b.n	80081a4 <__ascii_mbtowc+0x16>

080081b2 <_realloc_r>:
 80081b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80081b6:	4680      	mov	r8, r0
 80081b8:	4614      	mov	r4, r2
 80081ba:	460e      	mov	r6, r1
 80081bc:	b921      	cbnz	r1, 80081c8 <_realloc_r+0x16>
 80081be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80081c2:	4611      	mov	r1, r2
 80081c4:	f7fd be2e 	b.w	8005e24 <_malloc_r>
 80081c8:	b92a      	cbnz	r2, 80081d6 <_realloc_r+0x24>
 80081ca:	f7fd fdb7 	bl	8005d3c <_free_r>
 80081ce:	4625      	mov	r5, r4
 80081d0:	4628      	mov	r0, r5
 80081d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80081d6:	f000 f842 	bl	800825e <_malloc_usable_size_r>
 80081da:	4284      	cmp	r4, r0
 80081dc:	4607      	mov	r7, r0
 80081de:	d802      	bhi.n	80081e6 <_realloc_r+0x34>
 80081e0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80081e4:	d812      	bhi.n	800820c <_realloc_r+0x5a>
 80081e6:	4621      	mov	r1, r4
 80081e8:	4640      	mov	r0, r8
 80081ea:	f7fd fe1b 	bl	8005e24 <_malloc_r>
 80081ee:	4605      	mov	r5, r0
 80081f0:	2800      	cmp	r0, #0
 80081f2:	d0ed      	beq.n	80081d0 <_realloc_r+0x1e>
 80081f4:	42bc      	cmp	r4, r7
 80081f6:	4622      	mov	r2, r4
 80081f8:	4631      	mov	r1, r6
 80081fa:	bf28      	it	cs
 80081fc:	463a      	movcs	r2, r7
 80081fe:	f7ff fc23 	bl	8007a48 <memcpy>
 8008202:	4631      	mov	r1, r6
 8008204:	4640      	mov	r0, r8
 8008206:	f7fd fd99 	bl	8005d3c <_free_r>
 800820a:	e7e1      	b.n	80081d0 <_realloc_r+0x1e>
 800820c:	4635      	mov	r5, r6
 800820e:	e7df      	b.n	80081d0 <_realloc_r+0x1e>

08008210 <__ascii_wctomb>:
 8008210:	b149      	cbz	r1, 8008226 <__ascii_wctomb+0x16>
 8008212:	2aff      	cmp	r2, #255	; 0xff
 8008214:	bf85      	ittet	hi
 8008216:	238a      	movhi	r3, #138	; 0x8a
 8008218:	6003      	strhi	r3, [r0, #0]
 800821a:	700a      	strbls	r2, [r1, #0]
 800821c:	f04f 30ff 	movhi.w	r0, #4294967295
 8008220:	bf98      	it	ls
 8008222:	2001      	movls	r0, #1
 8008224:	4770      	bx	lr
 8008226:	4608      	mov	r0, r1
 8008228:	4770      	bx	lr
	...

0800822c <fiprintf>:
 800822c:	b40e      	push	{r1, r2, r3}
 800822e:	b503      	push	{r0, r1, lr}
 8008230:	4601      	mov	r1, r0
 8008232:	ab03      	add	r3, sp, #12
 8008234:	4805      	ldr	r0, [pc, #20]	; (800824c <fiprintf+0x20>)
 8008236:	f853 2b04 	ldr.w	r2, [r3], #4
 800823a:	6800      	ldr	r0, [r0, #0]
 800823c:	9301      	str	r3, [sp, #4]
 800823e:	f000 f83f 	bl	80082c0 <_vfiprintf_r>
 8008242:	b002      	add	sp, #8
 8008244:	f85d eb04 	ldr.w	lr, [sp], #4
 8008248:	b003      	add	sp, #12
 800824a:	4770      	bx	lr
 800824c:	2000006c 	.word	0x2000006c

08008250 <abort>:
 8008250:	b508      	push	{r3, lr}
 8008252:	2006      	movs	r0, #6
 8008254:	f000 fa0c 	bl	8008670 <raise>
 8008258:	2001      	movs	r0, #1
 800825a:	f7f9 fc15 	bl	8001a88 <_exit>

0800825e <_malloc_usable_size_r>:
 800825e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008262:	1f18      	subs	r0, r3, #4
 8008264:	2b00      	cmp	r3, #0
 8008266:	bfbc      	itt	lt
 8008268:	580b      	ldrlt	r3, [r1, r0]
 800826a:	18c0      	addlt	r0, r0, r3
 800826c:	4770      	bx	lr

0800826e <__sfputc_r>:
 800826e:	6893      	ldr	r3, [r2, #8]
 8008270:	3b01      	subs	r3, #1
 8008272:	2b00      	cmp	r3, #0
 8008274:	b410      	push	{r4}
 8008276:	6093      	str	r3, [r2, #8]
 8008278:	da08      	bge.n	800828c <__sfputc_r+0x1e>
 800827a:	6994      	ldr	r4, [r2, #24]
 800827c:	42a3      	cmp	r3, r4
 800827e:	db01      	blt.n	8008284 <__sfputc_r+0x16>
 8008280:	290a      	cmp	r1, #10
 8008282:	d103      	bne.n	800828c <__sfputc_r+0x1e>
 8008284:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008288:	f000 b934 	b.w	80084f4 <__swbuf_r>
 800828c:	6813      	ldr	r3, [r2, #0]
 800828e:	1c58      	adds	r0, r3, #1
 8008290:	6010      	str	r0, [r2, #0]
 8008292:	7019      	strb	r1, [r3, #0]
 8008294:	4608      	mov	r0, r1
 8008296:	f85d 4b04 	ldr.w	r4, [sp], #4
 800829a:	4770      	bx	lr

0800829c <__sfputs_r>:
 800829c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800829e:	4606      	mov	r6, r0
 80082a0:	460f      	mov	r7, r1
 80082a2:	4614      	mov	r4, r2
 80082a4:	18d5      	adds	r5, r2, r3
 80082a6:	42ac      	cmp	r4, r5
 80082a8:	d101      	bne.n	80082ae <__sfputs_r+0x12>
 80082aa:	2000      	movs	r0, #0
 80082ac:	e007      	b.n	80082be <__sfputs_r+0x22>
 80082ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80082b2:	463a      	mov	r2, r7
 80082b4:	4630      	mov	r0, r6
 80082b6:	f7ff ffda 	bl	800826e <__sfputc_r>
 80082ba:	1c43      	adds	r3, r0, #1
 80082bc:	d1f3      	bne.n	80082a6 <__sfputs_r+0xa>
 80082be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080082c0 <_vfiprintf_r>:
 80082c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082c4:	460d      	mov	r5, r1
 80082c6:	b09d      	sub	sp, #116	; 0x74
 80082c8:	4614      	mov	r4, r2
 80082ca:	4698      	mov	r8, r3
 80082cc:	4606      	mov	r6, r0
 80082ce:	b118      	cbz	r0, 80082d8 <_vfiprintf_r+0x18>
 80082d0:	6a03      	ldr	r3, [r0, #32]
 80082d2:	b90b      	cbnz	r3, 80082d8 <_vfiprintf_r+0x18>
 80082d4:	f7fc fd98 	bl	8004e08 <__sinit>
 80082d8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80082da:	07d9      	lsls	r1, r3, #31
 80082dc:	d405      	bmi.n	80082ea <_vfiprintf_r+0x2a>
 80082de:	89ab      	ldrh	r3, [r5, #12]
 80082e0:	059a      	lsls	r2, r3, #22
 80082e2:	d402      	bmi.n	80082ea <_vfiprintf_r+0x2a>
 80082e4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80082e6:	f7fc fea6 	bl	8005036 <__retarget_lock_acquire_recursive>
 80082ea:	89ab      	ldrh	r3, [r5, #12]
 80082ec:	071b      	lsls	r3, r3, #28
 80082ee:	d501      	bpl.n	80082f4 <_vfiprintf_r+0x34>
 80082f0:	692b      	ldr	r3, [r5, #16]
 80082f2:	b99b      	cbnz	r3, 800831c <_vfiprintf_r+0x5c>
 80082f4:	4629      	mov	r1, r5
 80082f6:	4630      	mov	r0, r6
 80082f8:	f000 f93a 	bl	8008570 <__swsetup_r>
 80082fc:	b170      	cbz	r0, 800831c <_vfiprintf_r+0x5c>
 80082fe:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008300:	07dc      	lsls	r4, r3, #31
 8008302:	d504      	bpl.n	800830e <_vfiprintf_r+0x4e>
 8008304:	f04f 30ff 	mov.w	r0, #4294967295
 8008308:	b01d      	add	sp, #116	; 0x74
 800830a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800830e:	89ab      	ldrh	r3, [r5, #12]
 8008310:	0598      	lsls	r0, r3, #22
 8008312:	d4f7      	bmi.n	8008304 <_vfiprintf_r+0x44>
 8008314:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008316:	f7fc fe8f 	bl	8005038 <__retarget_lock_release_recursive>
 800831a:	e7f3      	b.n	8008304 <_vfiprintf_r+0x44>
 800831c:	2300      	movs	r3, #0
 800831e:	9309      	str	r3, [sp, #36]	; 0x24
 8008320:	2320      	movs	r3, #32
 8008322:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008326:	f8cd 800c 	str.w	r8, [sp, #12]
 800832a:	2330      	movs	r3, #48	; 0x30
 800832c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80084e0 <_vfiprintf_r+0x220>
 8008330:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008334:	f04f 0901 	mov.w	r9, #1
 8008338:	4623      	mov	r3, r4
 800833a:	469a      	mov	sl, r3
 800833c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008340:	b10a      	cbz	r2, 8008346 <_vfiprintf_r+0x86>
 8008342:	2a25      	cmp	r2, #37	; 0x25
 8008344:	d1f9      	bne.n	800833a <_vfiprintf_r+0x7a>
 8008346:	ebba 0b04 	subs.w	fp, sl, r4
 800834a:	d00b      	beq.n	8008364 <_vfiprintf_r+0xa4>
 800834c:	465b      	mov	r3, fp
 800834e:	4622      	mov	r2, r4
 8008350:	4629      	mov	r1, r5
 8008352:	4630      	mov	r0, r6
 8008354:	f7ff ffa2 	bl	800829c <__sfputs_r>
 8008358:	3001      	adds	r0, #1
 800835a:	f000 80a9 	beq.w	80084b0 <_vfiprintf_r+0x1f0>
 800835e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008360:	445a      	add	r2, fp
 8008362:	9209      	str	r2, [sp, #36]	; 0x24
 8008364:	f89a 3000 	ldrb.w	r3, [sl]
 8008368:	2b00      	cmp	r3, #0
 800836a:	f000 80a1 	beq.w	80084b0 <_vfiprintf_r+0x1f0>
 800836e:	2300      	movs	r3, #0
 8008370:	f04f 32ff 	mov.w	r2, #4294967295
 8008374:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008378:	f10a 0a01 	add.w	sl, sl, #1
 800837c:	9304      	str	r3, [sp, #16]
 800837e:	9307      	str	r3, [sp, #28]
 8008380:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008384:	931a      	str	r3, [sp, #104]	; 0x68
 8008386:	4654      	mov	r4, sl
 8008388:	2205      	movs	r2, #5
 800838a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800838e:	4854      	ldr	r0, [pc, #336]	; (80084e0 <_vfiprintf_r+0x220>)
 8008390:	f7f7 ff3e 	bl	8000210 <memchr>
 8008394:	9a04      	ldr	r2, [sp, #16]
 8008396:	b9d8      	cbnz	r0, 80083d0 <_vfiprintf_r+0x110>
 8008398:	06d1      	lsls	r1, r2, #27
 800839a:	bf44      	itt	mi
 800839c:	2320      	movmi	r3, #32
 800839e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80083a2:	0713      	lsls	r3, r2, #28
 80083a4:	bf44      	itt	mi
 80083a6:	232b      	movmi	r3, #43	; 0x2b
 80083a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80083ac:	f89a 3000 	ldrb.w	r3, [sl]
 80083b0:	2b2a      	cmp	r3, #42	; 0x2a
 80083b2:	d015      	beq.n	80083e0 <_vfiprintf_r+0x120>
 80083b4:	9a07      	ldr	r2, [sp, #28]
 80083b6:	4654      	mov	r4, sl
 80083b8:	2000      	movs	r0, #0
 80083ba:	f04f 0c0a 	mov.w	ip, #10
 80083be:	4621      	mov	r1, r4
 80083c0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80083c4:	3b30      	subs	r3, #48	; 0x30
 80083c6:	2b09      	cmp	r3, #9
 80083c8:	d94d      	bls.n	8008466 <_vfiprintf_r+0x1a6>
 80083ca:	b1b0      	cbz	r0, 80083fa <_vfiprintf_r+0x13a>
 80083cc:	9207      	str	r2, [sp, #28]
 80083ce:	e014      	b.n	80083fa <_vfiprintf_r+0x13a>
 80083d0:	eba0 0308 	sub.w	r3, r0, r8
 80083d4:	fa09 f303 	lsl.w	r3, r9, r3
 80083d8:	4313      	orrs	r3, r2
 80083da:	9304      	str	r3, [sp, #16]
 80083dc:	46a2      	mov	sl, r4
 80083de:	e7d2      	b.n	8008386 <_vfiprintf_r+0xc6>
 80083e0:	9b03      	ldr	r3, [sp, #12]
 80083e2:	1d19      	adds	r1, r3, #4
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	9103      	str	r1, [sp, #12]
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	bfbb      	ittet	lt
 80083ec:	425b      	neglt	r3, r3
 80083ee:	f042 0202 	orrlt.w	r2, r2, #2
 80083f2:	9307      	strge	r3, [sp, #28]
 80083f4:	9307      	strlt	r3, [sp, #28]
 80083f6:	bfb8      	it	lt
 80083f8:	9204      	strlt	r2, [sp, #16]
 80083fa:	7823      	ldrb	r3, [r4, #0]
 80083fc:	2b2e      	cmp	r3, #46	; 0x2e
 80083fe:	d10c      	bne.n	800841a <_vfiprintf_r+0x15a>
 8008400:	7863      	ldrb	r3, [r4, #1]
 8008402:	2b2a      	cmp	r3, #42	; 0x2a
 8008404:	d134      	bne.n	8008470 <_vfiprintf_r+0x1b0>
 8008406:	9b03      	ldr	r3, [sp, #12]
 8008408:	1d1a      	adds	r2, r3, #4
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	9203      	str	r2, [sp, #12]
 800840e:	2b00      	cmp	r3, #0
 8008410:	bfb8      	it	lt
 8008412:	f04f 33ff 	movlt.w	r3, #4294967295
 8008416:	3402      	adds	r4, #2
 8008418:	9305      	str	r3, [sp, #20]
 800841a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80084f0 <_vfiprintf_r+0x230>
 800841e:	7821      	ldrb	r1, [r4, #0]
 8008420:	2203      	movs	r2, #3
 8008422:	4650      	mov	r0, sl
 8008424:	f7f7 fef4 	bl	8000210 <memchr>
 8008428:	b138      	cbz	r0, 800843a <_vfiprintf_r+0x17a>
 800842a:	9b04      	ldr	r3, [sp, #16]
 800842c:	eba0 000a 	sub.w	r0, r0, sl
 8008430:	2240      	movs	r2, #64	; 0x40
 8008432:	4082      	lsls	r2, r0
 8008434:	4313      	orrs	r3, r2
 8008436:	3401      	adds	r4, #1
 8008438:	9304      	str	r3, [sp, #16]
 800843a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800843e:	4829      	ldr	r0, [pc, #164]	; (80084e4 <_vfiprintf_r+0x224>)
 8008440:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008444:	2206      	movs	r2, #6
 8008446:	f7f7 fee3 	bl	8000210 <memchr>
 800844a:	2800      	cmp	r0, #0
 800844c:	d03f      	beq.n	80084ce <_vfiprintf_r+0x20e>
 800844e:	4b26      	ldr	r3, [pc, #152]	; (80084e8 <_vfiprintf_r+0x228>)
 8008450:	bb1b      	cbnz	r3, 800849a <_vfiprintf_r+0x1da>
 8008452:	9b03      	ldr	r3, [sp, #12]
 8008454:	3307      	adds	r3, #7
 8008456:	f023 0307 	bic.w	r3, r3, #7
 800845a:	3308      	adds	r3, #8
 800845c:	9303      	str	r3, [sp, #12]
 800845e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008460:	443b      	add	r3, r7
 8008462:	9309      	str	r3, [sp, #36]	; 0x24
 8008464:	e768      	b.n	8008338 <_vfiprintf_r+0x78>
 8008466:	fb0c 3202 	mla	r2, ip, r2, r3
 800846a:	460c      	mov	r4, r1
 800846c:	2001      	movs	r0, #1
 800846e:	e7a6      	b.n	80083be <_vfiprintf_r+0xfe>
 8008470:	2300      	movs	r3, #0
 8008472:	3401      	adds	r4, #1
 8008474:	9305      	str	r3, [sp, #20]
 8008476:	4619      	mov	r1, r3
 8008478:	f04f 0c0a 	mov.w	ip, #10
 800847c:	4620      	mov	r0, r4
 800847e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008482:	3a30      	subs	r2, #48	; 0x30
 8008484:	2a09      	cmp	r2, #9
 8008486:	d903      	bls.n	8008490 <_vfiprintf_r+0x1d0>
 8008488:	2b00      	cmp	r3, #0
 800848a:	d0c6      	beq.n	800841a <_vfiprintf_r+0x15a>
 800848c:	9105      	str	r1, [sp, #20]
 800848e:	e7c4      	b.n	800841a <_vfiprintf_r+0x15a>
 8008490:	fb0c 2101 	mla	r1, ip, r1, r2
 8008494:	4604      	mov	r4, r0
 8008496:	2301      	movs	r3, #1
 8008498:	e7f0      	b.n	800847c <_vfiprintf_r+0x1bc>
 800849a:	ab03      	add	r3, sp, #12
 800849c:	9300      	str	r3, [sp, #0]
 800849e:	462a      	mov	r2, r5
 80084a0:	4b12      	ldr	r3, [pc, #72]	; (80084ec <_vfiprintf_r+0x22c>)
 80084a2:	a904      	add	r1, sp, #16
 80084a4:	4630      	mov	r0, r6
 80084a6:	f7fb fe4d 	bl	8004144 <_printf_float>
 80084aa:	4607      	mov	r7, r0
 80084ac:	1c78      	adds	r0, r7, #1
 80084ae:	d1d6      	bne.n	800845e <_vfiprintf_r+0x19e>
 80084b0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80084b2:	07d9      	lsls	r1, r3, #31
 80084b4:	d405      	bmi.n	80084c2 <_vfiprintf_r+0x202>
 80084b6:	89ab      	ldrh	r3, [r5, #12]
 80084b8:	059a      	lsls	r2, r3, #22
 80084ba:	d402      	bmi.n	80084c2 <_vfiprintf_r+0x202>
 80084bc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80084be:	f7fc fdbb 	bl	8005038 <__retarget_lock_release_recursive>
 80084c2:	89ab      	ldrh	r3, [r5, #12]
 80084c4:	065b      	lsls	r3, r3, #25
 80084c6:	f53f af1d 	bmi.w	8008304 <_vfiprintf_r+0x44>
 80084ca:	9809      	ldr	r0, [sp, #36]	; 0x24
 80084cc:	e71c      	b.n	8008308 <_vfiprintf_r+0x48>
 80084ce:	ab03      	add	r3, sp, #12
 80084d0:	9300      	str	r3, [sp, #0]
 80084d2:	462a      	mov	r2, r5
 80084d4:	4b05      	ldr	r3, [pc, #20]	; (80084ec <_vfiprintf_r+0x22c>)
 80084d6:	a904      	add	r1, sp, #16
 80084d8:	4630      	mov	r0, r6
 80084da:	f7fc f8d7 	bl	800468c <_printf_i>
 80084de:	e7e4      	b.n	80084aa <_vfiprintf_r+0x1ea>
 80084e0:	080098e1 	.word	0x080098e1
 80084e4:	080098eb 	.word	0x080098eb
 80084e8:	08004145 	.word	0x08004145
 80084ec:	0800829d 	.word	0x0800829d
 80084f0:	080098e7 	.word	0x080098e7

080084f4 <__swbuf_r>:
 80084f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084f6:	460e      	mov	r6, r1
 80084f8:	4614      	mov	r4, r2
 80084fa:	4605      	mov	r5, r0
 80084fc:	b118      	cbz	r0, 8008506 <__swbuf_r+0x12>
 80084fe:	6a03      	ldr	r3, [r0, #32]
 8008500:	b90b      	cbnz	r3, 8008506 <__swbuf_r+0x12>
 8008502:	f7fc fc81 	bl	8004e08 <__sinit>
 8008506:	69a3      	ldr	r3, [r4, #24]
 8008508:	60a3      	str	r3, [r4, #8]
 800850a:	89a3      	ldrh	r3, [r4, #12]
 800850c:	071a      	lsls	r2, r3, #28
 800850e:	d525      	bpl.n	800855c <__swbuf_r+0x68>
 8008510:	6923      	ldr	r3, [r4, #16]
 8008512:	b31b      	cbz	r3, 800855c <__swbuf_r+0x68>
 8008514:	6823      	ldr	r3, [r4, #0]
 8008516:	6922      	ldr	r2, [r4, #16]
 8008518:	1a98      	subs	r0, r3, r2
 800851a:	6963      	ldr	r3, [r4, #20]
 800851c:	b2f6      	uxtb	r6, r6
 800851e:	4283      	cmp	r3, r0
 8008520:	4637      	mov	r7, r6
 8008522:	dc04      	bgt.n	800852e <__swbuf_r+0x3a>
 8008524:	4621      	mov	r1, r4
 8008526:	4628      	mov	r0, r5
 8008528:	f7ff fa2a 	bl	8007980 <_fflush_r>
 800852c:	b9e0      	cbnz	r0, 8008568 <__swbuf_r+0x74>
 800852e:	68a3      	ldr	r3, [r4, #8]
 8008530:	3b01      	subs	r3, #1
 8008532:	60a3      	str	r3, [r4, #8]
 8008534:	6823      	ldr	r3, [r4, #0]
 8008536:	1c5a      	adds	r2, r3, #1
 8008538:	6022      	str	r2, [r4, #0]
 800853a:	701e      	strb	r6, [r3, #0]
 800853c:	6962      	ldr	r2, [r4, #20]
 800853e:	1c43      	adds	r3, r0, #1
 8008540:	429a      	cmp	r2, r3
 8008542:	d004      	beq.n	800854e <__swbuf_r+0x5a>
 8008544:	89a3      	ldrh	r3, [r4, #12]
 8008546:	07db      	lsls	r3, r3, #31
 8008548:	d506      	bpl.n	8008558 <__swbuf_r+0x64>
 800854a:	2e0a      	cmp	r6, #10
 800854c:	d104      	bne.n	8008558 <__swbuf_r+0x64>
 800854e:	4621      	mov	r1, r4
 8008550:	4628      	mov	r0, r5
 8008552:	f7ff fa15 	bl	8007980 <_fflush_r>
 8008556:	b938      	cbnz	r0, 8008568 <__swbuf_r+0x74>
 8008558:	4638      	mov	r0, r7
 800855a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800855c:	4621      	mov	r1, r4
 800855e:	4628      	mov	r0, r5
 8008560:	f000 f806 	bl	8008570 <__swsetup_r>
 8008564:	2800      	cmp	r0, #0
 8008566:	d0d5      	beq.n	8008514 <__swbuf_r+0x20>
 8008568:	f04f 37ff 	mov.w	r7, #4294967295
 800856c:	e7f4      	b.n	8008558 <__swbuf_r+0x64>
	...

08008570 <__swsetup_r>:
 8008570:	b538      	push	{r3, r4, r5, lr}
 8008572:	4b2a      	ldr	r3, [pc, #168]	; (800861c <__swsetup_r+0xac>)
 8008574:	4605      	mov	r5, r0
 8008576:	6818      	ldr	r0, [r3, #0]
 8008578:	460c      	mov	r4, r1
 800857a:	b118      	cbz	r0, 8008584 <__swsetup_r+0x14>
 800857c:	6a03      	ldr	r3, [r0, #32]
 800857e:	b90b      	cbnz	r3, 8008584 <__swsetup_r+0x14>
 8008580:	f7fc fc42 	bl	8004e08 <__sinit>
 8008584:	89a3      	ldrh	r3, [r4, #12]
 8008586:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800858a:	0718      	lsls	r0, r3, #28
 800858c:	d422      	bmi.n	80085d4 <__swsetup_r+0x64>
 800858e:	06d9      	lsls	r1, r3, #27
 8008590:	d407      	bmi.n	80085a2 <__swsetup_r+0x32>
 8008592:	2309      	movs	r3, #9
 8008594:	602b      	str	r3, [r5, #0]
 8008596:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800859a:	81a3      	strh	r3, [r4, #12]
 800859c:	f04f 30ff 	mov.w	r0, #4294967295
 80085a0:	e034      	b.n	800860c <__swsetup_r+0x9c>
 80085a2:	0758      	lsls	r0, r3, #29
 80085a4:	d512      	bpl.n	80085cc <__swsetup_r+0x5c>
 80085a6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80085a8:	b141      	cbz	r1, 80085bc <__swsetup_r+0x4c>
 80085aa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80085ae:	4299      	cmp	r1, r3
 80085b0:	d002      	beq.n	80085b8 <__swsetup_r+0x48>
 80085b2:	4628      	mov	r0, r5
 80085b4:	f7fd fbc2 	bl	8005d3c <_free_r>
 80085b8:	2300      	movs	r3, #0
 80085ba:	6363      	str	r3, [r4, #52]	; 0x34
 80085bc:	89a3      	ldrh	r3, [r4, #12]
 80085be:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80085c2:	81a3      	strh	r3, [r4, #12]
 80085c4:	2300      	movs	r3, #0
 80085c6:	6063      	str	r3, [r4, #4]
 80085c8:	6923      	ldr	r3, [r4, #16]
 80085ca:	6023      	str	r3, [r4, #0]
 80085cc:	89a3      	ldrh	r3, [r4, #12]
 80085ce:	f043 0308 	orr.w	r3, r3, #8
 80085d2:	81a3      	strh	r3, [r4, #12]
 80085d4:	6923      	ldr	r3, [r4, #16]
 80085d6:	b94b      	cbnz	r3, 80085ec <__swsetup_r+0x7c>
 80085d8:	89a3      	ldrh	r3, [r4, #12]
 80085da:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80085de:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80085e2:	d003      	beq.n	80085ec <__swsetup_r+0x7c>
 80085e4:	4621      	mov	r1, r4
 80085e6:	4628      	mov	r0, r5
 80085e8:	f000 f884 	bl	80086f4 <__smakebuf_r>
 80085ec:	89a0      	ldrh	r0, [r4, #12]
 80085ee:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80085f2:	f010 0301 	ands.w	r3, r0, #1
 80085f6:	d00a      	beq.n	800860e <__swsetup_r+0x9e>
 80085f8:	2300      	movs	r3, #0
 80085fa:	60a3      	str	r3, [r4, #8]
 80085fc:	6963      	ldr	r3, [r4, #20]
 80085fe:	425b      	negs	r3, r3
 8008600:	61a3      	str	r3, [r4, #24]
 8008602:	6923      	ldr	r3, [r4, #16]
 8008604:	b943      	cbnz	r3, 8008618 <__swsetup_r+0xa8>
 8008606:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800860a:	d1c4      	bne.n	8008596 <__swsetup_r+0x26>
 800860c:	bd38      	pop	{r3, r4, r5, pc}
 800860e:	0781      	lsls	r1, r0, #30
 8008610:	bf58      	it	pl
 8008612:	6963      	ldrpl	r3, [r4, #20]
 8008614:	60a3      	str	r3, [r4, #8]
 8008616:	e7f4      	b.n	8008602 <__swsetup_r+0x92>
 8008618:	2000      	movs	r0, #0
 800861a:	e7f7      	b.n	800860c <__swsetup_r+0x9c>
 800861c:	2000006c 	.word	0x2000006c

08008620 <_raise_r>:
 8008620:	291f      	cmp	r1, #31
 8008622:	b538      	push	{r3, r4, r5, lr}
 8008624:	4604      	mov	r4, r0
 8008626:	460d      	mov	r5, r1
 8008628:	d904      	bls.n	8008634 <_raise_r+0x14>
 800862a:	2316      	movs	r3, #22
 800862c:	6003      	str	r3, [r0, #0]
 800862e:	f04f 30ff 	mov.w	r0, #4294967295
 8008632:	bd38      	pop	{r3, r4, r5, pc}
 8008634:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8008636:	b112      	cbz	r2, 800863e <_raise_r+0x1e>
 8008638:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800863c:	b94b      	cbnz	r3, 8008652 <_raise_r+0x32>
 800863e:	4620      	mov	r0, r4
 8008640:	f000 f830 	bl	80086a4 <_getpid_r>
 8008644:	462a      	mov	r2, r5
 8008646:	4601      	mov	r1, r0
 8008648:	4620      	mov	r0, r4
 800864a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800864e:	f000 b817 	b.w	8008680 <_kill_r>
 8008652:	2b01      	cmp	r3, #1
 8008654:	d00a      	beq.n	800866c <_raise_r+0x4c>
 8008656:	1c59      	adds	r1, r3, #1
 8008658:	d103      	bne.n	8008662 <_raise_r+0x42>
 800865a:	2316      	movs	r3, #22
 800865c:	6003      	str	r3, [r0, #0]
 800865e:	2001      	movs	r0, #1
 8008660:	e7e7      	b.n	8008632 <_raise_r+0x12>
 8008662:	2400      	movs	r4, #0
 8008664:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008668:	4628      	mov	r0, r5
 800866a:	4798      	blx	r3
 800866c:	2000      	movs	r0, #0
 800866e:	e7e0      	b.n	8008632 <_raise_r+0x12>

08008670 <raise>:
 8008670:	4b02      	ldr	r3, [pc, #8]	; (800867c <raise+0xc>)
 8008672:	4601      	mov	r1, r0
 8008674:	6818      	ldr	r0, [r3, #0]
 8008676:	f7ff bfd3 	b.w	8008620 <_raise_r>
 800867a:	bf00      	nop
 800867c:	2000006c 	.word	0x2000006c

08008680 <_kill_r>:
 8008680:	b538      	push	{r3, r4, r5, lr}
 8008682:	4d07      	ldr	r5, [pc, #28]	; (80086a0 <_kill_r+0x20>)
 8008684:	2300      	movs	r3, #0
 8008686:	4604      	mov	r4, r0
 8008688:	4608      	mov	r0, r1
 800868a:	4611      	mov	r1, r2
 800868c:	602b      	str	r3, [r5, #0]
 800868e:	f7f9 f9eb 	bl	8001a68 <_kill>
 8008692:	1c43      	adds	r3, r0, #1
 8008694:	d102      	bne.n	800869c <_kill_r+0x1c>
 8008696:	682b      	ldr	r3, [r5, #0]
 8008698:	b103      	cbz	r3, 800869c <_kill_r+0x1c>
 800869a:	6023      	str	r3, [r4, #0]
 800869c:	bd38      	pop	{r3, r4, r5, pc}
 800869e:	bf00      	nop
 80086a0:	200007f4 	.word	0x200007f4

080086a4 <_getpid_r>:
 80086a4:	f7f9 b9d8 	b.w	8001a58 <_getpid>

080086a8 <__swhatbuf_r>:
 80086a8:	b570      	push	{r4, r5, r6, lr}
 80086aa:	460c      	mov	r4, r1
 80086ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80086b0:	2900      	cmp	r1, #0
 80086b2:	b096      	sub	sp, #88	; 0x58
 80086b4:	4615      	mov	r5, r2
 80086b6:	461e      	mov	r6, r3
 80086b8:	da0d      	bge.n	80086d6 <__swhatbuf_r+0x2e>
 80086ba:	89a3      	ldrh	r3, [r4, #12]
 80086bc:	f013 0f80 	tst.w	r3, #128	; 0x80
 80086c0:	f04f 0100 	mov.w	r1, #0
 80086c4:	bf0c      	ite	eq
 80086c6:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80086ca:	2340      	movne	r3, #64	; 0x40
 80086cc:	2000      	movs	r0, #0
 80086ce:	6031      	str	r1, [r6, #0]
 80086d0:	602b      	str	r3, [r5, #0]
 80086d2:	b016      	add	sp, #88	; 0x58
 80086d4:	bd70      	pop	{r4, r5, r6, pc}
 80086d6:	466a      	mov	r2, sp
 80086d8:	f000 f848 	bl	800876c <_fstat_r>
 80086dc:	2800      	cmp	r0, #0
 80086de:	dbec      	blt.n	80086ba <__swhatbuf_r+0x12>
 80086e0:	9901      	ldr	r1, [sp, #4]
 80086e2:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80086e6:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80086ea:	4259      	negs	r1, r3
 80086ec:	4159      	adcs	r1, r3
 80086ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80086f2:	e7eb      	b.n	80086cc <__swhatbuf_r+0x24>

080086f4 <__smakebuf_r>:
 80086f4:	898b      	ldrh	r3, [r1, #12]
 80086f6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80086f8:	079d      	lsls	r5, r3, #30
 80086fa:	4606      	mov	r6, r0
 80086fc:	460c      	mov	r4, r1
 80086fe:	d507      	bpl.n	8008710 <__smakebuf_r+0x1c>
 8008700:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008704:	6023      	str	r3, [r4, #0]
 8008706:	6123      	str	r3, [r4, #16]
 8008708:	2301      	movs	r3, #1
 800870a:	6163      	str	r3, [r4, #20]
 800870c:	b002      	add	sp, #8
 800870e:	bd70      	pop	{r4, r5, r6, pc}
 8008710:	ab01      	add	r3, sp, #4
 8008712:	466a      	mov	r2, sp
 8008714:	f7ff ffc8 	bl	80086a8 <__swhatbuf_r>
 8008718:	9900      	ldr	r1, [sp, #0]
 800871a:	4605      	mov	r5, r0
 800871c:	4630      	mov	r0, r6
 800871e:	f7fd fb81 	bl	8005e24 <_malloc_r>
 8008722:	b948      	cbnz	r0, 8008738 <__smakebuf_r+0x44>
 8008724:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008728:	059a      	lsls	r2, r3, #22
 800872a:	d4ef      	bmi.n	800870c <__smakebuf_r+0x18>
 800872c:	f023 0303 	bic.w	r3, r3, #3
 8008730:	f043 0302 	orr.w	r3, r3, #2
 8008734:	81a3      	strh	r3, [r4, #12]
 8008736:	e7e3      	b.n	8008700 <__smakebuf_r+0xc>
 8008738:	89a3      	ldrh	r3, [r4, #12]
 800873a:	6020      	str	r0, [r4, #0]
 800873c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008740:	81a3      	strh	r3, [r4, #12]
 8008742:	9b00      	ldr	r3, [sp, #0]
 8008744:	6163      	str	r3, [r4, #20]
 8008746:	9b01      	ldr	r3, [sp, #4]
 8008748:	6120      	str	r0, [r4, #16]
 800874a:	b15b      	cbz	r3, 8008764 <__smakebuf_r+0x70>
 800874c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008750:	4630      	mov	r0, r6
 8008752:	f000 f81d 	bl	8008790 <_isatty_r>
 8008756:	b128      	cbz	r0, 8008764 <__smakebuf_r+0x70>
 8008758:	89a3      	ldrh	r3, [r4, #12]
 800875a:	f023 0303 	bic.w	r3, r3, #3
 800875e:	f043 0301 	orr.w	r3, r3, #1
 8008762:	81a3      	strh	r3, [r4, #12]
 8008764:	89a3      	ldrh	r3, [r4, #12]
 8008766:	431d      	orrs	r5, r3
 8008768:	81a5      	strh	r5, [r4, #12]
 800876a:	e7cf      	b.n	800870c <__smakebuf_r+0x18>

0800876c <_fstat_r>:
 800876c:	b538      	push	{r3, r4, r5, lr}
 800876e:	4d07      	ldr	r5, [pc, #28]	; (800878c <_fstat_r+0x20>)
 8008770:	2300      	movs	r3, #0
 8008772:	4604      	mov	r4, r0
 8008774:	4608      	mov	r0, r1
 8008776:	4611      	mov	r1, r2
 8008778:	602b      	str	r3, [r5, #0]
 800877a:	f7f9 f9d4 	bl	8001b26 <_fstat>
 800877e:	1c43      	adds	r3, r0, #1
 8008780:	d102      	bne.n	8008788 <_fstat_r+0x1c>
 8008782:	682b      	ldr	r3, [r5, #0]
 8008784:	b103      	cbz	r3, 8008788 <_fstat_r+0x1c>
 8008786:	6023      	str	r3, [r4, #0]
 8008788:	bd38      	pop	{r3, r4, r5, pc}
 800878a:	bf00      	nop
 800878c:	200007f4 	.word	0x200007f4

08008790 <_isatty_r>:
 8008790:	b538      	push	{r3, r4, r5, lr}
 8008792:	4d06      	ldr	r5, [pc, #24]	; (80087ac <_isatty_r+0x1c>)
 8008794:	2300      	movs	r3, #0
 8008796:	4604      	mov	r4, r0
 8008798:	4608      	mov	r0, r1
 800879a:	602b      	str	r3, [r5, #0]
 800879c:	f7f9 f9d3 	bl	8001b46 <_isatty>
 80087a0:	1c43      	adds	r3, r0, #1
 80087a2:	d102      	bne.n	80087aa <_isatty_r+0x1a>
 80087a4:	682b      	ldr	r3, [r5, #0]
 80087a6:	b103      	cbz	r3, 80087aa <_isatty_r+0x1a>
 80087a8:	6023      	str	r3, [r4, #0]
 80087aa:	bd38      	pop	{r3, r4, r5, pc}
 80087ac:	200007f4 	.word	0x200007f4

080087b0 <_init>:
 80087b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087b2:	bf00      	nop
 80087b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80087b6:	bc08      	pop	{r3}
 80087b8:	469e      	mov	lr, r3
 80087ba:	4770      	bx	lr

080087bc <_fini>:
 80087bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087be:	bf00      	nop
 80087c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80087c2:	bc08      	pop	{r3}
 80087c4:	469e      	mov	lr, r3
 80087c6:	4770      	bx	lr
