;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-21
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <-22
	ADD #270, <1
	SPL 0, <102
	SPL 0, <102
	JMN <127, 106
	MOV @121, 166
	MOV @121, 166
	MOV @121, 166
	CMP -207, <-120
	SUB @127, 106
	MOV -7, <-20
	MOV @-1, <-20
	JMZ @270, @1
	ADD 3, 535
	SLT 20, @12
	MOV @-1, <-20
	JMP -1, @-20
	SUB @121, 166
	SUB 130, 9
	SLT 20, @12
	DJN <-30, 9
	JMN -7, @-29
	DJN <-30, 9
	CMP @0, @2
	MOV -1, <-21
	SUB @127, 106
	SPL 0, <102
	SPL 0, <102
	SPL 0, 200
	SPL 0, 200
	SUB 0, 200
	SPL 0, <102
	SLT 20, @312
	SLT 20, @312
	SLT 20, @312
	ADD #270, <1
	ADD #-270, <601
	ADD #-270, <601
	ADD #-270, <601
	ADD -630, 99
	SPL 0, <-2
	MOV -7, <-20
	MOV -7, <-20
	SUB 0, 0
	SUB 0, 0
	SPL 0, <-2
	SPL 0, <-2
	SLT 210, 65
	MOV -7, <-20
