Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2a610ad1d19e49e7865e23cc8bf2dbd4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FullAdder_Test_behav xil_defaultlib.FullAdder_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <FullAdder> not found while processing module instance <FA_Test> [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/02_full_Adder/FullAdder_Test.v:4]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
