Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Mar 27 17:20:57 2019
| Host         : DESKTOP-NL9J8SI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file stop_watch_test_control_sets_placed.rpt
| Design       : stop_watch_test
| Device       : xc7a35t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              36 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------+------------------------------+------------------+----------------+
|  Clock Signal  |          Enable Signal          |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------+---------------------------------+------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | counter_unit/d1_next            | clr_IBUF                     |                1 |              4 |
|  clk_IBUF_BUFG | counter_unit/d3_reg[3]_i_1_n_0  | clr_IBUF                     |                1 |              4 |
|  clk_IBUF_BUFG | counter_unit/d3_next111_out     | clr_IBUF                     |                2 |              4 |
|  clk_IBUF_BUFG | counter_unit/ms_reg[23]_i_2_n_0 | counter_unit/ms_next0_in[20] |                4 |              8 |
|  clk_IBUF_BUFG | counter_unit/ms_reg[22]_i_2_n_0 | counter_unit/ms_next0_in[8]  |                7 |             16 |
|  clk_IBUF_BUFG |                                 |                              |                7 |             22 |
+----------------+---------------------------------+------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     3 |
| 8      |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


