$date
	Sun Oct 23 06:05:20 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#252327
b110 !
1"
#252330
b110 &
b110 %
1$
#252331
0"
#252334
b11 &
b11 %
#252338
b1010 &
b1010 %
#252342
b101 &
b101 %
#252346
b10000 &
b10000 %
#252350
b1000 &
b1000 %
#252354
b100 &
b100 %
#252358
b10 &
b10 %
#252362
b1 &
b1 %
1#
#252366
b0 &
0#
b0 %
0$
#1209651
1"
#1209654
b110 &
b110 %
1$
#1209655
0"
#1209658
b11 &
b11 %
#1209662
b1010 &
b1010 %
#1209666
b101 &
b101 %
#1209670
b10000 &
b10000 %
#1209674
b1000 &
b1000 %
#1209678
b100 &
b100 %
#1209682
b10 &
b10 %
#1209686
b1 &
1#
b1 %
#1209690
b0 &
b0 %
0#
0$
#2276455
b11110 !
1"
#2276458
b11110 &
b11110 %
1$
#2276459
0"
#2276462
b1111 &
b1111 %
#2276466
b101110 &
b101110 %
#2276470
b10111 &
b10111 %
#2276474
b1000110 &
b1000110 %
#2276478
b100011 &
b100011 %
#2276482
b1101010 &
b1101010 %
#2276486
b110101 &
b110101 %
#2276490
b10100000 &
b10100000 %
#2276494
b1010000 &
b1010000 %
#2276498
b101000 &
b101000 %
#2276502
b10100 &
b10100 %
#2276506
b1010 &
b1010 %
#2276510
b101 &
b101 %
#2276514
b10000 &
b10000 %
#2276518
b1000 &
b1000 %
#2276522
b100 &
b100 %
#2276526
b10 &
b10 %
#2276530
b1 &
b1 %
1#
#2276534
b0 &
0#
b0 %
0$
#4500012
