// Seed: 1504600510
module module_0 (
    input uwire id_0,
    input uwire id_1,
    output supply1 id_2,
    output tri id_3,
    input supply1 id_4,
    input wand id_5
);
  logic id_7;
  ;
  logic id_8 = id_1 | id_7;
  wire id_9;
  logic [-1 'b0 : 1] id_10;
endmodule
module module_1 (
    input  tri0  id_0,
    output wor   id_1,
    output uwire id_2,
    input  wire  id_3,
    input  uwire id_4,
    output wand  id_5,
    input  wand  id_6,
    input  tri1  id_7,
    output wand  id_8,
    input  wire  id_9
);
  logic id_11 = id_9;
  module_0 modCall_1 (
      id_0,
      id_7,
      id_1,
      id_2,
      id_7,
      id_6
  );
  assign modCall_1.id_2 = 0;
  wire id_12;
endmodule
