pub const Instruction = enum(u8) {
    // A.5.1. Instructions without Arguments
    trap = 0,
    fallthrough = 1,

    // A.5.2. Instructions with Arguments of One Immediate
    ecalli = 10,

    // A.5.3. Instructions with Arguments of One Register and One Extended Width Immediate
    load_imm_64 = 20,

    // A.5.4. Instructions with Arguments of Two Immediates
    store_imm_u8 = 30,
    store_imm_u16 = 31,
    store_imm_u32 = 32,
    store_imm_u64 = 33,

    // A.5.5. Instructions with Arguments of One Offset
    jump = 40,

    // A.5.6. Instructions with Arguments of One Register & One Immediate
    jump_ind = 50,
    load_imm = 51,
    load_u8 = 52,
    load_i8 = 53,
    load_u16 = 54,
    load_i16 = 55,
    load_u32 = 56,
    load_i32 = 57,
    load_u64 = 58,
    store_u8 = 59,
    store_u16 = 60,
    store_u32 = 61,
    store_u64 = 62,

    // A.5.7. Instructions with Arguments of One Register & Two Immediates
    store_imm_ind_u8 = 70,
    store_imm_ind_u16 = 71,
    store_imm_ind_u32 = 72,
    store_imm_ind_u64 = 73,

    // A.5.8. Instructions with Arguments of One Register, One Immediate and One Offset
    load_imm_jump = 80,
    branch_eq_imm = 81,
    branch_ne_imm = 82,
    branch_lt_u_imm = 83,
    branch_le_u_imm = 84,
    branch_ge_u_imm = 85,
    branch_gt_u_imm = 86,
    branch_lt_s_imm = 87,
    branch_le_s_imm = 88,
    branch_ge_s_imm = 89,
    branch_gt_s_imm = 90,

    // A.5.9. Instructions with Arguments of Two Registers
    move_reg = 100,
    sbrk = 101,

    // A.5.10. Instructions with Arguments of Two Registers & One Immediate
    store_ind_u8 = 110,
    store_ind_u16 = 111,
    store_ind_u32 = 112,
    store_ind_u64 = 113,
    load_ind_u8 = 114,
    load_ind_i8 = 115,
    load_ind_u16 = 116,
    load_ind_i16 = 117,
    load_ind_u32 = 118,
    load_ind_i32 = 119,
    load_ind_u64 = 120,
    add_imm_32 = 121,
    and_imm = 122,
    xor_imm = 123,
    or_imm = 124,
    mul_imm_32 = 125,
    set_lt_u_imm = 126,
    set_lt_s_imm = 127,
    shlo_l_imm_32 = 128,
    shlo_r_imm_32 = 129,
    shar_r_imm_32 = 130,
    neg_add_imm_32 = 131,
    set_gt_u_imm = 132,
    set_gt_s_imm = 133,
    shlo_l_imm_alt_32 = 134,
    shlo_r_imm_alt_32 = 135,
    shar_r_imm_alt_32 = 136,
    cmov_iz_imm = 137,
    cmov_nz_imm = 138,
    add_imm_64 = 139,
    mul_imm_64 = 140,
    shlo_l_imm_64 = 141,
    shlo_r_imm_64 = 142,
    shar_r_imm_64 = 143,
    neg_add_imm_64 = 144,
    shlo_l_imm_alt_64 = 145,
    shlo_r_imm_alt_64 = 146,
    shar_r_imm_alt_64 = 147,

    // A.5.11. Instructions with Arguments of Two Registers & One Offset
    branch_eq = 150,
    branch_ne = 151,
    branch_lt_u = 152,
    branch_lt_s = 153,
    branch_ge_u = 154,
    branch_ge_s = 155,

    // A.5.12. Instructions with Arguments of Two Registers and Two Immediates
    load_imm_jump_ind = 160,

    // A.5.13. Instructions with Arguments of Three Registers
    add_32 = 170,
    sub_32 = 171,
    mul_32 = 172,
    div_u_32 = 173,
    div_s_32 = 174,
    rem_u_32 = 175,
    rem_s_32 = 176,
    shlo_l_32 = 177,
    shlo_r_32 = 178,
    shar_r_32 = 179,
    add_64 = 180,
    sub_64 = 181,
    mul_64 = 182,
    div_u_64 = 183,
    div_s_64 = 184,
    rem_u_64 = 185,
    rem_s_64 = 186,
    shlo_l_64 = 187,
    shlo_r_64 = 188,
    shar_r_64 = 189,
    @"and" = 190,
    xor = 191,
    @"or" = 192,
    mul_upper_s_s = 193,
    mul_upper_u_u = 194,
    mul_upper_s_u = 195,
    set_lt_u = 196,
    set_lt_s = 197,
    cmov_iz = 198,
    cmov_nz = 199,
};
