
---------- Begin Simulation Statistics ----------
final_tick                               2542216736500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 221621                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   221619                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.94                       # Real time elapsed on the host
host_tick_rate                              644573499                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4197010                       # Number of instructions simulated
sim_ops                                       4197010                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012207                       # Number of seconds simulated
sim_ticks                                 12206891500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             46.810129                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  380410                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               812666                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2724                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            122172                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            891975                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              39803                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          279386                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           239583                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1104634                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   72694                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        32577                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4197010                       # Number of instructions committed
system.cpu.committedOps                       4197010                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.813667                       # CPI: cycles per instruction
system.cpu.discardedOps                        314532                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   622307                       # DTB accesses
system.cpu.dtb.data_acv                           129                       # DTB access violations
system.cpu.dtb.data_hits                      1481286                       # DTB hits
system.cpu.dtb.data_misses                       8885                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   420050                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       876794                       # DTB read hits
system.cpu.dtb.read_misses                       7894                       # DTB read misses
system.cpu.dtb.write_accesses                  202257                       # DTB write accesses
system.cpu.dtb.write_acv                           86                       # DTB write access violations
system.cpu.dtb.write_hits                      604492                       # DTB write hits
system.cpu.dtb.write_misses                       991                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18209                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3704256                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1175473                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           692535                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17104495                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172008                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1011710                       # ITB accesses
system.cpu.itb.fetch_acv                          552                       # ITB acv
system.cpu.itb.fetch_hits                     1004657                       # ITB hits
system.cpu.itb.fetch_misses                      7053                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.82% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4233     69.40%     79.23% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.05% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.11% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.16% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.71%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6099                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14443                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2435     47.30%     47.30% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.40% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.65% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2695     52.35%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5148                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2422     49.81%     49.81% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.19% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2422     49.81%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4862                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11256561000     92.18%     92.18% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9562500      0.08%     92.26% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19831500      0.16%     92.42% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               925113000      7.58%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12211068000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994661                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.898701                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944444                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 873                      
system.cpu.kern.mode_good::user                   873                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 873                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.593474                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744881                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8189199000     67.06%     67.06% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           4021869000     32.94%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24400019                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85413      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542019     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839566     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592737     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104936      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4197010                       # Class of committed instruction
system.cpu.quiesceCycles                        13764                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7295524                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          438                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158551                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318710                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542216736500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542216736500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22885457                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22885457                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22885457                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22885457                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117361.317949                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117361.317949                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117361.317949                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117361.317949                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13120493                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13120493                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13120493                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13120493                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67284.579487                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67284.579487                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67284.579487                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67284.579487                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22535960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22535960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117374.791667                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117374.791667                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12920996                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12920996                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67296.854167                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67296.854167                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542216736500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.274423                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539717501000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.274423                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204651                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204651                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542216736500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             131094                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34895                       # Transaction distribution
system.membus.trans_dist::WritebackClean        89073                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34563                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28983                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28983                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89663                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41326                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       268333                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       268333                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209900                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210322                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 479029                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11434880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11434880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6721408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6721849                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18167993                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               69                       # Total snoops (count)
system.membus.snoopTraffic                       4416                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160387                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002737                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052246                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159948     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     439      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160387                       # Request fanout histogram
system.membus.reqLayer0.occupancy              353500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           837573539                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378265250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542216736500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          475486250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542216736500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542216736500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542216736500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542216736500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542216736500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542216736500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542216736500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542216736500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542216736500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542216736500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542216736500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542216736500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542216736500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542216736500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542216736500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542216736500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542216736500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542216736500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542216736500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542216736500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542216736500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542216736500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542216736500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542216736500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542216736500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542216736500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542216736500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542216736500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5734208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4499392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10233600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5734208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5734208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2233280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2233280                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89597                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70303                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159900                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34895                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34895                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469751697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         368594412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             838346110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469751697                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469751697                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      182952392                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            182952392                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      182952392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469751697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        368594412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1021298502                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121669.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79540.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69773.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000160914750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7484                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7484                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414612                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114275                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159900                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123745                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159900                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123745                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10587                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2076                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8971                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5817                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.68                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2047329500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746565000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4846948250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13711.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32461.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105625                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82249                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.60                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159900                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123745                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136719                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     300                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83073                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.714745                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.346889                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.083195                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35141     42.30%     42.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24633     29.65%     71.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10273     12.37%     84.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4725      5.69%     90.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2421      2.91%     92.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1520      1.83%     94.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          925      1.11%     95.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          585      0.70%     96.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2850      3.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83073                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7484                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.950294                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.326829                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.784198                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1345     17.97%     17.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5650     75.49%     93.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           305      4.08%     97.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            81      1.08%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            40      0.53%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            22      0.29%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           10      0.13%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           12      0.16%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           11      0.15%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            3      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7484                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7484                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.254543                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.238554                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.752926                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6628     88.56%     88.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               97      1.30%     89.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              533      7.12%     96.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              169      2.26%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               51      0.68%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.07%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7484                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9556032                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  677568                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7785536                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10233600                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7919680                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       782.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       637.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    838.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    648.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12206886500                       # Total gap between requests
system.mem_ctrls.avgGap                      43035.79                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5090560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4465472                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7785536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417023449.417896389961                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 365815654.214670419693                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 637798410.840302705765                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89597                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70303                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123745                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2586497750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2260450500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 299751089500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28868.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32152.97                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2422328.90                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            318701040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169363260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           569772000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314839080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     963140880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5339894520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        190693440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7866404220                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.423211                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    443961000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    407420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11355510500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            274547280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145898775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           496322820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          320168700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     963140880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5268554460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        250769280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7719402195                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.380668                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    597174500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    407420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11202297000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542216736500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1001457                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              136000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              141000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12199691500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542216736500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1726136                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1726136                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1726136                       # number of overall hits
system.cpu.icache.overall_hits::total         1726136                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89664                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89664                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89664                       # number of overall misses
system.cpu.icache.overall_misses::total         89664                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5518798500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5518798500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5518798500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5518798500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1815800                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1815800                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1815800                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1815800                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049380                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049380                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049380                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049380                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61549.769138                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61549.769138                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61549.769138                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61549.769138                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        89073                       # number of writebacks
system.cpu.icache.writebacks::total             89073                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89664                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89664                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89664                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89664                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5429135500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5429135500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5429135500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5429135500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049380                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049380                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049380                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049380                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60549.780291                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60549.780291                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60549.780291                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60549.780291                       # average overall mshr miss latency
system.cpu.icache.replacements                  89073                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1726136                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1726136                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89664                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89664                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5518798500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5518798500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1815800                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1815800                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049380                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049380                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61549.769138                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61549.769138                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89664                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89664                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5429135500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5429135500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049380                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049380                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60549.780291                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60549.780291                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542216736500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.855531                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1777672                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             89151                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.940012                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.855531                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995812                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995812                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          346                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3721263                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3721263                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542216736500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1337924                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1337924                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1337924                       # number of overall hits
system.cpu.dcache.overall_hits::total         1337924                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105994                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105994                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105994                       # number of overall misses
system.cpu.dcache.overall_misses::total        105994                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6794568000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6794568000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6794568000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6794568000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1443918                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1443918                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1443918                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1443918                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073407                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073407                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073407                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073407                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64103.326603                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64103.326603                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64103.326603                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64103.326603                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34719                       # number of writebacks
system.cpu.dcache.writebacks::total             34719                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36552                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36552                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36552                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36552                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69442                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69442                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69442                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69442                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4423130500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4423130500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4423130500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4423130500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048093                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048093                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048093                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048093                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63695.321275                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63695.321275                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63695.321275                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63695.321275                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data       103875                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       103875                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69279                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       806857                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          806857                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49562                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49562                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3315755500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3315755500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       856419                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       856419                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057871                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057871                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66901.164198                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66901.164198                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9116                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9116                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40446                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40446                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2699526000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2699526000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047227                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047227                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66743.954903                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66743.954903                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200055.555556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200055.555556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531067                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531067                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56432                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56432                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3478812500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3478812500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587499                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587499                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096055                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096055                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61646.096187                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61646.096187                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27436                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27436                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28996                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28996                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1723604500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1723604500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049355                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049355                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59442.836943                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59442.836943                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10309                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10309                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          879                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          879                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     62391000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62391000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.078566                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.078566                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70979.522184                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70979.522184                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          879                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          879                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     61512000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     61512000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.078566                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.078566                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69979.522184                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69979.522184                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542216736500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.377225                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1399576                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69279                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.202024                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.377225                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978884                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978884                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          746                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3002759                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3002759                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3282397474000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 238097                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743808                       # Number of bytes of host memory used
host_op_rate                                   238097                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1775.57                       # Real time elapsed on the host
host_tick_rate                              415571235                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   422756826                       # Number of instructions simulated
sim_ops                                     422756826                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.737875                       # Number of seconds simulated
sim_ticks                                737874880500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             70.608934                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                63804599                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             90363351                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             168550                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect          10531602                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          84243565                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            4444753                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        14096665                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          9651912                       # Number of indirect misses.
system.cpu.branchPred.lookups               121418074                       # Number of BP lookups
system.cpu.branchPred.usedRAS                11337872                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       605180                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   417820635                       # Number of instructions committed
system.cpu.committedOps                     417820635                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.531651                       # CPI: cycles per instruction
system.cpu.discardedOps                      21207311                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                115549986                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                    119434206                       # DTB hits
system.cpu.dtb.data_misses                    1307805                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 79332759                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     79615781                       # DTB read hits
system.cpu.dtb.read_misses                    1277684                       # DTB read misses
system.cpu.dtb.write_accesses                36217227                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                    39818425                       # DTB write hits
system.cpu.dtb.write_misses                     30121                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              388006                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          323290272                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          93735803                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         42236990                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       694206691                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.283154                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               227583096                       # ITB accesses
system.cpu.itb.fetch_acv                          260                       # ITB acv
system.cpu.itb.fetch_hits                   227580978                       # ITB hits
system.cpu.itb.fetch_misses                      2118                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   188      0.05%      0.05% # number of callpals executed
system.cpu.kern.callpal::tbi                        9      0.00%      0.05% # number of callpals executed
system.cpu.kern.callpal::swpipl                 25637      6.92%      6.98% # number of callpals executed
system.cpu.kern.callpal::rdps                    1698      0.46%      7.43% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%      7.43% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%      7.43% # number of callpals executed
system.cpu.kern.callpal::rti                     3829      1.03%      8.47% # number of callpals executed
system.cpu.kern.callpal::callsys                  196      0.05%      8.52% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.00%      8.52% # number of callpals executed
system.cpu.kern.callpal::rdunique              338789     91.48%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 370353                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    1528463                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      102                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                    10817     35.73%     35.73% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      52      0.17%     35.90% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     756      2.50%     38.40% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   18649     61.60%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                30274                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     10816     48.20%     48.20% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       52      0.23%     48.43% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      756      3.37%     51.80% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    10816     48.20%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 22440                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             722017546000     97.86%     97.86% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                87223000      0.01%     97.87% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22              1019027500      0.14%     98.01% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             14682108500      1.99%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         737805905000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999908                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.579977                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.741230                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                3748                      
system.cpu.kern.mode_good::user                  3748                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              4017                       # number of protection mode switches
system.cpu.kern.mode_switch::user                3748                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.933035                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.965357                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        54938249500      7.45%      7.45% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         682867655500     92.55%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      188                       # number of times the context was actually changed
system.cpu.numCycles                       1475596509                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       102                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            32238783      7.72%      7.72% # Class of committed instruction
system.cpu.op_class_0::IntAlu               252131751     60.34%     68.06% # Class of committed instruction
system.cpu.op_class_0::IntMult                 228384      0.05%     68.12% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.12% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                239617      0.06%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 47075      0.01%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                 15697      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::MemRead               81107884     19.41%     87.60% # Class of committed instruction
system.cpu.op_class_0::MemWrite              39646827      9.49%     97.09% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             48178      0.01%     97.10% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            48198      0.01%     97.11% # Class of committed instruction
system.cpu.op_class_0::IprAccess             12068241      2.89%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                417820635                       # Class of committed instruction
system.cpu.quiesceCycles                       153252                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       781389818                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  2088960                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 252                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        258                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          154                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7251818                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      14503491                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 740180737500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 740180737500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        32718                       # number of demand (read+write) misses
system.iocache.demand_misses::total             32718                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        32718                       # number of overall misses
system.iocache.overall_misses::total            32718                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   3861791150                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   3861791150                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   3861791150                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   3861791150                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        32718                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           32718                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        32718                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          32718                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118032.616602                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118032.616602                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118032.616602                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118032.616602                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           131                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   12                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    10.916667                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          32640                       # number of writebacks
system.iocache.writebacks::total                32640                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        32718                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        32718                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        32718                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        32718                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   2224015546                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   2224015546                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   2224015546                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   2224015546                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67975.290238                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67975.290238                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67975.290238                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67975.290238                       # average overall mshr miss latency
system.iocache.replacements                     32718                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           78                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               78                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      8979965                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      8979965                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           78                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             78                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115127.756410                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115127.756410                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           78                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           78                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      5079965                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      5079965                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65127.756410                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65127.756410                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        32640                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        32640                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   3852811185                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   3852811185                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        32640                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        32640                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118039.558364                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118039.558364                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        32640                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        32640                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   2218935581                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   2218935581                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67982.095006                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67982.095006                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 740180737500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  32734                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                32734                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               294462                       # Number of tag accesses
system.iocache.tags.data_accesses              294462                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 740180737500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1215                       # Transaction distribution
system.membus.trans_dist::ReadResp            6718536                       # Transaction distribution
system.membus.trans_dist::WriteReq               1707                       # Transaction distribution
system.membus.trans_dist::WriteResp              1707                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1076036                       # Transaction distribution
system.membus.trans_dist::WritebackClean      4207306                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1968329                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq            501711                       # Transaction distribution
system.membus.trans_dist::ReadExResp           501711                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        4207307                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2510014                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         32640                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        65436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        65436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     12621920                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total     12621920                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         5844                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      9034956                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      9040800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               21728156                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2088960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2088960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    538535232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    538535232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         9478                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    259522752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    259532230                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               800156422                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               78                       # Total snoops (count)
system.membus.snoopTraffic                       4992                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7254609                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000021                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004547                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7254459    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                     150      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             7254609                       # Request fanout histogram
system.membus.reqLayer0.occupancy             5447000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         37081668678                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             424965                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        16319262000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 740180737500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        21877687249                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.0                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 740180737500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 740180737500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 740180737500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 740180737500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 740180737500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 740180737500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 740180737500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 740180737500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 740180737500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 740180737500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 740180737500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 740180737500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 740180737500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 740180737500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 740180737500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 740180737500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 740180737500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 740180737500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 740180737500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 740180737500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 740180737500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 740180737500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 740180737500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 740180737500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 740180737500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 740180737500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 740180737500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 740180737500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      269267648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      192745408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          462013056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    269267648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     269267648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     68866304                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        68866304                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         4207307                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         3011647                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7218954                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1076036                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1076036                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         364923180                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         261216926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             626140106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    364923180                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        364923180                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       93330598                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             93330598                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       93330598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        364923180                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        261216926                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            719470704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4909050.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   2451931.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2999800.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000152347250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       289805                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       289805                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15998522                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4625126                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     7218954                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5283301                       # Number of write requests accepted
system.mem_ctrls.readBursts                   7218954                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5283301                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1767223                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                374251                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            183966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            276066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            432388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            181916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            226327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            391398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            340587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            549556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            205982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            204040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           646278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           305659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           323659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           238836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           461860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           483213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            121035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            396866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            380439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            116646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            183968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            356275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            218888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            678011                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             91424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             83753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           494995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           314687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           288316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           135516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           474789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           573438                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.16                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  75572808250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                27258655000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            177792764500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13862.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32612.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       133                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3446752                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3473151                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.75                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               7218954                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5283301                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5234482                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  211581                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5668                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 102043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 109654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 275098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 296658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 293878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 292298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 295561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 310944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 293730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 293394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 292820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 291117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 290123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 290086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 290049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 289930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 290119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 290294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    487                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3440880                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    192.709884                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   138.741685                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   193.906220                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1264326     36.74%     36.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1356685     39.43%     76.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       363114     10.55%     86.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       178248      5.18%     91.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       119088      3.46%     95.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        41126      1.20%     96.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        27856      0.81%     97.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        18130      0.53%     97.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        72307      2.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3440880                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       289805                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.811715                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.996026                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7           16767      5.79%      5.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          99403     34.30%     40.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23        101526     35.03%     75.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31         41399     14.29%     89.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39         23535      8.12%     97.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          4673      1.61%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           761      0.26%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           462      0.16%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           309      0.11%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           250      0.09%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           184      0.06%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95           144      0.05%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103          119      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           67      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           73      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           59      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           48      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           21      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        289805                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       289805                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.939135                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.890704                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.313623                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           180166     62.17%     62.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4652      1.61%     63.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            65460     22.59%     86.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            23707      8.18%     94.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            14471      4.99%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              906      0.31%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              212      0.07%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              120      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               64      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               37      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        289805                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              348910784                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               113102272                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               314178944                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               462013056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            338131264                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       472.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       425.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    626.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    458.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  737874759000                       # Total gap between requests
system.mem_ctrls.avgGap                      59019.33                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst    156923584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    191987200                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    314178944                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 212669638.372382551432                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 260189369.598684936762                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 425788913.951245367527                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      4207307                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      3011647                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5283301                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  77856223750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  99936540750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 17845302881750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     18505.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33183.35                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3377680.52                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          12730562880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6766443255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         20488786920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        12825331200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     58247588880.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     318875872920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      14819462400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       444754048455                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        602.749952                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  35736773750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  24639420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 677504356250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          11837763000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6291905070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18437257860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        12800416140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     58247588880.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     316790107260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      16575868800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       440980907010                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        597.636427                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  40326655000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  24639420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 672915397000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 740180737500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1293                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1293                       # Transaction distribution
system.iobus.trans_dist::WriteReq               34347                       # Transaction distribution
system.iobus.trans_dist::WriteResp              34347                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1752                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2260                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1632                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         5844                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        65436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        65436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   71280                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         7008                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          198                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1130                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          918                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         9478                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2089584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2089584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2099062                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              2102500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            32796000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             4137000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           170442150                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1571000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1585000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 204                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           102                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284239.475105                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          102    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             102                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    740099137500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     81600000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 740180737500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    226860114                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        226860114                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    226860114                       # number of overall hits
system.cpu.icache.overall_hits::total       226860114                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      4207306                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        4207306                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      4207306                       # number of overall misses
system.cpu.icache.overall_misses::total       4207306                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 200709615000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 200709615000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 200709615000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 200709615000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    231067420                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    231067420                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    231067420                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    231067420                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.018208                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.018208                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.018208                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.018208                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47705.019554                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47705.019554                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47705.019554                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47705.019554                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      4207306                       # number of writebacks
system.cpu.icache.writebacks::total           4207306                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      4207306                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      4207306                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      4207306                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      4207306                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 196502308000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 196502308000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 196502308000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 196502308000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.018208                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.018208                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.018208                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.018208                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 46705.019316                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46705.019316                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 46705.019316                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46705.019316                       # average overall mshr miss latency
system.cpu.icache.replacements                4207306                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    226860114                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       226860114                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      4207306                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       4207306                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 200709615000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 200709615000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    231067420                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    231067420                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.018208                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.018208                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47705.019554                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47705.019554                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      4207306                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      4207306                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 196502308000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 196502308000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.018208                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.018208                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 46705.019316                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46705.019316                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 740180737500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999984                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           231125300                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           4207818                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             54.927590                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999984                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          175                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          126                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          138                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         466342147                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        466342147                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 740180737500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    111721185                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        111721185                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    111721185                       # number of overall hits
system.cpu.dcache.overall_hits::total       111721185                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3406403                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3406403                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3406403                       # number of overall misses
system.cpu.dcache.overall_misses::total       3406403                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 223515610000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 223515610000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 223515610000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 223515610000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    115127588                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    115127588                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    115127588                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    115127588                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029588                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029588                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029588                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029588                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65616.314335                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65616.314335                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65616.314335                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65616.314335                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1043396                       # number of writebacks
system.cpu.dcache.writebacks::total           1043396                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       403140                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       403140                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       403140                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       403140                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      3003263                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3003263                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      3003263                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3003263                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2922                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2922                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 195529158000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 195529158000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 195529158000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 195529158000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    242925000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    242925000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026086                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026086                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026086                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026086                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65105.572839                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65105.572839                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65105.572839                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65105.572839                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 83136.550308                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 83136.550308                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                3011647                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     74658392                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        74658392                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2507520                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2507520                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 168092750000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 168092750000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     77165912                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     77165912                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.032495                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.032495                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67035.457344                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67035.457344                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         5970                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         5970                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      2501550                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2501550                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1215                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1215                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 165171135500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 165171135500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    242925000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    242925000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.032418                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032418                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66027.517139                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66027.517139                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 199938.271605                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 199938.271605                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     37062793                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       37062793                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       898883                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       898883                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  55422860000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  55422860000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     37961676                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     37961676                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023679                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023679                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61657.479338                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61657.479338                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       397170                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       397170                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       501713                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       501713                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1707                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1707                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  30358022500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  30358022500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.013216                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013216                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60508.742050                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60508.742050                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      1702264                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      1702264                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         8401                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         8401                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    626528000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    626528000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      1710665                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      1710665                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.004911                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.004911                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 74577.788359                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 74577.788359                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         8399                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         8399                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    617996000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    617996000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.004910                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.004910                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 73579.711870                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73579.711870                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data      1710369                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      1710369                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      1710369                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      1710369                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 740180737500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           118177178                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3012671                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.226712                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          474                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          463                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         240108891                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        240108891                       # Number of data accesses

---------- End Simulation Statistics   ----------
