0.6
2019.2
Nov  6 2019
21:57:16
E:/Xilinx/MyVivadoStudy/BIT_pipelined_cpu/BIT_pipelined_cpu.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
E:/Xilinx/MyVivadoStudy/BIT_pipelined_cpu/BIT_pipelined_cpu.srcs/sim_1/new/testbench.v,1693317978,verilog,,E:/Xilinx/MyVivadoStudy/BIT_pipelined_cpu/BIT_pipelined_cpu.srcs/sim_1/new/testbench_pressINC.v,,testbench,,,../../../../BIT_pipelined_cpu.srcs/sources_1/new,,,,,
E:/Xilinx/MyVivadoStudy/BIT_pipelined_cpu/BIT_pipelined_cpu.srcs/sim_1/new/testbench_pressINC.v,1694087131,verilog,,,,testbench_pressINC,,,../../../../BIT_pipelined_cpu.srcs/sources_1/new,,,,,
E:/Xilinx/MyVivadoStudy/BIT_pipelined_cpu/BIT_pipelined_cpu.srcs/sources_1/new/BIT_cpu.v,1694108244,verilog,,E:/Xilinx/MyVivadoStudy/BIT_pipelined_cpu/BIT_pipelined_cpu.srcs/sources_1/new/test_pressINC_control.v,E:/Xilinx/MyVivadoStudy/BIT_pipelined_cpu/BIT_pipelined_cpu.srcs/sources_1/new/definitions.vh,BIT_cpu,,,../../../../BIT_pipelined_cpu.srcs/sources_1/new,,,,,
E:/Xilinx/MyVivadoStudy/BIT_pipelined_cpu/BIT_pipelined_cpu.srcs/sources_1/new/SRAM_control.v,1694001690,verilog,,E:/Xilinx/MyVivadoStudy/BIT_pipelined_cpu/BIT_pipelined_cpu.srcs/sources_1/new/direct_jump.v,,SRAM_control,,,../../../../BIT_pipelined_cpu.srcs/sources_1/new,,,,,
E:/Xilinx/MyVivadoStudy/BIT_pipelined_cpu/BIT_pipelined_cpu.srcs/sources_1/new/alu.v,1694056483,verilog,,E:/Xilinx/MyVivadoStudy/BIT_pipelined_cpu/BIT_pipelined_cpu.srcs/sources_1/new/control_unit.v,E:/Xilinx/MyVivadoStudy/BIT_pipelined_cpu/BIT_pipelined_cpu.srcs/sources_1/new/definitions.vh,alu,,,../../../../BIT_pipelined_cpu.srcs/sources_1/new,,,,,
E:/Xilinx/MyVivadoStudy/BIT_pipelined_cpu/BIT_pipelined_cpu.srcs/sources_1/new/branch.v,1693315494,verilog,,E:/Xilinx/MyVivadoStudy/BIT_pipelined_cpu/BIT_pipelined_cpu.srcs/sources_1/new/BIT_cpu.v,E:/Xilinx/MyVivadoStudy/BIT_pipelined_cpu/BIT_pipelined_cpu.srcs/sources_1/new/definitions.vh,branch,,,../../../../BIT_pipelined_cpu.srcs/sources_1/new,,,,,
E:/Xilinx/MyVivadoStudy/BIT_pipelined_cpu/BIT_pipelined_cpu.srcs/sources_1/new/control_unit.v,1694081811,verilog,,E:/Xilinx/MyVivadoStudy/BIT_pipelined_cpu/BIT_pipelined_cpu.srcs/sources_1/new/data_memory.v,E:/Xilinx/MyVivadoStudy/BIT_pipelined_cpu/BIT_pipelined_cpu.srcs/sources_1/new/definitions.vh,control_unit,,,../../../../BIT_pipelined_cpu.srcs/sources_1/new,,,,,
E:/Xilinx/MyVivadoStudy/BIT_pipelined_cpu/BIT_pipelined_cpu.srcs/sources_1/new/data_memory.v,1694135168,verilog,,E:/Xilinx/MyVivadoStudy/BIT_pipelined_cpu/BIT_pipelined_cpu.srcs/sources_1/new/extend.v,E:/Xilinx/MyVivadoStudy/BIT_pipelined_cpu/BIT_pipelined_cpu.srcs/sources_1/new/definitions.vh,data_memory,,,../../../../BIT_pipelined_cpu.srcs/sources_1/new,,,,,
E:/Xilinx/MyVivadoStudy/BIT_pipelined_cpu/BIT_pipelined_cpu.srcs/sources_1/new/definitions.vh,1693317994,verilog,,,,,,,,,,,,
E:/Xilinx/MyVivadoStudy/BIT_pipelined_cpu/BIT_pipelined_cpu.srcs/sources_1/new/direct_jump.v,1694082186,verilog,,E:/Xilinx/MyVivadoStudy/BIT_pipelined_cpu/BIT_pipelined_cpu.srcs/sim_1/new/testbench.v,E:/Xilinx/MyVivadoStudy/BIT_pipelined_cpu/BIT_pipelined_cpu.srcs/sources_1/new/definitions.vh,direct_jump,,,../../../../BIT_pipelined_cpu.srcs/sources_1/new,,,,,
E:/Xilinx/MyVivadoStudy/BIT_pipelined_cpu/BIT_pipelined_cpu.srcs/sources_1/new/extend.v,1693313596,verilog,,E:/Xilinx/MyVivadoStudy/BIT_pipelined_cpu/BIT_pipelined_cpu.srcs/sources_1/new/forwarding_unit.v,E:/Xilinx/MyVivadoStudy/BIT_pipelined_cpu/BIT_pipelined_cpu.srcs/sources_1/new/definitions.vh,extend,,,../../../../BIT_pipelined_cpu.srcs/sources_1/new,,,,,
E:/Xilinx/MyVivadoStudy/BIT_pipelined_cpu/BIT_pipelined_cpu.srcs/sources_1/new/forwarding_unit.v,1693316138,verilog,,E:/Xilinx/MyVivadoStudy/BIT_pipelined_cpu/BIT_pipelined_cpu.srcs/sources_1/new/instruction_memory.v,E:/Xilinx/MyVivadoStudy/BIT_pipelined_cpu/BIT_pipelined_cpu.srcs/sources_1/new/definitions.vh,forwarding_unit,,,../../../../BIT_pipelined_cpu.srcs/sources_1/new,,,,,
E:/Xilinx/MyVivadoStudy/BIT_pipelined_cpu/BIT_pipelined_cpu.srcs/sources_1/new/hazard_unit.v,1694081697,verilog,,E:/Xilinx/MyVivadoStudy/BIT_pipelined_cpu/BIT_pipelined_cpu.srcs/sources_1/new/branch.v,E:/Xilinx/MyVivadoStudy/BIT_pipelined_cpu/BIT_pipelined_cpu.srcs/sources_1/new/definitions.vh,hazard_unit,,,../../../../BIT_pipelined_cpu.srcs/sources_1/new,,,,,
E:/Xilinx/MyVivadoStudy/BIT_pipelined_cpu/BIT_pipelined_cpu.srcs/sources_1/new/instruction_memory.v,1694135141,verilog,,E:/Xilinx/MyVivadoStudy/BIT_pipelined_cpu/BIT_pipelined_cpu.srcs/sources_1/new/mux.v,E:/Xilinx/MyVivadoStudy/BIT_pipelined_cpu/BIT_pipelined_cpu.srcs/sources_1/new/definitions.vh,instruction_memory,,,../../../../BIT_pipelined_cpu.srcs/sources_1/new,,,,,
E:/Xilinx/MyVivadoStudy/BIT_pipelined_cpu/BIT_pipelined_cpu.srcs/sources_1/new/key_rebounce.v,1694096086,verilog,,E:/Xilinx/MyVivadoStudy/BIT_pipelined_cpu/BIT_pipelined_cpu.srcs/sources_1/new/SRAM_control.v,,key_rebounce,,,../../../../BIT_pipelined_cpu.srcs/sources_1/new,,,,,
E:/Xilinx/MyVivadoStudy/BIT_pipelined_cpu/BIT_pipelined_cpu.srcs/sources_1/new/light_control.v,1694107906,verilog,,E:/Xilinx/MyVivadoStudy/BIT_pipelined_cpu/BIT_pipelined_cpu.srcs/sources_1/new/key_rebounce.v,,light_control,,,../../../../BIT_pipelined_cpu.srcs/sources_1/new,,,,,
E:/Xilinx/MyVivadoStudy/BIT_pipelined_cpu/BIT_pipelined_cpu.srcs/sources_1/new/mux.v,1693370377,verilog,,E:/Xilinx/MyVivadoStudy/BIT_pipelined_cpu/BIT_pipelined_cpu.srcs/sources_1/new/npc.v,E:/Xilinx/MyVivadoStudy/BIT_pipelined_cpu/BIT_pipelined_cpu.srcs/sources_1/new/definitions.vh,alu_src_mux;branch_alu;forward_mux;jump_alu;mem_to_reg_mux;reg_dst_mux;result_mux,,,../../../../BIT_pipelined_cpu.srcs/sources_1/new,,,,,
E:/Xilinx/MyVivadoStudy/BIT_pipelined_cpu/BIT_pipelined_cpu.srcs/sources_1/new/npc.v,1694078971,verilog,,E:/Xilinx/MyVivadoStudy/BIT_pipelined_cpu/BIT_pipelined_cpu.srcs/sources_1/new/pc.v,E:/Xilinx/MyVivadoStudy/BIT_pipelined_cpu/BIT_pipelined_cpu.srcs/sources_1/new/definitions.vh,npc,,,../../../../BIT_pipelined_cpu.srcs/sources_1/new,,,,,
E:/Xilinx/MyVivadoStudy/BIT_pipelined_cpu/BIT_pipelined_cpu.srcs/sources_1/new/pc.v,1693311031,verilog,,E:/Xilinx/MyVivadoStudy/BIT_pipelined_cpu/BIT_pipelined_cpu.srcs/sources_1/new/reg_ex_mem.v,E:/Xilinx/MyVivadoStudy/BIT_pipelined_cpu/BIT_pipelined_cpu.srcs/sources_1/new/definitions.vh,pc,,,../../../../BIT_pipelined_cpu.srcs/sources_1/new,,,,,
E:/Xilinx/MyVivadoStudy/BIT_pipelined_cpu/BIT_pipelined_cpu.srcs/sources_1/new/reg_ex_mem.v,1693315367,verilog,,E:/Xilinx/MyVivadoStudy/BIT_pipelined_cpu/BIT_pipelined_cpu.srcs/sources_1/new/reg_id_ex.v,E:/Xilinx/MyVivadoStudy/BIT_pipelined_cpu/BIT_pipelined_cpu.srcs/sources_1/new/definitions.vh,reg_ex_mem,,,../../../../BIT_pipelined_cpu.srcs/sources_1/new,,,,,
E:/Xilinx/MyVivadoStudy/BIT_pipelined_cpu/BIT_pipelined_cpu.srcs/sources_1/new/reg_id_ex.v,1694082097,verilog,,E:/Xilinx/MyVivadoStudy/BIT_pipelined_cpu/BIT_pipelined_cpu.srcs/sources_1/new/reg_if_id.v,E:/Xilinx/MyVivadoStudy/BIT_pipelined_cpu/BIT_pipelined_cpu.srcs/sources_1/new/definitions.vh,reg_id_ex,,,../../../../BIT_pipelined_cpu.srcs/sources_1/new,,,,,
E:/Xilinx/MyVivadoStudy/BIT_pipelined_cpu/BIT_pipelined_cpu.srcs/sources_1/new/reg_if_id.v,1694081914,verilog,,E:/Xilinx/MyVivadoStudy/BIT_pipelined_cpu/BIT_pipelined_cpu.srcs/sources_1/new/reg_mem_wb.v,E:/Xilinx/MyVivadoStudy/BIT_pipelined_cpu/BIT_pipelined_cpu.srcs/sources_1/new/definitions.vh,reg_if_id,,,../../../../BIT_pipelined_cpu.srcs/sources_1/new,,,,,
E:/Xilinx/MyVivadoStudy/BIT_pipelined_cpu/BIT_pipelined_cpu.srcs/sources_1/new/reg_mem_wb.v,1693316334,verilog,,E:/Xilinx/MyVivadoStudy/BIT_pipelined_cpu/BIT_pipelined_cpu.srcs/sources_1/new/register_file.v,E:/Xilinx/MyVivadoStudy/BIT_pipelined_cpu/BIT_pipelined_cpu.srcs/sources_1/new/definitions.vh,reg_mem_wb,,,../../../../BIT_pipelined_cpu.srcs/sources_1/new,,,,,
E:/Xilinx/MyVivadoStudy/BIT_pipelined_cpu/BIT_pipelined_cpu.srcs/sources_1/new/register_file.v,1694107499,verilog,,E:/Xilinx/MyVivadoStudy/BIT_pipelined_cpu/BIT_pipelined_cpu.srcs/sources_1/new/hazard_unit.v,E:/Xilinx/MyVivadoStudy/BIT_pipelined_cpu/BIT_pipelined_cpu.srcs/sources_1/new/definitions.vh,register_file,,,../../../../BIT_pipelined_cpu.srcs/sources_1/new,,,,,
E:/Xilinx/MyVivadoStudy/BIT_pipelined_cpu/BIT_pipelined_cpu.srcs/sources_1/new/test_pressINC_control.v,1694108528,verilog,,E:/Xilinx/MyVivadoStudy/BIT_pipelined_cpu/BIT_pipelined_cpu.srcs/sources_1/new/light_control.v,,test_pressINC_control,,,../../../../BIT_pipelined_cpu.srcs/sources_1/new,,,,,
