User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/NVSim/iso_capacity/ReadLatency/SRAM/64KB/64KB.cfg) is loaded

Memory Cell: SRAM
Cell Area (F^2)    : 146.000 (14.600Fx10.000F)
Cell Aspect Ratio  : 1.460
SRAM Cell Access Transistor Width: 1.310F
SRAM Cell NMOS Width: 2.080F
SRAM Cell PMOS Width: 1.230F
[WARNING] Associativity setting is ignored for non-cache designs

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 64KB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for read latency ...

=============
CONFIGURATION
=============
Bank Organization: 128 x 32
 - Row Activation   : 1 / 128
 - Column Activation: 32 / 32
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 2 Rows x 16 Columns
Mux Level:
 - Senseamp Mux      : 4
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 4
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 511.655um x 270.316um = 138308.477um^2
 |--- Mat Area      = 3.997um x 8.447um = 33.767um^2   (26.787%)
 |--- Subarray Area = 1.999um x 3.755um = 7.504um^2   (30.132%)
 - Area Efficiency = 26.787%
Timing:
 -  Read Latency = 183.941ps
 |--- H-Tree Latency = 63.245ps
 |--- Mat Latency    = 120.697ps
    |--- Predecoder Latency = 23.015ps
    |--- Subarray Latency   = 97.682ps
       |--- Row Decoder Latency = 34.946ps
       |--- Bitline Latency     = 26.985ps
       |--- Senseamp Latency    = 3.988ps
       |--- Mux Latency         = 31.764ps
       |--- Precharge Latency   = 12.876ps
 - Write Latency = 152.319ps
 |--- H-Tree Latency = 31.622ps
 |--- Mat Latency    = 120.697ps
    |--- Predecoder Latency = 23.015ps
    |--- Subarray Latency   = 97.682ps
       |--- Row Decoder Latency = 34.946ps
       |--- Charge Latency      = 5.885ps
 - Read Bandwidth  = 211.607GB/s
 - Write Bandwidth = 163.797GB/s
Power:
 -  Read Dynamic Energy = 15.981pJ
 |--- H-Tree Dynamic Energy = 14.106pJ
 |--- Mat Dynamic Energy    = 0.059pJ per mat
    |--- Predecoder Dynamic Energy = 0.002pJ
    |--- Subarray Dynamic Energy   = 0.014pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.001pJ
       |--- Mux Decoder Dynamic Energy = 0.003pJ
       |--- Senseamp Dynamic Energy    = 0.001pJ
       |--- Mux Dynamic Energy         = 0.001pJ
       |--- Precharge Dynamic Energy   = 0.006pJ
 - Write Dynamic Energy = 14.917pJ
 |--- H-Tree Dynamic Energy = 14.106pJ
 |--- Mat Dynamic Energy    = 0.025pJ per mat
    |--- Predecoder Dynamic Energy = 0.002pJ
    |--- Subarray Dynamic Energy   = 0.006pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.001pJ
       |--- Mux Decoder Dynamic Energy = 0.003pJ
       |--- Mux Dynamic Energy         = 0.001pJ
 - Leakage Power = 14.254uW
 |--- H-Tree Leakage Power = 0.000pW
 |--- Mat Leakage Power    = 3.480nW per mat

Finished!
