<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>MAX3263X API: mxc_ioman_regs_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 44px;">
  <td id="projectlogo" style="vertical-align:middle"><img alt="Logo" style="width:144px;height:63px;" src="MI_Logo_Small_Pos_RGB_150dpi.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MAX3263X API
   &#160;<span id="projectnumber">2.6</span>
   </div>
   <div id="projectbrief">Software Development Kit Overview and API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('structmxc__ioman__regs__t.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">mxc_ioman_regs_t Struct Reference<div class="ingroups"><a class="el" href="group__ioman.html">I/O Manager</a> &raquo; <a class="el" href="group__ioman__registers.html">Registers</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Structure type for the IOMAN Register Interface.  
 <a href="structmxc__ioman__regs__t.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="ioman__regs_8h_source.html">ioman_regs.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ac8b4b096973acc168a3928cf848025c6"><td class="memItemLeft" align="right" valign="top"><a id="ac8b4b096973acc168a3928cf848025c6"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__ioman__regs__t.html#ac8b4b096973acc168a3928cf848025c6">wud_req0</a></td></tr>
<tr class="memdesc:ac8b4b096973acc168a3928cf848025c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wakeup Detect Mode Request Register 0 (P0/P1/P2/P3) <br /></td></tr>
<tr class="separator:ac8b4b096973acc168a3928cf848025c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12a14b400ceadb3aa31c4dc60010d9a8"><td class="memItemLeft" align="right" valign="top"><a id="a12a14b400ceadb3aa31c4dc60010d9a8"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__ioman__regs__t.html#a12a14b400ceadb3aa31c4dc60010d9a8">wud_req1</a></td></tr>
<tr class="memdesc:a12a14b400ceadb3aa31c4dc60010d9a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wakeup Detect Mode Request Register 1 (P4/P5/P6/P7) <br /></td></tr>
<tr class="separator:a12a14b400ceadb3aa31c4dc60010d9a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3af0e5a2fc7e0b263260ab6123127101"><td class="memItemLeft" align="right" valign="top"><a id="a3af0e5a2fc7e0b263260ab6123127101"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__ioman__regs__t.html#a3af0e5a2fc7e0b263260ab6123127101">wud_ack0</a></td></tr>
<tr class="memdesc:a3af0e5a2fc7e0b263260ab6123127101"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wakeup Detect Mode Acknowledge Register 0 (P0/P1/P2/P3) <br /></td></tr>
<tr class="separator:a3af0e5a2fc7e0b263260ab6123127101"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff1ef84a1440d37a45e4b0c5f96af40d"><td class="memItemLeft" align="right" valign="top"><a id="aff1ef84a1440d37a45e4b0c5f96af40d"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__ioman__regs__t.html#aff1ef84a1440d37a45e4b0c5f96af40d">wud_ack1</a></td></tr>
<tr class="memdesc:aff1ef84a1440d37a45e4b0c5f96af40d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wakeup Detect Mode Acknowledge Register 1 (P4/P5/P6/P7) <br /></td></tr>
<tr class="separator:aff1ef84a1440d37a45e4b0c5f96af40d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec177902f7ae6c8f0935f379607e30db"><td class="memItemLeft" align="right" valign="top"><a id="aec177902f7ae6c8f0935f379607e30db"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__ioman__regs__t.html#aec177902f7ae6c8f0935f379607e30db">ali_req0</a></td></tr>
<tr class="memdesc:aec177902f7ae6c8f0935f379607e30db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog Input Request Register 0 (P0/P1/P2/P3) <br /></td></tr>
<tr class="separator:aec177902f7ae6c8f0935f379607e30db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9fcaaab0a5168531d819a91eb4a870a"><td class="memItemLeft" align="right" valign="top"><a id="ab9fcaaab0a5168531d819a91eb4a870a"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__ioman__regs__t.html#ab9fcaaab0a5168531d819a91eb4a870a">ali_req1</a></td></tr>
<tr class="memdesc:ab9fcaaab0a5168531d819a91eb4a870a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog Input Request Register 1 (P4/P5/P6/P7) <br /></td></tr>
<tr class="separator:ab9fcaaab0a5168531d819a91eb4a870a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38b2f8ba6765b8361f0c25e7f105cd07"><td class="memItemLeft" align="right" valign="top"><a id="a38b2f8ba6765b8361f0c25e7f105cd07"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__ioman__regs__t.html#a38b2f8ba6765b8361f0c25e7f105cd07">ali_ack0</a></td></tr>
<tr class="memdesc:a38b2f8ba6765b8361f0c25e7f105cd07"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog Input Acknowledge Register 0 (P0/P1/P2/P3) <br /></td></tr>
<tr class="separator:a38b2f8ba6765b8361f0c25e7f105cd07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c6339ce6500f652e981cb56b4d15d43"><td class="memItemLeft" align="right" valign="top"><a id="a9c6339ce6500f652e981cb56b4d15d43"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__ioman__regs__t.html#a9c6339ce6500f652e981cb56b4d15d43">ali_ack1</a></td></tr>
<tr class="memdesc:a9c6339ce6500f652e981cb56b4d15d43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog Input Acknowledge Register 1 (P4/P5/P6/P7) <br /></td></tr>
<tr class="separator:a9c6339ce6500f652e981cb56b4d15d43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add83ce62c2882f155406d12f19c97793"><td class="memItemLeft" align="right" valign="top"><a id="add83ce62c2882f155406d12f19c97793"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__ioman__regs__t.html#add83ce62c2882f155406d12f19c97793">ali_connect0</a></td></tr>
<tr class="memdesc:add83ce62c2882f155406d12f19c97793"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog I/O Connection Control Register 0. <br /></td></tr>
<tr class="separator:add83ce62c2882f155406d12f19c97793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa4e4b0a98ebf87855a9248f15b862de"><td class="memItemLeft" align="right" valign="top"><a id="aaa4e4b0a98ebf87855a9248f15b862de"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__ioman__regs__t.html#aaa4e4b0a98ebf87855a9248f15b862de">ali_connect1</a></td></tr>
<tr class="memdesc:aaa4e4b0a98ebf87855a9248f15b862de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog I/O Connection Control Register 1. <br /></td></tr>
<tr class="separator:aaa4e4b0a98ebf87855a9248f15b862de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e1d58cff88467d0b2434a36c8475169"><td class="memItemLeft" align="right" valign="top"><a id="a0e1d58cff88467d0b2434a36c8475169"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__ioman__regs__t.html#a0e1d58cff88467d0b2434a36c8475169">spix_req</a></td></tr>
<tr class="memdesc:a0e1d58cff88467d0b2434a36c8475169"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPIX I/O Mode Request. <br /></td></tr>
<tr class="separator:a0e1d58cff88467d0b2434a36c8475169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37c0392f4e4e4f052b0f272294096fbf"><td class="memItemLeft" align="right" valign="top"><a id="a37c0392f4e4e4f052b0f272294096fbf"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__ioman__regs__t.html#a37c0392f4e4e4f052b0f272294096fbf">spix_ack</a></td></tr>
<tr class="memdesc:a37c0392f4e4e4f052b0f272294096fbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPIX I/O Mode Acknowledge. <br /></td></tr>
<tr class="separator:a37c0392f4e4e4f052b0f272294096fbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa81f7f9b040a36e076c3b440a3dd7775"><td class="memItemLeft" align="right" valign="top"><a id="aa81f7f9b040a36e076c3b440a3dd7775"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__ioman__regs__t.html#aa81f7f9b040a36e076c3b440a3dd7775">uart0_req</a></td></tr>
<tr class="memdesc:aa81f7f9b040a36e076c3b440a3dd7775"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART0 I/O Mode Request. <br /></td></tr>
<tr class="separator:aa81f7f9b040a36e076c3b440a3dd7775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfd82a3b0d3fbc36e7966fd5a7210adb"><td class="memItemLeft" align="right" valign="top"><a id="abfd82a3b0d3fbc36e7966fd5a7210adb"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__ioman__regs__t.html#abfd82a3b0d3fbc36e7966fd5a7210adb">uart0_ack</a></td></tr>
<tr class="memdesc:abfd82a3b0d3fbc36e7966fd5a7210adb"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART0 I/O Mode Acknowledge. <br /></td></tr>
<tr class="separator:abfd82a3b0d3fbc36e7966fd5a7210adb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac43ba541696f2b44f732be6d96b8d07d"><td class="memItemLeft" align="right" valign="top"><a id="ac43ba541696f2b44f732be6d96b8d07d"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__ioman__regs__t.html#ac43ba541696f2b44f732be6d96b8d07d">uart1_req</a></td></tr>
<tr class="memdesc:ac43ba541696f2b44f732be6d96b8d07d"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 I/O Mode Request. <br /></td></tr>
<tr class="separator:ac43ba541696f2b44f732be6d96b8d07d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e716985d3f61959b926887163ee27e8"><td class="memItemLeft" align="right" valign="top"><a id="a8e716985d3f61959b926887163ee27e8"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__ioman__regs__t.html#a8e716985d3f61959b926887163ee27e8">uart1_ack</a></td></tr>
<tr class="memdesc:a8e716985d3f61959b926887163ee27e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 I/O Mode Acknowledge. <br /></td></tr>
<tr class="separator:a8e716985d3f61959b926887163ee27e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0d68d3dec085b7c281205f7adb0e703"><td class="memItemLeft" align="right" valign="top"><a id="ae0d68d3dec085b7c281205f7adb0e703"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__ioman__regs__t.html#ae0d68d3dec085b7c281205f7adb0e703">uart2_req</a></td></tr>
<tr class="memdesc:ae0d68d3dec085b7c281205f7adb0e703"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 I/O Mode Request. <br /></td></tr>
<tr class="separator:ae0d68d3dec085b7c281205f7adb0e703"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6b4d143d28f2c59a30d645953813553"><td class="memItemLeft" align="right" valign="top"><a id="ad6b4d143d28f2c59a30d645953813553"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__ioman__regs__t.html#ad6b4d143d28f2c59a30d645953813553">uart2_ack</a></td></tr>
<tr class="memdesc:ad6b4d143d28f2c59a30d645953813553"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 I/O Mode Acknowledge. <br /></td></tr>
<tr class="separator:ad6b4d143d28f2c59a30d645953813553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a895480487cbdfe161a25bd2a43bb1e42"><td class="memItemLeft" align="right" valign="top"><a id="a895480487cbdfe161a25bd2a43bb1e42"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__ioman__regs__t.html#a895480487cbdfe161a25bd2a43bb1e42">uart3_req</a></td></tr>
<tr class="memdesc:a895480487cbdfe161a25bd2a43bb1e42"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 I/O Mode Request. <br /></td></tr>
<tr class="separator:a895480487cbdfe161a25bd2a43bb1e42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bed48fe0e069b736c5eba443b3486f1"><td class="memItemLeft" align="right" valign="top"><a id="a3bed48fe0e069b736c5eba443b3486f1"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__ioman__regs__t.html#a3bed48fe0e069b736c5eba443b3486f1">uart3_ack</a></td></tr>
<tr class="memdesc:a3bed48fe0e069b736c5eba443b3486f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 I/O Mode Acknowledge. <br /></td></tr>
<tr class="separator:a3bed48fe0e069b736c5eba443b3486f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93d5c0a007a07d7ed32aa51193c3bc09"><td class="memItemLeft" align="right" valign="top"><a id="a93d5c0a007a07d7ed32aa51193c3bc09"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__ioman__regs__t.html#a93d5c0a007a07d7ed32aa51193c3bc09">i2cm0_req</a></td></tr>
<tr class="memdesc:a93d5c0a007a07d7ed32aa51193c3bc09"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Master 0 I/O Request. <br /></td></tr>
<tr class="separator:a93d5c0a007a07d7ed32aa51193c3bc09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1499533a82a33cd3952de6c06688c1b"><td class="memItemLeft" align="right" valign="top"><a id="ae1499533a82a33cd3952de6c06688c1b"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__ioman__regs__t.html#ae1499533a82a33cd3952de6c06688c1b">i2cm0_ack</a></td></tr>
<tr class="memdesc:ae1499533a82a33cd3952de6c06688c1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Master 0 I/O Acknowledge. <br /></td></tr>
<tr class="separator:ae1499533a82a33cd3952de6c06688c1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e65694bd9d689720ec09794ff0553ad"><td class="memItemLeft" align="right" valign="top"><a id="a9e65694bd9d689720ec09794ff0553ad"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__ioman__regs__t.html#a9e65694bd9d689720ec09794ff0553ad">i2cm1_req</a></td></tr>
<tr class="memdesc:a9e65694bd9d689720ec09794ff0553ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Master 1 I/O Request. <br /></td></tr>
<tr class="separator:a9e65694bd9d689720ec09794ff0553ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f13a735c3a20f538dc42d149540ccb6"><td class="memItemLeft" align="right" valign="top"><a id="a1f13a735c3a20f538dc42d149540ccb6"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__ioman__regs__t.html#a1f13a735c3a20f538dc42d149540ccb6">i2cm1_ack</a></td></tr>
<tr class="memdesc:a1f13a735c3a20f538dc42d149540ccb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Master 1 I/O Acknowledge. <br /></td></tr>
<tr class="separator:a1f13a735c3a20f538dc42d149540ccb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5155b5e77f6a7cf392acd664e28a71db"><td class="memItemLeft" align="right" valign="top"><a id="a5155b5e77f6a7cf392acd664e28a71db"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__ioman__regs__t.html#a5155b5e77f6a7cf392acd664e28a71db">i2cm2_req</a></td></tr>
<tr class="memdesc:a5155b5e77f6a7cf392acd664e28a71db"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Master 2 I/O Request. <br /></td></tr>
<tr class="separator:a5155b5e77f6a7cf392acd664e28a71db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46e64fc59b18c3c12c185f043f7c008a"><td class="memItemLeft" align="right" valign="top"><a id="a46e64fc59b18c3c12c185f043f7c008a"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__ioman__regs__t.html#a46e64fc59b18c3c12c185f043f7c008a">i2cm2_ack</a></td></tr>
<tr class="memdesc:a46e64fc59b18c3c12c185f043f7c008a"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Master 2 I/O Acknowledge. <br /></td></tr>
<tr class="separator:a46e64fc59b18c3c12c185f043f7c008a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a171d286840695d2871f97c2bd7f1eb94"><td class="memItemLeft" align="right" valign="top"><a id="a171d286840695d2871f97c2bd7f1eb94"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__ioman__regs__t.html#a171d286840695d2871f97c2bd7f1eb94">i2cs_req</a></td></tr>
<tr class="memdesc:a171d286840695d2871f97c2bd7f1eb94"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Slave I/O Request. <br /></td></tr>
<tr class="separator:a171d286840695d2871f97c2bd7f1eb94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af34399e99f29864777acce609c4738d7"><td class="memItemLeft" align="right" valign="top"><a id="af34399e99f29864777acce609c4738d7"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__ioman__regs__t.html#af34399e99f29864777acce609c4738d7">i2cs_ack</a></td></tr>
<tr class="memdesc:af34399e99f29864777acce609c4738d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Slave I/O Acknowledge. <br /></td></tr>
<tr class="separator:af34399e99f29864777acce609c4738d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec45bac7d7bdf77b237578de7aff1900"><td class="memItemLeft" align="right" valign="top"><a id="aec45bac7d7bdf77b237578de7aff1900"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__ioman__regs__t.html#aec45bac7d7bdf77b237578de7aff1900">spim0_req</a></td></tr>
<tr class="memdesc:aec45bac7d7bdf77b237578de7aff1900"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Master 0 I/O Mode Request. <br /></td></tr>
<tr class="separator:aec45bac7d7bdf77b237578de7aff1900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb21eb7db89717c206f5488ebb23287f"><td class="memItemLeft" align="right" valign="top"><a id="acb21eb7db89717c206f5488ebb23287f"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__ioman__regs__t.html#acb21eb7db89717c206f5488ebb23287f">spim0_ack</a></td></tr>
<tr class="memdesc:acb21eb7db89717c206f5488ebb23287f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Master 0 I/O Mode Acknowledge. <br /></td></tr>
<tr class="separator:acb21eb7db89717c206f5488ebb23287f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84a03c1a7299424a69bf363a97ef53fd"><td class="memItemLeft" align="right" valign="top"><a id="a84a03c1a7299424a69bf363a97ef53fd"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__ioman__regs__t.html#a84a03c1a7299424a69bf363a97ef53fd">spim1_req</a></td></tr>
<tr class="memdesc:a84a03c1a7299424a69bf363a97ef53fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Master 1 I/O Mode Request. <br /></td></tr>
<tr class="separator:a84a03c1a7299424a69bf363a97ef53fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a796f32a484601656de8b33e404939f"><td class="memItemLeft" align="right" valign="top"><a id="a7a796f32a484601656de8b33e404939f"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__ioman__regs__t.html#a7a796f32a484601656de8b33e404939f">spim1_ack</a></td></tr>
<tr class="memdesc:a7a796f32a484601656de8b33e404939f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Master 1 I/O Mode Acknowledge. <br /></td></tr>
<tr class="separator:a7a796f32a484601656de8b33e404939f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade027a74b9b4abcc2a37b59e95d2e3b0"><td class="memItemLeft" align="right" valign="top"><a id="ade027a74b9b4abcc2a37b59e95d2e3b0"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__ioman__regs__t.html#ade027a74b9b4abcc2a37b59e95d2e3b0">spim2_req</a></td></tr>
<tr class="memdesc:ade027a74b9b4abcc2a37b59e95d2e3b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Master 2 I/O Mode Request. <br /></td></tr>
<tr class="separator:ade027a74b9b4abcc2a37b59e95d2e3b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae79739a0e201ab5781f5b4270e7460e8"><td class="memItemLeft" align="right" valign="top"><a id="ae79739a0e201ab5781f5b4270e7460e8"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__ioman__regs__t.html#ae79739a0e201ab5781f5b4270e7460e8">spim2_ack</a></td></tr>
<tr class="memdesc:ae79739a0e201ab5781f5b4270e7460e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Master 2 I/O Mode Acknowledge. <br /></td></tr>
<tr class="separator:ae79739a0e201ab5781f5b4270e7460e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa15d13bf1699463723e53b39ed969cd1"><td class="memItemLeft" align="right" valign="top"><a id="aa15d13bf1699463723e53b39ed969cd1"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__ioman__regs__t.html#aa15d13bf1699463723e53b39ed969cd1">spib_req</a></td></tr>
<tr class="memdesc:aa15d13bf1699463723e53b39ed969cd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Bridge I/O Mode Request. <br /></td></tr>
<tr class="separator:aa15d13bf1699463723e53b39ed969cd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bd3e630cda48ef0af5b1dc1609978cc"><td class="memItemLeft" align="right" valign="top"><a id="a9bd3e630cda48ef0af5b1dc1609978cc"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__ioman__regs__t.html#a9bd3e630cda48ef0af5b1dc1609978cc">spib_ack</a></td></tr>
<tr class="memdesc:a9bd3e630cda48ef0af5b1dc1609978cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Bridge I/O Mode Acknowledge. <br /></td></tr>
<tr class="separator:a9bd3e630cda48ef0af5b1dc1609978cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8fc751fc66615d6150db64ad8e1b087"><td class="memItemLeft" align="right" valign="top"><a id="ab8fc751fc66615d6150db64ad8e1b087"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__ioman__regs__t.html#ab8fc751fc66615d6150db64ad8e1b087">owm_req</a></td></tr>
<tr class="memdesc:ab8fc751fc66615d6150db64ad8e1b087"><td class="mdescLeft">&#160;</td><td class="mdescRight">1-Wire Master I/O Mode Request <br /></td></tr>
<tr class="separator:ab8fc751fc66615d6150db64ad8e1b087"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15e5c54f2418da2074282177bf1fe451"><td class="memItemLeft" align="right" valign="top"><a id="a15e5c54f2418da2074282177bf1fe451"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__ioman__regs__t.html#a15e5c54f2418da2074282177bf1fe451">owm_ack</a></td></tr>
<tr class="memdesc:a15e5c54f2418da2074282177bf1fe451"><td class="mdescLeft">&#160;</td><td class="mdescRight">1-Wire Master I/O Mode Acknowledge <br /></td></tr>
<tr class="separator:a15e5c54f2418da2074282177bf1fe451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72fe65686075e717719020e6a0598e32"><td class="memItemLeft" align="right" valign="top"><a id="a72fe65686075e717719020e6a0598e32"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__ioman__regs__t.html#a72fe65686075e717719020e6a0598e32">spis_req</a></td></tr>
<tr class="memdesc:a72fe65686075e717719020e6a0598e32"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Slave I/O Mode Request. <br /></td></tr>
<tr class="separator:a72fe65686075e717719020e6a0598e32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6d6118c09f1aa1e713d267bc86d731e"><td class="memItemLeft" align="right" valign="top"><a id="af6d6118c09f1aa1e713d267bc86d731e"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__ioman__regs__t.html#af6d6118c09f1aa1e713d267bc86d731e">spis_ack</a></td></tr>
<tr class="memdesc:af6d6118c09f1aa1e713d267bc86d731e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Slave I/O Mode Acknowledge. <br /></td></tr>
<tr class="separator:af6d6118c09f1aa1e713d267bc86d731e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4692115899ba262ffea49fb6c9147681"><td class="memItemLeft" align="right" valign="top"><a id="a4692115899ba262ffea49fb6c9147681"></a>
__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__ioman__regs__t.html#a4692115899ba262ffea49fb6c9147681">rsv0A0</a> [24]</td></tr>
<tr class="memdesc:a4692115899ba262ffea49fb6c9147681"><td class="mdescLeft">&#160;</td><td class="mdescRight">RESERVED: DO NOT MODIFY. <br /></td></tr>
<tr class="separator:a4692115899ba262ffea49fb6c9147681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b9f253d446396e3409137f68971df25"><td class="memItemLeft" align="right" valign="top"><a id="a1b9f253d446396e3409137f68971df25"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__ioman__regs__t.html#a1b9f253d446396e3409137f68971df25">use_vddioh_0</a></td></tr>
<tr class="memdesc:a1b9f253d446396e3409137f68971df25"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable VDDIOH Register 0. <br /></td></tr>
<tr class="separator:a1b9f253d446396e3409137f68971df25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b8b27769bae07128e762d28224ba074"><td class="memItemLeft" align="right" valign="top"><a id="a5b8b27769bae07128e762d28224ba074"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__ioman__regs__t.html#a5b8b27769bae07128e762d28224ba074">use_vddioh_1</a></td></tr>
<tr class="memdesc:a5b8b27769bae07128e762d28224ba074"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable VDDIOH Register 1. <br /></td></tr>
<tr class="separator:a5b8b27769bae07128e762d28224ba074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8961f82fb829a9ad7c976f9ad44a138"><td class="memItemLeft" align="right" valign="top"><a id="ae8961f82fb829a9ad7c976f9ad44a138"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__ioman__regs__t.html#ae8961f82fb829a9ad7c976f9ad44a138">use_vddioh_2</a></td></tr>
<tr class="memdesc:ae8961f82fb829a9ad7c976f9ad44a138"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable VDDIOH Register 2. <br /></td></tr>
<tr class="separator:ae8961f82fb829a9ad7c976f9ad44a138"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c4a3924784273909e8b3247d616b666"><td class="memItemLeft" align="right" valign="top"><a id="a4c4a3924784273909e8b3247d616b666"></a>
__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__ioman__regs__t.html#a4c4a3924784273909e8b3247d616b666">rsv10C</a></td></tr>
<tr class="memdesc:a4c4a3924784273909e8b3247d616b666"><td class="mdescLeft">&#160;</td><td class="mdescRight">RESERVED: DO NOT MODIFY. <br /></td></tr>
<tr class="separator:a4c4a3924784273909e8b3247d616b666"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fa62356423c797917da7e5aa68f151a"><td class="memItemLeft" align="right" valign="top"><a id="a8fa62356423c797917da7e5aa68f151a"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__ioman__regs__t.html#a8fa62356423c797917da7e5aa68f151a">pad_mode</a></td></tr>
<tr class="memdesc:a8fa62356423c797917da7e5aa68f151a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pad Mode Control Register. <br /></td></tr>
<tr class="separator:a8fa62356423c797917da7e5aa68f151a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f46886087aae0379632be6fd6a6612a"><td class="memItemLeft" align="right" valign="top"><a id="a1f46886087aae0379632be6fd6a6612a"></a>
__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__ioman__regs__t.html#a1f46886087aae0379632be6fd6a6612a">rsv114</a> [27]</td></tr>
<tr class="memdesc:a1f46886087aae0379632be6fd6a6612a"><td class="mdescLeft">&#160;</td><td class="mdescRight">RESERVED: DO NOT MODIFY. <br /></td></tr>
<tr class="separator:a1f46886087aae0379632be6fd6a6612a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad0807fe2a38ff8725b3181c4f3a15a1"><td class="memItemLeft" align="right" valign="top"><a id="aad0807fe2a38ff8725b3181c4f3a15a1"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__ioman__regs__t.html#aad0807fe2a38ff8725b3181c4f3a15a1">wud_req2</a></td></tr>
<tr class="memdesc:aad0807fe2a38ff8725b3181c4f3a15a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wakeup Detect Mode Request Register 2 (Port 8) <br /></td></tr>
<tr class="separator:aad0807fe2a38ff8725b3181c4f3a15a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab565cf7aac9bbf983244244b1adf2586"><td class="memItemLeft" align="right" valign="top"><a id="ab565cf7aac9bbf983244244b1adf2586"></a>
__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__ioman__regs__t.html#ab565cf7aac9bbf983244244b1adf2586">rsv184</a></td></tr>
<tr class="memdesc:ab565cf7aac9bbf983244244b1adf2586"><td class="mdescLeft">&#160;</td><td class="mdescRight">RESERVED: DO NOT MODIFY. <br /></td></tr>
<tr class="separator:ab565cf7aac9bbf983244244b1adf2586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93b60345a4e0dfcc2ee1372a6d8bd023"><td class="memItemLeft" align="right" valign="top"><a id="a93b60345a4e0dfcc2ee1372a6d8bd023"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__ioman__regs__t.html#a93b60345a4e0dfcc2ee1372a6d8bd023">wud_ack2</a></td></tr>
<tr class="memdesc:a93b60345a4e0dfcc2ee1372a6d8bd023"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wakeup Detect Mode Acknowledge Register 2 (Port 8) <br /></td></tr>
<tr class="separator:a93b60345a4e0dfcc2ee1372a6d8bd023"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55a3e3563b3484785ceb8ee248372e84"><td class="memItemLeft" align="right" valign="top"><a id="a55a3e3563b3484785ceb8ee248372e84"></a>
__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__ioman__regs__t.html#a55a3e3563b3484785ceb8ee248372e84">rsv18C</a></td></tr>
<tr class="memdesc:a55a3e3563b3484785ceb8ee248372e84"><td class="mdescLeft">&#160;</td><td class="mdescRight">RESERVED: DO NOT MODIFY. <br /></td></tr>
<tr class="separator:a55a3e3563b3484785ceb8ee248372e84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62b3b232f0ada147049f5907c7a14f98"><td class="memItemLeft" align="right" valign="top"><a id="a62b3b232f0ada147049f5907c7a14f98"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__ioman__regs__t.html#a62b3b232f0ada147049f5907c7a14f98">ali_req2</a></td></tr>
<tr class="memdesc:a62b3b232f0ada147049f5907c7a14f98"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog Input Request Register 2 (Port 8) <br /></td></tr>
<tr class="separator:a62b3b232f0ada147049f5907c7a14f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a067c77642a1ed5bb5117db2a9df7f464"><td class="memItemLeft" align="right" valign="top"><a id="a067c77642a1ed5bb5117db2a9df7f464"></a>
__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__ioman__regs__t.html#a067c77642a1ed5bb5117db2a9df7f464">rsv194</a></td></tr>
<tr class="memdesc:a067c77642a1ed5bb5117db2a9df7f464"><td class="mdescLeft">&#160;</td><td class="mdescRight">RESERVED: DO NOT MODIFY. <br /></td></tr>
<tr class="separator:a067c77642a1ed5bb5117db2a9df7f464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acab0e96fefc2b60611ec65bf98b065ae"><td class="memItemLeft" align="right" valign="top"><a id="acab0e96fefc2b60611ec65bf98b065ae"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__ioman__regs__t.html#acab0e96fefc2b60611ec65bf98b065ae">ali_ack2</a></td></tr>
<tr class="memdesc:acab0e96fefc2b60611ec65bf98b065ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog Input Acknowledge Register 2 (Port 8) <br /></td></tr>
<tr class="separator:acab0e96fefc2b60611ec65bf98b065ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62c57df737a56a279516918e5ff4a431"><td class="memItemLeft" align="right" valign="top"><a id="a62c57df737a56a279516918e5ff4a431"></a>
__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__ioman__regs__t.html#a62c57df737a56a279516918e5ff4a431">rsv19C</a></td></tr>
<tr class="memdesc:a62c57df737a56a279516918e5ff4a431"><td class="mdescLeft">&#160;</td><td class="mdescRight">RESERVED: DO NOT MODIFY. <br /></td></tr>
<tr class="separator:a62c57df737a56a279516918e5ff4a431"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1aa0eff085fc05b4effb240ad6474df9"><td class="memItemLeft" align="right" valign="top"><a id="a1aa0eff085fc05b4effb240ad6474df9"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__ioman__regs__t.html#a1aa0eff085fc05b4effb240ad6474df9">ali_connect2</a></td></tr>
<tr class="memdesc:a1aa0eff085fc05b4effb240ad6474df9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog I/O Connection Control Register 2. <br /></td></tr>
<tr class="separator:a1aa0eff085fc05b4effb240ad6474df9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>The table below shows the IOMAN Regsiter Offsets from the Base IOMAN Peripheral Address <a class="el" href="group__ioman__registers.html#gaacf1879a7df4a0590286b6f78ffd615b" title="Base Peripheral Address for IOMAN. ">MXC_BASE_IOMAN</a>. </p>
</div><hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="ioman__regs_8h_source.html">ioman_regs.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="structmxc__ioman__regs__t.html">mxc_ioman_regs_t</a></li>
    <li class="footer">
    <a href="http://www.maximintegrated.com/index.html">
    <img class="footer" align="middle" src="MI_Logo_Small_Footer_RGB_150dpi.png" alt="Maxim Integrated"/></a> 2.6 </li>
  </ul>
</div>
</body>
</html>
