
FunctionGeneratorCortexM4_SW_V1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000eb60  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001150  0800ed40  0800ed40  0001ed40  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fe90  0800fe90  00021dd4  2**0
                  CONTENTS
  4 .ARM          00000000  0800fe90  0800fe90  00021dd4  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800fe90  0800fe90  00021dd4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800fe90  0800fe90  0001fe90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800fe94  0800fe94  0001fe94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00001dd4  20000000  0800fe98  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000088c  20001dd4  08011c6c  00021dd4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002660  08011c6c  00022660  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00021dd4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002f62e  00000000  00000000  00021e04  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00005e65  00000000  00000000  00051432  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001f08  00000000  00000000  00057298  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001bb0  00000000  00000000  000591a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00030c3a  00000000  00000000  0005ad50  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00022c01  00000000  00000000  0008b98a  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    001251ce  00000000  00000000  000ae58b  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001d3759  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008a9c  00000000  00000000  001d37d4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20001dd4 	.word	0x20001dd4
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800ed28 	.word	0x0800ed28

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20001dd8 	.word	0x20001dd8
 800021c:	0800ed28 	.word	0x0800ed28

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800040e:	f1a4 0401 	sub.w	r4, r4, #1
 8000412:	d1e9      	bne.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <DM_Init>:
 *	@param None
 *	@retval None
 *
 */
void DM_Init()
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	af00      	add	r7, sp, #0
	  ILI9341_Init();
 8000bfc:	f00a fe48 	bl	800b890 <ILI9341_Init>
	  ILI9341_Set_Rotation(SCREEN_HORIZONTAL_2);
 8000c00:	2003      	movs	r0, #3
 8000c02:	f00b fa35 	bl	800c070 <ILI9341_Set_Rotation>
	  ILI9341_Fill_Screen(WHITE);
 8000c06:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8000c0a:	f00b f849 	bl	800bca0 <ILI9341_Fill_Screen>

}
 8000c0e:	bf00      	nop
 8000c10:	bd80      	pop	{r7, pc}
	...

08000c14 <DM_PostInit>:
 *	@param None
 *	@retval None
 *
 */
void DM_PostInit()
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b082      	sub	sp, #8
 8000c18:	af02      	add	r7, sp, #8

	  ILI9341_Draw_Text("Initialising", 10, 10, BLACK, 1, WHITE);
 8000c1a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000c1e:	9301      	str	r3, [sp, #4]
 8000c20:	2301      	movs	r3, #1
 8000c22:	9300      	str	r3, [sp, #0]
 8000c24:	2300      	movs	r3, #0
 8000c26:	220a      	movs	r2, #10
 8000c28:	210a      	movs	r1, #10
 8000c2a:	4807      	ldr	r0, [pc, #28]	; (8000c48 <DM_PostInit+0x34>)
 8000c2c:	f00a fdde 	bl	800b7ec <ILI9341_Draw_Text>
	  HAL_Delay(500);
 8000c30:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000c34:	f005 fb66 	bl	8006304 <HAL_Delay>

	  DM_RefreshBackgroundLayout();
 8000c38:	f000 fc5c 	bl	80014f4 <DM_RefreshBackgroundLayout>
	  printf("Init Completed\n");
 8000c3c:	4803      	ldr	r0, [pc, #12]	; (8000c4c <DM_PostInit+0x38>)
 8000c3e:	f00c f919 	bl	800ce74 <puts>
}
 8000c42:	bf00      	nop
 8000c44:	46bd      	mov	sp, r7
 8000c46:	bd80      	pop	{r7, pc}
 8000c48:	0800ed40 	.word	0x0800ed40
 8000c4c:	0800ed50 	.word	0x0800ed50

08000c50 <_DisplayFormattedOutput>:
 *	@param None
 *	@retval None
 *
 */
void _DisplayFormattedOutput()
{
 8000c50:	b590      	push	{r4, r7, lr}
 8000c52:	b099      	sub	sp, #100	; 0x64
 8000c54:	af02      	add	r7, sp, #8
	char out_hertz[13] = "";
 8000c56:	2300      	movs	r3, #0
 8000c58:	633b      	str	r3, [r7, #48]	; 0x30
 8000c5a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000c5e:	2200      	movs	r2, #0
 8000c60:	601a      	str	r2, [r3, #0]
 8000c62:	605a      	str	r2, [r3, #4]
 8000c64:	721a      	strb	r2, [r3, #8]
	uint8_t out_hertz_x = 70;
 8000c66:	2346      	movs	r3, #70	; 0x46
 8000c68:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
	uint8_t out_hertz_y = 40;
 8000c6c:	2328      	movs	r3, #40	; 0x28
 8000c6e:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52

	char out_vpp[16] = "";
 8000c72:	2300      	movs	r3, #0
 8000c74:	623b      	str	r3, [r7, #32]
 8000c76:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	601a      	str	r2, [r3, #0]
 8000c7e:	605a      	str	r2, [r3, #4]
 8000c80:	609a      	str	r2, [r3, #8]
	uint8_t out_vpp_x = 70;
 8000c82:	2346      	movs	r3, #70	; 0x46
 8000c84:	f887 3051 	strb.w	r3, [r7, #81]	; 0x51
	uint8_t out_vpp_y = 70;
 8000c88:	2346      	movs	r3, #70	; 0x46
 8000c8a:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50

	char out_decibels[11] = "";
 8000c8e:	2300      	movs	r3, #0
 8000c90:	617b      	str	r3, [r7, #20]
 8000c92:	f107 0318 	add.w	r3, r7, #24
 8000c96:	2200      	movs	r2, #0
 8000c98:	601a      	str	r2, [r3, #0]
 8000c9a:	f8c3 2003 	str.w	r2, [r3, #3]
	uint8_t out_decibels_x = 70;
 8000c9e:	2346      	movs	r3, #70	; 0x46
 8000ca0:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	uint8_t out_decibels_y = 100;
 8000ca4:	2364      	movs	r3, #100	; 0x64
 8000ca6:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e


	float volts_per_thou = 0.00075;
 8000caa:	4b64      	ldr	r3, [pc, #400]	; (8000e3c <_DisplayFormattedOutput+0x1ec>)
 8000cac:	64bb      	str	r3, [r7, #72]	; 0x48
	char out_dcvolts[10] = "";
 8000cae:	2300      	movs	r3, #0
 8000cb0:	60bb      	str	r3, [r7, #8]
 8000cb2:	f107 030c 	add.w	r3, r7, #12
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	601a      	str	r2, [r3, #0]
 8000cba:	809a      	strh	r2, [r3, #4]
	uint8_t out_dcvolts_x = 70;
 8000cbc:	2346      	movs	r3, #70	; 0x46
 8000cbe:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	uint8_t out_dcvolts_y = 130;
 8000cc2:	2382      	movs	r3, #130	; 0x82
 8000cc4:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46

	// display output in hertz
	snprintf(out_hertz, sizeof(out_hertz), "%4.2f Hz", SM_GetOutputInHertz());
 8000cc8:	f002 ff9c 	bl	8003c04 <SM_GetOutputInHertz>
 8000ccc:	ee10 3a10 	vmov	r3, s0
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	f7ff fc61 	bl	8000598 <__aeabi_f2d>
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	460c      	mov	r4, r1
 8000cda:	f107 0030 	add.w	r0, r7, #48	; 0x30
 8000cde:	e9cd 3400 	strd	r3, r4, [sp]
 8000ce2:	4a57      	ldr	r2, [pc, #348]	; (8000e40 <_DisplayFormattedOutput+0x1f0>)
 8000ce4:	210d      	movs	r1, #13
 8000ce6:	f00c f8cd 	bl	800ce84 <sniprintf>
	ILI9341_Draw_Text(out_hertz, out_hertz_x, out_hertz_y, BLACK, 3, WHITE);
 8000cea:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8000cee:	b299      	uxth	r1, r3
 8000cf0:	f897 3052 	ldrb.w	r3, [r7, #82]	; 0x52
 8000cf4:	b29a      	uxth	r2, r3
 8000cf6:	f107 0030 	add.w	r0, r7, #48	; 0x30
 8000cfa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000cfe:	9301      	str	r3, [sp, #4]
 8000d00:	2303      	movs	r3, #3
 8000d02:	9300      	str	r3, [sp, #0]
 8000d04:	2300      	movs	r3, #0
 8000d06:	f00a fd71 	bl	800b7ec <ILI9341_Draw_Text>

	// display output in volts peak-to-peak and decibels
	VppEncoderPreset_t *pVppPresetTmp =  VPP_GetVppPresetObject();
 8000d0a:	f003 fcb5 	bl	8004678 <VPP_GetVppPresetObject>
 8000d0e:	6438      	str	r0, [r7, #64]	; 0x40
	if(pVppPresetTmp)
 8000d10:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d016      	beq.n	8000d44 <_DisplayFormattedOutput+0xf4>
	{
		snprintf(out_vpp, sizeof(out_vpp), "%2.2f Vpp", pVppPresetTmp->Vpp_target);
 8000d16:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000d18:	685b      	ldr	r3, [r3, #4]
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	f7ff fc3c 	bl	8000598 <__aeabi_f2d>
 8000d20:	4603      	mov	r3, r0
 8000d22:	460c      	mov	r4, r1
 8000d24:	f107 0020 	add.w	r0, r7, #32
 8000d28:	e9cd 3400 	strd	r3, r4, [sp]
 8000d2c:	4a45      	ldr	r2, [pc, #276]	; (8000e44 <_DisplayFormattedOutput+0x1f4>)
 8000d2e:	2110      	movs	r1, #16
 8000d30:	f00c f8a8 	bl	800ce84 <sniprintf>
		snprintf(out_decibels, sizeof(out_decibels), "%s", pVppPresetTmp->gain_decibels);
 8000d34:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000d36:	68db      	ldr	r3, [r3, #12]
 8000d38:	f107 0014 	add.w	r0, r7, #20
 8000d3c:	4a42      	ldr	r2, [pc, #264]	; (8000e48 <_DisplayFormattedOutput+0x1f8>)
 8000d3e:	210b      	movs	r1, #11
 8000d40:	f00c f8a0 	bl	800ce84 <sniprintf>
	}
	ILI9341_Draw_Text(out_vpp, out_vpp_x, out_vpp_y, BLACK, 3, WHITE);
 8000d44:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 8000d48:	b299      	uxth	r1, r3
 8000d4a:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8000d4e:	b29a      	uxth	r2, r3
 8000d50:	f107 0020 	add.w	r0, r7, #32
 8000d54:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000d58:	9301      	str	r3, [sp, #4]
 8000d5a:	2303      	movs	r3, #3
 8000d5c:	9300      	str	r3, [sp, #0]
 8000d5e:	2300      	movs	r3, #0
 8000d60:	f00a fd44 	bl	800b7ec <ILI9341_Draw_Text>
	ILI9341_Draw_Text(out_decibels, out_decibels_x, out_decibels_y, BLACK, 3, WHITE);
 8000d64:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8000d68:	b299      	uxth	r1, r3
 8000d6a:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 8000d6e:	b29a      	uxth	r2, r3
 8000d70:	f107 0014 	add.w	r0, r7, #20
 8000d74:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000d78:	9301      	str	r3, [sp, #4]
 8000d7a:	2303      	movs	r3, #3
 8000d7c:	9300      	str	r3, [sp, #0]
 8000d7e:	2300      	movs	r3, #0
 8000d80:	f00a fd34 	bl	800b7ec <ILI9341_Draw_Text>



	// display output bias in +/- Volts
	float dc_volts;
	(BO_GetOutputBias() == 0) ? (dc_volts = 0) : (dc_volts = volts_per_thou * (float)BO_GetOutputBias());
 8000d84:	f002 faee 	bl	8003364 <BO_GetOutputBias>
 8000d88:	4603      	mov	r3, r0
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d103      	bne.n	8000d96 <_DisplayFormattedOutput+0x146>
 8000d8e:	f04f 0300 	mov.w	r3, #0
 8000d92:	657b      	str	r3, [r7, #84]	; 0x54
 8000d94:	e00b      	b.n	8000dae <_DisplayFormattedOutput+0x15e>
 8000d96:	f002 fae5 	bl	8003364 <BO_GetOutputBias>
 8000d9a:	ee07 0a90 	vmov	s15, r0
 8000d9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000da2:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8000da6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000daa:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54

	snprintf(out_dcvolts, sizeof(out_dcvolts), "%1.4f v", dc_volts);
 8000dae:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8000db0:	f7ff fbf2 	bl	8000598 <__aeabi_f2d>
 8000db4:	4603      	mov	r3, r0
 8000db6:	460c      	mov	r4, r1
 8000db8:	f107 0008 	add.w	r0, r7, #8
 8000dbc:	e9cd 3400 	strd	r3, r4, [sp]
 8000dc0:	4a22      	ldr	r2, [pc, #136]	; (8000e4c <_DisplayFormattedOutput+0x1fc>)
 8000dc2:	210a      	movs	r1, #10
 8000dc4:	f00c f85e 	bl	800ce84 <sniprintf>
	if(BO_GetBiasPolarity())
 8000dc8:	f002 fa6c 	bl	80032a4 <BO_GetBiasPolarity>
 8000dcc:	4603      	mov	r3, r0
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d018      	beq.n	8000e04 <_DisplayFormattedOutput+0x1b4>
	{
		char symbol[2] = "+\0";
 8000dd2:	4b1f      	ldr	r3, [pc, #124]	; (8000e50 <_DisplayFormattedOutput+0x200>)
 8000dd4:	881b      	ldrh	r3, [r3, #0]
 8000dd6:	80bb      	strh	r3, [r7, #4]
		ILI9341_Draw_Text(strcat(symbol, out_dcvolts), out_dcvolts_x, out_dcvolts_y, BLACK, 3, WHITE);
 8000dd8:	f107 0208 	add.w	r2, r7, #8
 8000ddc:	1d3b      	adds	r3, r7, #4
 8000dde:	4611      	mov	r1, r2
 8000de0:	4618      	mov	r0, r3
 8000de2:	f00c f883 	bl	800ceec <strcat>
 8000de6:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8000dea:	b299      	uxth	r1, r3
 8000dec:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8000df0:	b29a      	uxth	r2, r3
 8000df2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000df6:	9301      	str	r3, [sp, #4]
 8000df8:	2303      	movs	r3, #3
 8000dfa:	9300      	str	r3, [sp, #0]
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	f00a fcf5 	bl	800b7ec <ILI9341_Draw_Text>
	{
		char symbol[2] = "-\0";
		ILI9341_Draw_Text(strcat(symbol, out_dcvolts), out_dcvolts_x, out_dcvolts_y, BLACK, 3, WHITE);
	}

}
 8000e02:	e017      	b.n	8000e34 <_DisplayFormattedOutput+0x1e4>
		char symbol[2] = "-\0";
 8000e04:	4b13      	ldr	r3, [pc, #76]	; (8000e54 <_DisplayFormattedOutput+0x204>)
 8000e06:	881b      	ldrh	r3, [r3, #0]
 8000e08:	803b      	strh	r3, [r7, #0]
		ILI9341_Draw_Text(strcat(symbol, out_dcvolts), out_dcvolts_x, out_dcvolts_y, BLACK, 3, WHITE);
 8000e0a:	f107 0208 	add.w	r2, r7, #8
 8000e0e:	463b      	mov	r3, r7
 8000e10:	4611      	mov	r1, r2
 8000e12:	4618      	mov	r0, r3
 8000e14:	f00c f86a 	bl	800ceec <strcat>
 8000e18:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8000e1c:	b299      	uxth	r1, r3
 8000e1e:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8000e22:	b29a      	uxth	r2, r3
 8000e24:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000e28:	9301      	str	r3, [sp, #4]
 8000e2a:	2303      	movs	r3, #3
 8000e2c:	9300      	str	r3, [sp, #0]
 8000e2e:	2300      	movs	r3, #0
 8000e30:	f00a fcdc 	bl	800b7ec <ILI9341_Draw_Text>
}
 8000e34:	bf00      	nop
 8000e36:	375c      	adds	r7, #92	; 0x5c
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	bd90      	pop	{r4, r7, pc}
 8000e3c:	3a449ba6 	.word	0x3a449ba6
 8000e40:	0800ed60 	.word	0x0800ed60
 8000e44:	0800ed6c 	.word	0x0800ed6c
 8000e48:	0800ed78 	.word	0x0800ed78
 8000e4c:	0800ed7c 	.word	0x0800ed7c
 8000e50:	0800ed84 	.word	0x0800ed84
 8000e54:	0800ed88 	.word	0x0800ed88

08000e58 <DM_UpdateDisplay>:
 *	@param None
 *	@retval None
 *
 */
void DM_UpdateDisplay()
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b084      	sub	sp, #16
 8000e5c:	af02      	add	r7, sp, #8


	if(eNextFuncMenuStatus)		//  == ENABLE_FUNCMENU
 8000e5e:	4b58      	ldr	r3, [pc, #352]	; (8000fc0 <DM_UpdateDisplay+0x168>)
 8000e60:	781b      	ldrb	r3, [r3, #0]
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d002      	beq.n	8000e6c <DM_UpdateDisplay+0x14>
 		ILI9341_Draw_Text("    ", 10, 210, BLACK, 2, DARKCYAN);
		ILI9341_Draw_Text("    ", 100, 210, BLACK, 2, DARKGREEN);
		ILI9341_Draw_Text("    ", 175, 210, BLACK, 2, YELLOW);
		ILI9341_Draw_Text("    ", 260, 210, BLACK, 2, RED);
*/
		_DrawFuncSelectMenu();
 8000e66:	f000 f8d3 	bl	8001010 <_DrawFuncSelectMenu>
 8000e6a:	e07b      	b.n	8000f64 <DM_UpdateDisplay+0x10c>
	}
	else if(eNextGainMenuStatus)		//  == ENABLE_GAINMENU
 8000e6c:	4b55      	ldr	r3, [pc, #340]	; (8000fc4 <DM_UpdateDisplay+0x16c>)
 8000e6e:	781b      	ldrb	r3, [r3, #0]
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d004      	beq.n	8000e7e <DM_UpdateDisplay+0x26>
		ILI9341_Draw_Text("    ", 10, 210, BLACK, 2, DARKCYAN);
		ILI9341_Draw_Text("    ", 100, 210, BLACK, 2, DARKGREEN);
		ILI9341_Draw_Text("    ", 175, 210, BLACK, 2, YELLOW);
		ILI9341_Draw_Text("    ", 260, 210, BLACK, 2, RED);
*/
		_DisplayFormattedOutput();
 8000e74:	f7ff feec 	bl	8000c50 <_DisplayFormattedOutput>
		_DrawGainSelectMenu();
 8000e78:	f000 fab6 	bl	80013e8 <_DrawGainSelectMenu>
 8000e7c:	e072      	b.n	8000f64 <DM_UpdateDisplay+0x10c>
	}
	else if(eNextVppMenuStatus)		//  == ENABLE_GAINMENU
 8000e7e:	4b52      	ldr	r3, [pc, #328]	; (8000fc8 <DM_UpdateDisplay+0x170>)
 8000e80:	781b      	ldrb	r3, [r3, #0]
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d004      	beq.n	8000e90 <DM_UpdateDisplay+0x38>
		ILI9341_Draw_Text("    ", 10, 210, BLACK, 2, DARKCYAN);
		ILI9341_Draw_Text("    ", 100, 210, BLACK, 2, DARKGREEN);
		ILI9341_Draw_Text("    ", 175, 210, BLACK, 2, YELLOW);
		ILI9341_Draw_Text("    ", 260, 210, BLACK, 2, RED);
*/
		_DisplayFormattedOutput();
 8000e86:	f7ff fee3 	bl	8000c50 <_DisplayFormattedOutput>
		_DrawVppSelectMenu();
 8000e8a:	f000 fac1 	bl	8001410 <_DrawVppSelectMenu>
 8000e8e:	e069      	b.n	8000f64 <DM_UpdateDisplay+0x10c>
	}
	else if(eNextFreqMenuStatus)		//  frequency menu enabled
 8000e90:	4b4e      	ldr	r3, [pc, #312]	; (8000fcc <DM_UpdateDisplay+0x174>)
 8000e92:	781b      	ldrb	r3, [r3, #0]
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d02b      	beq.n	8000ef0 <DM_UpdateDisplay+0x98>
	{

		ILI9341_Draw_Text("FREQUENCY MENU", 	30, 10, WHITE, 3, BLACK);
 8000e98:	2300      	movs	r3, #0
 8000e9a:	9301      	str	r3, [sp, #4]
 8000e9c:	2303      	movs	r3, #3
 8000e9e:	9300      	str	r3, [sp, #0]
 8000ea0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000ea4:	220a      	movs	r2, #10
 8000ea6:	211e      	movs	r1, #30
 8000ea8:	4849      	ldr	r0, [pc, #292]	; (8000fd0 <DM_UpdateDisplay+0x178>)
 8000eaa:	f00a fc9f 	bl	800b7ec <ILI9341_Draw_Text>
		ILI9341_Draw_Text("1Hz", 24, 210, BLACK, 2, DARKCYAN);
		ILI9341_Draw_Text("100Hz", 93, 210, BLACK, 2, DARKGREEN);
		ILI9341_Draw_Text("1KHz", 175, 210, BLACK, 2, YELLOW);
		ILI9341_Draw_Text("100KHz", 247, 210, BLACK, 2, RED);
*/
		switch(eNextFreqMenuStatus)
 8000eae:	4b47      	ldr	r3, [pc, #284]	; (8000fcc <DM_UpdateDisplay+0x174>)
 8000eb0:	781b      	ldrb	r3, [r3, #0]
 8000eb2:	3b01      	subs	r3, #1
 8000eb4:	2b03      	cmp	r3, #3
 8000eb6:	d854      	bhi.n	8000f62 <DM_UpdateDisplay+0x10a>
 8000eb8:	a201      	add	r2, pc, #4	; (adr r2, 8000ec0 <DM_UpdateDisplay+0x68>)
 8000eba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ebe:	bf00      	nop
 8000ec0:	08000ed1 	.word	0x08000ed1
 8000ec4:	08000edb 	.word	0x08000edb
 8000ec8:	08000ee1 	.word	0x08000ee1
 8000ecc:	08000eeb 	.word	0x08000eeb
		{
			case ENABLE_FREQ_MAIN_MENU:

				_DisplayFormattedOutput();
 8000ed0:	f7ff febe 	bl	8000c50 <_DisplayFormattedOutput>

				FreqMenu_DrawFreqMainMenu();
 8000ed4:	f000 fbd6 	bl	8001684 <FreqMenu_DrawFreqMainMenu>

				break;
 8000ed8:	e044      	b.n	8000f64 <DM_UpdateDisplay+0x10c>

			case ENABLE_FREQ_PRESET_MENU:
				FreqMenu_DrawFreqPresetMenu();
 8000eda:	f000 fc0d 	bl	80016f8 <FreqMenu_DrawFreqPresetMenu>
				break;
 8000ede:	e041      	b.n	8000f64 <DM_UpdateDisplay+0x10c>

			case ENABLE_FREQ_ADJUST_MENU:

				_DisplayFormattedOutput();
 8000ee0:	f7ff feb6 	bl	8000c50 <_DisplayFormattedOutput>

				FreqMenu_DrawFreqAdjustMenu();
 8000ee4:	f001 fe8e 	bl	8002c04 <FreqMenu_DrawFreqAdjustMenu>

				break;
 8000ee8:	e03c      	b.n	8000f64 <DM_UpdateDisplay+0x10c>

			case ENABLE_FREQ_SWEEP_MENU:
				FreqMenu_DrawFreqSweepMenu();
 8000eea:	f001 febb 	bl	8002c64 <FreqMenu_DrawFreqSweepMenu>
				break;
 8000eee:	e039      	b.n	8000f64 <DM_UpdateDisplay+0x10c>
			default:
				break;
		}

	}
	else if(eNextBiasMenuStatus)		//  == ENABLE_BIASMENU
 8000ef0:	4b38      	ldr	r3, [pc, #224]	; (8000fd4 <DM_UpdateDisplay+0x17c>)
 8000ef2:	781b      	ldrb	r3, [r3, #0]
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d004      	beq.n	8000f02 <DM_UpdateDisplay+0xaa>
		ILI9341_Draw_Text("    ", 10, 210, BLACK, 2, DARKCYAN);
		ILI9341_Draw_Text("    ", 100, 210, BLACK, 2, DARKGREEN);
		ILI9341_Draw_Text("    ", 175, 210, BLACK, 2, YELLOW);
		ILI9341_Draw_Text("    ", 260, 210, BLACK, 2, RED);
*/
		_DisplayFormattedOutput();
 8000ef8:	f7ff feaa 	bl	8000c50 <_DisplayFormattedOutput>
		_DrawBiasSelectMenu();
 8000efc:	f000 fabc 	bl	8001478 <_DrawBiasSelectMenu>
 8000f00:	e030      	b.n	8000f64 <DM_UpdateDisplay+0x10c>
	}
	else
	{
		_DisplayFormattedOutput();
 8000f02:	f7ff fea5 	bl	8000c50 <_DisplayFormattedOutput>

		ILI9341_Draw_Text("FUNC", 10, 210, BLACK, 2, DARKCYAN);
 8000f06:	f240 33ef 	movw	r3, #1007	; 0x3ef
 8000f0a:	9301      	str	r3, [sp, #4]
 8000f0c:	2302      	movs	r3, #2
 8000f0e:	9300      	str	r3, [sp, #0]
 8000f10:	2300      	movs	r3, #0
 8000f12:	22d2      	movs	r2, #210	; 0xd2
 8000f14:	210a      	movs	r1, #10
 8000f16:	4830      	ldr	r0, [pc, #192]	; (8000fd8 <DM_UpdateDisplay+0x180>)
 8000f18:	f00a fc68 	bl	800b7ec <ILI9341_Draw_Text>
		ILI9341_Draw_Text("FREQ", 100, 210, BLACK, 2, DARKGREEN);
 8000f1c:	f44f 7378 	mov.w	r3, #992	; 0x3e0
 8000f20:	9301      	str	r3, [sp, #4]
 8000f22:	2302      	movs	r3, #2
 8000f24:	9300      	str	r3, [sp, #0]
 8000f26:	2300      	movs	r3, #0
 8000f28:	22d2      	movs	r2, #210	; 0xd2
 8000f2a:	2164      	movs	r1, #100	; 0x64
 8000f2c:	482b      	ldr	r0, [pc, #172]	; (8000fdc <DM_UpdateDisplay+0x184>)
 8000f2e:	f00a fc5d 	bl	800b7ec <ILI9341_Draw_Text>
		ILI9341_Draw_Text("GAIN", 175, 210, BLACK, 2, YELLOW);
 8000f32:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8000f36:	9301      	str	r3, [sp, #4]
 8000f38:	2302      	movs	r3, #2
 8000f3a:	9300      	str	r3, [sp, #0]
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	22d2      	movs	r2, #210	; 0xd2
 8000f40:	21af      	movs	r1, #175	; 0xaf
 8000f42:	4827      	ldr	r0, [pc, #156]	; (8000fe0 <DM_UpdateDisplay+0x188>)
 8000f44:	f00a fc52 	bl	800b7ec <ILI9341_Draw_Text>
		ILI9341_Draw_Text("BIAS", 260, 210, BLACK, 2, RED);
 8000f48:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8000f4c:	9301      	str	r3, [sp, #4]
 8000f4e:	2302      	movs	r3, #2
 8000f50:	9300      	str	r3, [sp, #0]
 8000f52:	2300      	movs	r3, #0
 8000f54:	22d2      	movs	r2, #210	; 0xd2
 8000f56:	f44f 7182 	mov.w	r1, #260	; 0x104
 8000f5a:	4822      	ldr	r0, [pc, #136]	; (8000fe4 <DM_UpdateDisplay+0x18c>)
 8000f5c:	f00a fc46 	bl	800b7ec <ILI9341_Draw_Text>
 8000f60:	e000      	b.n	8000f64 <DM_UpdateDisplay+0x10c>
				break;
 8000f62:	bf00      	nop
	}

#ifdef ENCODER_DEBUG
	char encoder_value[5] = "";
 8000f64:	2300      	movs	r3, #0
 8000f66:	603b      	str	r3, [r7, #0]
 8000f68:	2300      	movs	r3, #0
 8000f6a:	713b      	strb	r3, [r7, #4]
	//snprintf(tim1tmp, sizeof(tim1tmp), "%lu", ENCODER_TIMER->CNT);
	if(DM_AddDigitPadding(ENCODER_TIMER->CNT, encoder_value, sizeof(encoder_value)) == 0)
 8000f6c:	4b1e      	ldr	r3, [pc, #120]	; (8000fe8 <DM_UpdateDisplay+0x190>)
 8000f6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f70:	b29b      	uxth	r3, r3
 8000f72:	4639      	mov	r1, r7
 8000f74:	2205      	movs	r2, #5
 8000f76:	4618      	mov	r0, r3
 8000f78:	f000 fafe 	bl	8001578 <DM_AddDigitPadding>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d10b      	bne.n	8000f9a <DM_UpdateDisplay+0x142>
		ILI9341_Draw_Text(encoder_value, 280, 190, BLACK, 1, RED);
 8000f82:	4638      	mov	r0, r7
 8000f84:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8000f88:	9301      	str	r3, [sp, #4]
 8000f8a:	2301      	movs	r3, #1
 8000f8c:	9300      	str	r3, [sp, #0]
 8000f8e:	2300      	movs	r3, #0
 8000f90:	22be      	movs	r2, #190	; 0xbe
 8000f92:	f44f 718c 	mov.w	r1, #280	; 0x118
 8000f96:	f00a fc29 	bl	800b7ec <ILI9341_Draw_Text>
#endif //ENCODER_DEBUG

	if(*ErrorDebugMsg)
 8000f9a:	4b14      	ldr	r3, [pc, #80]	; (8000fec <DM_UpdateDisplay+0x194>)
 8000f9c:	781b      	ldrb	r3, [r3, #0]
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d00a      	beq.n	8000fb8 <DM_UpdateDisplay+0x160>
		ILI9341_Draw_Text(ErrorDebugMsg, 10, 190, BLACK, 1, RED);
 8000fa2:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8000fa6:	9301      	str	r3, [sp, #4]
 8000fa8:	2301      	movs	r3, #1
 8000faa:	9300      	str	r3, [sp, #0]
 8000fac:	2300      	movs	r3, #0
 8000fae:	22be      	movs	r2, #190	; 0xbe
 8000fb0:	210a      	movs	r1, #10
 8000fb2:	480e      	ldr	r0, [pc, #56]	; (8000fec <DM_UpdateDisplay+0x194>)
 8000fb4:	f00a fc1a 	bl	800b7ec <ILI9341_Draw_Text>

}
 8000fb8:	bf00      	nop
 8000fba:	3708      	adds	r7, #8
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bd80      	pop	{r7, pc}
 8000fc0:	20001df0 	.word	0x20001df0
 8000fc4:	20001df1 	.word	0x20001df1
 8000fc8:	20001df2 	.word	0x20001df2
 8000fcc:	20001df3 	.word	0x20001df3
 8000fd0:	0800ed8c 	.word	0x0800ed8c
 8000fd4:	20001df4 	.word	0x20001df4
 8000fd8:	0800ed9c 	.word	0x0800ed9c
 8000fdc:	0800eda4 	.word	0x0800eda4
 8000fe0:	0800edac 	.word	0x0800edac
 8000fe4:	0800edb4 	.word	0x0800edb4
 8000fe8:	40012c00 	.word	0x40012c00
 8000fec:	20001df8 	.word	0x20001df8

08000ff0 <DM_ShowFuncSelectMenu>:
 *	@param None
 *	@retval None
 *
 */
void DM_ShowFuncSelectMenu(eFuncMenu_Status pValue)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	b083      	sub	sp, #12
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	71fb      	strb	r3, [r7, #7]
	eNextFuncMenuStatus = pValue;
 8000ffa:	4a04      	ldr	r2, [pc, #16]	; (800100c <DM_ShowFuncSelectMenu+0x1c>)
 8000ffc:	79fb      	ldrb	r3, [r7, #7]
 8000ffe:	7013      	strb	r3, [r2, #0]
}
 8001000:	bf00      	nop
 8001002:	370c      	adds	r7, #12
 8001004:	46bd      	mov	sp, r7
 8001006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100a:	4770      	bx	lr
 800100c:	20001df0 	.word	0x20001df0

08001010 <_DrawFuncSelectMenu>:
 *	@param None
 *	@retval None
 *
 */
void _DrawFuncSelectMenu()
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b084      	sub	sp, #16
 8001014:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("SELECT FUNCTION", 	10, 10, WHITE, 3, BLACK);
 8001016:	2300      	movs	r3, #0
 8001018:	9301      	str	r3, [sp, #4]
 800101a:	2303      	movs	r3, #3
 800101c:	9300      	str	r3, [sp, #0]
 800101e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001022:	220a      	movs	r2, #10
 8001024:	210a      	movs	r1, #10
 8001026:	48b7      	ldr	r0, [pc, #732]	; (8001304 <_DrawFuncSelectMenu+0x2f4>)
 8001028:	f00a fbe0 	bl	800b7ec <ILI9341_Draw_Text>

	Func_Preset_Encoder_Pos_t *pFuncPresetTmp = FuncO_GetFPresetObject();
 800102c:	f002 fce8 	bl	8003a00 <FuncO_GetFPresetObject>
 8001030:	6078      	str	r0, [r7, #4]
	if(pFuncPresetTmp)
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	2b00      	cmp	r3, #0
 8001036:	f000 81b6 	beq.w	80013a6 <_DrawFuncSelectMenu+0x396>
	{
		switch(pFuncPresetTmp->func)
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	781b      	ldrb	r3, [r3, #0]
 800103e:	2b05      	cmp	r3, #5
 8001040:	f200 81b1 	bhi.w	80013a6 <_DrawFuncSelectMenu+0x396>
 8001044:	a201      	add	r2, pc, #4	; (adr r2, 800104c <_DrawFuncSelectMenu+0x3c>)
 8001046:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800104a:	bf00      	nop
 800104c:	08001065 	.word	0x08001065
 8001050:	080010eb 	.word	0x080010eb
 8001054:	08001171 	.word	0x08001171
 8001058:	080011f7 	.word	0x080011f7
 800105c:	0800127d 	.word	0x0800127d
 8001060:	08001321 	.word	0x08001321
		{
			case SINE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50, WHITE, 2, BLACK);
 8001064:	2300      	movs	r3, #0
 8001066:	9301      	str	r3, [sp, #4]
 8001068:	2302      	movs	r3, #2
 800106a:	9300      	str	r3, [sp, #0]
 800106c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001070:	2232      	movs	r2, #50	; 0x32
 8001072:	210a      	movs	r1, #10
 8001074:	48a4      	ldr	r0, [pc, #656]	; (8001308 <_DrawFuncSelectMenu+0x2f8>)
 8001076:	f00a fbb9 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70, BLACK, 2, WHITE);
 800107a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800107e:	9301      	str	r3, [sp, #4]
 8001080:	2302      	movs	r3, #2
 8001082:	9300      	str	r3, [sp, #0]
 8001084:	2300      	movs	r3, #0
 8001086:	2246      	movs	r2, #70	; 0x46
 8001088:	210a      	movs	r1, #10
 800108a:	48a0      	ldr	r0, [pc, #640]	; (800130c <_DrawFuncSelectMenu+0x2fc>)
 800108c:	f00a fbae 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90, BLACK, 2, WHITE);
 8001090:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001094:	9301      	str	r3, [sp, #4]
 8001096:	2302      	movs	r3, #2
 8001098:	9300      	str	r3, [sp, #0]
 800109a:	2300      	movs	r3, #0
 800109c:	225a      	movs	r2, #90	; 0x5a
 800109e:	210a      	movs	r1, #10
 80010a0:	489b      	ldr	r0, [pc, #620]	; (8001310 <_DrawFuncSelectMenu+0x300>)
 80010a2:	f00a fba3 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, BLACK, 2, WHITE);
 80010a6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80010aa:	9301      	str	r3, [sp, #4]
 80010ac:	2302      	movs	r3, #2
 80010ae:	9300      	str	r3, [sp, #0]
 80010b0:	2300      	movs	r3, #0
 80010b2:	226e      	movs	r2, #110	; 0x6e
 80010b4:	210a      	movs	r1, #10
 80010b6:	4897      	ldr	r0, [pc, #604]	; (8001314 <_DrawFuncSelectMenu+0x304>)
 80010b8:	f00a fb98 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, BLACK, 2, WHITE);
 80010bc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80010c0:	9301      	str	r3, [sp, #4]
 80010c2:	2302      	movs	r3, #2
 80010c4:	9300      	str	r3, [sp, #0]
 80010c6:	2300      	movs	r3, #0
 80010c8:	2282      	movs	r2, #130	; 0x82
 80010ca:	210a      	movs	r1, #10
 80010cc:	4892      	ldr	r0, [pc, #584]	; (8001318 <_DrawFuncSelectMenu+0x308>)
 80010ce:	f00a fb8d 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, BLACK, 2, WHITE);
 80010d2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80010d6:	9301      	str	r3, [sp, #4]
 80010d8:	2302      	movs	r3, #2
 80010da:	9300      	str	r3, [sp, #0]
 80010dc:	2300      	movs	r3, #0
 80010de:	2296      	movs	r2, #150	; 0x96
 80010e0:	210a      	movs	r1, #10
 80010e2:	488e      	ldr	r0, [pc, #568]	; (800131c <_DrawFuncSelectMenu+0x30c>)
 80010e4:	f00a fb82 	bl	800b7ec <ILI9341_Draw_Text>
				break;
 80010e8:	e15d      	b.n	80013a6 <_DrawFuncSelectMenu+0x396>
			case SQUARE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50, BLACK, 2, WHITE);
 80010ea:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80010ee:	9301      	str	r3, [sp, #4]
 80010f0:	2302      	movs	r3, #2
 80010f2:	9300      	str	r3, [sp, #0]
 80010f4:	2300      	movs	r3, #0
 80010f6:	2232      	movs	r2, #50	; 0x32
 80010f8:	210a      	movs	r1, #10
 80010fa:	4883      	ldr	r0, [pc, #524]	; (8001308 <_DrawFuncSelectMenu+0x2f8>)
 80010fc:	f00a fb76 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70, WHITE, 2, BLACK);
 8001100:	2300      	movs	r3, #0
 8001102:	9301      	str	r3, [sp, #4]
 8001104:	2302      	movs	r3, #2
 8001106:	9300      	str	r3, [sp, #0]
 8001108:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800110c:	2246      	movs	r2, #70	; 0x46
 800110e:	210a      	movs	r1, #10
 8001110:	487e      	ldr	r0, [pc, #504]	; (800130c <_DrawFuncSelectMenu+0x2fc>)
 8001112:	f00a fb6b 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90, BLACK, 2, WHITE);
 8001116:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800111a:	9301      	str	r3, [sp, #4]
 800111c:	2302      	movs	r3, #2
 800111e:	9300      	str	r3, [sp, #0]
 8001120:	2300      	movs	r3, #0
 8001122:	225a      	movs	r2, #90	; 0x5a
 8001124:	210a      	movs	r1, #10
 8001126:	487a      	ldr	r0, [pc, #488]	; (8001310 <_DrawFuncSelectMenu+0x300>)
 8001128:	f00a fb60 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, BLACK, 2, WHITE);
 800112c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001130:	9301      	str	r3, [sp, #4]
 8001132:	2302      	movs	r3, #2
 8001134:	9300      	str	r3, [sp, #0]
 8001136:	2300      	movs	r3, #0
 8001138:	226e      	movs	r2, #110	; 0x6e
 800113a:	210a      	movs	r1, #10
 800113c:	4875      	ldr	r0, [pc, #468]	; (8001314 <_DrawFuncSelectMenu+0x304>)
 800113e:	f00a fb55 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, BLACK, 2, WHITE);
 8001142:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001146:	9301      	str	r3, [sp, #4]
 8001148:	2302      	movs	r3, #2
 800114a:	9300      	str	r3, [sp, #0]
 800114c:	2300      	movs	r3, #0
 800114e:	2282      	movs	r2, #130	; 0x82
 8001150:	210a      	movs	r1, #10
 8001152:	4871      	ldr	r0, [pc, #452]	; (8001318 <_DrawFuncSelectMenu+0x308>)
 8001154:	f00a fb4a 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, BLACK, 2, WHITE);
 8001158:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800115c:	9301      	str	r3, [sp, #4]
 800115e:	2302      	movs	r3, #2
 8001160:	9300      	str	r3, [sp, #0]
 8001162:	2300      	movs	r3, #0
 8001164:	2296      	movs	r2, #150	; 0x96
 8001166:	210a      	movs	r1, #10
 8001168:	486c      	ldr	r0, [pc, #432]	; (800131c <_DrawFuncSelectMenu+0x30c>)
 800116a:	f00a fb3f 	bl	800b7ec <ILI9341_Draw_Text>
				break;
 800116e:	e11a      	b.n	80013a6 <_DrawFuncSelectMenu+0x396>
			case SAW_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50, BLACK, 2, WHITE);
 8001170:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001174:	9301      	str	r3, [sp, #4]
 8001176:	2302      	movs	r3, #2
 8001178:	9300      	str	r3, [sp, #0]
 800117a:	2300      	movs	r3, #0
 800117c:	2232      	movs	r2, #50	; 0x32
 800117e:	210a      	movs	r1, #10
 8001180:	4861      	ldr	r0, [pc, #388]	; (8001308 <_DrawFuncSelectMenu+0x2f8>)
 8001182:	f00a fb33 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70, BLACK, 2, WHITE);
 8001186:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800118a:	9301      	str	r3, [sp, #4]
 800118c:	2302      	movs	r3, #2
 800118e:	9300      	str	r3, [sp, #0]
 8001190:	2300      	movs	r3, #0
 8001192:	2246      	movs	r2, #70	; 0x46
 8001194:	210a      	movs	r1, #10
 8001196:	485d      	ldr	r0, [pc, #372]	; (800130c <_DrawFuncSelectMenu+0x2fc>)
 8001198:	f00a fb28 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90, WHITE, 2, BLACK);
 800119c:	2300      	movs	r3, #0
 800119e:	9301      	str	r3, [sp, #4]
 80011a0:	2302      	movs	r3, #2
 80011a2:	9300      	str	r3, [sp, #0]
 80011a4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80011a8:	225a      	movs	r2, #90	; 0x5a
 80011aa:	210a      	movs	r1, #10
 80011ac:	4858      	ldr	r0, [pc, #352]	; (8001310 <_DrawFuncSelectMenu+0x300>)
 80011ae:	f00a fb1d 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, BLACK, 2, WHITE);
 80011b2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80011b6:	9301      	str	r3, [sp, #4]
 80011b8:	2302      	movs	r3, #2
 80011ba:	9300      	str	r3, [sp, #0]
 80011bc:	2300      	movs	r3, #0
 80011be:	226e      	movs	r2, #110	; 0x6e
 80011c0:	210a      	movs	r1, #10
 80011c2:	4854      	ldr	r0, [pc, #336]	; (8001314 <_DrawFuncSelectMenu+0x304>)
 80011c4:	f00a fb12 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, BLACK, 2, WHITE);
 80011c8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80011cc:	9301      	str	r3, [sp, #4]
 80011ce:	2302      	movs	r3, #2
 80011d0:	9300      	str	r3, [sp, #0]
 80011d2:	2300      	movs	r3, #0
 80011d4:	2282      	movs	r2, #130	; 0x82
 80011d6:	210a      	movs	r1, #10
 80011d8:	484f      	ldr	r0, [pc, #316]	; (8001318 <_DrawFuncSelectMenu+0x308>)
 80011da:	f00a fb07 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, BLACK, 2, WHITE);
 80011de:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80011e2:	9301      	str	r3, [sp, #4]
 80011e4:	2302      	movs	r3, #2
 80011e6:	9300      	str	r3, [sp, #0]
 80011e8:	2300      	movs	r3, #0
 80011ea:	2296      	movs	r2, #150	; 0x96
 80011ec:	210a      	movs	r1, #10
 80011ee:	484b      	ldr	r0, [pc, #300]	; (800131c <_DrawFuncSelectMenu+0x30c>)
 80011f0:	f00a fafc 	bl	800b7ec <ILI9341_Draw_Text>
				break;
 80011f4:	e0d7      	b.n	80013a6 <_DrawFuncSelectMenu+0x396>
			case REV_SAW_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50, BLACK, 2, WHITE);
 80011f6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80011fa:	9301      	str	r3, [sp, #4]
 80011fc:	2302      	movs	r3, #2
 80011fe:	9300      	str	r3, [sp, #0]
 8001200:	2300      	movs	r3, #0
 8001202:	2232      	movs	r2, #50	; 0x32
 8001204:	210a      	movs	r1, #10
 8001206:	4840      	ldr	r0, [pc, #256]	; (8001308 <_DrawFuncSelectMenu+0x2f8>)
 8001208:	f00a faf0 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70, BLACK, 2, WHITE);
 800120c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001210:	9301      	str	r3, [sp, #4]
 8001212:	2302      	movs	r3, #2
 8001214:	9300      	str	r3, [sp, #0]
 8001216:	2300      	movs	r3, #0
 8001218:	2246      	movs	r2, #70	; 0x46
 800121a:	210a      	movs	r1, #10
 800121c:	483b      	ldr	r0, [pc, #236]	; (800130c <_DrawFuncSelectMenu+0x2fc>)
 800121e:	f00a fae5 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90, BLACK, 2, WHITE);
 8001222:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001226:	9301      	str	r3, [sp, #4]
 8001228:	2302      	movs	r3, #2
 800122a:	9300      	str	r3, [sp, #0]
 800122c:	2300      	movs	r3, #0
 800122e:	225a      	movs	r2, #90	; 0x5a
 8001230:	210a      	movs	r1, #10
 8001232:	4837      	ldr	r0, [pc, #220]	; (8001310 <_DrawFuncSelectMenu+0x300>)
 8001234:	f00a fada 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, WHITE, 2, BLACK);
 8001238:	2300      	movs	r3, #0
 800123a:	9301      	str	r3, [sp, #4]
 800123c:	2302      	movs	r3, #2
 800123e:	9300      	str	r3, [sp, #0]
 8001240:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001244:	226e      	movs	r2, #110	; 0x6e
 8001246:	210a      	movs	r1, #10
 8001248:	4832      	ldr	r0, [pc, #200]	; (8001314 <_DrawFuncSelectMenu+0x304>)
 800124a:	f00a facf 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, BLACK, 2, WHITE);
 800124e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001252:	9301      	str	r3, [sp, #4]
 8001254:	2302      	movs	r3, #2
 8001256:	9300      	str	r3, [sp, #0]
 8001258:	2300      	movs	r3, #0
 800125a:	2282      	movs	r2, #130	; 0x82
 800125c:	210a      	movs	r1, #10
 800125e:	482e      	ldr	r0, [pc, #184]	; (8001318 <_DrawFuncSelectMenu+0x308>)
 8001260:	f00a fac4 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, BLACK, 2, WHITE);
 8001264:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001268:	9301      	str	r3, [sp, #4]
 800126a:	2302      	movs	r3, #2
 800126c:	9300      	str	r3, [sp, #0]
 800126e:	2300      	movs	r3, #0
 8001270:	2296      	movs	r2, #150	; 0x96
 8001272:	210a      	movs	r1, #10
 8001274:	4829      	ldr	r0, [pc, #164]	; (800131c <_DrawFuncSelectMenu+0x30c>)
 8001276:	f00a fab9 	bl	800b7ec <ILI9341_Draw_Text>
				break;
 800127a:	e094      	b.n	80013a6 <_DrawFuncSelectMenu+0x396>
			case TRIANGLE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50, BLACK, 2, WHITE);
 800127c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001280:	9301      	str	r3, [sp, #4]
 8001282:	2302      	movs	r3, #2
 8001284:	9300      	str	r3, [sp, #0]
 8001286:	2300      	movs	r3, #0
 8001288:	2232      	movs	r2, #50	; 0x32
 800128a:	210a      	movs	r1, #10
 800128c:	481e      	ldr	r0, [pc, #120]	; (8001308 <_DrawFuncSelectMenu+0x2f8>)
 800128e:	f00a faad 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70, BLACK, 2, WHITE);
 8001292:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001296:	9301      	str	r3, [sp, #4]
 8001298:	2302      	movs	r3, #2
 800129a:	9300      	str	r3, [sp, #0]
 800129c:	2300      	movs	r3, #0
 800129e:	2246      	movs	r2, #70	; 0x46
 80012a0:	210a      	movs	r1, #10
 80012a2:	481a      	ldr	r0, [pc, #104]	; (800130c <_DrawFuncSelectMenu+0x2fc>)
 80012a4:	f00a faa2 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90, BLACK, 2, WHITE);
 80012a8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80012ac:	9301      	str	r3, [sp, #4]
 80012ae:	2302      	movs	r3, #2
 80012b0:	9300      	str	r3, [sp, #0]
 80012b2:	2300      	movs	r3, #0
 80012b4:	225a      	movs	r2, #90	; 0x5a
 80012b6:	210a      	movs	r1, #10
 80012b8:	4815      	ldr	r0, [pc, #84]	; (8001310 <_DrawFuncSelectMenu+0x300>)
 80012ba:	f00a fa97 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, BLACK, 2, WHITE);
 80012be:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80012c2:	9301      	str	r3, [sp, #4]
 80012c4:	2302      	movs	r3, #2
 80012c6:	9300      	str	r3, [sp, #0]
 80012c8:	2300      	movs	r3, #0
 80012ca:	226e      	movs	r2, #110	; 0x6e
 80012cc:	210a      	movs	r1, #10
 80012ce:	4811      	ldr	r0, [pc, #68]	; (8001314 <_DrawFuncSelectMenu+0x304>)
 80012d0:	f00a fa8c 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, WHITE, 2, BLACK);
 80012d4:	2300      	movs	r3, #0
 80012d6:	9301      	str	r3, [sp, #4]
 80012d8:	2302      	movs	r3, #2
 80012da:	9300      	str	r3, [sp, #0]
 80012dc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80012e0:	2282      	movs	r2, #130	; 0x82
 80012e2:	210a      	movs	r1, #10
 80012e4:	480c      	ldr	r0, [pc, #48]	; (8001318 <_DrawFuncSelectMenu+0x308>)
 80012e6:	f00a fa81 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, BLACK, 2, WHITE);
 80012ea:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80012ee:	9301      	str	r3, [sp, #4]
 80012f0:	2302      	movs	r3, #2
 80012f2:	9300      	str	r3, [sp, #0]
 80012f4:	2300      	movs	r3, #0
 80012f6:	2296      	movs	r2, #150	; 0x96
 80012f8:	210a      	movs	r1, #10
 80012fa:	4808      	ldr	r0, [pc, #32]	; (800131c <_DrawFuncSelectMenu+0x30c>)
 80012fc:	f00a fa76 	bl	800b7ec <ILI9341_Draw_Text>
				break;
 8001300:	e051      	b.n	80013a6 <_DrawFuncSelectMenu+0x396>
 8001302:	bf00      	nop
 8001304:	0800edbc 	.word	0x0800edbc
 8001308:	0800edcc 	.word	0x0800edcc
 800130c:	0800edd4 	.word	0x0800edd4
 8001310:	0800ede0 	.word	0x0800ede0
 8001314:	0800ede8 	.word	0x0800ede8
 8001318:	0800edf4 	.word	0x0800edf4
 800131c:	0800ee00 	.word	0x0800ee00
			case IMPULSE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50, BLACK, 2, WHITE);
 8001320:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001324:	9301      	str	r3, [sp, #4]
 8001326:	2302      	movs	r3, #2
 8001328:	9300      	str	r3, [sp, #0]
 800132a:	2300      	movs	r3, #0
 800132c:	2232      	movs	r2, #50	; 0x32
 800132e:	210a      	movs	r1, #10
 8001330:	481f      	ldr	r0, [pc, #124]	; (80013b0 <_DrawFuncSelectMenu+0x3a0>)
 8001332:	f00a fa5b 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70, BLACK, 2, WHITE);
 8001336:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800133a:	9301      	str	r3, [sp, #4]
 800133c:	2302      	movs	r3, #2
 800133e:	9300      	str	r3, [sp, #0]
 8001340:	2300      	movs	r3, #0
 8001342:	2246      	movs	r2, #70	; 0x46
 8001344:	210a      	movs	r1, #10
 8001346:	481b      	ldr	r0, [pc, #108]	; (80013b4 <_DrawFuncSelectMenu+0x3a4>)
 8001348:	f00a fa50 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90, BLACK, 2, WHITE);
 800134c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001350:	9301      	str	r3, [sp, #4]
 8001352:	2302      	movs	r3, #2
 8001354:	9300      	str	r3, [sp, #0]
 8001356:	2300      	movs	r3, #0
 8001358:	225a      	movs	r2, #90	; 0x5a
 800135a:	210a      	movs	r1, #10
 800135c:	4816      	ldr	r0, [pc, #88]	; (80013b8 <_DrawFuncSelectMenu+0x3a8>)
 800135e:	f00a fa45 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, BLACK, 2, WHITE);
 8001362:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001366:	9301      	str	r3, [sp, #4]
 8001368:	2302      	movs	r3, #2
 800136a:	9300      	str	r3, [sp, #0]
 800136c:	2300      	movs	r3, #0
 800136e:	226e      	movs	r2, #110	; 0x6e
 8001370:	210a      	movs	r1, #10
 8001372:	4812      	ldr	r0, [pc, #72]	; (80013bc <_DrawFuncSelectMenu+0x3ac>)
 8001374:	f00a fa3a 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, BLACK, 2, WHITE);
 8001378:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800137c:	9301      	str	r3, [sp, #4]
 800137e:	2302      	movs	r3, #2
 8001380:	9300      	str	r3, [sp, #0]
 8001382:	2300      	movs	r3, #0
 8001384:	2282      	movs	r2, #130	; 0x82
 8001386:	210a      	movs	r1, #10
 8001388:	480d      	ldr	r0, [pc, #52]	; (80013c0 <_DrawFuncSelectMenu+0x3b0>)
 800138a:	f00a fa2f 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, WHITE, 2, BLACK);
 800138e:	2300      	movs	r3, #0
 8001390:	9301      	str	r3, [sp, #4]
 8001392:	2302      	movs	r3, #2
 8001394:	9300      	str	r3, [sp, #0]
 8001396:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800139a:	2296      	movs	r2, #150	; 0x96
 800139c:	210a      	movs	r1, #10
 800139e:	4809      	ldr	r0, [pc, #36]	; (80013c4 <_DrawFuncSelectMenu+0x3b4>)
 80013a0:	f00a fa24 	bl	800b7ec <ILI9341_Draw_Text>
				break;
 80013a4:	bf00      	nop

		}
	}


}
 80013a6:	bf00      	nop
 80013a8:	3708      	adds	r7, #8
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	0800edcc 	.word	0x0800edcc
 80013b4:	0800edd4 	.word	0x0800edd4
 80013b8:	0800ede0 	.word	0x0800ede0
 80013bc:	0800ede8 	.word	0x0800ede8
 80013c0:	0800edf4 	.word	0x0800edf4
 80013c4:	0800ee00 	.word	0x0800ee00

080013c8 <DM_ShowVppSelectMenu>:
 *	@param None
 *	@retval None
 *
 */
void DM_ShowVppSelectMenu(eVppMenu_Status pValue)
{
 80013c8:	b480      	push	{r7}
 80013ca:	b083      	sub	sp, #12
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	4603      	mov	r3, r0
 80013d0:	71fb      	strb	r3, [r7, #7]
	eNextVppMenuStatus = pValue;
 80013d2:	4a04      	ldr	r2, [pc, #16]	; (80013e4 <DM_ShowVppSelectMenu+0x1c>)
 80013d4:	79fb      	ldrb	r3, [r7, #7]
 80013d6:	7013      	strb	r3, [r2, #0]
}
 80013d8:	bf00      	nop
 80013da:	370c      	adds	r7, #12
 80013dc:	46bd      	mov	sp, r7
 80013de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e2:	4770      	bx	lr
 80013e4:	20001df2 	.word	0x20001df2

080013e8 <_DrawGainSelectMenu>:
 *	@param None
 *	@retval None
 *
 */
void _DrawGainSelectMenu()
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b082      	sub	sp, #8
 80013ec:	af02      	add	r7, sp, #8

	ILI9341_Draw_Text("ADJUST GAIN", 	40, 10, WHITE, 3, BLACK);
 80013ee:	2300      	movs	r3, #0
 80013f0:	9301      	str	r3, [sp, #4]
 80013f2:	2303      	movs	r3, #3
 80013f4:	9300      	str	r3, [sp, #0]
 80013f6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80013fa:	220a      	movs	r2, #10
 80013fc:	2128      	movs	r1, #40	; 0x28
 80013fe:	4803      	ldr	r0, [pc, #12]	; (800140c <_DrawGainSelectMenu+0x24>)
 8001400:	f00a f9f4 	bl	800b7ec <ILI9341_Draw_Text>

}
 8001404:	bf00      	nop
 8001406:	46bd      	mov	sp, r7
 8001408:	bd80      	pop	{r7, pc}
 800140a:	bf00      	nop
 800140c:	0800ee08 	.word	0x0800ee08

08001410 <_DrawVppSelectMenu>:
 *	@param None
 *	@retval None
 *
 */
void _DrawVppSelectMenu()
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b082      	sub	sp, #8
 8001414:	af02      	add	r7, sp, #8

	ILI9341_Draw_Text("ADJUST VPP", 	40, 10, WHITE, 3, BLACK);
 8001416:	2300      	movs	r3, #0
 8001418:	9301      	str	r3, [sp, #4]
 800141a:	2303      	movs	r3, #3
 800141c:	9300      	str	r3, [sp, #0]
 800141e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001422:	220a      	movs	r2, #10
 8001424:	2128      	movs	r1, #40	; 0x28
 8001426:	4803      	ldr	r0, [pc, #12]	; (8001434 <_DrawVppSelectMenu+0x24>)
 8001428:	f00a f9e0 	bl	800b7ec <ILI9341_Draw_Text>

}
 800142c:	bf00      	nop
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	0800ee14 	.word	0x0800ee14

08001438 <DM_ShowFreqMenu>:
 *	@param None
 *	@retval None
 *
 */
void DM_ShowFreqMenu(eFreqMenu_Status pValue)
{
 8001438:	b480      	push	{r7}
 800143a:	b083      	sub	sp, #12
 800143c:	af00      	add	r7, sp, #0
 800143e:	4603      	mov	r3, r0
 8001440:	71fb      	strb	r3, [r7, #7]
	eNextFreqMenuStatus = pValue;
 8001442:	4a04      	ldr	r2, [pc, #16]	; (8001454 <DM_ShowFreqMenu+0x1c>)
 8001444:	79fb      	ldrb	r3, [r7, #7]
 8001446:	7013      	strb	r3, [r2, #0]
}
 8001448:	bf00      	nop
 800144a:	370c      	adds	r7, #12
 800144c:	46bd      	mov	sp, r7
 800144e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001452:	4770      	bx	lr
 8001454:	20001df3 	.word	0x20001df3

08001458 <DM_ShowBiasSelectMenu>:
 *	@param None
 *	@retval None
 *
 */
void DM_ShowBiasSelectMenu(eBiasMenu_Status pValue)
{
 8001458:	b480      	push	{r7}
 800145a:	b083      	sub	sp, #12
 800145c:	af00      	add	r7, sp, #0
 800145e:	4603      	mov	r3, r0
 8001460:	71fb      	strb	r3, [r7, #7]
	eNextBiasMenuStatus = pValue;
 8001462:	4a04      	ldr	r2, [pc, #16]	; (8001474 <DM_ShowBiasSelectMenu+0x1c>)
 8001464:	79fb      	ldrb	r3, [r7, #7]
 8001466:	7013      	strb	r3, [r2, #0]
}
 8001468:	bf00      	nop
 800146a:	370c      	adds	r7, #12
 800146c:	46bd      	mov	sp, r7
 800146e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001472:	4770      	bx	lr
 8001474:	20001df4 	.word	0x20001df4

08001478 <_DrawBiasSelectMenu>:
 *	@param None
 *	@retval None
 *
 */
void _DrawBiasSelectMenu()
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b082      	sub	sp, #8
 800147c:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("ADJUST DC BIAS", 	30, 10, WHITE, 3, BLACK);
 800147e:	2300      	movs	r3, #0
 8001480:	9301      	str	r3, [sp, #4]
 8001482:	2303      	movs	r3, #3
 8001484:	9300      	str	r3, [sp, #0]
 8001486:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800148a:	220a      	movs	r2, #10
 800148c:	211e      	movs	r1, #30
 800148e:	4803      	ldr	r0, [pc, #12]	; (800149c <_DrawBiasSelectMenu+0x24>)
 8001490:	f00a f9ac 	bl	800b7ec <ILI9341_Draw_Text>

}
 8001494:	bf00      	nop
 8001496:	46bd      	mov	sp, r7
 8001498:	bd80      	pop	{r7, pc}
 800149a:	bf00      	nop
 800149c:	0800ee20 	.word	0x0800ee20

080014a0 <DM_DigitCount>:
 *	@param None
 *	@retval None
 *
 */
int DM_DigitCount(int num)
{
 80014a0:	b480      	push	{r7}
 80014a2:	b083      	sub	sp, #12
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
	if(num < 10)
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	2b09      	cmp	r3, #9
 80014ac:	dc01      	bgt.n	80014b2 <DM_DigitCount+0x12>
		return 1;
 80014ae:	2301      	movs	r3, #1
 80014b0:	e018      	b.n	80014e4 <DM_DigitCount+0x44>
	if(num < 100)
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	2b63      	cmp	r3, #99	; 0x63
 80014b6:	dc01      	bgt.n	80014bc <DM_DigitCount+0x1c>
		return 2;
 80014b8:	2302      	movs	r3, #2
 80014ba:	e013      	b.n	80014e4 <DM_DigitCount+0x44>
	if(num < 1000)
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80014c2:	da01      	bge.n	80014c8 <DM_DigitCount+0x28>
		return 3;
 80014c4:	2303      	movs	r3, #3
 80014c6:	e00d      	b.n	80014e4 <DM_DigitCount+0x44>
	if(num < 10000)
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	f242 720f 	movw	r2, #9999	; 0x270f
 80014ce:	4293      	cmp	r3, r2
 80014d0:	dc01      	bgt.n	80014d6 <DM_DigitCount+0x36>
		return 4;
 80014d2:	2304      	movs	r3, #4
 80014d4:	e006      	b.n	80014e4 <DM_DigitCount+0x44>
	if(num < 100000)
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	4a05      	ldr	r2, [pc, #20]	; (80014f0 <DM_DigitCount+0x50>)
 80014da:	4293      	cmp	r3, r2
 80014dc:	dc01      	bgt.n	80014e2 <DM_DigitCount+0x42>
		return 5;
 80014de:	2305      	movs	r3, #5
 80014e0:	e000      	b.n	80014e4 <DM_DigitCount+0x44>
	else
		return 0;
 80014e2:	2300      	movs	r3, #0
}
 80014e4:	4618      	mov	r0, r3
 80014e6:	370c      	adds	r7, #12
 80014e8:	46bd      	mov	sp, r7
 80014ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ee:	4770      	bx	lr
 80014f0:	0001869f 	.word	0x0001869f

080014f4 <DM_RefreshBackgroundLayout>:
 *	@param None
 *	@retval None
 *
 */
void DM_RefreshBackgroundLayout()
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b084      	sub	sp, #16
 80014f8:	af04      	add	r7, sp, #16


	//ILI9341_Fill_Screen(WHITE);
	ILI9341_FillScreenGradient();
 80014fa:	f00a f9a5 	bl	800b848 <ILI9341_FillScreenGradient>

	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	btn_x_pos[0],
 80014fe:	4b1d      	ldr	r3, [pc, #116]	; (8001574 <DM_RefreshBackgroundLayout+0x80>)
 8001500:	8818      	ldrh	r0, [r3, #0]
 8001502:	2300      	movs	r3, #0
 8001504:	9302      	str	r3, [sp, #8]
 8001506:	2302      	movs	r3, #2
 8001508:	9301      	str	r3, [sp, #4]
 800150a:	f240 33ef 	movw	r3, #1007	; 0x3ef
 800150e:	9300      	str	r3, [sp, #0]
 8001510:	2332      	movs	r3, #50	; 0x32
 8001512:	2250      	movs	r2, #80	; 0x50
 8001514:	21c8      	movs	r1, #200	; 0xc8
 8001516:	f009 ffff 	bl	800b518 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN_HEIGHT,
													DARKCYAN,
													BORDER_SIZE,
													BLACK);

	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	btn_x_pos[1],
 800151a:	4b16      	ldr	r3, [pc, #88]	; (8001574 <DM_RefreshBackgroundLayout+0x80>)
 800151c:	8858      	ldrh	r0, [r3, #2]
 800151e:	2300      	movs	r3, #0
 8001520:	9302      	str	r3, [sp, #8]
 8001522:	2302      	movs	r3, #2
 8001524:	9301      	str	r3, [sp, #4]
 8001526:	f44f 7378 	mov.w	r3, #992	; 0x3e0
 800152a:	9300      	str	r3, [sp, #0]
 800152c:	2332      	movs	r3, #50	; 0x32
 800152e:	2250      	movs	r2, #80	; 0x50
 8001530:	21c8      	movs	r1, #200	; 0xc8
 8001532:	f009 fff1 	bl	800b518 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN_HEIGHT,
													DARKGREEN,
													BORDER_SIZE,
													BLACK);

	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	btn_x_pos[2],
 8001536:	4b0f      	ldr	r3, [pc, #60]	; (8001574 <DM_RefreshBackgroundLayout+0x80>)
 8001538:	8898      	ldrh	r0, [r3, #4]
 800153a:	2300      	movs	r3, #0
 800153c:	9302      	str	r3, [sp, #8]
 800153e:	2302      	movs	r3, #2
 8001540:	9301      	str	r3, [sp, #4]
 8001542:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8001546:	9300      	str	r3, [sp, #0]
 8001548:	2332      	movs	r3, #50	; 0x32
 800154a:	2250      	movs	r2, #80	; 0x50
 800154c:	21c8      	movs	r1, #200	; 0xc8
 800154e:	f009 ffe3 	bl	800b518 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN_HEIGHT,
													YELLOW,
													BORDER_SIZE,
													BLACK);

	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	btn_x_pos[3],
 8001552:	4b08      	ldr	r3, [pc, #32]	; (8001574 <DM_RefreshBackgroundLayout+0x80>)
 8001554:	88d8      	ldrh	r0, [r3, #6]
 8001556:	2300      	movs	r3, #0
 8001558:	9302      	str	r3, [sp, #8]
 800155a:	2302      	movs	r3, #2
 800155c:	9301      	str	r3, [sp, #4]
 800155e:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001562:	9300      	str	r3, [sp, #0]
 8001564:	2332      	movs	r3, #50	; 0x32
 8001566:	2250      	movs	r2, #80	; 0x50
 8001568:	21c8      	movs	r1, #200	; 0xc8
 800156a:	f009 ffd5 	bl	800b518 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN_WIDTH,
													BTN_HEIGHT,
													RED,
													BORDER_SIZE,
													BLACK);
}
 800156e:	bf00      	nop
 8001570:	46bd      	mov	sp, r7
 8001572:	bd80      	pop	{r7, pc}
 8001574:	20000000 	.word	0x20000000

08001578 <DM_AddDigitPadding>:
 *			1 if buflen is invalid size
 *			2 unknown error
 *
 */
int DM_AddDigitPadding(uint16_t num, char *buffer, uint16_t buflen)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b084      	sub	sp, #16
 800157c:	af00      	add	r7, sp, #0
 800157e:	4603      	mov	r3, r0
 8001580:	6039      	str	r1, [r7, #0]
 8001582:	80fb      	strh	r3, [r7, #6]
 8001584:	4613      	mov	r3, r2
 8001586:	80bb      	strh	r3, [r7, #4]
	if((buflen < 1) || (buflen > 6))
 8001588:	88bb      	ldrh	r3, [r7, #4]
 800158a:	2b00      	cmp	r3, #0
 800158c:	d002      	beq.n	8001594 <DM_AddDigitPadding+0x1c>
 800158e:	88bb      	ldrh	r3, [r7, #4]
 8001590:	2b06      	cmp	r3, #6
 8001592:	d904      	bls.n	800159e <DM_AddDigitPadding+0x26>
	{
		DM_SetErrorDebugMsg("DM_AddDigitPadding: invalid input string size");
 8001594:	482a      	ldr	r0, [pc, #168]	; (8001640 <DM_AddDigitPadding+0xc8>)
 8001596:	f000 f863 	bl	8001660 <DM_SetErrorDebugMsg>
		return 1;
 800159a:	2301      	movs	r3, #1
 800159c:	e04c      	b.n	8001638 <DM_AddDigitPadding+0xc0>
	}

	//char* tmpbuf = malloc(sizeof(buffer) * buflen);

	uint16_t tmpcnt = num;
 800159e:	88fb      	ldrh	r3, [r7, #6]
 80015a0:	81fb      	strh	r3, [r7, #14]
	switch(DM_DigitCount(tmpcnt))
 80015a2:	89fb      	ldrh	r3, [r7, #14]
 80015a4:	4618      	mov	r0, r3
 80015a6:	f7ff ff7b 	bl	80014a0 <DM_DigitCount>
 80015aa:	4603      	mov	r3, r0
 80015ac:	2b05      	cmp	r3, #5
 80015ae:	d83f      	bhi.n	8001630 <DM_AddDigitPadding+0xb8>
 80015b0:	a201      	add	r2, pc, #4	; (adr r2, 80015b8 <DM_AddDigitPadding+0x40>)
 80015b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015b6:	bf00      	nop
 80015b8:	080015d1 	.word	0x080015d1
 80015bc:	080015e1 	.word	0x080015e1
 80015c0:	080015f1 	.word	0x080015f1
 80015c4:	08001601 	.word	0x08001601
 80015c8:	08001611 	.word	0x08001611
 80015cc:	08001621 	.word	0x08001621
	{

		case 0:
			snprintf(buffer,buflen, "     ");
 80015d0:	88bb      	ldrh	r3, [r7, #4]
 80015d2:	4a1c      	ldr	r2, [pc, #112]	; (8001644 <DM_AddDigitPadding+0xcc>)
 80015d4:	4619      	mov	r1, r3
 80015d6:	6838      	ldr	r0, [r7, #0]
 80015d8:	f00b fc54 	bl	800ce84 <sniprintf>
			return 0;
 80015dc:	2300      	movs	r3, #0
 80015de:	e02b      	b.n	8001638 <DM_AddDigitPadding+0xc0>
		case 1:
			snprintf(buffer, buflen, "%u    ", tmpcnt);
 80015e0:	88b9      	ldrh	r1, [r7, #4]
 80015e2:	89fb      	ldrh	r3, [r7, #14]
 80015e4:	4a18      	ldr	r2, [pc, #96]	; (8001648 <DM_AddDigitPadding+0xd0>)
 80015e6:	6838      	ldr	r0, [r7, #0]
 80015e8:	f00b fc4c 	bl	800ce84 <sniprintf>
			return 0;
 80015ec:	2300      	movs	r3, #0
 80015ee:	e023      	b.n	8001638 <DM_AddDigitPadding+0xc0>
		case 2:
			snprintf(buffer, buflen, "%u   ", tmpcnt);
 80015f0:	88b9      	ldrh	r1, [r7, #4]
 80015f2:	89fb      	ldrh	r3, [r7, #14]
 80015f4:	4a15      	ldr	r2, [pc, #84]	; (800164c <DM_AddDigitPadding+0xd4>)
 80015f6:	6838      	ldr	r0, [r7, #0]
 80015f8:	f00b fc44 	bl	800ce84 <sniprintf>
			return 0;
 80015fc:	2300      	movs	r3, #0
 80015fe:	e01b      	b.n	8001638 <DM_AddDigitPadding+0xc0>
		case 3:
			snprintf(buffer, buflen, "%u  ", tmpcnt);
 8001600:	88b9      	ldrh	r1, [r7, #4]
 8001602:	89fb      	ldrh	r3, [r7, #14]
 8001604:	4a12      	ldr	r2, [pc, #72]	; (8001650 <DM_AddDigitPadding+0xd8>)
 8001606:	6838      	ldr	r0, [r7, #0]
 8001608:	f00b fc3c 	bl	800ce84 <sniprintf>
			return 0;
 800160c:	2300      	movs	r3, #0
 800160e:	e013      	b.n	8001638 <DM_AddDigitPadding+0xc0>
		case 4:
			snprintf(buffer, buflen, "%u ", tmpcnt);
 8001610:	88b9      	ldrh	r1, [r7, #4]
 8001612:	89fb      	ldrh	r3, [r7, #14]
 8001614:	4a0f      	ldr	r2, [pc, #60]	; (8001654 <DM_AddDigitPadding+0xdc>)
 8001616:	6838      	ldr	r0, [r7, #0]
 8001618:	f00b fc34 	bl	800ce84 <sniprintf>
			return 0;
 800161c:	2300      	movs	r3, #0
 800161e:	e00b      	b.n	8001638 <DM_AddDigitPadding+0xc0>
		case 5:
			snprintf(buffer, buflen, "%u", tmpcnt);
 8001620:	88b9      	ldrh	r1, [r7, #4]
 8001622:	89fb      	ldrh	r3, [r7, #14]
 8001624:	4a0c      	ldr	r2, [pc, #48]	; (8001658 <DM_AddDigitPadding+0xe0>)
 8001626:	6838      	ldr	r0, [r7, #0]
 8001628:	f00b fc2c 	bl	800ce84 <sniprintf>
			return 0;
 800162c:	2300      	movs	r3, #0
 800162e:	e003      	b.n	8001638 <DM_AddDigitPadding+0xc0>

	}
	DM_SetErrorDebugMsg("DM_AddDigitPadding: unknown error");
 8001630:	480a      	ldr	r0, [pc, #40]	; (800165c <DM_AddDigitPadding+0xe4>)
 8001632:	f000 f815 	bl	8001660 <DM_SetErrorDebugMsg>
	return 2;
 8001636:	2302      	movs	r3, #2


}
 8001638:	4618      	mov	r0, r3
 800163a:	3710      	adds	r7, #16
 800163c:	46bd      	mov	sp, r7
 800163e:	bd80      	pop	{r7, pc}
 8001640:	0800ee68 	.word	0x0800ee68
 8001644:	0800ee98 	.word	0x0800ee98
 8001648:	0800eea0 	.word	0x0800eea0
 800164c:	0800eea8 	.word	0x0800eea8
 8001650:	0800eeb0 	.word	0x0800eeb0
 8001654:	0800eeb8 	.word	0x0800eeb8
 8001658:	0800eebc 	.word	0x0800eebc
 800165c:	0800eec0 	.word	0x0800eec0

08001660 <DM_SetErrorDebugMsg>:
	ILI9341_Draw_Text("- SINE", 	10, 30, WHITE, 2, BLACK);
	*/
}

void DM_SetErrorDebugMsg(char* msg)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b082      	sub	sp, #8
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
	snprintf(ErrorDebugMsg, sizeof(ErrorDebugMsg), "%s", msg);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	4a04      	ldr	r2, [pc, #16]	; (800167c <DM_SetErrorDebugMsg+0x1c>)
 800166c:	212d      	movs	r1, #45	; 0x2d
 800166e:	4804      	ldr	r0, [pc, #16]	; (8001680 <DM_SetErrorDebugMsg+0x20>)
 8001670:	f00b fc08 	bl	800ce84 <sniprintf>
}
 8001674:	bf00      	nop
 8001676:	3708      	adds	r7, #8
 8001678:	46bd      	mov	sp, r7
 800167a:	bd80      	pop	{r7, pc}
 800167c:	0800ed78 	.word	0x0800ed78
 8001680:	20001df8 	.word	0x20001df8

08001684 <FreqMenu_DrawFreqMainMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawFreqMainMenu()
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b082      	sub	sp, #8
 8001688:	af02      	add	r7, sp, #8
	// main
	ILI9341_Draw_Text("Select an option below", 	30, 165, BLACK, 2, WHITE);
 800168a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800168e:	9301      	str	r3, [sp, #4]
 8001690:	2302      	movs	r3, #2
 8001692:	9300      	str	r3, [sp, #0]
 8001694:	2300      	movs	r3, #0
 8001696:	22a5      	movs	r2, #165	; 0xa5
 8001698:	211e      	movs	r1, #30
 800169a:	4813      	ldr	r0, [pc, #76]	; (80016e8 <FreqMenu_DrawFreqMainMenu+0x64>)
 800169c:	f00a f8a6 	bl	800b7ec <ILI9341_Draw_Text>

	// buttons
	ILI9341_Draw_Text("PRESET", 5, 210, BLACK, 2, DARKCYAN);
 80016a0:	f240 33ef 	movw	r3, #1007	; 0x3ef
 80016a4:	9301      	str	r3, [sp, #4]
 80016a6:	2302      	movs	r3, #2
 80016a8:	9300      	str	r3, [sp, #0]
 80016aa:	2300      	movs	r3, #0
 80016ac:	22d2      	movs	r2, #210	; 0xd2
 80016ae:	2105      	movs	r1, #5
 80016b0:	480e      	ldr	r0, [pc, #56]	; (80016ec <FreqMenu_DrawFreqMainMenu+0x68>)
 80016b2:	f00a f89b 	bl	800b7ec <ILI9341_Draw_Text>
	ILI9341_Draw_Text("ADJUST", 87, 210, BLACK, 2, DARKGREEN);
 80016b6:	f44f 7378 	mov.w	r3, #992	; 0x3e0
 80016ba:	9301      	str	r3, [sp, #4]
 80016bc:	2302      	movs	r3, #2
 80016be:	9300      	str	r3, [sp, #0]
 80016c0:	2300      	movs	r3, #0
 80016c2:	22d2      	movs	r2, #210	; 0xd2
 80016c4:	2157      	movs	r1, #87	; 0x57
 80016c6:	480a      	ldr	r0, [pc, #40]	; (80016f0 <FreqMenu_DrawFreqMainMenu+0x6c>)
 80016c8:	f00a f890 	bl	800b7ec <ILI9341_Draw_Text>
	ILI9341_Draw_Text("SWEEP", 174, 210, BLACK, 2, YELLOW);
 80016cc:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80016d0:	9301      	str	r3, [sp, #4]
 80016d2:	2302      	movs	r3, #2
 80016d4:	9300      	str	r3, [sp, #0]
 80016d6:	2300      	movs	r3, #0
 80016d8:	22d2      	movs	r2, #210	; 0xd2
 80016da:	21ae      	movs	r1, #174	; 0xae
 80016dc:	4805      	ldr	r0, [pc, #20]	; (80016f4 <FreqMenu_DrawFreqMainMenu+0x70>)
 80016de:	f00a f885 	bl	800b7ec <ILI9341_Draw_Text>
	//ILI9341_Draw_Text("    ", 260, 210, BLACK, 2, RED);
}
 80016e2:	bf00      	nop
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bd80      	pop	{r7, pc}
 80016e8:	0800eee4 	.word	0x0800eee4
 80016ec:	0800eefc 	.word	0x0800eefc
 80016f0:	0800ef04 	.word	0x0800ef04
 80016f4:	0800ef0c 	.word	0x0800ef0c

080016f8 <FreqMenu_DrawFreqPresetMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawFreqPresetMenu()
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b086      	sub	sp, #24
 80016fc:	af02      	add	r7, sp, #8

	uint8_t menu_pos_y1 = 50;
 80016fe:	2332      	movs	r3, #50	; 0x32
 8001700:	73fb      	strb	r3, [r7, #15]
	uint8_t menu_pos_y2 = 70;
 8001702:	2346      	movs	r3, #70	; 0x46
 8001704:	73bb      	strb	r3, [r7, #14]
	uint8_t menu_pos_y3 = 90;
 8001706:	235a      	movs	r3, #90	; 0x5a
 8001708:	737b      	strb	r3, [r7, #13]
	uint8_t menu_pos_y4 = 110;
 800170a:	236e      	movs	r3, #110	; 0x6e
 800170c:	733b      	strb	r3, [r7, #12]
	uint8_t menu_pos_y5 = 130;
 800170e:	2382      	movs	r3, #130	; 0x82
 8001710:	72fb      	strb	r3, [r7, #11]
	uint8_t menu_pos_y6 = 150;
 8001712:	2396      	movs	r3, #150	; 0x96
 8001714:	72bb      	strb	r3, [r7, #10]
	uint8_t menu_pos_y7 = 170;
 8001716:	23aa      	movs	r3, #170	; 0xaa
 8001718:	727b      	strb	r3, [r7, #9]
	Freq_Preset_Encoder_Pos_t *pFreqPresetTmp =  FreqO_GetFPresetObject();
 800171a:	f001 ffd9 	bl	80036d0 <FreqO_GetFPresetObject>
 800171e:	6078      	str	r0, [r7, #4]
	if(pFreqPresetTmp)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	2b00      	cmp	r3, #0
 8001724:	f001 823f 	beq.w	8002ba6 <FreqMenu_DrawFreqPresetMenu+0x14ae>
	{
		switch(pFreqPresetTmp->hertz)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	f240 22ee 	movw	r2, #750	; 0x2ee
 8001730:	4293      	cmp	r3, r2
 8001732:	f000 8499 	beq.w	8002068 <FreqMenu_DrawFreqPresetMenu+0x970>
 8001736:	f240 22ee 	movw	r2, #750	; 0x2ee
 800173a:	4293      	cmp	r3, r2
 800173c:	d817      	bhi.n	800176e <FreqMenu_DrawFreqPresetMenu+0x76>
 800173e:	2b32      	cmp	r3, #50	; 0x32
 8001740:	f000 81b2 	beq.w	8001aa8 <FreqMenu_DrawFreqPresetMenu+0x3b0>
 8001744:	2b32      	cmp	r3, #50	; 0x32
 8001746:	d806      	bhi.n	8001756 <FreqMenu_DrawFreqPresetMenu+0x5e>
 8001748:	2b01      	cmp	r3, #1
 800174a:	d038      	beq.n	80017be <FreqMenu_DrawFreqPresetMenu+0xc6>
 800174c:	2b0a      	cmp	r3, #10
 800174e:	f000 80e0 	beq.w	8001912 <FreqMenu_DrawFreqPresetMenu+0x21a>
	else
	{
		ILI9341_Draw_Text("FreqMenus::FreqMenu_DrawFreqPresetMenu() Error", 		10, 180, RED, 1, BLACK);
	}

}
 8001752:	f001 ba34 	b.w	8002bbe <FreqMenu_DrawFreqPresetMenu+0x14c6>
		switch(pFreqPresetTmp->hertz)
 8001756:	2bfa      	cmp	r3, #250	; 0xfa
 8001758:	f000 8316 	beq.w	8001d88 <FreqMenu_DrawFreqPresetMenu+0x690>
 800175c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001760:	f000 83bc 	beq.w	8001edc <FreqMenu_DrawFreqPresetMenu+0x7e4>
 8001764:	2b64      	cmp	r3, #100	; 0x64
 8001766:	f000 8249 	beq.w	8001bfc <FreqMenu_DrawFreqPresetMenu+0x504>
}
 800176a:	f001 ba28 	b.w	8002bbe <FreqMenu_DrawFreqPresetMenu+0x14c6>
		switch(pFreqPresetTmp->hertz)
 800176e:	f246 12a8 	movw	r2, #25000	; 0x61a8
 8001772:	4293      	cmp	r3, r2
 8001774:	f000 8756 	beq.w	8002624 <FreqMenu_DrawFreqPresetMenu+0xf2c>
 8001778:	f246 12a8 	movw	r2, #25000	; 0x61a8
 800177c:	4293      	cmp	r3, r2
 800177e:	d80f      	bhi.n	80017a0 <FreqMenu_DrawFreqPresetMenu+0xa8>
 8001780:	f241 3288 	movw	r2, #5000	; 0x1388
 8001784:	4293      	cmp	r3, r2
 8001786:	f000 85df 	beq.w	8002348 <FreqMenu_DrawFreqPresetMenu+0xc50>
 800178a:	f242 7210 	movw	r2, #10000	; 0x2710
 800178e:	4293      	cmp	r3, r2
 8001790:	f000 8683 	beq.w	800249a <FreqMenu_DrawFreqPresetMenu+0xda2>
 8001794:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001798:	f000 8510 	beq.w	80021bc <FreqMenu_DrawFreqPresetMenu+0xac4>
}
 800179c:	f001 ba0f 	b.w	8002bbe <FreqMenu_DrawFreqPresetMenu+0x14c6>
		switch(pFreqPresetTmp->hertz)
 80017a0:	4ab1      	ldr	r2, [pc, #708]	; (8001a68 <FreqMenu_DrawFreqPresetMenu+0x370>)
 80017a2:	4293      	cmp	r3, r2
 80017a4:	f001 80ac 	beq.w	8002900 <FreqMenu_DrawFreqPresetMenu+0x1208>
 80017a8:	4ab0      	ldr	r2, [pc, #704]	; (8001a6c <FreqMenu_DrawFreqPresetMenu+0x374>)
 80017aa:	4293      	cmp	r3, r2
 80017ac:	f001 8151 	beq.w	8002a52 <FreqMenu_DrawFreqPresetMenu+0x135a>
 80017b0:	f24c 3250 	movw	r2, #50000	; 0xc350
 80017b4:	4293      	cmp	r3, r2
 80017b6:	f000 87de 	beq.w	8002776 <FreqMenu_DrawFreqPresetMenu+0x107e>
}
 80017ba:	f001 ba00 	b.w	8002bbe <FreqMenu_DrawFreqPresetMenu+0x14c6>
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, WHITE, 2, BLACK);
 80017be:	7bfb      	ldrb	r3, [r7, #15]
 80017c0:	b29a      	uxth	r2, r3
 80017c2:	2300      	movs	r3, #0
 80017c4:	9301      	str	r3, [sp, #4]
 80017c6:	2302      	movs	r3, #2
 80017c8:	9300      	str	r3, [sp, #0]
 80017ca:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80017ce:	210a      	movs	r1, #10
 80017d0:	48a7      	ldr	r0, [pc, #668]	; (8001a70 <FreqMenu_DrawFreqPresetMenu+0x378>)
 80017d2:	f00a f80b 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 80017d6:	7bbb      	ldrb	r3, [r7, #14]
 80017d8:	b29a      	uxth	r2, r3
 80017da:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80017de:	9301      	str	r3, [sp, #4]
 80017e0:	2302      	movs	r3, #2
 80017e2:	9300      	str	r3, [sp, #0]
 80017e4:	2300      	movs	r3, #0
 80017e6:	210a      	movs	r1, #10
 80017e8:	48a2      	ldr	r0, [pc, #648]	; (8001a74 <FreqMenu_DrawFreqPresetMenu+0x37c>)
 80017ea:	f009 ffff 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 80017ee:	7b7b      	ldrb	r3, [r7, #13]
 80017f0:	b29a      	uxth	r2, r3
 80017f2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80017f6:	9301      	str	r3, [sp, #4]
 80017f8:	2302      	movs	r3, #2
 80017fa:	9300      	str	r3, [sp, #0]
 80017fc:	2300      	movs	r3, #0
 80017fe:	210a      	movs	r1, #10
 8001800:	489d      	ldr	r0, [pc, #628]	; (8001a78 <FreqMenu_DrawFreqPresetMenu+0x380>)
 8001802:	f009 fff3 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 8001806:	7b3b      	ldrb	r3, [r7, #12]
 8001808:	b29a      	uxth	r2, r3
 800180a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800180e:	9301      	str	r3, [sp, #4]
 8001810:	2302      	movs	r3, #2
 8001812:	9300      	str	r3, [sp, #0]
 8001814:	2300      	movs	r3, #0
 8001816:	210a      	movs	r1, #10
 8001818:	4898      	ldr	r0, [pc, #608]	; (8001a7c <FreqMenu_DrawFreqPresetMenu+0x384>)
 800181a:	f009 ffe7 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 800181e:	7afb      	ldrb	r3, [r7, #11]
 8001820:	b29a      	uxth	r2, r3
 8001822:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001826:	9301      	str	r3, [sp, #4]
 8001828:	2302      	movs	r3, #2
 800182a:	9300      	str	r3, [sp, #0]
 800182c:	2300      	movs	r3, #0
 800182e:	210a      	movs	r1, #10
 8001830:	4893      	ldr	r0, [pc, #588]	; (8001a80 <FreqMenu_DrawFreqPresetMenu+0x388>)
 8001832:	f009 ffdb 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 8001836:	7abb      	ldrb	r3, [r7, #10]
 8001838:	b29a      	uxth	r2, r3
 800183a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800183e:	9301      	str	r3, [sp, #4]
 8001840:	2302      	movs	r3, #2
 8001842:	9300      	str	r3, [sp, #0]
 8001844:	2300      	movs	r3, #0
 8001846:	210a      	movs	r1, #10
 8001848:	488e      	ldr	r0, [pc, #568]	; (8001a84 <FreqMenu_DrawFreqPresetMenu+0x38c>)
 800184a:	f009 ffcf 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 800184e:	7a7b      	ldrb	r3, [r7, #9]
 8001850:	b29a      	uxth	r2, r3
 8001852:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001856:	9301      	str	r3, [sp, #4]
 8001858:	2302      	movs	r3, #2
 800185a:	9300      	str	r3, [sp, #0]
 800185c:	2300      	movs	r3, #0
 800185e:	210a      	movs	r1, #10
 8001860:	4889      	ldr	r0, [pc, #548]	; (8001a88 <FreqMenu_DrawFreqPresetMenu+0x390>)
 8001862:	f009 ffc3 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 8001866:	7bfb      	ldrb	r3, [r7, #15]
 8001868:	b29a      	uxth	r2, r3
 800186a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800186e:	9301      	str	r3, [sp, #4]
 8001870:	2302      	movs	r3, #2
 8001872:	9300      	str	r3, [sp, #0]
 8001874:	2300      	movs	r3, #0
 8001876:	2178      	movs	r1, #120	; 0x78
 8001878:	4884      	ldr	r0, [pc, #528]	; (8001a8c <FreqMenu_DrawFreqPresetMenu+0x394>)
 800187a:	f009 ffb7 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 800187e:	7bbb      	ldrb	r3, [r7, #14]
 8001880:	b29a      	uxth	r2, r3
 8001882:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001886:	9301      	str	r3, [sp, #4]
 8001888:	2302      	movs	r3, #2
 800188a:	9300      	str	r3, [sp, #0]
 800188c:	2300      	movs	r3, #0
 800188e:	2178      	movs	r1, #120	; 0x78
 8001890:	487f      	ldr	r0, [pc, #508]	; (8001a90 <FreqMenu_DrawFreqPresetMenu+0x398>)
 8001892:	f009 ffab 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 8001896:	7b7b      	ldrb	r3, [r7, #13]
 8001898:	b29a      	uxth	r2, r3
 800189a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800189e:	9301      	str	r3, [sp, #4]
 80018a0:	2302      	movs	r3, #2
 80018a2:	9300      	str	r3, [sp, #0]
 80018a4:	2300      	movs	r3, #0
 80018a6:	2178      	movs	r1, #120	; 0x78
 80018a8:	487a      	ldr	r0, [pc, #488]	; (8001a94 <FreqMenu_DrawFreqPresetMenu+0x39c>)
 80018aa:	f009 ff9f 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 80018ae:	7b3b      	ldrb	r3, [r7, #12]
 80018b0:	b29a      	uxth	r2, r3
 80018b2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018b6:	9301      	str	r3, [sp, #4]
 80018b8:	2302      	movs	r3, #2
 80018ba:	9300      	str	r3, [sp, #0]
 80018bc:	2300      	movs	r3, #0
 80018be:	2178      	movs	r1, #120	; 0x78
 80018c0:	4875      	ldr	r0, [pc, #468]	; (8001a98 <FreqMenu_DrawFreqPresetMenu+0x3a0>)
 80018c2:	f009 ff93 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 80018c6:	7afb      	ldrb	r3, [r7, #11]
 80018c8:	b29a      	uxth	r2, r3
 80018ca:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018ce:	9301      	str	r3, [sp, #4]
 80018d0:	2302      	movs	r3, #2
 80018d2:	9300      	str	r3, [sp, #0]
 80018d4:	2300      	movs	r3, #0
 80018d6:	2178      	movs	r1, #120	; 0x78
 80018d8:	4870      	ldr	r0, [pc, #448]	; (8001a9c <FreqMenu_DrawFreqPresetMenu+0x3a4>)
 80018da:	f009 ff87 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 80018de:	7abb      	ldrb	r3, [r7, #10]
 80018e0:	b29a      	uxth	r2, r3
 80018e2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018e6:	9301      	str	r3, [sp, #4]
 80018e8:	2302      	movs	r3, #2
 80018ea:	9300      	str	r3, [sp, #0]
 80018ec:	2300      	movs	r3, #0
 80018ee:	2178      	movs	r1, #120	; 0x78
 80018f0:	486b      	ldr	r0, [pc, #428]	; (8001aa0 <FreqMenu_DrawFreqPresetMenu+0x3a8>)
 80018f2:	f009 ff7b 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 80018f6:	7a7b      	ldrb	r3, [r7, #9]
 80018f8:	b29a      	uxth	r2, r3
 80018fa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018fe:	9301      	str	r3, [sp, #4]
 8001900:	2302      	movs	r3, #2
 8001902:	9300      	str	r3, [sp, #0]
 8001904:	2300      	movs	r3, #0
 8001906:	2178      	movs	r1, #120	; 0x78
 8001908:	4866      	ldr	r0, [pc, #408]	; (8001aa4 <FreqMenu_DrawFreqPresetMenu+0x3ac>)
 800190a:	f009 ff6f 	bl	800b7ec <ILI9341_Draw_Text>
				break;
 800190e:	f001 b956 	b.w	8002bbe <FreqMenu_DrawFreqPresetMenu+0x14c6>
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 8001912:	7bfb      	ldrb	r3, [r7, #15]
 8001914:	b29a      	uxth	r2, r3
 8001916:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800191a:	9301      	str	r3, [sp, #4]
 800191c:	2302      	movs	r3, #2
 800191e:	9300      	str	r3, [sp, #0]
 8001920:	2300      	movs	r3, #0
 8001922:	210a      	movs	r1, #10
 8001924:	4852      	ldr	r0, [pc, #328]	; (8001a70 <FreqMenu_DrawFreqPresetMenu+0x378>)
 8001926:	f009 ff61 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, WHITE, 2, BLACK);
 800192a:	7bbb      	ldrb	r3, [r7, #14]
 800192c:	b29a      	uxth	r2, r3
 800192e:	2300      	movs	r3, #0
 8001930:	9301      	str	r3, [sp, #4]
 8001932:	2302      	movs	r3, #2
 8001934:	9300      	str	r3, [sp, #0]
 8001936:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800193a:	210a      	movs	r1, #10
 800193c:	484d      	ldr	r0, [pc, #308]	; (8001a74 <FreqMenu_DrawFreqPresetMenu+0x37c>)
 800193e:	f009 ff55 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 8001942:	7b7b      	ldrb	r3, [r7, #13]
 8001944:	b29a      	uxth	r2, r3
 8001946:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800194a:	9301      	str	r3, [sp, #4]
 800194c:	2302      	movs	r3, #2
 800194e:	9300      	str	r3, [sp, #0]
 8001950:	2300      	movs	r3, #0
 8001952:	210a      	movs	r1, #10
 8001954:	4848      	ldr	r0, [pc, #288]	; (8001a78 <FreqMenu_DrawFreqPresetMenu+0x380>)
 8001956:	f009 ff49 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 800195a:	7b3b      	ldrb	r3, [r7, #12]
 800195c:	b29a      	uxth	r2, r3
 800195e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001962:	9301      	str	r3, [sp, #4]
 8001964:	2302      	movs	r3, #2
 8001966:	9300      	str	r3, [sp, #0]
 8001968:	2300      	movs	r3, #0
 800196a:	210a      	movs	r1, #10
 800196c:	4843      	ldr	r0, [pc, #268]	; (8001a7c <FreqMenu_DrawFreqPresetMenu+0x384>)
 800196e:	f009 ff3d 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 8001972:	7afb      	ldrb	r3, [r7, #11]
 8001974:	b29a      	uxth	r2, r3
 8001976:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800197a:	9301      	str	r3, [sp, #4]
 800197c:	2302      	movs	r3, #2
 800197e:	9300      	str	r3, [sp, #0]
 8001980:	2300      	movs	r3, #0
 8001982:	210a      	movs	r1, #10
 8001984:	483e      	ldr	r0, [pc, #248]	; (8001a80 <FreqMenu_DrawFreqPresetMenu+0x388>)
 8001986:	f009 ff31 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 800198a:	7abb      	ldrb	r3, [r7, #10]
 800198c:	b29a      	uxth	r2, r3
 800198e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001992:	9301      	str	r3, [sp, #4]
 8001994:	2302      	movs	r3, #2
 8001996:	9300      	str	r3, [sp, #0]
 8001998:	2300      	movs	r3, #0
 800199a:	210a      	movs	r1, #10
 800199c:	4839      	ldr	r0, [pc, #228]	; (8001a84 <FreqMenu_DrawFreqPresetMenu+0x38c>)
 800199e:	f009 ff25 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 80019a2:	7a7b      	ldrb	r3, [r7, #9]
 80019a4:	b29a      	uxth	r2, r3
 80019a6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80019aa:	9301      	str	r3, [sp, #4]
 80019ac:	2302      	movs	r3, #2
 80019ae:	9300      	str	r3, [sp, #0]
 80019b0:	2300      	movs	r3, #0
 80019b2:	210a      	movs	r1, #10
 80019b4:	4834      	ldr	r0, [pc, #208]	; (8001a88 <FreqMenu_DrawFreqPresetMenu+0x390>)
 80019b6:	f009 ff19 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 80019ba:	7bfb      	ldrb	r3, [r7, #15]
 80019bc:	b29a      	uxth	r2, r3
 80019be:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80019c2:	9301      	str	r3, [sp, #4]
 80019c4:	2302      	movs	r3, #2
 80019c6:	9300      	str	r3, [sp, #0]
 80019c8:	2300      	movs	r3, #0
 80019ca:	2178      	movs	r1, #120	; 0x78
 80019cc:	482f      	ldr	r0, [pc, #188]	; (8001a8c <FreqMenu_DrawFreqPresetMenu+0x394>)
 80019ce:	f009 ff0d 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 80019d2:	7bbb      	ldrb	r3, [r7, #14]
 80019d4:	b29a      	uxth	r2, r3
 80019d6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80019da:	9301      	str	r3, [sp, #4]
 80019dc:	2302      	movs	r3, #2
 80019de:	9300      	str	r3, [sp, #0]
 80019e0:	2300      	movs	r3, #0
 80019e2:	2178      	movs	r1, #120	; 0x78
 80019e4:	482a      	ldr	r0, [pc, #168]	; (8001a90 <FreqMenu_DrawFreqPresetMenu+0x398>)
 80019e6:	f009 ff01 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 80019ea:	7b7b      	ldrb	r3, [r7, #13]
 80019ec:	b29a      	uxth	r2, r3
 80019ee:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80019f2:	9301      	str	r3, [sp, #4]
 80019f4:	2302      	movs	r3, #2
 80019f6:	9300      	str	r3, [sp, #0]
 80019f8:	2300      	movs	r3, #0
 80019fa:	2178      	movs	r1, #120	; 0x78
 80019fc:	4825      	ldr	r0, [pc, #148]	; (8001a94 <FreqMenu_DrawFreqPresetMenu+0x39c>)
 80019fe:	f009 fef5 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 8001a02:	7b3b      	ldrb	r3, [r7, #12]
 8001a04:	b29a      	uxth	r2, r3
 8001a06:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a0a:	9301      	str	r3, [sp, #4]
 8001a0c:	2302      	movs	r3, #2
 8001a0e:	9300      	str	r3, [sp, #0]
 8001a10:	2300      	movs	r3, #0
 8001a12:	2178      	movs	r1, #120	; 0x78
 8001a14:	4820      	ldr	r0, [pc, #128]	; (8001a98 <FreqMenu_DrawFreqPresetMenu+0x3a0>)
 8001a16:	f009 fee9 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 8001a1a:	7afb      	ldrb	r3, [r7, #11]
 8001a1c:	b29a      	uxth	r2, r3
 8001a1e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a22:	9301      	str	r3, [sp, #4]
 8001a24:	2302      	movs	r3, #2
 8001a26:	9300      	str	r3, [sp, #0]
 8001a28:	2300      	movs	r3, #0
 8001a2a:	2178      	movs	r1, #120	; 0x78
 8001a2c:	481b      	ldr	r0, [pc, #108]	; (8001a9c <FreqMenu_DrawFreqPresetMenu+0x3a4>)
 8001a2e:	f009 fedd 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 8001a32:	7abb      	ldrb	r3, [r7, #10]
 8001a34:	b29a      	uxth	r2, r3
 8001a36:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a3a:	9301      	str	r3, [sp, #4]
 8001a3c:	2302      	movs	r3, #2
 8001a3e:	9300      	str	r3, [sp, #0]
 8001a40:	2300      	movs	r3, #0
 8001a42:	2178      	movs	r1, #120	; 0x78
 8001a44:	4816      	ldr	r0, [pc, #88]	; (8001aa0 <FreqMenu_DrawFreqPresetMenu+0x3a8>)
 8001a46:	f009 fed1 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 8001a4a:	7a7b      	ldrb	r3, [r7, #9]
 8001a4c:	b29a      	uxth	r2, r3
 8001a4e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a52:	9301      	str	r3, [sp, #4]
 8001a54:	2302      	movs	r3, #2
 8001a56:	9300      	str	r3, [sp, #0]
 8001a58:	2300      	movs	r3, #0
 8001a5a:	2178      	movs	r1, #120	; 0x78
 8001a5c:	4811      	ldr	r0, [pc, #68]	; (8001aa4 <FreqMenu_DrawFreqPresetMenu+0x3ac>)
 8001a5e:	f009 fec5 	bl	800b7ec <ILI9341_Draw_Text>
				break;
 8001a62:	f001 b8ac 	b.w	8002bbe <FreqMenu_DrawFreqPresetMenu+0x14c6>
 8001a66:	bf00      	nop
 8001a68:	000124f8 	.word	0x000124f8
 8001a6c:	000186a0 	.word	0x000186a0
 8001a70:	0800ef14 	.word	0x0800ef14
 8001a74:	0800ef1c 	.word	0x0800ef1c
 8001a78:	0800ef24 	.word	0x0800ef24
 8001a7c:	0800ef2c 	.word	0x0800ef2c
 8001a80:	0800ef34 	.word	0x0800ef34
 8001a84:	0800ef3c 	.word	0x0800ef3c
 8001a88:	0800ef44 	.word	0x0800ef44
 8001a8c:	0800ef4c 	.word	0x0800ef4c
 8001a90:	0800ef54 	.word	0x0800ef54
 8001a94:	0800ef5c 	.word	0x0800ef5c
 8001a98:	0800ef64 	.word	0x0800ef64
 8001a9c:	0800ef6c 	.word	0x0800ef6c
 8001aa0:	0800ef74 	.word	0x0800ef74
 8001aa4:	0800ef7c 	.word	0x0800ef7c
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 8001aa8:	7bfb      	ldrb	r3, [r7, #15]
 8001aaa:	b29a      	uxth	r2, r3
 8001aac:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ab0:	9301      	str	r3, [sp, #4]
 8001ab2:	2302      	movs	r3, #2
 8001ab4:	9300      	str	r3, [sp, #0]
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	210a      	movs	r1, #10
 8001aba:	48a5      	ldr	r0, [pc, #660]	; (8001d50 <FreqMenu_DrawFreqPresetMenu+0x658>)
 8001abc:	f009 fe96 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 8001ac0:	7bbb      	ldrb	r3, [r7, #14]
 8001ac2:	b29a      	uxth	r2, r3
 8001ac4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ac8:	9301      	str	r3, [sp, #4]
 8001aca:	2302      	movs	r3, #2
 8001acc:	9300      	str	r3, [sp, #0]
 8001ace:	2300      	movs	r3, #0
 8001ad0:	210a      	movs	r1, #10
 8001ad2:	48a0      	ldr	r0, [pc, #640]	; (8001d54 <FreqMenu_DrawFreqPresetMenu+0x65c>)
 8001ad4:	f009 fe8a 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, WHITE, 2, BLACK);
 8001ad8:	7b7b      	ldrb	r3, [r7, #13]
 8001ada:	b29a      	uxth	r2, r3
 8001adc:	2300      	movs	r3, #0
 8001ade:	9301      	str	r3, [sp, #4]
 8001ae0:	2302      	movs	r3, #2
 8001ae2:	9300      	str	r3, [sp, #0]
 8001ae4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ae8:	210a      	movs	r1, #10
 8001aea:	489b      	ldr	r0, [pc, #620]	; (8001d58 <FreqMenu_DrawFreqPresetMenu+0x660>)
 8001aec:	f009 fe7e 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 8001af0:	7b3b      	ldrb	r3, [r7, #12]
 8001af2:	b29a      	uxth	r2, r3
 8001af4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001af8:	9301      	str	r3, [sp, #4]
 8001afa:	2302      	movs	r3, #2
 8001afc:	9300      	str	r3, [sp, #0]
 8001afe:	2300      	movs	r3, #0
 8001b00:	210a      	movs	r1, #10
 8001b02:	4896      	ldr	r0, [pc, #600]	; (8001d5c <FreqMenu_DrawFreqPresetMenu+0x664>)
 8001b04:	f009 fe72 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 8001b08:	7afb      	ldrb	r3, [r7, #11]
 8001b0a:	b29a      	uxth	r2, r3
 8001b0c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b10:	9301      	str	r3, [sp, #4]
 8001b12:	2302      	movs	r3, #2
 8001b14:	9300      	str	r3, [sp, #0]
 8001b16:	2300      	movs	r3, #0
 8001b18:	210a      	movs	r1, #10
 8001b1a:	4891      	ldr	r0, [pc, #580]	; (8001d60 <FreqMenu_DrawFreqPresetMenu+0x668>)
 8001b1c:	f009 fe66 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 8001b20:	7abb      	ldrb	r3, [r7, #10]
 8001b22:	b29a      	uxth	r2, r3
 8001b24:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b28:	9301      	str	r3, [sp, #4]
 8001b2a:	2302      	movs	r3, #2
 8001b2c:	9300      	str	r3, [sp, #0]
 8001b2e:	2300      	movs	r3, #0
 8001b30:	210a      	movs	r1, #10
 8001b32:	488c      	ldr	r0, [pc, #560]	; (8001d64 <FreqMenu_DrawFreqPresetMenu+0x66c>)
 8001b34:	f009 fe5a 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 8001b38:	7a7b      	ldrb	r3, [r7, #9]
 8001b3a:	b29a      	uxth	r2, r3
 8001b3c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b40:	9301      	str	r3, [sp, #4]
 8001b42:	2302      	movs	r3, #2
 8001b44:	9300      	str	r3, [sp, #0]
 8001b46:	2300      	movs	r3, #0
 8001b48:	210a      	movs	r1, #10
 8001b4a:	4887      	ldr	r0, [pc, #540]	; (8001d68 <FreqMenu_DrawFreqPresetMenu+0x670>)
 8001b4c:	f009 fe4e 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 8001b50:	7bfb      	ldrb	r3, [r7, #15]
 8001b52:	b29a      	uxth	r2, r3
 8001b54:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b58:	9301      	str	r3, [sp, #4]
 8001b5a:	2302      	movs	r3, #2
 8001b5c:	9300      	str	r3, [sp, #0]
 8001b5e:	2300      	movs	r3, #0
 8001b60:	2178      	movs	r1, #120	; 0x78
 8001b62:	4882      	ldr	r0, [pc, #520]	; (8001d6c <FreqMenu_DrawFreqPresetMenu+0x674>)
 8001b64:	f009 fe42 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 8001b68:	7bbb      	ldrb	r3, [r7, #14]
 8001b6a:	b29a      	uxth	r2, r3
 8001b6c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b70:	9301      	str	r3, [sp, #4]
 8001b72:	2302      	movs	r3, #2
 8001b74:	9300      	str	r3, [sp, #0]
 8001b76:	2300      	movs	r3, #0
 8001b78:	2178      	movs	r1, #120	; 0x78
 8001b7a:	487d      	ldr	r0, [pc, #500]	; (8001d70 <FreqMenu_DrawFreqPresetMenu+0x678>)
 8001b7c:	f009 fe36 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 8001b80:	7b7b      	ldrb	r3, [r7, #13]
 8001b82:	b29a      	uxth	r2, r3
 8001b84:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b88:	9301      	str	r3, [sp, #4]
 8001b8a:	2302      	movs	r3, #2
 8001b8c:	9300      	str	r3, [sp, #0]
 8001b8e:	2300      	movs	r3, #0
 8001b90:	2178      	movs	r1, #120	; 0x78
 8001b92:	4878      	ldr	r0, [pc, #480]	; (8001d74 <FreqMenu_DrawFreqPresetMenu+0x67c>)
 8001b94:	f009 fe2a 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 8001b98:	7b3b      	ldrb	r3, [r7, #12]
 8001b9a:	b29a      	uxth	r2, r3
 8001b9c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ba0:	9301      	str	r3, [sp, #4]
 8001ba2:	2302      	movs	r3, #2
 8001ba4:	9300      	str	r3, [sp, #0]
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	2178      	movs	r1, #120	; 0x78
 8001baa:	4873      	ldr	r0, [pc, #460]	; (8001d78 <FreqMenu_DrawFreqPresetMenu+0x680>)
 8001bac:	f009 fe1e 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 8001bb0:	7afb      	ldrb	r3, [r7, #11]
 8001bb2:	b29a      	uxth	r2, r3
 8001bb4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001bb8:	9301      	str	r3, [sp, #4]
 8001bba:	2302      	movs	r3, #2
 8001bbc:	9300      	str	r3, [sp, #0]
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	2178      	movs	r1, #120	; 0x78
 8001bc2:	486e      	ldr	r0, [pc, #440]	; (8001d7c <FreqMenu_DrawFreqPresetMenu+0x684>)
 8001bc4:	f009 fe12 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 8001bc8:	7abb      	ldrb	r3, [r7, #10]
 8001bca:	b29a      	uxth	r2, r3
 8001bcc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001bd0:	9301      	str	r3, [sp, #4]
 8001bd2:	2302      	movs	r3, #2
 8001bd4:	9300      	str	r3, [sp, #0]
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	2178      	movs	r1, #120	; 0x78
 8001bda:	4869      	ldr	r0, [pc, #420]	; (8001d80 <FreqMenu_DrawFreqPresetMenu+0x688>)
 8001bdc:	f009 fe06 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 8001be0:	7a7b      	ldrb	r3, [r7, #9]
 8001be2:	b29a      	uxth	r2, r3
 8001be4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001be8:	9301      	str	r3, [sp, #4]
 8001bea:	2302      	movs	r3, #2
 8001bec:	9300      	str	r3, [sp, #0]
 8001bee:	2300      	movs	r3, #0
 8001bf0:	2178      	movs	r1, #120	; 0x78
 8001bf2:	4864      	ldr	r0, [pc, #400]	; (8001d84 <FreqMenu_DrawFreqPresetMenu+0x68c>)
 8001bf4:	f009 fdfa 	bl	800b7ec <ILI9341_Draw_Text>
				break;
 8001bf8:	f000 bfe1 	b.w	8002bbe <FreqMenu_DrawFreqPresetMenu+0x14c6>
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 8001bfc:	7bfb      	ldrb	r3, [r7, #15]
 8001bfe:	b29a      	uxth	r2, r3
 8001c00:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c04:	9301      	str	r3, [sp, #4]
 8001c06:	2302      	movs	r3, #2
 8001c08:	9300      	str	r3, [sp, #0]
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	210a      	movs	r1, #10
 8001c0e:	4850      	ldr	r0, [pc, #320]	; (8001d50 <FreqMenu_DrawFreqPresetMenu+0x658>)
 8001c10:	f009 fdec 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 8001c14:	7bbb      	ldrb	r3, [r7, #14]
 8001c16:	b29a      	uxth	r2, r3
 8001c18:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c1c:	9301      	str	r3, [sp, #4]
 8001c1e:	2302      	movs	r3, #2
 8001c20:	9300      	str	r3, [sp, #0]
 8001c22:	2300      	movs	r3, #0
 8001c24:	210a      	movs	r1, #10
 8001c26:	484b      	ldr	r0, [pc, #300]	; (8001d54 <FreqMenu_DrawFreqPresetMenu+0x65c>)
 8001c28:	f009 fde0 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 8001c2c:	7b7b      	ldrb	r3, [r7, #13]
 8001c2e:	b29a      	uxth	r2, r3
 8001c30:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c34:	9301      	str	r3, [sp, #4]
 8001c36:	2302      	movs	r3, #2
 8001c38:	9300      	str	r3, [sp, #0]
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	210a      	movs	r1, #10
 8001c3e:	4846      	ldr	r0, [pc, #280]	; (8001d58 <FreqMenu_DrawFreqPresetMenu+0x660>)
 8001c40:	f009 fdd4 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, WHITE, 2, BLACK);
 8001c44:	7b3b      	ldrb	r3, [r7, #12]
 8001c46:	b29a      	uxth	r2, r3
 8001c48:	2300      	movs	r3, #0
 8001c4a:	9301      	str	r3, [sp, #4]
 8001c4c:	2302      	movs	r3, #2
 8001c4e:	9300      	str	r3, [sp, #0]
 8001c50:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c54:	210a      	movs	r1, #10
 8001c56:	4841      	ldr	r0, [pc, #260]	; (8001d5c <FreqMenu_DrawFreqPresetMenu+0x664>)
 8001c58:	f009 fdc8 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 8001c5c:	7afb      	ldrb	r3, [r7, #11]
 8001c5e:	b29a      	uxth	r2, r3
 8001c60:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c64:	9301      	str	r3, [sp, #4]
 8001c66:	2302      	movs	r3, #2
 8001c68:	9300      	str	r3, [sp, #0]
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	210a      	movs	r1, #10
 8001c6e:	483c      	ldr	r0, [pc, #240]	; (8001d60 <FreqMenu_DrawFreqPresetMenu+0x668>)
 8001c70:	f009 fdbc 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 8001c74:	7abb      	ldrb	r3, [r7, #10]
 8001c76:	b29a      	uxth	r2, r3
 8001c78:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c7c:	9301      	str	r3, [sp, #4]
 8001c7e:	2302      	movs	r3, #2
 8001c80:	9300      	str	r3, [sp, #0]
 8001c82:	2300      	movs	r3, #0
 8001c84:	210a      	movs	r1, #10
 8001c86:	4837      	ldr	r0, [pc, #220]	; (8001d64 <FreqMenu_DrawFreqPresetMenu+0x66c>)
 8001c88:	f009 fdb0 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 8001c8c:	7a7b      	ldrb	r3, [r7, #9]
 8001c8e:	b29a      	uxth	r2, r3
 8001c90:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c94:	9301      	str	r3, [sp, #4]
 8001c96:	2302      	movs	r3, #2
 8001c98:	9300      	str	r3, [sp, #0]
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	210a      	movs	r1, #10
 8001c9e:	4832      	ldr	r0, [pc, #200]	; (8001d68 <FreqMenu_DrawFreqPresetMenu+0x670>)
 8001ca0:	f009 fda4 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 8001ca4:	7bfb      	ldrb	r3, [r7, #15]
 8001ca6:	b29a      	uxth	r2, r3
 8001ca8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001cac:	9301      	str	r3, [sp, #4]
 8001cae:	2302      	movs	r3, #2
 8001cb0:	9300      	str	r3, [sp, #0]
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	2178      	movs	r1, #120	; 0x78
 8001cb6:	482d      	ldr	r0, [pc, #180]	; (8001d6c <FreqMenu_DrawFreqPresetMenu+0x674>)
 8001cb8:	f009 fd98 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 8001cbc:	7bbb      	ldrb	r3, [r7, #14]
 8001cbe:	b29a      	uxth	r2, r3
 8001cc0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001cc4:	9301      	str	r3, [sp, #4]
 8001cc6:	2302      	movs	r3, #2
 8001cc8:	9300      	str	r3, [sp, #0]
 8001cca:	2300      	movs	r3, #0
 8001ccc:	2178      	movs	r1, #120	; 0x78
 8001cce:	4828      	ldr	r0, [pc, #160]	; (8001d70 <FreqMenu_DrawFreqPresetMenu+0x678>)
 8001cd0:	f009 fd8c 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 8001cd4:	7b7b      	ldrb	r3, [r7, #13]
 8001cd6:	b29a      	uxth	r2, r3
 8001cd8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001cdc:	9301      	str	r3, [sp, #4]
 8001cde:	2302      	movs	r3, #2
 8001ce0:	9300      	str	r3, [sp, #0]
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	2178      	movs	r1, #120	; 0x78
 8001ce6:	4823      	ldr	r0, [pc, #140]	; (8001d74 <FreqMenu_DrawFreqPresetMenu+0x67c>)
 8001ce8:	f009 fd80 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 8001cec:	7b3b      	ldrb	r3, [r7, #12]
 8001cee:	b29a      	uxth	r2, r3
 8001cf0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001cf4:	9301      	str	r3, [sp, #4]
 8001cf6:	2302      	movs	r3, #2
 8001cf8:	9300      	str	r3, [sp, #0]
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	2178      	movs	r1, #120	; 0x78
 8001cfe:	481e      	ldr	r0, [pc, #120]	; (8001d78 <FreqMenu_DrawFreqPresetMenu+0x680>)
 8001d00:	f009 fd74 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 8001d04:	7afb      	ldrb	r3, [r7, #11]
 8001d06:	b29a      	uxth	r2, r3
 8001d08:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d0c:	9301      	str	r3, [sp, #4]
 8001d0e:	2302      	movs	r3, #2
 8001d10:	9300      	str	r3, [sp, #0]
 8001d12:	2300      	movs	r3, #0
 8001d14:	2178      	movs	r1, #120	; 0x78
 8001d16:	4819      	ldr	r0, [pc, #100]	; (8001d7c <FreqMenu_DrawFreqPresetMenu+0x684>)
 8001d18:	f009 fd68 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 8001d1c:	7abb      	ldrb	r3, [r7, #10]
 8001d1e:	b29a      	uxth	r2, r3
 8001d20:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d24:	9301      	str	r3, [sp, #4]
 8001d26:	2302      	movs	r3, #2
 8001d28:	9300      	str	r3, [sp, #0]
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	2178      	movs	r1, #120	; 0x78
 8001d2e:	4814      	ldr	r0, [pc, #80]	; (8001d80 <FreqMenu_DrawFreqPresetMenu+0x688>)
 8001d30:	f009 fd5c 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 8001d34:	7a7b      	ldrb	r3, [r7, #9]
 8001d36:	b29a      	uxth	r2, r3
 8001d38:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d3c:	9301      	str	r3, [sp, #4]
 8001d3e:	2302      	movs	r3, #2
 8001d40:	9300      	str	r3, [sp, #0]
 8001d42:	2300      	movs	r3, #0
 8001d44:	2178      	movs	r1, #120	; 0x78
 8001d46:	480f      	ldr	r0, [pc, #60]	; (8001d84 <FreqMenu_DrawFreqPresetMenu+0x68c>)
 8001d48:	f009 fd50 	bl	800b7ec <ILI9341_Draw_Text>
				break;
 8001d4c:	f000 bf37 	b.w	8002bbe <FreqMenu_DrawFreqPresetMenu+0x14c6>
 8001d50:	0800ef14 	.word	0x0800ef14
 8001d54:	0800ef1c 	.word	0x0800ef1c
 8001d58:	0800ef24 	.word	0x0800ef24
 8001d5c:	0800ef2c 	.word	0x0800ef2c
 8001d60:	0800ef34 	.word	0x0800ef34
 8001d64:	0800ef3c 	.word	0x0800ef3c
 8001d68:	0800ef44 	.word	0x0800ef44
 8001d6c:	0800ef4c 	.word	0x0800ef4c
 8001d70:	0800ef54 	.word	0x0800ef54
 8001d74:	0800ef5c 	.word	0x0800ef5c
 8001d78:	0800ef64 	.word	0x0800ef64
 8001d7c:	0800ef6c 	.word	0x0800ef6c
 8001d80:	0800ef74 	.word	0x0800ef74
 8001d84:	0800ef7c 	.word	0x0800ef7c
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 8001d88:	7bfb      	ldrb	r3, [r7, #15]
 8001d8a:	b29a      	uxth	r2, r3
 8001d8c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d90:	9301      	str	r3, [sp, #4]
 8001d92:	2302      	movs	r3, #2
 8001d94:	9300      	str	r3, [sp, #0]
 8001d96:	2300      	movs	r3, #0
 8001d98:	210a      	movs	r1, #10
 8001d9a:	48a5      	ldr	r0, [pc, #660]	; (8002030 <FreqMenu_DrawFreqPresetMenu+0x938>)
 8001d9c:	f009 fd26 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 8001da0:	7bbb      	ldrb	r3, [r7, #14]
 8001da2:	b29a      	uxth	r2, r3
 8001da4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001da8:	9301      	str	r3, [sp, #4]
 8001daa:	2302      	movs	r3, #2
 8001dac:	9300      	str	r3, [sp, #0]
 8001dae:	2300      	movs	r3, #0
 8001db0:	210a      	movs	r1, #10
 8001db2:	48a0      	ldr	r0, [pc, #640]	; (8002034 <FreqMenu_DrawFreqPresetMenu+0x93c>)
 8001db4:	f009 fd1a 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 8001db8:	7b7b      	ldrb	r3, [r7, #13]
 8001dba:	b29a      	uxth	r2, r3
 8001dbc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001dc0:	9301      	str	r3, [sp, #4]
 8001dc2:	2302      	movs	r3, #2
 8001dc4:	9300      	str	r3, [sp, #0]
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	210a      	movs	r1, #10
 8001dca:	489b      	ldr	r0, [pc, #620]	; (8002038 <FreqMenu_DrawFreqPresetMenu+0x940>)
 8001dcc:	f009 fd0e 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 8001dd0:	7b3b      	ldrb	r3, [r7, #12]
 8001dd2:	b29a      	uxth	r2, r3
 8001dd4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001dd8:	9301      	str	r3, [sp, #4]
 8001dda:	2302      	movs	r3, #2
 8001ddc:	9300      	str	r3, [sp, #0]
 8001dde:	2300      	movs	r3, #0
 8001de0:	210a      	movs	r1, #10
 8001de2:	4896      	ldr	r0, [pc, #600]	; (800203c <FreqMenu_DrawFreqPresetMenu+0x944>)
 8001de4:	f009 fd02 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, WHITE, 2, BLACK);
 8001de8:	7afb      	ldrb	r3, [r7, #11]
 8001dea:	b29a      	uxth	r2, r3
 8001dec:	2300      	movs	r3, #0
 8001dee:	9301      	str	r3, [sp, #4]
 8001df0:	2302      	movs	r3, #2
 8001df2:	9300      	str	r3, [sp, #0]
 8001df4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001df8:	210a      	movs	r1, #10
 8001dfa:	4891      	ldr	r0, [pc, #580]	; (8002040 <FreqMenu_DrawFreqPresetMenu+0x948>)
 8001dfc:	f009 fcf6 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 8001e00:	7abb      	ldrb	r3, [r7, #10]
 8001e02:	b29a      	uxth	r2, r3
 8001e04:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e08:	9301      	str	r3, [sp, #4]
 8001e0a:	2302      	movs	r3, #2
 8001e0c:	9300      	str	r3, [sp, #0]
 8001e0e:	2300      	movs	r3, #0
 8001e10:	210a      	movs	r1, #10
 8001e12:	488c      	ldr	r0, [pc, #560]	; (8002044 <FreqMenu_DrawFreqPresetMenu+0x94c>)
 8001e14:	f009 fcea 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 8001e18:	7a7b      	ldrb	r3, [r7, #9]
 8001e1a:	b29a      	uxth	r2, r3
 8001e1c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e20:	9301      	str	r3, [sp, #4]
 8001e22:	2302      	movs	r3, #2
 8001e24:	9300      	str	r3, [sp, #0]
 8001e26:	2300      	movs	r3, #0
 8001e28:	210a      	movs	r1, #10
 8001e2a:	4887      	ldr	r0, [pc, #540]	; (8002048 <FreqMenu_DrawFreqPresetMenu+0x950>)
 8001e2c:	f009 fcde 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 8001e30:	7bfb      	ldrb	r3, [r7, #15]
 8001e32:	b29a      	uxth	r2, r3
 8001e34:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e38:	9301      	str	r3, [sp, #4]
 8001e3a:	2302      	movs	r3, #2
 8001e3c:	9300      	str	r3, [sp, #0]
 8001e3e:	2300      	movs	r3, #0
 8001e40:	2178      	movs	r1, #120	; 0x78
 8001e42:	4882      	ldr	r0, [pc, #520]	; (800204c <FreqMenu_DrawFreqPresetMenu+0x954>)
 8001e44:	f009 fcd2 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 8001e48:	7bbb      	ldrb	r3, [r7, #14]
 8001e4a:	b29a      	uxth	r2, r3
 8001e4c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e50:	9301      	str	r3, [sp, #4]
 8001e52:	2302      	movs	r3, #2
 8001e54:	9300      	str	r3, [sp, #0]
 8001e56:	2300      	movs	r3, #0
 8001e58:	2178      	movs	r1, #120	; 0x78
 8001e5a:	487d      	ldr	r0, [pc, #500]	; (8002050 <FreqMenu_DrawFreqPresetMenu+0x958>)
 8001e5c:	f009 fcc6 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 8001e60:	7b7b      	ldrb	r3, [r7, #13]
 8001e62:	b29a      	uxth	r2, r3
 8001e64:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e68:	9301      	str	r3, [sp, #4]
 8001e6a:	2302      	movs	r3, #2
 8001e6c:	9300      	str	r3, [sp, #0]
 8001e6e:	2300      	movs	r3, #0
 8001e70:	2178      	movs	r1, #120	; 0x78
 8001e72:	4878      	ldr	r0, [pc, #480]	; (8002054 <FreqMenu_DrawFreqPresetMenu+0x95c>)
 8001e74:	f009 fcba 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 8001e78:	7b3b      	ldrb	r3, [r7, #12]
 8001e7a:	b29a      	uxth	r2, r3
 8001e7c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e80:	9301      	str	r3, [sp, #4]
 8001e82:	2302      	movs	r3, #2
 8001e84:	9300      	str	r3, [sp, #0]
 8001e86:	2300      	movs	r3, #0
 8001e88:	2178      	movs	r1, #120	; 0x78
 8001e8a:	4873      	ldr	r0, [pc, #460]	; (8002058 <FreqMenu_DrawFreqPresetMenu+0x960>)
 8001e8c:	f009 fcae 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 8001e90:	7afb      	ldrb	r3, [r7, #11]
 8001e92:	b29a      	uxth	r2, r3
 8001e94:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e98:	9301      	str	r3, [sp, #4]
 8001e9a:	2302      	movs	r3, #2
 8001e9c:	9300      	str	r3, [sp, #0]
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	2178      	movs	r1, #120	; 0x78
 8001ea2:	486e      	ldr	r0, [pc, #440]	; (800205c <FreqMenu_DrawFreqPresetMenu+0x964>)
 8001ea4:	f009 fca2 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 8001ea8:	7abb      	ldrb	r3, [r7, #10]
 8001eaa:	b29a      	uxth	r2, r3
 8001eac:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001eb0:	9301      	str	r3, [sp, #4]
 8001eb2:	2302      	movs	r3, #2
 8001eb4:	9300      	str	r3, [sp, #0]
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	2178      	movs	r1, #120	; 0x78
 8001eba:	4869      	ldr	r0, [pc, #420]	; (8002060 <FreqMenu_DrawFreqPresetMenu+0x968>)
 8001ebc:	f009 fc96 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 8001ec0:	7a7b      	ldrb	r3, [r7, #9]
 8001ec2:	b29a      	uxth	r2, r3
 8001ec4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ec8:	9301      	str	r3, [sp, #4]
 8001eca:	2302      	movs	r3, #2
 8001ecc:	9300      	str	r3, [sp, #0]
 8001ece:	2300      	movs	r3, #0
 8001ed0:	2178      	movs	r1, #120	; 0x78
 8001ed2:	4864      	ldr	r0, [pc, #400]	; (8002064 <FreqMenu_DrawFreqPresetMenu+0x96c>)
 8001ed4:	f009 fc8a 	bl	800b7ec <ILI9341_Draw_Text>
				break;
 8001ed8:	f000 be71 	b.w	8002bbe <FreqMenu_DrawFreqPresetMenu+0x14c6>
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 8001edc:	7bfb      	ldrb	r3, [r7, #15]
 8001ede:	b29a      	uxth	r2, r3
 8001ee0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ee4:	9301      	str	r3, [sp, #4]
 8001ee6:	2302      	movs	r3, #2
 8001ee8:	9300      	str	r3, [sp, #0]
 8001eea:	2300      	movs	r3, #0
 8001eec:	210a      	movs	r1, #10
 8001eee:	4850      	ldr	r0, [pc, #320]	; (8002030 <FreqMenu_DrawFreqPresetMenu+0x938>)
 8001ef0:	f009 fc7c 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 8001ef4:	7bbb      	ldrb	r3, [r7, #14]
 8001ef6:	b29a      	uxth	r2, r3
 8001ef8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001efc:	9301      	str	r3, [sp, #4]
 8001efe:	2302      	movs	r3, #2
 8001f00:	9300      	str	r3, [sp, #0]
 8001f02:	2300      	movs	r3, #0
 8001f04:	210a      	movs	r1, #10
 8001f06:	484b      	ldr	r0, [pc, #300]	; (8002034 <FreqMenu_DrawFreqPresetMenu+0x93c>)
 8001f08:	f009 fc70 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 8001f0c:	7b7b      	ldrb	r3, [r7, #13]
 8001f0e:	b29a      	uxth	r2, r3
 8001f10:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f14:	9301      	str	r3, [sp, #4]
 8001f16:	2302      	movs	r3, #2
 8001f18:	9300      	str	r3, [sp, #0]
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	210a      	movs	r1, #10
 8001f1e:	4846      	ldr	r0, [pc, #280]	; (8002038 <FreqMenu_DrawFreqPresetMenu+0x940>)
 8001f20:	f009 fc64 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 8001f24:	7b3b      	ldrb	r3, [r7, #12]
 8001f26:	b29a      	uxth	r2, r3
 8001f28:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f2c:	9301      	str	r3, [sp, #4]
 8001f2e:	2302      	movs	r3, #2
 8001f30:	9300      	str	r3, [sp, #0]
 8001f32:	2300      	movs	r3, #0
 8001f34:	210a      	movs	r1, #10
 8001f36:	4841      	ldr	r0, [pc, #260]	; (800203c <FreqMenu_DrawFreqPresetMenu+0x944>)
 8001f38:	f009 fc58 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 8001f3c:	7afb      	ldrb	r3, [r7, #11]
 8001f3e:	b29a      	uxth	r2, r3
 8001f40:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f44:	9301      	str	r3, [sp, #4]
 8001f46:	2302      	movs	r3, #2
 8001f48:	9300      	str	r3, [sp, #0]
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	210a      	movs	r1, #10
 8001f4e:	483c      	ldr	r0, [pc, #240]	; (8002040 <FreqMenu_DrawFreqPresetMenu+0x948>)
 8001f50:	f009 fc4c 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, WHITE, 2, BLACK);
 8001f54:	7abb      	ldrb	r3, [r7, #10]
 8001f56:	b29a      	uxth	r2, r3
 8001f58:	2300      	movs	r3, #0
 8001f5a:	9301      	str	r3, [sp, #4]
 8001f5c:	2302      	movs	r3, #2
 8001f5e:	9300      	str	r3, [sp, #0]
 8001f60:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f64:	210a      	movs	r1, #10
 8001f66:	4837      	ldr	r0, [pc, #220]	; (8002044 <FreqMenu_DrawFreqPresetMenu+0x94c>)
 8001f68:	f009 fc40 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 8001f6c:	7a7b      	ldrb	r3, [r7, #9]
 8001f6e:	b29a      	uxth	r2, r3
 8001f70:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f74:	9301      	str	r3, [sp, #4]
 8001f76:	2302      	movs	r3, #2
 8001f78:	9300      	str	r3, [sp, #0]
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	210a      	movs	r1, #10
 8001f7e:	4832      	ldr	r0, [pc, #200]	; (8002048 <FreqMenu_DrawFreqPresetMenu+0x950>)
 8001f80:	f009 fc34 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 8001f84:	7bfb      	ldrb	r3, [r7, #15]
 8001f86:	b29a      	uxth	r2, r3
 8001f88:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f8c:	9301      	str	r3, [sp, #4]
 8001f8e:	2302      	movs	r3, #2
 8001f90:	9300      	str	r3, [sp, #0]
 8001f92:	2300      	movs	r3, #0
 8001f94:	2178      	movs	r1, #120	; 0x78
 8001f96:	482d      	ldr	r0, [pc, #180]	; (800204c <FreqMenu_DrawFreqPresetMenu+0x954>)
 8001f98:	f009 fc28 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 8001f9c:	7bbb      	ldrb	r3, [r7, #14]
 8001f9e:	b29a      	uxth	r2, r3
 8001fa0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001fa4:	9301      	str	r3, [sp, #4]
 8001fa6:	2302      	movs	r3, #2
 8001fa8:	9300      	str	r3, [sp, #0]
 8001faa:	2300      	movs	r3, #0
 8001fac:	2178      	movs	r1, #120	; 0x78
 8001fae:	4828      	ldr	r0, [pc, #160]	; (8002050 <FreqMenu_DrawFreqPresetMenu+0x958>)
 8001fb0:	f009 fc1c 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 8001fb4:	7b7b      	ldrb	r3, [r7, #13]
 8001fb6:	b29a      	uxth	r2, r3
 8001fb8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001fbc:	9301      	str	r3, [sp, #4]
 8001fbe:	2302      	movs	r3, #2
 8001fc0:	9300      	str	r3, [sp, #0]
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	2178      	movs	r1, #120	; 0x78
 8001fc6:	4823      	ldr	r0, [pc, #140]	; (8002054 <FreqMenu_DrawFreqPresetMenu+0x95c>)
 8001fc8:	f009 fc10 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 8001fcc:	7b3b      	ldrb	r3, [r7, #12]
 8001fce:	b29a      	uxth	r2, r3
 8001fd0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001fd4:	9301      	str	r3, [sp, #4]
 8001fd6:	2302      	movs	r3, #2
 8001fd8:	9300      	str	r3, [sp, #0]
 8001fda:	2300      	movs	r3, #0
 8001fdc:	2178      	movs	r1, #120	; 0x78
 8001fde:	481e      	ldr	r0, [pc, #120]	; (8002058 <FreqMenu_DrawFreqPresetMenu+0x960>)
 8001fe0:	f009 fc04 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 8001fe4:	7afb      	ldrb	r3, [r7, #11]
 8001fe6:	b29a      	uxth	r2, r3
 8001fe8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001fec:	9301      	str	r3, [sp, #4]
 8001fee:	2302      	movs	r3, #2
 8001ff0:	9300      	str	r3, [sp, #0]
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	2178      	movs	r1, #120	; 0x78
 8001ff6:	4819      	ldr	r0, [pc, #100]	; (800205c <FreqMenu_DrawFreqPresetMenu+0x964>)
 8001ff8:	f009 fbf8 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 8001ffc:	7abb      	ldrb	r3, [r7, #10]
 8001ffe:	b29a      	uxth	r2, r3
 8002000:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002004:	9301      	str	r3, [sp, #4]
 8002006:	2302      	movs	r3, #2
 8002008:	9300      	str	r3, [sp, #0]
 800200a:	2300      	movs	r3, #0
 800200c:	2178      	movs	r1, #120	; 0x78
 800200e:	4814      	ldr	r0, [pc, #80]	; (8002060 <FreqMenu_DrawFreqPresetMenu+0x968>)
 8002010:	f009 fbec 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 8002014:	7a7b      	ldrb	r3, [r7, #9]
 8002016:	b29a      	uxth	r2, r3
 8002018:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800201c:	9301      	str	r3, [sp, #4]
 800201e:	2302      	movs	r3, #2
 8002020:	9300      	str	r3, [sp, #0]
 8002022:	2300      	movs	r3, #0
 8002024:	2178      	movs	r1, #120	; 0x78
 8002026:	480f      	ldr	r0, [pc, #60]	; (8002064 <FreqMenu_DrawFreqPresetMenu+0x96c>)
 8002028:	f009 fbe0 	bl	800b7ec <ILI9341_Draw_Text>
				break;
 800202c:	f000 bdc7 	b.w	8002bbe <FreqMenu_DrawFreqPresetMenu+0x14c6>
 8002030:	0800ef14 	.word	0x0800ef14
 8002034:	0800ef1c 	.word	0x0800ef1c
 8002038:	0800ef24 	.word	0x0800ef24
 800203c:	0800ef2c 	.word	0x0800ef2c
 8002040:	0800ef34 	.word	0x0800ef34
 8002044:	0800ef3c 	.word	0x0800ef3c
 8002048:	0800ef44 	.word	0x0800ef44
 800204c:	0800ef4c 	.word	0x0800ef4c
 8002050:	0800ef54 	.word	0x0800ef54
 8002054:	0800ef5c 	.word	0x0800ef5c
 8002058:	0800ef64 	.word	0x0800ef64
 800205c:	0800ef6c 	.word	0x0800ef6c
 8002060:	0800ef74 	.word	0x0800ef74
 8002064:	0800ef7c 	.word	0x0800ef7c
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 8002068:	7bfb      	ldrb	r3, [r7, #15]
 800206a:	b29a      	uxth	r2, r3
 800206c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002070:	9301      	str	r3, [sp, #4]
 8002072:	2302      	movs	r3, #2
 8002074:	9300      	str	r3, [sp, #0]
 8002076:	2300      	movs	r3, #0
 8002078:	210a      	movs	r1, #10
 800207a:	48a5      	ldr	r0, [pc, #660]	; (8002310 <FreqMenu_DrawFreqPresetMenu+0xc18>)
 800207c:	f009 fbb6 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 8002080:	7bbb      	ldrb	r3, [r7, #14]
 8002082:	b29a      	uxth	r2, r3
 8002084:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002088:	9301      	str	r3, [sp, #4]
 800208a:	2302      	movs	r3, #2
 800208c:	9300      	str	r3, [sp, #0]
 800208e:	2300      	movs	r3, #0
 8002090:	210a      	movs	r1, #10
 8002092:	48a0      	ldr	r0, [pc, #640]	; (8002314 <FreqMenu_DrawFreqPresetMenu+0xc1c>)
 8002094:	f009 fbaa 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 8002098:	7b7b      	ldrb	r3, [r7, #13]
 800209a:	b29a      	uxth	r2, r3
 800209c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80020a0:	9301      	str	r3, [sp, #4]
 80020a2:	2302      	movs	r3, #2
 80020a4:	9300      	str	r3, [sp, #0]
 80020a6:	2300      	movs	r3, #0
 80020a8:	210a      	movs	r1, #10
 80020aa:	489b      	ldr	r0, [pc, #620]	; (8002318 <FreqMenu_DrawFreqPresetMenu+0xc20>)
 80020ac:	f009 fb9e 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 80020b0:	7b3b      	ldrb	r3, [r7, #12]
 80020b2:	b29a      	uxth	r2, r3
 80020b4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80020b8:	9301      	str	r3, [sp, #4]
 80020ba:	2302      	movs	r3, #2
 80020bc:	9300      	str	r3, [sp, #0]
 80020be:	2300      	movs	r3, #0
 80020c0:	210a      	movs	r1, #10
 80020c2:	4896      	ldr	r0, [pc, #600]	; (800231c <FreqMenu_DrawFreqPresetMenu+0xc24>)
 80020c4:	f009 fb92 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 80020c8:	7afb      	ldrb	r3, [r7, #11]
 80020ca:	b29a      	uxth	r2, r3
 80020cc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80020d0:	9301      	str	r3, [sp, #4]
 80020d2:	2302      	movs	r3, #2
 80020d4:	9300      	str	r3, [sp, #0]
 80020d6:	2300      	movs	r3, #0
 80020d8:	210a      	movs	r1, #10
 80020da:	4891      	ldr	r0, [pc, #580]	; (8002320 <FreqMenu_DrawFreqPresetMenu+0xc28>)
 80020dc:	f009 fb86 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 80020e0:	7abb      	ldrb	r3, [r7, #10]
 80020e2:	b29a      	uxth	r2, r3
 80020e4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80020e8:	9301      	str	r3, [sp, #4]
 80020ea:	2302      	movs	r3, #2
 80020ec:	9300      	str	r3, [sp, #0]
 80020ee:	2300      	movs	r3, #0
 80020f0:	210a      	movs	r1, #10
 80020f2:	488c      	ldr	r0, [pc, #560]	; (8002324 <FreqMenu_DrawFreqPresetMenu+0xc2c>)
 80020f4:	f009 fb7a 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, WHITE, 2, BLACK);
 80020f8:	7a7b      	ldrb	r3, [r7, #9]
 80020fa:	b29a      	uxth	r2, r3
 80020fc:	2300      	movs	r3, #0
 80020fe:	9301      	str	r3, [sp, #4]
 8002100:	2302      	movs	r3, #2
 8002102:	9300      	str	r3, [sp, #0]
 8002104:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002108:	210a      	movs	r1, #10
 800210a:	4887      	ldr	r0, [pc, #540]	; (8002328 <FreqMenu_DrawFreqPresetMenu+0xc30>)
 800210c:	f009 fb6e 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 8002110:	7bfb      	ldrb	r3, [r7, #15]
 8002112:	b29a      	uxth	r2, r3
 8002114:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002118:	9301      	str	r3, [sp, #4]
 800211a:	2302      	movs	r3, #2
 800211c:	9300      	str	r3, [sp, #0]
 800211e:	2300      	movs	r3, #0
 8002120:	2178      	movs	r1, #120	; 0x78
 8002122:	4882      	ldr	r0, [pc, #520]	; (800232c <FreqMenu_DrawFreqPresetMenu+0xc34>)
 8002124:	f009 fb62 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 8002128:	7bbb      	ldrb	r3, [r7, #14]
 800212a:	b29a      	uxth	r2, r3
 800212c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002130:	9301      	str	r3, [sp, #4]
 8002132:	2302      	movs	r3, #2
 8002134:	9300      	str	r3, [sp, #0]
 8002136:	2300      	movs	r3, #0
 8002138:	2178      	movs	r1, #120	; 0x78
 800213a:	487d      	ldr	r0, [pc, #500]	; (8002330 <FreqMenu_DrawFreqPresetMenu+0xc38>)
 800213c:	f009 fb56 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 8002140:	7b7b      	ldrb	r3, [r7, #13]
 8002142:	b29a      	uxth	r2, r3
 8002144:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002148:	9301      	str	r3, [sp, #4]
 800214a:	2302      	movs	r3, #2
 800214c:	9300      	str	r3, [sp, #0]
 800214e:	2300      	movs	r3, #0
 8002150:	2178      	movs	r1, #120	; 0x78
 8002152:	4878      	ldr	r0, [pc, #480]	; (8002334 <FreqMenu_DrawFreqPresetMenu+0xc3c>)
 8002154:	f009 fb4a 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 8002158:	7b3b      	ldrb	r3, [r7, #12]
 800215a:	b29a      	uxth	r2, r3
 800215c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002160:	9301      	str	r3, [sp, #4]
 8002162:	2302      	movs	r3, #2
 8002164:	9300      	str	r3, [sp, #0]
 8002166:	2300      	movs	r3, #0
 8002168:	2178      	movs	r1, #120	; 0x78
 800216a:	4873      	ldr	r0, [pc, #460]	; (8002338 <FreqMenu_DrawFreqPresetMenu+0xc40>)
 800216c:	f009 fb3e 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 8002170:	7afb      	ldrb	r3, [r7, #11]
 8002172:	b29a      	uxth	r2, r3
 8002174:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002178:	9301      	str	r3, [sp, #4]
 800217a:	2302      	movs	r3, #2
 800217c:	9300      	str	r3, [sp, #0]
 800217e:	2300      	movs	r3, #0
 8002180:	2178      	movs	r1, #120	; 0x78
 8002182:	486e      	ldr	r0, [pc, #440]	; (800233c <FreqMenu_DrawFreqPresetMenu+0xc44>)
 8002184:	f009 fb32 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 8002188:	7abb      	ldrb	r3, [r7, #10]
 800218a:	b29a      	uxth	r2, r3
 800218c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002190:	9301      	str	r3, [sp, #4]
 8002192:	2302      	movs	r3, #2
 8002194:	9300      	str	r3, [sp, #0]
 8002196:	2300      	movs	r3, #0
 8002198:	2178      	movs	r1, #120	; 0x78
 800219a:	4869      	ldr	r0, [pc, #420]	; (8002340 <FreqMenu_DrawFreqPresetMenu+0xc48>)
 800219c:	f009 fb26 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 80021a0:	7a7b      	ldrb	r3, [r7, #9]
 80021a2:	b29a      	uxth	r2, r3
 80021a4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80021a8:	9301      	str	r3, [sp, #4]
 80021aa:	2302      	movs	r3, #2
 80021ac:	9300      	str	r3, [sp, #0]
 80021ae:	2300      	movs	r3, #0
 80021b0:	2178      	movs	r1, #120	; 0x78
 80021b2:	4864      	ldr	r0, [pc, #400]	; (8002344 <FreqMenu_DrawFreqPresetMenu+0xc4c>)
 80021b4:	f009 fb1a 	bl	800b7ec <ILI9341_Draw_Text>
				break;
 80021b8:	f000 bd01 	b.w	8002bbe <FreqMenu_DrawFreqPresetMenu+0x14c6>
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 80021bc:	7bfb      	ldrb	r3, [r7, #15]
 80021be:	b29a      	uxth	r2, r3
 80021c0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80021c4:	9301      	str	r3, [sp, #4]
 80021c6:	2302      	movs	r3, #2
 80021c8:	9300      	str	r3, [sp, #0]
 80021ca:	2300      	movs	r3, #0
 80021cc:	210a      	movs	r1, #10
 80021ce:	4850      	ldr	r0, [pc, #320]	; (8002310 <FreqMenu_DrawFreqPresetMenu+0xc18>)
 80021d0:	f009 fb0c 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 80021d4:	7bbb      	ldrb	r3, [r7, #14]
 80021d6:	b29a      	uxth	r2, r3
 80021d8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80021dc:	9301      	str	r3, [sp, #4]
 80021de:	2302      	movs	r3, #2
 80021e0:	9300      	str	r3, [sp, #0]
 80021e2:	2300      	movs	r3, #0
 80021e4:	210a      	movs	r1, #10
 80021e6:	484b      	ldr	r0, [pc, #300]	; (8002314 <FreqMenu_DrawFreqPresetMenu+0xc1c>)
 80021e8:	f009 fb00 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 80021ec:	7b7b      	ldrb	r3, [r7, #13]
 80021ee:	b29a      	uxth	r2, r3
 80021f0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80021f4:	9301      	str	r3, [sp, #4]
 80021f6:	2302      	movs	r3, #2
 80021f8:	9300      	str	r3, [sp, #0]
 80021fa:	2300      	movs	r3, #0
 80021fc:	210a      	movs	r1, #10
 80021fe:	4846      	ldr	r0, [pc, #280]	; (8002318 <FreqMenu_DrawFreqPresetMenu+0xc20>)
 8002200:	f009 faf4 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 8002204:	7b3b      	ldrb	r3, [r7, #12]
 8002206:	b29a      	uxth	r2, r3
 8002208:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800220c:	9301      	str	r3, [sp, #4]
 800220e:	2302      	movs	r3, #2
 8002210:	9300      	str	r3, [sp, #0]
 8002212:	2300      	movs	r3, #0
 8002214:	210a      	movs	r1, #10
 8002216:	4841      	ldr	r0, [pc, #260]	; (800231c <FreqMenu_DrawFreqPresetMenu+0xc24>)
 8002218:	f009 fae8 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 800221c:	7afb      	ldrb	r3, [r7, #11]
 800221e:	b29a      	uxth	r2, r3
 8002220:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002224:	9301      	str	r3, [sp, #4]
 8002226:	2302      	movs	r3, #2
 8002228:	9300      	str	r3, [sp, #0]
 800222a:	2300      	movs	r3, #0
 800222c:	210a      	movs	r1, #10
 800222e:	483c      	ldr	r0, [pc, #240]	; (8002320 <FreqMenu_DrawFreqPresetMenu+0xc28>)
 8002230:	f009 fadc 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 8002234:	7abb      	ldrb	r3, [r7, #10]
 8002236:	b29a      	uxth	r2, r3
 8002238:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800223c:	9301      	str	r3, [sp, #4]
 800223e:	2302      	movs	r3, #2
 8002240:	9300      	str	r3, [sp, #0]
 8002242:	2300      	movs	r3, #0
 8002244:	210a      	movs	r1, #10
 8002246:	4837      	ldr	r0, [pc, #220]	; (8002324 <FreqMenu_DrawFreqPresetMenu+0xc2c>)
 8002248:	f009 fad0 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 800224c:	7a7b      	ldrb	r3, [r7, #9]
 800224e:	b29a      	uxth	r2, r3
 8002250:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002254:	9301      	str	r3, [sp, #4]
 8002256:	2302      	movs	r3, #2
 8002258:	9300      	str	r3, [sp, #0]
 800225a:	2300      	movs	r3, #0
 800225c:	210a      	movs	r1, #10
 800225e:	4832      	ldr	r0, [pc, #200]	; (8002328 <FreqMenu_DrawFreqPresetMenu+0xc30>)
 8002260:	f009 fac4 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, WHITE, 2, BLACK);
 8002264:	7bfb      	ldrb	r3, [r7, #15]
 8002266:	b29a      	uxth	r2, r3
 8002268:	2300      	movs	r3, #0
 800226a:	9301      	str	r3, [sp, #4]
 800226c:	2302      	movs	r3, #2
 800226e:	9300      	str	r3, [sp, #0]
 8002270:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002274:	2178      	movs	r1, #120	; 0x78
 8002276:	482d      	ldr	r0, [pc, #180]	; (800232c <FreqMenu_DrawFreqPresetMenu+0xc34>)
 8002278:	f009 fab8 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 800227c:	7bbb      	ldrb	r3, [r7, #14]
 800227e:	b29a      	uxth	r2, r3
 8002280:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002284:	9301      	str	r3, [sp, #4]
 8002286:	2302      	movs	r3, #2
 8002288:	9300      	str	r3, [sp, #0]
 800228a:	2300      	movs	r3, #0
 800228c:	2178      	movs	r1, #120	; 0x78
 800228e:	4828      	ldr	r0, [pc, #160]	; (8002330 <FreqMenu_DrawFreqPresetMenu+0xc38>)
 8002290:	f009 faac 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 8002294:	7b7b      	ldrb	r3, [r7, #13]
 8002296:	b29a      	uxth	r2, r3
 8002298:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800229c:	9301      	str	r3, [sp, #4]
 800229e:	2302      	movs	r3, #2
 80022a0:	9300      	str	r3, [sp, #0]
 80022a2:	2300      	movs	r3, #0
 80022a4:	2178      	movs	r1, #120	; 0x78
 80022a6:	4823      	ldr	r0, [pc, #140]	; (8002334 <FreqMenu_DrawFreqPresetMenu+0xc3c>)
 80022a8:	f009 faa0 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 80022ac:	7b3b      	ldrb	r3, [r7, #12]
 80022ae:	b29a      	uxth	r2, r3
 80022b0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80022b4:	9301      	str	r3, [sp, #4]
 80022b6:	2302      	movs	r3, #2
 80022b8:	9300      	str	r3, [sp, #0]
 80022ba:	2300      	movs	r3, #0
 80022bc:	2178      	movs	r1, #120	; 0x78
 80022be:	481e      	ldr	r0, [pc, #120]	; (8002338 <FreqMenu_DrawFreqPresetMenu+0xc40>)
 80022c0:	f009 fa94 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 80022c4:	7afb      	ldrb	r3, [r7, #11]
 80022c6:	b29a      	uxth	r2, r3
 80022c8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80022cc:	9301      	str	r3, [sp, #4]
 80022ce:	2302      	movs	r3, #2
 80022d0:	9300      	str	r3, [sp, #0]
 80022d2:	2300      	movs	r3, #0
 80022d4:	2178      	movs	r1, #120	; 0x78
 80022d6:	4819      	ldr	r0, [pc, #100]	; (800233c <FreqMenu_DrawFreqPresetMenu+0xc44>)
 80022d8:	f009 fa88 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 80022dc:	7abb      	ldrb	r3, [r7, #10]
 80022de:	b29a      	uxth	r2, r3
 80022e0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80022e4:	9301      	str	r3, [sp, #4]
 80022e6:	2302      	movs	r3, #2
 80022e8:	9300      	str	r3, [sp, #0]
 80022ea:	2300      	movs	r3, #0
 80022ec:	2178      	movs	r1, #120	; 0x78
 80022ee:	4814      	ldr	r0, [pc, #80]	; (8002340 <FreqMenu_DrawFreqPresetMenu+0xc48>)
 80022f0:	f009 fa7c 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 80022f4:	7a7b      	ldrb	r3, [r7, #9]
 80022f6:	b29a      	uxth	r2, r3
 80022f8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80022fc:	9301      	str	r3, [sp, #4]
 80022fe:	2302      	movs	r3, #2
 8002300:	9300      	str	r3, [sp, #0]
 8002302:	2300      	movs	r3, #0
 8002304:	2178      	movs	r1, #120	; 0x78
 8002306:	480f      	ldr	r0, [pc, #60]	; (8002344 <FreqMenu_DrawFreqPresetMenu+0xc4c>)
 8002308:	f009 fa70 	bl	800b7ec <ILI9341_Draw_Text>
				break;
 800230c:	f000 bc57 	b.w	8002bbe <FreqMenu_DrawFreqPresetMenu+0x14c6>
 8002310:	0800ef14 	.word	0x0800ef14
 8002314:	0800ef1c 	.word	0x0800ef1c
 8002318:	0800ef24 	.word	0x0800ef24
 800231c:	0800ef2c 	.word	0x0800ef2c
 8002320:	0800ef34 	.word	0x0800ef34
 8002324:	0800ef3c 	.word	0x0800ef3c
 8002328:	0800ef44 	.word	0x0800ef44
 800232c:	0800ef4c 	.word	0x0800ef4c
 8002330:	0800ef54 	.word	0x0800ef54
 8002334:	0800ef5c 	.word	0x0800ef5c
 8002338:	0800ef64 	.word	0x0800ef64
 800233c:	0800ef6c 	.word	0x0800ef6c
 8002340:	0800ef74 	.word	0x0800ef74
 8002344:	0800ef7c 	.word	0x0800ef7c
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 8002348:	7bfb      	ldrb	r3, [r7, #15]
 800234a:	b29a      	uxth	r2, r3
 800234c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002350:	9301      	str	r3, [sp, #4]
 8002352:	2302      	movs	r3, #2
 8002354:	9300      	str	r3, [sp, #0]
 8002356:	2300      	movs	r3, #0
 8002358:	210a      	movs	r1, #10
 800235a:	48a4      	ldr	r0, [pc, #656]	; (80025ec <FreqMenu_DrawFreqPresetMenu+0xef4>)
 800235c:	f009 fa46 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 8002360:	7bbb      	ldrb	r3, [r7, #14]
 8002362:	b29a      	uxth	r2, r3
 8002364:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002368:	9301      	str	r3, [sp, #4]
 800236a:	2302      	movs	r3, #2
 800236c:	9300      	str	r3, [sp, #0]
 800236e:	2300      	movs	r3, #0
 8002370:	210a      	movs	r1, #10
 8002372:	489f      	ldr	r0, [pc, #636]	; (80025f0 <FreqMenu_DrawFreqPresetMenu+0xef8>)
 8002374:	f009 fa3a 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 8002378:	7b7b      	ldrb	r3, [r7, #13]
 800237a:	b29a      	uxth	r2, r3
 800237c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002380:	9301      	str	r3, [sp, #4]
 8002382:	2302      	movs	r3, #2
 8002384:	9300      	str	r3, [sp, #0]
 8002386:	2300      	movs	r3, #0
 8002388:	210a      	movs	r1, #10
 800238a:	489a      	ldr	r0, [pc, #616]	; (80025f4 <FreqMenu_DrawFreqPresetMenu+0xefc>)
 800238c:	f009 fa2e 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 8002390:	7b3b      	ldrb	r3, [r7, #12]
 8002392:	b29a      	uxth	r2, r3
 8002394:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002398:	9301      	str	r3, [sp, #4]
 800239a:	2302      	movs	r3, #2
 800239c:	9300      	str	r3, [sp, #0]
 800239e:	2300      	movs	r3, #0
 80023a0:	210a      	movs	r1, #10
 80023a2:	4895      	ldr	r0, [pc, #596]	; (80025f8 <FreqMenu_DrawFreqPresetMenu+0xf00>)
 80023a4:	f009 fa22 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 80023a8:	7afb      	ldrb	r3, [r7, #11]
 80023aa:	b29a      	uxth	r2, r3
 80023ac:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80023b0:	9301      	str	r3, [sp, #4]
 80023b2:	2302      	movs	r3, #2
 80023b4:	9300      	str	r3, [sp, #0]
 80023b6:	2300      	movs	r3, #0
 80023b8:	210a      	movs	r1, #10
 80023ba:	4890      	ldr	r0, [pc, #576]	; (80025fc <FreqMenu_DrawFreqPresetMenu+0xf04>)
 80023bc:	f009 fa16 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 80023c0:	7abb      	ldrb	r3, [r7, #10]
 80023c2:	b29a      	uxth	r2, r3
 80023c4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80023c8:	9301      	str	r3, [sp, #4]
 80023ca:	2302      	movs	r3, #2
 80023cc:	9300      	str	r3, [sp, #0]
 80023ce:	2300      	movs	r3, #0
 80023d0:	210a      	movs	r1, #10
 80023d2:	488b      	ldr	r0, [pc, #556]	; (8002600 <FreqMenu_DrawFreqPresetMenu+0xf08>)
 80023d4:	f009 fa0a 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 80023d8:	7a7b      	ldrb	r3, [r7, #9]
 80023da:	b29a      	uxth	r2, r3
 80023dc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80023e0:	9301      	str	r3, [sp, #4]
 80023e2:	2302      	movs	r3, #2
 80023e4:	9300      	str	r3, [sp, #0]
 80023e6:	2300      	movs	r3, #0
 80023e8:	210a      	movs	r1, #10
 80023ea:	4886      	ldr	r0, [pc, #536]	; (8002604 <FreqMenu_DrawFreqPresetMenu+0xf0c>)
 80023ec:	f009 f9fe 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 80023f0:	7bfb      	ldrb	r3, [r7, #15]
 80023f2:	b29a      	uxth	r2, r3
 80023f4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80023f8:	9301      	str	r3, [sp, #4]
 80023fa:	2302      	movs	r3, #2
 80023fc:	9300      	str	r3, [sp, #0]
 80023fe:	2300      	movs	r3, #0
 8002400:	2178      	movs	r1, #120	; 0x78
 8002402:	4881      	ldr	r0, [pc, #516]	; (8002608 <FreqMenu_DrawFreqPresetMenu+0xf10>)
 8002404:	f009 f9f2 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, WHITE, 2, BLACK);
 8002408:	7bbb      	ldrb	r3, [r7, #14]
 800240a:	b29a      	uxth	r2, r3
 800240c:	2300      	movs	r3, #0
 800240e:	9301      	str	r3, [sp, #4]
 8002410:	2302      	movs	r3, #2
 8002412:	9300      	str	r3, [sp, #0]
 8002414:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002418:	2178      	movs	r1, #120	; 0x78
 800241a:	487c      	ldr	r0, [pc, #496]	; (800260c <FreqMenu_DrawFreqPresetMenu+0xf14>)
 800241c:	f009 f9e6 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 8002420:	7b7b      	ldrb	r3, [r7, #13]
 8002422:	b29a      	uxth	r2, r3
 8002424:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002428:	9301      	str	r3, [sp, #4]
 800242a:	2302      	movs	r3, #2
 800242c:	9300      	str	r3, [sp, #0]
 800242e:	2300      	movs	r3, #0
 8002430:	2178      	movs	r1, #120	; 0x78
 8002432:	4877      	ldr	r0, [pc, #476]	; (8002610 <FreqMenu_DrawFreqPresetMenu+0xf18>)
 8002434:	f009 f9da 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 8002438:	7b3b      	ldrb	r3, [r7, #12]
 800243a:	b29a      	uxth	r2, r3
 800243c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002440:	9301      	str	r3, [sp, #4]
 8002442:	2302      	movs	r3, #2
 8002444:	9300      	str	r3, [sp, #0]
 8002446:	2300      	movs	r3, #0
 8002448:	2178      	movs	r1, #120	; 0x78
 800244a:	4872      	ldr	r0, [pc, #456]	; (8002614 <FreqMenu_DrawFreqPresetMenu+0xf1c>)
 800244c:	f009 f9ce 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 8002450:	7afb      	ldrb	r3, [r7, #11]
 8002452:	b29a      	uxth	r2, r3
 8002454:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002458:	9301      	str	r3, [sp, #4]
 800245a:	2302      	movs	r3, #2
 800245c:	9300      	str	r3, [sp, #0]
 800245e:	2300      	movs	r3, #0
 8002460:	2178      	movs	r1, #120	; 0x78
 8002462:	486d      	ldr	r0, [pc, #436]	; (8002618 <FreqMenu_DrawFreqPresetMenu+0xf20>)
 8002464:	f009 f9c2 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 8002468:	7abb      	ldrb	r3, [r7, #10]
 800246a:	b29a      	uxth	r2, r3
 800246c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002470:	9301      	str	r3, [sp, #4]
 8002472:	2302      	movs	r3, #2
 8002474:	9300      	str	r3, [sp, #0]
 8002476:	2300      	movs	r3, #0
 8002478:	2178      	movs	r1, #120	; 0x78
 800247a:	4868      	ldr	r0, [pc, #416]	; (800261c <FreqMenu_DrawFreqPresetMenu+0xf24>)
 800247c:	f009 f9b6 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 8002480:	7a7b      	ldrb	r3, [r7, #9]
 8002482:	b29a      	uxth	r2, r3
 8002484:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002488:	9301      	str	r3, [sp, #4]
 800248a:	2302      	movs	r3, #2
 800248c:	9300      	str	r3, [sp, #0]
 800248e:	2300      	movs	r3, #0
 8002490:	2178      	movs	r1, #120	; 0x78
 8002492:	4863      	ldr	r0, [pc, #396]	; (8002620 <FreqMenu_DrawFreqPresetMenu+0xf28>)
 8002494:	f009 f9aa 	bl	800b7ec <ILI9341_Draw_Text>
				break;
 8002498:	e391      	b.n	8002bbe <FreqMenu_DrawFreqPresetMenu+0x14c6>
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 800249a:	7bfb      	ldrb	r3, [r7, #15]
 800249c:	b29a      	uxth	r2, r3
 800249e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80024a2:	9301      	str	r3, [sp, #4]
 80024a4:	2302      	movs	r3, #2
 80024a6:	9300      	str	r3, [sp, #0]
 80024a8:	2300      	movs	r3, #0
 80024aa:	210a      	movs	r1, #10
 80024ac:	484f      	ldr	r0, [pc, #316]	; (80025ec <FreqMenu_DrawFreqPresetMenu+0xef4>)
 80024ae:	f009 f99d 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 80024b2:	7bbb      	ldrb	r3, [r7, #14]
 80024b4:	b29a      	uxth	r2, r3
 80024b6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80024ba:	9301      	str	r3, [sp, #4]
 80024bc:	2302      	movs	r3, #2
 80024be:	9300      	str	r3, [sp, #0]
 80024c0:	2300      	movs	r3, #0
 80024c2:	210a      	movs	r1, #10
 80024c4:	484a      	ldr	r0, [pc, #296]	; (80025f0 <FreqMenu_DrawFreqPresetMenu+0xef8>)
 80024c6:	f009 f991 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 80024ca:	7b7b      	ldrb	r3, [r7, #13]
 80024cc:	b29a      	uxth	r2, r3
 80024ce:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80024d2:	9301      	str	r3, [sp, #4]
 80024d4:	2302      	movs	r3, #2
 80024d6:	9300      	str	r3, [sp, #0]
 80024d8:	2300      	movs	r3, #0
 80024da:	210a      	movs	r1, #10
 80024dc:	4845      	ldr	r0, [pc, #276]	; (80025f4 <FreqMenu_DrawFreqPresetMenu+0xefc>)
 80024de:	f009 f985 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 80024e2:	7b3b      	ldrb	r3, [r7, #12]
 80024e4:	b29a      	uxth	r2, r3
 80024e6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80024ea:	9301      	str	r3, [sp, #4]
 80024ec:	2302      	movs	r3, #2
 80024ee:	9300      	str	r3, [sp, #0]
 80024f0:	2300      	movs	r3, #0
 80024f2:	210a      	movs	r1, #10
 80024f4:	4840      	ldr	r0, [pc, #256]	; (80025f8 <FreqMenu_DrawFreqPresetMenu+0xf00>)
 80024f6:	f009 f979 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 80024fa:	7afb      	ldrb	r3, [r7, #11]
 80024fc:	b29a      	uxth	r2, r3
 80024fe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002502:	9301      	str	r3, [sp, #4]
 8002504:	2302      	movs	r3, #2
 8002506:	9300      	str	r3, [sp, #0]
 8002508:	2300      	movs	r3, #0
 800250a:	210a      	movs	r1, #10
 800250c:	483b      	ldr	r0, [pc, #236]	; (80025fc <FreqMenu_DrawFreqPresetMenu+0xf04>)
 800250e:	f009 f96d 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 8002512:	7abb      	ldrb	r3, [r7, #10]
 8002514:	b29a      	uxth	r2, r3
 8002516:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800251a:	9301      	str	r3, [sp, #4]
 800251c:	2302      	movs	r3, #2
 800251e:	9300      	str	r3, [sp, #0]
 8002520:	2300      	movs	r3, #0
 8002522:	210a      	movs	r1, #10
 8002524:	4836      	ldr	r0, [pc, #216]	; (8002600 <FreqMenu_DrawFreqPresetMenu+0xf08>)
 8002526:	f009 f961 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 800252a:	7a7b      	ldrb	r3, [r7, #9]
 800252c:	b29a      	uxth	r2, r3
 800252e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002532:	9301      	str	r3, [sp, #4]
 8002534:	2302      	movs	r3, #2
 8002536:	9300      	str	r3, [sp, #0]
 8002538:	2300      	movs	r3, #0
 800253a:	210a      	movs	r1, #10
 800253c:	4831      	ldr	r0, [pc, #196]	; (8002604 <FreqMenu_DrawFreqPresetMenu+0xf0c>)
 800253e:	f009 f955 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 8002542:	7bfb      	ldrb	r3, [r7, #15]
 8002544:	b29a      	uxth	r2, r3
 8002546:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800254a:	9301      	str	r3, [sp, #4]
 800254c:	2302      	movs	r3, #2
 800254e:	9300      	str	r3, [sp, #0]
 8002550:	2300      	movs	r3, #0
 8002552:	2178      	movs	r1, #120	; 0x78
 8002554:	482c      	ldr	r0, [pc, #176]	; (8002608 <FreqMenu_DrawFreqPresetMenu+0xf10>)
 8002556:	f009 f949 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 800255a:	7bbb      	ldrb	r3, [r7, #14]
 800255c:	b29a      	uxth	r2, r3
 800255e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002562:	9301      	str	r3, [sp, #4]
 8002564:	2302      	movs	r3, #2
 8002566:	9300      	str	r3, [sp, #0]
 8002568:	2300      	movs	r3, #0
 800256a:	2178      	movs	r1, #120	; 0x78
 800256c:	4827      	ldr	r0, [pc, #156]	; (800260c <FreqMenu_DrawFreqPresetMenu+0xf14>)
 800256e:	f009 f93d 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, WHITE, 2, BLACK);
 8002572:	7b7b      	ldrb	r3, [r7, #13]
 8002574:	b29a      	uxth	r2, r3
 8002576:	2300      	movs	r3, #0
 8002578:	9301      	str	r3, [sp, #4]
 800257a:	2302      	movs	r3, #2
 800257c:	9300      	str	r3, [sp, #0]
 800257e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002582:	2178      	movs	r1, #120	; 0x78
 8002584:	4822      	ldr	r0, [pc, #136]	; (8002610 <FreqMenu_DrawFreqPresetMenu+0xf18>)
 8002586:	f009 f931 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 800258a:	7b3b      	ldrb	r3, [r7, #12]
 800258c:	b29a      	uxth	r2, r3
 800258e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002592:	9301      	str	r3, [sp, #4]
 8002594:	2302      	movs	r3, #2
 8002596:	9300      	str	r3, [sp, #0]
 8002598:	2300      	movs	r3, #0
 800259a:	2178      	movs	r1, #120	; 0x78
 800259c:	481d      	ldr	r0, [pc, #116]	; (8002614 <FreqMenu_DrawFreqPresetMenu+0xf1c>)
 800259e:	f009 f925 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 80025a2:	7afb      	ldrb	r3, [r7, #11]
 80025a4:	b29a      	uxth	r2, r3
 80025a6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80025aa:	9301      	str	r3, [sp, #4]
 80025ac:	2302      	movs	r3, #2
 80025ae:	9300      	str	r3, [sp, #0]
 80025b0:	2300      	movs	r3, #0
 80025b2:	2178      	movs	r1, #120	; 0x78
 80025b4:	4818      	ldr	r0, [pc, #96]	; (8002618 <FreqMenu_DrawFreqPresetMenu+0xf20>)
 80025b6:	f009 f919 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 80025ba:	7abb      	ldrb	r3, [r7, #10]
 80025bc:	b29a      	uxth	r2, r3
 80025be:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80025c2:	9301      	str	r3, [sp, #4]
 80025c4:	2302      	movs	r3, #2
 80025c6:	9300      	str	r3, [sp, #0]
 80025c8:	2300      	movs	r3, #0
 80025ca:	2178      	movs	r1, #120	; 0x78
 80025cc:	4813      	ldr	r0, [pc, #76]	; (800261c <FreqMenu_DrawFreqPresetMenu+0xf24>)
 80025ce:	f009 f90d 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 80025d2:	7a7b      	ldrb	r3, [r7, #9]
 80025d4:	b29a      	uxth	r2, r3
 80025d6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80025da:	9301      	str	r3, [sp, #4]
 80025dc:	2302      	movs	r3, #2
 80025de:	9300      	str	r3, [sp, #0]
 80025e0:	2300      	movs	r3, #0
 80025e2:	2178      	movs	r1, #120	; 0x78
 80025e4:	480e      	ldr	r0, [pc, #56]	; (8002620 <FreqMenu_DrawFreqPresetMenu+0xf28>)
 80025e6:	f009 f901 	bl	800b7ec <ILI9341_Draw_Text>
				break;
 80025ea:	e2e8      	b.n	8002bbe <FreqMenu_DrawFreqPresetMenu+0x14c6>
 80025ec:	0800ef14 	.word	0x0800ef14
 80025f0:	0800ef1c 	.word	0x0800ef1c
 80025f4:	0800ef24 	.word	0x0800ef24
 80025f8:	0800ef2c 	.word	0x0800ef2c
 80025fc:	0800ef34 	.word	0x0800ef34
 8002600:	0800ef3c 	.word	0x0800ef3c
 8002604:	0800ef44 	.word	0x0800ef44
 8002608:	0800ef4c 	.word	0x0800ef4c
 800260c:	0800ef54 	.word	0x0800ef54
 8002610:	0800ef5c 	.word	0x0800ef5c
 8002614:	0800ef64 	.word	0x0800ef64
 8002618:	0800ef6c 	.word	0x0800ef6c
 800261c:	0800ef74 	.word	0x0800ef74
 8002620:	0800ef7c 	.word	0x0800ef7c
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 8002624:	7bfb      	ldrb	r3, [r7, #15]
 8002626:	b29a      	uxth	r2, r3
 8002628:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800262c:	9301      	str	r3, [sp, #4]
 800262e:	2302      	movs	r3, #2
 8002630:	9300      	str	r3, [sp, #0]
 8002632:	2300      	movs	r3, #0
 8002634:	210a      	movs	r1, #10
 8002636:	48a4      	ldr	r0, [pc, #656]	; (80028c8 <FreqMenu_DrawFreqPresetMenu+0x11d0>)
 8002638:	f009 f8d8 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 800263c:	7bbb      	ldrb	r3, [r7, #14]
 800263e:	b29a      	uxth	r2, r3
 8002640:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002644:	9301      	str	r3, [sp, #4]
 8002646:	2302      	movs	r3, #2
 8002648:	9300      	str	r3, [sp, #0]
 800264a:	2300      	movs	r3, #0
 800264c:	210a      	movs	r1, #10
 800264e:	489f      	ldr	r0, [pc, #636]	; (80028cc <FreqMenu_DrawFreqPresetMenu+0x11d4>)
 8002650:	f009 f8cc 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 8002654:	7b7b      	ldrb	r3, [r7, #13]
 8002656:	b29a      	uxth	r2, r3
 8002658:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800265c:	9301      	str	r3, [sp, #4]
 800265e:	2302      	movs	r3, #2
 8002660:	9300      	str	r3, [sp, #0]
 8002662:	2300      	movs	r3, #0
 8002664:	210a      	movs	r1, #10
 8002666:	489a      	ldr	r0, [pc, #616]	; (80028d0 <FreqMenu_DrawFreqPresetMenu+0x11d8>)
 8002668:	f009 f8c0 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 800266c:	7b3b      	ldrb	r3, [r7, #12]
 800266e:	b29a      	uxth	r2, r3
 8002670:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002674:	9301      	str	r3, [sp, #4]
 8002676:	2302      	movs	r3, #2
 8002678:	9300      	str	r3, [sp, #0]
 800267a:	2300      	movs	r3, #0
 800267c:	210a      	movs	r1, #10
 800267e:	4895      	ldr	r0, [pc, #596]	; (80028d4 <FreqMenu_DrawFreqPresetMenu+0x11dc>)
 8002680:	f009 f8b4 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 8002684:	7afb      	ldrb	r3, [r7, #11]
 8002686:	b29a      	uxth	r2, r3
 8002688:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800268c:	9301      	str	r3, [sp, #4]
 800268e:	2302      	movs	r3, #2
 8002690:	9300      	str	r3, [sp, #0]
 8002692:	2300      	movs	r3, #0
 8002694:	210a      	movs	r1, #10
 8002696:	4890      	ldr	r0, [pc, #576]	; (80028d8 <FreqMenu_DrawFreqPresetMenu+0x11e0>)
 8002698:	f009 f8a8 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 800269c:	7abb      	ldrb	r3, [r7, #10]
 800269e:	b29a      	uxth	r2, r3
 80026a0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80026a4:	9301      	str	r3, [sp, #4]
 80026a6:	2302      	movs	r3, #2
 80026a8:	9300      	str	r3, [sp, #0]
 80026aa:	2300      	movs	r3, #0
 80026ac:	210a      	movs	r1, #10
 80026ae:	488b      	ldr	r0, [pc, #556]	; (80028dc <FreqMenu_DrawFreqPresetMenu+0x11e4>)
 80026b0:	f009 f89c 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 80026b4:	7a7b      	ldrb	r3, [r7, #9]
 80026b6:	b29a      	uxth	r2, r3
 80026b8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80026bc:	9301      	str	r3, [sp, #4]
 80026be:	2302      	movs	r3, #2
 80026c0:	9300      	str	r3, [sp, #0]
 80026c2:	2300      	movs	r3, #0
 80026c4:	210a      	movs	r1, #10
 80026c6:	4886      	ldr	r0, [pc, #536]	; (80028e0 <FreqMenu_DrawFreqPresetMenu+0x11e8>)
 80026c8:	f009 f890 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 80026cc:	7bfb      	ldrb	r3, [r7, #15]
 80026ce:	b29a      	uxth	r2, r3
 80026d0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80026d4:	9301      	str	r3, [sp, #4]
 80026d6:	2302      	movs	r3, #2
 80026d8:	9300      	str	r3, [sp, #0]
 80026da:	2300      	movs	r3, #0
 80026dc:	2178      	movs	r1, #120	; 0x78
 80026de:	4881      	ldr	r0, [pc, #516]	; (80028e4 <FreqMenu_DrawFreqPresetMenu+0x11ec>)
 80026e0:	f009 f884 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 80026e4:	7bbb      	ldrb	r3, [r7, #14]
 80026e6:	b29a      	uxth	r2, r3
 80026e8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80026ec:	9301      	str	r3, [sp, #4]
 80026ee:	2302      	movs	r3, #2
 80026f0:	9300      	str	r3, [sp, #0]
 80026f2:	2300      	movs	r3, #0
 80026f4:	2178      	movs	r1, #120	; 0x78
 80026f6:	487c      	ldr	r0, [pc, #496]	; (80028e8 <FreqMenu_DrawFreqPresetMenu+0x11f0>)
 80026f8:	f009 f878 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 80026fc:	7b7b      	ldrb	r3, [r7, #13]
 80026fe:	b29a      	uxth	r2, r3
 8002700:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002704:	9301      	str	r3, [sp, #4]
 8002706:	2302      	movs	r3, #2
 8002708:	9300      	str	r3, [sp, #0]
 800270a:	2300      	movs	r3, #0
 800270c:	2178      	movs	r1, #120	; 0x78
 800270e:	4877      	ldr	r0, [pc, #476]	; (80028ec <FreqMenu_DrawFreqPresetMenu+0x11f4>)
 8002710:	f009 f86c 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, WHITE, 2, BLACK);
 8002714:	7b3b      	ldrb	r3, [r7, #12]
 8002716:	b29a      	uxth	r2, r3
 8002718:	2300      	movs	r3, #0
 800271a:	9301      	str	r3, [sp, #4]
 800271c:	2302      	movs	r3, #2
 800271e:	9300      	str	r3, [sp, #0]
 8002720:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002724:	2178      	movs	r1, #120	; 0x78
 8002726:	4872      	ldr	r0, [pc, #456]	; (80028f0 <FreqMenu_DrawFreqPresetMenu+0x11f8>)
 8002728:	f009 f860 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 800272c:	7afb      	ldrb	r3, [r7, #11]
 800272e:	b29a      	uxth	r2, r3
 8002730:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002734:	9301      	str	r3, [sp, #4]
 8002736:	2302      	movs	r3, #2
 8002738:	9300      	str	r3, [sp, #0]
 800273a:	2300      	movs	r3, #0
 800273c:	2178      	movs	r1, #120	; 0x78
 800273e:	486d      	ldr	r0, [pc, #436]	; (80028f4 <FreqMenu_DrawFreqPresetMenu+0x11fc>)
 8002740:	f009 f854 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 8002744:	7abb      	ldrb	r3, [r7, #10]
 8002746:	b29a      	uxth	r2, r3
 8002748:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800274c:	9301      	str	r3, [sp, #4]
 800274e:	2302      	movs	r3, #2
 8002750:	9300      	str	r3, [sp, #0]
 8002752:	2300      	movs	r3, #0
 8002754:	2178      	movs	r1, #120	; 0x78
 8002756:	4868      	ldr	r0, [pc, #416]	; (80028f8 <FreqMenu_DrawFreqPresetMenu+0x1200>)
 8002758:	f009 f848 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 800275c:	7a7b      	ldrb	r3, [r7, #9]
 800275e:	b29a      	uxth	r2, r3
 8002760:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002764:	9301      	str	r3, [sp, #4]
 8002766:	2302      	movs	r3, #2
 8002768:	9300      	str	r3, [sp, #0]
 800276a:	2300      	movs	r3, #0
 800276c:	2178      	movs	r1, #120	; 0x78
 800276e:	4863      	ldr	r0, [pc, #396]	; (80028fc <FreqMenu_DrawFreqPresetMenu+0x1204>)
 8002770:	f009 f83c 	bl	800b7ec <ILI9341_Draw_Text>
				break;
 8002774:	e223      	b.n	8002bbe <FreqMenu_DrawFreqPresetMenu+0x14c6>
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 8002776:	7bfb      	ldrb	r3, [r7, #15]
 8002778:	b29a      	uxth	r2, r3
 800277a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800277e:	9301      	str	r3, [sp, #4]
 8002780:	2302      	movs	r3, #2
 8002782:	9300      	str	r3, [sp, #0]
 8002784:	2300      	movs	r3, #0
 8002786:	210a      	movs	r1, #10
 8002788:	484f      	ldr	r0, [pc, #316]	; (80028c8 <FreqMenu_DrawFreqPresetMenu+0x11d0>)
 800278a:	f009 f82f 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 800278e:	7bbb      	ldrb	r3, [r7, #14]
 8002790:	b29a      	uxth	r2, r3
 8002792:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002796:	9301      	str	r3, [sp, #4]
 8002798:	2302      	movs	r3, #2
 800279a:	9300      	str	r3, [sp, #0]
 800279c:	2300      	movs	r3, #0
 800279e:	210a      	movs	r1, #10
 80027a0:	484a      	ldr	r0, [pc, #296]	; (80028cc <FreqMenu_DrawFreqPresetMenu+0x11d4>)
 80027a2:	f009 f823 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 80027a6:	7b7b      	ldrb	r3, [r7, #13]
 80027a8:	b29a      	uxth	r2, r3
 80027aa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80027ae:	9301      	str	r3, [sp, #4]
 80027b0:	2302      	movs	r3, #2
 80027b2:	9300      	str	r3, [sp, #0]
 80027b4:	2300      	movs	r3, #0
 80027b6:	210a      	movs	r1, #10
 80027b8:	4845      	ldr	r0, [pc, #276]	; (80028d0 <FreqMenu_DrawFreqPresetMenu+0x11d8>)
 80027ba:	f009 f817 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 80027be:	7b3b      	ldrb	r3, [r7, #12]
 80027c0:	b29a      	uxth	r2, r3
 80027c2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80027c6:	9301      	str	r3, [sp, #4]
 80027c8:	2302      	movs	r3, #2
 80027ca:	9300      	str	r3, [sp, #0]
 80027cc:	2300      	movs	r3, #0
 80027ce:	210a      	movs	r1, #10
 80027d0:	4840      	ldr	r0, [pc, #256]	; (80028d4 <FreqMenu_DrawFreqPresetMenu+0x11dc>)
 80027d2:	f009 f80b 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 80027d6:	7afb      	ldrb	r3, [r7, #11]
 80027d8:	b29a      	uxth	r2, r3
 80027da:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80027de:	9301      	str	r3, [sp, #4]
 80027e0:	2302      	movs	r3, #2
 80027e2:	9300      	str	r3, [sp, #0]
 80027e4:	2300      	movs	r3, #0
 80027e6:	210a      	movs	r1, #10
 80027e8:	483b      	ldr	r0, [pc, #236]	; (80028d8 <FreqMenu_DrawFreqPresetMenu+0x11e0>)
 80027ea:	f008 ffff 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 80027ee:	7abb      	ldrb	r3, [r7, #10]
 80027f0:	b29a      	uxth	r2, r3
 80027f2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80027f6:	9301      	str	r3, [sp, #4]
 80027f8:	2302      	movs	r3, #2
 80027fa:	9300      	str	r3, [sp, #0]
 80027fc:	2300      	movs	r3, #0
 80027fe:	210a      	movs	r1, #10
 8002800:	4836      	ldr	r0, [pc, #216]	; (80028dc <FreqMenu_DrawFreqPresetMenu+0x11e4>)
 8002802:	f008 fff3 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 8002806:	7a7b      	ldrb	r3, [r7, #9]
 8002808:	b29a      	uxth	r2, r3
 800280a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800280e:	9301      	str	r3, [sp, #4]
 8002810:	2302      	movs	r3, #2
 8002812:	9300      	str	r3, [sp, #0]
 8002814:	2300      	movs	r3, #0
 8002816:	210a      	movs	r1, #10
 8002818:	4831      	ldr	r0, [pc, #196]	; (80028e0 <FreqMenu_DrawFreqPresetMenu+0x11e8>)
 800281a:	f008 ffe7 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 800281e:	7bfb      	ldrb	r3, [r7, #15]
 8002820:	b29a      	uxth	r2, r3
 8002822:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002826:	9301      	str	r3, [sp, #4]
 8002828:	2302      	movs	r3, #2
 800282a:	9300      	str	r3, [sp, #0]
 800282c:	2300      	movs	r3, #0
 800282e:	2178      	movs	r1, #120	; 0x78
 8002830:	482c      	ldr	r0, [pc, #176]	; (80028e4 <FreqMenu_DrawFreqPresetMenu+0x11ec>)
 8002832:	f008 ffdb 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 8002836:	7bbb      	ldrb	r3, [r7, #14]
 8002838:	b29a      	uxth	r2, r3
 800283a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800283e:	9301      	str	r3, [sp, #4]
 8002840:	2302      	movs	r3, #2
 8002842:	9300      	str	r3, [sp, #0]
 8002844:	2300      	movs	r3, #0
 8002846:	2178      	movs	r1, #120	; 0x78
 8002848:	4827      	ldr	r0, [pc, #156]	; (80028e8 <FreqMenu_DrawFreqPresetMenu+0x11f0>)
 800284a:	f008 ffcf 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 800284e:	7b7b      	ldrb	r3, [r7, #13]
 8002850:	b29a      	uxth	r2, r3
 8002852:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002856:	9301      	str	r3, [sp, #4]
 8002858:	2302      	movs	r3, #2
 800285a:	9300      	str	r3, [sp, #0]
 800285c:	2300      	movs	r3, #0
 800285e:	2178      	movs	r1, #120	; 0x78
 8002860:	4822      	ldr	r0, [pc, #136]	; (80028ec <FreqMenu_DrawFreqPresetMenu+0x11f4>)
 8002862:	f008 ffc3 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 8002866:	7b3b      	ldrb	r3, [r7, #12]
 8002868:	b29a      	uxth	r2, r3
 800286a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800286e:	9301      	str	r3, [sp, #4]
 8002870:	2302      	movs	r3, #2
 8002872:	9300      	str	r3, [sp, #0]
 8002874:	2300      	movs	r3, #0
 8002876:	2178      	movs	r1, #120	; 0x78
 8002878:	481d      	ldr	r0, [pc, #116]	; (80028f0 <FreqMenu_DrawFreqPresetMenu+0x11f8>)
 800287a:	f008 ffb7 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, WHITE, 2, BLACK);
 800287e:	7afb      	ldrb	r3, [r7, #11]
 8002880:	b29a      	uxth	r2, r3
 8002882:	2300      	movs	r3, #0
 8002884:	9301      	str	r3, [sp, #4]
 8002886:	2302      	movs	r3, #2
 8002888:	9300      	str	r3, [sp, #0]
 800288a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800288e:	2178      	movs	r1, #120	; 0x78
 8002890:	4818      	ldr	r0, [pc, #96]	; (80028f4 <FreqMenu_DrawFreqPresetMenu+0x11fc>)
 8002892:	f008 ffab 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 8002896:	7abb      	ldrb	r3, [r7, #10]
 8002898:	b29a      	uxth	r2, r3
 800289a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800289e:	9301      	str	r3, [sp, #4]
 80028a0:	2302      	movs	r3, #2
 80028a2:	9300      	str	r3, [sp, #0]
 80028a4:	2300      	movs	r3, #0
 80028a6:	2178      	movs	r1, #120	; 0x78
 80028a8:	4813      	ldr	r0, [pc, #76]	; (80028f8 <FreqMenu_DrawFreqPresetMenu+0x1200>)
 80028aa:	f008 ff9f 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 80028ae:	7a7b      	ldrb	r3, [r7, #9]
 80028b0:	b29a      	uxth	r2, r3
 80028b2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80028b6:	9301      	str	r3, [sp, #4]
 80028b8:	2302      	movs	r3, #2
 80028ba:	9300      	str	r3, [sp, #0]
 80028bc:	2300      	movs	r3, #0
 80028be:	2178      	movs	r1, #120	; 0x78
 80028c0:	480e      	ldr	r0, [pc, #56]	; (80028fc <FreqMenu_DrawFreqPresetMenu+0x1204>)
 80028c2:	f008 ff93 	bl	800b7ec <ILI9341_Draw_Text>
			break;
 80028c6:	e17a      	b.n	8002bbe <FreqMenu_DrawFreqPresetMenu+0x14c6>
 80028c8:	0800ef14 	.word	0x0800ef14
 80028cc:	0800ef1c 	.word	0x0800ef1c
 80028d0:	0800ef24 	.word	0x0800ef24
 80028d4:	0800ef2c 	.word	0x0800ef2c
 80028d8:	0800ef34 	.word	0x0800ef34
 80028dc:	0800ef3c 	.word	0x0800ef3c
 80028e0:	0800ef44 	.word	0x0800ef44
 80028e4:	0800ef4c 	.word	0x0800ef4c
 80028e8:	0800ef54 	.word	0x0800ef54
 80028ec:	0800ef5c 	.word	0x0800ef5c
 80028f0:	0800ef64 	.word	0x0800ef64
 80028f4:	0800ef6c 	.word	0x0800ef6c
 80028f8:	0800ef74 	.word	0x0800ef74
 80028fc:	0800ef7c 	.word	0x0800ef7c
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 8002900:	7bfb      	ldrb	r3, [r7, #15]
 8002902:	b29a      	uxth	r2, r3
 8002904:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002908:	9301      	str	r3, [sp, #4]
 800290a:	2302      	movs	r3, #2
 800290c:	9300      	str	r3, [sp, #0]
 800290e:	2300      	movs	r3, #0
 8002910:	210a      	movs	r1, #10
 8002912:	48ad      	ldr	r0, [pc, #692]	; (8002bc8 <FreqMenu_DrawFreqPresetMenu+0x14d0>)
 8002914:	f008 ff6a 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 8002918:	7bbb      	ldrb	r3, [r7, #14]
 800291a:	b29a      	uxth	r2, r3
 800291c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002920:	9301      	str	r3, [sp, #4]
 8002922:	2302      	movs	r3, #2
 8002924:	9300      	str	r3, [sp, #0]
 8002926:	2300      	movs	r3, #0
 8002928:	210a      	movs	r1, #10
 800292a:	48a8      	ldr	r0, [pc, #672]	; (8002bcc <FreqMenu_DrawFreqPresetMenu+0x14d4>)
 800292c:	f008 ff5e 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 8002930:	7b7b      	ldrb	r3, [r7, #13]
 8002932:	b29a      	uxth	r2, r3
 8002934:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002938:	9301      	str	r3, [sp, #4]
 800293a:	2302      	movs	r3, #2
 800293c:	9300      	str	r3, [sp, #0]
 800293e:	2300      	movs	r3, #0
 8002940:	210a      	movs	r1, #10
 8002942:	48a3      	ldr	r0, [pc, #652]	; (8002bd0 <FreqMenu_DrawFreqPresetMenu+0x14d8>)
 8002944:	f008 ff52 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 8002948:	7b3b      	ldrb	r3, [r7, #12]
 800294a:	b29a      	uxth	r2, r3
 800294c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002950:	9301      	str	r3, [sp, #4]
 8002952:	2302      	movs	r3, #2
 8002954:	9300      	str	r3, [sp, #0]
 8002956:	2300      	movs	r3, #0
 8002958:	210a      	movs	r1, #10
 800295a:	489e      	ldr	r0, [pc, #632]	; (8002bd4 <FreqMenu_DrawFreqPresetMenu+0x14dc>)
 800295c:	f008 ff46 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 8002960:	7afb      	ldrb	r3, [r7, #11]
 8002962:	b29a      	uxth	r2, r3
 8002964:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002968:	9301      	str	r3, [sp, #4]
 800296a:	2302      	movs	r3, #2
 800296c:	9300      	str	r3, [sp, #0]
 800296e:	2300      	movs	r3, #0
 8002970:	210a      	movs	r1, #10
 8002972:	4899      	ldr	r0, [pc, #612]	; (8002bd8 <FreqMenu_DrawFreqPresetMenu+0x14e0>)
 8002974:	f008 ff3a 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 8002978:	7abb      	ldrb	r3, [r7, #10]
 800297a:	b29a      	uxth	r2, r3
 800297c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002980:	9301      	str	r3, [sp, #4]
 8002982:	2302      	movs	r3, #2
 8002984:	9300      	str	r3, [sp, #0]
 8002986:	2300      	movs	r3, #0
 8002988:	210a      	movs	r1, #10
 800298a:	4894      	ldr	r0, [pc, #592]	; (8002bdc <FreqMenu_DrawFreqPresetMenu+0x14e4>)
 800298c:	f008 ff2e 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 8002990:	7a7b      	ldrb	r3, [r7, #9]
 8002992:	b29a      	uxth	r2, r3
 8002994:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002998:	9301      	str	r3, [sp, #4]
 800299a:	2302      	movs	r3, #2
 800299c:	9300      	str	r3, [sp, #0]
 800299e:	2300      	movs	r3, #0
 80029a0:	210a      	movs	r1, #10
 80029a2:	488f      	ldr	r0, [pc, #572]	; (8002be0 <FreqMenu_DrawFreqPresetMenu+0x14e8>)
 80029a4:	f008 ff22 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 80029a8:	7bfb      	ldrb	r3, [r7, #15]
 80029aa:	b29a      	uxth	r2, r3
 80029ac:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80029b0:	9301      	str	r3, [sp, #4]
 80029b2:	2302      	movs	r3, #2
 80029b4:	9300      	str	r3, [sp, #0]
 80029b6:	2300      	movs	r3, #0
 80029b8:	2178      	movs	r1, #120	; 0x78
 80029ba:	488a      	ldr	r0, [pc, #552]	; (8002be4 <FreqMenu_DrawFreqPresetMenu+0x14ec>)
 80029bc:	f008 ff16 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 80029c0:	7bbb      	ldrb	r3, [r7, #14]
 80029c2:	b29a      	uxth	r2, r3
 80029c4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80029c8:	9301      	str	r3, [sp, #4]
 80029ca:	2302      	movs	r3, #2
 80029cc:	9300      	str	r3, [sp, #0]
 80029ce:	2300      	movs	r3, #0
 80029d0:	2178      	movs	r1, #120	; 0x78
 80029d2:	4885      	ldr	r0, [pc, #532]	; (8002be8 <FreqMenu_DrawFreqPresetMenu+0x14f0>)
 80029d4:	f008 ff0a 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 80029d8:	7b7b      	ldrb	r3, [r7, #13]
 80029da:	b29a      	uxth	r2, r3
 80029dc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80029e0:	9301      	str	r3, [sp, #4]
 80029e2:	2302      	movs	r3, #2
 80029e4:	9300      	str	r3, [sp, #0]
 80029e6:	2300      	movs	r3, #0
 80029e8:	2178      	movs	r1, #120	; 0x78
 80029ea:	4880      	ldr	r0, [pc, #512]	; (8002bec <FreqMenu_DrawFreqPresetMenu+0x14f4>)
 80029ec:	f008 fefe 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 80029f0:	7b3b      	ldrb	r3, [r7, #12]
 80029f2:	b29a      	uxth	r2, r3
 80029f4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80029f8:	9301      	str	r3, [sp, #4]
 80029fa:	2302      	movs	r3, #2
 80029fc:	9300      	str	r3, [sp, #0]
 80029fe:	2300      	movs	r3, #0
 8002a00:	2178      	movs	r1, #120	; 0x78
 8002a02:	487b      	ldr	r0, [pc, #492]	; (8002bf0 <FreqMenu_DrawFreqPresetMenu+0x14f8>)
 8002a04:	f008 fef2 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 8002a08:	7afb      	ldrb	r3, [r7, #11]
 8002a0a:	b29a      	uxth	r2, r3
 8002a0c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002a10:	9301      	str	r3, [sp, #4]
 8002a12:	2302      	movs	r3, #2
 8002a14:	9300      	str	r3, [sp, #0]
 8002a16:	2300      	movs	r3, #0
 8002a18:	2178      	movs	r1, #120	; 0x78
 8002a1a:	4876      	ldr	r0, [pc, #472]	; (8002bf4 <FreqMenu_DrawFreqPresetMenu+0x14fc>)
 8002a1c:	f008 fee6 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, WHITE, 2, BLACK);
 8002a20:	7abb      	ldrb	r3, [r7, #10]
 8002a22:	b29a      	uxth	r2, r3
 8002a24:	2300      	movs	r3, #0
 8002a26:	9301      	str	r3, [sp, #4]
 8002a28:	2302      	movs	r3, #2
 8002a2a:	9300      	str	r3, [sp, #0]
 8002a2c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002a30:	2178      	movs	r1, #120	; 0x78
 8002a32:	4871      	ldr	r0, [pc, #452]	; (8002bf8 <FreqMenu_DrawFreqPresetMenu+0x1500>)
 8002a34:	f008 feda 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 8002a38:	7a7b      	ldrb	r3, [r7, #9]
 8002a3a:	b29a      	uxth	r2, r3
 8002a3c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002a40:	9301      	str	r3, [sp, #4]
 8002a42:	2302      	movs	r3, #2
 8002a44:	9300      	str	r3, [sp, #0]
 8002a46:	2300      	movs	r3, #0
 8002a48:	2178      	movs	r1, #120	; 0x78
 8002a4a:	486c      	ldr	r0, [pc, #432]	; (8002bfc <FreqMenu_DrawFreqPresetMenu+0x1504>)
 8002a4c:	f008 fece 	bl	800b7ec <ILI9341_Draw_Text>
			break;
 8002a50:	e0b5      	b.n	8002bbe <FreqMenu_DrawFreqPresetMenu+0x14c6>
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 8002a52:	7bfb      	ldrb	r3, [r7, #15]
 8002a54:	b29a      	uxth	r2, r3
 8002a56:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002a5a:	9301      	str	r3, [sp, #4]
 8002a5c:	2302      	movs	r3, #2
 8002a5e:	9300      	str	r3, [sp, #0]
 8002a60:	2300      	movs	r3, #0
 8002a62:	210a      	movs	r1, #10
 8002a64:	4858      	ldr	r0, [pc, #352]	; (8002bc8 <FreqMenu_DrawFreqPresetMenu+0x14d0>)
 8002a66:	f008 fec1 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 8002a6a:	7bbb      	ldrb	r3, [r7, #14]
 8002a6c:	b29a      	uxth	r2, r3
 8002a6e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002a72:	9301      	str	r3, [sp, #4]
 8002a74:	2302      	movs	r3, #2
 8002a76:	9300      	str	r3, [sp, #0]
 8002a78:	2300      	movs	r3, #0
 8002a7a:	210a      	movs	r1, #10
 8002a7c:	4853      	ldr	r0, [pc, #332]	; (8002bcc <FreqMenu_DrawFreqPresetMenu+0x14d4>)
 8002a7e:	f008 feb5 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 8002a82:	7b7b      	ldrb	r3, [r7, #13]
 8002a84:	b29a      	uxth	r2, r3
 8002a86:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002a8a:	9301      	str	r3, [sp, #4]
 8002a8c:	2302      	movs	r3, #2
 8002a8e:	9300      	str	r3, [sp, #0]
 8002a90:	2300      	movs	r3, #0
 8002a92:	210a      	movs	r1, #10
 8002a94:	484e      	ldr	r0, [pc, #312]	; (8002bd0 <FreqMenu_DrawFreqPresetMenu+0x14d8>)
 8002a96:	f008 fea9 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 8002a9a:	7b3b      	ldrb	r3, [r7, #12]
 8002a9c:	b29a      	uxth	r2, r3
 8002a9e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002aa2:	9301      	str	r3, [sp, #4]
 8002aa4:	2302      	movs	r3, #2
 8002aa6:	9300      	str	r3, [sp, #0]
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	210a      	movs	r1, #10
 8002aac:	4849      	ldr	r0, [pc, #292]	; (8002bd4 <FreqMenu_DrawFreqPresetMenu+0x14dc>)
 8002aae:	f008 fe9d 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 8002ab2:	7afb      	ldrb	r3, [r7, #11]
 8002ab4:	b29a      	uxth	r2, r3
 8002ab6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002aba:	9301      	str	r3, [sp, #4]
 8002abc:	2302      	movs	r3, #2
 8002abe:	9300      	str	r3, [sp, #0]
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	210a      	movs	r1, #10
 8002ac4:	4844      	ldr	r0, [pc, #272]	; (8002bd8 <FreqMenu_DrawFreqPresetMenu+0x14e0>)
 8002ac6:	f008 fe91 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 8002aca:	7abb      	ldrb	r3, [r7, #10]
 8002acc:	b29a      	uxth	r2, r3
 8002ace:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002ad2:	9301      	str	r3, [sp, #4]
 8002ad4:	2302      	movs	r3, #2
 8002ad6:	9300      	str	r3, [sp, #0]
 8002ad8:	2300      	movs	r3, #0
 8002ada:	210a      	movs	r1, #10
 8002adc:	483f      	ldr	r0, [pc, #252]	; (8002bdc <FreqMenu_DrawFreqPresetMenu+0x14e4>)
 8002ade:	f008 fe85 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 8002ae2:	7a7b      	ldrb	r3, [r7, #9]
 8002ae4:	b29a      	uxth	r2, r3
 8002ae6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002aea:	9301      	str	r3, [sp, #4]
 8002aec:	2302      	movs	r3, #2
 8002aee:	9300      	str	r3, [sp, #0]
 8002af0:	2300      	movs	r3, #0
 8002af2:	210a      	movs	r1, #10
 8002af4:	483a      	ldr	r0, [pc, #232]	; (8002be0 <FreqMenu_DrawFreqPresetMenu+0x14e8>)
 8002af6:	f008 fe79 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 8002afa:	7bfb      	ldrb	r3, [r7, #15]
 8002afc:	b29a      	uxth	r2, r3
 8002afe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002b02:	9301      	str	r3, [sp, #4]
 8002b04:	2302      	movs	r3, #2
 8002b06:	9300      	str	r3, [sp, #0]
 8002b08:	2300      	movs	r3, #0
 8002b0a:	2178      	movs	r1, #120	; 0x78
 8002b0c:	4835      	ldr	r0, [pc, #212]	; (8002be4 <FreqMenu_DrawFreqPresetMenu+0x14ec>)
 8002b0e:	f008 fe6d 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 8002b12:	7bbb      	ldrb	r3, [r7, #14]
 8002b14:	b29a      	uxth	r2, r3
 8002b16:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002b1a:	9301      	str	r3, [sp, #4]
 8002b1c:	2302      	movs	r3, #2
 8002b1e:	9300      	str	r3, [sp, #0]
 8002b20:	2300      	movs	r3, #0
 8002b22:	2178      	movs	r1, #120	; 0x78
 8002b24:	4830      	ldr	r0, [pc, #192]	; (8002be8 <FreqMenu_DrawFreqPresetMenu+0x14f0>)
 8002b26:	f008 fe61 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 8002b2a:	7b7b      	ldrb	r3, [r7, #13]
 8002b2c:	b29a      	uxth	r2, r3
 8002b2e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002b32:	9301      	str	r3, [sp, #4]
 8002b34:	2302      	movs	r3, #2
 8002b36:	9300      	str	r3, [sp, #0]
 8002b38:	2300      	movs	r3, #0
 8002b3a:	2178      	movs	r1, #120	; 0x78
 8002b3c:	482b      	ldr	r0, [pc, #172]	; (8002bec <FreqMenu_DrawFreqPresetMenu+0x14f4>)
 8002b3e:	f008 fe55 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 8002b42:	7b3b      	ldrb	r3, [r7, #12]
 8002b44:	b29a      	uxth	r2, r3
 8002b46:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002b4a:	9301      	str	r3, [sp, #4]
 8002b4c:	2302      	movs	r3, #2
 8002b4e:	9300      	str	r3, [sp, #0]
 8002b50:	2300      	movs	r3, #0
 8002b52:	2178      	movs	r1, #120	; 0x78
 8002b54:	4826      	ldr	r0, [pc, #152]	; (8002bf0 <FreqMenu_DrawFreqPresetMenu+0x14f8>)
 8002b56:	f008 fe49 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 8002b5a:	7afb      	ldrb	r3, [r7, #11]
 8002b5c:	b29a      	uxth	r2, r3
 8002b5e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002b62:	9301      	str	r3, [sp, #4]
 8002b64:	2302      	movs	r3, #2
 8002b66:	9300      	str	r3, [sp, #0]
 8002b68:	2300      	movs	r3, #0
 8002b6a:	2178      	movs	r1, #120	; 0x78
 8002b6c:	4821      	ldr	r0, [pc, #132]	; (8002bf4 <FreqMenu_DrawFreqPresetMenu+0x14fc>)
 8002b6e:	f008 fe3d 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 8002b72:	7abb      	ldrb	r3, [r7, #10]
 8002b74:	b29a      	uxth	r2, r3
 8002b76:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002b7a:	9301      	str	r3, [sp, #4]
 8002b7c:	2302      	movs	r3, #2
 8002b7e:	9300      	str	r3, [sp, #0]
 8002b80:	2300      	movs	r3, #0
 8002b82:	2178      	movs	r1, #120	; 0x78
 8002b84:	481c      	ldr	r0, [pc, #112]	; (8002bf8 <FreqMenu_DrawFreqPresetMenu+0x1500>)
 8002b86:	f008 fe31 	bl	800b7ec <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, WHITE, 2, BLACK);
 8002b8a:	7a7b      	ldrb	r3, [r7, #9]
 8002b8c:	b29a      	uxth	r2, r3
 8002b8e:	2300      	movs	r3, #0
 8002b90:	9301      	str	r3, [sp, #4]
 8002b92:	2302      	movs	r3, #2
 8002b94:	9300      	str	r3, [sp, #0]
 8002b96:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002b9a:	2178      	movs	r1, #120	; 0x78
 8002b9c:	4817      	ldr	r0, [pc, #92]	; (8002bfc <FreqMenu_DrawFreqPresetMenu+0x1504>)
 8002b9e:	f008 fe25 	bl	800b7ec <ILI9341_Draw_Text>
			break;
 8002ba2:	bf00      	nop
 8002ba4:	e00b      	b.n	8002bbe <FreqMenu_DrawFreqPresetMenu+0x14c6>
		ILI9341_Draw_Text("FreqMenus::FreqMenu_DrawFreqPresetMenu() Error", 		10, 180, RED, 1, BLACK);
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	9301      	str	r3, [sp, #4]
 8002baa:	2301      	movs	r3, #1
 8002bac:	9300      	str	r3, [sp, #0]
 8002bae:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002bb2:	22b4      	movs	r2, #180	; 0xb4
 8002bb4:	210a      	movs	r1, #10
 8002bb6:	4812      	ldr	r0, [pc, #72]	; (8002c00 <FreqMenu_DrawFreqPresetMenu+0x1508>)
 8002bb8:	f008 fe18 	bl	800b7ec <ILI9341_Draw_Text>
}
 8002bbc:	e7ff      	b.n	8002bbe <FreqMenu_DrawFreqPresetMenu+0x14c6>
 8002bbe:	bf00      	nop
 8002bc0:	3710      	adds	r7, #16
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	bd80      	pop	{r7, pc}
 8002bc6:	bf00      	nop
 8002bc8:	0800ef14 	.word	0x0800ef14
 8002bcc:	0800ef1c 	.word	0x0800ef1c
 8002bd0:	0800ef24 	.word	0x0800ef24
 8002bd4:	0800ef2c 	.word	0x0800ef2c
 8002bd8:	0800ef34 	.word	0x0800ef34
 8002bdc:	0800ef3c 	.word	0x0800ef3c
 8002be0:	0800ef44 	.word	0x0800ef44
 8002be4:	0800ef4c 	.word	0x0800ef4c
 8002be8:	0800ef54 	.word	0x0800ef54
 8002bec:	0800ef5c 	.word	0x0800ef5c
 8002bf0:	0800ef64 	.word	0x0800ef64
 8002bf4:	0800ef6c 	.word	0x0800ef6c
 8002bf8:	0800ef74 	.word	0x0800ef74
 8002bfc:	0800ef7c 	.word	0x0800ef7c
 8002c00:	0800ef88 	.word	0x0800ef88

08002c04 <FreqMenu_DrawFreqAdjustMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawFreqAdjustMenu()
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b084      	sub	sp, #16
 8002c08:	af02      	add	r7, sp, #8

	ILI9341_Draw_Text("Output Signal Freq: ", 	10, 150, BLACK, 1, WHITE);
 8002c0a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002c0e:	9301      	str	r3, [sp, #4]
 8002c10:	2301      	movs	r3, #1
 8002c12:	9300      	str	r3, [sp, #0]
 8002c14:	2300      	movs	r3, #0
 8002c16:	2296      	movs	r2, #150	; 0x96
 8002c18:	210a      	movs	r1, #10
 8002c1a:	4811      	ldr	r0, [pc, #68]	; (8002c60 <FreqMenu_DrawFreqAdjustMenu+0x5c>)
 8002c1c:	f008 fde6 	bl	800b7ec <ILI9341_Draw_Text>

	char freq[6] = "";
 8002c20:	2300      	movs	r3, #0
 8002c22:	603b      	str	r3, [r7, #0]
 8002c24:	2300      	movs	r3, #0
 8002c26:	80bb      	strh	r3, [r7, #4]
	//snprintf(freq, sizeof(freq), "%u", (uint8_t)FreqO_GetOutputFreq());
	if(DM_AddDigitPadding((uint16_t)FreqO_GetOutputFreq(), freq, sizeof(freq)) == 0)
 8002c28:	f000 fd90 	bl	800374c <FreqO_GetOutputFreq>
 8002c2c:	4603      	mov	r3, r0
 8002c2e:	b29b      	uxth	r3, r3
 8002c30:	4639      	mov	r1, r7
 8002c32:	2206      	movs	r2, #6
 8002c34:	4618      	mov	r0, r3
 8002c36:	f7fe fc9f 	bl	8001578 <DM_AddDigitPadding>
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d10a      	bne.n	8002c56 <FreqMenu_DrawFreqAdjustMenu+0x52>
		ILI9341_Draw_Text(freq, 250, 150, WHITE, 1, BLACK);
 8002c40:	4638      	mov	r0, r7
 8002c42:	2300      	movs	r3, #0
 8002c44:	9301      	str	r3, [sp, #4]
 8002c46:	2301      	movs	r3, #1
 8002c48:	9300      	str	r3, [sp, #0]
 8002c4a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002c4e:	2296      	movs	r2, #150	; 0x96
 8002c50:	21fa      	movs	r1, #250	; 0xfa
 8002c52:	f008 fdcb 	bl	800b7ec <ILI9341_Draw_Text>


}
 8002c56:	bf00      	nop
 8002c58:	3708      	adds	r7, #8
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	bd80      	pop	{r7, pc}
 8002c5e:	bf00      	nop
 8002c60:	0800efb8 	.word	0x0800efb8

08002c64 <FreqMenu_DrawFreqSweepMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawFreqSweepMenu()
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b082      	sub	sp, #8
 8002c68:	af02      	add	r7, sp, #8

	ILI9341_Draw_Text("TODO: Freq Sweep Menu", 	10, 120, BLACK, 2, WHITE);
 8002c6a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002c6e:	9301      	str	r3, [sp, #4]
 8002c70:	2302      	movs	r3, #2
 8002c72:	9300      	str	r3, [sp, #0]
 8002c74:	2300      	movs	r3, #0
 8002c76:	2278      	movs	r2, #120	; 0x78
 8002c78:	210a      	movs	r1, #10
 8002c7a:	4803      	ldr	r0, [pc, #12]	; (8002c88 <FreqMenu_DrawFreqSweepMenu+0x24>)
 8002c7c:	f008 fdb6 	bl	800b7ec <ILI9341_Draw_Text>




}
 8002c80:	bf00      	nop
 8002c82:	46bd      	mov	sp, r7
 8002c84:	bd80      	pop	{r7, pc}
 8002c86:	bf00      	nop
 8002c88:	0800efd0 	.word	0x0800efd0

08002c8c <EM_ProcessEvent>:
 *	@param None
 *	@retval None
 *
 */
void EM_ProcessEvent()
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	af00      	add	r7, sp, #0

	switch(eNextState)
 8002c90:	4b7b      	ldr	r3, [pc, #492]	; (8002e80 <EM_ProcessEvent+0x1f4>)
 8002c92:	781b      	ldrb	r3, [r3, #0]
 8002c94:	2b08      	cmp	r3, #8
 8002c96:	f200 80e0 	bhi.w	8002e5a <EM_ProcessEvent+0x1ce>
 8002c9a:	a201      	add	r2, pc, #4	; (adr r2, 8002ca0 <EM_ProcessEvent+0x14>)
 8002c9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ca0:	08002cc5 	.word	0x08002cc5
 8002ca4:	08002d1f 	.word	0x08002d1f
 8002ca8:	08002d4b 	.word	0x08002d4b
 8002cac:	08002e5b 	.word	0x08002e5b
 8002cb0:	08002d75 	.word	0x08002d75
 8002cb4:	08002dc7 	.word	0x08002dc7
 8002cb8:	08002df1 	.word	0x08002df1
 8002cbc:	08002e1b 	.word	0x08002e1b
 8002cc0:	08002e31 	.word	0x08002e31
	{
		case Idle_State:


			TIM1->ARR = 12;
 8002cc4:	4b6f      	ldr	r3, [pc, #444]	; (8002e84 <EM_ProcessEvent+0x1f8>)
 8002cc6:	220c      	movs	r2, #12
 8002cc8:	62da      	str	r2, [r3, #44]	; 0x2c

			if(eNewEvent == evBlueBtn)
 8002cca:	4b6f      	ldr	r3, [pc, #444]	; (8002e88 <EM_ProcessEvent+0x1fc>)
 8002ccc:	781b      	ldrb	r3, [r3, #0]
 8002cce:	2b01      	cmp	r3, #1
 8002cd0:	d105      	bne.n	8002cde <EM_ProcessEvent+0x52>
			{
				eNextState = _FuncMenuEntryHandler();
 8002cd2:	f000 f8db 	bl	8002e8c <_FuncMenuEntryHandler>
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	461a      	mov	r2, r3
 8002cda:	4b69      	ldr	r3, [pc, #420]	; (8002e80 <EM_ProcessEvent+0x1f4>)
 8002cdc:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evGreenBtn)
 8002cde:	4b6a      	ldr	r3, [pc, #424]	; (8002e88 <EM_ProcessEvent+0x1fc>)
 8002ce0:	781b      	ldrb	r3, [r3, #0]
 8002ce2:	2b02      	cmp	r3, #2
 8002ce4:	d105      	bne.n	8002cf2 <EM_ProcessEvent+0x66>
			{
				eNextState = _FreqMainMenuEntryHandler();
 8002ce6:	f000 f9c7 	bl	8003078 <_FreqMainMenuEntryHandler>
 8002cea:	4603      	mov	r3, r0
 8002cec:	461a      	mov	r2, r3
 8002cee:	4b64      	ldr	r3, [pc, #400]	; (8002e80 <EM_ProcessEvent+0x1f4>)
 8002cf0:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evYellowBtn)
 8002cf2:	4b65      	ldr	r3, [pc, #404]	; (8002e88 <EM_ProcessEvent+0x1fc>)
 8002cf4:	781b      	ldrb	r3, [r3, #0]
 8002cf6:	2b03      	cmp	r3, #3
 8002cf8:	d105      	bne.n	8002d06 <EM_ProcessEvent+0x7a>
			{
				eNextState = _GainMenuEntryHandler();
 8002cfa:	f000 f921 	bl	8002f40 <_GainMenuEntryHandler>
 8002cfe:	4603      	mov	r3, r0
 8002d00:	461a      	mov	r2, r3
 8002d02:	4b5f      	ldr	r3, [pc, #380]	; (8002e80 <EM_ProcessEvent+0x1f4>)
 8002d04:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evRedBtn)
 8002d06:	4b60      	ldr	r3, [pc, #384]	; (8002e88 <EM_ProcessEvent+0x1fc>)
 8002d08:	781b      	ldrb	r3, [r3, #0]
 8002d0a:	2b04      	cmp	r3, #4
 8002d0c:	f040 80a7 	bne.w	8002e5e <EM_ProcessEvent+0x1d2>
			{
				eNextState = _BiasMenuEntryHandler();
 8002d10:	f000 f968 	bl	8002fe4 <_BiasMenuEntryHandler>
 8002d14:	4603      	mov	r3, r0
 8002d16:	461a      	mov	r2, r3
 8002d18:	4b59      	ldr	r3, [pc, #356]	; (8002e80 <EM_ProcessEvent+0x1f4>)
 8002d1a:	701a      	strb	r2, [r3, #0]
				//FuncO_ApplyPreset_Fast(SINE_FUNC_MODE);
				eNewEvent = evIdle;
*/
			}

			break;
 8002d1c:	e09f      	b.n	8002e5e <EM_ProcessEvent+0x1d2>

		case Func_Menu_State:

			if(eNewEvent == evEncoderSet)
 8002d1e:	4b5a      	ldr	r3, [pc, #360]	; (8002e88 <EM_ProcessEvent+0x1fc>)
 8002d20:	781b      	ldrb	r3, [r3, #0]
 8002d22:	2b05      	cmp	r3, #5
 8002d24:	d105      	bne.n	8002d32 <EM_ProcessEvent+0xa6>
			{
				eNextState = _FuncMenuInputHandler();
 8002d26:	f000 f8db 	bl	8002ee0 <_FuncMenuInputHandler>
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	461a      	mov	r2, r3
 8002d2e:	4b54      	ldr	r3, [pc, #336]	; (8002e80 <EM_ProcessEvent+0x1f4>)
 8002d30:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8002d32:	4b55      	ldr	r3, [pc, #340]	; (8002e88 <EM_ProcessEvent+0x1fc>)
 8002d34:	781b      	ldrb	r3, [r3, #0]
 8002d36:	2b06      	cmp	r3, #6
 8002d38:	f040 8093 	bne.w	8002e62 <EM_ProcessEvent+0x1d6>
			{
				eNextState = _FuncMenuExitHandler();
 8002d3c:	f000 f8e6 	bl	8002f0c <_FuncMenuExitHandler>
 8002d40:	4603      	mov	r3, r0
 8002d42:	461a      	mov	r2, r3
 8002d44:	4b4e      	ldr	r3, [pc, #312]	; (8002e80 <EM_ProcessEvent+0x1f4>)
 8002d46:	701a      	strb	r2, [r3, #0]
			}
			break;
 8002d48:	e08b      	b.n	8002e62 <EM_ProcessEvent+0x1d6>

		case Gain_Menu_State:

			if(eNewEvent == evEncoderSet)
 8002d4a:	4b4f      	ldr	r3, [pc, #316]	; (8002e88 <EM_ProcessEvent+0x1fc>)
 8002d4c:	781b      	ldrb	r3, [r3, #0]
 8002d4e:	2b05      	cmp	r3, #5
 8002d50:	d105      	bne.n	8002d5e <EM_ProcessEvent+0xd2>
			{
				eNextState = _GainMenuInputHandler();
 8002d52:	f000 f91d 	bl	8002f90 <_GainMenuInputHandler>
 8002d56:	4603      	mov	r3, r0
 8002d58:	461a      	mov	r2, r3
 8002d5a:	4b49      	ldr	r3, [pc, #292]	; (8002e80 <EM_ProcessEvent+0x1f4>)
 8002d5c:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8002d5e:	4b4a      	ldr	r3, [pc, #296]	; (8002e88 <EM_ProcessEvent+0x1fc>)
 8002d60:	781b      	ldrb	r3, [r3, #0]
 8002d62:	2b06      	cmp	r3, #6
 8002d64:	d17f      	bne.n	8002e66 <EM_ProcessEvent+0x1da>
			{
				eNextState = _GainMenuExitHandler();
 8002d66:	f000 f929 	bl	8002fbc <_GainMenuExitHandler>
 8002d6a:	4603      	mov	r3, r0
 8002d6c:	461a      	mov	r2, r3
 8002d6e:	4b44      	ldr	r3, [pc, #272]	; (8002e80 <EM_ProcessEvent+0x1f4>)
 8002d70:	701a      	strb	r2, [r3, #0]
			}
			break;
 8002d72:	e078      	b.n	8002e66 <EM_ProcessEvent+0x1da>

			if(eNewEvent == evEncoderSet)
			{
//				eNextState = _FreqMainMenuSetHandler();
			}
			if(eNewEvent == evEncoderPush)
 8002d74:	4b44      	ldr	r3, [pc, #272]	; (8002e88 <EM_ProcessEvent+0x1fc>)
 8002d76:	781b      	ldrb	r3, [r3, #0]
 8002d78:	2b06      	cmp	r3, #6
 8002d7a:	d105      	bne.n	8002d88 <EM_ProcessEvent+0xfc>
			{
				eNextState = _FreqMainMenuExitHandler();
 8002d7c:	f000 f990 	bl	80030a0 <_FreqMainMenuExitHandler>
 8002d80:	4603      	mov	r3, r0
 8002d82:	461a      	mov	r2, r3
 8002d84:	4b3e      	ldr	r3, [pc, #248]	; (8002e80 <EM_ProcessEvent+0x1f4>)
 8002d86:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evBlueBtn)
 8002d88:	4b3f      	ldr	r3, [pc, #252]	; (8002e88 <EM_ProcessEvent+0x1fc>)
 8002d8a:	781b      	ldrb	r3, [r3, #0]
 8002d8c:	2b01      	cmp	r3, #1
 8002d8e:	d105      	bne.n	8002d9c <EM_ProcessEvent+0x110>
			{
//				FreqO_ApplyPreset(FPRESET_1HZ);
				eNextState = _FreqPresetMenuEntryHandler();
 8002d90:	f000 f9a0 	bl	80030d4 <_FreqPresetMenuEntryHandler>
 8002d94:	4603      	mov	r3, r0
 8002d96:	461a      	mov	r2, r3
 8002d98:	4b39      	ldr	r3, [pc, #228]	; (8002e80 <EM_ProcessEvent+0x1f4>)
 8002d9a:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evGreenBtn)
 8002d9c:	4b3a      	ldr	r3, [pc, #232]	; (8002e88 <EM_ProcessEvent+0x1fc>)
 8002d9e:	781b      	ldrb	r3, [r3, #0]
 8002da0:	2b02      	cmp	r3, #2
 8002da2:	d105      	bne.n	8002db0 <EM_ProcessEvent+0x124>
			{
//				FreqO_ApplyPreset(FPRESET_100HZ);
				eNextState = _FreqAdjustMenuEntryHandler();
 8002da4:	f000 f9ee 	bl	8003184 <_FreqAdjustMenuEntryHandler>
 8002da8:	4603      	mov	r3, r0
 8002daa:	461a      	mov	r2, r3
 8002dac:	4b34      	ldr	r3, [pc, #208]	; (8002e80 <EM_ProcessEvent+0x1f4>)
 8002dae:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evYellowBtn)
 8002db0:	4b35      	ldr	r3, [pc, #212]	; (8002e88 <EM_ProcessEvent+0x1fc>)
 8002db2:	781b      	ldrb	r3, [r3, #0]
 8002db4:	2b03      	cmp	r3, #3
 8002db6:	d158      	bne.n	8002e6a <EM_ProcessEvent+0x1de>
			{
//				FreqO_ApplyPreset(FPRESET_1KHZ);
				eNextState = _FreqSweepMenuEntryHandler();
 8002db8:	f000 fa28 	bl	800320c <_FreqSweepMenuEntryHandler>
 8002dbc:	4603      	mov	r3, r0
 8002dbe:	461a      	mov	r2, r3
 8002dc0:	4b2f      	ldr	r3, [pc, #188]	; (8002e80 <EM_ProcessEvent+0x1f4>)
 8002dc2:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evRedBtn)
			{
				// No menu action
			}
			break;
 8002dc4:	e051      	b.n	8002e6a <EM_ProcessEvent+0x1de>

		case Freq_Preset_Menu_State:
			if(eNewEvent == evEncoderSet)
 8002dc6:	4b30      	ldr	r3, [pc, #192]	; (8002e88 <EM_ProcessEvent+0x1fc>)
 8002dc8:	781b      	ldrb	r3, [r3, #0]
 8002dca:	2b05      	cmp	r3, #5
 8002dcc:	d105      	bne.n	8002dda <EM_ProcessEvent+0x14e>
			{
				eNextState = _FreqPresetMenuInputHandler();
 8002dce:	f000 f9b1 	bl	8003134 <_FreqPresetMenuInputHandler>
 8002dd2:	4603      	mov	r3, r0
 8002dd4:	461a      	mov	r2, r3
 8002dd6:	4b2a      	ldr	r3, [pc, #168]	; (8002e80 <EM_ProcessEvent+0x1f4>)
 8002dd8:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8002dda:	4b2b      	ldr	r3, [pc, #172]	; (8002e88 <EM_ProcessEvent+0x1fc>)
 8002ddc:	781b      	ldrb	r3, [r3, #0]
 8002dde:	2b06      	cmp	r3, #6
 8002de0:	d145      	bne.n	8002e6e <EM_ProcessEvent+0x1e2>
			{
				eNextState = _FreqPresetMenuExitHandler();
 8002de2:	f000 f9bd 	bl	8003160 <_FreqPresetMenuExitHandler>
 8002de6:	4603      	mov	r3, r0
 8002de8:	461a      	mov	r2, r3
 8002dea:	4b25      	ldr	r3, [pc, #148]	; (8002e80 <EM_ProcessEvent+0x1f4>)
 8002dec:	701a      	strb	r2, [r3, #0]
			}
			break;
 8002dee:	e03e      	b.n	8002e6e <EM_ProcessEvent+0x1e2>

		case Freq_Adjust_Menu_State:
			if(eNewEvent == evEncoderSet)
 8002df0:	4b25      	ldr	r3, [pc, #148]	; (8002e88 <EM_ProcessEvent+0x1fc>)
 8002df2:	781b      	ldrb	r3, [r3, #0]
 8002df4:	2b05      	cmp	r3, #5
 8002df6:	d105      	bne.n	8002e04 <EM_ProcessEvent+0x178>
			{
				eNextState = _FreqAdjustMenuInputHandler();
 8002df8:	f000 f9e4 	bl	80031c4 <_FreqAdjustMenuInputHandler>
 8002dfc:	4603      	mov	r3, r0
 8002dfe:	461a      	mov	r2, r3
 8002e00:	4b1f      	ldr	r3, [pc, #124]	; (8002e80 <EM_ProcessEvent+0x1f4>)
 8002e02:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8002e04:	4b20      	ldr	r3, [pc, #128]	; (8002e88 <EM_ProcessEvent+0x1fc>)
 8002e06:	781b      	ldrb	r3, [r3, #0]
 8002e08:	2b06      	cmp	r3, #6
 8002e0a:	d132      	bne.n	8002e72 <EM_ProcessEvent+0x1e6>
			{
				eNextState = _FreqAdjustMenuExitHandler();
 8002e0c:	f000 f9ec 	bl	80031e8 <_FreqAdjustMenuExitHandler>
 8002e10:	4603      	mov	r3, r0
 8002e12:	461a      	mov	r2, r3
 8002e14:	4b1a      	ldr	r3, [pc, #104]	; (8002e80 <EM_ProcessEvent+0x1f4>)
 8002e16:	701a      	strb	r2, [r3, #0]
			}
			break;
 8002e18:	e02b      	b.n	8002e72 <EM_ProcessEvent+0x1e6>
		case Freq_Sweep_Menu_State:
			if(eNewEvent == evEncoderSet)
			{
//				eNextState = _FreqMainMenuSetHandler();
			}
			if(eNewEvent == evEncoderPush)
 8002e1a:	4b1b      	ldr	r3, [pc, #108]	; (8002e88 <EM_ProcessEvent+0x1fc>)
 8002e1c:	781b      	ldrb	r3, [r3, #0]
 8002e1e:	2b06      	cmp	r3, #6
 8002e20:	d129      	bne.n	8002e76 <EM_ProcessEvent+0x1ea>
			{
				eNextState = _FreqSweepMenuExitHandler();
 8002e22:	f000 fa0f 	bl	8003244 <_FreqSweepMenuExitHandler>
 8002e26:	4603      	mov	r3, r0
 8002e28:	461a      	mov	r2, r3
 8002e2a:	4b15      	ldr	r3, [pc, #84]	; (8002e80 <EM_ProcessEvent+0x1f4>)
 8002e2c:	701a      	strb	r2, [r3, #0]
			}
			break;
 8002e2e:	e022      	b.n	8002e76 <EM_ProcessEvent+0x1ea>

		case Bias_Menu_State:
			if(eNewEvent == evEncoderSet)
 8002e30:	4b15      	ldr	r3, [pc, #84]	; (8002e88 <EM_ProcessEvent+0x1fc>)
 8002e32:	781b      	ldrb	r3, [r3, #0]
 8002e34:	2b05      	cmp	r3, #5
 8002e36:	d105      	bne.n	8002e44 <EM_ProcessEvent+0x1b8>
			{
				eNextState = _BiasMenuInputHandler();
 8002e38:	f000 f8f4 	bl	8003024 <_BiasMenuInputHandler>
 8002e3c:	4603      	mov	r3, r0
 8002e3e:	461a      	mov	r2, r3
 8002e40:	4b0f      	ldr	r3, [pc, #60]	; (8002e80 <EM_ProcessEvent+0x1f4>)
 8002e42:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8002e44:	4b10      	ldr	r3, [pc, #64]	; (8002e88 <EM_ProcessEvent+0x1fc>)
 8002e46:	781b      	ldrb	r3, [r3, #0]
 8002e48:	2b06      	cmp	r3, #6
 8002e4a:	d116      	bne.n	8002e7a <EM_ProcessEvent+0x1ee>
			{
				eNextState = _BiasMenuExitHandler();
 8002e4c:	f000 f900 	bl	8003050 <_BiasMenuExitHandler>
 8002e50:	4603      	mov	r3, r0
 8002e52:	461a      	mov	r2, r3
 8002e54:	4b0a      	ldr	r3, [pc, #40]	; (8002e80 <EM_ProcessEvent+0x1f4>)
 8002e56:	701a      	strb	r2, [r3, #0]
			}

			break;
 8002e58:	e00f      	b.n	8002e7a <EM_ProcessEvent+0x1ee>

		default:
			break;
 8002e5a:	bf00      	nop
 8002e5c:	e00e      	b.n	8002e7c <EM_ProcessEvent+0x1f0>
			break;
 8002e5e:	bf00      	nop
 8002e60:	e00c      	b.n	8002e7c <EM_ProcessEvent+0x1f0>
			break;
 8002e62:	bf00      	nop
 8002e64:	e00a      	b.n	8002e7c <EM_ProcessEvent+0x1f0>
			break;
 8002e66:	bf00      	nop
 8002e68:	e008      	b.n	8002e7c <EM_ProcessEvent+0x1f0>
			break;
 8002e6a:	bf00      	nop
 8002e6c:	e006      	b.n	8002e7c <EM_ProcessEvent+0x1f0>
			break;
 8002e6e:	bf00      	nop
 8002e70:	e004      	b.n	8002e7c <EM_ProcessEvent+0x1f0>
			break;
 8002e72:	bf00      	nop
 8002e74:	e002      	b.n	8002e7c <EM_ProcessEvent+0x1f0>
			break;
 8002e76:	bf00      	nop
 8002e78:	e000      	b.n	8002e7c <EM_ProcessEvent+0x1f0>
			break;
 8002e7a:	bf00      	nop
	}

}
 8002e7c:	bf00      	nop
 8002e7e:	bd80      	pop	{r7, pc}
 8002e80:	20001e25 	.word	0x20001e25
 8002e84:	40012c00 	.word	0x40012c00
 8002e88:	20001e26 	.word	0x20001e26

08002e8c <_FuncMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState _FuncMenuEntryHandler(void)
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	b082      	sub	sp, #8
 8002e90:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("FunctionMenu Event captured\n");
 8002e92:	4810      	ldr	r0, [pc, #64]	; (8002ed4 <_FuncMenuEntryHandler+0x48>)
 8002e94:	f009 ffee 	bl	800ce74 <puts>
#endif

	_RefreshDisplay();
 8002e98:	f000 f9f6 	bl	8003288 <_RefreshDisplay>

	DM_ShowFuncSelectMenu(ENABLE_FUNCMENU);
 8002e9c:	2001      	movs	r0, #1
 8002e9e:	f7fe f8a7 	bl	8000ff0 <DM_ShowFuncSelectMenu>

	Func_Preset_Encoder_Pos_t *pFuncPresetTmp =  FuncO_GetFPresetObject();
 8002ea2:	f000 fdad 	bl	8003a00 <FuncO_GetFPresetObject>
 8002ea6:	6078      	str	r0, [r7, #4]
	if(pFuncPresetTmp)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d00a      	beq.n	8002ec4 <_FuncMenuEntryHandler+0x38>
	{
		ENCODER_TIMER->CNT = pFuncPresetTmp->epos;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	785a      	ldrb	r2, [r3, #1]
 8002eb2:	4b09      	ldr	r3, [pc, #36]	; (8002ed8 <_FuncMenuEntryHandler+0x4c>)
 8002eb4:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = FuncO_GetFuncPresetEncoderRange();
 8002eb6:	f000 fdaf 	bl	8003a18 <FuncO_GetFuncPresetEncoderRange>
 8002eba:	4603      	mov	r3, r0
 8002ebc:	461a      	mov	r2, r3
 8002ebe:	4b06      	ldr	r3, [pc, #24]	; (8002ed8 <_FuncMenuEntryHandler+0x4c>)
 8002ec0:	62da      	str	r2, [r3, #44]	; 0x2c
 8002ec2:	e002      	b.n	8002eca <_FuncMenuEntryHandler+0x3e>
	}
	else
	{
		DM_SetErrorDebugMsg("_FuncMenuEntryHandler: pFuncPresetTmp null pointer");
 8002ec4:	4805      	ldr	r0, [pc, #20]	; (8002edc <_FuncMenuEntryHandler+0x50>)
 8002ec6:	f7fe fbcb 	bl	8001660 <DM_SetErrorDebugMsg>
	}


	return Func_Menu_State;
 8002eca:	2301      	movs	r3, #1
}
 8002ecc:	4618      	mov	r0, r3
 8002ece:	3708      	adds	r7, #8
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	bd80      	pop	{r7, pc}
 8002ed4:	0800efe8 	.word	0x0800efe8
 8002ed8:	40012c00 	.word	0x40012c00
 8002edc:	0800f004 	.word	0x0800f004

08002ee0 <_FuncMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState _FuncMenuInputHandler(void)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("FunctionAdjust Event captured\n");
 8002ee4:	4807      	ldr	r0, [pc, #28]	; (8002f04 <_FuncMenuInputHandler+0x24>)
 8002ee6:	f009 ffc5 	bl	800ce74 <puts>
#endif


	FuncO_ModifyOutput(SM_GetEncoderValue(ENCODER_REVERSE));
 8002eea:	2001      	movs	r0, #1
 8002eec:	f000 fe6e 	bl	8003bcc <SM_GetEncoderValue>
 8002ef0:	4603      	mov	r3, r0
 8002ef2:	4618      	mov	r0, r3
 8002ef4:	f000 fc54 	bl	80037a0 <FuncO_ModifyOutput>
	eNewEvent = evBlueBtn;
 8002ef8:	4b03      	ldr	r3, [pc, #12]	; (8002f08 <_FuncMenuInputHandler+0x28>)
 8002efa:	2201      	movs	r2, #1
 8002efc:	701a      	strb	r2, [r3, #0]
	return Func_Menu_State;
 8002efe:	2301      	movs	r3, #1
}
 8002f00:	4618      	mov	r0, r3
 8002f02:	bd80      	pop	{r7, pc}
 8002f04:	0800f038 	.word	0x0800f038
 8002f08:	20001e26 	.word	0x20001e26

08002f0c <_FuncMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState _FuncMenuExitHandler()
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("ExitFuncMenu Event captured\n");
 8002f10:	4808      	ldr	r0, [pc, #32]	; (8002f34 <_FuncMenuExitHandler+0x28>)
 8002f12:	f009 ffaf 	bl	800ce74 <puts>
#endif

	// disable the menu

	DM_ShowFuncSelectMenu(DISABLE_FUNCMENU);
 8002f16:	2000      	movs	r0, #0
 8002f18:	f7fe f86a 	bl	8000ff0 <DM_ShowFuncSelectMenu>

	// reset the encoder range

	ENCODER_TIMER->ARR = 1024;
 8002f1c:	4b06      	ldr	r3, [pc, #24]	; (8002f38 <_FuncMenuExitHandler+0x2c>)
 8002f1e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002f22:	62da      	str	r2, [r3, #44]	; 0x2c

	_RefreshDisplay();
 8002f24:	f000 f9b0 	bl	8003288 <_RefreshDisplay>

	eNewEvent = evIdle;
 8002f28:	4b04      	ldr	r3, [pc, #16]	; (8002f3c <_FuncMenuExitHandler+0x30>)
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 8002f2e:	2300      	movs	r3, #0
}
 8002f30:	4618      	mov	r0, r3
 8002f32:	bd80      	pop	{r7, pc}
 8002f34:	0800f058 	.word	0x0800f058
 8002f38:	40012c00 	.word	0x40012c00
 8002f3c:	20001e26 	.word	0x20001e26

08002f40 <_GainMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState _GainMenuEntryHandler()
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	b082      	sub	sp, #8
 8002f44:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("GainMenu Event captured\n");
 8002f46:	480f      	ldr	r0, [pc, #60]	; (8002f84 <_GainMenuEntryHandler+0x44>)
 8002f48:	f009 ff94 	bl	800ce74 <puts>
#endif

	_RefreshDisplay();
 8002f4c:	f000 f99c 	bl	8003288 <_RefreshDisplay>

	//DM_ShowGainSelectMenu(ENABLE_GAINMENU);
	DM_ShowVppSelectMenu(ENABLE_VPPMENU);
 8002f50:	2001      	movs	r0, #1
 8002f52:	f7fe fa39 	bl	80013c8 <DM_ShowVppSelectMenu>

	VppEncoderPreset_t *pVppPresetTmp =  VPP_GetVppPresetObject();
 8002f56:	f001 fb8f 	bl	8004678 <VPP_GetVppPresetObject>
 8002f5a:	6078      	str	r0, [r7, #4]
	if(pVppPresetTmp)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d008      	beq.n	8002f74 <_GainMenuEntryHandler+0x34>
	{
		ENCODER_TIMER->CNT = pVppPresetTmp->epos;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	8b1a      	ldrh	r2, [r3, #24]
 8002f66:	4b08      	ldr	r3, [pc, #32]	; (8002f88 <_GainMenuEntryHandler+0x48>)
 8002f68:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = MAX_VPP_ENCODER_RANGE;
 8002f6a:	4b07      	ldr	r3, [pc, #28]	; (8002f88 <_GainMenuEntryHandler+0x48>)
 8002f6c:	f44f 72c7 	mov.w	r2, #398	; 0x18e
 8002f70:	62da      	str	r2, [r3, #44]	; 0x2c
 8002f72:	e002      	b.n	8002f7a <_GainMenuEntryHandler+0x3a>
	}
	else
	{
		DM_SetErrorDebugMsg("_GainMenuEntryHandler: pVppPresetTmp null pointer");
 8002f74:	4805      	ldr	r0, [pc, #20]	; (8002f8c <_GainMenuEntryHandler+0x4c>)
 8002f76:	f7fe fb73 	bl	8001660 <DM_SetErrorDebugMsg>
	{
		DM_SetErrorDebugMsg("_GainMenuEntryHandler: pGainPresetTmp null pointer");
	}
*/

	return Gain_Menu_State;
 8002f7a:	2302      	movs	r3, #2
}
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	3708      	adds	r7, #8
 8002f80:	46bd      	mov	sp, r7
 8002f82:	bd80      	pop	{r7, pc}
 8002f84:	0800f074 	.word	0x0800f074
 8002f88:	40012c00 	.word	0x40012c00
 8002f8c:	0800f08c 	.word	0x0800f08c

08002f90 <_GainMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState _GainMenuInputHandler()
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("GainSet Event captured\n");
 8002f94:	4807      	ldr	r0, [pc, #28]	; (8002fb4 <_GainMenuInputHandler+0x24>)
 8002f96:	f009 ff6d 	bl	800ce74 <puts>
#endif

	//GO_ModifyOutput(SM_GetEncoderValue(ENCODER_REVERSE));
	VPP_ModifyOutput(SM_GetEncoderValue(ENCODER_REVERSE));
 8002f9a:	2001      	movs	r0, #1
 8002f9c:	f000 fe16 	bl	8003bcc <SM_GetEncoderValue>
 8002fa0:	4603      	mov	r3, r0
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	f000 ff1e 	bl	8003de4 <VPP_ModifyOutput>

	eNewEvent = evYellowBtn;
 8002fa8:	4b03      	ldr	r3, [pc, #12]	; (8002fb8 <_GainMenuInputHandler+0x28>)
 8002faa:	2203      	movs	r2, #3
 8002fac:	701a      	strb	r2, [r3, #0]
	return Gain_Menu_State;
 8002fae:	2302      	movs	r3, #2
}
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	bd80      	pop	{r7, pc}
 8002fb4:	0800f0c0 	.word	0x0800f0c0
 8002fb8:	20001e26 	.word	0x20001e26

08002fbc <_GainMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState _GainMenuExitHandler()
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("ExitGainMenu Event captured\n");
 8002fc0:	4806      	ldr	r0, [pc, #24]	; (8002fdc <_GainMenuExitHandler+0x20>)
 8002fc2:	f009 ff57 	bl	800ce74 <puts>
#endif


	// disable the menu
	//DM_ShowGainSelectMenu(DISABLE_GAINMENU);
	DM_ShowVppSelectMenu(DISABLE_VPPMENU);
 8002fc6:	2000      	movs	r0, #0
 8002fc8:	f7fe f9fe 	bl	80013c8 <DM_ShowVppSelectMenu>

	// reset the encoder range
	//ENCODER_TIMER->CNT = 0;
	//ENCODER_TIMER->ARR = 12;

	_RefreshDisplay();
 8002fcc:	f000 f95c 	bl	8003288 <_RefreshDisplay>

	eNewEvent = evIdle;
 8002fd0:	4b03      	ldr	r3, [pc, #12]	; (8002fe0 <_GainMenuExitHandler+0x24>)
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 8002fd6:	2300      	movs	r3, #0
}
 8002fd8:	4618      	mov	r0, r3
 8002fda:	bd80      	pop	{r7, pc}
 8002fdc:	0800f0d8 	.word	0x0800f0d8
 8002fe0:	20001e26 	.word	0x20001e26

08002fe4 <_BiasMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState _BiasMenuEntryHandler()
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("BiasMenu Event captured\n");
 8002fe8:	480b      	ldr	r0, [pc, #44]	; (8003018 <_BiasMenuEntryHandler+0x34>)
 8002fea:	f009 ff43 	bl	800ce74 <puts>
#endif

	_RefreshDisplay();
 8002fee:	f000 f94b 	bl	8003288 <_RefreshDisplay>

	DM_ShowBiasSelectMenu(ENABLE_BIASMENU);
 8002ff2:	2001      	movs	r0, #1
 8002ff4:	f7fe fa30 	bl	8001458 <DM_ShowBiasSelectMenu>

	ENCODER_TIMER->ARR = BIAS_MAX;
 8002ff8:	4b08      	ldr	r3, [pc, #32]	; (800301c <_BiasMenuEntryHandler+0x38>)
 8002ffa:	f44f 7248 	mov.w	r2, #800	; 0x320
 8002ffe:	62da      	str	r2, [r3, #44]	; 0x2c
	ENCODER_TIMER->CNT = BO_GetDcBiasEncoderValue();
 8003000:	f000 f95c 	bl	80032bc <BO_GetDcBiasEncoderValue>
 8003004:	4603      	mov	r3, r0
 8003006:	461a      	mov	r2, r3
 8003008:	4b04      	ldr	r3, [pc, #16]	; (800301c <_BiasMenuEntryHandler+0x38>)
 800300a:	625a      	str	r2, [r3, #36]	; 0x24

	eNewEvent = evIdle;
 800300c:	4b04      	ldr	r3, [pc, #16]	; (8003020 <_BiasMenuEntryHandler+0x3c>)
 800300e:	2200      	movs	r2, #0
 8003010:	701a      	strb	r2, [r3, #0]
	return Bias_Menu_State;
 8003012:	2308      	movs	r3, #8
}
 8003014:	4618      	mov	r0, r3
 8003016:	bd80      	pop	{r7, pc}
 8003018:	0800f0f4 	.word	0x0800f0f4
 800301c:	40012c00 	.word	0x40012c00
 8003020:	20001e26 	.word	0x20001e26

08003024 <_BiasMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState _BiasMenuInputHandler()
{
 8003024:	b580      	push	{r7, lr}
 8003026:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("BiasSet Event captured\n");
 8003028:	4807      	ldr	r0, [pc, #28]	; (8003048 <_BiasMenuInputHandler+0x24>)
 800302a:	f009 ff23 	bl	800ce74 <puts>
#endif

	BO_ModifyOutput(SM_GetEncoderValue(ENCODER_REVERSE));
 800302e:	2001      	movs	r0, #1
 8003030:	f000 fdcc 	bl	8003bcc <SM_GetEncoderValue>
 8003034:	4603      	mov	r3, r0
 8003036:	4618      	mov	r0, r3
 8003038:	f000 f94c 	bl	80032d4 <BO_ModifyOutput>

	eNewEvent = evIdle;
 800303c:	4b03      	ldr	r3, [pc, #12]	; (800304c <_BiasMenuInputHandler+0x28>)
 800303e:	2200      	movs	r2, #0
 8003040:	701a      	strb	r2, [r3, #0]
	return Bias_Menu_State;
 8003042:	2308      	movs	r3, #8
}
 8003044:	4618      	mov	r0, r3
 8003046:	bd80      	pop	{r7, pc}
 8003048:	0800f10c 	.word	0x0800f10c
 800304c:	20001e26 	.word	0x20001e26

08003050 <_BiasMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState _BiasMenuExitHandler()
{
 8003050:	b580      	push	{r7, lr}
 8003052:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("ExitBiasMenu Event captured\n");
 8003054:	4806      	ldr	r0, [pc, #24]	; (8003070 <_BiasMenuExitHandler+0x20>)
 8003056:	f009 ff0d 	bl	800ce74 <puts>
#endif


	// disable the menu
	DM_ShowBiasSelectMenu(DISABLE_BIASMENU);
 800305a:	2000      	movs	r0, #0
 800305c:	f7fe f9fc 	bl	8001458 <DM_ShowBiasSelectMenu>

	// reset the encoder range

	//ENCODER_TIMER->ARR = 1024;

	_RefreshDisplay();
 8003060:	f000 f912 	bl	8003288 <_RefreshDisplay>

	eNewEvent = evIdle;
 8003064:	4b03      	ldr	r3, [pc, #12]	; (8003074 <_BiasMenuExitHandler+0x24>)
 8003066:	2200      	movs	r2, #0
 8003068:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 800306a:	2300      	movs	r3, #0
}
 800306c:	4618      	mov	r0, r3
 800306e:	bd80      	pop	{r7, pc}
 8003070:	0800f124 	.word	0x0800f124
 8003074:	20001e26 	.word	0x20001e26

08003078 <_FreqMainMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState _FreqMainMenuEntryHandler()
{
 8003078:	b580      	push	{r7, lr}
 800307a:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("FreqMenu Event captured\n");
 800307c:	4806      	ldr	r0, [pc, #24]	; (8003098 <_FreqMainMenuEntryHandler+0x20>)
 800307e:	f009 fef9 	bl	800ce74 <puts>
#endif

	_RefreshDisplay();
 8003082:	f000 f901 	bl	8003288 <_RefreshDisplay>

	DM_ShowFreqMenu(ENABLE_FREQ_MAIN_MENU);
 8003086:	2001      	movs	r0, #1
 8003088:	f7fe f9d6 	bl	8001438 <DM_ShowFreqMenu>

	// stay in this state
	eNewEvent = evIdle;
 800308c:	4b03      	ldr	r3, [pc, #12]	; (800309c <_FreqMainMenuEntryHandler+0x24>)
 800308e:	2200      	movs	r2, #0
 8003090:	701a      	strb	r2, [r3, #0]
	return Freq_Main_Menu_State;
 8003092:	2304      	movs	r3, #4
}
 8003094:	4618      	mov	r0, r3
 8003096:	bd80      	pop	{r7, pc}
 8003098:	0800f140 	.word	0x0800f140
 800309c:	20001e26 	.word	0x20001e26

080030a0 <_FreqMainMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState _FreqMainMenuExitHandler()
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("Exit Freq Main Menu Event captured\n");
 80030a4:	4808      	ldr	r0, [pc, #32]	; (80030c8 <_FreqMainMenuExitHandler+0x28>)
 80030a6:	f009 fee5 	bl	800ce74 <puts>
#endif


	// disable the menu
	DM_ShowFreqMenu(DISABLE_FREQ_MENU);
 80030aa:	2000      	movs	r0, #0
 80030ac:	f7fe f9c4 	bl	8001438 <DM_ShowFreqMenu>

	// reset the encoder range

	ENCODER_TIMER->ARR = 1024;
 80030b0:	4b06      	ldr	r3, [pc, #24]	; (80030cc <_FreqMainMenuExitHandler+0x2c>)
 80030b2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80030b6:	62da      	str	r2, [r3, #44]	; 0x2c

	_RefreshDisplay();
 80030b8:	f000 f8e6 	bl	8003288 <_RefreshDisplay>

	eNewEvent = evIdle;
 80030bc:	4b04      	ldr	r3, [pc, #16]	; (80030d0 <_FreqMainMenuExitHandler+0x30>)
 80030be:	2200      	movs	r2, #0
 80030c0:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 80030c2:	2300      	movs	r3, #0
}
 80030c4:	4618      	mov	r0, r3
 80030c6:	bd80      	pop	{r7, pc}
 80030c8:	0800f170 	.word	0x0800f170
 80030cc:	40012c00 	.word	0x40012c00
 80030d0:	20001e26 	.word	0x20001e26

080030d4 <_FreqPresetMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState _FreqPresetMenuEntryHandler()
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	b082      	sub	sp, #8
 80030d8:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("Freq Preset Menu Entry Event captured\n");
 80030da:	4812      	ldr	r0, [pc, #72]	; (8003124 <_FreqPresetMenuEntryHandler+0x50>)
 80030dc:	f009 feca 	bl	800ce74 <puts>
#endif

	_RefreshDisplay();
 80030e0:	f000 f8d2 	bl	8003288 <_RefreshDisplay>

	DM_ShowFreqMenu(ENABLE_FREQ_PRESET_MENU);
 80030e4:	2002      	movs	r0, #2
 80030e6:	f7fe f9a7 	bl	8001438 <DM_ShowFreqMenu>

	Freq_Preset_Encoder_Pos_t *pFreqPresetTmp =  FreqO_GetFPresetObject();
 80030ea:	f000 faf1 	bl	80036d0 <FreqO_GetFPresetObject>
 80030ee:	6078      	str	r0, [r7, #4]
	if(pFreqPresetTmp)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d00a      	beq.n	800310c <_FreqPresetMenuEntryHandler+0x38>
	{
		ENCODER_TIMER->CNT = pFreqPresetTmp->epos;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	791a      	ldrb	r2, [r3, #4]
 80030fa:	4b0b      	ldr	r3, [pc, #44]	; (8003128 <_FreqPresetMenuEntryHandler+0x54>)
 80030fc:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = FreqO_GetFreqPresetEncoderRange();
 80030fe:	f000 fb19 	bl	8003734 <FreqO_GetFreqPresetEncoderRange>
 8003102:	4603      	mov	r3, r0
 8003104:	461a      	mov	r2, r3
 8003106:	4b08      	ldr	r3, [pc, #32]	; (8003128 <_FreqPresetMenuEntryHandler+0x54>)
 8003108:	62da      	str	r2, [r3, #44]	; 0x2c
 800310a:	e002      	b.n	8003112 <_FreqPresetMenuEntryHandler+0x3e>
	}
	else
	{
		DM_SetErrorDebugMsg("_FreqPresetMenuEntryHandler: pFreqPresetTmp null pointer");
 800310c:	4807      	ldr	r0, [pc, #28]	; (800312c <_FreqPresetMenuEntryHandler+0x58>)
 800310e:	f7fe faa7 	bl	8001660 <DM_SetErrorDebugMsg>
	}


	// stay in this state
	eNewEvent = evIdle;
 8003112:	4b07      	ldr	r3, [pc, #28]	; (8003130 <_FreqPresetMenuEntryHandler+0x5c>)
 8003114:	2200      	movs	r2, #0
 8003116:	701a      	strb	r2, [r3, #0]
	return Freq_Preset_Menu_State;
 8003118:	2305      	movs	r3, #5
}
 800311a:	4618      	mov	r0, r3
 800311c:	3708      	adds	r7, #8
 800311e:	46bd      	mov	sp, r7
 8003120:	bd80      	pop	{r7, pc}
 8003122:	bf00      	nop
 8003124:	0800f194 	.word	0x0800f194
 8003128:	40012c00 	.word	0x40012c00
 800312c:	0800f1bc 	.word	0x0800f1bc
 8003130:	20001e26 	.word	0x20001e26

08003134 <_FreqPresetMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState _FreqPresetMenuInputHandler()
{
 8003134:	b580      	push	{r7, lr}
 8003136:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("FreqSet Event captured\n");
 8003138:	4807      	ldr	r0, [pc, #28]	; (8003158 <_FreqPresetMenuInputHandler+0x24>)
 800313a:	f009 fe9b 	bl	800ce74 <puts>
#endif

	FreqO_ModifyOutput(SM_GetEncoderValue(ENCODER_REVERSE));
 800313e:	2001      	movs	r0, #1
 8003140:	f000 fd44 	bl	8003bcc <SM_GetEncoderValue>
 8003144:	4603      	mov	r3, r0
 8003146:	4618      	mov	r0, r3
 8003148:	f000 f9d0 	bl	80034ec <FreqO_ModifyOutput>

	// stay in this state
	eNewEvent = evIdle;
 800314c:	4b03      	ldr	r3, [pc, #12]	; (800315c <_FreqPresetMenuInputHandler+0x28>)
 800314e:	2200      	movs	r2, #0
 8003150:	701a      	strb	r2, [r3, #0]
	return Freq_Preset_Menu_State;
 8003152:	2305      	movs	r3, #5
}
 8003154:	4618      	mov	r0, r3
 8003156:	bd80      	pop	{r7, pc}
 8003158:	0800f158 	.word	0x0800f158
 800315c:	20001e26 	.word	0x20001e26

08003160 <_FreqPresetMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState _FreqPresetMenuExitHandler()
{
 8003160:	b580      	push	{r7, lr}
 8003162:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("Exit Freq Menu Event captured\n");
 8003164:	4805      	ldr	r0, [pc, #20]	; (800317c <_FreqPresetMenuExitHandler+0x1c>)
 8003166:	f009 fe85 	bl	800ce74 <puts>
#endif


	// disable the menu
	DM_ShowFreqMenu(DISABLE_FREQ_MENU);
 800316a:	2000      	movs	r0, #0
 800316c:	f7fe f964 	bl	8001438 <DM_ShowFreqMenu>

	// back to main freq menu
	eNewEvent = evGreenBtn;
 8003170:	4b03      	ldr	r3, [pc, #12]	; (8003180 <_FreqPresetMenuExitHandler+0x20>)
 8003172:	2202      	movs	r2, #2
 8003174:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 8003176:	2300      	movs	r3, #0
}
 8003178:	4618      	mov	r0, r3
 800317a:	bd80      	pop	{r7, pc}
 800317c:	0800f1f8 	.word	0x0800f1f8
 8003180:	20001e26 	.word	0x20001e26

08003184 <_FreqAdjustMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState _FreqAdjustMenuEntryHandler()
{
 8003184:	b580      	push	{r7, lr}
 8003186:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("Freq Adjust Menu Event captured\n");
 8003188:	480a      	ldr	r0, [pc, #40]	; (80031b4 <_FreqAdjustMenuEntryHandler+0x30>)
 800318a:	f009 fe73 	bl	800ce74 <puts>
#endif

	_RefreshDisplay();
 800318e:	f000 f87b 	bl	8003288 <_RefreshDisplay>

	DM_ShowFreqMenu(ENABLE_FREQ_ADJUST_MENU);
 8003192:	2003      	movs	r0, #3
 8003194:	f7fe f950 	bl	8001438 <DM_ShowFreqMenu>

	// set the rotary encoder limits to 0-? for this menu
	ENCODER_TIMER->CNT = TIM8->ARR;
 8003198:	4b07      	ldr	r3, [pc, #28]	; (80031b8 <_FreqAdjustMenuEntryHandler+0x34>)
 800319a:	4a08      	ldr	r2, [pc, #32]	; (80031bc <_FreqAdjustMenuEntryHandler+0x38>)
 800319c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800319e:	6253      	str	r3, [r2, #36]	; 0x24
	ENCODER_TIMER->ARR = 65535;
 80031a0:	4b06      	ldr	r3, [pc, #24]	; (80031bc <_FreqAdjustMenuEntryHandler+0x38>)
 80031a2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80031a6:	62da      	str	r2, [r3, #44]	; 0x2c

	// stay in this state
	eNewEvent = evIdle;
 80031a8:	4b05      	ldr	r3, [pc, #20]	; (80031c0 <_FreqAdjustMenuEntryHandler+0x3c>)
 80031aa:	2200      	movs	r2, #0
 80031ac:	701a      	strb	r2, [r3, #0]
	return Freq_Adjust_Menu_State;
 80031ae:	2306      	movs	r3, #6
}
 80031b0:	4618      	mov	r0, r3
 80031b2:	bd80      	pop	{r7, pc}
 80031b4:	0800f218 	.word	0x0800f218
 80031b8:	40013400 	.word	0x40013400
 80031bc:	40012c00 	.word	0x40012c00
 80031c0:	20001e26 	.word	0x20001e26

080031c4 <_FreqAdjustMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState _FreqAdjustMenuInputHandler()
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("FreqSet Event captured\n");
 80031c8:	4805      	ldr	r0, [pc, #20]	; (80031e0 <_FreqAdjustMenuInputHandler+0x1c>)
 80031ca:	f009 fe53 	bl	800ce74 <puts>
#endif

	FreqO_AdjustFreq();
 80031ce:	f000 f97f 	bl	80034d0 <FreqO_AdjustFreq>

	// stay in this state
	eNewEvent = evIdle;
 80031d2:	4b04      	ldr	r3, [pc, #16]	; (80031e4 <_FreqAdjustMenuInputHandler+0x20>)
 80031d4:	2200      	movs	r2, #0
 80031d6:	701a      	strb	r2, [r3, #0]
	return Freq_Adjust_Menu_State;
 80031d8:	2306      	movs	r3, #6
}
 80031da:	4618      	mov	r0, r3
 80031dc:	bd80      	pop	{r7, pc}
 80031de:	bf00      	nop
 80031e0:	0800f158 	.word	0x0800f158
 80031e4:	20001e26 	.word	0x20001e26

080031e8 <_FreqAdjustMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState _FreqAdjustMenuExitHandler()
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("Exit Freq Adjust Menu Exit Event captured\n");
 80031ec:	4805      	ldr	r0, [pc, #20]	; (8003204 <_FreqAdjustMenuExitHandler+0x1c>)
 80031ee:	f009 fe41 	bl	800ce74 <puts>
#endif


	// disable the menu
	DM_ShowFreqMenu(DISABLE_FREQ_MENU);
 80031f2:	2000      	movs	r0, #0
 80031f4:	f7fe f920 	bl	8001438 <DM_ShowFreqMenu>

	// back to main freq menu
	eNewEvent = evGreenBtn;
 80031f8:	4b03      	ldr	r3, [pc, #12]	; (8003208 <_FreqAdjustMenuExitHandler+0x20>)
 80031fa:	2202      	movs	r2, #2
 80031fc:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 80031fe:	2300      	movs	r3, #0
}
 8003200:	4618      	mov	r0, r3
 8003202:	bd80      	pop	{r7, pc}
 8003204:	0800f238 	.word	0x0800f238
 8003208:	20001e26 	.word	0x20001e26

0800320c <_FreqSweepMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState _FreqSweepMenuEntryHandler()
{
 800320c:	b580      	push	{r7, lr}
 800320e:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("Freq Sweep Menu Event captured\n");
 8003210:	4809      	ldr	r0, [pc, #36]	; (8003238 <_FreqSweepMenuEntryHandler+0x2c>)
 8003212:	f009 fe2f 	bl	800ce74 <puts>
#endif

	_RefreshDisplay();
 8003216:	f000 f837 	bl	8003288 <_RefreshDisplay>

	DM_ShowFreqMenu(ENABLE_FREQ_SWEEP_MENU);
 800321a:	2004      	movs	r0, #4
 800321c:	f7fe f90c 	bl	8001438 <DM_ShowFreqMenu>

	// set the rotary encoder limits to 0-? for this menu
	ENCODER_TIMER->CNT = 0;
 8003220:	4b06      	ldr	r3, [pc, #24]	; (800323c <_FreqSweepMenuEntryHandler+0x30>)
 8003222:	2200      	movs	r2, #0
 8003224:	625a      	str	r2, [r3, #36]	; 0x24
	ENCODER_TIMER->ARR = 56;
 8003226:	4b05      	ldr	r3, [pc, #20]	; (800323c <_FreqSweepMenuEntryHandler+0x30>)
 8003228:	2238      	movs	r2, #56	; 0x38
 800322a:	62da      	str	r2, [r3, #44]	; 0x2c

	// stay in this state
	eNewEvent = evIdle;
 800322c:	4b04      	ldr	r3, [pc, #16]	; (8003240 <_FreqSweepMenuEntryHandler+0x34>)
 800322e:	2200      	movs	r2, #0
 8003230:	701a      	strb	r2, [r3, #0]
	return Freq_Sweep_Menu_State;
 8003232:	2307      	movs	r3, #7
}
 8003234:	4618      	mov	r0, r3
 8003236:	bd80      	pop	{r7, pc}
 8003238:	0800f264 	.word	0x0800f264
 800323c:	40012c00 	.word	0x40012c00
 8003240:	20001e26 	.word	0x20001e26

08003244 <_FreqSweepMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState _FreqSweepMenuExitHandler()
{
 8003244:	b580      	push	{r7, lr}
 8003246:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("Exit Freq Sweep Menu Exit Event captured\n");
 8003248:	4805      	ldr	r0, [pc, #20]	; (8003260 <_FreqSweepMenuExitHandler+0x1c>)
 800324a:	f009 fe13 	bl	800ce74 <puts>
#endif


	// disable the menu
	DM_ShowFreqMenu(DISABLE_FREQ_MENU);
 800324e:	2000      	movs	r0, #0
 8003250:	f7fe f8f2 	bl	8001438 <DM_ShowFreqMenu>

	// back to main freq menu
	eNewEvent = evGreenBtn;
 8003254:	4b03      	ldr	r3, [pc, #12]	; (8003264 <_FreqSweepMenuExitHandler+0x20>)
 8003256:	2202      	movs	r2, #2
 8003258:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 800325a:	2300      	movs	r3, #0
}
 800325c:	4618      	mov	r0, r3
 800325e:	bd80      	pop	{r7, pc}
 8003260:	0800f284 	.word	0x0800f284
 8003264:	20001e26 	.word	0x20001e26

08003268 <EM_SetNewEvent>:
 *	@param None
 *	@retval None
 *
 */
void EM_SetNewEvent(eSystemEvent pEvent)
{
 8003268:	b480      	push	{r7}
 800326a:	b083      	sub	sp, #12
 800326c:	af00      	add	r7, sp, #0
 800326e:	4603      	mov	r3, r0
 8003270:	71fb      	strb	r3, [r7, #7]
	eNewEvent = pEvent;
 8003272:	4a04      	ldr	r2, [pc, #16]	; (8003284 <EM_SetNewEvent+0x1c>)
 8003274:	79fb      	ldrb	r3, [r7, #7]
 8003276:	7013      	strb	r3, [r2, #0]
}
 8003278:	bf00      	nop
 800327a:	370c      	adds	r7, #12
 800327c:	46bd      	mov	sp, r7
 800327e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003282:	4770      	bx	lr
 8003284:	20001e26 	.word	0x20001e26

08003288 <_RefreshDisplay>:
 *	@param None
 *	@retval None
 *
 */
void _RefreshDisplay()
{
 8003288:	b580      	push	{r7, lr}
 800328a:	af00      	add	r7, sp, #0
	// don't let the DisplayManager interrupt the LCD refresh
	HAL_TIM_Base_Stop_IT(&htim15);
 800328c:	4804      	ldr	r0, [pc, #16]	; (80032a0 <_RefreshDisplay+0x18>)
 800328e:	f006 fe6b 	bl	8009f68 <HAL_TIM_Base_Stop_IT>
	{
		DM_RefreshBackgroundLayout();
 8003292:	f7fe f92f 	bl	80014f4 <DM_RefreshBackgroundLayout>
	}
	HAL_TIM_Base_Start_IT(&htim15);
 8003296:	4802      	ldr	r0, [pc, #8]	; (80032a0 <_RefreshDisplay+0x18>)
 8003298:	f006 fe30 	bl	8009efc <HAL_TIM_Base_Start_IT>
}
 800329c:	bf00      	nop
 800329e:	bd80      	pop	{r7, pc}
 80032a0:	20002490 	.word	0x20002490

080032a4 <BO_GetBiasPolarity>:
 *	@param None
 *	@retval None
 *
 */
eBias_Polarity BO_GetBiasPolarity()
{
 80032a4:	b480      	push	{r7}
 80032a6:	af00      	add	r7, sp, #0
	return eBiasPolarity;
 80032a8:	4b03      	ldr	r3, [pc, #12]	; (80032b8 <BO_GetBiasPolarity+0x14>)
 80032aa:	781b      	ldrb	r3, [r3, #0]
}
 80032ac:	4618      	mov	r0, r3
 80032ae:	46bd      	mov	sp, r7
 80032b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b4:	4770      	bx	lr
 80032b6:	bf00      	nop
 80032b8:	20000008 	.word	0x20000008

080032bc <BO_GetDcBiasEncoderValue>:
 *	@param None
 *	@retval None
 *
 */
uint16_t BO_GetDcBiasEncoderValue()
{
 80032bc:	b480      	push	{r7}
 80032be:	af00      	add	r7, sp, #0
	return dc_bias_encoder_value;
 80032c0:	4b03      	ldr	r3, [pc, #12]	; (80032d0 <BO_GetDcBiasEncoderValue+0x14>)
 80032c2:	881b      	ldrh	r3, [r3, #0]
}
 80032c4:	4618      	mov	r0, r3
 80032c6:	46bd      	mov	sp, r7
 80032c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032cc:	4770      	bx	lr
 80032ce:	bf00      	nop
 80032d0:	2000000a 	.word	0x2000000a

080032d4 <BO_ModifyOutput>:
 *	@param None
 *	@retval None
 *
 */
void BO_ModifyOutput(uint16_t pEncoderValue)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b082      	sub	sp, #8
 80032d8:	af00      	add	r7, sp, #0
 80032da:	4603      	mov	r3, r0
 80032dc:	80fb      	strh	r3, [r7, #6]
	// pEncoderValue is reversed for correct rotary encoder operation.
	// However, we want to retain the forward direction value to prevent polarity flip!
	dc_bias_encoder_value = SM_GetEncoderValue(ENCODER_FORWARD);
 80032de:	2000      	movs	r0, #0
 80032e0:	f000 fc74 	bl	8003bcc <SM_GetEncoderValue>
 80032e4:	4603      	mov	r3, r0
 80032e6:	461a      	mov	r2, r3
 80032e8:	4b1b      	ldr	r3, [pc, #108]	; (8003358 <BO_ModifyOutput+0x84>)
 80032ea:	801a      	strh	r2, [r3, #0]

	// apply negative dc bias
	if(pEncoderValue < BIAS_CENTER) {
 80032ec:	88fb      	ldrh	r3, [r7, #6]
 80032ee:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 80032f2:	d214      	bcs.n	800331e <BO_ModifyOutput+0x4a>

		eBiasPolarity = INVERSEBIAS;
 80032f4:	4b19      	ldr	r3, [pc, #100]	; (800335c <BO_ModifyOutput+0x88>)
 80032f6:	2200      	movs	r2, #0
 80032f8:	701a      	strb	r2, [r3, #0]


		HAL_DAC_SetValue(	&hdac1,
							DAC1_CHANNEL_2,
							DAC_ALIGN_12B_R,
							((BIAS_CENTER - pEncoderValue) * BIAS_MAG));
 80032fa:	88fb      	ldrh	r3, [r7, #6]
 80032fc:	f5c3 72c8 	rsb	r2, r3, #400	; 0x190
 8003300:	4613      	mov	r3, r2
 8003302:	009b      	lsls	r3, r3, #2
 8003304:	4413      	add	r3, r2
 8003306:	005b      	lsls	r3, r3, #1
		HAL_DAC_SetValue(	&hdac1,
 8003308:	2200      	movs	r2, #0
 800330a:	2110      	movs	r1, #16
 800330c:	4814      	ldr	r0, [pc, #80]	; (8003360 <BO_ModifyOutput+0x8c>)
 800330e:	f004 fdf7 	bl	8007f00 <HAL_DAC_SetValue>

		HAL_GPIO_WritePin(	DCBIAS_INVERT_GPIO_Port,
 8003312:	2201      	movs	r2, #1
 8003314:	2108      	movs	r1, #8
 8003316:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800331a:	f005 fcc7 	bl	8008cac <HAL_GPIO_WritePin>
							DCBIAS_INVERT_Pin,
							GPIO_PIN_SET);
	}
	// apply positive dc bias
	if(pEncoderValue >= BIAS_CENTER) {
 800331e:	88fb      	ldrh	r3, [r7, #6]
 8003320:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8003324:	d314      	bcc.n	8003350 <BO_ModifyOutput+0x7c>

		eBiasPolarity = NORMALBIAS;
 8003326:	4b0d      	ldr	r3, [pc, #52]	; (800335c <BO_ModifyOutput+0x88>)
 8003328:	2201      	movs	r2, #1
 800332a:	701a      	strb	r2, [r3, #0]
		//TIM1->CNT = pEncoderValue;

		HAL_DAC_SetValue(	&hdac1,
							DAC1_CHANNEL_2,
							DAC_ALIGN_12B_R,
							((pEncoderValue - BIAS_CENTER) * BIAS_MAG));
 800332c:	88fb      	ldrh	r3, [r7, #6]
 800332e:	f5a3 72c8 	sub.w	r2, r3, #400	; 0x190
 8003332:	4613      	mov	r3, r2
 8003334:	009b      	lsls	r3, r3, #2
 8003336:	4413      	add	r3, r2
 8003338:	005b      	lsls	r3, r3, #1
		HAL_DAC_SetValue(	&hdac1,
 800333a:	2200      	movs	r2, #0
 800333c:	2110      	movs	r1, #16
 800333e:	4808      	ldr	r0, [pc, #32]	; (8003360 <BO_ModifyOutput+0x8c>)
 8003340:	f004 fdde 	bl	8007f00 <HAL_DAC_SetValue>

		HAL_GPIO_WritePin(	DCBIAS_INVERT_GPIO_Port,
 8003344:	2200      	movs	r2, #0
 8003346:	2108      	movs	r1, #8
 8003348:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800334c:	f005 fcae 	bl	8008cac <HAL_GPIO_WritePin>
							DCBIAS_INVERT_Pin,
							GPIO_PIN_RESET);
	}
}
 8003350:	bf00      	nop
 8003352:	3708      	adds	r7, #8
 8003354:	46bd      	mov	sp, r7
 8003356:	bd80      	pop	{r7, pc}
 8003358:	2000000a 	.word	0x2000000a
 800335c:	20000008 	.word	0x20000008
 8003360:	2000230c 	.word	0x2000230c

08003364 <BO_GetOutputBias>:
 *	@param None
 *	@retval None
 *
 */
uint32_t BO_GetOutputBias()
{
 8003364:	b580      	push	{r7, lr}
 8003366:	af00      	add	r7, sp, #0
	return HAL_DAC_GetValue(&hdac1, DAC1_CHANNEL_2);
 8003368:	2110      	movs	r1, #16
 800336a:	4803      	ldr	r0, [pc, #12]	; (8003378 <BO_GetOutputBias+0x14>)
 800336c:	f004 fe04 	bl	8007f78 <HAL_DAC_GetValue>
 8003370:	4603      	mov	r3, r0
}
 8003372:	4618      	mov	r0, r3
 8003374:	bd80      	pop	{r7, pc}
 8003376:	bf00      	nop
 8003378:	2000230c 	.word	0x2000230c

0800337c <DT_InitRegister>:
 *	@param None
 *	@retval None
 *
 */
void DT_InitRegister()
{
 800337c:	b480      	push	{r7}
 800337e:	b083      	sub	sp, #12
 8003380:	af00      	add	r7, sp, #0
	for(int i = 0; i < MAX_DAC_TIMER_SETTINGS; i++)
 8003382:	2300      	movs	r3, #0
 8003384:	607b      	str	r3, [r7, #4]
 8003386:	e06b      	b.n	8003460 <DT_InitRegister+0xe4>
	{
		// prevent divide by zero (prescaler)
		if(DacTimerReg[i].psc == 0)
 8003388:	493a      	ldr	r1, [pc, #232]	; (8003474 <DT_InitRegister+0xf8>)
 800338a:	687a      	ldr	r2, [r7, #4]
 800338c:	4613      	mov	r3, r2
 800338e:	009b      	lsls	r3, r3, #2
 8003390:	4413      	add	r3, r2
 8003392:	009b      	lsls	r3, r3, #2
 8003394:	440b      	add	r3, r1
 8003396:	3308      	adds	r3, #8
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	2b00      	cmp	r3, #0
 800339c:	d129      	bne.n	80033f2 <DT_InitRegister+0x76>
			DacTimerReg[i].arr = ((SM_MCLK / DacTimerReg[i].hertz) / SM_FSAMP) * DacTimerReg[i].error;
 800339e:	4935      	ldr	r1, [pc, #212]	; (8003474 <DT_InitRegister+0xf8>)
 80033a0:	687a      	ldr	r2, [r7, #4]
 80033a2:	4613      	mov	r3, r2
 80033a4:	009b      	lsls	r3, r3, #2
 80033a6:	4413      	add	r3, r2
 80033a8:	009b      	lsls	r3, r3, #2
 80033aa:	440b      	add	r3, r1
 80033ac:	3304      	adds	r3, #4
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	4a31      	ldr	r2, [pc, #196]	; (8003478 <DT_InitRegister+0xfc>)
 80033b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80033b6:	ee07 3a90 	vmov	s15, r3
 80033ba:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80033be:	492d      	ldr	r1, [pc, #180]	; (8003474 <DT_InitRegister+0xf8>)
 80033c0:	687a      	ldr	r2, [r7, #4]
 80033c2:	4613      	mov	r3, r2
 80033c4:	009b      	lsls	r3, r3, #2
 80033c6:	4413      	add	r3, r2
 80033c8:	009b      	lsls	r3, r3, #2
 80033ca:	440b      	add	r3, r1
 80033cc:	3310      	adds	r3, #16
 80033ce:	edd3 7a00 	vldr	s15, [r3]
 80033d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80033da:	ee17 0a90 	vmov	r0, s15
 80033de:	4925      	ldr	r1, [pc, #148]	; (8003474 <DT_InitRegister+0xf8>)
 80033e0:	687a      	ldr	r2, [r7, #4]
 80033e2:	4613      	mov	r3, r2
 80033e4:	009b      	lsls	r3, r3, #2
 80033e6:	4413      	add	r3, r2
 80033e8:	009b      	lsls	r3, r3, #2
 80033ea:	440b      	add	r3, r1
 80033ec:	330c      	adds	r3, #12
 80033ee:	6018      	str	r0, [r3, #0]
 80033f0:	e033      	b.n	800345a <DT_InitRegister+0xde>
		else
			DacTimerReg[i].arr = (((SM_MCLK / DacTimerReg[i].hertz) / DacTimerReg[i].psc) / SM_FSAMP) * DacTimerReg[i].error;
 80033f2:	4920      	ldr	r1, [pc, #128]	; (8003474 <DT_InitRegister+0xf8>)
 80033f4:	687a      	ldr	r2, [r7, #4]
 80033f6:	4613      	mov	r3, r2
 80033f8:	009b      	lsls	r3, r3, #2
 80033fa:	4413      	add	r3, r2
 80033fc:	009b      	lsls	r3, r3, #2
 80033fe:	440b      	add	r3, r1
 8003400:	3304      	adds	r3, #4
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4a1c      	ldr	r2, [pc, #112]	; (8003478 <DT_InitRegister+0xfc>)
 8003406:	fbb2 f1f3 	udiv	r1, r2, r3
 800340a:	481a      	ldr	r0, [pc, #104]	; (8003474 <DT_InitRegister+0xf8>)
 800340c:	687a      	ldr	r2, [r7, #4]
 800340e:	4613      	mov	r3, r2
 8003410:	009b      	lsls	r3, r3, #2
 8003412:	4413      	add	r3, r2
 8003414:	009b      	lsls	r3, r3, #2
 8003416:	4403      	add	r3, r0
 8003418:	3308      	adds	r3, #8
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003420:	ee07 3a90 	vmov	s15, r3
 8003424:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003428:	4912      	ldr	r1, [pc, #72]	; (8003474 <DT_InitRegister+0xf8>)
 800342a:	687a      	ldr	r2, [r7, #4]
 800342c:	4613      	mov	r3, r2
 800342e:	009b      	lsls	r3, r3, #2
 8003430:	4413      	add	r3, r2
 8003432:	009b      	lsls	r3, r3, #2
 8003434:	440b      	add	r3, r1
 8003436:	3310      	adds	r3, #16
 8003438:	edd3 7a00 	vldr	s15, [r3]
 800343c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003440:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003444:	ee17 0a90 	vmov	r0, s15
 8003448:	490a      	ldr	r1, [pc, #40]	; (8003474 <DT_InitRegister+0xf8>)
 800344a:	687a      	ldr	r2, [r7, #4]
 800344c:	4613      	mov	r3, r2
 800344e:	009b      	lsls	r3, r3, #2
 8003450:	4413      	add	r3, r2
 8003452:	009b      	lsls	r3, r3, #2
 8003454:	440b      	add	r3, r1
 8003456:	330c      	adds	r3, #12
 8003458:	6018      	str	r0, [r3, #0]
	for(int i = 0; i < MAX_DAC_TIMER_SETTINGS; i++)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	3301      	adds	r3, #1
 800345e:	607b      	str	r3, [r7, #4]
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	2b0d      	cmp	r3, #13
 8003464:	dd90      	ble.n	8003388 <DT_InitRegister+0xc>
	}
}
 8003466:	bf00      	nop
 8003468:	370c      	adds	r7, #12
 800346a:	46bd      	mov	sp, r7
 800346c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003470:	4770      	bx	lr
 8003472:	bf00      	nop
 8003474:	2000000c 	.word	0x2000000c
 8003478:	00155cc0 	.word	0x00155cc0

0800347c <DT_GetRegisterByEnum>:
 *	@param pEnum Enummeration (eFreq_Preset) search criteria. Not an index
 *	@retval Pointer to the found DacTimeReg_t struct. Null if no result!
 *
 */
DacTimeReg_t* DT_GetRegisterByEnum(eFreq_Preset pEnum)
{
 800347c:	b480      	push	{r7}
 800347e:	b085      	sub	sp, #20
 8003480:	af00      	add	r7, sp, #0
 8003482:	6078      	str	r0, [r7, #4]
	for(int i = 0; i < MAX_DAC_TIMER_SETTINGS; i++)
 8003484:	2300      	movs	r3, #0
 8003486:	60fb      	str	r3, [r7, #12]
 8003488:	e016      	b.n	80034b8 <DT_GetRegisterByEnum+0x3c>
		if(DacTimerReg[i].hertz == pEnum)
 800348a:	4910      	ldr	r1, [pc, #64]	; (80034cc <DT_GetRegisterByEnum+0x50>)
 800348c:	68fa      	ldr	r2, [r7, #12]
 800348e:	4613      	mov	r3, r2
 8003490:	009b      	lsls	r3, r3, #2
 8003492:	4413      	add	r3, r2
 8003494:	009b      	lsls	r3, r3, #2
 8003496:	440b      	add	r3, r1
 8003498:	3304      	adds	r3, #4
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	687a      	ldr	r2, [r7, #4]
 800349e:	429a      	cmp	r2, r3
 80034a0:	d107      	bne.n	80034b2 <DT_GetRegisterByEnum+0x36>
			return &DacTimerReg[i];
 80034a2:	68fa      	ldr	r2, [r7, #12]
 80034a4:	4613      	mov	r3, r2
 80034a6:	009b      	lsls	r3, r3, #2
 80034a8:	4413      	add	r3, r2
 80034aa:	009b      	lsls	r3, r3, #2
 80034ac:	4a07      	ldr	r2, [pc, #28]	; (80034cc <DT_GetRegisterByEnum+0x50>)
 80034ae:	4413      	add	r3, r2
 80034b0:	e006      	b.n	80034c0 <DT_GetRegisterByEnum+0x44>
	for(int i = 0; i < MAX_DAC_TIMER_SETTINGS; i++)
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	3301      	adds	r3, #1
 80034b6:	60fb      	str	r3, [r7, #12]
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	2b0d      	cmp	r3, #13
 80034bc:	dde5      	ble.n	800348a <DT_GetRegisterByEnum+0xe>

	return 0;
 80034be:	2300      	movs	r3, #0
}
 80034c0:	4618      	mov	r0, r3
 80034c2:	3714      	adds	r7, #20
 80034c4:	46bd      	mov	sp, r7
 80034c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ca:	4770      	bx	lr
 80034cc:	2000000c 	.word	0x2000000c

080034d0 <FreqO_AdjustFreq>:
 *	@param None
 *	@retval None
 *
 */
void FreqO_AdjustFreq()
{
 80034d0:	b580      	push	{r7, lr}
 80034d2:	af00      	add	r7, sp, #0
		//TIM8->ARR = SM_GetEncoderValue(ENCODER_FORWARD) * FREQ_ENCODER_HIFREQ_MAG;
		TIM8->ARR = SM_GetEncoderValue(ENCODER_FORWARD); //* FREQ_ENCODER_MIDFREQ_MAG;
 80034d4:	2000      	movs	r0, #0
 80034d6:	f000 fb79 	bl	8003bcc <SM_GetEncoderValue>
 80034da:	4603      	mov	r3, r0
 80034dc:	461a      	mov	r2, r3
 80034de:	4b02      	ldr	r3, [pc, #8]	; (80034e8 <FreqO_AdjustFreq+0x18>)
 80034e0:	62da      	str	r2, [r3, #44]	; 0x2c
		//TIM8->ARR = SM_GetEncoderValue(ENCODER_FORWARD) * FREQ_ENCODER_LOFREQ_MAG;
}
 80034e2:	bf00      	nop
 80034e4:	bd80      	pop	{r7, pc}
 80034e6:	bf00      	nop
 80034e8:	40013400 	.word	0x40013400

080034ec <FreqO_ModifyOutput>:
 *	@param None
 *	@retval None
 *
 */
void FreqO_ModifyOutput(uint16_t pEncValue)
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	b082      	sub	sp, #8
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	4603      	mov	r3, r0
 80034f4:	80fb      	strh	r3, [r7, #6]

	switch(pEncValue)
 80034f6:	88fb      	ldrh	r3, [r7, #6]
 80034f8:	2b38      	cmp	r3, #56	; 0x38
 80034fa:	f200 80b4 	bhi.w	8003666 <FreqO_ModifyOutput+0x17a>
 80034fe:	a201      	add	r2, pc, #4	; (adr r2, 8003504 <FreqO_ModifyOutput+0x18>)
 8003500:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003504:	080035e9 	.word	0x080035e9
 8003508:	080035e9 	.word	0x080035e9
 800350c:	080035e9 	.word	0x080035e9
 8003510:	080035e9 	.word	0x080035e9
 8003514:	080035f1 	.word	0x080035f1
 8003518:	080035f1 	.word	0x080035f1
 800351c:	080035f1 	.word	0x080035f1
 8003520:	080035f1 	.word	0x080035f1
 8003524:	080035f9 	.word	0x080035f9
 8003528:	080035f9 	.word	0x080035f9
 800352c:	080035f9 	.word	0x080035f9
 8003530:	080035f9 	.word	0x080035f9
 8003534:	08003601 	.word	0x08003601
 8003538:	08003601 	.word	0x08003601
 800353c:	08003601 	.word	0x08003601
 8003540:	08003601 	.word	0x08003601
 8003544:	08003609 	.word	0x08003609
 8003548:	08003609 	.word	0x08003609
 800354c:	08003609 	.word	0x08003609
 8003550:	08003609 	.word	0x08003609
 8003554:	08003611 	.word	0x08003611
 8003558:	08003611 	.word	0x08003611
 800355c:	08003611 	.word	0x08003611
 8003560:	08003611 	.word	0x08003611
 8003564:	0800361b 	.word	0x0800361b
 8003568:	0800361b 	.word	0x0800361b
 800356c:	0800361b 	.word	0x0800361b
 8003570:	0800361b 	.word	0x0800361b
 8003574:	08003625 	.word	0x08003625
 8003578:	08003625 	.word	0x08003625
 800357c:	08003625 	.word	0x08003625
 8003580:	08003667 	.word	0x08003667
 8003584:	08003625 	.word	0x08003625
 8003588:	0800362f 	.word	0x0800362f
 800358c:	0800362f 	.word	0x0800362f
 8003590:	0800362f 	.word	0x0800362f
 8003594:	0800362f 	.word	0x0800362f
 8003598:	08003639 	.word	0x08003639
 800359c:	08003639 	.word	0x08003639
 80035a0:	08003639 	.word	0x08003639
 80035a4:	08003639 	.word	0x08003639
 80035a8:	08003643 	.word	0x08003643
 80035ac:	08003643 	.word	0x08003643
 80035b0:	08003643 	.word	0x08003643
 80035b4:	08003643 	.word	0x08003643
 80035b8:	0800364d 	.word	0x0800364d
 80035bc:	0800364d 	.word	0x0800364d
 80035c0:	0800364d 	.word	0x0800364d
 80035c4:	0800364d 	.word	0x0800364d
 80035c8:	08003657 	.word	0x08003657
 80035cc:	08003657 	.word	0x08003657
 80035d0:	08003657 	.word	0x08003657
 80035d4:	08003657 	.word	0x08003657
 80035d8:	0800365f 	.word	0x0800365f
 80035dc:	0800365f 	.word	0x0800365f
 80035e0:	0800365f 	.word	0x0800365f
 80035e4:	0800365f 	.word	0x0800365f
	{
		case 0:
		case 1:
		case 2:
		case 3:
			FreqO_ApplyPreset(FPRESET_1HZ);
 80035e8:	2001      	movs	r0, #1
 80035ea:	f000 f845 	bl	8003678 <FreqO_ApplyPreset>
			break;
 80035ee:	e03a      	b.n	8003666 <FreqO_ModifyOutput+0x17a>
		case 4:
		case 5:
		case 6:
		case 7:
			FreqO_ApplyPreset(FPRESET_10HZ);
 80035f0:	200a      	movs	r0, #10
 80035f2:	f000 f841 	bl	8003678 <FreqO_ApplyPreset>
			break;
 80035f6:	e036      	b.n	8003666 <FreqO_ModifyOutput+0x17a>
		case 8:
		case 9:
		case 10:
		case 11:
			FreqO_ApplyPreset(FPRESET_50HZ);
 80035f8:	2032      	movs	r0, #50	; 0x32
 80035fa:	f000 f83d 	bl	8003678 <FreqO_ApplyPreset>
			break;
 80035fe:	e032      	b.n	8003666 <FreqO_ModifyOutput+0x17a>
		case 12:
		case 13:
		case 14:
		case 15:
			FreqO_ApplyPreset(FPRESET_100HZ);
 8003600:	2064      	movs	r0, #100	; 0x64
 8003602:	f000 f839 	bl	8003678 <FreqO_ApplyPreset>
			break;
 8003606:	e02e      	b.n	8003666 <FreqO_ModifyOutput+0x17a>
		case 16:
		case 17:
		case 18:
		case 19:
			FreqO_ApplyPreset(FPRESET_250HZ);
 8003608:	20fa      	movs	r0, #250	; 0xfa
 800360a:	f000 f835 	bl	8003678 <FreqO_ApplyPreset>
			break;
 800360e:	e02a      	b.n	8003666 <FreqO_ModifyOutput+0x17a>
		case 20:
		case 21:
		case 22:
		case 23:
			FreqO_ApplyPreset(FPRESET_500HZ);
 8003610:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003614:	f000 f830 	bl	8003678 <FreqO_ApplyPreset>
			break;
 8003618:	e025      	b.n	8003666 <FreqO_ModifyOutput+0x17a>
		case 24:
		case 25:
		case 26:
		case 27:
			FreqO_ApplyPreset(FPRESET_750HZ);
 800361a:	f240 20ee 	movw	r0, #750	; 0x2ee
 800361e:	f000 f82b 	bl	8003678 <FreqO_ApplyPreset>
			break;
 8003622:	e020      	b.n	8003666 <FreqO_ModifyOutput+0x17a>
		case 28:
		case 29:
		case 30:
		case 32:
			FreqO_ApplyPreset(FPRESET_1KHZ);
 8003624:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003628:	f000 f826 	bl	8003678 <FreqO_ApplyPreset>
			break;
 800362c:	e01b      	b.n	8003666 <FreqO_ModifyOutput+0x17a>
		case 33:
		case 34:
		case 35:
		case 36:
			FreqO_ApplyPreset(FPRESET_5KHZ);
 800362e:	f241 3088 	movw	r0, #5000	; 0x1388
 8003632:	f000 f821 	bl	8003678 <FreqO_ApplyPreset>
			break;
 8003636:	e016      	b.n	8003666 <FreqO_ModifyOutput+0x17a>
		case 37:
		case 38:
		case 39:
		case 40:
			FreqO_ApplyPreset(FPRESET_10KHZ);
 8003638:	f242 7010 	movw	r0, #10000	; 0x2710
 800363c:	f000 f81c 	bl	8003678 <FreqO_ApplyPreset>
			break;
 8003640:	e011      	b.n	8003666 <FreqO_ModifyOutput+0x17a>
		case 41:
		case 42:
		case 43:
		case 44:
			FreqO_ApplyPreset(FPRESET_25KHZ);
 8003642:	f246 10a8 	movw	r0, #25000	; 0x61a8
 8003646:	f000 f817 	bl	8003678 <FreqO_ApplyPreset>
			break;
 800364a:	e00c      	b.n	8003666 <FreqO_ModifyOutput+0x17a>
		case 45:
		case 46:
		case 47:
		case 48:
			FreqO_ApplyPreset(FPRESET_50KHZ);
 800364c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003650:	f000 f812 	bl	8003678 <FreqO_ApplyPreset>
			break;
 8003654:	e007      	b.n	8003666 <FreqO_ModifyOutput+0x17a>
		case 49:
		case 50:
		case 51:
		case 52:
			FreqO_ApplyPreset(FPRESET_75KHZ);
 8003656:	4806      	ldr	r0, [pc, #24]	; (8003670 <FreqO_ModifyOutput+0x184>)
 8003658:	f000 f80e 	bl	8003678 <FreqO_ApplyPreset>
			break;
 800365c:	e003      	b.n	8003666 <FreqO_ModifyOutput+0x17a>
		case 53:
		case 54:
		case 55:
		case 56:
			FreqO_ApplyPreset(FPRESET_100KHZ);
 800365e:	4805      	ldr	r0, [pc, #20]	; (8003674 <FreqO_ModifyOutput+0x188>)
 8003660:	f000 f80a 	bl	8003678 <FreqO_ApplyPreset>
			break;
 8003664:	bf00      	nop
	}

}
 8003666:	bf00      	nop
 8003668:	3708      	adds	r7, #8
 800366a:	46bd      	mov	sp, r7
 800366c:	bd80      	pop	{r7, pc}
 800366e:	bf00      	nop
 8003670:	000124f8 	.word	0x000124f8
 8003674:	000186a0 	.word	0x000186a0

08003678 <FreqO_ApplyPreset>:

 *	@retval None
 *
 */
void FreqO_ApplyPreset(eFreq_Preset pPresetEnum)
{
 8003678:	b580      	push	{r7, lr}
 800367a:	b084      	sub	sp, #16
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]
	DacTimeReg_t* tmp = DT_GetRegisterByEnum(pPresetEnum);
 8003680:	6878      	ldr	r0, [r7, #4]
 8003682:	f7ff fefb 	bl	800347c <DT_GetRegisterByEnum>
 8003686:	60f8      	str	r0, [r7, #12]
	if(tmp)
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	2b00      	cmp	r3, #0
 800368c:	d015      	beq.n	80036ba <FreqO_ApplyPreset+0x42>
	{
		TIM8->PSC = tmp->psc;
 800368e:	4a0d      	ldr	r2, [pc, #52]	; (80036c4 <FreqO_ApplyPreset+0x4c>)
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	689b      	ldr	r3, [r3, #8]
 8003694:	6293      	str	r3, [r2, #40]	; 0x28
		TIM8->ARR = tmp->arr;
 8003696:	4a0b      	ldr	r2, [pc, #44]	; (80036c4 <FreqO_ApplyPreset+0x4c>)
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	68db      	ldr	r3, [r3, #12]
 800369c:	62d3      	str	r3, [r2, #44]	; 0x2c
		//eNewFreqPreset = pPresetEnum;
		Freq_Preset_Encoder_Pos_t * tmp = FreqO_FindFPresetObject(pPresetEnum);
 800369e:	6878      	ldr	r0, [r7, #4]
 80036a0:	f000 f822 	bl	80036e8 <FreqO_FindFPresetObject>
 80036a4:	60b8      	str	r0, [r7, #8]
		if(tmp)
 80036a6:	68bb      	ldr	r3, [r7, #8]
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d003      	beq.n	80036b4 <FreqO_ApplyPreset+0x3c>
		{
			pNewFreqPresetEncoderPos = tmp;
 80036ac:	4a06      	ldr	r2, [pc, #24]	; (80036c8 <FreqO_ApplyPreset+0x50>)
 80036ae:	68bb      	ldr	r3, [r7, #8]
 80036b0:	6013      	str	r3, [r2, #0]
		{
			DM_SetErrorDebugMsg("FreqO_ApplyPreset() null pointer error");
		}

	}
}
 80036b2:	e002      	b.n	80036ba <FreqO_ApplyPreset+0x42>
			DM_SetErrorDebugMsg("FreqO_ApplyPreset() null pointer error");
 80036b4:	4805      	ldr	r0, [pc, #20]	; (80036cc <FreqO_ApplyPreset+0x54>)
 80036b6:	f7fd ffd3 	bl	8001660 <DM_SetErrorDebugMsg>
}
 80036ba:	bf00      	nop
 80036bc:	3710      	adds	r7, #16
 80036be:	46bd      	mov	sp, r7
 80036c0:	bd80      	pop	{r7, pc}
 80036c2:	bf00      	nop
 80036c4:	40013400 	.word	0x40013400
 80036c8:	20000198 	.word	0x20000198
 80036cc:	0800f2b0 	.word	0x0800f2b0

080036d0 <FreqO_GetFPresetObject>:
 *	@param None
 *	@retval pointer to Freq_Preset_Encoder_Pos_t struct
 *
 */
Freq_Preset_Encoder_Pos_t * FreqO_GetFPresetObject()
{
 80036d0:	b480      	push	{r7}
 80036d2:	af00      	add	r7, sp, #0
	return pNewFreqPresetEncoderPos;
 80036d4:	4b03      	ldr	r3, [pc, #12]	; (80036e4 <FreqO_GetFPresetObject+0x14>)
 80036d6:	681b      	ldr	r3, [r3, #0]
}
 80036d8:	4618      	mov	r0, r3
 80036da:	46bd      	mov	sp, r7
 80036dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e0:	4770      	bx	lr
 80036e2:	bf00      	nop
 80036e4:	20000198 	.word	0x20000198

080036e8 <FreqO_FindFPresetObject>:

 *	@retval pointer to Freq_Preset_Encoder_Pos_t struct
 *
 */
Freq_Preset_Encoder_Pos_t * FreqO_FindFPresetObject(eFreq_Preset pEnum)
{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b084      	sub	sp, #16
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6078      	str	r0, [r7, #4]
	for(int i = 0; i < MAX_NUM_FREQ_PRESETS; i++ )
 80036f0:	2300      	movs	r3, #0
 80036f2:	60fb      	str	r3, [r7, #12]
 80036f4:	e00e      	b.n	8003714 <FreqO_FindFPresetObject+0x2c>
	{
		if(aFreqPresetEncoderPos[i].hertz == pEnum)
 80036f6:	4a0d      	ldr	r2, [pc, #52]	; (800372c <FreqO_FindFPresetObject+0x44>)
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80036fe:	687a      	ldr	r2, [r7, #4]
 8003700:	429a      	cmp	r2, r3
 8003702:	d104      	bne.n	800370e <FreqO_FindFPresetObject+0x26>
		{
			return &aFreqPresetEncoderPos[i];
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	00db      	lsls	r3, r3, #3
 8003708:	4a08      	ldr	r2, [pc, #32]	; (800372c <FreqO_FindFPresetObject+0x44>)
 800370a:	4413      	add	r3, r2
 800370c:	e009      	b.n	8003722 <FreqO_FindFPresetObject+0x3a>
	for(int i = 0; i < MAX_NUM_FREQ_PRESETS; i++ )
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	3301      	adds	r3, #1
 8003712:	60fb      	str	r3, [r7, #12]
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	2b0d      	cmp	r3, #13
 8003718:	dded      	ble.n	80036f6 <FreqO_FindFPresetObject+0xe>
		}
	}
	// error!
	DM_SetErrorDebugMsg("FreqO_FindFPresetObject(): no FPreset obj found");
 800371a:	4805      	ldr	r0, [pc, #20]	; (8003730 <FreqO_FindFPresetObject+0x48>)
 800371c:	f7fd ffa0 	bl	8001660 <DM_SetErrorDebugMsg>
	return 0;
 8003720:	2300      	movs	r3, #0
}
 8003722:	4618      	mov	r0, r3
 8003724:	3710      	adds	r7, #16
 8003726:	46bd      	mov	sp, r7
 8003728:	bd80      	pop	{r7, pc}
 800372a:	bf00      	nop
 800372c:	20000128 	.word	0x20000128
 8003730:	0800f2d8 	.word	0x0800f2d8

08003734 <FreqO_GetFreqPresetEncoderRange>:
 *	@param None
 *	@retval uint8_t
 *
 */
uint8_t FreqO_GetFreqPresetEncoderRange()
{
 8003734:	b480      	push	{r7}
 8003736:	af00      	add	r7, sp, #0
	return FreqPresetEncoderRange;
 8003738:	4b03      	ldr	r3, [pc, #12]	; (8003748 <FreqO_GetFreqPresetEncoderRange+0x14>)
 800373a:	781b      	ldrb	r3, [r3, #0]
}
 800373c:	4618      	mov	r0, r3
 800373e:	46bd      	mov	sp, r7
 8003740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003744:	4770      	bx	lr
 8003746:	bf00      	nop
 8003748:	20000124 	.word	0x20000124

0800374c <FreqO_GetOutputFreq>:
 *	@param None
 *	@retval uint32_t
 *
 */
uint32_t FreqO_GetOutputFreq()
{
 800374c:	b480      	push	{r7}
 800374e:	af00      	add	r7, sp, #0
	return TIM8->ARR;
 8003750:	4b03      	ldr	r3, [pc, #12]	; (8003760 <FreqO_GetOutputFreq+0x14>)
 8003752:	6adb      	ldr	r3, [r3, #44]	; 0x2c
}
 8003754:	4618      	mov	r0, r3
 8003756:	46bd      	mov	sp, r7
 8003758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375c:	4770      	bx	lr
 800375e:	bf00      	nop
 8003760:	40013400 	.word	0x40013400

08003764 <FuncO_Init>:

uint32_t *pOriginalDataTable = sine_data_table_3600;
//uint32_t *pOriginalDataTable = sine_data_table_1300;

void FuncO_Init()
{
 8003764:	b480      	push	{r7}
 8003766:	b083      	sub	sp, #12
 8003768:	af00      	add	r7, sp, #0
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 800376a:	2300      	movs	r3, #0
 800376c:	607b      	str	r3, [r7, #4]
 800376e:	e00a      	b.n	8003786 <FuncO_Init+0x22>
		aModdedDataTable[i] = sine_data_table_3600[i];
 8003770:	4a09      	ldr	r2, [pc, #36]	; (8003798 <FuncO_Init+0x34>)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003778:	4908      	ldr	r1, [pc, #32]	; (800379c <FuncO_Init+0x38>)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	3301      	adds	r3, #1
 8003784:	607b      	str	r3, [r7, #4]
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	2b77      	cmp	r3, #119	; 0x77
 800378a:	ddf1      	ble.n	8003770 <FuncO_Init+0xc>
}
 800378c:	bf00      	nop
 800378e:	370c      	adds	r7, #12
 8003790:	46bd      	mov	sp, r7
 8003792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003796:	4770      	bx	lr
 8003798:	20001484 	.word	0x20001484
 800379c:	20001e48 	.word	0x20001e48

080037a0 <FuncO_ModifyOutput>:
 *	@param None
 *	@retval None
 *
 */
void FuncO_ModifyOutput(uint16_t pEncoderValue)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b082      	sub	sp, #8
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	4603      	mov	r3, r0
 80037a8:	80fb      	strh	r3, [r7, #6]


	switch(pEncoderValue)
 80037aa:	88fb      	ldrh	r3, [r7, #6]
 80037ac:	2b17      	cmp	r3, #23
 80037ae:	d84b      	bhi.n	8003848 <FuncO_ModifyOutput+0xa8>
 80037b0:	a201      	add	r2, pc, #4	; (adr r2, 80037b8 <FuncO_ModifyOutput+0x18>)
 80037b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037b6:	bf00      	nop
 80037b8:	08003819 	.word	0x08003819
 80037bc:	08003819 	.word	0x08003819
 80037c0:	08003819 	.word	0x08003819
 80037c4:	08003821 	.word	0x08003821
 80037c8:	08003821 	.word	0x08003821
 80037cc:	08003821 	.word	0x08003821
 80037d0:	08003821 	.word	0x08003821
 80037d4:	08003829 	.word	0x08003829
 80037d8:	08003829 	.word	0x08003829
 80037dc:	08003829 	.word	0x08003829
 80037e0:	08003829 	.word	0x08003829
 80037e4:	08003831 	.word	0x08003831
 80037e8:	08003831 	.word	0x08003831
 80037ec:	08003831 	.word	0x08003831
 80037f0:	08003831 	.word	0x08003831
 80037f4:	08003839 	.word	0x08003839
 80037f8:	08003839 	.word	0x08003839
 80037fc:	08003839 	.word	0x08003839
 8003800:	08003839 	.word	0x08003839
 8003804:	08003841 	.word	0x08003841
 8003808:	08003841 	.word	0x08003841
 800380c:	08003841 	.word	0x08003841
 8003810:	08003841 	.word	0x08003841
 8003814:	08003841 	.word	0x08003841
	{
		case 0:
		case 1:
		case 2:

			FuncO_ApplyPreset_Fast(SINE_FUNC_MODE);
 8003818:	2000      	movs	r0, #0
 800381a:	f000 f819 	bl	8003850 <FuncO_ApplyPreset_Fast>
			break;
 800381e:	e013      	b.n	8003848 <FuncO_ModifyOutput+0xa8>
		case 3:
		case 4:
		case 5:
		case 6:

			FuncO_ApplyPreset_Fast(SQUARE_FUNC_MODE);
 8003820:	2001      	movs	r0, #1
 8003822:	f000 f815 	bl	8003850 <FuncO_ApplyPreset_Fast>

			break;
 8003826:	e00f      	b.n	8003848 <FuncO_ModifyOutput+0xa8>
		case 7:
		case 8:
		case 9:
		case 10:

			FuncO_ApplyPreset_Fast(SAW_FUNC_MODE);
 8003828:	2002      	movs	r0, #2
 800382a:	f000 f811 	bl	8003850 <FuncO_ApplyPreset_Fast>
			break;
 800382e:	e00b      	b.n	8003848 <FuncO_ModifyOutput+0xa8>
		case 11:
		case 12:
		case 13:
		case 14:

			FuncO_ApplyPreset_Fast(REV_SAW_FUNC_MODE);
 8003830:	2003      	movs	r0, #3
 8003832:	f000 f80d 	bl	8003850 <FuncO_ApplyPreset_Fast>
			break;
 8003836:	e007      	b.n	8003848 <FuncO_ModifyOutput+0xa8>
		case 15:
		case 16:
		case 17:
		case 18:

			FuncO_ApplyPreset_Fast(TRIANGLE_FUNC_MODE);
 8003838:	2004      	movs	r0, #4
 800383a:	f000 f809 	bl	8003850 <FuncO_ApplyPreset_Fast>
			break;
 800383e:	e003      	b.n	8003848 <FuncO_ModifyOutput+0xa8>
		case 20:
		case 21:
		case 22:
		case 23:

			FuncO_ApplyPreset_Fast(IMPULSE_FUNC_MODE);
 8003840:	2005      	movs	r0, #5
 8003842:	f000 f805 	bl	8003850 <FuncO_ApplyPreset_Fast>
			break;
 8003846:	bf00      	nop
	}
}
 8003848:	bf00      	nop
 800384a:	3708      	adds	r7, #8
 800384c:	46bd      	mov	sp, r7
 800384e:	bd80      	pop	{r7, pc}

08003850 <FuncO_ApplyPreset_Fast>:

 *	@retval None
 *
 */
void FuncO_ApplyPreset_Fast(eOutput_mode pPresetEnum)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b084      	sub	sp, #16
 8003854:	af02      	add	r7, sp, #8
 8003856:	4603      	mov	r3, r0
 8003858:	71fb      	strb	r3, [r7, #7]

	switch(pPresetEnum)
 800385a:	79fb      	ldrb	r3, [r7, #7]
 800385c:	2b05      	cmp	r3, #5
 800385e:	f200 80ab 	bhi.w	80039b8 <FuncO_ApplyPreset_Fast+0x168>
 8003862:	a201      	add	r2, pc, #4	; (adr r2, 8003868 <FuncO_ApplyPreset_Fast+0x18>)
 8003864:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003868:	08003881 	.word	0x08003881
 800386c:	080038b5 	.word	0x080038b5
 8003870:	080038e9 	.word	0x080038e9
 8003874:	0800391d 	.word	0x0800391d
 8003878:	08003951 	.word	0x08003951
 800387c:	08003985 	.word	0x08003985
	{
		case SINE_FUNC_MODE:

			pOriginalDataTable = sine_data_table_3600;
 8003880:	4b4f      	ldr	r3, [pc, #316]	; (80039c0 <FuncO_ApplyPreset_Fast+0x170>)
 8003882:	4a50      	ldr	r2, [pc, #320]	; (80039c4 <FuncO_ApplyPreset_Fast+0x174>)
 8003884:	601a      	str	r2, [r3, #0]
			//pOriginalDataTable = sine_data_table_1300;

			VPP_ApplyPreset_Fast(VPP_GetVppPresetObject()->Vpp_literal);
 8003886:	f000 fef7 	bl	8004678 <VPP_GetVppPresetObject>
 800388a:	4603      	mov	r3, r0
 800388c:	781b      	ldrb	r3, [r3, #0]
 800388e:	4618      	mov	r0, r3
 8003890:	f000 f9fc 	bl	8003c8c <VPP_ApplyPreset_Fast>

			pNewFuncPresetEncoderPos = &aFuncPresetEncoderPos[0];
 8003894:	4b4c      	ldr	r3, [pc, #304]	; (80039c8 <FuncO_ApplyPreset_Fast+0x178>)
 8003896:	4a4d      	ldr	r2, [pc, #308]	; (80039cc <FuncO_ApplyPreset_Fast+0x17c>)
 8003898:	601a      	str	r2, [r3, #0]

			HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 800389a:	2100      	movs	r1, #0
 800389c:	484c      	ldr	r0, [pc, #304]	; (80039d0 <FuncO_ApplyPreset_Fast+0x180>)
 800389e:	f004 fad9 	bl	8007e54 <HAL_DAC_Stop_DMA>
			HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, (uint32_t*)aModdedDataTable, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 80038a2:	2300      	movs	r3, #0
 80038a4:	9300      	str	r3, [sp, #0]
 80038a6:	2378      	movs	r3, #120	; 0x78
 80038a8:	4a4a      	ldr	r2, [pc, #296]	; (80039d4 <FuncO_ApplyPreset_Fast+0x184>)
 80038aa:	2100      	movs	r1, #0
 80038ac:	4848      	ldr	r0, [pc, #288]	; (80039d0 <FuncO_ApplyPreset_Fast+0x180>)
 80038ae:	f004 fa0f 	bl	8007cd0 <HAL_DAC_Start_DMA>
			break;
 80038b2:	e081      	b.n	80039b8 <FuncO_ApplyPreset_Fast+0x168>

		case SQUARE_FUNC_MODE:

			pOriginalDataTable = square_data_table_3600;
 80038b4:	4b42      	ldr	r3, [pc, #264]	; (80039c0 <FuncO_ApplyPreset_Fast+0x170>)
 80038b6:	4a48      	ldr	r2, [pc, #288]	; (80039d8 <FuncO_ApplyPreset_Fast+0x188>)
 80038b8:	601a      	str	r2, [r3, #0]

			VPP_ApplyPreset_Fast(VPP_GetVppPresetObject()->Vpp_literal);
 80038ba:	f000 fedd 	bl	8004678 <VPP_GetVppPresetObject>
 80038be:	4603      	mov	r3, r0
 80038c0:	781b      	ldrb	r3, [r3, #0]
 80038c2:	4618      	mov	r0, r3
 80038c4:	f000 f9e2 	bl	8003c8c <VPP_ApplyPreset_Fast>

			pNewFuncPresetEncoderPos = &aFuncPresetEncoderPos[1];
 80038c8:	4b3f      	ldr	r3, [pc, #252]	; (80039c8 <FuncO_ApplyPreset_Fast+0x178>)
 80038ca:	4a44      	ldr	r2, [pc, #272]	; (80039dc <FuncO_ApplyPreset_Fast+0x18c>)
 80038cc:	601a      	str	r2, [r3, #0]
			HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 80038ce:	2100      	movs	r1, #0
 80038d0:	483f      	ldr	r0, [pc, #252]	; (80039d0 <FuncO_ApplyPreset_Fast+0x180>)
 80038d2:	f004 fabf 	bl	8007e54 <HAL_DAC_Stop_DMA>
			HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, (uint32_t*)aModdedDataTable, SQUARE_DATA_SIZE, DAC_ALIGN_12B_R);
 80038d6:	2300      	movs	r3, #0
 80038d8:	9300      	str	r3, [sp, #0]
 80038da:	2378      	movs	r3, #120	; 0x78
 80038dc:	4a3d      	ldr	r2, [pc, #244]	; (80039d4 <FuncO_ApplyPreset_Fast+0x184>)
 80038de:	2100      	movs	r1, #0
 80038e0:	483b      	ldr	r0, [pc, #236]	; (80039d0 <FuncO_ApplyPreset_Fast+0x180>)
 80038e2:	f004 f9f5 	bl	8007cd0 <HAL_DAC_Start_DMA>
			break;
 80038e6:	e067      	b.n	80039b8 <FuncO_ApplyPreset_Fast+0x168>

		case SAW_FUNC_MODE:

			pOriginalDataTable = saw_data_table_3600;
 80038e8:	4b35      	ldr	r3, [pc, #212]	; (80039c0 <FuncO_ApplyPreset_Fast+0x170>)
 80038ea:	4a3d      	ldr	r2, [pc, #244]	; (80039e0 <FuncO_ApplyPreset_Fast+0x190>)
 80038ec:	601a      	str	r2, [r3, #0]

			VPP_ApplyPreset_Fast(VPP_GetVppPresetObject()->Vpp_literal);
 80038ee:	f000 fec3 	bl	8004678 <VPP_GetVppPresetObject>
 80038f2:	4603      	mov	r3, r0
 80038f4:	781b      	ldrb	r3, [r3, #0]
 80038f6:	4618      	mov	r0, r3
 80038f8:	f000 f9c8 	bl	8003c8c <VPP_ApplyPreset_Fast>

			pNewFuncPresetEncoderPos = &aFuncPresetEncoderPos[2];
 80038fc:	4b32      	ldr	r3, [pc, #200]	; (80039c8 <FuncO_ApplyPreset_Fast+0x178>)
 80038fe:	4a39      	ldr	r2, [pc, #228]	; (80039e4 <FuncO_ApplyPreset_Fast+0x194>)
 8003900:	601a      	str	r2, [r3, #0]
			HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 8003902:	2100      	movs	r1, #0
 8003904:	4832      	ldr	r0, [pc, #200]	; (80039d0 <FuncO_ApplyPreset_Fast+0x180>)
 8003906:	f004 faa5 	bl	8007e54 <HAL_DAC_Stop_DMA>
			HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, (uint32_t*)aModdedDataTable, SAW_DATA_SIZE, DAC_ALIGN_12B_R);
 800390a:	2300      	movs	r3, #0
 800390c:	9300      	str	r3, [sp, #0]
 800390e:	2378      	movs	r3, #120	; 0x78
 8003910:	4a30      	ldr	r2, [pc, #192]	; (80039d4 <FuncO_ApplyPreset_Fast+0x184>)
 8003912:	2100      	movs	r1, #0
 8003914:	482e      	ldr	r0, [pc, #184]	; (80039d0 <FuncO_ApplyPreset_Fast+0x180>)
 8003916:	f004 f9db 	bl	8007cd0 <HAL_DAC_Start_DMA>
			break;
 800391a:	e04d      	b.n	80039b8 <FuncO_ApplyPreset_Fast+0x168>

		case REV_SAW_FUNC_MODE:

			pOriginalDataTable = saw_rev_data_table_3600;
 800391c:	4b28      	ldr	r3, [pc, #160]	; (80039c0 <FuncO_ApplyPreset_Fast+0x170>)
 800391e:	4a32      	ldr	r2, [pc, #200]	; (80039e8 <FuncO_ApplyPreset_Fast+0x198>)
 8003920:	601a      	str	r2, [r3, #0]

			VPP_ApplyPreset_Fast(VPP_GetVppPresetObject()->Vpp_literal);
 8003922:	f000 fea9 	bl	8004678 <VPP_GetVppPresetObject>
 8003926:	4603      	mov	r3, r0
 8003928:	781b      	ldrb	r3, [r3, #0]
 800392a:	4618      	mov	r0, r3
 800392c:	f000 f9ae 	bl	8003c8c <VPP_ApplyPreset_Fast>

			pNewFuncPresetEncoderPos = &aFuncPresetEncoderPos[3];
 8003930:	4b25      	ldr	r3, [pc, #148]	; (80039c8 <FuncO_ApplyPreset_Fast+0x178>)
 8003932:	4a2e      	ldr	r2, [pc, #184]	; (80039ec <FuncO_ApplyPreset_Fast+0x19c>)
 8003934:	601a      	str	r2, [r3, #0]
			HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 8003936:	2100      	movs	r1, #0
 8003938:	4825      	ldr	r0, [pc, #148]	; (80039d0 <FuncO_ApplyPreset_Fast+0x180>)
 800393a:	f004 fa8b 	bl	8007e54 <HAL_DAC_Stop_DMA>
			HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, (uint32_t*)aModdedDataTable, SAW_REV_DATA_SIZE, DAC_ALIGN_12B_R);
 800393e:	2300      	movs	r3, #0
 8003940:	9300      	str	r3, [sp, #0]
 8003942:	2378      	movs	r3, #120	; 0x78
 8003944:	4a23      	ldr	r2, [pc, #140]	; (80039d4 <FuncO_ApplyPreset_Fast+0x184>)
 8003946:	2100      	movs	r1, #0
 8003948:	4821      	ldr	r0, [pc, #132]	; (80039d0 <FuncO_ApplyPreset_Fast+0x180>)
 800394a:	f004 f9c1 	bl	8007cd0 <HAL_DAC_Start_DMA>
			break;
 800394e:	e033      	b.n	80039b8 <FuncO_ApplyPreset_Fast+0x168>

		case TRIANGLE_FUNC_MODE:

			pOriginalDataTable = triangle_data_table_3600;
 8003950:	4b1b      	ldr	r3, [pc, #108]	; (80039c0 <FuncO_ApplyPreset_Fast+0x170>)
 8003952:	4a27      	ldr	r2, [pc, #156]	; (80039f0 <FuncO_ApplyPreset_Fast+0x1a0>)
 8003954:	601a      	str	r2, [r3, #0]

			VPP_ApplyPreset_Fast(VPP_GetVppPresetObject()->Vpp_literal);
 8003956:	f000 fe8f 	bl	8004678 <VPP_GetVppPresetObject>
 800395a:	4603      	mov	r3, r0
 800395c:	781b      	ldrb	r3, [r3, #0]
 800395e:	4618      	mov	r0, r3
 8003960:	f000 f994 	bl	8003c8c <VPP_ApplyPreset_Fast>

			pNewFuncPresetEncoderPos = &aFuncPresetEncoderPos[4];
 8003964:	4b18      	ldr	r3, [pc, #96]	; (80039c8 <FuncO_ApplyPreset_Fast+0x178>)
 8003966:	4a23      	ldr	r2, [pc, #140]	; (80039f4 <FuncO_ApplyPreset_Fast+0x1a4>)
 8003968:	601a      	str	r2, [r3, #0]
			HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 800396a:	2100      	movs	r1, #0
 800396c:	4818      	ldr	r0, [pc, #96]	; (80039d0 <FuncO_ApplyPreset_Fast+0x180>)
 800396e:	f004 fa71 	bl	8007e54 <HAL_DAC_Stop_DMA>
			HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, (uint32_t*)aModdedDataTable, TRIANGLE_DATA_SIZE, DAC_ALIGN_12B_R);
 8003972:	2300      	movs	r3, #0
 8003974:	9300      	str	r3, [sp, #0]
 8003976:	2378      	movs	r3, #120	; 0x78
 8003978:	4a16      	ldr	r2, [pc, #88]	; (80039d4 <FuncO_ApplyPreset_Fast+0x184>)
 800397a:	2100      	movs	r1, #0
 800397c:	4814      	ldr	r0, [pc, #80]	; (80039d0 <FuncO_ApplyPreset_Fast+0x180>)
 800397e:	f004 f9a7 	bl	8007cd0 <HAL_DAC_Start_DMA>
			break;
 8003982:	e019      	b.n	80039b8 <FuncO_ApplyPreset_Fast+0x168>

		case IMPULSE_FUNC_MODE:

			pOriginalDataTable = unitimpulse_data_table_3600;
 8003984:	4b0e      	ldr	r3, [pc, #56]	; (80039c0 <FuncO_ApplyPreset_Fast+0x170>)
 8003986:	4a1c      	ldr	r2, [pc, #112]	; (80039f8 <FuncO_ApplyPreset_Fast+0x1a8>)
 8003988:	601a      	str	r2, [r3, #0]

			VPP_ApplyPreset_Fast(VPP_GetVppPresetObject()->Vpp_literal);
 800398a:	f000 fe75 	bl	8004678 <VPP_GetVppPresetObject>
 800398e:	4603      	mov	r3, r0
 8003990:	781b      	ldrb	r3, [r3, #0]
 8003992:	4618      	mov	r0, r3
 8003994:	f000 f97a 	bl	8003c8c <VPP_ApplyPreset_Fast>

			pNewFuncPresetEncoderPos = &aFuncPresetEncoderPos[5];
 8003998:	4b0b      	ldr	r3, [pc, #44]	; (80039c8 <FuncO_ApplyPreset_Fast+0x178>)
 800399a:	4a18      	ldr	r2, [pc, #96]	; (80039fc <FuncO_ApplyPreset_Fast+0x1ac>)
 800399c:	601a      	str	r2, [r3, #0]
			HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 800399e:	2100      	movs	r1, #0
 80039a0:	480b      	ldr	r0, [pc, #44]	; (80039d0 <FuncO_ApplyPreset_Fast+0x180>)
 80039a2:	f004 fa57 	bl	8007e54 <HAL_DAC_Stop_DMA>
			HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, (uint32_t*)aModdedDataTable, UNITIMPULSE_DATA_SIZE,  DAC_ALIGN_12B_R);
 80039a6:	2300      	movs	r3, #0
 80039a8:	9300      	str	r3, [sp, #0]
 80039aa:	2378      	movs	r3, #120	; 0x78
 80039ac:	4a09      	ldr	r2, [pc, #36]	; (80039d4 <FuncO_ApplyPreset_Fast+0x184>)
 80039ae:	2100      	movs	r1, #0
 80039b0:	4807      	ldr	r0, [pc, #28]	; (80039d0 <FuncO_ApplyPreset_Fast+0x180>)
 80039b2:	f004 f98d 	bl	8007cd0 <HAL_DAC_Start_DMA>
			break;
 80039b6:	bf00      	nop
	//
	}



}
 80039b8:	bf00      	nop
 80039ba:	3708      	adds	r7, #8
 80039bc:	46bd      	mov	sp, r7
 80039be:	bd80      	pop	{r7, pc}
 80039c0:	200001b0 	.word	0x200001b0
 80039c4:	20001484 	.word	0x20001484
 80039c8:	200001ac 	.word	0x200001ac
 80039cc:	200001a0 	.word	0x200001a0
 80039d0:	2000230c 	.word	0x2000230c
 80039d4:	20001e48 	.word	0x20001e48
 80039d8:	20001664 	.word	0x20001664
 80039dc:	200001a2 	.word	0x200001a2
 80039e0:	200010c4 	.word	0x200010c4
 80039e4:	200001a4 	.word	0x200001a4
 80039e8:	200012a4 	.word	0x200012a4
 80039ec:	200001a6 	.word	0x200001a6
 80039f0:	20001844 	.word	0x20001844
 80039f4:	200001a8 	.word	0x200001a8
 80039f8:	20001a24 	.word	0x20001a24
 80039fc:	200001aa 	.word	0x200001aa

08003a00 <FuncO_GetFPresetObject>:
 *	@param None
 *	@retval pointer to Func_Preset_Encoder_Pos_t struct
 *
 */
Func_Preset_Encoder_Pos_t * FuncO_GetFPresetObject()
{
 8003a00:	b480      	push	{r7}
 8003a02:	af00      	add	r7, sp, #0
	return pNewFuncPresetEncoderPos;
 8003a04:	4b03      	ldr	r3, [pc, #12]	; (8003a14 <FuncO_GetFPresetObject+0x14>)
 8003a06:	681b      	ldr	r3, [r3, #0]
}
 8003a08:	4618      	mov	r0, r3
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a10:	4770      	bx	lr
 8003a12:	bf00      	nop
 8003a14:	200001ac 	.word	0x200001ac

08003a18 <FuncO_GetFuncPresetEncoderRange>:
 *	@param None
 *	@retval uint8_t
 *
 */
uint8_t FuncO_GetFuncPresetEncoderRange()
{
 8003a18:	b480      	push	{r7}
 8003a1a:	af00      	add	r7, sp, #0
	return FuncPresetEncoderRange;
 8003a1c:	4b03      	ldr	r3, [pc, #12]	; (8003a2c <FuncO_GetFuncPresetEncoderRange+0x14>)
 8003a1e:	781b      	ldrb	r3, [r3, #0]
}
 8003a20:	4618      	mov	r0, r3
 8003a22:	46bd      	mov	sp, r7
 8003a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a28:	4770      	bx	lr
 8003a2a:	bf00      	nop
 8003a2c:	2000019c 	.word	0x2000019c

08003a30 <GO_ApplyPreset_Fast>:
 *	@param None
 *	@retval None
 *
 */
void GO_ApplyPreset_Fast(eOutput_gain pPresetEnum)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b082      	sub	sp, #8
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	4603      	mov	r3, r0
 8003a38:	71fb      	strb	r3, [r7, #7]



	switch(pPresetEnum)
 8003a3a:	79fb      	ldrb	r3, [r7, #7]
 8003a3c:	2b07      	cmp	r3, #7
 8003a3e:	f200 80ab 	bhi.w	8003b98 <GO_ApplyPreset_Fast+0x168>
 8003a42:	a201      	add	r2, pc, #4	; (adr r2, 8003a48 <GO_ApplyPreset_Fast+0x18>)
 8003a44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a48:	08003a69 	.word	0x08003a69
 8003a4c:	08003a8f 	.word	0x08003a8f
 8003a50:	08003ab5 	.word	0x08003ab5
 8003a54:	08003adb 	.word	0x08003adb
 8003a58:	08003b01 	.word	0x08003b01
 8003a5c:	08003b27 	.word	0x08003b27
 8003a60:	08003b4d 	.word	0x08003b4d
 8003a64:	08003b73 	.word	0x08003b73
	{
		case ZERO_GAIN:
			pNewGainPresetEncoderPos = &aGainPresetEncoderPos[0];
 8003a68:	4b4d      	ldr	r3, [pc, #308]	; (8003ba0 <GO_ApplyPreset_Fast+0x170>)
 8003a6a:	4a4e      	ldr	r2, [pc, #312]	; (8003ba4 <GO_ApplyPreset_Fast+0x174>)
 8003a6c:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 8003a6e:	2200      	movs	r2, #0
 8003a70:	2101      	movs	r1, #1
 8003a72:	484d      	ldr	r0, [pc, #308]	; (8003ba8 <GO_ApplyPreset_Fast+0x178>)
 8003a74:	f005 f91a 	bl	8008cac <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 8003a78:	2200      	movs	r2, #0
 8003a7a:	2120      	movs	r1, #32
 8003a7c:	484b      	ldr	r0, [pc, #300]	; (8003bac <GO_ApplyPreset_Fast+0x17c>)
 8003a7e:	f005 f915 	bl	8008cac <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 8003a82:	2200      	movs	r2, #0
 8003a84:	2110      	movs	r1, #16
 8003a86:	4849      	ldr	r0, [pc, #292]	; (8003bac <GO_ApplyPreset_Fast+0x17c>)
 8003a88:	f005 f910 	bl	8008cac <HAL_GPIO_WritePin>
			break;
 8003a8c:	e084      	b.n	8003b98 <GO_ApplyPreset_Fast+0x168>

		case ONE_GAIN:
			pNewGainPresetEncoderPos = &aGainPresetEncoderPos[1];
 8003a8e:	4b44      	ldr	r3, [pc, #272]	; (8003ba0 <GO_ApplyPreset_Fast+0x170>)
 8003a90:	4a47      	ldr	r2, [pc, #284]	; (8003bb0 <GO_ApplyPreset_Fast+0x180>)
 8003a92:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 8003a94:	2201      	movs	r2, #1
 8003a96:	2101      	movs	r1, #1
 8003a98:	4843      	ldr	r0, [pc, #268]	; (8003ba8 <GO_ApplyPreset_Fast+0x178>)
 8003a9a:	f005 f907 	bl	8008cac <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	2120      	movs	r1, #32
 8003aa2:	4842      	ldr	r0, [pc, #264]	; (8003bac <GO_ApplyPreset_Fast+0x17c>)
 8003aa4:	f005 f902 	bl	8008cac <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	2110      	movs	r1, #16
 8003aac:	483f      	ldr	r0, [pc, #252]	; (8003bac <GO_ApplyPreset_Fast+0x17c>)
 8003aae:	f005 f8fd 	bl	8008cac <HAL_GPIO_WritePin>
			break;
 8003ab2:	e071      	b.n	8003b98 <GO_ApplyPreset_Fast+0x168>

		case TWO_GAIN:
			pNewGainPresetEncoderPos = &aGainPresetEncoderPos[2];
 8003ab4:	4b3a      	ldr	r3, [pc, #232]	; (8003ba0 <GO_ApplyPreset_Fast+0x170>)
 8003ab6:	4a3f      	ldr	r2, [pc, #252]	; (8003bb4 <GO_ApplyPreset_Fast+0x184>)
 8003ab8:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 8003aba:	2200      	movs	r2, #0
 8003abc:	2101      	movs	r1, #1
 8003abe:	483a      	ldr	r0, [pc, #232]	; (8003ba8 <GO_ApplyPreset_Fast+0x178>)
 8003ac0:	f005 f8f4 	bl	8008cac <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 8003ac4:	2201      	movs	r2, #1
 8003ac6:	2120      	movs	r1, #32
 8003ac8:	4838      	ldr	r0, [pc, #224]	; (8003bac <GO_ApplyPreset_Fast+0x17c>)
 8003aca:	f005 f8ef 	bl	8008cac <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 8003ace:	2200      	movs	r2, #0
 8003ad0:	2110      	movs	r1, #16
 8003ad2:	4836      	ldr	r0, [pc, #216]	; (8003bac <GO_ApplyPreset_Fast+0x17c>)
 8003ad4:	f005 f8ea 	bl	8008cac <HAL_GPIO_WritePin>
			break;
 8003ad8:	e05e      	b.n	8003b98 <GO_ApplyPreset_Fast+0x168>

		case THREE_GAIN:
			pNewGainPresetEncoderPos = &aGainPresetEncoderPos[3];
 8003ada:	4b31      	ldr	r3, [pc, #196]	; (8003ba0 <GO_ApplyPreset_Fast+0x170>)
 8003adc:	4a36      	ldr	r2, [pc, #216]	; (8003bb8 <GO_ApplyPreset_Fast+0x188>)
 8003ade:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 8003ae0:	2201      	movs	r2, #1
 8003ae2:	2101      	movs	r1, #1
 8003ae4:	4830      	ldr	r0, [pc, #192]	; (8003ba8 <GO_ApplyPreset_Fast+0x178>)
 8003ae6:	f005 f8e1 	bl	8008cac <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 8003aea:	2201      	movs	r2, #1
 8003aec:	2120      	movs	r1, #32
 8003aee:	482f      	ldr	r0, [pc, #188]	; (8003bac <GO_ApplyPreset_Fast+0x17c>)
 8003af0:	f005 f8dc 	bl	8008cac <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 8003af4:	2200      	movs	r2, #0
 8003af6:	2110      	movs	r1, #16
 8003af8:	482c      	ldr	r0, [pc, #176]	; (8003bac <GO_ApplyPreset_Fast+0x17c>)
 8003afa:	f005 f8d7 	bl	8008cac <HAL_GPIO_WritePin>
			break;
 8003afe:	e04b      	b.n	8003b98 <GO_ApplyPreset_Fast+0x168>

		case FOUR_GAIN:
			pNewGainPresetEncoderPos = &aGainPresetEncoderPos[4];
 8003b00:	4b27      	ldr	r3, [pc, #156]	; (8003ba0 <GO_ApplyPreset_Fast+0x170>)
 8003b02:	4a2e      	ldr	r2, [pc, #184]	; (8003bbc <GO_ApplyPreset_Fast+0x18c>)
 8003b04:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 8003b06:	2200      	movs	r2, #0
 8003b08:	2101      	movs	r1, #1
 8003b0a:	4827      	ldr	r0, [pc, #156]	; (8003ba8 <GO_ApplyPreset_Fast+0x178>)
 8003b0c:	f005 f8ce 	bl	8008cac <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 8003b10:	2200      	movs	r2, #0
 8003b12:	2120      	movs	r1, #32
 8003b14:	4825      	ldr	r0, [pc, #148]	; (8003bac <GO_ApplyPreset_Fast+0x17c>)
 8003b16:	f005 f8c9 	bl	8008cac <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 8003b1a:	2201      	movs	r2, #1
 8003b1c:	2110      	movs	r1, #16
 8003b1e:	4823      	ldr	r0, [pc, #140]	; (8003bac <GO_ApplyPreset_Fast+0x17c>)
 8003b20:	f005 f8c4 	bl	8008cac <HAL_GPIO_WritePin>
			break;
 8003b24:	e038      	b.n	8003b98 <GO_ApplyPreset_Fast+0x168>

		case FIVE_GAIN:
			pNewGainPresetEncoderPos = &aGainPresetEncoderPos[5];
 8003b26:	4b1e      	ldr	r3, [pc, #120]	; (8003ba0 <GO_ApplyPreset_Fast+0x170>)
 8003b28:	4a25      	ldr	r2, [pc, #148]	; (8003bc0 <GO_ApplyPreset_Fast+0x190>)
 8003b2a:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 8003b2c:	2201      	movs	r2, #1
 8003b2e:	2101      	movs	r1, #1
 8003b30:	481d      	ldr	r0, [pc, #116]	; (8003ba8 <GO_ApplyPreset_Fast+0x178>)
 8003b32:	f005 f8bb 	bl	8008cac <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 8003b36:	2200      	movs	r2, #0
 8003b38:	2120      	movs	r1, #32
 8003b3a:	481c      	ldr	r0, [pc, #112]	; (8003bac <GO_ApplyPreset_Fast+0x17c>)
 8003b3c:	f005 f8b6 	bl	8008cac <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 8003b40:	2201      	movs	r2, #1
 8003b42:	2110      	movs	r1, #16
 8003b44:	4819      	ldr	r0, [pc, #100]	; (8003bac <GO_ApplyPreset_Fast+0x17c>)
 8003b46:	f005 f8b1 	bl	8008cac <HAL_GPIO_WritePin>
			break;
 8003b4a:	e025      	b.n	8003b98 <GO_ApplyPreset_Fast+0x168>

		case SIX_GAIN:
			pNewGainPresetEncoderPos = &aGainPresetEncoderPos[6];
 8003b4c:	4b14      	ldr	r3, [pc, #80]	; (8003ba0 <GO_ApplyPreset_Fast+0x170>)
 8003b4e:	4a1d      	ldr	r2, [pc, #116]	; (8003bc4 <GO_ApplyPreset_Fast+0x194>)
 8003b50:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 8003b52:	2200      	movs	r2, #0
 8003b54:	2101      	movs	r1, #1
 8003b56:	4814      	ldr	r0, [pc, #80]	; (8003ba8 <GO_ApplyPreset_Fast+0x178>)
 8003b58:	f005 f8a8 	bl	8008cac <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 8003b5c:	2201      	movs	r2, #1
 8003b5e:	2120      	movs	r1, #32
 8003b60:	4812      	ldr	r0, [pc, #72]	; (8003bac <GO_ApplyPreset_Fast+0x17c>)
 8003b62:	f005 f8a3 	bl	8008cac <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 8003b66:	2201      	movs	r2, #1
 8003b68:	2110      	movs	r1, #16
 8003b6a:	4810      	ldr	r0, [pc, #64]	; (8003bac <GO_ApplyPreset_Fast+0x17c>)
 8003b6c:	f005 f89e 	bl	8008cac <HAL_GPIO_WritePin>
			break;
 8003b70:	e012      	b.n	8003b98 <GO_ApplyPreset_Fast+0x168>

		case SEVEN_GAIN:
			pNewGainPresetEncoderPos = &aGainPresetEncoderPos[7];
 8003b72:	4b0b      	ldr	r3, [pc, #44]	; (8003ba0 <GO_ApplyPreset_Fast+0x170>)
 8003b74:	4a14      	ldr	r2, [pc, #80]	; (8003bc8 <GO_ApplyPreset_Fast+0x198>)
 8003b76:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 8003b78:	2201      	movs	r2, #1
 8003b7a:	2101      	movs	r1, #1
 8003b7c:	480a      	ldr	r0, [pc, #40]	; (8003ba8 <GO_ApplyPreset_Fast+0x178>)
 8003b7e:	f005 f895 	bl	8008cac <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 8003b82:	2201      	movs	r2, #1
 8003b84:	2120      	movs	r1, #32
 8003b86:	4809      	ldr	r0, [pc, #36]	; (8003bac <GO_ApplyPreset_Fast+0x17c>)
 8003b88:	f005 f890 	bl	8008cac <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 8003b8c:	2201      	movs	r2, #1
 8003b8e:	2110      	movs	r1, #16
 8003b90:	4806      	ldr	r0, [pc, #24]	; (8003bac <GO_ApplyPreset_Fast+0x17c>)
 8003b92:	f005 f88b 	bl	8008cac <HAL_GPIO_WritePin>
			break;
 8003b96:	bf00      	nop
	}
}
 8003b98:	bf00      	nop
 8003b9a:	3708      	adds	r7, #8
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	bd80      	pop	{r7, pc}
 8003ba0:	200001cc 	.word	0x200001cc
 8003ba4:	200001b4 	.word	0x200001b4
 8003ba8:	48000400 	.word	0x48000400
 8003bac:	48000800 	.word	0x48000800
 8003bb0:	200001b7 	.word	0x200001b7
 8003bb4:	200001ba 	.word	0x200001ba
 8003bb8:	200001bd 	.word	0x200001bd
 8003bbc:	200001c0 	.word	0x200001c0
 8003bc0:	200001c3 	.word	0x200001c3
 8003bc4:	200001c6 	.word	0x200001c6
 8003bc8:	200001c9 	.word	0x200001c9

08003bcc <SM_GetEncoderValue>:
 *	@param None
 *	@retval None
 *
 */
uint16_t SM_GetEncoderValue(eEncoder_Direction direction)
{
 8003bcc:	b480      	push	{r7}
 8003bce:	b083      	sub	sp, #12
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	4603      	mov	r3, r0
 8003bd4:	71fb      	strb	r3, [r7, #7]
	if(direction)
 8003bd6:	79fb      	ldrb	r3, [r7, #7]
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d008      	beq.n	8003bee <SM_GetEncoderValue+0x22>
	{
		return ENCODER_TIMER->ARR - ENCODER_TIMER->CNT;
 8003bdc:	4b08      	ldr	r3, [pc, #32]	; (8003c00 <SM_GetEncoderValue+0x34>)
 8003bde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003be0:	b29a      	uxth	r2, r3
 8003be2:	4b07      	ldr	r3, [pc, #28]	; (8003c00 <SM_GetEncoderValue+0x34>)
 8003be4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003be6:	b29b      	uxth	r3, r3
 8003be8:	1ad3      	subs	r3, r2, r3
 8003bea:	b29b      	uxth	r3, r3
 8003bec:	e002      	b.n	8003bf4 <SM_GetEncoderValue+0x28>
	}
	else
	{
		return ENCODER_TIMER->CNT;
 8003bee:	4b04      	ldr	r3, [pc, #16]	; (8003c00 <SM_GetEncoderValue+0x34>)
 8003bf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bf2:	b29b      	uxth	r3, r3
	}
}
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	370c      	adds	r7, #12
 8003bf8:	46bd      	mov	sp, r7
 8003bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bfe:	4770      	bx	lr
 8003c00:	40012c00 	.word	0x40012c00

08003c04 <SM_GetOutputInHertz>:
 *	@param None
 *	@retval None
 *
 */
float SM_GetOutputInHertz()
{
 8003c04:	b480      	push	{r7}
 8003c06:	b085      	sub	sp, #20
 8003c08:	af00      	add	r7, sp, #0
	volatile float tim8_psc;
	volatile float tim8_arr;

	// safe-guard against divide by zero
	(TIM8->PSC == 0) ? (tim8_psc = 1) : (tim8_psc = TIM8->PSC);
 8003c0a:	4b1d      	ldr	r3, [pc, #116]	; (8003c80 <SM_GetOutputInHertz+0x7c>)
 8003c0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d103      	bne.n	8003c1a <SM_GetOutputInHertz+0x16>
 8003c12:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8003c16:	60bb      	str	r3, [r7, #8]
 8003c18:	e007      	b.n	8003c2a <SM_GetOutputInHertz+0x26>
 8003c1a:	4b19      	ldr	r3, [pc, #100]	; (8003c80 <SM_GetOutputInHertz+0x7c>)
 8003c1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c1e:	ee07 3a90 	vmov	s15, r3
 8003c22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c26:	edc7 7a02 	vstr	s15, [r7, #8]
	(TIM8->ARR == 0) ? (tim8_arr = 1) : (tim8_arr = TIM8->ARR);
 8003c2a:	4b15      	ldr	r3, [pc, #84]	; (8003c80 <SM_GetOutputInHertz+0x7c>)
 8003c2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d103      	bne.n	8003c3a <SM_GetOutputInHertz+0x36>
 8003c32:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8003c36:	607b      	str	r3, [r7, #4]
 8003c38:	e007      	b.n	8003c4a <SM_GetOutputInHertz+0x46>
 8003c3a:	4b11      	ldr	r3, [pc, #68]	; (8003c80 <SM_GetOutputInHertz+0x7c>)
 8003c3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c3e:	ee07 3a90 	vmov	s15, r3
 8003c42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c46:	edc7 7a01 	vstr	s15, [r7, #4]

	float tim8_freq = SM_MCLK / (tim8_psc * tim8_arr);
 8003c4a:	ed97 7a02 	vldr	s14, [r7, #8]
 8003c4e:	edd7 7a01 	vldr	s15, [r7, #4]
 8003c52:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003c56:	eddf 6a0b 	vldr	s13, [pc, #44]	; 8003c84 <SM_GetOutputInHertz+0x80>
 8003c5a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003c5e:	edc7 7a03 	vstr	s15, [r7, #12]


	return tim8_freq / SM_FSAMP;
 8003c62:	edd7 7a03 	vldr	s15, [r7, #12]
 8003c66:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8003c88 <SM_GetOutputInHertz+0x84>
 8003c6a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003c6e:	eef0 7a66 	vmov.f32	s15, s13
}
 8003c72:	eeb0 0a67 	vmov.f32	s0, s15
 8003c76:	3714      	adds	r7, #20
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c7e:	4770      	bx	lr
 8003c80:	40013400 	.word	0x40013400
 8003c84:	4d2037a0 	.word	0x4d2037a0
 8003c88:	42f00000 	.word	0x42f00000

08003c8c <VPP_ApplyPreset_Fast>:
 *	@param None
 *	@retval None
 *
 */
void VPP_ApplyPreset_Fast(eVppPreset_t pPresetEnum)
{
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	b082      	sub	sp, #8
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	4603      	mov	r3, r0
 8003c94:	71fb      	strb	r3, [r7, #7]
    pVppEncoderPreset = &aVppEncoderPresets[pPresetEnum];
 8003c96:	79fa      	ldrb	r2, [r7, #7]
 8003c98:	4613      	mov	r3, r2
 8003c9a:	00db      	lsls	r3, r3, #3
 8003c9c:	1a9b      	subs	r3, r3, r2
 8003c9e:	009b      	lsls	r3, r3, #2
 8003ca0:	4a0f      	ldr	r2, [pc, #60]	; (8003ce0 <VPP_ApplyPreset_Fast+0x54>)
 8003ca2:	4413      	add	r3, r2
 8003ca4:	4a0f      	ldr	r2, [pc, #60]	; (8003ce4 <VPP_ApplyPreset_Fast+0x58>)
 8003ca6:	6013      	str	r3, [r2, #0]
 /*   // if gain_preset is changed, lower the amplitude before changing it
    if(last_gain_preset != pVppEncoderPreset->gain_preset)
    	_ProcessDataTable(0.3, pVppEncoderPreset->vpp_offset , pVppEncoderPreset->epos);
*/
    // change the gain preset and remember this preset id
    GO_ApplyPreset_Fast(pVppEncoderPreset->gain_preset);
 8003ca8:	4b0e      	ldr	r3, [pc, #56]	; (8003ce4 <VPP_ApplyPreset_Fast+0x58>)
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	7a1b      	ldrb	r3, [r3, #8]
 8003cae:	4618      	mov	r0, r3
 8003cb0:	f7ff febe 	bl	8003a30 <GO_ApplyPreset_Fast>
  //  last_gain_preset = pVppEncoderPreset->gain_preset;

    // set the new amplitude for real
    _ProcessDataTable(pVppEncoderPreset->neg_gain_coeff, pVppEncoderPreset->vpp_offset , pVppEncoderPreset->epos);
 8003cb4:	4b0b      	ldr	r3, [pc, #44]	; (8003ce4 <VPP_ApplyPreset_Fast+0x58>)
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	edd3 7a04 	vldr	s15, [r3, #16]
 8003cbc:	4b09      	ldr	r3, [pc, #36]	; (8003ce4 <VPP_ApplyPreset_Fast+0x58>)
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	ed93 7a05 	vldr	s14, [r3, #20]
 8003cc4:	4b07      	ldr	r3, [pc, #28]	; (8003ce4 <VPP_ApplyPreset_Fast+0x58>)
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	8b1b      	ldrh	r3, [r3, #24]
 8003cca:	4618      	mov	r0, r3
 8003ccc:	eef0 0a47 	vmov.f32	s1, s14
 8003cd0:	eeb0 0a67 	vmov.f32	s0, s15
 8003cd4:	f000 f808 	bl	8003ce8 <_ProcessDataTable>
}
 8003cd8:	bf00      	nop
 8003cda:	3708      	adds	r7, #8
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	bd80      	pop	{r7, pc}
 8003ce0:	200001d0 	.word	0x200001d0
 8003ce4:	20000ba8 	.word	0x20000ba8

08003ce8 <_ProcessDataTable>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessDataTable(float _neg_gain_coeff, float vpp_offset, uint16_t _encoder_value)
{
 8003ce8:	b480      	push	{r7}
 8003cea:	b089      	sub	sp, #36	; 0x24
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	ed87 0a03 	vstr	s0, [r7, #12]
 8003cf2:	edc7 0a02 	vstr	s1, [r7, #8]
 8003cf6:	4603      	mov	r3, r0
 8003cf8:	80fb      	strh	r3, [r7, #6]
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	61fb      	str	r3, [r7, #28]
 8003cfe:	e00c      	b.n	8003d1a <_ProcessDataTable+0x32>
	{
		tmpDataTable[i] = pOriginalDataTable[i];
 8003d00:	4b35      	ldr	r3, [pc, #212]	; (8003dd8 <_ProcessDataTable+0xf0>)
 8003d02:	681a      	ldr	r2, [r3, #0]
 8003d04:	69fb      	ldr	r3, [r7, #28]
 8003d06:	009b      	lsls	r3, r3, #2
 8003d08:	4413      	add	r3, r2
 8003d0a:	681a      	ldr	r2, [r3, #0]
 8003d0c:	4933      	ldr	r1, [pc, #204]	; (8003ddc <_ProcessDataTable+0xf4>)
 8003d0e:	69fb      	ldr	r3, [r7, #28]
 8003d10:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8003d14:	69fb      	ldr	r3, [r7, #28]
 8003d16:	3301      	adds	r3, #1
 8003d18:	61fb      	str	r3, [r7, #28]
 8003d1a:	69fb      	ldr	r3, [r7, #28]
 8003d1c:	2b77      	cmp	r3, #119	; 0x77
 8003d1e:	ddef      	ble.n	8003d00 <_ProcessDataTable+0x18>
	}

	float pos_offset_coeff = 1;
 8003d20:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8003d24:	61bb      	str	r3, [r7, #24]
	if(_encoder_value)
 8003d26:	88fb      	ldrh	r3, [r7, #6]
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d008      	beq.n	8003d3e <_ProcessDataTable+0x56>
		pos_offset_coeff = (_encoder_value/4);
 8003d2c:	88fb      	ldrh	r3, [r7, #6]
 8003d2e:	089b      	lsrs	r3, r3, #2
 8003d30:	b29b      	uxth	r3, r3
 8003d32:	ee07 3a90 	vmov	s15, r3
 8003d36:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003d3a:	edc7 7a06 	vstr	s15, [r7, #24]

	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8003d3e:	2300      	movs	r3, #0
 8003d40:	617b      	str	r3, [r7, #20]
 8003d42:	e02e      	b.n	8003da2 <_ProcessDataTable+0xba>
	{

		tmpDataTable[i] = tmpDataTable[i] * (_neg_gain_coeff);
 8003d44:	4a25      	ldr	r2, [pc, #148]	; (8003ddc <_ProcessDataTable+0xf4>)
 8003d46:	697b      	ldr	r3, [r7, #20]
 8003d48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d4c:	ee07 3a90 	vmov	s15, r3
 8003d50:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003d54:	edd7 7a03 	vldr	s15, [r7, #12]
 8003d58:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d5c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003d60:	ee17 1a90 	vmov	r1, s15
 8003d64:	4a1d      	ldr	r2, [pc, #116]	; (8003ddc <_ProcessDataTable+0xf4>)
 8003d66:	697b      	ldr	r3, [r7, #20]
 8003d68:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		tmpDataTable[i] = tmpDataTable[i] + (vpp_offset * pos_offset_coeff);
 8003d6c:	4a1b      	ldr	r2, [pc, #108]	; (8003ddc <_ProcessDataTable+0xf4>)
 8003d6e:	697b      	ldr	r3, [r7, #20]
 8003d70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d74:	ee07 3a90 	vmov	s15, r3
 8003d78:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003d7c:	edd7 6a02 	vldr	s13, [r7, #8]
 8003d80:	edd7 7a06 	vldr	s15, [r7, #24]
 8003d84:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003d88:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003d8c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003d90:	ee17 1a90 	vmov	r1, s15
 8003d94:	4a11      	ldr	r2, [pc, #68]	; (8003ddc <_ProcessDataTable+0xf4>)
 8003d96:	697b      	ldr	r3, [r7, #20]
 8003d98:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8003d9c:	697b      	ldr	r3, [r7, #20]
 8003d9e:	3301      	adds	r3, #1
 8003da0:	617b      	str	r3, [r7, #20]
 8003da2:	697b      	ldr	r3, [r7, #20]
 8003da4:	2b77      	cmp	r3, #119	; 0x77
 8003da6:	ddcd      	ble.n	8003d44 <_ProcessDataTable+0x5c>
	}
	//HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8003da8:	2300      	movs	r3, #0
 8003daa:	613b      	str	r3, [r7, #16]
 8003dac:	e00a      	b.n	8003dc4 <_ProcessDataTable+0xdc>
	{
		aModdedDataTable[i] = tmpDataTable[i];
 8003dae:	4a0b      	ldr	r2, [pc, #44]	; (8003ddc <_ProcessDataTable+0xf4>)
 8003db0:	693b      	ldr	r3, [r7, #16]
 8003db2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003db6:	490a      	ldr	r1, [pc, #40]	; (8003de0 <_ProcessDataTable+0xf8>)
 8003db8:	693b      	ldr	r3, [r7, #16]
 8003dba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8003dbe:	693b      	ldr	r3, [r7, #16]
 8003dc0:	3301      	adds	r3, #1
 8003dc2:	613b      	str	r3, [r7, #16]
 8003dc4:	693b      	ldr	r3, [r7, #16]
 8003dc6:	2b77      	cmp	r3, #119	; 0x77
 8003dc8:	ddf1      	ble.n	8003dae <_ProcessDataTable+0xc6>
	}
	//HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, (uint32_t*)aModdedDataTable, SINE_DATA_SIZE,  DAC_ALIGN_12B_R);
}
 8003dca:	bf00      	nop
 8003dcc:	3724      	adds	r7, #36	; 0x24
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd4:	4770      	bx	lr
 8003dd6:	bf00      	nop
 8003dd8:	200001b0 	.word	0x200001b0
 8003ddc:	20002028 	.word	0x20002028
 8003de0:	20001e48 	.word	0x20001e48

08003de4 <VPP_ModifyOutput>:
 *	@param None
 *	@retval None
 *
 */
void VPP_ModifyOutput(uint16_t pEncoderValue)
{
 8003de4:	b580      	push	{r7, lr}
 8003de6:	b082      	sub	sp, #8
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	4603      	mov	r3, r0
 8003dec:	80fb      	strh	r3, [r7, #6]
	switch(pEncoderValue)
 8003dee:	88fb      	ldrh	r3, [r7, #6]
 8003df0:	f5b3 7fb3 	cmp.w	r3, #358	; 0x166
 8003df4:	f200 843a 	bhi.w	800466c <VPP_ModifyOutput+0x888>
 8003df8:	a201      	add	r2, pc, #4	; (adr r2, 8003e00 <VPP_ModifyOutput+0x1c>)
 8003dfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003dfe:	bf00      	nop
 8003e00:	0800439d 	.word	0x0800439d
 8003e04:	0800439d 	.word	0x0800439d
 8003e08:	0800439d 	.word	0x0800439d
 8003e0c:	080043a5 	.word	0x080043a5
 8003e10:	080043a5 	.word	0x080043a5
 8003e14:	080043a5 	.word	0x080043a5
 8003e18:	080043a5 	.word	0x080043a5
 8003e1c:	080043ad 	.word	0x080043ad
 8003e20:	080043ad 	.word	0x080043ad
 8003e24:	080043ad 	.word	0x080043ad
 8003e28:	080043ad 	.word	0x080043ad
 8003e2c:	080043b5 	.word	0x080043b5
 8003e30:	080043b5 	.word	0x080043b5
 8003e34:	080043b5 	.word	0x080043b5
 8003e38:	080043b5 	.word	0x080043b5
 8003e3c:	080043bd 	.word	0x080043bd
 8003e40:	080043bd 	.word	0x080043bd
 8003e44:	080043bd 	.word	0x080043bd
 8003e48:	080043bd 	.word	0x080043bd
 8003e4c:	080043c5 	.word	0x080043c5
 8003e50:	080043c5 	.word	0x080043c5
 8003e54:	080043c5 	.word	0x080043c5
 8003e58:	080043c5 	.word	0x080043c5
 8003e5c:	080043cd 	.word	0x080043cd
 8003e60:	080043cd 	.word	0x080043cd
 8003e64:	080043cd 	.word	0x080043cd
 8003e68:	080043cd 	.word	0x080043cd
 8003e6c:	080043d5 	.word	0x080043d5
 8003e70:	080043d5 	.word	0x080043d5
 8003e74:	080043d5 	.word	0x080043d5
 8003e78:	080043d5 	.word	0x080043d5
 8003e7c:	080043dd 	.word	0x080043dd
 8003e80:	080043dd 	.word	0x080043dd
 8003e84:	080043dd 	.word	0x080043dd
 8003e88:	080043dd 	.word	0x080043dd
 8003e8c:	080043e5 	.word	0x080043e5
 8003e90:	080043e5 	.word	0x080043e5
 8003e94:	080043e5 	.word	0x080043e5
 8003e98:	080043e5 	.word	0x080043e5
 8003e9c:	080043ed 	.word	0x080043ed
 8003ea0:	080043ed 	.word	0x080043ed
 8003ea4:	080043ed 	.word	0x080043ed
 8003ea8:	080043ed 	.word	0x080043ed
 8003eac:	080043f5 	.word	0x080043f5
 8003eb0:	080043f5 	.word	0x080043f5
 8003eb4:	080043f5 	.word	0x080043f5
 8003eb8:	080043f5 	.word	0x080043f5
 8003ebc:	080043fd 	.word	0x080043fd
 8003ec0:	080043fd 	.word	0x080043fd
 8003ec4:	080043fd 	.word	0x080043fd
 8003ec8:	080043fd 	.word	0x080043fd
 8003ecc:	08004405 	.word	0x08004405
 8003ed0:	08004405 	.word	0x08004405
 8003ed4:	08004405 	.word	0x08004405
 8003ed8:	08004405 	.word	0x08004405
 8003edc:	0800440d 	.word	0x0800440d
 8003ee0:	0800440d 	.word	0x0800440d
 8003ee4:	0800440d 	.word	0x0800440d
 8003ee8:	0800440d 	.word	0x0800440d
 8003eec:	08004415 	.word	0x08004415
 8003ef0:	08004415 	.word	0x08004415
 8003ef4:	08004415 	.word	0x08004415
 8003ef8:	08004415 	.word	0x08004415
 8003efc:	0800441d 	.word	0x0800441d
 8003f00:	0800441d 	.word	0x0800441d
 8003f04:	0800441d 	.word	0x0800441d
 8003f08:	0800441d 	.word	0x0800441d
 8003f0c:	08004425 	.word	0x08004425
 8003f10:	08004425 	.word	0x08004425
 8003f14:	08004425 	.word	0x08004425
 8003f18:	08004425 	.word	0x08004425
 8003f1c:	0800442d 	.word	0x0800442d
 8003f20:	0800442d 	.word	0x0800442d
 8003f24:	0800442d 	.word	0x0800442d
 8003f28:	0800442d 	.word	0x0800442d
 8003f2c:	08004435 	.word	0x08004435
 8003f30:	08004435 	.word	0x08004435
 8003f34:	08004435 	.word	0x08004435
 8003f38:	08004435 	.word	0x08004435
 8003f3c:	0800443d 	.word	0x0800443d
 8003f40:	0800443d 	.word	0x0800443d
 8003f44:	0800443d 	.word	0x0800443d
 8003f48:	0800443d 	.word	0x0800443d
 8003f4c:	08004445 	.word	0x08004445
 8003f50:	08004445 	.word	0x08004445
 8003f54:	08004445 	.word	0x08004445
 8003f58:	08004445 	.word	0x08004445
 8003f5c:	0800444d 	.word	0x0800444d
 8003f60:	0800444d 	.word	0x0800444d
 8003f64:	0800444d 	.word	0x0800444d
 8003f68:	0800444d 	.word	0x0800444d
 8003f6c:	08004455 	.word	0x08004455
 8003f70:	08004455 	.word	0x08004455
 8003f74:	08004455 	.word	0x08004455
 8003f78:	08004455 	.word	0x08004455
 8003f7c:	0800445d 	.word	0x0800445d
 8003f80:	0800445d 	.word	0x0800445d
 8003f84:	0800445d 	.word	0x0800445d
 8003f88:	0800445d 	.word	0x0800445d
 8003f8c:	08004465 	.word	0x08004465
 8003f90:	08004465 	.word	0x08004465
 8003f94:	08004465 	.word	0x08004465
 8003f98:	08004465 	.word	0x08004465
 8003f9c:	0800446d 	.word	0x0800446d
 8003fa0:	0800446d 	.word	0x0800446d
 8003fa4:	0800446d 	.word	0x0800446d
 8003fa8:	0800446d 	.word	0x0800446d
 8003fac:	08004475 	.word	0x08004475
 8003fb0:	08004475 	.word	0x08004475
 8003fb4:	08004475 	.word	0x08004475
 8003fb8:	08004475 	.word	0x08004475
 8003fbc:	0800447d 	.word	0x0800447d
 8003fc0:	0800447d 	.word	0x0800447d
 8003fc4:	0800447d 	.word	0x0800447d
 8003fc8:	0800447d 	.word	0x0800447d
 8003fcc:	08004485 	.word	0x08004485
 8003fd0:	08004485 	.word	0x08004485
 8003fd4:	08004485 	.word	0x08004485
 8003fd8:	08004485 	.word	0x08004485
 8003fdc:	0800448d 	.word	0x0800448d
 8003fe0:	0800448d 	.word	0x0800448d
 8003fe4:	0800448d 	.word	0x0800448d
 8003fe8:	0800448d 	.word	0x0800448d
 8003fec:	08004495 	.word	0x08004495
 8003ff0:	08004495 	.word	0x08004495
 8003ff4:	08004495 	.word	0x08004495
 8003ff8:	08004495 	.word	0x08004495
 8003ffc:	0800449d 	.word	0x0800449d
 8004000:	0800449d 	.word	0x0800449d
 8004004:	0800449d 	.word	0x0800449d
 8004008:	0800449d 	.word	0x0800449d
 800400c:	080044a5 	.word	0x080044a5
 8004010:	080044a5 	.word	0x080044a5
 8004014:	080044a5 	.word	0x080044a5
 8004018:	080044a5 	.word	0x080044a5
 800401c:	080044ad 	.word	0x080044ad
 8004020:	080044ad 	.word	0x080044ad
 8004024:	080044ad 	.word	0x080044ad
 8004028:	080044ad 	.word	0x080044ad
 800402c:	080044b5 	.word	0x080044b5
 8004030:	080044b5 	.word	0x080044b5
 8004034:	080044b5 	.word	0x080044b5
 8004038:	080044b5 	.word	0x080044b5
 800403c:	080044bd 	.word	0x080044bd
 8004040:	080044bd 	.word	0x080044bd
 8004044:	080044bd 	.word	0x080044bd
 8004048:	080044bd 	.word	0x080044bd
 800404c:	080044c5 	.word	0x080044c5
 8004050:	080044c5 	.word	0x080044c5
 8004054:	080044c5 	.word	0x080044c5
 8004058:	080044c5 	.word	0x080044c5
 800405c:	080044cd 	.word	0x080044cd
 8004060:	080044cd 	.word	0x080044cd
 8004064:	080044cd 	.word	0x080044cd
 8004068:	080044cd 	.word	0x080044cd
 800406c:	080044d5 	.word	0x080044d5
 8004070:	080044d5 	.word	0x080044d5
 8004074:	080044d5 	.word	0x080044d5
 8004078:	080044d5 	.word	0x080044d5
 800407c:	080044dd 	.word	0x080044dd
 8004080:	080044dd 	.word	0x080044dd
 8004084:	080044dd 	.word	0x080044dd
 8004088:	080044dd 	.word	0x080044dd
 800408c:	080044e5 	.word	0x080044e5
 8004090:	080044e5 	.word	0x080044e5
 8004094:	080044e5 	.word	0x080044e5
 8004098:	080044e5 	.word	0x080044e5
 800409c:	080044ed 	.word	0x080044ed
 80040a0:	080044ed 	.word	0x080044ed
 80040a4:	080044ed 	.word	0x080044ed
 80040a8:	080044ed 	.word	0x080044ed
 80040ac:	080044f5 	.word	0x080044f5
 80040b0:	080044f5 	.word	0x080044f5
 80040b4:	080044f5 	.word	0x080044f5
 80040b8:	080044f5 	.word	0x080044f5
 80040bc:	080044fd 	.word	0x080044fd
 80040c0:	080044fd 	.word	0x080044fd
 80040c4:	080044fd 	.word	0x080044fd
 80040c8:	080044fd 	.word	0x080044fd
 80040cc:	08004505 	.word	0x08004505
 80040d0:	08004505 	.word	0x08004505
 80040d4:	08004505 	.word	0x08004505
 80040d8:	08004505 	.word	0x08004505
 80040dc:	0800450d 	.word	0x0800450d
 80040e0:	0800450d 	.word	0x0800450d
 80040e4:	0800450d 	.word	0x0800450d
 80040e8:	0800450d 	.word	0x0800450d
 80040ec:	08004515 	.word	0x08004515
 80040f0:	08004515 	.word	0x08004515
 80040f4:	08004515 	.word	0x08004515
 80040f8:	08004515 	.word	0x08004515
 80040fc:	0800451d 	.word	0x0800451d
 8004100:	0800451d 	.word	0x0800451d
 8004104:	0800451d 	.word	0x0800451d
 8004108:	0800451d 	.word	0x0800451d
 800410c:	08004525 	.word	0x08004525
 8004110:	08004525 	.word	0x08004525
 8004114:	08004525 	.word	0x08004525
 8004118:	08004525 	.word	0x08004525
 800411c:	0800452d 	.word	0x0800452d
 8004120:	0800452d 	.word	0x0800452d
 8004124:	0800452d 	.word	0x0800452d
 8004128:	0800452d 	.word	0x0800452d
 800412c:	08004535 	.word	0x08004535
 8004130:	08004535 	.word	0x08004535
 8004134:	08004535 	.word	0x08004535
 8004138:	08004535 	.word	0x08004535
 800413c:	0800453d 	.word	0x0800453d
 8004140:	0800453d 	.word	0x0800453d
 8004144:	0800453d 	.word	0x0800453d
 8004148:	0800453d 	.word	0x0800453d
 800414c:	08004545 	.word	0x08004545
 8004150:	08004545 	.word	0x08004545
 8004154:	08004545 	.word	0x08004545
 8004158:	08004545 	.word	0x08004545
 800415c:	0800454d 	.word	0x0800454d
 8004160:	0800454d 	.word	0x0800454d
 8004164:	0800454d 	.word	0x0800454d
 8004168:	0800454d 	.word	0x0800454d
 800416c:	08004555 	.word	0x08004555
 8004170:	08004555 	.word	0x08004555
 8004174:	08004555 	.word	0x08004555
 8004178:	08004555 	.word	0x08004555
 800417c:	0800455d 	.word	0x0800455d
 8004180:	0800455d 	.word	0x0800455d
 8004184:	0800455d 	.word	0x0800455d
 8004188:	0800455d 	.word	0x0800455d
 800418c:	08004565 	.word	0x08004565
 8004190:	08004565 	.word	0x08004565
 8004194:	08004565 	.word	0x08004565
 8004198:	08004565 	.word	0x08004565
 800419c:	0800456d 	.word	0x0800456d
 80041a0:	0800456d 	.word	0x0800456d
 80041a4:	0800456d 	.word	0x0800456d
 80041a8:	0800456d 	.word	0x0800456d
 80041ac:	08004575 	.word	0x08004575
 80041b0:	08004575 	.word	0x08004575
 80041b4:	08004575 	.word	0x08004575
 80041b8:	08004575 	.word	0x08004575
 80041bc:	0800457d 	.word	0x0800457d
 80041c0:	0800457d 	.word	0x0800457d
 80041c4:	0800457d 	.word	0x0800457d
 80041c8:	0800457d 	.word	0x0800457d
 80041cc:	08004585 	.word	0x08004585
 80041d0:	08004585 	.word	0x08004585
 80041d4:	08004585 	.word	0x08004585
 80041d8:	08004585 	.word	0x08004585
 80041dc:	0800458d 	.word	0x0800458d
 80041e0:	0800458d 	.word	0x0800458d
 80041e4:	0800458d 	.word	0x0800458d
 80041e8:	0800458d 	.word	0x0800458d
 80041ec:	08004595 	.word	0x08004595
 80041f0:	08004595 	.word	0x08004595
 80041f4:	08004595 	.word	0x08004595
 80041f8:	08004595 	.word	0x08004595
 80041fc:	0800459d 	.word	0x0800459d
 8004200:	0800459d 	.word	0x0800459d
 8004204:	0800459d 	.word	0x0800459d
 8004208:	0800459d 	.word	0x0800459d
 800420c:	080045a5 	.word	0x080045a5
 8004210:	080045a5 	.word	0x080045a5
 8004214:	080045a5 	.word	0x080045a5
 8004218:	080045a5 	.word	0x080045a5
 800421c:	080045ad 	.word	0x080045ad
 8004220:	080045ad 	.word	0x080045ad
 8004224:	080045ad 	.word	0x080045ad
 8004228:	080045ad 	.word	0x080045ad
 800422c:	080045b5 	.word	0x080045b5
 8004230:	080045b5 	.word	0x080045b5
 8004234:	080045b5 	.word	0x080045b5
 8004238:	080045b5 	.word	0x080045b5
 800423c:	080045bd 	.word	0x080045bd
 8004240:	080045bd 	.word	0x080045bd
 8004244:	080045bd 	.word	0x080045bd
 8004248:	080045bd 	.word	0x080045bd
 800424c:	080045c5 	.word	0x080045c5
 8004250:	080045c5 	.word	0x080045c5
 8004254:	080045c5 	.word	0x080045c5
 8004258:	080045c5 	.word	0x080045c5
 800425c:	080045cd 	.word	0x080045cd
 8004260:	080045cd 	.word	0x080045cd
 8004264:	080045cd 	.word	0x080045cd
 8004268:	080045cd 	.word	0x080045cd
 800426c:	080045d5 	.word	0x080045d5
 8004270:	080045d5 	.word	0x080045d5
 8004274:	080045d5 	.word	0x080045d5
 8004278:	080045d5 	.word	0x080045d5
 800427c:	080045dd 	.word	0x080045dd
 8004280:	080045dd 	.word	0x080045dd
 8004284:	080045dd 	.word	0x080045dd
 8004288:	080045dd 	.word	0x080045dd
 800428c:	080045e5 	.word	0x080045e5
 8004290:	080045e5 	.word	0x080045e5
 8004294:	080045e5 	.word	0x080045e5
 8004298:	080045e5 	.word	0x080045e5
 800429c:	080045ed 	.word	0x080045ed
 80042a0:	080045ed 	.word	0x080045ed
 80042a4:	080045ed 	.word	0x080045ed
 80042a8:	080045ed 	.word	0x080045ed
 80042ac:	080045f5 	.word	0x080045f5
 80042b0:	080045f5 	.word	0x080045f5
 80042b4:	080045f5 	.word	0x080045f5
 80042b8:	080045f5 	.word	0x080045f5
 80042bc:	080045fd 	.word	0x080045fd
 80042c0:	080045fd 	.word	0x080045fd
 80042c4:	080045fd 	.word	0x080045fd
 80042c8:	080045fd 	.word	0x080045fd
 80042cc:	08004605 	.word	0x08004605
 80042d0:	08004605 	.word	0x08004605
 80042d4:	08004605 	.word	0x08004605
 80042d8:	08004605 	.word	0x08004605
 80042dc:	0800460d 	.word	0x0800460d
 80042e0:	0800460d 	.word	0x0800460d
 80042e4:	0800460d 	.word	0x0800460d
 80042e8:	0800460d 	.word	0x0800460d
 80042ec:	08004615 	.word	0x08004615
 80042f0:	08004615 	.word	0x08004615
 80042f4:	08004615 	.word	0x08004615
 80042f8:	08004615 	.word	0x08004615
 80042fc:	0800461d 	.word	0x0800461d
 8004300:	0800461d 	.word	0x0800461d
 8004304:	0800461d 	.word	0x0800461d
 8004308:	0800461d 	.word	0x0800461d
 800430c:	08004625 	.word	0x08004625
 8004310:	08004625 	.word	0x08004625
 8004314:	08004625 	.word	0x08004625
 8004318:	08004625 	.word	0x08004625
 800431c:	0800462d 	.word	0x0800462d
 8004320:	0800462d 	.word	0x0800462d
 8004324:	0800462d 	.word	0x0800462d
 8004328:	0800462d 	.word	0x0800462d
 800432c:	08004635 	.word	0x08004635
 8004330:	08004635 	.word	0x08004635
 8004334:	08004635 	.word	0x08004635
 8004338:	08004635 	.word	0x08004635
 800433c:	0800463d 	.word	0x0800463d
 8004340:	0800463d 	.word	0x0800463d
 8004344:	0800463d 	.word	0x0800463d
 8004348:	0800463d 	.word	0x0800463d
 800434c:	08004645 	.word	0x08004645
 8004350:	08004645 	.word	0x08004645
 8004354:	08004645 	.word	0x08004645
 8004358:	08004645 	.word	0x08004645
 800435c:	0800464d 	.word	0x0800464d
 8004360:	0800464d 	.word	0x0800464d
 8004364:	0800464d 	.word	0x0800464d
 8004368:	0800464d 	.word	0x0800464d
 800436c:	08004655 	.word	0x08004655
 8004370:	08004655 	.word	0x08004655
 8004374:	08004655 	.word	0x08004655
 8004378:	08004655 	.word	0x08004655
 800437c:	0800465d 	.word	0x0800465d
 8004380:	0800465d 	.word	0x0800465d
 8004384:	0800465d 	.word	0x0800465d
 8004388:	0800465d 	.word	0x0800465d
 800438c:	08004665 	.word	0x08004665
 8004390:	08004665 	.word	0x08004665
 8004394:	08004665 	.word	0x08004665
 8004398:	08004665 	.word	0x08004665
	{
		case 0	:
		case 1	:
		case 2	:
			VPP_ApplyPreset_Fast( VPP01 );
 800439c:	2000      	movs	r0, #0
 800439e:	f7ff fc75 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 80043a2:	e164      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 3	:
		case 4	:
		case 5	:
		case 6	:
			VPP_ApplyPreset_Fast( VPP02	);
 80043a4:	2001      	movs	r0, #1
 80043a6:	f7ff fc71 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 80043aa:	e160      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 7	:
		case 8	:
		case 9	:
		case 10	:
			VPP_ApplyPreset_Fast( VPP03	);
 80043ac:	2002      	movs	r0, #2
 80043ae:	f7ff fc6d 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 80043b2:	e15c      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 11	:
		case 12	:
		case 13	:
		case 14	:
			VPP_ApplyPreset_Fast( VPP04	);
 80043b4:	2003      	movs	r0, #3
 80043b6:	f7ff fc69 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 80043ba:	e158      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 15	:
		case 16	:
		case 17	:
		case 18	:
			VPP_ApplyPreset_Fast( VPP05	);
 80043bc:	2004      	movs	r0, #4
 80043be:	f7ff fc65 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 80043c2:	e154      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 19	:
		case 20	:
		case 21	:
		case 22	:
			VPP_ApplyPreset_Fast( VPP06	);
 80043c4:	2005      	movs	r0, #5
 80043c6:	f7ff fc61 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 80043ca:	e150      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 23	:
		case 24	:
		case 25	:
		case 26	:
			VPP_ApplyPreset_Fast( VPP07	);
 80043cc:	2006      	movs	r0, #6
 80043ce:	f7ff fc5d 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 80043d2:	e14c      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 27	:
		case 28	:
		case 29	:
		case 30	:
			VPP_ApplyPreset_Fast( VPP08	);
 80043d4:	2007      	movs	r0, #7
 80043d6:	f7ff fc59 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 80043da:	e148      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 31	:
		case 32	:
		case 33	:
		case 34	:
			VPP_ApplyPreset_Fast( VPP09	);
 80043dc:	2008      	movs	r0, #8
 80043de:	f7ff fc55 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 80043e2:	e144      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 35	:
		case 36	:
		case 37	:
		case 38	:
			VPP_ApplyPreset_Fast( VPP10	);
 80043e4:	2009      	movs	r0, #9
 80043e6:	f7ff fc51 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 80043ea:	e140      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 39	:
		case 40	:
		case 41	:
		case 42	:
			VPP_ApplyPreset_Fast( VPP11	);
 80043ec:	200a      	movs	r0, #10
 80043ee:	f7ff fc4d 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 80043f2:	e13c      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 43	:
		case 44	:
		case 45	:
		case 46	:
			VPP_ApplyPreset_Fast( VPP12	);
 80043f4:	200b      	movs	r0, #11
 80043f6:	f7ff fc49 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 80043fa:	e138      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 47	:
		case 48	:
		case 49	:
		case 50	:
			VPP_ApplyPreset_Fast( VPP13	);
 80043fc:	200c      	movs	r0, #12
 80043fe:	f7ff fc45 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 8004402:	e134      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 51	:
		case 52	:
		case 53	:
		case 54	:
			VPP_ApplyPreset_Fast( VPP14	);
 8004404:	200d      	movs	r0, #13
 8004406:	f7ff fc41 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 800440a:	e130      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 55	:
		case 56	:
		case 57	:
		case 58	:
			VPP_ApplyPreset_Fast( VPP15	);
 800440c:	200e      	movs	r0, #14
 800440e:	f7ff fc3d 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 8004412:	e12c      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 59	:
		case 60	:
		case 61	:
		case 62	:
			VPP_ApplyPreset_Fast( VPP16	);
 8004414:	200f      	movs	r0, #15
 8004416:	f7ff fc39 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 800441a:	e128      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 63	:
		case 64	:
		case 65	:
		case 66	:
			VPP_ApplyPreset_Fast( VPP17	);
 800441c:	2010      	movs	r0, #16
 800441e:	f7ff fc35 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 8004422:	e124      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 67	:
		case 68	:
		case 69	:
		case 70	:
			VPP_ApplyPreset_Fast( VPP18	);
 8004424:	2011      	movs	r0, #17
 8004426:	f7ff fc31 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 800442a:	e120      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 71	:
		case 72	:
		case 73	:
		case 74	:
			VPP_ApplyPreset_Fast( VPP19	);
 800442c:	2012      	movs	r0, #18
 800442e:	f7ff fc2d 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 8004432:	e11c      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 75	:
		case 76	:
		case 77	:
		case 78	:
			VPP_ApplyPreset_Fast( VPP20	);
 8004434:	2013      	movs	r0, #19
 8004436:	f7ff fc29 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 800443a:	e118      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 79	:
		case 80	:
		case 81	:
		case 82	:
			VPP_ApplyPreset_Fast( VPP21	);
 800443c:	2014      	movs	r0, #20
 800443e:	f7ff fc25 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 8004442:	e114      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 83	:
		case 84	:
		case 85	:
		case 86	:
			VPP_ApplyPreset_Fast( VPP22	);
 8004444:	2015      	movs	r0, #21
 8004446:	f7ff fc21 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 800444a:	e110      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 87	:
		case 88	:
		case 89	:
		case 90	:
			VPP_ApplyPreset_Fast( VPP23	);
 800444c:	2016      	movs	r0, #22
 800444e:	f7ff fc1d 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 8004452:	e10c      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 91	:
		case 92	:
		case 93	:
		case 94	:
			VPP_ApplyPreset_Fast( VPP24	);
 8004454:	2017      	movs	r0, #23
 8004456:	f7ff fc19 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 800445a:	e108      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 95	:
		case 96	:
		case 97	:
		case 98	:
			VPP_ApplyPreset_Fast( VPP25	);
 800445c:	2018      	movs	r0, #24
 800445e:	f7ff fc15 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 8004462:	e104      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 99		:
		case 100	:
		case 101	:
		case 102	:
			VPP_ApplyPreset_Fast( VPP26	);
 8004464:	2019      	movs	r0, #25
 8004466:	f7ff fc11 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 800446a:	e100      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 103	:
		case 104	:
		case 105	:
		case 106	:
			VPP_ApplyPreset_Fast( VPP27	);
 800446c:	201a      	movs	r0, #26
 800446e:	f7ff fc0d 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 8004472:	e0fc      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 107	:
		case 108	:
		case 109	:
		case 110	:
			VPP_ApplyPreset_Fast( VPP28	);
 8004474:	201b      	movs	r0, #27
 8004476:	f7ff fc09 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 800447a:	e0f8      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 111	:
		case 112	:
		case 113	:
		case 114	:
			VPP_ApplyPreset_Fast( VPP29	);
 800447c:	201c      	movs	r0, #28
 800447e:	f7ff fc05 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 8004482:	e0f4      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 115	:
		case 116	:
		case 117	:
		case 118	:
			VPP_ApplyPreset_Fast( VPP30	);
 8004484:	201d      	movs	r0, #29
 8004486:	f7ff fc01 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 800448a:	e0f0      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 119	:
		case 120	:
		case 121	:
		case 122	:
			VPP_ApplyPreset_Fast( VPP31	);
 800448c:	201e      	movs	r0, #30
 800448e:	f7ff fbfd 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 8004492:	e0ec      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 123	:
		case 124	:
		case 125	:
		case 126	:
			VPP_ApplyPreset_Fast( VPP32	);
 8004494:	201f      	movs	r0, #31
 8004496:	f7ff fbf9 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 800449a:	e0e8      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 127	:
		case 128	:
		case 129	:
		case 130	:
			VPP_ApplyPreset_Fast( VPP33	);
 800449c:	2020      	movs	r0, #32
 800449e:	f7ff fbf5 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 80044a2:	e0e4      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 131	:
		case 132	:
		case 133	:
		case 134	:
			VPP_ApplyPreset_Fast( VPP34	);
 80044a4:	2021      	movs	r0, #33	; 0x21
 80044a6:	f7ff fbf1 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 80044aa:	e0e0      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 135	:
		case 136	:
		case 137	:
		case 138	:
			VPP_ApplyPreset_Fast( VPP35	);
 80044ac:	2022      	movs	r0, #34	; 0x22
 80044ae:	f7ff fbed 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 80044b2:	e0dc      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 139	:
		case 140	:
		case 141	:
		case 142	:
			VPP_ApplyPreset_Fast( VPP36	);
 80044b4:	2023      	movs	r0, #35	; 0x23
 80044b6:	f7ff fbe9 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 80044ba:	e0d8      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 143	:
		case 144	:
		case 145	:
		case 146	:
			VPP_ApplyPreset_Fast( VPP37	);
 80044bc:	2024      	movs	r0, #36	; 0x24
 80044be:	f7ff fbe5 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 80044c2:	e0d4      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 147	:
		case 148	:
		case 149	:
		case 150	:
			VPP_ApplyPreset_Fast( VPP38	);
 80044c4:	2025      	movs	r0, #37	; 0x25
 80044c6:	f7ff fbe1 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 80044ca:	e0d0      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 151	:
		case 152	:
		case 153	:
		case 154	:
			VPP_ApplyPreset_Fast( VPP39	);
 80044cc:	2026      	movs	r0, #38	; 0x26
 80044ce:	f7ff fbdd 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 80044d2:	e0cc      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 155	:
		case 156	:
		case 157	:
		case 158	:
			VPP_ApplyPreset_Fast( VPP40	);
 80044d4:	2027      	movs	r0, #39	; 0x27
 80044d6:	f7ff fbd9 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 80044da:	e0c8      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 159	:
		case 160	:
		case 161	:
		case 162	:
			VPP_ApplyPreset_Fast( VPP41	);
 80044dc:	2028      	movs	r0, #40	; 0x28
 80044de:	f7ff fbd5 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 80044e2:	e0c4      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 163	:
		case 164	:
		case 165	:
		case 166	:
			VPP_ApplyPreset_Fast( VPP42	);
 80044e4:	2029      	movs	r0, #41	; 0x29
 80044e6:	f7ff fbd1 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 80044ea:	e0c0      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 167	:
		case 168	:
		case 169	:
		case 170	:
			VPP_ApplyPreset_Fast( VPP43	);
 80044ec:	202a      	movs	r0, #42	; 0x2a
 80044ee:	f7ff fbcd 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 80044f2:	e0bc      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 171	:
		case 172	:
		case 173	:
		case 174	:
			VPP_ApplyPreset_Fast( VPP44	);
 80044f4:	202b      	movs	r0, #43	; 0x2b
 80044f6:	f7ff fbc9 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 80044fa:	e0b8      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 175	:
		case 176	:
		case 177	:
		case 178	:
			VPP_ApplyPreset_Fast( VPP45	);
 80044fc:	202c      	movs	r0, #44	; 0x2c
 80044fe:	f7ff fbc5 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 8004502:	e0b4      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 179	:
		case 180	:
		case 181	:
		case 182	:
			VPP_ApplyPreset_Fast( VPP46	);
 8004504:	202d      	movs	r0, #45	; 0x2d
 8004506:	f7ff fbc1 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 800450a:	e0b0      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 183	:
		case 184	:
		case 185	:
		case 186	:
			VPP_ApplyPreset_Fast( VPP47	);
 800450c:	202e      	movs	r0, #46	; 0x2e
 800450e:	f7ff fbbd 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 8004512:	e0ac      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 187	:
		case 188	:
		case 189	:
		case 190	:
			VPP_ApplyPreset_Fast( VPP48	);
 8004514:	202f      	movs	r0, #47	; 0x2f
 8004516:	f7ff fbb9 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 800451a:	e0a8      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 191	:
		case 192	:
		case 193	:
		case 194	:
			VPP_ApplyPreset_Fast( VPP49	);
 800451c:	2030      	movs	r0, #48	; 0x30
 800451e:	f7ff fbb5 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 8004522:	e0a4      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 195	:
		case 196	:
		case 197	:
		case 198	:
			VPP_ApplyPreset_Fast( VPP50	);
 8004524:	2031      	movs	r0, #49	; 0x31
 8004526:	f7ff fbb1 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 800452a:	e0a0      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 199	:
		case 200	:
		case 201	:
		case 202	:
			VPP_ApplyPreset_Fast( VPP51	);
 800452c:	2032      	movs	r0, #50	; 0x32
 800452e:	f7ff fbad 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 8004532:	e09c      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 203	:
		case 204	:
		case 205	:
		case 206	:
			VPP_ApplyPreset_Fast( VPP52	);
 8004534:	2033      	movs	r0, #51	; 0x33
 8004536:	f7ff fba9 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 800453a:	e098      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 207	:
		case 208	:
		case 209	:
		case 210	:
			VPP_ApplyPreset_Fast( VPP53	);
 800453c:	2034      	movs	r0, #52	; 0x34
 800453e:	f7ff fba5 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 8004542:	e094      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 211	:
		case 212	:
		case 213	:
		case 214	:
			VPP_ApplyPreset_Fast( VPP54	);
 8004544:	2035      	movs	r0, #53	; 0x35
 8004546:	f7ff fba1 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 800454a:	e090      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 215	:
		case 216	:
		case 217	:
		case 218	:
			VPP_ApplyPreset_Fast( VPP55	);
 800454c:	2036      	movs	r0, #54	; 0x36
 800454e:	f7ff fb9d 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 8004552:	e08c      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 219	:
		case 220	:
		case 221	:
		case 222	:
			VPP_ApplyPreset_Fast( VPP56	);
 8004554:	2037      	movs	r0, #55	; 0x37
 8004556:	f7ff fb99 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 800455a:	e088      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 223	:
		case 224	:
		case 225	:
		case 226	:
			VPP_ApplyPreset_Fast( VPP57	);
 800455c:	2038      	movs	r0, #56	; 0x38
 800455e:	f7ff fb95 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 8004562:	e084      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 227	:
		case 228	:
		case 229	:
		case 230	:
			VPP_ApplyPreset_Fast( VPP58	);
 8004564:	2039      	movs	r0, #57	; 0x39
 8004566:	f7ff fb91 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 800456a:	e080      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 231	:
		case 232	:
		case 233	:
		case 234	:
			VPP_ApplyPreset_Fast( VPP59	);
 800456c:	203a      	movs	r0, #58	; 0x3a
 800456e:	f7ff fb8d 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 8004572:	e07c      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 235	:
		case 236	:
		case 237	:
		case 238	:
			VPP_ApplyPreset_Fast( VPP60	);
 8004574:	203b      	movs	r0, #59	; 0x3b
 8004576:	f7ff fb89 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 800457a:	e078      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 239	:
		case 240	:
		case 241	:
		case 242	:
			VPP_ApplyPreset_Fast( VPP61	);
 800457c:	203c      	movs	r0, #60	; 0x3c
 800457e:	f7ff fb85 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 8004582:	e074      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 243	:
		case 244	:
		case 245	:
		case 246	:
			VPP_ApplyPreset_Fast( VPP62	);
 8004584:	203d      	movs	r0, #61	; 0x3d
 8004586:	f7ff fb81 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 800458a:	e070      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 247	:
		case 248	:
		case 249	:
		case 250	:
			VPP_ApplyPreset_Fast( VPP63	);
 800458c:	203e      	movs	r0, #62	; 0x3e
 800458e:	f7ff fb7d 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 8004592:	e06c      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 251	:
		case 252	:
		case 253	:
		case 254	:
			VPP_ApplyPreset_Fast( VPP64	);
 8004594:	203f      	movs	r0, #63	; 0x3f
 8004596:	f7ff fb79 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 800459a:	e068      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 255	:
		case 256	:
		case 257	:
		case 258	:
			VPP_ApplyPreset_Fast( VPP65	);
 800459c:	2040      	movs	r0, #64	; 0x40
 800459e:	f7ff fb75 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 80045a2:	e064      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 259	:
		case 260	:
		case 261	:
		case 262	:
			VPP_ApplyPreset_Fast( VPP66	);
 80045a4:	2041      	movs	r0, #65	; 0x41
 80045a6:	f7ff fb71 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 80045aa:	e060      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 263	:
		case 264	:
		case 265	:
		case 266	:
			VPP_ApplyPreset_Fast( VPP67	);
 80045ac:	2042      	movs	r0, #66	; 0x42
 80045ae:	f7ff fb6d 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 80045b2:	e05c      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 267	:
		case 268	:
		case 269	:
		case 270	:
			VPP_ApplyPreset_Fast( VPP68	);
 80045b4:	2043      	movs	r0, #67	; 0x43
 80045b6:	f7ff fb69 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 80045ba:	e058      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 271	:
		case 272	:
		case 273	:
		case 274	:
			VPP_ApplyPreset_Fast( VPP69	);
 80045bc:	2044      	movs	r0, #68	; 0x44
 80045be:	f7ff fb65 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 80045c2:	e054      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 275	:
		case 276	:
		case 277	:
		case 278	:
			VPP_ApplyPreset_Fast( VPP70	);
 80045c4:	2045      	movs	r0, #69	; 0x45
 80045c6:	f7ff fb61 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 80045ca:	e050      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 279	:
		case 280	:
		case 281	:
		case 282	:
			VPP_ApplyPreset_Fast( VPP71	);
 80045cc:	2046      	movs	r0, #70	; 0x46
 80045ce:	f7ff fb5d 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 80045d2:	e04c      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 283	:
		case 284	:
		case 285	:
		case 286	:
			VPP_ApplyPreset_Fast( VPP72	);
 80045d4:	2047      	movs	r0, #71	; 0x47
 80045d6:	f7ff fb59 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 80045da:	e048      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 287	:
		case 288	:
		case 289	:
		case 290	:
			VPP_ApplyPreset_Fast( VPP73	);
 80045dc:	2048      	movs	r0, #72	; 0x48
 80045de:	f7ff fb55 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 80045e2:	e044      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 291	:
		case 292	:
		case 293	:
		case 294	:
			VPP_ApplyPreset_Fast( VPP74	);
 80045e4:	2049      	movs	r0, #73	; 0x49
 80045e6:	f7ff fb51 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 80045ea:	e040      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 295	:
		case 296	:
		case 297	:
		case 298	:
			VPP_ApplyPreset_Fast( VPP75	);
 80045ec:	204a      	movs	r0, #74	; 0x4a
 80045ee:	f7ff fb4d 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 80045f2:	e03c      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 299	:
		case 300	:
		case 301	:
		case 302	:
			VPP_ApplyPreset_Fast( VPP76	);
 80045f4:	204b      	movs	r0, #75	; 0x4b
 80045f6:	f7ff fb49 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 80045fa:	e038      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 303	:
		case 304	:
		case 305	:
		case 306	:
			VPP_ApplyPreset_Fast( VPP77	);
 80045fc:	204c      	movs	r0, #76	; 0x4c
 80045fe:	f7ff fb45 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 8004602:	e034      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 307	:
		case 308	:
		case 309	:
		case 310	:
			VPP_ApplyPreset_Fast( VPP78	);
 8004604:	204d      	movs	r0, #77	; 0x4d
 8004606:	f7ff fb41 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 800460a:	e030      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 311	:
		case 312	:
		case 313	:
		case 314	:
			VPP_ApplyPreset_Fast( VPP79	);
 800460c:	204e      	movs	r0, #78	; 0x4e
 800460e:	f7ff fb3d 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 8004612:	e02c      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 315	:
		case 316	:
		case 317	:
		case 318	:
			VPP_ApplyPreset_Fast( VPP80	);
 8004614:	204f      	movs	r0, #79	; 0x4f
 8004616:	f7ff fb39 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 800461a:	e028      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 319	:
		case 320	:
		case 321	:
		case 322	:
			VPP_ApplyPreset_Fast( VPP81	);
 800461c:	2050      	movs	r0, #80	; 0x50
 800461e:	f7ff fb35 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 8004622:	e024      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 323	:
		case 324	:
		case 325	:
		case 326	:
			VPP_ApplyPreset_Fast( VPP82	);
 8004624:	2051      	movs	r0, #81	; 0x51
 8004626:	f7ff fb31 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 800462a:	e020      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 327	:
		case 328	:
		case 329	:
		case 330	:
			VPP_ApplyPreset_Fast( VPP83	);
 800462c:	2052      	movs	r0, #82	; 0x52
 800462e:	f7ff fb2d 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 8004632:	e01c      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 331	:
		case 332	:
		case 333	:
		case 334	:
			VPP_ApplyPreset_Fast( VPP84	);
 8004634:	2053      	movs	r0, #83	; 0x53
 8004636:	f7ff fb29 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 800463a:	e018      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 335	:
		case 336	:
		case 337	:
		case 338	:
			VPP_ApplyPreset_Fast( VPP85	);
 800463c:	2054      	movs	r0, #84	; 0x54
 800463e:	f7ff fb25 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 8004642:	e014      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 339	:
		case 340	:
		case 341	:
		case 342	:
			VPP_ApplyPreset_Fast( VPP86	);
 8004644:	2055      	movs	r0, #85	; 0x55
 8004646:	f7ff fb21 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 800464a:	e010      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 343	:
		case 344	:
		case 345	:
		case 346	:
			VPP_ApplyPreset_Fast( VPP87	);
 800464c:	2056      	movs	r0, #86	; 0x56
 800464e:	f7ff fb1d 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 8004652:	e00c      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 347	:
		case 348	:
		case 349	:
		case 350	:
			VPP_ApplyPreset_Fast( VPP88	);
 8004654:	2057      	movs	r0, #87	; 0x57
 8004656:	f7ff fb19 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 800465a:	e008      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 351	:
		case 352	:
		case 353	:
		case 354	:
			VPP_ApplyPreset_Fast( VPP89	);
 800465c:	2058      	movs	r0, #88	; 0x58
 800465e:	f7ff fb15 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 8004662:	e004      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 355	:
		case 356	:
		case 357	:
		case 358	:
			VPP_ApplyPreset_Fast( VPP90	);
 8004664:	2059      	movs	r0, #89	; 0x59
 8004666:	f7ff fb11 	bl	8003c8c <VPP_ApplyPreset_Fast>
			break;
 800466a:	e000      	b.n	800466e <VPP_ModifyOutput+0x88a>
		case 390	:
			VPP_ApplyPreset_Fast( VPP98	);
			break;
*/
		default:
			break;
 800466c:	bf00      	nop
	}
}
 800466e:	bf00      	nop
 8004670:	3708      	adds	r7, #8
 8004672:	46bd      	mov	sp, r7
 8004674:	bd80      	pop	{r7, pc}
 8004676:	bf00      	nop

08004678 <VPP_GetVppPresetObject>:
 *	@param None
 *	@retval pointer to VppEncoderPreset_t struct
 *
 */
VppEncoderPreset_t * VPP_GetVppPresetObject()
{
 8004678:	b480      	push	{r7}
 800467a:	af00      	add	r7, sp, #0
	return pVppEncoderPreset;
 800467c:	4b03      	ldr	r3, [pc, #12]	; (800468c <VPP_GetVppPresetObject+0x14>)
 800467e:	681b      	ldr	r3, [r3, #0]
}
 8004680:	4618      	mov	r0, r3
 8004682:	46bd      	mov	sp, r7
 8004684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004688:	4770      	bx	lr
 800468a:	bf00      	nop
 800468c:	20000ba8 	.word	0x20000ba8

08004690 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b08c      	sub	sp, #48	; 0x30
 8004694:	af00      	add	r7, sp, #0
  ADC_MultiModeTypeDef multimode = {0};
 8004696:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800469a:	2200      	movs	r2, #0
 800469c:	601a      	str	r2, [r3, #0]
 800469e:	605a      	str	r2, [r3, #4]
 80046a0:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80046a2:	1d3b      	adds	r3, r7, #4
 80046a4:	2220      	movs	r2, #32
 80046a6:	2100      	movs	r1, #0
 80046a8:	4618      	mov	r0, r3
 80046aa:	f007 ff23 	bl	800c4f4 <memset>

  /** Common config 
  */
  hadc1.Instance = ADC1;
 80046ae:	4b32      	ldr	r3, [pc, #200]	; (8004778 <MX_ADC1_Init+0xe8>)
 80046b0:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80046b4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80046b6:	4b30      	ldr	r3, [pc, #192]	; (8004778 <MX_ADC1_Init+0xe8>)
 80046b8:	2200      	movs	r2, #0
 80046ba:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80046bc:	4b2e      	ldr	r3, [pc, #184]	; (8004778 <MX_ADC1_Init+0xe8>)
 80046be:	2200      	movs	r2, #0
 80046c0:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80046c2:	4b2d      	ldr	r3, [pc, #180]	; (8004778 <MX_ADC1_Init+0xe8>)
 80046c4:	2200      	movs	r2, #0
 80046c6:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 80046c8:	4b2b      	ldr	r3, [pc, #172]	; (8004778 <MX_ADC1_Init+0xe8>)
 80046ca:	2200      	movs	r2, #0
 80046cc:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80046ce:	4b2a      	ldr	r3, [pc, #168]	; (8004778 <MX_ADC1_Init+0xe8>)
 80046d0:	2200      	movs	r2, #0
 80046d2:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80046d4:	4b28      	ldr	r3, [pc, #160]	; (8004778 <MX_ADC1_Init+0xe8>)
 80046d6:	2204      	movs	r2, #4
 80046d8:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80046da:	4b27      	ldr	r3, [pc, #156]	; (8004778 <MX_ADC1_Init+0xe8>)
 80046dc:	2200      	movs	r2, #0
 80046de:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80046e0:	4b25      	ldr	r3, [pc, #148]	; (8004778 <MX_ADC1_Init+0xe8>)
 80046e2:	2201      	movs	r2, #1
 80046e4:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 80046e6:	4b24      	ldr	r3, [pc, #144]	; (8004778 <MX_ADC1_Init+0xe8>)
 80046e8:	2201      	movs	r2, #1
 80046ea:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80046ec:	4b22      	ldr	r3, [pc, #136]	; (8004778 <MX_ADC1_Init+0xe8>)
 80046ee:	2200      	movs	r2, #0
 80046f0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80046f4:	4b20      	ldr	r3, [pc, #128]	; (8004778 <MX_ADC1_Init+0xe8>)
 80046f6:	2200      	movs	r2, #0
 80046f8:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80046fa:	4b1f      	ldr	r3, [pc, #124]	; (8004778 <MX_ADC1_Init+0xe8>)
 80046fc:	2200      	movs	r2, #0
 80046fe:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8004700:	4b1d      	ldr	r3, [pc, #116]	; (8004778 <MX_ADC1_Init+0xe8>)
 8004702:	2201      	movs	r2, #1
 8004704:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8004708:	4b1b      	ldr	r3, [pc, #108]	; (8004778 <MX_ADC1_Init+0xe8>)
 800470a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800470e:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8004710:	4b19      	ldr	r3, [pc, #100]	; (8004778 <MX_ADC1_Init+0xe8>)
 8004712:	2200      	movs	r2, #0
 8004714:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8004718:	4817      	ldr	r0, [pc, #92]	; (8004778 <MX_ADC1_Init+0xe8>)
 800471a:	f001 ffd7 	bl	80066cc <HAL_ADC_Init>
 800471e:	4603      	mov	r3, r0
 8004720:	2b00      	cmp	r3, #0
 8004722:	d001      	beq.n	8004728 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8004724:	f000 ff2c 	bl	8005580 <Error_Handler>
  }
  /** Configure the ADC multi-mode 
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8004728:	2300      	movs	r3, #0
 800472a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800472c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004730:	4619      	mov	r1, r3
 8004732:	4811      	ldr	r0, [pc, #68]	; (8004778 <MX_ADC1_Init+0xe8>)
 8004734:	f002 fd60 	bl	80071f8 <HAL_ADCEx_MultiModeConfigChannel>
 8004738:	4603      	mov	r3, r0
 800473a:	2b00      	cmp	r3, #0
 800473c:	d001      	beq.n	8004742 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 800473e:	f000 ff1f 	bl	8005580 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8004742:	4b0e      	ldr	r3, [pc, #56]	; (800477c <MX_ADC1_Init+0xec>)
 8004744:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8004746:	2306      	movs	r3, #6
 8004748:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800474a:	2300      	movs	r3, #0
 800474c:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800474e:	237f      	movs	r3, #127	; 0x7f
 8004750:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8004752:	2304      	movs	r3, #4
 8004754:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8004756:	2300      	movs	r3, #0
 8004758:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800475a:	1d3b      	adds	r3, r7, #4
 800475c:	4619      	mov	r1, r3
 800475e:	4806      	ldr	r0, [pc, #24]	; (8004778 <MX_ADC1_Init+0xe8>)
 8004760:	f002 f974 	bl	8006a4c <HAL_ADC_ConfigChannel>
 8004764:	4603      	mov	r3, r0
 8004766:	2b00      	cmp	r3, #0
 8004768:	d001      	beq.n	800476e <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 800476a:	f000 ff09 	bl	8005580 <Error_Handler>
  }

}
 800476e:	bf00      	nop
 8004770:	3730      	adds	r7, #48	; 0x30
 8004772:	46bd      	mov	sp, r7
 8004774:	bd80      	pop	{r7, pc}
 8004776:	bf00      	nop
 8004778:	20002208 	.word	0x20002208
 800477c:	0c900008 	.word	0x0c900008

08004780 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8004780:	b580      	push	{r7, lr}
 8004782:	b08a      	sub	sp, #40	; 0x28
 8004784:	af00      	add	r7, sp, #0
 8004786:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004788:	f107 0314 	add.w	r3, r7, #20
 800478c:	2200      	movs	r2, #0
 800478e:	601a      	str	r2, [r3, #0]
 8004790:	605a      	str	r2, [r3, #4]
 8004792:	609a      	str	r2, [r3, #8]
 8004794:	60da      	str	r2, [r3, #12]
 8004796:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80047a0:	d14f      	bne.n	8004842 <HAL_ADC_MspInit+0xc2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80047a2:	4b2a      	ldr	r3, [pc, #168]	; (800484c <HAL_ADC_MspInit+0xcc>)
 80047a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047a6:	4a29      	ldr	r2, [pc, #164]	; (800484c <HAL_ADC_MspInit+0xcc>)
 80047a8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80047ac:	64d3      	str	r3, [r2, #76]	; 0x4c
 80047ae:	4b27      	ldr	r3, [pc, #156]	; (800484c <HAL_ADC_MspInit+0xcc>)
 80047b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047b2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80047b6:	613b      	str	r3, [r7, #16]
 80047b8:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80047ba:	4b24      	ldr	r3, [pc, #144]	; (800484c <HAL_ADC_MspInit+0xcc>)
 80047bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047be:	4a23      	ldr	r2, [pc, #140]	; (800484c <HAL_ADC_MspInit+0xcc>)
 80047c0:	f043 0301 	orr.w	r3, r3, #1
 80047c4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80047c6:	4b21      	ldr	r3, [pc, #132]	; (800484c <HAL_ADC_MspInit+0xcc>)
 80047c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047ca:	f003 0301 	and.w	r3, r3, #1
 80047ce:	60fb      	str	r3, [r7, #12]
 80047d0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PA2     ------> ADC1_IN3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80047d2:	2304      	movs	r3, #4
 80047d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80047d6:	2303      	movs	r3, #3
 80047d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047da:	2300      	movs	r3, #0
 80047dc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80047de:	f107 0314 	add.w	r3, r7, #20
 80047e2:	4619      	mov	r1, r3
 80047e4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80047e8:	f004 f8de 	bl	80089a8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80047ec:	4b18      	ldr	r3, [pc, #96]	; (8004850 <HAL_ADC_MspInit+0xd0>)
 80047ee:	4a19      	ldr	r2, [pc, #100]	; (8004854 <HAL_ADC_MspInit+0xd4>)
 80047f0:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80047f2:	4b17      	ldr	r3, [pc, #92]	; (8004850 <HAL_ADC_MspInit+0xd0>)
 80047f4:	2205      	movs	r2, #5
 80047f6:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80047f8:	4b15      	ldr	r3, [pc, #84]	; (8004850 <HAL_ADC_MspInit+0xd0>)
 80047fa:	2200      	movs	r2, #0
 80047fc:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80047fe:	4b14      	ldr	r3, [pc, #80]	; (8004850 <HAL_ADC_MspInit+0xd0>)
 8004800:	2200      	movs	r2, #0
 8004802:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8004804:	4b12      	ldr	r3, [pc, #72]	; (8004850 <HAL_ADC_MspInit+0xd0>)
 8004806:	2280      	movs	r2, #128	; 0x80
 8004808:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800480a:	4b11      	ldr	r3, [pc, #68]	; (8004850 <HAL_ADC_MspInit+0xd0>)
 800480c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004810:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8004812:	4b0f      	ldr	r3, [pc, #60]	; (8004850 <HAL_ADC_MspInit+0xd0>)
 8004814:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004818:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800481a:	4b0d      	ldr	r3, [pc, #52]	; (8004850 <HAL_ADC_MspInit+0xd0>)
 800481c:	2220      	movs	r2, #32
 800481e:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8004820:	4b0b      	ldr	r3, [pc, #44]	; (8004850 <HAL_ADC_MspInit+0xd0>)
 8004822:	2200      	movs	r2, #0
 8004824:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8004826:	480a      	ldr	r0, [pc, #40]	; (8004850 <HAL_ADC_MspInit+0xd0>)
 8004828:	f003 fdf2 	bl	8008410 <HAL_DMA_Init>
 800482c:	4603      	mov	r3, r0
 800482e:	2b00      	cmp	r3, #0
 8004830:	d001      	beq.n	8004836 <HAL_ADC_MspInit+0xb6>
    {
      Error_Handler();
 8004832:	f000 fea5 	bl	8005580 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	4a05      	ldr	r2, [pc, #20]	; (8004850 <HAL_ADC_MspInit+0xd0>)
 800483a:	655a      	str	r2, [r3, #84]	; 0x54
 800483c:	4a04      	ldr	r2, [pc, #16]	; (8004850 <HAL_ADC_MspInit+0xd0>)
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8004842:	bf00      	nop
 8004844:	3728      	adds	r7, #40	; 0x28
 8004846:	46bd      	mov	sp, r7
 8004848:	bd80      	pop	{r7, pc}
 800484a:	bf00      	nop
 800484c:	40021000 	.word	0x40021000
 8004850:	20002274 	.word	0x20002274
 8004854:	40020008 	.word	0x40020008

08004858 <MX_COMP1_Init>:

COMP_HandleTypeDef hcomp1;

/* COMP1 init function */
void MX_COMP1_Init(void)
{
 8004858:	b580      	push	{r7, lr}
 800485a:	af00      	add	r7, sp, #0

  hcomp1.Instance = COMP1;
 800485c:	4b0f      	ldr	r3, [pc, #60]	; (800489c <MX_COMP1_Init+0x44>)
 800485e:	4a10      	ldr	r2, [pc, #64]	; (80048a0 <MX_COMP1_Init+0x48>)
 8004860:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 8004862:	4b0e      	ldr	r3, [pc, #56]	; (800489c <MX_COMP1_Init+0x44>)
 8004864:	2200      	movs	r2, #0
 8004866:	605a      	str	r2, [r3, #4]
  hcomp1.Init.InputMinus = COMP_INPUT_MINUS_VREFINT;
 8004868:	4b0c      	ldr	r3, [pc, #48]	; (800489c <MX_COMP1_Init+0x44>)
 800486a:	4a0e      	ldr	r2, [pc, #56]	; (80048a4 <MX_COMP1_Init+0x4c>)
 800486c:	609a      	str	r2, [r3, #8]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 800486e:	4b0b      	ldr	r3, [pc, #44]	; (800489c <MX_COMP1_Init+0x44>)
 8004870:	2200      	movs	r2, #0
 8004872:	611a      	str	r2, [r3, #16]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8004874:	4b09      	ldr	r3, [pc, #36]	; (800489c <MX_COMP1_Init+0x44>)
 8004876:	2200      	movs	r2, #0
 8004878:	60da      	str	r2, [r3, #12]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 800487a:	4b08      	ldr	r3, [pc, #32]	; (800489c <MX_COMP1_Init+0x44>)
 800487c:	2200      	movs	r2, #0
 800487e:	615a      	str	r2, [r3, #20]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8004880:	4b06      	ldr	r3, [pc, #24]	; (800489c <MX_COMP1_Init+0x44>)
 8004882:	2200      	movs	r2, #0
 8004884:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 8004886:	4805      	ldr	r0, [pc, #20]	; (800489c <MX_COMP1_Init+0x44>)
 8004888:	f002 ff0a 	bl	80076a0 <HAL_COMP_Init>
 800488c:	4603      	mov	r3, r0
 800488e:	2b00      	cmp	r3, #0
 8004890:	d001      	beq.n	8004896 <MX_COMP1_Init+0x3e>
  {
    Error_Handler();
 8004892:	f000 fe75 	bl	8005580 <Error_Handler>
  }

}
 8004896:	bf00      	nop
 8004898:	bd80      	pop	{r7, pc}
 800489a:	bf00      	nop
 800489c:	200022d4 	.word	0x200022d4
 80048a0:	40010200 	.word	0x40010200
 80048a4:	00800030 	.word	0x00800030

080048a8 <HAL_COMP_MspInit>:

void HAL_COMP_MspInit(COMP_HandleTypeDef* compHandle)
{
 80048a8:	b580      	push	{r7, lr}
 80048aa:	b088      	sub	sp, #32
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80048b0:	f107 030c 	add.w	r3, r7, #12
 80048b4:	2200      	movs	r2, #0
 80048b6:	601a      	str	r2, [r3, #0]
 80048b8:	605a      	str	r2, [r3, #4]
 80048ba:	609a      	str	r2, [r3, #8]
 80048bc:	60da      	str	r2, [r3, #12]
 80048be:	611a      	str	r2, [r3, #16]
  if(compHandle->Instance==COMP1)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	4a0f      	ldr	r2, [pc, #60]	; (8004904 <HAL_COMP_MspInit+0x5c>)
 80048c6:	4293      	cmp	r3, r2
 80048c8:	d118      	bne.n	80048fc <HAL_COMP_MspInit+0x54>
  {
  /* USER CODE BEGIN COMP1_MspInit 0 */

  /* USER CODE END COMP1_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80048ca:	4b0f      	ldr	r3, [pc, #60]	; (8004908 <HAL_COMP_MspInit+0x60>)
 80048cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048ce:	4a0e      	ldr	r2, [pc, #56]	; (8004908 <HAL_COMP_MspInit+0x60>)
 80048d0:	f043 0301 	orr.w	r3, r3, #1
 80048d4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80048d6:	4b0c      	ldr	r3, [pc, #48]	; (8004908 <HAL_COMP_MspInit+0x60>)
 80048d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048da:	f003 0301 	and.w	r3, r3, #1
 80048de:	60bb      	str	r3, [r7, #8]
 80048e0:	68bb      	ldr	r3, [r7, #8]
    /**COMP1 GPIO Configuration    
    PA1     ------> COMP1_INP 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80048e2:	2302      	movs	r3, #2
 80048e4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80048e6:	2303      	movs	r3, #3
 80048e8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048ea:	2300      	movs	r3, #0
 80048ec:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80048ee:	f107 030c 	add.w	r3, r7, #12
 80048f2:	4619      	mov	r1, r3
 80048f4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80048f8:	f004 f856 	bl	80089a8 <HAL_GPIO_Init>

  /* USER CODE BEGIN COMP1_MspInit 1 */

  /* USER CODE END COMP1_MspInit 1 */
  }
}
 80048fc:	bf00      	nop
 80048fe:	3720      	adds	r7, #32
 8004900:	46bd      	mov	sp, r7
 8004902:	bd80      	pop	{r7, pc}
 8004904:	40010200 	.word	0x40010200
 8004908:	40021000 	.word	0x40021000

0800490c <MX_DAC1_Init>:
DMA_HandleTypeDef hdma_dac1_ch1;
DMA_HandleTypeDef hdma_dac2_ch1;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 800490c:	b580      	push	{r7, lr}
 800490e:	b08c      	sub	sp, #48	; 0x30
 8004910:	af00      	add	r7, sp, #0
  DAC_ChannelConfTypeDef sConfig = {0};
 8004912:	463b      	mov	r3, r7
 8004914:	2230      	movs	r2, #48	; 0x30
 8004916:	2100      	movs	r1, #0
 8004918:	4618      	mov	r0, r3
 800491a:	f007 fdeb 	bl	800c4f4 <memset>

  /** DAC Initialization 
  */
  hdac1.Instance = DAC1;
 800491e:	4b1e      	ldr	r3, [pc, #120]	; (8004998 <MX_DAC1_Init+0x8c>)
 8004920:	4a1e      	ldr	r2, [pc, #120]	; (800499c <MX_DAC1_Init+0x90>)
 8004922:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8004924:	481c      	ldr	r0, [pc, #112]	; (8004998 <MX_DAC1_Init+0x8c>)
 8004926:	f003 f95e 	bl	8007be6 <HAL_DAC_Init>
 800492a:	4603      	mov	r3, r0
 800492c:	2b00      	cmp	r3, #0
 800492e:	d001      	beq.n	8004934 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8004930:	f000 fe26 	bl	8005580 <Error_Handler>
  }
  /** DAC channel OUT1 config 
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8004934:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004938:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 800493a:	2300      	movs	r3, #0
 800493c:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 800493e:	2300      	movs	r3, #0
 8004940:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8004942:	2300      	movs	r3, #0
 8004944:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_T8_TRGO;
 8004946:	2306      	movs	r3, #6
 8004948:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 800494a:	2300      	movs	r3, #0
 800494c:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800494e:	2300      	movs	r3, #0
 8004950:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8004952:	2301      	movs	r3, #1
 8004954:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8004956:	2300      	movs	r3, #0
 8004958:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800495a:	463b      	mov	r3, r7
 800495c:	2200      	movs	r2, #0
 800495e:	4619      	mov	r1, r3
 8004960:	480d      	ldr	r0, [pc, #52]	; (8004998 <MX_DAC1_Init+0x8c>)
 8004962:	f003 fb1f 	bl	8007fa4 <HAL_DAC_ConfigChannel>
 8004966:	4603      	mov	r3, r0
 8004968:	2b00      	cmp	r3, #0
 800496a:	d001      	beq.n	8004970 <MX_DAC1_Init+0x64>
  {
    Error_Handler();
 800496c:	f000 fe08 	bl	8005580 <Error_Handler>
  }
  /** DAC channel OUT2 config 
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8004970:	2300      	movs	r3, #0
 8004972:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8004974:	2301      	movs	r3, #1
 8004976:	61bb      	str	r3, [r7, #24]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8004978:	463b      	mov	r3, r7
 800497a:	2210      	movs	r2, #16
 800497c:	4619      	mov	r1, r3
 800497e:	4806      	ldr	r0, [pc, #24]	; (8004998 <MX_DAC1_Init+0x8c>)
 8004980:	f003 fb10 	bl	8007fa4 <HAL_DAC_ConfigChannel>
 8004984:	4603      	mov	r3, r0
 8004986:	2b00      	cmp	r3, #0
 8004988:	d001      	beq.n	800498e <MX_DAC1_Init+0x82>
  {
    Error_Handler();
 800498a:	f000 fdf9 	bl	8005580 <Error_Handler>
  }

}
 800498e:	bf00      	nop
 8004990:	3730      	adds	r7, #48	; 0x30
 8004992:	46bd      	mov	sp, r7
 8004994:	bd80      	pop	{r7, pc}
 8004996:	bf00      	nop
 8004998:	2000230c 	.word	0x2000230c
 800499c:	50000800 	.word	0x50000800

080049a0 <MX_DAC2_Init>:
/* DAC2 init function */
void MX_DAC2_Init(void)
{
 80049a0:	b580      	push	{r7, lr}
 80049a2:	b08c      	sub	sp, #48	; 0x30
 80049a4:	af00      	add	r7, sp, #0
  DAC_ChannelConfTypeDef sConfig = {0};
 80049a6:	463b      	mov	r3, r7
 80049a8:	2230      	movs	r2, #48	; 0x30
 80049aa:	2100      	movs	r1, #0
 80049ac:	4618      	mov	r0, r3
 80049ae:	f007 fda1 	bl	800c4f4 <memset>

  /** DAC Initialization 
  */
  hdac2.Instance = DAC2;
 80049b2:	4b16      	ldr	r3, [pc, #88]	; (8004a0c <MX_DAC2_Init+0x6c>)
 80049b4:	4a16      	ldr	r2, [pc, #88]	; (8004a10 <MX_DAC2_Init+0x70>)
 80049b6:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac2) != HAL_OK)
 80049b8:	4814      	ldr	r0, [pc, #80]	; (8004a0c <MX_DAC2_Init+0x6c>)
 80049ba:	f003 f914 	bl	8007be6 <HAL_DAC_Init>
 80049be:	4603      	mov	r3, r0
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d001      	beq.n	80049c8 <MX_DAC2_Init+0x28>
  {
    Error_Handler();
 80049c4:	f000 fddc 	bl	8005580 <Error_Handler>
  }
  /** DAC channel OUT1 config 
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 80049c8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80049cc:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 80049ce:	2300      	movs	r3, #0
 80049d0:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 80049d2:	2300      	movs	r3, #0
 80049d4:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80049d6:	2300      	movs	r3, #0
 80049d8:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_T8_TRGO;
 80049da:	2306      	movs	r3, #6
 80049dc:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 80049de:	2300      	movs	r3, #0
 80049e0:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80049e2:	2300      	movs	r3, #0
 80049e4:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 80049e6:	2301      	movs	r3, #1
 80049e8:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80049ea:	2300      	movs	r3, #0
 80049ec:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac2, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80049ee:	463b      	mov	r3, r7
 80049f0:	2200      	movs	r2, #0
 80049f2:	4619      	mov	r1, r3
 80049f4:	4805      	ldr	r0, [pc, #20]	; (8004a0c <MX_DAC2_Init+0x6c>)
 80049f6:	f003 fad5 	bl	8007fa4 <HAL_DAC_ConfigChannel>
 80049fa:	4603      	mov	r3, r0
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d001      	beq.n	8004a04 <MX_DAC2_Init+0x64>
  {
    Error_Handler();
 8004a00:	f000 fdbe 	bl	8005580 <Error_Handler>
  }

}
 8004a04:	bf00      	nop
 8004a06:	3730      	adds	r7, #48	; 0x30
 8004a08:	46bd      	mov	sp, r7
 8004a0a:	bd80      	pop	{r7, pc}
 8004a0c:	200022f8 	.word	0x200022f8
 8004a10:	50000c00 	.word	0x50000c00

08004a14 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8004a14:	b580      	push	{r7, lr}
 8004a16:	b08c      	sub	sp, #48	; 0x30
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a1c:	f107 031c 	add.w	r3, r7, #28
 8004a20:	2200      	movs	r2, #0
 8004a22:	601a      	str	r2, [r3, #0]
 8004a24:	605a      	str	r2, [r3, #4]
 8004a26:	609a      	str	r2, [r3, #8]
 8004a28:	60da      	str	r2, [r3, #12]
 8004a2a:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC1)
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	4a56      	ldr	r2, [pc, #344]	; (8004b8c <HAL_DAC_MspInit+0x178>)
 8004a32:	4293      	cmp	r3, r2
 8004a34:	d150      	bne.n	8004ad8 <HAL_DAC_MspInit+0xc4>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8004a36:	4b56      	ldr	r3, [pc, #344]	; (8004b90 <HAL_DAC_MspInit+0x17c>)
 8004a38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a3a:	4a55      	ldr	r2, [pc, #340]	; (8004b90 <HAL_DAC_MspInit+0x17c>)
 8004a3c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a40:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004a42:	4b53      	ldr	r3, [pc, #332]	; (8004b90 <HAL_DAC_MspInit+0x17c>)
 8004a44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a46:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a4a:	61bb      	str	r3, [r7, #24]
 8004a4c:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004a4e:	4b50      	ldr	r3, [pc, #320]	; (8004b90 <HAL_DAC_MspInit+0x17c>)
 8004a50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a52:	4a4f      	ldr	r2, [pc, #316]	; (8004b90 <HAL_DAC_MspInit+0x17c>)
 8004a54:	f043 0301 	orr.w	r3, r3, #1
 8004a58:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004a5a:	4b4d      	ldr	r3, [pc, #308]	; (8004b90 <HAL_DAC_MspInit+0x17c>)
 8004a5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a5e:	f003 0301 	and.w	r3, r3, #1
 8004a62:	617b      	str	r3, [r7, #20]
 8004a64:	697b      	ldr	r3, [r7, #20]
    /**DAC1 GPIO Configuration    
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8004a66:	2330      	movs	r3, #48	; 0x30
 8004a68:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004a6a:	2303      	movs	r3, #3
 8004a6c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a6e:	2300      	movs	r3, #0
 8004a70:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004a72:	f107 031c 	add.w	r3, r7, #28
 8004a76:	4619      	mov	r1, r3
 8004a78:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004a7c:	f003 ff94 	bl	80089a8 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel2;
 8004a80:	4b44      	ldr	r3, [pc, #272]	; (8004b94 <HAL_DAC_MspInit+0x180>)
 8004a82:	4a45      	ldr	r2, [pc, #276]	; (8004b98 <HAL_DAC_MspInit+0x184>)
 8004a84:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CHANNEL1;
 8004a86:	4b43      	ldr	r3, [pc, #268]	; (8004b94 <HAL_DAC_MspInit+0x180>)
 8004a88:	2206      	movs	r2, #6
 8004a8a:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004a8c:	4b41      	ldr	r3, [pc, #260]	; (8004b94 <HAL_DAC_MspInit+0x180>)
 8004a8e:	2210      	movs	r2, #16
 8004a90:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004a92:	4b40      	ldr	r3, [pc, #256]	; (8004b94 <HAL_DAC_MspInit+0x180>)
 8004a94:	2200      	movs	r2, #0
 8004a96:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8004a98:	4b3e      	ldr	r3, [pc, #248]	; (8004b94 <HAL_DAC_MspInit+0x180>)
 8004a9a:	2280      	movs	r2, #128	; 0x80
 8004a9c:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8004a9e:	4b3d      	ldr	r3, [pc, #244]	; (8004b94 <HAL_DAC_MspInit+0x180>)
 8004aa0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004aa4:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8004aa6:	4b3b      	ldr	r3, [pc, #236]	; (8004b94 <HAL_DAC_MspInit+0x180>)
 8004aa8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004aac:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8004aae:	4b39      	ldr	r3, [pc, #228]	; (8004b94 <HAL_DAC_MspInit+0x180>)
 8004ab0:	2220      	movs	r2, #32
 8004ab2:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8004ab4:	4b37      	ldr	r3, [pc, #220]	; (8004b94 <HAL_DAC_MspInit+0x180>)
 8004ab6:	2200      	movs	r2, #0
 8004ab8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8004aba:	4836      	ldr	r0, [pc, #216]	; (8004b94 <HAL_DAC_MspInit+0x180>)
 8004abc:	f003 fca8 	bl	8008410 <HAL_DMA_Init>
 8004ac0:	4603      	mov	r3, r0
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d001      	beq.n	8004aca <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 8004ac6:	f000 fd5b 	bl	8005580 <Error_Handler>
    }

    __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac1_ch1);
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	4a31      	ldr	r2, [pc, #196]	; (8004b94 <HAL_DAC_MspInit+0x180>)
 8004ace:	609a      	str	r2, [r3, #8]
 8004ad0:	4a30      	ldr	r2, [pc, #192]	; (8004b94 <HAL_DAC_MspInit+0x180>)
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN DAC2_MspInit 1 */

  /* USER CODE END DAC2_MspInit 1 */
  }
}
 8004ad6:	e054      	b.n	8004b82 <HAL_DAC_MspInit+0x16e>
  else if(dacHandle->Instance==DAC2)
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	4a2f      	ldr	r2, [pc, #188]	; (8004b9c <HAL_DAC_MspInit+0x188>)
 8004ade:	4293      	cmp	r3, r2
 8004ae0:	d14f      	bne.n	8004b82 <HAL_DAC_MspInit+0x16e>
    __HAL_RCC_DAC2_CLK_ENABLE();
 8004ae2:	4b2b      	ldr	r3, [pc, #172]	; (8004b90 <HAL_DAC_MspInit+0x17c>)
 8004ae4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ae6:	4a2a      	ldr	r2, [pc, #168]	; (8004b90 <HAL_DAC_MspInit+0x17c>)
 8004ae8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004aec:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004aee:	4b28      	ldr	r3, [pc, #160]	; (8004b90 <HAL_DAC_MspInit+0x17c>)
 8004af0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004af2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004af6:	613b      	str	r3, [r7, #16]
 8004af8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004afa:	4b25      	ldr	r3, [pc, #148]	; (8004b90 <HAL_DAC_MspInit+0x17c>)
 8004afc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004afe:	4a24      	ldr	r2, [pc, #144]	; (8004b90 <HAL_DAC_MspInit+0x17c>)
 8004b00:	f043 0301 	orr.w	r3, r3, #1
 8004b04:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004b06:	4b22      	ldr	r3, [pc, #136]	; (8004b90 <HAL_DAC_MspInit+0x17c>)
 8004b08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b0a:	f003 0301 	and.w	r3, r3, #1
 8004b0e:	60fb      	str	r3, [r7, #12]
 8004b10:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8004b12:	2340      	movs	r3, #64	; 0x40
 8004b14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004b16:	2303      	movs	r3, #3
 8004b18:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b1a:	2300      	movs	r3, #0
 8004b1c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b1e:	f107 031c 	add.w	r3, r7, #28
 8004b22:	4619      	mov	r1, r3
 8004b24:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004b28:	f003 ff3e 	bl	80089a8 <HAL_GPIO_Init>
    hdma_dac2_ch1.Instance = DMA1_Channel3;
 8004b2c:	4b1c      	ldr	r3, [pc, #112]	; (8004ba0 <HAL_DAC_MspInit+0x18c>)
 8004b2e:	4a1d      	ldr	r2, [pc, #116]	; (8004ba4 <HAL_DAC_MspInit+0x190>)
 8004b30:	601a      	str	r2, [r3, #0]
    hdma_dac2_ch1.Init.Request = DMA_REQUEST_DAC2_CHANNEL1;
 8004b32:	4b1b      	ldr	r3, [pc, #108]	; (8004ba0 <HAL_DAC_MspInit+0x18c>)
 8004b34:	2229      	movs	r2, #41	; 0x29
 8004b36:	605a      	str	r2, [r3, #4]
    hdma_dac2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004b38:	4b19      	ldr	r3, [pc, #100]	; (8004ba0 <HAL_DAC_MspInit+0x18c>)
 8004b3a:	2210      	movs	r2, #16
 8004b3c:	609a      	str	r2, [r3, #8]
    hdma_dac2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004b3e:	4b18      	ldr	r3, [pc, #96]	; (8004ba0 <HAL_DAC_MspInit+0x18c>)
 8004b40:	2200      	movs	r2, #0
 8004b42:	60da      	str	r2, [r3, #12]
    hdma_dac2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8004b44:	4b16      	ldr	r3, [pc, #88]	; (8004ba0 <HAL_DAC_MspInit+0x18c>)
 8004b46:	2280      	movs	r2, #128	; 0x80
 8004b48:	611a      	str	r2, [r3, #16]
    hdma_dac2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8004b4a:	4b15      	ldr	r3, [pc, #84]	; (8004ba0 <HAL_DAC_MspInit+0x18c>)
 8004b4c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004b50:	615a      	str	r2, [r3, #20]
    hdma_dac2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8004b52:	4b13      	ldr	r3, [pc, #76]	; (8004ba0 <HAL_DAC_MspInit+0x18c>)
 8004b54:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004b58:	619a      	str	r2, [r3, #24]
    hdma_dac2_ch1.Init.Mode = DMA_CIRCULAR;
 8004b5a:	4b11      	ldr	r3, [pc, #68]	; (8004ba0 <HAL_DAC_MspInit+0x18c>)
 8004b5c:	2220      	movs	r2, #32
 8004b5e:	61da      	str	r2, [r3, #28]
    hdma_dac2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8004b60:	4b0f      	ldr	r3, [pc, #60]	; (8004ba0 <HAL_DAC_MspInit+0x18c>)
 8004b62:	2200      	movs	r2, #0
 8004b64:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac2_ch1) != HAL_OK)
 8004b66:	480e      	ldr	r0, [pc, #56]	; (8004ba0 <HAL_DAC_MspInit+0x18c>)
 8004b68:	f003 fc52 	bl	8008410 <HAL_DMA_Init>
 8004b6c:	4603      	mov	r3, r0
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d001      	beq.n	8004b76 <HAL_DAC_MspInit+0x162>
      Error_Handler();
 8004b72:	f000 fd05 	bl	8005580 <Error_Handler>
    __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac2_ch1);
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	4a09      	ldr	r2, [pc, #36]	; (8004ba0 <HAL_DAC_MspInit+0x18c>)
 8004b7a:	609a      	str	r2, [r3, #8]
 8004b7c:	4a08      	ldr	r2, [pc, #32]	; (8004ba0 <HAL_DAC_MspInit+0x18c>)
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	6293      	str	r3, [r2, #40]	; 0x28
}
 8004b82:	bf00      	nop
 8004b84:	3730      	adds	r7, #48	; 0x30
 8004b86:	46bd      	mov	sp, r7
 8004b88:	bd80      	pop	{r7, pc}
 8004b8a:	bf00      	nop
 8004b8c:	50000800 	.word	0x50000800
 8004b90:	40021000 	.word	0x40021000
 8004b94:	20002320 	.word	0x20002320
 8004b98:	4002001c 	.word	0x4002001c
 8004b9c:	50000c00 	.word	0x50000c00
 8004ba0:	20002380 	.word	0x20002380
 8004ba4:	40020030 	.word	0x40020030

08004ba8 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8004ba8:	b580      	push	{r7, lr}
 8004baa:	b082      	sub	sp, #8
 8004bac:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8004bae:	4b1a      	ldr	r3, [pc, #104]	; (8004c18 <MX_DMA_Init+0x70>)
 8004bb0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004bb2:	4a19      	ldr	r2, [pc, #100]	; (8004c18 <MX_DMA_Init+0x70>)
 8004bb4:	f043 0304 	orr.w	r3, r3, #4
 8004bb8:	6493      	str	r3, [r2, #72]	; 0x48
 8004bba:	4b17      	ldr	r3, [pc, #92]	; (8004c18 <MX_DMA_Init+0x70>)
 8004bbc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004bbe:	f003 0304 	and.w	r3, r3, #4
 8004bc2:	607b      	str	r3, [r7, #4]
 8004bc4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004bc6:	4b14      	ldr	r3, [pc, #80]	; (8004c18 <MX_DMA_Init+0x70>)
 8004bc8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004bca:	4a13      	ldr	r2, [pc, #76]	; (8004c18 <MX_DMA_Init+0x70>)
 8004bcc:	f043 0301 	orr.w	r3, r3, #1
 8004bd0:	6493      	str	r3, [r2, #72]	; 0x48
 8004bd2:	4b11      	ldr	r3, [pc, #68]	; (8004c18 <MX_DMA_Init+0x70>)
 8004bd4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004bd6:	f003 0301 	and.w	r3, r3, #1
 8004bda:	603b      	str	r3, [r7, #0]
 8004bdc:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 8004bde:	2200      	movs	r2, #0
 8004be0:	2101      	movs	r1, #1
 8004be2:	200b      	movs	r0, #11
 8004be4:	f002 ffcb 	bl	8007b7e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8004be8:	200b      	movs	r0, #11
 8004bea:	f002 ffe2 	bl	8007bb2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8004bee:	2200      	movs	r2, #0
 8004bf0:	2100      	movs	r1, #0
 8004bf2:	200c      	movs	r0, #12
 8004bf4:	f002 ffc3 	bl	8007b7e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8004bf8:	200c      	movs	r0, #12
 8004bfa:	f002 ffda 	bl	8007bb2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8004bfe:	2200      	movs	r2, #0
 8004c00:	2100      	movs	r1, #0
 8004c02:	200d      	movs	r0, #13
 8004c04:	f002 ffbb 	bl	8007b7e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8004c08:	200d      	movs	r0, #13
 8004c0a:	f002 ffd2 	bl	8007bb2 <HAL_NVIC_EnableIRQ>

}
 8004c0e:	bf00      	nop
 8004c10:	3708      	adds	r7, #8
 8004c12:	46bd      	mov	sp, r7
 8004c14:	bd80      	pop	{r7, pc}
 8004c16:	bf00      	nop
 8004c18:	40021000 	.word	0x40021000

08004c1c <update_dc_bias_sweep>:
uint16_t dcbias = 0;
int dcbias_dir = 1;
int dcinverted = 0;

void update_dc_bias_sweep()
{
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	af00      	add	r7, sp, #0
	  // up=1, down=0
	  (dcbias_dir) ? (dcbias++) : (dcbias--);
 8004c20:	4b20      	ldr	r3, [pc, #128]	; (8004ca4 <update_dc_bias_sweep+0x88>)
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d006      	beq.n	8004c36 <update_dc_bias_sweep+0x1a>
 8004c28:	4b1f      	ldr	r3, [pc, #124]	; (8004ca8 <update_dc_bias_sweep+0x8c>)
 8004c2a:	881b      	ldrh	r3, [r3, #0]
 8004c2c:	3301      	adds	r3, #1
 8004c2e:	b29a      	uxth	r2, r3
 8004c30:	4b1d      	ldr	r3, [pc, #116]	; (8004ca8 <update_dc_bias_sweep+0x8c>)
 8004c32:	801a      	strh	r2, [r3, #0]
 8004c34:	e005      	b.n	8004c42 <update_dc_bias_sweep+0x26>
 8004c36:	4b1c      	ldr	r3, [pc, #112]	; (8004ca8 <update_dc_bias_sweep+0x8c>)
 8004c38:	881b      	ldrh	r3, [r3, #0]
 8004c3a:	3b01      	subs	r3, #1
 8004c3c:	b29a      	uxth	r2, r3
 8004c3e:	4b1a      	ldr	r3, [pc, #104]	; (8004ca8 <update_dc_bias_sweep+0x8c>)
 8004c40:	801a      	strh	r2, [r3, #0]

	  // invert the bias signal at zero crossing
	  if(dcbias < 1) {
 8004c42:	4b19      	ldr	r3, [pc, #100]	; (8004ca8 <update_dc_bias_sweep+0x8c>)
 8004c44:	881b      	ldrh	r3, [r3, #0]
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d10a      	bne.n	8004c60 <update_dc_bias_sweep+0x44>
		(dcinverted) ? (dcinverted=0) : (dcinverted=1);
 8004c4a:	4b18      	ldr	r3, [pc, #96]	; (8004cac <update_dc_bias_sweep+0x90>)
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d003      	beq.n	8004c5a <update_dc_bias_sweep+0x3e>
 8004c52:	4b16      	ldr	r3, [pc, #88]	; (8004cac <update_dc_bias_sweep+0x90>)
 8004c54:	2200      	movs	r2, #0
 8004c56:	601a      	str	r2, [r3, #0]
 8004c58:	e002      	b.n	8004c60 <update_dc_bias_sweep+0x44>
 8004c5a:	4b14      	ldr	r3, [pc, #80]	; (8004cac <update_dc_bias_sweep+0x90>)
 8004c5c:	2201      	movs	r2, #1
 8004c5e:	601a      	str	r2, [r3, #0]
	  }

	  // change direction if dac limits are reached
	  if(dcbias < 1) 	{ dcbias_dir = 1; }
 8004c60:	4b11      	ldr	r3, [pc, #68]	; (8004ca8 <update_dc_bias_sweep+0x8c>)
 8004c62:	881b      	ldrh	r3, [r3, #0]
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d102      	bne.n	8004c6e <update_dc_bias_sweep+0x52>
 8004c68:	4b0e      	ldr	r3, [pc, #56]	; (8004ca4 <update_dc_bias_sweep+0x88>)
 8004c6a:	2201      	movs	r2, #1
 8004c6c:	601a      	str	r2, [r3, #0]
	  if(dcbias > 4095) { dcbias_dir = 0; }
 8004c6e:	4b0e      	ldr	r3, [pc, #56]	; (8004ca8 <update_dc_bias_sweep+0x8c>)
 8004c70:	881b      	ldrh	r3, [r3, #0]
 8004c72:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c76:	d302      	bcc.n	8004c7e <update_dc_bias_sweep+0x62>
 8004c78:	4b0a      	ldr	r3, [pc, #40]	; (8004ca4 <update_dc_bias_sweep+0x88>)
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	601a      	str	r2, [r3, #0]


	  HAL_GPIO_WritePin(DCBIAS_INVERT_GPIO_Port, DCBIAS_INVERT_Pin, dcinverted);
 8004c7e:	4b0b      	ldr	r3, [pc, #44]	; (8004cac <update_dc_bias_sweep+0x90>)
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	b2db      	uxtb	r3, r3
 8004c84:	461a      	mov	r2, r3
 8004c86:	2108      	movs	r1, #8
 8004c88:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004c8c:	f004 f80e 	bl	8008cac <HAL_GPIO_WritePin>
	  HAL_DAC_SetValue(&hdac1, DAC1_CHANNEL_2, DAC_ALIGN_12B_R, dcbias);
 8004c90:	4b05      	ldr	r3, [pc, #20]	; (8004ca8 <update_dc_bias_sweep+0x8c>)
 8004c92:	881b      	ldrh	r3, [r3, #0]
 8004c94:	2200      	movs	r2, #0
 8004c96:	2110      	movs	r1, #16
 8004c98:	4805      	ldr	r0, [pc, #20]	; (8004cb0 <update_dc_bias_sweep+0x94>)
 8004c9a:	f003 f931 	bl	8007f00 <HAL_DAC_SetValue>
}
 8004c9e:	bf00      	nop
 8004ca0:	bd80      	pop	{r7, pc}
 8004ca2:	bf00      	nop
 8004ca4:	20000bac 	.word	0x20000bac
 8004ca8:	20001e28 	.word	0x20001e28
 8004cac:	20001e2c 	.word	0x20001e2c
 8004cb0:	2000230c 	.word	0x2000230c

08004cb4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004cb4:	b480      	push	{r7}
 8004cb6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004cb8:	4b04      	ldr	r3, [pc, #16]	; (8004ccc <__NVIC_GetPriorityGrouping+0x18>)
 8004cba:	68db      	ldr	r3, [r3, #12]
 8004cbc:	0a1b      	lsrs	r3, r3, #8
 8004cbe:	f003 0307 	and.w	r3, r3, #7
}
 8004cc2:	4618      	mov	r0, r3
 8004cc4:	46bd      	mov	sp, r7
 8004cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cca:	4770      	bx	lr
 8004ccc:	e000ed00 	.word	0xe000ed00

08004cd0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004cd0:	b480      	push	{r7}
 8004cd2:	b083      	sub	sp, #12
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	4603      	mov	r3, r0
 8004cd8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004cda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	db0b      	blt.n	8004cfa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004ce2:	79fb      	ldrb	r3, [r7, #7]
 8004ce4:	f003 021f 	and.w	r2, r3, #31
 8004ce8:	4907      	ldr	r1, [pc, #28]	; (8004d08 <__NVIC_EnableIRQ+0x38>)
 8004cea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004cee:	095b      	lsrs	r3, r3, #5
 8004cf0:	2001      	movs	r0, #1
 8004cf2:	fa00 f202 	lsl.w	r2, r0, r2
 8004cf6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004cfa:	bf00      	nop
 8004cfc:	370c      	adds	r7, #12
 8004cfe:	46bd      	mov	sp, r7
 8004d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d04:	4770      	bx	lr
 8004d06:	bf00      	nop
 8004d08:	e000e100 	.word	0xe000e100

08004d0c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004d0c:	b480      	push	{r7}
 8004d0e:	b083      	sub	sp, #12
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	4603      	mov	r3, r0
 8004d14:	6039      	str	r1, [r7, #0]
 8004d16:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004d18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	db0a      	blt.n	8004d36 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004d20:	683b      	ldr	r3, [r7, #0]
 8004d22:	b2da      	uxtb	r2, r3
 8004d24:	490c      	ldr	r1, [pc, #48]	; (8004d58 <__NVIC_SetPriority+0x4c>)
 8004d26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d2a:	0112      	lsls	r2, r2, #4
 8004d2c:	b2d2      	uxtb	r2, r2
 8004d2e:	440b      	add	r3, r1
 8004d30:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004d34:	e00a      	b.n	8004d4c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004d36:	683b      	ldr	r3, [r7, #0]
 8004d38:	b2da      	uxtb	r2, r3
 8004d3a:	4908      	ldr	r1, [pc, #32]	; (8004d5c <__NVIC_SetPriority+0x50>)
 8004d3c:	79fb      	ldrb	r3, [r7, #7]
 8004d3e:	f003 030f 	and.w	r3, r3, #15
 8004d42:	3b04      	subs	r3, #4
 8004d44:	0112      	lsls	r2, r2, #4
 8004d46:	b2d2      	uxtb	r2, r2
 8004d48:	440b      	add	r3, r1
 8004d4a:	761a      	strb	r2, [r3, #24]
}
 8004d4c:	bf00      	nop
 8004d4e:	370c      	adds	r7, #12
 8004d50:	46bd      	mov	sp, r7
 8004d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d56:	4770      	bx	lr
 8004d58:	e000e100 	.word	0xe000e100
 8004d5c:	e000ed00 	.word	0xe000ed00

08004d60 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004d60:	b480      	push	{r7}
 8004d62:	b089      	sub	sp, #36	; 0x24
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	60f8      	str	r0, [r7, #12]
 8004d68:	60b9      	str	r1, [r7, #8]
 8004d6a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	f003 0307 	and.w	r3, r3, #7
 8004d72:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004d74:	69fb      	ldr	r3, [r7, #28]
 8004d76:	f1c3 0307 	rsb	r3, r3, #7
 8004d7a:	2b04      	cmp	r3, #4
 8004d7c:	bf28      	it	cs
 8004d7e:	2304      	movcs	r3, #4
 8004d80:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004d82:	69fb      	ldr	r3, [r7, #28]
 8004d84:	3304      	adds	r3, #4
 8004d86:	2b06      	cmp	r3, #6
 8004d88:	d902      	bls.n	8004d90 <NVIC_EncodePriority+0x30>
 8004d8a:	69fb      	ldr	r3, [r7, #28]
 8004d8c:	3b03      	subs	r3, #3
 8004d8e:	e000      	b.n	8004d92 <NVIC_EncodePriority+0x32>
 8004d90:	2300      	movs	r3, #0
 8004d92:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004d94:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004d98:	69bb      	ldr	r3, [r7, #24]
 8004d9a:	fa02 f303 	lsl.w	r3, r2, r3
 8004d9e:	43da      	mvns	r2, r3
 8004da0:	68bb      	ldr	r3, [r7, #8]
 8004da2:	401a      	ands	r2, r3
 8004da4:	697b      	ldr	r3, [r7, #20]
 8004da6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004da8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004dac:	697b      	ldr	r3, [r7, #20]
 8004dae:	fa01 f303 	lsl.w	r3, r1, r3
 8004db2:	43d9      	mvns	r1, r3
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004db8:	4313      	orrs	r3, r2
         );
}
 8004dba:	4618      	mov	r0, r3
 8004dbc:	3724      	adds	r7, #36	; 0x24
 8004dbe:	46bd      	mov	sp, r7
 8004dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc4:	4770      	bx	lr
	...

08004dc8 <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8004dc8:	b480      	push	{r7}
 8004dca:	b085      	sub	sp, #20
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]
 8004dd0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0x3U], (Line >> 16U), Port << (POSITION_VAL((Line >> 16U)) & 0x1FU) );
 8004dd2:	4a14      	ldr	r2, [pc, #80]	; (8004e24 <LL_SYSCFG_SetEXTISource+0x5c>)
 8004dd4:	683b      	ldr	r3, [r7, #0]
 8004dd6:	f003 0303 	and.w	r3, r3, #3
 8004dda:	3302      	adds	r3, #2
 8004ddc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004de0:	683b      	ldr	r3, [r7, #0]
 8004de2:	0c1b      	lsrs	r3, r3, #16
 8004de4:	43db      	mvns	r3, r3
 8004de6:	ea02 0103 	and.w	r1, r2, r3
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	0c1b      	lsrs	r3, r3, #16
 8004dee:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	fa93 f3a3 	rbit	r3, r3
 8004df6:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004df8:	68bb      	ldr	r3, [r7, #8]
 8004dfa:	fab3 f383 	clz	r3, r3
 8004dfe:	b2db      	uxtb	r3, r3
 8004e00:	f003 031f 	and.w	r3, r3, #31
 8004e04:	687a      	ldr	r2, [r7, #4]
 8004e06:	409a      	lsls	r2, r3
 8004e08:	4806      	ldr	r0, [pc, #24]	; (8004e24 <LL_SYSCFG_SetEXTISource+0x5c>)
 8004e0a:	683b      	ldr	r3, [r7, #0]
 8004e0c:	f003 0303 	and.w	r3, r3, #3
 8004e10:	430a      	orrs	r2, r1
 8004e12:	3302      	adds	r3, #2
 8004e14:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8004e18:	bf00      	nop
 8004e1a:	3714      	adds	r7, #20
 8004e1c:	46bd      	mov	sp, r7
 8004e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e22:	4770      	bx	lr
 8004e24:	40010000 	.word	0x40010000

08004e28 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8004e28:	b480      	push	{r7}
 8004e2a:	b089      	sub	sp, #36	; 0x24
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	60f8      	str	r0, [r7, #12]
 8004e30:	60b9      	str	r1, [r7, #8]
 8004e32:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	681a      	ldr	r2, [r3, #0]
 8004e38:	68bb      	ldr	r3, [r7, #8]
 8004e3a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e3c:	697b      	ldr	r3, [r7, #20]
 8004e3e:	fa93 f3a3 	rbit	r3, r3
 8004e42:	613b      	str	r3, [r7, #16]
  return result;
 8004e44:	693b      	ldr	r3, [r7, #16]
 8004e46:	fab3 f383 	clz	r3, r3
 8004e4a:	b2db      	uxtb	r3, r3
 8004e4c:	005b      	lsls	r3, r3, #1
 8004e4e:	2103      	movs	r1, #3
 8004e50:	fa01 f303 	lsl.w	r3, r1, r3
 8004e54:	43db      	mvns	r3, r3
 8004e56:	401a      	ands	r2, r3
 8004e58:	68bb      	ldr	r3, [r7, #8]
 8004e5a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e5c:	69fb      	ldr	r3, [r7, #28]
 8004e5e:	fa93 f3a3 	rbit	r3, r3
 8004e62:	61bb      	str	r3, [r7, #24]
  return result;
 8004e64:	69bb      	ldr	r3, [r7, #24]
 8004e66:	fab3 f383 	clz	r3, r3
 8004e6a:	b2db      	uxtb	r3, r3
 8004e6c:	005b      	lsls	r3, r3, #1
 8004e6e:	6879      	ldr	r1, [r7, #4]
 8004e70:	fa01 f303 	lsl.w	r3, r1, r3
 8004e74:	431a      	orrs	r2, r3
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	601a      	str	r2, [r3, #0]
}
 8004e7a:	bf00      	nop
 8004e7c:	3724      	adds	r7, #36	; 0x24
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e84:	4770      	bx	lr

08004e86 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8004e86:	b480      	push	{r7}
 8004e88:	b089      	sub	sp, #36	; 0x24
 8004e8a:	af00      	add	r7, sp, #0
 8004e8c:	60f8      	str	r0, [r7, #12]
 8004e8e:	60b9      	str	r1, [r7, #8]
 8004e90:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	68da      	ldr	r2, [r3, #12]
 8004e96:	68bb      	ldr	r3, [r7, #8]
 8004e98:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e9a:	697b      	ldr	r3, [r7, #20]
 8004e9c:	fa93 f3a3 	rbit	r3, r3
 8004ea0:	613b      	str	r3, [r7, #16]
  return result;
 8004ea2:	693b      	ldr	r3, [r7, #16]
 8004ea4:	fab3 f383 	clz	r3, r3
 8004ea8:	b2db      	uxtb	r3, r3
 8004eaa:	005b      	lsls	r3, r3, #1
 8004eac:	2103      	movs	r1, #3
 8004eae:	fa01 f303 	lsl.w	r3, r1, r3
 8004eb2:	43db      	mvns	r3, r3
 8004eb4:	401a      	ands	r2, r3
 8004eb6:	68bb      	ldr	r3, [r7, #8]
 8004eb8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004eba:	69fb      	ldr	r3, [r7, #28]
 8004ebc:	fa93 f3a3 	rbit	r3, r3
 8004ec0:	61bb      	str	r3, [r7, #24]
  return result;
 8004ec2:	69bb      	ldr	r3, [r7, #24]
 8004ec4:	fab3 f383 	clz	r3, r3
 8004ec8:	b2db      	uxtb	r3, r3
 8004eca:	005b      	lsls	r3, r3, #1
 8004ecc:	6879      	ldr	r1, [r7, #4]
 8004ece:	fa01 f303 	lsl.w	r3, r1, r3
 8004ed2:	431a      	orrs	r2, r3
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	60da      	str	r2, [r3, #12]
}
 8004ed8:	bf00      	nop
 8004eda:	3724      	adds	r7, #36	; 0x24
 8004edc:	46bd      	mov	sp, r7
 8004ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee2:	4770      	bx	lr

08004ee4 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8004ee4:	b480      	push	{r7}
 8004ee6:	b083      	sub	sp, #12
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	6078      	str	r0, [r7, #4]
 8004eec:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	683a      	ldr	r2, [r7, #0]
 8004ef2:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004ef4:	bf00      	nop
 8004ef6:	370c      	adds	r7, #12
 8004ef8:	46bd      	mov	sp, r7
 8004efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efe:	4770      	bx	lr

08004f00 <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8004f00:	b480      	push	{r7}
 8004f02:	b085      	sub	sp, #20
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8004f08:	4b08      	ldr	r3, [pc, #32]	; (8004f2c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8004f0a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004f0c:	4907      	ldr	r1, [pc, #28]	; (8004f2c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	4313      	orrs	r3, r2
 8004f12:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8004f14:	4b05      	ldr	r3, [pc, #20]	; (8004f2c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8004f16:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	4013      	ands	r3, r2
 8004f1c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
}
 8004f20:	bf00      	nop
 8004f22:	3714      	adds	r7, #20
 8004f24:	46bd      	mov	sp, r7
 8004f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f2a:	4770      	bx	lr
 8004f2c:	40021000 	.word	0x40021000

08004f30 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	b08a      	sub	sp, #40	; 0x28
 8004f34:	af00      	add	r7, sp, #0

  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 8004f36:	f107 031c 	add.w	r3, r7, #28
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	601a      	str	r2, [r3, #0]
 8004f3e:	605a      	str	r2, [r3, #4]
 8004f40:	609a      	str	r2, [r3, #8]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004f42:	1d3b      	adds	r3, r7, #4
 8004f44:	2200      	movs	r2, #0
 8004f46:	601a      	str	r2, [r3, #0]
 8004f48:	605a      	str	r2, [r3, #4]
 8004f4a:	609a      	str	r2, [r3, #8]
 8004f4c:	60da      	str	r2, [r3, #12]
 8004f4e:	611a      	str	r2, [r3, #16]
 8004f50:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8004f52:	2004      	movs	r0, #4
 8004f54:	f7ff ffd4 	bl	8004f00 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOF);
 8004f58:	2020      	movs	r0, #32
 8004f5a:	f7ff ffd1 	bl	8004f00 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8004f5e:	2001      	movs	r0, #1
 8004f60:	f7ff ffce 	bl	8004f00 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8004f64:	2002      	movs	r0, #2
 8004f66:	f7ff ffcb 	bl	8004f00 <LL_AHB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(TRIGMODE_GPIO_Port, TRIGMODE_Pin);
 8004f6a:	2108      	movs	r1, #8
 8004f6c:	48d3      	ldr	r0, [pc, #844]	; (80052bc <MX_GPIO_Init+0x38c>)
 8004f6e:	f7ff ffb9 	bl	8004ee4 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(DCBIAS_INVERT_GPIO_Port, DCBIAS_INVERT_Pin);
 8004f72:	2108      	movs	r1, #8
 8004f74:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004f78:	f7ff ffb4 	bl	8004ee4 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SG2_GPIO_Port, SG2_Pin);
 8004f7c:	2110      	movs	r1, #16
 8004f7e:	48cf      	ldr	r0, [pc, #828]	; (80052bc <MX_GPIO_Init+0x38c>)
 8004f80:	f7ff ffb0 	bl	8004ee4 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SG1_GPIO_Port, SG1_Pin);
 8004f84:	2120      	movs	r1, #32
 8004f86:	48cd      	ldr	r0, [pc, #820]	; (80052bc <MX_GPIO_Init+0x38c>)
 8004f88:	f7ff ffac 	bl	8004ee4 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SG0_GPIO_Port, SG0_Pin);
 8004f8c:	2101      	movs	r1, #1
 8004f8e:	48cc      	ldr	r0, [pc, #816]	; (80052c0 <MX_GPIO_Init+0x390>)
 8004f90:	f7ff ffa8 	bl	8004ee4 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TRIGMUX1_GPIO_Port, TRIGMUX1_Pin);
 8004f94:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004f98:	48c8      	ldr	r0, [pc, #800]	; (80052bc <MX_GPIO_Init+0x38c>)
 8004f9a:	f7ff ffa3 	bl	8004ee4 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TRIGMUX2_GPIO_Port, TRIGMUX2_Pin);
 8004f9e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004fa2:	48c6      	ldr	r0, [pc, #792]	; (80052bc <MX_GPIO_Init+0x38c>)
 8004fa4:	f7ff ff9e 	bl	8004ee4 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(DC_GPIO_Port, DC_Pin);
 8004fa8:	2140      	movs	r1, #64	; 0x40
 8004faa:	48c5      	ldr	r0, [pc, #788]	; (80052c0 <MX_GPIO_Init+0x390>)
 8004fac:	f7ff ff9a 	bl	8004ee4 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(CS_GPIO_Port, CS_Pin);
 8004fb0:	2180      	movs	r1, #128	; 0x80
 8004fb2:	48c3      	ldr	r0, [pc, #780]	; (80052c0 <MX_GPIO_Init+0x390>)
 8004fb4:	f7ff ff96 	bl	8004ee4 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(RST_GPIO_Port, RST_Pin);
 8004fb8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004fbc:	48c0      	ldr	r0, [pc, #768]	; (80052c0 <MX_GPIO_Init+0x390>)
 8004fbe:	f7ff ff91 	bl	8004ee4 <LL_GPIO_ResetOutputPin>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE14);
 8004fc2:	49c0      	ldr	r1, [pc, #768]	; (80052c4 <MX_GPIO_Init+0x394>)
 8004fc4:	2002      	movs	r0, #2
 8004fc6:	f7ff feff 	bl	8004dc8 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE15);
 8004fca:	49bf      	ldr	r1, [pc, #764]	; (80052c8 <MX_GPIO_Init+0x398>)
 8004fcc:	2002      	movs	r0, #2
 8004fce:	f7ff fefb 	bl	8004dc8 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTF, LL_SYSCFG_EXTI_LINE0);
 8004fd2:	f44f 2170 	mov.w	r1, #983040	; 0xf0000
 8004fd6:	2005      	movs	r0, #5
 8004fd8:	f7ff fef6 	bl	8004dc8 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTF, LL_SYSCFG_EXTI_LINE1);
 8004fdc:	f44f 0170 	mov.w	r1, #15728640	; 0xf00000
 8004fe0:	2005      	movs	r0, #5
 8004fe2:	f7ff fef1 	bl	8004dc8 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE2);
 8004fe6:	f04f 6170 	mov.w	r1, #251658240	; 0xf000000
 8004fea:	2002      	movs	r0, #2
 8004fec:	f7ff feec 	bl	8004dc8 <LL_SYSCFG_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_14;
 8004ff0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004ff4:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8004ff6:	2301      	movs	r3, #1
 8004ff8:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8004ffc:	2300      	movs	r3, #0
 8004ffe:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8005002:	2302      	movs	r3, #2
 8005004:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8005008:	f107 031c 	add.w	r3, r7, #28
 800500c:	4618      	mov	r0, r3
 800500e:	f006 f821 	bl	800b054 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_15;
 8005012:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005016:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8005018:	2301      	movs	r3, #1
 800501a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 800501e:	2300      	movs	r3, #0
 8005020:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8005024:	2302      	movs	r3, #2
 8005026:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 800502a:	f107 031c 	add.w	r3, r7, #28
 800502e:	4618      	mov	r0, r3
 8005030:	f006 f810 	bl	800b054 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_0;
 8005034:	2301      	movs	r3, #1
 8005036:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8005038:	2301      	movs	r3, #1
 800503a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 800503e:	2300      	movs	r3, #0
 8005040:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8005044:	2302      	movs	r3, #2
 8005046:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 800504a:	f107 031c 	add.w	r3, r7, #28
 800504e:	4618      	mov	r0, r3
 8005050:	f006 f800 	bl	800b054 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_1;
 8005054:	2302      	movs	r3, #2
 8005056:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8005058:	2301      	movs	r3, #1
 800505a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 800505e:	2300      	movs	r3, #0
 8005060:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8005064:	2302      	movs	r3, #2
 8005066:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 800506a:	f107 031c 	add.w	r3, r7, #28
 800506e:	4618      	mov	r0, r3
 8005070:	f005 fff0 	bl	800b054 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_2;
 8005074:	2304      	movs	r3, #4
 8005076:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8005078:	2301      	movs	r3, #1
 800507a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 800507e:	2300      	movs	r3, #0
 8005080:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8005084:	2302      	movs	r3, #2
 8005086:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 800508a:	f107 031c 	add.w	r3, r7, #28
 800508e:	4618      	mov	r0, r3
 8005090:	f005 ffe0 	bl	800b054 <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(BTN1_EXTI14_GPIO_Port, BTN1_EXTI14_Pin, LL_GPIO_PULL_UP);
 8005094:	2201      	movs	r2, #1
 8005096:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800509a:	4888      	ldr	r0, [pc, #544]	; (80052bc <MX_GPIO_Init+0x38c>)
 800509c:	f7ff fef3 	bl	8004e86 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(BTN2_EXTI15_GPIO_Port, BTN2_EXTI15_Pin, LL_GPIO_PULL_UP);
 80050a0:	2201      	movs	r2, #1
 80050a2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80050a6:	4885      	ldr	r0, [pc, #532]	; (80052bc <MX_GPIO_Init+0x38c>)
 80050a8:	f7ff feed 	bl	8004e86 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(BTN3_EXTI0_GPIO_Port, BTN3_EXTI0_Pin, LL_GPIO_PULL_UP);
 80050ac:	2201      	movs	r2, #1
 80050ae:	2101      	movs	r1, #1
 80050b0:	4886      	ldr	r0, [pc, #536]	; (80052cc <MX_GPIO_Init+0x39c>)
 80050b2:	f7ff fee8 	bl	8004e86 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(BTN4_EXTI1_GPIO_Port, BTN4_EXTI1_Pin, LL_GPIO_PULL_UP);
 80050b6:	2201      	movs	r2, #1
 80050b8:	2102      	movs	r1, #2
 80050ba:	4884      	ldr	r0, [pc, #528]	; (80052cc <MX_GPIO_Init+0x39c>)
 80050bc:	f7ff fee3 	bl	8004e86 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(ENC_EXTI2_GPIO_Port, ENC_EXTI2_Pin, LL_GPIO_PULL_UP);
 80050c0:	2201      	movs	r2, #1
 80050c2:	2104      	movs	r1, #4
 80050c4:	487d      	ldr	r0, [pc, #500]	; (80052bc <MX_GPIO_Init+0x38c>)
 80050c6:	f7ff fede 	bl	8004e86 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(BTN1_EXTI14_GPIO_Port, BTN1_EXTI14_Pin, LL_GPIO_MODE_INPUT);
 80050ca:	2200      	movs	r2, #0
 80050cc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80050d0:	487a      	ldr	r0, [pc, #488]	; (80052bc <MX_GPIO_Init+0x38c>)
 80050d2:	f7ff fea9 	bl	8004e28 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(BTN2_EXTI15_GPIO_Port, BTN2_EXTI15_Pin, LL_GPIO_MODE_INPUT);
 80050d6:	2200      	movs	r2, #0
 80050d8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80050dc:	4877      	ldr	r0, [pc, #476]	; (80052bc <MX_GPIO_Init+0x38c>)
 80050de:	f7ff fea3 	bl	8004e28 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(BTN3_EXTI0_GPIO_Port, BTN3_EXTI0_Pin, LL_GPIO_MODE_INPUT);
 80050e2:	2200      	movs	r2, #0
 80050e4:	2101      	movs	r1, #1
 80050e6:	4879      	ldr	r0, [pc, #484]	; (80052cc <MX_GPIO_Init+0x39c>)
 80050e8:	f7ff fe9e 	bl	8004e28 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(BTN4_EXTI1_GPIO_Port, BTN4_EXTI1_Pin, LL_GPIO_MODE_INPUT);
 80050ec:	2200      	movs	r2, #0
 80050ee:	2102      	movs	r1, #2
 80050f0:	4876      	ldr	r0, [pc, #472]	; (80052cc <MX_GPIO_Init+0x39c>)
 80050f2:	f7ff fe99 	bl	8004e28 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(ENC_EXTI2_GPIO_Port, ENC_EXTI2_Pin, LL_GPIO_MODE_INPUT);
 80050f6:	2200      	movs	r2, #0
 80050f8:	2104      	movs	r1, #4
 80050fa:	4870      	ldr	r0, [pc, #448]	; (80052bc <MX_GPIO_Init+0x38c>)
 80050fc:	f7ff fe94 	bl	8004e28 <LL_GPIO_SetPinMode>

  /**/
  GPIO_InitStruct.Pin = TRIGMODE_Pin;
 8005100:	2308      	movs	r3, #8
 8005102:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8005104:	2301      	movs	r3, #1
 8005106:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8005108:	2300      	movs	r3, #0
 800510a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800510c:	2300      	movs	r3, #0
 800510e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 8005110:	2302      	movs	r3, #2
 8005112:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(TRIGMODE_GPIO_Port, &GPIO_InitStruct);
 8005114:	1d3b      	adds	r3, r7, #4
 8005116:	4619      	mov	r1, r3
 8005118:	4868      	ldr	r0, [pc, #416]	; (80052bc <MX_GPIO_Init+0x38c>)
 800511a:	f006 f98e 	bl	800b43a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = DCBIAS_INVERT_Pin;
 800511e:	2308      	movs	r3, #8
 8005120:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8005122:	2301      	movs	r3, #1
 8005124:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8005126:	2300      	movs	r3, #0
 8005128:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800512a:	2300      	movs	r3, #0
 800512c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800512e:	2300      	movs	r3, #0
 8005130:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(DCBIAS_INVERT_GPIO_Port, &GPIO_InitStruct);
 8005132:	1d3b      	adds	r3, r7, #4
 8005134:	4619      	mov	r1, r3
 8005136:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800513a:	f006 f97e 	bl	800b43a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SG2_Pin;
 800513e:	2310      	movs	r3, #16
 8005140:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8005142:	2301      	movs	r3, #1
 8005144:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8005146:	2300      	movs	r3, #0
 8005148:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800514a:	2300      	movs	r3, #0
 800514c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800514e:	2300      	movs	r3, #0
 8005150:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(SG2_GPIO_Port, &GPIO_InitStruct);
 8005152:	1d3b      	adds	r3, r7, #4
 8005154:	4619      	mov	r1, r3
 8005156:	4859      	ldr	r0, [pc, #356]	; (80052bc <MX_GPIO_Init+0x38c>)
 8005158:	f006 f96f 	bl	800b43a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SG1_Pin;
 800515c:	2320      	movs	r3, #32
 800515e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8005160:	2301      	movs	r3, #1
 8005162:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8005164:	2300      	movs	r3, #0
 8005166:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8005168:	2300      	movs	r3, #0
 800516a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800516c:	2300      	movs	r3, #0
 800516e:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(SG1_GPIO_Port, &GPIO_InitStruct);
 8005170:	1d3b      	adds	r3, r7, #4
 8005172:	4619      	mov	r1, r3
 8005174:	4851      	ldr	r0, [pc, #324]	; (80052bc <MX_GPIO_Init+0x38c>)
 8005176:	f006 f960 	bl	800b43a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SG0_Pin;
 800517a:	2301      	movs	r3, #1
 800517c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800517e:	2301      	movs	r3, #1
 8005180:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8005182:	2300      	movs	r3, #0
 8005184:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8005186:	2300      	movs	r3, #0
 8005188:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800518a:	2300      	movs	r3, #0
 800518c:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(SG0_GPIO_Port, &GPIO_InitStruct);
 800518e:	1d3b      	adds	r3, r7, #4
 8005190:	4619      	mov	r1, r3
 8005192:	484b      	ldr	r0, [pc, #300]	; (80052c0 <MX_GPIO_Init+0x390>)
 8005194:	f006 f951 	bl	800b43a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TRIGMUX1_Pin;
 8005198:	f44f 7380 	mov.w	r3, #256	; 0x100
 800519c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800519e:	2301      	movs	r3, #1
 80051a0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80051a2:	2300      	movs	r3, #0
 80051a4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80051a6:	2300      	movs	r3, #0
 80051a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80051aa:	2300      	movs	r3, #0
 80051ac:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(TRIGMUX1_GPIO_Port, &GPIO_InitStruct);
 80051ae:	1d3b      	adds	r3, r7, #4
 80051b0:	4619      	mov	r1, r3
 80051b2:	4842      	ldr	r0, [pc, #264]	; (80052bc <MX_GPIO_Init+0x38c>)
 80051b4:	f006 f941 	bl	800b43a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TRIGMUX2_Pin;
 80051b8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80051bc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80051be:	2301      	movs	r3, #1
 80051c0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80051c2:	2300      	movs	r3, #0
 80051c4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80051c6:	2300      	movs	r3, #0
 80051c8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80051ca:	2300      	movs	r3, #0
 80051cc:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(TRIGMUX2_GPIO_Port, &GPIO_InitStruct);
 80051ce:	1d3b      	adds	r3, r7, #4
 80051d0:	4619      	mov	r1, r3
 80051d2:	483a      	ldr	r0, [pc, #232]	; (80052bc <MX_GPIO_Init+0x38c>)
 80051d4:	f006 f931 	bl	800b43a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = DC_Pin;
 80051d8:	2340      	movs	r3, #64	; 0x40
 80051da:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80051dc:	2301      	movs	r3, #1
 80051de:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80051e0:	2303      	movs	r3, #3
 80051e2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80051e4:	2300      	movs	r3, #0
 80051e6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80051e8:	2300      	movs	r3, #0
 80051ea:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(DC_GPIO_Port, &GPIO_InitStruct);
 80051ec:	1d3b      	adds	r3, r7, #4
 80051ee:	4619      	mov	r1, r3
 80051f0:	4833      	ldr	r0, [pc, #204]	; (80052c0 <MX_GPIO_Init+0x390>)
 80051f2:	f006 f922 	bl	800b43a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = CS_Pin;
 80051f6:	2380      	movs	r3, #128	; 0x80
 80051f8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80051fa:	2301      	movs	r3, #1
 80051fc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80051fe:	2303      	movs	r3, #3
 8005200:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8005202:	2300      	movs	r3, #0
 8005204:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005206:	2300      	movs	r3, #0
 8005208:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(CS_GPIO_Port, &GPIO_InitStruct);
 800520a:	1d3b      	adds	r3, r7, #4
 800520c:	4619      	mov	r1, r3
 800520e:	482c      	ldr	r0, [pc, #176]	; (80052c0 <MX_GPIO_Init+0x390>)
 8005210:	f006 f913 	bl	800b43a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = RST_Pin;
 8005214:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005218:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800521a:	2301      	movs	r3, #1
 800521c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800521e:	2303      	movs	r3, #3
 8005220:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8005222:	2300      	movs	r3, #0
 8005224:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005226:	2300      	movs	r3, #0
 8005228:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(RST_GPIO_Port, &GPIO_InitStruct);
 800522a:	1d3b      	adds	r3, r7, #4
 800522c:	4619      	mov	r1, r3
 800522e:	4824      	ldr	r0, [pc, #144]	; (80052c0 <MX_GPIO_Init+0x390>)
 8005230:	f006 f903 	bl	800b43a <LL_GPIO_Init>

  /* EXTI interrupt init*/
  NVIC_SetPriority(EXTI0_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8005234:	f7ff fd3e 	bl	8004cb4 <__NVIC_GetPriorityGrouping>
 8005238:	4603      	mov	r3, r0
 800523a:	2200      	movs	r2, #0
 800523c:	2100      	movs	r1, #0
 800523e:	4618      	mov	r0, r3
 8005240:	f7ff fd8e 	bl	8004d60 <NVIC_EncodePriority>
 8005244:	4603      	mov	r3, r0
 8005246:	4619      	mov	r1, r3
 8005248:	2006      	movs	r0, #6
 800524a:	f7ff fd5f 	bl	8004d0c <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI0_IRQn);
 800524e:	2006      	movs	r0, #6
 8005250:	f7ff fd3e 	bl	8004cd0 <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8005254:	f7ff fd2e 	bl	8004cb4 <__NVIC_GetPriorityGrouping>
 8005258:	4603      	mov	r3, r0
 800525a:	2200      	movs	r2, #0
 800525c:	2100      	movs	r1, #0
 800525e:	4618      	mov	r0, r3
 8005260:	f7ff fd7e 	bl	8004d60 <NVIC_EncodePriority>
 8005264:	4603      	mov	r3, r0
 8005266:	4619      	mov	r1, r3
 8005268:	2007      	movs	r0, #7
 800526a:	f7ff fd4f 	bl	8004d0c <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI1_IRQn);
 800526e:	2007      	movs	r0, #7
 8005270:	f7ff fd2e 	bl	8004cd0 <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8005274:	f7ff fd1e 	bl	8004cb4 <__NVIC_GetPriorityGrouping>
 8005278:	4603      	mov	r3, r0
 800527a:	2200      	movs	r2, #0
 800527c:	2100      	movs	r1, #0
 800527e:	4618      	mov	r0, r3
 8005280:	f7ff fd6e 	bl	8004d60 <NVIC_EncodePriority>
 8005284:	4603      	mov	r3, r0
 8005286:	4619      	mov	r1, r3
 8005288:	2008      	movs	r0, #8
 800528a:	f7ff fd3f 	bl	8004d0c <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI2_IRQn);
 800528e:	2008      	movs	r0, #8
 8005290:	f7ff fd1e 	bl	8004cd0 <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI15_10_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8005294:	f7ff fd0e 	bl	8004cb4 <__NVIC_GetPriorityGrouping>
 8005298:	4603      	mov	r3, r0
 800529a:	2200      	movs	r2, #0
 800529c:	2100      	movs	r1, #0
 800529e:	4618      	mov	r0, r3
 80052a0:	f7ff fd5e 	bl	8004d60 <NVIC_EncodePriority>
 80052a4:	4603      	mov	r3, r0
 80052a6:	4619      	mov	r1, r3
 80052a8:	2028      	movs	r0, #40	; 0x28
 80052aa:	f7ff fd2f 	bl	8004d0c <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI15_10_IRQn);
 80052ae:	2028      	movs	r0, #40	; 0x28
 80052b0:	f7ff fd0e 	bl	8004cd0 <__NVIC_EnableIRQ>

}
 80052b4:	bf00      	nop
 80052b6:	3728      	adds	r7, #40	; 0x28
 80052b8:	46bd      	mov	sp, r7
 80052ba:	e009      	b.n	80052d0 <MX_GPIO_Init+0x3a0>
 80052bc:	48000800 	.word	0x48000800
 80052c0:	48000400 	.word	0x48000400
 80052c4:	0f000003 	.word	0x0f000003
 80052c8:	f0000003 	.word	0xf0000003
 80052cc:	48001400 	.word	0x48001400
 80052d0:	bd80      	pop	{r7, pc}
 80052d2:	bf00      	nop

080052d4 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80052d4:	b480      	push	{r7}
 80052d6:	b083      	sub	sp, #12
 80052d8:	af00      	add	r7, sp, #0
 80052da:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80052dc:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80052e0:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 80052e4:	f003 0301 	and.w	r3, r3, #1
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d013      	beq.n	8005314 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80052ec:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80052f0:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80052f4:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d00b      	beq.n	8005314 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80052fc:	e000      	b.n	8005300 <ITM_SendChar+0x2c>
    {
      __NOP();
 80052fe:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8005300:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	2b00      	cmp	r3, #0
 8005308:	d0f9      	beq.n	80052fe <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800530a:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800530e:	687a      	ldr	r2, [r7, #4]
 8005310:	b2d2      	uxtb	r2, r2
 8005312:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8005314:	687b      	ldr	r3, [r7, #4]
}
 8005316:	4618      	mov	r0, r3
 8005318:	370c      	adds	r7, #12
 800531a:	46bd      	mov	sp, r7
 800531c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005320:	4770      	bx	lr

08005322 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 8005322:	b580      	push	{r7, lr}
 8005324:	b086      	sub	sp, #24
 8005326:	af00      	add	r7, sp, #0
 8005328:	60f8      	str	r0, [r7, #12]
 800532a:	60b9      	str	r1, [r7, #8]
 800532c:	607a      	str	r2, [r7, #4]
  /* Implement your write code here, this is used by puts and printf for example */
  int i=0;
 800532e:	2300      	movs	r3, #0
 8005330:	617b      	str	r3, [r7, #20]
  for(i=0 ; i<len ; i++)
 8005332:	2300      	movs	r3, #0
 8005334:	617b      	str	r3, [r7, #20]
 8005336:	e009      	b.n	800534c <_write+0x2a>
    ITM_SendChar((*ptr++));
 8005338:	68bb      	ldr	r3, [r7, #8]
 800533a:	1c5a      	adds	r2, r3, #1
 800533c:	60ba      	str	r2, [r7, #8]
 800533e:	781b      	ldrb	r3, [r3, #0]
 8005340:	4618      	mov	r0, r3
 8005342:	f7ff ffc7 	bl	80052d4 <ITM_SendChar>
  for(i=0 ; i<len ; i++)
 8005346:	697b      	ldr	r3, [r7, #20]
 8005348:	3301      	adds	r3, #1
 800534a:	617b      	str	r3, [r7, #20]
 800534c:	697a      	ldr	r2, [r7, #20]
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	429a      	cmp	r2, r3
 8005352:	dbf1      	blt.n	8005338 <_write+0x16>
  return len;
 8005354:	687b      	ldr	r3, [r7, #4]
}
 8005356:	4618      	mov	r0, r3
 8005358:	3718      	adds	r7, #24
 800535a:	46bd      	mov	sp, r7
 800535c:	bd80      	pop	{r7, pc}

0800535e <HAL_DAC_ErrorCallbackCh1>:

void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800535e:	b480      	push	{r7}
 8005360:	b083      	sub	sp, #12
 8005362:	af00      	add	r7, sp, #0
 8005364:	6078      	str	r0, [r7, #4]
	// do something
}
 8005366:	bf00      	nop
 8005368:	370c      	adds	r7, #12
 800536a:	46bd      	mov	sp, r7
 800536c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005370:	4770      	bx	lr
	...

08005374 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8005374:	b580      	push	{r7, lr}
 8005376:	b082      	sub	sp, #8
 8005378:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800537a:	f000 ff52 	bl	8006222 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800537e:	f000 f891 	bl	80054a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005382:	f7ff fdd5 	bl	8004f30 <MX_GPIO_Init>
  MX_DMA_Init();
 8005386:	f7ff fc0f 	bl	8004ba8 <MX_DMA_Init>
  MX_DAC1_Init();
 800538a:	f7ff fabf 	bl	800490c <MX_DAC1_Init>
  MX_DAC2_Init();
 800538e:	f7ff fb07 	bl	80049a0 <MX_DAC2_Init>
  MX_ADC1_Init();
 8005392:	f7ff f97d 	bl	8004690 <MX_ADC1_Init>
  MX_COMP1_Init();
 8005396:	f7ff fa5f 	bl	8004858 <MX_COMP1_Init>
  MX_TIM2_Init();
 800539a:	f000 fc37 	bl	8005c0c <MX_TIM2_Init>
  MX_TIM17_Init();
 800539e:	f000 fdd1 	bl	8005f44 <MX_TIM17_Init>
  MX_SPI3_Init();
 80053a2:	f000 f92b 	bl	80055fc <MX_SPI3_Init>
  MX_RNG_Init();
 80053a6:	f000 f91b 	bl	80055e0 <MX_RNG_Init>
  MX_TIM1_Init();
 80053aa:	f000 fbbf 	bl	8005b2c <MX_TIM1_Init>
  MX_TIM8_Init();
 80053ae:	f000 fce7 	bl	8005d80 <MX_TIM8_Init>
  MX_TIM16_Init();
 80053b2:	f000 fd9f 	bl	8005ef4 <MX_TIM16_Init>
  MX_TIM15_Init();
 80053b6:	f000 fd4b 	bl	8005e50 <MX_TIM15_Init>
  MX_TIM5_Init();
 80053ba:	f000 fc91 	bl	8005ce0 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */

  DT_InitRegister();
 80053be:	f7fd ffdd 	bl	800337c <DT_InitRegister>

  // main signal function output (external)
  FuncO_Init();
 80053c2:	f7fe f9cf 	bl	8003764 <FuncO_Init>
  FuncO_ApplyPreset_Fast(eDefaultFuncPreset);
 80053c6:	2000      	movs	r0, #0
 80053c8:	f7fe fa42 	bl	8003850 <FuncO_ApplyPreset_Fast>

  //TIM8->ARR = sin1_max_arr;

  // DC bias output (internal)
  HAL_DAC_Start(&hdac1, DAC1_CHANNEL_2);
 80053cc:	2110      	movs	r1, #16
 80053ce:	482b      	ldr	r0, [pc, #172]	; (800547c <main+0x108>)
 80053d0:	f002 fc2b 	bl	8007c2a <HAL_DAC_Start>
  //HAL_DAC_Start_DMA(&hdac2, DAC2_CHANNEL_1, sine_data_table, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
  //HAL_DAC_Start_DMA(&hdac2, DAC2_CHANNEL_1, square_data_table, SQUARE_DATA_SIZE, DAC_ALIGN_12B_R);
  //HAL_DAC_Start_DMA(&hdac2, DAC2_CHANNEL_1, unitimpulse_data_table, UNITIMPULSE_DATA_SIZE, DAC_ALIGN_12B_R);
  //HAL_DAC_Start_DMA(&hdac2, DAC2_CHANNEL_1, saw_data_table, SAW_DATA_SIZE, DAC_ALIGN_12B_R);
  //HAL_DAC_Start_DMA(&hdac2, DAC2_CHANNEL_1, saw_rev_data_table, SAW_REV_DATA_SIZE, DAC_ALIGN_12B_R);
  HAL_DAC_Start_DMA(&hdac2, DAC2_CHANNEL_1, triangle_data_table_3600, TRIANGLE_DATA_SIZE, DAC_ALIGN_12B_R);
 80053d4:	2300      	movs	r3, #0
 80053d6:	9300      	str	r3, [sp, #0]
 80053d8:	2378      	movs	r3, #120	; 0x78
 80053da:	4a29      	ldr	r2, [pc, #164]	; (8005480 <main+0x10c>)
 80053dc:	2100      	movs	r1, #0
 80053de:	4829      	ldr	r0, [pc, #164]	; (8005484 <main+0x110>)
 80053e0:	f002 fc76 	bl	8007cd0 <HAL_DAC_Start_DMA>
  //HAL_DAC_Start_DMA(&hdac2, DAC2_CHANNEL_1, trigger_input, TRIGGER_DATA_SIZE, DAC_ALIGN_12B_R);

#ifndef DISABLE_ALL_TIMERS

  // single clock to run all DAC channels. TODO add independent clocks
  HAL_TIM_Base_Start(&htim8);
 80053e4:	4828      	ldr	r0, [pc, #160]	; (8005488 <main+0x114>)
 80053e6:	f004 fd5b 	bl	8009ea0 <HAL_TIM_Base_Start>
  FreqO_ApplyPreset(eDefaultFreqPreset);
 80053ea:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80053ee:	f7fe f943 	bl	8003678 <FreqO_ApplyPreset>

#endif //DISABLE_ALL_TIMERS

  // DC bias inversion
  HAL_GPIO_WritePin(DCBIAS_INVERT_GPIO_Port, DCBIAS_INVERT_Pin, GPIO_PIN_SET);
 80053f2:	2201      	movs	r2, #1
 80053f4:	2108      	movs	r1, #8
 80053f6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80053fa:	f003 fc57 	bl	8008cac <HAL_GPIO_WritePin>

  // PGA gain
  //GO_ApplyPreset_Fast(eDefaultGainPreset);
  VPP_ApplyPreset_Fast(eDefaultVppPreset);
 80053fe:	204f      	movs	r0, #79	; 0x4f
 8005400:	f7fe fc44 	bl	8003c8c <VPP_ApplyPreset_Fast>
  //HAL_TIM_Base_Start_IT(&htim17);
#endif	//DISABLE_ALL_TIMERS


// http://www.ti.com/lit/ds/symlink/ts5a3357.pdf
  HAL_GPIO_WritePin(TRIGMUX1_GPIO_Port, TRIGMUX1_Pin, GPIO_PIN_RESET);	// TS5A3357 Pin6
 8005404:	2200      	movs	r2, #0
 8005406:	f44f 7180 	mov.w	r1, #256	; 0x100
 800540a:	4820      	ldr	r0, [pc, #128]	; (800548c <main+0x118>)
 800540c:	f003 fc4e 	bl	8008cac <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(TRIGMUX2_GPIO_Port, TRIGMUX2_Pin, GPIO_PIN_RESET);	// TS5A3357 Pin5
 8005410:	2200      	movs	r2, #0
 8005412:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005416:	481d      	ldr	r0, [pc, #116]	; (800548c <main+0x118>)
 8005418:	f003 fc48 	bl	8008cac <HAL_GPIO_WritePin>

#ifdef TIM_TRIGGER_MODE
  // input capture on in TIM2 slave-mode TF1FP1

  // set HW switch to direct ext. trigger input to TIM pin
  HAL_GPIO_WritePin(TRIGMODE_GPIO_Port, TRIGMODE_Pin, GPIO_PIN_SET);
 800541c:	2201      	movs	r2, #1
 800541e:	2108      	movs	r1, #8
 8005420:	481a      	ldr	r0, [pc, #104]	; (800548c <main+0x118>)
 8005422:	f003 fc43 	bl	8008cac <HAL_GPIO_WritePin>
  //HAL_GPIO_WritePin(TRIGMUX1_GPIO_Port, TRIGMUX1_Pin, GPIO_PIN_SET);	// TS5A3357 Pin6
  //HAL_GPIO_WritePin(TRIGMUX2_GPIO_Port, TRIGMUX2_Pin, GPIO_PIN_RESET); // TS5A3357 Pin5

  // clear slave mode select reg
  TIM2->SMCR &= ~(TIM_SMCR_SMS_0 | TIM_SMCR_SMS_1 | TIM_SMCR_SMS_2);
 8005426:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800542a:	689b      	ldr	r3, [r3, #8]
 800542c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005430:	f023 0307 	bic.w	r3, r3, #7
 8005434:	6093      	str	r3, [r2, #8]

  // slave mode
  //TIM2->SMCR |= TIM_SMCR_SMS_2;						// SLAVE MODE: RESET
  TIM2->SMCR |= TIM_SMCR_SMS_0 | TIM_SMCR_SMS_2;	// SLAVE MODE: GATED
 8005436:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800543a:	689b      	ldr	r3, [r3, #8]
 800543c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005440:	f043 0305 	orr.w	r3, r3, #5
 8005444:	6093      	str	r3, [r2, #8]
  //TIM2->SMCR |= TIM_SMCR_SMS_1 | TIM_SMCR_SMS_2;	// SLAVE MODE: TRIGGER

#ifndef DISABLE_ALL_TIMERS
  HAL_TIM_Base_Start_IT(&htim2);
 8005446:	4812      	ldr	r0, [pc, #72]	; (8005490 <main+0x11c>)
 8005448:	f004 fd58 	bl	8009efc <HAL_TIM_Base_Start_IT>



#ifndef DISABLE_ALL_TIMERS
  // encoder input
  HAL_TIM_Base_Start(&htim1);		// enable encoder timer
 800544c:	4811      	ldr	r0, [pc, #68]	; (8005494 <main+0x120>)
 800544e:	f004 fd27 	bl	8009ea0 <HAL_TIM_Base_Start>
  //TIM1->DIER |= TIM_DIER_IDXIE;		// enable index interrupts

#endif	//DISABLE_ALL_TIMERS

  TIM6->PSC = 65535;
 8005452:	4b11      	ldr	r3, [pc, #68]	; (8005498 <main+0x124>)
 8005454:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005458:	629a      	str	r2, [r3, #40]	; 0x28
  TIM6->ARR = 65535;
 800545a:	4b0f      	ldr	r3, [pc, #60]	; (8005498 <main+0x124>)
 800545c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005460:	62da      	str	r2, [r3, #44]	; 0x2c



  // TFT lib enable
  DM_Init();
 8005462:	f7fb fbc9 	bl	8000bf8 <DM_Init>
  DM_PostInit();
 8005466:	f7fb fbd5 	bl	8000c14 <DM_PostInit>

  // DM_UpdateDisplay()
  HAL_TIM_Base_Start_IT(&htim15);
 800546a:	480c      	ldr	r0, [pc, #48]	; (800549c <main+0x128>)
 800546c:	f004 fd46 	bl	8009efc <HAL_TIM_Base_Start_IT>

  //HAL_TIM_Base_Start_IT(&htim16);

  // debounce timer
  HAL_TIM_Base_Start(&htim5);
 8005470:	480b      	ldr	r0, [pc, #44]	; (80054a0 <main+0x12c>)
 8005472:	f004 fd15 	bl	8009ea0 <HAL_TIM_Base_Start>
  /* USER CODE BEGIN WHILE */
  while (1)
  {


	EM_ProcessEvent();
 8005476:	f7fd fc09 	bl	8002c8c <EM_ProcessEvent>
 800547a:	e7fc      	b.n	8005476 <main+0x102>
 800547c:	2000230c 	.word	0x2000230c
 8005480:	20001844 	.word	0x20001844
 8005484:	200022f8 	.word	0x200022f8
 8005488:	20002444 	.word	0x20002444
 800548c:	48000800 	.word	0x48000800
 8005490:	200025c0 	.word	0x200025c0
 8005494:	20002574 	.word	0x20002574
 8005498:	40001000 	.word	0x40001000
 800549c:	20002490 	.word	0x20002490
 80054a0:	20002528 	.word	0x20002528

080054a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80054a4:	b580      	push	{r7, lr}
 80054a6:	b0a8      	sub	sp, #160	; 0xa0
 80054a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80054aa:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80054ae:	2238      	movs	r2, #56	; 0x38
 80054b0:	2100      	movs	r1, #0
 80054b2:	4618      	mov	r0, r3
 80054b4:	f007 f81e 	bl	800c4f4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80054b8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80054bc:	2200      	movs	r2, #0
 80054be:	601a      	str	r2, [r3, #0]
 80054c0:	605a      	str	r2, [r3, #4]
 80054c2:	609a      	str	r2, [r3, #8]
 80054c4:	60da      	str	r2, [r3, #12]
 80054c6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80054c8:	463b      	mov	r3, r7
 80054ca:	2254      	movs	r2, #84	; 0x54
 80054cc:	2100      	movs	r1, #0
 80054ce:	4618      	mov	r0, r3
 80054d0:	f007 f810 	bl	800c4f4 <memset>

  /** Configure the main internal regulator output voltage 
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80054d4:	2000      	movs	r0, #0
 80054d6:	f003 fc01 	bl	8008cdc <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 80054da:	2322      	movs	r3, #34	; 0x22
 80054dc:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80054de:	f44f 7380 	mov.w	r3, #256	; 0x100
 80054e2:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80054e4:	2340      	movs	r3, #64	; 0x40
 80054e6:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80054e8:	2301      	movs	r3, #1
 80054ea:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80054ee:	2302      	movs	r3, #2
 80054f0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80054f4:	2302      	movs	r3, #2
 80054f6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 80054fa:	2302      	movs	r3, #2
 80054fc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLN = 42;
 8005500:	232a      	movs	r3, #42	; 0x2a
 8005502:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8005506:	2302      	movs	r3, #2
 8005508:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 800550c:	2304      	movs	r3, #4
 800550e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8005512:	2302      	movs	r3, #2
 8005514:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005518:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800551c:	4618      	mov	r0, r3
 800551e:	f003 fc81 	bl	8008e24 <HAL_RCC_OscConfig>
 8005522:	4603      	mov	r3, r0
 8005524:	2b00      	cmp	r3, #0
 8005526:	d001      	beq.n	800552c <SystemClock_Config+0x88>
  {
    Error_Handler();
 8005528:	f000 f82a 	bl	8005580 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800552c:	230f      	movs	r3, #15
 800552e:	657b      	str	r3, [r7, #84]	; 0x54
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005530:	2303      	movs	r3, #3
 8005532:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005534:	2300      	movs	r3, #0
 8005536:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8005538:	2300      	movs	r3, #0
 800553a:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800553c:	2300      	movs	r3, #0
 800553e:	667b      	str	r3, [r7, #100]	; 0x64

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_8) != HAL_OK)
 8005540:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8005544:	2108      	movs	r1, #8
 8005546:	4618      	mov	r0, r3
 8005548:	f003 ff84 	bl	8009454 <HAL_RCC_ClockConfig>
 800554c:	4603      	mov	r3, r0
 800554e:	2b00      	cmp	r3, #0
 8005550:	d001      	beq.n	8005556 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8005552:	f000 f815 	bl	8005580 <Error_Handler>
  }
  /** Initializes the peripherals clocks 
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RNG|RCC_PERIPHCLK_ADC12;
 8005556:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 800555a:	603b      	str	r3, [r7, #0]
  PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_HSI48;
 800555c:	2300      	movs	r3, #0
 800555e:	643b      	str	r3, [r7, #64]	; 0x40
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8005560:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8005564:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005566:	463b      	mov	r3, r7
 8005568:	4618      	mov	r0, r3
 800556a:	f004 f963 	bl	8009834 <HAL_RCCEx_PeriphCLKConfig>
 800556e:	4603      	mov	r3, r0
 8005570:	2b00      	cmp	r3, #0
 8005572:	d001      	beq.n	8005578 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8005574:	f000 f804 	bl	8005580 <Error_Handler>
  }
}
 8005578:	bf00      	nop
 800557a:	37a0      	adds	r7, #160	; 0xa0
 800557c:	46bd      	mov	sp, r7
 800557e:	bd80      	pop	{r7, pc}

08005580 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005580:	b480      	push	{r7}
 8005582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8005584:	bf00      	nop
 8005586:	46bd      	mov	sp, r7
 8005588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558c:	4770      	bx	lr

0800558e <LL_RNG_Enable>:
  * @rmtoll CR           RNGEN         LL_RNG_Enable
  * @param  RNGx RNG Instance
  * @retval None
  */
__STATIC_INLINE void LL_RNG_Enable(RNG_TypeDef *RNGx)
{
 800558e:	b480      	push	{r7}
 8005590:	b083      	sub	sp, #12
 8005592:	af00      	add	r7, sp, #0
 8005594:	6078      	str	r0, [r7, #4]
  SET_BIT(RNGx->CR, RNG_CR_RNGEN);
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	f043 0204 	orr.w	r2, r3, #4
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	601a      	str	r2, [r3, #0]
}
 80055a2:	bf00      	nop
 80055a4:	370c      	adds	r7, #12
 80055a6:	46bd      	mov	sp, r7
 80055a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ac:	4770      	bx	lr
	...

080055b0 <LL_AHB2_GRP1_EnableClock>:
{
 80055b0:	b480      	push	{r7}
 80055b2:	b085      	sub	sp, #20
 80055b4:	af00      	add	r7, sp, #0
 80055b6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80055b8:	4b08      	ldr	r3, [pc, #32]	; (80055dc <LL_AHB2_GRP1_EnableClock+0x2c>)
 80055ba:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80055bc:	4907      	ldr	r1, [pc, #28]	; (80055dc <LL_AHB2_GRP1_EnableClock+0x2c>)
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	4313      	orrs	r3, r2
 80055c2:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80055c4:	4b05      	ldr	r3, [pc, #20]	; (80055dc <LL_AHB2_GRP1_EnableClock+0x2c>)
 80055c6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	4013      	ands	r3, r2
 80055cc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80055ce:	68fb      	ldr	r3, [r7, #12]
}
 80055d0:	bf00      	nop
 80055d2:	3714      	adds	r7, #20
 80055d4:	46bd      	mov	sp, r7
 80055d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055da:	4770      	bx	lr
 80055dc:	40021000 	.word	0x40021000

080055e0 <MX_RNG_Init>:

/* USER CODE END 0 */

/* RNG init function */
void MX_RNG_Init(void)
{
 80055e0:	b580      	push	{r7, lr}
 80055e2:	af00      	add	r7, sp, #0

  /* Peripheral clock enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_RNG);
 80055e4:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 80055e8:	f7ff ffe2 	bl	80055b0 <LL_AHB2_GRP1_EnableClock>

  LL_RNG_Enable(RNG);
 80055ec:	4802      	ldr	r0, [pc, #8]	; (80055f8 <MX_RNG_Init+0x18>)
 80055ee:	f7ff ffce 	bl	800558e <LL_RNG_Enable>

}
 80055f2:	bf00      	nop
 80055f4:	bd80      	pop	{r7, pc}
 80055f6:	bf00      	nop
 80055f8:	50060800 	.word	0x50060800

080055fc <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 80055fc:	b580      	push	{r7, lr}
 80055fe:	af00      	add	r7, sp, #0

  hspi3.Instance = SPI3;
 8005600:	4b1b      	ldr	r3, [pc, #108]	; (8005670 <MX_SPI3_Init+0x74>)
 8005602:	4a1c      	ldr	r2, [pc, #112]	; (8005674 <MX_SPI3_Init+0x78>)
 8005604:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8005606:	4b1a      	ldr	r3, [pc, #104]	; (8005670 <MX_SPI3_Init+0x74>)
 8005608:	f44f 7282 	mov.w	r2, #260	; 0x104
 800560c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800560e:	4b18      	ldr	r3, [pc, #96]	; (8005670 <MX_SPI3_Init+0x74>)
 8005610:	2200      	movs	r2, #0
 8005612:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8005614:	4b16      	ldr	r3, [pc, #88]	; (8005670 <MX_SPI3_Init+0x74>)
 8005616:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800561a:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800561c:	4b14      	ldr	r3, [pc, #80]	; (8005670 <MX_SPI3_Init+0x74>)
 800561e:	2200      	movs	r2, #0
 8005620:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8005622:	4b13      	ldr	r3, [pc, #76]	; (8005670 <MX_SPI3_Init+0x74>)
 8005624:	2200      	movs	r2, #0
 8005626:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8005628:	4b11      	ldr	r3, [pc, #68]	; (8005670 <MX_SPI3_Init+0x74>)
 800562a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800562e:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8005630:	4b0f      	ldr	r3, [pc, #60]	; (8005670 <MX_SPI3_Init+0x74>)
 8005632:	2210      	movs	r2, #16
 8005634:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005636:	4b0e      	ldr	r3, [pc, #56]	; (8005670 <MX_SPI3_Init+0x74>)
 8005638:	2200      	movs	r2, #0
 800563a:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800563c:	4b0c      	ldr	r3, [pc, #48]	; (8005670 <MX_SPI3_Init+0x74>)
 800563e:	2200      	movs	r2, #0
 8005640:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005642:	4b0b      	ldr	r3, [pc, #44]	; (8005670 <MX_SPI3_Init+0x74>)
 8005644:	2200      	movs	r2, #0
 8005646:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8005648:	4b09      	ldr	r3, [pc, #36]	; (8005670 <MX_SPI3_Init+0x74>)
 800564a:	2207      	movs	r2, #7
 800564c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800564e:	4b08      	ldr	r3, [pc, #32]	; (8005670 <MX_SPI3_Init+0x74>)
 8005650:	2200      	movs	r2, #0
 8005652:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8005654:	4b06      	ldr	r3, [pc, #24]	; (8005670 <MX_SPI3_Init+0x74>)
 8005656:	2208      	movs	r2, #8
 8005658:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800565a:	4805      	ldr	r0, [pc, #20]	; (8005670 <MX_SPI3_Init+0x74>)
 800565c:	f004 fb36 	bl	8009ccc <HAL_SPI_Init>
 8005660:	4603      	mov	r3, r0
 8005662:	2b00      	cmp	r3, #0
 8005664:	d001      	beq.n	800566a <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8005666:	f7ff ff8b 	bl	8005580 <Error_Handler>
  }

}
 800566a:	bf00      	nop
 800566c:	bd80      	pop	{r7, pc}
 800566e:	bf00      	nop
 8005670:	200023e0 	.word	0x200023e0
 8005674:	40003c00 	.word	0x40003c00

08005678 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8005678:	b580      	push	{r7, lr}
 800567a:	b08a      	sub	sp, #40	; 0x28
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005680:	f107 0314 	add.w	r3, r7, #20
 8005684:	2200      	movs	r2, #0
 8005686:	601a      	str	r2, [r3, #0]
 8005688:	605a      	str	r2, [r3, #4]
 800568a:	609a      	str	r2, [r3, #8]
 800568c:	60da      	str	r2, [r3, #12]
 800568e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	4a17      	ldr	r2, [pc, #92]	; (80056f4 <HAL_SPI_MspInit+0x7c>)
 8005696:	4293      	cmp	r3, r2
 8005698:	d128      	bne.n	80056ec <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800569a:	4b17      	ldr	r3, [pc, #92]	; (80056f8 <HAL_SPI_MspInit+0x80>)
 800569c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800569e:	4a16      	ldr	r2, [pc, #88]	; (80056f8 <HAL_SPI_MspInit+0x80>)
 80056a0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80056a4:	6593      	str	r3, [r2, #88]	; 0x58
 80056a6:	4b14      	ldr	r3, [pc, #80]	; (80056f8 <HAL_SPI_MspInit+0x80>)
 80056a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80056aa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80056ae:	613b      	str	r3, [r7, #16]
 80056b0:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80056b2:	4b11      	ldr	r3, [pc, #68]	; (80056f8 <HAL_SPI_MspInit+0x80>)
 80056b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80056b6:	4a10      	ldr	r2, [pc, #64]	; (80056f8 <HAL_SPI_MspInit+0x80>)
 80056b8:	f043 0304 	orr.w	r3, r3, #4
 80056bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80056be:	4b0e      	ldr	r3, [pc, #56]	; (80056f8 <HAL_SPI_MspInit+0x80>)
 80056c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80056c2:	f003 0304 	and.w	r3, r3, #4
 80056c6:	60fb      	str	r3, [r7, #12]
 80056c8:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration    
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80056ca:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80056ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80056d0:	2302      	movs	r3, #2
 80056d2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056d4:	2300      	movs	r3, #0
 80056d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80056d8:	2300      	movs	r3, #0
 80056da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80056dc:	2306      	movs	r3, #6
 80056de:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80056e0:	f107 0314 	add.w	r3, r7, #20
 80056e4:	4619      	mov	r1, r3
 80056e6:	4805      	ldr	r0, [pc, #20]	; (80056fc <HAL_SPI_MspInit+0x84>)
 80056e8:	f003 f95e 	bl	80089a8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80056ec:	bf00      	nop
 80056ee:	3728      	adds	r7, #40	; 0x28
 80056f0:	46bd      	mov	sp, r7
 80056f2:	bd80      	pop	{r7, pc}
 80056f4:	40003c00 	.word	0x40003c00
 80056f8:	40021000 	.word	0x40021000
 80056fc:	48000800 	.word	0x48000800

08005700 <LL_PWR_DisableUCPDDeadBattery>:
  *         control to the UCPD (which should therefore be initialized before doing the disable).
  * @rmtoll CR3          UCPD_DBDIS           LL_PWR_DisableUCPDDeadBattery
  * @retval None
  */
__STATIC_INLINE void LL_PWR_DisableUCPDDeadBattery(void)
{
 8005700:	b480      	push	{r7}
 8005702:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8005704:	4b05      	ldr	r3, [pc, #20]	; (800571c <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 8005706:	689b      	ldr	r3, [r3, #8]
 8005708:	4a04      	ldr	r2, [pc, #16]	; (800571c <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 800570a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800570e:	6093      	str	r3, [r2, #8]
}
 8005710:	bf00      	nop
 8005712:	46bd      	mov	sp, r7
 8005714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005718:	4770      	bx	lr
 800571a:	bf00      	nop
 800571c:	40007000 	.word	0x40007000

08005720 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005720:	b580      	push	{r7, lr}
 8005722:	b082      	sub	sp, #8
 8005724:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005726:	4b0f      	ldr	r3, [pc, #60]	; (8005764 <HAL_MspInit+0x44>)
 8005728:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800572a:	4a0e      	ldr	r2, [pc, #56]	; (8005764 <HAL_MspInit+0x44>)
 800572c:	f043 0301 	orr.w	r3, r3, #1
 8005730:	6613      	str	r3, [r2, #96]	; 0x60
 8005732:	4b0c      	ldr	r3, [pc, #48]	; (8005764 <HAL_MspInit+0x44>)
 8005734:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005736:	f003 0301 	and.w	r3, r3, #1
 800573a:	607b      	str	r3, [r7, #4]
 800573c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800573e:	4b09      	ldr	r3, [pc, #36]	; (8005764 <HAL_MspInit+0x44>)
 8005740:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005742:	4a08      	ldr	r2, [pc, #32]	; (8005764 <HAL_MspInit+0x44>)
 8005744:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005748:	6593      	str	r3, [r2, #88]	; 0x58
 800574a:	4b06      	ldr	r3, [pc, #24]	; (8005764 <HAL_MspInit+0x44>)
 800574c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800574e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005752:	603b      	str	r3, [r7, #0]
 8005754:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral 
  */
  LL_PWR_DisableDeadBatteryPD();
 8005756:	f7ff ffd3 	bl	8005700 <LL_PWR_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800575a:	bf00      	nop
 800575c:	3708      	adds	r7, #8
 800575e:	46bd      	mov	sp, r7
 8005760:	bd80      	pop	{r7, pc}
 8005762:	bf00      	nop
 8005764:	40021000 	.word	0x40021000

08005768 <LL_EXTI_IsActiveFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 8005768:	b480      	push	{r7}
 800576a:	b083      	sub	sp, #12
 800576c:	af00      	add	r7, sp, #0
 800576e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 8005770:	4b07      	ldr	r3, [pc, #28]	; (8005790 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8005772:	695a      	ldr	r2, [r3, #20]
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	4013      	ands	r3, r2
 8005778:	687a      	ldr	r2, [r7, #4]
 800577a:	429a      	cmp	r2, r3
 800577c:	d101      	bne.n	8005782 <LL_EXTI_IsActiveFlag_0_31+0x1a>
 800577e:	2301      	movs	r3, #1
 8005780:	e000      	b.n	8005784 <LL_EXTI_IsActiveFlag_0_31+0x1c>
 8005782:	2300      	movs	r3, #0
}
 8005784:	4618      	mov	r0, r3
 8005786:	370c      	adds	r7, #12
 8005788:	46bd      	mov	sp, r7
 800578a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800578e:	4770      	bx	lr
 8005790:	40010400 	.word	0x40010400

08005794 <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8005794:	b480      	push	{r7}
 8005796:	b083      	sub	sp, #12
 8005798:	af00      	add	r7, sp, #0
 800579a:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 800579c:	4a04      	ldr	r2, [pc, #16]	; (80057b0 <LL_EXTI_ClearFlag_0_31+0x1c>)
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	6153      	str	r3, [r2, #20]
}
 80057a2:	bf00      	nop
 80057a4:	370c      	adds	r7, #12
 80057a6:	46bd      	mov	sp, r7
 80057a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ac:	4770      	bx	lr
 80057ae:	bf00      	nop
 80057b0:	40010400 	.word	0x40010400

080057b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80057b4:	b480      	push	{r7}
 80057b6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80057b8:	bf00      	nop
 80057ba:	46bd      	mov	sp, r7
 80057bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c0:	4770      	bx	lr

080057c2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80057c2:	b480      	push	{r7}
 80057c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80057c6:	e7fe      	b.n	80057c6 <HardFault_Handler+0x4>

080057c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80057c8:	b480      	push	{r7}
 80057ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80057cc:	e7fe      	b.n	80057cc <MemManage_Handler+0x4>

080057ce <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80057ce:	b480      	push	{r7}
 80057d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80057d2:	e7fe      	b.n	80057d2 <BusFault_Handler+0x4>

080057d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80057d4:	b480      	push	{r7}
 80057d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80057d8:	e7fe      	b.n	80057d8 <UsageFault_Handler+0x4>

080057da <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80057da:	b480      	push	{r7}
 80057dc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80057de:	bf00      	nop
 80057e0:	46bd      	mov	sp, r7
 80057e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e6:	4770      	bx	lr

080057e8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80057e8:	b480      	push	{r7}
 80057ea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80057ec:	bf00      	nop
 80057ee:	46bd      	mov	sp, r7
 80057f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f4:	4770      	bx	lr

080057f6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80057f6:	b480      	push	{r7}
 80057f8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80057fa:	bf00      	nop
 80057fc:	46bd      	mov	sp, r7
 80057fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005802:	4770      	bx	lr

08005804 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005804:	b580      	push	{r7, lr}
 8005806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005808:	f000 fd5e 	bl	80062c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800580c:	bf00      	nop
 800580e:	bd80      	pop	{r7, pc}

08005810 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8005810:	b580      	push	{r7, lr}
 8005812:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */
	if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_0))
 8005814:	2001      	movs	r0, #1
 8005816:	f7ff ffa7 	bl	8005768 <LL_EXTI_IsActiveFlag_0_31>
 800581a:	4603      	mov	r3, r0
 800581c:	2b00      	cmp	r3, #0
 800581e:	d005      	beq.n	800582c <EXTI0_IRQHandler+0x1c>
	{
		EM_SetNewEvent(evRedBtn);
 8005820:	2004      	movs	r0, #4
 8005822:	f7fd fd21 	bl	8003268 <EM_SetNewEvent>
		printf("'Red' BTN3_EXTI0_Pin\n");
 8005826:	4807      	ldr	r0, [pc, #28]	; (8005844 <EXTI0_IRQHandler+0x34>)
 8005828:	f007 fb24 	bl	800ce74 <puts>
	}

  /* USER CODE END EXTI0_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_0) != RESET)
 800582c:	2001      	movs	r0, #1
 800582e:	f7ff ff9b 	bl	8005768 <LL_EXTI_IsActiveFlag_0_31>
 8005832:	4603      	mov	r3, r0
 8005834:	2b00      	cmp	r3, #0
 8005836:	d002      	beq.n	800583e <EXTI0_IRQHandler+0x2e>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_0);
 8005838:	2001      	movs	r0, #1
 800583a:	f7ff ffab 	bl	8005794 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_0 */
  }
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800583e:	bf00      	nop
 8005840:	bd80      	pop	{r7, pc}
 8005842:	bf00      	nop
 8005844:	0800f8e4 	.word	0x0800f8e4

08005848 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8005848:	b580      	push	{r7, lr}
 800584a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

	if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_1))
 800584c:	2002      	movs	r0, #2
 800584e:	f7ff ff8b 	bl	8005768 <LL_EXTI_IsActiveFlag_0_31>
 8005852:	4603      	mov	r3, r0
 8005854:	2b00      	cmp	r3, #0
 8005856:	d005      	beq.n	8005864 <EXTI1_IRQHandler+0x1c>
	{
		EM_SetNewEvent(evGreenBtn);
 8005858:	2002      	movs	r0, #2
 800585a:	f7fd fd05 	bl	8003268 <EM_SetNewEvent>
		printf("'Green' BTN4_EXTI1_Pin\n");
 800585e:	4807      	ldr	r0, [pc, #28]	; (800587c <EXTI1_IRQHandler+0x34>)
 8005860:	f007 fb08 	bl	800ce74 <puts>
	}


  /* USER CODE END EXTI1_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_1) != RESET)
 8005864:	2002      	movs	r0, #2
 8005866:	f7ff ff7f 	bl	8005768 <LL_EXTI_IsActiveFlag_0_31>
 800586a:	4603      	mov	r3, r0
 800586c:	2b00      	cmp	r3, #0
 800586e:	d002      	beq.n	8005876 <EXTI1_IRQHandler+0x2e>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_1);
 8005870:	2002      	movs	r0, #2
 8005872:	f7ff ff8f 	bl	8005794 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_1 */
  }
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8005876:	bf00      	nop
 8005878:	bd80      	pop	{r7, pc}
 800587a:	bf00      	nop
 800587c:	0800f8fc 	.word	0x0800f8fc

08005880 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8005880:	b580      	push	{r7, lr}
 8005882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

	if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_2))
 8005884:	2004      	movs	r0, #4
 8005886:	f7ff ff6f 	bl	8005768 <LL_EXTI_IsActiveFlag_0_31>
 800588a:	4603      	mov	r3, r0
 800588c:	2b00      	cmp	r3, #0
 800588e:	d005      	beq.n	800589c <EXTI2_IRQHandler+0x1c>
	{
		EM_SetNewEvent(evEncoderPush);
 8005890:	2006      	movs	r0, #6
 8005892:	f7fd fce9 	bl	8003268 <EM_SetNewEvent>
		printf("'EncoderPush' ENC_EXTI2_Pin\n");
 8005896:	4807      	ldr	r0, [pc, #28]	; (80058b4 <EXTI2_IRQHandler+0x34>)
 8005898:	f007 faec 	bl	800ce74 <puts>
	}


  /* USER CODE END EXTI2_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_2) != RESET)
 800589c:	2004      	movs	r0, #4
 800589e:	f7ff ff63 	bl	8005768 <LL_EXTI_IsActiveFlag_0_31>
 80058a2:	4603      	mov	r3, r0
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d002      	beq.n	80058ae <EXTI2_IRQHandler+0x2e>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_2);
 80058a8:	2004      	movs	r0, #4
 80058aa:	f7ff ff73 	bl	8005794 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_2 */
  }
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 80058ae:	bf00      	nop
 80058b0:	bd80      	pop	{r7, pc}
 80058b2:	bf00      	nop
 80058b4:	0800f914 	.word	0x0800f914

080058b8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80058b8:	b580      	push	{r7, lr}
 80058ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */
	//printf("Test\n");
	//printf("%lu\n", trigger_input[0]);
  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80058bc:	4802      	ldr	r0, [pc, #8]	; (80058c8 <DMA1_Channel1_IRQHandler+0x10>)
 80058be:	f002 ff23 	bl	8008708 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80058c2:	bf00      	nop
 80058c4:	bd80      	pop	{r7, pc}
 80058c6:	bf00      	nop
 80058c8:	20002274 	.word	0x20002274

080058cc <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80058cc:	b580      	push	{r7, lr}
 80058ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 80058d0:	4802      	ldr	r0, [pc, #8]	; (80058dc <DMA1_Channel2_IRQHandler+0x10>)
 80058d2:	f002 ff19 	bl	8008708 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80058d6:	bf00      	nop
 80058d8:	bd80      	pop	{r7, pc}
 80058da:	bf00      	nop
 80058dc:	20002320 	.word	0x20002320

080058e0 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80058e0:	b580      	push	{r7, lr}
 80058e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac2_ch1);
 80058e4:	4802      	ldr	r0, [pc, #8]	; (80058f0 <DMA1_Channel3_IRQHandler+0x10>)
 80058e6:	f002 ff0f 	bl	8008708 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80058ea:	bf00      	nop
 80058ec:	bd80      	pop	{r7, pc}
 80058ee:	bf00      	nop
 80058f0:	20002380 	.word	0x20002380

080058f4 <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 80058f4:	b580      	push	{r7, lr}
 80058f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */
	DM_UpdateDisplay();
 80058f8:	f7fb faae 	bl	8000e58 <DM_UpdateDisplay>
	{
		printf("Encoder turned\n");
		TIM1->SR &= ~(TIM_SR_IDXF);
	}
*/
	if((TIM1->SR & TIM_SR_DIRF) == TIM_SR_DIRF)
 80058fc:	4b0d      	ldr	r3, [pc, #52]	; (8005934 <TIM1_BRK_TIM15_IRQHandler+0x40>)
 80058fe:	691b      	ldr	r3, [r3, #16]
 8005900:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005904:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005908:	d10b      	bne.n	8005922 <TIM1_BRK_TIM15_IRQHandler+0x2e>
	{
		EM_SetNewEvent(evEncoderSet);
 800590a:	2005      	movs	r0, #5
 800590c:	f7fd fcac 	bl	8003268 <EM_SetNewEvent>
		printf("Encoder new direction\n");
 8005910:	4809      	ldr	r0, [pc, #36]	; (8005938 <TIM1_BRK_TIM15_IRQHandler+0x44>)
 8005912:	f007 faaf 	bl	800ce74 <puts>
		TIM1->SR &= ~(TIM_SR_DIRF);
 8005916:	4b07      	ldr	r3, [pc, #28]	; (8005934 <TIM1_BRK_TIM15_IRQHandler+0x40>)
 8005918:	691b      	ldr	r3, [r3, #16]
 800591a:	4a06      	ldr	r2, [pc, #24]	; (8005934 <TIM1_BRK_TIM15_IRQHandler+0x40>)
 800591c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005920:	6113      	str	r3, [r2, #16]

	}
  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8005922:	4806      	ldr	r0, [pc, #24]	; (800593c <TIM1_BRK_TIM15_IRQHandler+0x48>)
 8005924:	f004 fbf5 	bl	800a112 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim15);
 8005928:	4805      	ldr	r0, [pc, #20]	; (8005940 <TIM1_BRK_TIM15_IRQHandler+0x4c>)
 800592a:	f004 fbf2 	bl	800a112 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 800592e:	bf00      	nop
 8005930:	bd80      	pop	{r7, pc}
 8005932:	bf00      	nop
 8005934:	40012c00 	.word	0x40012c00
 8005938:	0800f930 	.word	0x0800f930
 800593c:	20002574 	.word	0x20002574
 8005940:	20002490 	.word	0x20002490

08005944 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8005944:	b580      	push	{r7, lr}
 8005946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */
	//snprintf(control_pressed, sizeof(control_pressed), " ");
  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8005948:	4803      	ldr	r0, [pc, #12]	; (8005958 <TIM1_UP_TIM16_IRQHandler+0x14>)
 800594a:	f004 fbe2 	bl	800a112 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim16);
 800594e:	4803      	ldr	r0, [pc, #12]	; (800595c <TIM1_UP_TIM16_IRQHandler+0x18>)
 8005950:	f004 fbdf 	bl	800a112 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8005954:	bf00      	nop
 8005956:	bd80      	pop	{r7, pc}
 8005958:	20002574 	.word	0x20002574
 800595c:	2000260c 	.word	0x2000260c

08005960 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8005960:	b580      	push	{r7, lr}
 8005962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */
	update_dc_bias_sweep();
 8005964:	f7ff f95a 	bl	8004c1c <update_dc_bias_sweep>




  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8005968:	4803      	ldr	r0, [pc, #12]	; (8005978 <TIM1_TRG_COM_TIM17_IRQHandler+0x18>)
 800596a:	f004 fbd2 	bl	800a112 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim17);
 800596e:	4803      	ldr	r0, [pc, #12]	; (800597c <TIM1_TRG_COM_TIM17_IRQHandler+0x1c>)
 8005970:	f004 fbcf 	bl	800a112 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8005974:	bf00      	nop
 8005976:	bd80      	pop	{r7, pc}
 8005978:	20002574 	.word	0x20002574
 800597c:	200024dc 	.word	0x200024dc

08005980 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8005980:	b580      	push	{r7, lr}
 8005982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8005984:	4802      	ldr	r0, [pc, #8]	; (8005990 <TIM2_IRQHandler+0x10>)
 8005986:	f004 fbc4 	bl	800a112 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800598a:	bf00      	nop
 800598c:	bd80      	pop	{r7, pc}
 800598e:	bf00      	nop
 8005990:	200025c0 	.word	0x200025c0

08005994 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8005994:	b580      	push	{r7, lr}
 8005996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */


	if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_14))
 8005998:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800599c:	f7ff fee4 	bl	8005768 <LL_EXTI_IsActiveFlag_0_31>
 80059a0:	4603      	mov	r3, r0
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d005      	beq.n	80059b2 <EXTI15_10_IRQHandler+0x1e>
	{

		EM_SetNewEvent(evBlueBtn);
 80059a6:	2001      	movs	r0, #1
 80059a8:	f7fd fc5e 	bl	8003268 <EM_SetNewEvent>
		printf("'Blue' BTN1_EXTI14_Pin\n");
 80059ac:	4813      	ldr	r0, [pc, #76]	; (80059fc <EXTI15_10_IRQHandler+0x68>)
 80059ae:	f007 fa61 	bl	800ce74 <puts>
	}
	if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_15))
 80059b2:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80059b6:	f7ff fed7 	bl	8005768 <LL_EXTI_IsActiveFlag_0_31>
 80059ba:	4603      	mov	r3, r0
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d005      	beq.n	80059cc <EXTI15_10_IRQHandler+0x38>
	{
		EM_SetNewEvent(evYellowBtn);
 80059c0:	2003      	movs	r0, #3
 80059c2:	f7fd fc51 	bl	8003268 <EM_SetNewEvent>
		printf("'Yellow' BTN2_EXTI15_Pin\n");
 80059c6:	480e      	ldr	r0, [pc, #56]	; (8005a00 <EXTI15_10_IRQHandler+0x6c>)
 80059c8:	f007 fa54 	bl	800ce74 <puts>
	}

  /* USER CODE END EXTI15_10_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_14) != RESET)
 80059cc:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80059d0:	f7ff feca 	bl	8005768 <LL_EXTI_IsActiveFlag_0_31>
 80059d4:	4603      	mov	r3, r0
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d003      	beq.n	80059e2 <EXTI15_10_IRQHandler+0x4e>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_14);
 80059da:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80059de:	f7ff fed9 	bl	8005794 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE BEGIN LL_EXTI_LINE_14 */
    
    /* USER CODE END LL_EXTI_LINE_14 */
  }
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_15) != RESET)
 80059e2:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80059e6:	f7ff febf 	bl	8005768 <LL_EXTI_IsActiveFlag_0_31>
 80059ea:	4603      	mov	r3, r0
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d003      	beq.n	80059f8 <EXTI15_10_IRQHandler+0x64>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_15);
 80059f0:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80059f4:	f7ff fece 	bl	8005794 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_15 */
  }
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80059f8:	bf00      	nop
 80059fa:	bd80      	pop	{r7, pc}
 80059fc:	0800f948 	.word	0x0800f948
 8005a00:	0800f960 	.word	0x0800f960

08005a04 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005a04:	b580      	push	{r7, lr}
 8005a06:	b086      	sub	sp, #24
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	60f8      	str	r0, [r7, #12]
 8005a0c:	60b9      	str	r1, [r7, #8]
 8005a0e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005a10:	2300      	movs	r3, #0
 8005a12:	617b      	str	r3, [r7, #20]
 8005a14:	e00a      	b.n	8005a2c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8005a16:	f3af 8000 	nop.w
 8005a1a:	4601      	mov	r1, r0
 8005a1c:	68bb      	ldr	r3, [r7, #8]
 8005a1e:	1c5a      	adds	r2, r3, #1
 8005a20:	60ba      	str	r2, [r7, #8]
 8005a22:	b2ca      	uxtb	r2, r1
 8005a24:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005a26:	697b      	ldr	r3, [r7, #20]
 8005a28:	3301      	adds	r3, #1
 8005a2a:	617b      	str	r3, [r7, #20]
 8005a2c:	697a      	ldr	r2, [r7, #20]
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	429a      	cmp	r2, r3
 8005a32:	dbf0      	blt.n	8005a16 <_read+0x12>
	}

return len;
 8005a34:	687b      	ldr	r3, [r7, #4]
}
 8005a36:	4618      	mov	r0, r3
 8005a38:	3718      	adds	r7, #24
 8005a3a:	46bd      	mov	sp, r7
 8005a3c:	bd80      	pop	{r7, pc}

08005a3e <_close>:
	}
	return len;
}

int _close(int file)
{
 8005a3e:	b480      	push	{r7}
 8005a40:	b083      	sub	sp, #12
 8005a42:	af00      	add	r7, sp, #0
 8005a44:	6078      	str	r0, [r7, #4]
	return -1;
 8005a46:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8005a4a:	4618      	mov	r0, r3
 8005a4c:	370c      	adds	r7, #12
 8005a4e:	46bd      	mov	sp, r7
 8005a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a54:	4770      	bx	lr

08005a56 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005a56:	b480      	push	{r7}
 8005a58:	b083      	sub	sp, #12
 8005a5a:	af00      	add	r7, sp, #0
 8005a5c:	6078      	str	r0, [r7, #4]
 8005a5e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8005a60:	683b      	ldr	r3, [r7, #0]
 8005a62:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005a66:	605a      	str	r2, [r3, #4]
	return 0;
 8005a68:	2300      	movs	r3, #0
}
 8005a6a:	4618      	mov	r0, r3
 8005a6c:	370c      	adds	r7, #12
 8005a6e:	46bd      	mov	sp, r7
 8005a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a74:	4770      	bx	lr

08005a76 <_isatty>:

int _isatty(int file)
{
 8005a76:	b480      	push	{r7}
 8005a78:	b083      	sub	sp, #12
 8005a7a:	af00      	add	r7, sp, #0
 8005a7c:	6078      	str	r0, [r7, #4]
	return 1;
 8005a7e:	2301      	movs	r3, #1
}
 8005a80:	4618      	mov	r0, r3
 8005a82:	370c      	adds	r7, #12
 8005a84:	46bd      	mov	sp, r7
 8005a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8a:	4770      	bx	lr

08005a8c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005a8c:	b480      	push	{r7}
 8005a8e:	b085      	sub	sp, #20
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	60f8      	str	r0, [r7, #12]
 8005a94:	60b9      	str	r1, [r7, #8]
 8005a96:	607a      	str	r2, [r7, #4]
	return 0;
 8005a98:	2300      	movs	r3, #0
}
 8005a9a:	4618      	mov	r0, r3
 8005a9c:	3714      	adds	r7, #20
 8005a9e:	46bd      	mov	sp, r7
 8005aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa4:	4770      	bx	lr
	...

08005aa8 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8005aa8:	b580      	push	{r7, lr}
 8005aaa:	b084      	sub	sp, #16
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8005ab0:	4b11      	ldr	r3, [pc, #68]	; (8005af8 <_sbrk+0x50>)
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d102      	bne.n	8005abe <_sbrk+0x16>
		heap_end = &end;
 8005ab8:	4b0f      	ldr	r3, [pc, #60]	; (8005af8 <_sbrk+0x50>)
 8005aba:	4a10      	ldr	r2, [pc, #64]	; (8005afc <_sbrk+0x54>)
 8005abc:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8005abe:	4b0e      	ldr	r3, [pc, #56]	; (8005af8 <_sbrk+0x50>)
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8005ac4:	4b0c      	ldr	r3, [pc, #48]	; (8005af8 <_sbrk+0x50>)
 8005ac6:	681a      	ldr	r2, [r3, #0]
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	4413      	add	r3, r2
 8005acc:	466a      	mov	r2, sp
 8005ace:	4293      	cmp	r3, r2
 8005ad0:	d907      	bls.n	8005ae2 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8005ad2:	f006 fce5 	bl	800c4a0 <__errno>
 8005ad6:	4602      	mov	r2, r0
 8005ad8:	230c      	movs	r3, #12
 8005ada:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8005adc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005ae0:	e006      	b.n	8005af0 <_sbrk+0x48>
	}

	heap_end += incr;
 8005ae2:	4b05      	ldr	r3, [pc, #20]	; (8005af8 <_sbrk+0x50>)
 8005ae4:	681a      	ldr	r2, [r3, #0]
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	4413      	add	r3, r2
 8005aea:	4a03      	ldr	r2, [pc, #12]	; (8005af8 <_sbrk+0x50>)
 8005aec:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8005aee:	68fb      	ldr	r3, [r7, #12]
}
 8005af0:	4618      	mov	r0, r3
 8005af2:	3710      	adds	r7, #16
 8005af4:	46bd      	mov	sp, r7
 8005af6:	bd80      	pop	{r7, pc}
 8005af8:	20001e30 	.word	0x20001e30
 8005afc:	20002660 	.word	0x20002660

08005b00 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8005b00:	b480      	push	{r7}
 8005b02:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8005b04:	4b08      	ldr	r3, [pc, #32]	; (8005b28 <SystemInit+0x28>)
 8005b06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b0a:	4a07      	ldr	r2, [pc, #28]	; (8005b28 <SystemInit+0x28>)
 8005b0c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005b10:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005b14:	4b04      	ldr	r3, [pc, #16]	; (8005b28 <SystemInit+0x28>)
 8005b16:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005b1a:	609a      	str	r2, [r3, #8]
#endif
}
 8005b1c:	bf00      	nop
 8005b1e:	46bd      	mov	sp, r7
 8005b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b24:	4770      	bx	lr
 8005b26:	bf00      	nop
 8005b28:	e000ed00 	.word	0xe000ed00

08005b2c <MX_TIM1_Init>:
TIM_HandleTypeDef htim16;
TIM_HandleTypeDef htim17;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8005b2c:	b580      	push	{r7, lr}
 8005b2e:	b09a      	sub	sp, #104	; 0x68
 8005b30:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 8005b32:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8005b36:	2224      	movs	r2, #36	; 0x24
 8005b38:	2100      	movs	r1, #0
 8005b3a:	4618      	mov	r0, r3
 8005b3c:	f006 fcda 	bl	800c4f4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005b40:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8005b44:	2200      	movs	r2, #0
 8005b46:	601a      	str	r2, [r3, #0]
 8005b48:	605a      	str	r2, [r3, #4]
 8005b4a:	609a      	str	r2, [r3, #8]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8005b4c:	1d3b      	adds	r3, r7, #4
 8005b4e:	2234      	movs	r2, #52	; 0x34
 8005b50:	2100      	movs	r1, #0
 8005b52:	4618      	mov	r0, r3
 8005b54:	f006 fcce 	bl	800c4f4 <memset>

  htim1.Instance = TIM1;
 8005b58:	4b2a      	ldr	r3, [pc, #168]	; (8005c04 <MX_TIM1_Init+0xd8>)
 8005b5a:	4a2b      	ldr	r2, [pc, #172]	; (8005c08 <MX_TIM1_Init+0xdc>)
 8005b5c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8005b5e:	4b29      	ldr	r3, [pc, #164]	; (8005c04 <MX_TIM1_Init+0xd8>)
 8005b60:	2200      	movs	r2, #0
 8005b62:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED2;
 8005b64:	4b27      	ldr	r3, [pc, #156]	; (8005c04 <MX_TIM1_Init+0xd8>)
 8005b66:	2240      	movs	r2, #64	; 0x40
 8005b68:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1024;
 8005b6a:	4b26      	ldr	r3, [pc, #152]	; (8005c04 <MX_TIM1_Init+0xd8>)
 8005b6c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005b70:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005b72:	4b24      	ldr	r3, [pc, #144]	; (8005c04 <MX_TIM1_Init+0xd8>)
 8005b74:	2200      	movs	r2, #0
 8005b76:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8005b78:	4b22      	ldr	r3, [pc, #136]	; (8005c04 <MX_TIM1_Init+0xd8>)
 8005b7a:	2200      	movs	r2, #0
 8005b7c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005b7e:	4b21      	ldr	r3, [pc, #132]	; (8005c04 <MX_TIM1_Init+0xd8>)
 8005b80:	2200      	movs	r2, #0
 8005b82:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8005b84:	2303      	movs	r3, #3
 8005b86:	647b      	str	r3, [r7, #68]	; 0x44
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8005b88:	2300      	movs	r3, #0
 8005b8a:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8005b8c:	2301      	movs	r3, #1
 8005b8e:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8005b90:	2300      	movs	r3, #0
 8005b92:	653b      	str	r3, [r7, #80]	; 0x50
  sConfig.IC1Filter = 0;
 8005b94:	2300      	movs	r3, #0
 8005b96:	657b      	str	r3, [r7, #84]	; 0x54
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8005b98:	2300      	movs	r3, #0
 8005b9a:	65bb      	str	r3, [r7, #88]	; 0x58
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8005b9c:	2301      	movs	r3, #1
 8005b9e:	65fb      	str	r3, [r7, #92]	; 0x5c
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8005ba0:	2300      	movs	r3, #0
 8005ba2:	663b      	str	r3, [r7, #96]	; 0x60
  sConfig.IC2Filter = 0;
 8005ba4:	2300      	movs	r3, #0
 8005ba6:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8005ba8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8005bac:	4619      	mov	r1, r3
 8005bae:	4815      	ldr	r0, [pc, #84]	; (8005c04 <MX_TIM1_Init+0xd8>)
 8005bb0:	f004 fa09 	bl	8009fc6 <HAL_TIM_Encoder_Init>
 8005bb4:	4603      	mov	r3, r0
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d001      	beq.n	8005bbe <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 8005bba:	f7ff fce1 	bl	8005580 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8005bbe:	2320      	movs	r3, #32
 8005bc0:	63bb      	str	r3, [r7, #56]	; 0x38
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8005bc2:	2300      	movs	r3, #0
 8005bc4:	63fb      	str	r3, [r7, #60]	; 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005bc6:	2300      	movs	r3, #0
 8005bc8:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8005bca:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8005bce:	4619      	mov	r1, r3
 8005bd0:	480c      	ldr	r0, [pc, #48]	; (8005c04 <MX_TIM1_Init+0xd8>)
 8005bd2:	f004 ff81 	bl	800aad8 <HAL_TIMEx_MasterConfigSynchronization>
 8005bd6:	4603      	mov	r3, r0
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d001      	beq.n	8005be0 <MX_TIM1_Init+0xb4>
  {
    Error_Handler();
 8005bdc:	f7ff fcd0 	bl	8005580 <Error_Handler>
  }
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8005be0:	2300      	movs	r3, #0
 8005be2:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8005be4:	2300      	movs	r3, #0
 8005be6:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8005be8:	1d3b      	adds	r3, r7, #4
 8005bea:	4619      	mov	r1, r3
 8005bec:	4805      	ldr	r0, [pc, #20]	; (8005c04 <MX_TIM1_Init+0xd8>)
 8005bee:	f005 f809 	bl	800ac04 <HAL_TIMEx_ConfigBreakDeadTime>
 8005bf2:	4603      	mov	r3, r0
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d001      	beq.n	8005bfc <MX_TIM1_Init+0xd0>
  {
    Error_Handler();
 8005bf8:	f7ff fcc2 	bl	8005580 <Error_Handler>
  }

}
 8005bfc:	bf00      	nop
 8005bfe:	3768      	adds	r7, #104	; 0x68
 8005c00:	46bd      	mov	sp, r7
 8005c02:	bd80      	pop	{r7, pc}
 8005c04:	20002574 	.word	0x20002574
 8005c08:	40012c00 	.word	0x40012c00

08005c0c <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8005c0c:	b580      	push	{r7, lr}
 8005c0e:	b08c      	sub	sp, #48	; 0x30
 8005c10:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005c12:	f107 0320 	add.w	r3, r7, #32
 8005c16:	2200      	movs	r2, #0
 8005c18:	601a      	str	r2, [r3, #0]
 8005c1a:	605a      	str	r2, [r3, #4]
 8005c1c:	609a      	str	r2, [r3, #8]
 8005c1e:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8005c20:	f107 030c 	add.w	r3, r7, #12
 8005c24:	2200      	movs	r2, #0
 8005c26:	601a      	str	r2, [r3, #0]
 8005c28:	605a      	str	r2, [r3, #4]
 8005c2a:	609a      	str	r2, [r3, #8]
 8005c2c:	60da      	str	r2, [r3, #12]
 8005c2e:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005c30:	463b      	mov	r3, r7
 8005c32:	2200      	movs	r2, #0
 8005c34:	601a      	str	r2, [r3, #0]
 8005c36:	605a      	str	r2, [r3, #4]
 8005c38:	609a      	str	r2, [r3, #8]

  htim2.Instance = TIM2;
 8005c3a:	4b28      	ldr	r3, [pc, #160]	; (8005cdc <MX_TIM2_Init+0xd0>)
 8005c3c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005c40:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 2047;
 8005c42:	4b26      	ldr	r3, [pc, #152]	; (8005cdc <MX_TIM2_Init+0xd0>)
 8005c44:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8005c48:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005c4a:	4b24      	ldr	r3, [pc, #144]	; (8005cdc <MX_TIM2_Init+0xd0>)
 8005c4c:	2200      	movs	r2, #0
 8005c4e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1024;
 8005c50:	4b22      	ldr	r3, [pc, #136]	; (8005cdc <MX_TIM2_Init+0xd0>)
 8005c52:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005c56:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005c58:	4b20      	ldr	r3, [pc, #128]	; (8005cdc <MX_TIM2_Init+0xd0>)
 8005c5a:	2200      	movs	r2, #0
 8005c5c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005c5e:	4b1f      	ldr	r3, [pc, #124]	; (8005cdc <MX_TIM2_Init+0xd0>)
 8005c60:	2200      	movs	r2, #0
 8005c62:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8005c64:	481d      	ldr	r0, [pc, #116]	; (8005cdc <MX_TIM2_Init+0xd0>)
 8005c66:	f004 f8c3 	bl	8009df0 <HAL_TIM_Base_Init>
 8005c6a:	4603      	mov	r3, r0
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d001      	beq.n	8005c74 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8005c70:	f7ff fc86 	bl	8005580 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005c74:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005c78:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8005c7a:	f107 0320 	add.w	r3, r7, #32
 8005c7e:	4619      	mov	r1, r3
 8005c80:	4816      	ldr	r0, [pc, #88]	; (8005cdc <MX_TIM2_Init+0xd0>)
 8005c82:	f004 fbc5 	bl	800a410 <HAL_TIM_ConfigClockSource>
 8005c86:	4603      	mov	r3, r0
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d001      	beq.n	8005c90 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8005c8c:	f7ff fc78 	bl	8005580 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_GATED;
 8005c90:	2305      	movs	r3, #5
 8005c92:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8005c94:	2350      	movs	r3, #80	; 0x50
 8005c96:	613b      	str	r3, [r7, #16]
  sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_RISING;
 8005c98:	2300      	movs	r3, #0
 8005c9a:	617b      	str	r3, [r7, #20]
  sSlaveConfig.TriggerFilter = 0;
 8005c9c:	2300      	movs	r3, #0
 8005c9e:	61fb      	str	r3, [r7, #28]
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8005ca0:	f107 030c 	add.w	r3, r7, #12
 8005ca4:	4619      	mov	r1, r3
 8005ca6:	480d      	ldr	r0, [pc, #52]	; (8005cdc <MX_TIM2_Init+0xd0>)
 8005ca8:	f004 fca2 	bl	800a5f0 <HAL_TIM_SlaveConfigSynchro>
 8005cac:	4603      	mov	r3, r0
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d001      	beq.n	8005cb6 <MX_TIM2_Init+0xaa>
  {
    Error_Handler();
 8005cb2:	f7ff fc65 	bl	8005580 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005cb6:	2300      	movs	r3, #0
 8005cb8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005cba:	2300      	movs	r3, #0
 8005cbc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005cbe:	463b      	mov	r3, r7
 8005cc0:	4619      	mov	r1, r3
 8005cc2:	4806      	ldr	r0, [pc, #24]	; (8005cdc <MX_TIM2_Init+0xd0>)
 8005cc4:	f004 ff08 	bl	800aad8 <HAL_TIMEx_MasterConfigSynchronization>
 8005cc8:	4603      	mov	r3, r0
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d001      	beq.n	8005cd2 <MX_TIM2_Init+0xc6>
  {
    Error_Handler();
 8005cce:	f7ff fc57 	bl	8005580 <Error_Handler>
  }

}
 8005cd2:	bf00      	nop
 8005cd4:	3730      	adds	r7, #48	; 0x30
 8005cd6:	46bd      	mov	sp, r7
 8005cd8:	bd80      	pop	{r7, pc}
 8005cda:	bf00      	nop
 8005cdc:	200025c0 	.word	0x200025c0

08005ce0 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8005ce0:	b580      	push	{r7, lr}
 8005ce2:	b088      	sub	sp, #32
 8005ce4:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005ce6:	f107 0310 	add.w	r3, r7, #16
 8005cea:	2200      	movs	r2, #0
 8005cec:	601a      	str	r2, [r3, #0]
 8005cee:	605a      	str	r2, [r3, #4]
 8005cf0:	609a      	str	r2, [r3, #8]
 8005cf2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005cf4:	1d3b      	adds	r3, r7, #4
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	601a      	str	r2, [r3, #0]
 8005cfa:	605a      	str	r2, [r3, #4]
 8005cfc:	609a      	str	r2, [r3, #8]

  htim5.Instance = TIM5;
 8005cfe:	4b1e      	ldr	r3, [pc, #120]	; (8005d78 <MX_TIM5_Init+0x98>)
 8005d00:	4a1e      	ldr	r2, [pc, #120]	; (8005d7c <MX_TIM5_Init+0x9c>)
 8005d02:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 65535;
 8005d04:	4b1c      	ldr	r3, [pc, #112]	; (8005d78 <MX_TIM5_Init+0x98>)
 8005d06:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005d0a:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005d0c:	4b1a      	ldr	r3, [pc, #104]	; (8005d78 <MX_TIM5_Init+0x98>)
 8005d0e:	2200      	movs	r2, #0
 8005d10:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 65535;
 8005d12:	4b19      	ldr	r3, [pc, #100]	; (8005d78 <MX_TIM5_Init+0x98>)
 8005d14:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005d18:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8005d1a:	4b17      	ldr	r3, [pc, #92]	; (8005d78 <MX_TIM5_Init+0x98>)
 8005d1c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005d20:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005d22:	4b15      	ldr	r3, [pc, #84]	; (8005d78 <MX_TIM5_Init+0x98>)
 8005d24:	2200      	movs	r2, #0
 8005d26:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8005d28:	4813      	ldr	r0, [pc, #76]	; (8005d78 <MX_TIM5_Init+0x98>)
 8005d2a:	f004 f861 	bl	8009df0 <HAL_TIM_Base_Init>
 8005d2e:	4603      	mov	r3, r0
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d001      	beq.n	8005d38 <MX_TIM5_Init+0x58>
  {
    Error_Handler();
 8005d34:	f7ff fc24 	bl	8005580 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005d38:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005d3c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8005d3e:	f107 0310 	add.w	r3, r7, #16
 8005d42:	4619      	mov	r1, r3
 8005d44:	480c      	ldr	r0, [pc, #48]	; (8005d78 <MX_TIM5_Init+0x98>)
 8005d46:	f004 fb63 	bl	800a410 <HAL_TIM_ConfigClockSource>
 8005d4a:	4603      	mov	r3, r0
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d001      	beq.n	8005d54 <MX_TIM5_Init+0x74>
  {
    Error_Handler();
 8005d50:	f7ff fc16 	bl	8005580 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005d54:	2300      	movs	r3, #0
 8005d56:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005d58:	2300      	movs	r3, #0
 8005d5a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8005d5c:	1d3b      	adds	r3, r7, #4
 8005d5e:	4619      	mov	r1, r3
 8005d60:	4805      	ldr	r0, [pc, #20]	; (8005d78 <MX_TIM5_Init+0x98>)
 8005d62:	f004 feb9 	bl	800aad8 <HAL_TIMEx_MasterConfigSynchronization>
 8005d66:	4603      	mov	r3, r0
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d001      	beq.n	8005d70 <MX_TIM5_Init+0x90>
  {
    Error_Handler();
 8005d6c:	f7ff fc08 	bl	8005580 <Error_Handler>
  }

}
 8005d70:	bf00      	nop
 8005d72:	3720      	adds	r7, #32
 8005d74:	46bd      	mov	sp, r7
 8005d76:	bd80      	pop	{r7, pc}
 8005d78:	20002528 	.word	0x20002528
 8005d7c:	40000c00 	.word	0x40000c00

08005d80 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8005d80:	b580      	push	{r7, lr}
 8005d82:	b094      	sub	sp, #80	; 0x50
 8005d84:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005d86:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8005d8a:	2200      	movs	r2, #0
 8005d8c:	601a      	str	r2, [r3, #0]
 8005d8e:	605a      	str	r2, [r3, #4]
 8005d90:	609a      	str	r2, [r3, #8]
 8005d92:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005d94:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8005d98:	2200      	movs	r2, #0
 8005d9a:	601a      	str	r2, [r3, #0]
 8005d9c:	605a      	str	r2, [r3, #4]
 8005d9e:	609a      	str	r2, [r3, #8]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8005da0:	463b      	mov	r3, r7
 8005da2:	2234      	movs	r2, #52	; 0x34
 8005da4:	2100      	movs	r1, #0
 8005da6:	4618      	mov	r0, r3
 8005da8:	f006 fba4 	bl	800c4f4 <memset>

  htim8.Instance = TIM8;
 8005dac:	4b26      	ldr	r3, [pc, #152]	; (8005e48 <MX_TIM8_Init+0xc8>)
 8005dae:	4a27      	ldr	r2, [pc, #156]	; (8005e4c <MX_TIM8_Init+0xcc>)
 8005db0:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8005db2:	4b25      	ldr	r3, [pc, #148]	; (8005e48 <MX_TIM8_Init+0xc8>)
 8005db4:	2200      	movs	r2, #0
 8005db6:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005db8:	4b23      	ldr	r3, [pc, #140]	; (8005e48 <MX_TIM8_Init+0xc8>)
 8005dba:	2200      	movs	r2, #0
 8005dbc:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 1;
 8005dbe:	4b22      	ldr	r3, [pc, #136]	; (8005e48 <MX_TIM8_Init+0xc8>)
 8005dc0:	2201      	movs	r2, #1
 8005dc2:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005dc4:	4b20      	ldr	r3, [pc, #128]	; (8005e48 <MX_TIM8_Init+0xc8>)
 8005dc6:	2200      	movs	r2, #0
 8005dc8:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8005dca:	4b1f      	ldr	r3, [pc, #124]	; (8005e48 <MX_TIM8_Init+0xc8>)
 8005dcc:	2200      	movs	r2, #0
 8005dce:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005dd0:	4b1d      	ldr	r3, [pc, #116]	; (8005e48 <MX_TIM8_Init+0xc8>)
 8005dd2:	2200      	movs	r2, #0
 8005dd4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8005dd6:	481c      	ldr	r0, [pc, #112]	; (8005e48 <MX_TIM8_Init+0xc8>)
 8005dd8:	f004 f80a 	bl	8009df0 <HAL_TIM_Base_Init>
 8005ddc:	4603      	mov	r3, r0
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d001      	beq.n	8005de6 <MX_TIM8_Init+0x66>
  {
    Error_Handler();
 8005de2:	f7ff fbcd 	bl	8005580 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005de6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005dea:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8005dec:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8005df0:	4619      	mov	r1, r3
 8005df2:	4815      	ldr	r0, [pc, #84]	; (8005e48 <MX_TIM8_Init+0xc8>)
 8005df4:	f004 fb0c 	bl	800a410 <HAL_TIM_ConfigClockSource>
 8005df8:	4603      	mov	r3, r0
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d001      	beq.n	8005e02 <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 8005dfe:	f7ff fbbf 	bl	8005580 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8005e02:	2320      	movs	r3, #32
 8005e04:	637b      	str	r3, [r7, #52]	; 0x34
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8005e06:	2300      	movs	r3, #0
 8005e08:	63bb      	str	r3, [r7, #56]	; 0x38
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005e0a:	2300      	movs	r3, #0
 8005e0c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8005e0e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8005e12:	4619      	mov	r1, r3
 8005e14:	480c      	ldr	r0, [pc, #48]	; (8005e48 <MX_TIM8_Init+0xc8>)
 8005e16:	f004 fe5f 	bl	800aad8 <HAL_TIMEx_MasterConfigSynchronization>
 8005e1a:	4603      	mov	r3, r0
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d001      	beq.n	8005e24 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8005e20:	f7ff fbae 	bl	8005580 <Error_Handler>
  }
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8005e24:	2300      	movs	r3, #0
 8005e26:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8005e28:	2300      	movs	r3, #0
 8005e2a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8005e2c:	463b      	mov	r3, r7
 8005e2e:	4619      	mov	r1, r3
 8005e30:	4805      	ldr	r0, [pc, #20]	; (8005e48 <MX_TIM8_Init+0xc8>)
 8005e32:	f004 fee7 	bl	800ac04 <HAL_TIMEx_ConfigBreakDeadTime>
 8005e36:	4603      	mov	r3, r0
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d001      	beq.n	8005e40 <MX_TIM8_Init+0xc0>
  {
    Error_Handler();
 8005e3c:	f7ff fba0 	bl	8005580 <Error_Handler>
  }

}
 8005e40:	bf00      	nop
 8005e42:	3750      	adds	r7, #80	; 0x50
 8005e44:	46bd      	mov	sp, r7
 8005e46:	bd80      	pop	{r7, pc}
 8005e48:	20002444 	.word	0x20002444
 8005e4c:	40013400 	.word	0x40013400

08005e50 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8005e50:	b580      	push	{r7, lr}
 8005e52:	b088      	sub	sp, #32
 8005e54:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005e56:	f107 0310 	add.w	r3, r7, #16
 8005e5a:	2200      	movs	r2, #0
 8005e5c:	601a      	str	r2, [r3, #0]
 8005e5e:	605a      	str	r2, [r3, #4]
 8005e60:	609a      	str	r2, [r3, #8]
 8005e62:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005e64:	1d3b      	adds	r3, r7, #4
 8005e66:	2200      	movs	r2, #0
 8005e68:	601a      	str	r2, [r3, #0]
 8005e6a:	605a      	str	r2, [r3, #4]
 8005e6c:	609a      	str	r2, [r3, #8]

  htim15.Instance = TIM15;
 8005e6e:	4b1f      	ldr	r3, [pc, #124]	; (8005eec <MX_TIM15_Init+0x9c>)
 8005e70:	4a1f      	ldr	r2, [pc, #124]	; (8005ef0 <MX_TIM15_Init+0xa0>)
 8005e72:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 1024;
 8005e74:	4b1d      	ldr	r3, [pc, #116]	; (8005eec <MX_TIM15_Init+0x9c>)
 8005e76:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005e7a:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005e7c:	4b1b      	ldr	r3, [pc, #108]	; (8005eec <MX_TIM15_Init+0x9c>)
 8005e7e:	2200      	movs	r2, #0
 8005e80:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 1024;
 8005e82:	4b1a      	ldr	r3, [pc, #104]	; (8005eec <MX_TIM15_Init+0x9c>)
 8005e84:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005e88:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005e8a:	4b18      	ldr	r3, [pc, #96]	; (8005eec <MX_TIM15_Init+0x9c>)
 8005e8c:	2200      	movs	r2, #0
 8005e8e:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8005e90:	4b16      	ldr	r3, [pc, #88]	; (8005eec <MX_TIM15_Init+0x9c>)
 8005e92:	2200      	movs	r2, #0
 8005e94:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005e96:	4b15      	ldr	r3, [pc, #84]	; (8005eec <MX_TIM15_Init+0x9c>)
 8005e98:	2200      	movs	r2, #0
 8005e9a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8005e9c:	4813      	ldr	r0, [pc, #76]	; (8005eec <MX_TIM15_Init+0x9c>)
 8005e9e:	f003 ffa7 	bl	8009df0 <HAL_TIM_Base_Init>
 8005ea2:	4603      	mov	r3, r0
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d001      	beq.n	8005eac <MX_TIM15_Init+0x5c>
  {
    Error_Handler();
 8005ea8:	f7ff fb6a 	bl	8005580 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005eac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005eb0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8005eb2:	f107 0310 	add.w	r3, r7, #16
 8005eb6:	4619      	mov	r1, r3
 8005eb8:	480c      	ldr	r0, [pc, #48]	; (8005eec <MX_TIM15_Init+0x9c>)
 8005eba:	f004 faa9 	bl	800a410 <HAL_TIM_ConfigClockSource>
 8005ebe:	4603      	mov	r3, r0
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d001      	beq.n	8005ec8 <MX_TIM15_Init+0x78>
  {
    Error_Handler();
 8005ec4:	f7ff fb5c 	bl	8005580 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005ec8:	2300      	movs	r3, #0
 8005eca:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005ecc:	2300      	movs	r3, #0
 8005ece:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8005ed0:	1d3b      	adds	r3, r7, #4
 8005ed2:	4619      	mov	r1, r3
 8005ed4:	4805      	ldr	r0, [pc, #20]	; (8005eec <MX_TIM15_Init+0x9c>)
 8005ed6:	f004 fdff 	bl	800aad8 <HAL_TIMEx_MasterConfigSynchronization>
 8005eda:	4603      	mov	r3, r0
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d001      	beq.n	8005ee4 <MX_TIM15_Init+0x94>
  {
    Error_Handler();
 8005ee0:	f7ff fb4e 	bl	8005580 <Error_Handler>
  }

}
 8005ee4:	bf00      	nop
 8005ee6:	3720      	adds	r7, #32
 8005ee8:	46bd      	mov	sp, r7
 8005eea:	bd80      	pop	{r7, pc}
 8005eec:	20002490 	.word	0x20002490
 8005ef0:	40014000 	.word	0x40014000

08005ef4 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 8005ef4:	b580      	push	{r7, lr}
 8005ef6:	af00      	add	r7, sp, #0

  htim16.Instance = TIM16;
 8005ef8:	4b10      	ldr	r3, [pc, #64]	; (8005f3c <MX_TIM16_Init+0x48>)
 8005efa:	4a11      	ldr	r2, [pc, #68]	; (8005f40 <MX_TIM16_Init+0x4c>)
 8005efc:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 1024;
 8005efe:	4b0f      	ldr	r3, [pc, #60]	; (8005f3c <MX_TIM16_Init+0x48>)
 8005f00:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005f04:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005f06:	4b0d      	ldr	r3, [pc, #52]	; (8005f3c <MX_TIM16_Init+0x48>)
 8005f08:	2200      	movs	r2, #0
 8005f0a:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 1024;
 8005f0c:	4b0b      	ldr	r3, [pc, #44]	; (8005f3c <MX_TIM16_Init+0x48>)
 8005f0e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005f12:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005f14:	4b09      	ldr	r3, [pc, #36]	; (8005f3c <MX_TIM16_Init+0x48>)
 8005f16:	2200      	movs	r2, #0
 8005f18:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8005f1a:	4b08      	ldr	r3, [pc, #32]	; (8005f3c <MX_TIM16_Init+0x48>)
 8005f1c:	2200      	movs	r2, #0
 8005f1e:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005f20:	4b06      	ldr	r3, [pc, #24]	; (8005f3c <MX_TIM16_Init+0x48>)
 8005f22:	2200      	movs	r2, #0
 8005f24:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8005f26:	4805      	ldr	r0, [pc, #20]	; (8005f3c <MX_TIM16_Init+0x48>)
 8005f28:	f003 ff62 	bl	8009df0 <HAL_TIM_Base_Init>
 8005f2c:	4603      	mov	r3, r0
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d001      	beq.n	8005f36 <MX_TIM16_Init+0x42>
  {
    Error_Handler();
 8005f32:	f7ff fb25 	bl	8005580 <Error_Handler>
  }

}
 8005f36:	bf00      	nop
 8005f38:	bd80      	pop	{r7, pc}
 8005f3a:	bf00      	nop
 8005f3c:	2000260c 	.word	0x2000260c
 8005f40:	40014400 	.word	0x40014400

08005f44 <MX_TIM17_Init>:
/* TIM17 init function */
void MX_TIM17_Init(void)
{
 8005f44:	b580      	push	{r7, lr}
 8005f46:	af00      	add	r7, sp, #0

  htim17.Instance = TIM17;
 8005f48:	4b0f      	ldr	r3, [pc, #60]	; (8005f88 <MX_TIM17_Init+0x44>)
 8005f4a:	4a10      	ldr	r2, [pc, #64]	; (8005f8c <MX_TIM17_Init+0x48>)
 8005f4c:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 1023;
 8005f4e:	4b0e      	ldr	r3, [pc, #56]	; (8005f88 <MX_TIM17_Init+0x44>)
 8005f50:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8005f54:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005f56:	4b0c      	ldr	r3, [pc, #48]	; (8005f88 <MX_TIM17_Init+0x44>)
 8005f58:	2200      	movs	r2, #0
 8005f5a:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 64;
 8005f5c:	4b0a      	ldr	r3, [pc, #40]	; (8005f88 <MX_TIM17_Init+0x44>)
 8005f5e:	2240      	movs	r2, #64	; 0x40
 8005f60:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005f62:	4b09      	ldr	r3, [pc, #36]	; (8005f88 <MX_TIM17_Init+0x44>)
 8005f64:	2200      	movs	r2, #0
 8005f66:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8005f68:	4b07      	ldr	r3, [pc, #28]	; (8005f88 <MX_TIM17_Init+0x44>)
 8005f6a:	2200      	movs	r2, #0
 8005f6c:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005f6e:	4b06      	ldr	r3, [pc, #24]	; (8005f88 <MX_TIM17_Init+0x44>)
 8005f70:	2200      	movs	r2, #0
 8005f72:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8005f74:	4804      	ldr	r0, [pc, #16]	; (8005f88 <MX_TIM17_Init+0x44>)
 8005f76:	f003 ff3b 	bl	8009df0 <HAL_TIM_Base_Init>
 8005f7a:	4603      	mov	r3, r0
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d001      	beq.n	8005f84 <MX_TIM17_Init+0x40>
  {
    Error_Handler();
 8005f80:	f7ff fafe 	bl	8005580 <Error_Handler>
  }

}
 8005f84:	bf00      	nop
 8005f86:	bd80      	pop	{r7, pc}
 8005f88:	200024dc 	.word	0x200024dc
 8005f8c:	40014800 	.word	0x40014800

08005f90 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8005f90:	b580      	push	{r7, lr}
 8005f92:	b08a      	sub	sp, #40	; 0x28
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005f98:	f107 0314 	add.w	r3, r7, #20
 8005f9c:	2200      	movs	r2, #0
 8005f9e:	601a      	str	r2, [r3, #0]
 8005fa0:	605a      	str	r2, [r3, #4]
 8005fa2:	609a      	str	r2, [r3, #8]
 8005fa4:	60da      	str	r2, [r3, #12]
 8005fa6:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	4a23      	ldr	r2, [pc, #140]	; (800603c <HAL_TIM_Encoder_MspInit+0xac>)
 8005fae:	4293      	cmp	r3, r2
 8005fb0:	d13f      	bne.n	8006032 <HAL_TIM_Encoder_MspInit+0xa2>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005fb2:	4b23      	ldr	r3, [pc, #140]	; (8006040 <HAL_TIM_Encoder_MspInit+0xb0>)
 8005fb4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005fb6:	4a22      	ldr	r2, [pc, #136]	; (8006040 <HAL_TIM_Encoder_MspInit+0xb0>)
 8005fb8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005fbc:	6613      	str	r3, [r2, #96]	; 0x60
 8005fbe:	4b20      	ldr	r3, [pc, #128]	; (8006040 <HAL_TIM_Encoder_MspInit+0xb0>)
 8005fc0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005fc2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005fc6:	613b      	str	r3, [r7, #16]
 8005fc8:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005fca:	4b1d      	ldr	r3, [pc, #116]	; (8006040 <HAL_TIM_Encoder_MspInit+0xb0>)
 8005fcc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005fce:	4a1c      	ldr	r2, [pc, #112]	; (8006040 <HAL_TIM_Encoder_MspInit+0xb0>)
 8005fd0:	f043 0304 	orr.w	r3, r3, #4
 8005fd4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005fd6:	4b1a      	ldr	r3, [pc, #104]	; (8006040 <HAL_TIM_Encoder_MspInit+0xb0>)
 8005fd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005fda:	f003 0304 	and.w	r3, r3, #4
 8005fde:	60fb      	str	r3, [r7, #12]
 8005fe0:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration    
    PC0     ------> TIM1_CH1
    PC1     ------> TIM1_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8005fe2:	2303      	movs	r3, #3
 8005fe4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005fe6:	2302      	movs	r3, #2
 8005fe8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005fea:	2300      	movs	r3, #0
 8005fec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005fee:	2300      	movs	r3, #0
 8005ff0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8005ff2:	2302      	movs	r3, #2
 8005ff4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005ff6:	f107 0314 	add.w	r3, r7, #20
 8005ffa:	4619      	mov	r1, r3
 8005ffc:	4811      	ldr	r0, [pc, #68]	; (8006044 <HAL_TIM_Encoder_MspInit+0xb4>)
 8005ffe:	f002 fcd3 	bl	80089a8 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8006002:	2200      	movs	r2, #0
 8006004:	2100      	movs	r1, #0
 8006006:	2018      	movs	r0, #24
 8006008:	f001 fdb9 	bl	8007b7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 800600c:	2018      	movs	r0, #24
 800600e:	f001 fdd0 	bl	8007bb2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 1, 0);
 8006012:	2200      	movs	r2, #0
 8006014:	2101      	movs	r1, #1
 8006016:	2019      	movs	r0, #25
 8006018:	f001 fdb1 	bl	8007b7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 800601c:	2019      	movs	r0, #25
 800601e:	f001 fdc8 	bl	8007bb2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 1, 0);
 8006022:	2200      	movs	r2, #0
 8006024:	2101      	movs	r1, #1
 8006026:	201a      	movs	r0, #26
 8006028:	f001 fda9 	bl	8007b7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 800602c:	201a      	movs	r0, #26
 800602e:	f001 fdc0 	bl	8007bb2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8006032:	bf00      	nop
 8006034:	3728      	adds	r7, #40	; 0x28
 8006036:	46bd      	mov	sp, r7
 8006038:	bd80      	pop	{r7, pc}
 800603a:	bf00      	nop
 800603c:	40012c00 	.word	0x40012c00
 8006040:	40021000 	.word	0x40021000
 8006044:	48000800 	.word	0x48000800

08006048 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8006048:	b580      	push	{r7, lr}
 800604a:	b08e      	sub	sp, #56	; 0x38
 800604c:	af00      	add	r7, sp, #0
 800604e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006050:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006054:	2200      	movs	r2, #0
 8006056:	601a      	str	r2, [r3, #0]
 8006058:	605a      	str	r2, [r3, #4]
 800605a:	609a      	str	r2, [r3, #8]
 800605c:	60da      	str	r2, [r3, #12]
 800605e:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006068:	d131      	bne.n	80060ce <HAL_TIM_Base_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800606a:	4b53      	ldr	r3, [pc, #332]	; (80061b8 <HAL_TIM_Base_MspInit+0x170>)
 800606c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800606e:	4a52      	ldr	r2, [pc, #328]	; (80061b8 <HAL_TIM_Base_MspInit+0x170>)
 8006070:	f043 0301 	orr.w	r3, r3, #1
 8006074:	6593      	str	r3, [r2, #88]	; 0x58
 8006076:	4b50      	ldr	r3, [pc, #320]	; (80061b8 <HAL_TIM_Base_MspInit+0x170>)
 8006078:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800607a:	f003 0301 	and.w	r3, r3, #1
 800607e:	623b      	str	r3, [r7, #32]
 8006080:	6a3b      	ldr	r3, [r7, #32]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006082:	4b4d      	ldr	r3, [pc, #308]	; (80061b8 <HAL_TIM_Base_MspInit+0x170>)
 8006084:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006086:	4a4c      	ldr	r2, [pc, #304]	; (80061b8 <HAL_TIM_Base_MspInit+0x170>)
 8006088:	f043 0301 	orr.w	r3, r3, #1
 800608c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800608e:	4b4a      	ldr	r3, [pc, #296]	; (80061b8 <HAL_TIM_Base_MspInit+0x170>)
 8006090:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006092:	f003 0301 	and.w	r3, r3, #1
 8006096:	61fb      	str	r3, [r7, #28]
 8006098:	69fb      	ldr	r3, [r7, #28]
    /**TIM2 GPIO Configuration    
    PA0     ------> TIM2_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800609a:	2301      	movs	r3, #1
 800609c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800609e:	2302      	movs	r3, #2
 80060a0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80060a2:	2300      	movs	r3, #0
 80060a4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80060a6:	2300      	movs	r3, #0
 80060a8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80060aa:	2301      	movs	r3, #1
 80060ac:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80060ae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80060b2:	4619      	mov	r1, r3
 80060b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80060b8:	f002 fc76 	bl	80089a8 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 80060bc:	2200      	movs	r2, #0
 80060be:	2101      	movs	r1, #1
 80060c0:	201c      	movs	r0, #28
 80060c2:	f001 fd5c 	bl	8007b7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80060c6:	201c      	movs	r0, #28
 80060c8:	f001 fd73 	bl	8007bb2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 80060cc:	e070      	b.n	80061b0 <HAL_TIM_Base_MspInit+0x168>
  else if(tim_baseHandle->Instance==TIM5)
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	4a3a      	ldr	r2, [pc, #232]	; (80061bc <HAL_TIM_Base_MspInit+0x174>)
 80060d4:	4293      	cmp	r3, r2
 80060d6:	d10c      	bne.n	80060f2 <HAL_TIM_Base_MspInit+0xaa>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80060d8:	4b37      	ldr	r3, [pc, #220]	; (80061b8 <HAL_TIM_Base_MspInit+0x170>)
 80060da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80060dc:	4a36      	ldr	r2, [pc, #216]	; (80061b8 <HAL_TIM_Base_MspInit+0x170>)
 80060de:	f043 0308 	orr.w	r3, r3, #8
 80060e2:	6593      	str	r3, [r2, #88]	; 0x58
 80060e4:	4b34      	ldr	r3, [pc, #208]	; (80061b8 <HAL_TIM_Base_MspInit+0x170>)
 80060e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80060e8:	f003 0308 	and.w	r3, r3, #8
 80060ec:	61bb      	str	r3, [r7, #24]
 80060ee:	69bb      	ldr	r3, [r7, #24]
}
 80060f0:	e05e      	b.n	80061b0 <HAL_TIM_Base_MspInit+0x168>
  else if(tim_baseHandle->Instance==TIM8)
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	4a32      	ldr	r2, [pc, #200]	; (80061c0 <HAL_TIM_Base_MspInit+0x178>)
 80060f8:	4293      	cmp	r3, r2
 80060fa:	d10c      	bne.n	8006116 <HAL_TIM_Base_MspInit+0xce>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80060fc:	4b2e      	ldr	r3, [pc, #184]	; (80061b8 <HAL_TIM_Base_MspInit+0x170>)
 80060fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006100:	4a2d      	ldr	r2, [pc, #180]	; (80061b8 <HAL_TIM_Base_MspInit+0x170>)
 8006102:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8006106:	6613      	str	r3, [r2, #96]	; 0x60
 8006108:	4b2b      	ldr	r3, [pc, #172]	; (80061b8 <HAL_TIM_Base_MspInit+0x170>)
 800610a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800610c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006110:	617b      	str	r3, [r7, #20]
 8006112:	697b      	ldr	r3, [r7, #20]
}
 8006114:	e04c      	b.n	80061b0 <HAL_TIM_Base_MspInit+0x168>
  else if(tim_baseHandle->Instance==TIM15)
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	4a2a      	ldr	r2, [pc, #168]	; (80061c4 <HAL_TIM_Base_MspInit+0x17c>)
 800611c:	4293      	cmp	r3, r2
 800611e:	d114      	bne.n	800614a <HAL_TIM_Base_MspInit+0x102>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8006120:	4b25      	ldr	r3, [pc, #148]	; (80061b8 <HAL_TIM_Base_MspInit+0x170>)
 8006122:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006124:	4a24      	ldr	r2, [pc, #144]	; (80061b8 <HAL_TIM_Base_MspInit+0x170>)
 8006126:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800612a:	6613      	str	r3, [r2, #96]	; 0x60
 800612c:	4b22      	ldr	r3, [pc, #136]	; (80061b8 <HAL_TIM_Base_MspInit+0x170>)
 800612e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006130:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006134:	613b      	str	r3, [r7, #16]
 8006136:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8006138:	2200      	movs	r2, #0
 800613a:	2100      	movs	r1, #0
 800613c:	2018      	movs	r0, #24
 800613e:	f001 fd1e 	bl	8007b7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8006142:	2018      	movs	r0, #24
 8006144:	f001 fd35 	bl	8007bb2 <HAL_NVIC_EnableIRQ>
}
 8006148:	e032      	b.n	80061b0 <HAL_TIM_Base_MspInit+0x168>
  else if(tim_baseHandle->Instance==TIM16)
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	4a1e      	ldr	r2, [pc, #120]	; (80061c8 <HAL_TIM_Base_MspInit+0x180>)
 8006150:	4293      	cmp	r3, r2
 8006152:	d114      	bne.n	800617e <HAL_TIM_Base_MspInit+0x136>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8006154:	4b18      	ldr	r3, [pc, #96]	; (80061b8 <HAL_TIM_Base_MspInit+0x170>)
 8006156:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006158:	4a17      	ldr	r2, [pc, #92]	; (80061b8 <HAL_TIM_Base_MspInit+0x170>)
 800615a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800615e:	6613      	str	r3, [r2, #96]	; 0x60
 8006160:	4b15      	ldr	r3, [pc, #84]	; (80061b8 <HAL_TIM_Base_MspInit+0x170>)
 8006162:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006164:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006168:	60fb      	str	r3, [r7, #12]
 800616a:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 1, 0);
 800616c:	2200      	movs	r2, #0
 800616e:	2101      	movs	r1, #1
 8006170:	2019      	movs	r0, #25
 8006172:	f001 fd04 	bl	8007b7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8006176:	2019      	movs	r0, #25
 8006178:	f001 fd1b 	bl	8007bb2 <HAL_NVIC_EnableIRQ>
}
 800617c:	e018      	b.n	80061b0 <HAL_TIM_Base_MspInit+0x168>
  else if(tim_baseHandle->Instance==TIM17)
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	4a12      	ldr	r2, [pc, #72]	; (80061cc <HAL_TIM_Base_MspInit+0x184>)
 8006184:	4293      	cmp	r3, r2
 8006186:	d113      	bne.n	80061b0 <HAL_TIM_Base_MspInit+0x168>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8006188:	4b0b      	ldr	r3, [pc, #44]	; (80061b8 <HAL_TIM_Base_MspInit+0x170>)
 800618a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800618c:	4a0a      	ldr	r2, [pc, #40]	; (80061b8 <HAL_TIM_Base_MspInit+0x170>)
 800618e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006192:	6613      	str	r3, [r2, #96]	; 0x60
 8006194:	4b08      	ldr	r3, [pc, #32]	; (80061b8 <HAL_TIM_Base_MspInit+0x170>)
 8006196:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006198:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800619c:	60bb      	str	r3, [r7, #8]
 800619e:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 1, 0);
 80061a0:	2200      	movs	r2, #0
 80061a2:	2101      	movs	r1, #1
 80061a4:	201a      	movs	r0, #26
 80061a6:	f001 fcea 	bl	8007b7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 80061aa:	201a      	movs	r0, #26
 80061ac:	f001 fd01 	bl	8007bb2 <HAL_NVIC_EnableIRQ>
}
 80061b0:	bf00      	nop
 80061b2:	3738      	adds	r7, #56	; 0x38
 80061b4:	46bd      	mov	sp, r7
 80061b6:	bd80      	pop	{r7, pc}
 80061b8:	40021000 	.word	0x40021000
 80061bc:	40000c00 	.word	0x40000c00
 80061c0:	40013400 	.word	0x40013400
 80061c4:	40014000 	.word	0x40014000
 80061c8:	40014400 	.word	0x40014400
 80061cc:	40014800 	.word	0x40014800

080061d0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80061d0:	480d      	ldr	r0, [pc, #52]	; (8006208 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80061d2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80061d4:	480d      	ldr	r0, [pc, #52]	; (800620c <LoopForever+0x6>)
  ldr r1, =_edata
 80061d6:	490e      	ldr	r1, [pc, #56]	; (8006210 <LoopForever+0xa>)
  ldr r2, =_sidata
 80061d8:	4a0e      	ldr	r2, [pc, #56]	; (8006214 <LoopForever+0xe>)
  movs r3, #0
 80061da:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80061dc:	e002      	b.n	80061e4 <LoopCopyDataInit>

080061de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80061de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80061e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80061e2:	3304      	adds	r3, #4

080061e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80061e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80061e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80061e8:	d3f9      	bcc.n	80061de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80061ea:	4a0b      	ldr	r2, [pc, #44]	; (8006218 <LoopForever+0x12>)
  ldr r4, =_ebss
 80061ec:	4c0b      	ldr	r4, [pc, #44]	; (800621c <LoopForever+0x16>)
  movs r3, #0
 80061ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80061f0:	e001      	b.n	80061f6 <LoopFillZerobss>

080061f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80061f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80061f4:	3204      	adds	r2, #4

080061f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80061f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80061f8:	d3fb      	bcc.n	80061f2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80061fa:	f7ff fc81 	bl	8005b00 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80061fe:	f006 f955 	bl	800c4ac <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8006202:	f7ff f8b7 	bl	8005374 <main>

08006206 <LoopForever>:

LoopForever:
    b LoopForever
 8006206:	e7fe      	b.n	8006206 <LoopForever>
  ldr   r0, =_estack
 8006208:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800620c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006210:	20001dd4 	.word	0x20001dd4
  ldr r2, =_sidata
 8006214:	0800fe98 	.word	0x0800fe98
  ldr r2, =_sbss
 8006218:	20001dd4 	.word	0x20001dd4
  ldr r4, =_ebss
 800621c:	20002660 	.word	0x20002660

08006220 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8006220:	e7fe      	b.n	8006220 <ADC1_2_IRQHandler>

08006222 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006222:	b580      	push	{r7, lr}
 8006224:	b082      	sub	sp, #8
 8006226:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8006228:	2300      	movs	r3, #0
 800622a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800622c:	2003      	movs	r0, #3
 800622e:	f001 fc9b 	bl	8007b68 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8006232:	2000      	movs	r0, #0
 8006234:	f000 f80e 	bl	8006254 <HAL_InitTick>
 8006238:	4603      	mov	r3, r0
 800623a:	2b00      	cmp	r3, #0
 800623c:	d002      	beq.n	8006244 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800623e:	2301      	movs	r3, #1
 8006240:	71fb      	strb	r3, [r7, #7]
 8006242:	e001      	b.n	8006248 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8006244:	f7ff fa6c 	bl	8005720 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8006248:	79fb      	ldrb	r3, [r7, #7]

}
 800624a:	4618      	mov	r0, r3
 800624c:	3708      	adds	r7, #8
 800624e:	46bd      	mov	sp, r7
 8006250:	bd80      	pop	{r7, pc}
	...

08006254 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006254:	b580      	push	{r7, lr}
 8006256:	b084      	sub	sp, #16
 8006258:	af00      	add	r7, sp, #0
 800625a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800625c:	2300      	movs	r3, #0
 800625e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8006260:	4b16      	ldr	r3, [pc, #88]	; (80062bc <HAL_InitTick+0x68>)
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	2b00      	cmp	r3, #0
 8006266:	d022      	beq.n	80062ae <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8006268:	4b15      	ldr	r3, [pc, #84]	; (80062c0 <HAL_InitTick+0x6c>)
 800626a:	681a      	ldr	r2, [r3, #0]
 800626c:	4b13      	ldr	r3, [pc, #76]	; (80062bc <HAL_InitTick+0x68>)
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8006274:	fbb1 f3f3 	udiv	r3, r1, r3
 8006278:	fbb2 f3f3 	udiv	r3, r2, r3
 800627c:	4618      	mov	r0, r3
 800627e:	f001 fca6 	bl	8007bce <HAL_SYSTICK_Config>
 8006282:	4603      	mov	r3, r0
 8006284:	2b00      	cmp	r3, #0
 8006286:	d10f      	bne.n	80062a8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2b0f      	cmp	r3, #15
 800628c:	d809      	bhi.n	80062a2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800628e:	2200      	movs	r2, #0
 8006290:	6879      	ldr	r1, [r7, #4]
 8006292:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006296:	f001 fc72 	bl	8007b7e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800629a:	4a0a      	ldr	r2, [pc, #40]	; (80062c4 <HAL_InitTick+0x70>)
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	6013      	str	r3, [r2, #0]
 80062a0:	e007      	b.n	80062b2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80062a2:	2301      	movs	r3, #1
 80062a4:	73fb      	strb	r3, [r7, #15]
 80062a6:	e004      	b.n	80062b2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80062a8:	2301      	movs	r3, #1
 80062aa:	73fb      	strb	r3, [r7, #15]
 80062ac:	e001      	b.n	80062b2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80062ae:	2301      	movs	r3, #1
 80062b0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80062b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80062b4:	4618      	mov	r0, r3
 80062b6:	3710      	adds	r7, #16
 80062b8:	46bd      	mov	sp, r7
 80062ba:	bd80      	pop	{r7, pc}
 80062bc:	20000bb8 	.word	0x20000bb8
 80062c0:	20000bb0 	.word	0x20000bb0
 80062c4:	20000bb4 	.word	0x20000bb4

080062c8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80062c8:	b480      	push	{r7}
 80062ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80062cc:	4b05      	ldr	r3, [pc, #20]	; (80062e4 <HAL_IncTick+0x1c>)
 80062ce:	681a      	ldr	r2, [r3, #0]
 80062d0:	4b05      	ldr	r3, [pc, #20]	; (80062e8 <HAL_IncTick+0x20>)
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	4413      	add	r3, r2
 80062d6:	4a03      	ldr	r2, [pc, #12]	; (80062e4 <HAL_IncTick+0x1c>)
 80062d8:	6013      	str	r3, [r2, #0]
}
 80062da:	bf00      	nop
 80062dc:	46bd      	mov	sp, r7
 80062de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e2:	4770      	bx	lr
 80062e4:	20002658 	.word	0x20002658
 80062e8:	20000bb8 	.word	0x20000bb8

080062ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80062ec:	b480      	push	{r7}
 80062ee:	af00      	add	r7, sp, #0
  return uwTick;
 80062f0:	4b03      	ldr	r3, [pc, #12]	; (8006300 <HAL_GetTick+0x14>)
 80062f2:	681b      	ldr	r3, [r3, #0]
}
 80062f4:	4618      	mov	r0, r3
 80062f6:	46bd      	mov	sp, r7
 80062f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062fc:	4770      	bx	lr
 80062fe:	bf00      	nop
 8006300:	20002658 	.word	0x20002658

08006304 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006304:	b580      	push	{r7, lr}
 8006306:	b084      	sub	sp, #16
 8006308:	af00      	add	r7, sp, #0
 800630a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800630c:	f7ff ffee 	bl	80062ec <HAL_GetTick>
 8006310:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800631c:	d004      	beq.n	8006328 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800631e:	4b09      	ldr	r3, [pc, #36]	; (8006344 <HAL_Delay+0x40>)
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	68fa      	ldr	r2, [r7, #12]
 8006324:	4413      	add	r3, r2
 8006326:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8006328:	bf00      	nop
 800632a:	f7ff ffdf 	bl	80062ec <HAL_GetTick>
 800632e:	4602      	mov	r2, r0
 8006330:	68bb      	ldr	r3, [r7, #8]
 8006332:	1ad3      	subs	r3, r2, r3
 8006334:	68fa      	ldr	r2, [r7, #12]
 8006336:	429a      	cmp	r2, r3
 8006338:	d8f7      	bhi.n	800632a <HAL_Delay+0x26>
  {
  }
}
 800633a:	bf00      	nop
 800633c:	3710      	adds	r7, #16
 800633e:	46bd      	mov	sp, r7
 8006340:	bd80      	pop	{r7, pc}
 8006342:	bf00      	nop
 8006344:	20000bb8 	.word	0x20000bb8

08006348 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8006348:	b480      	push	{r7}
 800634a:	b083      	sub	sp, #12
 800634c:	af00      	add	r7, sp, #0
 800634e:	6078      	str	r0, [r7, #4]
 8006350:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	689b      	ldr	r3, [r3, #8]
 8006356:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800635a:	683b      	ldr	r3, [r7, #0]
 800635c:	431a      	orrs	r2, r3
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	609a      	str	r2, [r3, #8]
}
 8006362:	bf00      	nop
 8006364:	370c      	adds	r7, #12
 8006366:	46bd      	mov	sp, r7
 8006368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800636c:	4770      	bx	lr

0800636e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800636e:	b480      	push	{r7}
 8006370:	b083      	sub	sp, #12
 8006372:	af00      	add	r7, sp, #0
 8006374:	6078      	str	r0, [r7, #4]
 8006376:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	689b      	ldr	r3, [r3, #8]
 800637c:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8006380:	683b      	ldr	r3, [r7, #0]
 8006382:	431a      	orrs	r2, r3
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	609a      	str	r2, [r3, #8]
}
 8006388:	bf00      	nop
 800638a:	370c      	adds	r7, #12
 800638c:	46bd      	mov	sp, r7
 800638e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006392:	4770      	bx	lr

08006394 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8006394:	b480      	push	{r7}
 8006396:	b083      	sub	sp, #12
 8006398:	af00      	add	r7, sp, #0
 800639a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	689b      	ldr	r3, [r3, #8]
 80063a0:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80063a4:	4618      	mov	r0, r3
 80063a6:	370c      	adds	r7, #12
 80063a8:	46bd      	mov	sp, r7
 80063aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ae:	4770      	bx	lr

080063b0 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80063b0:	b490      	push	{r4, r7}
 80063b2:	b084      	sub	sp, #16
 80063b4:	af00      	add	r7, sp, #0
 80063b6:	60f8      	str	r0, [r7, #12]
 80063b8:	60b9      	str	r1, [r7, #8]
 80063ba:	607a      	str	r2, [r7, #4]
 80063bc:	603b      	str	r3, [r7, #0]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	3360      	adds	r3, #96	; 0x60
 80063c2:	461a      	mov	r2, r3
 80063c4:	68bb      	ldr	r3, [r7, #8]
 80063c6:	009b      	lsls	r3, r3, #2
 80063c8:	4413      	add	r3, r2
 80063ca:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 80063cc:	6822      	ldr	r2, [r4, #0]
 80063ce:	4b08      	ldr	r3, [pc, #32]	; (80063f0 <LL_ADC_SetOffset+0x40>)
 80063d0:	4013      	ands	r3, r2
 80063d2:	687a      	ldr	r2, [r7, #4]
 80063d4:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80063d8:	683a      	ldr	r2, [r7, #0]
 80063da:	430a      	orrs	r2, r1
 80063dc:	4313      	orrs	r3, r2
 80063de:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80063e2:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80063e4:	bf00      	nop
 80063e6:	3710      	adds	r7, #16
 80063e8:	46bd      	mov	sp, r7
 80063ea:	bc90      	pop	{r4, r7}
 80063ec:	4770      	bx	lr
 80063ee:	bf00      	nop
 80063f0:	03fff000 	.word	0x03fff000

080063f4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80063f4:	b490      	push	{r4, r7}
 80063f6:	b082      	sub	sp, #8
 80063f8:	af00      	add	r7, sp, #0
 80063fa:	6078      	str	r0, [r7, #4]
 80063fc:	6039      	str	r1, [r7, #0]
  register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	3360      	adds	r3, #96	; 0x60
 8006402:	461a      	mov	r2, r3
 8006404:	683b      	ldr	r3, [r7, #0]
 8006406:	009b      	lsls	r3, r3, #2
 8006408:	4413      	add	r3, r2
 800640a:	461c      	mov	r4, r3

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800640c:	6823      	ldr	r3, [r4, #0]
 800640e:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8006412:	4618      	mov	r0, r3
 8006414:	3708      	adds	r7, #8
 8006416:	46bd      	mov	sp, r7
 8006418:	bc90      	pop	{r4, r7}
 800641a:	4770      	bx	lr

0800641c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800641c:	b490      	push	{r4, r7}
 800641e:	b084      	sub	sp, #16
 8006420:	af00      	add	r7, sp, #0
 8006422:	60f8      	str	r0, [r7, #12]
 8006424:	60b9      	str	r1, [r7, #8]
 8006426:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	3360      	adds	r3, #96	; 0x60
 800642c:	461a      	mov	r2, r3
 800642e:	68bb      	ldr	r3, [r7, #8]
 8006430:	009b      	lsls	r3, r3, #2
 8006432:	4413      	add	r3, r2
 8006434:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8006436:	6823      	ldr	r3, [r4, #0]
 8006438:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	4313      	orrs	r3, r2
 8006440:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8006442:	bf00      	nop
 8006444:	3710      	adds	r7, #16
 8006446:	46bd      	mov	sp, r7
 8006448:	bc90      	pop	{r4, r7}
 800644a:	4770      	bx	lr

0800644c <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800644c:	b490      	push	{r4, r7}
 800644e:	b084      	sub	sp, #16
 8006450:	af00      	add	r7, sp, #0
 8006452:	60f8      	str	r0, [r7, #12]
 8006454:	60b9      	str	r1, [r7, #8]
 8006456:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	3360      	adds	r3, #96	; 0x60
 800645c:	461a      	mov	r2, r3
 800645e:	68bb      	ldr	r3, [r7, #8]
 8006460:	009b      	lsls	r3, r3, #2
 8006462:	4413      	add	r3, r2
 8006464:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8006466:	6823      	ldr	r3, [r4, #0]
 8006468:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	4313      	orrs	r3, r2
 8006470:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8006472:	bf00      	nop
 8006474:	3710      	adds	r7, #16
 8006476:	46bd      	mov	sp, r7
 8006478:	bc90      	pop	{r4, r7}
 800647a:	4770      	bx	lr

0800647c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 800647c:	b490      	push	{r4, r7}
 800647e:	b084      	sub	sp, #16
 8006480:	af00      	add	r7, sp, #0
 8006482:	60f8      	str	r0, [r7, #12]
 8006484:	60b9      	str	r1, [r7, #8]
 8006486:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	3360      	adds	r3, #96	; 0x60
 800648c:	461a      	mov	r2, r3
 800648e:	68bb      	ldr	r3, [r7, #8]
 8006490:	009b      	lsls	r3, r3, #2
 8006492:	4413      	add	r3, r2
 8006494:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8006496:	6823      	ldr	r3, [r4, #0]
 8006498:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	4313      	orrs	r3, r2
 80064a0:	6023      	str	r3, [r4, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80064a2:	bf00      	nop
 80064a4:	3710      	adds	r7, #16
 80064a6:	46bd      	mov	sp, r7
 80064a8:	bc90      	pop	{r4, r7}
 80064aa:	4770      	bx	lr

080064ac <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80064ac:	b480      	push	{r7}
 80064ae:	b083      	sub	sp, #12
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	6078      	str	r0, [r7, #4]
 80064b4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	695b      	ldr	r3, [r3, #20]
 80064ba:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80064be:	683b      	ldr	r3, [r7, #0]
 80064c0:	431a      	orrs	r2, r3
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	615a      	str	r2, [r3, #20]
}
 80064c6:	bf00      	nop
 80064c8:	370c      	adds	r7, #12
 80064ca:	46bd      	mov	sp, r7
 80064cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d0:	4770      	bx	lr

080064d2 <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80064d2:	b490      	push	{r4, r7}
 80064d4:	b084      	sub	sp, #16
 80064d6:	af00      	add	r7, sp, #0
 80064d8:	60f8      	str	r0, [r7, #12]
 80064da:	60b9      	str	r1, [r7, #8]
 80064dc:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	3330      	adds	r3, #48	; 0x30
 80064e2:	461a      	mov	r2, r3
 80064e4:	68bb      	ldr	r3, [r7, #8]
 80064e6:	0a1b      	lsrs	r3, r3, #8
 80064e8:	009b      	lsls	r3, r3, #2
 80064ea:	f003 030c 	and.w	r3, r3, #12
 80064ee:	4413      	add	r3, r2
 80064f0:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 80064f2:	6822      	ldr	r2, [r4, #0]
 80064f4:	68bb      	ldr	r3, [r7, #8]
 80064f6:	f003 031f 	and.w	r3, r3, #31
 80064fa:	211f      	movs	r1, #31
 80064fc:	fa01 f303 	lsl.w	r3, r1, r3
 8006500:	43db      	mvns	r3, r3
 8006502:	401a      	ands	r2, r3
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	0e9b      	lsrs	r3, r3, #26
 8006508:	f003 011f 	and.w	r1, r3, #31
 800650c:	68bb      	ldr	r3, [r7, #8]
 800650e:	f003 031f 	and.w	r3, r3, #31
 8006512:	fa01 f303 	lsl.w	r3, r1, r3
 8006516:	4313      	orrs	r3, r2
 8006518:	6023      	str	r3, [r4, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800651a:	bf00      	nop
 800651c:	3710      	adds	r7, #16
 800651e:	46bd      	mov	sp, r7
 8006520:	bc90      	pop	{r4, r7}
 8006522:	4770      	bx	lr

08006524 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8006524:	b490      	push	{r4, r7}
 8006526:	b084      	sub	sp, #16
 8006528:	af00      	add	r7, sp, #0
 800652a:	60f8      	str	r0, [r7, #12]
 800652c:	60b9      	str	r1, [r7, #8]
 800652e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	3314      	adds	r3, #20
 8006534:	461a      	mov	r2, r3
 8006536:	68bb      	ldr	r3, [r7, #8]
 8006538:	0e5b      	lsrs	r3, r3, #25
 800653a:	009b      	lsls	r3, r3, #2
 800653c:	f003 0304 	and.w	r3, r3, #4
 8006540:	4413      	add	r3, r2
 8006542:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8006544:	6822      	ldr	r2, [r4, #0]
 8006546:	68bb      	ldr	r3, [r7, #8]
 8006548:	0d1b      	lsrs	r3, r3, #20
 800654a:	f003 031f 	and.w	r3, r3, #31
 800654e:	2107      	movs	r1, #7
 8006550:	fa01 f303 	lsl.w	r3, r1, r3
 8006554:	43db      	mvns	r3, r3
 8006556:	401a      	ands	r2, r3
 8006558:	68bb      	ldr	r3, [r7, #8]
 800655a:	0d1b      	lsrs	r3, r3, #20
 800655c:	f003 031f 	and.w	r3, r3, #31
 8006560:	6879      	ldr	r1, [r7, #4]
 8006562:	fa01 f303 	lsl.w	r3, r1, r3
 8006566:	4313      	orrs	r3, r2
 8006568:	6023      	str	r3, [r4, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800656a:	bf00      	nop
 800656c:	3710      	adds	r7, #16
 800656e:	46bd      	mov	sp, r7
 8006570:	bc90      	pop	{r4, r7}
 8006572:	4770      	bx	lr

08006574 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8006574:	b480      	push	{r7}
 8006576:	b085      	sub	sp, #20
 8006578:	af00      	add	r7, sp, #0
 800657a:	60f8      	str	r0, [r7, #12]
 800657c:	60b9      	str	r1, [r7, #8]
 800657e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8006586:	68bb      	ldr	r3, [r7, #8]
 8006588:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800658c:	43db      	mvns	r3, r3
 800658e:	401a      	ands	r2, r3
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	f003 0318 	and.w	r3, r3, #24
 8006596:	4908      	ldr	r1, [pc, #32]	; (80065b8 <LL_ADC_SetChannelSingleDiff+0x44>)
 8006598:	40d9      	lsrs	r1, r3
 800659a:	68bb      	ldr	r3, [r7, #8]
 800659c:	400b      	ands	r3, r1
 800659e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80065a2:	431a      	orrs	r2, r3
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80065aa:	bf00      	nop
 80065ac:	3714      	adds	r7, #20
 80065ae:	46bd      	mov	sp, r7
 80065b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b4:	4770      	bx	lr
 80065b6:	bf00      	nop
 80065b8:	0007ffff 	.word	0x0007ffff

080065bc <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80065bc:	b480      	push	{r7}
 80065be:	b083      	sub	sp, #12
 80065c0:	af00      	add	r7, sp, #0
 80065c2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	689b      	ldr	r3, [r3, #8]
 80065c8:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80065cc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80065d0:	687a      	ldr	r2, [r7, #4]
 80065d2:	6093      	str	r3, [r2, #8]
}
 80065d4:	bf00      	nop
 80065d6:	370c      	adds	r7, #12
 80065d8:	46bd      	mov	sp, r7
 80065da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065de:	4770      	bx	lr

080065e0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80065e0:	b480      	push	{r7}
 80065e2:	b083      	sub	sp, #12
 80065e4:	af00      	add	r7, sp, #0
 80065e6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	689b      	ldr	r3, [r3, #8]
 80065ec:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80065f0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80065f4:	d101      	bne.n	80065fa <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80065f6:	2301      	movs	r3, #1
 80065f8:	e000      	b.n	80065fc <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80065fa:	2300      	movs	r3, #0
}
 80065fc:	4618      	mov	r0, r3
 80065fe:	370c      	adds	r7, #12
 8006600:	46bd      	mov	sp, r7
 8006602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006606:	4770      	bx	lr

08006608 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8006608:	b480      	push	{r7}
 800660a:	b083      	sub	sp, #12
 800660c:	af00      	add	r7, sp, #0
 800660e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	689b      	ldr	r3, [r3, #8]
 8006614:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8006618:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800661c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8006624:	bf00      	nop
 8006626:	370c      	adds	r7, #12
 8006628:	46bd      	mov	sp, r7
 800662a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800662e:	4770      	bx	lr

08006630 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8006630:	b480      	push	{r7}
 8006632:	b083      	sub	sp, #12
 8006634:	af00      	add	r7, sp, #0
 8006636:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	689b      	ldr	r3, [r3, #8]
 800663c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006640:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006644:	d101      	bne.n	800664a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8006646:	2301      	movs	r3, #1
 8006648:	e000      	b.n	800664c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800664a:	2300      	movs	r3, #0
}
 800664c:	4618      	mov	r0, r3
 800664e:	370c      	adds	r7, #12
 8006650:	46bd      	mov	sp, r7
 8006652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006656:	4770      	bx	lr

08006658 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8006658:	b480      	push	{r7}
 800665a:	b083      	sub	sp, #12
 800665c:	af00      	add	r7, sp, #0
 800665e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	689b      	ldr	r3, [r3, #8]
 8006664:	f003 0301 	and.w	r3, r3, #1
 8006668:	2b01      	cmp	r3, #1
 800666a:	d101      	bne.n	8006670 <LL_ADC_IsEnabled+0x18>
 800666c:	2301      	movs	r3, #1
 800666e:	e000      	b.n	8006672 <LL_ADC_IsEnabled+0x1a>
 8006670:	2300      	movs	r3, #0
}
 8006672:	4618      	mov	r0, r3
 8006674:	370c      	adds	r7, #12
 8006676:	46bd      	mov	sp, r7
 8006678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667c:	4770      	bx	lr

0800667e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800667e:	b480      	push	{r7}
 8006680:	b083      	sub	sp, #12
 8006682:	af00      	add	r7, sp, #0
 8006684:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	689b      	ldr	r3, [r3, #8]
 800668a:	f003 0304 	and.w	r3, r3, #4
 800668e:	2b04      	cmp	r3, #4
 8006690:	d101      	bne.n	8006696 <LL_ADC_REG_IsConversionOngoing+0x18>
 8006692:	2301      	movs	r3, #1
 8006694:	e000      	b.n	8006698 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8006696:	2300      	movs	r3, #0
}
 8006698:	4618      	mov	r0, r3
 800669a:	370c      	adds	r7, #12
 800669c:	46bd      	mov	sp, r7
 800669e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a2:	4770      	bx	lr

080066a4 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80066a4:	b480      	push	{r7}
 80066a6:	b083      	sub	sp, #12
 80066a8:	af00      	add	r7, sp, #0
 80066aa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	689b      	ldr	r3, [r3, #8]
 80066b0:	f003 0308 	and.w	r3, r3, #8
 80066b4:	2b08      	cmp	r3, #8
 80066b6:	d101      	bne.n	80066bc <LL_ADC_INJ_IsConversionOngoing+0x18>
 80066b8:	2301      	movs	r3, #1
 80066ba:	e000      	b.n	80066be <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80066bc:	2300      	movs	r3, #0
}
 80066be:	4618      	mov	r0, r3
 80066c0:	370c      	adds	r7, #12
 80066c2:	46bd      	mov	sp, r7
 80066c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c8:	4770      	bx	lr
	...

080066cc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80066cc:	b590      	push	{r4, r7, lr}
 80066ce:	b089      	sub	sp, #36	; 0x24
 80066d0:	af00      	add	r7, sp, #0
 80066d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80066d4:	2300      	movs	r3, #0
 80066d6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80066d8:	2300      	movs	r3, #0
 80066da:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d101      	bne.n	80066e6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80066e2:	2301      	movs	r3, #1
 80066e4:	e1ad      	b.n	8006a42 <HAL_ADC_Init+0x376>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	695b      	ldr	r3, [r3, #20]
 80066ea:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d109      	bne.n	8006708 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80066f4:	6878      	ldr	r0, [r7, #4]
 80066f6:	f7fe f843 	bl	8004780 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	2200      	movs	r2, #0
 80066fe:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	2200      	movs	r2, #0
 8006704:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	4618      	mov	r0, r3
 800670e:	f7ff ff67 	bl	80065e0 <LL_ADC_IsDeepPowerDownEnabled>
 8006712:	4603      	mov	r3, r0
 8006714:	2b00      	cmp	r3, #0
 8006716:	d004      	beq.n	8006722 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	4618      	mov	r0, r3
 800671e:	f7ff ff4d 	bl	80065bc <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	4618      	mov	r0, r3
 8006728:	f7ff ff82 	bl	8006630 <LL_ADC_IsInternalRegulatorEnabled>
 800672c:	4603      	mov	r3, r0
 800672e:	2b00      	cmp	r3, #0
 8006730:	d113      	bne.n	800675a <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	4618      	mov	r0, r3
 8006738:	f7ff ff66 	bl	8006608 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 800673c:	4b9e      	ldr	r3, [pc, #632]	; (80069b8 <HAL_ADC_Init+0x2ec>)
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	099b      	lsrs	r3, r3, #6
 8006742:	4a9e      	ldr	r2, [pc, #632]	; (80069bc <HAL_ADC_Init+0x2f0>)
 8006744:	fba2 2303 	umull	r2, r3, r2, r3
 8006748:	099b      	lsrs	r3, r3, #6
 800674a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800674c:	e002      	b.n	8006754 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 800674e:	68bb      	ldr	r3, [r7, #8]
 8006750:	3b01      	subs	r3, #1
 8006752:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8006754:	68bb      	ldr	r3, [r7, #8]
 8006756:	2b00      	cmp	r3, #0
 8006758:	d1f9      	bne.n	800674e <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	4618      	mov	r0, r3
 8006760:	f7ff ff66 	bl	8006630 <LL_ADC_IsInternalRegulatorEnabled>
 8006764:	4603      	mov	r3, r0
 8006766:	2b00      	cmp	r3, #0
 8006768:	d10d      	bne.n	8006786 <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800676e:	f043 0210 	orr.w	r2, r3, #16
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800677a:	f043 0201 	orr.w	r2, r3, #1
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8006782:	2301      	movs	r3, #1
 8006784:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	4618      	mov	r0, r3
 800678c:	f7ff ff77 	bl	800667e <LL_ADC_REG_IsConversionOngoing>
 8006790:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006796:	f003 0310 	and.w	r3, r3, #16
 800679a:	2b00      	cmp	r3, #0
 800679c:	f040 8148 	bne.w	8006a30 <HAL_ADC_Init+0x364>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80067a0:	697b      	ldr	r3, [r7, #20]
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	f040 8144 	bne.w	8006a30 <HAL_ADC_Init+0x364>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80067ac:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80067b0:	f043 0202 	orr.w	r2, r3, #2
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	4618      	mov	r0, r3
 80067be:	f7ff ff4b 	bl	8006658 <LL_ADC_IsEnabled>
 80067c2:	4603      	mov	r3, r0
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d141      	bne.n	800684c <HAL_ADC_Init+0x180>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80067d0:	d004      	beq.n	80067dc <HAL_ADC_Init+0x110>
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	4a7a      	ldr	r2, [pc, #488]	; (80069c0 <HAL_ADC_Init+0x2f4>)
 80067d8:	4293      	cmp	r3, r2
 80067da:	d10f      	bne.n	80067fc <HAL_ADC_Init+0x130>
 80067dc:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80067e0:	f7ff ff3a 	bl	8006658 <LL_ADC_IsEnabled>
 80067e4:	4604      	mov	r4, r0
 80067e6:	4876      	ldr	r0, [pc, #472]	; (80069c0 <HAL_ADC_Init+0x2f4>)
 80067e8:	f7ff ff36 	bl	8006658 <LL_ADC_IsEnabled>
 80067ec:	4603      	mov	r3, r0
 80067ee:	4323      	orrs	r3, r4
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	bf0c      	ite	eq
 80067f4:	2301      	moveq	r3, #1
 80067f6:	2300      	movne	r3, #0
 80067f8:	b2db      	uxtb	r3, r3
 80067fa:	e012      	b.n	8006822 <HAL_ADC_Init+0x156>
 80067fc:	4871      	ldr	r0, [pc, #452]	; (80069c4 <HAL_ADC_Init+0x2f8>)
 80067fe:	f7ff ff2b 	bl	8006658 <LL_ADC_IsEnabled>
 8006802:	4604      	mov	r4, r0
 8006804:	4870      	ldr	r0, [pc, #448]	; (80069c8 <HAL_ADC_Init+0x2fc>)
 8006806:	f7ff ff27 	bl	8006658 <LL_ADC_IsEnabled>
 800680a:	4603      	mov	r3, r0
 800680c:	431c      	orrs	r4, r3
 800680e:	486f      	ldr	r0, [pc, #444]	; (80069cc <HAL_ADC_Init+0x300>)
 8006810:	f7ff ff22 	bl	8006658 <LL_ADC_IsEnabled>
 8006814:	4603      	mov	r3, r0
 8006816:	4323      	orrs	r3, r4
 8006818:	2b00      	cmp	r3, #0
 800681a:	bf0c      	ite	eq
 800681c:	2301      	moveq	r3, #1
 800681e:	2300      	movne	r3, #0
 8006820:	b2db      	uxtb	r3, r3
 8006822:	2b00      	cmp	r3, #0
 8006824:	d012      	beq.n	800684c <HAL_ADC_Init+0x180>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800682e:	d004      	beq.n	800683a <HAL_ADC_Init+0x16e>
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	4a62      	ldr	r2, [pc, #392]	; (80069c0 <HAL_ADC_Init+0x2f4>)
 8006836:	4293      	cmp	r3, r2
 8006838:	d101      	bne.n	800683e <HAL_ADC_Init+0x172>
 800683a:	4a65      	ldr	r2, [pc, #404]	; (80069d0 <HAL_ADC_Init+0x304>)
 800683c:	e000      	b.n	8006840 <HAL_ADC_Init+0x174>
 800683e:	4a65      	ldr	r2, [pc, #404]	; (80069d4 <HAL_ADC_Init+0x308>)
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	685b      	ldr	r3, [r3, #4]
 8006844:	4619      	mov	r1, r3
 8006846:	4610      	mov	r0, r2
 8006848:	f7ff fd7e 	bl	8006348 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	7f5b      	ldrb	r3, [r3, #29]
 8006850:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006856:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 800685c:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8006862:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800686a:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800686c:	4313      	orrs	r3, r2
 800686e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006876:	2b01      	cmp	r3, #1
 8006878:	d106      	bne.n	8006888 <HAL_ADC_Init+0x1bc>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800687e:	3b01      	subs	r3, #1
 8006880:	045b      	lsls	r3, r3, #17
 8006882:	69ba      	ldr	r2, [r7, #24]
 8006884:	4313      	orrs	r3, r2
 8006886:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800688c:	2b00      	cmp	r3, #0
 800688e:	d009      	beq.n	80068a4 <HAL_ADC_Init+0x1d8>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006894:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800689c:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800689e:	69ba      	ldr	r2, [r7, #24]
 80068a0:	4313      	orrs	r3, r2
 80068a2:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	68da      	ldr	r2, [r3, #12]
 80068aa:	4b4b      	ldr	r3, [pc, #300]	; (80069d8 <HAL_ADC_Init+0x30c>)
 80068ac:	4013      	ands	r3, r2
 80068ae:	687a      	ldr	r2, [r7, #4]
 80068b0:	6812      	ldr	r2, [r2, #0]
 80068b2:	69b9      	ldr	r1, [r7, #24]
 80068b4:	430b      	orrs	r3, r1
 80068b6:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	691b      	ldr	r3, [r3, #16]
 80068be:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	430a      	orrs	r2, r1
 80068cc:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	4618      	mov	r0, r3
 80068d4:	f7ff fed3 	bl	800667e <LL_ADC_REG_IsConversionOngoing>
 80068d8:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	4618      	mov	r0, r3
 80068e0:	f7ff fee0 	bl	80066a4 <LL_ADC_INJ_IsConversionOngoing>
 80068e4:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80068e6:	693b      	ldr	r3, [r7, #16]
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d17f      	bne.n	80069ec <HAL_ADC_Init+0x320>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d17c      	bne.n	80069ec <HAL_ADC_Init+0x320>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80068f6:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80068fe:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8006900:	4313      	orrs	r3, r2
 8006902:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	68db      	ldr	r3, [r3, #12]
 800690a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800690e:	f023 0302 	bic.w	r3, r3, #2
 8006912:	687a      	ldr	r2, [r7, #4]
 8006914:	6812      	ldr	r2, [r2, #0]
 8006916:	69b9      	ldr	r1, [r7, #24]
 8006918:	430b      	orrs	r3, r1
 800691a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	691b      	ldr	r3, [r3, #16]
 8006920:	2b00      	cmp	r3, #0
 8006922:	d017      	beq.n	8006954 <HAL_ADC_Init+0x288>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	691a      	ldr	r2, [r3, #16]
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8006932:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800693c:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8006940:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8006944:	687a      	ldr	r2, [r7, #4]
 8006946:	6911      	ldr	r1, [r2, #16]
 8006948:	687a      	ldr	r2, [r7, #4]
 800694a:	6812      	ldr	r2, [r2, #0]
 800694c:	430b      	orrs	r3, r1
 800694e:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8006952:	e013      	b.n	800697c <HAL_ADC_Init+0x2b0>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	691a      	ldr	r2, [r3, #16]
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8006962:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800696c:	687a      	ldr	r2, [r7, #4]
 800696e:	6812      	ldr	r2, [r2, #0]
 8006970:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8006974:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8006978:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006982:	2b01      	cmp	r3, #1
 8006984:	d12a      	bne.n	80069dc <HAL_ADC_Init+0x310>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	691b      	ldr	r3, [r3, #16]
 800698c:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8006990:	f023 0304 	bic.w	r3, r3, #4
 8006994:	687a      	ldr	r2, [r7, #4]
 8006996:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8006998:	687a      	ldr	r2, [r7, #4]
 800699a:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800699c:	4311      	orrs	r1, r2
 800699e:	687a      	ldr	r2, [r7, #4]
 80069a0:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80069a2:	4311      	orrs	r1, r2
 80069a4:	687a      	ldr	r2, [r7, #4]
 80069a6:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80069a8:	430a      	orrs	r2, r1
 80069aa:	431a      	orrs	r2, r3
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	f042 0201 	orr.w	r2, r2, #1
 80069b4:	611a      	str	r2, [r3, #16]
 80069b6:	e019      	b.n	80069ec <HAL_ADC_Init+0x320>
 80069b8:	20000bb0 	.word	0x20000bb0
 80069bc:	053e2d63 	.word	0x053e2d63
 80069c0:	50000100 	.word	0x50000100
 80069c4:	50000400 	.word	0x50000400
 80069c8:	50000500 	.word	0x50000500
 80069cc:	50000600 	.word	0x50000600
 80069d0:	50000300 	.word	0x50000300
 80069d4:	50000700 	.word	0x50000700
 80069d8:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	691a      	ldr	r2, [r3, #16]
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	f022 0201 	bic.w	r2, r2, #1
 80069ea:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	695b      	ldr	r3, [r3, #20]
 80069f0:	2b01      	cmp	r3, #1
 80069f2:	d10c      	bne.n	8006a0e <HAL_ADC_Init+0x342>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069fa:	f023 010f 	bic.w	r1, r3, #15
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	6a1b      	ldr	r3, [r3, #32]
 8006a02:	1e5a      	subs	r2, r3, #1
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	430a      	orrs	r2, r1
 8006a0a:	631a      	str	r2, [r3, #48]	; 0x30
 8006a0c:	e007      	b.n	8006a1e <HAL_ADC_Init+0x352>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	f022 020f 	bic.w	r2, r2, #15
 8006a1c:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006a22:	f023 0303 	bic.w	r3, r3, #3
 8006a26:	f043 0201 	orr.w	r2, r3, #1
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	65da      	str	r2, [r3, #92]	; 0x5c
 8006a2e:	e007      	b.n	8006a40 <HAL_ADC_Init+0x374>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006a34:	f043 0210 	orr.w	r2, r3, #16
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8006a3c:	2301      	movs	r3, #1
 8006a3e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8006a40:	7ffb      	ldrb	r3, [r7, #31]
}
 8006a42:	4618      	mov	r0, r3
 8006a44:	3724      	adds	r7, #36	; 0x24
 8006a46:	46bd      	mov	sp, r7
 8006a48:	bd90      	pop	{r4, r7, pc}
 8006a4a:	bf00      	nop

08006a4c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8006a4c:	b580      	push	{r7, lr}
 8006a4e:	b0a6      	sub	sp, #152	; 0x98
 8006a50:	af00      	add	r7, sp, #0
 8006a52:	6078      	str	r0, [r7, #4]
 8006a54:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006a56:	2300      	movs	r3, #0
 8006a58:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8006a5c:	2300      	movs	r3, #0
 8006a5e:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8006a66:	2b01      	cmp	r3, #1
 8006a68:	d101      	bne.n	8006a6e <HAL_ADC_ConfigChannel+0x22>
 8006a6a:	2302      	movs	r3, #2
 8006a6c:	e38e      	b.n	800718c <HAL_ADC_ConfigChannel+0x740>
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	2201      	movs	r2, #1
 8006a72:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	4618      	mov	r0, r3
 8006a7c:	f7ff fdff 	bl	800667e <LL_ADC_REG_IsConversionOngoing>
 8006a80:	4603      	mov	r3, r0
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	f040 836f 	bne.w	8007166 <HAL_ADC_ConfigChannel+0x71a>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	6818      	ldr	r0, [r3, #0]
 8006a8c:	683b      	ldr	r3, [r7, #0]
 8006a8e:	6859      	ldr	r1, [r3, #4]
 8006a90:	683b      	ldr	r3, [r7, #0]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	461a      	mov	r2, r3
 8006a96:	f7ff fd1c 	bl	80064d2 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	4618      	mov	r0, r3
 8006aa0:	f7ff fded 	bl	800667e <LL_ADC_REG_IsConversionOngoing>
 8006aa4:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	4618      	mov	r0, r3
 8006aae:	f7ff fdf9 	bl	80066a4 <LL_ADC_INJ_IsConversionOngoing>
 8006ab2:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006ab6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	f040 817b 	bne.w	8006db6 <HAL_ADC_ConfigChannel+0x36a>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006ac0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	f040 8176 	bne.w	8006db6 <HAL_ADC_ConfigChannel+0x36a>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8006aca:	683b      	ldr	r3, [r7, #0]
 8006acc:	689b      	ldr	r3, [r3, #8]
 8006ace:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006ad2:	d10f      	bne.n	8006af4 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	6818      	ldr	r0, [r3, #0]
 8006ad8:	683b      	ldr	r3, [r7, #0]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	2200      	movs	r2, #0
 8006ade:	4619      	mov	r1, r3
 8006ae0:	f7ff fd20 	bl	8006524 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8006aec:	4618      	mov	r0, r3
 8006aee:	f7ff fcdd 	bl	80064ac <LL_ADC_SetSamplingTimeCommonConfig>
 8006af2:	e00e      	b.n	8006b12 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	6818      	ldr	r0, [r3, #0]
 8006af8:	683b      	ldr	r3, [r7, #0]
 8006afa:	6819      	ldr	r1, [r3, #0]
 8006afc:	683b      	ldr	r3, [r7, #0]
 8006afe:	689b      	ldr	r3, [r3, #8]
 8006b00:	461a      	mov	r2, r3
 8006b02:	f7ff fd0f 	bl	8006524 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	2100      	movs	r1, #0
 8006b0c:	4618      	mov	r0, r3
 8006b0e:	f7ff fccd 	bl	80064ac <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8006b12:	683b      	ldr	r3, [r7, #0]
 8006b14:	695a      	ldr	r2, [r3, #20]
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	68db      	ldr	r3, [r3, #12]
 8006b1c:	08db      	lsrs	r3, r3, #3
 8006b1e:	f003 0303 	and.w	r3, r3, #3
 8006b22:	005b      	lsls	r3, r3, #1
 8006b24:	fa02 f303 	lsl.w	r3, r2, r3
 8006b28:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8006b2c:	683b      	ldr	r3, [r7, #0]
 8006b2e:	691b      	ldr	r3, [r3, #16]
 8006b30:	2b04      	cmp	r3, #4
 8006b32:	d022      	beq.n	8006b7a <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	6818      	ldr	r0, [r3, #0]
 8006b38:	683b      	ldr	r3, [r7, #0]
 8006b3a:	6919      	ldr	r1, [r3, #16]
 8006b3c:	683b      	ldr	r3, [r7, #0]
 8006b3e:	681a      	ldr	r2, [r3, #0]
 8006b40:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006b44:	f7ff fc34 	bl	80063b0 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	6818      	ldr	r0, [r3, #0]
 8006b4c:	683b      	ldr	r3, [r7, #0]
 8006b4e:	6919      	ldr	r1, [r3, #16]
 8006b50:	683b      	ldr	r3, [r7, #0]
 8006b52:	699b      	ldr	r3, [r3, #24]
 8006b54:	461a      	mov	r2, r3
 8006b56:	f7ff fc79 	bl	800644c <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	6818      	ldr	r0, [r3, #0]
 8006b5e:	683b      	ldr	r3, [r7, #0]
 8006b60:	6919      	ldr	r1, [r3, #16]
 8006b62:	683b      	ldr	r3, [r7, #0]
 8006b64:	7f1b      	ldrb	r3, [r3, #28]
 8006b66:	2b01      	cmp	r3, #1
 8006b68:	d102      	bne.n	8006b70 <HAL_ADC_ConfigChannel+0x124>
 8006b6a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006b6e:	e000      	b.n	8006b72 <HAL_ADC_ConfigChannel+0x126>
 8006b70:	2300      	movs	r3, #0
 8006b72:	461a      	mov	r2, r3
 8006b74:	f7ff fc82 	bl	800647c <LL_ADC_SetOffsetSaturation>
 8006b78:	e11d      	b.n	8006db6 <HAL_ADC_ConfigChannel+0x36a>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	2100      	movs	r1, #0
 8006b80:	4618      	mov	r0, r3
 8006b82:	f7ff fc37 	bl	80063f4 <LL_ADC_GetOffsetChannel>
 8006b86:	4603      	mov	r3, r0
 8006b88:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d10a      	bne.n	8006ba6 <HAL_ADC_ConfigChannel+0x15a>
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	2100      	movs	r1, #0
 8006b96:	4618      	mov	r0, r3
 8006b98:	f7ff fc2c 	bl	80063f4 <LL_ADC_GetOffsetChannel>
 8006b9c:	4603      	mov	r3, r0
 8006b9e:	0e9b      	lsrs	r3, r3, #26
 8006ba0:	f003 021f 	and.w	r2, r3, #31
 8006ba4:	e012      	b.n	8006bcc <HAL_ADC_ConfigChannel+0x180>
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	2100      	movs	r1, #0
 8006bac:	4618      	mov	r0, r3
 8006bae:	f7ff fc21 	bl	80063f4 <LL_ADC_GetOffsetChannel>
 8006bb2:	4603      	mov	r3, r0
 8006bb4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006bb8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8006bbc:	fa93 f3a3 	rbit	r3, r3
 8006bc0:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8006bc2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006bc4:	fab3 f383 	clz	r3, r3
 8006bc8:	b2db      	uxtb	r3, r3
 8006bca:	461a      	mov	r2, r3
 8006bcc:	683b      	ldr	r3, [r7, #0]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d105      	bne.n	8006be4 <HAL_ADC_ConfigChannel+0x198>
 8006bd8:	683b      	ldr	r3, [r7, #0]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	0e9b      	lsrs	r3, r3, #26
 8006bde:	f003 031f 	and.w	r3, r3, #31
 8006be2:	e00a      	b.n	8006bfa <HAL_ADC_ConfigChannel+0x1ae>
 8006be4:	683b      	ldr	r3, [r7, #0]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	67bb      	str	r3, [r7, #120]	; 0x78
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006bea:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006bec:	fa93 f3a3 	rbit	r3, r3
 8006bf0:	677b      	str	r3, [r7, #116]	; 0x74
  return result;
 8006bf2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006bf4:	fab3 f383 	clz	r3, r3
 8006bf8:	b2db      	uxtb	r3, r3
 8006bfa:	429a      	cmp	r2, r3
 8006bfc:	d106      	bne.n	8006c0c <HAL_ADC_ConfigChannel+0x1c0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	2200      	movs	r2, #0
 8006c04:	2100      	movs	r1, #0
 8006c06:	4618      	mov	r0, r3
 8006c08:	f7ff fc08 	bl	800641c <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	2101      	movs	r1, #1
 8006c12:	4618      	mov	r0, r3
 8006c14:	f7ff fbee 	bl	80063f4 <LL_ADC_GetOffsetChannel>
 8006c18:	4603      	mov	r3, r0
 8006c1a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d10a      	bne.n	8006c38 <HAL_ADC_ConfigChannel+0x1ec>
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	2101      	movs	r1, #1
 8006c28:	4618      	mov	r0, r3
 8006c2a:	f7ff fbe3 	bl	80063f4 <LL_ADC_GetOffsetChannel>
 8006c2e:	4603      	mov	r3, r0
 8006c30:	0e9b      	lsrs	r3, r3, #26
 8006c32:	f003 021f 	and.w	r2, r3, #31
 8006c36:	e010      	b.n	8006c5a <HAL_ADC_ConfigChannel+0x20e>
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	2101      	movs	r1, #1
 8006c3e:	4618      	mov	r0, r3
 8006c40:	f7ff fbd8 	bl	80063f4 <LL_ADC_GetOffsetChannel>
 8006c44:	4603      	mov	r3, r0
 8006c46:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c48:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006c4a:	fa93 f3a3 	rbit	r3, r3
 8006c4e:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8006c50:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006c52:	fab3 f383 	clz	r3, r3
 8006c56:	b2db      	uxtb	r3, r3
 8006c58:	461a      	mov	r2, r3
 8006c5a:	683b      	ldr	r3, [r7, #0]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d105      	bne.n	8006c72 <HAL_ADC_ConfigChannel+0x226>
 8006c66:	683b      	ldr	r3, [r7, #0]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	0e9b      	lsrs	r3, r3, #26
 8006c6c:	f003 031f 	and.w	r3, r3, #31
 8006c70:	e00a      	b.n	8006c88 <HAL_ADC_ConfigChannel+0x23c>
 8006c72:	683b      	ldr	r3, [r7, #0]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c78:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006c7a:	fa93 f3a3 	rbit	r3, r3
 8006c7e:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8006c80:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006c82:	fab3 f383 	clz	r3, r3
 8006c86:	b2db      	uxtb	r3, r3
 8006c88:	429a      	cmp	r2, r3
 8006c8a:	d106      	bne.n	8006c9a <HAL_ADC_ConfigChannel+0x24e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	2200      	movs	r2, #0
 8006c92:	2101      	movs	r1, #1
 8006c94:	4618      	mov	r0, r3
 8006c96:	f7ff fbc1 	bl	800641c <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	2102      	movs	r1, #2
 8006ca0:	4618      	mov	r0, r3
 8006ca2:	f7ff fba7 	bl	80063f4 <LL_ADC_GetOffsetChannel>
 8006ca6:	4603      	mov	r3, r0
 8006ca8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d10a      	bne.n	8006cc6 <HAL_ADC_ConfigChannel+0x27a>
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	2102      	movs	r1, #2
 8006cb6:	4618      	mov	r0, r3
 8006cb8:	f7ff fb9c 	bl	80063f4 <LL_ADC_GetOffsetChannel>
 8006cbc:	4603      	mov	r3, r0
 8006cbe:	0e9b      	lsrs	r3, r3, #26
 8006cc0:	f003 021f 	and.w	r2, r3, #31
 8006cc4:	e010      	b.n	8006ce8 <HAL_ADC_ConfigChannel+0x29c>
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	2102      	movs	r1, #2
 8006ccc:	4618      	mov	r0, r3
 8006cce:	f7ff fb91 	bl	80063f4 <LL_ADC_GetOffsetChannel>
 8006cd2:	4603      	mov	r3, r0
 8006cd4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006cd6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006cd8:	fa93 f3a3 	rbit	r3, r3
 8006cdc:	65fb      	str	r3, [r7, #92]	; 0x5c
  return result;
 8006cde:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006ce0:	fab3 f383 	clz	r3, r3
 8006ce4:	b2db      	uxtb	r3, r3
 8006ce6:	461a      	mov	r2, r3
 8006ce8:	683b      	ldr	r3, [r7, #0]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d105      	bne.n	8006d00 <HAL_ADC_ConfigChannel+0x2b4>
 8006cf4:	683b      	ldr	r3, [r7, #0]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	0e9b      	lsrs	r3, r3, #26
 8006cfa:	f003 031f 	and.w	r3, r3, #31
 8006cfe:	e00a      	b.n	8006d16 <HAL_ADC_ConfigChannel+0x2ca>
 8006d00:	683b      	ldr	r3, [r7, #0]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d06:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006d08:	fa93 f3a3 	rbit	r3, r3
 8006d0c:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8006d0e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006d10:	fab3 f383 	clz	r3, r3
 8006d14:	b2db      	uxtb	r3, r3
 8006d16:	429a      	cmp	r2, r3
 8006d18:	d106      	bne.n	8006d28 <HAL_ADC_ConfigChannel+0x2dc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	2200      	movs	r2, #0
 8006d20:	2102      	movs	r1, #2
 8006d22:	4618      	mov	r0, r3
 8006d24:	f7ff fb7a 	bl	800641c <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	2103      	movs	r1, #3
 8006d2e:	4618      	mov	r0, r3
 8006d30:	f7ff fb60 	bl	80063f4 <LL_ADC_GetOffsetChannel>
 8006d34:	4603      	mov	r3, r0
 8006d36:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d10a      	bne.n	8006d54 <HAL_ADC_ConfigChannel+0x308>
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	2103      	movs	r1, #3
 8006d44:	4618      	mov	r0, r3
 8006d46:	f7ff fb55 	bl	80063f4 <LL_ADC_GetOffsetChannel>
 8006d4a:	4603      	mov	r3, r0
 8006d4c:	0e9b      	lsrs	r3, r3, #26
 8006d4e:	f003 021f 	and.w	r2, r3, #31
 8006d52:	e010      	b.n	8006d76 <HAL_ADC_ConfigChannel+0x32a>
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	2103      	movs	r1, #3
 8006d5a:	4618      	mov	r0, r3
 8006d5c:	f7ff fb4a 	bl	80063f4 <LL_ADC_GetOffsetChannel>
 8006d60:	4603      	mov	r3, r0
 8006d62:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d64:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006d66:	fa93 f3a3 	rbit	r3, r3
 8006d6a:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8006d6c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006d6e:	fab3 f383 	clz	r3, r3
 8006d72:	b2db      	uxtb	r3, r3
 8006d74:	461a      	mov	r2, r3
 8006d76:	683b      	ldr	r3, [r7, #0]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d105      	bne.n	8006d8e <HAL_ADC_ConfigChannel+0x342>
 8006d82:	683b      	ldr	r3, [r7, #0]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	0e9b      	lsrs	r3, r3, #26
 8006d88:	f003 031f 	and.w	r3, r3, #31
 8006d8c:	e00a      	b.n	8006da4 <HAL_ADC_ConfigChannel+0x358>
 8006d8e:	683b      	ldr	r3, [r7, #0]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d94:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006d96:	fa93 f3a3 	rbit	r3, r3
 8006d9a:	647b      	str	r3, [r7, #68]	; 0x44
  return result;
 8006d9c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006d9e:	fab3 f383 	clz	r3, r3
 8006da2:	b2db      	uxtb	r3, r3
 8006da4:	429a      	cmp	r2, r3
 8006da6:	d106      	bne.n	8006db6 <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	2200      	movs	r2, #0
 8006dae:	2103      	movs	r1, #3
 8006db0:	4618      	mov	r0, r3
 8006db2:	f7ff fb33 	bl	800641c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	4618      	mov	r0, r3
 8006dbc:	f7ff fc4c 	bl	8006658 <LL_ADC_IsEnabled>
 8006dc0:	4603      	mov	r3, r0
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	f040 810c 	bne.w	8006fe0 <HAL_ADC_ConfigChannel+0x594>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	6818      	ldr	r0, [r3, #0]
 8006dcc:	683b      	ldr	r3, [r7, #0]
 8006dce:	6819      	ldr	r1, [r3, #0]
 8006dd0:	683b      	ldr	r3, [r7, #0]
 8006dd2:	68db      	ldr	r3, [r3, #12]
 8006dd4:	461a      	mov	r2, r3
 8006dd6:	f7ff fbcd 	bl	8006574 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8006dda:	683b      	ldr	r3, [r7, #0]
 8006ddc:	68db      	ldr	r3, [r3, #12]
 8006dde:	4aaf      	ldr	r2, [pc, #700]	; (800709c <HAL_ADC_ConfigChannel+0x650>)
 8006de0:	4293      	cmp	r3, r2
 8006de2:	f040 80fd 	bne.w	8006fe0 <HAL_ADC_ConfigChannel+0x594>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006dea:	683b      	ldr	r3, [r7, #0]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d10b      	bne.n	8006e0e <HAL_ADC_ConfigChannel+0x3c2>
 8006df6:	683b      	ldr	r3, [r7, #0]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	0e9b      	lsrs	r3, r3, #26
 8006dfc:	3301      	adds	r3, #1
 8006dfe:	f003 031f 	and.w	r3, r3, #31
 8006e02:	2b09      	cmp	r3, #9
 8006e04:	bf94      	ite	ls
 8006e06:	2301      	movls	r3, #1
 8006e08:	2300      	movhi	r3, #0
 8006e0a:	b2db      	uxtb	r3, r3
 8006e0c:	e012      	b.n	8006e34 <HAL_ADC_ConfigChannel+0x3e8>
 8006e0e:	683b      	ldr	r3, [r7, #0]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e14:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006e16:	fa93 f3a3 	rbit	r3, r3
 8006e1a:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8006e1c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006e1e:	fab3 f383 	clz	r3, r3
 8006e22:	b2db      	uxtb	r3, r3
 8006e24:	3301      	adds	r3, #1
 8006e26:	f003 031f 	and.w	r3, r3, #31
 8006e2a:	2b09      	cmp	r3, #9
 8006e2c:	bf94      	ite	ls
 8006e2e:	2301      	movls	r3, #1
 8006e30:	2300      	movhi	r3, #0
 8006e32:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d064      	beq.n	8006f02 <HAL_ADC_ConfigChannel+0x4b6>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006e38:	683b      	ldr	r3, [r7, #0]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d107      	bne.n	8006e54 <HAL_ADC_ConfigChannel+0x408>
 8006e44:	683b      	ldr	r3, [r7, #0]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	0e9b      	lsrs	r3, r3, #26
 8006e4a:	3301      	adds	r3, #1
 8006e4c:	069b      	lsls	r3, r3, #26
 8006e4e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006e52:	e00e      	b.n	8006e72 <HAL_ADC_ConfigChannel+0x426>
 8006e54:	683b      	ldr	r3, [r7, #0]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e5c:	fa93 f3a3 	rbit	r3, r3
 8006e60:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8006e62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e64:	fab3 f383 	clz	r3, r3
 8006e68:	b2db      	uxtb	r3, r3
 8006e6a:	3301      	adds	r3, #1
 8006e6c:	069b      	lsls	r3, r3, #26
 8006e6e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006e72:	683b      	ldr	r3, [r7, #0]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d109      	bne.n	8006e92 <HAL_ADC_ConfigChannel+0x446>
 8006e7e:	683b      	ldr	r3, [r7, #0]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	0e9b      	lsrs	r3, r3, #26
 8006e84:	3301      	adds	r3, #1
 8006e86:	f003 031f 	and.w	r3, r3, #31
 8006e8a:	2101      	movs	r1, #1
 8006e8c:	fa01 f303 	lsl.w	r3, r1, r3
 8006e90:	e010      	b.n	8006eb4 <HAL_ADC_ConfigChannel+0x468>
 8006e92:	683b      	ldr	r3, [r7, #0]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e9a:	fa93 f3a3 	rbit	r3, r3
 8006e9e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8006ea0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ea2:	fab3 f383 	clz	r3, r3
 8006ea6:	b2db      	uxtb	r3, r3
 8006ea8:	3301      	adds	r3, #1
 8006eaa:	f003 031f 	and.w	r3, r3, #31
 8006eae:	2101      	movs	r1, #1
 8006eb0:	fa01 f303 	lsl.w	r3, r1, r3
 8006eb4:	ea42 0103 	orr.w	r1, r2, r3
 8006eb8:	683b      	ldr	r3, [r7, #0]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d10a      	bne.n	8006eda <HAL_ADC_ConfigChannel+0x48e>
 8006ec4:	683b      	ldr	r3, [r7, #0]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	0e9b      	lsrs	r3, r3, #26
 8006eca:	3301      	adds	r3, #1
 8006ecc:	f003 021f 	and.w	r2, r3, #31
 8006ed0:	4613      	mov	r3, r2
 8006ed2:	005b      	lsls	r3, r3, #1
 8006ed4:	4413      	add	r3, r2
 8006ed6:	051b      	lsls	r3, r3, #20
 8006ed8:	e011      	b.n	8006efe <HAL_ADC_ConfigChannel+0x4b2>
 8006eda:	683b      	ldr	r3, [r7, #0]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006ee0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ee2:	fa93 f3a3 	rbit	r3, r3
 8006ee6:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8006ee8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006eea:	fab3 f383 	clz	r3, r3
 8006eee:	b2db      	uxtb	r3, r3
 8006ef0:	3301      	adds	r3, #1
 8006ef2:	f003 021f 	and.w	r2, r3, #31
 8006ef6:	4613      	mov	r3, r2
 8006ef8:	005b      	lsls	r3, r3, #1
 8006efa:	4413      	add	r3, r2
 8006efc:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006efe:	430b      	orrs	r3, r1
 8006f00:	e069      	b.n	8006fd6 <HAL_ADC_ConfigChannel+0x58a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006f02:	683b      	ldr	r3, [r7, #0]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d107      	bne.n	8006f1e <HAL_ADC_ConfigChannel+0x4d2>
 8006f0e:	683b      	ldr	r3, [r7, #0]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	0e9b      	lsrs	r3, r3, #26
 8006f14:	3301      	adds	r3, #1
 8006f16:	069b      	lsls	r3, r3, #26
 8006f18:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006f1c:	e00e      	b.n	8006f3c <HAL_ADC_ConfigChannel+0x4f0>
 8006f1e:	683b      	ldr	r3, [r7, #0]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f24:	6a3b      	ldr	r3, [r7, #32]
 8006f26:	fa93 f3a3 	rbit	r3, r3
 8006f2a:	61fb      	str	r3, [r7, #28]
  return result;
 8006f2c:	69fb      	ldr	r3, [r7, #28]
 8006f2e:	fab3 f383 	clz	r3, r3
 8006f32:	b2db      	uxtb	r3, r3
 8006f34:	3301      	adds	r3, #1
 8006f36:	069b      	lsls	r3, r3, #26
 8006f38:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006f3c:	683b      	ldr	r3, [r7, #0]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d109      	bne.n	8006f5c <HAL_ADC_ConfigChannel+0x510>
 8006f48:	683b      	ldr	r3, [r7, #0]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	0e9b      	lsrs	r3, r3, #26
 8006f4e:	3301      	adds	r3, #1
 8006f50:	f003 031f 	and.w	r3, r3, #31
 8006f54:	2101      	movs	r1, #1
 8006f56:	fa01 f303 	lsl.w	r3, r1, r3
 8006f5a:	e010      	b.n	8006f7e <HAL_ADC_ConfigChannel+0x532>
 8006f5c:	683b      	ldr	r3, [r7, #0]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f62:	69bb      	ldr	r3, [r7, #24]
 8006f64:	fa93 f3a3 	rbit	r3, r3
 8006f68:	617b      	str	r3, [r7, #20]
  return result;
 8006f6a:	697b      	ldr	r3, [r7, #20]
 8006f6c:	fab3 f383 	clz	r3, r3
 8006f70:	b2db      	uxtb	r3, r3
 8006f72:	3301      	adds	r3, #1
 8006f74:	f003 031f 	and.w	r3, r3, #31
 8006f78:	2101      	movs	r1, #1
 8006f7a:	fa01 f303 	lsl.w	r3, r1, r3
 8006f7e:	ea42 0103 	orr.w	r1, r2, r3
 8006f82:	683b      	ldr	r3, [r7, #0]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d10d      	bne.n	8006faa <HAL_ADC_ConfigChannel+0x55e>
 8006f8e:	683b      	ldr	r3, [r7, #0]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	0e9b      	lsrs	r3, r3, #26
 8006f94:	3301      	adds	r3, #1
 8006f96:	f003 021f 	and.w	r2, r3, #31
 8006f9a:	4613      	mov	r3, r2
 8006f9c:	005b      	lsls	r3, r3, #1
 8006f9e:	4413      	add	r3, r2
 8006fa0:	3b1e      	subs	r3, #30
 8006fa2:	051b      	lsls	r3, r3, #20
 8006fa4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8006fa8:	e014      	b.n	8006fd4 <HAL_ADC_ConfigChannel+0x588>
 8006faa:	683b      	ldr	r3, [r7, #0]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006fb0:	693b      	ldr	r3, [r7, #16]
 8006fb2:	fa93 f3a3 	rbit	r3, r3
 8006fb6:	60fb      	str	r3, [r7, #12]
  return result;
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	fab3 f383 	clz	r3, r3
 8006fbe:	b2db      	uxtb	r3, r3
 8006fc0:	3301      	adds	r3, #1
 8006fc2:	f003 021f 	and.w	r2, r3, #31
 8006fc6:	4613      	mov	r3, r2
 8006fc8:	005b      	lsls	r3, r3, #1
 8006fca:	4413      	add	r3, r2
 8006fcc:	3b1e      	subs	r3, #30
 8006fce:	051b      	lsls	r3, r3, #20
 8006fd0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006fd4:	430b      	orrs	r3, r1
 8006fd6:	683a      	ldr	r2, [r7, #0]
 8006fd8:	6892      	ldr	r2, [r2, #8]
 8006fda:	4619      	mov	r1, r3
 8006fdc:	f7ff faa2 	bl	8006524 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8006fe0:	683b      	ldr	r3, [r7, #0]
 8006fe2:	681a      	ldr	r2, [r3, #0]
 8006fe4:	4b2e      	ldr	r3, [pc, #184]	; (80070a0 <HAL_ADC_ConfigChannel+0x654>)
 8006fe6:	4013      	ands	r3, r2
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	f000 80c9 	beq.w	8007180 <HAL_ADC_ConfigChannel+0x734>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006ff6:	d004      	beq.n	8007002 <HAL_ADC_ConfigChannel+0x5b6>
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	4a29      	ldr	r2, [pc, #164]	; (80070a4 <HAL_ADC_ConfigChannel+0x658>)
 8006ffe:	4293      	cmp	r3, r2
 8007000:	d101      	bne.n	8007006 <HAL_ADC_ConfigChannel+0x5ba>
 8007002:	4b29      	ldr	r3, [pc, #164]	; (80070a8 <HAL_ADC_ConfigChannel+0x65c>)
 8007004:	e000      	b.n	8007008 <HAL_ADC_ConfigChannel+0x5bc>
 8007006:	4b29      	ldr	r3, [pc, #164]	; (80070ac <HAL_ADC_ConfigChannel+0x660>)
 8007008:	4618      	mov	r0, r3
 800700a:	f7ff f9c3 	bl	8006394 <LL_ADC_GetCommonPathInternalCh>
 800700e:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8007012:	683b      	ldr	r3, [r7, #0]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	4a26      	ldr	r2, [pc, #152]	; (80070b0 <HAL_ADC_ConfigChannel+0x664>)
 8007018:	4293      	cmp	r3, r2
 800701a:	d004      	beq.n	8007026 <HAL_ADC_ConfigChannel+0x5da>
 800701c:	683b      	ldr	r3, [r7, #0]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	4a24      	ldr	r2, [pc, #144]	; (80070b4 <HAL_ADC_ConfigChannel+0x668>)
 8007022:	4293      	cmp	r3, r2
 8007024:	d14e      	bne.n	80070c4 <HAL_ADC_ConfigChannel+0x678>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8007026:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800702a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800702e:	2b00      	cmp	r3, #0
 8007030:	d148      	bne.n	80070c4 <HAL_ADC_ConfigChannel+0x678>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800703a:	d005      	beq.n	8007048 <HAL_ADC_ConfigChannel+0x5fc>
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	4a1d      	ldr	r2, [pc, #116]	; (80070b8 <HAL_ADC_ConfigChannel+0x66c>)
 8007042:	4293      	cmp	r3, r2
 8007044:	f040 8099 	bne.w	800717a <HAL_ADC_ConfigChannel+0x72e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007050:	d004      	beq.n	800705c <HAL_ADC_ConfigChannel+0x610>
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	4a13      	ldr	r2, [pc, #76]	; (80070a4 <HAL_ADC_ConfigChannel+0x658>)
 8007058:	4293      	cmp	r3, r2
 800705a:	d101      	bne.n	8007060 <HAL_ADC_ConfigChannel+0x614>
 800705c:	4a12      	ldr	r2, [pc, #72]	; (80070a8 <HAL_ADC_ConfigChannel+0x65c>)
 800705e:	e000      	b.n	8007062 <HAL_ADC_ConfigChannel+0x616>
 8007060:	4a12      	ldr	r2, [pc, #72]	; (80070ac <HAL_ADC_ConfigChannel+0x660>)
 8007062:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007066:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800706a:	4619      	mov	r1, r3
 800706c:	4610      	mov	r0, r2
 800706e:	f7ff f97e 	bl	800636e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8007072:	4b12      	ldr	r3, [pc, #72]	; (80070bc <HAL_ADC_ConfigChannel+0x670>)
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	099b      	lsrs	r3, r3, #6
 8007078:	4a11      	ldr	r2, [pc, #68]	; (80070c0 <HAL_ADC_ConfigChannel+0x674>)
 800707a:	fba2 2303 	umull	r2, r3, r2, r3
 800707e:	099a      	lsrs	r2, r3, #6
 8007080:	4613      	mov	r3, r2
 8007082:	005b      	lsls	r3, r3, #1
 8007084:	4413      	add	r3, r2
 8007086:	009b      	lsls	r3, r3, #2
 8007088:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800708a:	e002      	b.n	8007092 <HAL_ADC_ConfigChannel+0x646>
          {
            wait_loop_index--;
 800708c:	68bb      	ldr	r3, [r7, #8]
 800708e:	3b01      	subs	r3, #1
 8007090:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8007092:	68bb      	ldr	r3, [r7, #8]
 8007094:	2b00      	cmp	r3, #0
 8007096:	d1f9      	bne.n	800708c <HAL_ADC_ConfigChannel+0x640>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8007098:	e06f      	b.n	800717a <HAL_ADC_ConfigChannel+0x72e>
 800709a:	bf00      	nop
 800709c:	407f0000 	.word	0x407f0000
 80070a0:	80080000 	.word	0x80080000
 80070a4:	50000100 	.word	0x50000100
 80070a8:	50000300 	.word	0x50000300
 80070ac:	50000700 	.word	0x50000700
 80070b0:	c3210000 	.word	0xc3210000
 80070b4:	90c00010 	.word	0x90c00010
 80070b8:	50000600 	.word	0x50000600
 80070bc:	20000bb0 	.word	0x20000bb0
 80070c0:	053e2d63 	.word	0x053e2d63
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80070c4:	683b      	ldr	r3, [r7, #0]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	4a32      	ldr	r2, [pc, #200]	; (8007194 <HAL_ADC_ConfigChannel+0x748>)
 80070ca:	4293      	cmp	r3, r2
 80070cc:	d125      	bne.n	800711a <HAL_ADC_ConfigChannel+0x6ce>
 80070ce:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80070d2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d11f      	bne.n	800711a <HAL_ADC_ConfigChannel+0x6ce>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	4a2e      	ldr	r2, [pc, #184]	; (8007198 <HAL_ADC_ConfigChannel+0x74c>)
 80070e0:	4293      	cmp	r3, r2
 80070e2:	d104      	bne.n	80070ee <HAL_ADC_ConfigChannel+0x6a2>
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	4a2c      	ldr	r2, [pc, #176]	; (800719c <HAL_ADC_ConfigChannel+0x750>)
 80070ea:	4293      	cmp	r3, r2
 80070ec:	d047      	beq.n	800717e <HAL_ADC_ConfigChannel+0x732>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80070f6:	d004      	beq.n	8007102 <HAL_ADC_ConfigChannel+0x6b6>
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	4a26      	ldr	r2, [pc, #152]	; (8007198 <HAL_ADC_ConfigChannel+0x74c>)
 80070fe:	4293      	cmp	r3, r2
 8007100:	d101      	bne.n	8007106 <HAL_ADC_ConfigChannel+0x6ba>
 8007102:	4a27      	ldr	r2, [pc, #156]	; (80071a0 <HAL_ADC_ConfigChannel+0x754>)
 8007104:	e000      	b.n	8007108 <HAL_ADC_ConfigChannel+0x6bc>
 8007106:	4a27      	ldr	r2, [pc, #156]	; (80071a4 <HAL_ADC_ConfigChannel+0x758>)
 8007108:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800710c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007110:	4619      	mov	r1, r3
 8007112:	4610      	mov	r0, r2
 8007114:	f7ff f92b 	bl	800636e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8007118:	e031      	b.n	800717e <HAL_ADC_ConfigChannel+0x732>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 800711a:	683b      	ldr	r3, [r7, #0]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	4a22      	ldr	r2, [pc, #136]	; (80071a8 <HAL_ADC_ConfigChannel+0x75c>)
 8007120:	4293      	cmp	r3, r2
 8007122:	d12d      	bne.n	8007180 <HAL_ADC_ConfigChannel+0x734>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8007124:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007128:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800712c:	2b00      	cmp	r3, #0
 800712e:	d127      	bne.n	8007180 <HAL_ADC_ConfigChannel+0x734>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	4a18      	ldr	r2, [pc, #96]	; (8007198 <HAL_ADC_ConfigChannel+0x74c>)
 8007136:	4293      	cmp	r3, r2
 8007138:	d022      	beq.n	8007180 <HAL_ADC_ConfigChannel+0x734>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007142:	d004      	beq.n	800714e <HAL_ADC_ConfigChannel+0x702>
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	4a13      	ldr	r2, [pc, #76]	; (8007198 <HAL_ADC_ConfigChannel+0x74c>)
 800714a:	4293      	cmp	r3, r2
 800714c:	d101      	bne.n	8007152 <HAL_ADC_ConfigChannel+0x706>
 800714e:	4a14      	ldr	r2, [pc, #80]	; (80071a0 <HAL_ADC_ConfigChannel+0x754>)
 8007150:	e000      	b.n	8007154 <HAL_ADC_ConfigChannel+0x708>
 8007152:	4a14      	ldr	r2, [pc, #80]	; (80071a4 <HAL_ADC_ConfigChannel+0x758>)
 8007154:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007158:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800715c:	4619      	mov	r1, r3
 800715e:	4610      	mov	r0, r2
 8007160:	f7ff f905 	bl	800636e <LL_ADC_SetCommonPathInternalCh>
 8007164:	e00c      	b.n	8007180 <HAL_ADC_ConfigChannel+0x734>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800716a:	f043 0220 	orr.w	r2, r3, #32
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8007172:	2301      	movs	r3, #1
 8007174:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8007178:	e002      	b.n	8007180 <HAL_ADC_ConfigChannel+0x734>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800717a:	bf00      	nop
 800717c:	e000      	b.n	8007180 <HAL_ADC_ConfigChannel+0x734>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800717e:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	2200      	movs	r2, #0
 8007184:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8007188:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
}
 800718c:	4618      	mov	r0, r3
 800718e:	3798      	adds	r7, #152	; 0x98
 8007190:	46bd      	mov	sp, r7
 8007192:	bd80      	pop	{r7, pc}
 8007194:	c7520000 	.word	0xc7520000
 8007198:	50000100 	.word	0x50000100
 800719c:	50000500 	.word	0x50000500
 80071a0:	50000300 	.word	0x50000300
 80071a4:	50000700 	.word	0x50000700
 80071a8:	cb840000 	.word	0xcb840000

080071ac <LL_ADC_IsEnabled>:
{
 80071ac:	b480      	push	{r7}
 80071ae:	b083      	sub	sp, #12
 80071b0:	af00      	add	r7, sp, #0
 80071b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	689b      	ldr	r3, [r3, #8]
 80071b8:	f003 0301 	and.w	r3, r3, #1
 80071bc:	2b01      	cmp	r3, #1
 80071be:	d101      	bne.n	80071c4 <LL_ADC_IsEnabled+0x18>
 80071c0:	2301      	movs	r3, #1
 80071c2:	e000      	b.n	80071c6 <LL_ADC_IsEnabled+0x1a>
 80071c4:	2300      	movs	r3, #0
}
 80071c6:	4618      	mov	r0, r3
 80071c8:	370c      	adds	r7, #12
 80071ca:	46bd      	mov	sp, r7
 80071cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d0:	4770      	bx	lr

080071d2 <LL_ADC_REG_IsConversionOngoing>:
{
 80071d2:	b480      	push	{r7}
 80071d4:	b083      	sub	sp, #12
 80071d6:	af00      	add	r7, sp, #0
 80071d8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	689b      	ldr	r3, [r3, #8]
 80071de:	f003 0304 	and.w	r3, r3, #4
 80071e2:	2b04      	cmp	r3, #4
 80071e4:	d101      	bne.n	80071ea <LL_ADC_REG_IsConversionOngoing+0x18>
 80071e6:	2301      	movs	r3, #1
 80071e8:	e000      	b.n	80071ec <LL_ADC_REG_IsConversionOngoing+0x1a>
 80071ea:	2300      	movs	r3, #0
}
 80071ec:	4618      	mov	r0, r3
 80071ee:	370c      	adds	r7, #12
 80071f0:	46bd      	mov	sp, r7
 80071f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f6:	4770      	bx	lr

080071f8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80071f8:	b590      	push	{r4, r7, lr}
 80071fa:	b0a1      	sub	sp, #132	; 0x84
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	6078      	str	r0, [r7, #4]
 8007200:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007202:	2300      	movs	r3, #0
 8007204:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800720e:	2b01      	cmp	r3, #1
 8007210:	d101      	bne.n	8007216 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8007212:	2302      	movs	r3, #2
 8007214:	e0e3      	b.n	80073de <HAL_ADCEx_MultiModeConfigChannel+0x1e6>
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	2201      	movs	r2, #1
 800721a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007226:	d102      	bne.n	800722e <HAL_ADCEx_MultiModeConfigChannel+0x36>
 8007228:	4b6f      	ldr	r3, [pc, #444]	; (80073e8 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 800722a:	60bb      	str	r3, [r7, #8]
 800722c:	e009      	b.n	8007242 <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	4a6e      	ldr	r2, [pc, #440]	; (80073ec <HAL_ADCEx_MultiModeConfigChannel+0x1f4>)
 8007234:	4293      	cmp	r3, r2
 8007236:	d102      	bne.n	800723e <HAL_ADCEx_MultiModeConfigChannel+0x46>
 8007238:	4b6d      	ldr	r3, [pc, #436]	; (80073f0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800723a:	60bb      	str	r3, [r7, #8]
 800723c:	e001      	b.n	8007242 <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 800723e:	2300      	movs	r3, #0
 8007240:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8007242:	68bb      	ldr	r3, [r7, #8]
 8007244:	2b00      	cmp	r3, #0
 8007246:	d10b      	bne.n	8007260 <HAL_ADCEx_MultiModeConfigChannel+0x68>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800724c:	f043 0220 	orr.w	r2, r3, #32
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	2200      	movs	r2, #0
 8007258:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 800725c:	2301      	movs	r3, #1
 800725e:	e0be      	b.n	80073de <HAL_ADCEx_MultiModeConfigChannel+0x1e6>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8007260:	68bb      	ldr	r3, [r7, #8]
 8007262:	4618      	mov	r0, r3
 8007264:	f7ff ffb5 	bl	80071d2 <LL_ADC_REG_IsConversionOngoing>
 8007268:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	4618      	mov	r0, r3
 8007270:	f7ff ffaf 	bl	80071d2 <LL_ADC_REG_IsConversionOngoing>
 8007274:	4603      	mov	r3, r0
 8007276:	2b00      	cmp	r3, #0
 8007278:	f040 80a0 	bne.w	80073bc <HAL_ADCEx_MultiModeConfigChannel+0x1c4>
      && (tmphadcSlave_conversion_on_going == 0UL))
 800727c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800727e:	2b00      	cmp	r3, #0
 8007280:	f040 809c 	bne.w	80073bc <HAL_ADCEx_MultiModeConfigChannel+0x1c4>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800728c:	d004      	beq.n	8007298 <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	4a55      	ldr	r2, [pc, #340]	; (80073e8 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 8007294:	4293      	cmp	r3, r2
 8007296:	d101      	bne.n	800729c <HAL_ADCEx_MultiModeConfigChannel+0xa4>
 8007298:	4b56      	ldr	r3, [pc, #344]	; (80073f4 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800729a:	e000      	b.n	800729e <HAL_ADCEx_MultiModeConfigChannel+0xa6>
 800729c:	4b56      	ldr	r3, [pc, #344]	; (80073f8 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800729e:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80072a0:	683b      	ldr	r3, [r7, #0]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d04b      	beq.n	8007340 <HAL_ADCEx_MultiModeConfigChannel+0x148>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80072a8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80072aa:	689b      	ldr	r3, [r3, #8]
 80072ac:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80072b0:	683b      	ldr	r3, [r7, #0]
 80072b2:	6859      	ldr	r1, [r3, #4]
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80072ba:	035b      	lsls	r3, r3, #13
 80072bc:	430b      	orrs	r3, r1
 80072be:	431a      	orrs	r2, r3
 80072c0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80072c2:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80072cc:	d004      	beq.n	80072d8 <HAL_ADCEx_MultiModeConfigChannel+0xe0>
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	4a45      	ldr	r2, [pc, #276]	; (80073e8 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 80072d4:	4293      	cmp	r3, r2
 80072d6:	d10f      	bne.n	80072f8 <HAL_ADCEx_MultiModeConfigChannel+0x100>
 80072d8:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80072dc:	f7ff ff66 	bl	80071ac <LL_ADC_IsEnabled>
 80072e0:	4604      	mov	r4, r0
 80072e2:	4841      	ldr	r0, [pc, #260]	; (80073e8 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 80072e4:	f7ff ff62 	bl	80071ac <LL_ADC_IsEnabled>
 80072e8:	4603      	mov	r3, r0
 80072ea:	4323      	orrs	r3, r4
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	bf0c      	ite	eq
 80072f0:	2301      	moveq	r3, #1
 80072f2:	2300      	movne	r3, #0
 80072f4:	b2db      	uxtb	r3, r3
 80072f6:	e012      	b.n	800731e <HAL_ADCEx_MultiModeConfigChannel+0x126>
 80072f8:	483c      	ldr	r0, [pc, #240]	; (80073ec <HAL_ADCEx_MultiModeConfigChannel+0x1f4>)
 80072fa:	f7ff ff57 	bl	80071ac <LL_ADC_IsEnabled>
 80072fe:	4604      	mov	r4, r0
 8007300:	483b      	ldr	r0, [pc, #236]	; (80073f0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8007302:	f7ff ff53 	bl	80071ac <LL_ADC_IsEnabled>
 8007306:	4603      	mov	r3, r0
 8007308:	431c      	orrs	r4, r3
 800730a:	483c      	ldr	r0, [pc, #240]	; (80073fc <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 800730c:	f7ff ff4e 	bl	80071ac <LL_ADC_IsEnabled>
 8007310:	4603      	mov	r3, r0
 8007312:	4323      	orrs	r3, r4
 8007314:	2b00      	cmp	r3, #0
 8007316:	bf0c      	ite	eq
 8007318:	2301      	moveq	r3, #1
 800731a:	2300      	movne	r3, #0
 800731c:	b2db      	uxtb	r3, r3
 800731e:	2b00      	cmp	r3, #0
 8007320:	d056      	beq.n	80073d0 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8007322:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007324:	689b      	ldr	r3, [r3, #8]
 8007326:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800732a:	f023 030f 	bic.w	r3, r3, #15
 800732e:	683a      	ldr	r2, [r7, #0]
 8007330:	6811      	ldr	r1, [r2, #0]
 8007332:	683a      	ldr	r2, [r7, #0]
 8007334:	6892      	ldr	r2, [r2, #8]
 8007336:	430a      	orrs	r2, r1
 8007338:	431a      	orrs	r2, r3
 800733a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800733c:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800733e:	e047      	b.n	80073d0 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8007340:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007342:	689b      	ldr	r3, [r3, #8]
 8007344:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007348:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800734a:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007354:	d004      	beq.n	8007360 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	4a23      	ldr	r2, [pc, #140]	; (80073e8 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 800735c:	4293      	cmp	r3, r2
 800735e:	d10f      	bne.n	8007380 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8007360:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8007364:	f7ff ff22 	bl	80071ac <LL_ADC_IsEnabled>
 8007368:	4604      	mov	r4, r0
 800736a:	481f      	ldr	r0, [pc, #124]	; (80073e8 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 800736c:	f7ff ff1e 	bl	80071ac <LL_ADC_IsEnabled>
 8007370:	4603      	mov	r3, r0
 8007372:	4323      	orrs	r3, r4
 8007374:	2b00      	cmp	r3, #0
 8007376:	bf0c      	ite	eq
 8007378:	2301      	moveq	r3, #1
 800737a:	2300      	movne	r3, #0
 800737c:	b2db      	uxtb	r3, r3
 800737e:	e012      	b.n	80073a6 <HAL_ADCEx_MultiModeConfigChannel+0x1ae>
 8007380:	481a      	ldr	r0, [pc, #104]	; (80073ec <HAL_ADCEx_MultiModeConfigChannel+0x1f4>)
 8007382:	f7ff ff13 	bl	80071ac <LL_ADC_IsEnabled>
 8007386:	4604      	mov	r4, r0
 8007388:	4819      	ldr	r0, [pc, #100]	; (80073f0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800738a:	f7ff ff0f 	bl	80071ac <LL_ADC_IsEnabled>
 800738e:	4603      	mov	r3, r0
 8007390:	431c      	orrs	r4, r3
 8007392:	481a      	ldr	r0, [pc, #104]	; (80073fc <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8007394:	f7ff ff0a 	bl	80071ac <LL_ADC_IsEnabled>
 8007398:	4603      	mov	r3, r0
 800739a:	4323      	orrs	r3, r4
 800739c:	2b00      	cmp	r3, #0
 800739e:	bf0c      	ite	eq
 80073a0:	2301      	moveq	r3, #1
 80073a2:	2300      	movne	r3, #0
 80073a4:	b2db      	uxtb	r3, r3
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d012      	beq.n	80073d0 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80073aa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80073ac:	689b      	ldr	r3, [r3, #8]
 80073ae:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80073b2:	f023 030f 	bic.w	r3, r3, #15
 80073b6:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80073b8:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80073ba:	e009      	b.n	80073d0 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80073c0:	f043 0220 	orr.w	r2, r3, #32
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80073c8:	2301      	movs	r3, #1
 80073ca:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 80073ce:	e000      	b.n	80073d2 <HAL_ADCEx_MultiModeConfigChannel+0x1da>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80073d0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	2200      	movs	r2, #0
 80073d6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80073da:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 80073de:	4618      	mov	r0, r3
 80073e0:	3784      	adds	r7, #132	; 0x84
 80073e2:	46bd      	mov	sp, r7
 80073e4:	bd90      	pop	{r4, r7, pc}
 80073e6:	bf00      	nop
 80073e8:	50000100 	.word	0x50000100
 80073ec:	50000400 	.word	0x50000400
 80073f0:	50000500 	.word	0x50000500
 80073f4:	50000300 	.word	0x50000300
 80073f8:	50000700 	.word	0x50000700
 80073fc:	50000600 	.word	0x50000600

08007400 <LL_EXTI_EnableIT_0_31>:
{
 8007400:	b480      	push	{r7}
 8007402:	b083      	sub	sp, #12
 8007404:	af00      	add	r7, sp, #0
 8007406:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8007408:	4b05      	ldr	r3, [pc, #20]	; (8007420 <LL_EXTI_EnableIT_0_31+0x20>)
 800740a:	681a      	ldr	r2, [r3, #0]
 800740c:	4904      	ldr	r1, [pc, #16]	; (8007420 <LL_EXTI_EnableIT_0_31+0x20>)
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	4313      	orrs	r3, r2
 8007412:	600b      	str	r3, [r1, #0]
}
 8007414:	bf00      	nop
 8007416:	370c      	adds	r7, #12
 8007418:	46bd      	mov	sp, r7
 800741a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741e:	4770      	bx	lr
 8007420:	40010400 	.word	0x40010400

08007424 <LL_EXTI_EnableIT_32_63>:
{
 8007424:	b480      	push	{r7}
 8007426:	b083      	sub	sp, #12
 8007428:	af00      	add	r7, sp, #0
 800742a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 800742c:	4b05      	ldr	r3, [pc, #20]	; (8007444 <LL_EXTI_EnableIT_32_63+0x20>)
 800742e:	6a1a      	ldr	r2, [r3, #32]
 8007430:	4904      	ldr	r1, [pc, #16]	; (8007444 <LL_EXTI_EnableIT_32_63+0x20>)
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	4313      	orrs	r3, r2
 8007436:	620b      	str	r3, [r1, #32]
}
 8007438:	bf00      	nop
 800743a:	370c      	adds	r7, #12
 800743c:	46bd      	mov	sp, r7
 800743e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007442:	4770      	bx	lr
 8007444:	40010400 	.word	0x40010400

08007448 <LL_EXTI_DisableIT_0_31>:
{
 8007448:	b480      	push	{r7}
 800744a:	b083      	sub	sp, #12
 800744c:	af00      	add	r7, sp, #0
 800744e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8007450:	4b06      	ldr	r3, [pc, #24]	; (800746c <LL_EXTI_DisableIT_0_31+0x24>)
 8007452:	681a      	ldr	r2, [r3, #0]
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	43db      	mvns	r3, r3
 8007458:	4904      	ldr	r1, [pc, #16]	; (800746c <LL_EXTI_DisableIT_0_31+0x24>)
 800745a:	4013      	ands	r3, r2
 800745c:	600b      	str	r3, [r1, #0]
}
 800745e:	bf00      	nop
 8007460:	370c      	adds	r7, #12
 8007462:	46bd      	mov	sp, r7
 8007464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007468:	4770      	bx	lr
 800746a:	bf00      	nop
 800746c:	40010400 	.word	0x40010400

08007470 <LL_EXTI_DisableIT_32_63>:
{
 8007470:	b480      	push	{r7}
 8007472:	b083      	sub	sp, #12
 8007474:	af00      	add	r7, sp, #0
 8007476:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 8007478:	4b06      	ldr	r3, [pc, #24]	; (8007494 <LL_EXTI_DisableIT_32_63+0x24>)
 800747a:	6a1a      	ldr	r2, [r3, #32]
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	43db      	mvns	r3, r3
 8007480:	4904      	ldr	r1, [pc, #16]	; (8007494 <LL_EXTI_DisableIT_32_63+0x24>)
 8007482:	4013      	ands	r3, r2
 8007484:	620b      	str	r3, [r1, #32]
}
 8007486:	bf00      	nop
 8007488:	370c      	adds	r7, #12
 800748a:	46bd      	mov	sp, r7
 800748c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007490:	4770      	bx	lr
 8007492:	bf00      	nop
 8007494:	40010400 	.word	0x40010400

08007498 <LL_EXTI_EnableEvent_0_31>:
{
 8007498:	b480      	push	{r7}
 800749a:	b083      	sub	sp, #12
 800749c:	af00      	add	r7, sp, #0
 800749e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 80074a0:	4b05      	ldr	r3, [pc, #20]	; (80074b8 <LL_EXTI_EnableEvent_0_31+0x20>)
 80074a2:	685a      	ldr	r2, [r3, #4]
 80074a4:	4904      	ldr	r1, [pc, #16]	; (80074b8 <LL_EXTI_EnableEvent_0_31+0x20>)
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	4313      	orrs	r3, r2
 80074aa:	604b      	str	r3, [r1, #4]
}
 80074ac:	bf00      	nop
 80074ae:	370c      	adds	r7, #12
 80074b0:	46bd      	mov	sp, r7
 80074b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b6:	4770      	bx	lr
 80074b8:	40010400 	.word	0x40010400

080074bc <LL_EXTI_EnableEvent_32_63>:
{
 80074bc:	b480      	push	{r7}
 80074be:	b083      	sub	sp, #12
 80074c0:	af00      	add	r7, sp, #0
 80074c2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 80074c4:	4b05      	ldr	r3, [pc, #20]	; (80074dc <LL_EXTI_EnableEvent_32_63+0x20>)
 80074c6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80074c8:	4904      	ldr	r1, [pc, #16]	; (80074dc <LL_EXTI_EnableEvent_32_63+0x20>)
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	4313      	orrs	r3, r2
 80074ce:	624b      	str	r3, [r1, #36]	; 0x24
}
 80074d0:	bf00      	nop
 80074d2:	370c      	adds	r7, #12
 80074d4:	46bd      	mov	sp, r7
 80074d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074da:	4770      	bx	lr
 80074dc:	40010400 	.word	0x40010400

080074e0 <LL_EXTI_DisableEvent_0_31>:
{
 80074e0:	b480      	push	{r7}
 80074e2:	b083      	sub	sp, #12
 80074e4:	af00      	add	r7, sp, #0
 80074e6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 80074e8:	4b06      	ldr	r3, [pc, #24]	; (8007504 <LL_EXTI_DisableEvent_0_31+0x24>)
 80074ea:	685a      	ldr	r2, [r3, #4]
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	43db      	mvns	r3, r3
 80074f0:	4904      	ldr	r1, [pc, #16]	; (8007504 <LL_EXTI_DisableEvent_0_31+0x24>)
 80074f2:	4013      	ands	r3, r2
 80074f4:	604b      	str	r3, [r1, #4]
}
 80074f6:	bf00      	nop
 80074f8:	370c      	adds	r7, #12
 80074fa:	46bd      	mov	sp, r7
 80074fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007500:	4770      	bx	lr
 8007502:	bf00      	nop
 8007504:	40010400 	.word	0x40010400

08007508 <LL_EXTI_DisableEvent_32_63>:
{
 8007508:	b480      	push	{r7}
 800750a:	b083      	sub	sp, #12
 800750c:	af00      	add	r7, sp, #0
 800750e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 8007510:	4b06      	ldr	r3, [pc, #24]	; (800752c <LL_EXTI_DisableEvent_32_63+0x24>)
 8007512:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	43db      	mvns	r3, r3
 8007518:	4904      	ldr	r1, [pc, #16]	; (800752c <LL_EXTI_DisableEvent_32_63+0x24>)
 800751a:	4013      	ands	r3, r2
 800751c:	624b      	str	r3, [r1, #36]	; 0x24
}
 800751e:	bf00      	nop
 8007520:	370c      	adds	r7, #12
 8007522:	46bd      	mov	sp, r7
 8007524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007528:	4770      	bx	lr
 800752a:	bf00      	nop
 800752c:	40010400 	.word	0x40010400

08007530 <LL_EXTI_EnableRisingTrig_0_31>:
{
 8007530:	b480      	push	{r7}
 8007532:	b083      	sub	sp, #12
 8007534:	af00      	add	r7, sp, #0
 8007536:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8007538:	4b05      	ldr	r3, [pc, #20]	; (8007550 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800753a:	689a      	ldr	r2, [r3, #8]
 800753c:	4904      	ldr	r1, [pc, #16]	; (8007550 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	4313      	orrs	r3, r2
 8007542:	608b      	str	r3, [r1, #8]
}
 8007544:	bf00      	nop
 8007546:	370c      	adds	r7, #12
 8007548:	46bd      	mov	sp, r7
 800754a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800754e:	4770      	bx	lr
 8007550:	40010400 	.word	0x40010400

08007554 <LL_EXTI_EnableRisingTrig_32_63>:
{
 8007554:	b480      	push	{r7}
 8007556:	b083      	sub	sp, #12
 8007558:	af00      	add	r7, sp, #0
 800755a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 800755c:	4b05      	ldr	r3, [pc, #20]	; (8007574 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800755e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007560:	4904      	ldr	r1, [pc, #16]	; (8007574 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	4313      	orrs	r3, r2
 8007566:	628b      	str	r3, [r1, #40]	; 0x28
}
 8007568:	bf00      	nop
 800756a:	370c      	adds	r7, #12
 800756c:	46bd      	mov	sp, r7
 800756e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007572:	4770      	bx	lr
 8007574:	40010400 	.word	0x40010400

08007578 <LL_EXTI_DisableRisingTrig_0_31>:
{
 8007578:	b480      	push	{r7}
 800757a:	b083      	sub	sp, #12
 800757c:	af00      	add	r7, sp, #0
 800757e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8007580:	4b06      	ldr	r3, [pc, #24]	; (800759c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8007582:	689a      	ldr	r2, [r3, #8]
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	43db      	mvns	r3, r3
 8007588:	4904      	ldr	r1, [pc, #16]	; (800759c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800758a:	4013      	ands	r3, r2
 800758c:	608b      	str	r3, [r1, #8]
}
 800758e:	bf00      	nop
 8007590:	370c      	adds	r7, #12
 8007592:	46bd      	mov	sp, r7
 8007594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007598:	4770      	bx	lr
 800759a:	bf00      	nop
 800759c:	40010400 	.word	0x40010400

080075a0 <LL_EXTI_DisableRisingTrig_32_63>:
{
 80075a0:	b480      	push	{r7}
 80075a2:	b083      	sub	sp, #12
 80075a4:	af00      	add	r7, sp, #0
 80075a6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 80075a8:	4b06      	ldr	r3, [pc, #24]	; (80075c4 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 80075aa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	43db      	mvns	r3, r3
 80075b0:	4904      	ldr	r1, [pc, #16]	; (80075c4 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 80075b2:	4013      	ands	r3, r2
 80075b4:	628b      	str	r3, [r1, #40]	; 0x28
}
 80075b6:	bf00      	nop
 80075b8:	370c      	adds	r7, #12
 80075ba:	46bd      	mov	sp, r7
 80075bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c0:	4770      	bx	lr
 80075c2:	bf00      	nop
 80075c4:	40010400 	.word	0x40010400

080075c8 <LL_EXTI_EnableFallingTrig_0_31>:
{
 80075c8:	b480      	push	{r7}
 80075ca:	b083      	sub	sp, #12
 80075cc:	af00      	add	r7, sp, #0
 80075ce:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 80075d0:	4b05      	ldr	r3, [pc, #20]	; (80075e8 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 80075d2:	68da      	ldr	r2, [r3, #12]
 80075d4:	4904      	ldr	r1, [pc, #16]	; (80075e8 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	4313      	orrs	r3, r2
 80075da:	60cb      	str	r3, [r1, #12]
}
 80075dc:	bf00      	nop
 80075de:	370c      	adds	r7, #12
 80075e0:	46bd      	mov	sp, r7
 80075e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e6:	4770      	bx	lr
 80075e8:	40010400 	.word	0x40010400

080075ec <LL_EXTI_EnableFallingTrig_32_63>:
{
 80075ec:	b480      	push	{r7}
 80075ee:	b083      	sub	sp, #12
 80075f0:	af00      	add	r7, sp, #0
 80075f2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 80075f4:	4b05      	ldr	r3, [pc, #20]	; (800760c <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 80075f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80075f8:	4904      	ldr	r1, [pc, #16]	; (800760c <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	4313      	orrs	r3, r2
 80075fe:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8007600:	bf00      	nop
 8007602:	370c      	adds	r7, #12
 8007604:	46bd      	mov	sp, r7
 8007606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800760a:	4770      	bx	lr
 800760c:	40010400 	.word	0x40010400

08007610 <LL_EXTI_DisableFallingTrig_0_31>:
{
 8007610:	b480      	push	{r7}
 8007612:	b083      	sub	sp, #12
 8007614:	af00      	add	r7, sp, #0
 8007616:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8007618:	4b06      	ldr	r3, [pc, #24]	; (8007634 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800761a:	68da      	ldr	r2, [r3, #12]
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	43db      	mvns	r3, r3
 8007620:	4904      	ldr	r1, [pc, #16]	; (8007634 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8007622:	4013      	ands	r3, r2
 8007624:	60cb      	str	r3, [r1, #12]
}
 8007626:	bf00      	nop
 8007628:	370c      	adds	r7, #12
 800762a:	46bd      	mov	sp, r7
 800762c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007630:	4770      	bx	lr
 8007632:	bf00      	nop
 8007634:	40010400 	.word	0x40010400

08007638 <LL_EXTI_DisableFallingTrig_32_63>:
{
 8007638:	b480      	push	{r7}
 800763a:	b083      	sub	sp, #12
 800763c:	af00      	add	r7, sp, #0
 800763e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 8007640:	4b06      	ldr	r3, [pc, #24]	; (800765c <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8007642:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	43db      	mvns	r3, r3
 8007648:	4904      	ldr	r1, [pc, #16]	; (800765c <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800764a:	4013      	ands	r3, r2
 800764c:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 800764e:	bf00      	nop
 8007650:	370c      	adds	r7, #12
 8007652:	46bd      	mov	sp, r7
 8007654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007658:	4770      	bx	lr
 800765a:	bf00      	nop
 800765c:	40010400 	.word	0x40010400

08007660 <LL_EXTI_ClearFlag_0_31>:
{
 8007660:	b480      	push	{r7}
 8007662:	b083      	sub	sp, #12
 8007664:	af00      	add	r7, sp, #0
 8007666:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8007668:	4a04      	ldr	r2, [pc, #16]	; (800767c <LL_EXTI_ClearFlag_0_31+0x1c>)
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	6153      	str	r3, [r2, #20]
}
 800766e:	bf00      	nop
 8007670:	370c      	adds	r7, #12
 8007672:	46bd      	mov	sp, r7
 8007674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007678:	4770      	bx	lr
 800767a:	bf00      	nop
 800767c:	40010400 	.word	0x40010400

08007680 <LL_EXTI_ClearFlag_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_32_63(uint32_t ExtiLine)
{
 8007680:	b480      	push	{r7}
 8007682:	b083      	sub	sp, #12
 8007684:	af00      	add	r7, sp, #0
 8007686:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR2, ExtiLine);
 8007688:	4a04      	ldr	r2, [pc, #16]	; (800769c <LL_EXTI_ClearFlag_32_63+0x1c>)
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	6353      	str	r3, [r2, #52]	; 0x34
}
 800768e:	bf00      	nop
 8007690:	370c      	adds	r7, #12
 8007692:	46bd      	mov	sp, r7
 8007694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007698:	4770      	bx	lr
 800769a:	bf00      	nop
 800769c:	40010400 	.word	0x40010400

080076a0 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 80076a0:	b580      	push	{r7, lr}
 80076a2:	b088      	sub	sp, #32
 80076a4:	af00      	add	r7, sp, #0
 80076a6:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 80076a8:	2300      	movs	r3, #0
 80076aa:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 80076ac:	2300      	movs	r3, #0
 80076ae:	77fb      	strb	r3, [r7, #31]

  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d102      	bne.n	80076bc <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 80076b6:	2301      	movs	r3, #1
 80076b8:	77fb      	strb	r3, [r7, #31]
 80076ba:	e180      	b.n	80079be <HAL_COMP_Init+0x31e>
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80076c6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80076ca:	d102      	bne.n	80076d2 <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 80076cc:	2301      	movs	r3, #1
 80076ce:	77fb      	strb	r3, [r7, #31]
 80076d0:	e175      	b.n	80079be <HAL_COMP_Init+0x31e>
    assert_param(IS_COMP_OUTPUTPOL(hcomp->Init.OutputPol));
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRC_INSTANCE(hcomp->Instance, hcomp->Init.BlankingSrce));
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));

    if(hcomp->State == HAL_COMP_STATE_RESET)
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	7f5b      	ldrb	r3, [r3, #29]
 80076d6:	b2db      	uxtb	r3, r3
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d108      	bne.n	80076ee <HAL_COMP_Init+0x4e>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	2200      	movs	r2, #0
 80076e0:	771a      	strb	r2, [r3, #28]

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	2200      	movs	r2, #0
 80076e6:	621a      	str	r2, [r3, #32]
#else
      /* Init the low level hardware */
      /* Note: Internal control clock of the comparators must                 */
      /*       be enabled in "HAL_COMP_MspInit()"                             */
      /*       using "__HAL_RCC_SYSCFG_CLK_ENABLE()".                         */
      HAL_COMP_MspInit(hcomp);
 80076e8:	6878      	ldr	r0, [r7, #4]
 80076ea:	f7fd f8dd 	bl	80048a8 <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80076f8:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (  hcomp->Init.InputMinus
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	689a      	ldr	r2, [r3, #8]
               | hcomp->Init.InputPlus
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	685b      	ldr	r3, [r3, #4]
 8007702:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	695b      	ldr	r3, [r3, #20]
 8007708:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	68db      	ldr	r3, [r3, #12]
 800770e:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	691b      	ldr	r3, [r3, #16]
    tmp_csr = (  hcomp->Init.InputMinus
 8007714:	4313      	orrs	r3, r2
 8007716:	617b      	str	r3, [r7, #20]
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	681a      	ldr	r2, [r3, #0]
 800771e:	4b98      	ldr	r3, [pc, #608]	; (8007980 <HAL_COMP_Init+0x2e0>)
 8007720:	4013      	ands	r3, r2
 8007722:	687a      	ldr	r2, [r7, #4]
 8007724:	6812      	ldr	r2, [r2, #0]
 8007726:	6979      	ldr	r1, [r7, #20]
 8007728:	430b      	orrs	r3, r1
 800772a:	6013      	str	r3, [r2, #0]
               tmp_csr
              );

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007736:	2b00      	cmp	r3, #0
 8007738:	d015      	beq.n	8007766 <HAL_COMP_Init+0xc6>
 800773a:	69bb      	ldr	r3, [r7, #24]
 800773c:	2b00      	cmp	r3, #0
 800773e:	d112      	bne.n	8007766 <HAL_COMP_Init+0xc6>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8007740:	4b90      	ldr	r3, [pc, #576]	; (8007984 <HAL_COMP_Init+0x2e4>)
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	099b      	lsrs	r3, r3, #6
 8007746:	4a90      	ldr	r2, [pc, #576]	; (8007988 <HAL_COMP_Init+0x2e8>)
 8007748:	fba2 2303 	umull	r2, r3, r2, r3
 800774c:	099a      	lsrs	r2, r3, #6
 800774e:	4613      	mov	r3, r2
 8007750:	009b      	lsls	r3, r3, #2
 8007752:	4413      	add	r3, r2
 8007754:	009b      	lsls	r3, r3, #2
 8007756:	60fb      	str	r3, [r7, #12]
      while(wait_loop_index != 0UL)
 8007758:	e002      	b.n	8007760 <HAL_COMP_Init+0xc0>
      {
        wait_loop_index--;
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	3b01      	subs	r3, #1
 800775e:	60fb      	str	r3, [r7, #12]
      while(wait_loop_index != 0UL)
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	2b00      	cmp	r3, #0
 8007764:	d1f9      	bne.n	800775a <HAL_COMP_Init+0xba>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	4a88      	ldr	r2, [pc, #544]	; (800798c <HAL_COMP_Init+0x2ec>)
 800776c:	4293      	cmp	r3, r2
 800776e:	d028      	beq.n	80077c2 <HAL_COMP_Init+0x122>
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	4a86      	ldr	r2, [pc, #536]	; (8007990 <HAL_COMP_Init+0x2f0>)
 8007776:	4293      	cmp	r3, r2
 8007778:	d020      	beq.n	80077bc <HAL_COMP_Init+0x11c>
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	4a85      	ldr	r2, [pc, #532]	; (8007994 <HAL_COMP_Init+0x2f4>)
 8007780:	4293      	cmp	r3, r2
 8007782:	d018      	beq.n	80077b6 <HAL_COMP_Init+0x116>
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	4a83      	ldr	r2, [pc, #524]	; (8007998 <HAL_COMP_Init+0x2f8>)
 800778a:	4293      	cmp	r3, r2
 800778c:	d010      	beq.n	80077b0 <HAL_COMP_Init+0x110>
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	4a82      	ldr	r2, [pc, #520]	; (800799c <HAL_COMP_Init+0x2fc>)
 8007794:	4293      	cmp	r3, r2
 8007796:	d008      	beq.n	80077aa <HAL_COMP_Init+0x10a>
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	4a80      	ldr	r2, [pc, #512]	; (80079a0 <HAL_COMP_Init+0x300>)
 800779e:	4293      	cmp	r3, r2
 80077a0:	d101      	bne.n	80077a6 <HAL_COMP_Init+0x106>
 80077a2:	2301      	movs	r3, #1
 80077a4:	e00f      	b.n	80077c6 <HAL_COMP_Init+0x126>
 80077a6:	2302      	movs	r3, #2
 80077a8:	e00d      	b.n	80077c6 <HAL_COMP_Init+0x126>
 80077aa:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80077ae:	e00a      	b.n	80077c6 <HAL_COMP_Init+0x126>
 80077b0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80077b4:	e007      	b.n	80077c6 <HAL_COMP_Init+0x126>
 80077b6:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80077ba:	e004      	b.n	80077c6 <HAL_COMP_Init+0x126>
 80077bc:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80077c0:	e001      	b.n	80077c6 <HAL_COMP_Init+0x126>
 80077c2:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80077c6:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	699b      	ldr	r3, [r3, #24]
 80077cc:	f003 0303 	and.w	r3, r3, #3
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	f000 80b6 	beq.w	8007942 <HAL_COMP_Init+0x2a2>
    {
      /* Configure EXTI rising edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	699b      	ldr	r3, [r3, #24]
 80077da:	f003 0310 	and.w	r3, r3, #16
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d011      	beq.n	8007806 <HAL_COMP_Init+0x166>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	4a6e      	ldr	r2, [pc, #440]	; (80079a0 <HAL_COMP_Init+0x300>)
 80077e8:	4293      	cmp	r3, r2
 80077ea:	d004      	beq.n	80077f6 <HAL_COMP_Init+0x156>
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	4a6c      	ldr	r2, [pc, #432]	; (80079a4 <HAL_COMP_Init+0x304>)
 80077f2:	4293      	cmp	r3, r2
 80077f4:	d103      	bne.n	80077fe <HAL_COMP_Init+0x15e>
        {
          LL_EXTI_EnableRisingTrig_32_63(exti_line);
 80077f6:	6938      	ldr	r0, [r7, #16]
 80077f8:	f7ff feac 	bl	8007554 <LL_EXTI_EnableRisingTrig_32_63>
 80077fc:	e014      	b.n	8007828 <HAL_COMP_Init+0x188>
        }
        else
        {
          LL_EXTI_EnableRisingTrig_0_31(exti_line);
 80077fe:	6938      	ldr	r0, [r7, #16]
 8007800:	f7ff fe96 	bl	8007530 <LL_EXTI_EnableRisingTrig_0_31>
 8007804:	e010      	b.n	8007828 <HAL_COMP_Init+0x188>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	4a65      	ldr	r2, [pc, #404]	; (80079a0 <HAL_COMP_Init+0x300>)
 800780c:	4293      	cmp	r3, r2
 800780e:	d004      	beq.n	800781a <HAL_COMP_Init+0x17a>
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	4a63      	ldr	r2, [pc, #396]	; (80079a4 <HAL_COMP_Init+0x304>)
 8007816:	4293      	cmp	r3, r2
 8007818:	d103      	bne.n	8007822 <HAL_COMP_Init+0x182>
        {
          LL_EXTI_DisableRisingTrig_32_63(exti_line);
 800781a:	6938      	ldr	r0, [r7, #16]
 800781c:	f7ff fec0 	bl	80075a0 <LL_EXTI_DisableRisingTrig_32_63>
 8007820:	e002      	b.n	8007828 <HAL_COMP_Init+0x188>
        }
        else
        {
          LL_EXTI_DisableRisingTrig_0_31(exti_line);
 8007822:	6938      	ldr	r0, [r7, #16]
 8007824:	f7ff fea8 	bl	8007578 <LL_EXTI_DisableRisingTrig_0_31>
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
#endif
      }

      /* Configure EXTI falling edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	699b      	ldr	r3, [r3, #24]
 800782c:	f003 0320 	and.w	r3, r3, #32
 8007830:	2b00      	cmp	r3, #0
 8007832:	d011      	beq.n	8007858 <HAL_COMP_Init+0x1b8>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	4a59      	ldr	r2, [pc, #356]	; (80079a0 <HAL_COMP_Init+0x300>)
 800783a:	4293      	cmp	r3, r2
 800783c:	d004      	beq.n	8007848 <HAL_COMP_Init+0x1a8>
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	4a58      	ldr	r2, [pc, #352]	; (80079a4 <HAL_COMP_Init+0x304>)
 8007844:	4293      	cmp	r3, r2
 8007846:	d103      	bne.n	8007850 <HAL_COMP_Init+0x1b0>
        {
          LL_EXTI_EnableFallingTrig_32_63(exti_line);
 8007848:	6938      	ldr	r0, [r7, #16]
 800784a:	f7ff fecf 	bl	80075ec <LL_EXTI_EnableFallingTrig_32_63>
 800784e:	e014      	b.n	800787a <HAL_COMP_Init+0x1da>
        }
        else
        {
          LL_EXTI_EnableFallingTrig_0_31(exti_line);
 8007850:	6938      	ldr	r0, [r7, #16]
 8007852:	f7ff feb9 	bl	80075c8 <LL_EXTI_EnableFallingTrig_0_31>
 8007856:	e010      	b.n	800787a <HAL_COMP_Init+0x1da>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	4a50      	ldr	r2, [pc, #320]	; (80079a0 <HAL_COMP_Init+0x300>)
 800785e:	4293      	cmp	r3, r2
 8007860:	d004      	beq.n	800786c <HAL_COMP_Init+0x1cc>
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	4a4f      	ldr	r2, [pc, #316]	; (80079a4 <HAL_COMP_Init+0x304>)
 8007868:	4293      	cmp	r3, r2
 800786a:	d103      	bne.n	8007874 <HAL_COMP_Init+0x1d4>
        {
          LL_EXTI_DisableFallingTrig_32_63(exti_line);
 800786c:	6938      	ldr	r0, [r7, #16]
 800786e:	f7ff fee3 	bl	8007638 <LL_EXTI_DisableFallingTrig_32_63>
 8007872:	e002      	b.n	800787a <HAL_COMP_Init+0x1da>
        }
        else
        {
          LL_EXTI_DisableFallingTrig_0_31(exti_line);
 8007874:	6938      	ldr	r0, [r7, #16]
 8007876:	f7ff fecb 	bl	8007610 <LL_EXTI_DisableFallingTrig_0_31>
#endif
      }

      /* Clear COMP EXTI pending bit (if any) */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
      if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	4a48      	ldr	r2, [pc, #288]	; (80079a0 <HAL_COMP_Init+0x300>)
 8007880:	4293      	cmp	r3, r2
 8007882:	d004      	beq.n	800788e <HAL_COMP_Init+0x1ee>
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	4a46      	ldr	r2, [pc, #280]	; (80079a4 <HAL_COMP_Init+0x304>)
 800788a:	4293      	cmp	r3, r2
 800788c:	d103      	bne.n	8007896 <HAL_COMP_Init+0x1f6>
      {
        LL_EXTI_ClearFlag_32_63(exti_line);
 800788e:	6938      	ldr	r0, [r7, #16]
 8007890:	f7ff fef6 	bl	8007680 <LL_EXTI_ClearFlag_32_63>
 8007894:	e002      	b.n	800789c <HAL_COMP_Init+0x1fc>
      }
      else
      {
        LL_EXTI_ClearFlag_0_31(exti_line);
 8007896:	6938      	ldr	r0, [r7, #16]
 8007898:	f7ff fee2 	bl	8007660 <LL_EXTI_ClearFlag_0_31>
#else
      LL_EXTI_ClearFlag_0_31(exti_line);
#endif

      /* Configure EXTI event mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	699b      	ldr	r3, [r3, #24]
 80078a0:	f003 0302 	and.w	r3, r3, #2
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d011      	beq.n	80078cc <HAL_COMP_Init+0x22c>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	4a3c      	ldr	r2, [pc, #240]	; (80079a0 <HAL_COMP_Init+0x300>)
 80078ae:	4293      	cmp	r3, r2
 80078b0:	d004      	beq.n	80078bc <HAL_COMP_Init+0x21c>
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	4a3b      	ldr	r2, [pc, #236]	; (80079a4 <HAL_COMP_Init+0x304>)
 80078b8:	4293      	cmp	r3, r2
 80078ba:	d103      	bne.n	80078c4 <HAL_COMP_Init+0x224>
        {
          LL_EXTI_EnableEvent_32_63(exti_line);
 80078bc:	6938      	ldr	r0, [r7, #16]
 80078be:	f7ff fdfd 	bl	80074bc <LL_EXTI_EnableEvent_32_63>
 80078c2:	e014      	b.n	80078ee <HAL_COMP_Init+0x24e>
        }
        else
        {
          LL_EXTI_EnableEvent_0_31(exti_line);
 80078c4:	6938      	ldr	r0, [r7, #16]
 80078c6:	f7ff fde7 	bl	8007498 <LL_EXTI_EnableEvent_0_31>
 80078ca:	e010      	b.n	80078ee <HAL_COMP_Init+0x24e>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	4a33      	ldr	r2, [pc, #204]	; (80079a0 <HAL_COMP_Init+0x300>)
 80078d2:	4293      	cmp	r3, r2
 80078d4:	d004      	beq.n	80078e0 <HAL_COMP_Init+0x240>
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	4a32      	ldr	r2, [pc, #200]	; (80079a4 <HAL_COMP_Init+0x304>)
 80078dc:	4293      	cmp	r3, r2
 80078de:	d103      	bne.n	80078e8 <HAL_COMP_Init+0x248>
        {
          LL_EXTI_DisableEvent_32_63(exti_line);
 80078e0:	6938      	ldr	r0, [r7, #16]
 80078e2:	f7ff fe11 	bl	8007508 <LL_EXTI_DisableEvent_32_63>
 80078e6:	e002      	b.n	80078ee <HAL_COMP_Init+0x24e>
        }
        else
        {
          LL_EXTI_DisableEvent_0_31(exti_line);
 80078e8:	6938      	ldr	r0, [r7, #16]
 80078ea:	f7ff fdf9 	bl	80074e0 <LL_EXTI_DisableEvent_0_31>
        LL_EXTI_DisableEvent_0_31(exti_line);
#endif
      }

      /* Configure EXTI interrupt mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	699b      	ldr	r3, [r3, #24]
 80078f2:	f003 0301 	and.w	r3, r3, #1
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d011      	beq.n	800791e <HAL_COMP_Init+0x27e>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	4a28      	ldr	r2, [pc, #160]	; (80079a0 <HAL_COMP_Init+0x300>)
 8007900:	4293      	cmp	r3, r2
 8007902:	d004      	beq.n	800790e <HAL_COMP_Init+0x26e>
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	4a26      	ldr	r2, [pc, #152]	; (80079a4 <HAL_COMP_Init+0x304>)
 800790a:	4293      	cmp	r3, r2
 800790c:	d103      	bne.n	8007916 <HAL_COMP_Init+0x276>
        {
          LL_EXTI_EnableIT_32_63(exti_line);
 800790e:	6938      	ldr	r0, [r7, #16]
 8007910:	f7ff fd88 	bl	8007424 <LL_EXTI_EnableIT_32_63>
 8007914:	e04b      	b.n	80079ae <HAL_COMP_Init+0x30e>
        }
        else
        {
          LL_EXTI_EnableIT_0_31(exti_line);
 8007916:	6938      	ldr	r0, [r7, #16]
 8007918:	f7ff fd72 	bl	8007400 <LL_EXTI_EnableIT_0_31>
 800791c:	e047      	b.n	80079ae <HAL_COMP_Init+0x30e>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	4a1f      	ldr	r2, [pc, #124]	; (80079a0 <HAL_COMP_Init+0x300>)
 8007924:	4293      	cmp	r3, r2
 8007926:	d004      	beq.n	8007932 <HAL_COMP_Init+0x292>
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	4a1d      	ldr	r2, [pc, #116]	; (80079a4 <HAL_COMP_Init+0x304>)
 800792e:	4293      	cmp	r3, r2
 8007930:	d103      	bne.n	800793a <HAL_COMP_Init+0x29a>
        {
          LL_EXTI_DisableIT_32_63(exti_line);
 8007932:	6938      	ldr	r0, [r7, #16]
 8007934:	f7ff fd9c 	bl	8007470 <LL_EXTI_DisableIT_32_63>
 8007938:	e039      	b.n	80079ae <HAL_COMP_Init+0x30e>
        }
        else
        {
          LL_EXTI_DisableIT_0_31(exti_line);
 800793a:	6938      	ldr	r0, [r7, #16]
 800793c:	f7ff fd84 	bl	8007448 <LL_EXTI_DisableIT_0_31>
 8007940:	e035      	b.n	80079ae <HAL_COMP_Init+0x30e>
    }
    else
    {
      /* Disable EXTI event mode */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
      if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	4a16      	ldr	r2, [pc, #88]	; (80079a0 <HAL_COMP_Init+0x300>)
 8007948:	4293      	cmp	r3, r2
 800794a:	d004      	beq.n	8007956 <HAL_COMP_Init+0x2b6>
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	4a14      	ldr	r2, [pc, #80]	; (80079a4 <HAL_COMP_Init+0x304>)
 8007952:	4293      	cmp	r3, r2
 8007954:	d103      	bne.n	800795e <HAL_COMP_Init+0x2be>
      {
        LL_EXTI_DisableEvent_32_63(exti_line);
 8007956:	6938      	ldr	r0, [r7, #16]
 8007958:	f7ff fdd6 	bl	8007508 <LL_EXTI_DisableEvent_32_63>
 800795c:	e002      	b.n	8007964 <HAL_COMP_Init+0x2c4>
      }
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
 800795e:	6938      	ldr	r0, [r7, #16]
 8007960:	f7ff fdbe 	bl	80074e0 <LL_EXTI_DisableEvent_0_31>
      LL_EXTI_DisableEvent_0_31(exti_line);
#endif

      /* Disable EXTI interrupt mode */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
      if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	4a0d      	ldr	r2, [pc, #52]	; (80079a0 <HAL_COMP_Init+0x300>)
 800796a:	4293      	cmp	r3, r2
 800796c:	d004      	beq.n	8007978 <HAL_COMP_Init+0x2d8>
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	4a0c      	ldr	r2, [pc, #48]	; (80079a4 <HAL_COMP_Init+0x304>)
 8007974:	4293      	cmp	r3, r2
 8007976:	d117      	bne.n	80079a8 <HAL_COMP_Init+0x308>
      {
        LL_EXTI_DisableIT_32_63(exti_line);
 8007978:	6938      	ldr	r0, [r7, #16]
 800797a:	f7ff fd79 	bl	8007470 <LL_EXTI_DisableIT_32_63>
 800797e:	e016      	b.n	80079ae <HAL_COMP_Init+0x30e>
 8007980:	ff007e0f 	.word	0xff007e0f
 8007984:	20000bb0 	.word	0x20000bb0
 8007988:	053e2d63 	.word	0x053e2d63
 800798c:	40010200 	.word	0x40010200
 8007990:	40010204 	.word	0x40010204
 8007994:	40010208 	.word	0x40010208
 8007998:	4001020c 	.word	0x4001020c
 800799c:	40010210 	.word	0x40010210
 80079a0:	40010214 	.word	0x40010214
 80079a4:	40010218 	.word	0x40010218
      }
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
 80079a8:	6938      	ldr	r0, [r7, #16]
 80079aa:	f7ff fd4d 	bl	8007448 <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	7f5b      	ldrb	r3, [r3, #29]
 80079b2:	b2db      	uxtb	r3, r3
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d102      	bne.n	80079be <HAL_COMP_Init+0x31e>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	2201      	movs	r2, #1
 80079bc:	775a      	strb	r2, [r3, #29]
    }
  }

  return status;
 80079be:	7ffb      	ldrb	r3, [r7, #31]
}
 80079c0:	4618      	mov	r0, r3
 80079c2:	3720      	adds	r7, #32
 80079c4:	46bd      	mov	sp, r7
 80079c6:	bd80      	pop	{r7, pc}

080079c8 <__NVIC_SetPriorityGrouping>:
{
 80079c8:	b480      	push	{r7}
 80079ca:	b085      	sub	sp, #20
 80079cc:	af00      	add	r7, sp, #0
 80079ce:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	f003 0307 	and.w	r3, r3, #7
 80079d6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80079d8:	4b0c      	ldr	r3, [pc, #48]	; (8007a0c <__NVIC_SetPriorityGrouping+0x44>)
 80079da:	68db      	ldr	r3, [r3, #12]
 80079dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80079de:	68ba      	ldr	r2, [r7, #8]
 80079e0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80079e4:	4013      	ands	r3, r2
 80079e6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80079ec:	68bb      	ldr	r3, [r7, #8]
 80079ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80079f0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80079f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80079f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80079fa:	4a04      	ldr	r2, [pc, #16]	; (8007a0c <__NVIC_SetPriorityGrouping+0x44>)
 80079fc:	68bb      	ldr	r3, [r7, #8]
 80079fe:	60d3      	str	r3, [r2, #12]
}
 8007a00:	bf00      	nop
 8007a02:	3714      	adds	r7, #20
 8007a04:	46bd      	mov	sp, r7
 8007a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a0a:	4770      	bx	lr
 8007a0c:	e000ed00 	.word	0xe000ed00

08007a10 <__NVIC_GetPriorityGrouping>:
{
 8007a10:	b480      	push	{r7}
 8007a12:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007a14:	4b04      	ldr	r3, [pc, #16]	; (8007a28 <__NVIC_GetPriorityGrouping+0x18>)
 8007a16:	68db      	ldr	r3, [r3, #12]
 8007a18:	0a1b      	lsrs	r3, r3, #8
 8007a1a:	f003 0307 	and.w	r3, r3, #7
}
 8007a1e:	4618      	mov	r0, r3
 8007a20:	46bd      	mov	sp, r7
 8007a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a26:	4770      	bx	lr
 8007a28:	e000ed00 	.word	0xe000ed00

08007a2c <__NVIC_EnableIRQ>:
{
 8007a2c:	b480      	push	{r7}
 8007a2e:	b083      	sub	sp, #12
 8007a30:	af00      	add	r7, sp, #0
 8007a32:	4603      	mov	r3, r0
 8007a34:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007a36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	db0b      	blt.n	8007a56 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007a3e:	79fb      	ldrb	r3, [r7, #7]
 8007a40:	f003 021f 	and.w	r2, r3, #31
 8007a44:	4907      	ldr	r1, [pc, #28]	; (8007a64 <__NVIC_EnableIRQ+0x38>)
 8007a46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007a4a:	095b      	lsrs	r3, r3, #5
 8007a4c:	2001      	movs	r0, #1
 8007a4e:	fa00 f202 	lsl.w	r2, r0, r2
 8007a52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8007a56:	bf00      	nop
 8007a58:	370c      	adds	r7, #12
 8007a5a:	46bd      	mov	sp, r7
 8007a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a60:	4770      	bx	lr
 8007a62:	bf00      	nop
 8007a64:	e000e100 	.word	0xe000e100

08007a68 <__NVIC_SetPriority>:
{
 8007a68:	b480      	push	{r7}
 8007a6a:	b083      	sub	sp, #12
 8007a6c:	af00      	add	r7, sp, #0
 8007a6e:	4603      	mov	r3, r0
 8007a70:	6039      	str	r1, [r7, #0]
 8007a72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007a74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	db0a      	blt.n	8007a92 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007a7c:	683b      	ldr	r3, [r7, #0]
 8007a7e:	b2da      	uxtb	r2, r3
 8007a80:	490c      	ldr	r1, [pc, #48]	; (8007ab4 <__NVIC_SetPriority+0x4c>)
 8007a82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007a86:	0112      	lsls	r2, r2, #4
 8007a88:	b2d2      	uxtb	r2, r2
 8007a8a:	440b      	add	r3, r1
 8007a8c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8007a90:	e00a      	b.n	8007aa8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007a92:	683b      	ldr	r3, [r7, #0]
 8007a94:	b2da      	uxtb	r2, r3
 8007a96:	4908      	ldr	r1, [pc, #32]	; (8007ab8 <__NVIC_SetPriority+0x50>)
 8007a98:	79fb      	ldrb	r3, [r7, #7]
 8007a9a:	f003 030f 	and.w	r3, r3, #15
 8007a9e:	3b04      	subs	r3, #4
 8007aa0:	0112      	lsls	r2, r2, #4
 8007aa2:	b2d2      	uxtb	r2, r2
 8007aa4:	440b      	add	r3, r1
 8007aa6:	761a      	strb	r2, [r3, #24]
}
 8007aa8:	bf00      	nop
 8007aaa:	370c      	adds	r7, #12
 8007aac:	46bd      	mov	sp, r7
 8007aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab2:	4770      	bx	lr
 8007ab4:	e000e100 	.word	0xe000e100
 8007ab8:	e000ed00 	.word	0xe000ed00

08007abc <NVIC_EncodePriority>:
{
 8007abc:	b480      	push	{r7}
 8007abe:	b089      	sub	sp, #36	; 0x24
 8007ac0:	af00      	add	r7, sp, #0
 8007ac2:	60f8      	str	r0, [r7, #12]
 8007ac4:	60b9      	str	r1, [r7, #8]
 8007ac6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	f003 0307 	and.w	r3, r3, #7
 8007ace:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007ad0:	69fb      	ldr	r3, [r7, #28]
 8007ad2:	f1c3 0307 	rsb	r3, r3, #7
 8007ad6:	2b04      	cmp	r3, #4
 8007ad8:	bf28      	it	cs
 8007ada:	2304      	movcs	r3, #4
 8007adc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007ade:	69fb      	ldr	r3, [r7, #28]
 8007ae0:	3304      	adds	r3, #4
 8007ae2:	2b06      	cmp	r3, #6
 8007ae4:	d902      	bls.n	8007aec <NVIC_EncodePriority+0x30>
 8007ae6:	69fb      	ldr	r3, [r7, #28]
 8007ae8:	3b03      	subs	r3, #3
 8007aea:	e000      	b.n	8007aee <NVIC_EncodePriority+0x32>
 8007aec:	2300      	movs	r3, #0
 8007aee:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007af0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007af4:	69bb      	ldr	r3, [r7, #24]
 8007af6:	fa02 f303 	lsl.w	r3, r2, r3
 8007afa:	43da      	mvns	r2, r3
 8007afc:	68bb      	ldr	r3, [r7, #8]
 8007afe:	401a      	ands	r2, r3
 8007b00:	697b      	ldr	r3, [r7, #20]
 8007b02:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007b04:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8007b08:	697b      	ldr	r3, [r7, #20]
 8007b0a:	fa01 f303 	lsl.w	r3, r1, r3
 8007b0e:	43d9      	mvns	r1, r3
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007b14:	4313      	orrs	r3, r2
}
 8007b16:	4618      	mov	r0, r3
 8007b18:	3724      	adds	r7, #36	; 0x24
 8007b1a:	46bd      	mov	sp, r7
 8007b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b20:	4770      	bx	lr
	...

08007b24 <SysTick_Config>:
{
 8007b24:	b580      	push	{r7, lr}
 8007b26:	b082      	sub	sp, #8
 8007b28:	af00      	add	r7, sp, #0
 8007b2a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	3b01      	subs	r3, #1
 8007b30:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007b34:	d301      	bcc.n	8007b3a <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8007b36:	2301      	movs	r3, #1
 8007b38:	e00f      	b.n	8007b5a <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007b3a:	4a0a      	ldr	r2, [pc, #40]	; (8007b64 <SysTick_Config+0x40>)
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	3b01      	subs	r3, #1
 8007b40:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007b42:	210f      	movs	r1, #15
 8007b44:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007b48:	f7ff ff8e 	bl	8007a68 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007b4c:	4b05      	ldr	r3, [pc, #20]	; (8007b64 <SysTick_Config+0x40>)
 8007b4e:	2200      	movs	r2, #0
 8007b50:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007b52:	4b04      	ldr	r3, [pc, #16]	; (8007b64 <SysTick_Config+0x40>)
 8007b54:	2207      	movs	r2, #7
 8007b56:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8007b58:	2300      	movs	r3, #0
}
 8007b5a:	4618      	mov	r0, r3
 8007b5c:	3708      	adds	r7, #8
 8007b5e:	46bd      	mov	sp, r7
 8007b60:	bd80      	pop	{r7, pc}
 8007b62:	bf00      	nop
 8007b64:	e000e010 	.word	0xe000e010

08007b68 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007b68:	b580      	push	{r7, lr}
 8007b6a:	b082      	sub	sp, #8
 8007b6c:	af00      	add	r7, sp, #0
 8007b6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007b70:	6878      	ldr	r0, [r7, #4]
 8007b72:	f7ff ff29 	bl	80079c8 <__NVIC_SetPriorityGrouping>
}
 8007b76:	bf00      	nop
 8007b78:	3708      	adds	r7, #8
 8007b7a:	46bd      	mov	sp, r7
 8007b7c:	bd80      	pop	{r7, pc}

08007b7e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007b7e:	b580      	push	{r7, lr}
 8007b80:	b086      	sub	sp, #24
 8007b82:	af00      	add	r7, sp, #0
 8007b84:	4603      	mov	r3, r0
 8007b86:	60b9      	str	r1, [r7, #8]
 8007b88:	607a      	str	r2, [r7, #4]
 8007b8a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8007b8c:	f7ff ff40 	bl	8007a10 <__NVIC_GetPriorityGrouping>
 8007b90:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007b92:	687a      	ldr	r2, [r7, #4]
 8007b94:	68b9      	ldr	r1, [r7, #8]
 8007b96:	6978      	ldr	r0, [r7, #20]
 8007b98:	f7ff ff90 	bl	8007abc <NVIC_EncodePriority>
 8007b9c:	4602      	mov	r2, r0
 8007b9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007ba2:	4611      	mov	r1, r2
 8007ba4:	4618      	mov	r0, r3
 8007ba6:	f7ff ff5f 	bl	8007a68 <__NVIC_SetPriority>
}
 8007baa:	bf00      	nop
 8007bac:	3718      	adds	r7, #24
 8007bae:	46bd      	mov	sp, r7
 8007bb0:	bd80      	pop	{r7, pc}

08007bb2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007bb2:	b580      	push	{r7, lr}
 8007bb4:	b082      	sub	sp, #8
 8007bb6:	af00      	add	r7, sp, #0
 8007bb8:	4603      	mov	r3, r0
 8007bba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007bbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007bc0:	4618      	mov	r0, r3
 8007bc2:	f7ff ff33 	bl	8007a2c <__NVIC_EnableIRQ>
}
 8007bc6:	bf00      	nop
 8007bc8:	3708      	adds	r7, #8
 8007bca:	46bd      	mov	sp, r7
 8007bcc:	bd80      	pop	{r7, pc}

08007bce <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007bce:	b580      	push	{r7, lr}
 8007bd0:	b082      	sub	sp, #8
 8007bd2:	af00      	add	r7, sp, #0
 8007bd4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007bd6:	6878      	ldr	r0, [r7, #4]
 8007bd8:	f7ff ffa4 	bl	8007b24 <SysTick_Config>
 8007bdc:	4603      	mov	r3, r0
}
 8007bde:	4618      	mov	r0, r3
 8007be0:	3708      	adds	r7, #8
 8007be2:	46bd      	mov	sp, r7
 8007be4:	bd80      	pop	{r7, pc}

08007be6 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8007be6:	b580      	push	{r7, lr}
 8007be8:	b082      	sub	sp, #8
 8007bea:	af00      	add	r7, sp, #0
 8007bec:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d101      	bne.n	8007bf8 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8007bf4:	2301      	movs	r3, #1
 8007bf6:	e014      	b.n	8007c22 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	791b      	ldrb	r3, [r3, #4]
 8007bfc:	b2db      	uxtb	r3, r3
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d105      	bne.n	8007c0e <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	2200      	movs	r2, #0
 8007c06:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8007c08:	6878      	ldr	r0, [r7, #4]
 8007c0a:	f7fc ff03 	bl	8004a14 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	2202      	movs	r2, #2
 8007c12:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	2200      	movs	r2, #0
 8007c18:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	2201      	movs	r2, #1
 8007c1e:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8007c20:	2300      	movs	r3, #0
}
 8007c22:	4618      	mov	r0, r3
 8007c24:	3708      	adds	r7, #8
 8007c26:	46bd      	mov	sp, r7
 8007c28:	bd80      	pop	{r7, pc}

08007c2a <HAL_DAC_Start>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8007c2a:	b580      	push	{r7, lr}
 8007c2c:	b082      	sub	sp, #8
 8007c2e:	af00      	add	r7, sp, #0
 8007c30:	6078      	str	r0, [r7, #4]
 8007c32:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	795b      	ldrb	r3, [r3, #5]
 8007c38:	2b01      	cmp	r3, #1
 8007c3a:	d101      	bne.n	8007c40 <HAL_DAC_Start+0x16>
 8007c3c:	2302      	movs	r3, #2
 8007c3e:	e043      	b.n	8007cc8 <HAL_DAC_Start+0x9e>
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	2201      	movs	r2, #1
 8007c44:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	2202      	movs	r2, #2
 8007c4a:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	6819      	ldr	r1, [r3, #0]
 8007c52:	683b      	ldr	r3, [r7, #0]
 8007c54:	f003 0310 	and.w	r3, r3, #16
 8007c58:	2201      	movs	r2, #1
 8007c5a:	409a      	lsls	r2, r3
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	430a      	orrs	r2, r1
 8007c62:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  HAL_Delay(1);
 8007c64:	2001      	movs	r0, #1
 8007c66:	f7fe fb4d 	bl	8006304 <HAL_Delay>

  if (Channel == DAC_CHANNEL_1)
 8007c6a:	683b      	ldr	r3, [r7, #0]
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d10f      	bne.n	8007c90 <HAL_DAC_Start+0x66>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8007c7a:	2b02      	cmp	r3, #2
 8007c7c:	d11d      	bne.n	8007cba <HAL_DAC_Start+0x90>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	685a      	ldr	r2, [r3, #4]
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	f042 0201 	orr.w	r2, r2, #1
 8007c8c:	605a      	str	r2, [r3, #4]
 8007c8e:	e014      	b.n	8007cba <HAL_DAC_Start+0x90>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 8007c9a:	683b      	ldr	r3, [r7, #0]
 8007c9c:	f003 0310 	and.w	r3, r3, #16
 8007ca0:	2102      	movs	r1, #2
 8007ca2:	fa01 f303 	lsl.w	r3, r1, r3
 8007ca6:	429a      	cmp	r2, r3
 8007ca8:	d107      	bne.n	8007cba <HAL_DAC_Start+0x90>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	685a      	ldr	r2, [r3, #4]
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	f042 0202 	orr.w	r2, r2, #2
 8007cb8:	605a      	str	r2, [r3, #4]
    }
  }

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	2201      	movs	r2, #1
 8007cbe:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	2200      	movs	r2, #0
 8007cc4:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8007cc6:	2300      	movs	r3, #0
}
 8007cc8:	4618      	mov	r0, r3
 8007cca:	3708      	adds	r7, #8
 8007ccc:	46bd      	mov	sp, r7
 8007cce:	bd80      	pop	{r7, pc}

08007cd0 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8007cd0:	b580      	push	{r7, lr}
 8007cd2:	b086      	sub	sp, #24
 8007cd4:	af00      	add	r7, sp, #0
 8007cd6:	60f8      	str	r0, [r7, #12]
 8007cd8:	60b9      	str	r1, [r7, #8]
 8007cda:	607a      	str	r2, [r7, #4]
 8007cdc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 8007cde:	2300      	movs	r3, #0
 8007ce0:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	795b      	ldrb	r3, [r3, #5]
 8007ce6:	2b01      	cmp	r3, #1
 8007ce8:	d101      	bne.n	8007cee <HAL_DAC_Start_DMA+0x1e>
 8007cea:	2302      	movs	r3, #2
 8007cec:	e0a1      	b.n	8007e32 <HAL_DAC_Start_DMA+0x162>
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	2201      	movs	r2, #1
 8007cf2:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	2202      	movs	r2, #2
 8007cf8:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8007cfa:	68bb      	ldr	r3, [r7, #8]
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d12a      	bne.n	8007d56 <HAL_DAC_Start_DMA+0x86>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	689b      	ldr	r3, [r3, #8]
 8007d04:	4a4d      	ldr	r2, [pc, #308]	; (8007e3c <HAL_DAC_Start_DMA+0x16c>)
 8007d06:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	689b      	ldr	r3, [r3, #8]
 8007d0c:	4a4c      	ldr	r2, [pc, #304]	; (8007e40 <HAL_DAC_Start_DMA+0x170>)
 8007d0e:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	689b      	ldr	r3, [r3, #8]
 8007d14:	4a4b      	ldr	r2, [pc, #300]	; (8007e44 <HAL_DAC_Start_DMA+0x174>)
 8007d16:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	681a      	ldr	r2, [r3, #0]
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007d26:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8007d28:	6a3b      	ldr	r3, [r7, #32]
 8007d2a:	2b04      	cmp	r3, #4
 8007d2c:	d009      	beq.n	8007d42 <HAL_DAC_Start_DMA+0x72>
 8007d2e:	2b08      	cmp	r3, #8
 8007d30:	d00c      	beq.n	8007d4c <HAL_DAC_Start_DMA+0x7c>
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d000      	beq.n	8007d38 <HAL_DAC_Start_DMA+0x68>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 8007d36:	e039      	b.n	8007dac <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	3308      	adds	r3, #8
 8007d3e:	613b      	str	r3, [r7, #16]
        break;
 8007d40:	e034      	b.n	8007dac <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	330c      	adds	r3, #12
 8007d48:	613b      	str	r3, [r7, #16]
        break;
 8007d4a:	e02f      	b.n	8007dac <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	3310      	adds	r3, #16
 8007d52:	613b      	str	r3, [r7, #16]
        break;
 8007d54:	e02a      	b.n	8007dac <HAL_DAC_Start_DMA+0xdc>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	68db      	ldr	r3, [r3, #12]
 8007d5a:	4a3b      	ldr	r2, [pc, #236]	; (8007e48 <HAL_DAC_Start_DMA+0x178>)
 8007d5c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	68db      	ldr	r3, [r3, #12]
 8007d62:	4a3a      	ldr	r2, [pc, #232]	; (8007e4c <HAL_DAC_Start_DMA+0x17c>)
 8007d64:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	68db      	ldr	r3, [r3, #12]
 8007d6a:	4a39      	ldr	r2, [pc, #228]	; (8007e50 <HAL_DAC_Start_DMA+0x180>)
 8007d6c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	681a      	ldr	r2, [r3, #0]
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8007d7c:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8007d7e:	6a3b      	ldr	r3, [r7, #32]
 8007d80:	2b04      	cmp	r3, #4
 8007d82:	d009      	beq.n	8007d98 <HAL_DAC_Start_DMA+0xc8>
 8007d84:	2b08      	cmp	r3, #8
 8007d86:	d00c      	beq.n	8007da2 <HAL_DAC_Start_DMA+0xd2>
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d000      	beq.n	8007d8e <HAL_DAC_Start_DMA+0xbe>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8007d8c:	e00e      	b.n	8007dac <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	3314      	adds	r3, #20
 8007d94:	613b      	str	r3, [r7, #16]
        break;
 8007d96:	e009      	b.n	8007dac <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	3318      	adds	r3, #24
 8007d9e:	613b      	str	r3, [r7, #16]
        break;
 8007da0:	e004      	b.n	8007dac <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	331c      	adds	r3, #28
 8007da8:	613b      	str	r3, [r7, #16]
        break;
 8007daa:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 8007dac:	68bb      	ldr	r3, [r7, #8]
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d111      	bne.n	8007dd6 <HAL_DAC_Start_DMA+0x106>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	681a      	ldr	r2, [r3, #0]
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007dc0:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	6898      	ldr	r0, [r3, #8]
 8007dc6:	6879      	ldr	r1, [r7, #4]
 8007dc8:	683b      	ldr	r3, [r7, #0]
 8007dca:	693a      	ldr	r2, [r7, #16]
 8007dcc:	f000 fbc8 	bl	8008560 <HAL_DMA_Start_IT>
 8007dd0:	4603      	mov	r3, r0
 8007dd2:	75fb      	strb	r3, [r7, #23]
 8007dd4:	e010      	b.n	8007df8 <HAL_DAC_Start_DMA+0x128>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	681a      	ldr	r2, [r3, #0]
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8007de4:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	68d8      	ldr	r0, [r3, #12]
 8007dea:	6879      	ldr	r1, [r7, #4]
 8007dec:	683b      	ldr	r3, [r7, #0]
 8007dee:	693a      	ldr	r2, [r7, #16]
 8007df0:	f000 fbb6 	bl	8008560 <HAL_DMA_Start_IT>
 8007df4:	4603      	mov	r3, r0
 8007df6:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	2200      	movs	r2, #0
 8007dfc:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8007dfe:	7dfb      	ldrb	r3, [r7, #23]
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d10f      	bne.n	8007e24 <HAL_DAC_Start_DMA+0x154>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	6819      	ldr	r1, [r3, #0]
 8007e0a:	68bb      	ldr	r3, [r7, #8]
 8007e0c:	f003 0310 	and.w	r3, r3, #16
 8007e10:	2201      	movs	r2, #1
 8007e12:	409a      	lsls	r2, r3
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	430a      	orrs	r2, r1
 8007e1a:	601a      	str	r2, [r3, #0]
    /* Ensure minimum wait before using peripheral after enabling it */
    HAL_Delay(1);
 8007e1c:	2001      	movs	r0, #1
 8007e1e:	f7fe fa71 	bl	8006304 <HAL_Delay>
 8007e22:	e005      	b.n	8007e30 <HAL_DAC_Start_DMA+0x160>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	691b      	ldr	r3, [r3, #16]
 8007e28:	f043 0204 	orr.w	r2, r3, #4
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8007e30:	7dfb      	ldrb	r3, [r7, #23]
}
 8007e32:	4618      	mov	r0, r3
 8007e34:	3718      	adds	r7, #24
 8007e36:	46bd      	mov	sp, r7
 8007e38:	bd80      	pop	{r7, pc}
 8007e3a:	bf00      	nop
 8007e3c:	080082fd 	.word	0x080082fd
 8007e40:	0800831f 	.word	0x0800831f
 8007e44:	0800833b 	.word	0x0800833b
 8007e48:	080083a5 	.word	0x080083a5
 8007e4c:	080083c7 	.word	0x080083c7
 8007e50:	080083e3 	.word	0x080083e3

08007e54 <HAL_DAC_Stop_DMA>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8007e54:	b580      	push	{r7, lr}
 8007e56:	b084      	sub	sp, #16
 8007e58:	af00      	add	r7, sp, #0
 8007e5a:	6078      	str	r0, [r7, #4]
 8007e5c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	6819      	ldr	r1, [r3, #0]
 8007e64:	683b      	ldr	r3, [r7, #0]
 8007e66:	f003 0310 	and.w	r3, r3, #16
 8007e6a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8007e6e:	fa02 f303 	lsl.w	r3, r2, r3
 8007e72:	43da      	mvns	r2, r3
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	400a      	ands	r2, r1
 8007e7a:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	6819      	ldr	r1, [r3, #0]
 8007e82:	683b      	ldr	r3, [r7, #0]
 8007e84:	f003 0310 	and.w	r3, r3, #16
 8007e88:	2201      	movs	r2, #1
 8007e8a:	fa02 f303 	lsl.w	r3, r2, r3
 8007e8e:	43da      	mvns	r2, r3
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	400a      	ands	r2, r1
 8007e96:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before enabling peripheral after disabling it */
  HAL_Delay(1);
 8007e98:	2001      	movs	r0, #1
 8007e9a:	f7fe fa33 	bl	8006304 <HAL_Delay>

  /* Disable the DMA channel */

  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8007e9e:	683b      	ldr	r3, [r7, #0]
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d10f      	bne.n	8007ec4 <HAL_DAC_Stop_DMA+0x70>
  {
    /* Disable the DMA channel */
    status = HAL_DMA_Abort(hdac->DMA_Handle1);
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	689b      	ldr	r3, [r3, #8]
 8007ea8:	4618      	mov	r0, r3
 8007eaa:	f000 fbd4 	bl	8008656 <HAL_DMA_Abort>
 8007eae:	4603      	mov	r3, r0
 8007eb0:	73fb      	strb	r3, [r7, #15]

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	681a      	ldr	r2, [r3, #0]
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007ec0:	601a      	str	r2, [r3, #0]
 8007ec2:	e00e      	b.n	8007ee2 <HAL_DAC_Stop_DMA+0x8e>
  }
  else /* Channel2 is used for */
  {
    /* Disable the DMA channel */
    status = HAL_DMA_Abort(hdac->DMA_Handle2);
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	68db      	ldr	r3, [r3, #12]
 8007ec8:	4618      	mov	r0, r3
 8007eca:	f000 fbc4 	bl	8008656 <HAL_DMA_Abort>
 8007ece:	4603      	mov	r3, r0
 8007ed0:	73fb      	strb	r3, [r7, #15]

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	681a      	ldr	r2, [r3, #0]
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8007ee0:	601a      	str	r2, [r3, #0]
  }

  /* Check if DMA Channel effectively disabled */
  if (status != HAL_OK)
 8007ee2:	7bfb      	ldrb	r3, [r7, #15]
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d003      	beq.n	8007ef0 <HAL_DAC_Stop_DMA+0x9c>
  {
    /* Update DAC state machine to error */
    hdac->State = HAL_DAC_STATE_ERROR;
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	2204      	movs	r2, #4
 8007eec:	711a      	strb	r2, [r3, #4]
 8007eee:	e002      	b.n	8007ef6 <HAL_DAC_Stop_DMA+0xa2>
  }
  else
  {
    /* Change DAC state */
    hdac->State = HAL_DAC_STATE_READY;
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	2201      	movs	r2, #1
 8007ef4:	711a      	strb	r2, [r3, #4]
  }

  /* Return function status */
  return status;
 8007ef6:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ef8:	4618      	mov	r0, r3
 8007efa:	3710      	adds	r7, #16
 8007efc:	46bd      	mov	sp, r7
 8007efe:	bd80      	pop	{r7, pc}

08007f00 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8007f00:	b480      	push	{r7}
 8007f02:	b087      	sub	sp, #28
 8007f04:	af00      	add	r7, sp, #0
 8007f06:	60f8      	str	r0, [r7, #12]
 8007f08:	60b9      	str	r1, [r7, #8]
 8007f0a:	607a      	str	r2, [r7, #4]
 8007f0c:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0;
 8007f0e:	2300      	movs	r3, #0
 8007f10:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8007f1e:	68bb      	ldr	r3, [r7, #8]
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d105      	bne.n	8007f30 <HAL_DAC_SetValue+0x30>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8007f24:	697a      	ldr	r2, [r7, #20]
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	4413      	add	r3, r2
 8007f2a:	3308      	adds	r3, #8
 8007f2c:	617b      	str	r3, [r7, #20]
 8007f2e:	e004      	b.n	8007f3a <HAL_DAC_SetValue+0x3a>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8007f30:	697a      	ldr	r2, [r7, #20]
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	4413      	add	r3, r2
 8007f36:	3314      	adds	r3, #20
 8007f38:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8007f3a:	697b      	ldr	r3, [r7, #20]
 8007f3c:	461a      	mov	r2, r3
 8007f3e:	683b      	ldr	r3, [r7, #0]
 8007f40:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8007f42:	2300      	movs	r3, #0
}
 8007f44:	4618      	mov	r0, r3
 8007f46:	371c      	adds	r7, #28
 8007f48:	46bd      	mov	sp, r7
 8007f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f4e:	4770      	bx	lr

08007f50 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8007f50:	b480      	push	{r7}
 8007f52:	b083      	sub	sp, #12
 8007f54:	af00      	add	r7, sp, #0
 8007f56:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8007f58:	bf00      	nop
 8007f5a:	370c      	adds	r7, #12
 8007f5c:	46bd      	mov	sp, r7
 8007f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f62:	4770      	bx	lr

08007f64 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8007f64:	b480      	push	{r7}
 8007f66:	b083      	sub	sp, #12
 8007f68:	af00      	add	r7, sp, #0
 8007f6a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8007f6c:	bf00      	nop
 8007f6e:	370c      	adds	r7, #12
 8007f70:	46bd      	mov	sp, r7
 8007f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f76:	4770      	bx	lr

08007f78 <HAL_DAC_GetValue>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval The selected DAC channel data output value.
  */
uint32_t HAL_DAC_GetValue(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8007f78:	b480      	push	{r7}
 8007f7a:	b083      	sub	sp, #12
 8007f7c:	af00      	add	r7, sp, #0
 8007f7e:	6078      	str	r0, [r7, #4]
 8007f80:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Returns the DAC channel data output register value */
  if (Channel == DAC_CHANNEL_1)
 8007f82:	683b      	ldr	r3, [r7, #0]
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d103      	bne.n	8007f90 <HAL_DAC_GetValue+0x18>
  {
    return hdac->Instance->DOR1;
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f8e:	e002      	b.n	8007f96 <HAL_DAC_GetValue+0x1e>
  }
  else
  {
    return hdac->Instance->DOR2;
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  }
}
 8007f96:	4618      	mov	r0, r3
 8007f98:	370c      	adds	r7, #12
 8007f9a:	46bd      	mov	sp, r7
 8007f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa0:	4770      	bx	lr
	...

08007fa4 <HAL_DAC_ConfigChannel>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8007fa4:	b580      	push	{r7, lr}
 8007fa6:	b08a      	sub	sp, #40	; 0x28
 8007fa8:	af00      	add	r7, sp, #0
 8007faa:	60f8      	str	r0, [r7, #12]
 8007fac:	60b9      	str	r1, [r7, #8]
 8007fae:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8007fb0:	2300      	movs	r3, #0
 8007fb2:	61fb      	str	r3, [r7, #28]
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	795b      	ldrb	r3, [r3, #5]
 8007fb8:	2b01      	cmp	r3, #1
 8007fba:	d101      	bne.n	8007fc0 <HAL_DAC_ConfigChannel+0x1c>
 8007fbc:	2302      	movs	r3, #2
 8007fbe:	e194      	b.n	80082ea <HAL_DAC_ConfigChannel+0x346>
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	2201      	movs	r2, #1
 8007fc4:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	2202      	movs	r2, #2
 8007fca:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8007fcc:	68bb      	ldr	r3, [r7, #8]
 8007fce:	689b      	ldr	r3, [r3, #8]
 8007fd0:	2b04      	cmp	r3, #4
 8007fd2:	d174      	bne.n	80080be <HAL_DAC_ConfigChannel+0x11a>
    /* Sample on old configuration */
  {
    /* SampleTime */
    if (Channel == DAC_CHANNEL_1)
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d137      	bne.n	800804a <HAL_DAC_ConfigChannel+0xa6>
    {
      /* Get timeout */
      tickstart = HAL_GetTick();
 8007fda:	f7fe f987 	bl	80062ec <HAL_GetTick>
 8007fde:	61f8      	str	r0, [r7, #28]

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8007fe0:	e011      	b.n	8008006 <HAL_DAC_ConfigChannel+0x62>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8007fe2:	f7fe f983 	bl	80062ec <HAL_GetTick>
 8007fe6:	4602      	mov	r2, r0
 8007fe8:	69fb      	ldr	r3, [r7, #28]
 8007fea:	1ad3      	subs	r3, r2, r3
 8007fec:	2b01      	cmp	r3, #1
 8007fee:	d90a      	bls.n	8008006 <HAL_DAC_ConfigChannel+0x62>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	691b      	ldr	r3, [r3, #16]
 8007ff4:	f043 0208 	orr.w	r2, r3, #8
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	2203      	movs	r2, #3
 8008000:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8008002:	2303      	movs	r3, #3
 8008004:	e171      	b.n	80082ea <HAL_DAC_ConfigChannel+0x346>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800800c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008010:	2b00      	cmp	r3, #0
 8008012:	d1e6      	bne.n	8007fe2 <HAL_DAC_ConfigChannel+0x3e>
        }
      }
      HAL_Delay(1);
 8008014:	2001      	movs	r0, #1
 8008016:	f7fe f975 	bl	8006304 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	68ba      	ldr	r2, [r7, #8]
 8008020:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8008022:	641a      	str	r2, [r3, #64]	; 0x40
 8008024:	e01e      	b.n	8008064 <HAL_DAC_ConfigChannel+0xc0>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8008026:	f7fe f961 	bl	80062ec <HAL_GetTick>
 800802a:	4602      	mov	r2, r0
 800802c:	69fb      	ldr	r3, [r7, #28]
 800802e:	1ad3      	subs	r3, r2, r3
 8008030:	2b01      	cmp	r3, #1
 8008032:	d90a      	bls.n	800804a <HAL_DAC_ConfigChannel+0xa6>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	691b      	ldr	r3, [r3, #16]
 8008038:	f043 0208 	orr.w	r2, r3, #8
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	2203      	movs	r2, #3
 8008044:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8008046:	2303      	movs	r3, #3
 8008048:	e14f      	b.n	80082ea <HAL_DAC_ConfigChannel+0x346>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008050:	2b00      	cmp	r3, #0
 8008052:	dbe8      	blt.n	8008026 <HAL_DAC_ConfigChannel+0x82>
        }
      }
      HAL_Delay(1U);
 8008054:	2001      	movs	r0, #1
 8008056:	f7fe f955 	bl	8006304 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	68ba      	ldr	r2, [r7, #8]
 8008060:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8008062:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	f003 0310 	and.w	r3, r3, #16
 8008070:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8008074:	fa01 f303 	lsl.w	r3, r1, r3
 8008078:	43db      	mvns	r3, r3
 800807a:	ea02 0103 	and.w	r1, r2, r3
 800807e:	68bb      	ldr	r3, [r7, #8]
 8008080:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	f003 0310 	and.w	r3, r3, #16
 8008088:	409a      	lsls	r2, r3
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	430a      	orrs	r2, r1
 8008090:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	f003 0310 	and.w	r3, r3, #16
 800809e:	21ff      	movs	r1, #255	; 0xff
 80080a0:	fa01 f303 	lsl.w	r3, r1, r3
 80080a4:	43db      	mvns	r3, r3
 80080a6:	ea02 0103 	and.w	r1, r2, r3
 80080aa:	68bb      	ldr	r3, [r7, #8]
 80080ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	f003 0310 	and.w	r3, r3, #16
 80080b4:	409a      	lsls	r2, r3
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	430a      	orrs	r2, r1
 80080bc:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80080be:	68bb      	ldr	r3, [r7, #8]
 80080c0:	69db      	ldr	r3, [r3, #28]
 80080c2:	2b01      	cmp	r3, #1
 80080c4:	d11d      	bne.n	8008102 <HAL_DAC_ConfigChannel+0x15e>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080cc:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	f003 0310 	and.w	r3, r3, #16
 80080d4:	221f      	movs	r2, #31
 80080d6:	fa02 f303 	lsl.w	r3, r2, r3
 80080da:	43db      	mvns	r3, r3
 80080dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80080de:	4013      	ands	r3, r2
 80080e0:	627b      	str	r3, [r7, #36]	; 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 80080e2:	68bb      	ldr	r3, [r7, #8]
 80080e4:	6a1b      	ldr	r3, [r3, #32]
 80080e6:	61bb      	str	r3, [r7, #24]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	f003 0310 	and.w	r3, r3, #16
 80080ee:	69ba      	ldr	r2, [r7, #24]
 80080f0:	fa02 f303 	lsl.w	r3, r2, r3
 80080f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80080f6:	4313      	orrs	r3, r2
 80080f8:	627b      	str	r3, [r7, #36]	; 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008100:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008108:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	f003 0310 	and.w	r3, r3, #16
 8008110:	2207      	movs	r2, #7
 8008112:	fa02 f303 	lsl.w	r3, r2, r3
 8008116:	43db      	mvns	r3, r3
 8008118:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800811a:	4013      	ands	r3, r2
 800811c:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if ((sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_EXTERNAL) == DAC_CHIPCONNECT_EXTERNAL)
 800811e:	68bb      	ldr	r3, [r7, #8]
 8008120:	699b      	ldr	r3, [r3, #24]
 8008122:	f003 0301 	and.w	r3, r3, #1
 8008126:	2b00      	cmp	r3, #0
 8008128:	d002      	beq.n	8008130 <HAL_DAC_ConfigChannel+0x18c>
  {
    connectOnChip = 0x00000000UL;
 800812a:	2300      	movs	r3, #0
 800812c:	623b      	str	r3, [r7, #32]
 800812e:	e011      	b.n	8008154 <HAL_DAC_ConfigChannel+0x1b0>
  }
  else if ((sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_INTERNAL) == DAC_CHIPCONNECT_INTERNAL)
 8008130:	68bb      	ldr	r3, [r7, #8]
 8008132:	699b      	ldr	r3, [r3, #24]
 8008134:	f003 0302 	and.w	r3, r3, #2
 8008138:	2b00      	cmp	r3, #0
 800813a:	d002      	beq.n	8008142 <HAL_DAC_ConfigChannel+0x19e>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 800813c:	2301      	movs	r3, #1
 800813e:	623b      	str	r3, [r7, #32]
 8008140:	e008      	b.n	8008154 <HAL_DAC_ConfigChannel+0x1b0>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_BOTH) == DAC_CHIPCONNECT_BOTH */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8008142:	68bb      	ldr	r3, [r7, #8]
 8008144:	695b      	ldr	r3, [r3, #20]
 8008146:	2b00      	cmp	r3, #0
 8008148:	d102      	bne.n	8008150 <HAL_DAC_ConfigChannel+0x1ac>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 800814a:	2301      	movs	r3, #1
 800814c:	623b      	str	r3, [r7, #32]
 800814e:	e001      	b.n	8008154 <HAL_DAC_ConfigChannel+0x1b0>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8008150:	2300      	movs	r3, #0
 8008152:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8008154:	68bb      	ldr	r3, [r7, #8]
 8008156:	689a      	ldr	r2, [r3, #8]
 8008158:	68bb      	ldr	r3, [r7, #8]
 800815a:	695b      	ldr	r3, [r3, #20]
 800815c:	4313      	orrs	r3, r2
 800815e:	6a3a      	ldr	r2, [r7, #32]
 8008160:	4313      	orrs	r3, r2
 8008162:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	f003 0310 	and.w	r3, r3, #16
 800816a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800816e:	fa02 f303 	lsl.w	r3, r2, r3
 8008172:	43db      	mvns	r3, r3
 8008174:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008176:	4013      	ands	r3, r2
 8008178:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 800817a:	68bb      	ldr	r3, [r7, #8]
 800817c:	791b      	ldrb	r3, [r3, #4]
 800817e:	2b01      	cmp	r3, #1
 8008180:	d102      	bne.n	8008188 <HAL_DAC_ConfigChannel+0x1e4>
 8008182:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008186:	e000      	b.n	800818a <HAL_DAC_ConfigChannel+0x1e6>
 8008188:	2300      	movs	r3, #0
 800818a:	69ba      	ldr	r2, [r7, #24]
 800818c:	4313      	orrs	r3, r2
 800818e:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	f003 0310 	and.w	r3, r3, #16
 8008196:	f44f 7200 	mov.w	r2, #512	; 0x200
 800819a:	fa02 f303 	lsl.w	r3, r2, r3
 800819e:	43db      	mvns	r3, r3
 80081a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80081a2:	4013      	ands	r3, r2
 80081a4:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 80081a6:	68bb      	ldr	r3, [r7, #8]
 80081a8:	795b      	ldrb	r3, [r3, #5]
 80081aa:	2b01      	cmp	r3, #1
 80081ac:	d102      	bne.n	80081b4 <HAL_DAC_ConfigChannel+0x210>
 80081ae:	f44f 7300 	mov.w	r3, #512	; 0x200
 80081b2:	e000      	b.n	80081b6 <HAL_DAC_ConfigChannel+0x212>
 80081b4:	2300      	movs	r3, #0
 80081b6:	69ba      	ldr	r2, [r7, #24]
 80081b8:	4313      	orrs	r3, r2
 80081ba:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 80081bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081be:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80081c2:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 80081c4:	68bb      	ldr	r3, [r7, #8]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	2b02      	cmp	r3, #2
 80081ca:	d114      	bne.n	80081f6 <HAL_DAC_ConfigChannel+0x252>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 80081cc:	f001 fae0 	bl	8009790 <HAL_RCC_GetHCLKFreq>
 80081d0:	6178      	str	r0, [r7, #20]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 80081d2:	697b      	ldr	r3, [r7, #20]
 80081d4:	4a47      	ldr	r2, [pc, #284]	; (80082f4 <HAL_DAC_ConfigChannel+0x350>)
 80081d6:	4293      	cmp	r3, r2
 80081d8:	d904      	bls.n	80081e4 <HAL_DAC_ConfigChannel+0x240>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 80081da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081dc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80081e0:	627b      	str	r3, [r7, #36]	; 0x24
 80081e2:	e00d      	b.n	8008200 <HAL_DAC_ConfigChannel+0x25c>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 80081e4:	697b      	ldr	r3, [r7, #20]
 80081e6:	4a44      	ldr	r2, [pc, #272]	; (80082f8 <HAL_DAC_ConfigChannel+0x354>)
 80081e8:	4293      	cmp	r3, r2
 80081ea:	d909      	bls.n	8008200 <HAL_DAC_ConfigChannel+0x25c>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 80081ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081ee:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80081f2:	627b      	str	r3, [r7, #36]	; 0x24
 80081f4:	e004      	b.n	8008200 <HAL_DAC_ConfigChannel+0x25c>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 80081f6:	68bb      	ldr	r3, [r7, #8]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80081fc:	4313      	orrs	r3, r2
 80081fe:	627b      	str	r3, [r7, #36]	; 0x24
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	f003 0310 	and.w	r3, r3, #16
 8008206:	69ba      	ldr	r2, [r7, #24]
 8008208:	fa02 f303 	lsl.w	r3, r2, r3
 800820c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800820e:	4313      	orrs	r3, r2
 8008210:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008218:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	6819      	ldr	r1, [r3, #0]
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	f003 0310 	and.w	r3, r3, #16
 8008226:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800822a:	fa02 f303 	lsl.w	r3, r2, r3
 800822e:	43da      	mvns	r2, r3
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	400a      	ands	r2, r1
 8008236:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	f003 0310 	and.w	r3, r3, #16
 8008246:	f640 72fe 	movw	r2, #4094	; 0xffe
 800824a:	fa02 f303 	lsl.w	r3, r2, r3
 800824e:	43db      	mvns	r3, r3
 8008250:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008252:	4013      	ands	r3, r2
 8008254:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8008256:	68bb      	ldr	r3, [r7, #8]
 8008258:	68db      	ldr	r3, [r3, #12]
 800825a:	61bb      	str	r3, [r7, #24]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	f003 0310 	and.w	r3, r3, #16
 8008262:	69ba      	ldr	r2, [r7, #24]
 8008264:	fa02 f303 	lsl.w	r3, r2, r3
 8008268:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800826a:	4313      	orrs	r3, r2
 800826c:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008274:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	6819      	ldr	r1, [r3, #0]
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	f003 0310 	and.w	r3, r3, #16
 8008282:	22c0      	movs	r2, #192	; 0xc0
 8008284:	fa02 f303 	lsl.w	r3, r2, r3
 8008288:	43da      	mvns	r2, r3
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	400a      	ands	r2, r1
 8008290:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8008292:	68bb      	ldr	r3, [r7, #8]
 8008294:	68db      	ldr	r3, [r3, #12]
 8008296:	089b      	lsrs	r3, r3, #2
 8008298:	f003 030f 	and.w	r3, r3, #15
 800829c:	61bb      	str	r3, [r7, #24]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 800829e:	68bb      	ldr	r3, [r7, #8]
 80082a0:	691b      	ldr	r3, [r3, #16]
 80082a2:	089b      	lsrs	r3, r3, #2
 80082a4:	021b      	lsls	r3, r3, #8
 80082a6:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80082aa:	69ba      	ldr	r2, [r7, #24]
 80082ac:	4313      	orrs	r3, r2
 80082ae:	61bb      	str	r3, [r7, #24]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	f003 0310 	and.w	r3, r3, #16
 80082bc:	f640 710f 	movw	r1, #3855	; 0xf0f
 80082c0:	fa01 f303 	lsl.w	r3, r1, r3
 80082c4:	43db      	mvns	r3, r3
 80082c6:	ea02 0103 	and.w	r1, r2, r3
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	f003 0310 	and.w	r3, r3, #16
 80082d0:	69ba      	ldr	r2, [r7, #24]
 80082d2:	409a      	lsls	r2, r3
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	430a      	orrs	r2, r1
 80082da:	661a      	str	r2, [r3, #96]	; 0x60
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	2201      	movs	r2, #1
 80082e0:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	2200      	movs	r2, #0
 80082e6:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80082e8:	2300      	movs	r3, #0
}
 80082ea:	4618      	mov	r0, r3
 80082ec:	3728      	adds	r7, #40	; 0x28
 80082ee:	46bd      	mov	sp, r7
 80082f0:	bd80      	pop	{r7, pc}
 80082f2:	bf00      	nop
 80082f4:	09896800 	.word	0x09896800
 80082f8:	04c4b400 	.word	0x04c4b400

080082fc <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 80082fc:	b580      	push	{r7, lr}
 80082fe:	b084      	sub	sp, #16
 8008300:	af00      	add	r7, sp, #0
 8008302:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008308:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 800830a:	68f8      	ldr	r0, [r7, #12]
 800830c:	f7ff fe20 	bl	8007f50 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	2201      	movs	r2, #1
 8008314:	711a      	strb	r2, [r3, #4]
}
 8008316:	bf00      	nop
 8008318:	3710      	adds	r7, #16
 800831a:	46bd      	mov	sp, r7
 800831c:	bd80      	pop	{r7, pc}

0800831e <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800831e:	b580      	push	{r7, lr}
 8008320:	b084      	sub	sp, #16
 8008322:	af00      	add	r7, sp, #0
 8008324:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800832a:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 800832c:	68f8      	ldr	r0, [r7, #12]
 800832e:	f7ff fe19 	bl	8007f64 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8008332:	bf00      	nop
 8008334:	3710      	adds	r7, #16
 8008336:	46bd      	mov	sp, r7
 8008338:	bd80      	pop	{r7, pc}

0800833a <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 800833a:	b580      	push	{r7, lr}
 800833c:	b084      	sub	sp, #16
 800833e:	af00      	add	r7, sp, #0
 8008340:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008346:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	691b      	ldr	r3, [r3, #16]
 800834c:	f043 0204 	orr.w	r2, r3, #4
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8008354:	68f8      	ldr	r0, [r7, #12]
 8008356:	f7fd f802 	bl	800535e <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	2201      	movs	r2, #1
 800835e:	711a      	strb	r2, [r3, #4]
}
 8008360:	bf00      	nop
 8008362:	3710      	adds	r7, #16
 8008364:	46bd      	mov	sp, r7
 8008366:	bd80      	pop	{r7, pc}

08008368 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8008368:	b480      	push	{r7}
 800836a:	b083      	sub	sp, #12
 800836c:	af00      	add	r7, sp, #0
 800836e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8008370:	bf00      	nop
 8008372:	370c      	adds	r7, #12
 8008374:	46bd      	mov	sp, r7
 8008376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800837a:	4770      	bx	lr

0800837c <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800837c:	b480      	push	{r7}
 800837e:	b083      	sub	sp, #12
 8008380:	af00      	add	r7, sp, #0
 8008382:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8008384:	bf00      	nop
 8008386:	370c      	adds	r7, #12
 8008388:	46bd      	mov	sp, r7
 800838a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800838e:	4770      	bx	lr

08008390 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8008390:	b480      	push	{r7}
 8008392:	b083      	sub	sp, #12
 8008394:	af00      	add	r7, sp, #0
 8008396:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8008398:	bf00      	nop
 800839a:	370c      	adds	r7, #12
 800839c:	46bd      	mov	sp, r7
 800839e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083a2:	4770      	bx	lr

080083a4 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80083a4:	b580      	push	{r7, lr}
 80083a6:	b084      	sub	sp, #16
 80083a8:	af00      	add	r7, sp, #0
 80083aa:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083b0:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 80083b2:	68f8      	ldr	r0, [r7, #12]
 80083b4:	f7ff ffd8 	bl	8008368 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	2201      	movs	r2, #1
 80083bc:	711a      	strb	r2, [r3, #4]
}
 80083be:	bf00      	nop
 80083c0:	3710      	adds	r7, #16
 80083c2:	46bd      	mov	sp, r7
 80083c4:	bd80      	pop	{r7, pc}

080083c6 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80083c6:	b580      	push	{r7, lr}
 80083c8:	b084      	sub	sp, #16
 80083ca:	af00      	add	r7, sp, #0
 80083cc:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083d2:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 80083d4:	68f8      	ldr	r0, [r7, #12]
 80083d6:	f7ff ffd1 	bl	800837c <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80083da:	bf00      	nop
 80083dc:	3710      	adds	r7, #16
 80083de:	46bd      	mov	sp, r7
 80083e0:	bd80      	pop	{r7, pc}

080083e2 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 80083e2:	b580      	push	{r7, lr}
 80083e4:	b084      	sub	sp, #16
 80083e6:	af00      	add	r7, sp, #0
 80083e8:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083ee:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	691b      	ldr	r3, [r3, #16]
 80083f4:	f043 0204 	orr.w	r2, r3, #4
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 80083fc:	68f8      	ldr	r0, [r7, #12]
 80083fe:	f7ff ffc7 	bl	8008390 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	2201      	movs	r2, #1
 8008406:	711a      	strb	r2, [r3, #4]
}
 8008408:	bf00      	nop
 800840a:	3710      	adds	r7, #16
 800840c:	46bd      	mov	sp, r7
 800840e:	bd80      	pop	{r7, pc}

08008410 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8008410:	b580      	push	{r7, lr}
 8008412:	b084      	sub	sp, #16
 8008414:	af00      	add	r7, sp, #0
 8008416:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	2b00      	cmp	r3, #0
 800841c:	d101      	bne.n	8008422 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800841e:	2301      	movs	r3, #1
 8008420:	e08d      	b.n	800853e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	461a      	mov	r2, r3
 8008428:	4b47      	ldr	r3, [pc, #284]	; (8008548 <HAL_DMA_Init+0x138>)
 800842a:	429a      	cmp	r2, r3
 800842c:	d80f      	bhi.n	800844e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	461a      	mov	r2, r3
 8008434:	4b45      	ldr	r3, [pc, #276]	; (800854c <HAL_DMA_Init+0x13c>)
 8008436:	4413      	add	r3, r2
 8008438:	4a45      	ldr	r2, [pc, #276]	; (8008550 <HAL_DMA_Init+0x140>)
 800843a:	fba2 2303 	umull	r2, r3, r2, r3
 800843e:	091b      	lsrs	r3, r3, #4
 8008440:	009a      	lsls	r2, r3, #2
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	4a42      	ldr	r2, [pc, #264]	; (8008554 <HAL_DMA_Init+0x144>)
 800844a:	641a      	str	r2, [r3, #64]	; 0x40
 800844c:	e00e      	b.n	800846c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	461a      	mov	r2, r3
 8008454:	4b40      	ldr	r3, [pc, #256]	; (8008558 <HAL_DMA_Init+0x148>)
 8008456:	4413      	add	r3, r2
 8008458:	4a3d      	ldr	r2, [pc, #244]	; (8008550 <HAL_DMA_Init+0x140>)
 800845a:	fba2 2303 	umull	r2, r3, r2, r3
 800845e:	091b      	lsrs	r3, r3, #4
 8008460:	009a      	lsls	r2, r3, #2
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	4a3c      	ldr	r2, [pc, #240]	; (800855c <HAL_DMA_Init+0x14c>)
 800846a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	2202      	movs	r2, #2
 8008470:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8008482:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008486:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8008490:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	691b      	ldr	r3, [r3, #16]
 8008496:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800849c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	699b      	ldr	r3, [r3, #24]
 80084a2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80084a8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	6a1b      	ldr	r3, [r3, #32]
 80084ae:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80084b0:	68fa      	ldr	r2, [r7, #12]
 80084b2:	4313      	orrs	r3, r2
 80084b4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	68fa      	ldr	r2, [r7, #12]
 80084bc:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80084be:	6878      	ldr	r0, [r7, #4]
 80084c0:	f000 fa10 	bl	80088e4 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	689b      	ldr	r3, [r3, #8]
 80084c8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80084cc:	d102      	bne.n	80084d4 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	2200      	movs	r2, #0
 80084d2:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	685a      	ldr	r2, [r3, #4]
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80084dc:	b2d2      	uxtb	r2, r2
 80084de:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80084e4:	687a      	ldr	r2, [r7, #4]
 80084e6:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80084e8:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	685b      	ldr	r3, [r3, #4]
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d010      	beq.n	8008514 <HAL_DMA_Init+0x104>
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	685b      	ldr	r3, [r3, #4]
 80084f6:	2b04      	cmp	r3, #4
 80084f8:	d80c      	bhi.n	8008514 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80084fa:	6878      	ldr	r0, [r7, #4]
 80084fc:	f000 fa30 	bl	8008960 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008504:	2200      	movs	r2, #0
 8008506:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800850c:	687a      	ldr	r2, [r7, #4]
 800850e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8008510:	605a      	str	r2, [r3, #4]
 8008512:	e008      	b.n	8008526 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	2200      	movs	r2, #0
 8008518:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	2200      	movs	r2, #0
 800851e:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	2200      	movs	r2, #0
 8008524:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	2200      	movs	r2, #0
 800852a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	2201      	movs	r2, #1
 8008530:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	2200      	movs	r2, #0
 8008538:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800853c:	2300      	movs	r3, #0
}
 800853e:	4618      	mov	r0, r3
 8008540:	3710      	adds	r7, #16
 8008542:	46bd      	mov	sp, r7
 8008544:	bd80      	pop	{r7, pc}
 8008546:	bf00      	nop
 8008548:	40020407 	.word	0x40020407
 800854c:	bffdfff8 	.word	0xbffdfff8
 8008550:	cccccccd 	.word	0xcccccccd
 8008554:	40020000 	.word	0x40020000
 8008558:	bffdfbf8 	.word	0xbffdfbf8
 800855c:	40020400 	.word	0x40020400

08008560 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8008560:	b580      	push	{r7, lr}
 8008562:	b086      	sub	sp, #24
 8008564:	af00      	add	r7, sp, #0
 8008566:	60f8      	str	r0, [r7, #12]
 8008568:	60b9      	str	r1, [r7, #8]
 800856a:	607a      	str	r2, [r7, #4]
 800856c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800856e:	2300      	movs	r3, #0
 8008570:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8008578:	2b01      	cmp	r3, #1
 800857a:	d101      	bne.n	8008580 <HAL_DMA_Start_IT+0x20>
 800857c:	2302      	movs	r3, #2
 800857e:	e066      	b.n	800864e <HAL_DMA_Start_IT+0xee>
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	2201      	movs	r2, #1
 8008584:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800858e:	b2db      	uxtb	r3, r3
 8008590:	2b01      	cmp	r3, #1
 8008592:	d155      	bne.n	8008640 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	2202      	movs	r2, #2
 8008598:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	2200      	movs	r2, #0
 80085a0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	681a      	ldr	r2, [r3, #0]
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	f022 0201 	bic.w	r2, r2, #1
 80085b0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80085b2:	683b      	ldr	r3, [r7, #0]
 80085b4:	687a      	ldr	r2, [r7, #4]
 80085b6:	68b9      	ldr	r1, [r7, #8]
 80085b8:	68f8      	ldr	r0, [r7, #12]
 80085ba:	f000 f954 	bl	8008866 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d008      	beq.n	80085d8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	681a      	ldr	r2, [r3, #0]
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	f042 020e 	orr.w	r2, r2, #14
 80085d4:	601a      	str	r2, [r3, #0]
 80085d6:	e00f      	b.n	80085f8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	681a      	ldr	r2, [r3, #0]
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	f022 0204 	bic.w	r2, r2, #4
 80085e6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	681a      	ldr	r2, [r3, #0]
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	f042 020a 	orr.w	r2, r2, #10
 80085f6:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008602:	2b00      	cmp	r3, #0
 8008604:	d007      	beq.n	8008616 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800860a:	681a      	ldr	r2, [r3, #0]
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008610:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008614:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800861a:	2b00      	cmp	r3, #0
 800861c:	d007      	beq.n	800862e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008622:	681a      	ldr	r2, [r3, #0]
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008628:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800862c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	681a      	ldr	r2, [r3, #0]
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	f042 0201 	orr.w	r2, r2, #1
 800863c:	601a      	str	r2, [r3, #0]
 800863e:	e005      	b.n	800864c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	2200      	movs	r2, #0
 8008644:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8008648:	2302      	movs	r3, #2
 800864a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800864c:	7dfb      	ldrb	r3, [r7, #23]
}
 800864e:	4618      	mov	r0, r3
 8008650:	3718      	adds	r7, #24
 8008652:	46bd      	mov	sp, r7
 8008654:	bd80      	pop	{r7, pc}

08008656 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8008656:	b480      	push	{r7}
 8008658:	b085      	sub	sp, #20
 800865a:	af00      	add	r7, sp, #0
 800865c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800865e:	2300      	movs	r3, #0
 8008660:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8008668:	b2db      	uxtb	r3, r3
 800866a:	2b02      	cmp	r3, #2
 800866c:	d005      	beq.n	800867a <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	2204      	movs	r2, #4
 8008672:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8008674:	2301      	movs	r3, #1
 8008676:	73fb      	strb	r3, [r7, #15]
 8008678:	e037      	b.n	80086ea <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	681a      	ldr	r2, [r3, #0]
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	f022 020e 	bic.w	r2, r2, #14
 8008688:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800868e:	681a      	ldr	r2, [r3, #0]
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008694:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008698:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	681a      	ldr	r2, [r3, #0]
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	f022 0201 	bic.w	r2, r2, #1
 80086a8:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80086ae:	f003 021f 	and.w	r2, r3, #31
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086b6:	2101      	movs	r1, #1
 80086b8:	fa01 f202 	lsl.w	r2, r1, r2
 80086bc:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80086c2:	687a      	ldr	r2, [r7, #4]
 80086c4:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80086c6:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d00c      	beq.n	80086ea <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80086d4:	681a      	ldr	r2, [r3, #0]
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80086da:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80086de:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80086e4:	687a      	ldr	r2, [r7, #4]
 80086e6:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80086e8:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	2201      	movs	r2, #1
 80086ee:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	2200      	movs	r2, #0
 80086f6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 80086fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80086fc:	4618      	mov	r0, r3
 80086fe:	3714      	adds	r7, #20
 8008700:	46bd      	mov	sp, r7
 8008702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008706:	4770      	bx	lr

08008708 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8008708:	b580      	push	{r7, lr}
 800870a:	b084      	sub	sp, #16
 800870c:	af00      	add	r7, sp, #0
 800870e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008724:	f003 031f 	and.w	r3, r3, #31
 8008728:	2204      	movs	r2, #4
 800872a:	409a      	lsls	r2, r3
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	4013      	ands	r3, r2
 8008730:	2b00      	cmp	r3, #0
 8008732:	d026      	beq.n	8008782 <HAL_DMA_IRQHandler+0x7a>
 8008734:	68bb      	ldr	r3, [r7, #8]
 8008736:	f003 0304 	and.w	r3, r3, #4
 800873a:	2b00      	cmp	r3, #0
 800873c:	d021      	beq.n	8008782 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	f003 0320 	and.w	r3, r3, #32
 8008748:	2b00      	cmp	r3, #0
 800874a:	d107      	bne.n	800875c <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	681a      	ldr	r2, [r3, #0]
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	f022 0204 	bic.w	r2, r2, #4
 800875a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008760:	f003 021f 	and.w	r2, r3, #31
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008768:	2104      	movs	r1, #4
 800876a:	fa01 f202 	lsl.w	r2, r1, r2
 800876e:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008774:	2b00      	cmp	r3, #0
 8008776:	d071      	beq.n	800885c <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800877c:	6878      	ldr	r0, [r7, #4]
 800877e:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8008780:	e06c      	b.n	800885c <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008786:	f003 031f 	and.w	r3, r3, #31
 800878a:	2202      	movs	r2, #2
 800878c:	409a      	lsls	r2, r3
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	4013      	ands	r3, r2
 8008792:	2b00      	cmp	r3, #0
 8008794:	d02e      	beq.n	80087f4 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8008796:	68bb      	ldr	r3, [r7, #8]
 8008798:	f003 0302 	and.w	r3, r3, #2
 800879c:	2b00      	cmp	r3, #0
 800879e:	d029      	beq.n	80087f4 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	f003 0320 	and.w	r3, r3, #32
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d10b      	bne.n	80087c6 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	681a      	ldr	r2, [r3, #0]
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	f022 020a 	bic.w	r2, r2, #10
 80087bc:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	2201      	movs	r2, #1
 80087c2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80087ca:	f003 021f 	and.w	r2, r3, #31
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087d2:	2102      	movs	r1, #2
 80087d4:	fa01 f202 	lsl.w	r2, r1, r2
 80087d8:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	2200      	movs	r2, #0
 80087de:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d038      	beq.n	800885c <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087ee:	6878      	ldr	r0, [r7, #4]
 80087f0:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80087f2:	e033      	b.n	800885c <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80087f8:	f003 031f 	and.w	r3, r3, #31
 80087fc:	2208      	movs	r2, #8
 80087fe:	409a      	lsls	r2, r3
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	4013      	ands	r3, r2
 8008804:	2b00      	cmp	r3, #0
 8008806:	d02a      	beq.n	800885e <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8008808:	68bb      	ldr	r3, [r7, #8]
 800880a:	f003 0308 	and.w	r3, r3, #8
 800880e:	2b00      	cmp	r3, #0
 8008810:	d025      	beq.n	800885e <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	681a      	ldr	r2, [r3, #0]
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	f022 020e 	bic.w	r2, r2, #14
 8008820:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008826:	f003 021f 	and.w	r2, r3, #31
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800882e:	2101      	movs	r1, #1
 8008830:	fa01 f202 	lsl.w	r2, r1, r2
 8008834:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	2201      	movs	r2, #1
 800883a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	2201      	movs	r2, #1
 8008840:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	2200      	movs	r2, #0
 8008848:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008850:	2b00      	cmp	r3, #0
 8008852:	d004      	beq.n	800885e <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008858:	6878      	ldr	r0, [r7, #4]
 800885a:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800885c:	bf00      	nop
 800885e:	bf00      	nop
}
 8008860:	3710      	adds	r7, #16
 8008862:	46bd      	mov	sp, r7
 8008864:	bd80      	pop	{r7, pc}

08008866 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008866:	b480      	push	{r7}
 8008868:	b085      	sub	sp, #20
 800886a:	af00      	add	r7, sp, #0
 800886c:	60f8      	str	r0, [r7, #12]
 800886e:	60b9      	str	r1, [r7, #8]
 8008870:	607a      	str	r2, [r7, #4]
 8008872:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008878:	68fa      	ldr	r2, [r7, #12]
 800887a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800887c:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008882:	2b00      	cmp	r3, #0
 8008884:	d004      	beq.n	8008890 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800888a:	68fa      	ldr	r2, [r7, #12]
 800888c:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800888e:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008894:	f003 021f 	and.w	r2, r3, #31
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800889c:	2101      	movs	r1, #1
 800889e:	fa01 f202 	lsl.w	r2, r1, r2
 80088a2:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	683a      	ldr	r2, [r7, #0]
 80088aa:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	689b      	ldr	r3, [r3, #8]
 80088b0:	2b10      	cmp	r3, #16
 80088b2:	d108      	bne.n	80088c6 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	687a      	ldr	r2, [r7, #4]
 80088ba:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	68ba      	ldr	r2, [r7, #8]
 80088c2:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80088c4:	e007      	b.n	80088d6 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	68ba      	ldr	r2, [r7, #8]
 80088cc:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	687a      	ldr	r2, [r7, #4]
 80088d4:	60da      	str	r2, [r3, #12]
}
 80088d6:	bf00      	nop
 80088d8:	3714      	adds	r7, #20
 80088da:	46bd      	mov	sp, r7
 80088dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088e0:	4770      	bx	lr
	...

080088e4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80088e4:	b480      	push	{r7}
 80088e6:	b087      	sub	sp, #28
 80088e8:	af00      	add	r7, sp, #0
 80088ea:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	461a      	mov	r2, r3
 80088f2:	4b16      	ldr	r3, [pc, #88]	; (800894c <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 80088f4:	429a      	cmp	r2, r3
 80088f6:	d802      	bhi.n	80088fe <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80088f8:	4b15      	ldr	r3, [pc, #84]	; (8008950 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80088fa:	617b      	str	r3, [r7, #20]
 80088fc:	e001      	b.n	8008902 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 80088fe:	4b15      	ldr	r3, [pc, #84]	; (8008954 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8008900:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8008902:	697b      	ldr	r3, [r7, #20]
 8008904:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	b2db      	uxtb	r3, r3
 800890c:	3b08      	subs	r3, #8
 800890e:	4a12      	ldr	r2, [pc, #72]	; (8008958 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8008910:	fba2 2303 	umull	r2, r3, r2, r3
 8008914:	091b      	lsrs	r3, r3, #4
 8008916:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800891c:	089b      	lsrs	r3, r3, #2
 800891e:	009a      	lsls	r2, r3, #2
 8008920:	693b      	ldr	r3, [r7, #16]
 8008922:	4413      	add	r3, r2
 8008924:	461a      	mov	r2, r3
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	4a0b      	ldr	r2, [pc, #44]	; (800895c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800892e:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	f003 031f 	and.w	r3, r3, #31
 8008936:	2201      	movs	r2, #1
 8008938:	409a      	lsls	r2, r3
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	651a      	str	r2, [r3, #80]	; 0x50
}
 800893e:	bf00      	nop
 8008940:	371c      	adds	r7, #28
 8008942:	46bd      	mov	sp, r7
 8008944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008948:	4770      	bx	lr
 800894a:	bf00      	nop
 800894c:	40020407 	.word	0x40020407
 8008950:	40020800 	.word	0x40020800
 8008954:	40020820 	.word	0x40020820
 8008958:	cccccccd 	.word	0xcccccccd
 800895c:	40020880 	.word	0x40020880

08008960 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008960:	b480      	push	{r7}
 8008962:	b085      	sub	sp, #20
 8008964:	af00      	add	r7, sp, #0
 8008966:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	685b      	ldr	r3, [r3, #4]
 800896c:	b2db      	uxtb	r3, r3
 800896e:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8008970:	68fa      	ldr	r2, [r7, #12]
 8008972:	4b0b      	ldr	r3, [pc, #44]	; (80089a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8008974:	4413      	add	r3, r2
 8008976:	009b      	lsls	r3, r3, #2
 8008978:	461a      	mov	r2, r3
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	4a08      	ldr	r2, [pc, #32]	; (80089a4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8008982:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	3b01      	subs	r3, #1
 8008988:	f003 031f 	and.w	r3, r3, #31
 800898c:	2201      	movs	r2, #1
 800898e:	409a      	lsls	r2, r3
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8008994:	bf00      	nop
 8008996:	3714      	adds	r7, #20
 8008998:	46bd      	mov	sp, r7
 800899a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800899e:	4770      	bx	lr
 80089a0:	1000823f 	.word	0x1000823f
 80089a4:	40020940 	.word	0x40020940

080089a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80089a8:	b480      	push	{r7}
 80089aa:	b087      	sub	sp, #28
 80089ac:	af00      	add	r7, sp, #0
 80089ae:	6078      	str	r0, [r7, #4]
 80089b0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80089b2:	2300      	movs	r3, #0
 80089b4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80089b6:	e15a      	b.n	8008c6e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80089b8:	683b      	ldr	r3, [r7, #0]
 80089ba:	681a      	ldr	r2, [r3, #0]
 80089bc:	2101      	movs	r1, #1
 80089be:	697b      	ldr	r3, [r7, #20]
 80089c0:	fa01 f303 	lsl.w	r3, r1, r3
 80089c4:	4013      	ands	r3, r2
 80089c6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	f000 814c 	beq.w	8008c68 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80089d0:	683b      	ldr	r3, [r7, #0]
 80089d2:	685b      	ldr	r3, [r3, #4]
 80089d4:	2b01      	cmp	r3, #1
 80089d6:	d00b      	beq.n	80089f0 <HAL_GPIO_Init+0x48>
 80089d8:	683b      	ldr	r3, [r7, #0]
 80089da:	685b      	ldr	r3, [r3, #4]
 80089dc:	2b02      	cmp	r3, #2
 80089de:	d007      	beq.n	80089f0 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80089e0:	683b      	ldr	r3, [r7, #0]
 80089e2:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80089e4:	2b11      	cmp	r3, #17
 80089e6:	d003      	beq.n	80089f0 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80089e8:	683b      	ldr	r3, [r7, #0]
 80089ea:	685b      	ldr	r3, [r3, #4]
 80089ec:	2b12      	cmp	r3, #18
 80089ee:	d130      	bne.n	8008a52 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	689b      	ldr	r3, [r3, #8]
 80089f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80089f6:	697b      	ldr	r3, [r7, #20]
 80089f8:	005b      	lsls	r3, r3, #1
 80089fa:	2203      	movs	r2, #3
 80089fc:	fa02 f303 	lsl.w	r3, r2, r3
 8008a00:	43db      	mvns	r3, r3
 8008a02:	693a      	ldr	r2, [r7, #16]
 8008a04:	4013      	ands	r3, r2
 8008a06:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008a08:	683b      	ldr	r3, [r7, #0]
 8008a0a:	68da      	ldr	r2, [r3, #12]
 8008a0c:	697b      	ldr	r3, [r7, #20]
 8008a0e:	005b      	lsls	r3, r3, #1
 8008a10:	fa02 f303 	lsl.w	r3, r2, r3
 8008a14:	693a      	ldr	r2, [r7, #16]
 8008a16:	4313      	orrs	r3, r2
 8008a18:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	693a      	ldr	r2, [r7, #16]
 8008a1e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	685b      	ldr	r3, [r3, #4]
 8008a24:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8008a26:	2201      	movs	r2, #1
 8008a28:	697b      	ldr	r3, [r7, #20]
 8008a2a:	fa02 f303 	lsl.w	r3, r2, r3
 8008a2e:	43db      	mvns	r3, r3
 8008a30:	693a      	ldr	r2, [r7, #16]
 8008a32:	4013      	ands	r3, r2
 8008a34:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8008a36:	683b      	ldr	r3, [r7, #0]
 8008a38:	685b      	ldr	r3, [r3, #4]
 8008a3a:	091b      	lsrs	r3, r3, #4
 8008a3c:	f003 0201 	and.w	r2, r3, #1
 8008a40:	697b      	ldr	r3, [r7, #20]
 8008a42:	fa02 f303 	lsl.w	r3, r2, r3
 8008a46:	693a      	ldr	r2, [r7, #16]
 8008a48:	4313      	orrs	r3, r2
 8008a4a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	693a      	ldr	r2, [r7, #16]
 8008a50:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	68db      	ldr	r3, [r3, #12]
 8008a56:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8008a58:	697b      	ldr	r3, [r7, #20]
 8008a5a:	005b      	lsls	r3, r3, #1
 8008a5c:	2203      	movs	r2, #3
 8008a5e:	fa02 f303 	lsl.w	r3, r2, r3
 8008a62:	43db      	mvns	r3, r3
 8008a64:	693a      	ldr	r2, [r7, #16]
 8008a66:	4013      	ands	r3, r2
 8008a68:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008a6a:	683b      	ldr	r3, [r7, #0]
 8008a6c:	689a      	ldr	r2, [r3, #8]
 8008a6e:	697b      	ldr	r3, [r7, #20]
 8008a70:	005b      	lsls	r3, r3, #1
 8008a72:	fa02 f303 	lsl.w	r3, r2, r3
 8008a76:	693a      	ldr	r2, [r7, #16]
 8008a78:	4313      	orrs	r3, r2
 8008a7a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	693a      	ldr	r2, [r7, #16]
 8008a80:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008a82:	683b      	ldr	r3, [r7, #0]
 8008a84:	685b      	ldr	r3, [r3, #4]
 8008a86:	2b02      	cmp	r3, #2
 8008a88:	d003      	beq.n	8008a92 <HAL_GPIO_Init+0xea>
 8008a8a:	683b      	ldr	r3, [r7, #0]
 8008a8c:	685b      	ldr	r3, [r3, #4]
 8008a8e:	2b12      	cmp	r3, #18
 8008a90:	d123      	bne.n	8008ada <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008a92:	697b      	ldr	r3, [r7, #20]
 8008a94:	08da      	lsrs	r2, r3, #3
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	3208      	adds	r2, #8
 8008a9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a9e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8008aa0:	697b      	ldr	r3, [r7, #20]
 8008aa2:	f003 0307 	and.w	r3, r3, #7
 8008aa6:	009b      	lsls	r3, r3, #2
 8008aa8:	220f      	movs	r2, #15
 8008aaa:	fa02 f303 	lsl.w	r3, r2, r3
 8008aae:	43db      	mvns	r3, r3
 8008ab0:	693a      	ldr	r2, [r7, #16]
 8008ab2:	4013      	ands	r3, r2
 8008ab4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8008ab6:	683b      	ldr	r3, [r7, #0]
 8008ab8:	691a      	ldr	r2, [r3, #16]
 8008aba:	697b      	ldr	r3, [r7, #20]
 8008abc:	f003 0307 	and.w	r3, r3, #7
 8008ac0:	009b      	lsls	r3, r3, #2
 8008ac2:	fa02 f303 	lsl.w	r3, r2, r3
 8008ac6:	693a      	ldr	r2, [r7, #16]
 8008ac8:	4313      	orrs	r3, r2
 8008aca:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8008acc:	697b      	ldr	r3, [r7, #20]
 8008ace:	08da      	lsrs	r2, r3, #3
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	3208      	adds	r2, #8
 8008ad4:	6939      	ldr	r1, [r7, #16]
 8008ad6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8008ae0:	697b      	ldr	r3, [r7, #20]
 8008ae2:	005b      	lsls	r3, r3, #1
 8008ae4:	2203      	movs	r2, #3
 8008ae6:	fa02 f303 	lsl.w	r3, r2, r3
 8008aea:	43db      	mvns	r3, r3
 8008aec:	693a      	ldr	r2, [r7, #16]
 8008aee:	4013      	ands	r3, r2
 8008af0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008af2:	683b      	ldr	r3, [r7, #0]
 8008af4:	685b      	ldr	r3, [r3, #4]
 8008af6:	f003 0203 	and.w	r2, r3, #3
 8008afa:	697b      	ldr	r3, [r7, #20]
 8008afc:	005b      	lsls	r3, r3, #1
 8008afe:	fa02 f303 	lsl.w	r3, r2, r3
 8008b02:	693a      	ldr	r2, [r7, #16]
 8008b04:	4313      	orrs	r3, r2
 8008b06:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	693a      	ldr	r2, [r7, #16]
 8008b0c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8008b0e:	683b      	ldr	r3, [r7, #0]
 8008b10:	685b      	ldr	r3, [r3, #4]
 8008b12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	f000 80a6 	beq.w	8008c68 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008b1c:	4b5b      	ldr	r3, [pc, #364]	; (8008c8c <HAL_GPIO_Init+0x2e4>)
 8008b1e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008b20:	4a5a      	ldr	r2, [pc, #360]	; (8008c8c <HAL_GPIO_Init+0x2e4>)
 8008b22:	f043 0301 	orr.w	r3, r3, #1
 8008b26:	6613      	str	r3, [r2, #96]	; 0x60
 8008b28:	4b58      	ldr	r3, [pc, #352]	; (8008c8c <HAL_GPIO_Init+0x2e4>)
 8008b2a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008b2c:	f003 0301 	and.w	r3, r3, #1
 8008b30:	60bb      	str	r3, [r7, #8]
 8008b32:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008b34:	4a56      	ldr	r2, [pc, #344]	; (8008c90 <HAL_GPIO_Init+0x2e8>)
 8008b36:	697b      	ldr	r3, [r7, #20]
 8008b38:	089b      	lsrs	r3, r3, #2
 8008b3a:	3302      	adds	r3, #2
 8008b3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008b40:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8008b42:	697b      	ldr	r3, [r7, #20]
 8008b44:	f003 0303 	and.w	r3, r3, #3
 8008b48:	009b      	lsls	r3, r3, #2
 8008b4a:	220f      	movs	r2, #15
 8008b4c:	fa02 f303 	lsl.w	r3, r2, r3
 8008b50:	43db      	mvns	r3, r3
 8008b52:	693a      	ldr	r2, [r7, #16]
 8008b54:	4013      	ands	r3, r2
 8008b56:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8008b5e:	d01f      	beq.n	8008ba0 <HAL_GPIO_Init+0x1f8>
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	4a4c      	ldr	r2, [pc, #304]	; (8008c94 <HAL_GPIO_Init+0x2ec>)
 8008b64:	4293      	cmp	r3, r2
 8008b66:	d019      	beq.n	8008b9c <HAL_GPIO_Init+0x1f4>
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	4a4b      	ldr	r2, [pc, #300]	; (8008c98 <HAL_GPIO_Init+0x2f0>)
 8008b6c:	4293      	cmp	r3, r2
 8008b6e:	d013      	beq.n	8008b98 <HAL_GPIO_Init+0x1f0>
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	4a4a      	ldr	r2, [pc, #296]	; (8008c9c <HAL_GPIO_Init+0x2f4>)
 8008b74:	4293      	cmp	r3, r2
 8008b76:	d00d      	beq.n	8008b94 <HAL_GPIO_Init+0x1ec>
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	4a49      	ldr	r2, [pc, #292]	; (8008ca0 <HAL_GPIO_Init+0x2f8>)
 8008b7c:	4293      	cmp	r3, r2
 8008b7e:	d007      	beq.n	8008b90 <HAL_GPIO_Init+0x1e8>
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	4a48      	ldr	r2, [pc, #288]	; (8008ca4 <HAL_GPIO_Init+0x2fc>)
 8008b84:	4293      	cmp	r3, r2
 8008b86:	d101      	bne.n	8008b8c <HAL_GPIO_Init+0x1e4>
 8008b88:	2305      	movs	r3, #5
 8008b8a:	e00a      	b.n	8008ba2 <HAL_GPIO_Init+0x1fa>
 8008b8c:	2306      	movs	r3, #6
 8008b8e:	e008      	b.n	8008ba2 <HAL_GPIO_Init+0x1fa>
 8008b90:	2304      	movs	r3, #4
 8008b92:	e006      	b.n	8008ba2 <HAL_GPIO_Init+0x1fa>
 8008b94:	2303      	movs	r3, #3
 8008b96:	e004      	b.n	8008ba2 <HAL_GPIO_Init+0x1fa>
 8008b98:	2302      	movs	r3, #2
 8008b9a:	e002      	b.n	8008ba2 <HAL_GPIO_Init+0x1fa>
 8008b9c:	2301      	movs	r3, #1
 8008b9e:	e000      	b.n	8008ba2 <HAL_GPIO_Init+0x1fa>
 8008ba0:	2300      	movs	r3, #0
 8008ba2:	697a      	ldr	r2, [r7, #20]
 8008ba4:	f002 0203 	and.w	r2, r2, #3
 8008ba8:	0092      	lsls	r2, r2, #2
 8008baa:	4093      	lsls	r3, r2
 8008bac:	693a      	ldr	r2, [r7, #16]
 8008bae:	4313      	orrs	r3, r2
 8008bb0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008bb2:	4937      	ldr	r1, [pc, #220]	; (8008c90 <HAL_GPIO_Init+0x2e8>)
 8008bb4:	697b      	ldr	r3, [r7, #20]
 8008bb6:	089b      	lsrs	r3, r3, #2
 8008bb8:	3302      	adds	r3, #2
 8008bba:	693a      	ldr	r2, [r7, #16]
 8008bbc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8008bc0:	4b39      	ldr	r3, [pc, #228]	; (8008ca8 <HAL_GPIO_Init+0x300>)
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	43db      	mvns	r3, r3
 8008bca:	693a      	ldr	r2, [r7, #16]
 8008bcc:	4013      	ands	r3, r2
 8008bce:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8008bd0:	683b      	ldr	r3, [r7, #0]
 8008bd2:	685b      	ldr	r3, [r3, #4]
 8008bd4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d003      	beq.n	8008be4 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8008bdc:	693a      	ldr	r2, [r7, #16]
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	4313      	orrs	r3, r2
 8008be2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8008be4:	4a30      	ldr	r2, [pc, #192]	; (8008ca8 <HAL_GPIO_Init+0x300>)
 8008be6:	693b      	ldr	r3, [r7, #16]
 8008be8:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8008bea:	4b2f      	ldr	r3, [pc, #188]	; (8008ca8 <HAL_GPIO_Init+0x300>)
 8008bec:	685b      	ldr	r3, [r3, #4]
 8008bee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	43db      	mvns	r3, r3
 8008bf4:	693a      	ldr	r2, [r7, #16]
 8008bf6:	4013      	ands	r3, r2
 8008bf8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8008bfa:	683b      	ldr	r3, [r7, #0]
 8008bfc:	685b      	ldr	r3, [r3, #4]
 8008bfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d003      	beq.n	8008c0e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8008c06:	693a      	ldr	r2, [r7, #16]
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	4313      	orrs	r3, r2
 8008c0c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8008c0e:	4a26      	ldr	r2, [pc, #152]	; (8008ca8 <HAL_GPIO_Init+0x300>)
 8008c10:	693b      	ldr	r3, [r7, #16]
 8008c12:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008c14:	4b24      	ldr	r3, [pc, #144]	; (8008ca8 <HAL_GPIO_Init+0x300>)
 8008c16:	689b      	ldr	r3, [r3, #8]
 8008c18:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	43db      	mvns	r3, r3
 8008c1e:	693a      	ldr	r2, [r7, #16]
 8008c20:	4013      	ands	r3, r2
 8008c22:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8008c24:	683b      	ldr	r3, [r7, #0]
 8008c26:	685b      	ldr	r3, [r3, #4]
 8008c28:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d003      	beq.n	8008c38 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8008c30:	693a      	ldr	r2, [r7, #16]
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	4313      	orrs	r3, r2
 8008c36:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8008c38:	4a1b      	ldr	r2, [pc, #108]	; (8008ca8 <HAL_GPIO_Init+0x300>)
 8008c3a:	693b      	ldr	r3, [r7, #16]
 8008c3c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8008c3e:	4b1a      	ldr	r3, [pc, #104]	; (8008ca8 <HAL_GPIO_Init+0x300>)
 8008c40:	68db      	ldr	r3, [r3, #12]
 8008c42:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	43db      	mvns	r3, r3
 8008c48:	693a      	ldr	r2, [r7, #16]
 8008c4a:	4013      	ands	r3, r2
 8008c4c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8008c4e:	683b      	ldr	r3, [r7, #0]
 8008c50:	685b      	ldr	r3, [r3, #4]
 8008c52:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	d003      	beq.n	8008c62 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8008c5a:	693a      	ldr	r2, [r7, #16]
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	4313      	orrs	r3, r2
 8008c60:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8008c62:	4a11      	ldr	r2, [pc, #68]	; (8008ca8 <HAL_GPIO_Init+0x300>)
 8008c64:	693b      	ldr	r3, [r7, #16]
 8008c66:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8008c68:	697b      	ldr	r3, [r7, #20]
 8008c6a:	3301      	adds	r3, #1
 8008c6c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8008c6e:	683b      	ldr	r3, [r7, #0]
 8008c70:	681a      	ldr	r2, [r3, #0]
 8008c72:	697b      	ldr	r3, [r7, #20]
 8008c74:	fa22 f303 	lsr.w	r3, r2, r3
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	f47f ae9d 	bne.w	80089b8 <HAL_GPIO_Init+0x10>
  }
}
 8008c7e:	bf00      	nop
 8008c80:	371c      	adds	r7, #28
 8008c82:	46bd      	mov	sp, r7
 8008c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c88:	4770      	bx	lr
 8008c8a:	bf00      	nop
 8008c8c:	40021000 	.word	0x40021000
 8008c90:	40010000 	.word	0x40010000
 8008c94:	48000400 	.word	0x48000400
 8008c98:	48000800 	.word	0x48000800
 8008c9c:	48000c00 	.word	0x48000c00
 8008ca0:	48001000 	.word	0x48001000
 8008ca4:	48001400 	.word	0x48001400
 8008ca8:	40010400 	.word	0x40010400

08008cac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008cac:	b480      	push	{r7}
 8008cae:	b083      	sub	sp, #12
 8008cb0:	af00      	add	r7, sp, #0
 8008cb2:	6078      	str	r0, [r7, #4]
 8008cb4:	460b      	mov	r3, r1
 8008cb6:	807b      	strh	r3, [r7, #2]
 8008cb8:	4613      	mov	r3, r2
 8008cba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8008cbc:	787b      	ldrb	r3, [r7, #1]
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d003      	beq.n	8008cca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8008cc2:	887a      	ldrh	r2, [r7, #2]
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8008cc8:	e002      	b.n	8008cd0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8008cca:	887a      	ldrh	r2, [r7, #2]
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	629a      	str	r2, [r3, #40]	; 0x28
}
 8008cd0:	bf00      	nop
 8008cd2:	370c      	adds	r7, #12
 8008cd4:	46bd      	mov	sp, r7
 8008cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cda:	4770      	bx	lr

08008cdc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8008cdc:	b480      	push	{r7}
 8008cde:	b085      	sub	sp, #20
 8008ce0:	af00      	add	r7, sp, #0
 8008ce2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d141      	bne.n	8008d6e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8008cea:	4b4b      	ldr	r3, [pc, #300]	; (8008e18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008cf2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008cf6:	d131      	bne.n	8008d5c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008cf8:	4b47      	ldr	r3, [pc, #284]	; (8008e18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008cfa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008cfe:	4a46      	ldr	r2, [pc, #280]	; (8008e18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008d00:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008d04:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8008d08:	4b43      	ldr	r3, [pc, #268]	; (8008e18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8008d10:	4a41      	ldr	r2, [pc, #260]	; (8008e18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008d12:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008d16:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008d18:	4b40      	ldr	r3, [pc, #256]	; (8008e1c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	2232      	movs	r2, #50	; 0x32
 8008d1e:	fb02 f303 	mul.w	r3, r2, r3
 8008d22:	4a3f      	ldr	r2, [pc, #252]	; (8008e20 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8008d24:	fba2 2303 	umull	r2, r3, r2, r3
 8008d28:	0c9b      	lsrs	r3, r3, #18
 8008d2a:	3301      	adds	r3, #1
 8008d2c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008d2e:	e002      	b.n	8008d36 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	3b01      	subs	r3, #1
 8008d34:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008d36:	4b38      	ldr	r3, [pc, #224]	; (8008e18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008d38:	695b      	ldr	r3, [r3, #20]
 8008d3a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008d3e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008d42:	d102      	bne.n	8008d4a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d1f2      	bne.n	8008d30 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008d4a:	4b33      	ldr	r3, [pc, #204]	; (8008e18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008d4c:	695b      	ldr	r3, [r3, #20]
 8008d4e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008d52:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008d56:	d158      	bne.n	8008e0a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8008d58:	2303      	movs	r3, #3
 8008d5a:	e057      	b.n	8008e0c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008d5c:	4b2e      	ldr	r3, [pc, #184]	; (8008e18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008d5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008d62:	4a2d      	ldr	r2, [pc, #180]	; (8008e18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008d64:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008d68:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8008d6c:	e04d      	b.n	8008e0a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008d74:	d141      	bne.n	8008dfa <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8008d76:	4b28      	ldr	r3, [pc, #160]	; (8008e18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008d7e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008d82:	d131      	bne.n	8008de8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008d84:	4b24      	ldr	r3, [pc, #144]	; (8008e18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008d86:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008d8a:	4a23      	ldr	r2, [pc, #140]	; (8008e18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008d8c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008d90:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8008d94:	4b20      	ldr	r3, [pc, #128]	; (8008e18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8008d9c:	4a1e      	ldr	r2, [pc, #120]	; (8008e18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008d9e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008da2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008da4:	4b1d      	ldr	r3, [pc, #116]	; (8008e1c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	2232      	movs	r2, #50	; 0x32
 8008daa:	fb02 f303 	mul.w	r3, r2, r3
 8008dae:	4a1c      	ldr	r2, [pc, #112]	; (8008e20 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8008db0:	fba2 2303 	umull	r2, r3, r2, r3
 8008db4:	0c9b      	lsrs	r3, r3, #18
 8008db6:	3301      	adds	r3, #1
 8008db8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008dba:	e002      	b.n	8008dc2 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	3b01      	subs	r3, #1
 8008dc0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008dc2:	4b15      	ldr	r3, [pc, #84]	; (8008e18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008dc4:	695b      	ldr	r3, [r3, #20]
 8008dc6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008dca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008dce:	d102      	bne.n	8008dd6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d1f2      	bne.n	8008dbc <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008dd6:	4b10      	ldr	r3, [pc, #64]	; (8008e18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008dd8:	695b      	ldr	r3, [r3, #20]
 8008dda:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008dde:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008de2:	d112      	bne.n	8008e0a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8008de4:	2303      	movs	r3, #3
 8008de6:	e011      	b.n	8008e0c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008de8:	4b0b      	ldr	r3, [pc, #44]	; (8008e18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008dea:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008dee:	4a0a      	ldr	r2, [pc, #40]	; (8008e18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008df0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008df4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8008df8:	e007      	b.n	8008e0a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8008dfa:	4b07      	ldr	r3, [pc, #28]	; (8008e18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8008e02:	4a05      	ldr	r2, [pc, #20]	; (8008e18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008e04:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8008e08:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8008e0a:	2300      	movs	r3, #0
}
 8008e0c:	4618      	mov	r0, r3
 8008e0e:	3714      	adds	r7, #20
 8008e10:	46bd      	mov	sp, r7
 8008e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e16:	4770      	bx	lr
 8008e18:	40007000 	.word	0x40007000
 8008e1c:	20000bb0 	.word	0x20000bb0
 8008e20:	431bde83 	.word	0x431bde83

08008e24 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008e24:	b580      	push	{r7, lr}
 8008e26:	b088      	sub	sp, #32
 8008e28:	af00      	add	r7, sp, #0
 8008e2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	d101      	bne.n	8008e36 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008e32:	2301      	movs	r3, #1
 8008e34:	e308      	b.n	8009448 <HAL_RCC_OscConfig+0x624>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	f003 0301 	and.w	r3, r3, #1
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d075      	beq.n	8008f2e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008e42:	4ba3      	ldr	r3, [pc, #652]	; (80090d0 <HAL_RCC_OscConfig+0x2ac>)
 8008e44:	689b      	ldr	r3, [r3, #8]
 8008e46:	f003 030c 	and.w	r3, r3, #12
 8008e4a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008e4c:	4ba0      	ldr	r3, [pc, #640]	; (80090d0 <HAL_RCC_OscConfig+0x2ac>)
 8008e4e:	68db      	ldr	r3, [r3, #12]
 8008e50:	f003 0303 	and.w	r3, r3, #3
 8008e54:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8008e56:	69bb      	ldr	r3, [r7, #24]
 8008e58:	2b0c      	cmp	r3, #12
 8008e5a:	d102      	bne.n	8008e62 <HAL_RCC_OscConfig+0x3e>
 8008e5c:	697b      	ldr	r3, [r7, #20]
 8008e5e:	2b03      	cmp	r3, #3
 8008e60:	d002      	beq.n	8008e68 <HAL_RCC_OscConfig+0x44>
 8008e62:	69bb      	ldr	r3, [r7, #24]
 8008e64:	2b08      	cmp	r3, #8
 8008e66:	d10b      	bne.n	8008e80 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008e68:	4b99      	ldr	r3, [pc, #612]	; (80090d0 <HAL_RCC_OscConfig+0x2ac>)
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d05b      	beq.n	8008f2c <HAL_RCC_OscConfig+0x108>
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	685b      	ldr	r3, [r3, #4]
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d157      	bne.n	8008f2c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8008e7c:	2301      	movs	r3, #1
 8008e7e:	e2e3      	b.n	8009448 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	685b      	ldr	r3, [r3, #4]
 8008e84:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008e88:	d106      	bne.n	8008e98 <HAL_RCC_OscConfig+0x74>
 8008e8a:	4b91      	ldr	r3, [pc, #580]	; (80090d0 <HAL_RCC_OscConfig+0x2ac>)
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	4a90      	ldr	r2, [pc, #576]	; (80090d0 <HAL_RCC_OscConfig+0x2ac>)
 8008e90:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008e94:	6013      	str	r3, [r2, #0]
 8008e96:	e01d      	b.n	8008ed4 <HAL_RCC_OscConfig+0xb0>
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	685b      	ldr	r3, [r3, #4]
 8008e9c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008ea0:	d10c      	bne.n	8008ebc <HAL_RCC_OscConfig+0x98>
 8008ea2:	4b8b      	ldr	r3, [pc, #556]	; (80090d0 <HAL_RCC_OscConfig+0x2ac>)
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	4a8a      	ldr	r2, [pc, #552]	; (80090d0 <HAL_RCC_OscConfig+0x2ac>)
 8008ea8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008eac:	6013      	str	r3, [r2, #0]
 8008eae:	4b88      	ldr	r3, [pc, #544]	; (80090d0 <HAL_RCC_OscConfig+0x2ac>)
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	4a87      	ldr	r2, [pc, #540]	; (80090d0 <HAL_RCC_OscConfig+0x2ac>)
 8008eb4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008eb8:	6013      	str	r3, [r2, #0]
 8008eba:	e00b      	b.n	8008ed4 <HAL_RCC_OscConfig+0xb0>
 8008ebc:	4b84      	ldr	r3, [pc, #528]	; (80090d0 <HAL_RCC_OscConfig+0x2ac>)
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	4a83      	ldr	r2, [pc, #524]	; (80090d0 <HAL_RCC_OscConfig+0x2ac>)
 8008ec2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008ec6:	6013      	str	r3, [r2, #0]
 8008ec8:	4b81      	ldr	r3, [pc, #516]	; (80090d0 <HAL_RCC_OscConfig+0x2ac>)
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	4a80      	ldr	r2, [pc, #512]	; (80090d0 <HAL_RCC_OscConfig+0x2ac>)
 8008ece:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008ed2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	685b      	ldr	r3, [r3, #4]
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	d013      	beq.n	8008f04 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008edc:	f7fd fa06 	bl	80062ec <HAL_GetTick>
 8008ee0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008ee2:	e008      	b.n	8008ef6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008ee4:	f7fd fa02 	bl	80062ec <HAL_GetTick>
 8008ee8:	4602      	mov	r2, r0
 8008eea:	693b      	ldr	r3, [r7, #16]
 8008eec:	1ad3      	subs	r3, r2, r3
 8008eee:	2b64      	cmp	r3, #100	; 0x64
 8008ef0:	d901      	bls.n	8008ef6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8008ef2:	2303      	movs	r3, #3
 8008ef4:	e2a8      	b.n	8009448 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008ef6:	4b76      	ldr	r3, [pc, #472]	; (80090d0 <HAL_RCC_OscConfig+0x2ac>)
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d0f0      	beq.n	8008ee4 <HAL_RCC_OscConfig+0xc0>
 8008f02:	e014      	b.n	8008f2e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008f04:	f7fd f9f2 	bl	80062ec <HAL_GetTick>
 8008f08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008f0a:	e008      	b.n	8008f1e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008f0c:	f7fd f9ee 	bl	80062ec <HAL_GetTick>
 8008f10:	4602      	mov	r2, r0
 8008f12:	693b      	ldr	r3, [r7, #16]
 8008f14:	1ad3      	subs	r3, r2, r3
 8008f16:	2b64      	cmp	r3, #100	; 0x64
 8008f18:	d901      	bls.n	8008f1e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008f1a:	2303      	movs	r3, #3
 8008f1c:	e294      	b.n	8009448 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008f1e:	4b6c      	ldr	r3, [pc, #432]	; (80090d0 <HAL_RCC_OscConfig+0x2ac>)
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	d1f0      	bne.n	8008f0c <HAL_RCC_OscConfig+0xe8>
 8008f2a:	e000      	b.n	8008f2e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008f2c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	f003 0302 	and.w	r3, r3, #2
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d075      	beq.n	8009026 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008f3a:	4b65      	ldr	r3, [pc, #404]	; (80090d0 <HAL_RCC_OscConfig+0x2ac>)
 8008f3c:	689b      	ldr	r3, [r3, #8]
 8008f3e:	f003 030c 	and.w	r3, r3, #12
 8008f42:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008f44:	4b62      	ldr	r3, [pc, #392]	; (80090d0 <HAL_RCC_OscConfig+0x2ac>)
 8008f46:	68db      	ldr	r3, [r3, #12]
 8008f48:	f003 0303 	and.w	r3, r3, #3
 8008f4c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8008f4e:	69bb      	ldr	r3, [r7, #24]
 8008f50:	2b0c      	cmp	r3, #12
 8008f52:	d102      	bne.n	8008f5a <HAL_RCC_OscConfig+0x136>
 8008f54:	697b      	ldr	r3, [r7, #20]
 8008f56:	2b02      	cmp	r3, #2
 8008f58:	d002      	beq.n	8008f60 <HAL_RCC_OscConfig+0x13c>
 8008f5a:	69bb      	ldr	r3, [r7, #24]
 8008f5c:	2b04      	cmp	r3, #4
 8008f5e:	d11f      	bne.n	8008fa0 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008f60:	4b5b      	ldr	r3, [pc, #364]	; (80090d0 <HAL_RCC_OscConfig+0x2ac>)
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d005      	beq.n	8008f78 <HAL_RCC_OscConfig+0x154>
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	68db      	ldr	r3, [r3, #12]
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d101      	bne.n	8008f78 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8008f74:	2301      	movs	r3, #1
 8008f76:	e267      	b.n	8009448 <HAL_RCC_OscConfig+0x624>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008f78:	4b55      	ldr	r3, [pc, #340]	; (80090d0 <HAL_RCC_OscConfig+0x2ac>)
 8008f7a:	685b      	ldr	r3, [r3, #4]
 8008f7c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	691b      	ldr	r3, [r3, #16]
 8008f84:	061b      	lsls	r3, r3, #24
 8008f86:	4952      	ldr	r1, [pc, #328]	; (80090d0 <HAL_RCC_OscConfig+0x2ac>)
 8008f88:	4313      	orrs	r3, r2
 8008f8a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8008f8c:	4b51      	ldr	r3, [pc, #324]	; (80090d4 <HAL_RCC_OscConfig+0x2b0>)
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	4618      	mov	r0, r3
 8008f92:	f7fd f95f 	bl	8006254 <HAL_InitTick>
 8008f96:	4603      	mov	r3, r0
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	d043      	beq.n	8009024 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8008f9c:	2301      	movs	r3, #1
 8008f9e:	e253      	b.n	8009448 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	68db      	ldr	r3, [r3, #12]
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	d023      	beq.n	8008ff0 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008fa8:	4b49      	ldr	r3, [pc, #292]	; (80090d0 <HAL_RCC_OscConfig+0x2ac>)
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	4a48      	ldr	r2, [pc, #288]	; (80090d0 <HAL_RCC_OscConfig+0x2ac>)
 8008fae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008fb2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008fb4:	f7fd f99a 	bl	80062ec <HAL_GetTick>
 8008fb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008fba:	e008      	b.n	8008fce <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008fbc:	f7fd f996 	bl	80062ec <HAL_GetTick>
 8008fc0:	4602      	mov	r2, r0
 8008fc2:	693b      	ldr	r3, [r7, #16]
 8008fc4:	1ad3      	subs	r3, r2, r3
 8008fc6:	2b02      	cmp	r3, #2
 8008fc8:	d901      	bls.n	8008fce <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8008fca:	2303      	movs	r3, #3
 8008fcc:	e23c      	b.n	8009448 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008fce:	4b40      	ldr	r3, [pc, #256]	; (80090d0 <HAL_RCC_OscConfig+0x2ac>)
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	d0f0      	beq.n	8008fbc <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008fda:	4b3d      	ldr	r3, [pc, #244]	; (80090d0 <HAL_RCC_OscConfig+0x2ac>)
 8008fdc:	685b      	ldr	r3, [r3, #4]
 8008fde:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	691b      	ldr	r3, [r3, #16]
 8008fe6:	061b      	lsls	r3, r3, #24
 8008fe8:	4939      	ldr	r1, [pc, #228]	; (80090d0 <HAL_RCC_OscConfig+0x2ac>)
 8008fea:	4313      	orrs	r3, r2
 8008fec:	604b      	str	r3, [r1, #4]
 8008fee:	e01a      	b.n	8009026 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008ff0:	4b37      	ldr	r3, [pc, #220]	; (80090d0 <HAL_RCC_OscConfig+0x2ac>)
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	4a36      	ldr	r2, [pc, #216]	; (80090d0 <HAL_RCC_OscConfig+0x2ac>)
 8008ff6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008ffa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008ffc:	f7fd f976 	bl	80062ec <HAL_GetTick>
 8009000:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009002:	e008      	b.n	8009016 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009004:	f7fd f972 	bl	80062ec <HAL_GetTick>
 8009008:	4602      	mov	r2, r0
 800900a:	693b      	ldr	r3, [r7, #16]
 800900c:	1ad3      	subs	r3, r2, r3
 800900e:	2b02      	cmp	r3, #2
 8009010:	d901      	bls.n	8009016 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8009012:	2303      	movs	r3, #3
 8009014:	e218      	b.n	8009448 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009016:	4b2e      	ldr	r3, [pc, #184]	; (80090d0 <HAL_RCC_OscConfig+0x2ac>)
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800901e:	2b00      	cmp	r3, #0
 8009020:	d1f0      	bne.n	8009004 <HAL_RCC_OscConfig+0x1e0>
 8009022:	e000      	b.n	8009026 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009024:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	f003 0308 	and.w	r3, r3, #8
 800902e:	2b00      	cmp	r3, #0
 8009030:	d03c      	beq.n	80090ac <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	695b      	ldr	r3, [r3, #20]
 8009036:	2b00      	cmp	r3, #0
 8009038:	d01c      	beq.n	8009074 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800903a:	4b25      	ldr	r3, [pc, #148]	; (80090d0 <HAL_RCC_OscConfig+0x2ac>)
 800903c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009040:	4a23      	ldr	r2, [pc, #140]	; (80090d0 <HAL_RCC_OscConfig+0x2ac>)
 8009042:	f043 0301 	orr.w	r3, r3, #1
 8009046:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800904a:	f7fd f94f 	bl	80062ec <HAL_GetTick>
 800904e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009050:	e008      	b.n	8009064 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009052:	f7fd f94b 	bl	80062ec <HAL_GetTick>
 8009056:	4602      	mov	r2, r0
 8009058:	693b      	ldr	r3, [r7, #16]
 800905a:	1ad3      	subs	r3, r2, r3
 800905c:	2b02      	cmp	r3, #2
 800905e:	d901      	bls.n	8009064 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8009060:	2303      	movs	r3, #3
 8009062:	e1f1      	b.n	8009448 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009064:	4b1a      	ldr	r3, [pc, #104]	; (80090d0 <HAL_RCC_OscConfig+0x2ac>)
 8009066:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800906a:	f003 0302 	and.w	r3, r3, #2
 800906e:	2b00      	cmp	r3, #0
 8009070:	d0ef      	beq.n	8009052 <HAL_RCC_OscConfig+0x22e>
 8009072:	e01b      	b.n	80090ac <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009074:	4b16      	ldr	r3, [pc, #88]	; (80090d0 <HAL_RCC_OscConfig+0x2ac>)
 8009076:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800907a:	4a15      	ldr	r2, [pc, #84]	; (80090d0 <HAL_RCC_OscConfig+0x2ac>)
 800907c:	f023 0301 	bic.w	r3, r3, #1
 8009080:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009084:	f7fd f932 	bl	80062ec <HAL_GetTick>
 8009088:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800908a:	e008      	b.n	800909e <HAL_RCC_OscConfig+0x27a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800908c:	f7fd f92e 	bl	80062ec <HAL_GetTick>
 8009090:	4602      	mov	r2, r0
 8009092:	693b      	ldr	r3, [r7, #16]
 8009094:	1ad3      	subs	r3, r2, r3
 8009096:	2b02      	cmp	r3, #2
 8009098:	d901      	bls.n	800909e <HAL_RCC_OscConfig+0x27a>
        {
          return HAL_TIMEOUT;
 800909a:	2303      	movs	r3, #3
 800909c:	e1d4      	b.n	8009448 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800909e:	4b0c      	ldr	r3, [pc, #48]	; (80090d0 <HAL_RCC_OscConfig+0x2ac>)
 80090a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80090a4:	f003 0302 	and.w	r3, r3, #2
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d1ef      	bne.n	800908c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	f003 0304 	and.w	r3, r3, #4
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	f000 80ab 	beq.w	8009210 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80090ba:	2300      	movs	r3, #0
 80090bc:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80090be:	4b04      	ldr	r3, [pc, #16]	; (80090d0 <HAL_RCC_OscConfig+0x2ac>)
 80090c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80090c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d106      	bne.n	80090d8 <HAL_RCC_OscConfig+0x2b4>
 80090ca:	2301      	movs	r3, #1
 80090cc:	e005      	b.n	80090da <HAL_RCC_OscConfig+0x2b6>
 80090ce:	bf00      	nop
 80090d0:	40021000 	.word	0x40021000
 80090d4:	20000bb4 	.word	0x20000bb4
 80090d8:	2300      	movs	r3, #0
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d00d      	beq.n	80090fa <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80090de:	4baf      	ldr	r3, [pc, #700]	; (800939c <HAL_RCC_OscConfig+0x578>)
 80090e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80090e2:	4aae      	ldr	r2, [pc, #696]	; (800939c <HAL_RCC_OscConfig+0x578>)
 80090e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80090e8:	6593      	str	r3, [r2, #88]	; 0x58
 80090ea:	4bac      	ldr	r3, [pc, #688]	; (800939c <HAL_RCC_OscConfig+0x578>)
 80090ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80090ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80090f2:	60fb      	str	r3, [r7, #12]
 80090f4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80090f6:	2301      	movs	r3, #1
 80090f8:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80090fa:	4ba9      	ldr	r3, [pc, #676]	; (80093a0 <HAL_RCC_OscConfig+0x57c>)
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009102:	2b00      	cmp	r3, #0
 8009104:	d118      	bne.n	8009138 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009106:	4ba6      	ldr	r3, [pc, #664]	; (80093a0 <HAL_RCC_OscConfig+0x57c>)
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	4aa5      	ldr	r2, [pc, #660]	; (80093a0 <HAL_RCC_OscConfig+0x57c>)
 800910c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009110:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009112:	f7fd f8eb 	bl	80062ec <HAL_GetTick>
 8009116:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009118:	e008      	b.n	800912c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800911a:	f7fd f8e7 	bl	80062ec <HAL_GetTick>
 800911e:	4602      	mov	r2, r0
 8009120:	693b      	ldr	r3, [r7, #16]
 8009122:	1ad3      	subs	r3, r2, r3
 8009124:	2b02      	cmp	r3, #2
 8009126:	d901      	bls.n	800912c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8009128:	2303      	movs	r3, #3
 800912a:	e18d      	b.n	8009448 <HAL_RCC_OscConfig+0x624>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800912c:	4b9c      	ldr	r3, [pc, #624]	; (80093a0 <HAL_RCC_OscConfig+0x57c>)
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009134:	2b00      	cmp	r3, #0
 8009136:	d0f0      	beq.n	800911a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	689b      	ldr	r3, [r3, #8]
 800913c:	2b01      	cmp	r3, #1
 800913e:	d108      	bne.n	8009152 <HAL_RCC_OscConfig+0x32e>
 8009140:	4b96      	ldr	r3, [pc, #600]	; (800939c <HAL_RCC_OscConfig+0x578>)
 8009142:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009146:	4a95      	ldr	r2, [pc, #596]	; (800939c <HAL_RCC_OscConfig+0x578>)
 8009148:	f043 0301 	orr.w	r3, r3, #1
 800914c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8009150:	e024      	b.n	800919c <HAL_RCC_OscConfig+0x378>
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	689b      	ldr	r3, [r3, #8]
 8009156:	2b05      	cmp	r3, #5
 8009158:	d110      	bne.n	800917c <HAL_RCC_OscConfig+0x358>
 800915a:	4b90      	ldr	r3, [pc, #576]	; (800939c <HAL_RCC_OscConfig+0x578>)
 800915c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009160:	4a8e      	ldr	r2, [pc, #568]	; (800939c <HAL_RCC_OscConfig+0x578>)
 8009162:	f043 0304 	orr.w	r3, r3, #4
 8009166:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800916a:	4b8c      	ldr	r3, [pc, #560]	; (800939c <HAL_RCC_OscConfig+0x578>)
 800916c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009170:	4a8a      	ldr	r2, [pc, #552]	; (800939c <HAL_RCC_OscConfig+0x578>)
 8009172:	f043 0301 	orr.w	r3, r3, #1
 8009176:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800917a:	e00f      	b.n	800919c <HAL_RCC_OscConfig+0x378>
 800917c:	4b87      	ldr	r3, [pc, #540]	; (800939c <HAL_RCC_OscConfig+0x578>)
 800917e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009182:	4a86      	ldr	r2, [pc, #536]	; (800939c <HAL_RCC_OscConfig+0x578>)
 8009184:	f023 0301 	bic.w	r3, r3, #1
 8009188:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800918c:	4b83      	ldr	r3, [pc, #524]	; (800939c <HAL_RCC_OscConfig+0x578>)
 800918e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009192:	4a82      	ldr	r2, [pc, #520]	; (800939c <HAL_RCC_OscConfig+0x578>)
 8009194:	f023 0304 	bic.w	r3, r3, #4
 8009198:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	689b      	ldr	r3, [r3, #8]
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d016      	beq.n	80091d2 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80091a4:	f7fd f8a2 	bl	80062ec <HAL_GetTick>
 80091a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80091aa:	e00a      	b.n	80091c2 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80091ac:	f7fd f89e 	bl	80062ec <HAL_GetTick>
 80091b0:	4602      	mov	r2, r0
 80091b2:	693b      	ldr	r3, [r7, #16]
 80091b4:	1ad3      	subs	r3, r2, r3
 80091b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80091ba:	4293      	cmp	r3, r2
 80091bc:	d901      	bls.n	80091c2 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80091be:	2303      	movs	r3, #3
 80091c0:	e142      	b.n	8009448 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80091c2:	4b76      	ldr	r3, [pc, #472]	; (800939c <HAL_RCC_OscConfig+0x578>)
 80091c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80091c8:	f003 0302 	and.w	r3, r3, #2
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d0ed      	beq.n	80091ac <HAL_RCC_OscConfig+0x388>
 80091d0:	e015      	b.n	80091fe <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80091d2:	f7fd f88b 	bl	80062ec <HAL_GetTick>
 80091d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80091d8:	e00a      	b.n	80091f0 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80091da:	f7fd f887 	bl	80062ec <HAL_GetTick>
 80091de:	4602      	mov	r2, r0
 80091e0:	693b      	ldr	r3, [r7, #16]
 80091e2:	1ad3      	subs	r3, r2, r3
 80091e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80091e8:	4293      	cmp	r3, r2
 80091ea:	d901      	bls.n	80091f0 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80091ec:	2303      	movs	r3, #3
 80091ee:	e12b      	b.n	8009448 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80091f0:	4b6a      	ldr	r3, [pc, #424]	; (800939c <HAL_RCC_OscConfig+0x578>)
 80091f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80091f6:	f003 0302 	and.w	r3, r3, #2
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	d1ed      	bne.n	80091da <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80091fe:	7ffb      	ldrb	r3, [r7, #31]
 8009200:	2b01      	cmp	r3, #1
 8009202:	d105      	bne.n	8009210 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009204:	4b65      	ldr	r3, [pc, #404]	; (800939c <HAL_RCC_OscConfig+0x578>)
 8009206:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009208:	4a64      	ldr	r2, [pc, #400]	; (800939c <HAL_RCC_OscConfig+0x578>)
 800920a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800920e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	f003 0320 	and.w	r3, r3, #32
 8009218:	2b00      	cmp	r3, #0
 800921a:	d03c      	beq.n	8009296 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	699b      	ldr	r3, [r3, #24]
 8009220:	2b00      	cmp	r3, #0
 8009222:	d01c      	beq.n	800925e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8009224:	4b5d      	ldr	r3, [pc, #372]	; (800939c <HAL_RCC_OscConfig+0x578>)
 8009226:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800922a:	4a5c      	ldr	r2, [pc, #368]	; (800939c <HAL_RCC_OscConfig+0x578>)
 800922c:	f043 0301 	orr.w	r3, r3, #1
 8009230:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009234:	f7fd f85a 	bl	80062ec <HAL_GetTick>
 8009238:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800923a:	e008      	b.n	800924e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800923c:	f7fd f856 	bl	80062ec <HAL_GetTick>
 8009240:	4602      	mov	r2, r0
 8009242:	693b      	ldr	r3, [r7, #16]
 8009244:	1ad3      	subs	r3, r2, r3
 8009246:	2b02      	cmp	r3, #2
 8009248:	d901      	bls.n	800924e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800924a:	2303      	movs	r3, #3
 800924c:	e0fc      	b.n	8009448 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800924e:	4b53      	ldr	r3, [pc, #332]	; (800939c <HAL_RCC_OscConfig+0x578>)
 8009250:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009254:	f003 0302 	and.w	r3, r3, #2
 8009258:	2b00      	cmp	r3, #0
 800925a:	d0ef      	beq.n	800923c <HAL_RCC_OscConfig+0x418>
 800925c:	e01b      	b.n	8009296 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800925e:	4b4f      	ldr	r3, [pc, #316]	; (800939c <HAL_RCC_OscConfig+0x578>)
 8009260:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009264:	4a4d      	ldr	r2, [pc, #308]	; (800939c <HAL_RCC_OscConfig+0x578>)
 8009266:	f023 0301 	bic.w	r3, r3, #1
 800926a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800926e:	f7fd f83d 	bl	80062ec <HAL_GetTick>
 8009272:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8009274:	e008      	b.n	8009288 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009276:	f7fd f839 	bl	80062ec <HAL_GetTick>
 800927a:	4602      	mov	r2, r0
 800927c:	693b      	ldr	r3, [r7, #16]
 800927e:	1ad3      	subs	r3, r2, r3
 8009280:	2b02      	cmp	r3, #2
 8009282:	d901      	bls.n	8009288 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8009284:	2303      	movs	r3, #3
 8009286:	e0df      	b.n	8009448 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8009288:	4b44      	ldr	r3, [pc, #272]	; (800939c <HAL_RCC_OscConfig+0x578>)
 800928a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800928e:	f003 0302 	and.w	r3, r3, #2
 8009292:	2b00      	cmp	r3, #0
 8009294:	d1ef      	bne.n	8009276 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	69db      	ldr	r3, [r3, #28]
 800929a:	2b00      	cmp	r3, #0
 800929c:	f000 80d3 	beq.w	8009446 <HAL_RCC_OscConfig+0x622>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80092a0:	4b3e      	ldr	r3, [pc, #248]	; (800939c <HAL_RCC_OscConfig+0x578>)
 80092a2:	689b      	ldr	r3, [r3, #8]
 80092a4:	f003 030c 	and.w	r3, r3, #12
 80092a8:	2b0c      	cmp	r3, #12
 80092aa:	f000 808d 	beq.w	80093c8 <HAL_RCC_OscConfig+0x5a4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	69db      	ldr	r3, [r3, #28]
 80092b2:	2b02      	cmp	r3, #2
 80092b4:	d15a      	bne.n	800936c <HAL_RCC_OscConfig+0x548>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80092b6:	4b39      	ldr	r3, [pc, #228]	; (800939c <HAL_RCC_OscConfig+0x578>)
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	4a38      	ldr	r2, [pc, #224]	; (800939c <HAL_RCC_OscConfig+0x578>)
 80092bc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80092c0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80092c2:	f7fd f813 	bl	80062ec <HAL_GetTick>
 80092c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80092c8:	e008      	b.n	80092dc <HAL_RCC_OscConfig+0x4b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80092ca:	f7fd f80f 	bl	80062ec <HAL_GetTick>
 80092ce:	4602      	mov	r2, r0
 80092d0:	693b      	ldr	r3, [r7, #16]
 80092d2:	1ad3      	subs	r3, r2, r3
 80092d4:	2b02      	cmp	r3, #2
 80092d6:	d901      	bls.n	80092dc <HAL_RCC_OscConfig+0x4b8>
          {
            return HAL_TIMEOUT;
 80092d8:	2303      	movs	r3, #3
 80092da:	e0b5      	b.n	8009448 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80092dc:	4b2f      	ldr	r3, [pc, #188]	; (800939c <HAL_RCC_OscConfig+0x578>)
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d1f0      	bne.n	80092ca <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80092e8:	4b2c      	ldr	r3, [pc, #176]	; (800939c <HAL_RCC_OscConfig+0x578>)
 80092ea:	68da      	ldr	r2, [r3, #12]
 80092ec:	4b2d      	ldr	r3, [pc, #180]	; (80093a4 <HAL_RCC_OscConfig+0x580>)
 80092ee:	4013      	ands	r3, r2
 80092f0:	687a      	ldr	r2, [r7, #4]
 80092f2:	6a11      	ldr	r1, [r2, #32]
 80092f4:	687a      	ldr	r2, [r7, #4]
 80092f6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80092f8:	3a01      	subs	r2, #1
 80092fa:	0112      	lsls	r2, r2, #4
 80092fc:	4311      	orrs	r1, r2
 80092fe:	687a      	ldr	r2, [r7, #4]
 8009300:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8009302:	0212      	lsls	r2, r2, #8
 8009304:	4311      	orrs	r1, r2
 8009306:	687a      	ldr	r2, [r7, #4]
 8009308:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800930a:	0852      	lsrs	r2, r2, #1
 800930c:	3a01      	subs	r2, #1
 800930e:	0552      	lsls	r2, r2, #21
 8009310:	4311      	orrs	r1, r2
 8009312:	687a      	ldr	r2, [r7, #4]
 8009314:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8009316:	0852      	lsrs	r2, r2, #1
 8009318:	3a01      	subs	r2, #1
 800931a:	0652      	lsls	r2, r2, #25
 800931c:	4311      	orrs	r1, r2
 800931e:	687a      	ldr	r2, [r7, #4]
 8009320:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8009322:	06d2      	lsls	r2, r2, #27
 8009324:	430a      	orrs	r2, r1
 8009326:	491d      	ldr	r1, [pc, #116]	; (800939c <HAL_RCC_OscConfig+0x578>)
 8009328:	4313      	orrs	r3, r2
 800932a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800932c:	4b1b      	ldr	r3, [pc, #108]	; (800939c <HAL_RCC_OscConfig+0x578>)
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	4a1a      	ldr	r2, [pc, #104]	; (800939c <HAL_RCC_OscConfig+0x578>)
 8009332:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8009336:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8009338:	4b18      	ldr	r3, [pc, #96]	; (800939c <HAL_RCC_OscConfig+0x578>)
 800933a:	68db      	ldr	r3, [r3, #12]
 800933c:	4a17      	ldr	r2, [pc, #92]	; (800939c <HAL_RCC_OscConfig+0x578>)
 800933e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8009342:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009344:	f7fc ffd2 	bl	80062ec <HAL_GetTick>
 8009348:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800934a:	e008      	b.n	800935e <HAL_RCC_OscConfig+0x53a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800934c:	f7fc ffce 	bl	80062ec <HAL_GetTick>
 8009350:	4602      	mov	r2, r0
 8009352:	693b      	ldr	r3, [r7, #16]
 8009354:	1ad3      	subs	r3, r2, r3
 8009356:	2b02      	cmp	r3, #2
 8009358:	d901      	bls.n	800935e <HAL_RCC_OscConfig+0x53a>
          {
            return HAL_TIMEOUT;
 800935a:	2303      	movs	r3, #3
 800935c:	e074      	b.n	8009448 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800935e:	4b0f      	ldr	r3, [pc, #60]	; (800939c <HAL_RCC_OscConfig+0x578>)
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009366:	2b00      	cmp	r3, #0
 8009368:	d0f0      	beq.n	800934c <HAL_RCC_OscConfig+0x528>
 800936a:	e06c      	b.n	8009446 <HAL_RCC_OscConfig+0x622>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800936c:	4b0b      	ldr	r3, [pc, #44]	; (800939c <HAL_RCC_OscConfig+0x578>)
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	4a0a      	ldr	r2, [pc, #40]	; (800939c <HAL_RCC_OscConfig+0x578>)
 8009372:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009376:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8009378:	4b08      	ldr	r3, [pc, #32]	; (800939c <HAL_RCC_OscConfig+0x578>)
 800937a:	68db      	ldr	r3, [r3, #12]
 800937c:	4a07      	ldr	r2, [pc, #28]	; (800939c <HAL_RCC_OscConfig+0x578>)
 800937e:	f023 0303 	bic.w	r3, r3, #3
 8009382:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8009384:	4b05      	ldr	r3, [pc, #20]	; (800939c <HAL_RCC_OscConfig+0x578>)
 8009386:	68db      	ldr	r3, [r3, #12]
 8009388:	4a04      	ldr	r2, [pc, #16]	; (800939c <HAL_RCC_OscConfig+0x578>)
 800938a:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800938e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009392:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009394:	f7fc ffaa 	bl	80062ec <HAL_GetTick>
 8009398:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800939a:	e00e      	b.n	80093ba <HAL_RCC_OscConfig+0x596>
 800939c:	40021000 	.word	0x40021000
 80093a0:	40007000 	.word	0x40007000
 80093a4:	019f800c 	.word	0x019f800c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80093a8:	f7fc ffa0 	bl	80062ec <HAL_GetTick>
 80093ac:	4602      	mov	r2, r0
 80093ae:	693b      	ldr	r3, [r7, #16]
 80093b0:	1ad3      	subs	r3, r2, r3
 80093b2:	2b02      	cmp	r3, #2
 80093b4:	d901      	bls.n	80093ba <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 80093b6:	2303      	movs	r3, #3
 80093b8:	e046      	b.n	8009448 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80093ba:	4b25      	ldr	r3, [pc, #148]	; (8009450 <HAL_RCC_OscConfig+0x62c>)
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	d1f0      	bne.n	80093a8 <HAL_RCC_OscConfig+0x584>
 80093c6:	e03e      	b.n	8009446 <HAL_RCC_OscConfig+0x622>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	69db      	ldr	r3, [r3, #28]
 80093cc:	2b01      	cmp	r3, #1
 80093ce:	d101      	bne.n	80093d4 <HAL_RCC_OscConfig+0x5b0>
      {
        return HAL_ERROR;
 80093d0:	2301      	movs	r3, #1
 80093d2:	e039      	b.n	8009448 <HAL_RCC_OscConfig+0x624>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80093d4:	4b1e      	ldr	r3, [pc, #120]	; (8009450 <HAL_RCC_OscConfig+0x62c>)
 80093d6:	68db      	ldr	r3, [r3, #12]
 80093d8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80093da:	697b      	ldr	r3, [r7, #20]
 80093dc:	f003 0203 	and.w	r2, r3, #3
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	6a1b      	ldr	r3, [r3, #32]
 80093e4:	429a      	cmp	r2, r3
 80093e6:	d12c      	bne.n	8009442 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80093e8:	697b      	ldr	r3, [r7, #20]
 80093ea:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093f2:	3b01      	subs	r3, #1
 80093f4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80093f6:	429a      	cmp	r2, r3
 80093f8:	d123      	bne.n	8009442 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80093fa:	697b      	ldr	r3, [r7, #20]
 80093fc:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009404:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009406:	429a      	cmp	r2, r3
 8009408:	d11b      	bne.n	8009442 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800940a:	697b      	ldr	r3, [r7, #20]
 800940c:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009414:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8009416:	429a      	cmp	r2, r3
 8009418:	d113      	bne.n	8009442 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800941a:	697b      	ldr	r3, [r7, #20]
 800941c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009424:	085b      	lsrs	r3, r3, #1
 8009426:	3b01      	subs	r3, #1
 8009428:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800942a:	429a      	cmp	r2, r3
 800942c:	d109      	bne.n	8009442 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800942e:	697b      	ldr	r3, [r7, #20]
 8009430:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009438:	085b      	lsrs	r3, r3, #1
 800943a:	3b01      	subs	r3, #1
 800943c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800943e:	429a      	cmp	r2, r3
 8009440:	d001      	beq.n	8009446 <HAL_RCC_OscConfig+0x622>
      {
        return HAL_ERROR;
 8009442:	2301      	movs	r3, #1
 8009444:	e000      	b.n	8009448 <HAL_RCC_OscConfig+0x624>
      }
    }
  }
  }

  return HAL_OK;
 8009446:	2300      	movs	r3, #0
}
 8009448:	4618      	mov	r0, r3
 800944a:	3720      	adds	r7, #32
 800944c:	46bd      	mov	sp, r7
 800944e:	bd80      	pop	{r7, pc}
 8009450:	40021000 	.word	0x40021000

08009454 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009454:	b580      	push	{r7, lr}
 8009456:	b086      	sub	sp, #24
 8009458:	af00      	add	r7, sp, #0
 800945a:	6078      	str	r0, [r7, #4]
 800945c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800945e:	2300      	movs	r3, #0
 8009460:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	2b00      	cmp	r3, #0
 8009466:	d101      	bne.n	800946c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8009468:	2301      	movs	r3, #1
 800946a:	e11e      	b.n	80096aa <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800946c:	4b91      	ldr	r3, [pc, #580]	; (80096b4 <HAL_RCC_ClockConfig+0x260>)
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	f003 030f 	and.w	r3, r3, #15
 8009474:	683a      	ldr	r2, [r7, #0]
 8009476:	429a      	cmp	r2, r3
 8009478:	d910      	bls.n	800949c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800947a:	4b8e      	ldr	r3, [pc, #568]	; (80096b4 <HAL_RCC_ClockConfig+0x260>)
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	f023 020f 	bic.w	r2, r3, #15
 8009482:	498c      	ldr	r1, [pc, #560]	; (80096b4 <HAL_RCC_ClockConfig+0x260>)
 8009484:	683b      	ldr	r3, [r7, #0]
 8009486:	4313      	orrs	r3, r2
 8009488:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800948a:	4b8a      	ldr	r3, [pc, #552]	; (80096b4 <HAL_RCC_ClockConfig+0x260>)
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	f003 030f 	and.w	r3, r3, #15
 8009492:	683a      	ldr	r2, [r7, #0]
 8009494:	429a      	cmp	r2, r3
 8009496:	d001      	beq.n	800949c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8009498:	2301      	movs	r3, #1
 800949a:	e106      	b.n	80096aa <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	f003 0301 	and.w	r3, r3, #1
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	d073      	beq.n	8009590 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	685b      	ldr	r3, [r3, #4]
 80094ac:	2b03      	cmp	r3, #3
 80094ae:	d129      	bne.n	8009504 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80094b0:	4b81      	ldr	r3, [pc, #516]	; (80096b8 <HAL_RCC_ClockConfig+0x264>)
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d101      	bne.n	80094c0 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80094bc:	2301      	movs	r3, #1
 80094be:	e0f4      	b.n	80096aa <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80094c0:	f000 f972 	bl	80097a8 <RCC_GetSysClockFreqFromPLLSource>
 80094c4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80094c6:	693b      	ldr	r3, [r7, #16]
 80094c8:	4a7c      	ldr	r2, [pc, #496]	; (80096bc <HAL_RCC_ClockConfig+0x268>)
 80094ca:	4293      	cmp	r3, r2
 80094cc:	d93f      	bls.n	800954e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80094ce:	4b7a      	ldr	r3, [pc, #488]	; (80096b8 <HAL_RCC_ClockConfig+0x264>)
 80094d0:	689b      	ldr	r3, [r3, #8]
 80094d2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d009      	beq.n	80094ee <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	d033      	beq.n	800954e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	d12f      	bne.n	800954e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80094ee:	4b72      	ldr	r3, [pc, #456]	; (80096b8 <HAL_RCC_ClockConfig+0x264>)
 80094f0:	689b      	ldr	r3, [r3, #8]
 80094f2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80094f6:	4a70      	ldr	r2, [pc, #448]	; (80096b8 <HAL_RCC_ClockConfig+0x264>)
 80094f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80094fc:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80094fe:	2380      	movs	r3, #128	; 0x80
 8009500:	617b      	str	r3, [r7, #20]
 8009502:	e024      	b.n	800954e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	685b      	ldr	r3, [r3, #4]
 8009508:	2b02      	cmp	r3, #2
 800950a:	d107      	bne.n	800951c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800950c:	4b6a      	ldr	r3, [pc, #424]	; (80096b8 <HAL_RCC_ClockConfig+0x264>)
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009514:	2b00      	cmp	r3, #0
 8009516:	d109      	bne.n	800952c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8009518:	2301      	movs	r3, #1
 800951a:	e0c6      	b.n	80096aa <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800951c:	4b66      	ldr	r3, [pc, #408]	; (80096b8 <HAL_RCC_ClockConfig+0x264>)
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009524:	2b00      	cmp	r3, #0
 8009526:	d101      	bne.n	800952c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8009528:	2301      	movs	r3, #1
 800952a:	e0be      	b.n	80096aa <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800952c:	f000 f8ce 	bl	80096cc <HAL_RCC_GetSysClockFreq>
 8009530:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8009532:	693b      	ldr	r3, [r7, #16]
 8009534:	4a61      	ldr	r2, [pc, #388]	; (80096bc <HAL_RCC_ClockConfig+0x268>)
 8009536:	4293      	cmp	r3, r2
 8009538:	d909      	bls.n	800954e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800953a:	4b5f      	ldr	r3, [pc, #380]	; (80096b8 <HAL_RCC_ClockConfig+0x264>)
 800953c:	689b      	ldr	r3, [r3, #8]
 800953e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009542:	4a5d      	ldr	r2, [pc, #372]	; (80096b8 <HAL_RCC_ClockConfig+0x264>)
 8009544:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009548:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800954a:	2380      	movs	r3, #128	; 0x80
 800954c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800954e:	4b5a      	ldr	r3, [pc, #360]	; (80096b8 <HAL_RCC_ClockConfig+0x264>)
 8009550:	689b      	ldr	r3, [r3, #8]
 8009552:	f023 0203 	bic.w	r2, r3, #3
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	685b      	ldr	r3, [r3, #4]
 800955a:	4957      	ldr	r1, [pc, #348]	; (80096b8 <HAL_RCC_ClockConfig+0x264>)
 800955c:	4313      	orrs	r3, r2
 800955e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009560:	f7fc fec4 	bl	80062ec <HAL_GetTick>
 8009564:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009566:	e00a      	b.n	800957e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009568:	f7fc fec0 	bl	80062ec <HAL_GetTick>
 800956c:	4602      	mov	r2, r0
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	1ad3      	subs	r3, r2, r3
 8009572:	f241 3288 	movw	r2, #5000	; 0x1388
 8009576:	4293      	cmp	r3, r2
 8009578:	d901      	bls.n	800957e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800957a:	2303      	movs	r3, #3
 800957c:	e095      	b.n	80096aa <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800957e:	4b4e      	ldr	r3, [pc, #312]	; (80096b8 <HAL_RCC_ClockConfig+0x264>)
 8009580:	689b      	ldr	r3, [r3, #8]
 8009582:	f003 020c 	and.w	r2, r3, #12
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	685b      	ldr	r3, [r3, #4]
 800958a:	009b      	lsls	r3, r3, #2
 800958c:	429a      	cmp	r2, r3
 800958e:	d1eb      	bne.n	8009568 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	f003 0302 	and.w	r3, r3, #2
 8009598:	2b00      	cmp	r3, #0
 800959a:	d023      	beq.n	80095e4 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	f003 0304 	and.w	r3, r3, #4
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	d005      	beq.n	80095b4 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80095a8:	4b43      	ldr	r3, [pc, #268]	; (80096b8 <HAL_RCC_ClockConfig+0x264>)
 80095aa:	689b      	ldr	r3, [r3, #8]
 80095ac:	4a42      	ldr	r2, [pc, #264]	; (80096b8 <HAL_RCC_ClockConfig+0x264>)
 80095ae:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80095b2:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	f003 0308 	and.w	r3, r3, #8
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d007      	beq.n	80095d0 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80095c0:	4b3d      	ldr	r3, [pc, #244]	; (80096b8 <HAL_RCC_ClockConfig+0x264>)
 80095c2:	689b      	ldr	r3, [r3, #8]
 80095c4:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80095c8:	4a3b      	ldr	r2, [pc, #236]	; (80096b8 <HAL_RCC_ClockConfig+0x264>)
 80095ca:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80095ce:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80095d0:	4b39      	ldr	r3, [pc, #228]	; (80096b8 <HAL_RCC_ClockConfig+0x264>)
 80095d2:	689b      	ldr	r3, [r3, #8]
 80095d4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	689b      	ldr	r3, [r3, #8]
 80095dc:	4936      	ldr	r1, [pc, #216]	; (80096b8 <HAL_RCC_ClockConfig+0x264>)
 80095de:	4313      	orrs	r3, r2
 80095e0:	608b      	str	r3, [r1, #8]
 80095e2:	e008      	b.n	80095f6 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80095e4:	697b      	ldr	r3, [r7, #20]
 80095e6:	2b80      	cmp	r3, #128	; 0x80
 80095e8:	d105      	bne.n	80095f6 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80095ea:	4b33      	ldr	r3, [pc, #204]	; (80096b8 <HAL_RCC_ClockConfig+0x264>)
 80095ec:	689b      	ldr	r3, [r3, #8]
 80095ee:	4a32      	ldr	r2, [pc, #200]	; (80096b8 <HAL_RCC_ClockConfig+0x264>)
 80095f0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80095f4:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80095f6:	4b2f      	ldr	r3, [pc, #188]	; (80096b4 <HAL_RCC_ClockConfig+0x260>)
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	f003 030f 	and.w	r3, r3, #15
 80095fe:	683a      	ldr	r2, [r7, #0]
 8009600:	429a      	cmp	r2, r3
 8009602:	d21d      	bcs.n	8009640 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009604:	4b2b      	ldr	r3, [pc, #172]	; (80096b4 <HAL_RCC_ClockConfig+0x260>)
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	f023 020f 	bic.w	r2, r3, #15
 800960c:	4929      	ldr	r1, [pc, #164]	; (80096b4 <HAL_RCC_ClockConfig+0x260>)
 800960e:	683b      	ldr	r3, [r7, #0]
 8009610:	4313      	orrs	r3, r2
 8009612:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8009614:	f7fc fe6a 	bl	80062ec <HAL_GetTick>
 8009618:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800961a:	e00a      	b.n	8009632 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800961c:	f7fc fe66 	bl	80062ec <HAL_GetTick>
 8009620:	4602      	mov	r2, r0
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	1ad3      	subs	r3, r2, r3
 8009626:	f241 3288 	movw	r2, #5000	; 0x1388
 800962a:	4293      	cmp	r3, r2
 800962c:	d901      	bls.n	8009632 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800962e:	2303      	movs	r3, #3
 8009630:	e03b      	b.n	80096aa <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009632:	4b20      	ldr	r3, [pc, #128]	; (80096b4 <HAL_RCC_ClockConfig+0x260>)
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	f003 030f 	and.w	r3, r3, #15
 800963a:	683a      	ldr	r2, [r7, #0]
 800963c:	429a      	cmp	r2, r3
 800963e:	d1ed      	bne.n	800961c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	f003 0304 	and.w	r3, r3, #4
 8009648:	2b00      	cmp	r3, #0
 800964a:	d008      	beq.n	800965e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800964c:	4b1a      	ldr	r3, [pc, #104]	; (80096b8 <HAL_RCC_ClockConfig+0x264>)
 800964e:	689b      	ldr	r3, [r3, #8]
 8009650:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	68db      	ldr	r3, [r3, #12]
 8009658:	4917      	ldr	r1, [pc, #92]	; (80096b8 <HAL_RCC_ClockConfig+0x264>)
 800965a:	4313      	orrs	r3, r2
 800965c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	f003 0308 	and.w	r3, r3, #8
 8009666:	2b00      	cmp	r3, #0
 8009668:	d009      	beq.n	800967e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800966a:	4b13      	ldr	r3, [pc, #76]	; (80096b8 <HAL_RCC_ClockConfig+0x264>)
 800966c:	689b      	ldr	r3, [r3, #8]
 800966e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	691b      	ldr	r3, [r3, #16]
 8009676:	00db      	lsls	r3, r3, #3
 8009678:	490f      	ldr	r1, [pc, #60]	; (80096b8 <HAL_RCC_ClockConfig+0x264>)
 800967a:	4313      	orrs	r3, r2
 800967c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800967e:	f000 f825 	bl	80096cc <HAL_RCC_GetSysClockFreq>
 8009682:	4601      	mov	r1, r0
 8009684:	4b0c      	ldr	r3, [pc, #48]	; (80096b8 <HAL_RCC_ClockConfig+0x264>)
 8009686:	689b      	ldr	r3, [r3, #8]
 8009688:	091b      	lsrs	r3, r3, #4
 800968a:	f003 030f 	and.w	r3, r3, #15
 800968e:	4a0c      	ldr	r2, [pc, #48]	; (80096c0 <HAL_RCC_ClockConfig+0x26c>)
 8009690:	5cd3      	ldrb	r3, [r2, r3]
 8009692:	f003 031f 	and.w	r3, r3, #31
 8009696:	fa21 f303 	lsr.w	r3, r1, r3
 800969a:	4a0a      	ldr	r2, [pc, #40]	; (80096c4 <HAL_RCC_ClockConfig+0x270>)
 800969c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800969e:	4b0a      	ldr	r3, [pc, #40]	; (80096c8 <HAL_RCC_ClockConfig+0x274>)
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	4618      	mov	r0, r3
 80096a4:	f7fc fdd6 	bl	8006254 <HAL_InitTick>
 80096a8:	4603      	mov	r3, r0
}
 80096aa:	4618      	mov	r0, r3
 80096ac:	3718      	adds	r7, #24
 80096ae:	46bd      	mov	sp, r7
 80096b0:	bd80      	pop	{r7, pc}
 80096b2:	bf00      	nop
 80096b4:	40022000 	.word	0x40022000
 80096b8:	40021000 	.word	0x40021000
 80096bc:	04c4b400 	.word	0x04c4b400
 80096c0:	0800f97c 	.word	0x0800f97c
 80096c4:	20000bb0 	.word	0x20000bb0
 80096c8:	20000bb4 	.word	0x20000bb4

080096cc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80096cc:	b480      	push	{r7}
 80096ce:	b087      	sub	sp, #28
 80096d0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80096d2:	4b2c      	ldr	r3, [pc, #176]	; (8009784 <HAL_RCC_GetSysClockFreq+0xb8>)
 80096d4:	689b      	ldr	r3, [r3, #8]
 80096d6:	f003 030c 	and.w	r3, r3, #12
 80096da:	2b04      	cmp	r3, #4
 80096dc:	d102      	bne.n	80096e4 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80096de:	4b2a      	ldr	r3, [pc, #168]	; (8009788 <HAL_RCC_GetSysClockFreq+0xbc>)
 80096e0:	613b      	str	r3, [r7, #16]
 80096e2:	e047      	b.n	8009774 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80096e4:	4b27      	ldr	r3, [pc, #156]	; (8009784 <HAL_RCC_GetSysClockFreq+0xb8>)
 80096e6:	689b      	ldr	r3, [r3, #8]
 80096e8:	f003 030c 	and.w	r3, r3, #12
 80096ec:	2b08      	cmp	r3, #8
 80096ee:	d102      	bne.n	80096f6 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80096f0:	4b26      	ldr	r3, [pc, #152]	; (800978c <HAL_RCC_GetSysClockFreq+0xc0>)
 80096f2:	613b      	str	r3, [r7, #16]
 80096f4:	e03e      	b.n	8009774 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80096f6:	4b23      	ldr	r3, [pc, #140]	; (8009784 <HAL_RCC_GetSysClockFreq+0xb8>)
 80096f8:	689b      	ldr	r3, [r3, #8]
 80096fa:	f003 030c 	and.w	r3, r3, #12
 80096fe:	2b0c      	cmp	r3, #12
 8009700:	d136      	bne.n	8009770 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8009702:	4b20      	ldr	r3, [pc, #128]	; (8009784 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009704:	68db      	ldr	r3, [r3, #12]
 8009706:	f003 0303 	and.w	r3, r3, #3
 800970a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800970c:	4b1d      	ldr	r3, [pc, #116]	; (8009784 <HAL_RCC_GetSysClockFreq+0xb8>)
 800970e:	68db      	ldr	r3, [r3, #12]
 8009710:	091b      	lsrs	r3, r3, #4
 8009712:	f003 030f 	and.w	r3, r3, #15
 8009716:	3301      	adds	r3, #1
 8009718:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	2b03      	cmp	r3, #3
 800971e:	d10c      	bne.n	800973a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009720:	4a1a      	ldr	r2, [pc, #104]	; (800978c <HAL_RCC_GetSysClockFreq+0xc0>)
 8009722:	68bb      	ldr	r3, [r7, #8]
 8009724:	fbb2 f3f3 	udiv	r3, r2, r3
 8009728:	4a16      	ldr	r2, [pc, #88]	; (8009784 <HAL_RCC_GetSysClockFreq+0xb8>)
 800972a:	68d2      	ldr	r2, [r2, #12]
 800972c:	0a12      	lsrs	r2, r2, #8
 800972e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8009732:	fb02 f303 	mul.w	r3, r2, r3
 8009736:	617b      	str	r3, [r7, #20]
      break;
 8009738:	e00c      	b.n	8009754 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800973a:	4a13      	ldr	r2, [pc, #76]	; (8009788 <HAL_RCC_GetSysClockFreq+0xbc>)
 800973c:	68bb      	ldr	r3, [r7, #8]
 800973e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009742:	4a10      	ldr	r2, [pc, #64]	; (8009784 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009744:	68d2      	ldr	r2, [r2, #12]
 8009746:	0a12      	lsrs	r2, r2, #8
 8009748:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800974c:	fb02 f303 	mul.w	r3, r2, r3
 8009750:	617b      	str	r3, [r7, #20]
      break;
 8009752:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8009754:	4b0b      	ldr	r3, [pc, #44]	; (8009784 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009756:	68db      	ldr	r3, [r3, #12]
 8009758:	0e5b      	lsrs	r3, r3, #25
 800975a:	f003 0303 	and.w	r3, r3, #3
 800975e:	3301      	adds	r3, #1
 8009760:	005b      	lsls	r3, r3, #1
 8009762:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8009764:	697a      	ldr	r2, [r7, #20]
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	fbb2 f3f3 	udiv	r3, r2, r3
 800976c:	613b      	str	r3, [r7, #16]
 800976e:	e001      	b.n	8009774 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8009770:	2300      	movs	r3, #0
 8009772:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8009774:	693b      	ldr	r3, [r7, #16]
}
 8009776:	4618      	mov	r0, r3
 8009778:	371c      	adds	r7, #28
 800977a:	46bd      	mov	sp, r7
 800977c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009780:	4770      	bx	lr
 8009782:	bf00      	nop
 8009784:	40021000 	.word	0x40021000
 8009788:	00f42400 	.word	0x00f42400
 800978c:	007a1200 	.word	0x007a1200

08009790 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009790:	b480      	push	{r7}
 8009792:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009794:	4b03      	ldr	r3, [pc, #12]	; (80097a4 <HAL_RCC_GetHCLKFreq+0x14>)
 8009796:	681b      	ldr	r3, [r3, #0]
}
 8009798:	4618      	mov	r0, r3
 800979a:	46bd      	mov	sp, r7
 800979c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097a0:	4770      	bx	lr
 80097a2:	bf00      	nop
 80097a4:	20000bb0 	.word	0x20000bb0

080097a8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80097a8:	b480      	push	{r7}
 80097aa:	b087      	sub	sp, #28
 80097ac:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80097ae:	4b1e      	ldr	r3, [pc, #120]	; (8009828 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80097b0:	68db      	ldr	r3, [r3, #12]
 80097b2:	f003 0303 	and.w	r3, r3, #3
 80097b6:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80097b8:	4b1b      	ldr	r3, [pc, #108]	; (8009828 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80097ba:	68db      	ldr	r3, [r3, #12]
 80097bc:	091b      	lsrs	r3, r3, #4
 80097be:	f003 030f 	and.w	r3, r3, #15
 80097c2:	3301      	adds	r3, #1
 80097c4:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80097c6:	693b      	ldr	r3, [r7, #16]
 80097c8:	2b03      	cmp	r3, #3
 80097ca:	d10c      	bne.n	80097e6 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80097cc:	4a17      	ldr	r2, [pc, #92]	; (800982c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80097d4:	4a14      	ldr	r2, [pc, #80]	; (8009828 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80097d6:	68d2      	ldr	r2, [r2, #12]
 80097d8:	0a12      	lsrs	r2, r2, #8
 80097da:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80097de:	fb02 f303 	mul.w	r3, r2, r3
 80097e2:	617b      	str	r3, [r7, #20]
    break;
 80097e4:	e00c      	b.n	8009800 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80097e6:	4a12      	ldr	r2, [pc, #72]	; (8009830 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80097e8:	68fb      	ldr	r3, [r7, #12]
 80097ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80097ee:	4a0e      	ldr	r2, [pc, #56]	; (8009828 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80097f0:	68d2      	ldr	r2, [r2, #12]
 80097f2:	0a12      	lsrs	r2, r2, #8
 80097f4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80097f8:	fb02 f303 	mul.w	r3, r2, r3
 80097fc:	617b      	str	r3, [r7, #20]
    break;
 80097fe:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8009800:	4b09      	ldr	r3, [pc, #36]	; (8009828 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009802:	68db      	ldr	r3, [r3, #12]
 8009804:	0e5b      	lsrs	r3, r3, #25
 8009806:	f003 0303 	and.w	r3, r3, #3
 800980a:	3301      	adds	r3, #1
 800980c:	005b      	lsls	r3, r3, #1
 800980e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8009810:	697a      	ldr	r2, [r7, #20]
 8009812:	68bb      	ldr	r3, [r7, #8]
 8009814:	fbb2 f3f3 	udiv	r3, r2, r3
 8009818:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800981a:	687b      	ldr	r3, [r7, #4]
}
 800981c:	4618      	mov	r0, r3
 800981e:	371c      	adds	r7, #28
 8009820:	46bd      	mov	sp, r7
 8009822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009826:	4770      	bx	lr
 8009828:	40021000 	.word	0x40021000
 800982c:	007a1200 	.word	0x007a1200
 8009830:	00f42400 	.word	0x00f42400

08009834 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009834:	b580      	push	{r7, lr}
 8009836:	b086      	sub	sp, #24
 8009838:	af00      	add	r7, sp, #0
 800983a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800983c:	2300      	movs	r3, #0
 800983e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8009840:	2300      	movs	r3, #0
 8009842:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800984c:	2b00      	cmp	r3, #0
 800984e:	f000 8098 	beq.w	8009982 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009852:	2300      	movs	r3, #0
 8009854:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009856:	4b43      	ldr	r3, [pc, #268]	; (8009964 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009858:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800985a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800985e:	2b00      	cmp	r3, #0
 8009860:	d10d      	bne.n	800987e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009862:	4b40      	ldr	r3, [pc, #256]	; (8009964 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009864:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009866:	4a3f      	ldr	r2, [pc, #252]	; (8009964 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009868:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800986c:	6593      	str	r3, [r2, #88]	; 0x58
 800986e:	4b3d      	ldr	r3, [pc, #244]	; (8009964 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009870:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009872:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009876:	60bb      	str	r3, [r7, #8]
 8009878:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800987a:	2301      	movs	r3, #1
 800987c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800987e:	4b3a      	ldr	r3, [pc, #232]	; (8009968 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	4a39      	ldr	r2, [pc, #228]	; (8009968 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009884:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009888:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800988a:	f7fc fd2f 	bl	80062ec <HAL_GetTick>
 800988e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009890:	e009      	b.n	80098a6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009892:	f7fc fd2b 	bl	80062ec <HAL_GetTick>
 8009896:	4602      	mov	r2, r0
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	1ad3      	subs	r3, r2, r3
 800989c:	2b02      	cmp	r3, #2
 800989e:	d902      	bls.n	80098a6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80098a0:	2303      	movs	r3, #3
 80098a2:	74fb      	strb	r3, [r7, #19]
        break;
 80098a4:	e005      	b.n	80098b2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80098a6:	4b30      	ldr	r3, [pc, #192]	; (8009968 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	d0ef      	beq.n	8009892 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80098b2:	7cfb      	ldrb	r3, [r7, #19]
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	d159      	bne.n	800996c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80098b8:	4b2a      	ldr	r3, [pc, #168]	; (8009964 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80098ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80098be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80098c2:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80098c4:	697b      	ldr	r3, [r7, #20]
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	d01e      	beq.n	8009908 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80098ce:	697a      	ldr	r2, [r7, #20]
 80098d0:	429a      	cmp	r2, r3
 80098d2:	d019      	beq.n	8009908 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80098d4:	4b23      	ldr	r3, [pc, #140]	; (8009964 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80098d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80098da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80098de:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80098e0:	4b20      	ldr	r3, [pc, #128]	; (8009964 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80098e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80098e6:	4a1f      	ldr	r2, [pc, #124]	; (8009964 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80098e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80098ec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80098f0:	4b1c      	ldr	r3, [pc, #112]	; (8009964 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80098f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80098f6:	4a1b      	ldr	r2, [pc, #108]	; (8009964 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80098f8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80098fc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8009900:	4a18      	ldr	r2, [pc, #96]	; (8009964 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009902:	697b      	ldr	r3, [r7, #20]
 8009904:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8009908:	697b      	ldr	r3, [r7, #20]
 800990a:	f003 0301 	and.w	r3, r3, #1
 800990e:	2b00      	cmp	r3, #0
 8009910:	d016      	beq.n	8009940 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009912:	f7fc fceb 	bl	80062ec <HAL_GetTick>
 8009916:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009918:	e00b      	b.n	8009932 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800991a:	f7fc fce7 	bl	80062ec <HAL_GetTick>
 800991e:	4602      	mov	r2, r0
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	1ad3      	subs	r3, r2, r3
 8009924:	f241 3288 	movw	r2, #5000	; 0x1388
 8009928:	4293      	cmp	r3, r2
 800992a:	d902      	bls.n	8009932 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800992c:	2303      	movs	r3, #3
 800992e:	74fb      	strb	r3, [r7, #19]
            break;
 8009930:	e006      	b.n	8009940 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009932:	4b0c      	ldr	r3, [pc, #48]	; (8009964 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009934:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009938:	f003 0302 	and.w	r3, r3, #2
 800993c:	2b00      	cmp	r3, #0
 800993e:	d0ec      	beq.n	800991a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8009940:	7cfb      	ldrb	r3, [r7, #19]
 8009942:	2b00      	cmp	r3, #0
 8009944:	d10b      	bne.n	800995e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009946:	4b07      	ldr	r3, [pc, #28]	; (8009964 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009948:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800994c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009954:	4903      	ldr	r1, [pc, #12]	; (8009964 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009956:	4313      	orrs	r3, r2
 8009958:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800995c:	e008      	b.n	8009970 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800995e:	7cfb      	ldrb	r3, [r7, #19]
 8009960:	74bb      	strb	r3, [r7, #18]
 8009962:	e005      	b.n	8009970 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8009964:	40021000 	.word	0x40021000
 8009968:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800996c:	7cfb      	ldrb	r3, [r7, #19]
 800996e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009970:	7c7b      	ldrb	r3, [r7, #17]
 8009972:	2b01      	cmp	r3, #1
 8009974:	d105      	bne.n	8009982 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009976:	4baf      	ldr	r3, [pc, #700]	; (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009978:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800997a:	4aae      	ldr	r2, [pc, #696]	; (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800997c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009980:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	f003 0301 	and.w	r3, r3, #1
 800998a:	2b00      	cmp	r3, #0
 800998c:	d00a      	beq.n	80099a4 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800998e:	4ba9      	ldr	r3, [pc, #676]	; (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009990:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009994:	f023 0203 	bic.w	r2, r3, #3
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	685b      	ldr	r3, [r3, #4]
 800999c:	49a5      	ldr	r1, [pc, #660]	; (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800999e:	4313      	orrs	r3, r2
 80099a0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	f003 0302 	and.w	r3, r3, #2
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	d00a      	beq.n	80099c6 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80099b0:	4ba0      	ldr	r3, [pc, #640]	; (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80099b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80099b6:	f023 020c 	bic.w	r2, r3, #12
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	689b      	ldr	r3, [r3, #8]
 80099be:	499d      	ldr	r1, [pc, #628]	; (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80099c0:	4313      	orrs	r3, r2
 80099c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	f003 0304 	and.w	r3, r3, #4
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	d00a      	beq.n	80099e8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80099d2:	4b98      	ldr	r3, [pc, #608]	; (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80099d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80099d8:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	68db      	ldr	r3, [r3, #12]
 80099e0:	4994      	ldr	r1, [pc, #592]	; (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80099e2:	4313      	orrs	r3, r2
 80099e4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	f003 0308 	and.w	r3, r3, #8
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	d00a      	beq.n	8009a0a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80099f4:	4b8f      	ldr	r3, [pc, #572]	; (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80099f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80099fa:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	691b      	ldr	r3, [r3, #16]
 8009a02:	498c      	ldr	r1, [pc, #560]	; (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009a04:	4313      	orrs	r3, r2
 8009a06:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	f003 0310 	and.w	r3, r3, #16
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	d00a      	beq.n	8009a2c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8009a16:	4b87      	ldr	r3, [pc, #540]	; (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009a18:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009a1c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	695b      	ldr	r3, [r3, #20]
 8009a24:	4983      	ldr	r1, [pc, #524]	; (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009a26:	4313      	orrs	r3, r2
 8009a28:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	f003 0320 	and.w	r3, r3, #32
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d00a      	beq.n	8009a4e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8009a38:	4b7e      	ldr	r3, [pc, #504]	; (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009a3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009a3e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	699b      	ldr	r3, [r3, #24]
 8009a46:	497b      	ldr	r1, [pc, #492]	; (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009a48:	4313      	orrs	r3, r2
 8009a4a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d00a      	beq.n	8009a70 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8009a5a:	4b76      	ldr	r3, [pc, #472]	; (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009a5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009a60:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	69db      	ldr	r3, [r3, #28]
 8009a68:	4972      	ldr	r1, [pc, #456]	; (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009a6a:	4313      	orrs	r3, r2
 8009a6c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	d00a      	beq.n	8009a92 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8009a7c:	4b6d      	ldr	r3, [pc, #436]	; (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009a7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009a82:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	6a1b      	ldr	r3, [r3, #32]
 8009a8a:	496a      	ldr	r1, [pc, #424]	; (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009a8c:	4313      	orrs	r3, r2
 8009a8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	d00a      	beq.n	8009ab4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8009a9e:	4b65      	ldr	r3, [pc, #404]	; (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009aa0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009aa4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009aac:	4961      	ldr	r1, [pc, #388]	; (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009aae:	4313      	orrs	r3, r2
 8009ab0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d00a      	beq.n	8009ad6 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8009ac0:	4b5c      	ldr	r3, [pc, #368]	; (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009ac2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8009ac6:	f023 0203 	bic.w	r2, r3, #3
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ace:	4959      	ldr	r1, [pc, #356]	; (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009ad0:	4313      	orrs	r3, r2
 8009ad2:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	d00a      	beq.n	8009af8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009ae2:	4b54      	ldr	r3, [pc, #336]	; (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009ae4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009ae8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009af0:	4950      	ldr	r1, [pc, #320]	; (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009af2:	4313      	orrs	r3, r2
 8009af4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	d015      	beq.n	8009b30 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8009b04:	4b4b      	ldr	r3, [pc, #300]	; (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009b06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009b0a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009b12:	4948      	ldr	r1, [pc, #288]	; (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009b14:	4313      	orrs	r3, r2
 8009b16:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009b1e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009b22:	d105      	bne.n	8009b30 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009b24:	4b43      	ldr	r3, [pc, #268]	; (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009b26:	68db      	ldr	r3, [r3, #12]
 8009b28:	4a42      	ldr	r2, [pc, #264]	; (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009b2a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009b2e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	d015      	beq.n	8009b68 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8009b3c:	4b3d      	ldr	r3, [pc, #244]	; (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009b3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009b42:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009b4a:	493a      	ldr	r1, [pc, #232]	; (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009b4c:	4313      	orrs	r3, r2
 8009b4e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009b56:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009b5a:	d105      	bne.n	8009b68 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009b5c:	4b35      	ldr	r3, [pc, #212]	; (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009b5e:	68db      	ldr	r3, [r3, #12]
 8009b60:	4a34      	ldr	r2, [pc, #208]	; (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009b62:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009b66:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	d015      	beq.n	8009ba0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8009b74:	4b2f      	ldr	r3, [pc, #188]	; (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009b76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009b7a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b82:	492c      	ldr	r1, [pc, #176]	; (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009b84:	4313      	orrs	r3, r2
 8009b86:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b8e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8009b92:	d105      	bne.n	8009ba0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009b94:	4b27      	ldr	r3, [pc, #156]	; (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009b96:	68db      	ldr	r3, [r3, #12]
 8009b98:	4a26      	ldr	r2, [pc, #152]	; (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009b9a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009b9e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009ba8:	2b00      	cmp	r3, #0
 8009baa:	d015      	beq.n	8009bd8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009bac:	4b21      	ldr	r3, [pc, #132]	; (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009bae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009bb2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009bba:	491e      	ldr	r1, [pc, #120]	; (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009bbc:	4313      	orrs	r3, r2
 8009bbe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009bc6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009bca:	d105      	bne.n	8009bd8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009bcc:	4b19      	ldr	r3, [pc, #100]	; (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009bce:	68db      	ldr	r3, [r3, #12]
 8009bd0:	4a18      	ldr	r2, [pc, #96]	; (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009bd2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009bd6:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d015      	beq.n	8009c10 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8009be4:	4b13      	ldr	r3, [pc, #76]	; (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009be6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009bea:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009bf2:	4910      	ldr	r1, [pc, #64]	; (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009bf4:	4313      	orrs	r3, r2
 8009bf6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009bfe:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009c02:	d105      	bne.n	8009c10 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009c04:	4b0b      	ldr	r3, [pc, #44]	; (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009c06:	68db      	ldr	r3, [r3, #12]
 8009c08:	4a0a      	ldr	r2, [pc, #40]	; (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009c0a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009c0e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	d018      	beq.n	8009c4e <HAL_RCCEx_PeriphCLKConfig+0x41a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8009c1c:	4b05      	ldr	r3, [pc, #20]	; (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009c1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009c22:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009c2a:	4902      	ldr	r1, [pc, #8]	; (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009c2c:	4313      	orrs	r3, r2
 8009c2e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8009c32:	e001      	b.n	8009c38 <HAL_RCCEx_PeriphCLKConfig+0x404>
 8009c34:	40021000 	.word	0x40021000
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009c3c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009c40:	d105      	bne.n	8009c4e <HAL_RCCEx_PeriphCLKConfig+0x41a>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8009c42:	4b21      	ldr	r3, [pc, #132]	; (8009cc8 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8009c44:	68db      	ldr	r3, [r3, #12]
 8009c46:	4a20      	ldr	r2, [pc, #128]	; (8009cc8 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8009c48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009c4c:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d015      	beq.n	8009c86 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8009c5a:	4b1b      	ldr	r3, [pc, #108]	; (8009cc8 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8009c5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009c60:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009c68:	4917      	ldr	r1, [pc, #92]	; (8009cc8 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8009c6a:	4313      	orrs	r3, r2
 8009c6c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009c74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009c78:	d105      	bne.n	8009c86 <HAL_RCCEx_PeriphCLKConfig+0x452>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8009c7a:	4b13      	ldr	r3, [pc, #76]	; (8009cc8 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8009c7c:	68db      	ldr	r3, [r3, #12]
 8009c7e:	4a12      	ldr	r2, [pc, #72]	; (8009cc8 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8009c80:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009c84:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	d015      	beq.n	8009cbe <HAL_RCCEx_PeriphCLKConfig+0x48a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8009c92:	4b0d      	ldr	r3, [pc, #52]	; (8009cc8 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8009c94:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8009c98:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009ca0:	4909      	ldr	r1, [pc, #36]	; (8009cc8 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8009ca2:	4313      	orrs	r3, r2
 8009ca4:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009cac:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009cb0:	d105      	bne.n	8009cbe <HAL_RCCEx_PeriphCLKConfig+0x48a>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009cb2:	4b05      	ldr	r3, [pc, #20]	; (8009cc8 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8009cb4:	68db      	ldr	r3, [r3, #12]
 8009cb6:	4a04      	ldr	r2, [pc, #16]	; (8009cc8 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8009cb8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009cbc:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8009cbe:	7cbb      	ldrb	r3, [r7, #18]
}
 8009cc0:	4618      	mov	r0, r3
 8009cc2:	3718      	adds	r7, #24
 8009cc4:	46bd      	mov	sp, r7
 8009cc6:	bd80      	pop	{r7, pc}
 8009cc8:	40021000 	.word	0x40021000

08009ccc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009ccc:	b580      	push	{r7, lr}
 8009cce:	b084      	sub	sp, #16
 8009cd0:	af00      	add	r7, sp, #0
 8009cd2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	d101      	bne.n	8009cde <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009cda:	2301      	movs	r3, #1
 8009cdc:	e084      	b.n	8009de8 <HAL_SPI_Init+0x11c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	2200      	movs	r2, #0
 8009ce2:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8009cea:	b2db      	uxtb	r3, r3
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	d106      	bne.n	8009cfe <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	2200      	movs	r2, #0
 8009cf4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009cf8:	6878      	ldr	r0, [r7, #4]
 8009cfa:	f7fb fcbd 	bl	8005678 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	2202      	movs	r2, #2
 8009d02:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	681a      	ldr	r2, [r3, #0]
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009d14:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	68db      	ldr	r3, [r3, #12]
 8009d1a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8009d1e:	d902      	bls.n	8009d26 <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8009d20:	2300      	movs	r3, #0
 8009d22:	60fb      	str	r3, [r7, #12]
 8009d24:	e002      	b.n	8009d2c <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8009d26:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009d2a:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	68db      	ldr	r3, [r3, #12]
 8009d30:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8009d34:	d007      	beq.n	8009d46 <HAL_SPI_Init+0x7a>
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	68db      	ldr	r3, [r3, #12]
 8009d3a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8009d3e:	d002      	beq.n	8009d46 <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	2200      	movs	r2, #0
 8009d44:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	d10b      	bne.n	8009d66 <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	68db      	ldr	r3, [r3, #12]
 8009d52:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8009d56:	d903      	bls.n	8009d60 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	2202      	movs	r2, #2
 8009d5c:	631a      	str	r2, [r3, #48]	; 0x30
 8009d5e:	e002      	b.n	8009d66 <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	2201      	movs	r2, #1
 8009d64:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	685a      	ldr	r2, [r3, #4]
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	689b      	ldr	r3, [r3, #8]
 8009d6e:	431a      	orrs	r2, r3
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	691b      	ldr	r3, [r3, #16]
 8009d74:	431a      	orrs	r2, r3
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	695b      	ldr	r3, [r3, #20]
 8009d7a:	431a      	orrs	r2, r3
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	699b      	ldr	r3, [r3, #24]
 8009d80:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009d84:	431a      	orrs	r2, r3
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	69db      	ldr	r3, [r3, #28]
 8009d8a:	431a      	orrs	r2, r3
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	6a1b      	ldr	r3, [r3, #32]
 8009d90:	ea42 0103 	orr.w	r1, r2, r3
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	430a      	orrs	r2, r1
 8009d9e:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	699b      	ldr	r3, [r3, #24]
 8009da4:	0c1b      	lsrs	r3, r3, #16
 8009da6:	f003 0204 	and.w	r2, r3, #4
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009dae:	431a      	orrs	r2, r3
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009db4:	431a      	orrs	r2, r3
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	68db      	ldr	r3, [r3, #12]
 8009dba:	ea42 0103 	orr.w	r1, r2, r3
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	68fa      	ldr	r2, [r7, #12]
 8009dc4:	430a      	orrs	r2, r1
 8009dc6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	69da      	ldr	r2, [r3, #28]
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009dd6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	2200      	movs	r2, #0
 8009ddc:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	2201      	movs	r2, #1
 8009de2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8009de6:	2300      	movs	r3, #0
}
 8009de8:	4618      	mov	r0, r3
 8009dea:	3710      	adds	r7, #16
 8009dec:	46bd      	mov	sp, r7
 8009dee:	bd80      	pop	{r7, pc}

08009df0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009df0:	b580      	push	{r7, lr}
 8009df2:	b082      	sub	sp, #8
 8009df4:	af00      	add	r7, sp, #0
 8009df6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	d101      	bne.n	8009e02 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009dfe:	2301      	movs	r3, #1
 8009e00:	e049      	b.n	8009e96 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009e08:	b2db      	uxtb	r3, r3
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	d106      	bne.n	8009e1c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	2200      	movs	r2, #0
 8009e12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009e16:	6878      	ldr	r0, [r7, #4]
 8009e18:	f7fc f916 	bl	8006048 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	2202      	movs	r2, #2
 8009e20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	681a      	ldr	r2, [r3, #0]
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	3304      	adds	r3, #4
 8009e2c:	4619      	mov	r1, r3
 8009e2e:	4610      	mov	r0, r2
 8009e30:	f000 fc52 	bl	800a6d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	2201      	movs	r2, #1
 8009e38:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	2201      	movs	r2, #1
 8009e40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	2201      	movs	r2, #1
 8009e48:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	2201      	movs	r2, #1
 8009e50:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	2201      	movs	r2, #1
 8009e58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	2201      	movs	r2, #1
 8009e60:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	2201      	movs	r2, #1
 8009e68:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	2201      	movs	r2, #1
 8009e70:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	2201      	movs	r2, #1
 8009e78:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	2201      	movs	r2, #1
 8009e80:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	2201      	movs	r2, #1
 8009e88:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	2201      	movs	r2, #1
 8009e90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009e94:	2300      	movs	r3, #0
}
 8009e96:	4618      	mov	r0, r3
 8009e98:	3708      	adds	r7, #8
 8009e9a:	46bd      	mov	sp, r7
 8009e9c:	bd80      	pop	{r7, pc}
	...

08009ea0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8009ea0:	b480      	push	{r7}
 8009ea2:	b085      	sub	sp, #20
 8009ea4:	af00      	add	r7, sp, #0
 8009ea6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009eae:	b2db      	uxtb	r3, r3
 8009eb0:	2b01      	cmp	r3, #1
 8009eb2:	d001      	beq.n	8009eb8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8009eb4:	2301      	movs	r3, #1
 8009eb6:	e019      	b.n	8009eec <HAL_TIM_Base_Start+0x4c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	2202      	movs	r2, #2
 8009ebc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	689a      	ldr	r2, [r3, #8]
 8009ec6:	4b0c      	ldr	r3, [pc, #48]	; (8009ef8 <HAL_TIM_Base_Start+0x58>)
 8009ec8:	4013      	ands	r3, r2
 8009eca:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	2b06      	cmp	r3, #6
 8009ed0:	d00b      	beq.n	8009eea <HAL_TIM_Base_Start+0x4a>
 8009ed2:	68fb      	ldr	r3, [r7, #12]
 8009ed4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009ed8:	d007      	beq.n	8009eea <HAL_TIM_Base_Start+0x4a>
  {
    __HAL_TIM_ENABLE(htim);
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	681a      	ldr	r2, [r3, #0]
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	f042 0201 	orr.w	r2, r2, #1
 8009ee8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009eea:	2300      	movs	r3, #0
}
 8009eec:	4618      	mov	r0, r3
 8009eee:	3714      	adds	r7, #20
 8009ef0:	46bd      	mov	sp, r7
 8009ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ef6:	4770      	bx	lr
 8009ef8:	00010007 	.word	0x00010007

08009efc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009efc:	b480      	push	{r7}
 8009efe:	b085      	sub	sp, #20
 8009f00:	af00      	add	r7, sp, #0
 8009f02:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009f0a:	b2db      	uxtb	r3, r3
 8009f0c:	2b01      	cmp	r3, #1
 8009f0e:	d001      	beq.n	8009f14 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009f10:	2301      	movs	r3, #1
 8009f12:	e021      	b.n	8009f58 <HAL_TIM_Base_Start_IT+0x5c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	2202      	movs	r2, #2
 8009f18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	68da      	ldr	r2, [r3, #12]
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	f042 0201 	orr.w	r2, r2, #1
 8009f2a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	689a      	ldr	r2, [r3, #8]
 8009f32:	4b0c      	ldr	r3, [pc, #48]	; (8009f64 <HAL_TIM_Base_Start_IT+0x68>)
 8009f34:	4013      	ands	r3, r2
 8009f36:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009f38:	68fb      	ldr	r3, [r7, #12]
 8009f3a:	2b06      	cmp	r3, #6
 8009f3c:	d00b      	beq.n	8009f56 <HAL_TIM_Base_Start_IT+0x5a>
 8009f3e:	68fb      	ldr	r3, [r7, #12]
 8009f40:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009f44:	d007      	beq.n	8009f56 <HAL_TIM_Base_Start_IT+0x5a>
  {
    __HAL_TIM_ENABLE(htim);
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	681a      	ldr	r2, [r3, #0]
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	681b      	ldr	r3, [r3, #0]
 8009f50:	f042 0201 	orr.w	r2, r2, #1
 8009f54:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009f56:	2300      	movs	r3, #0
}
 8009f58:	4618      	mov	r0, r3
 8009f5a:	3714      	adds	r7, #20
 8009f5c:	46bd      	mov	sp, r7
 8009f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f62:	4770      	bx	lr
 8009f64:	00010007 	.word	0x00010007

08009f68 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8009f68:	b480      	push	{r7}
 8009f6a:	b083      	sub	sp, #12
 8009f6c:	af00      	add	r7, sp, #0
 8009f6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	681b      	ldr	r3, [r3, #0]
 8009f74:	68da      	ldr	r2, [r3, #12]
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	681b      	ldr	r3, [r3, #0]
 8009f7a:	f022 0201 	bic.w	r2, r2, #1
 8009f7e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	6a1a      	ldr	r2, [r3, #32]
 8009f86:	f241 1311 	movw	r3, #4369	; 0x1111
 8009f8a:	4013      	ands	r3, r2
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	d10f      	bne.n	8009fb0 <HAL_TIM_Base_Stop_IT+0x48>
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	6a1a      	ldr	r2, [r3, #32]
 8009f96:	f244 4344 	movw	r3, #17476	; 0x4444
 8009f9a:	4013      	ands	r3, r2
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	d107      	bne.n	8009fb0 <HAL_TIM_Base_Stop_IT+0x48>
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	681a      	ldr	r2, [r3, #0]
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	f022 0201 	bic.w	r2, r2, #1
 8009fae:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	2201      	movs	r2, #1
 8009fb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8009fb8:	2300      	movs	r3, #0
}
 8009fba:	4618      	mov	r0, r3
 8009fbc:	370c      	adds	r7, #12
 8009fbe:	46bd      	mov	sp, r7
 8009fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fc4:	4770      	bx	lr

08009fc6 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8009fc6:	b580      	push	{r7, lr}
 8009fc8:	b086      	sub	sp, #24
 8009fca:	af00      	add	r7, sp, #0
 8009fcc:	6078      	str	r0, [r7, #4]
 8009fce:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	d101      	bne.n	8009fda <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8009fd6:	2301      	movs	r3, #1
 8009fd8:	e097      	b.n	800a10a <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009fe0:	b2db      	uxtb	r3, r3
 8009fe2:	2b00      	cmp	r3, #0
 8009fe4:	d106      	bne.n	8009ff4 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	2200      	movs	r2, #0
 8009fea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8009fee:	6878      	ldr	r0, [r7, #4]
 8009ff0:	f7fb ffce 	bl	8005f90 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	2202      	movs	r2, #2
 8009ff8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	689b      	ldr	r3, [r3, #8]
 800a002:	687a      	ldr	r2, [r7, #4]
 800a004:	6812      	ldr	r2, [r2, #0]
 800a006:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 800a00a:	f023 0307 	bic.w	r3, r3, #7
 800a00e:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	681a      	ldr	r2, [r3, #0]
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	3304      	adds	r3, #4
 800a018:	4619      	mov	r1, r3
 800a01a:	4610      	mov	r0, r2
 800a01c:	f000 fb5c 	bl	800a6d8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	689b      	ldr	r3, [r3, #8]
 800a026:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	699b      	ldr	r3, [r3, #24]
 800a02e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	6a1b      	ldr	r3, [r3, #32]
 800a036:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800a038:	683b      	ldr	r3, [r7, #0]
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	697a      	ldr	r2, [r7, #20]
 800a03e:	4313      	orrs	r3, r2
 800a040:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800a042:	693b      	ldr	r3, [r7, #16]
 800a044:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a048:	f023 0303 	bic.w	r3, r3, #3
 800a04c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800a04e:	683b      	ldr	r3, [r7, #0]
 800a050:	689a      	ldr	r2, [r3, #8]
 800a052:	683b      	ldr	r3, [r7, #0]
 800a054:	699b      	ldr	r3, [r3, #24]
 800a056:	021b      	lsls	r3, r3, #8
 800a058:	4313      	orrs	r3, r2
 800a05a:	693a      	ldr	r2, [r7, #16]
 800a05c:	4313      	orrs	r3, r2
 800a05e:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800a060:	693b      	ldr	r3, [r7, #16]
 800a062:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800a066:	f023 030c 	bic.w	r3, r3, #12
 800a06a:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800a06c:	693b      	ldr	r3, [r7, #16]
 800a06e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a072:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a076:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800a078:	683b      	ldr	r3, [r7, #0]
 800a07a:	68da      	ldr	r2, [r3, #12]
 800a07c:	683b      	ldr	r3, [r7, #0]
 800a07e:	69db      	ldr	r3, [r3, #28]
 800a080:	021b      	lsls	r3, r3, #8
 800a082:	4313      	orrs	r3, r2
 800a084:	693a      	ldr	r2, [r7, #16]
 800a086:	4313      	orrs	r3, r2
 800a088:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800a08a:	683b      	ldr	r3, [r7, #0]
 800a08c:	691b      	ldr	r3, [r3, #16]
 800a08e:	011a      	lsls	r2, r3, #4
 800a090:	683b      	ldr	r3, [r7, #0]
 800a092:	6a1b      	ldr	r3, [r3, #32]
 800a094:	031b      	lsls	r3, r3, #12
 800a096:	4313      	orrs	r3, r2
 800a098:	693a      	ldr	r2, [r7, #16]
 800a09a:	4313      	orrs	r3, r2
 800a09c:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800a0a4:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800a0a6:	68fb      	ldr	r3, [r7, #12]
 800a0a8:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800a0ac:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800a0ae:	683b      	ldr	r3, [r7, #0]
 800a0b0:	685a      	ldr	r2, [r3, #4]
 800a0b2:	683b      	ldr	r3, [r7, #0]
 800a0b4:	695b      	ldr	r3, [r3, #20]
 800a0b6:	011b      	lsls	r3, r3, #4
 800a0b8:	4313      	orrs	r3, r2
 800a0ba:	68fa      	ldr	r2, [r7, #12]
 800a0bc:	4313      	orrs	r3, r2
 800a0be:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	697a      	ldr	r2, [r7, #20]
 800a0c6:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	693a      	ldr	r2, [r7, #16]
 800a0ce:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	68fa      	ldr	r2, [r7, #12]
 800a0d6:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	2201      	movs	r2, #1
 800a0dc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	2201      	movs	r2, #1
 800a0e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	2201      	movs	r2, #1
 800a0ec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	2201      	movs	r2, #1
 800a0f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	2201      	movs	r2, #1
 800a0fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	2201      	movs	r2, #1
 800a104:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a108:	2300      	movs	r3, #0
}
 800a10a:	4618      	mov	r0, r3
 800a10c:	3718      	adds	r7, #24
 800a10e:	46bd      	mov	sp, r7
 800a110:	bd80      	pop	{r7, pc}

0800a112 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a112:	b580      	push	{r7, lr}
 800a114:	b082      	sub	sp, #8
 800a116:	af00      	add	r7, sp, #0
 800a118:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	691b      	ldr	r3, [r3, #16]
 800a120:	f003 0302 	and.w	r3, r3, #2
 800a124:	2b02      	cmp	r3, #2
 800a126:	d122      	bne.n	800a16e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	68db      	ldr	r3, [r3, #12]
 800a12e:	f003 0302 	and.w	r3, r3, #2
 800a132:	2b02      	cmp	r3, #2
 800a134:	d11b      	bne.n	800a16e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	f06f 0202 	mvn.w	r2, #2
 800a13e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	2201      	movs	r2, #1
 800a144:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	699b      	ldr	r3, [r3, #24]
 800a14c:	f003 0303 	and.w	r3, r3, #3
 800a150:	2b00      	cmp	r3, #0
 800a152:	d003      	beq.n	800a15c <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a154:	6878      	ldr	r0, [r7, #4]
 800a156:	f000 faa1 	bl	800a69c <HAL_TIM_IC_CaptureCallback>
 800a15a:	e005      	b.n	800a168 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a15c:	6878      	ldr	r0, [r7, #4]
 800a15e:	f000 fa93 	bl	800a688 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a162:	6878      	ldr	r0, [r7, #4]
 800a164:	f000 faa4 	bl	800a6b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	2200      	movs	r2, #0
 800a16c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	691b      	ldr	r3, [r3, #16]
 800a174:	f003 0304 	and.w	r3, r3, #4
 800a178:	2b04      	cmp	r3, #4
 800a17a:	d122      	bne.n	800a1c2 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	68db      	ldr	r3, [r3, #12]
 800a182:	f003 0304 	and.w	r3, r3, #4
 800a186:	2b04      	cmp	r3, #4
 800a188:	d11b      	bne.n	800a1c2 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	f06f 0204 	mvn.w	r2, #4
 800a192:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	2202      	movs	r2, #2
 800a198:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	699b      	ldr	r3, [r3, #24]
 800a1a0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a1a4:	2b00      	cmp	r3, #0
 800a1a6:	d003      	beq.n	800a1b0 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a1a8:	6878      	ldr	r0, [r7, #4]
 800a1aa:	f000 fa77 	bl	800a69c <HAL_TIM_IC_CaptureCallback>
 800a1ae:	e005      	b.n	800a1bc <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a1b0:	6878      	ldr	r0, [r7, #4]
 800a1b2:	f000 fa69 	bl	800a688 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a1b6:	6878      	ldr	r0, [r7, #4]
 800a1b8:	f000 fa7a 	bl	800a6b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	2200      	movs	r2, #0
 800a1c0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	691b      	ldr	r3, [r3, #16]
 800a1c8:	f003 0308 	and.w	r3, r3, #8
 800a1cc:	2b08      	cmp	r3, #8
 800a1ce:	d122      	bne.n	800a216 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	681b      	ldr	r3, [r3, #0]
 800a1d4:	68db      	ldr	r3, [r3, #12]
 800a1d6:	f003 0308 	and.w	r3, r3, #8
 800a1da:	2b08      	cmp	r3, #8
 800a1dc:	d11b      	bne.n	800a216 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	f06f 0208 	mvn.w	r2, #8
 800a1e6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	2204      	movs	r2, #4
 800a1ec:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	69db      	ldr	r3, [r3, #28]
 800a1f4:	f003 0303 	and.w	r3, r3, #3
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	d003      	beq.n	800a204 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a1fc:	6878      	ldr	r0, [r7, #4]
 800a1fe:	f000 fa4d 	bl	800a69c <HAL_TIM_IC_CaptureCallback>
 800a202:	e005      	b.n	800a210 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a204:	6878      	ldr	r0, [r7, #4]
 800a206:	f000 fa3f 	bl	800a688 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a20a:	6878      	ldr	r0, [r7, #4]
 800a20c:	f000 fa50 	bl	800a6b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	2200      	movs	r2, #0
 800a214:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	691b      	ldr	r3, [r3, #16]
 800a21c:	f003 0310 	and.w	r3, r3, #16
 800a220:	2b10      	cmp	r3, #16
 800a222:	d122      	bne.n	800a26a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	68db      	ldr	r3, [r3, #12]
 800a22a:	f003 0310 	and.w	r3, r3, #16
 800a22e:	2b10      	cmp	r3, #16
 800a230:	d11b      	bne.n	800a26a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	f06f 0210 	mvn.w	r2, #16
 800a23a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	2208      	movs	r2, #8
 800a240:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	69db      	ldr	r3, [r3, #28]
 800a248:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a24c:	2b00      	cmp	r3, #0
 800a24e:	d003      	beq.n	800a258 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a250:	6878      	ldr	r0, [r7, #4]
 800a252:	f000 fa23 	bl	800a69c <HAL_TIM_IC_CaptureCallback>
 800a256:	e005      	b.n	800a264 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a258:	6878      	ldr	r0, [r7, #4]
 800a25a:	f000 fa15 	bl	800a688 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a25e:	6878      	ldr	r0, [r7, #4]
 800a260:	f000 fa26 	bl	800a6b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	2200      	movs	r2, #0
 800a268:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	691b      	ldr	r3, [r3, #16]
 800a270:	f003 0301 	and.w	r3, r3, #1
 800a274:	2b01      	cmp	r3, #1
 800a276:	d10e      	bne.n	800a296 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	681b      	ldr	r3, [r3, #0]
 800a27c:	68db      	ldr	r3, [r3, #12]
 800a27e:	f003 0301 	and.w	r3, r3, #1
 800a282:	2b01      	cmp	r3, #1
 800a284:	d107      	bne.n	800a296 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	681b      	ldr	r3, [r3, #0]
 800a28a:	f06f 0201 	mvn.w	r2, #1
 800a28e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a290:	6878      	ldr	r0, [r7, #4]
 800a292:	f000 f9ef 	bl	800a674 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	691b      	ldr	r3, [r3, #16]
 800a29c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a2a0:	2b80      	cmp	r3, #128	; 0x80
 800a2a2:	d10e      	bne.n	800a2c2 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	68db      	ldr	r3, [r3, #12]
 800a2aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a2ae:	2b80      	cmp	r3, #128	; 0x80
 800a2b0:	d107      	bne.n	800a2c2 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800a2ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a2bc:	6878      	ldr	r0, [r7, #4]
 800a2be:	f000 fd5d 	bl	800ad7c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	691b      	ldr	r3, [r3, #16]
 800a2c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a2cc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a2d0:	d10e      	bne.n	800a2f0 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	68db      	ldr	r3, [r3, #12]
 800a2d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a2dc:	2b80      	cmp	r3, #128	; 0x80
 800a2de:	d107      	bne.n	800a2f0 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800a2e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800a2ea:	6878      	ldr	r0, [r7, #4]
 800a2ec:	f000 fd50 	bl	800ad90 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	691b      	ldr	r3, [r3, #16]
 800a2f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a2fa:	2b40      	cmp	r3, #64	; 0x40
 800a2fc:	d10e      	bne.n	800a31c <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	681b      	ldr	r3, [r3, #0]
 800a302:	68db      	ldr	r3, [r3, #12]
 800a304:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a308:	2b40      	cmp	r3, #64	; 0x40
 800a30a:	d107      	bne.n	800a31c <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	681b      	ldr	r3, [r3, #0]
 800a310:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800a314:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a316:	6878      	ldr	r0, [r7, #4]
 800a318:	f000 f9d4 	bl	800a6c4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	691b      	ldr	r3, [r3, #16]
 800a322:	f003 0320 	and.w	r3, r3, #32
 800a326:	2b20      	cmp	r3, #32
 800a328:	d10e      	bne.n	800a348 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	681b      	ldr	r3, [r3, #0]
 800a32e:	68db      	ldr	r3, [r3, #12]
 800a330:	f003 0320 	and.w	r3, r3, #32
 800a334:	2b20      	cmp	r3, #32
 800a336:	d107      	bne.n	800a348 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	f06f 0220 	mvn.w	r2, #32
 800a340:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a342:	6878      	ldr	r0, [r7, #4]
 800a344:	f000 fd10 	bl	800ad68 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	691b      	ldr	r3, [r3, #16]
 800a34e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a352:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a356:	d10f      	bne.n	800a378 <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	68db      	ldr	r3, [r3, #12]
 800a35e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a362:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a366:	d107      	bne.n	800a378 <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 800a370:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800a372:	6878      	ldr	r0, [r7, #4]
 800a374:	f000 fd16 	bl	800ada4 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	691b      	ldr	r3, [r3, #16]
 800a37e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800a382:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a386:	d10f      	bne.n	800a3a8 <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	681b      	ldr	r3, [r3, #0]
 800a38c:	68db      	ldr	r3, [r3, #12]
 800a38e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800a392:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a396:	d107      	bne.n	800a3a8 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 800a3a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800a3a2:	6878      	ldr	r0, [r7, #4]
 800a3a4:	f000 fd08 	bl	800adb8 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	691b      	ldr	r3, [r3, #16]
 800a3ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a3b2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a3b6:	d10f      	bne.n	800a3d8 <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	68db      	ldr	r3, [r3, #12]
 800a3be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a3c2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a3c6:	d107      	bne.n	800a3d8 <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 800a3d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800a3d2:	6878      	ldr	r0, [r7, #4]
 800a3d4:	f000 fcfa 	bl	800adcc <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	681b      	ldr	r3, [r3, #0]
 800a3dc:	691b      	ldr	r3, [r3, #16]
 800a3de:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a3e2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a3e6:	d10f      	bne.n	800a408 <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	681b      	ldr	r3, [r3, #0]
 800a3ec:	68db      	ldr	r3, [r3, #12]
 800a3ee:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a3f2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a3f6:	d107      	bne.n	800a408 <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 800a400:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800a402:	6878      	ldr	r0, [r7, #4]
 800a404:	f000 fcec 	bl	800ade0 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a408:	bf00      	nop
 800a40a:	3708      	adds	r7, #8
 800a40c:	46bd      	mov	sp, r7
 800a40e:	bd80      	pop	{r7, pc}

0800a410 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a410:	b580      	push	{r7, lr}
 800a412:	b084      	sub	sp, #16
 800a414:	af00      	add	r7, sp, #0
 800a416:	6078      	str	r0, [r7, #4]
 800a418:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a420:	2b01      	cmp	r3, #1
 800a422:	d101      	bne.n	800a428 <HAL_TIM_ConfigClockSource+0x18>
 800a424:	2302      	movs	r3, #2
 800a426:	e0d2      	b.n	800a5ce <HAL_TIM_ConfigClockSource+0x1be>
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	2201      	movs	r2, #1
 800a42c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	2202      	movs	r2, #2
 800a434:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	681b      	ldr	r3, [r3, #0]
 800a43c:	689b      	ldr	r3, [r3, #8]
 800a43e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a440:	68fb      	ldr	r3, [r7, #12]
 800a442:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 800a446:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800a44a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a44c:	68fb      	ldr	r3, [r7, #12]
 800a44e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a452:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	681b      	ldr	r3, [r3, #0]
 800a458:	68fa      	ldr	r2, [r7, #12]
 800a45a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a45c:	683b      	ldr	r3, [r7, #0]
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a464:	f000 80a9 	beq.w	800a5ba <HAL_TIM_ConfigClockSource+0x1aa>
 800a468:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a46c:	d81a      	bhi.n	800a4a4 <HAL_TIM_ConfigClockSource+0x94>
 800a46e:	2b30      	cmp	r3, #48	; 0x30
 800a470:	f000 809a 	beq.w	800a5a8 <HAL_TIM_ConfigClockSource+0x198>
 800a474:	2b30      	cmp	r3, #48	; 0x30
 800a476:	d809      	bhi.n	800a48c <HAL_TIM_ConfigClockSource+0x7c>
 800a478:	2b10      	cmp	r3, #16
 800a47a:	f000 8095 	beq.w	800a5a8 <HAL_TIM_ConfigClockSource+0x198>
 800a47e:	2b20      	cmp	r3, #32
 800a480:	f000 8092 	beq.w	800a5a8 <HAL_TIM_ConfigClockSource+0x198>
 800a484:	2b00      	cmp	r3, #0
 800a486:	f000 808f 	beq.w	800a5a8 <HAL_TIM_ConfigClockSource+0x198>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800a48a:	e097      	b.n	800a5bc <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800a48c:	2b50      	cmp	r3, #80	; 0x50
 800a48e:	d05b      	beq.n	800a548 <HAL_TIM_ConfigClockSource+0x138>
 800a490:	2b50      	cmp	r3, #80	; 0x50
 800a492:	d802      	bhi.n	800a49a <HAL_TIM_ConfigClockSource+0x8a>
 800a494:	2b40      	cmp	r3, #64	; 0x40
 800a496:	d077      	beq.n	800a588 <HAL_TIM_ConfigClockSource+0x178>
      break;
 800a498:	e090      	b.n	800a5bc <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800a49a:	2b60      	cmp	r3, #96	; 0x60
 800a49c:	d064      	beq.n	800a568 <HAL_TIM_ConfigClockSource+0x158>
 800a49e:	2b70      	cmp	r3, #112	; 0x70
 800a4a0:	d028      	beq.n	800a4f4 <HAL_TIM_ConfigClockSource+0xe4>
      break;
 800a4a2:	e08b      	b.n	800a5bc <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800a4a4:	4a4c      	ldr	r2, [pc, #304]	; (800a5d8 <HAL_TIM_ConfigClockSource+0x1c8>)
 800a4a6:	4293      	cmp	r3, r2
 800a4a8:	d07e      	beq.n	800a5a8 <HAL_TIM_ConfigClockSource+0x198>
 800a4aa:	4a4b      	ldr	r2, [pc, #300]	; (800a5d8 <HAL_TIM_ConfigClockSource+0x1c8>)
 800a4ac:	4293      	cmp	r3, r2
 800a4ae:	d810      	bhi.n	800a4d2 <HAL_TIM_ConfigClockSource+0xc2>
 800a4b0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a4b4:	d078      	beq.n	800a5a8 <HAL_TIM_ConfigClockSource+0x198>
 800a4b6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a4ba:	d803      	bhi.n	800a4c4 <HAL_TIM_ConfigClockSource+0xb4>
 800a4bc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a4c0:	d02f      	beq.n	800a522 <HAL_TIM_ConfigClockSource+0x112>
      break;
 800a4c2:	e07b      	b.n	800a5bc <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800a4c4:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800a4c8:	d06e      	beq.n	800a5a8 <HAL_TIM_ConfigClockSource+0x198>
 800a4ca:	4a44      	ldr	r2, [pc, #272]	; (800a5dc <HAL_TIM_ConfigClockSource+0x1cc>)
 800a4cc:	4293      	cmp	r3, r2
 800a4ce:	d06b      	beq.n	800a5a8 <HAL_TIM_ConfigClockSource+0x198>
      break;
 800a4d0:	e074      	b.n	800a5bc <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800a4d2:	4a43      	ldr	r2, [pc, #268]	; (800a5e0 <HAL_TIM_ConfigClockSource+0x1d0>)
 800a4d4:	4293      	cmp	r3, r2
 800a4d6:	d067      	beq.n	800a5a8 <HAL_TIM_ConfigClockSource+0x198>
 800a4d8:	4a41      	ldr	r2, [pc, #260]	; (800a5e0 <HAL_TIM_ConfigClockSource+0x1d0>)
 800a4da:	4293      	cmp	r3, r2
 800a4dc:	d803      	bhi.n	800a4e6 <HAL_TIM_ConfigClockSource+0xd6>
 800a4de:	4a41      	ldr	r2, [pc, #260]	; (800a5e4 <HAL_TIM_ConfigClockSource+0x1d4>)
 800a4e0:	4293      	cmp	r3, r2
 800a4e2:	d061      	beq.n	800a5a8 <HAL_TIM_ConfigClockSource+0x198>
      break;
 800a4e4:	e06a      	b.n	800a5bc <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800a4e6:	4a40      	ldr	r2, [pc, #256]	; (800a5e8 <HAL_TIM_ConfigClockSource+0x1d8>)
 800a4e8:	4293      	cmp	r3, r2
 800a4ea:	d05d      	beq.n	800a5a8 <HAL_TIM_ConfigClockSource+0x198>
 800a4ec:	4a3f      	ldr	r2, [pc, #252]	; (800a5ec <HAL_TIM_ConfigClockSource+0x1dc>)
 800a4ee:	4293      	cmp	r3, r2
 800a4f0:	d05a      	beq.n	800a5a8 <HAL_TIM_ConfigClockSource+0x198>
      break;
 800a4f2:	e063      	b.n	800a5bc <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_ETR_SetConfig(htim->Instance,
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	6818      	ldr	r0, [r3, #0]
 800a4f8:	683b      	ldr	r3, [r7, #0]
 800a4fa:	6899      	ldr	r1, [r3, #8]
 800a4fc:	683b      	ldr	r3, [r7, #0]
 800a4fe:	685a      	ldr	r2, [r3, #4]
 800a500:	683b      	ldr	r3, [r7, #0]
 800a502:	68db      	ldr	r3, [r3, #12]
 800a504:	f000 fac8 	bl	800aa98 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	689b      	ldr	r3, [r3, #8]
 800a50e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a510:	68fb      	ldr	r3, [r7, #12]
 800a512:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800a516:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	681b      	ldr	r3, [r3, #0]
 800a51c:	68fa      	ldr	r2, [r7, #12]
 800a51e:	609a      	str	r2, [r3, #8]
      break;
 800a520:	e04c      	b.n	800a5bc <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_ETR_SetConfig(htim->Instance,
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	6818      	ldr	r0, [r3, #0]
 800a526:	683b      	ldr	r3, [r7, #0]
 800a528:	6899      	ldr	r1, [r3, #8]
 800a52a:	683b      	ldr	r3, [r7, #0]
 800a52c:	685a      	ldr	r2, [r3, #4]
 800a52e:	683b      	ldr	r3, [r7, #0]
 800a530:	68db      	ldr	r3, [r3, #12]
 800a532:	f000 fab1 	bl	800aa98 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	681b      	ldr	r3, [r3, #0]
 800a53a:	689a      	ldr	r2, [r3, #8]
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	681b      	ldr	r3, [r3, #0]
 800a540:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a544:	609a      	str	r2, [r3, #8]
      break;
 800a546:	e039      	b.n	800a5bc <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	6818      	ldr	r0, [r3, #0]
 800a54c:	683b      	ldr	r3, [r7, #0]
 800a54e:	6859      	ldr	r1, [r3, #4]
 800a550:	683b      	ldr	r3, [r7, #0]
 800a552:	68db      	ldr	r3, [r3, #12]
 800a554:	461a      	mov	r2, r3
 800a556:	f000 fa23 	bl	800a9a0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	681b      	ldr	r3, [r3, #0]
 800a55e:	2150      	movs	r1, #80	; 0x50
 800a560:	4618      	mov	r0, r3
 800a562:	f000 fa7c 	bl	800aa5e <TIM_ITRx_SetConfig>
      break;
 800a566:	e029      	b.n	800a5bc <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	6818      	ldr	r0, [r3, #0]
 800a56c:	683b      	ldr	r3, [r7, #0]
 800a56e:	6859      	ldr	r1, [r3, #4]
 800a570:	683b      	ldr	r3, [r7, #0]
 800a572:	68db      	ldr	r3, [r3, #12]
 800a574:	461a      	mov	r2, r3
 800a576:	f000 fa42 	bl	800a9fe <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	681b      	ldr	r3, [r3, #0]
 800a57e:	2160      	movs	r1, #96	; 0x60
 800a580:	4618      	mov	r0, r3
 800a582:	f000 fa6c 	bl	800aa5e <TIM_ITRx_SetConfig>
      break;
 800a586:	e019      	b.n	800a5bc <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	6818      	ldr	r0, [r3, #0]
 800a58c:	683b      	ldr	r3, [r7, #0]
 800a58e:	6859      	ldr	r1, [r3, #4]
 800a590:	683b      	ldr	r3, [r7, #0]
 800a592:	68db      	ldr	r3, [r3, #12]
 800a594:	461a      	mov	r2, r3
 800a596:	f000 fa03 	bl	800a9a0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	2140      	movs	r1, #64	; 0x40
 800a5a0:	4618      	mov	r0, r3
 800a5a2:	f000 fa5c 	bl	800aa5e <TIM_ITRx_SetConfig>
      break;
 800a5a6:	e009      	b.n	800a5bc <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	681a      	ldr	r2, [r3, #0]
 800a5ac:	683b      	ldr	r3, [r7, #0]
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	4619      	mov	r1, r3
 800a5b2:	4610      	mov	r0, r2
 800a5b4:	f000 fa53 	bl	800aa5e <TIM_ITRx_SetConfig>
      break;
 800a5b8:	e000      	b.n	800a5bc <HAL_TIM_ConfigClockSource+0x1ac>
      break;
 800a5ba:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	2201      	movs	r2, #1
 800a5c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	2200      	movs	r2, #0
 800a5c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a5cc:	2300      	movs	r3, #0
}
 800a5ce:	4618      	mov	r0, r3
 800a5d0:	3710      	adds	r7, #16
 800a5d2:	46bd      	mov	sp, r7
 800a5d4:	bd80      	pop	{r7, pc}
 800a5d6:	bf00      	nop
 800a5d8:	00100030 	.word	0x00100030
 800a5dc:	00100020 	.word	0x00100020
 800a5e0:	00100050 	.word	0x00100050
 800a5e4:	00100040 	.word	0x00100040
 800a5e8:	00100060 	.word	0x00100060
 800a5ec:	00100070 	.word	0x00100070

0800a5f0 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1, Reset + Trigger, Gated + Reset).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800a5f0:	b580      	push	{r7, lr}
 800a5f2:	b082      	sub	sp, #8
 800a5f4:	af00      	add	r7, sp, #0
 800a5f6:	6078      	str	r0, [r7, #4]
 800a5f8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_INSTANCE(htim->Instance, sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a600:	2b01      	cmp	r3, #1
 800a602:	d101      	bne.n	800a608 <HAL_TIM_SlaveConfigSynchro+0x18>
 800a604:	2302      	movs	r3, #2
 800a606:	e031      	b.n	800a66c <HAL_TIM_SlaveConfigSynchro+0x7c>
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	2201      	movs	r2, #1
 800a60c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	2202      	movs	r2, #2
 800a614:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800a618:	6839      	ldr	r1, [r7, #0]
 800a61a:	6878      	ldr	r0, [r7, #4]
 800a61c:	f000 f904 	bl	800a828 <TIM_SlaveTimer_SetConfig>
 800a620:	4603      	mov	r3, r0
 800a622:	2b00      	cmp	r3, #0
 800a624:	d009      	beq.n	800a63a <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	2201      	movs	r2, #1
 800a62a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	2200      	movs	r2, #0
 800a632:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 800a636:	2301      	movs	r3, #1
 800a638:	e018      	b.n	800a66c <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	68da      	ldr	r2, [r3, #12]
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a648:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	681b      	ldr	r3, [r3, #0]
 800a64e:	68da      	ldr	r2, [r3, #12]
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800a658:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	2201      	movs	r2, #1
 800a65e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	2200      	movs	r2, #0
 800a666:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a66a:	2300      	movs	r3, #0
}
 800a66c:	4618      	mov	r0, r3
 800a66e:	3708      	adds	r7, #8
 800a670:	46bd      	mov	sp, r7
 800a672:	bd80      	pop	{r7, pc}

0800a674 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a674:	b480      	push	{r7}
 800a676:	b083      	sub	sp, #12
 800a678:	af00      	add	r7, sp, #0
 800a67a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800a67c:	bf00      	nop
 800a67e:	370c      	adds	r7, #12
 800a680:	46bd      	mov	sp, r7
 800a682:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a686:	4770      	bx	lr

0800a688 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a688:	b480      	push	{r7}
 800a68a:	b083      	sub	sp, #12
 800a68c:	af00      	add	r7, sp, #0
 800a68e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a690:	bf00      	nop
 800a692:	370c      	adds	r7, #12
 800a694:	46bd      	mov	sp, r7
 800a696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a69a:	4770      	bx	lr

0800a69c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a69c:	b480      	push	{r7}
 800a69e:	b083      	sub	sp, #12
 800a6a0:	af00      	add	r7, sp, #0
 800a6a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a6a4:	bf00      	nop
 800a6a6:	370c      	adds	r7, #12
 800a6a8:	46bd      	mov	sp, r7
 800a6aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ae:	4770      	bx	lr

0800a6b0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a6b0:	b480      	push	{r7}
 800a6b2:	b083      	sub	sp, #12
 800a6b4:	af00      	add	r7, sp, #0
 800a6b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a6b8:	bf00      	nop
 800a6ba:	370c      	adds	r7, #12
 800a6bc:	46bd      	mov	sp, r7
 800a6be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6c2:	4770      	bx	lr

0800a6c4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a6c4:	b480      	push	{r7}
 800a6c6:	b083      	sub	sp, #12
 800a6c8:	af00      	add	r7, sp, #0
 800a6ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a6cc:	bf00      	nop
 800a6ce:	370c      	adds	r7, #12
 800a6d0:	46bd      	mov	sp, r7
 800a6d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6d6:	4770      	bx	lr

0800a6d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800a6d8:	b480      	push	{r7}
 800a6da:	b085      	sub	sp, #20
 800a6dc:	af00      	add	r7, sp, #0
 800a6de:	6078      	str	r0, [r7, #4]
 800a6e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	4a46      	ldr	r2, [pc, #280]	; (800a804 <TIM_Base_SetConfig+0x12c>)
 800a6ec:	4293      	cmp	r3, r2
 800a6ee:	d017      	beq.n	800a720 <TIM_Base_SetConfig+0x48>
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a6f6:	d013      	beq.n	800a720 <TIM_Base_SetConfig+0x48>
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	4a43      	ldr	r2, [pc, #268]	; (800a808 <TIM_Base_SetConfig+0x130>)
 800a6fc:	4293      	cmp	r3, r2
 800a6fe:	d00f      	beq.n	800a720 <TIM_Base_SetConfig+0x48>
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	4a42      	ldr	r2, [pc, #264]	; (800a80c <TIM_Base_SetConfig+0x134>)
 800a704:	4293      	cmp	r3, r2
 800a706:	d00b      	beq.n	800a720 <TIM_Base_SetConfig+0x48>
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	4a41      	ldr	r2, [pc, #260]	; (800a810 <TIM_Base_SetConfig+0x138>)
 800a70c:	4293      	cmp	r3, r2
 800a70e:	d007      	beq.n	800a720 <TIM_Base_SetConfig+0x48>
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	4a40      	ldr	r2, [pc, #256]	; (800a814 <TIM_Base_SetConfig+0x13c>)
 800a714:	4293      	cmp	r3, r2
 800a716:	d003      	beq.n	800a720 <TIM_Base_SetConfig+0x48>
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	4a3f      	ldr	r2, [pc, #252]	; (800a818 <TIM_Base_SetConfig+0x140>)
 800a71c:	4293      	cmp	r3, r2
 800a71e:	d108      	bne.n	800a732 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a720:	68fb      	ldr	r3, [r7, #12]
 800a722:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a726:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a728:	683b      	ldr	r3, [r7, #0]
 800a72a:	685b      	ldr	r3, [r3, #4]
 800a72c:	68fa      	ldr	r2, [r7, #12]
 800a72e:	4313      	orrs	r3, r2
 800a730:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	4a33      	ldr	r2, [pc, #204]	; (800a804 <TIM_Base_SetConfig+0x12c>)
 800a736:	4293      	cmp	r3, r2
 800a738:	d023      	beq.n	800a782 <TIM_Base_SetConfig+0xaa>
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a740:	d01f      	beq.n	800a782 <TIM_Base_SetConfig+0xaa>
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	4a30      	ldr	r2, [pc, #192]	; (800a808 <TIM_Base_SetConfig+0x130>)
 800a746:	4293      	cmp	r3, r2
 800a748:	d01b      	beq.n	800a782 <TIM_Base_SetConfig+0xaa>
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	4a2f      	ldr	r2, [pc, #188]	; (800a80c <TIM_Base_SetConfig+0x134>)
 800a74e:	4293      	cmp	r3, r2
 800a750:	d017      	beq.n	800a782 <TIM_Base_SetConfig+0xaa>
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	4a2e      	ldr	r2, [pc, #184]	; (800a810 <TIM_Base_SetConfig+0x138>)
 800a756:	4293      	cmp	r3, r2
 800a758:	d013      	beq.n	800a782 <TIM_Base_SetConfig+0xaa>
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	4a2d      	ldr	r2, [pc, #180]	; (800a814 <TIM_Base_SetConfig+0x13c>)
 800a75e:	4293      	cmp	r3, r2
 800a760:	d00f      	beq.n	800a782 <TIM_Base_SetConfig+0xaa>
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	4a2d      	ldr	r2, [pc, #180]	; (800a81c <TIM_Base_SetConfig+0x144>)
 800a766:	4293      	cmp	r3, r2
 800a768:	d00b      	beq.n	800a782 <TIM_Base_SetConfig+0xaa>
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	4a2c      	ldr	r2, [pc, #176]	; (800a820 <TIM_Base_SetConfig+0x148>)
 800a76e:	4293      	cmp	r3, r2
 800a770:	d007      	beq.n	800a782 <TIM_Base_SetConfig+0xaa>
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	4a2b      	ldr	r2, [pc, #172]	; (800a824 <TIM_Base_SetConfig+0x14c>)
 800a776:	4293      	cmp	r3, r2
 800a778:	d003      	beq.n	800a782 <TIM_Base_SetConfig+0xaa>
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	4a26      	ldr	r2, [pc, #152]	; (800a818 <TIM_Base_SetConfig+0x140>)
 800a77e:	4293      	cmp	r3, r2
 800a780:	d108      	bne.n	800a794 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a782:	68fb      	ldr	r3, [r7, #12]
 800a784:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a788:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a78a:	683b      	ldr	r3, [r7, #0]
 800a78c:	68db      	ldr	r3, [r3, #12]
 800a78e:	68fa      	ldr	r2, [r7, #12]
 800a790:	4313      	orrs	r3, r2
 800a792:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a794:	68fb      	ldr	r3, [r7, #12]
 800a796:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a79a:	683b      	ldr	r3, [r7, #0]
 800a79c:	695b      	ldr	r3, [r3, #20]
 800a79e:	4313      	orrs	r3, r2
 800a7a0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	68fa      	ldr	r2, [r7, #12]
 800a7a6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a7a8:	683b      	ldr	r3, [r7, #0]
 800a7aa:	689a      	ldr	r2, [r3, #8]
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a7b0:	683b      	ldr	r3, [r7, #0]
 800a7b2:	681a      	ldr	r2, [r3, #0]
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	4a12      	ldr	r2, [pc, #72]	; (800a804 <TIM_Base_SetConfig+0x12c>)
 800a7bc:	4293      	cmp	r3, r2
 800a7be:	d013      	beq.n	800a7e8 <TIM_Base_SetConfig+0x110>
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	4a14      	ldr	r2, [pc, #80]	; (800a814 <TIM_Base_SetConfig+0x13c>)
 800a7c4:	4293      	cmp	r3, r2
 800a7c6:	d00f      	beq.n	800a7e8 <TIM_Base_SetConfig+0x110>
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	4a14      	ldr	r2, [pc, #80]	; (800a81c <TIM_Base_SetConfig+0x144>)
 800a7cc:	4293      	cmp	r3, r2
 800a7ce:	d00b      	beq.n	800a7e8 <TIM_Base_SetConfig+0x110>
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	4a13      	ldr	r2, [pc, #76]	; (800a820 <TIM_Base_SetConfig+0x148>)
 800a7d4:	4293      	cmp	r3, r2
 800a7d6:	d007      	beq.n	800a7e8 <TIM_Base_SetConfig+0x110>
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	4a12      	ldr	r2, [pc, #72]	; (800a824 <TIM_Base_SetConfig+0x14c>)
 800a7dc:	4293      	cmp	r3, r2
 800a7de:	d003      	beq.n	800a7e8 <TIM_Base_SetConfig+0x110>
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	4a0d      	ldr	r2, [pc, #52]	; (800a818 <TIM_Base_SetConfig+0x140>)
 800a7e4:	4293      	cmp	r3, r2
 800a7e6:	d103      	bne.n	800a7f0 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a7e8:	683b      	ldr	r3, [r7, #0]
 800a7ea:	691a      	ldr	r2, [r3, #16]
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	2201      	movs	r2, #1
 800a7f4:	615a      	str	r2, [r3, #20]
}
 800a7f6:	bf00      	nop
 800a7f8:	3714      	adds	r7, #20
 800a7fa:	46bd      	mov	sp, r7
 800a7fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a800:	4770      	bx	lr
 800a802:	bf00      	nop
 800a804:	40012c00 	.word	0x40012c00
 800a808:	40000400 	.word	0x40000400
 800a80c:	40000800 	.word	0x40000800
 800a810:	40000c00 	.word	0x40000c00
 800a814:	40013400 	.word	0x40013400
 800a818:	40015000 	.word	0x40015000
 800a81c:	40014000 	.word	0x40014000
 800a820:	40014400 	.word	0x40014400
 800a824:	40014800 	.word	0x40014800

0800a828 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800a828:	b580      	push	{r7, lr}
 800a82a:	b086      	sub	sp, #24
 800a82c:	af00      	add	r7, sp, #0
 800a82e:	6078      	str	r0, [r7, #4]
 800a830:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	681b      	ldr	r3, [r3, #0]
 800a836:	689b      	ldr	r3, [r3, #8]
 800a838:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a83a:	697b      	ldr	r3, [r7, #20]
 800a83c:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800a840:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a844:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800a846:	683b      	ldr	r3, [r7, #0]
 800a848:	685b      	ldr	r3, [r3, #4]
 800a84a:	697a      	ldr	r2, [r7, #20]
 800a84c:	4313      	orrs	r3, r2
 800a84e:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 800a850:	697b      	ldr	r3, [r7, #20]
 800a852:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a856:	f023 0307 	bic.w	r3, r3, #7
 800a85a:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800a85c:	683b      	ldr	r3, [r7, #0]
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	697a      	ldr	r2, [r7, #20]
 800a862:	4313      	orrs	r3, r2
 800a864:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	697a      	ldr	r2, [r7, #20]
 800a86c:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800a86e:	683b      	ldr	r3, [r7, #0]
 800a870:	685b      	ldr	r3, [r3, #4]
 800a872:	2b70      	cmp	r3, #112	; 0x70
 800a874:	d034      	beq.n	800a8e0 <TIM_SlaveTimer_SetConfig+0xb8>
 800a876:	2b70      	cmp	r3, #112	; 0x70
 800a878:	d811      	bhi.n	800a89e <TIM_SlaveTimer_SetConfig+0x76>
 800a87a:	2b30      	cmp	r3, #48	; 0x30
 800a87c:	d07d      	beq.n	800a97a <TIM_SlaveTimer_SetConfig+0x152>
 800a87e:	2b30      	cmp	r3, #48	; 0x30
 800a880:	d806      	bhi.n	800a890 <TIM_SlaveTimer_SetConfig+0x68>
 800a882:	2b10      	cmp	r3, #16
 800a884:	d079      	beq.n	800a97a <TIM_SlaveTimer_SetConfig+0x152>
 800a886:	2b20      	cmp	r3, #32
 800a888:	d077      	beq.n	800a97a <TIM_SlaveTimer_SetConfig+0x152>
 800a88a:	2b00      	cmp	r3, #0
 800a88c:	d075      	beq.n	800a97a <TIM_SlaveTimer_SetConfig+0x152>
      assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_INSTANCE((htim->Instance), sSlaveConfig->InputTrigger));
      break;
    }

    default:
      break;
 800a88e:	e075      	b.n	800a97c <TIM_SlaveTimer_SetConfig+0x154>
  switch (sSlaveConfig->InputTrigger)
 800a890:	2b50      	cmp	r3, #80	; 0x50
 800a892:	d05e      	beq.n	800a952 <TIM_SlaveTimer_SetConfig+0x12a>
 800a894:	2b60      	cmp	r3, #96	; 0x60
 800a896:	d066      	beq.n	800a966 <TIM_SlaveTimer_SetConfig+0x13e>
 800a898:	2b40      	cmp	r3, #64	; 0x40
 800a89a:	d02c      	beq.n	800a8f6 <TIM_SlaveTimer_SetConfig+0xce>
      break;
 800a89c:	e06e      	b.n	800a97c <TIM_SlaveTimer_SetConfig+0x154>
  switch (sSlaveConfig->InputTrigger)
 800a89e:	4a3a      	ldr	r2, [pc, #232]	; (800a988 <TIM_SlaveTimer_SetConfig+0x160>)
 800a8a0:	4293      	cmp	r3, r2
 800a8a2:	d06a      	beq.n	800a97a <TIM_SlaveTimer_SetConfig+0x152>
 800a8a4:	4a38      	ldr	r2, [pc, #224]	; (800a988 <TIM_SlaveTimer_SetConfig+0x160>)
 800a8a6:	4293      	cmp	r3, r2
 800a8a8:	d809      	bhi.n	800a8be <TIM_SlaveTimer_SetConfig+0x96>
 800a8aa:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800a8ae:	d064      	beq.n	800a97a <TIM_SlaveTimer_SetConfig+0x152>
 800a8b0:	4a36      	ldr	r2, [pc, #216]	; (800a98c <TIM_SlaveTimer_SetConfig+0x164>)
 800a8b2:	4293      	cmp	r3, r2
 800a8b4:	d061      	beq.n	800a97a <TIM_SlaveTimer_SetConfig+0x152>
 800a8b6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a8ba:	d05e      	beq.n	800a97a <TIM_SlaveTimer_SetConfig+0x152>
      break;
 800a8bc:	e05e      	b.n	800a97c <TIM_SlaveTimer_SetConfig+0x154>
  switch (sSlaveConfig->InputTrigger)
 800a8be:	4a34      	ldr	r2, [pc, #208]	; (800a990 <TIM_SlaveTimer_SetConfig+0x168>)
 800a8c0:	4293      	cmp	r3, r2
 800a8c2:	d05a      	beq.n	800a97a <TIM_SlaveTimer_SetConfig+0x152>
 800a8c4:	4a32      	ldr	r2, [pc, #200]	; (800a990 <TIM_SlaveTimer_SetConfig+0x168>)
 800a8c6:	4293      	cmp	r3, r2
 800a8c8:	d803      	bhi.n	800a8d2 <TIM_SlaveTimer_SetConfig+0xaa>
 800a8ca:	4a32      	ldr	r2, [pc, #200]	; (800a994 <TIM_SlaveTimer_SetConfig+0x16c>)
 800a8cc:	4293      	cmp	r3, r2
 800a8ce:	d054      	beq.n	800a97a <TIM_SlaveTimer_SetConfig+0x152>
      break;
 800a8d0:	e054      	b.n	800a97c <TIM_SlaveTimer_SetConfig+0x154>
  switch (sSlaveConfig->InputTrigger)
 800a8d2:	4a31      	ldr	r2, [pc, #196]	; (800a998 <TIM_SlaveTimer_SetConfig+0x170>)
 800a8d4:	4293      	cmp	r3, r2
 800a8d6:	d050      	beq.n	800a97a <TIM_SlaveTimer_SetConfig+0x152>
 800a8d8:	4a30      	ldr	r2, [pc, #192]	; (800a99c <TIM_SlaveTimer_SetConfig+0x174>)
 800a8da:	4293      	cmp	r3, r2
 800a8dc:	d04d      	beq.n	800a97a <TIM_SlaveTimer_SetConfig+0x152>
      break;
 800a8de:	e04d      	b.n	800a97c <TIM_SlaveTimer_SetConfig+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	6818      	ldr	r0, [r3, #0]
 800a8e4:	683b      	ldr	r3, [r7, #0]
 800a8e6:	68d9      	ldr	r1, [r3, #12]
 800a8e8:	683b      	ldr	r3, [r7, #0]
 800a8ea:	689a      	ldr	r2, [r3, #8]
 800a8ec:	683b      	ldr	r3, [r7, #0]
 800a8ee:	691b      	ldr	r3, [r3, #16]
 800a8f0:	f000 f8d2 	bl	800aa98 <TIM_ETR_SetConfig>
      break;
 800a8f4:	e042      	b.n	800a97c <TIM_SlaveTimer_SetConfig+0x154>
      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_COMBINED_GATEDRESET))
 800a8f6:	683b      	ldr	r3, [r7, #0]
 800a8f8:	681b      	ldr	r3, [r3, #0]
 800a8fa:	2b05      	cmp	r3, #5
 800a8fc:	d004      	beq.n	800a908 <TIM_SlaveTimer_SetConfig+0xe0>
 800a8fe:	683b      	ldr	r3, [r7, #0]
 800a900:	681b      	ldr	r3, [r3, #0]
 800a902:	f1b3 1f01 	cmp.w	r3, #65537	; 0x10001
 800a906:	d101      	bne.n	800a90c <TIM_SlaveTimer_SetConfig+0xe4>
        return HAL_ERROR;
 800a908:	2301      	movs	r3, #1
 800a90a:	e038      	b.n	800a97e <TIM_SlaveTimer_SetConfig+0x156>
      tmpccer = htim->Instance->CCER;
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	681b      	ldr	r3, [r3, #0]
 800a910:	6a1b      	ldr	r3, [r3, #32]
 800a912:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	681b      	ldr	r3, [r3, #0]
 800a918:	6a1a      	ldr	r2, [r3, #32]
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	f022 0201 	bic.w	r2, r2, #1
 800a922:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	699b      	ldr	r3, [r3, #24]
 800a92a:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a92c:	68fb      	ldr	r3, [r7, #12]
 800a92e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a932:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800a934:	683b      	ldr	r3, [r7, #0]
 800a936:	691b      	ldr	r3, [r3, #16]
 800a938:	011b      	lsls	r3, r3, #4
 800a93a:	68fa      	ldr	r2, [r7, #12]
 800a93c:	4313      	orrs	r3, r2
 800a93e:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	681b      	ldr	r3, [r3, #0]
 800a944:	68fa      	ldr	r2, [r7, #12]
 800a946:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	681b      	ldr	r3, [r3, #0]
 800a94c:	693a      	ldr	r2, [r7, #16]
 800a94e:	621a      	str	r2, [r3, #32]
      break;
 800a950:	e014      	b.n	800a97c <TIM_SlaveTimer_SetConfig+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	6818      	ldr	r0, [r3, #0]
 800a956:	683b      	ldr	r3, [r7, #0]
 800a958:	6899      	ldr	r1, [r3, #8]
 800a95a:	683b      	ldr	r3, [r7, #0]
 800a95c:	691b      	ldr	r3, [r3, #16]
 800a95e:	461a      	mov	r2, r3
 800a960:	f000 f81e 	bl	800a9a0 <TIM_TI1_ConfigInputStage>
      break;
 800a964:	e00a      	b.n	800a97c <TIM_SlaveTimer_SetConfig+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	6818      	ldr	r0, [r3, #0]
 800a96a:	683b      	ldr	r3, [r7, #0]
 800a96c:	6899      	ldr	r1, [r3, #8]
 800a96e:	683b      	ldr	r3, [r7, #0]
 800a970:	691b      	ldr	r3, [r3, #16]
 800a972:	461a      	mov	r2, r3
 800a974:	f000 f843 	bl	800a9fe <TIM_TI2_ConfigInputStage>
      break;
 800a978:	e000      	b.n	800a97c <TIM_SlaveTimer_SetConfig+0x154>
      break;
 800a97a:	bf00      	nop
  }
  return HAL_OK;
 800a97c:	2300      	movs	r3, #0
}
 800a97e:	4618      	mov	r0, r3
 800a980:	3718      	adds	r7, #24
 800a982:	46bd      	mov	sp, r7
 800a984:	bd80      	pop	{r7, pc}
 800a986:	bf00      	nop
 800a988:	00100030 	.word	0x00100030
 800a98c:	00100020 	.word	0x00100020
 800a990:	00100050 	.word	0x00100050
 800a994:	00100040 	.word	0x00100040
 800a998:	00100060 	.word	0x00100060
 800a99c:	00100070 	.word	0x00100070

0800a9a0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a9a0:	b480      	push	{r7}
 800a9a2:	b087      	sub	sp, #28
 800a9a4:	af00      	add	r7, sp, #0
 800a9a6:	60f8      	str	r0, [r7, #12]
 800a9a8:	60b9      	str	r1, [r7, #8]
 800a9aa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a9ac:	68fb      	ldr	r3, [r7, #12]
 800a9ae:	6a1b      	ldr	r3, [r3, #32]
 800a9b0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a9b2:	68fb      	ldr	r3, [r7, #12]
 800a9b4:	6a1b      	ldr	r3, [r3, #32]
 800a9b6:	f023 0201 	bic.w	r2, r3, #1
 800a9ba:	68fb      	ldr	r3, [r7, #12]
 800a9bc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a9be:	68fb      	ldr	r3, [r7, #12]
 800a9c0:	699b      	ldr	r3, [r3, #24]
 800a9c2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a9c4:	693b      	ldr	r3, [r7, #16]
 800a9c6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a9ca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	011b      	lsls	r3, r3, #4
 800a9d0:	693a      	ldr	r2, [r7, #16]
 800a9d2:	4313      	orrs	r3, r2
 800a9d4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a9d6:	697b      	ldr	r3, [r7, #20]
 800a9d8:	f023 030a 	bic.w	r3, r3, #10
 800a9dc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a9de:	697a      	ldr	r2, [r7, #20]
 800a9e0:	68bb      	ldr	r3, [r7, #8]
 800a9e2:	4313      	orrs	r3, r2
 800a9e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a9e6:	68fb      	ldr	r3, [r7, #12]
 800a9e8:	693a      	ldr	r2, [r7, #16]
 800a9ea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a9ec:	68fb      	ldr	r3, [r7, #12]
 800a9ee:	697a      	ldr	r2, [r7, #20]
 800a9f0:	621a      	str	r2, [r3, #32]
}
 800a9f2:	bf00      	nop
 800a9f4:	371c      	adds	r7, #28
 800a9f6:	46bd      	mov	sp, r7
 800a9f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9fc:	4770      	bx	lr

0800a9fe <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a9fe:	b480      	push	{r7}
 800aa00:	b087      	sub	sp, #28
 800aa02:	af00      	add	r7, sp, #0
 800aa04:	60f8      	str	r0, [r7, #12]
 800aa06:	60b9      	str	r1, [r7, #8]
 800aa08:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800aa0a:	68fb      	ldr	r3, [r7, #12]
 800aa0c:	6a1b      	ldr	r3, [r3, #32]
 800aa0e:	f023 0210 	bic.w	r2, r3, #16
 800aa12:	68fb      	ldr	r3, [r7, #12]
 800aa14:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800aa16:	68fb      	ldr	r3, [r7, #12]
 800aa18:	699b      	ldr	r3, [r3, #24]
 800aa1a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800aa1c:	68fb      	ldr	r3, [r7, #12]
 800aa1e:	6a1b      	ldr	r3, [r3, #32]
 800aa20:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800aa22:	697b      	ldr	r3, [r7, #20]
 800aa24:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800aa28:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	031b      	lsls	r3, r3, #12
 800aa2e:	697a      	ldr	r2, [r7, #20]
 800aa30:	4313      	orrs	r3, r2
 800aa32:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800aa34:	693b      	ldr	r3, [r7, #16]
 800aa36:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800aa3a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800aa3c:	68bb      	ldr	r3, [r7, #8]
 800aa3e:	011b      	lsls	r3, r3, #4
 800aa40:	693a      	ldr	r2, [r7, #16]
 800aa42:	4313      	orrs	r3, r2
 800aa44:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	697a      	ldr	r2, [r7, #20]
 800aa4a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800aa4c:	68fb      	ldr	r3, [r7, #12]
 800aa4e:	693a      	ldr	r2, [r7, #16]
 800aa50:	621a      	str	r2, [r3, #32]
}
 800aa52:	bf00      	nop
 800aa54:	371c      	adds	r7, #28
 800aa56:	46bd      	mov	sp, r7
 800aa58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa5c:	4770      	bx	lr

0800aa5e <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800aa5e:	b480      	push	{r7}
 800aa60:	b085      	sub	sp, #20
 800aa62:	af00      	add	r7, sp, #0
 800aa64:	6078      	str	r0, [r7, #4]
 800aa66:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	689b      	ldr	r3, [r3, #8]
 800aa6c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800aa6e:	68fb      	ldr	r3, [r7, #12]
 800aa70:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800aa74:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800aa78:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800aa7a:	683a      	ldr	r2, [r7, #0]
 800aa7c:	68fb      	ldr	r3, [r7, #12]
 800aa7e:	4313      	orrs	r3, r2
 800aa80:	f043 0307 	orr.w	r3, r3, #7
 800aa84:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	68fa      	ldr	r2, [r7, #12]
 800aa8a:	609a      	str	r2, [r3, #8]
}
 800aa8c:	bf00      	nop
 800aa8e:	3714      	adds	r7, #20
 800aa90:	46bd      	mov	sp, r7
 800aa92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa96:	4770      	bx	lr

0800aa98 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800aa98:	b480      	push	{r7}
 800aa9a:	b087      	sub	sp, #28
 800aa9c:	af00      	add	r7, sp, #0
 800aa9e:	60f8      	str	r0, [r7, #12]
 800aaa0:	60b9      	str	r1, [r7, #8]
 800aaa2:	607a      	str	r2, [r7, #4]
 800aaa4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800aaa6:	68fb      	ldr	r3, [r7, #12]
 800aaa8:	689b      	ldr	r3, [r3, #8]
 800aaaa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800aaac:	697b      	ldr	r3, [r7, #20]
 800aaae:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800aab2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800aab4:	683b      	ldr	r3, [r7, #0]
 800aab6:	021a      	lsls	r2, r3, #8
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	431a      	orrs	r2, r3
 800aabc:	68bb      	ldr	r3, [r7, #8]
 800aabe:	4313      	orrs	r3, r2
 800aac0:	697a      	ldr	r2, [r7, #20]
 800aac2:	4313      	orrs	r3, r2
 800aac4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800aac6:	68fb      	ldr	r3, [r7, #12]
 800aac8:	697a      	ldr	r2, [r7, #20]
 800aaca:	609a      	str	r2, [r3, #8]
}
 800aacc:	bf00      	nop
 800aace:	371c      	adds	r7, #28
 800aad0:	46bd      	mov	sp, r7
 800aad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aad6:	4770      	bx	lr

0800aad8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800aad8:	b480      	push	{r7}
 800aada:	b085      	sub	sp, #20
 800aadc:	af00      	add	r7, sp, #0
 800aade:	6078      	str	r0, [r7, #4]
 800aae0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800aae8:	2b01      	cmp	r3, #1
 800aaea:	d101      	bne.n	800aaf0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800aaec:	2302      	movs	r3, #2
 800aaee:	e074      	b.n	800abda <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	2201      	movs	r2, #1
 800aaf4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	2202      	movs	r2, #2
 800aafc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	685b      	ldr	r3, [r3, #4]
 800ab06:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	689b      	ldr	r3, [r3, #8]
 800ab0e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	681b      	ldr	r3, [r3, #0]
 800ab14:	4a34      	ldr	r2, [pc, #208]	; (800abe8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800ab16:	4293      	cmp	r3, r2
 800ab18:	d009      	beq.n	800ab2e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	681b      	ldr	r3, [r3, #0]
 800ab1e:	4a33      	ldr	r2, [pc, #204]	; (800abec <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800ab20:	4293      	cmp	r3, r2
 800ab22:	d004      	beq.n	800ab2e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	681b      	ldr	r3, [r3, #0]
 800ab28:	4a31      	ldr	r2, [pc, #196]	; (800abf0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800ab2a:	4293      	cmp	r3, r2
 800ab2c:	d108      	bne.n	800ab40 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800ab2e:	68fb      	ldr	r3, [r7, #12]
 800ab30:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800ab34:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800ab36:	683b      	ldr	r3, [r7, #0]
 800ab38:	685b      	ldr	r3, [r3, #4]
 800ab3a:	68fa      	ldr	r2, [r7, #12]
 800ab3c:	4313      	orrs	r3, r2
 800ab3e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800ab40:	68fb      	ldr	r3, [r7, #12]
 800ab42:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800ab46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ab4a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800ab4c:	683b      	ldr	r3, [r7, #0]
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	68fa      	ldr	r2, [r7, #12]
 800ab52:	4313      	orrs	r3, r2
 800ab54:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	681b      	ldr	r3, [r3, #0]
 800ab5a:	68fa      	ldr	r2, [r7, #12]
 800ab5c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	4a21      	ldr	r2, [pc, #132]	; (800abe8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800ab64:	4293      	cmp	r3, r2
 800ab66:	d022      	beq.n	800abae <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	681b      	ldr	r3, [r3, #0]
 800ab6c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ab70:	d01d      	beq.n	800abae <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	681b      	ldr	r3, [r3, #0]
 800ab76:	4a1f      	ldr	r2, [pc, #124]	; (800abf4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800ab78:	4293      	cmp	r3, r2
 800ab7a:	d018      	beq.n	800abae <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	681b      	ldr	r3, [r3, #0]
 800ab80:	4a1d      	ldr	r2, [pc, #116]	; (800abf8 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800ab82:	4293      	cmp	r3, r2
 800ab84:	d013      	beq.n	800abae <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	681b      	ldr	r3, [r3, #0]
 800ab8a:	4a1c      	ldr	r2, [pc, #112]	; (800abfc <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800ab8c:	4293      	cmp	r3, r2
 800ab8e:	d00e      	beq.n	800abae <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	681b      	ldr	r3, [r3, #0]
 800ab94:	4a15      	ldr	r2, [pc, #84]	; (800abec <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800ab96:	4293      	cmp	r3, r2
 800ab98:	d009      	beq.n	800abae <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	681b      	ldr	r3, [r3, #0]
 800ab9e:	4a18      	ldr	r2, [pc, #96]	; (800ac00 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800aba0:	4293      	cmp	r3, r2
 800aba2:	d004      	beq.n	800abae <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	681b      	ldr	r3, [r3, #0]
 800aba8:	4a11      	ldr	r2, [pc, #68]	; (800abf0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800abaa:	4293      	cmp	r3, r2
 800abac:	d10c      	bne.n	800abc8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800abae:	68bb      	ldr	r3, [r7, #8]
 800abb0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800abb4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800abb6:	683b      	ldr	r3, [r7, #0]
 800abb8:	689b      	ldr	r3, [r3, #8]
 800abba:	68ba      	ldr	r2, [r7, #8]
 800abbc:	4313      	orrs	r3, r2
 800abbe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	681b      	ldr	r3, [r3, #0]
 800abc4:	68ba      	ldr	r2, [r7, #8]
 800abc6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	2201      	movs	r2, #1
 800abcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	2200      	movs	r2, #0
 800abd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800abd8:	2300      	movs	r3, #0
}
 800abda:	4618      	mov	r0, r3
 800abdc:	3714      	adds	r7, #20
 800abde:	46bd      	mov	sp, r7
 800abe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abe4:	4770      	bx	lr
 800abe6:	bf00      	nop
 800abe8:	40012c00 	.word	0x40012c00
 800abec:	40013400 	.word	0x40013400
 800abf0:	40015000 	.word	0x40015000
 800abf4:	40000400 	.word	0x40000400
 800abf8:	40000800 	.word	0x40000800
 800abfc:	40000c00 	.word	0x40000c00
 800ac00:	40014000 	.word	0x40014000

0800ac04 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800ac04:	b480      	push	{r7}
 800ac06:	b085      	sub	sp, #20
 800ac08:	af00      	add	r7, sp, #0
 800ac0a:	6078      	str	r0, [r7, #4]
 800ac0c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800ac0e:	2300      	movs	r3, #0
 800ac10:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ac18:	2b01      	cmp	r3, #1
 800ac1a:	d101      	bne.n	800ac20 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800ac1c:	2302      	movs	r3, #2
 800ac1e:	e096      	b.n	800ad4e <HAL_TIMEx_ConfigBreakDeadTime+0x14a>
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	2201      	movs	r2, #1
 800ac24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800ac28:	68fb      	ldr	r3, [r7, #12]
 800ac2a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800ac2e:	683b      	ldr	r3, [r7, #0]
 800ac30:	68db      	ldr	r3, [r3, #12]
 800ac32:	4313      	orrs	r3, r2
 800ac34:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800ac36:	68fb      	ldr	r3, [r7, #12]
 800ac38:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800ac3c:	683b      	ldr	r3, [r7, #0]
 800ac3e:	689b      	ldr	r3, [r3, #8]
 800ac40:	4313      	orrs	r3, r2
 800ac42:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800ac44:	68fb      	ldr	r3, [r7, #12]
 800ac46:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800ac4a:	683b      	ldr	r3, [r7, #0]
 800ac4c:	685b      	ldr	r3, [r3, #4]
 800ac4e:	4313      	orrs	r3, r2
 800ac50:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800ac52:	68fb      	ldr	r3, [r7, #12]
 800ac54:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800ac58:	683b      	ldr	r3, [r7, #0]
 800ac5a:	681b      	ldr	r3, [r3, #0]
 800ac5c:	4313      	orrs	r3, r2
 800ac5e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800ac60:	68fb      	ldr	r3, [r7, #12]
 800ac62:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800ac66:	683b      	ldr	r3, [r7, #0]
 800ac68:	691b      	ldr	r3, [r3, #16]
 800ac6a:	4313      	orrs	r3, r2
 800ac6c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800ac6e:	68fb      	ldr	r3, [r7, #12]
 800ac70:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800ac74:	683b      	ldr	r3, [r7, #0]
 800ac76:	695b      	ldr	r3, [r3, #20]
 800ac78:	4313      	orrs	r3, r2
 800ac7a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800ac7c:	68fb      	ldr	r3, [r7, #12]
 800ac7e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800ac82:	683b      	ldr	r3, [r7, #0]
 800ac84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ac86:	4313      	orrs	r3, r2
 800ac88:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800ac8a:	68fb      	ldr	r3, [r7, #12]
 800ac8c:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800ac90:	683b      	ldr	r3, [r7, #0]
 800ac92:	699b      	ldr	r3, [r3, #24]
 800ac94:	041b      	lsls	r3, r3, #16
 800ac96:	4313      	orrs	r3, r2
 800ac98:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	681b      	ldr	r3, [r3, #0]
 800ac9e:	4a2f      	ldr	r2, [pc, #188]	; (800ad5c <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800aca0:	4293      	cmp	r3, r2
 800aca2:	d009      	beq.n	800acb8 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	681b      	ldr	r3, [r3, #0]
 800aca8:	4a2d      	ldr	r2, [pc, #180]	; (800ad60 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800acaa:	4293      	cmp	r3, r2
 800acac:	d004      	beq.n	800acb8 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	681b      	ldr	r3, [r3, #0]
 800acb2:	4a2c      	ldr	r2, [pc, #176]	; (800ad64 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800acb4:	4293      	cmp	r3, r2
 800acb6:	d106      	bne.n	800acc6 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800acb8:	68fb      	ldr	r3, [r7, #12]
 800acba:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800acbe:	683b      	ldr	r3, [r7, #0]
 800acc0:	69db      	ldr	r3, [r3, #28]
 800acc2:	4313      	orrs	r3, r2
 800acc4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	681b      	ldr	r3, [r3, #0]
 800acca:	4a24      	ldr	r2, [pc, #144]	; (800ad5c <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800accc:	4293      	cmp	r3, r2
 800acce:	d009      	beq.n	800ace4 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	681b      	ldr	r3, [r3, #0]
 800acd4:	4a22      	ldr	r2, [pc, #136]	; (800ad60 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800acd6:	4293      	cmp	r3, r2
 800acd8:	d004      	beq.n	800ace4 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	681b      	ldr	r3, [r3, #0]
 800acde:	4a21      	ldr	r2, [pc, #132]	; (800ad64 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800ace0:	4293      	cmp	r3, r2
 800ace2:	d12b      	bne.n	800ad3c <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800ace4:	68fb      	ldr	r3, [r7, #12]
 800ace6:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800acea:	683b      	ldr	r3, [r7, #0]
 800acec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800acee:	051b      	lsls	r3, r3, #20
 800acf0:	4313      	orrs	r3, r2
 800acf2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800acf4:	68fb      	ldr	r3, [r7, #12]
 800acf6:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800acfa:	683b      	ldr	r3, [r7, #0]
 800acfc:	6a1b      	ldr	r3, [r3, #32]
 800acfe:	4313      	orrs	r3, r2
 800ad00:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800ad02:	68fb      	ldr	r3, [r7, #12]
 800ad04:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800ad08:	683b      	ldr	r3, [r7, #0]
 800ad0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad0c:	4313      	orrs	r3, r2
 800ad0e:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	681b      	ldr	r3, [r3, #0]
 800ad14:	4a11      	ldr	r2, [pc, #68]	; (800ad5c <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800ad16:	4293      	cmp	r3, r2
 800ad18:	d009      	beq.n	800ad2e <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	681b      	ldr	r3, [r3, #0]
 800ad1e:	4a10      	ldr	r2, [pc, #64]	; (800ad60 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800ad20:	4293      	cmp	r3, r2
 800ad22:	d004      	beq.n	800ad2e <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	4a0e      	ldr	r2, [pc, #56]	; (800ad64 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800ad2a:	4293      	cmp	r3, r2
 800ad2c:	d106      	bne.n	800ad3c <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800ad2e:	68fb      	ldr	r3, [r7, #12]
 800ad30:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800ad34:	683b      	ldr	r3, [r7, #0]
 800ad36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad38:	4313      	orrs	r3, r2
 800ad3a:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	681b      	ldr	r3, [r3, #0]
 800ad40:	68fa      	ldr	r2, [r7, #12]
 800ad42:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	2200      	movs	r2, #0
 800ad48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800ad4c:	2300      	movs	r3, #0
}
 800ad4e:	4618      	mov	r0, r3
 800ad50:	3714      	adds	r7, #20
 800ad52:	46bd      	mov	sp, r7
 800ad54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad58:	4770      	bx	lr
 800ad5a:	bf00      	nop
 800ad5c:	40012c00 	.word	0x40012c00
 800ad60:	40013400 	.word	0x40013400
 800ad64:	40015000 	.word	0x40015000

0800ad68 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800ad68:	b480      	push	{r7}
 800ad6a:	b083      	sub	sp, #12
 800ad6c:	af00      	add	r7, sp, #0
 800ad6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800ad70:	bf00      	nop
 800ad72:	370c      	adds	r7, #12
 800ad74:	46bd      	mov	sp, r7
 800ad76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad7a:	4770      	bx	lr

0800ad7c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800ad7c:	b480      	push	{r7}
 800ad7e:	b083      	sub	sp, #12
 800ad80:	af00      	add	r7, sp, #0
 800ad82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800ad84:	bf00      	nop
 800ad86:	370c      	adds	r7, #12
 800ad88:	46bd      	mov	sp, r7
 800ad8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad8e:	4770      	bx	lr

0800ad90 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800ad90:	b480      	push	{r7}
 800ad92:	b083      	sub	sp, #12
 800ad94:	af00      	add	r7, sp, #0
 800ad96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800ad98:	bf00      	nop
 800ad9a:	370c      	adds	r7, #12
 800ad9c:	46bd      	mov	sp, r7
 800ad9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ada2:	4770      	bx	lr

0800ada4 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800ada4:	b480      	push	{r7}
 800ada6:	b083      	sub	sp, #12
 800ada8:	af00      	add	r7, sp, #0
 800adaa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800adac:	bf00      	nop
 800adae:	370c      	adds	r7, #12
 800adb0:	46bd      	mov	sp, r7
 800adb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adb6:	4770      	bx	lr

0800adb8 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800adb8:	b480      	push	{r7}
 800adba:	b083      	sub	sp, #12
 800adbc:	af00      	add	r7, sp, #0
 800adbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800adc0:	bf00      	nop
 800adc2:	370c      	adds	r7, #12
 800adc4:	46bd      	mov	sp, r7
 800adc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adca:	4770      	bx	lr

0800adcc <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800adcc:	b480      	push	{r7}
 800adce:	b083      	sub	sp, #12
 800add0:	af00      	add	r7, sp, #0
 800add2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800add4:	bf00      	nop
 800add6:	370c      	adds	r7, #12
 800add8:	46bd      	mov	sp, r7
 800adda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adde:	4770      	bx	lr

0800ade0 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800ade0:	b480      	push	{r7}
 800ade2:	b083      	sub	sp, #12
 800ade4:	af00      	add	r7, sp, #0
 800ade6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800ade8:	bf00      	nop
 800adea:	370c      	adds	r7, #12
 800adec:	46bd      	mov	sp, r7
 800adee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adf2:	4770      	bx	lr

0800adf4 <LL_EXTI_EnableIT_0_31>:
{
 800adf4:	b480      	push	{r7}
 800adf6:	b083      	sub	sp, #12
 800adf8:	af00      	add	r7, sp, #0
 800adfa:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 800adfc:	4b05      	ldr	r3, [pc, #20]	; (800ae14 <LL_EXTI_EnableIT_0_31+0x20>)
 800adfe:	681a      	ldr	r2, [r3, #0]
 800ae00:	4904      	ldr	r1, [pc, #16]	; (800ae14 <LL_EXTI_EnableIT_0_31+0x20>)
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	4313      	orrs	r3, r2
 800ae06:	600b      	str	r3, [r1, #0]
}
 800ae08:	bf00      	nop
 800ae0a:	370c      	adds	r7, #12
 800ae0c:	46bd      	mov	sp, r7
 800ae0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae12:	4770      	bx	lr
 800ae14:	40010400 	.word	0x40010400

0800ae18 <LL_EXTI_EnableIT_32_63>:
{
 800ae18:	b480      	push	{r7}
 800ae1a:	b083      	sub	sp, #12
 800ae1c:	af00      	add	r7, sp, #0
 800ae1e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 800ae20:	4b05      	ldr	r3, [pc, #20]	; (800ae38 <LL_EXTI_EnableIT_32_63+0x20>)
 800ae22:	6a1a      	ldr	r2, [r3, #32]
 800ae24:	4904      	ldr	r1, [pc, #16]	; (800ae38 <LL_EXTI_EnableIT_32_63+0x20>)
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	4313      	orrs	r3, r2
 800ae2a:	620b      	str	r3, [r1, #32]
}
 800ae2c:	bf00      	nop
 800ae2e:	370c      	adds	r7, #12
 800ae30:	46bd      	mov	sp, r7
 800ae32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae36:	4770      	bx	lr
 800ae38:	40010400 	.word	0x40010400

0800ae3c <LL_EXTI_DisableIT_0_31>:
{
 800ae3c:	b480      	push	{r7}
 800ae3e:	b083      	sub	sp, #12
 800ae40:	af00      	add	r7, sp, #0
 800ae42:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 800ae44:	4b06      	ldr	r3, [pc, #24]	; (800ae60 <LL_EXTI_DisableIT_0_31+0x24>)
 800ae46:	681a      	ldr	r2, [r3, #0]
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	43db      	mvns	r3, r3
 800ae4c:	4904      	ldr	r1, [pc, #16]	; (800ae60 <LL_EXTI_DisableIT_0_31+0x24>)
 800ae4e:	4013      	ands	r3, r2
 800ae50:	600b      	str	r3, [r1, #0]
}
 800ae52:	bf00      	nop
 800ae54:	370c      	adds	r7, #12
 800ae56:	46bd      	mov	sp, r7
 800ae58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae5c:	4770      	bx	lr
 800ae5e:	bf00      	nop
 800ae60:	40010400 	.word	0x40010400

0800ae64 <LL_EXTI_DisableIT_32_63>:
{
 800ae64:	b480      	push	{r7}
 800ae66:	b083      	sub	sp, #12
 800ae68:	af00      	add	r7, sp, #0
 800ae6a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 800ae6c:	4b06      	ldr	r3, [pc, #24]	; (800ae88 <LL_EXTI_DisableIT_32_63+0x24>)
 800ae6e:	6a1a      	ldr	r2, [r3, #32]
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	43db      	mvns	r3, r3
 800ae74:	4904      	ldr	r1, [pc, #16]	; (800ae88 <LL_EXTI_DisableIT_32_63+0x24>)
 800ae76:	4013      	ands	r3, r2
 800ae78:	620b      	str	r3, [r1, #32]
}
 800ae7a:	bf00      	nop
 800ae7c:	370c      	adds	r7, #12
 800ae7e:	46bd      	mov	sp, r7
 800ae80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae84:	4770      	bx	lr
 800ae86:	bf00      	nop
 800ae88:	40010400 	.word	0x40010400

0800ae8c <LL_EXTI_EnableEvent_0_31>:
{
 800ae8c:	b480      	push	{r7}
 800ae8e:	b083      	sub	sp, #12
 800ae90:	af00      	add	r7, sp, #0
 800ae92:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 800ae94:	4b05      	ldr	r3, [pc, #20]	; (800aeac <LL_EXTI_EnableEvent_0_31+0x20>)
 800ae96:	685a      	ldr	r2, [r3, #4]
 800ae98:	4904      	ldr	r1, [pc, #16]	; (800aeac <LL_EXTI_EnableEvent_0_31+0x20>)
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	4313      	orrs	r3, r2
 800ae9e:	604b      	str	r3, [r1, #4]
}
 800aea0:	bf00      	nop
 800aea2:	370c      	adds	r7, #12
 800aea4:	46bd      	mov	sp, r7
 800aea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeaa:	4770      	bx	lr
 800aeac:	40010400 	.word	0x40010400

0800aeb0 <LL_EXTI_EnableEvent_32_63>:
{
 800aeb0:	b480      	push	{r7}
 800aeb2:	b083      	sub	sp, #12
 800aeb4:	af00      	add	r7, sp, #0
 800aeb6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 800aeb8:	4b05      	ldr	r3, [pc, #20]	; (800aed0 <LL_EXTI_EnableEvent_32_63+0x20>)
 800aeba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800aebc:	4904      	ldr	r1, [pc, #16]	; (800aed0 <LL_EXTI_EnableEvent_32_63+0x20>)
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	4313      	orrs	r3, r2
 800aec2:	624b      	str	r3, [r1, #36]	; 0x24
}
 800aec4:	bf00      	nop
 800aec6:	370c      	adds	r7, #12
 800aec8:	46bd      	mov	sp, r7
 800aeca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aece:	4770      	bx	lr
 800aed0:	40010400 	.word	0x40010400

0800aed4 <LL_EXTI_DisableEvent_0_31>:
{
 800aed4:	b480      	push	{r7}
 800aed6:	b083      	sub	sp, #12
 800aed8:	af00      	add	r7, sp, #0
 800aeda:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 800aedc:	4b06      	ldr	r3, [pc, #24]	; (800aef8 <LL_EXTI_DisableEvent_0_31+0x24>)
 800aede:	685a      	ldr	r2, [r3, #4]
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	43db      	mvns	r3, r3
 800aee4:	4904      	ldr	r1, [pc, #16]	; (800aef8 <LL_EXTI_DisableEvent_0_31+0x24>)
 800aee6:	4013      	ands	r3, r2
 800aee8:	604b      	str	r3, [r1, #4]
}
 800aeea:	bf00      	nop
 800aeec:	370c      	adds	r7, #12
 800aeee:	46bd      	mov	sp, r7
 800aef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aef4:	4770      	bx	lr
 800aef6:	bf00      	nop
 800aef8:	40010400 	.word	0x40010400

0800aefc <LL_EXTI_DisableEvent_32_63>:
{
 800aefc:	b480      	push	{r7}
 800aefe:	b083      	sub	sp, #12
 800af00:	af00      	add	r7, sp, #0
 800af02:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 800af04:	4b06      	ldr	r3, [pc, #24]	; (800af20 <LL_EXTI_DisableEvent_32_63+0x24>)
 800af06:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	43db      	mvns	r3, r3
 800af0c:	4904      	ldr	r1, [pc, #16]	; (800af20 <LL_EXTI_DisableEvent_32_63+0x24>)
 800af0e:	4013      	ands	r3, r2
 800af10:	624b      	str	r3, [r1, #36]	; 0x24
}
 800af12:	bf00      	nop
 800af14:	370c      	adds	r7, #12
 800af16:	46bd      	mov	sp, r7
 800af18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af1c:	4770      	bx	lr
 800af1e:	bf00      	nop
 800af20:	40010400 	.word	0x40010400

0800af24 <LL_EXTI_EnableRisingTrig_0_31>:
{
 800af24:	b480      	push	{r7}
 800af26:	b083      	sub	sp, #12
 800af28:	af00      	add	r7, sp, #0
 800af2a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 800af2c:	4b05      	ldr	r3, [pc, #20]	; (800af44 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800af2e:	689a      	ldr	r2, [r3, #8]
 800af30:	4904      	ldr	r1, [pc, #16]	; (800af44 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	4313      	orrs	r3, r2
 800af36:	608b      	str	r3, [r1, #8]
}
 800af38:	bf00      	nop
 800af3a:	370c      	adds	r7, #12
 800af3c:	46bd      	mov	sp, r7
 800af3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af42:	4770      	bx	lr
 800af44:	40010400 	.word	0x40010400

0800af48 <LL_EXTI_EnableRisingTrig_32_63>:
{
 800af48:	b480      	push	{r7}
 800af4a:	b083      	sub	sp, #12
 800af4c:	af00      	add	r7, sp, #0
 800af4e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 800af50:	4b05      	ldr	r3, [pc, #20]	; (800af68 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800af52:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800af54:	4904      	ldr	r1, [pc, #16]	; (800af68 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	4313      	orrs	r3, r2
 800af5a:	628b      	str	r3, [r1, #40]	; 0x28
}
 800af5c:	bf00      	nop
 800af5e:	370c      	adds	r7, #12
 800af60:	46bd      	mov	sp, r7
 800af62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af66:	4770      	bx	lr
 800af68:	40010400 	.word	0x40010400

0800af6c <LL_EXTI_DisableRisingTrig_0_31>:
{
 800af6c:	b480      	push	{r7}
 800af6e:	b083      	sub	sp, #12
 800af70:	af00      	add	r7, sp, #0
 800af72:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 800af74:	4b06      	ldr	r3, [pc, #24]	; (800af90 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800af76:	689a      	ldr	r2, [r3, #8]
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	43db      	mvns	r3, r3
 800af7c:	4904      	ldr	r1, [pc, #16]	; (800af90 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800af7e:	4013      	ands	r3, r2
 800af80:	608b      	str	r3, [r1, #8]
}
 800af82:	bf00      	nop
 800af84:	370c      	adds	r7, #12
 800af86:	46bd      	mov	sp, r7
 800af88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af8c:	4770      	bx	lr
 800af8e:	bf00      	nop
 800af90:	40010400 	.word	0x40010400

0800af94 <LL_EXTI_DisableRisingTrig_32_63>:
{
 800af94:	b480      	push	{r7}
 800af96:	b083      	sub	sp, #12
 800af98:	af00      	add	r7, sp, #0
 800af9a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 800af9c:	4b06      	ldr	r3, [pc, #24]	; (800afb8 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 800af9e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	43db      	mvns	r3, r3
 800afa4:	4904      	ldr	r1, [pc, #16]	; (800afb8 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 800afa6:	4013      	ands	r3, r2
 800afa8:	628b      	str	r3, [r1, #40]	; 0x28
}
 800afaa:	bf00      	nop
 800afac:	370c      	adds	r7, #12
 800afae:	46bd      	mov	sp, r7
 800afb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afb4:	4770      	bx	lr
 800afb6:	bf00      	nop
 800afb8:	40010400 	.word	0x40010400

0800afbc <LL_EXTI_EnableFallingTrig_0_31>:
{
 800afbc:	b480      	push	{r7}
 800afbe:	b083      	sub	sp, #12
 800afc0:	af00      	add	r7, sp, #0
 800afc2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 800afc4:	4b05      	ldr	r3, [pc, #20]	; (800afdc <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800afc6:	68da      	ldr	r2, [r3, #12]
 800afc8:	4904      	ldr	r1, [pc, #16]	; (800afdc <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	4313      	orrs	r3, r2
 800afce:	60cb      	str	r3, [r1, #12]
}
 800afd0:	bf00      	nop
 800afd2:	370c      	adds	r7, #12
 800afd4:	46bd      	mov	sp, r7
 800afd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afda:	4770      	bx	lr
 800afdc:	40010400 	.word	0x40010400

0800afe0 <LL_EXTI_EnableFallingTrig_32_63>:
{
 800afe0:	b480      	push	{r7}
 800afe2:	b083      	sub	sp, #12
 800afe4:	af00      	add	r7, sp, #0
 800afe6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 800afe8:	4b05      	ldr	r3, [pc, #20]	; (800b000 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800afea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800afec:	4904      	ldr	r1, [pc, #16]	; (800b000 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	4313      	orrs	r3, r2
 800aff2:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 800aff4:	bf00      	nop
 800aff6:	370c      	adds	r7, #12
 800aff8:	46bd      	mov	sp, r7
 800affa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800affe:	4770      	bx	lr
 800b000:	40010400 	.word	0x40010400

0800b004 <LL_EXTI_DisableFallingTrig_0_31>:
{
 800b004:	b480      	push	{r7}
 800b006:	b083      	sub	sp, #12
 800b008:	af00      	add	r7, sp, #0
 800b00a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 800b00c:	4b06      	ldr	r3, [pc, #24]	; (800b028 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800b00e:	68da      	ldr	r2, [r3, #12]
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	43db      	mvns	r3, r3
 800b014:	4904      	ldr	r1, [pc, #16]	; (800b028 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800b016:	4013      	ands	r3, r2
 800b018:	60cb      	str	r3, [r1, #12]
}
 800b01a:	bf00      	nop
 800b01c:	370c      	adds	r7, #12
 800b01e:	46bd      	mov	sp, r7
 800b020:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b024:	4770      	bx	lr
 800b026:	bf00      	nop
 800b028:	40010400 	.word	0x40010400

0800b02c <LL_EXTI_DisableFallingTrig_32_63>:
{
 800b02c:	b480      	push	{r7}
 800b02e:	b083      	sub	sp, #12
 800b030:	af00      	add	r7, sp, #0
 800b032:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 800b034:	4b06      	ldr	r3, [pc, #24]	; (800b050 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800b036:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	43db      	mvns	r3, r3
 800b03c:	4904      	ldr	r1, [pc, #16]	; (800b050 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800b03e:	4013      	ands	r3, r2
 800b040:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 800b042:	bf00      	nop
 800b044:	370c      	adds	r7, #12
 800b046:	46bd      	mov	sp, r7
 800b048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b04c:	4770      	bx	lr
 800b04e:	bf00      	nop
 800b050:	40010400 	.word	0x40010400

0800b054 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - 0x00: EXTI registers are initialized
  *          - any other calue : wrong configuration
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 800b054:	b580      	push	{r7, lr}
 800b056:	b084      	sub	sp, #16
 800b058:	af00      	add	r7, sp, #0
 800b05a:	6078      	str	r0, [r7, #4]
  uint32_t status = 0x00u;
 800b05c:	2300      	movs	r3, #0
 800b05e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_LL_EXTI_LINE_32_63(EXTI_InitStruct->Line_32_63));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	7a1b      	ldrb	r3, [r3, #8]
 800b064:	2b00      	cmp	r3, #0
 800b066:	f000 80c8 	beq.w	800b1fa <LL_EXTI_Init+0x1a6>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	681b      	ldr	r3, [r3, #0]
 800b06e:	2b00      	cmp	r3, #0
 800b070:	d05d      	beq.n	800b12e <LL_EXTI_Init+0xda>
    {
      switch (EXTI_InitStruct->Mode)
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	7a5b      	ldrb	r3, [r3, #9]
 800b076:	2b01      	cmp	r3, #1
 800b078:	d00e      	beq.n	800b098 <LL_EXTI_Init+0x44>
 800b07a:	2b02      	cmp	r3, #2
 800b07c:	d017      	beq.n	800b0ae <LL_EXTI_Init+0x5a>
 800b07e:	2b00      	cmp	r3, #0
 800b080:	d120      	bne.n	800b0c4 <LL_EXTI_Init+0x70>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	681b      	ldr	r3, [r3, #0]
 800b086:	4618      	mov	r0, r3
 800b088:	f7ff ff24 	bl	800aed4 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	681b      	ldr	r3, [r3, #0]
 800b090:	4618      	mov	r0, r3
 800b092:	f7ff feaf 	bl	800adf4 <LL_EXTI_EnableIT_0_31>
          break;
 800b096:	e018      	b.n	800b0ca <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	681b      	ldr	r3, [r3, #0]
 800b09c:	4618      	mov	r0, r3
 800b09e:	f7ff fecd 	bl	800ae3c <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	4618      	mov	r0, r3
 800b0a8:	f7ff fef0 	bl	800ae8c <LL_EXTI_EnableEvent_0_31>
          break;
 800b0ac:	e00d      	b.n	800b0ca <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	681b      	ldr	r3, [r3, #0]
 800b0b2:	4618      	mov	r0, r3
 800b0b4:	f7ff fe9e 	bl	800adf4 <LL_EXTI_EnableIT_0_31>
          /* Directly Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	681b      	ldr	r3, [r3, #0]
 800b0bc:	4618      	mov	r0, r3
 800b0be:	f7ff fee5 	bl	800ae8c <LL_EXTI_EnableEvent_0_31>
          break;
 800b0c2:	e002      	b.n	800b0ca <LL_EXTI_Init+0x76>
        default:
          status = 0x01u;
 800b0c4:	2301      	movs	r3, #1
 800b0c6:	60fb      	str	r3, [r7, #12]
          break;
 800b0c8:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	7a9b      	ldrb	r3, [r3, #10]
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	d02d      	beq.n	800b12e <LL_EXTI_Init+0xda>
      {
        switch (EXTI_InitStruct->Trigger)
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	7a9b      	ldrb	r3, [r3, #10]
 800b0d6:	2b02      	cmp	r3, #2
 800b0d8:	d00e      	beq.n	800b0f8 <LL_EXTI_Init+0xa4>
 800b0da:	2b03      	cmp	r3, #3
 800b0dc:	d017      	beq.n	800b10e <LL_EXTI_Init+0xba>
 800b0de:	2b01      	cmp	r3, #1
 800b0e0:	d120      	bne.n	800b124 <LL_EXTI_Init+0xd0>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	681b      	ldr	r3, [r3, #0]
 800b0e6:	4618      	mov	r0, r3
 800b0e8:	f7ff ff8c 	bl	800b004 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	681b      	ldr	r3, [r3, #0]
 800b0f0:	4618      	mov	r0, r3
 800b0f2:	f7ff ff17 	bl	800af24 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 800b0f6:	e01b      	b.n	800b130 <LL_EXTI_Init+0xdc>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	681b      	ldr	r3, [r3, #0]
 800b0fc:	4618      	mov	r0, r3
 800b0fe:	f7ff ff35 	bl	800af6c <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	681b      	ldr	r3, [r3, #0]
 800b106:	4618      	mov	r0, r3
 800b108:	f7ff ff58 	bl	800afbc <LL_EXTI_EnableFallingTrig_0_31>
            break;
 800b10c:	e010      	b.n	800b130 <LL_EXTI_Init+0xdc>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            /* Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	681b      	ldr	r3, [r3, #0]
 800b112:	4618      	mov	r0, r3
 800b114:	f7ff ff06 	bl	800af24 <LL_EXTI_EnableRisingTrig_0_31>
            /* Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	681b      	ldr	r3, [r3, #0]
 800b11c:	4618      	mov	r0, r3
 800b11e:	f7ff ff4d 	bl	800afbc <LL_EXTI_EnableFallingTrig_0_31>
            break;
 800b122:	e005      	b.n	800b130 <LL_EXTI_Init+0xdc>
          default:
            status |= 0x02u;
 800b124:	68fb      	ldr	r3, [r7, #12]
 800b126:	f043 0302 	orr.w	r3, r3, #2
 800b12a:	60fb      	str	r3, [r7, #12]
            break;
 800b12c:	e000      	b.n	800b130 <LL_EXTI_Init+0xdc>
        }
      }
 800b12e:	bf00      	nop
    }
    /* Configure EXTI Lines in range from 32 to 63 */
    if (EXTI_InitStruct->Line_32_63 != LL_EXTI_LINE_NONE)
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	685b      	ldr	r3, [r3, #4]
 800b134:	2b00      	cmp	r3, #0
 800b136:	d075      	beq.n	800b224 <LL_EXTI_Init+0x1d0>
    {
      switch (EXTI_InitStruct->Mode)
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	7a5b      	ldrb	r3, [r3, #9]
 800b13c:	2b01      	cmp	r3, #1
 800b13e:	d00e      	beq.n	800b15e <LL_EXTI_Init+0x10a>
 800b140:	2b02      	cmp	r3, #2
 800b142:	d017      	beq.n	800b174 <LL_EXTI_Init+0x120>
 800b144:	2b00      	cmp	r3, #0
 800b146:	d120      	bne.n	800b18a <LL_EXTI_Init+0x136>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	685b      	ldr	r3, [r3, #4]
 800b14c:	4618      	mov	r0, r3
 800b14e:	f7ff fed5 	bl	800aefc <LL_EXTI_DisableEvent_32_63>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	685b      	ldr	r3, [r3, #4]
 800b156:	4618      	mov	r0, r3
 800b158:	f7ff fe5e 	bl	800ae18 <LL_EXTI_EnableIT_32_63>
          break;
 800b15c:	e01a      	b.n	800b194 <LL_EXTI_Init+0x140>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	685b      	ldr	r3, [r3, #4]
 800b162:	4618      	mov	r0, r3
 800b164:	f7ff fe7e 	bl	800ae64 <LL_EXTI_DisableIT_32_63>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	685b      	ldr	r3, [r3, #4]
 800b16c:	4618      	mov	r0, r3
 800b16e:	f7ff fe9f 	bl	800aeb0 <LL_EXTI_EnableEvent_32_63>
          break;
 800b172:	e00f      	b.n	800b194 <LL_EXTI_Init+0x140>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	685b      	ldr	r3, [r3, #4]
 800b178:	4618      	mov	r0, r3
 800b17a:	f7ff fe4d 	bl	800ae18 <LL_EXTI_EnableIT_32_63>
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	685b      	ldr	r3, [r3, #4]
 800b182:	4618      	mov	r0, r3
 800b184:	f7ff fe94 	bl	800aeb0 <LL_EXTI_EnableEvent_32_63>
          break;
 800b188:	e004      	b.n	800b194 <LL_EXTI_Init+0x140>
        default:
          status |= 0x04u;
 800b18a:	68fb      	ldr	r3, [r7, #12]
 800b18c:	f043 0304 	orr.w	r3, r3, #4
 800b190:	60fb      	str	r3, [r7, #12]
          break;
 800b192:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	7a9b      	ldrb	r3, [r3, #10]
 800b198:	2b00      	cmp	r3, #0
 800b19a:	d043      	beq.n	800b224 <LL_EXTI_Init+0x1d0>
      {
        switch (EXTI_InitStruct->Trigger)
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	7a9b      	ldrb	r3, [r3, #10]
 800b1a0:	2b02      	cmp	r3, #2
 800b1a2:	d00e      	beq.n	800b1c2 <LL_EXTI_Init+0x16e>
 800b1a4:	2b03      	cmp	r3, #3
 800b1a6:	d017      	beq.n	800b1d8 <LL_EXTI_Init+0x184>
 800b1a8:	2b01      	cmp	r3, #1
 800b1aa:	d120      	bne.n	800b1ee <LL_EXTI_Init+0x19a>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	685b      	ldr	r3, [r3, #4]
 800b1b0:	4618      	mov	r0, r3
 800b1b2:	f7ff ff3b 	bl	800b02c <LL_EXTI_DisableFallingTrig_32_63>
            /* Then Enable IT on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	685b      	ldr	r3, [r3, #4]
 800b1ba:	4618      	mov	r0, r3
 800b1bc:	f7ff fec4 	bl	800af48 <LL_EXTI_EnableRisingTrig_32_63>
            break;
 800b1c0:	e031      	b.n	800b226 <LL_EXTI_Init+0x1d2>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	685b      	ldr	r3, [r3, #4]
 800b1c6:	4618      	mov	r0, r3
 800b1c8:	f7ff fee4 	bl	800af94 <LL_EXTI_DisableRisingTrig_32_63>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	685b      	ldr	r3, [r3, #4]
 800b1d0:	4618      	mov	r0, r3
 800b1d2:	f7ff ff05 	bl	800afe0 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 800b1d6:	e026      	b.n	800b226 <LL_EXTI_Init+0x1d2>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            /* Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	685b      	ldr	r3, [r3, #4]
 800b1dc:	4618      	mov	r0, r3
 800b1de:	f7ff feb3 	bl	800af48 <LL_EXTI_EnableRisingTrig_32_63>
            /* Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	685b      	ldr	r3, [r3, #4]
 800b1e6:	4618      	mov	r0, r3
 800b1e8:	f7ff fefa 	bl	800afe0 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 800b1ec:	e01b      	b.n	800b226 <LL_EXTI_Init+0x1d2>
          default:
            status |= 0x05u;
 800b1ee:	68fb      	ldr	r3, [r7, #12]
 800b1f0:	f043 0305 	orr.w	r3, r3, #5
 800b1f4:	60fb      	str	r3, [r7, #12]
            break;
 800b1f6:	bf00      	nop
 800b1f8:	e015      	b.n	800b226 <LL_EXTI_Init+0x1d2>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure IT EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	681b      	ldr	r3, [r3, #0]
 800b1fe:	4618      	mov	r0, r3
 800b200:	f7ff fe1c 	bl	800ae3c <LL_EXTI_DisableIT_0_31>
    /* De-configure Event EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	681b      	ldr	r3, [r3, #0]
 800b208:	4618      	mov	r0, r3
 800b20a:	f7ff fe63 	bl	800aed4 <LL_EXTI_DisableEvent_0_31>
    /* De-configure IT EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	685b      	ldr	r3, [r3, #4]
 800b212:	4618      	mov	r0, r3
 800b214:	f7ff fe26 	bl	800ae64 <LL_EXTI_DisableIT_32_63>
    /* De-configure Event EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	685b      	ldr	r3, [r3, #4]
 800b21c:	4618      	mov	r0, r3
 800b21e:	f7ff fe6d 	bl	800aefc <LL_EXTI_DisableEvent_32_63>
 800b222:	e000      	b.n	800b226 <LL_EXTI_Init+0x1d2>
      }
 800b224:	bf00      	nop
  }

  return status;
 800b226:	68fb      	ldr	r3, [r7, #12]
}
 800b228:	4618      	mov	r0, r3
 800b22a:	3710      	adds	r7, #16
 800b22c:	46bd      	mov	sp, r7
 800b22e:	bd80      	pop	{r7, pc}

0800b230 <LL_GPIO_SetPinMode>:
{
 800b230:	b480      	push	{r7}
 800b232:	b089      	sub	sp, #36	; 0x24
 800b234:	af00      	add	r7, sp, #0
 800b236:	60f8      	str	r0, [r7, #12]
 800b238:	60b9      	str	r1, [r7, #8]
 800b23a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 800b23c:	68fb      	ldr	r3, [r7, #12]
 800b23e:	681a      	ldr	r2, [r3, #0]
 800b240:	68bb      	ldr	r3, [r7, #8]
 800b242:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b244:	697b      	ldr	r3, [r7, #20]
 800b246:	fa93 f3a3 	rbit	r3, r3
 800b24a:	613b      	str	r3, [r7, #16]
  return result;
 800b24c:	693b      	ldr	r3, [r7, #16]
 800b24e:	fab3 f383 	clz	r3, r3
 800b252:	b2db      	uxtb	r3, r3
 800b254:	005b      	lsls	r3, r3, #1
 800b256:	2103      	movs	r1, #3
 800b258:	fa01 f303 	lsl.w	r3, r1, r3
 800b25c:	43db      	mvns	r3, r3
 800b25e:	401a      	ands	r2, r3
 800b260:	68bb      	ldr	r3, [r7, #8]
 800b262:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b264:	69fb      	ldr	r3, [r7, #28]
 800b266:	fa93 f3a3 	rbit	r3, r3
 800b26a:	61bb      	str	r3, [r7, #24]
  return result;
 800b26c:	69bb      	ldr	r3, [r7, #24]
 800b26e:	fab3 f383 	clz	r3, r3
 800b272:	b2db      	uxtb	r3, r3
 800b274:	005b      	lsls	r3, r3, #1
 800b276:	6879      	ldr	r1, [r7, #4]
 800b278:	fa01 f303 	lsl.w	r3, r1, r3
 800b27c:	431a      	orrs	r2, r3
 800b27e:	68fb      	ldr	r3, [r7, #12]
 800b280:	601a      	str	r2, [r3, #0]
}
 800b282:	bf00      	nop
 800b284:	3724      	adds	r7, #36	; 0x24
 800b286:	46bd      	mov	sp, r7
 800b288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b28c:	4770      	bx	lr

0800b28e <LL_GPIO_SetPinOutputType>:
{
 800b28e:	b480      	push	{r7}
 800b290:	b085      	sub	sp, #20
 800b292:	af00      	add	r7, sp, #0
 800b294:	60f8      	str	r0, [r7, #12]
 800b296:	60b9      	str	r1, [r7, #8]
 800b298:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800b29a:	68fb      	ldr	r3, [r7, #12]
 800b29c:	685a      	ldr	r2, [r3, #4]
 800b29e:	68bb      	ldr	r3, [r7, #8]
 800b2a0:	43db      	mvns	r3, r3
 800b2a2:	401a      	ands	r2, r3
 800b2a4:	68bb      	ldr	r3, [r7, #8]
 800b2a6:	6879      	ldr	r1, [r7, #4]
 800b2a8:	fb01 f303 	mul.w	r3, r1, r3
 800b2ac:	431a      	orrs	r2, r3
 800b2ae:	68fb      	ldr	r3, [r7, #12]
 800b2b0:	605a      	str	r2, [r3, #4]
}
 800b2b2:	bf00      	nop
 800b2b4:	3714      	adds	r7, #20
 800b2b6:	46bd      	mov	sp, r7
 800b2b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2bc:	4770      	bx	lr

0800b2be <LL_GPIO_SetPinSpeed>:
{
 800b2be:	b480      	push	{r7}
 800b2c0:	b089      	sub	sp, #36	; 0x24
 800b2c2:	af00      	add	r7, sp, #0
 800b2c4:	60f8      	str	r0, [r7, #12]
 800b2c6:	60b9      	str	r1, [r7, #8]
 800b2c8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 800b2ca:	68fb      	ldr	r3, [r7, #12]
 800b2cc:	689a      	ldr	r2, [r3, #8]
 800b2ce:	68bb      	ldr	r3, [r7, #8]
 800b2d0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b2d2:	697b      	ldr	r3, [r7, #20]
 800b2d4:	fa93 f3a3 	rbit	r3, r3
 800b2d8:	613b      	str	r3, [r7, #16]
  return result;
 800b2da:	693b      	ldr	r3, [r7, #16]
 800b2dc:	fab3 f383 	clz	r3, r3
 800b2e0:	b2db      	uxtb	r3, r3
 800b2e2:	005b      	lsls	r3, r3, #1
 800b2e4:	2103      	movs	r1, #3
 800b2e6:	fa01 f303 	lsl.w	r3, r1, r3
 800b2ea:	43db      	mvns	r3, r3
 800b2ec:	401a      	ands	r2, r3
 800b2ee:	68bb      	ldr	r3, [r7, #8]
 800b2f0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b2f2:	69fb      	ldr	r3, [r7, #28]
 800b2f4:	fa93 f3a3 	rbit	r3, r3
 800b2f8:	61bb      	str	r3, [r7, #24]
  return result;
 800b2fa:	69bb      	ldr	r3, [r7, #24]
 800b2fc:	fab3 f383 	clz	r3, r3
 800b300:	b2db      	uxtb	r3, r3
 800b302:	005b      	lsls	r3, r3, #1
 800b304:	6879      	ldr	r1, [r7, #4]
 800b306:	fa01 f303 	lsl.w	r3, r1, r3
 800b30a:	431a      	orrs	r2, r3
 800b30c:	68fb      	ldr	r3, [r7, #12]
 800b30e:	609a      	str	r2, [r3, #8]
}
 800b310:	bf00      	nop
 800b312:	3724      	adds	r7, #36	; 0x24
 800b314:	46bd      	mov	sp, r7
 800b316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b31a:	4770      	bx	lr

0800b31c <LL_GPIO_SetPinPull>:
{
 800b31c:	b480      	push	{r7}
 800b31e:	b089      	sub	sp, #36	; 0x24
 800b320:	af00      	add	r7, sp, #0
 800b322:	60f8      	str	r0, [r7, #12]
 800b324:	60b9      	str	r1, [r7, #8]
 800b326:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800b328:	68fb      	ldr	r3, [r7, #12]
 800b32a:	68da      	ldr	r2, [r3, #12]
 800b32c:	68bb      	ldr	r3, [r7, #8]
 800b32e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b330:	697b      	ldr	r3, [r7, #20]
 800b332:	fa93 f3a3 	rbit	r3, r3
 800b336:	613b      	str	r3, [r7, #16]
  return result;
 800b338:	693b      	ldr	r3, [r7, #16]
 800b33a:	fab3 f383 	clz	r3, r3
 800b33e:	b2db      	uxtb	r3, r3
 800b340:	005b      	lsls	r3, r3, #1
 800b342:	2103      	movs	r1, #3
 800b344:	fa01 f303 	lsl.w	r3, r1, r3
 800b348:	43db      	mvns	r3, r3
 800b34a:	401a      	ands	r2, r3
 800b34c:	68bb      	ldr	r3, [r7, #8]
 800b34e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b350:	69fb      	ldr	r3, [r7, #28]
 800b352:	fa93 f3a3 	rbit	r3, r3
 800b356:	61bb      	str	r3, [r7, #24]
  return result;
 800b358:	69bb      	ldr	r3, [r7, #24]
 800b35a:	fab3 f383 	clz	r3, r3
 800b35e:	b2db      	uxtb	r3, r3
 800b360:	005b      	lsls	r3, r3, #1
 800b362:	6879      	ldr	r1, [r7, #4]
 800b364:	fa01 f303 	lsl.w	r3, r1, r3
 800b368:	431a      	orrs	r2, r3
 800b36a:	68fb      	ldr	r3, [r7, #12]
 800b36c:	60da      	str	r2, [r3, #12]
}
 800b36e:	bf00      	nop
 800b370:	3724      	adds	r7, #36	; 0x24
 800b372:	46bd      	mov	sp, r7
 800b374:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b378:	4770      	bx	lr

0800b37a <LL_GPIO_SetAFPin_0_7>:
{
 800b37a:	b480      	push	{r7}
 800b37c:	b089      	sub	sp, #36	; 0x24
 800b37e:	af00      	add	r7, sp, #0
 800b380:	60f8      	str	r0, [r7, #12]
 800b382:	60b9      	str	r1, [r7, #8]
 800b384:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 800b386:	68fb      	ldr	r3, [r7, #12]
 800b388:	6a1a      	ldr	r2, [r3, #32]
 800b38a:	68bb      	ldr	r3, [r7, #8]
 800b38c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b38e:	697b      	ldr	r3, [r7, #20]
 800b390:	fa93 f3a3 	rbit	r3, r3
 800b394:	613b      	str	r3, [r7, #16]
  return result;
 800b396:	693b      	ldr	r3, [r7, #16]
 800b398:	fab3 f383 	clz	r3, r3
 800b39c:	b2db      	uxtb	r3, r3
 800b39e:	009b      	lsls	r3, r3, #2
 800b3a0:	210f      	movs	r1, #15
 800b3a2:	fa01 f303 	lsl.w	r3, r1, r3
 800b3a6:	43db      	mvns	r3, r3
 800b3a8:	401a      	ands	r2, r3
 800b3aa:	68bb      	ldr	r3, [r7, #8]
 800b3ac:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b3ae:	69fb      	ldr	r3, [r7, #28]
 800b3b0:	fa93 f3a3 	rbit	r3, r3
 800b3b4:	61bb      	str	r3, [r7, #24]
  return result;
 800b3b6:	69bb      	ldr	r3, [r7, #24]
 800b3b8:	fab3 f383 	clz	r3, r3
 800b3bc:	b2db      	uxtb	r3, r3
 800b3be:	009b      	lsls	r3, r3, #2
 800b3c0:	6879      	ldr	r1, [r7, #4]
 800b3c2:	fa01 f303 	lsl.w	r3, r1, r3
 800b3c6:	431a      	orrs	r2, r3
 800b3c8:	68fb      	ldr	r3, [r7, #12]
 800b3ca:	621a      	str	r2, [r3, #32]
}
 800b3cc:	bf00      	nop
 800b3ce:	3724      	adds	r7, #36	; 0x24
 800b3d0:	46bd      	mov	sp, r7
 800b3d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3d6:	4770      	bx	lr

0800b3d8 <LL_GPIO_SetAFPin_8_15>:
{
 800b3d8:	b480      	push	{r7}
 800b3da:	b089      	sub	sp, #36	; 0x24
 800b3dc:	af00      	add	r7, sp, #0
 800b3de:	60f8      	str	r0, [r7, #12]
 800b3e0:	60b9      	str	r1, [r7, #8]
 800b3e2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800b3e4:	68fb      	ldr	r3, [r7, #12]
 800b3e6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b3e8:	68bb      	ldr	r3, [r7, #8]
 800b3ea:	0a1b      	lsrs	r3, r3, #8
 800b3ec:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b3ee:	697b      	ldr	r3, [r7, #20]
 800b3f0:	fa93 f3a3 	rbit	r3, r3
 800b3f4:	613b      	str	r3, [r7, #16]
  return result;
 800b3f6:	693b      	ldr	r3, [r7, #16]
 800b3f8:	fab3 f383 	clz	r3, r3
 800b3fc:	b2db      	uxtb	r3, r3
 800b3fe:	009b      	lsls	r3, r3, #2
 800b400:	210f      	movs	r1, #15
 800b402:	fa01 f303 	lsl.w	r3, r1, r3
 800b406:	43db      	mvns	r3, r3
 800b408:	401a      	ands	r2, r3
 800b40a:	68bb      	ldr	r3, [r7, #8]
 800b40c:	0a1b      	lsrs	r3, r3, #8
 800b40e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b410:	69fb      	ldr	r3, [r7, #28]
 800b412:	fa93 f3a3 	rbit	r3, r3
 800b416:	61bb      	str	r3, [r7, #24]
  return result;
 800b418:	69bb      	ldr	r3, [r7, #24]
 800b41a:	fab3 f383 	clz	r3, r3
 800b41e:	b2db      	uxtb	r3, r3
 800b420:	009b      	lsls	r3, r3, #2
 800b422:	6879      	ldr	r1, [r7, #4]
 800b424:	fa01 f303 	lsl.w	r3, r1, r3
 800b428:	431a      	orrs	r2, r3
 800b42a:	68fb      	ldr	r3, [r7, #12]
 800b42c:	625a      	str	r2, [r3, #36]	; 0x24
}
 800b42e:	bf00      	nop
 800b430:	3724      	adds	r7, #36	; 0x24
 800b432:	46bd      	mov	sp, r7
 800b434:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b438:	4770      	bx	lr

0800b43a <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800b43a:	b580      	push	{r7, lr}
 800b43c:	b086      	sub	sp, #24
 800b43e:	af00      	add	r7, sp, #0
 800b440:	6078      	str	r0, [r7, #4]
 800b442:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 800b444:	683b      	ldr	r3, [r7, #0]
 800b446:	681b      	ldr	r3, [r3, #0]
 800b448:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b44a:	68fb      	ldr	r3, [r7, #12]
 800b44c:	fa93 f3a3 	rbit	r3, r3
 800b450:	60bb      	str	r3, [r7, #8]
  return result;
 800b452:	68bb      	ldr	r3, [r7, #8]
 800b454:	fab3 f383 	clz	r3, r3
 800b458:	b2db      	uxtb	r3, r3
 800b45a:	617b      	str	r3, [r7, #20]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800b45c:	e040      	b.n	800b4e0 <LL_GPIO_Init+0xa6>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 800b45e:	683b      	ldr	r3, [r7, #0]
 800b460:	681a      	ldr	r2, [r3, #0]
 800b462:	2101      	movs	r1, #1
 800b464:	697b      	ldr	r3, [r7, #20]
 800b466:	fa01 f303 	lsl.w	r3, r1, r3
 800b46a:	4013      	ands	r3, r2
 800b46c:	613b      	str	r3, [r7, #16]

    if (currentpin != 0x00u)
 800b46e:	693b      	ldr	r3, [r7, #16]
 800b470:	2b00      	cmp	r3, #0
 800b472:	d032      	beq.n	800b4da <LL_GPIO_Init+0xa0>
    {
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800b474:	683b      	ldr	r3, [r7, #0]
 800b476:	685b      	ldr	r3, [r3, #4]
 800b478:	461a      	mov	r2, r3
 800b47a:	6939      	ldr	r1, [r7, #16]
 800b47c:	6878      	ldr	r0, [r7, #4]
 800b47e:	f7ff fed7 	bl	800b230 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800b482:	683b      	ldr	r3, [r7, #0]
 800b484:	685b      	ldr	r3, [r3, #4]
 800b486:	2b01      	cmp	r3, #1
 800b488:	d003      	beq.n	800b492 <LL_GPIO_Init+0x58>
 800b48a:	683b      	ldr	r3, [r7, #0]
 800b48c:	685b      	ldr	r3, [r3, #4]
 800b48e:	2b02      	cmp	r3, #2
 800b490:	d106      	bne.n	800b4a0 <LL_GPIO_Init+0x66>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800b492:	683b      	ldr	r3, [r7, #0]
 800b494:	689b      	ldr	r3, [r3, #8]
 800b496:	461a      	mov	r2, r3
 800b498:	6939      	ldr	r1, [r7, #16]
 800b49a:	6878      	ldr	r0, [r7, #4]
 800b49c:	f7ff ff0f 	bl	800b2be <LL_GPIO_SetPinSpeed>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800b4a0:	683b      	ldr	r3, [r7, #0]
 800b4a2:	691b      	ldr	r3, [r3, #16]
 800b4a4:	461a      	mov	r2, r3
 800b4a6:	6939      	ldr	r1, [r7, #16]
 800b4a8:	6878      	ldr	r0, [r7, #4]
 800b4aa:	f7ff ff37 	bl	800b31c <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800b4ae:	683b      	ldr	r3, [r7, #0]
 800b4b0:	685b      	ldr	r3, [r3, #4]
 800b4b2:	2b02      	cmp	r3, #2
 800b4b4:	d111      	bne.n	800b4da <LL_GPIO_Init+0xa0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 800b4b6:	693b      	ldr	r3, [r7, #16]
 800b4b8:	2bff      	cmp	r3, #255	; 0xff
 800b4ba:	d807      	bhi.n	800b4cc <LL_GPIO_Init+0x92>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800b4bc:	683b      	ldr	r3, [r7, #0]
 800b4be:	695b      	ldr	r3, [r3, #20]
 800b4c0:	461a      	mov	r2, r3
 800b4c2:	6939      	ldr	r1, [r7, #16]
 800b4c4:	6878      	ldr	r0, [r7, #4]
 800b4c6:	f7ff ff58 	bl	800b37a <LL_GPIO_SetAFPin_0_7>
 800b4ca:	e006      	b.n	800b4da <LL_GPIO_Init+0xa0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800b4cc:	683b      	ldr	r3, [r7, #0]
 800b4ce:	695b      	ldr	r3, [r3, #20]
 800b4d0:	461a      	mov	r2, r3
 800b4d2:	6939      	ldr	r1, [r7, #16]
 800b4d4:	6878      	ldr	r0, [r7, #4]
 800b4d6:	f7ff ff7f 	bl	800b3d8 <LL_GPIO_SetAFPin_8_15>
        }
      }
    }
    pinpos++;
 800b4da:	697b      	ldr	r3, [r7, #20]
 800b4dc:	3301      	adds	r3, #1
 800b4de:	617b      	str	r3, [r7, #20]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800b4e0:	683b      	ldr	r3, [r7, #0]
 800b4e2:	681a      	ldr	r2, [r3, #0]
 800b4e4:	697b      	ldr	r3, [r7, #20]
 800b4e6:	fa22 f303 	lsr.w	r3, r2, r3
 800b4ea:	2b00      	cmp	r3, #0
 800b4ec:	d1b7      	bne.n	800b45e <LL_GPIO_Init+0x24>
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800b4ee:	683b      	ldr	r3, [r7, #0]
 800b4f0:	685b      	ldr	r3, [r3, #4]
 800b4f2:	2b01      	cmp	r3, #1
 800b4f4:	d003      	beq.n	800b4fe <LL_GPIO_Init+0xc4>
 800b4f6:	683b      	ldr	r3, [r7, #0]
 800b4f8:	685b      	ldr	r3, [r3, #4]
 800b4fa:	2b02      	cmp	r3, #2
 800b4fc:	d107      	bne.n	800b50e <LL_GPIO_Init+0xd4>
  {
    /* Check Output mode parameters */
    assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 800b4fe:	683b      	ldr	r3, [r7, #0]
 800b500:	6819      	ldr	r1, [r3, #0]
 800b502:	683b      	ldr	r3, [r7, #0]
 800b504:	68db      	ldr	r3, [r3, #12]
 800b506:	461a      	mov	r2, r3
 800b508:	6878      	ldr	r0, [r7, #4]
 800b50a:	f7ff fec0 	bl	800b28e <LL_GPIO_SetPinOutputType>

  }
  return (SUCCESS);
 800b50e:	2300      	movs	r3, #0
}
 800b510:	4618      	mov	r0, r3
 800b512:	3718      	adds	r7, #24
 800b514:	46bd      	mov	sp, r7
 800b516:	bd80      	pop	{r7, pc}

0800b518 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>:
 *
 *
 */

void ILI9341_Draw_Bordered_Filled_Rectangle_Coord(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t inner_colour, uint8_t border_weight, uint8_t border_colour)
{
 800b518:	b590      	push	{r4, r7, lr}
 800b51a:	b087      	sub	sp, #28
 800b51c:	af02      	add	r7, sp, #8
 800b51e:	4604      	mov	r4, r0
 800b520:	4608      	mov	r0, r1
 800b522:	4611      	mov	r1, r2
 800b524:	461a      	mov	r2, r3
 800b526:	4623      	mov	r3, r4
 800b528:	80fb      	strh	r3, [r7, #6]
 800b52a:	4603      	mov	r3, r0
 800b52c:	80bb      	strh	r3, [r7, #4]
 800b52e:	460b      	mov	r3, r1
 800b530:	807b      	strh	r3, [r7, #2]
 800b532:	4613      	mov	r3, r2
 800b534:	803b      	strh	r3, [r7, #0]

	// Draw inwards (and shorter) for each level of border weight
	for(uint8_t b = 0; ; b++)
 800b536:	2300      	movs	r3, #0
 800b538:	73fb      	strb	r3, [r7, #15]
	{


		if(b > border_weight)
 800b53a:	7bfa      	ldrb	r2, [r7, #15]
 800b53c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800b540:	429a      	cmp	r2, r3
 800b542:	d93a      	bls.n	800b5ba <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0xa2>
		{

			// stop before the inner space reaches zero! (hard fault)
			if( ((y + b) == ((y + h) - b)) || ((x + b) == ((x + w) - b)) )
 800b544:	88ba      	ldrh	r2, [r7, #4]
 800b546:	7bfb      	ldrb	r3, [r7, #15]
 800b548:	441a      	add	r2, r3
 800b54a:	88b9      	ldrh	r1, [r7, #4]
 800b54c:	883b      	ldrh	r3, [r7, #0]
 800b54e:	4419      	add	r1, r3
 800b550:	7bfb      	ldrb	r3, [r7, #15]
 800b552:	1acb      	subs	r3, r1, r3
 800b554:	429a      	cmp	r2, r3
 800b556:	f000 8090 	beq.w	800b67a <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x162>
 800b55a:	88fa      	ldrh	r2, [r7, #6]
 800b55c:	7bfb      	ldrb	r3, [r7, #15]
 800b55e:	441a      	add	r2, r3
 800b560:	88f9      	ldrh	r1, [r7, #6]
 800b562:	887b      	ldrh	r3, [r7, #2]
 800b564:	4419      	add	r1, r3
 800b566:	7bfb      	ldrb	r3, [r7, #15]
 800b568:	1acb      	subs	r3, r1, r3
 800b56a:	429a      	cmp	r2, r3
 800b56c:	f000 8085 	beq.w	800b67a <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x162>
				// add final line?
				goto finish;
			}
			else
			{
				ILI9341_Draw_Rectangle(x + b, y + b, (w - (2*b)) + 1, (h - (2*b)) + 1, inner_colour, AREA_CHUNK);
 800b570:	7bfb      	ldrb	r3, [r7, #15]
 800b572:	b29a      	uxth	r2, r3
 800b574:	88fb      	ldrh	r3, [r7, #6]
 800b576:	4413      	add	r3, r2
 800b578:	b298      	uxth	r0, r3
 800b57a:	7bfb      	ldrb	r3, [r7, #15]
 800b57c:	b29a      	uxth	r2, r3
 800b57e:	88bb      	ldrh	r3, [r7, #4]
 800b580:	4413      	add	r3, r2
 800b582:	b299      	uxth	r1, r3
 800b584:	7bfb      	ldrb	r3, [r7, #15]
 800b586:	b29b      	uxth	r3, r3
 800b588:	005b      	lsls	r3, r3, #1
 800b58a:	b29b      	uxth	r3, r3
 800b58c:	887a      	ldrh	r2, [r7, #2]
 800b58e:	1ad3      	subs	r3, r2, r3
 800b590:	b29b      	uxth	r3, r3
 800b592:	3301      	adds	r3, #1
 800b594:	b29c      	uxth	r4, r3
 800b596:	7bfb      	ldrb	r3, [r7, #15]
 800b598:	b29b      	uxth	r3, r3
 800b59a:	005b      	lsls	r3, r3, #1
 800b59c:	b29b      	uxth	r3, r3
 800b59e:	883a      	ldrh	r2, [r7, #0]
 800b5a0:	1ad3      	subs	r3, r2, r3
 800b5a2:	b29b      	uxth	r3, r3
 800b5a4:	3301      	adds	r3, #1
 800b5a6:	b29a      	uxth	r2, r3
 800b5a8:	2304      	movs	r3, #4
 800b5aa:	9301      	str	r3, [sp, #4]
 800b5ac:	8c3b      	ldrh	r3, [r7, #32]
 800b5ae:	9300      	str	r3, [sp, #0]
 800b5b0:	4613      	mov	r3, r2
 800b5b2:	4622      	mov	r2, r4
 800b5b4:	f000 fcd6 	bl	800bf64 <ILI9341_Draw_Rectangle>
				goto finish;
 800b5b8:	e060      	b.n	800b67c <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x164>
			}
		}

		// Horizontal lines
		ILI9341_Draw_Horizontal_Line(	x + b,
 800b5ba:	7bfb      	ldrb	r3, [r7, #15]
 800b5bc:	b29a      	uxth	r2, r3
 800b5be:	88fb      	ldrh	r3, [r7, #6]
 800b5c0:	4413      	add	r3, r2
 800b5c2:	b298      	uxth	r0, r3
 800b5c4:	7bfb      	ldrb	r3, [r7, #15]
 800b5c6:	b29a      	uxth	r2, r3
 800b5c8:	88bb      	ldrh	r3, [r7, #4]
 800b5ca:	4413      	add	r3, r2
 800b5cc:	b299      	uxth	r1, r3
 800b5ce:	7bfb      	ldrb	r3, [r7, #15]
 800b5d0:	b29b      	uxth	r3, r3
 800b5d2:	005b      	lsls	r3, r3, #1
 800b5d4:	b29b      	uxth	r3, r3
 800b5d6:	887a      	ldrh	r2, [r7, #2]
 800b5d8:	1ad3      	subs	r3, r2, r3
 800b5da:	b29a      	uxth	r2, r3
 800b5dc:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800b5e0:	b29b      	uxth	r3, r3
 800b5e2:	f000 fa81 	bl	800bae8 <ILI9341_Draw_Horizontal_Line>
										y + b,
										w - (2*b),
										border_colour);

		ILI9341_Draw_Horizontal_Line(	x + b,
 800b5e6:	7bfb      	ldrb	r3, [r7, #15]
 800b5e8:	b29a      	uxth	r2, r3
 800b5ea:	88fb      	ldrh	r3, [r7, #6]
 800b5ec:	4413      	add	r3, r2
 800b5ee:	b298      	uxth	r0, r3
										(y + h) - b,
 800b5f0:	88ba      	ldrh	r2, [r7, #4]
 800b5f2:	883b      	ldrh	r3, [r7, #0]
 800b5f4:	4413      	add	r3, r2
 800b5f6:	b29a      	uxth	r2, r3
		ILI9341_Draw_Horizontal_Line(	x + b,
 800b5f8:	7bfb      	ldrb	r3, [r7, #15]
 800b5fa:	b29b      	uxth	r3, r3
 800b5fc:	1ad3      	subs	r3, r2, r3
 800b5fe:	b299      	uxth	r1, r3
 800b600:	7bfb      	ldrb	r3, [r7, #15]
 800b602:	b29b      	uxth	r3, r3
 800b604:	887a      	ldrh	r2, [r7, #2]
 800b606:	1ad3      	subs	r3, r2, r3
 800b608:	b29a      	uxth	r2, r3
 800b60a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800b60e:	b29b      	uxth	r3, r3
 800b610:	f000 fa6a 	bl	800bae8 <ILI9341_Draw_Horizontal_Line>
										w - (b),
										border_colour);


		// Vertical lines
		ILI9341_Draw_Vertical_Line(		x + b,
 800b614:	7bfb      	ldrb	r3, [r7, #15]
 800b616:	b29a      	uxth	r2, r3
 800b618:	88fb      	ldrh	r3, [r7, #6]
 800b61a:	4413      	add	r3, r2
 800b61c:	b298      	uxth	r0, r3
 800b61e:	7bfb      	ldrb	r3, [r7, #15]
 800b620:	b29a      	uxth	r2, r3
 800b622:	88bb      	ldrh	r3, [r7, #4]
 800b624:	4413      	add	r3, r2
 800b626:	b299      	uxth	r1, r3
 800b628:	7bfb      	ldrb	r3, [r7, #15]
 800b62a:	b29b      	uxth	r3, r3
 800b62c:	005b      	lsls	r3, r3, #1
 800b62e:	b29b      	uxth	r3, r3
 800b630:	883a      	ldrh	r2, [r7, #0]
 800b632:	1ad3      	subs	r3, r2, r3
 800b634:	b29a      	uxth	r2, r3
 800b636:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800b63a:	b29b      	uxth	r3, r3
 800b63c:	f000 fa9c 	bl	800bb78 <ILI9341_Draw_Vertical_Line>
										y + b,
										h - (2*b),
										border_colour);

		ILI9341_Draw_Vertical_Line(		(x + w) - b,
 800b640:	88fa      	ldrh	r2, [r7, #6]
 800b642:	887b      	ldrh	r3, [r7, #2]
 800b644:	4413      	add	r3, r2
 800b646:	b29a      	uxth	r2, r3
 800b648:	7bfb      	ldrb	r3, [r7, #15]
 800b64a:	b29b      	uxth	r3, r3
 800b64c:	1ad3      	subs	r3, r2, r3
 800b64e:	b298      	uxth	r0, r3
 800b650:	7bfb      	ldrb	r3, [r7, #15]
 800b652:	b29a      	uxth	r2, r3
 800b654:	88bb      	ldrh	r3, [r7, #4]
 800b656:	4413      	add	r3, r2
 800b658:	b299      	uxth	r1, r3
 800b65a:	7bfb      	ldrb	r3, [r7, #15]
 800b65c:	b29b      	uxth	r3, r3
 800b65e:	005b      	lsls	r3, r3, #1
 800b660:	b29b      	uxth	r3, r3
 800b662:	883a      	ldrh	r2, [r7, #0]
 800b664:	1ad3      	subs	r3, r2, r3
 800b666:	b29a      	uxth	r2, r3
 800b668:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800b66c:	b29b      	uxth	r3, r3
 800b66e:	f000 fa83 	bl	800bb78 <ILI9341_Draw_Vertical_Line>
	for(uint8_t b = 0; ; b++)
 800b672:	7bfb      	ldrb	r3, [r7, #15]
 800b674:	3301      	adds	r3, #1
 800b676:	73fb      	strb	r3, [r7, #15]
		if(b > border_weight)
 800b678:	e75f      	b.n	800b53a <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x22>
										h - (2*b),
										border_colour);

	}

	finish:
 800b67a:	bf00      	nop
	// done
	return;
 800b67c:	bf00      	nop
}
 800b67e:	3714      	adds	r7, #20
 800b680:	46bd      	mov	sp, r7
 800b682:	bd90      	pop	{r4, r7, pc}

0800b684 <ILI9341_Draw_Char>:
}

/*Draws a character (fonts imported from fonts.h) at x,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Char(char character, uint16_t x, uint16_t y, uint16_t colour, uint16_t size, uint16_t bgcolour)
{
 800b684:	b590      	push	{r4, r7, lr}
 800b686:	b089      	sub	sp, #36	; 0x24
 800b688:	af02      	add	r7, sp, #8
 800b68a:	4604      	mov	r4, r0
 800b68c:	4608      	mov	r0, r1
 800b68e:	4611      	mov	r1, r2
 800b690:	461a      	mov	r2, r3
 800b692:	4623      	mov	r3, r4
 800b694:	71fb      	strb	r3, [r7, #7]
 800b696:	4603      	mov	r3, r0
 800b698:	80bb      	strh	r3, [r7, #4]
 800b69a:	460b      	mov	r3, r1
 800b69c:	807b      	strh	r3, [r7, #2]
 800b69e:	4613      	mov	r3, r2
 800b6a0:	803b      	strh	r3, [r7, #0]
    uint8_t 	i,j;
		



	function_char = character;
 800b6a2:	79fb      	ldrb	r3, [r7, #7]
 800b6a4:	75fb      	strb	r3, [r7, #23]
		
    if (function_char < ' ')
 800b6a6:	7dfb      	ldrb	r3, [r7, #23]
 800b6a8:	2b1f      	cmp	r3, #31
 800b6aa:	d802      	bhi.n	800b6b2 <ILI9341_Draw_Char+0x2e>
    {
        character = 0;
 800b6ac:	2300      	movs	r3, #0
 800b6ae:	71fb      	strb	r3, [r7, #7]
 800b6b0:	e002      	b.n	800b6b8 <ILI9341_Draw_Char+0x34>
    }
    else
    {
    	function_char -= 32;
 800b6b2:	7dfb      	ldrb	r3, [r7, #23]
 800b6b4:	3b20      	subs	r3, #32
 800b6b6:	75fb      	strb	r3, [r7, #23]
	}
   	
	char temp[CHAR_WIDTH];

	for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 800b6b8:	2300      	movs	r3, #0
 800b6ba:	753b      	strb	r3, [r7, #20]
 800b6bc:	e012      	b.n	800b6e4 <ILI9341_Draw_Char+0x60>
	{
		temp[k] = font[function_char][k];
 800b6be:	7dfa      	ldrb	r2, [r7, #23]
 800b6c0:	7d38      	ldrb	r0, [r7, #20]
 800b6c2:	7d39      	ldrb	r1, [r7, #20]
 800b6c4:	4c48      	ldr	r4, [pc, #288]	; (800b7e8 <ILI9341_Draw_Char+0x164>)
 800b6c6:	4613      	mov	r3, r2
 800b6c8:	005b      	lsls	r3, r3, #1
 800b6ca:	4413      	add	r3, r2
 800b6cc:	005b      	lsls	r3, r3, #1
 800b6ce:	4423      	add	r3, r4
 800b6d0:	4403      	add	r3, r0
 800b6d2:	781a      	ldrb	r2, [r3, #0]
 800b6d4:	f107 0318 	add.w	r3, r7, #24
 800b6d8:	440b      	add	r3, r1
 800b6da:	f803 2c0c 	strb.w	r2, [r3, #-12]
	for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 800b6de:	7d3b      	ldrb	r3, [r7, #20]
 800b6e0:	3301      	adds	r3, #1
 800b6e2:	753b      	strb	r3, [r7, #20]
 800b6e4:	7d3b      	ldrb	r3, [r7, #20]
 800b6e6:	2b05      	cmp	r3, #5
 800b6e8:	d9e9      	bls.n	800b6be <ILI9341_Draw_Char+0x3a>
	}
		
    // Draw pixels
	//ILI9341_Draw_Rectangle(x, Y, CHAR_WIDTH*size, CHAR_HEIGHT*size, bgcolour);
    for (j=0; j<CHAR_WIDTH; j++)
 800b6ea:	2300      	movs	r3, #0
 800b6ec:	757b      	strb	r3, [r7, #21]
 800b6ee:	e074      	b.n	800b7da <ILI9341_Draw_Char+0x156>
    {
        for (i=0; i<CHAR_HEIGHT; i++)
 800b6f0:	2300      	movs	r3, #0
 800b6f2:	75bb      	strb	r3, [r7, #22]
 800b6f4:	e06b      	b.n	800b7ce <ILI9341_Draw_Char+0x14a>
        {
            if (temp[j] & (1<<i))
 800b6f6:	7d7b      	ldrb	r3, [r7, #21]
 800b6f8:	f107 0218 	add.w	r2, r7, #24
 800b6fc:	4413      	add	r3, r2
 800b6fe:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800b702:	461a      	mov	r2, r3
 800b704:	7dbb      	ldrb	r3, [r7, #22]
 800b706:	fa42 f303 	asr.w	r3, r2, r3
 800b70a:	f003 0301 	and.w	r3, r3, #1
 800b70e:	2b00      	cmp	r3, #0
 800b710:	d02d      	beq.n	800b76e <ILI9341_Draw_Char+0xea>
            {
            	if(size == 1)
 800b712:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800b714:	2b01      	cmp	r3, #1
 800b716:	d10e      	bne.n	800b736 <ILI9341_Draw_Char+0xb2>
				{
            		ILI9341_Draw_Pixel(x+j, y+i, colour);
 800b718:	7d7b      	ldrb	r3, [r7, #21]
 800b71a:	b29a      	uxth	r2, r3
 800b71c:	88bb      	ldrh	r3, [r7, #4]
 800b71e:	4413      	add	r3, r2
 800b720:	b298      	uxth	r0, r3
 800b722:	7dbb      	ldrb	r3, [r7, #22]
 800b724:	b29a      	uxth	r2, r3
 800b726:	887b      	ldrh	r3, [r7, #2]
 800b728:	4413      	add	r3, r2
 800b72a:	b29b      	uxth	r3, r3
 800b72c:	883a      	ldrh	r2, [r7, #0]
 800b72e:	4619      	mov	r1, r3
 800b730:	f000 fae0 	bl	800bcf4 <ILI9341_Draw_Pixel>
 800b734:	e048      	b.n	800b7c8 <ILI9341_Draw_Char+0x144>
				}
				else
				{
					ILI9341_Draw_Rectangle(x+(j*size), y+(i*size), size, size, colour, TEXT_CHUNK);
 800b736:	7d7b      	ldrb	r3, [r7, #21]
 800b738:	b29b      	uxth	r3, r3
 800b73a:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800b73c:	fb12 f303 	smulbb	r3, r2, r3
 800b740:	b29a      	uxth	r2, r3
 800b742:	88bb      	ldrh	r3, [r7, #4]
 800b744:	4413      	add	r3, r2
 800b746:	b298      	uxth	r0, r3
 800b748:	7dbb      	ldrb	r3, [r7, #22]
 800b74a:	b29b      	uxth	r3, r3
 800b74c:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800b74e:	fb12 f303 	smulbb	r3, r2, r3
 800b752:	b29a      	uxth	r2, r3
 800b754:	887b      	ldrh	r3, [r7, #2]
 800b756:	4413      	add	r3, r2
 800b758:	b299      	uxth	r1, r3
 800b75a:	8d3c      	ldrh	r4, [r7, #40]	; 0x28
 800b75c:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800b75e:	2301      	movs	r3, #1
 800b760:	9301      	str	r3, [sp, #4]
 800b762:	883b      	ldrh	r3, [r7, #0]
 800b764:	9300      	str	r3, [sp, #0]
 800b766:	4623      	mov	r3, r4
 800b768:	f000 fbfc 	bl	800bf64 <ILI9341_Draw_Rectangle>
 800b76c:	e02c      	b.n	800b7c8 <ILI9341_Draw_Char+0x144>
				}
            }
            else
            {
               	if(size == 1)
 800b76e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800b770:	2b01      	cmp	r3, #1
 800b772:	d10e      	bne.n	800b792 <ILI9341_Draw_Char+0x10e>
				{
					ILI9341_Draw_Pixel(x+j, y+i, bgcolour);
 800b774:	7d7b      	ldrb	r3, [r7, #21]
 800b776:	b29a      	uxth	r2, r3
 800b778:	88bb      	ldrh	r3, [r7, #4]
 800b77a:	4413      	add	r3, r2
 800b77c:	b298      	uxth	r0, r3
 800b77e:	7dbb      	ldrb	r3, [r7, #22]
 800b780:	b29a      	uxth	r2, r3
 800b782:	887b      	ldrh	r3, [r7, #2]
 800b784:	4413      	add	r3, r2
 800b786:	b29b      	uxth	r3, r3
 800b788:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 800b78a:	4619      	mov	r1, r3
 800b78c:	f000 fab2 	bl	800bcf4 <ILI9341_Draw_Pixel>
 800b790:	e01a      	b.n	800b7c8 <ILI9341_Draw_Char+0x144>
				}
				else
				{
					ILI9341_Draw_Rectangle(x+(j*size), y+(i*size), size, size, bgcolour, TEXT_CHUNK);
 800b792:	7d7b      	ldrb	r3, [r7, #21]
 800b794:	b29b      	uxth	r3, r3
 800b796:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800b798:	fb12 f303 	smulbb	r3, r2, r3
 800b79c:	b29a      	uxth	r2, r3
 800b79e:	88bb      	ldrh	r3, [r7, #4]
 800b7a0:	4413      	add	r3, r2
 800b7a2:	b298      	uxth	r0, r3
 800b7a4:	7dbb      	ldrb	r3, [r7, #22]
 800b7a6:	b29b      	uxth	r3, r3
 800b7a8:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800b7aa:	fb12 f303 	smulbb	r3, r2, r3
 800b7ae:	b29a      	uxth	r2, r3
 800b7b0:	887b      	ldrh	r3, [r7, #2]
 800b7b2:	4413      	add	r3, r2
 800b7b4:	b299      	uxth	r1, r3
 800b7b6:	8d3c      	ldrh	r4, [r7, #40]	; 0x28
 800b7b8:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800b7ba:	2301      	movs	r3, #1
 800b7bc:	9301      	str	r3, [sp, #4]
 800b7be:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800b7c0:	9300      	str	r3, [sp, #0]
 800b7c2:	4623      	mov	r3, r4
 800b7c4:	f000 fbce 	bl	800bf64 <ILI9341_Draw_Rectangle>
        for (i=0; i<CHAR_HEIGHT; i++)
 800b7c8:	7dbb      	ldrb	r3, [r7, #22]
 800b7ca:	3301      	adds	r3, #1
 800b7cc:	75bb      	strb	r3, [r7, #22]
 800b7ce:	7dbb      	ldrb	r3, [r7, #22]
 800b7d0:	2b07      	cmp	r3, #7
 800b7d2:	d990      	bls.n	800b6f6 <ILI9341_Draw_Char+0x72>
    for (j=0; j<CHAR_WIDTH; j++)
 800b7d4:	7d7b      	ldrb	r3, [r7, #21]
 800b7d6:	3301      	adds	r3, #1
 800b7d8:	757b      	strb	r3, [r7, #21]
 800b7da:	7d7b      	ldrb	r3, [r7, #21]
 800b7dc:	2b05      	cmp	r3, #5
 800b7de:	d987      	bls.n	800b6f0 <ILI9341_Draw_Char+0x6c>
				}
            }
        }
    }
}
 800b7e0:	bf00      	nop
 800b7e2:	371c      	adds	r7, #28
 800b7e4:	46bd      	mov	sp, r7
 800b7e6:	bd90      	pop	{r4, r7, pc}
 800b7e8:	0800f98c 	.word	0x0800f98c

0800b7ec <ILI9341_Draw_Text>:

/*Draws an array of characters (fonts imported from fonts.h) at x,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Text(const char* Text, uint16_t x, uint16_t y, uint16_t colour, uint16_t size, uint16_t bgcolour)
{
 800b7ec:	b590      	push	{r4, r7, lr}
 800b7ee:	b087      	sub	sp, #28
 800b7f0:	af02      	add	r7, sp, #8
 800b7f2:	60f8      	str	r0, [r7, #12]
 800b7f4:	4608      	mov	r0, r1
 800b7f6:	4611      	mov	r1, r2
 800b7f8:	461a      	mov	r2, r3
 800b7fa:	4603      	mov	r3, r0
 800b7fc:	817b      	strh	r3, [r7, #10]
 800b7fe:	460b      	mov	r3, r1
 800b800:	813b      	strh	r3, [r7, #8]
 800b802:	4613      	mov	r3, r2
 800b804:	80fb      	strh	r3, [r7, #6]
    /*if(size & 1)
    {
    	size = ((size >> 1) * 2);
    }*/

    while (*Text) {
 800b806:	e016      	b.n	800b836 <ILI9341_Draw_Text+0x4a>
        ILI9341_Draw_Char(*Text++, x, y, colour, size, bgcolour);
 800b808:	68fb      	ldr	r3, [r7, #12]
 800b80a:	1c5a      	adds	r2, r3, #1
 800b80c:	60fa      	str	r2, [r7, #12]
 800b80e:	7818      	ldrb	r0, [r3, #0]
 800b810:	88fc      	ldrh	r4, [r7, #6]
 800b812:	893a      	ldrh	r2, [r7, #8]
 800b814:	8979      	ldrh	r1, [r7, #10]
 800b816:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b818:	9301      	str	r3, [sp, #4]
 800b81a:	8c3b      	ldrh	r3, [r7, #32]
 800b81c:	9300      	str	r3, [sp, #0]
 800b81e:	4623      	mov	r3, r4
 800b820:	f7ff ff30 	bl	800b684 <ILI9341_Draw_Char>
        x += CHAR_WIDTH*size;
 800b824:	8c3b      	ldrh	r3, [r7, #32]
 800b826:	461a      	mov	r2, r3
 800b828:	0052      	lsls	r2, r2, #1
 800b82a:	4413      	add	r3, r2
 800b82c:	005b      	lsls	r3, r3, #1
 800b82e:	b29a      	uxth	r2, r3
 800b830:	897b      	ldrh	r3, [r7, #10]
 800b832:	4413      	add	r3, r2
 800b834:	817b      	strh	r3, [r7, #10]
    while (*Text) {
 800b836:	68fb      	ldr	r3, [r7, #12]
 800b838:	781b      	ldrb	r3, [r3, #0]
 800b83a:	2b00      	cmp	r3, #0
 800b83c:	d1e4      	bne.n	800b808 <ILI9341_Draw_Text+0x1c>
    }


}
 800b83e:	bf00      	nop
 800b840:	3714      	adds	r7, #20
 800b842:	46bd      	mov	sp, r7
 800b844:	bd90      	pop	{r4, r7, pc}
	...

0800b848 <ILI9341_FillScreenGradient>:
		GPIOC->ODR |= CS_Pin;
	}
}

void ILI9341_FillScreenGradient()
{
 800b848:	b580      	push	{r7, lr}
 800b84a:	b084      	sub	sp, #16
 800b84c:	af02      	add	r7, sp, #8
	uint16_t x = 0;
 800b84e:	2300      	movs	r3, #0
 800b850:	80bb      	strh	r3, [r7, #4]
	//ILI9341_Draw_Text("Colour gradient", 10, 10, BLACK, 1, WHITE);
	//ILI9341_Draw_Text("Grayscale", 10, 20, BLACK, 1, WHITE);



	for(uint16_t i = 0; i <= (320); i++)
 800b852:	2300      	movs	r3, #0
 800b854:	80fb      	strh	r3, [r7, #6]
 800b856:	e010      	b.n	800b87a <ILI9341_FillScreenGradient+0x32>

		uint16_t RGB_color = Red + Green + Blue;
		ILI9341_Draw_Rectangle(i, x, 1, 240, RGB_color, AREA_CHUNK);
*/

	ILI9341_Draw_Rectangle(i, x, 1, 240, (uint16_t)fade_log_seq_data_table[i], AREA_CHUNK);
 800b858:	88fb      	ldrh	r3, [r7, #6]
 800b85a:	4a0c      	ldr	r2, [pc, #48]	; (800b88c <ILI9341_FillScreenGradient+0x44>)
 800b85c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b860:	b29b      	uxth	r3, r3
 800b862:	88b9      	ldrh	r1, [r7, #4]
 800b864:	88f8      	ldrh	r0, [r7, #6]
 800b866:	2204      	movs	r2, #4
 800b868:	9201      	str	r2, [sp, #4]
 800b86a:	9300      	str	r3, [sp, #0]
 800b86c:	23f0      	movs	r3, #240	; 0xf0
 800b86e:	2201      	movs	r2, #1
 800b870:	f000 fb78 	bl	800bf64 <ILI9341_Draw_Rectangle>
	for(uint16_t i = 0; i <= (320); i++)
 800b874:	88fb      	ldrh	r3, [r7, #6]
 800b876:	3301      	adds	r3, #1
 800b878:	80fb      	strh	r3, [r7, #6]
 800b87a:	88fb      	ldrh	r3, [r7, #6]
 800b87c:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 800b880:	d9ea      	bls.n	800b858 <ILI9341_FillScreenGradient+0x10>

	}
}
 800b882:	bf00      	nop
 800b884:	3708      	adds	r7, #8
 800b886:	46bd      	mov	sp, r7
 800b888:	bd80      	pop	{r7, pc}
 800b88a:	bf00      	nop
 800b88c:	20000bc4 	.word	0x20000bc4

0800b890 <ILI9341_Init>:
 *
 * Initialize LCD display
 *
 */
void ILI9341_Init(void)
{
 800b890:	b580      	push	{r7, lr}
 800b892:	af00      	add	r7, sp, #0

	_LCD_Enable();
 800b894:	f000 fc3a 	bl	800c10c <_LCD_Enable>
	ILI9341_SPI_Init();
 800b898:	f000 f908 	bl	800baac <ILI9341_SPI_Init>
	_LCD_Reset();
 800b89c:	f000 fc46 	bl	800c12c <_LCD_Reset>

	//SOFTWARE RESET
	_LCD_SendCommand(0x01);
 800b8a0:	2001      	movs	r0, #1
 800b8a2:	f000 fd11 	bl	800c2c8 <_LCD_SendCommand>
	HAL_Delay(2000);
 800b8a6:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800b8aa:	f7fa fd2b 	bl	8006304 <HAL_Delay>

	//POWER CONTROL A
	_LCD_SendCommand(0xCB);
 800b8ae:	20cb      	movs	r0, #203	; 0xcb
 800b8b0:	f000 fd0a 	bl	800c2c8 <_LCD_SendCommand>
	_LCD_SendData(0x39);
 800b8b4:	2039      	movs	r0, #57	; 0x39
 800b8b6:	f000 fd39 	bl	800c32c <_LCD_SendData>
	_LCD_SendData(0x2C);
 800b8ba:	202c      	movs	r0, #44	; 0x2c
 800b8bc:	f000 fd36 	bl	800c32c <_LCD_SendData>
	_LCD_SendData(0x00);
 800b8c0:	2000      	movs	r0, #0
 800b8c2:	f000 fd33 	bl	800c32c <_LCD_SendData>
	_LCD_SendData(0x34);
 800b8c6:	2034      	movs	r0, #52	; 0x34
 800b8c8:	f000 fd30 	bl	800c32c <_LCD_SendData>
	_LCD_SendData(0x02);
 800b8cc:	2002      	movs	r0, #2
 800b8ce:	f000 fd2d 	bl	800c32c <_LCD_SendData>

	//POWER CONTROL B
	_LCD_SendCommand(0xCF);
 800b8d2:	20cf      	movs	r0, #207	; 0xcf
 800b8d4:	f000 fcf8 	bl	800c2c8 <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800b8d8:	2000      	movs	r0, #0
 800b8da:	f000 fd27 	bl	800c32c <_LCD_SendData>
	_LCD_SendData(0xC1);
 800b8de:	20c1      	movs	r0, #193	; 0xc1
 800b8e0:	f000 fd24 	bl	800c32c <_LCD_SendData>
	_LCD_SendData(0x30);
 800b8e4:	2030      	movs	r0, #48	; 0x30
 800b8e6:	f000 fd21 	bl	800c32c <_LCD_SendData>

	//DRIVER TIMING CONTROL A
	_LCD_SendCommand(0xE8);
 800b8ea:	20e8      	movs	r0, #232	; 0xe8
 800b8ec:	f000 fcec 	bl	800c2c8 <_LCD_SendCommand>
	_LCD_SendData(0x85);
 800b8f0:	2085      	movs	r0, #133	; 0x85
 800b8f2:	f000 fd1b 	bl	800c32c <_LCD_SendData>
	_LCD_SendData(0x00);
 800b8f6:	2000      	movs	r0, #0
 800b8f8:	f000 fd18 	bl	800c32c <_LCD_SendData>
	_LCD_SendData(0x78);
 800b8fc:	2078      	movs	r0, #120	; 0x78
 800b8fe:	f000 fd15 	bl	800c32c <_LCD_SendData>

	//DRIVER TIMING CONTROL B
	_LCD_SendCommand(0xEA);
 800b902:	20ea      	movs	r0, #234	; 0xea
 800b904:	f000 fce0 	bl	800c2c8 <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800b908:	2000      	movs	r0, #0
 800b90a:	f000 fd0f 	bl	800c32c <_LCD_SendData>
	_LCD_SendData(0x00);
 800b90e:	2000      	movs	r0, #0
 800b910:	f000 fd0c 	bl	800c32c <_LCD_SendData>

	//POWER ON SEQUENCE CONTROL
	_LCD_SendCommand(0xED);
 800b914:	20ed      	movs	r0, #237	; 0xed
 800b916:	f000 fcd7 	bl	800c2c8 <_LCD_SendCommand>
	_LCD_SendData(0x64);
 800b91a:	2064      	movs	r0, #100	; 0x64
 800b91c:	f000 fd06 	bl	800c32c <_LCD_SendData>
	_LCD_SendData(0x03);
 800b920:	2003      	movs	r0, #3
 800b922:	f000 fd03 	bl	800c32c <_LCD_SendData>
	_LCD_SendData(0x12);
 800b926:	2012      	movs	r0, #18
 800b928:	f000 fd00 	bl	800c32c <_LCD_SendData>
	_LCD_SendData(0x81);
 800b92c:	2081      	movs	r0, #129	; 0x81
 800b92e:	f000 fcfd 	bl	800c32c <_LCD_SendData>

	//PUMP RATIO CONTROL
	_LCD_SendCommand(0xF7);
 800b932:	20f7      	movs	r0, #247	; 0xf7
 800b934:	f000 fcc8 	bl	800c2c8 <_LCD_SendCommand>
	_LCD_SendData(0x20);
 800b938:	2020      	movs	r0, #32
 800b93a:	f000 fcf7 	bl	800c32c <_LCD_SendData>

	//POWER CONTROL,VRH[5:0]
	_LCD_SendCommand(0xC0);
 800b93e:	20c0      	movs	r0, #192	; 0xc0
 800b940:	f000 fcc2 	bl	800c2c8 <_LCD_SendCommand>
	_LCD_SendData(0x23);
 800b944:	2023      	movs	r0, #35	; 0x23
 800b946:	f000 fcf1 	bl	800c32c <_LCD_SendData>

	//POWER CONTROL,SAP[2:0];BT[3:0]
	_LCD_SendCommand(0xC1);
 800b94a:	20c1      	movs	r0, #193	; 0xc1
 800b94c:	f000 fcbc 	bl	800c2c8 <_LCD_SendCommand>
	_LCD_SendData(0x10);
 800b950:	2010      	movs	r0, #16
 800b952:	f000 fceb 	bl	800c32c <_LCD_SendData>

	//VCM CONTROL
	_LCD_SendCommand(0xC5);
 800b956:	20c5      	movs	r0, #197	; 0xc5
 800b958:	f000 fcb6 	bl	800c2c8 <_LCD_SendCommand>
	_LCD_SendData(0x3E);
 800b95c:	203e      	movs	r0, #62	; 0x3e
 800b95e:	f000 fce5 	bl	800c32c <_LCD_SendData>
	_LCD_SendData(0x28);
 800b962:	2028      	movs	r0, #40	; 0x28
 800b964:	f000 fce2 	bl	800c32c <_LCD_SendData>

	//VCM CONTROL 2
	_LCD_SendCommand(0xC7);
 800b968:	20c7      	movs	r0, #199	; 0xc7
 800b96a:	f000 fcad 	bl	800c2c8 <_LCD_SendCommand>
	_LCD_SendData(0x86);
 800b96e:	2086      	movs	r0, #134	; 0x86
 800b970:	f000 fcdc 	bl	800c32c <_LCD_SendData>

	//MEMORY ACCESS CONTROL
	_LCD_SendCommand(0x36);
 800b974:	2036      	movs	r0, #54	; 0x36
 800b976:	f000 fca7 	bl	800c2c8 <_LCD_SendCommand>
	_LCD_SendData(0x48);
 800b97a:	2048      	movs	r0, #72	; 0x48
 800b97c:	f000 fcd6 	bl	800c32c <_LCD_SendData>


	//PIXEL FORMAT
	_LCD_SendCommand(0x3A);
 800b980:	203a      	movs	r0, #58	; 0x3a
 800b982:	f000 fca1 	bl	800c2c8 <_LCD_SendCommand>
	_LCD_SendData(0x55);
 800b986:	2055      	movs	r0, #85	; 0x55
 800b988:	f000 fcd0 	bl	800c32c <_LCD_SendData>

	//FRAME RATIO CONTROL, STANDARD RGB COLOR
	_LCD_SendCommand(0xB1);
 800b98c:	20b1      	movs	r0, #177	; 0xb1
 800b98e:	f000 fc9b 	bl	800c2c8 <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800b992:	2000      	movs	r0, #0
 800b994:	f000 fcca 	bl	800c32c <_LCD_SendData>
	_LCD_SendData(0x18);
 800b998:	2018      	movs	r0, #24
 800b99a:	f000 fcc7 	bl	800c32c <_LCD_SendData>

	//DISPLAY FUNCTION CONTROL
	_LCD_SendCommand(0xB6);
 800b99e:	20b6      	movs	r0, #182	; 0xb6
 800b9a0:	f000 fc92 	bl	800c2c8 <_LCD_SendCommand>
	_LCD_SendData(0x08);
 800b9a4:	2008      	movs	r0, #8
 800b9a6:	f000 fcc1 	bl	800c32c <_LCD_SendData>
	_LCD_SendData(0x82);
 800b9aa:	2082      	movs	r0, #130	; 0x82
 800b9ac:	f000 fcbe 	bl	800c32c <_LCD_SendData>
	_LCD_SendData(0x27);
 800b9b0:	2027      	movs	r0, #39	; 0x27
 800b9b2:	f000 fcbb 	bl	800c32c <_LCD_SendData>


	//3GAMMA FUNCTION DISABLE
	_LCD_SendCommand(0xF2);
 800b9b6:	20f2      	movs	r0, #242	; 0xf2
 800b9b8:	f000 fc86 	bl	800c2c8 <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800b9bc:	2000      	movs	r0, #0
 800b9be:	f000 fcb5 	bl	800c32c <_LCD_SendData>

	//GAMMA CURVE SELECTED
	_LCD_SendCommand(0x26);
 800b9c2:	2026      	movs	r0, #38	; 0x26
 800b9c4:	f000 fc80 	bl	800c2c8 <_LCD_SendCommand>
	_LCD_SendData(0x01);
 800b9c8:	2001      	movs	r0, #1
 800b9ca:	f000 fcaf 	bl	800c32c <_LCD_SendData>

	//POSITIVE GAMMA CORRECTION
	_LCD_SendCommand(0xE0);
 800b9ce:	20e0      	movs	r0, #224	; 0xe0
 800b9d0:	f000 fc7a 	bl	800c2c8 <_LCD_SendCommand>
	_LCD_SendData(0x0F);
 800b9d4:	200f      	movs	r0, #15
 800b9d6:	f000 fca9 	bl	800c32c <_LCD_SendData>
	_LCD_SendData(0x31);
 800b9da:	2031      	movs	r0, #49	; 0x31
 800b9dc:	f000 fca6 	bl	800c32c <_LCD_SendData>
	_LCD_SendData(0x2B);
 800b9e0:	202b      	movs	r0, #43	; 0x2b
 800b9e2:	f000 fca3 	bl	800c32c <_LCD_SendData>
	_LCD_SendData(0x0C);
 800b9e6:	200c      	movs	r0, #12
 800b9e8:	f000 fca0 	bl	800c32c <_LCD_SendData>
	_LCD_SendData(0x0E);
 800b9ec:	200e      	movs	r0, #14
 800b9ee:	f000 fc9d 	bl	800c32c <_LCD_SendData>
	_LCD_SendData(0x08);
 800b9f2:	2008      	movs	r0, #8
 800b9f4:	f000 fc9a 	bl	800c32c <_LCD_SendData>
	_LCD_SendData(0x4E);
 800b9f8:	204e      	movs	r0, #78	; 0x4e
 800b9fa:	f000 fc97 	bl	800c32c <_LCD_SendData>
	_LCD_SendData(0xF1);
 800b9fe:	20f1      	movs	r0, #241	; 0xf1
 800ba00:	f000 fc94 	bl	800c32c <_LCD_SendData>
	_LCD_SendData(0x37);
 800ba04:	2037      	movs	r0, #55	; 0x37
 800ba06:	f000 fc91 	bl	800c32c <_LCD_SendData>
	_LCD_SendData(0x07);
 800ba0a:	2007      	movs	r0, #7
 800ba0c:	f000 fc8e 	bl	800c32c <_LCD_SendData>
	_LCD_SendData(0x10);
 800ba10:	2010      	movs	r0, #16
 800ba12:	f000 fc8b 	bl	800c32c <_LCD_SendData>
	_LCD_SendData(0x03);
 800ba16:	2003      	movs	r0, #3
 800ba18:	f000 fc88 	bl	800c32c <_LCD_SendData>
	_LCD_SendData(0x0E);
 800ba1c:	200e      	movs	r0, #14
 800ba1e:	f000 fc85 	bl	800c32c <_LCD_SendData>
	_LCD_SendData(0x09);
 800ba22:	2009      	movs	r0, #9
 800ba24:	f000 fc82 	bl	800c32c <_LCD_SendData>
	_LCD_SendData(0x00);
 800ba28:	2000      	movs	r0, #0
 800ba2a:	f000 fc7f 	bl	800c32c <_LCD_SendData>

	//NEGATIVE GAMMA CORRECTION
	_LCD_SendCommand(0xE1);
 800ba2e:	20e1      	movs	r0, #225	; 0xe1
 800ba30:	f000 fc4a 	bl	800c2c8 <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800ba34:	2000      	movs	r0, #0
 800ba36:	f000 fc79 	bl	800c32c <_LCD_SendData>
	_LCD_SendData(0x0E);
 800ba3a:	200e      	movs	r0, #14
 800ba3c:	f000 fc76 	bl	800c32c <_LCD_SendData>
	_LCD_SendData(0x14);
 800ba40:	2014      	movs	r0, #20
 800ba42:	f000 fc73 	bl	800c32c <_LCD_SendData>
	_LCD_SendData(0x03);
 800ba46:	2003      	movs	r0, #3
 800ba48:	f000 fc70 	bl	800c32c <_LCD_SendData>
	_LCD_SendData(0x11);
 800ba4c:	2011      	movs	r0, #17
 800ba4e:	f000 fc6d 	bl	800c32c <_LCD_SendData>
	_LCD_SendData(0x07);
 800ba52:	2007      	movs	r0, #7
 800ba54:	f000 fc6a 	bl	800c32c <_LCD_SendData>
	_LCD_SendData(0x31);
 800ba58:	2031      	movs	r0, #49	; 0x31
 800ba5a:	f000 fc67 	bl	800c32c <_LCD_SendData>
	_LCD_SendData(0xC1);
 800ba5e:	20c1      	movs	r0, #193	; 0xc1
 800ba60:	f000 fc64 	bl	800c32c <_LCD_SendData>
	_LCD_SendData(0x48);
 800ba64:	2048      	movs	r0, #72	; 0x48
 800ba66:	f000 fc61 	bl	800c32c <_LCD_SendData>
	_LCD_SendData(0x08);
 800ba6a:	2008      	movs	r0, #8
 800ba6c:	f000 fc5e 	bl	800c32c <_LCD_SendData>
	_LCD_SendData(0x0F);
 800ba70:	200f      	movs	r0, #15
 800ba72:	f000 fc5b 	bl	800c32c <_LCD_SendData>
	_LCD_SendData(0x0C);
 800ba76:	200c      	movs	r0, #12
 800ba78:	f000 fc58 	bl	800c32c <_LCD_SendData>
	_LCD_SendData(0x31);
 800ba7c:	2031      	movs	r0, #49	; 0x31
 800ba7e:	f000 fc55 	bl	800c32c <_LCD_SendData>
	_LCD_SendData(0x36);
 800ba82:	2036      	movs	r0, #54	; 0x36
 800ba84:	f000 fc52 	bl	800c32c <_LCD_SendData>
	_LCD_SendData(0x0F);
 800ba88:	200f      	movs	r0, #15
 800ba8a:	f000 fc4f 	bl	800c32c <_LCD_SendData>

	//EXIT SLEEP
	_LCD_SendCommand(0x11);
 800ba8e:	2011      	movs	r0, #17
 800ba90:	f000 fc1a 	bl	800c2c8 <_LCD_SendCommand>
	HAL_Delay(240);
 800ba94:	20f0      	movs	r0, #240	; 0xf0
 800ba96:	f7fa fc35 	bl	8006304 <HAL_Delay>

	//TURN ON DISPLAY
	_LCD_SendCommand(0x29);
 800ba9a:	2029      	movs	r0, #41	; 0x29
 800ba9c:	f000 fc14 	bl	800c2c8 <_LCD_SendCommand>

	//STARTING ROTATION
	ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 800baa0:	2000      	movs	r0, #0
 800baa2:	f000 fae5 	bl	800c070 <ILI9341_Set_Rotation>
}
 800baa6:	bf00      	nop
 800baa8:	bd80      	pop	{r7, pc}
	...

0800baac <ILI9341_SPI_Init>:
 *
 * 	Initialise SPI peripheral
 *
 */
void ILI9341_SPI_Init(void)
{
 800baac:	b480      	push	{r7}
 800baae:	af00      	add	r7, sp, #0

   	// check SPI enabled
	if ((SPI_PERIPH->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800bab0:	4b0b      	ldr	r3, [pc, #44]	; (800bae0 <ILI9341_SPI_Init+0x34>)
 800bab2:	681b      	ldr	r3, [r3, #0]
 800bab4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bab8:	2b40      	cmp	r3, #64	; 0x40
 800baba:	d005      	beq.n	800bac8 <ILI9341_SPI_Init+0x1c>
	{
		SPI_PERIPH->CR1 |= SPI_CR1_SPE;
 800babc:	4b08      	ldr	r3, [pc, #32]	; (800bae0 <ILI9341_SPI_Init+0x34>)
 800babe:	681b      	ldr	r3, [r3, #0]
 800bac0:	4a07      	ldr	r2, [pc, #28]	; (800bae0 <ILI9341_SPI_Init+0x34>)
 800bac2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bac6:	6013      	str	r3, [r2, #0]
	}

	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800bac8:	4b06      	ldr	r3, [pc, #24]	; (800bae4 <ILI9341_SPI_Init+0x38>)
 800baca:	695b      	ldr	r3, [r3, #20]
 800bacc:	4a05      	ldr	r2, [pc, #20]	; (800bae4 <ILI9341_SPI_Init+0x38>)
 800bace:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800bad2:	6153      	str	r3, [r2, #20]
}
 800bad4:	bf00      	nop
 800bad6:	46bd      	mov	sp, r7
 800bad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800badc:	4770      	bx	lr
 800bade:	bf00      	nop
 800bae0:	40003c00 	.word	0x40003c00
 800bae4:	48000400 	.word	0x48000400

0800bae8 <ILI9341_Draw_Horizontal_Line>:
 *	Draw horizontal line
 *
 */

void ILI9341_Draw_Horizontal_Line(uint16_t xpos, uint16_t ypos, uint16_t width, uint16_t colour)
{
 800bae8:	b590      	push	{r4, r7, lr}
 800baea:	b085      	sub	sp, #20
 800baec:	af02      	add	r7, sp, #8
 800baee:	4604      	mov	r4, r0
 800baf0:	4608      	mov	r0, r1
 800baf2:	4611      	mov	r1, r2
 800baf4:	461a      	mov	r2, r3
 800baf6:	4623      	mov	r3, r4
 800baf8:	80fb      	strh	r3, [r7, #6]
 800bafa:	4603      	mov	r3, r0
 800bafc:	80bb      	strh	r3, [r7, #4]
 800bafe:	460b      	mov	r3, r1
 800bb00:	807b      	strh	r3, [r7, #2]
 800bb02:	4613      	mov	r3, r2
 800bb04:	803b      	strh	r3, [r7, #0]
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 800bb06:	4b1a      	ldr	r3, [pc, #104]	; (800bb70 <ILI9341_Draw_Horizontal_Line+0x88>)
 800bb08:	881b      	ldrh	r3, [r3, #0]
 800bb0a:	b29b      	uxth	r3, r3
 800bb0c:	88fa      	ldrh	r2, [r7, #6]
 800bb0e:	429a      	cmp	r2, r3
 800bb10:	d229      	bcs.n	800bb66 <ILI9341_Draw_Horizontal_Line+0x7e>
 800bb12:	4b18      	ldr	r3, [pc, #96]	; (800bb74 <ILI9341_Draw_Horizontal_Line+0x8c>)
 800bb14:	881b      	ldrh	r3, [r3, #0]
 800bb16:	b29b      	uxth	r3, r3
 800bb18:	88ba      	ldrh	r2, [r7, #4]
 800bb1a:	429a      	cmp	r2, r3
 800bb1c:	d223      	bcs.n	800bb66 <ILI9341_Draw_Horizontal_Line+0x7e>
	if(((xpos + width) - 1 ) >= LCD_WIDTH)
 800bb1e:	88fa      	ldrh	r2, [r7, #6]
 800bb20:	887b      	ldrh	r3, [r7, #2]
 800bb22:	4413      	add	r3, r2
 800bb24:	3b01      	subs	r3, #1
 800bb26:	4a12      	ldr	r2, [pc, #72]	; (800bb70 <ILI9341_Draw_Horizontal_Line+0x88>)
 800bb28:	8812      	ldrh	r2, [r2, #0]
 800bb2a:	b292      	uxth	r2, r2
 800bb2c:	4293      	cmp	r3, r2
 800bb2e:	db05      	blt.n	800bb3c <ILI9341_Draw_Horizontal_Line+0x54>
		{
			width= LCD_WIDTH - xpos;
 800bb30:	4b0f      	ldr	r3, [pc, #60]	; (800bb70 <ILI9341_Draw_Horizontal_Line+0x88>)
 800bb32:	881b      	ldrh	r3, [r3, #0]
 800bb34:	b29a      	uxth	r2, r3
 800bb36:	88fb      	ldrh	r3, [r7, #6]
 800bb38:	1ad3      	subs	r3, r2, r3
 800bb3a:	807b      	strh	r3, [r7, #2]
		}
	ILI9341_Set_Frame(	xpos,
							ypos,
							(xpos + width) - 1,
 800bb3c:	88fa      	ldrh	r2, [r7, #6]
 800bb3e:	887b      	ldrh	r3, [r7, #2]
 800bb40:	4413      	add	r3, r2
 800bb42:	b29b      	uxth	r3, r3
	ILI9341_Set_Frame(	xpos,
 800bb44:	3b01      	subs	r3, #1
 800bb46:	b29a      	uxth	r2, r3
 800bb48:	88bb      	ldrh	r3, [r7, #4]
 800bb4a:	88b9      	ldrh	r1, [r7, #4]
 800bb4c:	88f8      	ldrh	r0, [r7, #6]
 800bb4e:	f000 f85b 	bl	800bc08 <ILI9341_Set_Frame>
							ypos);

	_LCD_Write_Frame(xpos, ypos, colour, width, LINE_CHUNK);
 800bb52:	887c      	ldrh	r4, [r7, #2]
 800bb54:	883a      	ldrh	r2, [r7, #0]
 800bb56:	88b9      	ldrh	r1, [r7, #4]
 800bb58:	88f8      	ldrh	r0, [r7, #6]
 800bb5a:	2303      	movs	r3, #3
 800bb5c:	9300      	str	r3, [sp, #0]
 800bb5e:	4623      	mov	r3, r4
 800bb60:	f000 fb02 	bl	800c168 <_LCD_Write_Frame>
 800bb64:	e000      	b.n	800bb68 <ILI9341_Draw_Horizontal_Line+0x80>
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 800bb66:	bf00      	nop
}
 800bb68:	370c      	adds	r7, #12
 800bb6a:	46bd      	mov	sp, r7
 800bb6c:	bd90      	pop	{r4, r7, pc}
 800bb6e:	bf00      	nop
 800bb70:	20000bbe 	.word	0x20000bbe
 800bb74:	20000bbc 	.word	0x20000bbc

0800bb78 <ILI9341_Draw_Vertical_Line>:
 *
 *  Draw vertical line
 *
 */
void ILI9341_Draw_Vertical_Line(uint16_t xpos, uint16_t ypos, uint16_t height, uint16_t colour)
{
 800bb78:	b590      	push	{r4, r7, lr}
 800bb7a:	b085      	sub	sp, #20
 800bb7c:	af02      	add	r7, sp, #8
 800bb7e:	4604      	mov	r4, r0
 800bb80:	4608      	mov	r0, r1
 800bb82:	4611      	mov	r1, r2
 800bb84:	461a      	mov	r2, r3
 800bb86:	4623      	mov	r3, r4
 800bb88:	80fb      	strh	r3, [r7, #6]
 800bb8a:	4603      	mov	r3, r0
 800bb8c:	80bb      	strh	r3, [r7, #4]
 800bb8e:	460b      	mov	r3, r1
 800bb90:	807b      	strh	r3, [r7, #2]
 800bb92:	4613      	mov	r3, r2
 800bb94:	803b      	strh	r3, [r7, #0]
	if((xpos >= LCD_WIDTH) || (ypos >= LCD_HEIGHT)) return;
 800bb96:	4b1a      	ldr	r3, [pc, #104]	; (800bc00 <ILI9341_Draw_Vertical_Line+0x88>)
 800bb98:	881b      	ldrh	r3, [r3, #0]
 800bb9a:	b29b      	uxth	r3, r3
 800bb9c:	88fa      	ldrh	r2, [r7, #6]
 800bb9e:	429a      	cmp	r2, r3
 800bba0:	d229      	bcs.n	800bbf6 <ILI9341_Draw_Vertical_Line+0x7e>
 800bba2:	4b18      	ldr	r3, [pc, #96]	; (800bc04 <ILI9341_Draw_Vertical_Line+0x8c>)
 800bba4:	881b      	ldrh	r3, [r3, #0]
 800bba6:	b29b      	uxth	r3, r3
 800bba8:	88ba      	ldrh	r2, [r7, #4]
 800bbaa:	429a      	cmp	r2, r3
 800bbac:	d223      	bcs.n	800bbf6 <ILI9341_Draw_Vertical_Line+0x7e>
	if(((ypos + height) - 1) >= LCD_HEIGHT)
 800bbae:	88ba      	ldrh	r2, [r7, #4]
 800bbb0:	887b      	ldrh	r3, [r7, #2]
 800bbb2:	4413      	add	r3, r2
 800bbb4:	3b01      	subs	r3, #1
 800bbb6:	4a13      	ldr	r2, [pc, #76]	; (800bc04 <ILI9341_Draw_Vertical_Line+0x8c>)
 800bbb8:	8812      	ldrh	r2, [r2, #0]
 800bbba:	b292      	uxth	r2, r2
 800bbbc:	4293      	cmp	r3, r2
 800bbbe:	db05      	blt.n	800bbcc <ILI9341_Draw_Vertical_Line+0x54>
		{
			height= LCD_HEIGHT - ypos;
 800bbc0:	4b10      	ldr	r3, [pc, #64]	; (800bc04 <ILI9341_Draw_Vertical_Line+0x8c>)
 800bbc2:	881b      	ldrh	r3, [r3, #0]
 800bbc4:	b29a      	uxth	r2, r3
 800bbc6:	88bb      	ldrh	r3, [r7, #4]
 800bbc8:	1ad3      	subs	r3, r2, r3
 800bbca:	807b      	strh	r3, [r7, #2]
		}
	ILI9341_Set_Frame(xpos, ypos, xpos, (ypos + height) - 1);
 800bbcc:	88ba      	ldrh	r2, [r7, #4]
 800bbce:	887b      	ldrh	r3, [r7, #2]
 800bbd0:	4413      	add	r3, r2
 800bbd2:	b29b      	uxth	r3, r3
 800bbd4:	3b01      	subs	r3, #1
 800bbd6:	b29b      	uxth	r3, r3
 800bbd8:	88fa      	ldrh	r2, [r7, #6]
 800bbda:	88b9      	ldrh	r1, [r7, #4]
 800bbdc:	88f8      	ldrh	r0, [r7, #6]
 800bbde:	f000 f813 	bl	800bc08 <ILI9341_Set_Frame>
	_LCD_Write_Frame(xpos, ypos, colour, height, LINE_CHUNK);
 800bbe2:	887c      	ldrh	r4, [r7, #2]
 800bbe4:	883a      	ldrh	r2, [r7, #0]
 800bbe6:	88b9      	ldrh	r1, [r7, #4]
 800bbe8:	88f8      	ldrh	r0, [r7, #6]
 800bbea:	2303      	movs	r3, #3
 800bbec:	9300      	str	r3, [sp, #0]
 800bbee:	4623      	mov	r3, r4
 800bbf0:	f000 faba 	bl	800c168 <_LCD_Write_Frame>
 800bbf4:	e000      	b.n	800bbf8 <ILI9341_Draw_Vertical_Line+0x80>
	if((xpos >= LCD_WIDTH) || (ypos >= LCD_HEIGHT)) return;
 800bbf6:	bf00      	nop
}
 800bbf8:	370c      	adds	r7, #12
 800bbfa:	46bd      	mov	sp, r7
 800bbfc:	bd90      	pop	{r4, r7, pc}
 800bbfe:	bf00      	nop
 800bc00:	20000bbe 	.word	0x20000bbe
 800bc04:	20000bbc 	.word	0x20000bbc

0800bc08 <ILI9341_Set_Frame>:
 *	bottom right of area (ec, ep):
 *	ec 	- 	"end column"
 *	ep	- 	"end page"
 */
void ILI9341_Set_Frame(uint16_t sc, uint16_t sp, uint16_t ec, uint16_t ep)
{
 800bc08:	b590      	push	{r4, r7, lr}
 800bc0a:	b083      	sub	sp, #12
 800bc0c:	af00      	add	r7, sp, #0
 800bc0e:	4604      	mov	r4, r0
 800bc10:	4608      	mov	r0, r1
 800bc12:	4611      	mov	r1, r2
 800bc14:	461a      	mov	r2, r3
 800bc16:	4623      	mov	r3, r4
 800bc18:	80fb      	strh	r3, [r7, #6]
 800bc1a:	4603      	mov	r3, r0
 800bc1c:	80bb      	strh	r3, [r7, #4]
 800bc1e:	460b      	mov	r3, r1
 800bc20:	807b      	strh	r3, [r7, #2]
 800bc22:	4613      	mov	r3, r2
 800bc24:	803b      	strh	r3, [r7, #0]
	// send "Column Address Set" command
	_LCD_SendCommand(0x2A);
 800bc26:	202a      	movs	r0, #42	; 0x2a
 800bc28:	f000 fb4e 	bl	800c2c8 <_LCD_SendCommand>
	_LCD_SendData(sc >> 8);
 800bc2c:	88fb      	ldrh	r3, [r7, #6]
 800bc2e:	0a1b      	lsrs	r3, r3, #8
 800bc30:	b29b      	uxth	r3, r3
 800bc32:	b2db      	uxtb	r3, r3
 800bc34:	4618      	mov	r0, r3
 800bc36:	f000 fb79 	bl	800c32c <_LCD_SendData>
	_LCD_SendData(sc);
 800bc3a:	88fb      	ldrh	r3, [r7, #6]
 800bc3c:	b2db      	uxtb	r3, r3
 800bc3e:	4618      	mov	r0, r3
 800bc40:	f000 fb74 	bl	800c32c <_LCD_SendData>
	_LCD_SendData(ec >> 8);
 800bc44:	887b      	ldrh	r3, [r7, #2]
 800bc46:	0a1b      	lsrs	r3, r3, #8
 800bc48:	b29b      	uxth	r3, r3
 800bc4a:	b2db      	uxtb	r3, r3
 800bc4c:	4618      	mov	r0, r3
 800bc4e:	f000 fb6d 	bl	800c32c <_LCD_SendData>
	_LCD_SendData(ec);
 800bc52:	887b      	ldrh	r3, [r7, #2]
 800bc54:	b2db      	uxtb	r3, r3
 800bc56:	4618      	mov	r0, r3
 800bc58:	f000 fb68 	bl	800c32c <_LCD_SendData>

	// send "Page Address Set" command
	_LCD_SendCommand(0x2B);
 800bc5c:	202b      	movs	r0, #43	; 0x2b
 800bc5e:	f000 fb33 	bl	800c2c8 <_LCD_SendCommand>
	_LCD_SendData(sp >> 8);
 800bc62:	88bb      	ldrh	r3, [r7, #4]
 800bc64:	0a1b      	lsrs	r3, r3, #8
 800bc66:	b29b      	uxth	r3, r3
 800bc68:	b2db      	uxtb	r3, r3
 800bc6a:	4618      	mov	r0, r3
 800bc6c:	f000 fb5e 	bl	800c32c <_LCD_SendData>
	_LCD_SendData(sp);
 800bc70:	88bb      	ldrh	r3, [r7, #4]
 800bc72:	b2db      	uxtb	r3, r3
 800bc74:	4618      	mov	r0, r3
 800bc76:	f000 fb59 	bl	800c32c <_LCD_SendData>
	_LCD_SendData(ep >> 8);
 800bc7a:	883b      	ldrh	r3, [r7, #0]
 800bc7c:	0a1b      	lsrs	r3, r3, #8
 800bc7e:	b29b      	uxth	r3, r3
 800bc80:	b2db      	uxtb	r3, r3
 800bc82:	4618      	mov	r0, r3
 800bc84:	f000 fb52 	bl	800c32c <_LCD_SendData>
	_LCD_SendData(ep);
 800bc88:	883b      	ldrh	r3, [r7, #0]
 800bc8a:	b2db      	uxtb	r3, r3
 800bc8c:	4618      	mov	r0, r3
 800bc8e:	f000 fb4d 	bl	800c32c <_LCD_SendData>

	_LCD_SendCommand(0x2C);
 800bc92:	202c      	movs	r0, #44	; 0x2c
 800bc94:	f000 fb18 	bl	800c2c8 <_LCD_SendCommand>
}
 800bc98:	bf00      	nop
 800bc9a:	370c      	adds	r7, #12
 800bc9c:	46bd      	mov	sp, r7
 800bc9e:	bd90      	pop	{r4, r7, pc}

0800bca0 <ILI9341_Fill_Screen>:
 *
 * 	Sets address (entire screen) and Sends height*width ammount of colour information to LCD
 *
 */
void ILI9341_Fill_Screen(uint16_t colour)
{
 800bca0:	b580      	push	{r7, lr}
 800bca2:	b084      	sub	sp, #16
 800bca4:	af02      	add	r7, sp, #8
 800bca6:	4603      	mov	r3, r0
 800bca8:	80fb      	strh	r3, [r7, #6]
	ILI9341_Set_Frame(0,0,LCD_WIDTH,LCD_HEIGHT);
 800bcaa:	4b10      	ldr	r3, [pc, #64]	; (800bcec <ILI9341_Fill_Screen+0x4c>)
 800bcac:	881b      	ldrh	r3, [r3, #0]
 800bcae:	b29a      	uxth	r2, r3
 800bcb0:	4b0f      	ldr	r3, [pc, #60]	; (800bcf0 <ILI9341_Fill_Screen+0x50>)
 800bcb2:	881b      	ldrh	r3, [r3, #0]
 800bcb4:	b29b      	uxth	r3, r3
 800bcb6:	2100      	movs	r1, #0
 800bcb8:	2000      	movs	r0, #0
 800bcba:	f7ff ffa5 	bl	800bc08 <ILI9341_Set_Frame>
	_LCD_Write_Frame(0, 0, colour, LCD_WIDTH*LCD_HEIGHT, AREA_CHUNK);
 800bcbe:	4b0b      	ldr	r3, [pc, #44]	; (800bcec <ILI9341_Fill_Screen+0x4c>)
 800bcc0:	881b      	ldrh	r3, [r3, #0]
 800bcc2:	b29b      	uxth	r3, r3
 800bcc4:	461a      	mov	r2, r3
 800bcc6:	4b0a      	ldr	r3, [pc, #40]	; (800bcf0 <ILI9341_Fill_Screen+0x50>)
 800bcc8:	881b      	ldrh	r3, [r3, #0]
 800bcca:	b29b      	uxth	r3, r3
 800bccc:	fb03 f302 	mul.w	r3, r3, r2
 800bcd0:	4619      	mov	r1, r3
 800bcd2:	88fa      	ldrh	r2, [r7, #6]
 800bcd4:	2304      	movs	r3, #4
 800bcd6:	9300      	str	r3, [sp, #0]
 800bcd8:	460b      	mov	r3, r1
 800bcda:	2100      	movs	r1, #0
 800bcdc:	2000      	movs	r0, #0
 800bcde:	f000 fa43 	bl	800c168 <_LCD_Write_Frame>
}
 800bce2:	bf00      	nop
 800bce4:	3708      	adds	r7, #8
 800bce6:	46bd      	mov	sp, r7
 800bce8:	bd80      	pop	{r7, pc}
 800bcea:	bf00      	nop
 800bcec:	20000bbe 	.word	0x20000bbe
 800bcf0:	20000bbc 	.word	0x20000bbc

0800bcf4 <ILI9341_Draw_Pixel>:
 * 	Using pixels to draw big simple structures is not recommended as it is really slow
 * 	Try using either rectangles or lines if possible
 *
 */
void ILI9341_Draw_Pixel(uint16_t x,uint16_t y,uint16_t colour)
{
 800bcf4:	b580      	push	{r7, lr}
 800bcf6:	b08c      	sub	sp, #48	; 0x30
 800bcf8:	af00      	add	r7, sp, #0
 800bcfa:	4603      	mov	r3, r0
 800bcfc:	80fb      	strh	r3, [r7, #6]
 800bcfe:	460b      	mov	r3, r1
 800bd00:	80bb      	strh	r3, [r7, #4]
 800bd02:	4613      	mov	r3, r2
 800bd04:	807b      	strh	r3, [r7, #2]
	if((x >= LCD_WIDTH) || (y >= LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 800bd06:	4b94      	ldr	r3, [pc, #592]	; (800bf58 <ILI9341_Draw_Pixel+0x264>)
 800bd08:	881b      	ldrh	r3, [r3, #0]
 800bd0a:	b29b      	uxth	r3, r3
 800bd0c:	88fa      	ldrh	r2, [r7, #6]
 800bd0e:	429a      	cmp	r2, r3
 800bd10:	f080 811e 	bcs.w	800bf50 <ILI9341_Draw_Pixel+0x25c>
 800bd14:	4b91      	ldr	r3, [pc, #580]	; (800bf5c <ILI9341_Draw_Pixel+0x268>)
 800bd16:	881b      	ldrh	r3, [r3, #0]
 800bd18:	b29b      	uxth	r3, r3
 800bd1a:	88ba      	ldrh	r2, [r7, #4]
 800bd1c:	429a      	cmp	r2, r3
 800bd1e:	f080 8117 	bcs.w	800bf50 <ILI9341_Draw_Pixel+0x25c>

	//ADDRESS
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 800bd22:	4b8f      	ldr	r3, [pc, #572]	; (800bf60 <ILI9341_Draw_Pixel+0x26c>)
 800bd24:	695b      	ldr	r3, [r3, #20]
 800bd26:	4a8e      	ldr	r2, [pc, #568]	; (800bf60 <ILI9341_Draw_Pixel+0x26c>)
 800bd28:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800bd2c:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800bd2e:	4b8c      	ldr	r3, [pc, #560]	; (800bf60 <ILI9341_Draw_Pixel+0x26c>)
 800bd30:	695b      	ldr	r3, [r3, #20]
 800bd32:	4a8b      	ldr	r2, [pc, #556]	; (800bf60 <ILI9341_Draw_Pixel+0x26c>)
 800bd34:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800bd38:	6153      	str	r3, [r2, #20]

	_SPI_SendByte(0x2A, 0, 0);
 800bd3a:	2200      	movs	r2, #0
 800bd3c:	2100      	movs	r1, #0
 800bd3e:	202a      	movs	r0, #42	; 0x2a
 800bd40:	f000 fb26 	bl	800c390 <_SPI_SendByte>

	// Additional SPI CS "low" hold
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800bd44:	2300      	movs	r3, #0
 800bd46:	62fb      	str	r3, [r7, #44]	; 0x2c
 800bd48:	e008      	b.n	800bd5c <ILI9341_Draw_Pixel+0x68>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800bd4a:	4b85      	ldr	r3, [pc, #532]	; (800bf60 <ILI9341_Draw_Pixel+0x26c>)
 800bd4c:	695b      	ldr	r3, [r3, #20]
 800bd4e:	4a84      	ldr	r2, [pc, #528]	; (800bf60 <ILI9341_Draw_Pixel+0x26c>)
 800bd50:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800bd54:	6153      	str	r3, [r2, #20]
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800bd56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bd58:	3301      	adds	r3, #1
 800bd5a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800bd5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bd5e:	2b02      	cmp	r3, #2
 800bd60:	ddf3      	ble.n	800bd4a <ILI9341_Draw_Pixel+0x56>

	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800bd62:	4b7f      	ldr	r3, [pc, #508]	; (800bf60 <ILI9341_Draw_Pixel+0x26c>)
 800bd64:	695b      	ldr	r3, [r3, #20]
 800bd66:	4a7e      	ldr	r2, [pc, #504]	; (800bf60 <ILI9341_Draw_Pixel+0x26c>)
 800bd68:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bd6c:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800bd6e:	4b7c      	ldr	r3, [pc, #496]	; (800bf60 <ILI9341_Draw_Pixel+0x26c>)
 800bd70:	695b      	ldr	r3, [r3, #20]
 800bd72:	4a7b      	ldr	r2, [pc, #492]	; (800bf60 <ILI9341_Draw_Pixel+0x26c>)
 800bd74:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bd78:	6153      	str	r3, [r2, #20]

	//XDATA
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800bd7a:	4b79      	ldr	r3, [pc, #484]	; (800bf60 <ILI9341_Draw_Pixel+0x26c>)
 800bd7c:	695b      	ldr	r3, [r3, #20]
 800bd7e:	4a78      	ldr	r2, [pc, #480]	; (800bf60 <ILI9341_Draw_Pixel+0x26c>)
 800bd80:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800bd84:	6153      	str	r3, [r2, #20]
	unsigned char Temp_Buffer[4] =
 800bd86:	88fb      	ldrh	r3, [r7, #6]
 800bd88:	0a1b      	lsrs	r3, r3, #8
 800bd8a:	b29b      	uxth	r3, r3
 800bd8c:	b2db      	uxtb	r3, r3
 800bd8e:	753b      	strb	r3, [r7, #20]
 800bd90:	88fb      	ldrh	r3, [r7, #6]
 800bd92:	b2db      	uxtb	r3, r3
 800bd94:	757b      	strb	r3, [r7, #21]
	{
			x >> 8,
			x,
			(x + 1) >> 8,
 800bd96:	88fb      	ldrh	r3, [r7, #6]
 800bd98:	3301      	adds	r3, #1
 800bd9a:	121b      	asrs	r3, r3, #8
	unsigned char Temp_Buffer[4] =
 800bd9c:	b2db      	uxtb	r3, r3
 800bd9e:	75bb      	strb	r3, [r7, #22]
			(x + 1)
 800bda0:	88fb      	ldrh	r3, [r7, #6]
 800bda2:	b2db      	uxtb	r3, r3
 800bda4:	3301      	adds	r3, #1
 800bda6:	b2db      	uxtb	r3, r3
	unsigned char Temp_Buffer[4] =
 800bda8:	75fb      	strb	r3, [r7, #23]
	};

	_SPI_SendByteMultiByte(Temp_Buffer, 4, 0, 10);
 800bdaa:	f107 0014 	add.w	r0, r7, #20
 800bdae:	230a      	movs	r3, #10
 800bdb0:	2200      	movs	r2, #0
 800bdb2:	2104      	movs	r1, #4
 800bdb4:	f000 fb1e 	bl	800c3f4 <_SPI_SendByteMultiByte>
	//HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer, 4, 1 );

	// Additional SPI CS "low" hold
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800bdb8:	2300      	movs	r3, #0
 800bdba:	62bb      	str	r3, [r7, #40]	; 0x28
 800bdbc:	e008      	b.n	800bdd0 <ILI9341_Draw_Pixel+0xdc>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800bdbe:	4b68      	ldr	r3, [pc, #416]	; (800bf60 <ILI9341_Draw_Pixel+0x26c>)
 800bdc0:	695b      	ldr	r3, [r3, #20]
 800bdc2:	4a67      	ldr	r2, [pc, #412]	; (800bf60 <ILI9341_Draw_Pixel+0x26c>)
 800bdc4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800bdc8:	6153      	str	r3, [r2, #20]
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800bdca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bdcc:	3301      	adds	r3, #1
 800bdce:	62bb      	str	r3, [r7, #40]	; 0x28
 800bdd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bdd2:	2b02      	cmp	r3, #2
 800bdd4:	ddf3      	ble.n	800bdbe <ILI9341_Draw_Pixel+0xca>

	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800bdd6:	4b62      	ldr	r3, [pc, #392]	; (800bf60 <ILI9341_Draw_Pixel+0x26c>)
 800bdd8:	695b      	ldr	r3, [r3, #20]
 800bdda:	4a61      	ldr	r2, [pc, #388]	; (800bf60 <ILI9341_Draw_Pixel+0x26c>)
 800bddc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bde0:	6153      	str	r3, [r2, #20]

	//ADDRESS
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 800bde2:	4b5f      	ldr	r3, [pc, #380]	; (800bf60 <ILI9341_Draw_Pixel+0x26c>)
 800bde4:	695b      	ldr	r3, [r3, #20]
 800bde6:	4a5e      	ldr	r2, [pc, #376]	; (800bf60 <ILI9341_Draw_Pixel+0x26c>)
 800bde8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800bdec:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800bdee:	4b5c      	ldr	r3, [pc, #368]	; (800bf60 <ILI9341_Draw_Pixel+0x26c>)
 800bdf0:	695b      	ldr	r3, [r3, #20]
 800bdf2:	4a5b      	ldr	r2, [pc, #364]	; (800bf60 <ILI9341_Draw_Pixel+0x26c>)
 800bdf4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800bdf8:	6153      	str	r3, [r2, #20]

	_SPI_SendByte(0x2B, 0, 0);
 800bdfa:	2200      	movs	r2, #0
 800bdfc:	2100      	movs	r1, #0
 800bdfe:	202b      	movs	r0, #43	; 0x2b
 800be00:	f000 fac6 	bl	800c390 <_SPI_SendByte>

	// Additional SPI CS "low" hold
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800be04:	2300      	movs	r3, #0
 800be06:	627b      	str	r3, [r7, #36]	; 0x24
 800be08:	e008      	b.n	800be1c <ILI9341_Draw_Pixel+0x128>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800be0a:	4b55      	ldr	r3, [pc, #340]	; (800bf60 <ILI9341_Draw_Pixel+0x26c>)
 800be0c:	695b      	ldr	r3, [r3, #20]
 800be0e:	4a54      	ldr	r2, [pc, #336]	; (800bf60 <ILI9341_Draw_Pixel+0x26c>)
 800be10:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800be14:	6153      	str	r3, [r2, #20]
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800be16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be18:	3301      	adds	r3, #1
 800be1a:	627b      	str	r3, [r7, #36]	; 0x24
 800be1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be1e:	2b02      	cmp	r3, #2
 800be20:	ddf3      	ble.n	800be0a <ILI9341_Draw_Pixel+0x116>

	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800be22:	4b4f      	ldr	r3, [pc, #316]	; (800bf60 <ILI9341_Draw_Pixel+0x26c>)
 800be24:	695b      	ldr	r3, [r3, #20]
 800be26:	4a4e      	ldr	r2, [pc, #312]	; (800bf60 <ILI9341_Draw_Pixel+0x26c>)
 800be28:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800be2c:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800be2e:	4b4c      	ldr	r3, [pc, #304]	; (800bf60 <ILI9341_Draw_Pixel+0x26c>)
 800be30:	695b      	ldr	r3, [r3, #20]
 800be32:	4a4b      	ldr	r2, [pc, #300]	; (800bf60 <ILI9341_Draw_Pixel+0x26c>)
 800be34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800be38:	6153      	str	r3, [r2, #20]

	//YDATA
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800be3a:	4b49      	ldr	r3, [pc, #292]	; (800bf60 <ILI9341_Draw_Pixel+0x26c>)
 800be3c:	695b      	ldr	r3, [r3, #20]
 800be3e:	4a48      	ldr	r2, [pc, #288]	; (800bf60 <ILI9341_Draw_Pixel+0x26c>)
 800be40:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800be44:	6153      	str	r3, [r2, #20]
	unsigned char Temp_Buffer1[4] =
 800be46:	88bb      	ldrh	r3, [r7, #4]
 800be48:	0a1b      	lsrs	r3, r3, #8
 800be4a:	b29b      	uxth	r3, r3
 800be4c:	b2db      	uxtb	r3, r3
 800be4e:	743b      	strb	r3, [r7, #16]
 800be50:	88bb      	ldrh	r3, [r7, #4]
 800be52:	b2db      	uxtb	r3, r3
 800be54:	747b      	strb	r3, [r7, #17]
	{
			y >> 8,
			y,
			(y + 1) >> 8,
 800be56:	88bb      	ldrh	r3, [r7, #4]
 800be58:	3301      	adds	r3, #1
 800be5a:	121b      	asrs	r3, r3, #8
	unsigned char Temp_Buffer1[4] =
 800be5c:	b2db      	uxtb	r3, r3
 800be5e:	74bb      	strb	r3, [r7, #18]
			(y + 1)
 800be60:	88bb      	ldrh	r3, [r7, #4]
 800be62:	b2db      	uxtb	r3, r3
 800be64:	3301      	adds	r3, #1
 800be66:	b2db      	uxtb	r3, r3
	unsigned char Temp_Buffer1[4] =
 800be68:	74fb      	strb	r3, [r7, #19]
	};

	//HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer1, 4, 1 );
	_SPI_SendByteMultiByte(Temp_Buffer1, 4, 0, 10);
 800be6a:	f107 0010 	add.w	r0, r7, #16
 800be6e:	230a      	movs	r3, #10
 800be70:	2200      	movs	r2, #0
 800be72:	2104      	movs	r1, #4
 800be74:	f000 fabe 	bl	800c3f4 <_SPI_SendByteMultiByte>

	// Additional SPI CS "low" hold
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800be78:	2300      	movs	r3, #0
 800be7a:	623b      	str	r3, [r7, #32]
 800be7c:	e008      	b.n	800be90 <ILI9341_Draw_Pixel+0x19c>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800be7e:	4b38      	ldr	r3, [pc, #224]	; (800bf60 <ILI9341_Draw_Pixel+0x26c>)
 800be80:	695b      	ldr	r3, [r3, #20]
 800be82:	4a37      	ldr	r2, [pc, #220]	; (800bf60 <ILI9341_Draw_Pixel+0x26c>)
 800be84:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800be88:	6153      	str	r3, [r2, #20]
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800be8a:	6a3b      	ldr	r3, [r7, #32]
 800be8c:	3301      	adds	r3, #1
 800be8e:	623b      	str	r3, [r7, #32]
 800be90:	6a3b      	ldr	r3, [r7, #32]
 800be92:	2b02      	cmp	r3, #2
 800be94:	ddf3      	ble.n	800be7e <ILI9341_Draw_Pixel+0x18a>

	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800be96:	4b32      	ldr	r3, [pc, #200]	; (800bf60 <ILI9341_Draw_Pixel+0x26c>)
 800be98:	695b      	ldr	r3, [r3, #20]
 800be9a:	4a31      	ldr	r2, [pc, #196]	; (800bf60 <ILI9341_Draw_Pixel+0x26c>)
 800be9c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bea0:	6153      	str	r3, [r2, #20]

	//ADDRESS
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 800bea2:	4b2f      	ldr	r3, [pc, #188]	; (800bf60 <ILI9341_Draw_Pixel+0x26c>)
 800bea4:	695b      	ldr	r3, [r3, #20]
 800bea6:	4a2e      	ldr	r2, [pc, #184]	; (800bf60 <ILI9341_Draw_Pixel+0x26c>)
 800bea8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800beac:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800beae:	4b2c      	ldr	r3, [pc, #176]	; (800bf60 <ILI9341_Draw_Pixel+0x26c>)
 800beb0:	695b      	ldr	r3, [r3, #20]
 800beb2:	4a2b      	ldr	r2, [pc, #172]	; (800bf60 <ILI9341_Draw_Pixel+0x26c>)
 800beb4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800beb8:	6153      	str	r3, [r2, #20]

	_SPI_SendByte(0x2C, 0, 0);
 800beba:	2200      	movs	r2, #0
 800bebc:	2100      	movs	r1, #0
 800bebe:	202c      	movs	r0, #44	; 0x2c
 800bec0:	f000 fa66 	bl	800c390 <_SPI_SendByte>

	// Additional SPI CS "low" hold
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800bec4:	2300      	movs	r3, #0
 800bec6:	61fb      	str	r3, [r7, #28]
 800bec8:	e008      	b.n	800bedc <ILI9341_Draw_Pixel+0x1e8>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800beca:	4b25      	ldr	r3, [pc, #148]	; (800bf60 <ILI9341_Draw_Pixel+0x26c>)
 800becc:	695b      	ldr	r3, [r3, #20]
 800bece:	4a24      	ldr	r2, [pc, #144]	; (800bf60 <ILI9341_Draw_Pixel+0x26c>)
 800bed0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800bed4:	6153      	str	r3, [r2, #20]
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800bed6:	69fb      	ldr	r3, [r7, #28]
 800bed8:	3301      	adds	r3, #1
 800beda:	61fb      	str	r3, [r7, #28]
 800bedc:	69fb      	ldr	r3, [r7, #28]
 800bede:	2b02      	cmp	r3, #2
 800bee0:	ddf3      	ble.n	800beca <ILI9341_Draw_Pixel+0x1d6>

	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800bee2:	4b1f      	ldr	r3, [pc, #124]	; (800bf60 <ILI9341_Draw_Pixel+0x26c>)
 800bee4:	695b      	ldr	r3, [r3, #20]
 800bee6:	4a1e      	ldr	r2, [pc, #120]	; (800bf60 <ILI9341_Draw_Pixel+0x26c>)
 800bee8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800beec:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800beee:	4b1c      	ldr	r3, [pc, #112]	; (800bf60 <ILI9341_Draw_Pixel+0x26c>)
 800bef0:	695b      	ldr	r3, [r3, #20]
 800bef2:	4a1b      	ldr	r2, [pc, #108]	; (800bf60 <ILI9341_Draw_Pixel+0x26c>)
 800bef4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bef8:	6153      	str	r3, [r2, #20]

	//COLOUR
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800befa:	4b19      	ldr	r3, [pc, #100]	; (800bf60 <ILI9341_Draw_Pixel+0x26c>)
 800befc:	695b      	ldr	r3, [r3, #20]
 800befe:	4a18      	ldr	r2, [pc, #96]	; (800bf60 <ILI9341_Draw_Pixel+0x26c>)
 800bf00:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800bf04:	6153      	str	r3, [r2, #20]
	unsigned char Temp_Buffer2[2] = {colour>>8, colour};
 800bf06:	887b      	ldrh	r3, [r7, #2]
 800bf08:	0a1b      	lsrs	r3, r3, #8
 800bf0a:	b29b      	uxth	r3, r3
 800bf0c:	b2db      	uxtb	r3, r3
 800bf0e:	733b      	strb	r3, [r7, #12]
 800bf10:	887b      	ldrh	r3, [r7, #2]
 800bf12:	b2db      	uxtb	r3, r3
 800bf14:	737b      	strb	r3, [r7, #13]

	//HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer2, 2, 1 );
	_SPI_SendByteMultiByte(Temp_Buffer2, 4, 0, 10);
 800bf16:	f107 000c 	add.w	r0, r7, #12
 800bf1a:	230a      	movs	r3, #10
 800bf1c:	2200      	movs	r2, #0
 800bf1e:	2104      	movs	r1, #4
 800bf20:	f000 fa68 	bl	800c3f4 <_SPI_SendByteMultiByte>

	// Additional SPI CS "low" hold
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800bf24:	2300      	movs	r3, #0
 800bf26:	61bb      	str	r3, [r7, #24]
 800bf28:	e008      	b.n	800bf3c <ILI9341_Draw_Pixel+0x248>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800bf2a:	4b0d      	ldr	r3, [pc, #52]	; (800bf60 <ILI9341_Draw_Pixel+0x26c>)
 800bf2c:	695b      	ldr	r3, [r3, #20]
 800bf2e:	4a0c      	ldr	r2, [pc, #48]	; (800bf60 <ILI9341_Draw_Pixel+0x26c>)
 800bf30:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800bf34:	6153      	str	r3, [r2, #20]
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800bf36:	69bb      	ldr	r3, [r7, #24]
 800bf38:	3301      	adds	r3, #1
 800bf3a:	61bb      	str	r3, [r7, #24]
 800bf3c:	69bb      	ldr	r3, [r7, #24]
 800bf3e:	2b02      	cmp	r3, #2
 800bf40:	ddf3      	ble.n	800bf2a <ILI9341_Draw_Pixel+0x236>

	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800bf42:	4b07      	ldr	r3, [pc, #28]	; (800bf60 <ILI9341_Draw_Pixel+0x26c>)
 800bf44:	695b      	ldr	r3, [r3, #20]
 800bf46:	4a06      	ldr	r2, [pc, #24]	; (800bf60 <ILI9341_Draw_Pixel+0x26c>)
 800bf48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bf4c:	6153      	str	r3, [r2, #20]
 800bf4e:	e000      	b.n	800bf52 <ILI9341_Draw_Pixel+0x25e>
	if((x >= LCD_WIDTH) || (y >= LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 800bf50:	bf00      	nop


}
 800bf52:	3730      	adds	r7, #48	; 0x30
 800bf54:	46bd      	mov	sp, r7
 800bf56:	bd80      	pop	{r7, pc}
 800bf58:	20000bbe 	.word	0x20000bbe
 800bf5c:	20000bbc 	.word	0x20000bbc
 800bf60:	48000400 	.word	0x48000400

0800bf64 <ILI9341_Draw_Rectangle>:
 *
 *
 */

void ILI9341_Draw_Rectangle(uint16_t xpos, uint16_t ypos, uint16_t width, uint16_t height, uint16_t colour, CHUNK_Type chunk_type)
{
 800bf64:	b590      	push	{r4, r7, lr}
 800bf66:	b087      	sub	sp, #28
 800bf68:	af02      	add	r7, sp, #8
 800bf6a:	4604      	mov	r4, r0
 800bf6c:	4608      	mov	r0, r1
 800bf6e:	4611      	mov	r1, r2
 800bf70:	461a      	mov	r2, r3
 800bf72:	4623      	mov	r3, r4
 800bf74:	80fb      	strh	r3, [r7, #6]
 800bf76:	4603      	mov	r3, r0
 800bf78:	80bb      	strh	r3, [r7, #4]
 800bf7a:	460b      	mov	r3, r1
 800bf7c:	807b      	strh	r3, [r7, #2]
 800bf7e:	4613      	mov	r3, r2
 800bf80:	803b      	strh	r3, [r7, #0]
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 800bf82:	4b39      	ldr	r3, [pc, #228]	; (800c068 <ILI9341_Draw_Rectangle+0x104>)
 800bf84:	881b      	ldrh	r3, [r3, #0]
 800bf86:	b29b      	uxth	r3, r3
 800bf88:	88fa      	ldrh	r2, [r7, #6]
 800bf8a:	429a      	cmp	r2, r3
 800bf8c:	d268      	bcs.n	800c060 <ILI9341_Draw_Rectangle+0xfc>
 800bf8e:	4b37      	ldr	r3, [pc, #220]	; (800c06c <ILI9341_Draw_Rectangle+0x108>)
 800bf90:	881b      	ldrh	r3, [r3, #0]
 800bf92:	b29b      	uxth	r3, r3
 800bf94:	88ba      	ldrh	r2, [r7, #4]
 800bf96:	429a      	cmp	r2, r3
 800bf98:	d262      	bcs.n	800c060 <ILI9341_Draw_Rectangle+0xfc>
	if((xpos+width-1)>=LCD_WIDTH)
 800bf9a:	88fa      	ldrh	r2, [r7, #6]
 800bf9c:	887b      	ldrh	r3, [r7, #2]
 800bf9e:	4413      	add	r3, r2
 800bfa0:	3b01      	subs	r3, #1
 800bfa2:	4a31      	ldr	r2, [pc, #196]	; (800c068 <ILI9341_Draw_Rectangle+0x104>)
 800bfa4:	8812      	ldrh	r2, [r2, #0]
 800bfa6:	b292      	uxth	r2, r2
 800bfa8:	4293      	cmp	r3, r2
 800bfaa:	db05      	blt.n	800bfb8 <ILI9341_Draw_Rectangle+0x54>
		{
			width=LCD_WIDTH-xpos;
 800bfac:	4b2e      	ldr	r3, [pc, #184]	; (800c068 <ILI9341_Draw_Rectangle+0x104>)
 800bfae:	881b      	ldrh	r3, [r3, #0]
 800bfb0:	b29a      	uxth	r2, r3
 800bfb2:	88fb      	ldrh	r3, [r7, #6]
 800bfb4:	1ad3      	subs	r3, r2, r3
 800bfb6:	807b      	strh	r3, [r7, #2]
		}
	if((ypos+height-1)>=LCD_HEIGHT)
 800bfb8:	88ba      	ldrh	r2, [r7, #4]
 800bfba:	883b      	ldrh	r3, [r7, #0]
 800bfbc:	4413      	add	r3, r2
 800bfbe:	3b01      	subs	r3, #1
 800bfc0:	4a2a      	ldr	r2, [pc, #168]	; (800c06c <ILI9341_Draw_Rectangle+0x108>)
 800bfc2:	8812      	ldrh	r2, [r2, #0]
 800bfc4:	b292      	uxth	r2, r2
 800bfc6:	4293      	cmp	r3, r2
 800bfc8:	db05      	blt.n	800bfd6 <ILI9341_Draw_Rectangle+0x72>
		{
			height=LCD_HEIGHT-ypos;
 800bfca:	4b28      	ldr	r3, [pc, #160]	; (800c06c <ILI9341_Draw_Rectangle+0x108>)
 800bfcc:	881b      	ldrh	r3, [r3, #0]
 800bfce:	b29a      	uxth	r2, r3
 800bfd0:	88bb      	ldrh	r3, [r7, #4]
 800bfd2:	1ad3      	subs	r3, r2, r3
 800bfd4:	803b      	strh	r3, [r7, #0]
		}
	ILI9341_Set_Frame(	xpos,
						ypos,
						(xpos + width) - 1,
 800bfd6:	88fa      	ldrh	r2, [r7, #6]
 800bfd8:	887b      	ldrh	r3, [r7, #2]
 800bfda:	4413      	add	r3, r2
 800bfdc:	b29b      	uxth	r3, r3
	ILI9341_Set_Frame(	xpos,
 800bfde:	3b01      	subs	r3, #1
 800bfe0:	b29c      	uxth	r4, r3
						(ypos + height) - 1);
 800bfe2:	88ba      	ldrh	r2, [r7, #4]
 800bfe4:	883b      	ldrh	r3, [r7, #0]
 800bfe6:	4413      	add	r3, r2
 800bfe8:	b29b      	uxth	r3, r3
	ILI9341_Set_Frame(	xpos,
 800bfea:	3b01      	subs	r3, #1
 800bfec:	b29b      	uxth	r3, r3
 800bfee:	88b9      	ldrh	r1, [r7, #4]
 800bff0:	88f8      	ldrh	r0, [r7, #6]
 800bff2:	4622      	mov	r2, r4
 800bff4:	f7ff fe08 	bl	800bc08 <ILI9341_Set_Frame>
	// if odd numbered rect area is requested, we round down to nearest even number
	// to keep _LCD_Write_Frame() happy.

	// Note, truncated pixel will be needed at function end.

	uint16_t size = height*width;
 800bff8:	883a      	ldrh	r2, [r7, #0]
 800bffa:	887b      	ldrh	r3, [r7, #2]
 800bffc:	fb12 f303 	smulbb	r3, r2, r3
 800c000:	81fb      	strh	r3, [r7, #14]
	uint8_t truncated = 0;
 800c002:	2300      	movs	r3, #0
 800c004:	737b      	strb	r3, [r7, #13]

	if((size & 1) && (size > 1))		// don't round down to zero!
 800c006:	89fb      	ldrh	r3, [r7, #14]
 800c008:	f003 0301 	and.w	r3, r3, #1
 800c00c:	2b00      	cmp	r3, #0
 800c00e:	d009      	beq.n	800c024 <ILI9341_Draw_Rectangle+0xc0>
 800c010:	89fb      	ldrh	r3, [r7, #14]
 800c012:	2b01      	cmp	r3, #1
 800c014:	d906      	bls.n	800c024 <ILI9341_Draw_Rectangle+0xc0>
	{
		truncated = 1;
 800c016:	2301      	movs	r3, #1
 800c018:	737b      	strb	r3, [r7, #13]
	 	size = ((size >> 1) * 2);
 800c01a:	89fb      	ldrh	r3, [r7, #14]
 800c01c:	085b      	lsrs	r3, r3, #1
 800c01e:	b29b      	uxth	r3, r3
 800c020:	005b      	lsls	r3, r3, #1
 800c022:	81fb      	strh	r3, [r7, #14]
	}

	_LCD_Write_Frame(	xpos,
 800c024:	89fc      	ldrh	r4, [r7, #14]
 800c026:	8c3a      	ldrh	r2, [r7, #32]
 800c028:	88b9      	ldrh	r1, [r7, #4]
 800c02a:	88f8      	ldrh	r0, [r7, #6]
 800c02c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800c030:	9300      	str	r3, [sp, #0]
 800c032:	4623      	mov	r3, r4
 800c034:	f000 f898 	bl	800c168 <_LCD_Write_Frame>
						colour,
						size,
						chunk_type);

	// add the truncated pixel now
	if(truncated)
 800c038:	7b7b      	ldrb	r3, [r7, #13]
 800c03a:	2b00      	cmp	r3, #0
 800c03c:	d011      	beq.n	800c062 <ILI9341_Draw_Rectangle+0xfe>
	{
		ILI9341_Draw_Pixel(	(xpos + width) - 1,
 800c03e:	88fa      	ldrh	r2, [r7, #6]
 800c040:	887b      	ldrh	r3, [r7, #2]
 800c042:	4413      	add	r3, r2
 800c044:	b29b      	uxth	r3, r3
 800c046:	3b01      	subs	r3, #1
 800c048:	b298      	uxth	r0, r3
							(ypos + height) - 1,
 800c04a:	88ba      	ldrh	r2, [r7, #4]
 800c04c:	883b      	ldrh	r3, [r7, #0]
 800c04e:	4413      	add	r3, r2
 800c050:	b29b      	uxth	r3, r3
		ILI9341_Draw_Pixel(	(xpos + width) - 1,
 800c052:	3b01      	subs	r3, #1
 800c054:	b29b      	uxth	r3, r3
 800c056:	8c3a      	ldrh	r2, [r7, #32]
 800c058:	4619      	mov	r1, r3
 800c05a:	f7ff fe4b 	bl	800bcf4 <ILI9341_Draw_Pixel>
 800c05e:	e000      	b.n	800c062 <ILI9341_Draw_Rectangle+0xfe>
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 800c060:	bf00      	nop
							colour);
	}
}
 800c062:	3714      	adds	r7, #20
 800c064:	46bd      	mov	sp, r7
 800c066:	bd90      	pop	{r4, r7, pc}
 800c068:	20000bbe 	.word	0x20000bbe
 800c06c:	20000bbc 	.word	0x20000bbc

0800c070 <ILI9341_Set_Rotation>:
 *
 * 	Set LCD orientation
 *
 */
void ILI9341_Set_Rotation(uint8_t rotation)
{
 800c070:	b580      	push	{r7, lr}
 800c072:	b084      	sub	sp, #16
 800c074:	af00      	add	r7, sp, #0
 800c076:	4603      	mov	r3, r0
 800c078:	71fb      	strb	r3, [r7, #7]

	uint8_t screen_rotation = rotation;
 800c07a:	79fb      	ldrb	r3, [r7, #7]
 800c07c:	73fb      	strb	r3, [r7, #15]

	_LCD_SendCommand(0x36);
 800c07e:	2036      	movs	r0, #54	; 0x36
 800c080:	f000 f922 	bl	800c2c8 <_LCD_SendCommand>
	//HAL_Delay(1);

	switch(screen_rotation)
 800c084:	7bfb      	ldrb	r3, [r7, #15]
 800c086:	2b03      	cmp	r3, #3
 800c088:	d836      	bhi.n	800c0f8 <ILI9341_Set_Rotation+0x88>
 800c08a:	a201      	add	r2, pc, #4	; (adr r2, 800c090 <ILI9341_Set_Rotation+0x20>)
 800c08c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c090:	0800c0a1 	.word	0x0800c0a1
 800c094:	0800c0b7 	.word	0x0800c0b7
 800c098:	0800c0cd 	.word	0x0800c0cd
 800c09c:	0800c0e3 	.word	0x0800c0e3
	{
		case SCREEN_VERTICAL_1:
			_LCD_SendData(0x40|0x08);
 800c0a0:	2048      	movs	r0, #72	; 0x48
 800c0a2:	f000 f943 	bl	800c32c <_LCD_SendData>
			LCD_WIDTH = 240;
 800c0a6:	4b17      	ldr	r3, [pc, #92]	; (800c104 <ILI9341_Set_Rotation+0x94>)
 800c0a8:	22f0      	movs	r2, #240	; 0xf0
 800c0aa:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 800c0ac:	4b16      	ldr	r3, [pc, #88]	; (800c108 <ILI9341_Set_Rotation+0x98>)
 800c0ae:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800c0b2:	801a      	strh	r2, [r3, #0]
			break;
 800c0b4:	e021      	b.n	800c0fa <ILI9341_Set_Rotation+0x8a>
		case SCREEN_HORIZONTAL_1:
			_LCD_SendData(0x20|0x08);
 800c0b6:	2028      	movs	r0, #40	; 0x28
 800c0b8:	f000 f938 	bl	800c32c <_LCD_SendData>
			LCD_WIDTH  = 320;
 800c0bc:	4b11      	ldr	r3, [pc, #68]	; (800c104 <ILI9341_Set_Rotation+0x94>)
 800c0be:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800c0c2:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 800c0c4:	4b10      	ldr	r3, [pc, #64]	; (800c108 <ILI9341_Set_Rotation+0x98>)
 800c0c6:	22f0      	movs	r2, #240	; 0xf0
 800c0c8:	801a      	strh	r2, [r3, #0]
			break;
 800c0ca:	e016      	b.n	800c0fa <ILI9341_Set_Rotation+0x8a>
		case SCREEN_VERTICAL_2:
			_LCD_SendData(0x80|0x08);
 800c0cc:	2088      	movs	r0, #136	; 0x88
 800c0ce:	f000 f92d 	bl	800c32c <_LCD_SendData>
			LCD_WIDTH  = 240;
 800c0d2:	4b0c      	ldr	r3, [pc, #48]	; (800c104 <ILI9341_Set_Rotation+0x94>)
 800c0d4:	22f0      	movs	r2, #240	; 0xf0
 800c0d6:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 800c0d8:	4b0b      	ldr	r3, [pc, #44]	; (800c108 <ILI9341_Set_Rotation+0x98>)
 800c0da:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800c0de:	801a      	strh	r2, [r3, #0]
			break;
 800c0e0:	e00b      	b.n	800c0fa <ILI9341_Set_Rotation+0x8a>
		case SCREEN_HORIZONTAL_2:
			_LCD_SendData(0x40|0x80|0x20|0x08);
 800c0e2:	20e8      	movs	r0, #232	; 0xe8
 800c0e4:	f000 f922 	bl	800c32c <_LCD_SendData>
			LCD_WIDTH  = 320;
 800c0e8:	4b06      	ldr	r3, [pc, #24]	; (800c104 <ILI9341_Set_Rotation+0x94>)
 800c0ea:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800c0ee:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 800c0f0:	4b05      	ldr	r3, [pc, #20]	; (800c108 <ILI9341_Set_Rotation+0x98>)
 800c0f2:	22f0      	movs	r2, #240	; 0xf0
 800c0f4:	801a      	strh	r2, [r3, #0]
			break;
 800c0f6:	e000      	b.n	800c0fa <ILI9341_Set_Rotation+0x8a>
		default:
			//EXIT IF SCREEN ROTATION NOT VALID!
			break;
 800c0f8:	bf00      	nop
	}
}
 800c0fa:	bf00      	nop
 800c0fc:	3710      	adds	r7, #16
 800c0fe:	46bd      	mov	sp, r7
 800c100:	bd80      	pop	{r7, pc}
 800c102:	bf00      	nop
 800c104:	20000bbe 	.word	0x20000bbe
 800c108:	20000bbc 	.word	0x20000bbc

0800c10c <_LCD_Enable>:
 *
 * Enable LCD display
 *
 */
void _LCD_Enable()
{
 800c10c:	b480      	push	{r7}
 800c10e:	af00      	add	r7, sp, #0
	LCD_RST_PORT->ODR |= LCD_RST_PIN;
 800c110:	4b05      	ldr	r3, [pc, #20]	; (800c128 <_LCD_Enable+0x1c>)
 800c112:	695b      	ldr	r3, [r3, #20]
 800c114:	4a04      	ldr	r2, [pc, #16]	; (800c128 <_LCD_Enable+0x1c>)
 800c116:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800c11a:	6153      	str	r3, [r2, #20]
}
 800c11c:	bf00      	nop
 800c11e:	46bd      	mov	sp, r7
 800c120:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c124:	4770      	bx	lr
 800c126:	bf00      	nop
 800c128:	48000400 	.word	0x48000400

0800c12c <_LCD_Reset>:
 *
 * 	Reset LCD
 *
 */
void _LCD_Reset()
{
 800c12c:	b580      	push	{r7, lr}
 800c12e:	af00      	add	r7, sp, #0
	LCD_RST_PORT->ODR &= ~(LCD_RST_PIN);
 800c130:	4b0c      	ldr	r3, [pc, #48]	; (800c164 <_LCD_Reset+0x38>)
 800c132:	695b      	ldr	r3, [r3, #20]
 800c134:	4a0b      	ldr	r2, [pc, #44]	; (800c164 <_LCD_Reset+0x38>)
 800c136:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800c13a:	6153      	str	r3, [r2, #20]
	HAL_Delay(200);
 800c13c:	20c8      	movs	r0, #200	; 0xc8
 800c13e:	f7fa f8e1 	bl	8006304 <HAL_Delay>
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800c142:	4b08      	ldr	r3, [pc, #32]	; (800c164 <_LCD_Reset+0x38>)
 800c144:	695b      	ldr	r3, [r3, #20]
 800c146:	4a07      	ldr	r2, [pc, #28]	; (800c164 <_LCD_Reset+0x38>)
 800c148:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c14c:	6153      	str	r3, [r2, #20]
	HAL_Delay(200);
 800c14e:	20c8      	movs	r0, #200	; 0xc8
 800c150:	f7fa f8d8 	bl	8006304 <HAL_Delay>
	LCD_RST_PORT->ODR |= LCD_RST_PIN;
 800c154:	4b03      	ldr	r3, [pc, #12]	; (800c164 <_LCD_Reset+0x38>)
 800c156:	695b      	ldr	r3, [r3, #20]
 800c158:	4a02      	ldr	r2, [pc, #8]	; (800c164 <_LCD_Reset+0x38>)
 800c15a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800c15e:	6153      	str	r3, [r2, #20]
}
 800c160:	bf00      	nop
 800c162:	bd80      	pop	{r7, pc}
 800c164:	48000400 	.word	0x48000400

0800c168 <_LCD_Write_Frame>:
 *
 *	entire data sent to this function is a CHUNK < BURST_MAX_SIZE
 *	each CHUNK is broken down into smaller BLOCKS
 */
void _LCD_Write_Frame(uint16_t chunk_xpos, uint16_t chunk_ypos, uint16_t colour, uint32_t chunk_size, CHUNK_Type chunk_type)
{
 800c168:	b5b0      	push	{r4, r5, r7, lr}
 800c16a:	b08e      	sub	sp, #56	; 0x38
 800c16c:	af00      	add	r7, sp, #0
 800c16e:	607b      	str	r3, [r7, #4]
 800c170:	4603      	mov	r3, r0
 800c172:	81fb      	strh	r3, [r7, #14]
 800c174:	460b      	mov	r3, r1
 800c176:	81bb      	strh	r3, [r7, #12]
 800c178:	4613      	mov	r3, r2
 800c17a:	817b      	strh	r3, [r7, #10]
 800c17c:	466b      	mov	r3, sp
 800c17e:	461d      	mov	r5, r3

	uint32_t buffer_size = 0;
 800c180:	2300      	movs	r3, #0
 800c182:	62fb      	str	r3, [r7, #44]	; 0x2c
	if((chunk_size*2) < BURST_MAX_SIZE)
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	005b      	lsls	r3, r3, #1
 800c188:	4a4d      	ldr	r2, [pc, #308]	; (800c2c0 <_LCD_Write_Frame+0x158>)
 800c18a:	8812      	ldrh	r2, [r2, #0]
 800c18c:	4293      	cmp	r3, r2
 800c18e:	d202      	bcs.n	800c196 <_LCD_Write_Frame+0x2e>
	{
		buffer_size = chunk_size;
 800c190:	687b      	ldr	r3, [r7, #4]
 800c192:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c194:	e002      	b.n	800c19c <_LCD_Write_Frame+0x34>
	}
	else
	{
		buffer_size = BURST_MAX_SIZE;
 800c196:	4b4a      	ldr	r3, [pc, #296]	; (800c2c0 <_LCD_Write_Frame+0x158>)
 800c198:	881b      	ldrh	r3, [r3, #0]
 800c19a:	62fb      	str	r3, [r7, #44]	; 0x2c
	}

	unsigned char chifted = 	colour>>8;;
 800c19c:	897b      	ldrh	r3, [r7, #10]
 800c19e:	0a1b      	lsrs	r3, r3, #8
 800c1a0:	b29b      	uxth	r3, r3
 800c1a2:	77fb      	strb	r3, [r7, #31]
	unsigned char burst_buffer[buffer_size];
 800c1a4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c1a6:	4603      	mov	r3, r0
 800c1a8:	3b01      	subs	r3, #1
 800c1aa:	61bb      	str	r3, [r7, #24]
 800c1ac:	4601      	mov	r1, r0
 800c1ae:	f04f 0200 	mov.w	r2, #0
 800c1b2:	f04f 0300 	mov.w	r3, #0
 800c1b6:	f04f 0400 	mov.w	r4, #0
 800c1ba:	00d4      	lsls	r4, r2, #3
 800c1bc:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800c1c0:	00cb      	lsls	r3, r1, #3
 800c1c2:	4601      	mov	r1, r0
 800c1c4:	f04f 0200 	mov.w	r2, #0
 800c1c8:	f04f 0300 	mov.w	r3, #0
 800c1cc:	f04f 0400 	mov.w	r4, #0
 800c1d0:	00d4      	lsls	r4, r2, #3
 800c1d2:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800c1d6:	00cb      	lsls	r3, r1, #3
 800c1d8:	1dc3      	adds	r3, r0, #7
 800c1da:	08db      	lsrs	r3, r3, #3
 800c1dc:	00db      	lsls	r3, r3, #3
 800c1de:	ebad 0d03 	sub.w	sp, sp, r3
 800c1e2:	466b      	mov	r3, sp
 800c1e4:	3300      	adds	r3, #0
 800c1e6:	617b      	str	r3, [r7, #20]
	for(uint32_t j = 0; j < buffer_size; j+=2)
 800c1e8:	2300      	movs	r3, #0
 800c1ea:	633b      	str	r3, [r7, #48]	; 0x30
 800c1ec:	e00d      	b.n	800c20a <_LCD_Write_Frame+0xa2>
	{
			burst_buffer[j] = 	chifted;
 800c1ee:	697a      	ldr	r2, [r7, #20]
 800c1f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1f2:	4413      	add	r3, r2
 800c1f4:	7ffa      	ldrb	r2, [r7, #31]
 800c1f6:	701a      	strb	r2, [r3, #0]
			burst_buffer[j+1] = colour;
 800c1f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1fa:	3301      	adds	r3, #1
 800c1fc:	897a      	ldrh	r2, [r7, #10]
 800c1fe:	b2d1      	uxtb	r1, r2
 800c200:	697a      	ldr	r2, [r7, #20]
 800c202:	54d1      	strb	r1, [r2, r3]
	for(uint32_t j = 0; j < buffer_size; j+=2)
 800c204:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c206:	3302      	adds	r3, #2
 800c208:	633b      	str	r3, [r7, #48]	; 0x30
 800c20a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c20c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c20e:	429a      	cmp	r2, r3
 800c210:	d3ed      	bcc.n	800c1ee <_LCD_Write_Frame+0x86>
	}
	
	uint32_t Sending_size = chunk_size*2;
 800c212:	687b      	ldr	r3, [r7, #4]
 800c214:	005b      	lsls	r3, r3, #1
 800c216:	613b      	str	r3, [r7, #16]

	// make sure we don't divide by size=0
	uint32_t Sending_in_Block = 1;
 800c218:	2301      	movs	r3, #1
 800c21a:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t Remainder_from_block = 0;
 800c21c:	2300      	movs	r3, #0
 800c21e:	62bb      	str	r3, [r7, #40]	; 0x28
	if(chunk_size > 0)
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	2b00      	cmp	r3, #0
 800c224:	d00d      	beq.n	800c242 <_LCD_Write_Frame+0xda>
	{
			Sending_in_Block 		= Sending_size/buffer_size;
 800c226:	693a      	ldr	r2, [r7, #16]
 800c228:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c22a:	fbb2 f3f3 	udiv	r3, r2, r3
 800c22e:	637b      	str	r3, [r7, #52]	; 0x34
			Remainder_from_block 	= Sending_size%buffer_size;
 800c230:	693b      	ldr	r3, [r7, #16]
 800c232:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c234:	fbb3 f2f2 	udiv	r2, r3, r2
 800c238:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c23a:	fb01 f202 	mul.w	r2, r1, r2
 800c23e:	1a9b      	subs	r3, r3, r2
 800c240:	62bb      	str	r3, [r7, #40]	; 0x28
	}

	// send blocks
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800c242:	4b20      	ldr	r3, [pc, #128]	; (800c2c4 <_LCD_Write_Frame+0x15c>)
 800c244:	695b      	ldr	r3, [r3, #20]
 800c246:	4a1f      	ldr	r2, [pc, #124]	; (800c2c4 <_LCD_Write_Frame+0x15c>)
 800c248:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c24c:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800c24e:	4b1d      	ldr	r3, [pc, #116]	; (800c2c4 <_LCD_Write_Frame+0x15c>)
 800c250:	695b      	ldr	r3, [r3, #20]
 800c252:	4a1c      	ldr	r2, [pc, #112]	; (800c2c4 <_LCD_Write_Frame+0x15c>)
 800c254:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c258:	6153      	str	r3, [r2, #20]

	if(Sending_in_Block != 0)
 800c25a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c25c:	2b00      	cmp	r3, #0
 800c25e:	d00f      	beq.n	800c280 <_LCD_Write_Frame+0x118>
	{
		for(uint32_t j = 0; j < (Sending_in_Block); j++)
 800c260:	2300      	movs	r3, #0
 800c262:	627b      	str	r3, [r7, #36]	; 0x24
 800c264:	e008      	b.n	800c278 <_LCD_Write_Frame+0x110>
		{
			_SPI_SendByteMultiByte(burst_buffer, buffer_size, 0, 10);
 800c266:	6978      	ldr	r0, [r7, #20]
 800c268:	230a      	movs	r3, #10
 800c26a:	2200      	movs	r2, #0
 800c26c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c26e:	f000 f8c1 	bl	800c3f4 <_SPI_SendByteMultiByte>
		for(uint32_t j = 0; j < (Sending_in_Block); j++)
 800c272:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c274:	3301      	adds	r3, #1
 800c276:	627b      	str	r3, [r7, #36]	; 0x24
 800c278:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c27a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c27c:	429a      	cmp	r2, r3
 800c27e:	d3f2      	bcc.n	800c266 <_LCD_Write_Frame+0xfe>
		}
	}

	_SPI_SendByteMultiByte(burst_buffer, Remainder_from_block, 0, 10);
 800c280:	6978      	ldr	r0, [r7, #20]
 800c282:	230a      	movs	r3, #10
 800c284:	2200      	movs	r2, #0
 800c286:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c288:	f000 f8b4 	bl	800c3f4 <_SPI_SendByteMultiByte>


	// Additional SPI CS "low" hold
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800c28c:	2300      	movs	r3, #0
 800c28e:	623b      	str	r3, [r7, #32]
 800c290:	e008      	b.n	800c2a4 <_LCD_Write_Frame+0x13c>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800c292:	4b0c      	ldr	r3, [pc, #48]	; (800c2c4 <_LCD_Write_Frame+0x15c>)
 800c294:	695b      	ldr	r3, [r3, #20]
 800c296:	4a0b      	ldr	r2, [pc, #44]	; (800c2c4 <_LCD_Write_Frame+0x15c>)
 800c298:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c29c:	6153      	str	r3, [r2, #20]
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800c29e:	6a3b      	ldr	r3, [r7, #32]
 800c2a0:	3301      	adds	r3, #1
 800c2a2:	623b      	str	r3, [r7, #32]
 800c2a4:	6a3b      	ldr	r3, [r7, #32]
 800c2a6:	2b02      	cmp	r3, #2
 800c2a8:	ddf3      	ble.n	800c292 <_LCD_Write_Frame+0x12a>

	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800c2aa:	4b06      	ldr	r3, [pc, #24]	; (800c2c4 <_LCD_Write_Frame+0x15c>)
 800c2ac:	695b      	ldr	r3, [r3, #20]
 800c2ae:	4a05      	ldr	r2, [pc, #20]	; (800c2c4 <_LCD_Write_Frame+0x15c>)
 800c2b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c2b4:	6153      	str	r3, [r2, #20]
 800c2b6:	46ad      	mov	sp, r5

}
 800c2b8:	bf00      	nop
 800c2ba:	3738      	adds	r7, #56	; 0x38
 800c2bc:	46bd      	mov	sp, r7
 800c2be:	bdb0      	pop	{r4, r5, r7, pc}
 800c2c0:	20000bc0 	.word	0x20000bc0
 800c2c4:	48000400 	.word	0x48000400

0800c2c8 <_LCD_SendCommand>:
 *
 * 	Send command to LCD
 *
 */
void _LCD_SendCommand(uint8_t command)
{
 800c2c8:	b580      	push	{r7, lr}
 800c2ca:	b084      	sub	sp, #16
 800c2cc:	af00      	add	r7, sp, #0
 800c2ce:	4603      	mov	r3, r0
 800c2d0:	71fb      	strb	r3, [r7, #7]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800c2d2:	4b15      	ldr	r3, [pc, #84]	; (800c328 <_LCD_SendCommand+0x60>)
 800c2d4:	695b      	ldr	r3, [r3, #20]
 800c2d6:	4a14      	ldr	r2, [pc, #80]	; (800c328 <_LCD_SendCommand+0x60>)
 800c2d8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c2dc:	6153      	str	r3, [r2, #20]
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 800c2de:	4b12      	ldr	r3, [pc, #72]	; (800c328 <_LCD_SendCommand+0x60>)
 800c2e0:	695b      	ldr	r3, [r3, #20]
 800c2e2:	4a11      	ldr	r2, [pc, #68]	; (800c328 <_LCD_SendCommand+0x60>)
 800c2e4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c2e8:	6153      	str	r3, [r2, #20]

	_SPI_SendByte(command, 0 , 0);
 800c2ea:	79fb      	ldrb	r3, [r7, #7]
 800c2ec:	2200      	movs	r2, #0
 800c2ee:	2100      	movs	r1, #0
 800c2f0:	4618      	mov	r0, r3
 800c2f2:	f000 f84d 	bl	800c390 <_SPI_SendByte>

	// Additional SPI CS "low" hold
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800c2f6:	2300      	movs	r3, #0
 800c2f8:	60fb      	str	r3, [r7, #12]
 800c2fa:	e008      	b.n	800c30e <_LCD_SendCommand+0x46>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800c2fc:	4b0a      	ldr	r3, [pc, #40]	; (800c328 <_LCD_SendCommand+0x60>)
 800c2fe:	695b      	ldr	r3, [r3, #20]
 800c300:	4a09      	ldr	r2, [pc, #36]	; (800c328 <_LCD_SendCommand+0x60>)
 800c302:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c306:	6153      	str	r3, [r2, #20]
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800c308:	68fb      	ldr	r3, [r7, #12]
 800c30a:	3301      	adds	r3, #1
 800c30c:	60fb      	str	r3, [r7, #12]
 800c30e:	68fb      	ldr	r3, [r7, #12]
 800c310:	2b02      	cmp	r3, #2
 800c312:	ddf3      	ble.n	800c2fc <_LCD_SendCommand+0x34>

	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800c314:	4b04      	ldr	r3, [pc, #16]	; (800c328 <_LCD_SendCommand+0x60>)
 800c316:	695b      	ldr	r3, [r3, #20]
 800c318:	4a03      	ldr	r2, [pc, #12]	; (800c328 <_LCD_SendCommand+0x60>)
 800c31a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c31e:	6153      	str	r3, [r2, #20]
}
 800c320:	bf00      	nop
 800c322:	3710      	adds	r7, #16
 800c324:	46bd      	mov	sp, r7
 800c326:	bd80      	pop	{r7, pc}
 800c328:	48000400 	.word	0x48000400

0800c32c <_LCD_SendData>:
 *
 * 	Send Data to LCD
 *
 */
void _LCD_SendData(uint8_t data)
{
 800c32c:	b580      	push	{r7, lr}
 800c32e:	b084      	sub	sp, #16
 800c330:	af00      	add	r7, sp, #0
 800c332:	4603      	mov	r3, r0
 800c334:	71fb      	strb	r3, [r7, #7]
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800c336:	4b15      	ldr	r3, [pc, #84]	; (800c38c <_LCD_SendData+0x60>)
 800c338:	695b      	ldr	r3, [r3, #20]
 800c33a:	4a14      	ldr	r2, [pc, #80]	; (800c38c <_LCD_SendData+0x60>)
 800c33c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c340:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800c342:	4b12      	ldr	r3, [pc, #72]	; (800c38c <_LCD_SendData+0x60>)
 800c344:	695b      	ldr	r3, [r3, #20]
 800c346:	4a11      	ldr	r2, [pc, #68]	; (800c38c <_LCD_SendData+0x60>)
 800c348:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c34c:	6153      	str	r3, [r2, #20]

	_SPI_SendByte(data, 0 , 0);
 800c34e:	79fb      	ldrb	r3, [r7, #7]
 800c350:	2200      	movs	r2, #0
 800c352:	2100      	movs	r1, #0
 800c354:	4618      	mov	r0, r3
 800c356:	f000 f81b 	bl	800c390 <_SPI_SendByte>

	// Additional SPI CS "low" hold
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800c35a:	2300      	movs	r3, #0
 800c35c:	60fb      	str	r3, [r7, #12]
 800c35e:	e008      	b.n	800c372 <_LCD_SendData+0x46>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800c360:	4b0a      	ldr	r3, [pc, #40]	; (800c38c <_LCD_SendData+0x60>)
 800c362:	695b      	ldr	r3, [r3, #20]
 800c364:	4a09      	ldr	r2, [pc, #36]	; (800c38c <_LCD_SendData+0x60>)
 800c366:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c36a:	6153      	str	r3, [r2, #20]
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800c36c:	68fb      	ldr	r3, [r7, #12]
 800c36e:	3301      	adds	r3, #1
 800c370:	60fb      	str	r3, [r7, #12]
 800c372:	68fb      	ldr	r3, [r7, #12]
 800c374:	2b02      	cmp	r3, #2
 800c376:	ddf3      	ble.n	800c360 <_LCD_SendData+0x34>

	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800c378:	4b04      	ldr	r3, [pc, #16]	; (800c38c <_LCD_SendData+0x60>)
 800c37a:	695b      	ldr	r3, [r3, #20]
 800c37c:	4a03      	ldr	r2, [pc, #12]	; (800c38c <_LCD_SendData+0x60>)
 800c37e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c382:	6153      	str	r3, [r2, #20]
}
 800c384:	bf00      	nop
 800c386:	3710      	adds	r7, #16
 800c388:	46bd      	mov	sp, r7
 800c38a:	bd80      	pop	{r7, pc}
 800c38c:	48000400 	.word	0x48000400

0800c390 <_SPI_SendByte>:
 *
 * 	Send single byte over SPI using HAL or (optimised) direct-to-register
 *
 */
void _SPI_SendByte(unsigned char data_buffer, uint8_t pre_frame_delay, uint8_t post_frame_delay)
{
 800c390:	b480      	push	{r7}
 800c392:	b085      	sub	sp, #20
 800c394:	af00      	add	r7, sp, #0
 800c396:	4603      	mov	r3, r0
 800c398:	71fb      	strb	r3, [r7, #7]
 800c39a:	460b      	mov	r3, r1
 800c39c:	71bb      	strb	r3, [r7, #6]
 800c39e:	4613      	mov	r3, r2
 800c3a0:	717b      	strb	r3, [r7, #5]
#endif

#ifdef USE_BARE_SPI

    // pre frame delay
   	for(int d = 0; d < pre_frame_delay ; d++)
 800c3a2:	2300      	movs	r3, #0
 800c3a4:	60fb      	str	r3, [r7, #12]
 800c3a6:	e003      	b.n	800c3b0 <_SPI_SendByte+0x20>
   		asm("nop");
 800c3a8:	bf00      	nop
   	for(int d = 0; d < pre_frame_delay ; d++)
 800c3aa:	68fb      	ldr	r3, [r7, #12]
 800c3ac:	3301      	adds	r3, #1
 800c3ae:	60fb      	str	r3, [r7, #12]
 800c3b0:	79bb      	ldrb	r3, [r7, #6]
 800c3b2:	68fa      	ldr	r2, [r7, #12]
 800c3b4:	429a      	cmp	r2, r3
 800c3b6:	dbf7      	blt.n	800c3a8 <_SPI_SendByte+0x18>

	// check transmit buffer empty
	if((SPI_PERIPH->SR & SPI_SR_TXE) == SPI_SR_TXE)
 800c3b8:	4b0c      	ldr	r3, [pc, #48]	; (800c3ec <_SPI_SendByte+0x5c>)
 800c3ba:	689b      	ldr	r3, [r3, #8]
 800c3bc:	f003 0302 	and.w	r3, r3, #2
 800c3c0:	2b02      	cmp	r3, #2
 800c3c2:	d102      	bne.n	800c3ca <_SPI_SendByte+0x3a>
	{
		*(volatile uint8_t *)&SPI_PERIPH->DR = data_buffer;
 800c3c4:	4a0a      	ldr	r2, [pc, #40]	; (800c3f0 <_SPI_SendByte+0x60>)
 800c3c6:	79fb      	ldrb	r3, [r7, #7]
 800c3c8:	7013      	strb	r3, [r2, #0]
	}

    // post frame delay
   	for(int d = 0; d < post_frame_delay ; d++)
 800c3ca:	2300      	movs	r3, #0
 800c3cc:	60bb      	str	r3, [r7, #8]
 800c3ce:	e003      	b.n	800c3d8 <_SPI_SendByte+0x48>
   		asm("nop");
 800c3d0:	bf00      	nop
   	for(int d = 0; d < post_frame_delay ; d++)
 800c3d2:	68bb      	ldr	r3, [r7, #8]
 800c3d4:	3301      	adds	r3, #1
 800c3d6:	60bb      	str	r3, [r7, #8]
 800c3d8:	797b      	ldrb	r3, [r7, #5]
 800c3da:	68ba      	ldr	r2, [r7, #8]
 800c3dc:	429a      	cmp	r2, r3
 800c3de:	dbf7      	blt.n	800c3d0 <_SPI_SendByte+0x40>

#endif

}
 800c3e0:	bf00      	nop
 800c3e2:	3714      	adds	r7, #20
 800c3e4:	46bd      	mov	sp, r7
 800c3e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3ea:	4770      	bx	lr
 800c3ec:	40003c00 	.word	0x40003c00
 800c3f0:	40003c0c 	.word	0x40003c0c

0800c3f4 <_SPI_SendByteMultiByte>:
 *
 * 	Send multiple bytes over SPI using HAL or (optimised) direct-to-register
 *
 */
void _SPI_SendByteMultiByte(unsigned char *data_buffer, uint32_t buffer_size, uint8_t pre_frame_delay, uint8_t post_frame_delay)
{
 800c3f4:	b480      	push	{r7}
 800c3f6:	b089      	sub	sp, #36	; 0x24
 800c3f8:	af00      	add	r7, sp, #0
 800c3fa:	60f8      	str	r0, [r7, #12]
 800c3fc:	60b9      	str	r1, [r7, #8]
 800c3fe:	4611      	mov	r1, r2
 800c400:	461a      	mov	r2, r3
 800c402:	460b      	mov	r3, r1
 800c404:	71fb      	strb	r3, [r7, #7]
 800c406:	4613      	mov	r3, r2
 800c408:	71bb      	strb	r3, [r7, #6]
#endif

#ifdef USE_BARE_SPI

    // pre frame delay
   	for(int d = 0; d < pre_frame_delay ; d++)
 800c40a:	2300      	movs	r3, #0
 800c40c:	61fb      	str	r3, [r7, #28]
 800c40e:	e003      	b.n	800c418 <_SPI_SendByteMultiByte+0x24>
   		asm("nop");
 800c410:	bf00      	nop
   	for(int d = 0; d < pre_frame_delay ; d++)
 800c412:	69fb      	ldr	r3, [r7, #28]
 800c414:	3301      	adds	r3, #1
 800c416:	61fb      	str	r3, [r7, #28]
 800c418:	79fb      	ldrb	r3, [r7, #7]
 800c41a:	69fa      	ldr	r2, [r7, #28]
 800c41c:	429a      	cmp	r2, r3
 800c41e:	dbf7      	blt.n	800c410 <_SPI_SendByteMultiByte+0x1c>

	uint8_t *p_data_buffer = (uint8_t *)data_buffer;
 800c420:	68fb      	ldr	r3, [r7, #12]
 800c422:	61bb      	str	r3, [r7, #24]
	//volatile uint16_t TxXferCount = (uint16_t)buffer_size;

	while (buffer_size > 0U)
 800c424:	e01d      	b.n	800c462 <_SPI_SendByteMultiByte+0x6e>
	{
		// check transmit buffer empty
		if ((SPI_PERIPH->SR & SPI_SR_TXE) == SPI_SR_TXE)
 800c426:	4b1c      	ldr	r3, [pc, #112]	; (800c498 <_SPI_SendByteMultiByte+0xa4>)
 800c428:	689b      	ldr	r3, [r3, #8]
 800c42a:	f003 0302 	and.w	r3, r3, #2
 800c42e:	2b02      	cmp	r3, #2
 800c430:	d117      	bne.n	800c462 <_SPI_SendByteMultiByte+0x6e>
		{
			if (buffer_size > 1U)
 800c432:	68bb      	ldr	r3, [r7, #8]
 800c434:	2b01      	cmp	r3, #1
 800c436:	d90a      	bls.n	800c44e <_SPI_SendByteMultiByte+0x5a>
			{
				// write on the data register in packing mode
				SPI_PERIPH->DR = *((uint16_t *)p_data_buffer);
 800c438:	69bb      	ldr	r3, [r7, #24]
 800c43a:	881a      	ldrh	r2, [r3, #0]
 800c43c:	4b16      	ldr	r3, [pc, #88]	; (800c498 <_SPI_SendByteMultiByte+0xa4>)
 800c43e:	60da      	str	r2, [r3, #12]
				p_data_buffer += sizeof(uint16_t);
 800c440:	69bb      	ldr	r3, [r7, #24]
 800c442:	3302      	adds	r3, #2
 800c444:	61bb      	str	r3, [r7, #24]
				buffer_size -= 2U;
 800c446:	68bb      	ldr	r3, [r7, #8]
 800c448:	3b02      	subs	r3, #2
 800c44a:	60bb      	str	r3, [r7, #8]
 800c44c:	e009      	b.n	800c462 <_SPI_SendByteMultiByte+0x6e>
			}
			else
			{
				*((volatile uint8_t *)&SPI_PERIPH->DR) = (*p_data_buffer);
 800c44e:	4a13      	ldr	r2, [pc, #76]	; (800c49c <_SPI_SendByteMultiByte+0xa8>)
 800c450:	69bb      	ldr	r3, [r7, #24]
 800c452:	781b      	ldrb	r3, [r3, #0]
 800c454:	7013      	strb	r3, [r2, #0]
				p_data_buffer++;
 800c456:	69bb      	ldr	r3, [r7, #24]
 800c458:	3301      	adds	r3, #1
 800c45a:	61bb      	str	r3, [r7, #24]
				buffer_size--;
 800c45c:	68bb      	ldr	r3, [r7, #8]
 800c45e:	3b01      	subs	r3, #1
 800c460:	60bb      	str	r3, [r7, #8]
	while (buffer_size > 0U)
 800c462:	68bb      	ldr	r3, [r7, #8]
 800c464:	2b00      	cmp	r3, #0
 800c466:	d1de      	bne.n	800c426 <_SPI_SendByteMultiByte+0x32>
			}
		}
	}

	// clear SPI overrun flag
	SPI_PERIPH->SR &= ~(SPI_SR_OVR);
 800c468:	4b0b      	ldr	r3, [pc, #44]	; (800c498 <_SPI_SendByteMultiByte+0xa4>)
 800c46a:	689b      	ldr	r3, [r3, #8]
 800c46c:	4a0a      	ldr	r2, [pc, #40]	; (800c498 <_SPI_SendByteMultiByte+0xa4>)
 800c46e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c472:	6093      	str	r3, [r2, #8]

    // post frame delay
   	for(int d = 0; d < post_frame_delay ; d++)
 800c474:	2300      	movs	r3, #0
 800c476:	617b      	str	r3, [r7, #20]
 800c478:	e003      	b.n	800c482 <_SPI_SendByteMultiByte+0x8e>
   		asm("nop");
 800c47a:	bf00      	nop
   	for(int d = 0; d < post_frame_delay ; d++)
 800c47c:	697b      	ldr	r3, [r7, #20]
 800c47e:	3301      	adds	r3, #1
 800c480:	617b      	str	r3, [r7, #20]
 800c482:	79bb      	ldrb	r3, [r7, #6]
 800c484:	697a      	ldr	r2, [r7, #20]
 800c486:	429a      	cmp	r2, r3
 800c488:	dbf7      	blt.n	800c47a <_SPI_SendByteMultiByte+0x86>

#endif

}
 800c48a:	bf00      	nop
 800c48c:	3724      	adds	r7, #36	; 0x24
 800c48e:	46bd      	mov	sp, r7
 800c490:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c494:	4770      	bx	lr
 800c496:	bf00      	nop
 800c498:	40003c00 	.word	0x40003c00
 800c49c:	40003c0c 	.word	0x40003c0c

0800c4a0 <__errno>:
 800c4a0:	4b01      	ldr	r3, [pc, #4]	; (800c4a8 <__errno+0x8>)
 800c4a2:	6818      	ldr	r0, [r3, #0]
 800c4a4:	4770      	bx	lr
 800c4a6:	bf00      	nop
 800c4a8:	20001c04 	.word	0x20001c04

0800c4ac <__libc_init_array>:
 800c4ac:	b570      	push	{r4, r5, r6, lr}
 800c4ae:	4e0d      	ldr	r6, [pc, #52]	; (800c4e4 <__libc_init_array+0x38>)
 800c4b0:	4c0d      	ldr	r4, [pc, #52]	; (800c4e8 <__libc_init_array+0x3c>)
 800c4b2:	1ba4      	subs	r4, r4, r6
 800c4b4:	10a4      	asrs	r4, r4, #2
 800c4b6:	2500      	movs	r5, #0
 800c4b8:	42a5      	cmp	r5, r4
 800c4ba:	d109      	bne.n	800c4d0 <__libc_init_array+0x24>
 800c4bc:	4e0b      	ldr	r6, [pc, #44]	; (800c4ec <__libc_init_array+0x40>)
 800c4be:	4c0c      	ldr	r4, [pc, #48]	; (800c4f0 <__libc_init_array+0x44>)
 800c4c0:	f002 fc32 	bl	800ed28 <_init>
 800c4c4:	1ba4      	subs	r4, r4, r6
 800c4c6:	10a4      	asrs	r4, r4, #2
 800c4c8:	2500      	movs	r5, #0
 800c4ca:	42a5      	cmp	r5, r4
 800c4cc:	d105      	bne.n	800c4da <__libc_init_array+0x2e>
 800c4ce:	bd70      	pop	{r4, r5, r6, pc}
 800c4d0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800c4d4:	4798      	blx	r3
 800c4d6:	3501      	adds	r5, #1
 800c4d8:	e7ee      	b.n	800c4b8 <__libc_init_array+0xc>
 800c4da:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800c4de:	4798      	blx	r3
 800c4e0:	3501      	adds	r5, #1
 800c4e2:	e7f2      	b.n	800c4ca <__libc_init_array+0x1e>
 800c4e4:	0800fe90 	.word	0x0800fe90
 800c4e8:	0800fe90 	.word	0x0800fe90
 800c4ec:	0800fe90 	.word	0x0800fe90
 800c4f0:	0800fe94 	.word	0x0800fe94

0800c4f4 <memset>:
 800c4f4:	4402      	add	r2, r0
 800c4f6:	4603      	mov	r3, r0
 800c4f8:	4293      	cmp	r3, r2
 800c4fa:	d100      	bne.n	800c4fe <memset+0xa>
 800c4fc:	4770      	bx	lr
 800c4fe:	f803 1b01 	strb.w	r1, [r3], #1
 800c502:	e7f9      	b.n	800c4f8 <memset+0x4>

0800c504 <__cvt>:
 800c504:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c508:	ec55 4b10 	vmov	r4, r5, d0
 800c50c:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800c50e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800c512:	2d00      	cmp	r5, #0
 800c514:	460e      	mov	r6, r1
 800c516:	4691      	mov	r9, r2
 800c518:	4619      	mov	r1, r3
 800c51a:	bfb8      	it	lt
 800c51c:	4622      	movlt	r2, r4
 800c51e:	462b      	mov	r3, r5
 800c520:	f027 0720 	bic.w	r7, r7, #32
 800c524:	bfbb      	ittet	lt
 800c526:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800c52a:	461d      	movlt	r5, r3
 800c52c:	2300      	movge	r3, #0
 800c52e:	232d      	movlt	r3, #45	; 0x2d
 800c530:	bfb8      	it	lt
 800c532:	4614      	movlt	r4, r2
 800c534:	2f46      	cmp	r7, #70	; 0x46
 800c536:	700b      	strb	r3, [r1, #0]
 800c538:	d004      	beq.n	800c544 <__cvt+0x40>
 800c53a:	2f45      	cmp	r7, #69	; 0x45
 800c53c:	d100      	bne.n	800c540 <__cvt+0x3c>
 800c53e:	3601      	adds	r6, #1
 800c540:	2102      	movs	r1, #2
 800c542:	e000      	b.n	800c546 <__cvt+0x42>
 800c544:	2103      	movs	r1, #3
 800c546:	ab03      	add	r3, sp, #12
 800c548:	9301      	str	r3, [sp, #4]
 800c54a:	ab02      	add	r3, sp, #8
 800c54c:	9300      	str	r3, [sp, #0]
 800c54e:	4632      	mov	r2, r6
 800c550:	4653      	mov	r3, sl
 800c552:	ec45 4b10 	vmov	d0, r4, r5
 800c556:	f000 fe27 	bl	800d1a8 <_dtoa_r>
 800c55a:	2f47      	cmp	r7, #71	; 0x47
 800c55c:	4680      	mov	r8, r0
 800c55e:	d102      	bne.n	800c566 <__cvt+0x62>
 800c560:	f019 0f01 	tst.w	r9, #1
 800c564:	d026      	beq.n	800c5b4 <__cvt+0xb0>
 800c566:	2f46      	cmp	r7, #70	; 0x46
 800c568:	eb08 0906 	add.w	r9, r8, r6
 800c56c:	d111      	bne.n	800c592 <__cvt+0x8e>
 800c56e:	f898 3000 	ldrb.w	r3, [r8]
 800c572:	2b30      	cmp	r3, #48	; 0x30
 800c574:	d10a      	bne.n	800c58c <__cvt+0x88>
 800c576:	2200      	movs	r2, #0
 800c578:	2300      	movs	r3, #0
 800c57a:	4620      	mov	r0, r4
 800c57c:	4629      	mov	r1, r5
 800c57e:	f7f4 facb 	bl	8000b18 <__aeabi_dcmpeq>
 800c582:	b918      	cbnz	r0, 800c58c <__cvt+0x88>
 800c584:	f1c6 0601 	rsb	r6, r6, #1
 800c588:	f8ca 6000 	str.w	r6, [sl]
 800c58c:	f8da 3000 	ldr.w	r3, [sl]
 800c590:	4499      	add	r9, r3
 800c592:	2200      	movs	r2, #0
 800c594:	2300      	movs	r3, #0
 800c596:	4620      	mov	r0, r4
 800c598:	4629      	mov	r1, r5
 800c59a:	f7f4 fabd 	bl	8000b18 <__aeabi_dcmpeq>
 800c59e:	b938      	cbnz	r0, 800c5b0 <__cvt+0xac>
 800c5a0:	2230      	movs	r2, #48	; 0x30
 800c5a2:	9b03      	ldr	r3, [sp, #12]
 800c5a4:	454b      	cmp	r3, r9
 800c5a6:	d205      	bcs.n	800c5b4 <__cvt+0xb0>
 800c5a8:	1c59      	adds	r1, r3, #1
 800c5aa:	9103      	str	r1, [sp, #12]
 800c5ac:	701a      	strb	r2, [r3, #0]
 800c5ae:	e7f8      	b.n	800c5a2 <__cvt+0x9e>
 800c5b0:	f8cd 900c 	str.w	r9, [sp, #12]
 800c5b4:	9b03      	ldr	r3, [sp, #12]
 800c5b6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c5b8:	eba3 0308 	sub.w	r3, r3, r8
 800c5bc:	4640      	mov	r0, r8
 800c5be:	6013      	str	r3, [r2, #0]
 800c5c0:	b004      	add	sp, #16
 800c5c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800c5c6 <__exponent>:
 800c5c6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c5c8:	2900      	cmp	r1, #0
 800c5ca:	4604      	mov	r4, r0
 800c5cc:	bfba      	itte	lt
 800c5ce:	4249      	neglt	r1, r1
 800c5d0:	232d      	movlt	r3, #45	; 0x2d
 800c5d2:	232b      	movge	r3, #43	; 0x2b
 800c5d4:	2909      	cmp	r1, #9
 800c5d6:	f804 2b02 	strb.w	r2, [r4], #2
 800c5da:	7043      	strb	r3, [r0, #1]
 800c5dc:	dd20      	ble.n	800c620 <__exponent+0x5a>
 800c5de:	f10d 0307 	add.w	r3, sp, #7
 800c5e2:	461f      	mov	r7, r3
 800c5e4:	260a      	movs	r6, #10
 800c5e6:	fb91 f5f6 	sdiv	r5, r1, r6
 800c5ea:	fb06 1115 	mls	r1, r6, r5, r1
 800c5ee:	3130      	adds	r1, #48	; 0x30
 800c5f0:	2d09      	cmp	r5, #9
 800c5f2:	f803 1c01 	strb.w	r1, [r3, #-1]
 800c5f6:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 800c5fa:	4629      	mov	r1, r5
 800c5fc:	dc09      	bgt.n	800c612 <__exponent+0x4c>
 800c5fe:	3130      	adds	r1, #48	; 0x30
 800c600:	3b02      	subs	r3, #2
 800c602:	f802 1c01 	strb.w	r1, [r2, #-1]
 800c606:	42bb      	cmp	r3, r7
 800c608:	4622      	mov	r2, r4
 800c60a:	d304      	bcc.n	800c616 <__exponent+0x50>
 800c60c:	1a10      	subs	r0, r2, r0
 800c60e:	b003      	add	sp, #12
 800c610:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c612:	4613      	mov	r3, r2
 800c614:	e7e7      	b.n	800c5e6 <__exponent+0x20>
 800c616:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c61a:	f804 2b01 	strb.w	r2, [r4], #1
 800c61e:	e7f2      	b.n	800c606 <__exponent+0x40>
 800c620:	2330      	movs	r3, #48	; 0x30
 800c622:	4419      	add	r1, r3
 800c624:	7083      	strb	r3, [r0, #2]
 800c626:	1d02      	adds	r2, r0, #4
 800c628:	70c1      	strb	r1, [r0, #3]
 800c62a:	e7ef      	b.n	800c60c <__exponent+0x46>

0800c62c <_printf_float>:
 800c62c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c630:	b08d      	sub	sp, #52	; 0x34
 800c632:	460c      	mov	r4, r1
 800c634:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800c638:	4616      	mov	r6, r2
 800c63a:	461f      	mov	r7, r3
 800c63c:	4605      	mov	r5, r0
 800c63e:	f001 fce5 	bl	800e00c <_localeconv_r>
 800c642:	6803      	ldr	r3, [r0, #0]
 800c644:	9304      	str	r3, [sp, #16]
 800c646:	4618      	mov	r0, r3
 800c648:	f7f3 fdea 	bl	8000220 <strlen>
 800c64c:	2300      	movs	r3, #0
 800c64e:	930a      	str	r3, [sp, #40]	; 0x28
 800c650:	f8d8 3000 	ldr.w	r3, [r8]
 800c654:	9005      	str	r0, [sp, #20]
 800c656:	3307      	adds	r3, #7
 800c658:	f023 0307 	bic.w	r3, r3, #7
 800c65c:	f103 0208 	add.w	r2, r3, #8
 800c660:	f894 a018 	ldrb.w	sl, [r4, #24]
 800c664:	f8d4 b000 	ldr.w	fp, [r4]
 800c668:	f8c8 2000 	str.w	r2, [r8]
 800c66c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c670:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800c674:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800c678:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800c67c:	9307      	str	r3, [sp, #28]
 800c67e:	f8cd 8018 	str.w	r8, [sp, #24]
 800c682:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c686:	4ba7      	ldr	r3, [pc, #668]	; (800c924 <_printf_float+0x2f8>)
 800c688:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c68c:	f7f4 fa76 	bl	8000b7c <__aeabi_dcmpun>
 800c690:	bb70      	cbnz	r0, 800c6f0 <_printf_float+0xc4>
 800c692:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c696:	4ba3      	ldr	r3, [pc, #652]	; (800c924 <_printf_float+0x2f8>)
 800c698:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c69c:	f7f4 fa50 	bl	8000b40 <__aeabi_dcmple>
 800c6a0:	bb30      	cbnz	r0, 800c6f0 <_printf_float+0xc4>
 800c6a2:	2200      	movs	r2, #0
 800c6a4:	2300      	movs	r3, #0
 800c6a6:	4640      	mov	r0, r8
 800c6a8:	4649      	mov	r1, r9
 800c6aa:	f7f4 fa3f 	bl	8000b2c <__aeabi_dcmplt>
 800c6ae:	b110      	cbz	r0, 800c6b6 <_printf_float+0x8a>
 800c6b0:	232d      	movs	r3, #45	; 0x2d
 800c6b2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c6b6:	4a9c      	ldr	r2, [pc, #624]	; (800c928 <_printf_float+0x2fc>)
 800c6b8:	4b9c      	ldr	r3, [pc, #624]	; (800c92c <_printf_float+0x300>)
 800c6ba:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800c6be:	bf8c      	ite	hi
 800c6c0:	4690      	movhi	r8, r2
 800c6c2:	4698      	movls	r8, r3
 800c6c4:	2303      	movs	r3, #3
 800c6c6:	f02b 0204 	bic.w	r2, fp, #4
 800c6ca:	6123      	str	r3, [r4, #16]
 800c6cc:	6022      	str	r2, [r4, #0]
 800c6ce:	f04f 0900 	mov.w	r9, #0
 800c6d2:	9700      	str	r7, [sp, #0]
 800c6d4:	4633      	mov	r3, r6
 800c6d6:	aa0b      	add	r2, sp, #44	; 0x2c
 800c6d8:	4621      	mov	r1, r4
 800c6da:	4628      	mov	r0, r5
 800c6dc:	f000 f9e6 	bl	800caac <_printf_common>
 800c6e0:	3001      	adds	r0, #1
 800c6e2:	f040 808d 	bne.w	800c800 <_printf_float+0x1d4>
 800c6e6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c6ea:	b00d      	add	sp, #52	; 0x34
 800c6ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c6f0:	4642      	mov	r2, r8
 800c6f2:	464b      	mov	r3, r9
 800c6f4:	4640      	mov	r0, r8
 800c6f6:	4649      	mov	r1, r9
 800c6f8:	f7f4 fa40 	bl	8000b7c <__aeabi_dcmpun>
 800c6fc:	b110      	cbz	r0, 800c704 <_printf_float+0xd8>
 800c6fe:	4a8c      	ldr	r2, [pc, #560]	; (800c930 <_printf_float+0x304>)
 800c700:	4b8c      	ldr	r3, [pc, #560]	; (800c934 <_printf_float+0x308>)
 800c702:	e7da      	b.n	800c6ba <_printf_float+0x8e>
 800c704:	6861      	ldr	r1, [r4, #4]
 800c706:	1c4b      	adds	r3, r1, #1
 800c708:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800c70c:	a80a      	add	r0, sp, #40	; 0x28
 800c70e:	d13e      	bne.n	800c78e <_printf_float+0x162>
 800c710:	2306      	movs	r3, #6
 800c712:	6063      	str	r3, [r4, #4]
 800c714:	2300      	movs	r3, #0
 800c716:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800c71a:	ab09      	add	r3, sp, #36	; 0x24
 800c71c:	9300      	str	r3, [sp, #0]
 800c71e:	ec49 8b10 	vmov	d0, r8, r9
 800c722:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800c726:	6022      	str	r2, [r4, #0]
 800c728:	f8cd a004 	str.w	sl, [sp, #4]
 800c72c:	6861      	ldr	r1, [r4, #4]
 800c72e:	4628      	mov	r0, r5
 800c730:	f7ff fee8 	bl	800c504 <__cvt>
 800c734:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800c738:	2b47      	cmp	r3, #71	; 0x47
 800c73a:	4680      	mov	r8, r0
 800c73c:	d109      	bne.n	800c752 <_printf_float+0x126>
 800c73e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c740:	1cd8      	adds	r0, r3, #3
 800c742:	db02      	blt.n	800c74a <_printf_float+0x11e>
 800c744:	6862      	ldr	r2, [r4, #4]
 800c746:	4293      	cmp	r3, r2
 800c748:	dd47      	ble.n	800c7da <_printf_float+0x1ae>
 800c74a:	f1aa 0a02 	sub.w	sl, sl, #2
 800c74e:	fa5f fa8a 	uxtb.w	sl, sl
 800c752:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800c756:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c758:	d824      	bhi.n	800c7a4 <_printf_float+0x178>
 800c75a:	3901      	subs	r1, #1
 800c75c:	4652      	mov	r2, sl
 800c75e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800c762:	9109      	str	r1, [sp, #36]	; 0x24
 800c764:	f7ff ff2f 	bl	800c5c6 <__exponent>
 800c768:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c76a:	1813      	adds	r3, r2, r0
 800c76c:	2a01      	cmp	r2, #1
 800c76e:	4681      	mov	r9, r0
 800c770:	6123      	str	r3, [r4, #16]
 800c772:	dc02      	bgt.n	800c77a <_printf_float+0x14e>
 800c774:	6822      	ldr	r2, [r4, #0]
 800c776:	07d1      	lsls	r1, r2, #31
 800c778:	d501      	bpl.n	800c77e <_printf_float+0x152>
 800c77a:	3301      	adds	r3, #1
 800c77c:	6123      	str	r3, [r4, #16]
 800c77e:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800c782:	2b00      	cmp	r3, #0
 800c784:	d0a5      	beq.n	800c6d2 <_printf_float+0xa6>
 800c786:	232d      	movs	r3, #45	; 0x2d
 800c788:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c78c:	e7a1      	b.n	800c6d2 <_printf_float+0xa6>
 800c78e:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800c792:	f000 8177 	beq.w	800ca84 <_printf_float+0x458>
 800c796:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800c79a:	d1bb      	bne.n	800c714 <_printf_float+0xe8>
 800c79c:	2900      	cmp	r1, #0
 800c79e:	d1b9      	bne.n	800c714 <_printf_float+0xe8>
 800c7a0:	2301      	movs	r3, #1
 800c7a2:	e7b6      	b.n	800c712 <_printf_float+0xe6>
 800c7a4:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800c7a8:	d119      	bne.n	800c7de <_printf_float+0x1b2>
 800c7aa:	2900      	cmp	r1, #0
 800c7ac:	6863      	ldr	r3, [r4, #4]
 800c7ae:	dd0c      	ble.n	800c7ca <_printf_float+0x19e>
 800c7b0:	6121      	str	r1, [r4, #16]
 800c7b2:	b913      	cbnz	r3, 800c7ba <_printf_float+0x18e>
 800c7b4:	6822      	ldr	r2, [r4, #0]
 800c7b6:	07d2      	lsls	r2, r2, #31
 800c7b8:	d502      	bpl.n	800c7c0 <_printf_float+0x194>
 800c7ba:	3301      	adds	r3, #1
 800c7bc:	440b      	add	r3, r1
 800c7be:	6123      	str	r3, [r4, #16]
 800c7c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c7c2:	65a3      	str	r3, [r4, #88]	; 0x58
 800c7c4:	f04f 0900 	mov.w	r9, #0
 800c7c8:	e7d9      	b.n	800c77e <_printf_float+0x152>
 800c7ca:	b913      	cbnz	r3, 800c7d2 <_printf_float+0x1a6>
 800c7cc:	6822      	ldr	r2, [r4, #0]
 800c7ce:	07d0      	lsls	r0, r2, #31
 800c7d0:	d501      	bpl.n	800c7d6 <_printf_float+0x1aa>
 800c7d2:	3302      	adds	r3, #2
 800c7d4:	e7f3      	b.n	800c7be <_printf_float+0x192>
 800c7d6:	2301      	movs	r3, #1
 800c7d8:	e7f1      	b.n	800c7be <_printf_float+0x192>
 800c7da:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800c7de:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800c7e2:	4293      	cmp	r3, r2
 800c7e4:	db05      	blt.n	800c7f2 <_printf_float+0x1c6>
 800c7e6:	6822      	ldr	r2, [r4, #0]
 800c7e8:	6123      	str	r3, [r4, #16]
 800c7ea:	07d1      	lsls	r1, r2, #31
 800c7ec:	d5e8      	bpl.n	800c7c0 <_printf_float+0x194>
 800c7ee:	3301      	adds	r3, #1
 800c7f0:	e7e5      	b.n	800c7be <_printf_float+0x192>
 800c7f2:	2b00      	cmp	r3, #0
 800c7f4:	bfd4      	ite	le
 800c7f6:	f1c3 0302 	rsble	r3, r3, #2
 800c7fa:	2301      	movgt	r3, #1
 800c7fc:	4413      	add	r3, r2
 800c7fe:	e7de      	b.n	800c7be <_printf_float+0x192>
 800c800:	6823      	ldr	r3, [r4, #0]
 800c802:	055a      	lsls	r2, r3, #21
 800c804:	d407      	bmi.n	800c816 <_printf_float+0x1ea>
 800c806:	6923      	ldr	r3, [r4, #16]
 800c808:	4642      	mov	r2, r8
 800c80a:	4631      	mov	r1, r6
 800c80c:	4628      	mov	r0, r5
 800c80e:	47b8      	blx	r7
 800c810:	3001      	adds	r0, #1
 800c812:	d12b      	bne.n	800c86c <_printf_float+0x240>
 800c814:	e767      	b.n	800c6e6 <_printf_float+0xba>
 800c816:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800c81a:	f240 80dc 	bls.w	800c9d6 <_printf_float+0x3aa>
 800c81e:	2200      	movs	r2, #0
 800c820:	2300      	movs	r3, #0
 800c822:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c826:	f7f4 f977 	bl	8000b18 <__aeabi_dcmpeq>
 800c82a:	2800      	cmp	r0, #0
 800c82c:	d033      	beq.n	800c896 <_printf_float+0x26a>
 800c82e:	2301      	movs	r3, #1
 800c830:	4a41      	ldr	r2, [pc, #260]	; (800c938 <_printf_float+0x30c>)
 800c832:	4631      	mov	r1, r6
 800c834:	4628      	mov	r0, r5
 800c836:	47b8      	blx	r7
 800c838:	3001      	adds	r0, #1
 800c83a:	f43f af54 	beq.w	800c6e6 <_printf_float+0xba>
 800c83e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c842:	429a      	cmp	r2, r3
 800c844:	db02      	blt.n	800c84c <_printf_float+0x220>
 800c846:	6823      	ldr	r3, [r4, #0]
 800c848:	07d8      	lsls	r0, r3, #31
 800c84a:	d50f      	bpl.n	800c86c <_printf_float+0x240>
 800c84c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c850:	4631      	mov	r1, r6
 800c852:	4628      	mov	r0, r5
 800c854:	47b8      	blx	r7
 800c856:	3001      	adds	r0, #1
 800c858:	f43f af45 	beq.w	800c6e6 <_printf_float+0xba>
 800c85c:	f04f 0800 	mov.w	r8, #0
 800c860:	f104 091a 	add.w	r9, r4, #26
 800c864:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c866:	3b01      	subs	r3, #1
 800c868:	4543      	cmp	r3, r8
 800c86a:	dc09      	bgt.n	800c880 <_printf_float+0x254>
 800c86c:	6823      	ldr	r3, [r4, #0]
 800c86e:	079b      	lsls	r3, r3, #30
 800c870:	f100 8103 	bmi.w	800ca7a <_printf_float+0x44e>
 800c874:	68e0      	ldr	r0, [r4, #12]
 800c876:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c878:	4298      	cmp	r0, r3
 800c87a:	bfb8      	it	lt
 800c87c:	4618      	movlt	r0, r3
 800c87e:	e734      	b.n	800c6ea <_printf_float+0xbe>
 800c880:	2301      	movs	r3, #1
 800c882:	464a      	mov	r2, r9
 800c884:	4631      	mov	r1, r6
 800c886:	4628      	mov	r0, r5
 800c888:	47b8      	blx	r7
 800c88a:	3001      	adds	r0, #1
 800c88c:	f43f af2b 	beq.w	800c6e6 <_printf_float+0xba>
 800c890:	f108 0801 	add.w	r8, r8, #1
 800c894:	e7e6      	b.n	800c864 <_printf_float+0x238>
 800c896:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c898:	2b00      	cmp	r3, #0
 800c89a:	dc2b      	bgt.n	800c8f4 <_printf_float+0x2c8>
 800c89c:	2301      	movs	r3, #1
 800c89e:	4a26      	ldr	r2, [pc, #152]	; (800c938 <_printf_float+0x30c>)
 800c8a0:	4631      	mov	r1, r6
 800c8a2:	4628      	mov	r0, r5
 800c8a4:	47b8      	blx	r7
 800c8a6:	3001      	adds	r0, #1
 800c8a8:	f43f af1d 	beq.w	800c6e6 <_printf_float+0xba>
 800c8ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c8ae:	b923      	cbnz	r3, 800c8ba <_printf_float+0x28e>
 800c8b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c8b2:	b913      	cbnz	r3, 800c8ba <_printf_float+0x28e>
 800c8b4:	6823      	ldr	r3, [r4, #0]
 800c8b6:	07d9      	lsls	r1, r3, #31
 800c8b8:	d5d8      	bpl.n	800c86c <_printf_float+0x240>
 800c8ba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c8be:	4631      	mov	r1, r6
 800c8c0:	4628      	mov	r0, r5
 800c8c2:	47b8      	blx	r7
 800c8c4:	3001      	adds	r0, #1
 800c8c6:	f43f af0e 	beq.w	800c6e6 <_printf_float+0xba>
 800c8ca:	f04f 0900 	mov.w	r9, #0
 800c8ce:	f104 0a1a 	add.w	sl, r4, #26
 800c8d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c8d4:	425b      	negs	r3, r3
 800c8d6:	454b      	cmp	r3, r9
 800c8d8:	dc01      	bgt.n	800c8de <_printf_float+0x2b2>
 800c8da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c8dc:	e794      	b.n	800c808 <_printf_float+0x1dc>
 800c8de:	2301      	movs	r3, #1
 800c8e0:	4652      	mov	r2, sl
 800c8e2:	4631      	mov	r1, r6
 800c8e4:	4628      	mov	r0, r5
 800c8e6:	47b8      	blx	r7
 800c8e8:	3001      	adds	r0, #1
 800c8ea:	f43f aefc 	beq.w	800c6e6 <_printf_float+0xba>
 800c8ee:	f109 0901 	add.w	r9, r9, #1
 800c8f2:	e7ee      	b.n	800c8d2 <_printf_float+0x2a6>
 800c8f4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c8f6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c8f8:	429a      	cmp	r2, r3
 800c8fa:	bfa8      	it	ge
 800c8fc:	461a      	movge	r2, r3
 800c8fe:	2a00      	cmp	r2, #0
 800c900:	4691      	mov	r9, r2
 800c902:	dd07      	ble.n	800c914 <_printf_float+0x2e8>
 800c904:	4613      	mov	r3, r2
 800c906:	4631      	mov	r1, r6
 800c908:	4642      	mov	r2, r8
 800c90a:	4628      	mov	r0, r5
 800c90c:	47b8      	blx	r7
 800c90e:	3001      	adds	r0, #1
 800c910:	f43f aee9 	beq.w	800c6e6 <_printf_float+0xba>
 800c914:	f104 031a 	add.w	r3, r4, #26
 800c918:	f04f 0b00 	mov.w	fp, #0
 800c91c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c920:	9306      	str	r3, [sp, #24]
 800c922:	e015      	b.n	800c950 <_printf_float+0x324>
 800c924:	7fefffff 	.word	0x7fefffff
 800c928:	0800fbd4 	.word	0x0800fbd4
 800c92c:	0800fbd0 	.word	0x0800fbd0
 800c930:	0800fbdc 	.word	0x0800fbdc
 800c934:	0800fbd8 	.word	0x0800fbd8
 800c938:	0800fbe0 	.word	0x0800fbe0
 800c93c:	2301      	movs	r3, #1
 800c93e:	9a06      	ldr	r2, [sp, #24]
 800c940:	4631      	mov	r1, r6
 800c942:	4628      	mov	r0, r5
 800c944:	47b8      	blx	r7
 800c946:	3001      	adds	r0, #1
 800c948:	f43f aecd 	beq.w	800c6e6 <_printf_float+0xba>
 800c94c:	f10b 0b01 	add.w	fp, fp, #1
 800c950:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800c954:	ebaa 0309 	sub.w	r3, sl, r9
 800c958:	455b      	cmp	r3, fp
 800c95a:	dcef      	bgt.n	800c93c <_printf_float+0x310>
 800c95c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c960:	429a      	cmp	r2, r3
 800c962:	44d0      	add	r8, sl
 800c964:	db15      	blt.n	800c992 <_printf_float+0x366>
 800c966:	6823      	ldr	r3, [r4, #0]
 800c968:	07da      	lsls	r2, r3, #31
 800c96a:	d412      	bmi.n	800c992 <_printf_float+0x366>
 800c96c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c96e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c970:	eba3 020a 	sub.w	r2, r3, sl
 800c974:	eba3 0a01 	sub.w	sl, r3, r1
 800c978:	4592      	cmp	sl, r2
 800c97a:	bfa8      	it	ge
 800c97c:	4692      	movge	sl, r2
 800c97e:	f1ba 0f00 	cmp.w	sl, #0
 800c982:	dc0e      	bgt.n	800c9a2 <_printf_float+0x376>
 800c984:	f04f 0800 	mov.w	r8, #0
 800c988:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c98c:	f104 091a 	add.w	r9, r4, #26
 800c990:	e019      	b.n	800c9c6 <_printf_float+0x39a>
 800c992:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c996:	4631      	mov	r1, r6
 800c998:	4628      	mov	r0, r5
 800c99a:	47b8      	blx	r7
 800c99c:	3001      	adds	r0, #1
 800c99e:	d1e5      	bne.n	800c96c <_printf_float+0x340>
 800c9a0:	e6a1      	b.n	800c6e6 <_printf_float+0xba>
 800c9a2:	4653      	mov	r3, sl
 800c9a4:	4642      	mov	r2, r8
 800c9a6:	4631      	mov	r1, r6
 800c9a8:	4628      	mov	r0, r5
 800c9aa:	47b8      	blx	r7
 800c9ac:	3001      	adds	r0, #1
 800c9ae:	d1e9      	bne.n	800c984 <_printf_float+0x358>
 800c9b0:	e699      	b.n	800c6e6 <_printf_float+0xba>
 800c9b2:	2301      	movs	r3, #1
 800c9b4:	464a      	mov	r2, r9
 800c9b6:	4631      	mov	r1, r6
 800c9b8:	4628      	mov	r0, r5
 800c9ba:	47b8      	blx	r7
 800c9bc:	3001      	adds	r0, #1
 800c9be:	f43f ae92 	beq.w	800c6e6 <_printf_float+0xba>
 800c9c2:	f108 0801 	add.w	r8, r8, #1
 800c9c6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c9ca:	1a9b      	subs	r3, r3, r2
 800c9cc:	eba3 030a 	sub.w	r3, r3, sl
 800c9d0:	4543      	cmp	r3, r8
 800c9d2:	dcee      	bgt.n	800c9b2 <_printf_float+0x386>
 800c9d4:	e74a      	b.n	800c86c <_printf_float+0x240>
 800c9d6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c9d8:	2a01      	cmp	r2, #1
 800c9da:	dc01      	bgt.n	800c9e0 <_printf_float+0x3b4>
 800c9dc:	07db      	lsls	r3, r3, #31
 800c9de:	d53a      	bpl.n	800ca56 <_printf_float+0x42a>
 800c9e0:	2301      	movs	r3, #1
 800c9e2:	4642      	mov	r2, r8
 800c9e4:	4631      	mov	r1, r6
 800c9e6:	4628      	mov	r0, r5
 800c9e8:	47b8      	blx	r7
 800c9ea:	3001      	adds	r0, #1
 800c9ec:	f43f ae7b 	beq.w	800c6e6 <_printf_float+0xba>
 800c9f0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c9f4:	4631      	mov	r1, r6
 800c9f6:	4628      	mov	r0, r5
 800c9f8:	47b8      	blx	r7
 800c9fa:	3001      	adds	r0, #1
 800c9fc:	f108 0801 	add.w	r8, r8, #1
 800ca00:	f43f ae71 	beq.w	800c6e6 <_printf_float+0xba>
 800ca04:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ca06:	2200      	movs	r2, #0
 800ca08:	f103 3aff 	add.w	sl, r3, #4294967295	; 0xffffffff
 800ca0c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ca10:	2300      	movs	r3, #0
 800ca12:	f7f4 f881 	bl	8000b18 <__aeabi_dcmpeq>
 800ca16:	b9c8      	cbnz	r0, 800ca4c <_printf_float+0x420>
 800ca18:	4653      	mov	r3, sl
 800ca1a:	4642      	mov	r2, r8
 800ca1c:	4631      	mov	r1, r6
 800ca1e:	4628      	mov	r0, r5
 800ca20:	47b8      	blx	r7
 800ca22:	3001      	adds	r0, #1
 800ca24:	d10e      	bne.n	800ca44 <_printf_float+0x418>
 800ca26:	e65e      	b.n	800c6e6 <_printf_float+0xba>
 800ca28:	2301      	movs	r3, #1
 800ca2a:	4652      	mov	r2, sl
 800ca2c:	4631      	mov	r1, r6
 800ca2e:	4628      	mov	r0, r5
 800ca30:	47b8      	blx	r7
 800ca32:	3001      	adds	r0, #1
 800ca34:	f43f ae57 	beq.w	800c6e6 <_printf_float+0xba>
 800ca38:	f108 0801 	add.w	r8, r8, #1
 800ca3c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ca3e:	3b01      	subs	r3, #1
 800ca40:	4543      	cmp	r3, r8
 800ca42:	dcf1      	bgt.n	800ca28 <_printf_float+0x3fc>
 800ca44:	464b      	mov	r3, r9
 800ca46:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800ca4a:	e6de      	b.n	800c80a <_printf_float+0x1de>
 800ca4c:	f04f 0800 	mov.w	r8, #0
 800ca50:	f104 0a1a 	add.w	sl, r4, #26
 800ca54:	e7f2      	b.n	800ca3c <_printf_float+0x410>
 800ca56:	2301      	movs	r3, #1
 800ca58:	e7df      	b.n	800ca1a <_printf_float+0x3ee>
 800ca5a:	2301      	movs	r3, #1
 800ca5c:	464a      	mov	r2, r9
 800ca5e:	4631      	mov	r1, r6
 800ca60:	4628      	mov	r0, r5
 800ca62:	47b8      	blx	r7
 800ca64:	3001      	adds	r0, #1
 800ca66:	f43f ae3e 	beq.w	800c6e6 <_printf_float+0xba>
 800ca6a:	f108 0801 	add.w	r8, r8, #1
 800ca6e:	68e3      	ldr	r3, [r4, #12]
 800ca70:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ca72:	1a9b      	subs	r3, r3, r2
 800ca74:	4543      	cmp	r3, r8
 800ca76:	dcf0      	bgt.n	800ca5a <_printf_float+0x42e>
 800ca78:	e6fc      	b.n	800c874 <_printf_float+0x248>
 800ca7a:	f04f 0800 	mov.w	r8, #0
 800ca7e:	f104 0919 	add.w	r9, r4, #25
 800ca82:	e7f4      	b.n	800ca6e <_printf_float+0x442>
 800ca84:	2900      	cmp	r1, #0
 800ca86:	f43f ae8b 	beq.w	800c7a0 <_printf_float+0x174>
 800ca8a:	2300      	movs	r3, #0
 800ca8c:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800ca90:	ab09      	add	r3, sp, #36	; 0x24
 800ca92:	9300      	str	r3, [sp, #0]
 800ca94:	ec49 8b10 	vmov	d0, r8, r9
 800ca98:	6022      	str	r2, [r4, #0]
 800ca9a:	f8cd a004 	str.w	sl, [sp, #4]
 800ca9e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800caa2:	4628      	mov	r0, r5
 800caa4:	f7ff fd2e 	bl	800c504 <__cvt>
 800caa8:	4680      	mov	r8, r0
 800caaa:	e648      	b.n	800c73e <_printf_float+0x112>

0800caac <_printf_common>:
 800caac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cab0:	4691      	mov	r9, r2
 800cab2:	461f      	mov	r7, r3
 800cab4:	688a      	ldr	r2, [r1, #8]
 800cab6:	690b      	ldr	r3, [r1, #16]
 800cab8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800cabc:	4293      	cmp	r3, r2
 800cabe:	bfb8      	it	lt
 800cac0:	4613      	movlt	r3, r2
 800cac2:	f8c9 3000 	str.w	r3, [r9]
 800cac6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800caca:	4606      	mov	r6, r0
 800cacc:	460c      	mov	r4, r1
 800cace:	b112      	cbz	r2, 800cad6 <_printf_common+0x2a>
 800cad0:	3301      	adds	r3, #1
 800cad2:	f8c9 3000 	str.w	r3, [r9]
 800cad6:	6823      	ldr	r3, [r4, #0]
 800cad8:	0699      	lsls	r1, r3, #26
 800cada:	bf42      	ittt	mi
 800cadc:	f8d9 3000 	ldrmi.w	r3, [r9]
 800cae0:	3302      	addmi	r3, #2
 800cae2:	f8c9 3000 	strmi.w	r3, [r9]
 800cae6:	6825      	ldr	r5, [r4, #0]
 800cae8:	f015 0506 	ands.w	r5, r5, #6
 800caec:	d107      	bne.n	800cafe <_printf_common+0x52>
 800caee:	f104 0a19 	add.w	sl, r4, #25
 800caf2:	68e3      	ldr	r3, [r4, #12]
 800caf4:	f8d9 2000 	ldr.w	r2, [r9]
 800caf8:	1a9b      	subs	r3, r3, r2
 800cafa:	42ab      	cmp	r3, r5
 800cafc:	dc28      	bgt.n	800cb50 <_printf_common+0xa4>
 800cafe:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800cb02:	6822      	ldr	r2, [r4, #0]
 800cb04:	3300      	adds	r3, #0
 800cb06:	bf18      	it	ne
 800cb08:	2301      	movne	r3, #1
 800cb0a:	0692      	lsls	r2, r2, #26
 800cb0c:	d42d      	bmi.n	800cb6a <_printf_common+0xbe>
 800cb0e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800cb12:	4639      	mov	r1, r7
 800cb14:	4630      	mov	r0, r6
 800cb16:	47c0      	blx	r8
 800cb18:	3001      	adds	r0, #1
 800cb1a:	d020      	beq.n	800cb5e <_printf_common+0xb2>
 800cb1c:	6823      	ldr	r3, [r4, #0]
 800cb1e:	68e5      	ldr	r5, [r4, #12]
 800cb20:	f8d9 2000 	ldr.w	r2, [r9]
 800cb24:	f003 0306 	and.w	r3, r3, #6
 800cb28:	2b04      	cmp	r3, #4
 800cb2a:	bf08      	it	eq
 800cb2c:	1aad      	subeq	r5, r5, r2
 800cb2e:	68a3      	ldr	r3, [r4, #8]
 800cb30:	6922      	ldr	r2, [r4, #16]
 800cb32:	bf0c      	ite	eq
 800cb34:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800cb38:	2500      	movne	r5, #0
 800cb3a:	4293      	cmp	r3, r2
 800cb3c:	bfc4      	itt	gt
 800cb3e:	1a9b      	subgt	r3, r3, r2
 800cb40:	18ed      	addgt	r5, r5, r3
 800cb42:	f04f 0900 	mov.w	r9, #0
 800cb46:	341a      	adds	r4, #26
 800cb48:	454d      	cmp	r5, r9
 800cb4a:	d11a      	bne.n	800cb82 <_printf_common+0xd6>
 800cb4c:	2000      	movs	r0, #0
 800cb4e:	e008      	b.n	800cb62 <_printf_common+0xb6>
 800cb50:	2301      	movs	r3, #1
 800cb52:	4652      	mov	r2, sl
 800cb54:	4639      	mov	r1, r7
 800cb56:	4630      	mov	r0, r6
 800cb58:	47c0      	blx	r8
 800cb5a:	3001      	adds	r0, #1
 800cb5c:	d103      	bne.n	800cb66 <_printf_common+0xba>
 800cb5e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800cb62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cb66:	3501      	adds	r5, #1
 800cb68:	e7c3      	b.n	800caf2 <_printf_common+0x46>
 800cb6a:	18e1      	adds	r1, r4, r3
 800cb6c:	1c5a      	adds	r2, r3, #1
 800cb6e:	2030      	movs	r0, #48	; 0x30
 800cb70:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800cb74:	4422      	add	r2, r4
 800cb76:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800cb7a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800cb7e:	3302      	adds	r3, #2
 800cb80:	e7c5      	b.n	800cb0e <_printf_common+0x62>
 800cb82:	2301      	movs	r3, #1
 800cb84:	4622      	mov	r2, r4
 800cb86:	4639      	mov	r1, r7
 800cb88:	4630      	mov	r0, r6
 800cb8a:	47c0      	blx	r8
 800cb8c:	3001      	adds	r0, #1
 800cb8e:	d0e6      	beq.n	800cb5e <_printf_common+0xb2>
 800cb90:	f109 0901 	add.w	r9, r9, #1
 800cb94:	e7d8      	b.n	800cb48 <_printf_common+0x9c>
	...

0800cb98 <_printf_i>:
 800cb98:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800cb9c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800cba0:	460c      	mov	r4, r1
 800cba2:	7e09      	ldrb	r1, [r1, #24]
 800cba4:	b085      	sub	sp, #20
 800cba6:	296e      	cmp	r1, #110	; 0x6e
 800cba8:	4617      	mov	r7, r2
 800cbaa:	4606      	mov	r6, r0
 800cbac:	4698      	mov	r8, r3
 800cbae:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cbb0:	f000 80b3 	beq.w	800cd1a <_printf_i+0x182>
 800cbb4:	d822      	bhi.n	800cbfc <_printf_i+0x64>
 800cbb6:	2963      	cmp	r1, #99	; 0x63
 800cbb8:	d036      	beq.n	800cc28 <_printf_i+0x90>
 800cbba:	d80a      	bhi.n	800cbd2 <_printf_i+0x3a>
 800cbbc:	2900      	cmp	r1, #0
 800cbbe:	f000 80b9 	beq.w	800cd34 <_printf_i+0x19c>
 800cbc2:	2958      	cmp	r1, #88	; 0x58
 800cbc4:	f000 8083 	beq.w	800ccce <_printf_i+0x136>
 800cbc8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800cbcc:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800cbd0:	e032      	b.n	800cc38 <_printf_i+0xa0>
 800cbd2:	2964      	cmp	r1, #100	; 0x64
 800cbd4:	d001      	beq.n	800cbda <_printf_i+0x42>
 800cbd6:	2969      	cmp	r1, #105	; 0x69
 800cbd8:	d1f6      	bne.n	800cbc8 <_printf_i+0x30>
 800cbda:	6820      	ldr	r0, [r4, #0]
 800cbdc:	6813      	ldr	r3, [r2, #0]
 800cbde:	0605      	lsls	r5, r0, #24
 800cbe0:	f103 0104 	add.w	r1, r3, #4
 800cbe4:	d52a      	bpl.n	800cc3c <_printf_i+0xa4>
 800cbe6:	681b      	ldr	r3, [r3, #0]
 800cbe8:	6011      	str	r1, [r2, #0]
 800cbea:	2b00      	cmp	r3, #0
 800cbec:	da03      	bge.n	800cbf6 <_printf_i+0x5e>
 800cbee:	222d      	movs	r2, #45	; 0x2d
 800cbf0:	425b      	negs	r3, r3
 800cbf2:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800cbf6:	486f      	ldr	r0, [pc, #444]	; (800cdb4 <_printf_i+0x21c>)
 800cbf8:	220a      	movs	r2, #10
 800cbfa:	e039      	b.n	800cc70 <_printf_i+0xd8>
 800cbfc:	2973      	cmp	r1, #115	; 0x73
 800cbfe:	f000 809d 	beq.w	800cd3c <_printf_i+0x1a4>
 800cc02:	d808      	bhi.n	800cc16 <_printf_i+0x7e>
 800cc04:	296f      	cmp	r1, #111	; 0x6f
 800cc06:	d020      	beq.n	800cc4a <_printf_i+0xb2>
 800cc08:	2970      	cmp	r1, #112	; 0x70
 800cc0a:	d1dd      	bne.n	800cbc8 <_printf_i+0x30>
 800cc0c:	6823      	ldr	r3, [r4, #0]
 800cc0e:	f043 0320 	orr.w	r3, r3, #32
 800cc12:	6023      	str	r3, [r4, #0]
 800cc14:	e003      	b.n	800cc1e <_printf_i+0x86>
 800cc16:	2975      	cmp	r1, #117	; 0x75
 800cc18:	d017      	beq.n	800cc4a <_printf_i+0xb2>
 800cc1a:	2978      	cmp	r1, #120	; 0x78
 800cc1c:	d1d4      	bne.n	800cbc8 <_printf_i+0x30>
 800cc1e:	2378      	movs	r3, #120	; 0x78
 800cc20:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800cc24:	4864      	ldr	r0, [pc, #400]	; (800cdb8 <_printf_i+0x220>)
 800cc26:	e055      	b.n	800ccd4 <_printf_i+0x13c>
 800cc28:	6813      	ldr	r3, [r2, #0]
 800cc2a:	1d19      	adds	r1, r3, #4
 800cc2c:	681b      	ldr	r3, [r3, #0]
 800cc2e:	6011      	str	r1, [r2, #0]
 800cc30:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800cc34:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800cc38:	2301      	movs	r3, #1
 800cc3a:	e08c      	b.n	800cd56 <_printf_i+0x1be>
 800cc3c:	681b      	ldr	r3, [r3, #0]
 800cc3e:	6011      	str	r1, [r2, #0]
 800cc40:	f010 0f40 	tst.w	r0, #64	; 0x40
 800cc44:	bf18      	it	ne
 800cc46:	b21b      	sxthne	r3, r3
 800cc48:	e7cf      	b.n	800cbea <_printf_i+0x52>
 800cc4a:	6813      	ldr	r3, [r2, #0]
 800cc4c:	6825      	ldr	r5, [r4, #0]
 800cc4e:	1d18      	adds	r0, r3, #4
 800cc50:	6010      	str	r0, [r2, #0]
 800cc52:	0628      	lsls	r0, r5, #24
 800cc54:	d501      	bpl.n	800cc5a <_printf_i+0xc2>
 800cc56:	681b      	ldr	r3, [r3, #0]
 800cc58:	e002      	b.n	800cc60 <_printf_i+0xc8>
 800cc5a:	0668      	lsls	r0, r5, #25
 800cc5c:	d5fb      	bpl.n	800cc56 <_printf_i+0xbe>
 800cc5e:	881b      	ldrh	r3, [r3, #0]
 800cc60:	4854      	ldr	r0, [pc, #336]	; (800cdb4 <_printf_i+0x21c>)
 800cc62:	296f      	cmp	r1, #111	; 0x6f
 800cc64:	bf14      	ite	ne
 800cc66:	220a      	movne	r2, #10
 800cc68:	2208      	moveq	r2, #8
 800cc6a:	2100      	movs	r1, #0
 800cc6c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800cc70:	6865      	ldr	r5, [r4, #4]
 800cc72:	60a5      	str	r5, [r4, #8]
 800cc74:	2d00      	cmp	r5, #0
 800cc76:	f2c0 8095 	blt.w	800cda4 <_printf_i+0x20c>
 800cc7a:	6821      	ldr	r1, [r4, #0]
 800cc7c:	f021 0104 	bic.w	r1, r1, #4
 800cc80:	6021      	str	r1, [r4, #0]
 800cc82:	2b00      	cmp	r3, #0
 800cc84:	d13d      	bne.n	800cd02 <_printf_i+0x16a>
 800cc86:	2d00      	cmp	r5, #0
 800cc88:	f040 808e 	bne.w	800cda8 <_printf_i+0x210>
 800cc8c:	4665      	mov	r5, ip
 800cc8e:	2a08      	cmp	r2, #8
 800cc90:	d10b      	bne.n	800ccaa <_printf_i+0x112>
 800cc92:	6823      	ldr	r3, [r4, #0]
 800cc94:	07db      	lsls	r3, r3, #31
 800cc96:	d508      	bpl.n	800ccaa <_printf_i+0x112>
 800cc98:	6923      	ldr	r3, [r4, #16]
 800cc9a:	6862      	ldr	r2, [r4, #4]
 800cc9c:	429a      	cmp	r2, r3
 800cc9e:	bfde      	ittt	le
 800cca0:	2330      	movle	r3, #48	; 0x30
 800cca2:	f805 3c01 	strble.w	r3, [r5, #-1]
 800cca6:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800ccaa:	ebac 0305 	sub.w	r3, ip, r5
 800ccae:	6123      	str	r3, [r4, #16]
 800ccb0:	f8cd 8000 	str.w	r8, [sp]
 800ccb4:	463b      	mov	r3, r7
 800ccb6:	aa03      	add	r2, sp, #12
 800ccb8:	4621      	mov	r1, r4
 800ccba:	4630      	mov	r0, r6
 800ccbc:	f7ff fef6 	bl	800caac <_printf_common>
 800ccc0:	3001      	adds	r0, #1
 800ccc2:	d14d      	bne.n	800cd60 <_printf_i+0x1c8>
 800ccc4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ccc8:	b005      	add	sp, #20
 800ccca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ccce:	4839      	ldr	r0, [pc, #228]	; (800cdb4 <_printf_i+0x21c>)
 800ccd0:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800ccd4:	6813      	ldr	r3, [r2, #0]
 800ccd6:	6821      	ldr	r1, [r4, #0]
 800ccd8:	1d1d      	adds	r5, r3, #4
 800ccda:	681b      	ldr	r3, [r3, #0]
 800ccdc:	6015      	str	r5, [r2, #0]
 800ccde:	060a      	lsls	r2, r1, #24
 800cce0:	d50b      	bpl.n	800ccfa <_printf_i+0x162>
 800cce2:	07ca      	lsls	r2, r1, #31
 800cce4:	bf44      	itt	mi
 800cce6:	f041 0120 	orrmi.w	r1, r1, #32
 800ccea:	6021      	strmi	r1, [r4, #0]
 800ccec:	b91b      	cbnz	r3, 800ccf6 <_printf_i+0x15e>
 800ccee:	6822      	ldr	r2, [r4, #0]
 800ccf0:	f022 0220 	bic.w	r2, r2, #32
 800ccf4:	6022      	str	r2, [r4, #0]
 800ccf6:	2210      	movs	r2, #16
 800ccf8:	e7b7      	b.n	800cc6a <_printf_i+0xd2>
 800ccfa:	064d      	lsls	r5, r1, #25
 800ccfc:	bf48      	it	mi
 800ccfe:	b29b      	uxthmi	r3, r3
 800cd00:	e7ef      	b.n	800cce2 <_printf_i+0x14a>
 800cd02:	4665      	mov	r5, ip
 800cd04:	fbb3 f1f2 	udiv	r1, r3, r2
 800cd08:	fb02 3311 	mls	r3, r2, r1, r3
 800cd0c:	5cc3      	ldrb	r3, [r0, r3]
 800cd0e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800cd12:	460b      	mov	r3, r1
 800cd14:	2900      	cmp	r1, #0
 800cd16:	d1f5      	bne.n	800cd04 <_printf_i+0x16c>
 800cd18:	e7b9      	b.n	800cc8e <_printf_i+0xf6>
 800cd1a:	6813      	ldr	r3, [r2, #0]
 800cd1c:	6825      	ldr	r5, [r4, #0]
 800cd1e:	6961      	ldr	r1, [r4, #20]
 800cd20:	1d18      	adds	r0, r3, #4
 800cd22:	6010      	str	r0, [r2, #0]
 800cd24:	0628      	lsls	r0, r5, #24
 800cd26:	681b      	ldr	r3, [r3, #0]
 800cd28:	d501      	bpl.n	800cd2e <_printf_i+0x196>
 800cd2a:	6019      	str	r1, [r3, #0]
 800cd2c:	e002      	b.n	800cd34 <_printf_i+0x19c>
 800cd2e:	066a      	lsls	r2, r5, #25
 800cd30:	d5fb      	bpl.n	800cd2a <_printf_i+0x192>
 800cd32:	8019      	strh	r1, [r3, #0]
 800cd34:	2300      	movs	r3, #0
 800cd36:	6123      	str	r3, [r4, #16]
 800cd38:	4665      	mov	r5, ip
 800cd3a:	e7b9      	b.n	800ccb0 <_printf_i+0x118>
 800cd3c:	6813      	ldr	r3, [r2, #0]
 800cd3e:	1d19      	adds	r1, r3, #4
 800cd40:	6011      	str	r1, [r2, #0]
 800cd42:	681d      	ldr	r5, [r3, #0]
 800cd44:	6862      	ldr	r2, [r4, #4]
 800cd46:	2100      	movs	r1, #0
 800cd48:	4628      	mov	r0, r5
 800cd4a:	f7f3 fa71 	bl	8000230 <memchr>
 800cd4e:	b108      	cbz	r0, 800cd54 <_printf_i+0x1bc>
 800cd50:	1b40      	subs	r0, r0, r5
 800cd52:	6060      	str	r0, [r4, #4]
 800cd54:	6863      	ldr	r3, [r4, #4]
 800cd56:	6123      	str	r3, [r4, #16]
 800cd58:	2300      	movs	r3, #0
 800cd5a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cd5e:	e7a7      	b.n	800ccb0 <_printf_i+0x118>
 800cd60:	6923      	ldr	r3, [r4, #16]
 800cd62:	462a      	mov	r2, r5
 800cd64:	4639      	mov	r1, r7
 800cd66:	4630      	mov	r0, r6
 800cd68:	47c0      	blx	r8
 800cd6a:	3001      	adds	r0, #1
 800cd6c:	d0aa      	beq.n	800ccc4 <_printf_i+0x12c>
 800cd6e:	6823      	ldr	r3, [r4, #0]
 800cd70:	079b      	lsls	r3, r3, #30
 800cd72:	d413      	bmi.n	800cd9c <_printf_i+0x204>
 800cd74:	68e0      	ldr	r0, [r4, #12]
 800cd76:	9b03      	ldr	r3, [sp, #12]
 800cd78:	4298      	cmp	r0, r3
 800cd7a:	bfb8      	it	lt
 800cd7c:	4618      	movlt	r0, r3
 800cd7e:	e7a3      	b.n	800ccc8 <_printf_i+0x130>
 800cd80:	2301      	movs	r3, #1
 800cd82:	464a      	mov	r2, r9
 800cd84:	4639      	mov	r1, r7
 800cd86:	4630      	mov	r0, r6
 800cd88:	47c0      	blx	r8
 800cd8a:	3001      	adds	r0, #1
 800cd8c:	d09a      	beq.n	800ccc4 <_printf_i+0x12c>
 800cd8e:	3501      	adds	r5, #1
 800cd90:	68e3      	ldr	r3, [r4, #12]
 800cd92:	9a03      	ldr	r2, [sp, #12]
 800cd94:	1a9b      	subs	r3, r3, r2
 800cd96:	42ab      	cmp	r3, r5
 800cd98:	dcf2      	bgt.n	800cd80 <_printf_i+0x1e8>
 800cd9a:	e7eb      	b.n	800cd74 <_printf_i+0x1dc>
 800cd9c:	2500      	movs	r5, #0
 800cd9e:	f104 0919 	add.w	r9, r4, #25
 800cda2:	e7f5      	b.n	800cd90 <_printf_i+0x1f8>
 800cda4:	2b00      	cmp	r3, #0
 800cda6:	d1ac      	bne.n	800cd02 <_printf_i+0x16a>
 800cda8:	7803      	ldrb	r3, [r0, #0]
 800cdaa:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800cdae:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800cdb2:	e76c      	b.n	800cc8e <_printf_i+0xf6>
 800cdb4:	0800fbe2 	.word	0x0800fbe2
 800cdb8:	0800fbf3 	.word	0x0800fbf3

0800cdbc <_puts_r>:
 800cdbc:	b570      	push	{r4, r5, r6, lr}
 800cdbe:	460e      	mov	r6, r1
 800cdc0:	4605      	mov	r5, r0
 800cdc2:	b118      	cbz	r0, 800cdcc <_puts_r+0x10>
 800cdc4:	6983      	ldr	r3, [r0, #24]
 800cdc6:	b90b      	cbnz	r3, 800cdcc <_puts_r+0x10>
 800cdc8:	f001 f896 	bl	800def8 <__sinit>
 800cdcc:	69ab      	ldr	r3, [r5, #24]
 800cdce:	68ac      	ldr	r4, [r5, #8]
 800cdd0:	b913      	cbnz	r3, 800cdd8 <_puts_r+0x1c>
 800cdd2:	4628      	mov	r0, r5
 800cdd4:	f001 f890 	bl	800def8 <__sinit>
 800cdd8:	4b23      	ldr	r3, [pc, #140]	; (800ce68 <_puts_r+0xac>)
 800cdda:	429c      	cmp	r4, r3
 800cddc:	d117      	bne.n	800ce0e <_puts_r+0x52>
 800cdde:	686c      	ldr	r4, [r5, #4]
 800cde0:	89a3      	ldrh	r3, [r4, #12]
 800cde2:	071b      	lsls	r3, r3, #28
 800cde4:	d51d      	bpl.n	800ce22 <_puts_r+0x66>
 800cde6:	6923      	ldr	r3, [r4, #16]
 800cde8:	b1db      	cbz	r3, 800ce22 <_puts_r+0x66>
 800cdea:	3e01      	subs	r6, #1
 800cdec:	68a3      	ldr	r3, [r4, #8]
 800cdee:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800cdf2:	3b01      	subs	r3, #1
 800cdf4:	60a3      	str	r3, [r4, #8]
 800cdf6:	b9e9      	cbnz	r1, 800ce34 <_puts_r+0x78>
 800cdf8:	2b00      	cmp	r3, #0
 800cdfa:	da2e      	bge.n	800ce5a <_puts_r+0x9e>
 800cdfc:	4622      	mov	r2, r4
 800cdfe:	210a      	movs	r1, #10
 800ce00:	4628      	mov	r0, r5
 800ce02:	f000 f883 	bl	800cf0c <__swbuf_r>
 800ce06:	3001      	adds	r0, #1
 800ce08:	d011      	beq.n	800ce2e <_puts_r+0x72>
 800ce0a:	200a      	movs	r0, #10
 800ce0c:	e011      	b.n	800ce32 <_puts_r+0x76>
 800ce0e:	4b17      	ldr	r3, [pc, #92]	; (800ce6c <_puts_r+0xb0>)
 800ce10:	429c      	cmp	r4, r3
 800ce12:	d101      	bne.n	800ce18 <_puts_r+0x5c>
 800ce14:	68ac      	ldr	r4, [r5, #8]
 800ce16:	e7e3      	b.n	800cde0 <_puts_r+0x24>
 800ce18:	4b15      	ldr	r3, [pc, #84]	; (800ce70 <_puts_r+0xb4>)
 800ce1a:	429c      	cmp	r4, r3
 800ce1c:	bf08      	it	eq
 800ce1e:	68ec      	ldreq	r4, [r5, #12]
 800ce20:	e7de      	b.n	800cde0 <_puts_r+0x24>
 800ce22:	4621      	mov	r1, r4
 800ce24:	4628      	mov	r0, r5
 800ce26:	f000 f8c3 	bl	800cfb0 <__swsetup_r>
 800ce2a:	2800      	cmp	r0, #0
 800ce2c:	d0dd      	beq.n	800cdea <_puts_r+0x2e>
 800ce2e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ce32:	bd70      	pop	{r4, r5, r6, pc}
 800ce34:	2b00      	cmp	r3, #0
 800ce36:	da04      	bge.n	800ce42 <_puts_r+0x86>
 800ce38:	69a2      	ldr	r2, [r4, #24]
 800ce3a:	429a      	cmp	r2, r3
 800ce3c:	dc06      	bgt.n	800ce4c <_puts_r+0x90>
 800ce3e:	290a      	cmp	r1, #10
 800ce40:	d004      	beq.n	800ce4c <_puts_r+0x90>
 800ce42:	6823      	ldr	r3, [r4, #0]
 800ce44:	1c5a      	adds	r2, r3, #1
 800ce46:	6022      	str	r2, [r4, #0]
 800ce48:	7019      	strb	r1, [r3, #0]
 800ce4a:	e7cf      	b.n	800cdec <_puts_r+0x30>
 800ce4c:	4622      	mov	r2, r4
 800ce4e:	4628      	mov	r0, r5
 800ce50:	f000 f85c 	bl	800cf0c <__swbuf_r>
 800ce54:	3001      	adds	r0, #1
 800ce56:	d1c9      	bne.n	800cdec <_puts_r+0x30>
 800ce58:	e7e9      	b.n	800ce2e <_puts_r+0x72>
 800ce5a:	6823      	ldr	r3, [r4, #0]
 800ce5c:	200a      	movs	r0, #10
 800ce5e:	1c5a      	adds	r2, r3, #1
 800ce60:	6022      	str	r2, [r4, #0]
 800ce62:	7018      	strb	r0, [r3, #0]
 800ce64:	e7e5      	b.n	800ce32 <_puts_r+0x76>
 800ce66:	bf00      	nop
 800ce68:	0800fc34 	.word	0x0800fc34
 800ce6c:	0800fc54 	.word	0x0800fc54
 800ce70:	0800fc14 	.word	0x0800fc14

0800ce74 <puts>:
 800ce74:	4b02      	ldr	r3, [pc, #8]	; (800ce80 <puts+0xc>)
 800ce76:	4601      	mov	r1, r0
 800ce78:	6818      	ldr	r0, [r3, #0]
 800ce7a:	f7ff bf9f 	b.w	800cdbc <_puts_r>
 800ce7e:	bf00      	nop
 800ce80:	20001c04 	.word	0x20001c04

0800ce84 <sniprintf>:
 800ce84:	b40c      	push	{r2, r3}
 800ce86:	b530      	push	{r4, r5, lr}
 800ce88:	4b17      	ldr	r3, [pc, #92]	; (800cee8 <sniprintf+0x64>)
 800ce8a:	1e0c      	subs	r4, r1, #0
 800ce8c:	b09d      	sub	sp, #116	; 0x74
 800ce8e:	681d      	ldr	r5, [r3, #0]
 800ce90:	da08      	bge.n	800cea4 <sniprintf+0x20>
 800ce92:	238b      	movs	r3, #139	; 0x8b
 800ce94:	602b      	str	r3, [r5, #0]
 800ce96:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ce9a:	b01d      	add	sp, #116	; 0x74
 800ce9c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800cea0:	b002      	add	sp, #8
 800cea2:	4770      	bx	lr
 800cea4:	f44f 7302 	mov.w	r3, #520	; 0x208
 800cea8:	f8ad 3014 	strh.w	r3, [sp, #20]
 800ceac:	bf14      	ite	ne
 800ceae:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 800ceb2:	4623      	moveq	r3, r4
 800ceb4:	9304      	str	r3, [sp, #16]
 800ceb6:	9307      	str	r3, [sp, #28]
 800ceb8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800cebc:	9002      	str	r0, [sp, #8]
 800cebe:	9006      	str	r0, [sp, #24]
 800cec0:	f8ad 3016 	strh.w	r3, [sp, #22]
 800cec4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800cec6:	ab21      	add	r3, sp, #132	; 0x84
 800cec8:	a902      	add	r1, sp, #8
 800ceca:	4628      	mov	r0, r5
 800cecc:	9301      	str	r3, [sp, #4]
 800cece:	f001 fd0d 	bl	800e8ec <_svfiprintf_r>
 800ced2:	1c43      	adds	r3, r0, #1
 800ced4:	bfbc      	itt	lt
 800ced6:	238b      	movlt	r3, #139	; 0x8b
 800ced8:	602b      	strlt	r3, [r5, #0]
 800ceda:	2c00      	cmp	r4, #0
 800cedc:	d0dd      	beq.n	800ce9a <sniprintf+0x16>
 800cede:	9b02      	ldr	r3, [sp, #8]
 800cee0:	2200      	movs	r2, #0
 800cee2:	701a      	strb	r2, [r3, #0]
 800cee4:	e7d9      	b.n	800ce9a <sniprintf+0x16>
 800cee6:	bf00      	nop
 800cee8:	20001c04 	.word	0x20001c04

0800ceec <strcat>:
 800ceec:	b510      	push	{r4, lr}
 800ceee:	4603      	mov	r3, r0
 800cef0:	781a      	ldrb	r2, [r3, #0]
 800cef2:	1c5c      	adds	r4, r3, #1
 800cef4:	b93a      	cbnz	r2, 800cf06 <strcat+0x1a>
 800cef6:	3b01      	subs	r3, #1
 800cef8:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cefc:	f803 2f01 	strb.w	r2, [r3, #1]!
 800cf00:	2a00      	cmp	r2, #0
 800cf02:	d1f9      	bne.n	800cef8 <strcat+0xc>
 800cf04:	bd10      	pop	{r4, pc}
 800cf06:	4623      	mov	r3, r4
 800cf08:	e7f2      	b.n	800cef0 <strcat+0x4>
	...

0800cf0c <__swbuf_r>:
 800cf0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cf0e:	460e      	mov	r6, r1
 800cf10:	4614      	mov	r4, r2
 800cf12:	4605      	mov	r5, r0
 800cf14:	b118      	cbz	r0, 800cf1e <__swbuf_r+0x12>
 800cf16:	6983      	ldr	r3, [r0, #24]
 800cf18:	b90b      	cbnz	r3, 800cf1e <__swbuf_r+0x12>
 800cf1a:	f000 ffed 	bl	800def8 <__sinit>
 800cf1e:	4b21      	ldr	r3, [pc, #132]	; (800cfa4 <__swbuf_r+0x98>)
 800cf20:	429c      	cmp	r4, r3
 800cf22:	d12a      	bne.n	800cf7a <__swbuf_r+0x6e>
 800cf24:	686c      	ldr	r4, [r5, #4]
 800cf26:	69a3      	ldr	r3, [r4, #24]
 800cf28:	60a3      	str	r3, [r4, #8]
 800cf2a:	89a3      	ldrh	r3, [r4, #12]
 800cf2c:	071a      	lsls	r2, r3, #28
 800cf2e:	d52e      	bpl.n	800cf8e <__swbuf_r+0x82>
 800cf30:	6923      	ldr	r3, [r4, #16]
 800cf32:	b363      	cbz	r3, 800cf8e <__swbuf_r+0x82>
 800cf34:	6923      	ldr	r3, [r4, #16]
 800cf36:	6820      	ldr	r0, [r4, #0]
 800cf38:	1ac0      	subs	r0, r0, r3
 800cf3a:	6963      	ldr	r3, [r4, #20]
 800cf3c:	b2f6      	uxtb	r6, r6
 800cf3e:	4283      	cmp	r3, r0
 800cf40:	4637      	mov	r7, r6
 800cf42:	dc04      	bgt.n	800cf4e <__swbuf_r+0x42>
 800cf44:	4621      	mov	r1, r4
 800cf46:	4628      	mov	r0, r5
 800cf48:	f000 ff6c 	bl	800de24 <_fflush_r>
 800cf4c:	bb28      	cbnz	r0, 800cf9a <__swbuf_r+0x8e>
 800cf4e:	68a3      	ldr	r3, [r4, #8]
 800cf50:	3b01      	subs	r3, #1
 800cf52:	60a3      	str	r3, [r4, #8]
 800cf54:	6823      	ldr	r3, [r4, #0]
 800cf56:	1c5a      	adds	r2, r3, #1
 800cf58:	6022      	str	r2, [r4, #0]
 800cf5a:	701e      	strb	r6, [r3, #0]
 800cf5c:	6963      	ldr	r3, [r4, #20]
 800cf5e:	3001      	adds	r0, #1
 800cf60:	4283      	cmp	r3, r0
 800cf62:	d004      	beq.n	800cf6e <__swbuf_r+0x62>
 800cf64:	89a3      	ldrh	r3, [r4, #12]
 800cf66:	07db      	lsls	r3, r3, #31
 800cf68:	d519      	bpl.n	800cf9e <__swbuf_r+0x92>
 800cf6a:	2e0a      	cmp	r6, #10
 800cf6c:	d117      	bne.n	800cf9e <__swbuf_r+0x92>
 800cf6e:	4621      	mov	r1, r4
 800cf70:	4628      	mov	r0, r5
 800cf72:	f000 ff57 	bl	800de24 <_fflush_r>
 800cf76:	b190      	cbz	r0, 800cf9e <__swbuf_r+0x92>
 800cf78:	e00f      	b.n	800cf9a <__swbuf_r+0x8e>
 800cf7a:	4b0b      	ldr	r3, [pc, #44]	; (800cfa8 <__swbuf_r+0x9c>)
 800cf7c:	429c      	cmp	r4, r3
 800cf7e:	d101      	bne.n	800cf84 <__swbuf_r+0x78>
 800cf80:	68ac      	ldr	r4, [r5, #8]
 800cf82:	e7d0      	b.n	800cf26 <__swbuf_r+0x1a>
 800cf84:	4b09      	ldr	r3, [pc, #36]	; (800cfac <__swbuf_r+0xa0>)
 800cf86:	429c      	cmp	r4, r3
 800cf88:	bf08      	it	eq
 800cf8a:	68ec      	ldreq	r4, [r5, #12]
 800cf8c:	e7cb      	b.n	800cf26 <__swbuf_r+0x1a>
 800cf8e:	4621      	mov	r1, r4
 800cf90:	4628      	mov	r0, r5
 800cf92:	f000 f80d 	bl	800cfb0 <__swsetup_r>
 800cf96:	2800      	cmp	r0, #0
 800cf98:	d0cc      	beq.n	800cf34 <__swbuf_r+0x28>
 800cf9a:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800cf9e:	4638      	mov	r0, r7
 800cfa0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cfa2:	bf00      	nop
 800cfa4:	0800fc34 	.word	0x0800fc34
 800cfa8:	0800fc54 	.word	0x0800fc54
 800cfac:	0800fc14 	.word	0x0800fc14

0800cfb0 <__swsetup_r>:
 800cfb0:	4b32      	ldr	r3, [pc, #200]	; (800d07c <__swsetup_r+0xcc>)
 800cfb2:	b570      	push	{r4, r5, r6, lr}
 800cfb4:	681d      	ldr	r5, [r3, #0]
 800cfb6:	4606      	mov	r6, r0
 800cfb8:	460c      	mov	r4, r1
 800cfba:	b125      	cbz	r5, 800cfc6 <__swsetup_r+0x16>
 800cfbc:	69ab      	ldr	r3, [r5, #24]
 800cfbe:	b913      	cbnz	r3, 800cfc6 <__swsetup_r+0x16>
 800cfc0:	4628      	mov	r0, r5
 800cfc2:	f000 ff99 	bl	800def8 <__sinit>
 800cfc6:	4b2e      	ldr	r3, [pc, #184]	; (800d080 <__swsetup_r+0xd0>)
 800cfc8:	429c      	cmp	r4, r3
 800cfca:	d10f      	bne.n	800cfec <__swsetup_r+0x3c>
 800cfcc:	686c      	ldr	r4, [r5, #4]
 800cfce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cfd2:	b29a      	uxth	r2, r3
 800cfd4:	0715      	lsls	r5, r2, #28
 800cfd6:	d42c      	bmi.n	800d032 <__swsetup_r+0x82>
 800cfd8:	06d0      	lsls	r0, r2, #27
 800cfda:	d411      	bmi.n	800d000 <__swsetup_r+0x50>
 800cfdc:	2209      	movs	r2, #9
 800cfde:	6032      	str	r2, [r6, #0]
 800cfe0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cfe4:	81a3      	strh	r3, [r4, #12]
 800cfe6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800cfea:	e03e      	b.n	800d06a <__swsetup_r+0xba>
 800cfec:	4b25      	ldr	r3, [pc, #148]	; (800d084 <__swsetup_r+0xd4>)
 800cfee:	429c      	cmp	r4, r3
 800cff0:	d101      	bne.n	800cff6 <__swsetup_r+0x46>
 800cff2:	68ac      	ldr	r4, [r5, #8]
 800cff4:	e7eb      	b.n	800cfce <__swsetup_r+0x1e>
 800cff6:	4b24      	ldr	r3, [pc, #144]	; (800d088 <__swsetup_r+0xd8>)
 800cff8:	429c      	cmp	r4, r3
 800cffa:	bf08      	it	eq
 800cffc:	68ec      	ldreq	r4, [r5, #12]
 800cffe:	e7e6      	b.n	800cfce <__swsetup_r+0x1e>
 800d000:	0751      	lsls	r1, r2, #29
 800d002:	d512      	bpl.n	800d02a <__swsetup_r+0x7a>
 800d004:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d006:	b141      	cbz	r1, 800d01a <__swsetup_r+0x6a>
 800d008:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d00c:	4299      	cmp	r1, r3
 800d00e:	d002      	beq.n	800d016 <__swsetup_r+0x66>
 800d010:	4630      	mov	r0, r6
 800d012:	f001 fb69 	bl	800e6e8 <_free_r>
 800d016:	2300      	movs	r3, #0
 800d018:	6363      	str	r3, [r4, #52]	; 0x34
 800d01a:	89a3      	ldrh	r3, [r4, #12]
 800d01c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d020:	81a3      	strh	r3, [r4, #12]
 800d022:	2300      	movs	r3, #0
 800d024:	6063      	str	r3, [r4, #4]
 800d026:	6923      	ldr	r3, [r4, #16]
 800d028:	6023      	str	r3, [r4, #0]
 800d02a:	89a3      	ldrh	r3, [r4, #12]
 800d02c:	f043 0308 	orr.w	r3, r3, #8
 800d030:	81a3      	strh	r3, [r4, #12]
 800d032:	6923      	ldr	r3, [r4, #16]
 800d034:	b94b      	cbnz	r3, 800d04a <__swsetup_r+0x9a>
 800d036:	89a3      	ldrh	r3, [r4, #12]
 800d038:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d03c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d040:	d003      	beq.n	800d04a <__swsetup_r+0x9a>
 800d042:	4621      	mov	r1, r4
 800d044:	4630      	mov	r0, r6
 800d046:	f001 f813 	bl	800e070 <__smakebuf_r>
 800d04a:	89a2      	ldrh	r2, [r4, #12]
 800d04c:	f012 0301 	ands.w	r3, r2, #1
 800d050:	d00c      	beq.n	800d06c <__swsetup_r+0xbc>
 800d052:	2300      	movs	r3, #0
 800d054:	60a3      	str	r3, [r4, #8]
 800d056:	6963      	ldr	r3, [r4, #20]
 800d058:	425b      	negs	r3, r3
 800d05a:	61a3      	str	r3, [r4, #24]
 800d05c:	6923      	ldr	r3, [r4, #16]
 800d05e:	b953      	cbnz	r3, 800d076 <__swsetup_r+0xc6>
 800d060:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d064:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800d068:	d1ba      	bne.n	800cfe0 <__swsetup_r+0x30>
 800d06a:	bd70      	pop	{r4, r5, r6, pc}
 800d06c:	0792      	lsls	r2, r2, #30
 800d06e:	bf58      	it	pl
 800d070:	6963      	ldrpl	r3, [r4, #20]
 800d072:	60a3      	str	r3, [r4, #8]
 800d074:	e7f2      	b.n	800d05c <__swsetup_r+0xac>
 800d076:	2000      	movs	r0, #0
 800d078:	e7f7      	b.n	800d06a <__swsetup_r+0xba>
 800d07a:	bf00      	nop
 800d07c:	20001c04 	.word	0x20001c04
 800d080:	0800fc34 	.word	0x0800fc34
 800d084:	0800fc54 	.word	0x0800fc54
 800d088:	0800fc14 	.word	0x0800fc14

0800d08c <quorem>:
 800d08c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d090:	6903      	ldr	r3, [r0, #16]
 800d092:	690c      	ldr	r4, [r1, #16]
 800d094:	42a3      	cmp	r3, r4
 800d096:	4680      	mov	r8, r0
 800d098:	f2c0 8082 	blt.w	800d1a0 <quorem+0x114>
 800d09c:	3c01      	subs	r4, #1
 800d09e:	f101 0714 	add.w	r7, r1, #20
 800d0a2:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800d0a6:	f100 0614 	add.w	r6, r0, #20
 800d0aa:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800d0ae:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800d0b2:	eb06 030c 	add.w	r3, r6, ip
 800d0b6:	3501      	adds	r5, #1
 800d0b8:	eb07 090c 	add.w	r9, r7, ip
 800d0bc:	9301      	str	r3, [sp, #4]
 800d0be:	fbb0 f5f5 	udiv	r5, r0, r5
 800d0c2:	b395      	cbz	r5, 800d12a <quorem+0x9e>
 800d0c4:	f04f 0a00 	mov.w	sl, #0
 800d0c8:	4638      	mov	r0, r7
 800d0ca:	46b6      	mov	lr, r6
 800d0cc:	46d3      	mov	fp, sl
 800d0ce:	f850 2b04 	ldr.w	r2, [r0], #4
 800d0d2:	b293      	uxth	r3, r2
 800d0d4:	fb05 a303 	mla	r3, r5, r3, sl
 800d0d8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d0dc:	b29b      	uxth	r3, r3
 800d0de:	ebab 0303 	sub.w	r3, fp, r3
 800d0e2:	0c12      	lsrs	r2, r2, #16
 800d0e4:	f8de b000 	ldr.w	fp, [lr]
 800d0e8:	fb05 a202 	mla	r2, r5, r2, sl
 800d0ec:	fa13 f38b 	uxtah	r3, r3, fp
 800d0f0:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800d0f4:	fa1f fb82 	uxth.w	fp, r2
 800d0f8:	f8de 2000 	ldr.w	r2, [lr]
 800d0fc:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800d100:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d104:	b29b      	uxth	r3, r3
 800d106:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d10a:	4581      	cmp	r9, r0
 800d10c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800d110:	f84e 3b04 	str.w	r3, [lr], #4
 800d114:	d2db      	bcs.n	800d0ce <quorem+0x42>
 800d116:	f856 300c 	ldr.w	r3, [r6, ip]
 800d11a:	b933      	cbnz	r3, 800d12a <quorem+0x9e>
 800d11c:	9b01      	ldr	r3, [sp, #4]
 800d11e:	3b04      	subs	r3, #4
 800d120:	429e      	cmp	r6, r3
 800d122:	461a      	mov	r2, r3
 800d124:	d330      	bcc.n	800d188 <quorem+0xfc>
 800d126:	f8c8 4010 	str.w	r4, [r8, #16]
 800d12a:	4640      	mov	r0, r8
 800d12c:	f001 fa08 	bl	800e540 <__mcmp>
 800d130:	2800      	cmp	r0, #0
 800d132:	db25      	blt.n	800d180 <quorem+0xf4>
 800d134:	3501      	adds	r5, #1
 800d136:	4630      	mov	r0, r6
 800d138:	f04f 0c00 	mov.w	ip, #0
 800d13c:	f857 2b04 	ldr.w	r2, [r7], #4
 800d140:	f8d0 e000 	ldr.w	lr, [r0]
 800d144:	b293      	uxth	r3, r2
 800d146:	ebac 0303 	sub.w	r3, ip, r3
 800d14a:	0c12      	lsrs	r2, r2, #16
 800d14c:	fa13 f38e 	uxtah	r3, r3, lr
 800d150:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800d154:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d158:	b29b      	uxth	r3, r3
 800d15a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d15e:	45b9      	cmp	r9, r7
 800d160:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800d164:	f840 3b04 	str.w	r3, [r0], #4
 800d168:	d2e8      	bcs.n	800d13c <quorem+0xb0>
 800d16a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800d16e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800d172:	b92a      	cbnz	r2, 800d180 <quorem+0xf4>
 800d174:	3b04      	subs	r3, #4
 800d176:	429e      	cmp	r6, r3
 800d178:	461a      	mov	r2, r3
 800d17a:	d30b      	bcc.n	800d194 <quorem+0x108>
 800d17c:	f8c8 4010 	str.w	r4, [r8, #16]
 800d180:	4628      	mov	r0, r5
 800d182:	b003      	add	sp, #12
 800d184:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d188:	6812      	ldr	r2, [r2, #0]
 800d18a:	3b04      	subs	r3, #4
 800d18c:	2a00      	cmp	r2, #0
 800d18e:	d1ca      	bne.n	800d126 <quorem+0x9a>
 800d190:	3c01      	subs	r4, #1
 800d192:	e7c5      	b.n	800d120 <quorem+0x94>
 800d194:	6812      	ldr	r2, [r2, #0]
 800d196:	3b04      	subs	r3, #4
 800d198:	2a00      	cmp	r2, #0
 800d19a:	d1ef      	bne.n	800d17c <quorem+0xf0>
 800d19c:	3c01      	subs	r4, #1
 800d19e:	e7ea      	b.n	800d176 <quorem+0xea>
 800d1a0:	2000      	movs	r0, #0
 800d1a2:	e7ee      	b.n	800d182 <quorem+0xf6>
 800d1a4:	0000      	movs	r0, r0
	...

0800d1a8 <_dtoa_r>:
 800d1a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d1ac:	ec57 6b10 	vmov	r6, r7, d0
 800d1b0:	b097      	sub	sp, #92	; 0x5c
 800d1b2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800d1b4:	9106      	str	r1, [sp, #24]
 800d1b6:	4604      	mov	r4, r0
 800d1b8:	920b      	str	r2, [sp, #44]	; 0x2c
 800d1ba:	9312      	str	r3, [sp, #72]	; 0x48
 800d1bc:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800d1c0:	e9cd 6700 	strd	r6, r7, [sp]
 800d1c4:	b93d      	cbnz	r5, 800d1d6 <_dtoa_r+0x2e>
 800d1c6:	2010      	movs	r0, #16
 800d1c8:	f000 ff92 	bl	800e0f0 <malloc>
 800d1cc:	6260      	str	r0, [r4, #36]	; 0x24
 800d1ce:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800d1d2:	6005      	str	r5, [r0, #0]
 800d1d4:	60c5      	str	r5, [r0, #12]
 800d1d6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d1d8:	6819      	ldr	r1, [r3, #0]
 800d1da:	b151      	cbz	r1, 800d1f2 <_dtoa_r+0x4a>
 800d1dc:	685a      	ldr	r2, [r3, #4]
 800d1de:	604a      	str	r2, [r1, #4]
 800d1e0:	2301      	movs	r3, #1
 800d1e2:	4093      	lsls	r3, r2
 800d1e4:	608b      	str	r3, [r1, #8]
 800d1e6:	4620      	mov	r0, r4
 800d1e8:	f000 ffc9 	bl	800e17e <_Bfree>
 800d1ec:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d1ee:	2200      	movs	r2, #0
 800d1f0:	601a      	str	r2, [r3, #0]
 800d1f2:	1e3b      	subs	r3, r7, #0
 800d1f4:	bfbb      	ittet	lt
 800d1f6:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800d1fa:	9301      	strlt	r3, [sp, #4]
 800d1fc:	2300      	movge	r3, #0
 800d1fe:	2201      	movlt	r2, #1
 800d200:	bfac      	ite	ge
 800d202:	f8c8 3000 	strge.w	r3, [r8]
 800d206:	f8c8 2000 	strlt.w	r2, [r8]
 800d20a:	4baf      	ldr	r3, [pc, #700]	; (800d4c8 <_dtoa_r+0x320>)
 800d20c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800d210:	ea33 0308 	bics.w	r3, r3, r8
 800d214:	d114      	bne.n	800d240 <_dtoa_r+0x98>
 800d216:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800d218:	f242 730f 	movw	r3, #9999	; 0x270f
 800d21c:	6013      	str	r3, [r2, #0]
 800d21e:	9b00      	ldr	r3, [sp, #0]
 800d220:	b923      	cbnz	r3, 800d22c <_dtoa_r+0x84>
 800d222:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800d226:	2800      	cmp	r0, #0
 800d228:	f000 8542 	beq.w	800dcb0 <_dtoa_r+0xb08>
 800d22c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d22e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800d4dc <_dtoa_r+0x334>
 800d232:	2b00      	cmp	r3, #0
 800d234:	f000 8544 	beq.w	800dcc0 <_dtoa_r+0xb18>
 800d238:	f10b 0303 	add.w	r3, fp, #3
 800d23c:	f000 bd3e 	b.w	800dcbc <_dtoa_r+0xb14>
 800d240:	e9dd 6700 	ldrd	r6, r7, [sp]
 800d244:	2200      	movs	r2, #0
 800d246:	2300      	movs	r3, #0
 800d248:	4630      	mov	r0, r6
 800d24a:	4639      	mov	r1, r7
 800d24c:	f7f3 fc64 	bl	8000b18 <__aeabi_dcmpeq>
 800d250:	4681      	mov	r9, r0
 800d252:	b168      	cbz	r0, 800d270 <_dtoa_r+0xc8>
 800d254:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800d256:	2301      	movs	r3, #1
 800d258:	6013      	str	r3, [r2, #0]
 800d25a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d25c:	2b00      	cmp	r3, #0
 800d25e:	f000 8524 	beq.w	800dcaa <_dtoa_r+0xb02>
 800d262:	4b9a      	ldr	r3, [pc, #616]	; (800d4cc <_dtoa_r+0x324>)
 800d264:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800d266:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 800d26a:	6013      	str	r3, [r2, #0]
 800d26c:	f000 bd28 	b.w	800dcc0 <_dtoa_r+0xb18>
 800d270:	aa14      	add	r2, sp, #80	; 0x50
 800d272:	a915      	add	r1, sp, #84	; 0x54
 800d274:	ec47 6b10 	vmov	d0, r6, r7
 800d278:	4620      	mov	r0, r4
 800d27a:	f001 f9d8 	bl	800e62e <__d2b>
 800d27e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800d282:	9004      	str	r0, [sp, #16]
 800d284:	2d00      	cmp	r5, #0
 800d286:	d07c      	beq.n	800d382 <_dtoa_r+0x1da>
 800d288:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800d28c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800d290:	46b2      	mov	sl, r6
 800d292:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800d296:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800d29a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800d29e:	2200      	movs	r2, #0
 800d2a0:	4b8b      	ldr	r3, [pc, #556]	; (800d4d0 <_dtoa_r+0x328>)
 800d2a2:	4650      	mov	r0, sl
 800d2a4:	4659      	mov	r1, fp
 800d2a6:	f7f3 f817 	bl	80002d8 <__aeabi_dsub>
 800d2aa:	a381      	add	r3, pc, #516	; (adr r3, 800d4b0 <_dtoa_r+0x308>)
 800d2ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2b0:	f7f3 f9ca 	bl	8000648 <__aeabi_dmul>
 800d2b4:	a380      	add	r3, pc, #512	; (adr r3, 800d4b8 <_dtoa_r+0x310>)
 800d2b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2ba:	f7f3 f80f 	bl	80002dc <__adddf3>
 800d2be:	4606      	mov	r6, r0
 800d2c0:	4628      	mov	r0, r5
 800d2c2:	460f      	mov	r7, r1
 800d2c4:	f7f3 f956 	bl	8000574 <__aeabi_i2d>
 800d2c8:	a37d      	add	r3, pc, #500	; (adr r3, 800d4c0 <_dtoa_r+0x318>)
 800d2ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2ce:	f7f3 f9bb 	bl	8000648 <__aeabi_dmul>
 800d2d2:	4602      	mov	r2, r0
 800d2d4:	460b      	mov	r3, r1
 800d2d6:	4630      	mov	r0, r6
 800d2d8:	4639      	mov	r1, r7
 800d2da:	f7f2 ffff 	bl	80002dc <__adddf3>
 800d2de:	4606      	mov	r6, r0
 800d2e0:	460f      	mov	r7, r1
 800d2e2:	f7f3 fc61 	bl	8000ba8 <__aeabi_d2iz>
 800d2e6:	2200      	movs	r2, #0
 800d2e8:	4682      	mov	sl, r0
 800d2ea:	2300      	movs	r3, #0
 800d2ec:	4630      	mov	r0, r6
 800d2ee:	4639      	mov	r1, r7
 800d2f0:	f7f3 fc1c 	bl	8000b2c <__aeabi_dcmplt>
 800d2f4:	b148      	cbz	r0, 800d30a <_dtoa_r+0x162>
 800d2f6:	4650      	mov	r0, sl
 800d2f8:	f7f3 f93c 	bl	8000574 <__aeabi_i2d>
 800d2fc:	4632      	mov	r2, r6
 800d2fe:	463b      	mov	r3, r7
 800d300:	f7f3 fc0a 	bl	8000b18 <__aeabi_dcmpeq>
 800d304:	b908      	cbnz	r0, 800d30a <_dtoa_r+0x162>
 800d306:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800d30a:	f1ba 0f16 	cmp.w	sl, #22
 800d30e:	d859      	bhi.n	800d3c4 <_dtoa_r+0x21c>
 800d310:	4970      	ldr	r1, [pc, #448]	; (800d4d4 <_dtoa_r+0x32c>)
 800d312:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800d316:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d31a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d31e:	f7f3 fc23 	bl	8000b68 <__aeabi_dcmpgt>
 800d322:	2800      	cmp	r0, #0
 800d324:	d050      	beq.n	800d3c8 <_dtoa_r+0x220>
 800d326:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800d32a:	2300      	movs	r3, #0
 800d32c:	930f      	str	r3, [sp, #60]	; 0x3c
 800d32e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800d330:	1b5d      	subs	r5, r3, r5
 800d332:	f1b5 0801 	subs.w	r8, r5, #1
 800d336:	bf49      	itett	mi
 800d338:	f1c5 0301 	rsbmi	r3, r5, #1
 800d33c:	2300      	movpl	r3, #0
 800d33e:	9305      	strmi	r3, [sp, #20]
 800d340:	f04f 0800 	movmi.w	r8, #0
 800d344:	bf58      	it	pl
 800d346:	9305      	strpl	r3, [sp, #20]
 800d348:	f1ba 0f00 	cmp.w	sl, #0
 800d34c:	db3e      	blt.n	800d3cc <_dtoa_r+0x224>
 800d34e:	2300      	movs	r3, #0
 800d350:	44d0      	add	r8, sl
 800d352:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800d356:	9307      	str	r3, [sp, #28]
 800d358:	9b06      	ldr	r3, [sp, #24]
 800d35a:	2b09      	cmp	r3, #9
 800d35c:	f200 8090 	bhi.w	800d480 <_dtoa_r+0x2d8>
 800d360:	2b05      	cmp	r3, #5
 800d362:	bfc4      	itt	gt
 800d364:	3b04      	subgt	r3, #4
 800d366:	9306      	strgt	r3, [sp, #24]
 800d368:	9b06      	ldr	r3, [sp, #24]
 800d36a:	f1a3 0302 	sub.w	r3, r3, #2
 800d36e:	bfcc      	ite	gt
 800d370:	2500      	movgt	r5, #0
 800d372:	2501      	movle	r5, #1
 800d374:	2b03      	cmp	r3, #3
 800d376:	f200 808f 	bhi.w	800d498 <_dtoa_r+0x2f0>
 800d37a:	e8df f003 	tbb	[pc, r3]
 800d37e:	7f7d      	.short	0x7f7d
 800d380:	7131      	.short	0x7131
 800d382:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800d386:	441d      	add	r5, r3
 800d388:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800d38c:	2820      	cmp	r0, #32
 800d38e:	dd13      	ble.n	800d3b8 <_dtoa_r+0x210>
 800d390:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800d394:	9b00      	ldr	r3, [sp, #0]
 800d396:	fa08 f800 	lsl.w	r8, r8, r0
 800d39a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800d39e:	fa23 f000 	lsr.w	r0, r3, r0
 800d3a2:	ea48 0000 	orr.w	r0, r8, r0
 800d3a6:	f7f3 f8d5 	bl	8000554 <__aeabi_ui2d>
 800d3aa:	2301      	movs	r3, #1
 800d3ac:	4682      	mov	sl, r0
 800d3ae:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800d3b2:	3d01      	subs	r5, #1
 800d3b4:	9313      	str	r3, [sp, #76]	; 0x4c
 800d3b6:	e772      	b.n	800d29e <_dtoa_r+0xf6>
 800d3b8:	9b00      	ldr	r3, [sp, #0]
 800d3ba:	f1c0 0020 	rsb	r0, r0, #32
 800d3be:	fa03 f000 	lsl.w	r0, r3, r0
 800d3c2:	e7f0      	b.n	800d3a6 <_dtoa_r+0x1fe>
 800d3c4:	2301      	movs	r3, #1
 800d3c6:	e7b1      	b.n	800d32c <_dtoa_r+0x184>
 800d3c8:	900f      	str	r0, [sp, #60]	; 0x3c
 800d3ca:	e7b0      	b.n	800d32e <_dtoa_r+0x186>
 800d3cc:	9b05      	ldr	r3, [sp, #20]
 800d3ce:	eba3 030a 	sub.w	r3, r3, sl
 800d3d2:	9305      	str	r3, [sp, #20]
 800d3d4:	f1ca 0300 	rsb	r3, sl, #0
 800d3d8:	9307      	str	r3, [sp, #28]
 800d3da:	2300      	movs	r3, #0
 800d3dc:	930e      	str	r3, [sp, #56]	; 0x38
 800d3de:	e7bb      	b.n	800d358 <_dtoa_r+0x1b0>
 800d3e0:	2301      	movs	r3, #1
 800d3e2:	930a      	str	r3, [sp, #40]	; 0x28
 800d3e4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d3e6:	2b00      	cmp	r3, #0
 800d3e8:	dd59      	ble.n	800d49e <_dtoa_r+0x2f6>
 800d3ea:	9302      	str	r3, [sp, #8]
 800d3ec:	4699      	mov	r9, r3
 800d3ee:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800d3f0:	2200      	movs	r2, #0
 800d3f2:	6072      	str	r2, [r6, #4]
 800d3f4:	2204      	movs	r2, #4
 800d3f6:	f102 0014 	add.w	r0, r2, #20
 800d3fa:	4298      	cmp	r0, r3
 800d3fc:	6871      	ldr	r1, [r6, #4]
 800d3fe:	d953      	bls.n	800d4a8 <_dtoa_r+0x300>
 800d400:	4620      	mov	r0, r4
 800d402:	f000 fe88 	bl	800e116 <_Balloc>
 800d406:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d408:	6030      	str	r0, [r6, #0]
 800d40a:	f1b9 0f0e 	cmp.w	r9, #14
 800d40e:	f8d3 b000 	ldr.w	fp, [r3]
 800d412:	f200 80e6 	bhi.w	800d5e2 <_dtoa_r+0x43a>
 800d416:	2d00      	cmp	r5, #0
 800d418:	f000 80e3 	beq.w	800d5e2 <_dtoa_r+0x43a>
 800d41c:	ed9d 7b00 	vldr	d7, [sp]
 800d420:	f1ba 0f00 	cmp.w	sl, #0
 800d424:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800d428:	dd74      	ble.n	800d514 <_dtoa_r+0x36c>
 800d42a:	4a2a      	ldr	r2, [pc, #168]	; (800d4d4 <_dtoa_r+0x32c>)
 800d42c:	f00a 030f 	and.w	r3, sl, #15
 800d430:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800d434:	ed93 7b00 	vldr	d7, [r3]
 800d438:	ea4f 162a 	mov.w	r6, sl, asr #4
 800d43c:	06f0      	lsls	r0, r6, #27
 800d43e:	ed8d 7b08 	vstr	d7, [sp, #32]
 800d442:	d565      	bpl.n	800d510 <_dtoa_r+0x368>
 800d444:	4b24      	ldr	r3, [pc, #144]	; (800d4d8 <_dtoa_r+0x330>)
 800d446:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800d44a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d44e:	f7f3 fa25 	bl	800089c <__aeabi_ddiv>
 800d452:	e9cd 0100 	strd	r0, r1, [sp]
 800d456:	f006 060f 	and.w	r6, r6, #15
 800d45a:	2503      	movs	r5, #3
 800d45c:	4f1e      	ldr	r7, [pc, #120]	; (800d4d8 <_dtoa_r+0x330>)
 800d45e:	e04c      	b.n	800d4fa <_dtoa_r+0x352>
 800d460:	2301      	movs	r3, #1
 800d462:	930a      	str	r3, [sp, #40]	; 0x28
 800d464:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d466:	4453      	add	r3, sl
 800d468:	f103 0901 	add.w	r9, r3, #1
 800d46c:	9302      	str	r3, [sp, #8]
 800d46e:	464b      	mov	r3, r9
 800d470:	2b01      	cmp	r3, #1
 800d472:	bfb8      	it	lt
 800d474:	2301      	movlt	r3, #1
 800d476:	e7ba      	b.n	800d3ee <_dtoa_r+0x246>
 800d478:	2300      	movs	r3, #0
 800d47a:	e7b2      	b.n	800d3e2 <_dtoa_r+0x23a>
 800d47c:	2300      	movs	r3, #0
 800d47e:	e7f0      	b.n	800d462 <_dtoa_r+0x2ba>
 800d480:	2501      	movs	r5, #1
 800d482:	2300      	movs	r3, #0
 800d484:	9306      	str	r3, [sp, #24]
 800d486:	950a      	str	r5, [sp, #40]	; 0x28
 800d488:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d48c:	9302      	str	r3, [sp, #8]
 800d48e:	4699      	mov	r9, r3
 800d490:	2200      	movs	r2, #0
 800d492:	2312      	movs	r3, #18
 800d494:	920b      	str	r2, [sp, #44]	; 0x2c
 800d496:	e7aa      	b.n	800d3ee <_dtoa_r+0x246>
 800d498:	2301      	movs	r3, #1
 800d49a:	930a      	str	r3, [sp, #40]	; 0x28
 800d49c:	e7f4      	b.n	800d488 <_dtoa_r+0x2e0>
 800d49e:	2301      	movs	r3, #1
 800d4a0:	9302      	str	r3, [sp, #8]
 800d4a2:	4699      	mov	r9, r3
 800d4a4:	461a      	mov	r2, r3
 800d4a6:	e7f5      	b.n	800d494 <_dtoa_r+0x2ec>
 800d4a8:	3101      	adds	r1, #1
 800d4aa:	6071      	str	r1, [r6, #4]
 800d4ac:	0052      	lsls	r2, r2, #1
 800d4ae:	e7a2      	b.n	800d3f6 <_dtoa_r+0x24e>
 800d4b0:	636f4361 	.word	0x636f4361
 800d4b4:	3fd287a7 	.word	0x3fd287a7
 800d4b8:	8b60c8b3 	.word	0x8b60c8b3
 800d4bc:	3fc68a28 	.word	0x3fc68a28
 800d4c0:	509f79fb 	.word	0x509f79fb
 800d4c4:	3fd34413 	.word	0x3fd34413
 800d4c8:	7ff00000 	.word	0x7ff00000
 800d4cc:	0800fbe1 	.word	0x0800fbe1
 800d4d0:	3ff80000 	.word	0x3ff80000
 800d4d4:	0800fca0 	.word	0x0800fca0
 800d4d8:	0800fc78 	.word	0x0800fc78
 800d4dc:	0800fc0d 	.word	0x0800fc0d
 800d4e0:	07f1      	lsls	r1, r6, #31
 800d4e2:	d508      	bpl.n	800d4f6 <_dtoa_r+0x34e>
 800d4e4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800d4e8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d4ec:	f7f3 f8ac 	bl	8000648 <__aeabi_dmul>
 800d4f0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800d4f4:	3501      	adds	r5, #1
 800d4f6:	1076      	asrs	r6, r6, #1
 800d4f8:	3708      	adds	r7, #8
 800d4fa:	2e00      	cmp	r6, #0
 800d4fc:	d1f0      	bne.n	800d4e0 <_dtoa_r+0x338>
 800d4fe:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800d502:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d506:	f7f3 f9c9 	bl	800089c <__aeabi_ddiv>
 800d50a:	e9cd 0100 	strd	r0, r1, [sp]
 800d50e:	e01a      	b.n	800d546 <_dtoa_r+0x39e>
 800d510:	2502      	movs	r5, #2
 800d512:	e7a3      	b.n	800d45c <_dtoa_r+0x2b4>
 800d514:	f000 80a0 	beq.w	800d658 <_dtoa_r+0x4b0>
 800d518:	f1ca 0600 	rsb	r6, sl, #0
 800d51c:	4b9f      	ldr	r3, [pc, #636]	; (800d79c <_dtoa_r+0x5f4>)
 800d51e:	4fa0      	ldr	r7, [pc, #640]	; (800d7a0 <_dtoa_r+0x5f8>)
 800d520:	f006 020f 	and.w	r2, r6, #15
 800d524:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d528:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d52c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800d530:	f7f3 f88a 	bl	8000648 <__aeabi_dmul>
 800d534:	e9cd 0100 	strd	r0, r1, [sp]
 800d538:	1136      	asrs	r6, r6, #4
 800d53a:	2300      	movs	r3, #0
 800d53c:	2502      	movs	r5, #2
 800d53e:	2e00      	cmp	r6, #0
 800d540:	d17f      	bne.n	800d642 <_dtoa_r+0x49a>
 800d542:	2b00      	cmp	r3, #0
 800d544:	d1e1      	bne.n	800d50a <_dtoa_r+0x362>
 800d546:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d548:	2b00      	cmp	r3, #0
 800d54a:	f000 8087 	beq.w	800d65c <_dtoa_r+0x4b4>
 800d54e:	e9dd 6700 	ldrd	r6, r7, [sp]
 800d552:	2200      	movs	r2, #0
 800d554:	4b93      	ldr	r3, [pc, #588]	; (800d7a4 <_dtoa_r+0x5fc>)
 800d556:	4630      	mov	r0, r6
 800d558:	4639      	mov	r1, r7
 800d55a:	f7f3 fae7 	bl	8000b2c <__aeabi_dcmplt>
 800d55e:	2800      	cmp	r0, #0
 800d560:	d07c      	beq.n	800d65c <_dtoa_r+0x4b4>
 800d562:	f1b9 0f00 	cmp.w	r9, #0
 800d566:	d079      	beq.n	800d65c <_dtoa_r+0x4b4>
 800d568:	9b02      	ldr	r3, [sp, #8]
 800d56a:	2b00      	cmp	r3, #0
 800d56c:	dd35      	ble.n	800d5da <_dtoa_r+0x432>
 800d56e:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 800d572:	9308      	str	r3, [sp, #32]
 800d574:	4639      	mov	r1, r7
 800d576:	2200      	movs	r2, #0
 800d578:	4b8b      	ldr	r3, [pc, #556]	; (800d7a8 <_dtoa_r+0x600>)
 800d57a:	4630      	mov	r0, r6
 800d57c:	f7f3 f864 	bl	8000648 <__aeabi_dmul>
 800d580:	e9cd 0100 	strd	r0, r1, [sp]
 800d584:	9f02      	ldr	r7, [sp, #8]
 800d586:	3501      	adds	r5, #1
 800d588:	4628      	mov	r0, r5
 800d58a:	f7f2 fff3 	bl	8000574 <__aeabi_i2d>
 800d58e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d592:	f7f3 f859 	bl	8000648 <__aeabi_dmul>
 800d596:	2200      	movs	r2, #0
 800d598:	4b84      	ldr	r3, [pc, #528]	; (800d7ac <_dtoa_r+0x604>)
 800d59a:	f7f2 fe9f 	bl	80002dc <__adddf3>
 800d59e:	4605      	mov	r5, r0
 800d5a0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800d5a4:	2f00      	cmp	r7, #0
 800d5a6:	d15d      	bne.n	800d664 <_dtoa_r+0x4bc>
 800d5a8:	2200      	movs	r2, #0
 800d5aa:	4b81      	ldr	r3, [pc, #516]	; (800d7b0 <_dtoa_r+0x608>)
 800d5ac:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d5b0:	f7f2 fe92 	bl	80002d8 <__aeabi_dsub>
 800d5b4:	462a      	mov	r2, r5
 800d5b6:	4633      	mov	r3, r6
 800d5b8:	e9cd 0100 	strd	r0, r1, [sp]
 800d5bc:	f7f3 fad4 	bl	8000b68 <__aeabi_dcmpgt>
 800d5c0:	2800      	cmp	r0, #0
 800d5c2:	f040 8288 	bne.w	800dad6 <_dtoa_r+0x92e>
 800d5c6:	462a      	mov	r2, r5
 800d5c8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800d5cc:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d5d0:	f7f3 faac 	bl	8000b2c <__aeabi_dcmplt>
 800d5d4:	2800      	cmp	r0, #0
 800d5d6:	f040 827c 	bne.w	800dad2 <_dtoa_r+0x92a>
 800d5da:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800d5de:	e9cd 2300 	strd	r2, r3, [sp]
 800d5e2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d5e4:	2b00      	cmp	r3, #0
 800d5e6:	f2c0 8150 	blt.w	800d88a <_dtoa_r+0x6e2>
 800d5ea:	f1ba 0f0e 	cmp.w	sl, #14
 800d5ee:	f300 814c 	bgt.w	800d88a <_dtoa_r+0x6e2>
 800d5f2:	4b6a      	ldr	r3, [pc, #424]	; (800d79c <_dtoa_r+0x5f4>)
 800d5f4:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800d5f8:	ed93 7b00 	vldr	d7, [r3]
 800d5fc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d5fe:	2b00      	cmp	r3, #0
 800d600:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d604:	f280 80d8 	bge.w	800d7b8 <_dtoa_r+0x610>
 800d608:	f1b9 0f00 	cmp.w	r9, #0
 800d60c:	f300 80d4 	bgt.w	800d7b8 <_dtoa_r+0x610>
 800d610:	f040 825e 	bne.w	800dad0 <_dtoa_r+0x928>
 800d614:	2200      	movs	r2, #0
 800d616:	4b66      	ldr	r3, [pc, #408]	; (800d7b0 <_dtoa_r+0x608>)
 800d618:	ec51 0b17 	vmov	r0, r1, d7
 800d61c:	f7f3 f814 	bl	8000648 <__aeabi_dmul>
 800d620:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d624:	f7f3 fa96 	bl	8000b54 <__aeabi_dcmpge>
 800d628:	464f      	mov	r7, r9
 800d62a:	464e      	mov	r6, r9
 800d62c:	2800      	cmp	r0, #0
 800d62e:	f040 8234 	bne.w	800da9a <_dtoa_r+0x8f2>
 800d632:	2331      	movs	r3, #49	; 0x31
 800d634:	f10b 0501 	add.w	r5, fp, #1
 800d638:	f88b 3000 	strb.w	r3, [fp]
 800d63c:	f10a 0a01 	add.w	sl, sl, #1
 800d640:	e22f      	b.n	800daa2 <_dtoa_r+0x8fa>
 800d642:	07f2      	lsls	r2, r6, #31
 800d644:	d505      	bpl.n	800d652 <_dtoa_r+0x4aa>
 800d646:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d64a:	f7f2 fffd 	bl	8000648 <__aeabi_dmul>
 800d64e:	3501      	adds	r5, #1
 800d650:	2301      	movs	r3, #1
 800d652:	1076      	asrs	r6, r6, #1
 800d654:	3708      	adds	r7, #8
 800d656:	e772      	b.n	800d53e <_dtoa_r+0x396>
 800d658:	2502      	movs	r5, #2
 800d65a:	e774      	b.n	800d546 <_dtoa_r+0x39e>
 800d65c:	f8cd a020 	str.w	sl, [sp, #32]
 800d660:	464f      	mov	r7, r9
 800d662:	e791      	b.n	800d588 <_dtoa_r+0x3e0>
 800d664:	4b4d      	ldr	r3, [pc, #308]	; (800d79c <_dtoa_r+0x5f4>)
 800d666:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d66a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800d66e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d670:	2b00      	cmp	r3, #0
 800d672:	d047      	beq.n	800d704 <_dtoa_r+0x55c>
 800d674:	4602      	mov	r2, r0
 800d676:	460b      	mov	r3, r1
 800d678:	2000      	movs	r0, #0
 800d67a:	494e      	ldr	r1, [pc, #312]	; (800d7b4 <_dtoa_r+0x60c>)
 800d67c:	f7f3 f90e 	bl	800089c <__aeabi_ddiv>
 800d680:	462a      	mov	r2, r5
 800d682:	4633      	mov	r3, r6
 800d684:	f7f2 fe28 	bl	80002d8 <__aeabi_dsub>
 800d688:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800d68c:	465d      	mov	r5, fp
 800d68e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d692:	f7f3 fa89 	bl	8000ba8 <__aeabi_d2iz>
 800d696:	4606      	mov	r6, r0
 800d698:	f7f2 ff6c 	bl	8000574 <__aeabi_i2d>
 800d69c:	4602      	mov	r2, r0
 800d69e:	460b      	mov	r3, r1
 800d6a0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d6a4:	f7f2 fe18 	bl	80002d8 <__aeabi_dsub>
 800d6a8:	3630      	adds	r6, #48	; 0x30
 800d6aa:	f805 6b01 	strb.w	r6, [r5], #1
 800d6ae:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800d6b2:	e9cd 0100 	strd	r0, r1, [sp]
 800d6b6:	f7f3 fa39 	bl	8000b2c <__aeabi_dcmplt>
 800d6ba:	2800      	cmp	r0, #0
 800d6bc:	d163      	bne.n	800d786 <_dtoa_r+0x5de>
 800d6be:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d6c2:	2000      	movs	r0, #0
 800d6c4:	4937      	ldr	r1, [pc, #220]	; (800d7a4 <_dtoa_r+0x5fc>)
 800d6c6:	f7f2 fe07 	bl	80002d8 <__aeabi_dsub>
 800d6ca:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800d6ce:	f7f3 fa2d 	bl	8000b2c <__aeabi_dcmplt>
 800d6d2:	2800      	cmp	r0, #0
 800d6d4:	f040 80b7 	bne.w	800d846 <_dtoa_r+0x69e>
 800d6d8:	eba5 030b 	sub.w	r3, r5, fp
 800d6dc:	429f      	cmp	r7, r3
 800d6de:	f77f af7c 	ble.w	800d5da <_dtoa_r+0x432>
 800d6e2:	2200      	movs	r2, #0
 800d6e4:	4b30      	ldr	r3, [pc, #192]	; (800d7a8 <_dtoa_r+0x600>)
 800d6e6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800d6ea:	f7f2 ffad 	bl	8000648 <__aeabi_dmul>
 800d6ee:	2200      	movs	r2, #0
 800d6f0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800d6f4:	4b2c      	ldr	r3, [pc, #176]	; (800d7a8 <_dtoa_r+0x600>)
 800d6f6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d6fa:	f7f2 ffa5 	bl	8000648 <__aeabi_dmul>
 800d6fe:	e9cd 0100 	strd	r0, r1, [sp]
 800d702:	e7c4      	b.n	800d68e <_dtoa_r+0x4e6>
 800d704:	462a      	mov	r2, r5
 800d706:	4633      	mov	r3, r6
 800d708:	f7f2 ff9e 	bl	8000648 <__aeabi_dmul>
 800d70c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800d710:	eb0b 0507 	add.w	r5, fp, r7
 800d714:	465e      	mov	r6, fp
 800d716:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d71a:	f7f3 fa45 	bl	8000ba8 <__aeabi_d2iz>
 800d71e:	4607      	mov	r7, r0
 800d720:	f7f2 ff28 	bl	8000574 <__aeabi_i2d>
 800d724:	3730      	adds	r7, #48	; 0x30
 800d726:	4602      	mov	r2, r0
 800d728:	460b      	mov	r3, r1
 800d72a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d72e:	f7f2 fdd3 	bl	80002d8 <__aeabi_dsub>
 800d732:	f806 7b01 	strb.w	r7, [r6], #1
 800d736:	42ae      	cmp	r6, r5
 800d738:	e9cd 0100 	strd	r0, r1, [sp]
 800d73c:	f04f 0200 	mov.w	r2, #0
 800d740:	d126      	bne.n	800d790 <_dtoa_r+0x5e8>
 800d742:	4b1c      	ldr	r3, [pc, #112]	; (800d7b4 <_dtoa_r+0x60c>)
 800d744:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800d748:	f7f2 fdc8 	bl	80002dc <__adddf3>
 800d74c:	4602      	mov	r2, r0
 800d74e:	460b      	mov	r3, r1
 800d750:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d754:	f7f3 fa08 	bl	8000b68 <__aeabi_dcmpgt>
 800d758:	2800      	cmp	r0, #0
 800d75a:	d174      	bne.n	800d846 <_dtoa_r+0x69e>
 800d75c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800d760:	2000      	movs	r0, #0
 800d762:	4914      	ldr	r1, [pc, #80]	; (800d7b4 <_dtoa_r+0x60c>)
 800d764:	f7f2 fdb8 	bl	80002d8 <__aeabi_dsub>
 800d768:	4602      	mov	r2, r0
 800d76a:	460b      	mov	r3, r1
 800d76c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d770:	f7f3 f9dc 	bl	8000b2c <__aeabi_dcmplt>
 800d774:	2800      	cmp	r0, #0
 800d776:	f43f af30 	beq.w	800d5da <_dtoa_r+0x432>
 800d77a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800d77e:	2b30      	cmp	r3, #48	; 0x30
 800d780:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800d784:	d002      	beq.n	800d78c <_dtoa_r+0x5e4>
 800d786:	f8dd a020 	ldr.w	sl, [sp, #32]
 800d78a:	e04a      	b.n	800d822 <_dtoa_r+0x67a>
 800d78c:	4615      	mov	r5, r2
 800d78e:	e7f4      	b.n	800d77a <_dtoa_r+0x5d2>
 800d790:	4b05      	ldr	r3, [pc, #20]	; (800d7a8 <_dtoa_r+0x600>)
 800d792:	f7f2 ff59 	bl	8000648 <__aeabi_dmul>
 800d796:	e9cd 0100 	strd	r0, r1, [sp]
 800d79a:	e7bc      	b.n	800d716 <_dtoa_r+0x56e>
 800d79c:	0800fca0 	.word	0x0800fca0
 800d7a0:	0800fc78 	.word	0x0800fc78
 800d7a4:	3ff00000 	.word	0x3ff00000
 800d7a8:	40240000 	.word	0x40240000
 800d7ac:	401c0000 	.word	0x401c0000
 800d7b0:	40140000 	.word	0x40140000
 800d7b4:	3fe00000 	.word	0x3fe00000
 800d7b8:	e9dd 6700 	ldrd	r6, r7, [sp]
 800d7bc:	465d      	mov	r5, fp
 800d7be:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d7c2:	4630      	mov	r0, r6
 800d7c4:	4639      	mov	r1, r7
 800d7c6:	f7f3 f869 	bl	800089c <__aeabi_ddiv>
 800d7ca:	f7f3 f9ed 	bl	8000ba8 <__aeabi_d2iz>
 800d7ce:	4680      	mov	r8, r0
 800d7d0:	f7f2 fed0 	bl	8000574 <__aeabi_i2d>
 800d7d4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d7d8:	f7f2 ff36 	bl	8000648 <__aeabi_dmul>
 800d7dc:	4602      	mov	r2, r0
 800d7de:	460b      	mov	r3, r1
 800d7e0:	4630      	mov	r0, r6
 800d7e2:	4639      	mov	r1, r7
 800d7e4:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800d7e8:	f7f2 fd76 	bl	80002d8 <__aeabi_dsub>
 800d7ec:	f805 6b01 	strb.w	r6, [r5], #1
 800d7f0:	eba5 060b 	sub.w	r6, r5, fp
 800d7f4:	45b1      	cmp	r9, r6
 800d7f6:	4602      	mov	r2, r0
 800d7f8:	460b      	mov	r3, r1
 800d7fa:	d139      	bne.n	800d870 <_dtoa_r+0x6c8>
 800d7fc:	f7f2 fd6e 	bl	80002dc <__adddf3>
 800d800:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d804:	4606      	mov	r6, r0
 800d806:	460f      	mov	r7, r1
 800d808:	f7f3 f9ae 	bl	8000b68 <__aeabi_dcmpgt>
 800d80c:	b9c8      	cbnz	r0, 800d842 <_dtoa_r+0x69a>
 800d80e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d812:	4630      	mov	r0, r6
 800d814:	4639      	mov	r1, r7
 800d816:	f7f3 f97f 	bl	8000b18 <__aeabi_dcmpeq>
 800d81a:	b110      	cbz	r0, 800d822 <_dtoa_r+0x67a>
 800d81c:	f018 0f01 	tst.w	r8, #1
 800d820:	d10f      	bne.n	800d842 <_dtoa_r+0x69a>
 800d822:	9904      	ldr	r1, [sp, #16]
 800d824:	4620      	mov	r0, r4
 800d826:	f000 fcaa 	bl	800e17e <_Bfree>
 800d82a:	2300      	movs	r3, #0
 800d82c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800d82e:	702b      	strb	r3, [r5, #0]
 800d830:	f10a 0301 	add.w	r3, sl, #1
 800d834:	6013      	str	r3, [r2, #0]
 800d836:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d838:	2b00      	cmp	r3, #0
 800d83a:	f000 8241 	beq.w	800dcc0 <_dtoa_r+0xb18>
 800d83e:	601d      	str	r5, [r3, #0]
 800d840:	e23e      	b.n	800dcc0 <_dtoa_r+0xb18>
 800d842:	f8cd a020 	str.w	sl, [sp, #32]
 800d846:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800d84a:	2a39      	cmp	r2, #57	; 0x39
 800d84c:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 800d850:	d108      	bne.n	800d864 <_dtoa_r+0x6bc>
 800d852:	459b      	cmp	fp, r3
 800d854:	d10a      	bne.n	800d86c <_dtoa_r+0x6c4>
 800d856:	9b08      	ldr	r3, [sp, #32]
 800d858:	3301      	adds	r3, #1
 800d85a:	9308      	str	r3, [sp, #32]
 800d85c:	2330      	movs	r3, #48	; 0x30
 800d85e:	f88b 3000 	strb.w	r3, [fp]
 800d862:	465b      	mov	r3, fp
 800d864:	781a      	ldrb	r2, [r3, #0]
 800d866:	3201      	adds	r2, #1
 800d868:	701a      	strb	r2, [r3, #0]
 800d86a:	e78c      	b.n	800d786 <_dtoa_r+0x5de>
 800d86c:	461d      	mov	r5, r3
 800d86e:	e7ea      	b.n	800d846 <_dtoa_r+0x69e>
 800d870:	2200      	movs	r2, #0
 800d872:	4b9b      	ldr	r3, [pc, #620]	; (800dae0 <_dtoa_r+0x938>)
 800d874:	f7f2 fee8 	bl	8000648 <__aeabi_dmul>
 800d878:	2200      	movs	r2, #0
 800d87a:	2300      	movs	r3, #0
 800d87c:	4606      	mov	r6, r0
 800d87e:	460f      	mov	r7, r1
 800d880:	f7f3 f94a 	bl	8000b18 <__aeabi_dcmpeq>
 800d884:	2800      	cmp	r0, #0
 800d886:	d09a      	beq.n	800d7be <_dtoa_r+0x616>
 800d888:	e7cb      	b.n	800d822 <_dtoa_r+0x67a>
 800d88a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d88c:	2a00      	cmp	r2, #0
 800d88e:	f000 808b 	beq.w	800d9a8 <_dtoa_r+0x800>
 800d892:	9a06      	ldr	r2, [sp, #24]
 800d894:	2a01      	cmp	r2, #1
 800d896:	dc6e      	bgt.n	800d976 <_dtoa_r+0x7ce>
 800d898:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800d89a:	2a00      	cmp	r2, #0
 800d89c:	d067      	beq.n	800d96e <_dtoa_r+0x7c6>
 800d89e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800d8a2:	9f07      	ldr	r7, [sp, #28]
 800d8a4:	9d05      	ldr	r5, [sp, #20]
 800d8a6:	9a05      	ldr	r2, [sp, #20]
 800d8a8:	2101      	movs	r1, #1
 800d8aa:	441a      	add	r2, r3
 800d8ac:	4620      	mov	r0, r4
 800d8ae:	9205      	str	r2, [sp, #20]
 800d8b0:	4498      	add	r8, r3
 800d8b2:	f000 fd04 	bl	800e2be <__i2b>
 800d8b6:	4606      	mov	r6, r0
 800d8b8:	2d00      	cmp	r5, #0
 800d8ba:	dd0c      	ble.n	800d8d6 <_dtoa_r+0x72e>
 800d8bc:	f1b8 0f00 	cmp.w	r8, #0
 800d8c0:	dd09      	ble.n	800d8d6 <_dtoa_r+0x72e>
 800d8c2:	4545      	cmp	r5, r8
 800d8c4:	9a05      	ldr	r2, [sp, #20]
 800d8c6:	462b      	mov	r3, r5
 800d8c8:	bfa8      	it	ge
 800d8ca:	4643      	movge	r3, r8
 800d8cc:	1ad2      	subs	r2, r2, r3
 800d8ce:	9205      	str	r2, [sp, #20]
 800d8d0:	1aed      	subs	r5, r5, r3
 800d8d2:	eba8 0803 	sub.w	r8, r8, r3
 800d8d6:	9b07      	ldr	r3, [sp, #28]
 800d8d8:	b1eb      	cbz	r3, 800d916 <_dtoa_r+0x76e>
 800d8da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d8dc:	2b00      	cmp	r3, #0
 800d8de:	d067      	beq.n	800d9b0 <_dtoa_r+0x808>
 800d8e0:	b18f      	cbz	r7, 800d906 <_dtoa_r+0x75e>
 800d8e2:	4631      	mov	r1, r6
 800d8e4:	463a      	mov	r2, r7
 800d8e6:	4620      	mov	r0, r4
 800d8e8:	f000 fd88 	bl	800e3fc <__pow5mult>
 800d8ec:	9a04      	ldr	r2, [sp, #16]
 800d8ee:	4601      	mov	r1, r0
 800d8f0:	4606      	mov	r6, r0
 800d8f2:	4620      	mov	r0, r4
 800d8f4:	f000 fcec 	bl	800e2d0 <__multiply>
 800d8f8:	9904      	ldr	r1, [sp, #16]
 800d8fa:	9008      	str	r0, [sp, #32]
 800d8fc:	4620      	mov	r0, r4
 800d8fe:	f000 fc3e 	bl	800e17e <_Bfree>
 800d902:	9b08      	ldr	r3, [sp, #32]
 800d904:	9304      	str	r3, [sp, #16]
 800d906:	9b07      	ldr	r3, [sp, #28]
 800d908:	1bda      	subs	r2, r3, r7
 800d90a:	d004      	beq.n	800d916 <_dtoa_r+0x76e>
 800d90c:	9904      	ldr	r1, [sp, #16]
 800d90e:	4620      	mov	r0, r4
 800d910:	f000 fd74 	bl	800e3fc <__pow5mult>
 800d914:	9004      	str	r0, [sp, #16]
 800d916:	2101      	movs	r1, #1
 800d918:	4620      	mov	r0, r4
 800d91a:	f000 fcd0 	bl	800e2be <__i2b>
 800d91e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d920:	4607      	mov	r7, r0
 800d922:	2b00      	cmp	r3, #0
 800d924:	f000 81d0 	beq.w	800dcc8 <_dtoa_r+0xb20>
 800d928:	461a      	mov	r2, r3
 800d92a:	4601      	mov	r1, r0
 800d92c:	4620      	mov	r0, r4
 800d92e:	f000 fd65 	bl	800e3fc <__pow5mult>
 800d932:	9b06      	ldr	r3, [sp, #24]
 800d934:	2b01      	cmp	r3, #1
 800d936:	4607      	mov	r7, r0
 800d938:	dc40      	bgt.n	800d9bc <_dtoa_r+0x814>
 800d93a:	9b00      	ldr	r3, [sp, #0]
 800d93c:	2b00      	cmp	r3, #0
 800d93e:	d139      	bne.n	800d9b4 <_dtoa_r+0x80c>
 800d940:	9b01      	ldr	r3, [sp, #4]
 800d942:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d946:	2b00      	cmp	r3, #0
 800d948:	d136      	bne.n	800d9b8 <_dtoa_r+0x810>
 800d94a:	9b01      	ldr	r3, [sp, #4]
 800d94c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d950:	0d1b      	lsrs	r3, r3, #20
 800d952:	051b      	lsls	r3, r3, #20
 800d954:	b12b      	cbz	r3, 800d962 <_dtoa_r+0x7ba>
 800d956:	9b05      	ldr	r3, [sp, #20]
 800d958:	3301      	adds	r3, #1
 800d95a:	9305      	str	r3, [sp, #20]
 800d95c:	f108 0801 	add.w	r8, r8, #1
 800d960:	2301      	movs	r3, #1
 800d962:	9307      	str	r3, [sp, #28]
 800d964:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d966:	2b00      	cmp	r3, #0
 800d968:	d12a      	bne.n	800d9c0 <_dtoa_r+0x818>
 800d96a:	2001      	movs	r0, #1
 800d96c:	e030      	b.n	800d9d0 <_dtoa_r+0x828>
 800d96e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800d970:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800d974:	e795      	b.n	800d8a2 <_dtoa_r+0x6fa>
 800d976:	9b07      	ldr	r3, [sp, #28]
 800d978:	f109 37ff 	add.w	r7, r9, #4294967295	; 0xffffffff
 800d97c:	42bb      	cmp	r3, r7
 800d97e:	bfbf      	itttt	lt
 800d980:	9b07      	ldrlt	r3, [sp, #28]
 800d982:	9707      	strlt	r7, [sp, #28]
 800d984:	1afa      	sublt	r2, r7, r3
 800d986:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800d988:	bfbb      	ittet	lt
 800d98a:	189b      	addlt	r3, r3, r2
 800d98c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800d98e:	1bdf      	subge	r7, r3, r7
 800d990:	2700      	movlt	r7, #0
 800d992:	f1b9 0f00 	cmp.w	r9, #0
 800d996:	bfb5      	itete	lt
 800d998:	9b05      	ldrlt	r3, [sp, #20]
 800d99a:	9d05      	ldrge	r5, [sp, #20]
 800d99c:	eba3 0509 	sublt.w	r5, r3, r9
 800d9a0:	464b      	movge	r3, r9
 800d9a2:	bfb8      	it	lt
 800d9a4:	2300      	movlt	r3, #0
 800d9a6:	e77e      	b.n	800d8a6 <_dtoa_r+0x6fe>
 800d9a8:	9f07      	ldr	r7, [sp, #28]
 800d9aa:	9d05      	ldr	r5, [sp, #20]
 800d9ac:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800d9ae:	e783      	b.n	800d8b8 <_dtoa_r+0x710>
 800d9b0:	9a07      	ldr	r2, [sp, #28]
 800d9b2:	e7ab      	b.n	800d90c <_dtoa_r+0x764>
 800d9b4:	2300      	movs	r3, #0
 800d9b6:	e7d4      	b.n	800d962 <_dtoa_r+0x7ba>
 800d9b8:	9b00      	ldr	r3, [sp, #0]
 800d9ba:	e7d2      	b.n	800d962 <_dtoa_r+0x7ba>
 800d9bc:	2300      	movs	r3, #0
 800d9be:	9307      	str	r3, [sp, #28]
 800d9c0:	693b      	ldr	r3, [r7, #16]
 800d9c2:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800d9c6:	6918      	ldr	r0, [r3, #16]
 800d9c8:	f000 fc2b 	bl	800e222 <__hi0bits>
 800d9cc:	f1c0 0020 	rsb	r0, r0, #32
 800d9d0:	4440      	add	r0, r8
 800d9d2:	f010 001f 	ands.w	r0, r0, #31
 800d9d6:	d047      	beq.n	800da68 <_dtoa_r+0x8c0>
 800d9d8:	f1c0 0320 	rsb	r3, r0, #32
 800d9dc:	2b04      	cmp	r3, #4
 800d9de:	dd3b      	ble.n	800da58 <_dtoa_r+0x8b0>
 800d9e0:	9b05      	ldr	r3, [sp, #20]
 800d9e2:	f1c0 001c 	rsb	r0, r0, #28
 800d9e6:	4403      	add	r3, r0
 800d9e8:	9305      	str	r3, [sp, #20]
 800d9ea:	4405      	add	r5, r0
 800d9ec:	4480      	add	r8, r0
 800d9ee:	9b05      	ldr	r3, [sp, #20]
 800d9f0:	2b00      	cmp	r3, #0
 800d9f2:	dd05      	ble.n	800da00 <_dtoa_r+0x858>
 800d9f4:	461a      	mov	r2, r3
 800d9f6:	9904      	ldr	r1, [sp, #16]
 800d9f8:	4620      	mov	r0, r4
 800d9fa:	f000 fd4d 	bl	800e498 <__lshift>
 800d9fe:	9004      	str	r0, [sp, #16]
 800da00:	f1b8 0f00 	cmp.w	r8, #0
 800da04:	dd05      	ble.n	800da12 <_dtoa_r+0x86a>
 800da06:	4639      	mov	r1, r7
 800da08:	4642      	mov	r2, r8
 800da0a:	4620      	mov	r0, r4
 800da0c:	f000 fd44 	bl	800e498 <__lshift>
 800da10:	4607      	mov	r7, r0
 800da12:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800da14:	b353      	cbz	r3, 800da6c <_dtoa_r+0x8c4>
 800da16:	4639      	mov	r1, r7
 800da18:	9804      	ldr	r0, [sp, #16]
 800da1a:	f000 fd91 	bl	800e540 <__mcmp>
 800da1e:	2800      	cmp	r0, #0
 800da20:	da24      	bge.n	800da6c <_dtoa_r+0x8c4>
 800da22:	2300      	movs	r3, #0
 800da24:	220a      	movs	r2, #10
 800da26:	9904      	ldr	r1, [sp, #16]
 800da28:	4620      	mov	r0, r4
 800da2a:	f000 fbbf 	bl	800e1ac <__multadd>
 800da2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800da30:	9004      	str	r0, [sp, #16]
 800da32:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800da36:	2b00      	cmp	r3, #0
 800da38:	f000 814d 	beq.w	800dcd6 <_dtoa_r+0xb2e>
 800da3c:	2300      	movs	r3, #0
 800da3e:	4631      	mov	r1, r6
 800da40:	220a      	movs	r2, #10
 800da42:	4620      	mov	r0, r4
 800da44:	f000 fbb2 	bl	800e1ac <__multadd>
 800da48:	9b02      	ldr	r3, [sp, #8]
 800da4a:	2b00      	cmp	r3, #0
 800da4c:	4606      	mov	r6, r0
 800da4e:	dc4f      	bgt.n	800daf0 <_dtoa_r+0x948>
 800da50:	9b06      	ldr	r3, [sp, #24]
 800da52:	2b02      	cmp	r3, #2
 800da54:	dd4c      	ble.n	800daf0 <_dtoa_r+0x948>
 800da56:	e011      	b.n	800da7c <_dtoa_r+0x8d4>
 800da58:	d0c9      	beq.n	800d9ee <_dtoa_r+0x846>
 800da5a:	9a05      	ldr	r2, [sp, #20]
 800da5c:	331c      	adds	r3, #28
 800da5e:	441a      	add	r2, r3
 800da60:	9205      	str	r2, [sp, #20]
 800da62:	441d      	add	r5, r3
 800da64:	4498      	add	r8, r3
 800da66:	e7c2      	b.n	800d9ee <_dtoa_r+0x846>
 800da68:	4603      	mov	r3, r0
 800da6a:	e7f6      	b.n	800da5a <_dtoa_r+0x8b2>
 800da6c:	f1b9 0f00 	cmp.w	r9, #0
 800da70:	dc38      	bgt.n	800dae4 <_dtoa_r+0x93c>
 800da72:	9b06      	ldr	r3, [sp, #24]
 800da74:	2b02      	cmp	r3, #2
 800da76:	dd35      	ble.n	800dae4 <_dtoa_r+0x93c>
 800da78:	f8cd 9008 	str.w	r9, [sp, #8]
 800da7c:	9b02      	ldr	r3, [sp, #8]
 800da7e:	b963      	cbnz	r3, 800da9a <_dtoa_r+0x8f2>
 800da80:	4639      	mov	r1, r7
 800da82:	2205      	movs	r2, #5
 800da84:	4620      	mov	r0, r4
 800da86:	f000 fb91 	bl	800e1ac <__multadd>
 800da8a:	4601      	mov	r1, r0
 800da8c:	4607      	mov	r7, r0
 800da8e:	9804      	ldr	r0, [sp, #16]
 800da90:	f000 fd56 	bl	800e540 <__mcmp>
 800da94:	2800      	cmp	r0, #0
 800da96:	f73f adcc 	bgt.w	800d632 <_dtoa_r+0x48a>
 800da9a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800da9c:	465d      	mov	r5, fp
 800da9e:	ea6f 0a03 	mvn.w	sl, r3
 800daa2:	f04f 0900 	mov.w	r9, #0
 800daa6:	4639      	mov	r1, r7
 800daa8:	4620      	mov	r0, r4
 800daaa:	f000 fb68 	bl	800e17e <_Bfree>
 800daae:	2e00      	cmp	r6, #0
 800dab0:	f43f aeb7 	beq.w	800d822 <_dtoa_r+0x67a>
 800dab4:	f1b9 0f00 	cmp.w	r9, #0
 800dab8:	d005      	beq.n	800dac6 <_dtoa_r+0x91e>
 800daba:	45b1      	cmp	r9, r6
 800dabc:	d003      	beq.n	800dac6 <_dtoa_r+0x91e>
 800dabe:	4649      	mov	r1, r9
 800dac0:	4620      	mov	r0, r4
 800dac2:	f000 fb5c 	bl	800e17e <_Bfree>
 800dac6:	4631      	mov	r1, r6
 800dac8:	4620      	mov	r0, r4
 800daca:	f000 fb58 	bl	800e17e <_Bfree>
 800dace:	e6a8      	b.n	800d822 <_dtoa_r+0x67a>
 800dad0:	2700      	movs	r7, #0
 800dad2:	463e      	mov	r6, r7
 800dad4:	e7e1      	b.n	800da9a <_dtoa_r+0x8f2>
 800dad6:	f8dd a020 	ldr.w	sl, [sp, #32]
 800dada:	463e      	mov	r6, r7
 800dadc:	e5a9      	b.n	800d632 <_dtoa_r+0x48a>
 800dade:	bf00      	nop
 800dae0:	40240000 	.word	0x40240000
 800dae4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dae6:	f8cd 9008 	str.w	r9, [sp, #8]
 800daea:	2b00      	cmp	r3, #0
 800daec:	f000 80fa 	beq.w	800dce4 <_dtoa_r+0xb3c>
 800daf0:	2d00      	cmp	r5, #0
 800daf2:	dd05      	ble.n	800db00 <_dtoa_r+0x958>
 800daf4:	4631      	mov	r1, r6
 800daf6:	462a      	mov	r2, r5
 800daf8:	4620      	mov	r0, r4
 800dafa:	f000 fccd 	bl	800e498 <__lshift>
 800dafe:	4606      	mov	r6, r0
 800db00:	9b07      	ldr	r3, [sp, #28]
 800db02:	2b00      	cmp	r3, #0
 800db04:	d04c      	beq.n	800dba0 <_dtoa_r+0x9f8>
 800db06:	6871      	ldr	r1, [r6, #4]
 800db08:	4620      	mov	r0, r4
 800db0a:	f000 fb04 	bl	800e116 <_Balloc>
 800db0e:	6932      	ldr	r2, [r6, #16]
 800db10:	3202      	adds	r2, #2
 800db12:	4605      	mov	r5, r0
 800db14:	0092      	lsls	r2, r2, #2
 800db16:	f106 010c 	add.w	r1, r6, #12
 800db1a:	300c      	adds	r0, #12
 800db1c:	f000 faf0 	bl	800e100 <memcpy>
 800db20:	2201      	movs	r2, #1
 800db22:	4629      	mov	r1, r5
 800db24:	4620      	mov	r0, r4
 800db26:	f000 fcb7 	bl	800e498 <__lshift>
 800db2a:	9b00      	ldr	r3, [sp, #0]
 800db2c:	f8cd b014 	str.w	fp, [sp, #20]
 800db30:	f003 0301 	and.w	r3, r3, #1
 800db34:	46b1      	mov	r9, r6
 800db36:	9307      	str	r3, [sp, #28]
 800db38:	4606      	mov	r6, r0
 800db3a:	4639      	mov	r1, r7
 800db3c:	9804      	ldr	r0, [sp, #16]
 800db3e:	f7ff faa5 	bl	800d08c <quorem>
 800db42:	4649      	mov	r1, r9
 800db44:	4605      	mov	r5, r0
 800db46:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800db4a:	9804      	ldr	r0, [sp, #16]
 800db4c:	f000 fcf8 	bl	800e540 <__mcmp>
 800db50:	4632      	mov	r2, r6
 800db52:	9000      	str	r0, [sp, #0]
 800db54:	4639      	mov	r1, r7
 800db56:	4620      	mov	r0, r4
 800db58:	f000 fd0c 	bl	800e574 <__mdiff>
 800db5c:	68c3      	ldr	r3, [r0, #12]
 800db5e:	4602      	mov	r2, r0
 800db60:	bb03      	cbnz	r3, 800dba4 <_dtoa_r+0x9fc>
 800db62:	4601      	mov	r1, r0
 800db64:	9008      	str	r0, [sp, #32]
 800db66:	9804      	ldr	r0, [sp, #16]
 800db68:	f000 fcea 	bl	800e540 <__mcmp>
 800db6c:	9a08      	ldr	r2, [sp, #32]
 800db6e:	4603      	mov	r3, r0
 800db70:	4611      	mov	r1, r2
 800db72:	4620      	mov	r0, r4
 800db74:	9308      	str	r3, [sp, #32]
 800db76:	f000 fb02 	bl	800e17e <_Bfree>
 800db7a:	9b08      	ldr	r3, [sp, #32]
 800db7c:	b9a3      	cbnz	r3, 800dba8 <_dtoa_r+0xa00>
 800db7e:	9a06      	ldr	r2, [sp, #24]
 800db80:	b992      	cbnz	r2, 800dba8 <_dtoa_r+0xa00>
 800db82:	9a07      	ldr	r2, [sp, #28]
 800db84:	b982      	cbnz	r2, 800dba8 <_dtoa_r+0xa00>
 800db86:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800db8a:	d029      	beq.n	800dbe0 <_dtoa_r+0xa38>
 800db8c:	9b00      	ldr	r3, [sp, #0]
 800db8e:	2b00      	cmp	r3, #0
 800db90:	dd01      	ble.n	800db96 <_dtoa_r+0x9ee>
 800db92:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800db96:	9b05      	ldr	r3, [sp, #20]
 800db98:	1c5d      	adds	r5, r3, #1
 800db9a:	f883 8000 	strb.w	r8, [r3]
 800db9e:	e782      	b.n	800daa6 <_dtoa_r+0x8fe>
 800dba0:	4630      	mov	r0, r6
 800dba2:	e7c2      	b.n	800db2a <_dtoa_r+0x982>
 800dba4:	2301      	movs	r3, #1
 800dba6:	e7e3      	b.n	800db70 <_dtoa_r+0x9c8>
 800dba8:	9a00      	ldr	r2, [sp, #0]
 800dbaa:	2a00      	cmp	r2, #0
 800dbac:	db04      	blt.n	800dbb8 <_dtoa_r+0xa10>
 800dbae:	d125      	bne.n	800dbfc <_dtoa_r+0xa54>
 800dbb0:	9a06      	ldr	r2, [sp, #24]
 800dbb2:	bb1a      	cbnz	r2, 800dbfc <_dtoa_r+0xa54>
 800dbb4:	9a07      	ldr	r2, [sp, #28]
 800dbb6:	bb0a      	cbnz	r2, 800dbfc <_dtoa_r+0xa54>
 800dbb8:	2b00      	cmp	r3, #0
 800dbba:	ddec      	ble.n	800db96 <_dtoa_r+0x9ee>
 800dbbc:	2201      	movs	r2, #1
 800dbbe:	9904      	ldr	r1, [sp, #16]
 800dbc0:	4620      	mov	r0, r4
 800dbc2:	f000 fc69 	bl	800e498 <__lshift>
 800dbc6:	4639      	mov	r1, r7
 800dbc8:	9004      	str	r0, [sp, #16]
 800dbca:	f000 fcb9 	bl	800e540 <__mcmp>
 800dbce:	2800      	cmp	r0, #0
 800dbd0:	dc03      	bgt.n	800dbda <_dtoa_r+0xa32>
 800dbd2:	d1e0      	bne.n	800db96 <_dtoa_r+0x9ee>
 800dbd4:	f018 0f01 	tst.w	r8, #1
 800dbd8:	d0dd      	beq.n	800db96 <_dtoa_r+0x9ee>
 800dbda:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800dbde:	d1d8      	bne.n	800db92 <_dtoa_r+0x9ea>
 800dbe0:	9b05      	ldr	r3, [sp, #20]
 800dbe2:	9a05      	ldr	r2, [sp, #20]
 800dbe4:	1c5d      	adds	r5, r3, #1
 800dbe6:	2339      	movs	r3, #57	; 0x39
 800dbe8:	7013      	strb	r3, [r2, #0]
 800dbea:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800dbee:	2b39      	cmp	r3, #57	; 0x39
 800dbf0:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800dbf4:	d04f      	beq.n	800dc96 <_dtoa_r+0xaee>
 800dbf6:	3301      	adds	r3, #1
 800dbf8:	7013      	strb	r3, [r2, #0]
 800dbfa:	e754      	b.n	800daa6 <_dtoa_r+0x8fe>
 800dbfc:	9a05      	ldr	r2, [sp, #20]
 800dbfe:	2b00      	cmp	r3, #0
 800dc00:	f102 0501 	add.w	r5, r2, #1
 800dc04:	dd06      	ble.n	800dc14 <_dtoa_r+0xa6c>
 800dc06:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800dc0a:	d0e9      	beq.n	800dbe0 <_dtoa_r+0xa38>
 800dc0c:	f108 0801 	add.w	r8, r8, #1
 800dc10:	9b05      	ldr	r3, [sp, #20]
 800dc12:	e7c2      	b.n	800db9a <_dtoa_r+0x9f2>
 800dc14:	9a02      	ldr	r2, [sp, #8]
 800dc16:	f805 8c01 	strb.w	r8, [r5, #-1]
 800dc1a:	eba5 030b 	sub.w	r3, r5, fp
 800dc1e:	4293      	cmp	r3, r2
 800dc20:	d021      	beq.n	800dc66 <_dtoa_r+0xabe>
 800dc22:	2300      	movs	r3, #0
 800dc24:	220a      	movs	r2, #10
 800dc26:	9904      	ldr	r1, [sp, #16]
 800dc28:	4620      	mov	r0, r4
 800dc2a:	f000 fabf 	bl	800e1ac <__multadd>
 800dc2e:	45b1      	cmp	r9, r6
 800dc30:	9004      	str	r0, [sp, #16]
 800dc32:	f04f 0300 	mov.w	r3, #0
 800dc36:	f04f 020a 	mov.w	r2, #10
 800dc3a:	4649      	mov	r1, r9
 800dc3c:	4620      	mov	r0, r4
 800dc3e:	d105      	bne.n	800dc4c <_dtoa_r+0xaa4>
 800dc40:	f000 fab4 	bl	800e1ac <__multadd>
 800dc44:	4681      	mov	r9, r0
 800dc46:	4606      	mov	r6, r0
 800dc48:	9505      	str	r5, [sp, #20]
 800dc4a:	e776      	b.n	800db3a <_dtoa_r+0x992>
 800dc4c:	f000 faae 	bl	800e1ac <__multadd>
 800dc50:	4631      	mov	r1, r6
 800dc52:	4681      	mov	r9, r0
 800dc54:	2300      	movs	r3, #0
 800dc56:	220a      	movs	r2, #10
 800dc58:	4620      	mov	r0, r4
 800dc5a:	f000 faa7 	bl	800e1ac <__multadd>
 800dc5e:	4606      	mov	r6, r0
 800dc60:	e7f2      	b.n	800dc48 <_dtoa_r+0xaa0>
 800dc62:	f04f 0900 	mov.w	r9, #0
 800dc66:	2201      	movs	r2, #1
 800dc68:	9904      	ldr	r1, [sp, #16]
 800dc6a:	4620      	mov	r0, r4
 800dc6c:	f000 fc14 	bl	800e498 <__lshift>
 800dc70:	4639      	mov	r1, r7
 800dc72:	9004      	str	r0, [sp, #16]
 800dc74:	f000 fc64 	bl	800e540 <__mcmp>
 800dc78:	2800      	cmp	r0, #0
 800dc7a:	dcb6      	bgt.n	800dbea <_dtoa_r+0xa42>
 800dc7c:	d102      	bne.n	800dc84 <_dtoa_r+0xadc>
 800dc7e:	f018 0f01 	tst.w	r8, #1
 800dc82:	d1b2      	bne.n	800dbea <_dtoa_r+0xa42>
 800dc84:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800dc88:	2b30      	cmp	r3, #48	; 0x30
 800dc8a:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800dc8e:	f47f af0a 	bne.w	800daa6 <_dtoa_r+0x8fe>
 800dc92:	4615      	mov	r5, r2
 800dc94:	e7f6      	b.n	800dc84 <_dtoa_r+0xadc>
 800dc96:	4593      	cmp	fp, r2
 800dc98:	d105      	bne.n	800dca6 <_dtoa_r+0xafe>
 800dc9a:	2331      	movs	r3, #49	; 0x31
 800dc9c:	f10a 0a01 	add.w	sl, sl, #1
 800dca0:	f88b 3000 	strb.w	r3, [fp]
 800dca4:	e6ff      	b.n	800daa6 <_dtoa_r+0x8fe>
 800dca6:	4615      	mov	r5, r2
 800dca8:	e79f      	b.n	800dbea <_dtoa_r+0xa42>
 800dcaa:	f8df b064 	ldr.w	fp, [pc, #100]	; 800dd10 <_dtoa_r+0xb68>
 800dcae:	e007      	b.n	800dcc0 <_dtoa_r+0xb18>
 800dcb0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800dcb2:	f8df b060 	ldr.w	fp, [pc, #96]	; 800dd14 <_dtoa_r+0xb6c>
 800dcb6:	b11b      	cbz	r3, 800dcc0 <_dtoa_r+0xb18>
 800dcb8:	f10b 0308 	add.w	r3, fp, #8
 800dcbc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800dcbe:	6013      	str	r3, [r2, #0]
 800dcc0:	4658      	mov	r0, fp
 800dcc2:	b017      	add	sp, #92	; 0x5c
 800dcc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dcc8:	9b06      	ldr	r3, [sp, #24]
 800dcca:	2b01      	cmp	r3, #1
 800dccc:	f77f ae35 	ble.w	800d93a <_dtoa_r+0x792>
 800dcd0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dcd2:	9307      	str	r3, [sp, #28]
 800dcd4:	e649      	b.n	800d96a <_dtoa_r+0x7c2>
 800dcd6:	9b02      	ldr	r3, [sp, #8]
 800dcd8:	2b00      	cmp	r3, #0
 800dcda:	dc03      	bgt.n	800dce4 <_dtoa_r+0xb3c>
 800dcdc:	9b06      	ldr	r3, [sp, #24]
 800dcde:	2b02      	cmp	r3, #2
 800dce0:	f73f aecc 	bgt.w	800da7c <_dtoa_r+0x8d4>
 800dce4:	465d      	mov	r5, fp
 800dce6:	4639      	mov	r1, r7
 800dce8:	9804      	ldr	r0, [sp, #16]
 800dcea:	f7ff f9cf 	bl	800d08c <quorem>
 800dcee:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800dcf2:	f805 8b01 	strb.w	r8, [r5], #1
 800dcf6:	9a02      	ldr	r2, [sp, #8]
 800dcf8:	eba5 030b 	sub.w	r3, r5, fp
 800dcfc:	429a      	cmp	r2, r3
 800dcfe:	ddb0      	ble.n	800dc62 <_dtoa_r+0xaba>
 800dd00:	2300      	movs	r3, #0
 800dd02:	220a      	movs	r2, #10
 800dd04:	9904      	ldr	r1, [sp, #16]
 800dd06:	4620      	mov	r0, r4
 800dd08:	f000 fa50 	bl	800e1ac <__multadd>
 800dd0c:	9004      	str	r0, [sp, #16]
 800dd0e:	e7ea      	b.n	800dce6 <_dtoa_r+0xb3e>
 800dd10:	0800fbe0 	.word	0x0800fbe0
 800dd14:	0800fc04 	.word	0x0800fc04

0800dd18 <__sflush_r>:
 800dd18:	898a      	ldrh	r2, [r1, #12]
 800dd1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dd1e:	4605      	mov	r5, r0
 800dd20:	0710      	lsls	r0, r2, #28
 800dd22:	460c      	mov	r4, r1
 800dd24:	d458      	bmi.n	800ddd8 <__sflush_r+0xc0>
 800dd26:	684b      	ldr	r3, [r1, #4]
 800dd28:	2b00      	cmp	r3, #0
 800dd2a:	dc05      	bgt.n	800dd38 <__sflush_r+0x20>
 800dd2c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800dd2e:	2b00      	cmp	r3, #0
 800dd30:	dc02      	bgt.n	800dd38 <__sflush_r+0x20>
 800dd32:	2000      	movs	r0, #0
 800dd34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dd38:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800dd3a:	2e00      	cmp	r6, #0
 800dd3c:	d0f9      	beq.n	800dd32 <__sflush_r+0x1a>
 800dd3e:	2300      	movs	r3, #0
 800dd40:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800dd44:	682f      	ldr	r7, [r5, #0]
 800dd46:	6a21      	ldr	r1, [r4, #32]
 800dd48:	602b      	str	r3, [r5, #0]
 800dd4a:	d032      	beq.n	800ddb2 <__sflush_r+0x9a>
 800dd4c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800dd4e:	89a3      	ldrh	r3, [r4, #12]
 800dd50:	075a      	lsls	r2, r3, #29
 800dd52:	d505      	bpl.n	800dd60 <__sflush_r+0x48>
 800dd54:	6863      	ldr	r3, [r4, #4]
 800dd56:	1ac0      	subs	r0, r0, r3
 800dd58:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800dd5a:	b10b      	cbz	r3, 800dd60 <__sflush_r+0x48>
 800dd5c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800dd5e:	1ac0      	subs	r0, r0, r3
 800dd60:	2300      	movs	r3, #0
 800dd62:	4602      	mov	r2, r0
 800dd64:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800dd66:	6a21      	ldr	r1, [r4, #32]
 800dd68:	4628      	mov	r0, r5
 800dd6a:	47b0      	blx	r6
 800dd6c:	1c43      	adds	r3, r0, #1
 800dd6e:	89a3      	ldrh	r3, [r4, #12]
 800dd70:	d106      	bne.n	800dd80 <__sflush_r+0x68>
 800dd72:	6829      	ldr	r1, [r5, #0]
 800dd74:	291d      	cmp	r1, #29
 800dd76:	d848      	bhi.n	800de0a <__sflush_r+0xf2>
 800dd78:	4a29      	ldr	r2, [pc, #164]	; (800de20 <__sflush_r+0x108>)
 800dd7a:	40ca      	lsrs	r2, r1
 800dd7c:	07d6      	lsls	r6, r2, #31
 800dd7e:	d544      	bpl.n	800de0a <__sflush_r+0xf2>
 800dd80:	2200      	movs	r2, #0
 800dd82:	6062      	str	r2, [r4, #4]
 800dd84:	04d9      	lsls	r1, r3, #19
 800dd86:	6922      	ldr	r2, [r4, #16]
 800dd88:	6022      	str	r2, [r4, #0]
 800dd8a:	d504      	bpl.n	800dd96 <__sflush_r+0x7e>
 800dd8c:	1c42      	adds	r2, r0, #1
 800dd8e:	d101      	bne.n	800dd94 <__sflush_r+0x7c>
 800dd90:	682b      	ldr	r3, [r5, #0]
 800dd92:	b903      	cbnz	r3, 800dd96 <__sflush_r+0x7e>
 800dd94:	6560      	str	r0, [r4, #84]	; 0x54
 800dd96:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800dd98:	602f      	str	r7, [r5, #0]
 800dd9a:	2900      	cmp	r1, #0
 800dd9c:	d0c9      	beq.n	800dd32 <__sflush_r+0x1a>
 800dd9e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800dda2:	4299      	cmp	r1, r3
 800dda4:	d002      	beq.n	800ddac <__sflush_r+0x94>
 800dda6:	4628      	mov	r0, r5
 800dda8:	f000 fc9e 	bl	800e6e8 <_free_r>
 800ddac:	2000      	movs	r0, #0
 800ddae:	6360      	str	r0, [r4, #52]	; 0x34
 800ddb0:	e7c0      	b.n	800dd34 <__sflush_r+0x1c>
 800ddb2:	2301      	movs	r3, #1
 800ddb4:	4628      	mov	r0, r5
 800ddb6:	47b0      	blx	r6
 800ddb8:	1c41      	adds	r1, r0, #1
 800ddba:	d1c8      	bne.n	800dd4e <__sflush_r+0x36>
 800ddbc:	682b      	ldr	r3, [r5, #0]
 800ddbe:	2b00      	cmp	r3, #0
 800ddc0:	d0c5      	beq.n	800dd4e <__sflush_r+0x36>
 800ddc2:	2b1d      	cmp	r3, #29
 800ddc4:	d001      	beq.n	800ddca <__sflush_r+0xb2>
 800ddc6:	2b16      	cmp	r3, #22
 800ddc8:	d101      	bne.n	800ddce <__sflush_r+0xb6>
 800ddca:	602f      	str	r7, [r5, #0]
 800ddcc:	e7b1      	b.n	800dd32 <__sflush_r+0x1a>
 800ddce:	89a3      	ldrh	r3, [r4, #12]
 800ddd0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ddd4:	81a3      	strh	r3, [r4, #12]
 800ddd6:	e7ad      	b.n	800dd34 <__sflush_r+0x1c>
 800ddd8:	690f      	ldr	r7, [r1, #16]
 800ddda:	2f00      	cmp	r7, #0
 800dddc:	d0a9      	beq.n	800dd32 <__sflush_r+0x1a>
 800ddde:	0793      	lsls	r3, r2, #30
 800dde0:	680e      	ldr	r6, [r1, #0]
 800dde2:	bf08      	it	eq
 800dde4:	694b      	ldreq	r3, [r1, #20]
 800dde6:	600f      	str	r7, [r1, #0]
 800dde8:	bf18      	it	ne
 800ddea:	2300      	movne	r3, #0
 800ddec:	eba6 0807 	sub.w	r8, r6, r7
 800ddf0:	608b      	str	r3, [r1, #8]
 800ddf2:	f1b8 0f00 	cmp.w	r8, #0
 800ddf6:	dd9c      	ble.n	800dd32 <__sflush_r+0x1a>
 800ddf8:	4643      	mov	r3, r8
 800ddfa:	463a      	mov	r2, r7
 800ddfc:	6a21      	ldr	r1, [r4, #32]
 800ddfe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800de00:	4628      	mov	r0, r5
 800de02:	47b0      	blx	r6
 800de04:	2800      	cmp	r0, #0
 800de06:	dc06      	bgt.n	800de16 <__sflush_r+0xfe>
 800de08:	89a3      	ldrh	r3, [r4, #12]
 800de0a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800de0e:	81a3      	strh	r3, [r4, #12]
 800de10:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800de14:	e78e      	b.n	800dd34 <__sflush_r+0x1c>
 800de16:	4407      	add	r7, r0
 800de18:	eba8 0800 	sub.w	r8, r8, r0
 800de1c:	e7e9      	b.n	800ddf2 <__sflush_r+0xda>
 800de1e:	bf00      	nop
 800de20:	20400001 	.word	0x20400001

0800de24 <_fflush_r>:
 800de24:	b538      	push	{r3, r4, r5, lr}
 800de26:	690b      	ldr	r3, [r1, #16]
 800de28:	4605      	mov	r5, r0
 800de2a:	460c      	mov	r4, r1
 800de2c:	b1db      	cbz	r3, 800de66 <_fflush_r+0x42>
 800de2e:	b118      	cbz	r0, 800de38 <_fflush_r+0x14>
 800de30:	6983      	ldr	r3, [r0, #24]
 800de32:	b90b      	cbnz	r3, 800de38 <_fflush_r+0x14>
 800de34:	f000 f860 	bl	800def8 <__sinit>
 800de38:	4b0c      	ldr	r3, [pc, #48]	; (800de6c <_fflush_r+0x48>)
 800de3a:	429c      	cmp	r4, r3
 800de3c:	d109      	bne.n	800de52 <_fflush_r+0x2e>
 800de3e:	686c      	ldr	r4, [r5, #4]
 800de40:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800de44:	b17b      	cbz	r3, 800de66 <_fflush_r+0x42>
 800de46:	4621      	mov	r1, r4
 800de48:	4628      	mov	r0, r5
 800de4a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800de4e:	f7ff bf63 	b.w	800dd18 <__sflush_r>
 800de52:	4b07      	ldr	r3, [pc, #28]	; (800de70 <_fflush_r+0x4c>)
 800de54:	429c      	cmp	r4, r3
 800de56:	d101      	bne.n	800de5c <_fflush_r+0x38>
 800de58:	68ac      	ldr	r4, [r5, #8]
 800de5a:	e7f1      	b.n	800de40 <_fflush_r+0x1c>
 800de5c:	4b05      	ldr	r3, [pc, #20]	; (800de74 <_fflush_r+0x50>)
 800de5e:	429c      	cmp	r4, r3
 800de60:	bf08      	it	eq
 800de62:	68ec      	ldreq	r4, [r5, #12]
 800de64:	e7ec      	b.n	800de40 <_fflush_r+0x1c>
 800de66:	2000      	movs	r0, #0
 800de68:	bd38      	pop	{r3, r4, r5, pc}
 800de6a:	bf00      	nop
 800de6c:	0800fc34 	.word	0x0800fc34
 800de70:	0800fc54 	.word	0x0800fc54
 800de74:	0800fc14 	.word	0x0800fc14

0800de78 <std>:
 800de78:	2300      	movs	r3, #0
 800de7a:	b510      	push	{r4, lr}
 800de7c:	4604      	mov	r4, r0
 800de7e:	e9c0 3300 	strd	r3, r3, [r0]
 800de82:	6083      	str	r3, [r0, #8]
 800de84:	8181      	strh	r1, [r0, #12]
 800de86:	6643      	str	r3, [r0, #100]	; 0x64
 800de88:	81c2      	strh	r2, [r0, #14]
 800de8a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800de8e:	6183      	str	r3, [r0, #24]
 800de90:	4619      	mov	r1, r3
 800de92:	2208      	movs	r2, #8
 800de94:	305c      	adds	r0, #92	; 0x5c
 800de96:	f7fe fb2d 	bl	800c4f4 <memset>
 800de9a:	4b05      	ldr	r3, [pc, #20]	; (800deb0 <std+0x38>)
 800de9c:	6263      	str	r3, [r4, #36]	; 0x24
 800de9e:	4b05      	ldr	r3, [pc, #20]	; (800deb4 <std+0x3c>)
 800dea0:	62a3      	str	r3, [r4, #40]	; 0x28
 800dea2:	4b05      	ldr	r3, [pc, #20]	; (800deb8 <std+0x40>)
 800dea4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800dea6:	4b05      	ldr	r3, [pc, #20]	; (800debc <std+0x44>)
 800dea8:	6224      	str	r4, [r4, #32]
 800deaa:	6323      	str	r3, [r4, #48]	; 0x30
 800deac:	bd10      	pop	{r4, pc}
 800deae:	bf00      	nop
 800deb0:	0800eafd 	.word	0x0800eafd
 800deb4:	0800eb1f 	.word	0x0800eb1f
 800deb8:	0800eb57 	.word	0x0800eb57
 800debc:	0800eb7b 	.word	0x0800eb7b

0800dec0 <_cleanup_r>:
 800dec0:	4901      	ldr	r1, [pc, #4]	; (800dec8 <_cleanup_r+0x8>)
 800dec2:	f000 b885 	b.w	800dfd0 <_fwalk_reent>
 800dec6:	bf00      	nop
 800dec8:	0800de25 	.word	0x0800de25

0800decc <__sfmoreglue>:
 800decc:	b570      	push	{r4, r5, r6, lr}
 800dece:	1e4a      	subs	r2, r1, #1
 800ded0:	2568      	movs	r5, #104	; 0x68
 800ded2:	4355      	muls	r5, r2
 800ded4:	460e      	mov	r6, r1
 800ded6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800deda:	f000 fc53 	bl	800e784 <_malloc_r>
 800dede:	4604      	mov	r4, r0
 800dee0:	b140      	cbz	r0, 800def4 <__sfmoreglue+0x28>
 800dee2:	2100      	movs	r1, #0
 800dee4:	e9c0 1600 	strd	r1, r6, [r0]
 800dee8:	300c      	adds	r0, #12
 800deea:	60a0      	str	r0, [r4, #8]
 800deec:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800def0:	f7fe fb00 	bl	800c4f4 <memset>
 800def4:	4620      	mov	r0, r4
 800def6:	bd70      	pop	{r4, r5, r6, pc}

0800def8 <__sinit>:
 800def8:	6983      	ldr	r3, [r0, #24]
 800defa:	b510      	push	{r4, lr}
 800defc:	4604      	mov	r4, r0
 800defe:	bb33      	cbnz	r3, 800df4e <__sinit+0x56>
 800df00:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800df04:	6503      	str	r3, [r0, #80]	; 0x50
 800df06:	4b12      	ldr	r3, [pc, #72]	; (800df50 <__sinit+0x58>)
 800df08:	4a12      	ldr	r2, [pc, #72]	; (800df54 <__sinit+0x5c>)
 800df0a:	681b      	ldr	r3, [r3, #0]
 800df0c:	6282      	str	r2, [r0, #40]	; 0x28
 800df0e:	4298      	cmp	r0, r3
 800df10:	bf04      	itt	eq
 800df12:	2301      	moveq	r3, #1
 800df14:	6183      	streq	r3, [r0, #24]
 800df16:	f000 f81f 	bl	800df58 <__sfp>
 800df1a:	6060      	str	r0, [r4, #4]
 800df1c:	4620      	mov	r0, r4
 800df1e:	f000 f81b 	bl	800df58 <__sfp>
 800df22:	60a0      	str	r0, [r4, #8]
 800df24:	4620      	mov	r0, r4
 800df26:	f000 f817 	bl	800df58 <__sfp>
 800df2a:	2200      	movs	r2, #0
 800df2c:	60e0      	str	r0, [r4, #12]
 800df2e:	2104      	movs	r1, #4
 800df30:	6860      	ldr	r0, [r4, #4]
 800df32:	f7ff ffa1 	bl	800de78 <std>
 800df36:	2201      	movs	r2, #1
 800df38:	2109      	movs	r1, #9
 800df3a:	68a0      	ldr	r0, [r4, #8]
 800df3c:	f7ff ff9c 	bl	800de78 <std>
 800df40:	2202      	movs	r2, #2
 800df42:	2112      	movs	r1, #18
 800df44:	68e0      	ldr	r0, [r4, #12]
 800df46:	f7ff ff97 	bl	800de78 <std>
 800df4a:	2301      	movs	r3, #1
 800df4c:	61a3      	str	r3, [r4, #24]
 800df4e:	bd10      	pop	{r4, pc}
 800df50:	0800fbcc 	.word	0x0800fbcc
 800df54:	0800dec1 	.word	0x0800dec1

0800df58 <__sfp>:
 800df58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800df5a:	4b1b      	ldr	r3, [pc, #108]	; (800dfc8 <__sfp+0x70>)
 800df5c:	681e      	ldr	r6, [r3, #0]
 800df5e:	69b3      	ldr	r3, [r6, #24]
 800df60:	4607      	mov	r7, r0
 800df62:	b913      	cbnz	r3, 800df6a <__sfp+0x12>
 800df64:	4630      	mov	r0, r6
 800df66:	f7ff ffc7 	bl	800def8 <__sinit>
 800df6a:	3648      	adds	r6, #72	; 0x48
 800df6c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800df70:	3b01      	subs	r3, #1
 800df72:	d503      	bpl.n	800df7c <__sfp+0x24>
 800df74:	6833      	ldr	r3, [r6, #0]
 800df76:	b133      	cbz	r3, 800df86 <__sfp+0x2e>
 800df78:	6836      	ldr	r6, [r6, #0]
 800df7a:	e7f7      	b.n	800df6c <__sfp+0x14>
 800df7c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800df80:	b16d      	cbz	r5, 800df9e <__sfp+0x46>
 800df82:	3468      	adds	r4, #104	; 0x68
 800df84:	e7f4      	b.n	800df70 <__sfp+0x18>
 800df86:	2104      	movs	r1, #4
 800df88:	4638      	mov	r0, r7
 800df8a:	f7ff ff9f 	bl	800decc <__sfmoreglue>
 800df8e:	6030      	str	r0, [r6, #0]
 800df90:	2800      	cmp	r0, #0
 800df92:	d1f1      	bne.n	800df78 <__sfp+0x20>
 800df94:	230c      	movs	r3, #12
 800df96:	603b      	str	r3, [r7, #0]
 800df98:	4604      	mov	r4, r0
 800df9a:	4620      	mov	r0, r4
 800df9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800df9e:	4b0b      	ldr	r3, [pc, #44]	; (800dfcc <__sfp+0x74>)
 800dfa0:	6665      	str	r5, [r4, #100]	; 0x64
 800dfa2:	e9c4 5500 	strd	r5, r5, [r4]
 800dfa6:	60a5      	str	r5, [r4, #8]
 800dfa8:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800dfac:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800dfb0:	2208      	movs	r2, #8
 800dfb2:	4629      	mov	r1, r5
 800dfb4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800dfb8:	f7fe fa9c 	bl	800c4f4 <memset>
 800dfbc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800dfc0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800dfc4:	e7e9      	b.n	800df9a <__sfp+0x42>
 800dfc6:	bf00      	nop
 800dfc8:	0800fbcc 	.word	0x0800fbcc
 800dfcc:	ffff0001 	.word	0xffff0001

0800dfd0 <_fwalk_reent>:
 800dfd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dfd4:	4680      	mov	r8, r0
 800dfd6:	4689      	mov	r9, r1
 800dfd8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800dfdc:	2600      	movs	r6, #0
 800dfde:	b914      	cbnz	r4, 800dfe6 <_fwalk_reent+0x16>
 800dfe0:	4630      	mov	r0, r6
 800dfe2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dfe6:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800dfea:	3f01      	subs	r7, #1
 800dfec:	d501      	bpl.n	800dff2 <_fwalk_reent+0x22>
 800dfee:	6824      	ldr	r4, [r4, #0]
 800dff0:	e7f5      	b.n	800dfde <_fwalk_reent+0xe>
 800dff2:	89ab      	ldrh	r3, [r5, #12]
 800dff4:	2b01      	cmp	r3, #1
 800dff6:	d907      	bls.n	800e008 <_fwalk_reent+0x38>
 800dff8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800dffc:	3301      	adds	r3, #1
 800dffe:	d003      	beq.n	800e008 <_fwalk_reent+0x38>
 800e000:	4629      	mov	r1, r5
 800e002:	4640      	mov	r0, r8
 800e004:	47c8      	blx	r9
 800e006:	4306      	orrs	r6, r0
 800e008:	3568      	adds	r5, #104	; 0x68
 800e00a:	e7ee      	b.n	800dfea <_fwalk_reent+0x1a>

0800e00c <_localeconv_r>:
 800e00c:	4b04      	ldr	r3, [pc, #16]	; (800e020 <_localeconv_r+0x14>)
 800e00e:	681b      	ldr	r3, [r3, #0]
 800e010:	6a18      	ldr	r0, [r3, #32]
 800e012:	4b04      	ldr	r3, [pc, #16]	; (800e024 <_localeconv_r+0x18>)
 800e014:	2800      	cmp	r0, #0
 800e016:	bf08      	it	eq
 800e018:	4618      	moveq	r0, r3
 800e01a:	30f0      	adds	r0, #240	; 0xf0
 800e01c:	4770      	bx	lr
 800e01e:	bf00      	nop
 800e020:	20001c04 	.word	0x20001c04
 800e024:	20001c68 	.word	0x20001c68

0800e028 <__swhatbuf_r>:
 800e028:	b570      	push	{r4, r5, r6, lr}
 800e02a:	460e      	mov	r6, r1
 800e02c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e030:	2900      	cmp	r1, #0
 800e032:	b096      	sub	sp, #88	; 0x58
 800e034:	4614      	mov	r4, r2
 800e036:	461d      	mov	r5, r3
 800e038:	da07      	bge.n	800e04a <__swhatbuf_r+0x22>
 800e03a:	2300      	movs	r3, #0
 800e03c:	602b      	str	r3, [r5, #0]
 800e03e:	89b3      	ldrh	r3, [r6, #12]
 800e040:	061a      	lsls	r2, r3, #24
 800e042:	d410      	bmi.n	800e066 <__swhatbuf_r+0x3e>
 800e044:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e048:	e00e      	b.n	800e068 <__swhatbuf_r+0x40>
 800e04a:	466a      	mov	r2, sp
 800e04c:	f000 fdbc 	bl	800ebc8 <_fstat_r>
 800e050:	2800      	cmp	r0, #0
 800e052:	dbf2      	blt.n	800e03a <__swhatbuf_r+0x12>
 800e054:	9a01      	ldr	r2, [sp, #4]
 800e056:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800e05a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800e05e:	425a      	negs	r2, r3
 800e060:	415a      	adcs	r2, r3
 800e062:	602a      	str	r2, [r5, #0]
 800e064:	e7ee      	b.n	800e044 <__swhatbuf_r+0x1c>
 800e066:	2340      	movs	r3, #64	; 0x40
 800e068:	2000      	movs	r0, #0
 800e06a:	6023      	str	r3, [r4, #0]
 800e06c:	b016      	add	sp, #88	; 0x58
 800e06e:	bd70      	pop	{r4, r5, r6, pc}

0800e070 <__smakebuf_r>:
 800e070:	898b      	ldrh	r3, [r1, #12]
 800e072:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800e074:	079d      	lsls	r5, r3, #30
 800e076:	4606      	mov	r6, r0
 800e078:	460c      	mov	r4, r1
 800e07a:	d507      	bpl.n	800e08c <__smakebuf_r+0x1c>
 800e07c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800e080:	6023      	str	r3, [r4, #0]
 800e082:	6123      	str	r3, [r4, #16]
 800e084:	2301      	movs	r3, #1
 800e086:	6163      	str	r3, [r4, #20]
 800e088:	b002      	add	sp, #8
 800e08a:	bd70      	pop	{r4, r5, r6, pc}
 800e08c:	ab01      	add	r3, sp, #4
 800e08e:	466a      	mov	r2, sp
 800e090:	f7ff ffca 	bl	800e028 <__swhatbuf_r>
 800e094:	9900      	ldr	r1, [sp, #0]
 800e096:	4605      	mov	r5, r0
 800e098:	4630      	mov	r0, r6
 800e09a:	f000 fb73 	bl	800e784 <_malloc_r>
 800e09e:	b948      	cbnz	r0, 800e0b4 <__smakebuf_r+0x44>
 800e0a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e0a4:	059a      	lsls	r2, r3, #22
 800e0a6:	d4ef      	bmi.n	800e088 <__smakebuf_r+0x18>
 800e0a8:	f023 0303 	bic.w	r3, r3, #3
 800e0ac:	f043 0302 	orr.w	r3, r3, #2
 800e0b0:	81a3      	strh	r3, [r4, #12]
 800e0b2:	e7e3      	b.n	800e07c <__smakebuf_r+0xc>
 800e0b4:	4b0d      	ldr	r3, [pc, #52]	; (800e0ec <__smakebuf_r+0x7c>)
 800e0b6:	62b3      	str	r3, [r6, #40]	; 0x28
 800e0b8:	89a3      	ldrh	r3, [r4, #12]
 800e0ba:	6020      	str	r0, [r4, #0]
 800e0bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e0c0:	81a3      	strh	r3, [r4, #12]
 800e0c2:	9b00      	ldr	r3, [sp, #0]
 800e0c4:	6163      	str	r3, [r4, #20]
 800e0c6:	9b01      	ldr	r3, [sp, #4]
 800e0c8:	6120      	str	r0, [r4, #16]
 800e0ca:	b15b      	cbz	r3, 800e0e4 <__smakebuf_r+0x74>
 800e0cc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e0d0:	4630      	mov	r0, r6
 800e0d2:	f000 fd8b 	bl	800ebec <_isatty_r>
 800e0d6:	b128      	cbz	r0, 800e0e4 <__smakebuf_r+0x74>
 800e0d8:	89a3      	ldrh	r3, [r4, #12]
 800e0da:	f023 0303 	bic.w	r3, r3, #3
 800e0de:	f043 0301 	orr.w	r3, r3, #1
 800e0e2:	81a3      	strh	r3, [r4, #12]
 800e0e4:	89a3      	ldrh	r3, [r4, #12]
 800e0e6:	431d      	orrs	r5, r3
 800e0e8:	81a5      	strh	r5, [r4, #12]
 800e0ea:	e7cd      	b.n	800e088 <__smakebuf_r+0x18>
 800e0ec:	0800dec1 	.word	0x0800dec1

0800e0f0 <malloc>:
 800e0f0:	4b02      	ldr	r3, [pc, #8]	; (800e0fc <malloc+0xc>)
 800e0f2:	4601      	mov	r1, r0
 800e0f4:	6818      	ldr	r0, [r3, #0]
 800e0f6:	f000 bb45 	b.w	800e784 <_malloc_r>
 800e0fa:	bf00      	nop
 800e0fc:	20001c04 	.word	0x20001c04

0800e100 <memcpy>:
 800e100:	b510      	push	{r4, lr}
 800e102:	1e43      	subs	r3, r0, #1
 800e104:	440a      	add	r2, r1
 800e106:	4291      	cmp	r1, r2
 800e108:	d100      	bne.n	800e10c <memcpy+0xc>
 800e10a:	bd10      	pop	{r4, pc}
 800e10c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e110:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e114:	e7f7      	b.n	800e106 <memcpy+0x6>

0800e116 <_Balloc>:
 800e116:	b570      	push	{r4, r5, r6, lr}
 800e118:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800e11a:	4604      	mov	r4, r0
 800e11c:	460e      	mov	r6, r1
 800e11e:	b93d      	cbnz	r5, 800e130 <_Balloc+0x1a>
 800e120:	2010      	movs	r0, #16
 800e122:	f7ff ffe5 	bl	800e0f0 <malloc>
 800e126:	6260      	str	r0, [r4, #36]	; 0x24
 800e128:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800e12c:	6005      	str	r5, [r0, #0]
 800e12e:	60c5      	str	r5, [r0, #12]
 800e130:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800e132:	68eb      	ldr	r3, [r5, #12]
 800e134:	b183      	cbz	r3, 800e158 <_Balloc+0x42>
 800e136:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e138:	68db      	ldr	r3, [r3, #12]
 800e13a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800e13e:	b9b8      	cbnz	r0, 800e170 <_Balloc+0x5a>
 800e140:	2101      	movs	r1, #1
 800e142:	fa01 f506 	lsl.w	r5, r1, r6
 800e146:	1d6a      	adds	r2, r5, #5
 800e148:	0092      	lsls	r2, r2, #2
 800e14a:	4620      	mov	r0, r4
 800e14c:	f000 fabe 	bl	800e6cc <_calloc_r>
 800e150:	b160      	cbz	r0, 800e16c <_Balloc+0x56>
 800e152:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800e156:	e00e      	b.n	800e176 <_Balloc+0x60>
 800e158:	2221      	movs	r2, #33	; 0x21
 800e15a:	2104      	movs	r1, #4
 800e15c:	4620      	mov	r0, r4
 800e15e:	f000 fab5 	bl	800e6cc <_calloc_r>
 800e162:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e164:	60e8      	str	r0, [r5, #12]
 800e166:	68db      	ldr	r3, [r3, #12]
 800e168:	2b00      	cmp	r3, #0
 800e16a:	d1e4      	bne.n	800e136 <_Balloc+0x20>
 800e16c:	2000      	movs	r0, #0
 800e16e:	bd70      	pop	{r4, r5, r6, pc}
 800e170:	6802      	ldr	r2, [r0, #0]
 800e172:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800e176:	2300      	movs	r3, #0
 800e178:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e17c:	e7f7      	b.n	800e16e <_Balloc+0x58>

0800e17e <_Bfree>:
 800e17e:	b570      	push	{r4, r5, r6, lr}
 800e180:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800e182:	4606      	mov	r6, r0
 800e184:	460d      	mov	r5, r1
 800e186:	b93c      	cbnz	r4, 800e198 <_Bfree+0x1a>
 800e188:	2010      	movs	r0, #16
 800e18a:	f7ff ffb1 	bl	800e0f0 <malloc>
 800e18e:	6270      	str	r0, [r6, #36]	; 0x24
 800e190:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e194:	6004      	str	r4, [r0, #0]
 800e196:	60c4      	str	r4, [r0, #12]
 800e198:	b13d      	cbz	r5, 800e1aa <_Bfree+0x2c>
 800e19a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800e19c:	686a      	ldr	r2, [r5, #4]
 800e19e:	68db      	ldr	r3, [r3, #12]
 800e1a0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e1a4:	6029      	str	r1, [r5, #0]
 800e1a6:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800e1aa:	bd70      	pop	{r4, r5, r6, pc}

0800e1ac <__multadd>:
 800e1ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e1b0:	690d      	ldr	r5, [r1, #16]
 800e1b2:	461f      	mov	r7, r3
 800e1b4:	4606      	mov	r6, r0
 800e1b6:	460c      	mov	r4, r1
 800e1b8:	f101 0c14 	add.w	ip, r1, #20
 800e1bc:	2300      	movs	r3, #0
 800e1be:	f8dc 0000 	ldr.w	r0, [ip]
 800e1c2:	b281      	uxth	r1, r0
 800e1c4:	fb02 7101 	mla	r1, r2, r1, r7
 800e1c8:	0c0f      	lsrs	r7, r1, #16
 800e1ca:	0c00      	lsrs	r0, r0, #16
 800e1cc:	fb02 7000 	mla	r0, r2, r0, r7
 800e1d0:	b289      	uxth	r1, r1
 800e1d2:	3301      	adds	r3, #1
 800e1d4:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800e1d8:	429d      	cmp	r5, r3
 800e1da:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800e1de:	f84c 1b04 	str.w	r1, [ip], #4
 800e1e2:	dcec      	bgt.n	800e1be <__multadd+0x12>
 800e1e4:	b1d7      	cbz	r7, 800e21c <__multadd+0x70>
 800e1e6:	68a3      	ldr	r3, [r4, #8]
 800e1e8:	42ab      	cmp	r3, r5
 800e1ea:	dc12      	bgt.n	800e212 <__multadd+0x66>
 800e1ec:	6861      	ldr	r1, [r4, #4]
 800e1ee:	4630      	mov	r0, r6
 800e1f0:	3101      	adds	r1, #1
 800e1f2:	f7ff ff90 	bl	800e116 <_Balloc>
 800e1f6:	6922      	ldr	r2, [r4, #16]
 800e1f8:	3202      	adds	r2, #2
 800e1fa:	f104 010c 	add.w	r1, r4, #12
 800e1fe:	4680      	mov	r8, r0
 800e200:	0092      	lsls	r2, r2, #2
 800e202:	300c      	adds	r0, #12
 800e204:	f7ff ff7c 	bl	800e100 <memcpy>
 800e208:	4621      	mov	r1, r4
 800e20a:	4630      	mov	r0, r6
 800e20c:	f7ff ffb7 	bl	800e17e <_Bfree>
 800e210:	4644      	mov	r4, r8
 800e212:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e216:	3501      	adds	r5, #1
 800e218:	615f      	str	r7, [r3, #20]
 800e21a:	6125      	str	r5, [r4, #16]
 800e21c:	4620      	mov	r0, r4
 800e21e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800e222 <__hi0bits>:
 800e222:	0c02      	lsrs	r2, r0, #16
 800e224:	0412      	lsls	r2, r2, #16
 800e226:	4603      	mov	r3, r0
 800e228:	b9b2      	cbnz	r2, 800e258 <__hi0bits+0x36>
 800e22a:	0403      	lsls	r3, r0, #16
 800e22c:	2010      	movs	r0, #16
 800e22e:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800e232:	bf04      	itt	eq
 800e234:	021b      	lsleq	r3, r3, #8
 800e236:	3008      	addeq	r0, #8
 800e238:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800e23c:	bf04      	itt	eq
 800e23e:	011b      	lsleq	r3, r3, #4
 800e240:	3004      	addeq	r0, #4
 800e242:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800e246:	bf04      	itt	eq
 800e248:	009b      	lsleq	r3, r3, #2
 800e24a:	3002      	addeq	r0, #2
 800e24c:	2b00      	cmp	r3, #0
 800e24e:	db06      	blt.n	800e25e <__hi0bits+0x3c>
 800e250:	005b      	lsls	r3, r3, #1
 800e252:	d503      	bpl.n	800e25c <__hi0bits+0x3a>
 800e254:	3001      	adds	r0, #1
 800e256:	4770      	bx	lr
 800e258:	2000      	movs	r0, #0
 800e25a:	e7e8      	b.n	800e22e <__hi0bits+0xc>
 800e25c:	2020      	movs	r0, #32
 800e25e:	4770      	bx	lr

0800e260 <__lo0bits>:
 800e260:	6803      	ldr	r3, [r0, #0]
 800e262:	f013 0207 	ands.w	r2, r3, #7
 800e266:	4601      	mov	r1, r0
 800e268:	d00b      	beq.n	800e282 <__lo0bits+0x22>
 800e26a:	07da      	lsls	r2, r3, #31
 800e26c:	d423      	bmi.n	800e2b6 <__lo0bits+0x56>
 800e26e:	0798      	lsls	r0, r3, #30
 800e270:	bf49      	itett	mi
 800e272:	085b      	lsrmi	r3, r3, #1
 800e274:	089b      	lsrpl	r3, r3, #2
 800e276:	2001      	movmi	r0, #1
 800e278:	600b      	strmi	r3, [r1, #0]
 800e27a:	bf5c      	itt	pl
 800e27c:	600b      	strpl	r3, [r1, #0]
 800e27e:	2002      	movpl	r0, #2
 800e280:	4770      	bx	lr
 800e282:	b298      	uxth	r0, r3
 800e284:	b9a8      	cbnz	r0, 800e2b2 <__lo0bits+0x52>
 800e286:	0c1b      	lsrs	r3, r3, #16
 800e288:	2010      	movs	r0, #16
 800e28a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800e28e:	bf04      	itt	eq
 800e290:	0a1b      	lsreq	r3, r3, #8
 800e292:	3008      	addeq	r0, #8
 800e294:	071a      	lsls	r2, r3, #28
 800e296:	bf04      	itt	eq
 800e298:	091b      	lsreq	r3, r3, #4
 800e29a:	3004      	addeq	r0, #4
 800e29c:	079a      	lsls	r2, r3, #30
 800e29e:	bf04      	itt	eq
 800e2a0:	089b      	lsreq	r3, r3, #2
 800e2a2:	3002      	addeq	r0, #2
 800e2a4:	07da      	lsls	r2, r3, #31
 800e2a6:	d402      	bmi.n	800e2ae <__lo0bits+0x4e>
 800e2a8:	085b      	lsrs	r3, r3, #1
 800e2aa:	d006      	beq.n	800e2ba <__lo0bits+0x5a>
 800e2ac:	3001      	adds	r0, #1
 800e2ae:	600b      	str	r3, [r1, #0]
 800e2b0:	4770      	bx	lr
 800e2b2:	4610      	mov	r0, r2
 800e2b4:	e7e9      	b.n	800e28a <__lo0bits+0x2a>
 800e2b6:	2000      	movs	r0, #0
 800e2b8:	4770      	bx	lr
 800e2ba:	2020      	movs	r0, #32
 800e2bc:	4770      	bx	lr

0800e2be <__i2b>:
 800e2be:	b510      	push	{r4, lr}
 800e2c0:	460c      	mov	r4, r1
 800e2c2:	2101      	movs	r1, #1
 800e2c4:	f7ff ff27 	bl	800e116 <_Balloc>
 800e2c8:	2201      	movs	r2, #1
 800e2ca:	6144      	str	r4, [r0, #20]
 800e2cc:	6102      	str	r2, [r0, #16]
 800e2ce:	bd10      	pop	{r4, pc}

0800e2d0 <__multiply>:
 800e2d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e2d4:	4614      	mov	r4, r2
 800e2d6:	690a      	ldr	r2, [r1, #16]
 800e2d8:	6923      	ldr	r3, [r4, #16]
 800e2da:	429a      	cmp	r2, r3
 800e2dc:	bfb8      	it	lt
 800e2de:	460b      	movlt	r3, r1
 800e2e0:	4688      	mov	r8, r1
 800e2e2:	bfbc      	itt	lt
 800e2e4:	46a0      	movlt	r8, r4
 800e2e6:	461c      	movlt	r4, r3
 800e2e8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800e2ec:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800e2f0:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e2f4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800e2f8:	eb07 0609 	add.w	r6, r7, r9
 800e2fc:	42b3      	cmp	r3, r6
 800e2fe:	bfb8      	it	lt
 800e300:	3101      	addlt	r1, #1
 800e302:	f7ff ff08 	bl	800e116 <_Balloc>
 800e306:	f100 0514 	add.w	r5, r0, #20
 800e30a:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800e30e:	462b      	mov	r3, r5
 800e310:	2200      	movs	r2, #0
 800e312:	4573      	cmp	r3, lr
 800e314:	d316      	bcc.n	800e344 <__multiply+0x74>
 800e316:	f104 0214 	add.w	r2, r4, #20
 800e31a:	f108 0114 	add.w	r1, r8, #20
 800e31e:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800e322:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800e326:	9300      	str	r3, [sp, #0]
 800e328:	9b00      	ldr	r3, [sp, #0]
 800e32a:	9201      	str	r2, [sp, #4]
 800e32c:	4293      	cmp	r3, r2
 800e32e:	d80c      	bhi.n	800e34a <__multiply+0x7a>
 800e330:	2e00      	cmp	r6, #0
 800e332:	dd03      	ble.n	800e33c <__multiply+0x6c>
 800e334:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800e338:	2b00      	cmp	r3, #0
 800e33a:	d05d      	beq.n	800e3f8 <__multiply+0x128>
 800e33c:	6106      	str	r6, [r0, #16]
 800e33e:	b003      	add	sp, #12
 800e340:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e344:	f843 2b04 	str.w	r2, [r3], #4
 800e348:	e7e3      	b.n	800e312 <__multiply+0x42>
 800e34a:	f8b2 b000 	ldrh.w	fp, [r2]
 800e34e:	f1bb 0f00 	cmp.w	fp, #0
 800e352:	d023      	beq.n	800e39c <__multiply+0xcc>
 800e354:	4689      	mov	r9, r1
 800e356:	46ac      	mov	ip, r5
 800e358:	f04f 0800 	mov.w	r8, #0
 800e35c:	f859 4b04 	ldr.w	r4, [r9], #4
 800e360:	f8dc a000 	ldr.w	sl, [ip]
 800e364:	b2a3      	uxth	r3, r4
 800e366:	fa1f fa8a 	uxth.w	sl, sl
 800e36a:	fb0b a303 	mla	r3, fp, r3, sl
 800e36e:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800e372:	f8dc 4000 	ldr.w	r4, [ip]
 800e376:	4443      	add	r3, r8
 800e378:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800e37c:	fb0b 840a 	mla	r4, fp, sl, r8
 800e380:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800e384:	46e2      	mov	sl, ip
 800e386:	b29b      	uxth	r3, r3
 800e388:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800e38c:	454f      	cmp	r7, r9
 800e38e:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800e392:	f84a 3b04 	str.w	r3, [sl], #4
 800e396:	d82b      	bhi.n	800e3f0 <__multiply+0x120>
 800e398:	f8cc 8004 	str.w	r8, [ip, #4]
 800e39c:	9b01      	ldr	r3, [sp, #4]
 800e39e:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800e3a2:	3204      	adds	r2, #4
 800e3a4:	f1ba 0f00 	cmp.w	sl, #0
 800e3a8:	d020      	beq.n	800e3ec <__multiply+0x11c>
 800e3aa:	682b      	ldr	r3, [r5, #0]
 800e3ac:	4689      	mov	r9, r1
 800e3ae:	46a8      	mov	r8, r5
 800e3b0:	f04f 0b00 	mov.w	fp, #0
 800e3b4:	f8b9 c000 	ldrh.w	ip, [r9]
 800e3b8:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800e3bc:	fb0a 440c 	mla	r4, sl, ip, r4
 800e3c0:	445c      	add	r4, fp
 800e3c2:	46c4      	mov	ip, r8
 800e3c4:	b29b      	uxth	r3, r3
 800e3c6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800e3ca:	f84c 3b04 	str.w	r3, [ip], #4
 800e3ce:	f859 3b04 	ldr.w	r3, [r9], #4
 800e3d2:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800e3d6:	0c1b      	lsrs	r3, r3, #16
 800e3d8:	fb0a b303 	mla	r3, sl, r3, fp
 800e3dc:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800e3e0:	454f      	cmp	r7, r9
 800e3e2:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800e3e6:	d805      	bhi.n	800e3f4 <__multiply+0x124>
 800e3e8:	f8c8 3004 	str.w	r3, [r8, #4]
 800e3ec:	3504      	adds	r5, #4
 800e3ee:	e79b      	b.n	800e328 <__multiply+0x58>
 800e3f0:	46d4      	mov	ip, sl
 800e3f2:	e7b3      	b.n	800e35c <__multiply+0x8c>
 800e3f4:	46e0      	mov	r8, ip
 800e3f6:	e7dd      	b.n	800e3b4 <__multiply+0xe4>
 800e3f8:	3e01      	subs	r6, #1
 800e3fa:	e799      	b.n	800e330 <__multiply+0x60>

0800e3fc <__pow5mult>:
 800e3fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e400:	4615      	mov	r5, r2
 800e402:	f012 0203 	ands.w	r2, r2, #3
 800e406:	4606      	mov	r6, r0
 800e408:	460f      	mov	r7, r1
 800e40a:	d007      	beq.n	800e41c <__pow5mult+0x20>
 800e40c:	3a01      	subs	r2, #1
 800e40e:	4c21      	ldr	r4, [pc, #132]	; (800e494 <__pow5mult+0x98>)
 800e410:	2300      	movs	r3, #0
 800e412:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e416:	f7ff fec9 	bl	800e1ac <__multadd>
 800e41a:	4607      	mov	r7, r0
 800e41c:	10ad      	asrs	r5, r5, #2
 800e41e:	d035      	beq.n	800e48c <__pow5mult+0x90>
 800e420:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800e422:	b93c      	cbnz	r4, 800e434 <__pow5mult+0x38>
 800e424:	2010      	movs	r0, #16
 800e426:	f7ff fe63 	bl	800e0f0 <malloc>
 800e42a:	6270      	str	r0, [r6, #36]	; 0x24
 800e42c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e430:	6004      	str	r4, [r0, #0]
 800e432:	60c4      	str	r4, [r0, #12]
 800e434:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800e438:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e43c:	b94c      	cbnz	r4, 800e452 <__pow5mult+0x56>
 800e43e:	f240 2171 	movw	r1, #625	; 0x271
 800e442:	4630      	mov	r0, r6
 800e444:	f7ff ff3b 	bl	800e2be <__i2b>
 800e448:	2300      	movs	r3, #0
 800e44a:	f8c8 0008 	str.w	r0, [r8, #8]
 800e44e:	4604      	mov	r4, r0
 800e450:	6003      	str	r3, [r0, #0]
 800e452:	f04f 0800 	mov.w	r8, #0
 800e456:	07eb      	lsls	r3, r5, #31
 800e458:	d50a      	bpl.n	800e470 <__pow5mult+0x74>
 800e45a:	4639      	mov	r1, r7
 800e45c:	4622      	mov	r2, r4
 800e45e:	4630      	mov	r0, r6
 800e460:	f7ff ff36 	bl	800e2d0 <__multiply>
 800e464:	4639      	mov	r1, r7
 800e466:	4681      	mov	r9, r0
 800e468:	4630      	mov	r0, r6
 800e46a:	f7ff fe88 	bl	800e17e <_Bfree>
 800e46e:	464f      	mov	r7, r9
 800e470:	106d      	asrs	r5, r5, #1
 800e472:	d00b      	beq.n	800e48c <__pow5mult+0x90>
 800e474:	6820      	ldr	r0, [r4, #0]
 800e476:	b938      	cbnz	r0, 800e488 <__pow5mult+0x8c>
 800e478:	4622      	mov	r2, r4
 800e47a:	4621      	mov	r1, r4
 800e47c:	4630      	mov	r0, r6
 800e47e:	f7ff ff27 	bl	800e2d0 <__multiply>
 800e482:	6020      	str	r0, [r4, #0]
 800e484:	f8c0 8000 	str.w	r8, [r0]
 800e488:	4604      	mov	r4, r0
 800e48a:	e7e4      	b.n	800e456 <__pow5mult+0x5a>
 800e48c:	4638      	mov	r0, r7
 800e48e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e492:	bf00      	nop
 800e494:	0800fd68 	.word	0x0800fd68

0800e498 <__lshift>:
 800e498:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e49c:	460c      	mov	r4, r1
 800e49e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e4a2:	6923      	ldr	r3, [r4, #16]
 800e4a4:	6849      	ldr	r1, [r1, #4]
 800e4a6:	eb0a 0903 	add.w	r9, sl, r3
 800e4aa:	68a3      	ldr	r3, [r4, #8]
 800e4ac:	4607      	mov	r7, r0
 800e4ae:	4616      	mov	r6, r2
 800e4b0:	f109 0501 	add.w	r5, r9, #1
 800e4b4:	42ab      	cmp	r3, r5
 800e4b6:	db32      	blt.n	800e51e <__lshift+0x86>
 800e4b8:	4638      	mov	r0, r7
 800e4ba:	f7ff fe2c 	bl	800e116 <_Balloc>
 800e4be:	2300      	movs	r3, #0
 800e4c0:	4680      	mov	r8, r0
 800e4c2:	f100 0114 	add.w	r1, r0, #20
 800e4c6:	461a      	mov	r2, r3
 800e4c8:	4553      	cmp	r3, sl
 800e4ca:	db2b      	blt.n	800e524 <__lshift+0x8c>
 800e4cc:	6920      	ldr	r0, [r4, #16]
 800e4ce:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e4d2:	f104 0314 	add.w	r3, r4, #20
 800e4d6:	f016 021f 	ands.w	r2, r6, #31
 800e4da:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e4de:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e4e2:	d025      	beq.n	800e530 <__lshift+0x98>
 800e4e4:	f1c2 0e20 	rsb	lr, r2, #32
 800e4e8:	2000      	movs	r0, #0
 800e4ea:	681e      	ldr	r6, [r3, #0]
 800e4ec:	468a      	mov	sl, r1
 800e4ee:	4096      	lsls	r6, r2
 800e4f0:	4330      	orrs	r0, r6
 800e4f2:	f84a 0b04 	str.w	r0, [sl], #4
 800e4f6:	f853 0b04 	ldr.w	r0, [r3], #4
 800e4fa:	459c      	cmp	ip, r3
 800e4fc:	fa20 f00e 	lsr.w	r0, r0, lr
 800e500:	d814      	bhi.n	800e52c <__lshift+0x94>
 800e502:	6048      	str	r0, [r1, #4]
 800e504:	b108      	cbz	r0, 800e50a <__lshift+0x72>
 800e506:	f109 0502 	add.w	r5, r9, #2
 800e50a:	3d01      	subs	r5, #1
 800e50c:	4638      	mov	r0, r7
 800e50e:	f8c8 5010 	str.w	r5, [r8, #16]
 800e512:	4621      	mov	r1, r4
 800e514:	f7ff fe33 	bl	800e17e <_Bfree>
 800e518:	4640      	mov	r0, r8
 800e51a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e51e:	3101      	adds	r1, #1
 800e520:	005b      	lsls	r3, r3, #1
 800e522:	e7c7      	b.n	800e4b4 <__lshift+0x1c>
 800e524:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800e528:	3301      	adds	r3, #1
 800e52a:	e7cd      	b.n	800e4c8 <__lshift+0x30>
 800e52c:	4651      	mov	r1, sl
 800e52e:	e7dc      	b.n	800e4ea <__lshift+0x52>
 800e530:	3904      	subs	r1, #4
 800e532:	f853 2b04 	ldr.w	r2, [r3], #4
 800e536:	f841 2f04 	str.w	r2, [r1, #4]!
 800e53a:	459c      	cmp	ip, r3
 800e53c:	d8f9      	bhi.n	800e532 <__lshift+0x9a>
 800e53e:	e7e4      	b.n	800e50a <__lshift+0x72>

0800e540 <__mcmp>:
 800e540:	6903      	ldr	r3, [r0, #16]
 800e542:	690a      	ldr	r2, [r1, #16]
 800e544:	1a9b      	subs	r3, r3, r2
 800e546:	b530      	push	{r4, r5, lr}
 800e548:	d10c      	bne.n	800e564 <__mcmp+0x24>
 800e54a:	0092      	lsls	r2, r2, #2
 800e54c:	3014      	adds	r0, #20
 800e54e:	3114      	adds	r1, #20
 800e550:	1884      	adds	r4, r0, r2
 800e552:	4411      	add	r1, r2
 800e554:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800e558:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800e55c:	4295      	cmp	r5, r2
 800e55e:	d003      	beq.n	800e568 <__mcmp+0x28>
 800e560:	d305      	bcc.n	800e56e <__mcmp+0x2e>
 800e562:	2301      	movs	r3, #1
 800e564:	4618      	mov	r0, r3
 800e566:	bd30      	pop	{r4, r5, pc}
 800e568:	42a0      	cmp	r0, r4
 800e56a:	d3f3      	bcc.n	800e554 <__mcmp+0x14>
 800e56c:	e7fa      	b.n	800e564 <__mcmp+0x24>
 800e56e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800e572:	e7f7      	b.n	800e564 <__mcmp+0x24>

0800e574 <__mdiff>:
 800e574:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e578:	460d      	mov	r5, r1
 800e57a:	4607      	mov	r7, r0
 800e57c:	4611      	mov	r1, r2
 800e57e:	4628      	mov	r0, r5
 800e580:	4614      	mov	r4, r2
 800e582:	f7ff ffdd 	bl	800e540 <__mcmp>
 800e586:	1e06      	subs	r6, r0, #0
 800e588:	d108      	bne.n	800e59c <__mdiff+0x28>
 800e58a:	4631      	mov	r1, r6
 800e58c:	4638      	mov	r0, r7
 800e58e:	f7ff fdc2 	bl	800e116 <_Balloc>
 800e592:	2301      	movs	r3, #1
 800e594:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800e598:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e59c:	bfa4      	itt	ge
 800e59e:	4623      	movge	r3, r4
 800e5a0:	462c      	movge	r4, r5
 800e5a2:	4638      	mov	r0, r7
 800e5a4:	6861      	ldr	r1, [r4, #4]
 800e5a6:	bfa6      	itte	ge
 800e5a8:	461d      	movge	r5, r3
 800e5aa:	2600      	movge	r6, #0
 800e5ac:	2601      	movlt	r6, #1
 800e5ae:	f7ff fdb2 	bl	800e116 <_Balloc>
 800e5b2:	692b      	ldr	r3, [r5, #16]
 800e5b4:	60c6      	str	r6, [r0, #12]
 800e5b6:	6926      	ldr	r6, [r4, #16]
 800e5b8:	f105 0914 	add.w	r9, r5, #20
 800e5bc:	f104 0214 	add.w	r2, r4, #20
 800e5c0:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800e5c4:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800e5c8:	f100 0514 	add.w	r5, r0, #20
 800e5cc:	f04f 0e00 	mov.w	lr, #0
 800e5d0:	f852 ab04 	ldr.w	sl, [r2], #4
 800e5d4:	f859 4b04 	ldr.w	r4, [r9], #4
 800e5d8:	fa1e f18a 	uxtah	r1, lr, sl
 800e5dc:	b2a3      	uxth	r3, r4
 800e5de:	1ac9      	subs	r1, r1, r3
 800e5e0:	0c23      	lsrs	r3, r4, #16
 800e5e2:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800e5e6:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800e5ea:	b289      	uxth	r1, r1
 800e5ec:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800e5f0:	45c8      	cmp	r8, r9
 800e5f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800e5f6:	4694      	mov	ip, r2
 800e5f8:	f845 3b04 	str.w	r3, [r5], #4
 800e5fc:	d8e8      	bhi.n	800e5d0 <__mdiff+0x5c>
 800e5fe:	45bc      	cmp	ip, r7
 800e600:	d304      	bcc.n	800e60c <__mdiff+0x98>
 800e602:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800e606:	b183      	cbz	r3, 800e62a <__mdiff+0xb6>
 800e608:	6106      	str	r6, [r0, #16]
 800e60a:	e7c5      	b.n	800e598 <__mdiff+0x24>
 800e60c:	f85c 1b04 	ldr.w	r1, [ip], #4
 800e610:	fa1e f381 	uxtah	r3, lr, r1
 800e614:	141a      	asrs	r2, r3, #16
 800e616:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800e61a:	b29b      	uxth	r3, r3
 800e61c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e620:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800e624:	f845 3b04 	str.w	r3, [r5], #4
 800e628:	e7e9      	b.n	800e5fe <__mdiff+0x8a>
 800e62a:	3e01      	subs	r6, #1
 800e62c:	e7e9      	b.n	800e602 <__mdiff+0x8e>

0800e62e <__d2b>:
 800e62e:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e632:	460e      	mov	r6, r1
 800e634:	2101      	movs	r1, #1
 800e636:	ec59 8b10 	vmov	r8, r9, d0
 800e63a:	4615      	mov	r5, r2
 800e63c:	f7ff fd6b 	bl	800e116 <_Balloc>
 800e640:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800e644:	4607      	mov	r7, r0
 800e646:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e64a:	bb34      	cbnz	r4, 800e69a <__d2b+0x6c>
 800e64c:	9301      	str	r3, [sp, #4]
 800e64e:	f1b8 0300 	subs.w	r3, r8, #0
 800e652:	d027      	beq.n	800e6a4 <__d2b+0x76>
 800e654:	a802      	add	r0, sp, #8
 800e656:	f840 3d08 	str.w	r3, [r0, #-8]!
 800e65a:	f7ff fe01 	bl	800e260 <__lo0bits>
 800e65e:	9900      	ldr	r1, [sp, #0]
 800e660:	b1f0      	cbz	r0, 800e6a0 <__d2b+0x72>
 800e662:	9a01      	ldr	r2, [sp, #4]
 800e664:	f1c0 0320 	rsb	r3, r0, #32
 800e668:	fa02 f303 	lsl.w	r3, r2, r3
 800e66c:	430b      	orrs	r3, r1
 800e66e:	40c2      	lsrs	r2, r0
 800e670:	617b      	str	r3, [r7, #20]
 800e672:	9201      	str	r2, [sp, #4]
 800e674:	9b01      	ldr	r3, [sp, #4]
 800e676:	61bb      	str	r3, [r7, #24]
 800e678:	2b00      	cmp	r3, #0
 800e67a:	bf14      	ite	ne
 800e67c:	2102      	movne	r1, #2
 800e67e:	2101      	moveq	r1, #1
 800e680:	6139      	str	r1, [r7, #16]
 800e682:	b1c4      	cbz	r4, 800e6b6 <__d2b+0x88>
 800e684:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800e688:	4404      	add	r4, r0
 800e68a:	6034      	str	r4, [r6, #0]
 800e68c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800e690:	6028      	str	r0, [r5, #0]
 800e692:	4638      	mov	r0, r7
 800e694:	b003      	add	sp, #12
 800e696:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e69a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800e69e:	e7d5      	b.n	800e64c <__d2b+0x1e>
 800e6a0:	6179      	str	r1, [r7, #20]
 800e6a2:	e7e7      	b.n	800e674 <__d2b+0x46>
 800e6a4:	a801      	add	r0, sp, #4
 800e6a6:	f7ff fddb 	bl	800e260 <__lo0bits>
 800e6aa:	9b01      	ldr	r3, [sp, #4]
 800e6ac:	617b      	str	r3, [r7, #20]
 800e6ae:	2101      	movs	r1, #1
 800e6b0:	6139      	str	r1, [r7, #16]
 800e6b2:	3020      	adds	r0, #32
 800e6b4:	e7e5      	b.n	800e682 <__d2b+0x54>
 800e6b6:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800e6ba:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800e6be:	6030      	str	r0, [r6, #0]
 800e6c0:	6918      	ldr	r0, [r3, #16]
 800e6c2:	f7ff fdae 	bl	800e222 <__hi0bits>
 800e6c6:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800e6ca:	e7e1      	b.n	800e690 <__d2b+0x62>

0800e6cc <_calloc_r>:
 800e6cc:	b538      	push	{r3, r4, r5, lr}
 800e6ce:	fb02 f401 	mul.w	r4, r2, r1
 800e6d2:	4621      	mov	r1, r4
 800e6d4:	f000 f856 	bl	800e784 <_malloc_r>
 800e6d8:	4605      	mov	r5, r0
 800e6da:	b118      	cbz	r0, 800e6e4 <_calloc_r+0x18>
 800e6dc:	4622      	mov	r2, r4
 800e6de:	2100      	movs	r1, #0
 800e6e0:	f7fd ff08 	bl	800c4f4 <memset>
 800e6e4:	4628      	mov	r0, r5
 800e6e6:	bd38      	pop	{r3, r4, r5, pc}

0800e6e8 <_free_r>:
 800e6e8:	b538      	push	{r3, r4, r5, lr}
 800e6ea:	4605      	mov	r5, r0
 800e6ec:	2900      	cmp	r1, #0
 800e6ee:	d045      	beq.n	800e77c <_free_r+0x94>
 800e6f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e6f4:	1f0c      	subs	r4, r1, #4
 800e6f6:	2b00      	cmp	r3, #0
 800e6f8:	bfb8      	it	lt
 800e6fa:	18e4      	addlt	r4, r4, r3
 800e6fc:	f000 fac3 	bl	800ec86 <__malloc_lock>
 800e700:	4a1f      	ldr	r2, [pc, #124]	; (800e780 <_free_r+0x98>)
 800e702:	6813      	ldr	r3, [r2, #0]
 800e704:	4610      	mov	r0, r2
 800e706:	b933      	cbnz	r3, 800e716 <_free_r+0x2e>
 800e708:	6063      	str	r3, [r4, #4]
 800e70a:	6014      	str	r4, [r2, #0]
 800e70c:	4628      	mov	r0, r5
 800e70e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e712:	f000 bab9 	b.w	800ec88 <__malloc_unlock>
 800e716:	42a3      	cmp	r3, r4
 800e718:	d90c      	bls.n	800e734 <_free_r+0x4c>
 800e71a:	6821      	ldr	r1, [r4, #0]
 800e71c:	1862      	adds	r2, r4, r1
 800e71e:	4293      	cmp	r3, r2
 800e720:	bf04      	itt	eq
 800e722:	681a      	ldreq	r2, [r3, #0]
 800e724:	685b      	ldreq	r3, [r3, #4]
 800e726:	6063      	str	r3, [r4, #4]
 800e728:	bf04      	itt	eq
 800e72a:	1852      	addeq	r2, r2, r1
 800e72c:	6022      	streq	r2, [r4, #0]
 800e72e:	6004      	str	r4, [r0, #0]
 800e730:	e7ec      	b.n	800e70c <_free_r+0x24>
 800e732:	4613      	mov	r3, r2
 800e734:	685a      	ldr	r2, [r3, #4]
 800e736:	b10a      	cbz	r2, 800e73c <_free_r+0x54>
 800e738:	42a2      	cmp	r2, r4
 800e73a:	d9fa      	bls.n	800e732 <_free_r+0x4a>
 800e73c:	6819      	ldr	r1, [r3, #0]
 800e73e:	1858      	adds	r0, r3, r1
 800e740:	42a0      	cmp	r0, r4
 800e742:	d10b      	bne.n	800e75c <_free_r+0x74>
 800e744:	6820      	ldr	r0, [r4, #0]
 800e746:	4401      	add	r1, r0
 800e748:	1858      	adds	r0, r3, r1
 800e74a:	4282      	cmp	r2, r0
 800e74c:	6019      	str	r1, [r3, #0]
 800e74e:	d1dd      	bne.n	800e70c <_free_r+0x24>
 800e750:	6810      	ldr	r0, [r2, #0]
 800e752:	6852      	ldr	r2, [r2, #4]
 800e754:	605a      	str	r2, [r3, #4]
 800e756:	4401      	add	r1, r0
 800e758:	6019      	str	r1, [r3, #0]
 800e75a:	e7d7      	b.n	800e70c <_free_r+0x24>
 800e75c:	d902      	bls.n	800e764 <_free_r+0x7c>
 800e75e:	230c      	movs	r3, #12
 800e760:	602b      	str	r3, [r5, #0]
 800e762:	e7d3      	b.n	800e70c <_free_r+0x24>
 800e764:	6820      	ldr	r0, [r4, #0]
 800e766:	1821      	adds	r1, r4, r0
 800e768:	428a      	cmp	r2, r1
 800e76a:	bf04      	itt	eq
 800e76c:	6811      	ldreq	r1, [r2, #0]
 800e76e:	6852      	ldreq	r2, [r2, #4]
 800e770:	6062      	str	r2, [r4, #4]
 800e772:	bf04      	itt	eq
 800e774:	1809      	addeq	r1, r1, r0
 800e776:	6021      	streq	r1, [r4, #0]
 800e778:	605c      	str	r4, [r3, #4]
 800e77a:	e7c7      	b.n	800e70c <_free_r+0x24>
 800e77c:	bd38      	pop	{r3, r4, r5, pc}
 800e77e:	bf00      	nop
 800e780:	20001e34 	.word	0x20001e34

0800e784 <_malloc_r>:
 800e784:	b570      	push	{r4, r5, r6, lr}
 800e786:	1ccd      	adds	r5, r1, #3
 800e788:	f025 0503 	bic.w	r5, r5, #3
 800e78c:	3508      	adds	r5, #8
 800e78e:	2d0c      	cmp	r5, #12
 800e790:	bf38      	it	cc
 800e792:	250c      	movcc	r5, #12
 800e794:	2d00      	cmp	r5, #0
 800e796:	4606      	mov	r6, r0
 800e798:	db01      	blt.n	800e79e <_malloc_r+0x1a>
 800e79a:	42a9      	cmp	r1, r5
 800e79c:	d903      	bls.n	800e7a6 <_malloc_r+0x22>
 800e79e:	230c      	movs	r3, #12
 800e7a0:	6033      	str	r3, [r6, #0]
 800e7a2:	2000      	movs	r0, #0
 800e7a4:	bd70      	pop	{r4, r5, r6, pc}
 800e7a6:	f000 fa6e 	bl	800ec86 <__malloc_lock>
 800e7aa:	4a21      	ldr	r2, [pc, #132]	; (800e830 <_malloc_r+0xac>)
 800e7ac:	6814      	ldr	r4, [r2, #0]
 800e7ae:	4621      	mov	r1, r4
 800e7b0:	b991      	cbnz	r1, 800e7d8 <_malloc_r+0x54>
 800e7b2:	4c20      	ldr	r4, [pc, #128]	; (800e834 <_malloc_r+0xb0>)
 800e7b4:	6823      	ldr	r3, [r4, #0]
 800e7b6:	b91b      	cbnz	r3, 800e7c0 <_malloc_r+0x3c>
 800e7b8:	4630      	mov	r0, r6
 800e7ba:	f000 f98f 	bl	800eadc <_sbrk_r>
 800e7be:	6020      	str	r0, [r4, #0]
 800e7c0:	4629      	mov	r1, r5
 800e7c2:	4630      	mov	r0, r6
 800e7c4:	f000 f98a 	bl	800eadc <_sbrk_r>
 800e7c8:	1c43      	adds	r3, r0, #1
 800e7ca:	d124      	bne.n	800e816 <_malloc_r+0x92>
 800e7cc:	230c      	movs	r3, #12
 800e7ce:	6033      	str	r3, [r6, #0]
 800e7d0:	4630      	mov	r0, r6
 800e7d2:	f000 fa59 	bl	800ec88 <__malloc_unlock>
 800e7d6:	e7e4      	b.n	800e7a2 <_malloc_r+0x1e>
 800e7d8:	680b      	ldr	r3, [r1, #0]
 800e7da:	1b5b      	subs	r3, r3, r5
 800e7dc:	d418      	bmi.n	800e810 <_malloc_r+0x8c>
 800e7de:	2b0b      	cmp	r3, #11
 800e7e0:	d90f      	bls.n	800e802 <_malloc_r+0x7e>
 800e7e2:	600b      	str	r3, [r1, #0]
 800e7e4:	50cd      	str	r5, [r1, r3]
 800e7e6:	18cc      	adds	r4, r1, r3
 800e7e8:	4630      	mov	r0, r6
 800e7ea:	f000 fa4d 	bl	800ec88 <__malloc_unlock>
 800e7ee:	f104 000b 	add.w	r0, r4, #11
 800e7f2:	1d23      	adds	r3, r4, #4
 800e7f4:	f020 0007 	bic.w	r0, r0, #7
 800e7f8:	1ac3      	subs	r3, r0, r3
 800e7fa:	d0d3      	beq.n	800e7a4 <_malloc_r+0x20>
 800e7fc:	425a      	negs	r2, r3
 800e7fe:	50e2      	str	r2, [r4, r3]
 800e800:	e7d0      	b.n	800e7a4 <_malloc_r+0x20>
 800e802:	428c      	cmp	r4, r1
 800e804:	684b      	ldr	r3, [r1, #4]
 800e806:	bf16      	itet	ne
 800e808:	6063      	strne	r3, [r4, #4]
 800e80a:	6013      	streq	r3, [r2, #0]
 800e80c:	460c      	movne	r4, r1
 800e80e:	e7eb      	b.n	800e7e8 <_malloc_r+0x64>
 800e810:	460c      	mov	r4, r1
 800e812:	6849      	ldr	r1, [r1, #4]
 800e814:	e7cc      	b.n	800e7b0 <_malloc_r+0x2c>
 800e816:	1cc4      	adds	r4, r0, #3
 800e818:	f024 0403 	bic.w	r4, r4, #3
 800e81c:	42a0      	cmp	r0, r4
 800e81e:	d005      	beq.n	800e82c <_malloc_r+0xa8>
 800e820:	1a21      	subs	r1, r4, r0
 800e822:	4630      	mov	r0, r6
 800e824:	f000 f95a 	bl	800eadc <_sbrk_r>
 800e828:	3001      	adds	r0, #1
 800e82a:	d0cf      	beq.n	800e7cc <_malloc_r+0x48>
 800e82c:	6025      	str	r5, [r4, #0]
 800e82e:	e7db      	b.n	800e7e8 <_malloc_r+0x64>
 800e830:	20001e34 	.word	0x20001e34
 800e834:	20001e38 	.word	0x20001e38

0800e838 <__ssputs_r>:
 800e838:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e83c:	688e      	ldr	r6, [r1, #8]
 800e83e:	429e      	cmp	r6, r3
 800e840:	4682      	mov	sl, r0
 800e842:	460c      	mov	r4, r1
 800e844:	4690      	mov	r8, r2
 800e846:	4699      	mov	r9, r3
 800e848:	d837      	bhi.n	800e8ba <__ssputs_r+0x82>
 800e84a:	898a      	ldrh	r2, [r1, #12]
 800e84c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800e850:	d031      	beq.n	800e8b6 <__ssputs_r+0x7e>
 800e852:	6825      	ldr	r5, [r4, #0]
 800e854:	6909      	ldr	r1, [r1, #16]
 800e856:	1a6f      	subs	r7, r5, r1
 800e858:	6965      	ldr	r5, [r4, #20]
 800e85a:	2302      	movs	r3, #2
 800e85c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e860:	fb95 f5f3 	sdiv	r5, r5, r3
 800e864:	f109 0301 	add.w	r3, r9, #1
 800e868:	443b      	add	r3, r7
 800e86a:	429d      	cmp	r5, r3
 800e86c:	bf38      	it	cc
 800e86e:	461d      	movcc	r5, r3
 800e870:	0553      	lsls	r3, r2, #21
 800e872:	d530      	bpl.n	800e8d6 <__ssputs_r+0x9e>
 800e874:	4629      	mov	r1, r5
 800e876:	f7ff ff85 	bl	800e784 <_malloc_r>
 800e87a:	4606      	mov	r6, r0
 800e87c:	b950      	cbnz	r0, 800e894 <__ssputs_r+0x5c>
 800e87e:	230c      	movs	r3, #12
 800e880:	f8ca 3000 	str.w	r3, [sl]
 800e884:	89a3      	ldrh	r3, [r4, #12]
 800e886:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e88a:	81a3      	strh	r3, [r4, #12]
 800e88c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e890:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e894:	463a      	mov	r2, r7
 800e896:	6921      	ldr	r1, [r4, #16]
 800e898:	f7ff fc32 	bl	800e100 <memcpy>
 800e89c:	89a3      	ldrh	r3, [r4, #12]
 800e89e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800e8a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e8a6:	81a3      	strh	r3, [r4, #12]
 800e8a8:	6126      	str	r6, [r4, #16]
 800e8aa:	6165      	str	r5, [r4, #20]
 800e8ac:	443e      	add	r6, r7
 800e8ae:	1bed      	subs	r5, r5, r7
 800e8b0:	6026      	str	r6, [r4, #0]
 800e8b2:	60a5      	str	r5, [r4, #8]
 800e8b4:	464e      	mov	r6, r9
 800e8b6:	454e      	cmp	r6, r9
 800e8b8:	d900      	bls.n	800e8bc <__ssputs_r+0x84>
 800e8ba:	464e      	mov	r6, r9
 800e8bc:	4632      	mov	r2, r6
 800e8be:	4641      	mov	r1, r8
 800e8c0:	6820      	ldr	r0, [r4, #0]
 800e8c2:	f000 f9c7 	bl	800ec54 <memmove>
 800e8c6:	68a3      	ldr	r3, [r4, #8]
 800e8c8:	1b9b      	subs	r3, r3, r6
 800e8ca:	60a3      	str	r3, [r4, #8]
 800e8cc:	6823      	ldr	r3, [r4, #0]
 800e8ce:	441e      	add	r6, r3
 800e8d0:	6026      	str	r6, [r4, #0]
 800e8d2:	2000      	movs	r0, #0
 800e8d4:	e7dc      	b.n	800e890 <__ssputs_r+0x58>
 800e8d6:	462a      	mov	r2, r5
 800e8d8:	f000 f9d7 	bl	800ec8a <_realloc_r>
 800e8dc:	4606      	mov	r6, r0
 800e8de:	2800      	cmp	r0, #0
 800e8e0:	d1e2      	bne.n	800e8a8 <__ssputs_r+0x70>
 800e8e2:	6921      	ldr	r1, [r4, #16]
 800e8e4:	4650      	mov	r0, sl
 800e8e6:	f7ff feff 	bl	800e6e8 <_free_r>
 800e8ea:	e7c8      	b.n	800e87e <__ssputs_r+0x46>

0800e8ec <_svfiprintf_r>:
 800e8ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e8f0:	461d      	mov	r5, r3
 800e8f2:	898b      	ldrh	r3, [r1, #12]
 800e8f4:	061f      	lsls	r7, r3, #24
 800e8f6:	b09d      	sub	sp, #116	; 0x74
 800e8f8:	4680      	mov	r8, r0
 800e8fa:	460c      	mov	r4, r1
 800e8fc:	4616      	mov	r6, r2
 800e8fe:	d50f      	bpl.n	800e920 <_svfiprintf_r+0x34>
 800e900:	690b      	ldr	r3, [r1, #16]
 800e902:	b96b      	cbnz	r3, 800e920 <_svfiprintf_r+0x34>
 800e904:	2140      	movs	r1, #64	; 0x40
 800e906:	f7ff ff3d 	bl	800e784 <_malloc_r>
 800e90a:	6020      	str	r0, [r4, #0]
 800e90c:	6120      	str	r0, [r4, #16]
 800e90e:	b928      	cbnz	r0, 800e91c <_svfiprintf_r+0x30>
 800e910:	230c      	movs	r3, #12
 800e912:	f8c8 3000 	str.w	r3, [r8]
 800e916:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e91a:	e0c8      	b.n	800eaae <_svfiprintf_r+0x1c2>
 800e91c:	2340      	movs	r3, #64	; 0x40
 800e91e:	6163      	str	r3, [r4, #20]
 800e920:	2300      	movs	r3, #0
 800e922:	9309      	str	r3, [sp, #36]	; 0x24
 800e924:	2320      	movs	r3, #32
 800e926:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e92a:	2330      	movs	r3, #48	; 0x30
 800e92c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e930:	9503      	str	r5, [sp, #12]
 800e932:	f04f 0b01 	mov.w	fp, #1
 800e936:	4637      	mov	r7, r6
 800e938:	463d      	mov	r5, r7
 800e93a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800e93e:	b10b      	cbz	r3, 800e944 <_svfiprintf_r+0x58>
 800e940:	2b25      	cmp	r3, #37	; 0x25
 800e942:	d13e      	bne.n	800e9c2 <_svfiprintf_r+0xd6>
 800e944:	ebb7 0a06 	subs.w	sl, r7, r6
 800e948:	d00b      	beq.n	800e962 <_svfiprintf_r+0x76>
 800e94a:	4653      	mov	r3, sl
 800e94c:	4632      	mov	r2, r6
 800e94e:	4621      	mov	r1, r4
 800e950:	4640      	mov	r0, r8
 800e952:	f7ff ff71 	bl	800e838 <__ssputs_r>
 800e956:	3001      	adds	r0, #1
 800e958:	f000 80a4 	beq.w	800eaa4 <_svfiprintf_r+0x1b8>
 800e95c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e95e:	4453      	add	r3, sl
 800e960:	9309      	str	r3, [sp, #36]	; 0x24
 800e962:	783b      	ldrb	r3, [r7, #0]
 800e964:	2b00      	cmp	r3, #0
 800e966:	f000 809d 	beq.w	800eaa4 <_svfiprintf_r+0x1b8>
 800e96a:	2300      	movs	r3, #0
 800e96c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e970:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e974:	9304      	str	r3, [sp, #16]
 800e976:	9307      	str	r3, [sp, #28]
 800e978:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e97c:	931a      	str	r3, [sp, #104]	; 0x68
 800e97e:	462f      	mov	r7, r5
 800e980:	2205      	movs	r2, #5
 800e982:	f817 1b01 	ldrb.w	r1, [r7], #1
 800e986:	4850      	ldr	r0, [pc, #320]	; (800eac8 <_svfiprintf_r+0x1dc>)
 800e988:	f7f1 fc52 	bl	8000230 <memchr>
 800e98c:	9b04      	ldr	r3, [sp, #16]
 800e98e:	b9d0      	cbnz	r0, 800e9c6 <_svfiprintf_r+0xda>
 800e990:	06d9      	lsls	r1, r3, #27
 800e992:	bf44      	itt	mi
 800e994:	2220      	movmi	r2, #32
 800e996:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800e99a:	071a      	lsls	r2, r3, #28
 800e99c:	bf44      	itt	mi
 800e99e:	222b      	movmi	r2, #43	; 0x2b
 800e9a0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800e9a4:	782a      	ldrb	r2, [r5, #0]
 800e9a6:	2a2a      	cmp	r2, #42	; 0x2a
 800e9a8:	d015      	beq.n	800e9d6 <_svfiprintf_r+0xea>
 800e9aa:	9a07      	ldr	r2, [sp, #28]
 800e9ac:	462f      	mov	r7, r5
 800e9ae:	2000      	movs	r0, #0
 800e9b0:	250a      	movs	r5, #10
 800e9b2:	4639      	mov	r1, r7
 800e9b4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e9b8:	3b30      	subs	r3, #48	; 0x30
 800e9ba:	2b09      	cmp	r3, #9
 800e9bc:	d94d      	bls.n	800ea5a <_svfiprintf_r+0x16e>
 800e9be:	b1b8      	cbz	r0, 800e9f0 <_svfiprintf_r+0x104>
 800e9c0:	e00f      	b.n	800e9e2 <_svfiprintf_r+0xf6>
 800e9c2:	462f      	mov	r7, r5
 800e9c4:	e7b8      	b.n	800e938 <_svfiprintf_r+0x4c>
 800e9c6:	4a40      	ldr	r2, [pc, #256]	; (800eac8 <_svfiprintf_r+0x1dc>)
 800e9c8:	1a80      	subs	r0, r0, r2
 800e9ca:	fa0b f000 	lsl.w	r0, fp, r0
 800e9ce:	4318      	orrs	r0, r3
 800e9d0:	9004      	str	r0, [sp, #16]
 800e9d2:	463d      	mov	r5, r7
 800e9d4:	e7d3      	b.n	800e97e <_svfiprintf_r+0x92>
 800e9d6:	9a03      	ldr	r2, [sp, #12]
 800e9d8:	1d11      	adds	r1, r2, #4
 800e9da:	6812      	ldr	r2, [r2, #0]
 800e9dc:	9103      	str	r1, [sp, #12]
 800e9de:	2a00      	cmp	r2, #0
 800e9e0:	db01      	blt.n	800e9e6 <_svfiprintf_r+0xfa>
 800e9e2:	9207      	str	r2, [sp, #28]
 800e9e4:	e004      	b.n	800e9f0 <_svfiprintf_r+0x104>
 800e9e6:	4252      	negs	r2, r2
 800e9e8:	f043 0302 	orr.w	r3, r3, #2
 800e9ec:	9207      	str	r2, [sp, #28]
 800e9ee:	9304      	str	r3, [sp, #16]
 800e9f0:	783b      	ldrb	r3, [r7, #0]
 800e9f2:	2b2e      	cmp	r3, #46	; 0x2e
 800e9f4:	d10c      	bne.n	800ea10 <_svfiprintf_r+0x124>
 800e9f6:	787b      	ldrb	r3, [r7, #1]
 800e9f8:	2b2a      	cmp	r3, #42	; 0x2a
 800e9fa:	d133      	bne.n	800ea64 <_svfiprintf_r+0x178>
 800e9fc:	9b03      	ldr	r3, [sp, #12]
 800e9fe:	1d1a      	adds	r2, r3, #4
 800ea00:	681b      	ldr	r3, [r3, #0]
 800ea02:	9203      	str	r2, [sp, #12]
 800ea04:	2b00      	cmp	r3, #0
 800ea06:	bfb8      	it	lt
 800ea08:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800ea0c:	3702      	adds	r7, #2
 800ea0e:	9305      	str	r3, [sp, #20]
 800ea10:	4d2e      	ldr	r5, [pc, #184]	; (800eacc <_svfiprintf_r+0x1e0>)
 800ea12:	7839      	ldrb	r1, [r7, #0]
 800ea14:	2203      	movs	r2, #3
 800ea16:	4628      	mov	r0, r5
 800ea18:	f7f1 fc0a 	bl	8000230 <memchr>
 800ea1c:	b138      	cbz	r0, 800ea2e <_svfiprintf_r+0x142>
 800ea1e:	2340      	movs	r3, #64	; 0x40
 800ea20:	1b40      	subs	r0, r0, r5
 800ea22:	fa03 f000 	lsl.w	r0, r3, r0
 800ea26:	9b04      	ldr	r3, [sp, #16]
 800ea28:	4303      	orrs	r3, r0
 800ea2a:	3701      	adds	r7, #1
 800ea2c:	9304      	str	r3, [sp, #16]
 800ea2e:	7839      	ldrb	r1, [r7, #0]
 800ea30:	4827      	ldr	r0, [pc, #156]	; (800ead0 <_svfiprintf_r+0x1e4>)
 800ea32:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ea36:	2206      	movs	r2, #6
 800ea38:	1c7e      	adds	r6, r7, #1
 800ea3a:	f7f1 fbf9 	bl	8000230 <memchr>
 800ea3e:	2800      	cmp	r0, #0
 800ea40:	d038      	beq.n	800eab4 <_svfiprintf_r+0x1c8>
 800ea42:	4b24      	ldr	r3, [pc, #144]	; (800ead4 <_svfiprintf_r+0x1e8>)
 800ea44:	bb13      	cbnz	r3, 800ea8c <_svfiprintf_r+0x1a0>
 800ea46:	9b03      	ldr	r3, [sp, #12]
 800ea48:	3307      	adds	r3, #7
 800ea4a:	f023 0307 	bic.w	r3, r3, #7
 800ea4e:	3308      	adds	r3, #8
 800ea50:	9303      	str	r3, [sp, #12]
 800ea52:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ea54:	444b      	add	r3, r9
 800ea56:	9309      	str	r3, [sp, #36]	; 0x24
 800ea58:	e76d      	b.n	800e936 <_svfiprintf_r+0x4a>
 800ea5a:	fb05 3202 	mla	r2, r5, r2, r3
 800ea5e:	2001      	movs	r0, #1
 800ea60:	460f      	mov	r7, r1
 800ea62:	e7a6      	b.n	800e9b2 <_svfiprintf_r+0xc6>
 800ea64:	2300      	movs	r3, #0
 800ea66:	3701      	adds	r7, #1
 800ea68:	9305      	str	r3, [sp, #20]
 800ea6a:	4619      	mov	r1, r3
 800ea6c:	250a      	movs	r5, #10
 800ea6e:	4638      	mov	r0, r7
 800ea70:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ea74:	3a30      	subs	r2, #48	; 0x30
 800ea76:	2a09      	cmp	r2, #9
 800ea78:	d903      	bls.n	800ea82 <_svfiprintf_r+0x196>
 800ea7a:	2b00      	cmp	r3, #0
 800ea7c:	d0c8      	beq.n	800ea10 <_svfiprintf_r+0x124>
 800ea7e:	9105      	str	r1, [sp, #20]
 800ea80:	e7c6      	b.n	800ea10 <_svfiprintf_r+0x124>
 800ea82:	fb05 2101 	mla	r1, r5, r1, r2
 800ea86:	2301      	movs	r3, #1
 800ea88:	4607      	mov	r7, r0
 800ea8a:	e7f0      	b.n	800ea6e <_svfiprintf_r+0x182>
 800ea8c:	ab03      	add	r3, sp, #12
 800ea8e:	9300      	str	r3, [sp, #0]
 800ea90:	4622      	mov	r2, r4
 800ea92:	4b11      	ldr	r3, [pc, #68]	; (800ead8 <_svfiprintf_r+0x1ec>)
 800ea94:	a904      	add	r1, sp, #16
 800ea96:	4640      	mov	r0, r8
 800ea98:	f7fd fdc8 	bl	800c62c <_printf_float>
 800ea9c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800eaa0:	4681      	mov	r9, r0
 800eaa2:	d1d6      	bne.n	800ea52 <_svfiprintf_r+0x166>
 800eaa4:	89a3      	ldrh	r3, [r4, #12]
 800eaa6:	065b      	lsls	r3, r3, #25
 800eaa8:	f53f af35 	bmi.w	800e916 <_svfiprintf_r+0x2a>
 800eaac:	9809      	ldr	r0, [sp, #36]	; 0x24
 800eaae:	b01d      	add	sp, #116	; 0x74
 800eab0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eab4:	ab03      	add	r3, sp, #12
 800eab6:	9300      	str	r3, [sp, #0]
 800eab8:	4622      	mov	r2, r4
 800eaba:	4b07      	ldr	r3, [pc, #28]	; (800ead8 <_svfiprintf_r+0x1ec>)
 800eabc:	a904      	add	r1, sp, #16
 800eabe:	4640      	mov	r0, r8
 800eac0:	f7fe f86a 	bl	800cb98 <_printf_i>
 800eac4:	e7ea      	b.n	800ea9c <_svfiprintf_r+0x1b0>
 800eac6:	bf00      	nop
 800eac8:	0800fd74 	.word	0x0800fd74
 800eacc:	0800fd7a 	.word	0x0800fd7a
 800ead0:	0800fd7e 	.word	0x0800fd7e
 800ead4:	0800c62d 	.word	0x0800c62d
 800ead8:	0800e839 	.word	0x0800e839

0800eadc <_sbrk_r>:
 800eadc:	b538      	push	{r3, r4, r5, lr}
 800eade:	4c06      	ldr	r4, [pc, #24]	; (800eaf8 <_sbrk_r+0x1c>)
 800eae0:	2300      	movs	r3, #0
 800eae2:	4605      	mov	r5, r0
 800eae4:	4608      	mov	r0, r1
 800eae6:	6023      	str	r3, [r4, #0]
 800eae8:	f7f6 ffde 	bl	8005aa8 <_sbrk>
 800eaec:	1c43      	adds	r3, r0, #1
 800eaee:	d102      	bne.n	800eaf6 <_sbrk_r+0x1a>
 800eaf0:	6823      	ldr	r3, [r4, #0]
 800eaf2:	b103      	cbz	r3, 800eaf6 <_sbrk_r+0x1a>
 800eaf4:	602b      	str	r3, [r5, #0]
 800eaf6:	bd38      	pop	{r3, r4, r5, pc}
 800eaf8:	2000265c 	.word	0x2000265c

0800eafc <__sread>:
 800eafc:	b510      	push	{r4, lr}
 800eafe:	460c      	mov	r4, r1
 800eb00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800eb04:	f000 f8e8 	bl	800ecd8 <_read_r>
 800eb08:	2800      	cmp	r0, #0
 800eb0a:	bfab      	itete	ge
 800eb0c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800eb0e:	89a3      	ldrhlt	r3, [r4, #12]
 800eb10:	181b      	addge	r3, r3, r0
 800eb12:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800eb16:	bfac      	ite	ge
 800eb18:	6563      	strge	r3, [r4, #84]	; 0x54
 800eb1a:	81a3      	strhlt	r3, [r4, #12]
 800eb1c:	bd10      	pop	{r4, pc}

0800eb1e <__swrite>:
 800eb1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eb22:	461f      	mov	r7, r3
 800eb24:	898b      	ldrh	r3, [r1, #12]
 800eb26:	05db      	lsls	r3, r3, #23
 800eb28:	4605      	mov	r5, r0
 800eb2a:	460c      	mov	r4, r1
 800eb2c:	4616      	mov	r6, r2
 800eb2e:	d505      	bpl.n	800eb3c <__swrite+0x1e>
 800eb30:	2302      	movs	r3, #2
 800eb32:	2200      	movs	r2, #0
 800eb34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800eb38:	f000 f868 	bl	800ec0c <_lseek_r>
 800eb3c:	89a3      	ldrh	r3, [r4, #12]
 800eb3e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800eb42:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800eb46:	81a3      	strh	r3, [r4, #12]
 800eb48:	4632      	mov	r2, r6
 800eb4a:	463b      	mov	r3, r7
 800eb4c:	4628      	mov	r0, r5
 800eb4e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800eb52:	f000 b817 	b.w	800eb84 <_write_r>

0800eb56 <__sseek>:
 800eb56:	b510      	push	{r4, lr}
 800eb58:	460c      	mov	r4, r1
 800eb5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800eb5e:	f000 f855 	bl	800ec0c <_lseek_r>
 800eb62:	1c43      	adds	r3, r0, #1
 800eb64:	89a3      	ldrh	r3, [r4, #12]
 800eb66:	bf15      	itete	ne
 800eb68:	6560      	strne	r0, [r4, #84]	; 0x54
 800eb6a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800eb6e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800eb72:	81a3      	strheq	r3, [r4, #12]
 800eb74:	bf18      	it	ne
 800eb76:	81a3      	strhne	r3, [r4, #12]
 800eb78:	bd10      	pop	{r4, pc}

0800eb7a <__sclose>:
 800eb7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800eb7e:	f000 b813 	b.w	800eba8 <_close_r>
	...

0800eb84 <_write_r>:
 800eb84:	b538      	push	{r3, r4, r5, lr}
 800eb86:	4c07      	ldr	r4, [pc, #28]	; (800eba4 <_write_r+0x20>)
 800eb88:	4605      	mov	r5, r0
 800eb8a:	4608      	mov	r0, r1
 800eb8c:	4611      	mov	r1, r2
 800eb8e:	2200      	movs	r2, #0
 800eb90:	6022      	str	r2, [r4, #0]
 800eb92:	461a      	mov	r2, r3
 800eb94:	f7f6 fbc5 	bl	8005322 <_write>
 800eb98:	1c43      	adds	r3, r0, #1
 800eb9a:	d102      	bne.n	800eba2 <_write_r+0x1e>
 800eb9c:	6823      	ldr	r3, [r4, #0]
 800eb9e:	b103      	cbz	r3, 800eba2 <_write_r+0x1e>
 800eba0:	602b      	str	r3, [r5, #0]
 800eba2:	bd38      	pop	{r3, r4, r5, pc}
 800eba4:	2000265c 	.word	0x2000265c

0800eba8 <_close_r>:
 800eba8:	b538      	push	{r3, r4, r5, lr}
 800ebaa:	4c06      	ldr	r4, [pc, #24]	; (800ebc4 <_close_r+0x1c>)
 800ebac:	2300      	movs	r3, #0
 800ebae:	4605      	mov	r5, r0
 800ebb0:	4608      	mov	r0, r1
 800ebb2:	6023      	str	r3, [r4, #0]
 800ebb4:	f7f6 ff43 	bl	8005a3e <_close>
 800ebb8:	1c43      	adds	r3, r0, #1
 800ebba:	d102      	bne.n	800ebc2 <_close_r+0x1a>
 800ebbc:	6823      	ldr	r3, [r4, #0]
 800ebbe:	b103      	cbz	r3, 800ebc2 <_close_r+0x1a>
 800ebc0:	602b      	str	r3, [r5, #0]
 800ebc2:	bd38      	pop	{r3, r4, r5, pc}
 800ebc4:	2000265c 	.word	0x2000265c

0800ebc8 <_fstat_r>:
 800ebc8:	b538      	push	{r3, r4, r5, lr}
 800ebca:	4c07      	ldr	r4, [pc, #28]	; (800ebe8 <_fstat_r+0x20>)
 800ebcc:	2300      	movs	r3, #0
 800ebce:	4605      	mov	r5, r0
 800ebd0:	4608      	mov	r0, r1
 800ebd2:	4611      	mov	r1, r2
 800ebd4:	6023      	str	r3, [r4, #0]
 800ebd6:	f7f6 ff3e 	bl	8005a56 <_fstat>
 800ebda:	1c43      	adds	r3, r0, #1
 800ebdc:	d102      	bne.n	800ebe4 <_fstat_r+0x1c>
 800ebde:	6823      	ldr	r3, [r4, #0]
 800ebe0:	b103      	cbz	r3, 800ebe4 <_fstat_r+0x1c>
 800ebe2:	602b      	str	r3, [r5, #0]
 800ebe4:	bd38      	pop	{r3, r4, r5, pc}
 800ebe6:	bf00      	nop
 800ebe8:	2000265c 	.word	0x2000265c

0800ebec <_isatty_r>:
 800ebec:	b538      	push	{r3, r4, r5, lr}
 800ebee:	4c06      	ldr	r4, [pc, #24]	; (800ec08 <_isatty_r+0x1c>)
 800ebf0:	2300      	movs	r3, #0
 800ebf2:	4605      	mov	r5, r0
 800ebf4:	4608      	mov	r0, r1
 800ebf6:	6023      	str	r3, [r4, #0]
 800ebf8:	f7f6 ff3d 	bl	8005a76 <_isatty>
 800ebfc:	1c43      	adds	r3, r0, #1
 800ebfe:	d102      	bne.n	800ec06 <_isatty_r+0x1a>
 800ec00:	6823      	ldr	r3, [r4, #0]
 800ec02:	b103      	cbz	r3, 800ec06 <_isatty_r+0x1a>
 800ec04:	602b      	str	r3, [r5, #0]
 800ec06:	bd38      	pop	{r3, r4, r5, pc}
 800ec08:	2000265c 	.word	0x2000265c

0800ec0c <_lseek_r>:
 800ec0c:	b538      	push	{r3, r4, r5, lr}
 800ec0e:	4c07      	ldr	r4, [pc, #28]	; (800ec2c <_lseek_r+0x20>)
 800ec10:	4605      	mov	r5, r0
 800ec12:	4608      	mov	r0, r1
 800ec14:	4611      	mov	r1, r2
 800ec16:	2200      	movs	r2, #0
 800ec18:	6022      	str	r2, [r4, #0]
 800ec1a:	461a      	mov	r2, r3
 800ec1c:	f7f6 ff36 	bl	8005a8c <_lseek>
 800ec20:	1c43      	adds	r3, r0, #1
 800ec22:	d102      	bne.n	800ec2a <_lseek_r+0x1e>
 800ec24:	6823      	ldr	r3, [r4, #0]
 800ec26:	b103      	cbz	r3, 800ec2a <_lseek_r+0x1e>
 800ec28:	602b      	str	r3, [r5, #0]
 800ec2a:	bd38      	pop	{r3, r4, r5, pc}
 800ec2c:	2000265c 	.word	0x2000265c

0800ec30 <__ascii_mbtowc>:
 800ec30:	b082      	sub	sp, #8
 800ec32:	b901      	cbnz	r1, 800ec36 <__ascii_mbtowc+0x6>
 800ec34:	a901      	add	r1, sp, #4
 800ec36:	b142      	cbz	r2, 800ec4a <__ascii_mbtowc+0x1a>
 800ec38:	b14b      	cbz	r3, 800ec4e <__ascii_mbtowc+0x1e>
 800ec3a:	7813      	ldrb	r3, [r2, #0]
 800ec3c:	600b      	str	r3, [r1, #0]
 800ec3e:	7812      	ldrb	r2, [r2, #0]
 800ec40:	1c10      	adds	r0, r2, #0
 800ec42:	bf18      	it	ne
 800ec44:	2001      	movne	r0, #1
 800ec46:	b002      	add	sp, #8
 800ec48:	4770      	bx	lr
 800ec4a:	4610      	mov	r0, r2
 800ec4c:	e7fb      	b.n	800ec46 <__ascii_mbtowc+0x16>
 800ec4e:	f06f 0001 	mvn.w	r0, #1
 800ec52:	e7f8      	b.n	800ec46 <__ascii_mbtowc+0x16>

0800ec54 <memmove>:
 800ec54:	4288      	cmp	r0, r1
 800ec56:	b510      	push	{r4, lr}
 800ec58:	eb01 0302 	add.w	r3, r1, r2
 800ec5c:	d807      	bhi.n	800ec6e <memmove+0x1a>
 800ec5e:	1e42      	subs	r2, r0, #1
 800ec60:	4299      	cmp	r1, r3
 800ec62:	d00a      	beq.n	800ec7a <memmove+0x26>
 800ec64:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ec68:	f802 4f01 	strb.w	r4, [r2, #1]!
 800ec6c:	e7f8      	b.n	800ec60 <memmove+0xc>
 800ec6e:	4283      	cmp	r3, r0
 800ec70:	d9f5      	bls.n	800ec5e <memmove+0xa>
 800ec72:	1881      	adds	r1, r0, r2
 800ec74:	1ad2      	subs	r2, r2, r3
 800ec76:	42d3      	cmn	r3, r2
 800ec78:	d100      	bne.n	800ec7c <memmove+0x28>
 800ec7a:	bd10      	pop	{r4, pc}
 800ec7c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ec80:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800ec84:	e7f7      	b.n	800ec76 <memmove+0x22>

0800ec86 <__malloc_lock>:
 800ec86:	4770      	bx	lr

0800ec88 <__malloc_unlock>:
 800ec88:	4770      	bx	lr

0800ec8a <_realloc_r>:
 800ec8a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ec8c:	4607      	mov	r7, r0
 800ec8e:	4614      	mov	r4, r2
 800ec90:	460e      	mov	r6, r1
 800ec92:	b921      	cbnz	r1, 800ec9e <_realloc_r+0x14>
 800ec94:	4611      	mov	r1, r2
 800ec96:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800ec9a:	f7ff bd73 	b.w	800e784 <_malloc_r>
 800ec9e:	b922      	cbnz	r2, 800ecaa <_realloc_r+0x20>
 800eca0:	f7ff fd22 	bl	800e6e8 <_free_r>
 800eca4:	4625      	mov	r5, r4
 800eca6:	4628      	mov	r0, r5
 800eca8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ecaa:	f000 f834 	bl	800ed16 <_malloc_usable_size_r>
 800ecae:	42a0      	cmp	r0, r4
 800ecb0:	d20f      	bcs.n	800ecd2 <_realloc_r+0x48>
 800ecb2:	4621      	mov	r1, r4
 800ecb4:	4638      	mov	r0, r7
 800ecb6:	f7ff fd65 	bl	800e784 <_malloc_r>
 800ecba:	4605      	mov	r5, r0
 800ecbc:	2800      	cmp	r0, #0
 800ecbe:	d0f2      	beq.n	800eca6 <_realloc_r+0x1c>
 800ecc0:	4631      	mov	r1, r6
 800ecc2:	4622      	mov	r2, r4
 800ecc4:	f7ff fa1c 	bl	800e100 <memcpy>
 800ecc8:	4631      	mov	r1, r6
 800ecca:	4638      	mov	r0, r7
 800eccc:	f7ff fd0c 	bl	800e6e8 <_free_r>
 800ecd0:	e7e9      	b.n	800eca6 <_realloc_r+0x1c>
 800ecd2:	4635      	mov	r5, r6
 800ecd4:	e7e7      	b.n	800eca6 <_realloc_r+0x1c>
	...

0800ecd8 <_read_r>:
 800ecd8:	b538      	push	{r3, r4, r5, lr}
 800ecda:	4c07      	ldr	r4, [pc, #28]	; (800ecf8 <_read_r+0x20>)
 800ecdc:	4605      	mov	r5, r0
 800ecde:	4608      	mov	r0, r1
 800ece0:	4611      	mov	r1, r2
 800ece2:	2200      	movs	r2, #0
 800ece4:	6022      	str	r2, [r4, #0]
 800ece6:	461a      	mov	r2, r3
 800ece8:	f7f6 fe8c 	bl	8005a04 <_read>
 800ecec:	1c43      	adds	r3, r0, #1
 800ecee:	d102      	bne.n	800ecf6 <_read_r+0x1e>
 800ecf0:	6823      	ldr	r3, [r4, #0]
 800ecf2:	b103      	cbz	r3, 800ecf6 <_read_r+0x1e>
 800ecf4:	602b      	str	r3, [r5, #0]
 800ecf6:	bd38      	pop	{r3, r4, r5, pc}
 800ecf8:	2000265c 	.word	0x2000265c

0800ecfc <__ascii_wctomb>:
 800ecfc:	b149      	cbz	r1, 800ed12 <__ascii_wctomb+0x16>
 800ecfe:	2aff      	cmp	r2, #255	; 0xff
 800ed00:	bf85      	ittet	hi
 800ed02:	238a      	movhi	r3, #138	; 0x8a
 800ed04:	6003      	strhi	r3, [r0, #0]
 800ed06:	700a      	strbls	r2, [r1, #0]
 800ed08:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800ed0c:	bf98      	it	ls
 800ed0e:	2001      	movls	r0, #1
 800ed10:	4770      	bx	lr
 800ed12:	4608      	mov	r0, r1
 800ed14:	4770      	bx	lr

0800ed16 <_malloc_usable_size_r>:
 800ed16:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ed1a:	1f18      	subs	r0, r3, #4
 800ed1c:	2b00      	cmp	r3, #0
 800ed1e:	bfbc      	itt	lt
 800ed20:	580b      	ldrlt	r3, [r1, r0]
 800ed22:	18c0      	addlt	r0, r0, r3
 800ed24:	4770      	bx	lr
	...

0800ed28 <_init>:
 800ed28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ed2a:	bf00      	nop
 800ed2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ed2e:	bc08      	pop	{r3}
 800ed30:	469e      	mov	lr, r3
 800ed32:	4770      	bx	lr

0800ed34 <_fini>:
 800ed34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ed36:	bf00      	nop
 800ed38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ed3a:	bc08      	pop	{r3}
 800ed3c:	469e      	mov	lr, r3
 800ed3e:	4770      	bx	lr
