#define	ADC_CFGR_ADEN_Pos                                   (0)
#define	ADC_CFGR_ADEN                                       (0x01U << ADC_CFGR_ADEN_Pos)
#define	ADC_CFGR_ADWEN_Pos                                  (1)
#define	ADC_CFGR_ADWEN                                      (0x01U << ADC_CFGR_ADWEN_Pos)
#define	ADC_CFGR_TVSEN_Pos                                  (2)
#define	ADC_CFGR_TVSEN                                      (0x01U << ADC_CFGR_TVSEN_Pos)
#define	ADC_CFGR_ADCPRE_Pos                                 (4)
#define	ADC_CFGR_ADCPRE                                     (0x07U << ADC_CFGR_ADCPRE_Pos)
#define	ADC_CFGR_RSLTCTL_Pos                                (7)
#define	ADC_CFGR_RSLTCTL                                    (0x07U << ADC_CFGR_RSLTCTL_Pos)
#define	ADC_CFGR_SAMCTL_Pos                                 (10)
#define	ADC_CFGR_SAMCTL                                     (0x07U << ADC_CFGR_SAMCTL_Pos)
#define	ADC_CHnDR_DATA_Pos                                  (0)
#define	ADC_CHnDR_DATA                                      (0xFFFFU << ADC_CHnDR_DATA_Pos)
#define	ADC_CHnDR_OVERRUN_Pos                               (20)
#define	ADC_CHnDR_OVERRUN                                   (0x01U << ADC_CHnDR_OVERRUN_Pos)
#define	ADC_CHnDR_VALID_Pos                                 (21)
#define	ADC_CHnDR_VALID                                     (0x01U << ADC_CHnDR_VALID_Pos)
#define	ADC_CHSR_CH0_Pos                                    (0)
#define	ADC_CHSR_CH0                                        (0x01U << ADC_CHSR_CH0_Pos)
#define	ADC_CHSR_CH1_Pos                                    (1)
#define	ADC_CHSR_CH1                                        (0x01U << ADC_CHSR_CH1_Pos)
#define	ADC_CHSR_CH2_Pos                                    (2)
#define	ADC_CHSR_CH2                                        (0x01U << ADC_CHSR_CH2_Pos)
#define	ADC_CHSR_CH3_Pos                                    (3)
#define	ADC_CHSR_CH3                                        (0x01U << ADC_CHSR_CH3_Pos)
#define	ADC_CHSR_CH4_Pos                                    (4)
#define	ADC_CHSR_CH4                                        (0x01U << ADC_CHSR_CH4_Pos)
#define	ADC_CHSR_CH5_Pos                                    (5)
#define	ADC_CHSR_CH5                                        (0x01U << ADC_CHSR_CH5_Pos)
#define	ADC_CHSR_CH6_Pos                                    (6)
#define	ADC_CHSR_CH6                                        (0x01U << ADC_CHSR_CH6_Pos)
#define	ADC_CHSR_CH7_Pos                                    (7)
#define	ADC_CHSR_CH7                                        (0x01U << ADC_CHSR_CH7_Pos)
#define	ADC_CHSR_CHTV_Pos                                   (8)
#define	ADC_CHSR_CHTV                                       (0x01U << ADC_CHSR_CHTV_Pos)
#define	ADC_CMPR_CMPLDATA_Pos                               (0)
#define	ADC_CMPR_CMPLDATA                                   (0xFFFU << ADC_CMPR_CMPLDATA_Pos)
#define	ADC_CMPR_CMPHDATA_Pos                               (16)
#define	ADC_CMPR_CMPHDATA                                   (0xFFFU << ADC_CMPR_CMPHDATA_Pos)
#define	ADC_CR_ADIE_Pos                                     (0)
#define	ADC_CR_ADIE                                         (0x01U << ADC_CR_ADIE_Pos)
#define	ADC_CR_ADWIE_Pos                                    (1)
#define	ADC_CR_ADWIE                                        (0x01U << ADC_CR_ADWIE_Pos)
#define	ADC_CR_TRGEN_Pos                                    (2)
#define	ADC_CR_TRGEN                                        (0x01U << ADC_CR_TRGEN_Pos)
#define	ADC_CR_DMAEN_Pos                                    (3)
#define	ADC_CR_DMAEN                                        (0x01U << ADC_CR_DMAEN_Pos)
#define	ADC_CR_TRGSEL_Pos                                   (4)
#define	ADC_CR_TRGSEL                                       (0x07U << ADC_CR_TRGSEL_Pos)
#define	ADC_CR_SYNCEN_Pos                                   (7)
#define	ADC_CR_SYNCEN                                       (0x01U << ADC_CR_SYNCEN_Pos)
#define	ADC_CR_ADST_Pos                                     (8)
#define	ADC_CR_ADST                                         (0x01U << ADC_CR_ADST_Pos)
#define	ADC_CR_MODE_Pos                                     (9)
#define	ADC_CR_MODE                                         (0x03U << ADC_CR_MODE_Pos)
#define	ADC_CR_ALIGN_Pos                                    (11)
#define	ADC_CR_ALIGN                                        (0x01U << ADC_CR_ALIGN_Pos)
#define	ADC_CR_CMPCH_Pos                                    (12)
#define	ADC_CR_CMPCH                                        (0xFU << ADC_CR_CMPCH_Pos)
#define	ADC_DR_DATA_Pos                                     (0)
#define	ADC_DR_DATA                                         (0xFFFFU << ADC_DR_DATA_Pos)
#define	ADC_DR_OVERRUN_Pos                                  (20)
#define	ADC_DR_OVERRUN                                      (0x01U << ADC_DR_OVERRUN_Pos)
#define	ADC_DR_VALID_Pos                                    (21)
#define	ADC_DR_VALID                                        (0x01U << ADC_DR_VALID_Pos)
#define	ADC_SR_ADIF_Pos                                     (0)
#define	ADC_SR_ADIF                                         (0x01U << ADC_SR_ADIF_Pos)
#define	ADC_SR_ADWIF_Pos                                    (1)
#define	ADC_SR_ADWIF                                        (0x01U << ADC_SR_ADWIF_Pos)
#define	ADC_SR_BUSY_Pos                                     (2)
#define	ADC_SR_BUSY                                         (0x01U << ADC_SR_BUSY_Pos)
#define	ADC_SR_CH_Pos                                       (4)
#define	ADC_SR_CH                                           (0xFU << ADC_SR_CH_Pos)
#define	ADC_SR_VALID_Pos                                    (8)
#define	ADC_SR_VALID                                        (0x1FFU << ADC_SR_VALID_Pos)
#define	ADC_SR_OVERRUN_Pos                                  (20)
#define	ADC_SR_OVERRUN                                      (0x1FFU << ADC_SR_OVERRUN_Pos)
#define	AES_CR_EN_Pos                                       (0)
#define	AES_CR_EN                                           (0x01U << AES_CR_EN_Pos)
#define	AES_CR_DATATYPE_Pos                                 (1)
#define	AES_CR_DATATYPE                                     (0x03U << AES_CR_DATATYPE_Pos)
#define	AES_CR_MODE_Pos                                     (3)
#define	AES_CR_MODE                                         (0x03U << AES_CR_MODE_Pos)
#define	AES_CR_CHMOD[1:0]_Pos                               (5)
#define	AES_CR_CHMOD[1:0]                                   (0x03U << AES_CR_CHMOD[1:0]_Pos)
#define	AES_CR_CCFC_Pos                                     (7)
#define	AES_CR_CCFC                                         (0x01U << AES_CR_CCFC_Pos)
#define	AES_CR_ERRC_Pos                                     (8)
#define	AES_CR_ERRC                                         (0x01U << AES_CR_ERRC_Pos)
#define	AES_CR_CCFIE_Pos                                    (9)
#define	AES_CR_CCFIE                                        (0x01U << AES_CR_CCFIE_Pos)
#define	AES_CR_ERRIE_Pos                                    (10)
#define	AES_CR_ERRIE                                        (0x01U << AES_CR_ERRIE_Pos)
#define	AES_CR_DMAINEN_Pos                                  (11)
#define	AES_CR_DMAINEN                                      (0x01U << AES_CR_DMAINEN_Pos)
#define	AES_CR_DMAOUTEN_Pos                                 (12)
#define	AES_CR_DMAOUTEN                                     (0x01U << AES_CR_DMAOUTEN_Pos)
#define	AES_CR_CHMOD[2]_Pos                                 (16)
#define	AES_CR_CHMOD[2]                                     (0x01U << AES_CR_CHMOD[2]_Pos)
#define	AES_CR_KSIZE_Pos                                    (18)
#define	AES_CR_KSIZE                                        (0x03U << AES_CR_KSIZE_Pos)
#define	AES_CR_FBSEL_Pos                                    (20)
#define	AES_CR_FBSEL                                        (0x03U << AES_CR_FBSEL_Pos)
#define	AES_DINR_DINR_Pos                                   (0)
#define	AES_DINR_DINR                                       (0xFFFFFFFFU << AES_DINR_DINR_Pos)
#define	AES_DOUTR_DOUTR_Pos                                 (0)
#define	AES_DOUTR_DOUTR                                     (0xFFFFFFFFU << AES_DOUTR_DOUTR_Pos)
#define	AES_IVR0_IVR0_Pos                                   (0)
#define	AES_IVR0_IVR0                                       (0xFFFFFFFFU << AES_IVR0_IVR0_Pos)
#define	AES_IVR1_IVR1_Pos                                   (0)
#define	AES_IVR1_IVR1                                       (0xFFFFFFFFU << AES_IVR1_IVR1_Pos)
#define	AES_IVR2_IVR2_Pos                                   (0)
#define	AES_IVR2_IVR2                                       (0xFFFFFFFFU << AES_IVR2_IVR2_Pos)
#define	AES_IVR3_IVR3_Pos                                   (0)
#define	AES_IVR3_IVR3                                       (0xFFFFFFFFU << AES_IVR3_IVR3_Pos)
#define	AES_KEYR0_KEYR0_Pos                                 (0)
#define	AES_KEYR0_KEYR0                                     (0xFFFFFFFFU << AES_KEYR0_KEYR0_Pos)
#define	AES_KEYR1_KEYR1_Pos                                 (0)
#define	AES_KEYR1_KEYR1                                     (0xFFFFFFFFU << AES_KEYR1_KEYR1_Pos)
#define	AES_KEYR2_KEYR2_Pos                                 (0)
#define	AES_KEYR2_KEYR2                                     (0xFFFFFFFFU << AES_KEYR2_KEYR2_Pos)
#define	AES_KEYR3_KEYR3_Pos                                 (0)
#define	AES_KEYR3_KEYR3                                     (0xFFFFFFFFU << AES_KEYR3_KEYR3_Pos)
#define	AES_KEYR4_KEYR4_Pos                                 (0)
#define	AES_KEYR4_KEYR4                                     (0xFFFFFFFFU << AES_KEYR4_KEYR4_Pos)
#define	AES_KEYR5_KEYR5_Pos                                 (0)
#define	AES_KEYR5_KEYR5                                     (0xFFFFFFFFU << AES_KEYR5_KEYR5_Pos)
#define	AES_KEYR6_KEYR6_Pos                                 (0)
#define	AES_KEYR6_KEYR6                                     (0xFFFFFFFFU << AES_KEYR6_KEYR6_Pos)
#define	AES_KEYR7_KEYR7_Pos                                 (0)
#define	AES_KEYR7_KEYR7                                     (0xFFFFFFFFU << AES_KEYR7_KEYR7_Pos)
#define	AES_SR_CCF_Pos                                      (0)
#define	AES_SR_CCF                                          (0x01U << AES_SR_CCF_Pos)
#define	AES_SR_RDERR_Pos                                    (1)
#define	AES_SR_RDERR                                        (0x01U << AES_SR_RDERR_Pos)
#define	AES_SR_WRERR_Pos                                    (2)
#define	AES_SR_WRERR                                        (0x01U << AES_SR_WRERR_Pos)
#define	BKP_CR_TPE_Pos                                      (0)
#define	BKP_CR_TPE                                          (0x01U << BKP_CR_TPE_Pos)
#define	BKP_CR_TPAL_Pos                                     (1)
#define	BKP_CR_TPAL                                         (0x01U << BKP_CR_TPAL_Pos)
#define	BKP_CSR_CTE_Pos                                     (0)
#define	BKP_CSR_CTE                                         (0x01U << BKP_CSR_CTE_Pos)
#define	BKP_CSR_CTI_Pos                                     (1)
#define	BKP_CSR_CTI                                         (0x01U << BKP_CSR_CTI_Pos)
#define	BKP_CSR_TPIE_Pos                                    (2)
#define	BKP_CSR_TPIE                                        (0x01U << BKP_CSR_TPIE_Pos)
#define	BKP_CSR_TEF_Pos                                     (8)
#define	BKP_CSR_TEF                                         (0x01U << BKP_CSR_TEF_Pos)
#define	BKP_CSR_TIF_Pos                                     (9)
#define	BKP_CSR_TIF                                         (0x01U << BKP_CSR_TIF_Pos)
#define	BKP_DRn_DATA_Pos                                    (0)
#define	BKP_DRn_DATA                                        (0xFFFFU << BKP_DRn_DATA_Pos)
#define	BKP_RTCCR_CAL_Pos                                   (0)
#define	BKP_RTCCR_CAL                                       (0x7FU << BKP_RTCCR_CAL_Pos)
#define	BKP_RTCCR_CCO_Pos                                   (7)
#define	BKP_RTCCR_CCO                                       (0x01U << BKP_RTCCR_CCO_Pos)
#define	BKP_RTCCR_ASOE_Pos                                  (8)
#define	BKP_RTCCR_ASOE                                      (0x01U << BKP_RTCCR_ASOE_Pos)
#define	BKP_RTCCR_ASOS_Pos                                  (9)
#define	BKP_RTCCR_ASOS                                      (0x01U << BKP_RTCCR_ASOS_Pos)
#define	CAN_ACR_AC_Pos                                      (0)
#define	CAN_ACR_AC                                          (0xFFU << CAN_ACR_AC_Pos)
#define	CAN_ALC_BITNO_Pos                                   (0)
#define	CAN_ALC_BITNO                                       (0x1FU << CAN_ALC_BITNO_Pos)
#define	CAN_AMR_AM_Pos                                      (0)
#define	CAN_AMR_AM                                          (0xFFU << CAN_AMR_AM_Pos)
#define	CAN_BTR0_BRP_Pos                                    (0)
#define	CAN_BTR0_BRP                                        (0x3FU << CAN_BTR0_BRP_Pos)
#define	CAN_BTR0_SJW_Pos                                    (6)
#define	CAN_BTR0_SJW                                        (0x03U << CAN_BTR0_SJW_Pos)
#define	CAN_BTR1_TESG1_Pos                                  (0)
#define	CAN_BTR1_TESG1                                      (0xFU << CAN_BTR1_TESG1_Pos)
#define	CAN_BTR1_TESG2_Pos                                  (4)
#define	CAN_BTR1_TESG2                                      (0x07U << CAN_BTR1_TESG2_Pos)
#define	CAN_BTR1_SAM_Pos                                    (7)
#define	CAN_BTR1_SAM                                        (0x01U << CAN_BTR1_SAM_Pos)
#define	CAN_CDR_MODE_Pos                                    (7)
#define	CAN_CDR_MODE                                        (0x01U << CAN_CDR_MODE_Pos)
#define	CAN_CMR_TR_Pos                                      (0)
#define	CAN_CMR_TR                                          (0x01U << CAN_CMR_TR_Pos)
#define	CAN_CMR_AT_Pos                                      (1)
#define	CAN_CMR_AT                                          (0x01U << CAN_CMR_AT_Pos)
#define	CAN_CMR_RRB_Pos                                     (2)
#define	CAN_CMR_RRB                                         (0x01U << CAN_CMR_RRB_Pos)
#define	CAN_CMR_CDO_Pos                                     (3)
#define	CAN_CMR_CDO                                         (0x01U << CAN_CMR_CDO_Pos)
#define	CAN_CMR_SRR_Pos                                     (4)
#define	CAN_CMR_SRR                                         (0x01U << CAN_CMR_SRR_Pos)
#define	CAN_CR_RR_Pos                                       (0)
#define	CAN_CR_RR                                           (0x01U << CAN_CR_RR_Pos)
#define	CAN_CR_RIE_Pos                                      (1)
#define	CAN_CR_RIE                                          (0x01U << CAN_CR_RIE_Pos)
#define	CAN_CR_TIE_Pos                                      (2)
#define	CAN_CR_TIE                                          (0x01U << CAN_CR_TIE_Pos)
#define	CAN_CR_EIE_Pos                                      (3)
#define	CAN_CR_EIE                                          (0x01U << CAN_CR_EIE_Pos)
#define	CAN_CR_OIE_Pos                                      (4)
#define	CAN_CR_OIE                                          (0x01U << CAN_CR_OIE_Pos)
#define	CAN_ECC_SEG_Pos                                     (0)
#define	CAN_ECC_SEG                                         (0x1FU << CAN_ECC_SEG_Pos)
#define	CAN_ECC_DIR_Pos                                     (5)
#define	CAN_ECC_DIR                                         (0x01U << CAN_ECC_DIR_Pos)
#define	CAN_ECC_ERRC_Pos                                    (6)
#define	CAN_ECC_ERRC                                        (0x03U << CAN_ECC_ERRC_Pos)
#define	CAN_EWLR_EWL_Pos                                    (0)
#define	CAN_EWLR_EWL                                        (0xFFU << CAN_EWLR_EWL_Pos)
#define	CAN_IER_RIE_Pos                                     (0)
#define	CAN_IER_RIE                                         (0x01U << CAN_IER_RIE_Pos)
#define	CAN_IER_TIE_Pos                                     (1)
#define	CAN_IER_TIE                                         (0x01U << CAN_IER_TIE_Pos)
#define	CAN_IER_EIE_Pos                                     (2)
#define	CAN_IER_EIE                                         (0x01U << CAN_IER_EIE_Pos)
#define	CAN_IER_DOIE_Pos                                    (3)
#define	CAN_IER_DOIE                                        (0x01U << CAN_IER_DOIE_Pos)
#define	CAN_IER_EPIE_Pos                                    (5)
#define	CAN_IER_EPIE                                        (0x01U << CAN_IER_EPIE_Pos)
#define	CAN_IER_ALIE_Pos                                    (6)
#define	CAN_IER_ALIE                                        (0x01U << CAN_IER_ALIE_Pos)
#define	CAN_IER_BEIE_Pos                                    (7)
#define	CAN_IER_BEIE                                        (0x01U << CAN_IER_BEIE_Pos)
#define	CAN_IR_RI_Pos                                       (0)
#define	CAN_IR_RI                                           (0x01U << CAN_IR_RI_Pos)
#define	CAN_IR_TI_Pos                                       (1)
#define	CAN_IR_TI                                           (0x01U << CAN_IR_TI_Pos)
#define	CAN_IR_EI_Pos                                       (2)
#define	CAN_IR_EI                                           (0x01U << CAN_IR_EI_Pos)
#define	CAN_IR_DOI_Pos                                      (3)
#define	CAN_IR_DOI                                          (0x01U << CAN_IR_DOI_Pos)
#define	CAN_IR_EPI_Pos                                      (5)
#define	CAN_IR_EPI                                          (0x01U << CAN_IR_EPI_Pos)
#define	CAN_IR_ALI_Pos                                      (6)
#define	CAN_IR_ALI                                          (0x01U << CAN_IR_ALI_Pos)
#define	CAN_IR_BEI_Pos                                      (7)
#define	CAN_IR_BEI                                          (0x01U << CAN_IR_BEI_Pos)
#define	CAN_MOD_RM_Pos                                      (0)
#define	CAN_MOD_RM                                          (0x01U << CAN_MOD_RM_Pos)
#define	CAN_MOD_LOM_Pos                                     (1)
#define	CAN_MOD_LOM                                         (0x01U << CAN_MOD_LOM_Pos)
#define	CAN_MOD_STM_Pos                                     (2)
#define	CAN_MOD_STM                                         (0x01U << CAN_MOD_STM_Pos)
#define	CAN_MOD_AFM_Pos                                     (3)
#define	CAN_MOD_AFM                                         (0x01U << CAN_MOD_AFM_Pos)
#define	CAN_RXERR_RXERR_Pos                                 (0)
#define	CAN_RXERR_RXERR                                     (0xFFU << CAN_RXERR_RXERR_Pos)
#define	CAN_SFF_DLC_Pos                                     (0)
#define	CAN_SFF_DLC                                         (0xFU << CAN_SFF_DLC_Pos)
#define	CAN_SFF_RTR_Pos                                     (6)
#define	CAN_SFF_RTR                                         (0x01U << CAN_SFF_RTR_Pos)
#define	CAN_SFF_FF_Pos                                      (7)
#define	CAN_SFF_FF                                          (0x01U << CAN_SFF_FF_Pos)
#define	CAN_SR_RBS_Pos                                      (0)
#define	CAN_SR_RBS                                          (0x01U << CAN_SR_RBS_Pos)
#define	CAN_SR_DOS_Pos                                      (1)
#define	CAN_SR_DOS                                          (0x01U << CAN_SR_DOS_Pos)
#define	CAN_SR_TBS_Pos                                      (2)
#define	CAN_SR_TBS                                          (0x01U << CAN_SR_TBS_Pos)
#define	CAN_SR_TCS_Pos                                      (3)
#define	CAN_SR_TCS                                          (0x01U << CAN_SR_TCS_Pos)
#define	CAN_SR_RS_Pos                                       (4)
#define	CAN_SR_RS                                           (0x01U << CAN_SR_RS_Pos)
#define	CAN_SR_TS_Pos                                       (5)
#define	CAN_SR_TS                                           (0x01U << CAN_SR_TS_Pos)
#define	CAN_SR_ES_Pos                                       (6)
#define	CAN_SR_ES                                           (0x01U << CAN_SR_ES_Pos)
#define	CAN_SR_BS_Pos                                       (7)
#define	CAN_SR_BS                                           (0x01U << CAN_SR_BS_Pos)
#define	CAN_TXDATA0_DATA0_Pos                               (0)
#define	CAN_TXDATA0_DATA0                                   (0xFFU << CAN_TXDATA0_DATA0_Pos)
#define	CAN_TXDATA1_DATA1_Pos                               (0)
#define	CAN_TXDATA1_DATA1                                   (0xFFU << CAN_TXDATA1_DATA1_Pos)
#define	CAN_TXERR_TXERR_Pos                                 (0)
#define	CAN_TXERR_TXERR                                     (0xFFU << CAN_TXERR_TXERR_Pos)
#define	CAN_TXID0_ID[10:3]_Pos                              (0)
#define	CAN_TXID0_ID[10:3]                                  (0xFFU << CAN_TXID0_ID[10:3]_Pos)
#define	CAN_TXID0_Peli_ID[28:21]_Pos                        (0)
#define	CAN_TXID0_Peli_ID[28:21]                            (0xFFU << CAN_TXID0_Peli_ID[28:21]_Pos)
#define	CAN_TXID1_DLC_Pos                                   (0)
#define	CAN_TXID1_DLC                                       (0xFU << CAN_TXID1_DLC_Pos)
#define	CAN_TXID1_RTR_Pos                                   (4)
#define	CAN_TXID1_RTR                                       (0x01U << CAN_TXID1_RTR_Pos)
#define	CAN_TXID1_ID[2:0]_Pos                               (5)
#define	CAN_TXID1_ID[2:0]                                   (0x07U << CAN_TXID1_ID[2:0]_Pos)
#define	CAN_TXID1_Peli_ID[20:13]_Pos                        (0)
#define	CAN_TXID1_Peli_ID[20:13]                            (0xFFU << CAN_TXID1_Peli_ID[20:13]_Pos)
#define	CRC_CTRL_RESET_Pos                                  (0)
#define	CRC_CTRL_RESET                                      (0x01U << CRC_CTRL_RESET_Pos)
#define	CRC_DR_DATA_Pos                                     (0)
#define	CRC_DR_DATA                                         (0xFFFFFFFFU << CRC_DR_DATA_Pos)
#define	CRC_IDR_DATA_Pos                                    (0)
#define	CRC_IDR_DATA                                        (0xFFU << CRC_IDR_DATA_Pos)
#define	DAC_CR_EN1_Pos                                      (0)
#define	DAC_CR_EN1                                          (0x01U << DAC_CR_EN1_Pos)
#define	DAC_CR_BOFF1_Pos                                    (1)
#define	DAC_CR_BOFF1                                        (0x01U << DAC_CR_BOFF1_Pos)
#define	DAC_CR_TEN1_Pos                                     (2)
#define	DAC_CR_TEN1                                         (0x01U << DAC_CR_TEN1_Pos)
#define	DAC_CR_TSEL1_Pos                                    (3)
#define	DAC_CR_TSEL1                                        (0x07U << DAC_CR_TSEL1_Pos)
#define	DAC_CR_WAVE1_Pos                                    (6)
#define	DAC_CR_WAVE1                                        (0x03U << DAC_CR_WAVE1_Pos)
#define	DAC_CR_MAMP1_Pos                                    (8)
#define	DAC_CR_MAMP1                                        (0xFU << DAC_CR_MAMP1_Pos)
#define	DAC_CR_DMAEN1_Pos                                   (12)
#define	DAC_CR_DMAEN1                                       (0x01U << DAC_CR_DMAEN1_Pos)
#define	DAC_CR_EN2_Pos                                      (16)
#define	DAC_CR_EN2                                          (0x01U << DAC_CR_EN2_Pos)
#define	DAC_CR_BOFF2_Pos                                    (17)
#define	DAC_CR_BOFF2                                        (0x01U << DAC_CR_BOFF2_Pos)
#define	DAC_CR_TEN2_Pos                                     (18)
#define	DAC_CR_TEN2                                         (0x01U << DAC_CR_TEN2_Pos)
#define	DAC_CR_TSEL2_Pos                                    (19)
#define	DAC_CR_TSEL2                                        (0x07U << DAC_CR_TSEL2_Pos)
#define	DAC_CR_WAVE2_Pos                                    (22)
#define	DAC_CR_WAVE2                                        (0x03U << DAC_CR_WAVE2_Pos)
#define	DAC_CR_MAMP2_Pos                                    (24)
#define	DAC_CR_MAMP2                                        (0xFU << DAC_CR_MAMP2_Pos)
#define	DAC_CR_DMAEN2_Pos                                   (28)
#define	DAC_CR_DMAEN2                                       (0x01U << DAC_CR_DMAEN2_Pos)
#define	DAC_DHR12L1_DACC1DHR_Pos                            (4)
#define	DAC_DHR12L1_DACC1DHR                                (0xFFFU << DAC_DHR12L1_DACC1DHR_Pos)
#define	DAC_DHR12L2_DACC2DHR_Pos                            (4)
#define	DAC_DHR12L2_DACC2DHR                                (0xFFFU << DAC_DHR12L2_DACC2DHR_Pos)
#define	DAC_DHR12LD_DACC1DHR_Pos                            (4)
#define	DAC_DHR12LD_DACC1DHR                                (0xFFFU << DAC_DHR12LD_DACC1DHR_Pos)
#define	DAC_DHR12LD_DACC2DHR_Pos                            (20)
#define	DAC_DHR12LD_DACC2DHR                                (0xFFFU << DAC_DHR12LD_DACC2DHR_Pos)
#define	DAC_DHR12R1_DACC1DHR_Pos                            (0)
#define	DAC_DHR12R1_DACC1DHR                                (0xFFFU << DAC_DHR12R1_DACC1DHR_Pos)
#define	DAC_DHR12R2_DACC2DHR_Pos                            (0)
#define	DAC_DHR12R2_DACC2DHR                                (0xFFFU << DAC_DHR12R2_DACC2DHR_Pos)
#define	DAC_DHR12RD_DACC1DHR_Pos                            (0)
#define	DAC_DHR12RD_DACC1DHR                                (0xFFFU << DAC_DHR12RD_DACC1DHR_Pos)
#define	DAC_DHR12RD_DACC2DHR_Pos                            (16)
#define	DAC_DHR12RD_DACC2DHR                                (0xFFFU << DAC_DHR12RD_DACC2DHR_Pos)
#define	DAC_DHR8R1_DACC1DHR_Pos                             (0)
#define	DAC_DHR8R1_DACC1DHR                                 (0xFFU << DAC_DHR8R1_DACC1DHR_Pos)
#define	DAC_DHR8R2_DACC2DHR_Pos                             (0)
#define	DAC_DHR8R2_DACC2DHR                                 (0xFFU << DAC_DHR8R2_DACC2DHR_Pos)
#define	DAC_DHR8RD_DACC1DHR_Pos                             (0)
#define	DAC_DHR8RD_DACC1DHR                                 (0xFFU << DAC_DHR8RD_DACC1DHR_Pos)
#define	DAC_DHR8RD_DACC2DHR_Pos                             (8)
#define	DAC_DHR8RD_DACC2DHR                                 (0xFFU << DAC_DHR8RD_DACC2DHR_Pos)
#define	DAC_DOR1_DACC1DOR_Pos                               (0)
#define	DAC_DOR1_DACC1DOR                                   (0xFFFU << DAC_DOR1_DACC1DOR_Pos)
#define	DAC_DOR2_DACC2DOR_Pos                               (0)
#define	DAC_DOR2_DACC2DOR                                   (0xFFFU << DAC_DOR2_DACC2DOR_Pos)
#define	DAC_SWTRIGR_SWTRIG1_Pos                             (0)
#define	DAC_SWTRIGR_SWTRIG1                                 (0x01U << DAC_SWTRIGR_SWTRIG1_Pos)
#define	DAC_SWTRIGR_SWTRIG2_Pos                             (1)
#define	DAC_SWTRIGR_SWTRIG2                                 (0x01U << DAC_SWTRIGR_SWTRIG2_Pos)
#define	DAC_SWTRIGR_DACPRE_Pos                              (8)
#define	DAC_SWTRIGR_DACPRE                                  (0x7FU << DAC_SWTRIGR_DACPRE_Pos)
#define	DBG_MCU_CR_SLEEP_Pos                                (0)
#define	DBG_MCU_CR_SLEEP                                    (0x01U << DBG_MCU_CR_SLEEP_Pos)
#define	DBG_MCU_CR_STOP_Pos                                 (1)
#define	DBG_MCU_CR_STOP                                     (0x01U << DBG_MCU_CR_STOP_Pos)
#define	DBG_MCU_CR_STANDBY_Pos                              (2)
#define	DBG_MCU_CR_STANDBY                                  (0x01U << DBG_MCU_CR_STANDBY_Pos)
#define	DBG_MCU_CR_IWDG_STOP_Pos                            (8)
#define	DBG_MCU_CR_IWDG_STOP                                (0x01U << DBG_MCU_CR_IWDG_STOP_Pos)
#define	DBG_MCU_CR_WWDG_STOP_Pos                            (9)
#define	DBG_MCU_CR_WWDG_STOP                                (0x01U << DBG_MCU_CR_WWDG_STOP_Pos)
#define	DBG_MCU_CR_TIMx_STOP_Pos                            (10)
#define	DBG_MCU_CR_TIMx_STOP                                (0xFU << DBG_MCU_CR_TIMx_STOP_Pos)
#define	DBG_MCU_IDCODE_DEV_ID_Pos                           (0)
#define	DBG_MCU_IDCODE_DEV_ID                               (0xFFFFU << DBG_MCU_IDCODE_DEV_ID_Pos)
#define	DBG_MCU_IDCODE_DEV_ID_Pos                           (16)
#define	DBG_MCU_IDCODE_DEV_ID                               (0xFFFFU << DBG_MCU_IDCODE_DEV_ID_Pos)
#define	DMA_CCRx_EN_Pos                                     (0)
#define	DMA_CCRx_EN                                         (0x01U << DMA_CCRx_EN_Pos)
#define	DMA_CCRx_TCIE_Pos                                   (1)
#define	DMA_CCRx_TCIE                                       (0x01U << DMA_CCRx_TCIE_Pos)
#define	DMA_CCRx_HTIE_Pos                                   (2)
#define	DMA_CCRx_HTIE                                       (0x01U << DMA_CCRx_HTIE_Pos)
#define	DMA_CCRx_TEIE_Pos                                   (3)
#define	DMA_CCRx_TEIE                                       (0x01U << DMA_CCRx_TEIE_Pos)
#define	DMA_CCRx_DIR_Pos                                    (4)
#define	DMA_CCRx_DIR                                        (0x01U << DMA_CCRx_DIR_Pos)
#define	DMA_CCRx_CIRC_Pos                                   (5)
#define	DMA_CCRx_CIRC                                       (0x01U << DMA_CCRx_CIRC_Pos)
#define	DMA_CCRx_PINC_Pos                                   (6)
#define	DMA_CCRx_PINC                                       (0x01U << DMA_CCRx_PINC_Pos)
#define	DMA_CCRx_MINC_Pos                                   (7)
#define	DMA_CCRx_MINC                                       (0x01U << DMA_CCRx_MINC_Pos)
#define	DMA_CCRx_PSIZE_Pos                                  (8)
#define	DMA_CCRx_PSIZE                                      (0x03U << DMA_CCRx_PSIZE_Pos)
#define	DMA_CCRx_MSIZE_Pos                                  (10)
#define	DMA_CCRx_MSIZE                                      (0x03U << DMA_CCRx_MSIZE_Pos)
#define	DMA_CCRx_PL_Pos                                     (12)
#define	DMA_CCRx_PL                                         (0x03U << DMA_CCRx_PL_Pos)
#define	DMA_CCRx_M2M_Pos                                    (14)
#define	DMA_CCRx_M2M                                        (0x01U << DMA_CCRx_M2M_Pos)
#define	DMA_CMARx_PA_Pos                                    (0)
#define	DMA_CMARx_PA                                        (0xFFFFU << DMA_CMARx_PA_Pos)
#define	DMA_CMARx_PA_Pos                                    (16)
#define	DMA_CMARx_PA                                        (0xFFFFU << DMA_CMARx_PA_Pos)
#define	DMA_CNDTRx_NDT_Pos                                  (0)
#define	DMA_CNDTRx_NDT                                      (0xFFFFU << DMA_CNDTRx_NDT_Pos)
#define	DMA_CPARx_MA_Pos                                    (0)
#define	DMA_CPARx_MA                                        (0xFFFFU << DMA_CPARx_MA_Pos)
#define	DMA_CPARx_MA_Pos                                    (16)
#define	DMA_CPARx_MA                                        (0xFFFFU << DMA_CPARx_MA_Pos)
#define	DMA_IFCR_CGIF1_Pos                                  (0)
#define	DMA_IFCR_CGIF1                                      (0x01U << DMA_IFCR_CGIF1_Pos)
#define	DMA_IFCR_CTCIF1_Pos                                 (1)
#define	DMA_IFCR_CTCIF1                                     (0x01U << DMA_IFCR_CTCIF1_Pos)
#define	DMA_IFCR_CHTIF1_Pos                                 (2)
#define	DMA_IFCR_CHTIF1                                     (0x01U << DMA_IFCR_CHTIF1_Pos)
#define	DMA_IFCR_CTEIF1_Pos                                 (3)
#define	DMA_IFCR_CTEIF1                                     (0x01U << DMA_IFCR_CTEIF1_Pos)
#define	DMA_IFCR_CGIF2_Pos                                  (4)
#define	DMA_IFCR_CGIF2                                      (0x01U << DMA_IFCR_CGIF2_Pos)
#define	DMA_IFCR_CTCIF2_Pos                                 (5)
#define	DMA_IFCR_CTCIF2                                     (0x01U << DMA_IFCR_CTCIF2_Pos)
#define	DMA_IFCR_CHTIF2_Pos                                 (6)
#define	DMA_IFCR_CHTIF2                                     (0x01U << DMA_IFCR_CHTIF2_Pos)
#define	DMA_IFCR_CTEIF2_Pos                                 (7)
#define	DMA_IFCR_CTEIF2                                     (0x01U << DMA_IFCR_CTEIF2_Pos)
#define	DMA_IFCR_CGIF3_Pos                                  (8)
#define	DMA_IFCR_CGIF3                                      (0x01U << DMA_IFCR_CGIF3_Pos)
#define	DMA_IFCR_CTCIF3_Pos                                 (9)
#define	DMA_IFCR_CTCIF3                                     (0x01U << DMA_IFCR_CTCIF3_Pos)
#define	DMA_IFCR_CHTIF3_Pos                                 (10)
#define	DMA_IFCR_CHTIF3                                     (0x01U << DMA_IFCR_CHTIF3_Pos)
#define	DMA_IFCR_CTEIF3_Pos                                 (11)
#define	DMA_IFCR_CTEIF3                                     (0x01U << DMA_IFCR_CTEIF3_Pos)
#define	DMA_IFCR_CGIF4_Pos                                  (12)
#define	DMA_IFCR_CGIF4                                      (0x01U << DMA_IFCR_CGIF4_Pos)
#define	DMA_IFCR_CTCIF4_Pos                                 (13)
#define	DMA_IFCR_CTCIF4                                     (0x01U << DMA_IFCR_CTCIF4_Pos)
#define	DMA_IFCR_CHTIF4_Pos                                 (14)
#define	DMA_IFCR_CHTIF4                                     (0x01U << DMA_IFCR_CHTIF4_Pos)
#define	DMA_IFCR_CTEIF4_Pos                                 (15)
#define	DMA_IFCR_CTEIF4                                     (0x01U << DMA_IFCR_CTEIF4_Pos)
#define	DMA_IFCR_CGIF5_Pos                                  (16)
#define	DMA_IFCR_CGIF5                                      (0x01U << DMA_IFCR_CGIF5_Pos)
#define	DMA_IFCR_CTCIF5_Pos                                 (17)
#define	DMA_IFCR_CTCIF5                                     (0x01U << DMA_IFCR_CTCIF5_Pos)
#define	DMA_IFCR_CHTIF5_Pos                                 (18)
#define	DMA_IFCR_CHTIF5                                     (0x01U << DMA_IFCR_CHTIF5_Pos)
#define	DMA_IFCR_CTEIF5_Pos                                 (19)
#define	DMA_IFCR_CTEIF5                                     (0x01U << DMA_IFCR_CTEIF5_Pos)
#define	DMA_IFCR_CGIF6_Pos                                  (20)
#define	DMA_IFCR_CGIF6                                      (0x01U << DMA_IFCR_CGIF6_Pos)
#define	DMA_IFCR_CTCIF6_Pos                                 (21)
#define	DMA_IFCR_CTCIF6                                     (0x01U << DMA_IFCR_CTCIF6_Pos)
#define	DMA_IFCR_CHTIF6_Pos                                 (22)
#define	DMA_IFCR_CHTIF6                                     (0x01U << DMA_IFCR_CHTIF6_Pos)
#define	DMA_IFCR_CTEIF6_Pos                                 (23)
#define	DMA_IFCR_CTEIF6                                     (0x01U << DMA_IFCR_CTEIF6_Pos)
#define	DMA_IFCR_CGIF7_Pos                                  (24)
#define	DMA_IFCR_CGIF7                                      (0x01U << DMA_IFCR_CGIF7_Pos)
#define	DMA_IFCR_CTCIF7_Pos                                 (25)
#define	DMA_IFCR_CTCIF7                                     (0x01U << DMA_IFCR_CTCIF7_Pos)
#define	DMA_IFCR_CHTIF7_Pos                                 (26)
#define	DMA_IFCR_CHTIF7                                     (0x01U << DMA_IFCR_CHTIF7_Pos)
#define	DMA_IFCR_CTEIF7_Pos                                 (27)
#define	DMA_IFCR_CTEIF7                                     (0x01U << DMA_IFCR_CTEIF7_Pos)
#define	DMA_ISR_GIF1_Pos                                    (0)
#define	DMA_ISR_GIF1                                        (0x01U << DMA_ISR_GIF1_Pos)
#define	DMA_ISR_TCIF1_Pos                                   (1)
#define	DMA_ISR_TCIF1                                       (0x01U << DMA_ISR_TCIF1_Pos)
#define	DMA_ISR_HTIF1_Pos                                   (2)
#define	DMA_ISR_HTIF1                                       (0x01U << DMA_ISR_HTIF1_Pos)
#define	DMA_ISR_TEIF1_Pos                                   (3)
#define	DMA_ISR_TEIF1                                       (0x01U << DMA_ISR_TEIF1_Pos)
#define	DMA_ISR_GIF2_Pos                                    (4)
#define	DMA_ISR_GIF2                                        (0x01U << DMA_ISR_GIF2_Pos)
#define	DMA_ISR_TCIF2_Pos                                   (5)
#define	DMA_ISR_TCIF2                                       (0x01U << DMA_ISR_TCIF2_Pos)
#define	DMA_ISR_HTIF2_Pos                                   (6)
#define	DMA_ISR_HTIF2                                       (0x01U << DMA_ISR_HTIF2_Pos)
#define	DMA_ISR_TEIF2_Pos                                   (7)
#define	DMA_ISR_TEIF2                                       (0x01U << DMA_ISR_TEIF2_Pos)
#define	DMA_ISR_GIF3_Pos                                    (8)
#define	DMA_ISR_GIF3                                        (0x01U << DMA_ISR_GIF3_Pos)
#define	DMA_ISR_TCIF3_Pos                                   (9)
#define	DMA_ISR_TCIF3                                       (0x01U << DMA_ISR_TCIF3_Pos)
#define	DMA_ISR_HTIF3_Pos                                   (10)
#define	DMA_ISR_HTIF3                                       (0x01U << DMA_ISR_HTIF3_Pos)
#define	DMA_ISR_TEIF3_Pos                                   (11)
#define	DMA_ISR_TEIF3                                       (0x01U << DMA_ISR_TEIF3_Pos)
#define	DMA_ISR_GIF4_Pos                                    (12)
#define	DMA_ISR_GIF4                                        (0x01U << DMA_ISR_GIF4_Pos)
#define	DMA_ISR_TCIF4_Pos                                   (13)
#define	DMA_ISR_TCIF4                                       (0x01U << DMA_ISR_TCIF4_Pos)
#define	DMA_ISR_HTIF4_Pos                                   (14)
#define	DMA_ISR_HTIF4                                       (0x01U << DMA_ISR_HTIF4_Pos)
#define	DMA_ISR_TEIF4_Pos                                   (15)
#define	DMA_ISR_TEIF4                                       (0x01U << DMA_ISR_TEIF4_Pos)
#define	DMA_ISR_GIF5_Pos                                    (16)
#define	DMA_ISR_GIF5                                        (0x01U << DMA_ISR_GIF5_Pos)
#define	DMA_ISR_TCIF5_Pos                                   (17)
#define	DMA_ISR_TCIF5                                       (0x01U << DMA_ISR_TCIF5_Pos)
#define	DMA_ISR_HTIF5_Pos                                   (18)
#define	DMA_ISR_HTIF5                                       (0x01U << DMA_ISR_HTIF5_Pos)
#define	DMA_ISR_TEIF5_Pos                                   (19)
#define	DMA_ISR_TEIF5                                       (0x01U << DMA_ISR_TEIF5_Pos)
#define	DMA_ISR_GIF6_Pos                                    (20)
#define	DMA_ISR_GIF6                                        (0x01U << DMA_ISR_GIF6_Pos)
#define	DMA_ISR_TCIF6_Pos                                   (21)
#define	DMA_ISR_TCIF6                                       (0x01U << DMA_ISR_TCIF6_Pos)
#define	DMA_ISR_HTIF6_Pos                                   (22)
#define	DMA_ISR_HTIF6                                       (0x01U << DMA_ISR_HTIF6_Pos)
#define	DMA_ISR_TEIF6_Pos                                   (23)
#define	DMA_ISR_TEIF6                                       (0x01U << DMA_ISR_TEIF6_Pos)
#define	DMA_ISR_GIF7_Pos                                    (24)
#define	DMA_ISR_GIF7                                        (0x01U << DMA_ISR_GIF7_Pos)
#define	DMA_ISR_TCIF7_Pos                                   (25)
#define	DMA_ISR_TCIF7                                       (0x01U << DMA_ISR_TCIF7_Pos)
#define	DMA_ISR_HTIF7_Pos                                   (26)
#define	DMA_ISR_HTIF7                                       (0x01U << DMA_ISR_HTIF7_Pos)
#define	DMA_ISR_TEIF7_Pos                                   (27)
#define	DMA_ISR_TEIF7                                       (0x01U << DMA_ISR_TEIF7_Pos)
#define	EXTI_CFGR_MEMMODE_Pos                               (0)
#define	EXTI_CFGR_MEMMODE                                   (0x03U << EXTI_CFGR_MEMMODE_Pos)
#define	EXTI_CFGR_CSMCH1DMA_Pos                             (8)
#define	EXTI_CFGR_CSMCH1DMA                                 (0x01U << EXTI_CFGR_CSMCH1DMA_Pos)
#define	EXTI_CFGR_CSMCH2DMA_Pos                             (11)
#define	EXTI_CFGR_CSMCH2DMA                                 (0x01U << EXTI_CFGR_CSMCH2DMA_Pos)
#define	EXTI_CFGR_PA11PA12_Pos                              (12)
#define	EXTI_CFGR_PA11PA12                                  (0x01U << EXTI_CFGR_PA11PA12_Pos)
#define	EXTI_CR1_EXTI0_Pos                                  (0)
#define	EXTI_CR1_EXTI0                                      (0xFU << EXTI_CR1_EXTI0_Pos)
#define	EXTI_CR1_EXTI1_Pos                                  (4)
#define	EXTI_CR1_EXTI1                                      (0xFU << EXTI_CR1_EXTI1_Pos)
#define	EXTI_CR1_EXTI2_Pos                                  (8)
#define	EXTI_CR1_EXTI2                                      (0xFU << EXTI_CR1_EXTI2_Pos)
#define	EXTI_CR1_EXTI3_Pos                                  (12)
#define	EXTI_CR1_EXTI3                                      (0xFU << EXTI_CR1_EXTI3_Pos)
#define	EXTI_CR2_EXTI4_Pos                                  (0)
#define	EXTI_CR2_EXTI4                                      (0xFU << EXTI_CR2_EXTI4_Pos)
#define	EXTI_CR2_EXTI5_Pos                                  (4)
#define	EXTI_CR2_EXTI5                                      (0xFU << EXTI_CR2_EXTI5_Pos)
#define	EXTI_CR2_EXTI6_Pos                                  (8)
#define	EXTI_CR2_EXTI6                                      (0xFU << EXTI_CR2_EXTI6_Pos)
#define	EXTI_CR2_EXTI7_Pos                                  (12)
#define	EXTI_CR2_EXTI7                                      (0xFU << EXTI_CR2_EXTI7_Pos)
#define	EXTI_CR3_EXTI8_Pos                                  (0)
#define	EXTI_CR3_EXTI8                                      (0xFU << EXTI_CR3_EXTI8_Pos)
#define	EXTI_CR3_EXTI9_Pos                                  (4)
#define	EXTI_CR3_EXTI9                                      (0xFU << EXTI_CR3_EXTI9_Pos)
#define	EXTI_CR3_EXTI10_Pos                                 (8)
#define	EXTI_CR3_EXTI10                                     (0xFU << EXTI_CR3_EXTI10_Pos)
#define	EXTI_CR3_EXTI11_Pos                                 (12)
#define	EXTI_CR3_EXTI11                                     (0xFU << EXTI_CR3_EXTI11_Pos)
#define	EXTI_CR4_EXTI12_Pos                                 (0)
#define	EXTI_CR4_EXTI12                                     (0xFU << EXTI_CR4_EXTI12_Pos)
#define	EXTI_CR4_EXTI13_Pos                                 (4)
#define	EXTI_CR4_EXTI13                                     (0xFU << EXTI_CR4_EXTI13_Pos)
#define	EXTI_CR4_EXTI14_Pos                                 (8)
#define	EXTI_CR4_EXTI14                                     (0xFU << EXTI_CR4_EXTI14_Pos)
#define	EXTI_CR4_EXTI15_Pos                                 (12)
#define	EXTI_CR4_EXTI15                                     (0xFU << EXTI_CR4_EXTI15_Pos)
#define	EXTI_EMR_EMR0_Pos                                   (0)
#define	EXTI_EMR_EMR0                                       (0x01U << EXTI_EMR_EMR0_Pos)
#define	EXTI_EMR_EMR1_Pos                                   (1)
#define	EXTI_EMR_EMR1                                       (0x01U << EXTI_EMR_EMR1_Pos)
#define	EXTI_EMR_EMR2_Pos                                   (2)
#define	EXTI_EMR_EMR2                                       (0x01U << EXTI_EMR_EMR2_Pos)
#define	EXTI_EMR_EMR3_Pos                                   (3)
#define	EXTI_EMR_EMR3                                       (0x01U << EXTI_EMR_EMR3_Pos)
#define	EXTI_EMR_EMR4_Pos                                   (4)
#define	EXTI_EMR_EMR4                                       (0x01U << EXTI_EMR_EMR4_Pos)
#define	EXTI_EMR_EMR5_Pos                                   (5)
#define	EXTI_EMR_EMR5                                       (0x01U << EXTI_EMR_EMR5_Pos)
#define	EXTI_EMR_EMR6_Pos                                   (6)
#define	EXTI_EMR_EMR6                                       (0x01U << EXTI_EMR_EMR6_Pos)
#define	EXTI_EMR_EMR7_Pos                                   (7)
#define	EXTI_EMR_EMR7                                       (0x01U << EXTI_EMR_EMR7_Pos)
#define	EXTI_EMR_EMR8_Pos                                   (8)
#define	EXTI_EMR_EMR8                                       (0x01U << EXTI_EMR_EMR8_Pos)
#define	EXTI_EMR_EMR9_Pos                                   (9)
#define	EXTI_EMR_EMR9                                       (0x01U << EXTI_EMR_EMR9_Pos)
#define	EXTI_EMR_EMR10_Pos                                  (10)
#define	EXTI_EMR_EMR10                                      (0x01U << EXTI_EMR_EMR10_Pos)
#define	EXTI_EMR_EMR11_Pos                                  (11)
#define	EXTI_EMR_EMR11                                      (0x01U << EXTI_EMR_EMR11_Pos)
#define	EXTI_EMR_EMR12_Pos                                  (12)
#define	EXTI_EMR_EMR12                                      (0x01U << EXTI_EMR_EMR12_Pos)
#define	EXTI_EMR_EMR13_Pos                                  (13)
#define	EXTI_EMR_EMR13                                      (0x01U << EXTI_EMR_EMR13_Pos)
#define	EXTI_EMR_EMR14_Pos                                  (14)
#define	EXTI_EMR_EMR14                                      (0x01U << EXTI_EMR_EMR14_Pos)
#define	EXTI_EMR_EMR15_Pos                                  (15)
#define	EXTI_EMR_EMR15                                      (0x01U << EXTI_EMR_EMR15_Pos)
#define	EXTI_EMR_EMR16_Pos                                  (16)
#define	EXTI_EMR_EMR16                                      (0x01U << EXTI_EMR_EMR16_Pos)
#define	EXTI_EMR_EMR17_Pos                                  (17)
#define	EXTI_EMR_EMR17                                      (0x01U << EXTI_EMR_EMR17_Pos)
#define	EXTI_EMR_EMR18_Pos                                  (18)
#define	EXTI_EMR_EMR18                                      (0x01U << EXTI_EMR_EMR18_Pos)
#define	EXTI_FTSR_TR0_Pos                                   (0)
#define	EXTI_FTSR_TR0                                       (0x01U << EXTI_FTSR_TR0_Pos)
#define	EXTI_FTSR_TR1_Pos                                   (1)
#define	EXTI_FTSR_TR1                                       (0x01U << EXTI_FTSR_TR1_Pos)
#define	EXTI_FTSR_TR2_Pos                                   (2)
#define	EXTI_FTSR_TR2                                       (0x01U << EXTI_FTSR_TR2_Pos)
#define	EXTI_FTSR_TR3_Pos                                   (3)
#define	EXTI_FTSR_TR3                                       (0x01U << EXTI_FTSR_TR3_Pos)
#define	EXTI_FTSR_TR4_Pos                                   (4)
#define	EXTI_FTSR_TR4                                       (0x01U << EXTI_FTSR_TR4_Pos)
#define	EXTI_FTSR_TR5_Pos                                   (5)
#define	EXTI_FTSR_TR5                                       (0x01U << EXTI_FTSR_TR5_Pos)
#define	EXTI_FTSR_TR6_Pos                                   (6)
#define	EXTI_FTSR_TR6                                       (0x01U << EXTI_FTSR_TR6_Pos)
#define	EXTI_FTSR_TR7_Pos                                   (7)
#define	EXTI_FTSR_TR7                                       (0x01U << EXTI_FTSR_TR7_Pos)
#define	EXTI_FTSR_TR8_Pos                                   (8)
#define	EXTI_FTSR_TR8                                       (0x01U << EXTI_FTSR_TR8_Pos)
#define	EXTI_FTSR_TR9_Pos                                   (9)
#define	EXTI_FTSR_TR9                                       (0x01U << EXTI_FTSR_TR9_Pos)
#define	EXTI_FTSR_TR10_Pos                                  (10)
#define	EXTI_FTSR_TR10                                      (0x01U << EXTI_FTSR_TR10_Pos)
#define	EXTI_FTSR_TR11_Pos                                  (11)
#define	EXTI_FTSR_TR11                                      (0x01U << EXTI_FTSR_TR11_Pos)
#define	EXTI_FTSR_TR12_Pos                                  (12)
#define	EXTI_FTSR_TR12                                      (0x01U << EXTI_FTSR_TR12_Pos)
#define	EXTI_FTSR_TR13_Pos                                  (13)
#define	EXTI_FTSR_TR13                                      (0x01U << EXTI_FTSR_TR13_Pos)
#define	EXTI_FTSR_TR14_Pos                                  (14)
#define	EXTI_FTSR_TR14                                      (0x01U << EXTI_FTSR_TR14_Pos)
#define	EXTI_FTSR_TR15_Pos                                  (15)
#define	EXTI_FTSR_TR15                                      (0x01U << EXTI_FTSR_TR15_Pos)
#define	EXTI_FTSR_TR16_Pos                                  (16)
#define	EXTI_FTSR_TR16                                      (0x01U << EXTI_FTSR_TR16_Pos)
#define	EXTI_FTSR_TR17_Pos                                  (17)
#define	EXTI_FTSR_TR17                                      (0x01U << EXTI_FTSR_TR17_Pos)
#define	EXTI_FTSR_TR18_Pos                                  (18)
#define	EXTI_FTSR_TR18                                      (0x01U << EXTI_FTSR_TR18_Pos)
#define	EXTI_IMR_IMR0_Pos                                   (0)
#define	EXTI_IMR_IMR0                                       (0x01U << EXTI_IMR_IMR0_Pos)
#define	EXTI_IMR_IMR1_Pos                                   (1)
#define	EXTI_IMR_IMR1                                       (0x01U << EXTI_IMR_IMR1_Pos)
#define	EXTI_IMR_IMR2_Pos                                   (2)
#define	EXTI_IMR_IMR2                                       (0x01U << EXTI_IMR_IMR2_Pos)
#define	EXTI_IMR_IMR3_Pos                                   (3)
#define	EXTI_IMR_IMR3                                       (0x01U << EXTI_IMR_IMR3_Pos)
#define	EXTI_IMR_IMR4_Pos                                   (4)
#define	EXTI_IMR_IMR4                                       (0x01U << EXTI_IMR_IMR4_Pos)
#define	EXTI_IMR_IMR5_Pos                                   (5)
#define	EXTI_IMR_IMR5                                       (0x01U << EXTI_IMR_IMR5_Pos)
#define	EXTI_IMR_IMR6_Pos                                   (6)
#define	EXTI_IMR_IMR6                                       (0x01U << EXTI_IMR_IMR6_Pos)
#define	EXTI_IMR_IMR7_Pos                                   (7)
#define	EXTI_IMR_IMR7                                       (0x01U << EXTI_IMR_IMR7_Pos)
#define	EXTI_IMR_IMR8_Pos                                   (8)
#define	EXTI_IMR_IMR8                                       (0x01U << EXTI_IMR_IMR8_Pos)
#define	EXTI_IMR_IMR9_Pos                                   (9)
#define	EXTI_IMR_IMR9                                       (0x01U << EXTI_IMR_IMR9_Pos)
#define	EXTI_IMR_IMR10_Pos                                  (10)
#define	EXTI_IMR_IMR10                                      (0x01U << EXTI_IMR_IMR10_Pos)
#define	EXTI_IMR_IMR11_Pos                                  (11)
#define	EXTI_IMR_IMR11                                      (0x01U << EXTI_IMR_IMR11_Pos)
#define	EXTI_IMR_IMR12_Pos                                  (12)
#define	EXTI_IMR_IMR12                                      (0x01U << EXTI_IMR_IMR12_Pos)
#define	EXTI_IMR_IMR13_Pos                                  (13)
#define	EXTI_IMR_IMR13                                      (0x01U << EXTI_IMR_IMR13_Pos)
#define	EXTI_IMR_IMR14_Pos                                  (14)
#define	EXTI_IMR_IMR14                                      (0x01U << EXTI_IMR_IMR14_Pos)
#define	EXTI_IMR_IMR15_Pos                                  (15)
#define	EXTI_IMR_IMR15                                      (0x01U << EXTI_IMR_IMR15_Pos)
#define	EXTI_IMR_IMR16_Pos                                  (16)
#define	EXTI_IMR_IMR16                                      (0x01U << EXTI_IMR_IMR16_Pos)
#define	EXTI_IMR_IMR17_Pos                                  (17)
#define	EXTI_IMR_IMR17                                      (0x01U << EXTI_IMR_IMR17_Pos)
#define	EXTI_IMR_IMR18_Pos                                  (18)
#define	EXTI_IMR_IMR18                                      (0x01U << EXTI_IMR_IMR18_Pos)
#define	EXTI_MAPR_SPI1_Pos                                  (0)
#define	EXTI_MAPR_SPI1                                      (0x01U << EXTI_MAPR_SPI1_Pos)
#define	EXTI_MAPR_I2C1_Pos                                  (1)
#define	EXTI_MAPR_I2C1                                      (0x01U << EXTI_MAPR_I2C1_Pos)
#define	EXTI_MAPR_UART1_Pos                                 (2)
#define	EXTI_MAPR_UART1                                     (0x01U << EXTI_MAPR_UART1_Pos)
#define	EXTI_MAPR_UART3_Pos                                 (4)
#define	EXTI_MAPR_UART3                                     (0x03U << EXTI_MAPR_UART3_Pos)
#define	EXTI_MAPR_TIM1_Pos                                  (6)
#define	EXTI_MAPR_TIM1                                      (0x03U << EXTI_MAPR_TIM1_Pos)
#define	EXTI_MAPR_TIM2_Pos                                  (8)
#define	EXTI_MAPR_TIM2                                      (0x03U << EXTI_MAPR_TIM2_Pos)
#define	EXTI_MAPR_TIM3_Pos                                  (10)
#define	EXTI_MAPR_TIM3                                      (0x03U << EXTI_MAPR_TIM3_Pos)
#define	EXTI_MAPR_CAN_Pos                                   (13)
#define	EXTI_MAPR_CAN                                       (0x03U << EXTI_MAPR_CAN_Pos)
#define	EXTI_MAPR_PD01_Pos                                  (15)
#define	EXTI_MAPR_PD01                                      (0x01U << EXTI_MAPR_PD01_Pos)
#define	EXTI_MAPR_SWJ_Pos                                   (24)
#define	EXTI_MAPR_SWJ                                       (0x07U << EXTI_MAPR_SWJ_Pos)
#define	EXTI_PR_PR0_Pos                                     (0)
#define	EXTI_PR_PR0                                         (0x01U << EXTI_PR_PR0_Pos)
#define	EXTI_PR_PR1_Pos                                     (1)
#define	EXTI_PR_PR1                                         (0x01U << EXTI_PR_PR1_Pos)
#define	EXTI_PR_PR2_Pos                                     (2)
#define	EXTI_PR_PR2                                         (0x01U << EXTI_PR_PR2_Pos)
#define	EXTI_PR_PR3_Pos                                     (3)
#define	EXTI_PR_PR3                                         (0x01U << EXTI_PR_PR3_Pos)
#define	EXTI_PR_PR4_Pos                                     (4)
#define	EXTI_PR_PR4                                         (0x01U << EXTI_PR_PR4_Pos)
#define	EXTI_PR_PR5_Pos                                     (5)
#define	EXTI_PR_PR5                                         (0x01U << EXTI_PR_PR5_Pos)
#define	EXTI_PR_PR6_Pos                                     (6)
#define	EXTI_PR_PR6                                         (0x01U << EXTI_PR_PR6_Pos)
#define	EXTI_PR_PR7_Pos                                     (7)
#define	EXTI_PR_PR7                                         (0x01U << EXTI_PR_PR7_Pos)
#define	EXTI_PR_PR8_Pos                                     (8)
#define	EXTI_PR_PR8                                         (0x01U << EXTI_PR_PR8_Pos)
#define	EXTI_PR_PR9_Pos                                     (9)
#define	EXTI_PR_PR9                                         (0x01U << EXTI_PR_PR9_Pos)
#define	EXTI_PR_PR10_Pos                                    (10)
#define	EXTI_PR_PR10                                        (0x01U << EXTI_PR_PR10_Pos)
#define	EXTI_PR_PR11_Pos                                    (11)
#define	EXTI_PR_PR11                                        (0x01U << EXTI_PR_PR11_Pos)
#define	EXTI_PR_PR12_Pos                                    (12)
#define	EXTI_PR_PR12                                        (0x01U << EXTI_PR_PR12_Pos)
#define	EXTI_PR_PR13_Pos                                    (13)
#define	EXTI_PR_PR13                                        (0x01U << EXTI_PR_PR13_Pos)
#define	EXTI_PR_PR14_Pos                                    (14)
#define	EXTI_PR_PR14                                        (0x01U << EXTI_PR_PR14_Pos)
#define	EXTI_PR_PR15_Pos                                    (15)
#define	EXTI_PR_PR15                                        (0x01U << EXTI_PR_PR15_Pos)
#define	EXTI_PR_PR16_Pos                                    (16)
#define	EXTI_PR_PR16                                        (0x01U << EXTI_PR_PR16_Pos)
#define	EXTI_PR_PR17_Pos                                    (17)
#define	EXTI_PR_PR17                                        (0x01U << EXTI_PR_PR17_Pos)
#define	EXTI_PR_PR18_Pos                                    (18)
#define	EXTI_PR_PR18                                        (0x01U << EXTI_PR_PR18_Pos)
#define	EXTI_RTSR_TR0_Pos                                   (0)
#define	EXTI_RTSR_TR0                                       (0x01U << EXTI_RTSR_TR0_Pos)
#define	EXTI_RTSR_TR1_Pos                                   (1)
#define	EXTI_RTSR_TR1                                       (0x01U << EXTI_RTSR_TR1_Pos)
#define	EXTI_RTSR_TR2_Pos                                   (2)
#define	EXTI_RTSR_TR2                                       (0x01U << EXTI_RTSR_TR2_Pos)
#define	EXTI_RTSR_TR3_Pos                                   (3)
#define	EXTI_RTSR_TR3                                       (0x01U << EXTI_RTSR_TR3_Pos)
#define	EXTI_RTSR_TR4_Pos                                   (4)
#define	EXTI_RTSR_TR4                                       (0x01U << EXTI_RTSR_TR4_Pos)
#define	EXTI_RTSR_TR5_Pos                                   (5)
#define	EXTI_RTSR_TR5                                       (0x01U << EXTI_RTSR_TR5_Pos)
#define	EXTI_RTSR_TR6_Pos                                   (6)
#define	EXTI_RTSR_TR6                                       (0x01U << EXTI_RTSR_TR6_Pos)
#define	EXTI_RTSR_TR7_Pos                                   (7)
#define	EXTI_RTSR_TR7                                       (0x01U << EXTI_RTSR_TR7_Pos)
#define	EXTI_RTSR_TR8_Pos                                   (8)
#define	EXTI_RTSR_TR8                                       (0x01U << EXTI_RTSR_TR8_Pos)
#define	EXTI_RTSR_TR9_Pos                                   (9)
#define	EXTI_RTSR_TR9                                       (0x01U << EXTI_RTSR_TR9_Pos)
#define	EXTI_RTSR_TR10_Pos                                  (10)
#define	EXTI_RTSR_TR10                                      (0x01U << EXTI_RTSR_TR10_Pos)
#define	EXTI_RTSR_TR11_Pos                                  (11)
#define	EXTI_RTSR_TR11                                      (0x01U << EXTI_RTSR_TR11_Pos)
#define	EXTI_RTSR_TR12_Pos                                  (12)
#define	EXTI_RTSR_TR12                                      (0x01U << EXTI_RTSR_TR12_Pos)
#define	EXTI_RTSR_TR13_Pos                                  (13)
#define	EXTI_RTSR_TR13                                      (0x01U << EXTI_RTSR_TR13_Pos)
#define	EXTI_RTSR_TR14_Pos                                  (14)
#define	EXTI_RTSR_TR14                                      (0x01U << EXTI_RTSR_TR14_Pos)
#define	EXTI_RTSR_TR15_Pos                                  (15)
#define	EXTI_RTSR_TR15                                      (0x01U << EXTI_RTSR_TR15_Pos)
#define	EXTI_RTSR_TR16_Pos                                  (16)
#define	EXTI_RTSR_TR16                                      (0x01U << EXTI_RTSR_TR16_Pos)
#define	EXTI_RTSR_TR17_Pos                                  (17)
#define	EXTI_RTSR_TR17                                      (0x01U << EXTI_RTSR_TR17_Pos)
#define	EXTI_RTSR_TR18_Pos                                  (18)
#define	EXTI_RTSR_TR18                                      (0x01U << EXTI_RTSR_TR18_Pos)
#define	EXTI_SWIER_SWIER0_Pos                               (0)
#define	EXTI_SWIER_SWIER0                                   (0x01U << EXTI_SWIER_SWIER0_Pos)
#define	EXTI_SWIER_SWIER1_Pos                               (1)
#define	EXTI_SWIER_SWIER1                                   (0x01U << EXTI_SWIER_SWIER1_Pos)
#define	EXTI_SWIER_SWIER2_Pos                               (2)
#define	EXTI_SWIER_SWIER2                                   (0x01U << EXTI_SWIER_SWIER2_Pos)
#define	EXTI_SWIER_SWIER3_Pos                               (3)
#define	EXTI_SWIER_SWIER3                                   (0x01U << EXTI_SWIER_SWIER3_Pos)
#define	EXTI_SWIER_SWIER4_Pos                               (4)
#define	EXTI_SWIER_SWIER4                                   (0x01U << EXTI_SWIER_SWIER4_Pos)
#define	EXTI_SWIER_SWIER5_Pos                               (5)
#define	EXTI_SWIER_SWIER5                                   (0x01U << EXTI_SWIER_SWIER5_Pos)
#define	EXTI_SWIER_SWIER6_Pos                               (6)
#define	EXTI_SWIER_SWIER6                                   (0x01U << EXTI_SWIER_SWIER6_Pos)
#define	EXTI_SWIER_SWIER7_Pos                               (7)
#define	EXTI_SWIER_SWIER7                                   (0x01U << EXTI_SWIER_SWIER7_Pos)
#define	EXTI_SWIER_SWIER8_Pos                               (8)
#define	EXTI_SWIER_SWIER8                                   (0x01U << EXTI_SWIER_SWIER8_Pos)
#define	EXTI_SWIER_SWIER9_Pos                               (9)
#define	EXTI_SWIER_SWIER9                                   (0x01U << EXTI_SWIER_SWIER9_Pos)
#define	EXTI_SWIER_SWIER10_Pos                              (10)
#define	EXTI_SWIER_SWIER10                                  (0x01U << EXTI_SWIER_SWIER10_Pos)
#define	EXTI_SWIER_SWIER11_Pos                              (11)
#define	EXTI_SWIER_SWIER11                                  (0x01U << EXTI_SWIER_SWIER11_Pos)
#define	EXTI_SWIER_SWIER12_Pos                              (12)
#define	EXTI_SWIER_SWIER12                                  (0x01U << EXTI_SWIER_SWIER12_Pos)
#define	EXTI_SWIER_SWIER13_Pos                              (13)
#define	EXTI_SWIER_SWIER13                                  (0x01U << EXTI_SWIER_SWIER13_Pos)
#define	EXTI_SWIER_SWIER14_Pos                              (14)
#define	EXTI_SWIER_SWIER14                                  (0x01U << EXTI_SWIER_SWIER14_Pos)
#define	EXTI_SWIER_SWIER15_Pos                              (15)
#define	EXTI_SWIER_SWIER15                                  (0x01U << EXTI_SWIER_SWIER15_Pos)
#define	EXTI_SWIER_SWIER16_Pos                              (16)
#define	EXTI_SWIER_SWIER16                                  (0x01U << EXTI_SWIER_SWIER16_Pos)
#define	EXTI_SWIER_SWIER17_Pos                              (17)
#define	EXTI_SWIER_SWIER17                                  (0x01U << EXTI_SWIER_SWIER17_Pos)
#define	EXTI_SWIER_SWIER18_Pos                              (18)
#define	EXTI_SWIER_SWIER18                                  (0x01U << EXTI_SWIER_SWIER18_Pos)
#define	FLASH_ACR_LATENCY_Pos                               (0)
#define	FLASH_ACR_LATENCY                                   (0x07U << FLASH_ACR_LATENCY_Pos)
#define	FLASH_ACR_HLFCYA_Pos                                (3)
#define	FLASH_ACR_HLFCYA                                    (0x01U << FLASH_ACR_HLFCYA_Pos)
#define	FLASH_ACR_PRFTBE_Pos                                (4)
#define	FLASH_ACR_PRFTBE                                    (0x01U << FLASH_ACR_PRFTBE_Pos)
#define	FLASH_AR_AR_Pos                                     (0)
#define	FLASH_AR_AR                                         (0xFFFFU << FLASH_AR_AR_Pos)
#define	FLASH_AR_AR_Pos                                     (16)
#define	FLASH_AR_AR                                         (0xFFFFU << FLASH_AR_AR_Pos)
#define	FLASH_CR_PG_Pos                                     (0)
#define	FLASH_CR_PG                                         (0x01U << FLASH_CR_PG_Pos)
#define	FLASH_CR_PER_Pos                                    (1)
#define	FLASH_CR_PER                                        (0x01U << FLASH_CR_PER_Pos)
#define	FLASH_CR_MER_Pos                                    (2)
#define	FLASH_CR_MER                                        (0x01U << FLASH_CR_MER_Pos)
#define	FLASH_CR_OPTPG_Pos                                  (4)
#define	FLASH_CR_OPTPG                                      (0x01U << FLASH_CR_OPTPG_Pos)
#define	FLASH_CR_OPTER_Pos                                  (5)
#define	FLASH_CR_OPTER                                      (0x01U << FLASH_CR_OPTER_Pos)
#define	FLASH_CR_STRT_Pos                                   (6)
#define	FLASH_CR_STRT                                       (0x01U << FLASH_CR_STRT_Pos)
#define	FLASH_CR_LOCK_Pos                                   (7)
#define	FLASH_CR_LOCK                                       (0x01U << FLASH_CR_LOCK_Pos)
#define	FLASH_CR_OPTWRE_Pos                                 (9)
#define	FLASH_CR_OPTWRE                                     (0x01U << FLASH_CR_OPTWRE_Pos)
#define	FLASH_CR_ERRIE_Pos                                  (10)
#define	FLASH_CR_ERRIE                                      (0x01U << FLASH_CR_ERRIE_Pos)
#define	FLASH_CR_EOPIE_Pos                                  (12)
#define	FLASH_CR_EOPIE                                      (0x01U << FLASH_CR_EOPIE_Pos)
#define	FLASH_KEYR_FKEY_Pos                                 (0)
#define	FLASH_KEYR_FKEY                                     (0xFFFFU << FLASH_KEYR_FKEY_Pos)
#define	FLASH_KEYR_FKEY_Pos                                 (16)
#define	FLASH_KEYR_FKEY                                     (0xFFFFU << FLASH_KEYR_FKEY_Pos)
#define	FLASH_OBR_OPTERR_Pos                                (0)
#define	FLASH_OBR_OPTERR                                    (0x01U << FLASH_OBR_OPTERR_Pos)
#define	FLASH_OBR_USER_Pos                                  (3)
#define	FLASH_OBR_USER                                      (0xFU << FLASH_OBR_USER_Pos)
#define	FLASH_OBR_Data0_Pos                                 (10)
#define	FLASH_OBR_Data0                                     (0x3FU << FLASH_OBR_Data0_Pos)
#define	FLASH_OBR_Data0_Pos                                 (16)
#define	FLASH_OBR_Data0                                     (0x03U << FLASH_OBR_Data0_Pos)
#define	FLASH_OBR_Data1_Pos                                 (18)
#define	FLASH_OBR_Data1                                     (0xFFU << FLASH_OBR_Data1_Pos)
#define	FLASH_OPTKEYR_OPTKEY_Pos                            (0)
#define	FLASH_OPTKEYR_OPTKEY                                (0xFFFFU << FLASH_OPTKEYR_OPTKEY_Pos)
#define	FLASH_OPTKEYR_OPTKEY_Pos                            (16)
#define	FLASH_OPTKEYR_OPTKEY                                (0xFFFFU << FLASH_OPTKEYR_OPTKEY_Pos)
#define	FLASH_SR_BUSY_Pos                                   (0)
#define	FLASH_SR_BUSY                                       (0x01U << FLASH_SR_BUSY_Pos)
#define	FLASH_SR_PGERR_Pos                                  (2)
#define	FLASH_SR_PGERR                                      (0x01U << FLASH_SR_PGERR_Pos)
#define	FLASH_SR_WRPRTERR_Pos                               (4)
#define	FLASH_SR_WRPRTERR                                   (0x01U << FLASH_SR_WRPRTERR_Pos)
#define	FLASH_SR_EOP_Pos                                    (5)
#define	FLASH_SR_EOP                                        (0x01U << FLASH_SR_EOP_Pos)
#define	FLASH_WRPR_WRP_Pos                                  (0)
#define	FLASH_WRPR_WRP                                      (0xFFFFU << FLASH_WRPR_WRP_Pos)
#define	FLASH_WRPR_WRP_Pos                                  (16)
#define	FLASH_WRPR_WRP                                      (0xFFFFU << FLASH_WRPR_WRP_Pos)
#define	GPIO_BRR_BR_Pos                                     (0)
#define	GPIO_BRR_BR                                         (0xFFFFU << GPIO_BRR_BR_Pos)
#define	GPIO_BSRR_BS0_Pos                                   (0)
#define	GPIO_BSRR_BS0                                       (0x01U << GPIO_BSRR_BS0_Pos)
#define	GPIO_BSRR_BS1_Pos                                   (1)
#define	GPIO_BSRR_BS1                                       (0x01U << GPIO_BSRR_BS1_Pos)
#define	GPIO_BSRR_BS2_Pos                                   (2)
#define	GPIO_BSRR_BS2                                       (0x01U << GPIO_BSRR_BS2_Pos)
#define	GPIO_BSRR_BS3_Pos                                   (3)
#define	GPIO_BSRR_BS3                                       (0x01U << GPIO_BSRR_BS3_Pos)
#define	GPIO_BSRR_BS4_Pos                                   (4)
#define	GPIO_BSRR_BS4                                       (0x01U << GPIO_BSRR_BS4_Pos)
#define	GPIO_BSRR_BS5_Pos                                   (5)
#define	GPIO_BSRR_BS5                                       (0x01U << GPIO_BSRR_BS5_Pos)
#define	GPIO_BSRR_BS6_Pos                                   (6)
#define	GPIO_BSRR_BS6                                       (0x01U << GPIO_BSRR_BS6_Pos)
#define	GPIO_BSRR_BS7_Pos                                   (7)
#define	GPIO_BSRR_BS7                                       (0x01U << GPIO_BSRR_BS7_Pos)
#define	GPIO_BSRR_BS8_Pos                                   (8)
#define	GPIO_BSRR_BS8                                       (0x01U << GPIO_BSRR_BS8_Pos)
#define	GPIO_BSRR_BS9_Pos                                   (9)
#define	GPIO_BSRR_BS9                                       (0x01U << GPIO_BSRR_BS9_Pos)
#define	GPIO_BSRR_BS10_Pos                                  (10)
#define	GPIO_BSRR_BS10                                      (0x01U << GPIO_BSRR_BS10_Pos)
#define	GPIO_BSRR_BS11_Pos                                  (11)
#define	GPIO_BSRR_BS11                                      (0x01U << GPIO_BSRR_BS11_Pos)
#define	GPIO_BSRR_BS12_Pos                                  (12)
#define	GPIO_BSRR_BS12                                      (0x01U << GPIO_BSRR_BS12_Pos)
#define	GPIO_BSRR_BS13_Pos                                  (13)
#define	GPIO_BSRR_BS13                                      (0x01U << GPIO_BSRR_BS13_Pos)
#define	GPIO_BSRR_BS14_Pos                                  (14)
#define	GPIO_BSRR_BS14                                      (0x01U << GPIO_BSRR_BS14_Pos)
#define	GPIO_BSRR_BS15_Pos                                  (15)
#define	GPIO_BSRR_BS15                                      (0x01U << GPIO_BSRR_BS15_Pos)
#define	GPIO_BSRR_BR0_Pos                                   (16)
#define	GPIO_BSRR_BR0                                       (0x01U << GPIO_BSRR_BR0_Pos)
#define	GPIO_BSRR_BR1_Pos                                   (17)
#define	GPIO_BSRR_BR1                                       (0x01U << GPIO_BSRR_BR1_Pos)
#define	GPIO_BSRR_BR2_Pos                                   (18)
#define	GPIO_BSRR_BR2                                       (0x01U << GPIO_BSRR_BR2_Pos)
#define	GPIO_BSRR_BR3_Pos                                   (19)
#define	GPIO_BSRR_BR3                                       (0x01U << GPIO_BSRR_BR3_Pos)
#define	GPIO_BSRR_BR4_Pos                                   (20)
#define	GPIO_BSRR_BR4                                       (0x01U << GPIO_BSRR_BR4_Pos)
#define	GPIO_BSRR_BR5_Pos                                   (21)
#define	GPIO_BSRR_BR5                                       (0x01U << GPIO_BSRR_BR5_Pos)
#define	GPIO_BSRR_BR6_Pos                                   (22)
#define	GPIO_BSRR_BR6                                       (0x01U << GPIO_BSRR_BR6_Pos)
#define	GPIO_BSRR_BR7_Pos                                   (23)
#define	GPIO_BSRR_BR7                                       (0x01U << GPIO_BSRR_BR7_Pos)
#define	GPIO_BSRR_BR8_Pos                                   (24)
#define	GPIO_BSRR_BR8                                       (0x01U << GPIO_BSRR_BR8_Pos)
#define	GPIO_BSRR_BR9_Pos                                   (25)
#define	GPIO_BSRR_BR9                                       (0x01U << GPIO_BSRR_BR9_Pos)
#define	GPIO_BSRR_BR10_Pos                                  (26)
#define	GPIO_BSRR_BR10                                      (0x01U << GPIO_BSRR_BR10_Pos)
#define	GPIO_BSRR_BR11_Pos                                  (27)
#define	GPIO_BSRR_BR11                                      (0x01U << GPIO_BSRR_BR11_Pos)
#define	GPIO_BSRR_BR12_Pos                                  (28)
#define	GPIO_BSRR_BR12                                      (0x01U << GPIO_BSRR_BR12_Pos)
#define	GPIO_BSRR_BR13_Pos                                  (29)
#define	GPIO_BSRR_BR13                                      (0x01U << GPIO_BSRR_BR13_Pos)
#define	GPIO_BSRR_BR14_Pos                                  (30)
#define	GPIO_BSRR_BR14                                      (0x01U << GPIO_BSRR_BR14_Pos)
#define	GPIO_BSRR_BR15_Pos                                  (31)
#define	GPIO_BSRR_BR15                                      (0x01U << GPIO_BSRR_BR15_Pos)
#define	GPIO_CRH_MODE8_Pos                                  (0)
#define	GPIO_CRH_MODE8                                      (0x03U << GPIO_CRH_MODE8_Pos)
#define	GPIO_CRH_CNF8_Pos                                   (2)
#define	GPIO_CRH_CNF8                                       (0x03U << GPIO_CRH_CNF8_Pos)
#define	GPIO_CRH_MODE9_Pos                                  (4)
#define	GPIO_CRH_MODE9                                      (0x03U << GPIO_CRH_MODE9_Pos)
#define	GPIO_CRH_CNF9_Pos                                   (6)
#define	GPIO_CRH_CNF9                                       (0x03U << GPIO_CRH_CNF9_Pos)
#define	GPIO_CRH_MODE10_Pos                                 (8)
#define	GPIO_CRH_MODE10                                     (0x03U << GPIO_CRH_MODE10_Pos)
#define	GPIO_CRH_CNF10_Pos                                  (10)
#define	GPIO_CRH_CNF10                                      (0x03U << GPIO_CRH_CNF10_Pos)
#define	GPIO_CRH_MODE11_Pos                                 (12)
#define	GPIO_CRH_MODE11                                     (0x03U << GPIO_CRH_MODE11_Pos)
#define	GPIO_CRH_CNF11_Pos                                  (14)
#define	GPIO_CRH_CNF11                                      (0x03U << GPIO_CRH_CNF11_Pos)
#define	GPIO_CRH_MODE12_Pos                                 (16)
#define	GPIO_CRH_MODE12                                     (0x03U << GPIO_CRH_MODE12_Pos)
#define	GPIO_CRH_CNF12_Pos                                  (18)
#define	GPIO_CRH_CNF12                                      (0x03U << GPIO_CRH_CNF12_Pos)
#define	GPIO_CRH_MODE13_Pos                                 (20)
#define	GPIO_CRH_MODE13                                     (0x03U << GPIO_CRH_MODE13_Pos)
#define	GPIO_CRH_CNF13_Pos                                  (22)
#define	GPIO_CRH_CNF13                                      (0x03U << GPIO_CRH_CNF13_Pos)
#define	GPIO_CRH_MODE14_Pos                                 (24)
#define	GPIO_CRH_MODE14                                     (0x03U << GPIO_CRH_MODE14_Pos)
#define	GPIO_CRH_CNF14_Pos                                  (26)
#define	GPIO_CRH_CNF14                                      (0x03U << GPIO_CRH_CNF14_Pos)
#define	GPIO_CRH_MODE15_Pos                                 (28)
#define	GPIO_CRH_MODE15                                     (0x03U << GPIO_CRH_MODE15_Pos)
#define	GPIO_CRH_CNF15_Pos                                  (30)
#define	GPIO_CRH_CNF15                                      (0x03U << GPIO_CRH_CNF15_Pos)
#define	GPIO_CRL_MODE0_Pos                                  (0)
#define	GPIO_CRL_MODE0                                      (0x03U << GPIO_CRL_MODE0_Pos)
#define	GPIO_CRL_CNF0_Pos                                   (2)
#define	GPIO_CRL_CNF0                                       (0x03U << GPIO_CRL_CNF0_Pos)
#define	GPIO_CRL_MODE1_Pos                                  (4)
#define	GPIO_CRL_MODE1                                      (0x03U << GPIO_CRL_MODE1_Pos)
#define	GPIO_CRL_CNF1_Pos                                   (6)
#define	GPIO_CRL_CNF1                                       (0x03U << GPIO_CRL_CNF1_Pos)
#define	GPIO_CRL_MODE2_Pos                                  (8)
#define	GPIO_CRL_MODE2                                      (0x03U << GPIO_CRL_MODE2_Pos)
#define	GPIO_CRL_CNF2_Pos                                   (10)
#define	GPIO_CRL_CNF2                                       (0x03U << GPIO_CRL_CNF2_Pos)
#define	GPIO_CRL_MODE3_Pos                                  (12)
#define	GPIO_CRL_MODE3                                      (0x03U << GPIO_CRL_MODE3_Pos)
#define	GPIO_CRL_CNF3_Pos                                   (14)
#define	GPIO_CRL_CNF3                                       (0x03U << GPIO_CRL_CNF3_Pos)
#define	GPIO_CRL_MODE4_Pos                                  (16)
#define	GPIO_CRL_MODE4                                      (0x03U << GPIO_CRL_MODE4_Pos)
#define	GPIO_CRL_CNF4_Pos                                   (18)
#define	GPIO_CRL_CNF4                                       (0x03U << GPIO_CRL_CNF4_Pos)
#define	GPIO_CRL_MODE5_Pos                                  (20)
#define	GPIO_CRL_MODE5                                      (0x03U << GPIO_CRL_MODE5_Pos)
#define	GPIO_CRL_CNF5_Pos                                   (22)
#define	GPIO_CRL_CNF5                                       (0x03U << GPIO_CRL_CNF5_Pos)
#define	GPIO_CRL_MODE6_Pos                                  (24)
#define	GPIO_CRL_MODE6                                      (0x03U << GPIO_CRL_MODE6_Pos)
#define	GPIO_CRL_CNF6_Pos                                   (26)
#define	GPIO_CRL_CNF6                                       (0x03U << GPIO_CRL_CNF6_Pos)
#define	GPIO_CRL_MODE7_Pos                                  (28)
#define	GPIO_CRL_MODE7                                      (0x03U << GPIO_CRL_MODE7_Pos)
#define	GPIO_CRL_CNF7_Pos                                   (30)
#define	GPIO_CRL_CNF7                                       (0x03U << GPIO_CRL_CNF7_Pos)
#define	GPIO_EXTICR0_EXTI0_Pos                              (0)
#define	GPIO_EXTICR0_EXTI0                                  (0xFU << GPIO_EXTICR0_EXTI0_Pos)
#define	GPIO_EXTICR0_EXTI1_Pos                              (4)
#define	GPIO_EXTICR0_EXTI1                                  (0xFU << GPIO_EXTICR0_EXTI1_Pos)
#define	GPIO_EXTICR0_EXTI2_Pos                              (8)
#define	GPIO_EXTICR0_EXTI2                                  (0xFU << GPIO_EXTICR0_EXTI2_Pos)
#define	GPIO_EXTICR0_EXTI3_Pos                              (12)
#define	GPIO_EXTICR0_EXTI3                                  (0xFU << GPIO_EXTICR0_EXTI3_Pos)
#define	GPIO_EXTICR1_EXTI4_Pos                              (0)
#define	GPIO_EXTICR1_EXTI4                                  (0xFU << GPIO_EXTICR1_EXTI4_Pos)
#define	GPIO_EXTICR1_EXTI5_Pos                              (4)
#define	GPIO_EXTICR1_EXTI5                                  (0xFU << GPIO_EXTICR1_EXTI5_Pos)
#define	GPIO_EXTICR1_EXTI6_Pos                              (8)
#define	GPIO_EXTICR1_EXTI6                                  (0xFU << GPIO_EXTICR1_EXTI6_Pos)
#define	GPIO_EXTICR1_EXTI7_Pos                              (12)
#define	GPIO_EXTICR1_EXTI7                                  (0xFU << GPIO_EXTICR1_EXTI7_Pos)
#define	GPIO_EXTICR2_EXTI8_Pos                              (0)
#define	GPIO_EXTICR2_EXTI8                                  (0xFU << GPIO_EXTICR2_EXTI8_Pos)
#define	GPIO_EXTICR2_EXTI9_Pos                              (4)
#define	GPIO_EXTICR2_EXTI9                                  (0xFU << GPIO_EXTICR2_EXTI9_Pos)
#define	GPIO_EXTICR2_EXTI10_Pos                             (8)
#define	GPIO_EXTICR2_EXTI10                                 (0xFU << GPIO_EXTICR2_EXTI10_Pos)
#define	GPIO_EXTICR2_EXTI11_Pos                             (12)
#define	GPIO_EXTICR2_EXTI11                                 (0xFU << GPIO_EXTICR2_EXTI11_Pos)
#define	GPIO_EXTICR3_EXTI8_Pos                              (0)
#define	GPIO_EXTICR3_EXTI8                                  (0xFU << GPIO_EXTICR3_EXTI8_Pos)
#define	GPIO_EXTICR3_EXTI9_Pos                              (4)
#define	GPIO_EXTICR3_EXTI9                                  (0xFU << GPIO_EXTICR3_EXTI9_Pos)
#define	GPIO_EXTICR3_EXTI10_Pos                             (8)
#define	GPIO_EXTICR3_EXTI10                                 (0xFU << GPIO_EXTICR3_EXTI10_Pos)
#define	GPIO_EXTICR3_EXTI11_Pos                             (12)
#define	GPIO_EXTICR3_EXTI11                                 (0xFU << GPIO_EXTICR3_EXTI11_Pos)
#define	GPIO_EXTICR4_EXTI12_Pos                             (0)
#define	GPIO_EXTICR4_EXTI12                                 (0xFU << GPIO_EXTICR4_EXTI12_Pos)
#define	GPIO_EXTICR4_EXTI13_Pos                             (4)
#define	GPIO_EXTICR4_EXTI13                                 (0xFU << GPIO_EXTICR4_EXTI13_Pos)
#define	GPIO_EXTICR4_EXTI14_Pos                             (8)
#define	GPIO_EXTICR4_EXTI14                                 (0xFU << GPIO_EXTICR4_EXTI14_Pos)
#define	GPIO_EXTICR4_EXTI15_Pos                             (12)
#define	GPIO_EXTICR4_EXTI15                                 (0xFU << GPIO_EXTICR4_EXTI15_Pos)
#define	GPIO_IDR_DATA_Pos                                   (0)
#define	GPIO_IDR_DATA                                       (0xFFFFU << GPIO_IDR_DATA_Pos)
#define	GPIO_LCKR_LCK_Pos                                   (0)
#define	GPIO_LCKR_LCK                                       (0xFFFFU << GPIO_LCKR_LCK_Pos)
#define	GPIO_LCKR_LCKK_Pos                                  (16)
#define	GPIO_LCKR_LCKK                                      (0x01U << GPIO_LCKR_LCKK_Pos)
#define	GPIO_MAPR_SPI1_REMAP_Pos                            (0)
#define	GPIO_MAPR_SPI1_REMAP                                (0x01U << GPIO_MAPR_SPI1_REMAP_Pos)
#define	GPIO_MAPR_I2C1_REMAP_Pos                            (1)
#define	GPIO_MAPR_I2C1_REMAP                                (0x01U << GPIO_MAPR_I2C1_REMAP_Pos)
#define	GPIO_MAPR_UART1_REMAP_Pos                           (2)
#define	GPIO_MAPR_UART1_REMAP                               (0x01U << GPIO_MAPR_UART1_REMAP_Pos)
#define	GPIO_MAPR_UART3_REMAP_Pos                           (4)
#define	GPIO_MAPR_UART3_REMAP                               (0x03U << GPIO_MAPR_UART3_REMAP_Pos)
#define	GPIO_MAPR_TIM1_REMAP_Pos                            (6)
#define	GPIO_MAPR_TIM1_REMAP                                (0x03U << GPIO_MAPR_TIM1_REMAP_Pos)
#define	GPIO_MAPR_TIM2_REMAP_Pos                            (8)
#define	GPIO_MAPR_TIM2_REMAP                                (0x03U << GPIO_MAPR_TIM2_REMAP_Pos)
#define	GPIO_MAPR_TIM3_REMAP_Pos                            (10)
#define	GPIO_MAPR_TIM3_REMAP                                (0x03U << GPIO_MAPR_TIM3_REMAP_Pos)
#define	GPIO_MAPR_CAN_REMAP_Pos                             (13)
#define	GPIO_MAPR_CAN_REMAP                                 (0x03U << GPIO_MAPR_CAN_REMAP_Pos)
#define	GPIO_MAPR_PD01_REMAP_Pos                            (15)
#define	GPIO_MAPR_PD01_REMAP                                (0x01U << GPIO_MAPR_PD01_REMAP_Pos)
#define	GPIO_MAPR_SWJ_CFG_Pos                               (24)
#define	GPIO_MAPR_SWJ_CFG                                   (0x07U << GPIO_MAPR_SWJ_CFG_Pos)
#define	GPIO_ODR_DATA_Pos                                   (0)
#define	GPIO_ODR_DATA                                       (0xFFFFU << GPIO_ODR_DATA_Pos)
#define	I2C_ACTIV_ACTIV_Pos                                 (0)
#define	I2C_ACTIV_ACTIV                                     (0x01U << I2C_ACTIV_ACTIV_Pos)
#define	I2C_CR_v2_MASTER_Pos                                (0)
#define	I2C_CR_v2_MASTER                                    (0x01U << I2C_CR_v2_MASTER_Pos)
#define	I2C_CR_v2_SPEED_Pos                                 (1)
#define	I2C_CR_v2_SPEED                                     (0x03U << I2C_CR_v2_SPEED_Pos)
#define	I2C_CR_v2_SLAVE10_Pos                               (3)
#define	I2C_CR_v2_SLAVE10                                   (0x01U << I2C_CR_v2_SLAVE10_Pos)
#define	I2C_CR_v2_MASTER10_Pos                              (4)
#define	I2C_CR_v2_MASTER10                                  (0x01U << I2C_CR_v2_MASTER10_Pos)
#define	I2C_CR_v2_REPEN_Pos                                 (5)
#define	I2C_CR_v2_REPEN                                     (0x01U << I2C_CR_v2_REPEN_Pos)
#define	I2C_CR_v2_SLAVEDIS_Pos                              (6)
#define	I2C_CR_v2_SLAVEDIS                                  (0x01U << I2C_CR_v2_SLAVEDIS_Pos)
#define	I2C_CR_v2_STOPINT_Pos                               (7)
#define	I2C_CR_v2_STOPINT                                   (0x01U << I2C_CR_v2_STOPINT_Pos)
#define	I2C_CR_v2_EMPINT_Pos                                (8)
#define	I2C_CR_v2_EMPINT                                    (0x01U << I2C_CR_v2_EMPINT_Pos)
#define	I2C_DMA_RXEN_Pos                                    (0)
#define	I2C_DMA_RXEN                                        (0x01U << I2C_DMA_RXEN_Pos)
#define	I2C_DMA_TXEN_Pos                                    (1)
#define	I2C_DMA_TXEN                                        (0x01U << I2C_DMA_TXEN_Pos)
#define	I2C_DR_v2_DAT_Pos                                   (0)
#define	I2C_DR_v2_DAT                                       (0xFFU << I2C_DR_v2_DAT_Pos)
#define	I2C_DR_v2_CMD_Pos                                   (8)
#define	I2C_DR_v2_CMD                                       (0x01U << I2C_DR_v2_CMD_Pos)
#define	I2C_DR_v2_STOP_Pos                                  (9)
#define	I2C_DR_v2_STOP                                      (0x01U << I2C_DR_v2_STOP_Pos)
#define	I2C_DR_v2_RESTART_Pos                               (10)
#define	I2C_DR_v2_RESTART                                   (0x01U << I2C_DR_v2_RESTART_Pos)
#define	I2C_ENR_ENABLE_Pos                                  (0)
#define	I2C_ENR_ENABLE                                      (0x01U << I2C_ENR_ENABLE_Pos)
#define	I2C_ENR_ABORT_Pos                                   (1)
#define	I2C_ENR_ABORT                                       (0x01U << I2C_ENR_ABORT_Pos)
#define	I2C_FSHR_CNT_Pos                                    (0)
#define	I2C_FSHR_CNT                                        (0xFFFFU << I2C_FSHR_CNT_Pos)
#define	I2C_FSLR_CNT_Pos                                    (0)
#define	I2C_FSLR_CNT                                        (0xFFFFU << I2C_FSLR_CNT_Pos)
#define	I2C_GC_GC_Pos                                       (0)
#define	I2C_GC_GC                                           (0x01U << I2C_GC_GC_Pos)
#define	I2C_GCR_GC_Pos                                      (0)
#define	I2C_GCR_GC                                          (0x01U << I2C_GCR_GC_Pos)
#define	I2C_HOLD_TXCNT_Pos                                  (0)
#define	I2C_HOLD_TXCNT                                      (0xFFFFU << I2C_HOLD_TXCNT_Pos)
#define	I2C_HOLD_RXCNT_Pos                                  (16)
#define	I2C_HOLD_RXCNT                                      (0xFFU << I2C_HOLD_RXCNT_Pos)
#define	I2C_ICR_ICR_Pos                                     (0)
#define	I2C_ICR_ICR                                         (0x01U << I2C_ICR_ICR_Pos)
#define	I2C_IMR_RX_UNDER_Pos                                (0)
#define	I2C_IMR_RX_UNDER                                    (0x01U << I2C_IMR_RX_UNDER_Pos)
#define	I2C_IMR_RX_OVER_Pos                                 (1)
#define	I2C_IMR_RX_OVER                                     (0x01U << I2C_IMR_RX_OVER_Pos)
#define	I2C_IMR_RX_FULL_Pos                                 (2)
#define	I2C_IMR_RX_FULL                                     (0x01U << I2C_IMR_RX_FULL_Pos)
#define	I2C_IMR_TX_OVER_Pos                                 (3)
#define	I2C_IMR_TX_OVER                                     (0x01U << I2C_IMR_TX_OVER_Pos)
#define	I2C_IMR_TX_EMPTY_Pos                                (4)
#define	I2C_IMR_TX_EMPTY                                    (0x01U << I2C_IMR_TX_EMPTY_Pos)
#define	I2C_IMR_RX_REQ_Pos                                  (5)
#define	I2C_IMR_RX_REQ                                      (0x01U << I2C_IMR_RX_REQ_Pos)
#define	I2C_IMR_TX_ABRT_Pos                                 (6)
#define	I2C_IMR_TX_ABRT                                     (0x01U << I2C_IMR_TX_ABRT_Pos)
#define	I2C_IMR_RX_DONE_Pos                                 (7)
#define	I2C_IMR_RX_DONE                                     (0x01U << I2C_IMR_RX_DONE_Pos)
#define	I2C_IMR_ACTIV_Pos                                   (8)
#define	I2C_IMR_ACTIV                                       (0x01U << I2C_IMR_ACTIV_Pos)
#define	I2C_IMR_STOP_Pos                                    (9)
#define	I2C_IMR_STOP                                        (0x01U << I2C_IMR_STOP_Pos)
#define	I2C_IMR_START_Pos                                   (10)
#define	I2C_IMR_START                                       (0x01U << I2C_IMR_START_Pos)
#define	I2C_IMR_GC_Pos                                      (11)
#define	I2C_IMR_GC                                          (0x01U << I2C_IMR_GC_Pos)
#define	I2C_ISR_RX_UNDER_Pos                                (0)
#define	I2C_ISR_RX_UNDER                                    (0x01U << I2C_ISR_RX_UNDER_Pos)
#define	I2C_ISR_RX_OVER_Pos                                 (1)
#define	I2C_ISR_RX_OVER                                     (0x01U << I2C_ISR_RX_OVER_Pos)
#define	I2C_ISR_RX_FULL_Pos                                 (2)
#define	I2C_ISR_RX_FULL                                     (0x01U << I2C_ISR_RX_FULL_Pos)
#define	I2C_ISR_TX_OVER_Pos                                 (3)
#define	I2C_ISR_TX_OVER                                     (0x01U << I2C_ISR_TX_OVER_Pos)
#define	I2C_ISR_TX_EMPTY_Pos                                (4)
#define	I2C_ISR_TX_EMPTY                                    (0x01U << I2C_ISR_TX_EMPTY_Pos)
#define	I2C_ISR_RX_REQ_Pos                                  (5)
#define	I2C_ISR_RX_REQ                                      (0x01U << I2C_ISR_RX_REQ_Pos)
#define	I2C_ISR_TX_ABRT_Pos                                 (6)
#define	I2C_ISR_TX_ABRT                                     (0x01U << I2C_ISR_TX_ABRT_Pos)
#define	I2C_ISR_RX_DONE_Pos                                 (7)
#define	I2C_ISR_RX_DONE                                     (0x01U << I2C_ISR_RX_DONE_Pos)
#define	I2C_ISR_ACTIV_Pos                                   (8)
#define	I2C_ISR_ACTIV                                       (0x01U << I2C_ISR_ACTIV_Pos)
#define	I2C_ISR_STOP_Pos                                    (9)
#define	I2C_ISR_STOP                                        (0x01U << I2C_ISR_STOP_Pos)
#define	I2C_ISR_START_Pos                                   (10)
#define	I2C_ISR_START                                       (0x01U << I2C_ISR_START_Pos)
#define	I2C_ISR_GC_Pos                                      (11)
#define	I2C_ISR_GC                                          (0x01U << I2C_ISR_GC_Pos)
#define	I2C_ISR_RESTART_Pos                                 (12)
#define	I2C_ISR_RESTART                                     (0x01U << I2C_ISR_RESTART_Pos)
#define	I2C_ISR_HOLD_Pos                                    (13)
#define	I2C_ISR_HOLD                                        (0x01U << I2C_ISR_HOLD_Pos)
#define	I2C_RAWISR_RX_UNDER_Pos                             (0)
#define	I2C_RAWISR_RX_UNDER                                 (0x01U << I2C_RAWISR_RX_UNDER_Pos)
#define	I2C_RAWISR_RX_OVER_Pos                              (1)
#define	I2C_RAWISR_RX_OVER                                  (0x01U << I2C_RAWISR_RX_OVER_Pos)
#define	I2C_RAWISR_RX_FULL_Pos                              (2)
#define	I2C_RAWISR_RX_FULL                                  (0x01U << I2C_RAWISR_RX_FULL_Pos)
#define	I2C_RAWISR_TX_OVER_Pos                              (3)
#define	I2C_RAWISR_TX_OVER                                  (0x01U << I2C_RAWISR_TX_OVER_Pos)
#define	I2C_RAWISR_TX_EMPTY_Pos                             (4)
#define	I2C_RAWISR_TX_EMPTY                                 (0x01U << I2C_RAWISR_TX_EMPTY_Pos)
#define	I2C_RAWISR_RX_REQ_Pos                               (5)
#define	I2C_RAWISR_RX_REQ                                   (0x01U << I2C_RAWISR_RX_REQ_Pos)
#define	I2C_RAWISR_TX_ABRT_Pos                              (6)
#define	I2C_RAWISR_TX_ABRT                                  (0x01U << I2C_RAWISR_TX_ABRT_Pos)
#define	I2C_RAWISR_RX_DONE_Pos                              (7)
#define	I2C_RAWISR_RX_DONE                                  (0x01U << I2C_RAWISR_RX_DONE_Pos)
#define	I2C_RAWISR_ACTIV_Pos                                (8)
#define	I2C_RAWISR_ACTIV                                    (0x01U << I2C_RAWISR_ACTIV_Pos)
#define	I2C_RAWISR_STOP_Pos                                 (9)
#define	I2C_RAWISR_STOP                                     (0x01U << I2C_RAWISR_STOP_Pos)
#define	I2C_RAWISR_START_Pos                                (10)
#define	I2C_RAWISR_START                                    (0x01U << I2C_RAWISR_START_Pos)
#define	I2C_RAWISR_GC_Pos                                   (11)
#define	I2C_RAWISR_GC                                       (0x01U << I2C_RAWISR_GC_Pos)
#define	I2C_RD_REQ_RD_REQ_Pos                               (0)
#define	I2C_RD_REQ_RD_REQ                                   (0x01U << I2C_RD_REQ_RD_REQ_Pos)
#define	I2C_RXFLR_CNT_Pos                                   (0)
#define	I2C_RXFLR_CNT                                       (0x03U << I2C_RXFLR_CNT_Pos)
#define	I2C_RXTLR_TL_Pos                                    (0)
#define	I2C_RXTLR_TL                                        (0xFFU << I2C_RXTLR_TL_Pos)
#define	I2C_RX_DONE_RX_DONE_Pos                             (0)
#define	I2C_RX_DONE_RX_DONE                                 (0x01U << I2C_RX_DONE_RX_DONE_Pos)
#define	I2C_RX_OVER_RX_OVER_Pos                             (0)
#define	I2C_RX_OVER_RX_OVER                                 (0x01U << I2C_RX_OVER_RX_OVER_Pos)
#define	I2C_RX_UNDER_RX_UNDER_Pos                           (0)
#define	I2C_RX_UNDER_RX_UNDER                               (0x01U << I2C_RX_UNDER_RX_UNDER_Pos)
#define	I2C_SAR_ADDR_Pos                                    (0)
#define	I2C_SAR_ADDR                                        (0x3FFU << I2C_SAR_ADDR_Pos)
#define	I2C_SETUP_CNT_Pos                                   (0)
#define	I2C_SETUP_CNT                                       (0xFFU << I2C_SETUP_CNT_Pos)
#define	I2C_SR_ACTIV_Pos                                    (0)
#define	I2C_SR_ACTIV                                        (0x01U << I2C_SR_ACTIV_Pos)
#define	I2C_SR_TFNF_Pos                                     (1)
#define	I2C_SR_TFNF                                         (0x01U << I2C_SR_TFNF_Pos)
#define	I2C_SR_TFE_Pos                                      (2)
#define	I2C_SR_TFE                                          (0x01U << I2C_SR_TFE_Pos)
#define	I2C_SR_RFNE_Pos                                     (3)
#define	I2C_SR_RFNE                                         (0x01U << I2C_SR_RFNE_Pos)
#define	I2C_SR_RFF_Pos                                      (4)
#define	I2C_SR_RFF                                          (0x01U << I2C_SR_RFF_Pos)
#define	I2C_SR_MST_ACTIV_Pos                                (5)
#define	I2C_SR_MST_ACTIV                                    (0x01U << I2C_SR_MST_ACTIV_Pos)
#define	I2C_SR_SLV_ACTIV_Pos                                (6)
#define	I2C_SR_SLV_ACTIV                                    (0x01U << I2C_SR_SLV_ACTIV_Pos)
#define	I2C_SSHR_CNT_Pos                                    (0)
#define	I2C_SSHR_CNT                                        (0xFFFFU << I2C_SSHR_CNT_Pos)
#define	I2C_SSLR_CNT_Pos                                    (0)
#define	I2C_SSLR_CNT                                        (0xFFFFU << I2C_SSLR_CNT_Pos)
#define	I2C_START_START_Pos                                 (0)
#define	I2C_START_START                                     (0x01U << I2C_START_START_Pos)
#define	I2C_STOP_STOP_Pos                                   (0)
#define	I2C_STOP_STOP                                       (0x01U << I2C_STOP_STOP_Pos)
#define	I2C_TAR_ADDR_Pos                                    (0)
#define	I2C_TAR_ADDR                                        (0x3FFU << I2C_TAR_ADDR_Pos)
#define	I2C_TAR_GC_Pos                                      (10)
#define	I2C_TAR_GC                                          (0x01U << I2C_TAR_GC_Pos)
#define	I2C_TAR_SPECIAL_Pos                                 (11)
#define	I2C_TAR_SPECIAL                                     (0x01U << I2C_TAR_SPECIAL_Pos)
#define	I2C_TXFLR_CNT_Pos                                   (0)
#define	I2C_TXFLR_CNT                                       (0x03U << I2C_TXFLR_CNT_Pos)
#define	I2C_TXTLR_TL_Pos                                    (0)
#define	I2C_TXTLR_TL                                        (0xFFU << I2C_TXTLR_TL_Pos)
#define	I2C_TX_ABRT_TX_ABRT_Pos                             (0)
#define	I2C_TX_ABRT_TX_ABRT                                 (0x01U << I2C_TX_ABRT_TX_ABRT_Pos)
#define	I2C_TX_OVER_TX_OVER_Pos                             (0)
#define	I2C_TX_OVER_TX_OVER                                 (0x01U << I2C_TX_OVER_TX_OVER_Pos)
#define	IWDG_CR_IRQSEL_Pos                                  (0)
#define	IWDG_CR_IRQSEL                                      (0x01U << IWDG_CR_IRQSEL_Pos)
#define	IWDG_CR_IRQCLR_Pos                                  (1)
#define	IWDG_CR_IRQCLR                                      (0x01U << IWDG_CR_IRQCLR_Pos)
#define	IWDG_IGRN_IGEN_Pos                                  (0)
#define	IWDG_IGRN_IGEN                                      (0xFFFU << IWDG_IGRN_IGEN_Pos)
#define	IWDG_KR_KEY_Pos                                     (0)
#define	IWDG_KR_KEY                                         (0xFFFFU << IWDG_KR_KEY_Pos)
#define	IWDG_PR_PR_Pos                                      (0)
#define	IWDG_PR_PR                                          (0x07U << IWDG_PR_PR_Pos)
#define	IWDG_RLR_RL_Pos                                     (0)
#define	IWDG_RLR_RL                                         (0xFFFU << IWDG_RLR_RL_Pos)
#define	IWDG_SR_PVU_Pos                                     (0)
#define	IWDG_SR_PVU                                         (0x01U << IWDG_SR_PVU_Pos)
#define	IWDG_SR_RVU_Pos                                     (1)
#define	IWDG_SR_RVU                                         (0x01U << IWDG_SR_RVU_Pos)
#define	PWR_CR_PDDS_Pos                                     (1)
#define	PWR_CR_PDDS                                         (0x01U << PWR_CR_PDDS_Pos)
#define	PWR_CR_CWUF_Pos                                     (2)
#define	PWR_CR_CWUF                                         (0x01U << PWR_CR_CWUF_Pos)
#define	PWR_CR_CSBF_Pos                                     (3)
#define	PWR_CR_CSBF                                         (0x01U << PWR_CR_CSBF_Pos)
#define	PWR_CR_PVDE_Pos                                     (4)
#define	PWR_CR_PVDE                                         (0x01U << PWR_CR_PVDE_Pos)
#define	PWR_CR_DBP_Pos                                      (8)
#define	PWR_CR_DBP                                          (0x01U << PWR_CR_DBP_Pos)
#define	PWR_CR_PLS_Pos                                      (9)
#define	PWR_CR_PLS                                          (0xFU << PWR_CR_PLS_Pos)
#define	PWR_CSR_WUF_Pos                                     (0)
#define	PWR_CSR_WUF                                         (0x01U << PWR_CSR_WUF_Pos)
#define	PWR_CSR_SBF_Pos                                     (1)
#define	PWR_CSR_SBF                                         (0x01U << PWR_CSR_SBF_Pos)
#define	PWR_CSR_PVDO_Pos                                    (2)
#define	PWR_CSR_PVDO                                        (0x01U << PWR_CSR_PVDO_Pos)
#define	PWR_CSR_EWUP_Pos                                    (8)
#define	PWR_CSR_EWUP                                        (0x01U << PWR_CSR_EWUP_Pos)
#define	RTC_ALRH_ALR[31:16]_Pos                             (0)
#define	RTC_ALRH_ALR[31:16]                                 (0xFFFFU << RTC_ALRH_ALR[31:16]_Pos)
#define	RTC_ALRL_ALR[15:0]_Pos                              (0)
#define	RTC_ALRL_ALR[15:0]                                  (0xFFFFU << RTC_ALRL_ALR[15:0]_Pos)
#define	RTC_CNTH_CNT[31:16]_Pos                             (0)
#define	RTC_CNTH_CNT[31:16]                                 (0xFFFFU << RTC_CNTH_CNT[31:16]_Pos)
#define	RTC_CNTL_CNT[15:0]_Pos                              (0)
#define	RTC_CNTL_CNT[15:0]                                  (0xFFFFU << RTC_CNTL_CNT[15:0]_Pos)
#define	RTC_CR_SECIE_Pos                                    (0)
#define	RTC_CR_SECIE                                        (0x01U << RTC_CR_SECIE_Pos)
#define	RTC_CR_ALRIE_Pos                                    (1)
#define	RTC_CR_ALRIE                                        (0x01U << RTC_CR_ALRIE_Pos)
#define	RTC_CR_OWIE_Pos                                     (2)
#define	RTC_CR_OWIE                                         (0x01U << RTC_CR_OWIE_Pos)
#define	RTC_CSR_SECF_Pos                                    (0)
#define	RTC_CSR_SECF                                        (0x01U << RTC_CSR_SECF_Pos)
#define	RTC_CSR_ALRF_Pos                                    (1)
#define	RTC_CSR_ALRF                                        (0x01U << RTC_CSR_ALRF_Pos)
#define	RTC_CSR_OWF_Pos                                     (2)
#define	RTC_CSR_OWF                                         (0x01U << RTC_CSR_OWF_Pos)
#define	RTC_CSR_RSF_Pos                                     (3)
#define	RTC_CSR_RSF                                         (0x01U << RTC_CSR_RSF_Pos)
#define	RTC_CSR_CNF_Pos                                     (4)
#define	RTC_CSR_CNF                                         (0x01U << RTC_CSR_CNF_Pos)
#define	RTC_CSR_RTOFF_Pos                                   (5)
#define	RTC_CSR_RTOFF                                       (0x01U << RTC_CSR_RTOFF_Pos)
#define	RTC_DIVH_DIV[19:16]_Pos                             (0)
#define	RTC_DIVH_DIV[19:16]                                 (0xFU << RTC_DIVH_DIV[19:16]_Pos)
#define	RTC_DIVL_DIV[15:0]_Pos                              (0)
#define	RTC_DIVL_DIV[15:0]                                  (0xFFFFU << RTC_DIVL_DIV[15:0]_Pos)
#define	RTC_PRLH_PRL[19:16]_Pos                             (0)
#define	RTC_PRLH_PRL[19:16]                                 (0xFU << RTC_PRLH_PRL[19:16]_Pos)
#define	RTC_PRLL_PRL[15:0]_Pos                              (0)
#define	RTC_PRLL_PRL[15:0]                                  (0xFFFFU << RTC_PRLL_PRL[15:0]_Pos)
#define	SPI_BRR_DIVF_Pos                                    (0)
#define	SPI_BRR_DIVF                                        (0xFFFFU << SPI_BRR_DIVF_Pos)
#define	SPI_CCR_CPHA_Pos                                    (0)
#define	SPI_CCR_CPHA                                        (0x01U << SPI_CCR_CPHA_Pos)
#define	SPI_CCR_CPOL_Pos                                    (1)
#define	SPI_CCR_CPOL                                        (0x01U << SPI_CCR_CPOL_Pos)
#define	SPI_CCR_LSBFE_Pos                                   (2)
#define	SPI_CCR_LSBFE                                       (0x01U << SPI_CCR_LSBFE_Pos)
#define	SPI_CCR_SPILEN_Pos                                  (3)
#define	SPI_CCR_SPILEN                                      (0x01U << SPI_CCR_SPILEN_Pos)
#define	SPI_CCR_RXEDGE_Pos                                  (4)
#define	SPI_CCR_RXEDGE                                      (0x01U << SPI_CCR_RXEDGE_Pos)
#define	SPI_CCR_TXEDGE_Pos                                  (5)
#define	SPI_CCR_TXEDGE                                      (0x01U << SPI_CCR_TXEDGE_Pos)
#define	SPI_ECR_EXTLEN_Pos                                  (0)
#define	SPI_ECR_EXTLEN                                      (0x1FU << SPI_ECR_EXTLEN_Pos)
#define	SPI_GCR_SPIEN_Pos                                   (0)
#define	SPI_GCR_SPIEN                                       (0x01U << SPI_GCR_SPIEN_Pos)
#define	SPI_GCR_IEN_Pos                                     (1)
#define	SPI_GCR_IEN                                         (0x01U << SPI_GCR_IEN_Pos)
#define	SPI_GCR_MODE_Pos                                    (2)
#define	SPI_GCR_MODE                                        (0x01U << SPI_GCR_MODE_Pos)
#define	SPI_GCR_TXEN_Pos                                    (3)
#define	SPI_GCR_TXEN                                        (0x01U << SPI_GCR_TXEN_Pos)
#define	SPI_GCR_RXEN_Pos                                    (4)
#define	SPI_GCR_RXEN                                        (0x01U << SPI_GCR_RXEN_Pos)
#define	SPI_GCR_RXTLF_Pos                                   (5)
#define	SPI_GCR_RXTLF                                       (0x03U << SPI_GCR_RXTLF_Pos)
#define	SPI_GCR_TXTLF_Pos                                   (7)
#define	SPI_GCR_TXTLF                                       (0x03U << SPI_GCR_TXTLF_Pos)
#define	SPI_GCR_DMAEN_Pos                                   (9)
#define	SPI_GCR_DMAEN                                       (0x01U << SPI_GCR_DMAEN_Pos)
#define	SPI_GCR_NSS_Pos                                     (10)
#define	SPI_GCR_NSS                                         (0x01U << SPI_GCR_NSS_Pos)
#define	SPI_GCR_DWSEL_Pos                                   (11)
#define	SPI_GCR_DWSEL                                       (0x01U << SPI_GCR_DWSEL_Pos)
#define	SPI_ICR_TX_Pos                                      (0)
#define	SPI_ICR_TX                                          (0x01U << SPI_ICR_TX_Pos)
#define	SPI_ICR_RX_Pos                                      (1)
#define	SPI_ICR_RX                                          (0x01U << SPI_ICR_RX_Pos)
#define	SPI_ICR_UNDERRUN_Pos                                (2)
#define	SPI_ICR_UNDERRUN                                    (0x01U << SPI_ICR_UNDERRUN_Pos)
#define	SPI_ICR_RXOERR_Pos                                  (3)
#define	SPI_ICR_RXOERR                                      (0x01U << SPI_ICR_RXOERR_Pos)
#define	SPI_ICR_RXMATCH_Pos                                 (4)
#define	SPI_ICR_RXMATCH                                     (0x01U << SPI_ICR_RXMATCH_Pos)
#define	SPI_ICR_RXFULL_Pos                                  (5)
#define	SPI_ICR_RXFULL                                      (0x01U << SPI_ICR_RXFULL_Pos)
#define	SPI_ICR_TXEPT_Pos                                   (6)
#define	SPI_ICR_TXEPT                                       (0x01U << SPI_ICR_TXEPT_Pos)
#define	SPI_IER_TX_Pos                                      (0)
#define	SPI_IER_TX                                          (0x01U << SPI_IER_TX_Pos)
#define	SPI_IER_RX_Pos                                      (1)
#define	SPI_IER_RX                                          (0x01U << SPI_IER_RX_Pos)
#define	SPI_IER_UNDERRUN_Pos                                (2)
#define	SPI_IER_UNDERRUN                                    (0x01U << SPI_IER_UNDERRUN_Pos)
#define	SPI_IER_RXOERR_Pos                                  (3)
#define	SPI_IER_RXOERR                                      (0x01U << SPI_IER_RXOERR_Pos)
#define	SPI_IER_RXMATCH_Pos                                 (4)
#define	SPI_IER_RXMATCH                                     (0x01U << SPI_IER_RXMATCH_Pos)
#define	SPI_IER_RXFULL_Pos                                  (5)
#define	SPI_IER_RXFULL                                      (0x01U << SPI_IER_RXFULL_Pos)
#define	SPI_IER_TXEPT_Pos                                   (6)
#define	SPI_IER_TXEPT                                       (0x01U << SPI_IER_TXEPT_Pos)
#define	SPI_ISR_TX_Pos                                      (0)
#define	SPI_ISR_TX                                          (0x01U << SPI_ISR_TX_Pos)
#define	SPI_ISR_RX_Pos                                      (1)
#define	SPI_ISR_RX                                          (0x01U << SPI_ISR_RX_Pos)
#define	SPI_ISR_UNDERRUN_Pos                                (2)
#define	SPI_ISR_UNDERRUN                                    (0x01U << SPI_ISR_UNDERRUN_Pos)
#define	SPI_ISR_RXOERR_Pos                                  (3)
#define	SPI_ISR_RXOERR                                      (0x01U << SPI_ISR_RXOERR_Pos)
#define	SPI_ISR_RXMATCH_Pos                                 (4)
#define	SPI_ISR_RXMATCH                                     (0x01U << SPI_ISR_RXMATCH_Pos)
#define	SPI_ISR_RXFULL_Pos                                  (5)
#define	SPI_ISR_RXFULL                                      (0x01U << SPI_ISR_RXFULL_Pos)
#define	SPI_ISR_TXEPT_Pos                                   (6)
#define	SPI_ISR_TXEPT                                       (0x01U << SPI_ISR_TXEPT_Pos)
#define	SPI_NSSR_NSS_Pos                                    (0)
#define	SPI_NSSR_NSS                                        (0x01U << SPI_NSSR_NSS_Pos)
#define	SPI_RDNR_RDN_Pos                                    (0)
#define	SPI_RDNR_RDN                                        (0xFFFFU << SPI_RDNR_RDN_Pos)
#define	SPI_RDR_RXREG_Pos                                   (0)
#define	SPI_RDR_RXREG                                       (0xFFFFFFFFU << SPI_RDR_RXREG_Pos)
#define	SPI_SR_TXEPT_Pos                                    (0)
#define	SPI_SR_TXEPT                                        (0x01U << SPI_SR_TXEPT_Pos)
#define	SPI_SR_RXAVL_Pos                                    (1)
#define	SPI_SR_RXAVL                                        (0x01U << SPI_SR_RXAVL_Pos)
#define	SPI_SR_TXFULL_Pos                                   (2)
#define	SPI_SR_TXFULL                                       (0x01U << SPI_SR_TXFULL_Pos)
#define	SPI_SR_RXAVL_4BYTE_Pos                              (3)
#define	SPI_SR_RXAVL_4BYTE                                  (0x01U << SPI_SR_RXAVL_4BYTE_Pos)
#define	SPI_SR_TXFADDR_Pos                                  (4)
#define	SPI_SR_TXFADDR                                      (0xFU << SPI_SR_TXFADDR_Pos)
#define	SPI_SR_RXFADDR_Pos                                  (8)
#define	SPI_SR_RXFADDR                                      (0xFU << SPI_SR_RXFADDR_Pos)
#define	SPI_TDR_TXREG_Pos                                   (0)
#define	SPI_TDR_TXREG                                       (0xFFFFFFFFU << SPI_TDR_TXREG_Pos)
#define	TIM_ARR_ARR_Pos                                     (0)
#define	TIM_ARR_ARR                                         (0xFFFFU << TIM_ARR_ARR_Pos)
#define	TIM_BDTR_DTG_Pos                                    (0)
#define	TIM_BDTR_DTG                                        (0xFFU << TIM_BDTR_DTG_Pos)
#define	TIM_BDTR_LOCK_Pos                                   (8)
#define	TIM_BDTR_LOCK                                       (0x03U << TIM_BDTR_LOCK_Pos)
#define	TIM_BDTR_OSSI_Pos                                   (10)
#define	TIM_BDTR_OSSI                                       (0x01U << TIM_BDTR_OSSI_Pos)
#define	TIM_BDTR_OSSR_Pos                                   (11)
#define	TIM_BDTR_OSSR                                       (0x01U << TIM_BDTR_OSSR_Pos)
#define	TIM_BDTR_BKE_Pos                                    (12)
#define	TIM_BDTR_BKE                                        (0x01U << TIM_BDTR_BKE_Pos)
#define	TIM_BDTR_BKP_Pos                                    (13)
#define	TIM_BDTR_BKP                                        (0x01U << TIM_BDTR_BKP_Pos)
#define	TIM_BDTR_AOE_Pos                                    (14)
#define	TIM_BDTR_AOE                                        (0x01U << TIM_BDTR_AOE_Pos)
#define	TIM_BDTR_MOE_Pos                                    (15)
#define	TIM_BDTR_MOE                                        (0x01U << TIM_BDTR_MOE_Pos)
#define	TIM_CCER_CC1EN_Pos                                  (0)
#define	TIM_CCER_CC1EN                                      (0x01U << TIM_CCER_CC1EN_Pos)
#define	TIM_CCER_CC1P_Pos                                   (1)
#define	TIM_CCER_CC1P                                       (0x01U << TIM_CCER_CC1P_Pos)
#define	TIM_CCER_CC1NEN_Pos                                 (2)
#define	TIM_CCER_CC1NEN                                     (0x01U << TIM_CCER_CC1NEN_Pos)
#define	TIM_CCER_CC1NP_Pos                                  (3)
#define	TIM_CCER_CC1NP                                      (0x01U << TIM_CCER_CC1NP_Pos)
#define	TIM_CCER_CC2EN_Pos                                  (4)
#define	TIM_CCER_CC2EN                                      (0x01U << TIM_CCER_CC2EN_Pos)
#define	TIM_CCER_CC2P_Pos                                   (5)
#define	TIM_CCER_CC2P                                       (0x01U << TIM_CCER_CC2P_Pos)
#define	TIM_CCER_CC2NEN_Pos                                 (6)
#define	TIM_CCER_CC2NEN                                     (0x01U << TIM_CCER_CC2NEN_Pos)
#define	TIM_CCER_CC2NP_Pos                                  (7)
#define	TIM_CCER_CC2NP                                      (0x01U << TIM_CCER_CC2NP_Pos)
#define	TIM_CCER_CC3EN_Pos                                  (8)
#define	TIM_CCER_CC3EN                                      (0x01U << TIM_CCER_CC3EN_Pos)
#define	TIM_CCER_CC3P_Pos                                   (9)
#define	TIM_CCER_CC3P                                       (0x01U << TIM_CCER_CC3P_Pos)
#define	TIM_CCER_CC3NEN_Pos                                 (10)
#define	TIM_CCER_CC3NEN                                     (0x01U << TIM_CCER_CC3NEN_Pos)
#define	TIM_CCER_CC3NP_Pos                                  (11)
#define	TIM_CCER_CC3NP                                      (0x01U << TIM_CCER_CC3NP_Pos)
#define	TIM_CCER_CC4EN_Pos                                  (12)
#define	TIM_CCER_CC4EN                                      (0x01U << TIM_CCER_CC4EN_Pos)
#define	TIM_CCER_CC4P_Pos                                   (13)
#define	TIM_CCER_CC4P                                       (0x01U << TIM_CCER_CC4P_Pos)
#define	TIM_CCMR1_CC1S_Pos                                  (0)
#define	TIM_CCMR1_CC1S                                      (0x03U << TIM_CCMR1_CC1S_Pos)
#define	TIM_CCMR1_IC1PSC_Pos                                (2)
#define	TIM_CCMR1_IC1PSC                                    (0x03U << TIM_CCMR1_IC1PSC_Pos)
#define	TIM_CCMR1_IC1F_Pos                                  (4)
#define	TIM_CCMR1_IC1F                                      (0xFU << TIM_CCMR1_IC1F_Pos)
#define	TIM_CCMR1_CC2S_Pos                                  (8)
#define	TIM_CCMR1_CC2S                                      (0x03U << TIM_CCMR1_CC2S_Pos)
#define	TIM_CCMR1_IC2PSC_Pos                                (10)
#define	TIM_CCMR1_IC2PSC                                    (0x03U << TIM_CCMR1_IC2PSC_Pos)
#define	TIM_CCMR1_IC2F_Pos                                  (12)
#define	TIM_CCMR1_IC2F                                      (0xFU << TIM_CCMR1_IC2F_Pos)
#define	TIM_CCMR1_CC1S_Pos                                  (16)
#define	TIM_CCMR1_CC1S                                      (0x03U << TIM_CCMR1_CC1S_Pos)
#define	TIM_CCMR1_OC1FE_Pos                                 (18)
#define	TIM_CCMR1_OC1FE                                     (0x01U << TIM_CCMR1_OC1FE_Pos)
#define	TIM_CCMR1_OC1PE_Pos                                 (19)
#define	TIM_CCMR1_OC1PE                                     (0x01U << TIM_CCMR1_OC1PE_Pos)
#define	TIM_CCMR1_OC1M_Pos                                  (20)
#define	TIM_CCMR1_OC1M                                      (0x07U << TIM_CCMR1_OC1M_Pos)
#define	TIM_CCMR1_OC1CE_Pos                                 (23)
#define	TIM_CCMR1_OC1CE                                     (0x01U << TIM_CCMR1_OC1CE_Pos)
#define	TIM_CCMR1_CC2S_Pos                                  (24)
#define	TIM_CCMR1_CC2S                                      (0x03U << TIM_CCMR1_CC2S_Pos)
#define	TIM_CCMR1_OC2FE_Pos                                 (26)
#define	TIM_CCMR1_OC2FE                                     (0x01U << TIM_CCMR1_OC2FE_Pos)
#define	TIM_CCMR1_OC2PE_Pos                                 (27)
#define	TIM_CCMR1_OC2PE                                     (0x01U << TIM_CCMR1_OC2PE_Pos)
#define	TIM_CCMR1_OC2M_Pos                                  (28)
#define	TIM_CCMR1_OC2M                                      (0x07U << TIM_CCMR1_OC2M_Pos)
#define	TIM_CCMR1_OC2CE_Pos                                 (31)
#define	TIM_CCMR1_OC2CE                                     (0x01U << TIM_CCMR1_OC2CE_Pos)
#define	TIM_CCMR2_CC3S_Pos                                  (0)
#define	TIM_CCMR2_CC3S                                      (0x03U << TIM_CCMR2_CC3S_Pos)
#define	TIM_CCMR2_IC3PSC_Pos                                (2)
#define	TIM_CCMR2_IC3PSC                                    (0x03U << TIM_CCMR2_IC3PSC_Pos)
#define	TIM_CCMR2_IC3F_Pos                                  (4)
#define	TIM_CCMR2_IC3F                                      (0xFU << TIM_CCMR2_IC3F_Pos)
#define	TIM_CCMR2_CC4S_Pos                                  (8)
#define	TIM_CCMR2_CC4S                                      (0x03U << TIM_CCMR2_CC4S_Pos)
#define	TIM_CCMR2_IC4PSC_Pos                                (10)
#define	TIM_CCMR2_IC4PSC                                    (0x03U << TIM_CCMR2_IC4PSC_Pos)
#define	TIM_CCMR2_IC4F_Pos                                  (12)
#define	TIM_CCMR2_IC4F                                      (0xFU << TIM_CCMR2_IC4F_Pos)
#define	TIM_CCMR2_CC3S_Pos                                  (16)
#define	TIM_CCMR2_CC3S                                      (0x03U << TIM_CCMR2_CC3S_Pos)
#define	TIM_CCMR2_OC3FE_Pos                                 (18)
#define	TIM_CCMR2_OC3FE                                     (0x01U << TIM_CCMR2_OC3FE_Pos)
#define	TIM_CCMR2_OC3PE_Pos                                 (19)
#define	TIM_CCMR2_OC3PE                                     (0x01U << TIM_CCMR2_OC3PE_Pos)
#define	TIM_CCMR2_OC3M_Pos                                  (20)
#define	TIM_CCMR2_OC3M                                      (0x07U << TIM_CCMR2_OC3M_Pos)
#define	TIM_CCMR2_OC3CE_Pos                                 (23)
#define	TIM_CCMR2_OC3CE                                     (0x01U << TIM_CCMR2_OC3CE_Pos)
#define	TIM_CCMR2_CC4S_Pos                                  (24)
#define	TIM_CCMR2_CC4S                                      (0x03U << TIM_CCMR2_CC4S_Pos)
#define	TIM_CCMR2_OC4FE_Pos                                 (26)
#define	TIM_CCMR2_OC4FE                                     (0x01U << TIM_CCMR2_OC4FE_Pos)
#define	TIM_CCMR2_OC4PE_Pos                                 (27)
#define	TIM_CCMR2_OC4PE                                     (0x01U << TIM_CCMR2_OC4PE_Pos)
#define	TIM_CCMR2_OC4M_Pos                                  (28)
#define	TIM_CCMR2_OC4M                                      (0x07U << TIM_CCMR2_OC4M_Pos)
#define	TIM_CCMR2_OC4CE_Pos                                 (31)
#define	TIM_CCMR2_OC4CE                                     (0x01U << TIM_CCMR2_OC4CE_Pos)
#define	TIM_CCR1_CCR1_Pos                                   (0)
#define	TIM_CCR1_CCR1                                       (0xFFFFU << TIM_CCR1_CCR1_Pos)
#define	TIM_CCR2_CCR2_Pos                                   (0)
#define	TIM_CCR2_CCR2                                       (0xFFFFU << TIM_CCR2_CCR2_Pos)
#define	TIM_CCR3_CCR3_Pos                                   (0)
#define	TIM_CCR3_CCR3                                       (0xFFFFU << TIM_CCR3_CCR3_Pos)
#define	TIM_CCR4_CCR4_Pos                                   (0)
#define	TIM_CCR4_CCR4                                       (0xFFFFU << TIM_CCR4_CCR4_Pos)
#define	TIM_CNT_CNT_Pos                                     (0)
#define	TIM_CNT_CNT                                         (0xFFFFU << TIM_CNT_CNT_Pos)
#define	TIM_CR1_CEN_Pos                                     (0)
#define	TIM_CR1_CEN                                         (0x01U << TIM_CR1_CEN_Pos)
#define	TIM_CR1_UDIS_Pos                                    (1)
#define	TIM_CR1_UDIS                                        (0x01U << TIM_CR1_UDIS_Pos)
#define	TIM_CR1_URS_Pos                                     (2)
#define	TIM_CR1_URS                                         (0x01U << TIM_CR1_URS_Pos)
#define	TIM_CR1_OPM_Pos                                     (3)
#define	TIM_CR1_OPM                                         (0x01U << TIM_CR1_OPM_Pos)
#define	TIM_CR1_DIR_Pos                                     (4)
#define	TIM_CR1_DIR                                         (0x01U << TIM_CR1_DIR_Pos)
#define	TIM_CR1_CMS_Pos                                     (5)
#define	TIM_CR1_CMS                                         (0x03U << TIM_CR1_CMS_Pos)
#define	TIM_CR1_ARPEN_Pos                                   (7)
#define	TIM_CR1_ARPEN                                       (0x01U << TIM_CR1_ARPEN_Pos)
#define	TIM_CR1_CKD_Pos                                     (8)
#define	TIM_CR1_CKD                                         (0x03U << TIM_CR1_CKD_Pos)
#define	TIM_CR2_CCPC_Pos                                    (0)
#define	TIM_CR2_CCPC                                        (0x01U << TIM_CR2_CCPC_Pos)
#define	TIM_CR2_CCUS_Pos                                    (2)
#define	TIM_CR2_CCUS                                        (0x01U << TIM_CR2_CCUS_Pos)
#define	TIM_CR2_CCDS_Pos                                    (3)
#define	TIM_CR2_CCDS                                        (0x01U << TIM_CR2_CCDS_Pos)
#define	TIM_CR2_MMS_Pos                                     (4)
#define	TIM_CR2_MMS                                         (0x07U << TIM_CR2_MMS_Pos)
#define	TIM_CR2_TI1S_Pos                                    (7)
#define	TIM_CR2_TI1S                                        (0x01U << TIM_CR2_TI1S_Pos)
#define	TIM_CR2_OIS1_Pos                                    (8)
#define	TIM_CR2_OIS1                                        (0x01U << TIM_CR2_OIS1_Pos)
#define	TIM_CR2_OIS1N_Pos                                   (9)
#define	TIM_CR2_OIS1N                                       (0x01U << TIM_CR2_OIS1N_Pos)
#define	TIM_CR2_OIS2_Pos                                    (10)
#define	TIM_CR2_OIS2                                        (0x01U << TIM_CR2_OIS2_Pos)
#define	TIM_CR2_OIS2N_Pos                                   (11)
#define	TIM_CR2_OIS2N                                       (0x01U << TIM_CR2_OIS2N_Pos)
#define	TIM_CR2_OIS3_Pos                                    (12)
#define	TIM_CR2_OIS3                                        (0x01U << TIM_CR2_OIS3_Pos)
#define	TIM_CR2_OIS3N_Pos                                   (13)
#define	TIM_CR2_OIS3N                                       (0x01U << TIM_CR2_OIS3N_Pos)
#define	TIM_CR2_OIS4_Pos                                    (14)
#define	TIM_CR2_OIS4                                        (0x01U << TIM_CR2_OIS4_Pos)
#define	TIM_DCR_DBA_Pos                                     (0)
#define	TIM_DCR_DBA                                         (0x1FU << TIM_DCR_DBA_Pos)
#define	TIM_DCR_DBL_Pos                                     (8)
#define	TIM_DCR_DBL                                         (0x1FU << TIM_DCR_DBL_Pos)
#define	TIM_DIER_UI_Pos                                     (0)
#define	TIM_DIER_UI                                         (0x01U << TIM_DIER_UI_Pos)
#define	TIM_DIER_CC1I_Pos                                   (1)
#define	TIM_DIER_CC1I                                       (0x01U << TIM_DIER_CC1I_Pos)
#define	TIM_DIER_CC2I_Pos                                   (2)
#define	TIM_DIER_CC2I                                       (0x01U << TIM_DIER_CC2I_Pos)
#define	TIM_DIER_CC3I_Pos                                   (3)
#define	TIM_DIER_CC3I                                       (0x01U << TIM_DIER_CC3I_Pos)
#define	TIM_DIER_CC4I_Pos                                   (4)
#define	TIM_DIER_CC4I                                       (0x01U << TIM_DIER_CC4I_Pos)
#define	TIM_DIER_COMI_Pos                                   (5)
#define	TIM_DIER_COMI                                       (0x01U << TIM_DIER_COMI_Pos)
#define	TIM_DIER_TI_Pos                                     (6)
#define	TIM_DIER_TI                                         (0x01U << TIM_DIER_TI_Pos)
#define	TIM_DIER_BI_Pos                                     (7)
#define	TIM_DIER_BI                                         (0x01U << TIM_DIER_BI_Pos)
#define	TIM_DIER_UD_Pos                                     (8)
#define	TIM_DIER_UD                                         (0x01U << TIM_DIER_UD_Pos)
#define	TIM_DIER_CC1D_Pos                                   (9)
#define	TIM_DIER_CC1D                                       (0x01U << TIM_DIER_CC1D_Pos)
#define	TIM_DIER_CC2D_Pos                                   (10)
#define	TIM_DIER_CC2D                                       (0x01U << TIM_DIER_CC2D_Pos)
#define	TIM_DIER_CC3D_Pos                                   (11)
#define	TIM_DIER_CC3D                                       (0x01U << TIM_DIER_CC3D_Pos)
#define	TIM_DIER_CC4D_Pos                                   (12)
#define	TIM_DIER_CC4D                                       (0x01U << TIM_DIER_CC4D_Pos)
#define	TIM_DIER_COMD_Pos                                   (13)
#define	TIM_DIER_COMD                                       (0x01U << TIM_DIER_COMD_Pos)
#define	TIM_DIER_TD_Pos                                     (14)
#define	TIM_DIER_TD                                         (0x01U << TIM_DIER_TD_Pos)
#define	TIM_DMAR_DMAB_Pos                                   (0)
#define	TIM_DMAR_DMAB                                       (0xFFFFU << TIM_DMAR_DMAB_Pos)
#define	TIM_EGR_UG_Pos                                      (0)
#define	TIM_EGR_UG                                          (0x01U << TIM_EGR_UG_Pos)
#define	TIM_EGR_CC1G_Pos                                    (1)
#define	TIM_EGR_CC1G                                        (0x01U << TIM_EGR_CC1G_Pos)
#define	TIM_EGR_CC2G_Pos                                    (2)
#define	TIM_EGR_CC2G                                        (0x01U << TIM_EGR_CC2G_Pos)
#define	TIM_EGR_CC3G_Pos                                    (3)
#define	TIM_EGR_CC3G                                        (0x01U << TIM_EGR_CC3G_Pos)
#define	TIM_EGR_CC4G_Pos                                    (4)
#define	TIM_EGR_CC4G                                        (0x01U << TIM_EGR_CC4G_Pos)
#define	TIM_EGR_COMG_Pos                                    (5)
#define	TIM_EGR_COMG                                        (0x01U << TIM_EGR_COMG_Pos)
#define	TIM_EGR_TG_Pos                                      (6)
#define	TIM_EGR_TG                                          (0x01U << TIM_EGR_TG_Pos)
#define	TIM_EGR_BG_Pos                                      (7)
#define	TIM_EGR_BG                                          (0x01U << TIM_EGR_BG_Pos)
#define	TIM_PSC_PSC_Pos                                     (0)
#define	TIM_PSC_PSC                                         (0xFFFFU << TIM_PSC_PSC_Pos)
#define	TIM_RCR_REP_Pos                                     (0)
#define	TIM_RCR_REP                                         (0xFFU << TIM_RCR_REP_Pos)
#define	TIM_SMCR_SMS_Pos                                    (0)
#define	TIM_SMCR_SMS                                        (0x07U << TIM_SMCR_SMS_Pos)
#define	TIM_SMCR_TS_Pos                                     (4)
#define	TIM_SMCR_TS                                         (0x07U << TIM_SMCR_TS_Pos)
#define	TIM_SMCR_MSM_Pos                                    (7)
#define	TIM_SMCR_MSM                                        (0x01U << TIM_SMCR_MSM_Pos)
#define	TIM_SMCR_ETF_Pos                                    (8)
#define	TIM_SMCR_ETF                                        (0xFU << TIM_SMCR_ETF_Pos)
#define	TIM_SMCR_ETPS_Pos                                   (12)
#define	TIM_SMCR_ETPS                                       (0x03U << TIM_SMCR_ETPS_Pos)
#define	TIM_SMCR_ECE_Pos                                    (14)
#define	TIM_SMCR_ECE                                        (0x01U << TIM_SMCR_ECE_Pos)
#define	TIM_SMCR_ETP_Pos                                    (15)
#define	TIM_SMCR_ETP                                        (0x01U << TIM_SMCR_ETP_Pos)
#define	TIM_SR_UI_Pos                                       (0)
#define	TIM_SR_UI                                           (0x01U << TIM_SR_UI_Pos)
#define	TIM_SR_CC1I_Pos                                     (1)
#define	TIM_SR_CC1I                                         (0x01U << TIM_SR_CC1I_Pos)
#define	TIM_SR_CC2I_Pos                                     (2)
#define	TIM_SR_CC2I                                         (0x01U << TIM_SR_CC2I_Pos)
#define	TIM_SR_CC3I_Pos                                     (3)
#define	TIM_SR_CC3I                                         (0x01U << TIM_SR_CC3I_Pos)
#define	TIM_SR_CC4I_Pos                                     (4)
#define	TIM_SR_CC4I                                         (0x01U << TIM_SR_CC4I_Pos)
#define	TIM_SR_COMI_Pos                                     (5)
#define	TIM_SR_COMI                                         (0x01U << TIM_SR_COMI_Pos)
#define	TIM_SR_TI_Pos                                       (6)
#define	TIM_SR_TI                                           (0x01U << TIM_SR_TI_Pos)
#define	TIM_SR_BI_Pos                                       (7)
#define	TIM_SR_BI                                           (0x01U << TIM_SR_BI_Pos)
#define	TIM_SR_CC1O_Pos                                     (9)
#define	TIM_SR_CC1O                                         (0x01U << TIM_SR_CC1O_Pos)
#define	TIM_SR_CC2O_Pos                                     (10)
#define	TIM_SR_CC2O                                         (0x01U << TIM_SR_CC2O_Pos)
#define	TIM_SR_CC3O_Pos                                     (11)
#define	TIM_SR_CC3O                                         (0x01U << TIM_SR_CC3O_Pos)
#define	TIM_SR_CC4O_Pos                                     (12)
#define	TIM_SR_CC4O                                         (0x01U << TIM_SR_CC4O_Pos)
#define	UART_BRR_MANTISSA_Pos                               (0)
#define	UART_BRR_MANTISSA                                   (0xFFFFU << UART_BRR_MANTISSA_Pos)
#define	UART_CCR_PEN_Pos                                    (0)
#define	UART_CCR_PEN                                        (0x01U << UART_CCR_PEN_Pos)
#define	UART_CCR_PSEL_Pos                                   (1)
#define	UART_CCR_PSEL                                       (0x01U << UART_CCR_PSEL_Pos)
#define	UART_CCR_SPB_Pos                                    (2)
#define	UART_CCR_SPB                                        (0x01U << UART_CCR_SPB_Pos)
#define	UART_CCR_BRK_Pos                                    (3)
#define	UART_CCR_BRK                                        (0x01U << UART_CCR_BRK_Pos)
#define	UART_CCR_CHAR_Pos                                   (4)
#define	UART_CCR_CHAR                                       (0x03U << UART_CCR_CHAR_Pos)
#define	UART_CSR_TXC_Pos                                    (0)
#define	UART_CSR_TXC                                        (0x01U << UART_CSR_TXC_Pos)
#define	UART_CSR_RXAVL_Pos                                  (1)
#define	UART_CSR_RXAVL                                      (0x01U << UART_CSR_RXAVL_Pos)
#define	UART_CSR_TXFULL_Pos                                 (2)
#define	UART_CSR_TXFULL                                     (0x01U << UART_CSR_TXFULL_Pos)
#define	UART_CSR_TXEPT_Pos                                  (3)
#define	UART_CSR_TXEPT                                      (0x01U << UART_CSR_TXEPT_Pos)
#define	UART_FRA_FRACTION_Pos                               (0)
#define	UART_FRA_FRACTION                                   (0xFU << UART_FRA_FRACTION_Pos)
#define	UART_GCR_UARTEN_Pos                                 (0)
#define	UART_GCR_UARTEN                                     (0x01U << UART_GCR_UARTEN_Pos)
#define	UART_GCR_DMAMODE_Pos                                (1)
#define	UART_GCR_DMAMODE                                    (0x01U << UART_GCR_DMAMODE_Pos)
#define	UART_GCR_AUTOFLOWEN_Pos                             (2)
#define	UART_GCR_AUTOFLOWEN                                 (0x01U << UART_GCR_AUTOFLOWEN_Pos)
#define	UART_GCR_RXEN_Pos                                   (3)
#define	UART_GCR_RXEN                                       (0x01U << UART_GCR_RXEN_Pos)
#define	UART_GCR_TXEN_Pos                                   (4)
#define	UART_GCR_TXEN                                       (0x01U << UART_GCR_TXEN_Pos)
#define	UART_ICR_TXICLR_Pos                                 (0)
#define	UART_ICR_TXICLR                                     (0x01U << UART_ICR_TXICLR_Pos)
#define	UART_ICR_RXICLR_Pos                                 (1)
#define	UART_ICR_RXICLR                                     (0x01U << UART_ICR_RXICLR_Pos)
#define	UART_ICR_RXOERRCLR_Pos                              (3)
#define	UART_ICR_RXOERRCLR                                  (0x01U << UART_ICR_RXOERRCLR_Pos)
#define	UART_ICR_RXPERRCLR_Pos                              (4)
#define	UART_ICR_RXPERRCLR                                  (0x01U << UART_ICR_RXPERRCLR_Pos)
#define	UART_ICR_RXFERRCLR_Pos                              (5)
#define	UART_ICR_RXFERRCLR                                  (0x01U << UART_ICR_RXFERRCLR_Pos)
#define	UART_ICR_RXBRKCLR_Pos                               (6)
#define	UART_ICR_RXBRKCLR                                   (0x01U << UART_ICR_RXBRKCLR_Pos)
#define	UART_IER_TXIEN_Pos                                  (0)
#define	UART_IER_TXIEN                                      (0x01U << UART_IER_TXIEN_Pos)
#define	UART_IER_RXIEN_Pos                                  (1)
#define	UART_IER_RXIEN                                      (0x01U << UART_IER_RXIEN_Pos)
#define	UART_IER_RXOERREN_Pos                               (3)
#define	UART_IER_RXOERREN                                   (0x01U << UART_IER_RXOERREN_Pos)
#define	UART_IER_RXPERREN_Pos                               (4)
#define	UART_IER_RXPERREN                                   (0x01U << UART_IER_RXPERREN_Pos)
#define	UART_IER_RXFERREN_Pos                               (5)
#define	UART_IER_RXFERREN                                   (0x01U << UART_IER_RXFERREN_Pos)
#define	UART_IER_RXBRKEN_Pos                                (6)
#define	UART_IER_RXBRKEN                                    (0x01U << UART_IER_RXBRKEN_Pos)
#define	UART_ISR_TX_INTF_Pos                                (0)
#define	UART_ISR_TX_INTF                                    (0x01U << UART_ISR_TX_INTF_Pos)
#define	UART_ISR_RX_INTF_Pos                                (1)
#define	UART_ISR_RX_INTF                                    (0x01U << UART_ISR_RX_INTF_Pos)
#define	UART_ISR_RXOERR_INTF_Pos                            (3)
#define	UART_ISR_RXOERR_INTF                                (0x01U << UART_ISR_RXOERR_INTF_Pos)
#define	UART_ISR_RXPERR_INTF_Pos                            (4)
#define	UART_ISR_RXPERR_INTF                                (0x01U << UART_ISR_RXPERR_INTF_Pos)
#define	UART_ISR_RXFERR_INTF_Pos                            (5)
#define	UART_ISR_RXFERR_INTF                                (0x01U << UART_ISR_RXFERR_INTF_Pos)
#define	UART_ISR_RXBRK_INTF_Pos                             (6)
#define	UART_ISR_RXBRK_INTF                                 (0x01U << UART_ISR_RXBRK_INTF_Pos)
#define	UART_RDR_DATA_Pos                                   (0)
#define	UART_RDR_DATA                                       (0xFFU << UART_RDR_DATA_Pos)
#define	UART_TDR_DATA_Pos                                   (0)
#define	UART_TDR_DATA                                       (0xFFU << UART_TDR_DATA_Pos)
#define	USBD_EP0_INT_EN_SETUP_Pos                           (0)
#define	USBD_EP0_INT_EN_SETUP                               (0x01U << USBD_EP0_INT_EN_SETUP_Pos)
#define	USBD_EP0_INT_EN_END_Pos                             (1)
#define	USBD_EP0_INT_EN_END                                 (0x01U << USBD_EP0_INT_EN_END_Pos)
#define	USBD_EP0_INT_EN_INNACK_Pos                          (2)
#define	USBD_EP0_INT_EN_INNACK                              (0x01U << USBD_EP0_INT_EN_INNACK_Pos)
#define	USBD_EP0_INT_EN_INACK_Pos                           (3)
#define	USBD_EP0_INT_EN_INACK                               (0x01U << USBD_EP0_INT_EN_INACK_Pos)
#define	USBD_EP0_INT_EN_INSTALL_Pos                         (4)
#define	USBD_EP0_INT_EN_INSTALL                             (0x01U << USBD_EP0_INT_EN_INSTALL_Pos)
#define	USBD_EP0_INT_EN_OUTNACK_Pos                         (5)
#define	USBD_EP0_INT_EN_OUTNACK                             (0x01U << USBD_EP0_INT_EN_OUTNACK_Pos)
#define	USBD_EP0_INT_EN_OUTACK_Pos                          (6)
#define	USBD_EP0_INT_EN_OUTACK                              (0x01U << USBD_EP0_INT_EN_OUTACK_Pos)
#define	USBD_EP0_INT_EN_OUTSTALL_Pos                        (7)
#define	USBD_EP0_INT_EN_OUTSTALL                            (0x01U << USBD_EP0_INT_EN_OUTSTALL_Pos)
#define	USBD_EP0_INT_STATE_SETUP_Pos                        (0)
#define	USBD_EP0_INT_STATE_SETUP                            (0x01U << USBD_EP0_INT_STATE_SETUP_Pos)
#define	USBD_EP0_INT_STATE_END_Pos                          (1)
#define	USBD_EP0_INT_STATE_END                              (0x01U << USBD_EP0_INT_STATE_END_Pos)
#define	USBD_EP0_INT_STATE_INNACK_Pos                       (2)
#define	USBD_EP0_INT_STATE_INNACK                           (0x01U << USBD_EP0_INT_STATE_INNACK_Pos)
#define	USBD_EP0_INT_STATE_INACK_Pos                        (3)
#define	USBD_EP0_INT_STATE_INACK                            (0x01U << USBD_EP0_INT_STATE_INACK_Pos)
#define	USBD_EP0_INT_STATE_INSTALL_Pos                      (4)
#define	USBD_EP0_INT_STATE_INSTALL                          (0x01U << USBD_EP0_INT_STATE_INSTALL_Pos)
#define	USBD_EP0_INT_STATE_OUTNACK_Pos                      (5)
#define	USBD_EP0_INT_STATE_OUTNACK                          (0x01U << USBD_EP0_INT_STATE_OUTNACK_Pos)
#define	USBD_EP0_INT_STATE_OUTACK_Pos                       (6)
#define	USBD_EP0_INT_STATE_OUTACK                           (0x01U << USBD_EP0_INT_STATE_OUTACK_Pos)
#define	USBD_EP0_INT_STATE_OUTSTALL_Pos                     (7)
#define	USBD_EP0_INT_STATE_OUTSTALL                         (0x01U << USBD_EP0_INT_STATE_OUTSTALL_Pos)
#define	USBD_EPn_AVIL_EPXAVIL_Pos                           (0)
#define	USBD_EPn_AVIL_EPXAVIL                               (0xFFU << USBD_EPn_AVIL_EPXAVIL_Pos)
#define	USBD_EPn_CTRL_TRANCOUNT_Pos                         (0)
#define	USBD_EPn_CTRL_TRANCOUNT                             (0x7FU << USBD_EPn_CTRL_TRANCOUNT_Pos)
#define	USBD_EPn_CTRL_TRANEN_Pos                            (7)
#define	USBD_EPn_CTRL_TRANEN                                (0x01U << USBD_EPn_CTRL_TRANEN_Pos)
#define	USBD_EPn_FIFO_EPn_FIFO_Pos                          (0)
#define	USBD_EPn_FIFO_EPn_FIFO                              (0xFFU << USBD_EPn_FIFO_EPn_FIFO_Pos)
#define	USBD_EPn_INT_EN_SETUPIE_Pos                         (0)
#define	USBD_EPn_INT_EN_SETUPIE                             (0x01U << USBD_EPn_INT_EN_SETUPIE_Pos)
#define	USBD_EPn_INT_EN_ENDIE_Pos                           (1)
#define	USBD_EPn_INT_EN_ENDIE                               (0x01U << USBD_EPn_INT_EN_ENDIE_Pos)
#define	USBD_EPn_INT_EN_INNACKIE_Pos                        (2)
#define	USBD_EPn_INT_EN_INNACKIE                            (0x01U << USBD_EPn_INT_EN_INNACKIE_Pos)
#define	USBD_EPn_INT_EN_INACKIE_Pos                         (3)
#define	USBD_EPn_INT_EN_INACKIE                             (0x01U << USBD_EPn_INT_EN_INACKIE_Pos)
#define	USBD_EPn_INT_EN_INSTALLIE_Pos                       (4)
#define	USBD_EPn_INT_EN_INSTALLIE                           (0x01U << USBD_EPn_INT_EN_INSTALLIE_Pos)
#define	USBD_EPn_INT_EN_OUTNACKIE_Pos                       (5)
#define	USBD_EPn_INT_EN_OUTNACKIE                           (0x01U << USBD_EPn_INT_EN_OUTNACKIE_Pos)
#define	USBD_EPn_INT_EN_OUTACKIE_Pos                        (6)
#define	USBD_EPn_INT_EN_OUTACKIE                            (0x01U << USBD_EPn_INT_EN_OUTACKIE_Pos)
#define	USBD_EPn_INT_EN_OUTSTALLIE_Pos                      (7)
#define	USBD_EPn_INT_EN_OUTSTALLIE                          (0x01U << USBD_EPn_INT_EN_OUTSTALLIE_Pos)
#define	USBD_EPn_INT_STATE_END_Pos                          (1)
#define	USBD_EPn_INT_STATE_END                              (0x01U << USBD_EPn_INT_STATE_END_Pos)
#define	USBD_EPn_INT_STATE_INNACK_Pos                       (2)
#define	USBD_EPn_INT_STATE_INNACK                           (0x01U << USBD_EPn_INT_STATE_INNACK_Pos)
#define	USBD_EPn_INT_STATE_INACK_Pos                        (3)
#define	USBD_EPn_INT_STATE_INACK                            (0x01U << USBD_EPn_INT_STATE_INACK_Pos)
#define	USBD_EPn_INT_STATE_INSTALL_Pos                      (4)
#define	USBD_EPn_INT_STATE_INSTALL                          (0x01U << USBD_EPn_INT_STATE_INSTALL_Pos)
#define	USBD_EPn_INT_STATE_OUTNACK_Pos                      (5)
#define	USBD_EPn_INT_STATE_OUTNACK                          (0x01U << USBD_EPn_INT_STATE_OUTNACK_Pos)
#define	USBD_EPn_INT_STATE_OUTACK_Pos                       (6)
#define	USBD_EPn_INT_STATE_OUTACK                           (0x01U << USBD_EPn_INT_STATE_OUTACK_Pos)
#define	USBD_EPn_INT_STATE_OUTSTALL_Pos                     (7)
#define	USBD_EPn_INT_STATE_OUTSTALL                         (0x01U << USBD_EPn_INT_STATE_OUTSTALL_Pos)
#define	USBD_EP_DMA_DMA1EN_Pos                              (0)
#define	USBD_EP_DMA_DMA1EN                                  (0x01U << USBD_EP_DMA_DMA1EN_Pos)
#define	USBD_EP_DMA_DMA2EN_Pos                              (1)
#define	USBD_EP_DMA_DMA2EN                                  (0x01U << USBD_EP_DMA_DMA2EN_Pos)
#define	USBD_EP_EN_EP0EN_Pos                                (0)
#define	USBD_EP_EN_EP0EN                                    (0x01U << USBD_EP_EN_EP0EN_Pos)
#define	USBD_EP_EN_EP1EN_Pos                                (1)
#define	USBD_EP_EN_EP1EN                                    (0x01U << USBD_EP_EN_EP1EN_Pos)
#define	USBD_EP_EN_EP2EN_Pos                                (2)
#define	USBD_EP_EN_EP2EN                                    (0x01U << USBD_EP_EN_EP2EN_Pos)
#define	USBD_EP_EN_EP3EN_Pos                                (3)
#define	USBD_EP_EN_EP3EN                                    (0x01U << USBD_EP_EN_EP3EN_Pos)
#define	USBD_EP_EN_EP4EN_Pos                                (4)
#define	USBD_EP_EN_EP4EN                                    (0x01U << USBD_EP_EN_EP4EN_Pos)
#define	USBD_EP_HALT_HALT0_Pos                              (0)
#define	USBD_EP_HALT_HALT0                                  (0x01U << USBD_EP_HALT_HALT0_Pos)
#define	USBD_EP_HALT_HALT1_Pos                              (1)
#define	USBD_EP_HALT_HALT1                                  (0x01U << USBD_EP_HALT_HALT1_Pos)
#define	USBD_EP_HALT_HALT2_Pos                              (2)
#define	USBD_EP_HALT_HALT2                                  (0x01U << USBD_EP_HALT_HALT2_Pos)
#define	USBD_EP_HALT_HALT3_Pos                              (3)
#define	USBD_EP_HALT_HALT3                                  (0x01U << USBD_EP_HALT_HALT3_Pos)
#define	USBD_EP_HALT_HALT4_Pos                              (4)
#define	USBD_EP_HALT_HALT4                                  (0x01U << USBD_EP_HALT_HALT4_Pos)
#define	USBD_EP_INT_EN_EP0IE_Pos                            (0)
#define	USBD_EP_INT_EN_EP0IE                                (0x01U << USBD_EP_INT_EN_EP0IE_Pos)
#define	USBD_EP_INT_EN_EP1IE_Pos                            (1)
#define	USBD_EP_INT_EN_EP1IE                                (0x01U << USBD_EP_INT_EN_EP1IE_Pos)
#define	USBD_EP_INT_EN_EP2IE_Pos                            (2)
#define	USBD_EP_INT_EN_EP2IE                                (0x01U << USBD_EP_INT_EN_EP2IE_Pos)
#define	USBD_EP_INT_EN_EP3IE_Pos                            (3)
#define	USBD_EP_INT_EN_EP3IE                                (0x01U << USBD_EP_INT_EN_EP3IE_Pos)
#define	USBD_EP_INT_EN_EP4IE_Pos                            (4)
#define	USBD_EP_INT_EN_EP4IE                                (0x01U << USBD_EP_INT_EN_EP4IE_Pos)
#define	USBD_EP_INT_STATE_EP0F_Pos                          (0)
#define	USBD_EP_INT_STATE_EP0F                              (0x01U << USBD_EP_INT_STATE_EP0F_Pos)
#define	USBD_EP_INT_STATE_EP1F_Pos                          (1)
#define	USBD_EP_INT_STATE_EP1F                              (0x01U << USBD_EP_INT_STATE_EP1F_Pos)
#define	USBD_EP_INT_STATE_EP2F_Pos                          (2)
#define	USBD_EP_INT_STATE_EP2F                              (0x01U << USBD_EP_INT_STATE_EP2F_Pos)
#define	USBD_EP_INT_STATE_EP3F_Pos                          (3)
#define	USBD_EP_INT_STATE_EP3F                              (0x01U << USBD_EP_INT_STATE_EP3F_Pos)
#define	USBD_EP_INT_STATE_EP4F_Pos                          (4)
#define	USBD_EP_INT_STATE_EP4F                              (0x01U << USBD_EP_INT_STATE_EP4F_Pos)
#define	USBD_PACKET_SIZEn_SIZE_Pos                          (0)
#define	USBD_PACKET_SIZEn_SIZE                              (0xFFU << USBD_PACKET_SIZEn_SIZE_Pos)
#define	USBD_SETUPn_DATA_Pos                                (0)
#define	USBD_SETUPn_DATA                                    (0xFFU << USBD_SETUPn_DATA_Pos)
#define	USBD_TOG_CTRL1_4_DTOG1_Pos                          (0)
#define	USBD_TOG_CTRL1_4_DTOG1                              (0x01U << USBD_TOG_CTRL1_4_DTOG1_Pos)
#define	USBD_TOG_CTRL1_4_DTOG1EN_Pos                        (1)
#define	USBD_TOG_CTRL1_4_DTOG1EN                            (0x01U << USBD_TOG_CTRL1_4_DTOG1EN_Pos)
#define	USBD_TOG_CTRL1_4_DTOG2_Pos                          (2)
#define	USBD_TOG_CTRL1_4_DTOG2                              (0x01U << USBD_TOG_CTRL1_4_DTOG2_Pos)
#define	USBD_TOG_CTRL1_4_DTOG2EN_Pos                        (3)
#define	USBD_TOG_CTRL1_4_DTOG2EN                            (0x01U << USBD_TOG_CTRL1_4_DTOG2EN_Pos)
#define	USBD_TOG_CTRL1_4_DTOG3_Pos                          (4)
#define	USBD_TOG_CTRL1_4_DTOG3                              (0x01U << USBD_TOG_CTRL1_4_DTOG3_Pos)
#define	USBD_TOG_CTRL1_4_DTOG3EN_Pos                        (5)
#define	USBD_TOG_CTRL1_4_DTOG3EN                            (0x01U << USBD_TOG_CTRL1_4_DTOG3EN_Pos)
#define	USBD_TOG_CTRL1_4_DTOG4_Pos                          (6)
#define	USBD_TOG_CTRL1_4_DTOG4                              (0x01U << USBD_TOG_CTRL1_4_DTOG4_Pos)
#define	USBD_TOG_CTRL1_4_DTOG4EN_Pos                        (7)
#define	USBD_TOG_CTRL1_4_DTOG4EN                            (0x01U << USBD_TOG_CTRL1_4_DTOG4EN_Pos)
#define	USBD_USB_ADDR_ADDR_Pos                              (0)
#define	USBD_USB_ADDR_ADDR                                  (0x7FU << USBD_USB_ADDR_ADDR_Pos)
#define	USBD_USB_INT_EN_RSTIE_Pos                           (0)
#define	USBD_USB_INT_EN_RSTIE                               (0x01U << USBD_USB_INT_EN_RSTIE_Pos)
#define	USBD_USB_INT_EN_SUSPENDIE_Pos                       (1)
#define	USBD_USB_INT_EN_SUSPENDIE                           (0x01U << USBD_USB_INT_EN_SUSPENDIE_Pos)
#define	USBD_USB_INT_EN_RESUMIE_Pos                         (2)
#define	USBD_USB_INT_EN_RESUMIE                             (0x01U << USBD_USB_INT_EN_RESUMIE_Pos)
#define	USBD_USB_INT_EN_SOFIE_Pos                           (3)
#define	USBD_USB_INT_EN_SOFIE                               (0x01U << USBD_USB_INT_EN_SOFIE_Pos)
#define	USBD_USB_INT_EN_EPIE_Pos                            (4)
#define	USBD_USB_INT_EN_EPIE                                (0x01U << USBD_USB_INT_EN_EPIE_Pos)
#define	USBD_USB_INT_EN_INTMASK_Pos                         (7)
#define	USBD_USB_INT_EN_INTMASK                             (0x01U << USBD_USB_INT_EN_INTMASK_Pos)
#define	USBD_USB_INT_STATE_RSTF_Pos                         (0)
#define	USBD_USB_INT_STATE_RSTF                             (0x01U << USBD_USB_INT_STATE_RSTF_Pos)
#define	USBD_USB_INT_STATE_SUSPENDF_Pos                     (1)
#define	USBD_USB_INT_STATE_SUSPENDF                         (0x01U << USBD_USB_INT_STATE_SUSPENDF_Pos)
#define	USBD_USB_INT_STATE_RESUMF_Pos                       (2)
#define	USBD_USB_INT_STATE_RESUMF                           (0x01U << USBD_USB_INT_STATE_RESUMF_Pos)
#define	USBD_USB_INT_STATE_SOFF_Pos                         (3)
#define	USBD_USB_INT_STATE_SOFF                             (0x01U << USBD_USB_INT_STATE_SOFF_Pos)
#define	USBD_USB_INT_STATE_EPINTF_Pos                       (4)
#define	USBD_USB_INT_STATE_EPINTF                           (0x01U << USBD_USB_INT_STATE_EPINTF_Pos)
#define	USBD_USB_POWER_SUSPEN_Pos                           (0)
#define	USBD_USB_POWER_SUSPEN                               (0x01U << USBD_USB_POWER_SUSPEN_Pos)
#define	USBD_USB_POWER_SUSP_Pos                             (1)
#define	USBD_USB_POWER_SUSP                                 (0x01U << USBD_USB_POWER_SUSP_Pos)
#define	USBD_USB_POWER_WKUP_Pos                             (3)
#define	USBD_USB_POWER_WKUP                                 (0x01U << USBD_USB_POWER_WKUP_Pos)
#define	USBD_USB_TOP_SPEED_Pos                              (0)
#define	USBD_USB_TOP_SPEED                                  (0x01U << USBD_USB_TOP_SPEED_Pos)
#define	USBD_USB_TOP_CONNECT_Pos                            (1)
#define	USBD_USB_TOP_CONNECT                                (0x01U << USBD_USB_TOP_CONNECT_Pos)
#define	USBD_USB_TOP_RESET_Pos                              (3)
#define	USBD_USB_TOP_RESET                                  (0x01U << USBD_USB_TOP_RESET_Pos)
#define	USBD_USB_TOP_SUSPEND_Pos                            (4)
#define	USBD_USB_TOP_SUSPEND                                (0x01U << USBD_USB_TOP_SUSPEND_Pos)
#define	USBD_USB_TOP_STATE_Pos                              (5)
#define	USBD_USB_TOP_STATE                                  (0x03U << USBD_USB_TOP_STATE_Pos)
#define	USBD_USB_TOP_ACTIVE_Pos                             (7)
#define	USBD_USB_TOP_ACTIVE                                 (0x01U << USBD_USB_TOP_ACTIVE_Pos)
#define	WWDG_CFR_W_Pos                                      (0)
#define	WWDG_CFR_W                                          (0x7FU << WWDG_CFR_W_Pos)
#define	WWDG_CFR_WDGTB_Pos                                  (7)
#define	WWDG_CFR_WDGTB                                      (0x03U << WWDG_CFR_WDGTB_Pos)
#define	WWDG_CFR_EWI_Pos                                    (9)
#define	WWDG_CFR_EWI                                        (0x01U << WWDG_CFR_EWI_Pos)
#define	WWDG_CR_CNT_Pos                                     (0)
#define	WWDG_CR_CNT                                         (0x7FU << WWDG_CR_CNT_Pos)
#define	WWDG_CR_WDGA_Pos                                    (7)
#define	WWDG_CR_WDGA                                        (0x01U << WWDG_CR_WDGA_Pos)
#define	WWDG_SR_EWIF_Pos                                    (0)
#define	WWDG_SR_EWIF                                        (0x01U << WWDG_SR_EWIF_Pos)
#define	_ok_RCC_RCC_0_CR-1_HSION_Pos                        (0)
#define	_ok_RCC_RCC_0_CR-1_HSION                            (0x01U << _ok_RCC_RCC_0_CR-1_HSION_Pos)
#define	_ok_RCC_RCC_0_CR-1_HSIRDY_Pos                       (1)
#define	_ok_RCC_RCC_0_CR-1_HSIRDY                           (0x01U << _ok_RCC_RCC_0_CR-1_HSIRDY_Pos)
#define	_ok_RCC_RCC_0_CR-1_HSICAL_Pos                       (9)
#define	_ok_RCC_RCC_0_CR-1_HSICAL                           (0x7FU << _ok_RCC_RCC_0_CR-1_HSICAL_Pos)
#define	_ok_RCC_RCC_0_CR-1_HSE0_Pos                         (16)
#define	_ok_RCC_RCC_0_CR-1_HSE0                             (0x01U << _ok_RCC_RCC_0_CR-1_HSE0_Pos)
#define	_ok_RCC_RCC_0_CR-1_HSERDY_Pos                       (17)
#define	_ok_RCC_RCC_0_CR-1_HSERDY                           (0x01U << _ok_RCC_RCC_0_CR-1_HSERDY_Pos)
#define	_ok_RCC_RCC_0_CR-1_HSE1_Pos                         (18)
#define	_ok_RCC_RCC_0_CR-1_HSE1                             (0x01U << _ok_RCC_RCC_0_CR-1_HSE1_Pos)
#define	_ok_RCC_RCC_0_CR-1_CSSON_Pos                        (19)
#define	_ok_RCC_RCC_0_CR-1_CSSON                            (0x01U << _ok_RCC_RCC_0_CR-1_CSSON_Pos)
#define	_ok_RCC_RCC_0_CR-1_PLLDIV_Pos                       (20)
#define	_ok_RCC_RCC_0_CR-1_PLLDIV                           (0x07U << _ok_RCC_RCC_0_CR-1_PLLDIV_Pos)
#define	_ok_RCC_RCC_0_CR-1_PLLON_Pos                        (24)
#define	_ok_RCC_RCC_0_CR-1_PLLON                            (0x01U << _ok_RCC_RCC_0_CR-1_PLLON_Pos)
#define	_ok_RCC_RCC_0_CR-1_PLLRDY_Pos                       (25)
#define	_ok_RCC_RCC_0_CR-1_PLLRDY                           (0x01U << _ok_RCC_RCC_0_CR-1_PLLRDY_Pos)
#define	_ok_RCC_RCC_0_CR-1_PLLMUL_Pos                       (26)
#define	_ok_RCC_RCC_0_CR-1_PLLMUL                           (0x3FU << _ok_RCC_RCC_0_CR-1_PLLMUL_Pos)
#define	_ok_RCC_RCC_0_CR_HSION_Pos                          (0)
#define	_ok_RCC_RCC_0_CR_HSION                              (0x01U << _ok_RCC_RCC_0_CR_HSION_Pos)
#define	_ok_RCC_RCC_0_CR_HSIRDY_Pos                         (1)
#define	_ok_RCC_RCC_0_CR_HSIRDY                             (0x01U << _ok_RCC_RCC_0_CR_HSIRDY_Pos)
#define	_ok_RCC_RCC_0_CR_HSICAL_Pos                         (9)
#define	_ok_RCC_RCC_0_CR_HSICAL                             (0x7FU << _ok_RCC_RCC_0_CR_HSICAL_Pos)
#define	_ok_RCC_RCC_0_CR_HSEON_Pos                          (16)
#define	_ok_RCC_RCC_0_CR_HSEON                              (0x01U << _ok_RCC_RCC_0_CR_HSEON_Pos)
#define	_ok_RCC_RCC_0_CR_HSERDY_Pos                         (17)
#define	_ok_RCC_RCC_0_CR_HSERDY                             (0x01U << _ok_RCC_RCC_0_CR_HSERDY_Pos)
#define	_ok_RCC_RCC_0_CR_BYPASS_Pos                         (18)
#define	_ok_RCC_RCC_0_CR_BYPASS                             (0x01U << _ok_RCC_RCC_0_CR_BYPASS_Pos)
#define	_ok_RCC_RCC_0_CR_CSSON_Pos                          (19)
#define	_ok_RCC_RCC_0_CR_CSSON                              (0x01U << _ok_RCC_RCC_0_CR_CSSON_Pos)
#define	_ok_RCC_RCC_0_CR_PLLDIV_Pos                         (20)
#define	_ok_RCC_RCC_0_CR_PLLDIV                             (0x07U << _ok_RCC_RCC_0_CR_PLLDIV_Pos)
#define	_ok_RCC_RCC_0_CR_PLLON_Pos                          (24)
#define	_ok_RCC_RCC_0_CR_PLLON                              (0x01U << _ok_RCC_RCC_0_CR_PLLON_Pos)
#define	_ok_RCC_RCC_0_CR_PLLRDY_Pos                         (25)
#define	_ok_RCC_RCC_0_CR_PLLRDY                             (0x01U << _ok_RCC_RCC_0_CR_PLLRDY_Pos)
#define	_ok_RCC_RCC_0_CR_PLLMUL_Pos                         (26)
#define	_ok_RCC_RCC_0_CR_PLLMUL                             (0x3FU << _ok_RCC_RCC_0_CR_PLLMUL_Pos)
#define	_ok_RCC_RCC_16_SYSCFGR_PGSIZE_Pos                   (1)
#define	_ok_RCC_RCC_16_SYSCFGR_PGSIZE                       (0x01U << _ok_RCC_RCC_16_SYSCFGR_PGSIZE_Pos)
#define	_ok_RCC_RCC_1_CFGR_SW_Pos                           (0)
#define	_ok_RCC_RCC_1_CFGR_SW                               (0x03U << _ok_RCC_RCC_1_CFGR_SW_Pos)
#define	_ok_RCC_RCC_1_CFGR_SWS_Pos                          (2)
#define	_ok_RCC_RCC_1_CFGR_SWS                              (0x03U << _ok_RCC_RCC_1_CFGR_SWS_Pos)
#define	_ok_RCC_RCC_1_CFGR_HPRE_Pos                         (4)
#define	_ok_RCC_RCC_1_CFGR_HPRE                             (0xFU << _ok_RCC_RCC_1_CFGR_HPRE_Pos)
#define	_ok_RCC_RCC_1_CFGR_PPRE1_Pos                        (8)
#define	_ok_RCC_RCC_1_CFGR_PPRE1                            (0x07U << _ok_RCC_RCC_1_CFGR_PPRE1_Pos)
#define	_ok_RCC_RCC_1_CFGR_PPRE2_Pos                        (11)
#define	_ok_RCC_RCC_1_CFGR_PPRE2                            (0x07U << _ok_RCC_RCC_1_CFGR_PPRE2_Pos)
#define	_ok_RCC_RCC_1_CFGR_PLLSRC_Pos                       (16)
#define	_ok_RCC_RCC_1_CFGR_PLLSRC                           (0x01U << _ok_RCC_RCC_1_CFGR_PLLSRC_Pos)
#define	_ok_RCC_RCC_1_CFGR_SRCDIV_Pos                       (17)
#define	_ok_RCC_RCC_1_CFGR_SRCDIV                           (0x01U << _ok_RCC_RCC_1_CFGR_SRCDIV_Pos)
#define	_ok_RCC_RCC_1_CFGR_USBPRE_Pos                       (22)
#define	_ok_RCC_RCC_1_CFGR_USBPRE                           (0x03U << _ok_RCC_RCC_1_CFGR_USBPRE_Pos)
#define	_ok_RCC_RCC_1_CFGR_MCO_Pos                          (24)
#define	_ok_RCC_RCC_1_CFGR_MCO                              (0x07U << _ok_RCC_RCC_1_CFGR_MCO_Pos)
#define	_ok_RCC_RCC_2_CIR_LSIF_Pos                          (0)
#define	_ok_RCC_RCC_2_CIR_LSIF                              (0x01U << _ok_RCC_RCC_2_CIR_LSIF_Pos)
#define	_ok_RCC_RCC_2_CIR_LSEF_Pos                          (1)
#define	_ok_RCC_RCC_2_CIR_LSEF                              (0x01U << _ok_RCC_RCC_2_CIR_LSEF_Pos)
#define	_ok_RCC_RCC_2_CIR_HSIF_Pos                          (2)
#define	_ok_RCC_RCC_2_CIR_HSIF                              (0x01U << _ok_RCC_RCC_2_CIR_HSIF_Pos)
#define	_ok_RCC_RCC_2_CIR_HSEF_Pos                          (3)
#define	_ok_RCC_RCC_2_CIR_HSEF                              (0x01U << _ok_RCC_RCC_2_CIR_HSEF_Pos)
#define	_ok_RCC_RCC_2_CIR_PLLF_Pos                          (4)
#define	_ok_RCC_RCC_2_CIR_PLLF                              (0x01U << _ok_RCC_RCC_2_CIR_PLLF_Pos)
#define	_ok_RCC_RCC_2_CIR_CSSF_Pos                          (7)
#define	_ok_RCC_RCC_2_CIR_CSSF                              (0x01U << _ok_RCC_RCC_2_CIR_CSSF_Pos)
#define	_ok_RCC_RCC_2_CIR_LSIIE_Pos                         (8)
#define	_ok_RCC_RCC_2_CIR_LSIIE                             (0x01U << _ok_RCC_RCC_2_CIR_LSIIE_Pos)
#define	_ok_RCC_RCC_2_CIR_LSEIE_Pos                         (9)
#define	_ok_RCC_RCC_2_CIR_LSEIE                             (0x01U << _ok_RCC_RCC_2_CIR_LSEIE_Pos)
#define	_ok_RCC_RCC_2_CIR_HSIIE_Pos                         (10)
#define	_ok_RCC_RCC_2_CIR_HSIIE                             (0x01U << _ok_RCC_RCC_2_CIR_HSIIE_Pos)
#define	_ok_RCC_RCC_2_CIR_HSEIE_Pos                         (11)
#define	_ok_RCC_RCC_2_CIR_HSEIE                             (0x01U << _ok_RCC_RCC_2_CIR_HSEIE_Pos)
#define	_ok_RCC_RCC_2_CIR_PLLIE_Pos                         (12)
#define	_ok_RCC_RCC_2_CIR_PLLIE                             (0x01U << _ok_RCC_RCC_2_CIR_PLLIE_Pos)
#define	_ok_RCC_RCC_2_CIR_LSIC_Pos                          (16)
#define	_ok_RCC_RCC_2_CIR_LSIC                              (0x01U << _ok_RCC_RCC_2_CIR_LSIC_Pos)
#define	_ok_RCC_RCC_2_CIR_LSEC_Pos                          (17)
#define	_ok_RCC_RCC_2_CIR_LSEC                              (0x01U << _ok_RCC_RCC_2_CIR_LSEC_Pos)
#define	_ok_RCC_RCC_2_CIR_HSIC_Pos                          (18)
#define	_ok_RCC_RCC_2_CIR_HSIC                              (0x01U << _ok_RCC_RCC_2_CIR_HSIC_Pos)
#define	_ok_RCC_RCC_2_CIR_HSEC_Pos                          (19)
#define	_ok_RCC_RCC_2_CIR_HSEC                              (0x01U << _ok_RCC_RCC_2_CIR_HSEC_Pos)
#define	_ok_RCC_RCC_2_CIR_PLLC_Pos                          (20)
#define	_ok_RCC_RCC_2_CIR_PLLC                              (0x01U << _ok_RCC_RCC_2_CIR_PLLC_Pos)
#define	_ok_RCC_RCC_2_CIR_CSSC_Pos                          (23)
#define	_ok_RCC_RCC_2_CIR_CSSC                              (0x01U << _ok_RCC_RCC_2_CIR_CSSC_Pos)
#define	_ok_RCC_RCC_3_APB2RSTR_AFIO_Pos                     (0)
#define	_ok_RCC_RCC_3_APB2RSTR_AFIO                         (0x01U << _ok_RCC_RCC_3_APB2RSTR_AFIO_Pos)
#define	_ok_RCC_RCC_3_APB2RSTR_PORTA_Pos                    (2)
#define	_ok_RCC_RCC_3_APB2RSTR_PORTA                        (0x01U << _ok_RCC_RCC_3_APB2RSTR_PORTA_Pos)
#define	_ok_RCC_RCC_3_APB2RSTR_PORTB_Pos                    (3)
#define	_ok_RCC_RCC_3_APB2RSTR_PORTB                        (0x01U << _ok_RCC_RCC_3_APB2RSTR_PORTB_Pos)
#define	_ok_RCC_RCC_3_APB2RSTR_PORTC_Pos                    (4)
#define	_ok_RCC_RCC_3_APB2RSTR_PORTC                        (0x01U << _ok_RCC_RCC_3_APB2RSTR_PORTC_Pos)
#define	_ok_RCC_RCC_3_APB2RSTR_PORTD_Pos                    (5)
#define	_ok_RCC_RCC_3_APB2RSTR_PORTD                        (0x01U << _ok_RCC_RCC_3_APB2RSTR_PORTD_Pos)
#define	_ok_RCC_RCC_3_APB2RSTR_ADC1_Pos                     (9)
#define	_ok_RCC_RCC_3_APB2RSTR_ADC1                         (0x01U << _ok_RCC_RCC_3_APB2RSTR_ADC1_Pos)
#define	_ok_RCC_RCC_3_APB2RSTR_ADC2_Pos                     (10)
#define	_ok_RCC_RCC_3_APB2RSTR_ADC2                         (0x01U << _ok_RCC_RCC_3_APB2RSTR_ADC2_Pos)
#define	_ok_RCC_RCC_3_APB2RSTR_TIM1_Pos                     (11)
#define	_ok_RCC_RCC_3_APB2RSTR_TIM1                         (0x01U << _ok_RCC_RCC_3_APB2RSTR_TIM1_Pos)
#define	_ok_RCC_RCC_3_APB2RSTR_SPI1_Pos                     (12)
#define	_ok_RCC_RCC_3_APB2RSTR_SPI1                         (0x01U << _ok_RCC_RCC_3_APB2RSTR_SPI1_Pos)
#define	_ok_RCC_RCC_3_APB2RSTR_UART1_Pos                    (14)
#define	_ok_RCC_RCC_3_APB2RSTR_UART1                        (0x01U << _ok_RCC_RCC_3_APB2RSTR_UART1_Pos)
#define	_ok_RCC_RCC_4_APB1RSTR_TIM2_Pos                     (0)
#define	_ok_RCC_RCC_4_APB1RSTR_TIM2                         (0x01U << _ok_RCC_RCC_4_APB1RSTR_TIM2_Pos)
#define	_ok_RCC_RCC_4_APB1RSTR_TIM3_Pos                     (1)
#define	_ok_RCC_RCC_4_APB1RSTR_TIM3                         (0x01U << _ok_RCC_RCC_4_APB1RSTR_TIM3_Pos)
#define	_ok_RCC_RCC_4_APB1RSTR_TIM4_Pos                     (2)
#define	_ok_RCC_RCC_4_APB1RSTR_TIM4                         (0x01U << _ok_RCC_RCC_4_APB1RSTR_TIM4_Pos)
#define	_ok_RCC_RCC_4_APB1RSTR_WWDG_Pos                     (11)
#define	_ok_RCC_RCC_4_APB1RSTR_WWDG                         (0x01U << _ok_RCC_RCC_4_APB1RSTR_WWDG_Pos)
#define	_ok_RCC_RCC_4_APB1RSTR_SPI2_Pos                     (14)
#define	_ok_RCC_RCC_4_APB1RSTR_SPI2                         (0x01U << _ok_RCC_RCC_4_APB1RSTR_SPI2_Pos)
#define	_ok_RCC_RCC_4_APB1RSTR_UART2_Pos                    (17)
#define	_ok_RCC_RCC_4_APB1RSTR_UART2                        (0x01U << _ok_RCC_RCC_4_APB1RSTR_UART2_Pos)
#define	_ok_RCC_RCC_4_APB1RSTR_UART3_Pos                    (18)
#define	_ok_RCC_RCC_4_APB1RSTR_UART3                        (0x01U << _ok_RCC_RCC_4_APB1RSTR_UART3_Pos)
#define	_ok_RCC_RCC_4_APB1RSTR_I2C1_Pos                     (21)
#define	_ok_RCC_RCC_4_APB1RSTR_I2C1                         (0x01U << _ok_RCC_RCC_4_APB1RSTR_I2C1_Pos)
#define	_ok_RCC_RCC_4_APB1RSTR_I2C2_Pos                     (22)
#define	_ok_RCC_RCC_4_APB1RSTR_I2C2                         (0x01U << _ok_RCC_RCC_4_APB1RSTR_I2C2_Pos)
#define	_ok_RCC_RCC_4_APB1RSTR_USB_Pos                      (23)
#define	_ok_RCC_RCC_4_APB1RSTR_USB                          (0x01U << _ok_RCC_RCC_4_APB1RSTR_USB_Pos)
#define	_ok_RCC_RCC_4_APB1RSTR_CRS_Pos                      (24)
#define	_ok_RCC_RCC_4_APB1RSTR_CRS                          (0x01U << _ok_RCC_RCC_4_APB1RSTR_CRS_Pos)
#define	_ok_RCC_RCC_4_APB1RSTR_CAN_Pos                      (25)
#define	_ok_RCC_RCC_4_APB1RSTR_CAN                          (0x01U << _ok_RCC_RCC_4_APB1RSTR_CAN_Pos)
#define	_ok_RCC_RCC_4_APB1RSTR_BKP_Pos                      (27)
#define	_ok_RCC_RCC_4_APB1RSTR_BKP                          (0x01U << _ok_RCC_RCC_4_APB1RSTR_BKP_Pos)
#define	_ok_RCC_RCC_4_APB1RSTR_PWR_Pos                      (28)
#define	_ok_RCC_RCC_4_APB1RSTR_PWR                          (0x01U << _ok_RCC_RCC_4_APB1RSTR_PWR_Pos)
#define	_ok_RCC_RCC_4_APB1RSTR_DAC_Pos                      (29)
#define	_ok_RCC_RCC_4_APB1RSTR_DAC                          (0x01U << _ok_RCC_RCC_4_APB1RSTR_DAC_Pos)
#define	_ok_RCC_RCC_5_AHBENR_DMA1_Pos                       (0)
#define	_ok_RCC_RCC_5_AHBENR_DMA1                           (0x01U << _ok_RCC_RCC_5_AHBENR_DMA1_Pos)
#define	_ok_RCC_RCC_5_AHBENR_SRAM_Pos                       (2)
#define	_ok_RCC_RCC_5_AHBENR_SRAM                           (0x01U << _ok_RCC_RCC_5_AHBENR_SRAM_Pos)
#define	_ok_RCC_RCC_5_AHBENR_FLIEN_Pos                      (4)
#define	_ok_RCC_RCC_5_AHBENR_FLIEN                          (0x01U << _ok_RCC_RCC_5_AHBENR_FLIEN_Pos)
#define	_ok_RCC_RCC_5_AHBENR_CRC._Pos                       (6)
#define	_ok_RCC_RCC_5_AHBENR_CRC.                           (0x01U << _ok_RCC_RCC_5_AHBENR_CRC._Pos)
#define	_ok_RCC_RCC_6_APB2ENR_AFIO_Pos                      (0)
#define	_ok_RCC_RCC_6_APB2ENR_AFIO                          (0x01U << _ok_RCC_RCC_6_APB2ENR_AFIO_Pos)
#define	_ok_RCC_RCC_6_APB2ENR_PORTA_Pos                     (2)
#define	_ok_RCC_RCC_6_APB2ENR_PORTA                         (0x01U << _ok_RCC_RCC_6_APB2ENR_PORTA_Pos)
#define	_ok_RCC_RCC_6_APB2ENR_PORTB_Pos                     (3)
#define	_ok_RCC_RCC_6_APB2ENR_PORTB                         (0x01U << _ok_RCC_RCC_6_APB2ENR_PORTB_Pos)
#define	_ok_RCC_RCC_6_APB2ENR_PORTC_Pos                     (4)
#define	_ok_RCC_RCC_6_APB2ENR_PORTC                         (0x01U << _ok_RCC_RCC_6_APB2ENR_PORTC_Pos)
#define	_ok_RCC_RCC_6_APB2ENR_PORTD_Pos                     (5)
#define	_ok_RCC_RCC_6_APB2ENR_PORTD                         (0x01U << _ok_RCC_RCC_6_APB2ENR_PORTD_Pos)
#define	_ok_RCC_RCC_6_APB2ENR_ADC1_Pos                      (9)
#define	_ok_RCC_RCC_6_APB2ENR_ADC1                          (0x01U << _ok_RCC_RCC_6_APB2ENR_ADC1_Pos)
#define	_ok_RCC_RCC_6_APB2ENR_ADC2_Pos                      (10)
#define	_ok_RCC_RCC_6_APB2ENR_ADC2                          (0x01U << _ok_RCC_RCC_6_APB2ENR_ADC2_Pos)
#define	_ok_RCC_RCC_6_APB2ENR_TIM1_Pos                      (11)
#define	_ok_RCC_RCC_6_APB2ENR_TIM1                          (0x01U << _ok_RCC_RCC_6_APB2ENR_TIM1_Pos)
#define	_ok_RCC_RCC_6_APB2ENR_SPI1_Pos                      (12)
#define	_ok_RCC_RCC_6_APB2ENR_SPI1                          (0x01U << _ok_RCC_RCC_6_APB2ENR_SPI1_Pos)
#define	_ok_RCC_RCC_6_APB2ENR_UART1_Pos                     (14)
#define	_ok_RCC_RCC_6_APB2ENR_UART1                         (0x01U << _ok_RCC_RCC_6_APB2ENR_UART1_Pos)
#define	_ok_RCC_RCC_7_APB1ENR_TIM2_Pos                      (0)
#define	_ok_RCC_RCC_7_APB1ENR_TIM2                          (0x01U << _ok_RCC_RCC_7_APB1ENR_TIM2_Pos)
#define	_ok_RCC_RCC_7_APB1ENR_TIM3_Pos                      (1)
#define	_ok_RCC_RCC_7_APB1ENR_TIM3                          (0x01U << _ok_RCC_RCC_7_APB1ENR_TIM3_Pos)
#define	_ok_RCC_RCC_7_APB1ENR_TIM4_Pos                      (2)
#define	_ok_RCC_RCC_7_APB1ENR_TIM4                          (0x01U << _ok_RCC_RCC_7_APB1ENR_TIM4_Pos)
#define	_ok_RCC_RCC_7_APB1ENR_WWDG_Pos                      (11)
#define	_ok_RCC_RCC_7_APB1ENR_WWDG                          (0x01U << _ok_RCC_RCC_7_APB1ENR_WWDG_Pos)
#define	_ok_RCC_RCC_7_APB1ENR_SPI2_Pos                      (14)
#define	_ok_RCC_RCC_7_APB1ENR_SPI2                          (0x01U << _ok_RCC_RCC_7_APB1ENR_SPI2_Pos)
#define	_ok_RCC_RCC_7_APB1ENR_UART2_Pos                     (17)
#define	_ok_RCC_RCC_7_APB1ENR_UART2                         (0x01U << _ok_RCC_RCC_7_APB1ENR_UART2_Pos)
#define	_ok_RCC_RCC_7_APB1ENR_UART3_Pos                     (18)
#define	_ok_RCC_RCC_7_APB1ENR_UART3                         (0x01U << _ok_RCC_RCC_7_APB1ENR_UART3_Pos)
#define	_ok_RCC_RCC_7_APB1ENR_I2C1_Pos                      (21)
#define	_ok_RCC_RCC_7_APB1ENR_I2C1                          (0x01U << _ok_RCC_RCC_7_APB1ENR_I2C1_Pos)
#define	_ok_RCC_RCC_7_APB1ENR_I2C2_Pos                      (22)
#define	_ok_RCC_RCC_7_APB1ENR_I2C2                          (0x01U << _ok_RCC_RCC_7_APB1ENR_I2C2_Pos)
#define	_ok_RCC_RCC_7_APB1ENR_USB_Pos                       (23)
#define	_ok_RCC_RCC_7_APB1ENR_USB                           (0x01U << _ok_RCC_RCC_7_APB1ENR_USB_Pos)
#define	_ok_RCC_RCC_7_APB1ENR_CRS_Pos                       (24)
#define	_ok_RCC_RCC_7_APB1ENR_CRS                           (0x01U << _ok_RCC_RCC_7_APB1ENR_CRS_Pos)
#define	_ok_RCC_RCC_7_APB1ENR_CAN_Pos                       (25)
#define	_ok_RCC_RCC_7_APB1ENR_CAN                           (0x01U << _ok_RCC_RCC_7_APB1ENR_CAN_Pos)
#define	_ok_RCC_RCC_7_APB1ENR_BKP_Pos                       (27)
#define	_ok_RCC_RCC_7_APB1ENR_BKP                           (0x01U << _ok_RCC_RCC_7_APB1ENR_BKP_Pos)
#define	_ok_RCC_RCC_7_APB1ENR_PWR_Pos                       (28)
#define	_ok_RCC_RCC_7_APB1ENR_PWR                           (0x01U << _ok_RCC_RCC_7_APB1ENR_PWR_Pos)
#define	_ok_RCC_RCC_7_APB1ENR_DAC_Pos                       (29)
#define	_ok_RCC_RCC_7_APB1ENR_DAC                           (0x01U << _ok_RCC_RCC_7_APB1ENR_DAC_Pos)
#define	_ok_RCC_RCC_8_BDCR_LSEON_Pos                        (0)
#define	_ok_RCC_RCC_8_BDCR_LSEON                            (0x01U << _ok_RCC_RCC_8_BDCR_LSEON_Pos)
#define	_ok_RCC_RCC_8_BDCR_LSERDY_Pos                       (1)
#define	_ok_RCC_RCC_8_BDCR_LSERDY                           (0x01U << _ok_RCC_RCC_8_BDCR_LSERDY_Pos)
#define	_ok_RCC_RCC_8_BDCR_BYPASS_Pos                       (2)
#define	_ok_RCC_RCC_8_BDCR_BYPASS                           (0x01U << _ok_RCC_RCC_8_BDCR_BYPASS_Pos)
#define	_ok_RCC_RCC_8_BDCR_RTCSEL_Pos                       (8)
#define	_ok_RCC_RCC_8_BDCR_RTCSEL                           (0x03U << _ok_RCC_RCC_8_BDCR_RTCSEL_Pos)
#define	_ok_RCC_RCC_8_BDCR_RTCEN_Pos                        (15)
#define	_ok_RCC_RCC_8_BDCR_RTCEN                            (0x01U << _ok_RCC_RCC_8_BDCR_RTCEN_Pos)
#define	_ok_RCC_RCC_8_BDCR_BDRST_Pos                        (16)
#define	_ok_RCC_RCC_8_BDCR_BDRST                            (0x01U << _ok_RCC_RCC_8_BDCR_BDRST_Pos)
#define	_ok_RCC_RCC_9_CSR_LSION_Pos                         (0)
#define	_ok_RCC_RCC_9_CSR_LSION                             (0x01U << _ok_RCC_RCC_9_CSR_LSION_Pos)
#define	_ok_RCC_RCC_9_CSR_LSIRDY_Pos                        (1)
#define	_ok_RCC_RCC_9_CSR_LSIRDY                            (0x01U << _ok_RCC_RCC_9_CSR_LSIRDY_Pos)
#define	_ok_RCC_RCC_9_CSR_CLR_Pos                           (24)
#define	_ok_RCC_RCC_9_CSR_CLR                               (0x01U << _ok_RCC_RCC_9_CSR_CLR_Pos)
#define	_ok_RCC_RCC_9_CSR_RSTF_Pos                          (26)
#define	_ok_RCC_RCC_9_CSR_RSTF                              (0x01U << _ok_RCC_RCC_9_CSR_RSTF_Pos)
#define	_ok_RCC_RCC_9_CSR_PORF_Pos                          (27)
#define	_ok_RCC_RCC_9_CSR_PORF                              (0x01U << _ok_RCC_RCC_9_CSR_PORF_Pos)
#define	_ok_RCC_RCC_9_CSR_SWRSTF_Pos                        (28)
#define	_ok_RCC_RCC_9_CSR_SWRSTF                            (0x01U << _ok_RCC_RCC_9_CSR_SWRSTF_Pos)
#define	_ok_RCC_RCC_9_CSR_IWDGF_Pos                         (29)
#define	_ok_RCC_RCC_9_CSR_IWDGF                             (0x01U << _ok_RCC_RCC_9_CSR_IWDGF_Pos)
#define	_ok_RCC_RCC_9_CSR_WWDGF_Pos                         (30)
#define	_ok_RCC_RCC_9_CSR_WWDGF                             (0x01U << _ok_RCC_RCC_9_CSR_WWDGF_Pos)
#define	I2C_CR_EN_Pos                                       (0)
#define	I2C_CR_EN                                           (0x01U << I2C_CR_EN_Pos)
#define	I2C_CR_START_Pos                                    (1)
#define	I2C_CR_START                                        (0x01U << I2C_CR_START_Pos)
#define	I2C_CR_STOP_Pos                                     (2)
#define	I2C_CR_STOP                                         (0x01U << I2C_CR_STOP_Pos)
#define	I2C_CR_INT_Pos                                      (3)
#define	I2C_CR_INT                                          (0x01U << I2C_CR_INT_Pos)
#define	I2C_CR_AA_Pos                                       (4)
#define	I2C_CR_AA                                           (0x01U << I2C_CR_AA_Pos)
#define	I2C_CR_SRC_Pos                                      (5)
#define	I2C_CR_SRC                                          (0x03U << I2C_CR_SRC_Pos)
#define	I2C_DR_DATA_Pos                                     (0)
#define	I2C_DR_DATA                                         (0xFFU << I2C_DR_DATA_Pos)
#define	I2C_SR_STA_Pos                                      (0)
#define	I2C_SR_STA                                          (0xFFU << I2C_SR_STA_Pos)
#define	I2C_ADDR_GC_Pos                                     (0)
#define	I2C_ADDR_GC                                         (0x01U << I2C_ADDR_GC_Pos)
#define	I2C_ADDR_ADR0_Pos                                   (1)
#define	I2C_ADDR_ADR0                                       (0x7FU << I2C_ADDR_ADR0_Pos)
#define	I2C_ADDR_EN1_Pos                                    (8)
#define	I2C_ADDR_EN1                                        (0x01U << I2C_ADDR_EN1_Pos)
#define	I2C_ADDR_ADR1_Pos                                   (9)
#define	I2C_ADDR_ADR1                                       (0x7FU << I2C_ADDR_ADR1_Pos)
#define	I2C_ADDR_EN2_Pos                                    (16)
#define	I2C_ADDR_EN2                                        (0x01U << I2C_ADDR_EN2_Pos)
#define	I2C_ADDR_ADR2_Pos                                   (17)
#define	I2C_ADDR_ADR2                                       (0x7FU << I2C_ADDR_ADR2_Pos)
#define	I2C_ADDR_EN3_Pos                                    (24)
#define	I2C_ADDR_EN3                                        (0x01U << I2C_ADDR_EN3_Pos)
#define	I2C_ADDR_ADR3_Pos                                   (25)
#define	I2C_ADDR_ADR3                                       (0x7FU << I2C_ADDR_ADR3_Pos)
#define	I2C_DTR_DIV_Pos                                     (0)
#define	I2C_DTR_DIV                                         (0xFFFFU << I2C_DTR_DIV_Pos)
#define	I2C_DTR_SCLH_Pos                                    (16)
#define	I2C_DTR_SCLH                                        (0xFFFU << I2C_DTR_SCLH_Pos)
#define	SPI_CR_EN_Pos                                       (0)
#define	SPI_CR_EN                                           (0x01U << SPI_CR_EN_Pos)
#define	SPI_CR_DMA_Pos                                      (1)
#define	SPI_CR_DMA                                          (0x01U << SPI_CR_DMA_Pos)
#define	SPI_CR_TXEN_Pos                                     (2)
#define	SPI_CR_TXEN                                         (0x01U << SPI_CR_TXEN_Pos)
#define	SPI_CR_RXEN_Pos                                     (3)
#define	SPI_CR_RXEN                                         (0x01U << SPI_CR_RXEN_Pos)
#define	SPI_DR_DATA_Pos                                     (0)
#define	SPI_DR_DATA                                         (0xFFFFU << SPI_DR_DATA_Pos)
#define	SPI_DR_CNT_Pos                                      (16)
#define	SPI_DR_CNT                                          (0xFFU << SPI_DR_CNT_Pos)
#define	SPI_DR_ACC_Pos                                      (31)
#define	SPI_DR_ACC                                          (0x01U << SPI_DR_ACC_Pos)
#define	SPI_CFGR_MODE_Pos                                   (0)
#define	SPI_CFGR_MODE                                       (0x01U << SPI_CFGR_MODE_Pos)
#define	SPI_CFGR_CPSEL_Pos                                  (1)
#define	SPI_CFGR_CPSEL                                      (0x03U << SPI_CFGR_CPSEL_Pos)
#define	SPI_CFGR_LSB_Pos                                    (3)
#define	SPI_CFGR_LSB                                        (0x01U << SPI_CFGR_LSB_Pos)
#define	SPI_CFGR_NSS_Pos                                    (4)
#define	SPI_CFGR_NSS                                        (0x01U << SPI_CFGR_NSS_Pos)
#define	SPI_CFGR_NSSA_Pos                                   (5)
#define	SPI_CFGR_NSSA                                       (0x07U << SPI_CFGR_NSSA_Pos)
#define	SPI_CFGR_FGAP_Pos                                   (8)
#define	SPI_CFGR_FGAP                                       (0x07U << SPI_CFGR_FGAP_Pos)
#define	SPI_CFGR_WIDTH_Pos                                  (11)
#define	SPI_CFGR_WIDTH                                      (0xFU << SPI_CFGR_WIDTH_Pos)
#define	SPI_CFGR_CNT_Pos                                    (15)
#define	SPI_CFGR_CNT                                        (0x1FFU << SPI_CFGR_CNT_Pos)
#define	SPI_IER_TXE_Pos                                     (0)
#define	SPI_IER_TXE                                         (0x01U << SPI_IER_TXE_Pos)
#define	SPI_IER_TXC_Pos                                     (1)
#define	SPI_IER_TXC                                         (0x01U << SPI_IER_TXC_Pos)
#define	SPI_IER_RXNE_Pos                                    (2)
#define	SPI_IER_RXNE                                        (0x01U << SPI_IER_RXNE_Pos)
#define	SPI_IER_OVER_Pos                                    (3)
#define	SPI_IER_OVER                                        (0x01U << SPI_IER_OVER_Pos)
#define	SPI_IER_TUDR_Pos                                    (4)
#define	SPI_IER_TUDR                                        (0x01U << SPI_IER_TUDR_Pos)
#define	SPI_IER_RMAH_Pos                                    (5)
#define	SPI_IER_RMAH                                        (0x01U << SPI_IER_RMAH_Pos)
#define	SPI_ISR_TXE_Pos                                     (0)
#define	SPI_ISR_TXE                                         (0x01U << SPI_ISR_TXE_Pos)
#define	SPI_ISR_TXC_Pos                                     (1)
#define	SPI_ISR_TXC                                         (0x01U << SPI_ISR_TXC_Pos)
#define	SPI_ISR_RXNE_Pos                                    (2)
#define	SPI_ISR_RXNE                                        (0x01U << SPI_ISR_RXNE_Pos)
#define	SPI_ISR_OVER_Pos                                    (3)
#define	SPI_ISR_OVER                                        (0x01U << SPI_ISR_OVER_Pos)
#define	SPI_ISR_TUDR_Pos                                    (4)
#define	SPI_ISR_TUDR                                        (0x01U << SPI_ISR_TUDR_Pos)
#define	SPI_ISR_RMAH_Pos                                    (5)
#define	SPI_ISR_RMAH                                        (0x01U << SPI_ISR_RMAH_Pos)
#define	SPI_ISR_STXE_Pos                                    (6)
#define	SPI_ISR_STXE                                        (0x01U << SPI_ISR_STXE_Pos)
#define	SPI_ISR_SRXNE_Pos                                   (7)
#define	SPI_ISR_SRXNE                                       (0x01U << SPI_ISR_SRXNE_Pos)
#define	SPI_DTR_DIV_Pos                                     (0)
#define	SPI_DTR_DIV                                         (0xFFFFU << SPI_DTR_DIV_Pos)
#define	UART_CR_EN_Pos                                      (0)
#define	UART_CR_EN                                          (0x01U << UART_CR_EN_Pos)
#define	UART_CR_DMA_Pos                                     (1)
#define	UART_CR_DMA                                         (0x01U << UART_CR_DMA_Pos)
#define	UART_CR_TXEN_Pos                                    (2)
#define	UART_CR_TXEN                                        (0x01U << UART_CR_TXEN_Pos)
#define	UART_CR_RXEN_Pos                                    (3)
#define	UART_CR_RXEN                                        (0x01U << UART_CR_RXEN_Pos)
#define	UART_CR_BRK_Pos                                     (4)
#define	UART_CR_BRK                                         (0x01U << UART_CR_BRK_Pos)
#define	UART_DR_DATA_Pos                                    (0)
#define	UART_DR_DATA                                        (0xFFU << UART_DR_DATA_Pos)
#define	UART_DR_B9D_Pos                                     (8)
#define	UART_DR_B9D                                         (0x01U << UART_DR_B9D_Pos)
#define	UART_DR_BRK_Pos                                     (9)
#define	UART_DR_BRK                                         (0x01U << UART_DR_BRK_Pos)
#define	UART_CFGR_MODE_Pos                                  (0)
#define	UART_CFGR_MODE                                      (0x03U << UART_CFGR_MODE_Pos)
#define	UART_CFGR_DFLEN_Pos                                 (2)
#define	UART_CFGR_DFLEN                                     (0x03U << UART_CFGR_DFLEN_Pos)
#define	UART_CFGR_PMOD_Pos                                  (4)
#define	UART_CFGR_PMOD                                      (0x03U << UART_CFGR_PMOD_Pos)
#define	UART_CFGR_STOP_Pos                                  (6)
#define	UART_CFGR_STOP                                      (0x01U << UART_CFGR_STOP_Pos)
#define	UART_CFGR_SWAP_Pos                                  (7)
#define	UART_CFGR_SWAP                                      (0x01U << UART_CFGR_SWAP_Pos)
#define	UART_CFGR_HDUP_Pos                                  (8)
#define	UART_CFGR_HDUP                                      (0x01U << UART_CFGR_HDUP_Pos)
#define	UART_CFGR_CKO_Pos                                   (9)
#define	UART_CFGR_CKO                                       (0x01U << UART_CFGR_CKO_Pos)
#define	UART_CFGR_ABR_Pos                                   (10)
#define	UART_CFGR_ABR                                       (0x01U << UART_CFGR_ABR_Pos)
#define	UART_CFGR_RWU_Pos                                   (11)
#define	UART_CFGR_RWU                                       (0x01U << UART_CFGR_RWU_Pos)
#define	UART_CFGR_WAKE_Pos                                  (12)
#define	UART_CFGR_WAKE                                      (0x01U << UART_CFGR_WAKE_Pos)
#define	UART_CFGR_B9POL_Pos                                 (13)
#define	UART_CFGR_B9POL                                     (0x01U << UART_CFGR_B9POL_Pos)
#define	UART_CFGR_NACK_Pos                                  (14)
#define	UART_CFGR_NACK                                      (0x01U << UART_CFGR_NACK_Pos)
#define	UART_CFGR_DIREN_Pos                                 (15)
#define	UART_CFGR_DIREN                                     (0x01U << UART_CFGR_DIREN_Pos)
#define	UART_CFGR_DIRPOL_Pos                                (16)
#define	UART_CFGR_DIRPOL                                    (0x01U << UART_CFGR_DIRPOL_Pos)
#define	UART_CFGR_BADD_Pos                                  (17)
#define	UART_CFGR_BADD                                      (0x03U << UART_CFGR_BADD_Pos)
#define	UART_CFGR_IADD_Pos                                  (19)
#define	UART_CFGR_IADD                                      (0x03U << UART_CFGR_IADD_Pos)
#define	UART_CFGR_DADD_Pos                                  (21)
#define	UART_CFGR_DADD                                      (0x03U << UART_CFGR_DADD_Pos)
#define	UART_CFGR_GTIME_Pos                                 (24)
#define	UART_CFGR_GTIME                                     (0xFFU << UART_CFGR_GTIME_Pos)
#define	UART_IER_TXE_Pos                                    (0)
#define	UART_IER_TXE                                        (0x01U << UART_IER_TXE_Pos)
#define	UART_IER_TXC_Pos                                    (1)
#define	UART_IER_TXC                                        (0x01U << UART_IER_TXC_Pos)
#define	UART_IER_RXNE_Pos                                   (2)
#define	UART_IER_RXNE                                       (0x01U << UART_IER_RXNE_Pos)
#define	UART_IER_PARITY_Pos                                 (3)
#define	UART_IER_PARITY                                     (0x01U << UART_IER_PARITY_Pos)
#define	UART_IER_OVER_Pos                                   (4)
#define	UART_IER_OVER                                       (0x01U << UART_IER_OVER_Pos)
#define	UART_IER_FRAME_Pos                                  (5)
#define	UART_IER_FRAME                                      (0x01U << UART_IER_FRAME_Pos)
#define	UART_IER_BRK_Pos                                    (6)
#define	UART_IER_BRK                                        (0x01U << UART_IER_BRK_Pos)
#define	UART_IER_B9D_Pos                                    (7)
#define	UART_IER_B9D                                        (0x01U << UART_IER_B9D_Pos)
#define	UART_IER_SYNC_Pos                                   (8)
#define	UART_IER_SYNC                                       (0x01U << UART_IER_SYNC_Pos)
#define	UART_ISR_TXE_Pos                                    (0)
#define	UART_ISR_TXE                                        (0x01U << UART_ISR_TXE_Pos)
#define	UART_ISR_TXC_Pos                                    (1)
#define	UART_ISR_TXC                                        (0x01U << UART_ISR_TXC_Pos)
#define	UART_ISR_RXNE_Pos                                   (2)
#define	UART_ISR_RXNE                                       (0x01U << UART_ISR_RXNE_Pos)
#define	UART_ISR_PARITY_Pos                                 (3)
#define	UART_ISR_PARITY                                     (0x01U << UART_ISR_PARITY_Pos)
#define	UART_ISR_OVER_Pos                                   (4)
#define	UART_ISR_OVER                                       (0x01U << UART_ISR_OVER_Pos)
#define	UART_ISR_FRAME_Pos                                  (5)
#define	UART_ISR_FRAME                                      (0x01U << UART_ISR_FRAME_Pos)
#define	UART_ISR_BRK_Pos                                    (6)
#define	UART_ISR_BRK                                        (0x01U << UART_ISR_BRK_Pos)
#define	UART_ISR_B9D_Pos                                    (7)
#define	UART_ISR_B9D                                        (0x01U << UART_ISR_B9D_Pos)
#define	UART_ISR_SYNC_Pos                                   (8)
#define	UART_ISR_SYNC                                       (0x01U << UART_ISR_SYNC_Pos)
#define	UART_ISR_STXE_Pos                                   (9)
#define	UART_ISR_STXE                                       (0x01U << UART_ISR_STXE_Pos)
#define	UART_ISR_SRXNE_Pos                                  (10)
#define	UART_ISR_SRXNE                                      (0x01U << UART_ISR_SRXNE_Pos)
#define	UART_ISR_BADD_Pos                                   (11)
#define	UART_ISR_BADD                                       (0x01U << UART_ISR_BADD_Pos)
#define	UART_ADDR_ADDR_Pos                                  (0)
#define	UART_ADDR_ADDR                                      (0xFFU << UART_ADDR_ADDR_Pos)
#define	UART_ADDR_MASK_Pos                                  (8)
#define	UART_ADDR_MASK                                      (0xFFU << UART_ADDR_MASK_Pos)
#define	UART_DTR_DIV_Pos                                    (0)
#define	UART_DTR_DIV                                        (0xFFFFU << UART_DTR_DIV_Pos)
