Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Mon Dec  7 20:35:36 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_135_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.561ns  (required time - arrival time)
  Source:                 Delay1No13_instance/Y_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.353ns  (logic 1.040ns (31.017%)  route 2.313ns (68.983%))
  Logic Levels:           9  (CARRY8=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 6.634 - 4.000 ) 
    Source Clock Delay      (SCD):    3.111ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.174ns (routing 1.167ns, distribution 1.007ns)
  Clock Net Delay (Destination): 1.987ns (routing 1.060ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=22253, routed)       2.174     3.111    Delay1No13_instance/clk_IBUF_BUFG
    SLICE_X97Y346        FDCE                                         r  Delay1No13_instance/Y_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y346        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.189 r  Delay1No13_instance/Y_reg[27]/Q
                         net (fo=7, routed)           0.903     4.092    Delay1No12_instance/Y_reg[33]_0[27]
    SLICE_X104Y299       LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.123     4.215 r  Delay1No12_instance/geqOp_carry__0_i_11/O
                         net (fo=1, routed)           0.022     4.237    Sum10_0_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[5]
    SLICE_X104Y299       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.396 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.422    Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X104Y300       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.474 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.233     4.707    Delay1No12_instance/CO[0]
    SLICE_X106Y304       LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053     4.760 r  Delay1No12_instance/shiftedFracY_d1[32]_i_5/O
                         net (fo=3, routed)           0.315     5.075    Delay1No12_instance/Sum10_0_impl_instance/FPAddSubOp_instance/expDiff__26[2]
    SLICE_X104Y300       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.145     5.220 r  Delay1No12_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.090     5.310    Delay1No12_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X103Y300       LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     5.345 r  Delay1No12_instance/shiftedFracY_d1[12]_i_3/O
                         net (fo=33, routed)          0.262     5.607    Delay1No13_instance/shiftVal__5[0]
    SLICE_X104Y295       LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     5.757 r  Delay1No13_instance/shiftedFracY_d1[36]_i_2/O
                         net (fo=4, routed)           0.291     6.048    Delay1No13_instance/shiftedFracY_d1_reg[38][7]
    SLICE_X107Y295       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     6.171 r  Delay1No13_instance/shiftedFracY_d1[8]_i_1/O
                         net (fo=2, routed)           0.099     6.270    Delay1No12_instance/Y_reg[26]_0[2]
    SLICE_X107Y296       LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.122     6.392 r  Delay1No12_instance/shiftedFracY_d1[24]_i_1/O
                         net (fo=1, routed)           0.072     6.464    Sum10_0_impl_instance/FPAddSubOp_instance/D[13]
    SLICE_X107Y296       FDRE                                         r  Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=22253, routed)       1.987     6.634    Sum10_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X107Y296       FDRE                                         r  Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]/C
                         clock pessimism              0.402     7.035    
                         clock uncertainty           -0.035     7.000    
    SLICE_X107Y296       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     7.025    Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]
  -------------------------------------------------------------------
                         required time                          7.025    
                         arrival time                          -6.464    
  -------------------------------------------------------------------
                         slack                                  0.561    




