
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28482 
WARNING: [Synth 8-2301] loop variable declaration is not allowed in this mode of verilog [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/instruction_memory.v:12]
WARNING: [Synth 8-2301] loop variable declaration is not allowed in this mode of verilog [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/registers.v:23]
WARNING: [Synth 8-2301] loop variable declaration is not allowed in this mode of verilog [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/registers.v:30]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1278.602 ; gain = 86.156 ; free physical = 3637 ; free virtual = 10769
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/board/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'cpu' [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/cpu.v:3]
	Parameter RESET bound to: 0 - type: integer 
	Parameter VECTOR bound to: 16 - type: integer 
	Parameter INSTRUCTION_MEM bound to: led_test.mem - type: string 
	Parameter DATA_MEM bound to: (null) - type: string 
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/instruction_memory.v:1]
	Parameter MEMFILE bound to: led_test.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'led_test.mem' is read successfully [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/instruction_memory.v:19]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (1#1) [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/instruction_memory.v:1]
INFO: [Synth 8-6157] synthesizing module 'privilege' [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/privilege.v:6]
	Parameter VECTOR bound to: 16 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/privilege.v:193]
INFO: [Synth 8-6155] done synthesizing module 'privilege' (2#1) [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/privilege.v:6]
INFO: [Synth 8-6157] synthesizing module 'control' [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/control.v:3]
INFO: [Synth 8-6155] done synthesizing module 'control' (3#1) [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/control.v:3]
INFO: [Synth 8-6157] synthesizing module 'pc' [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/pc.v:4]
	Parameter RESET bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pc' (4#1) [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/pc.v:4]
INFO: [Synth 8-6157] synthesizing module 'decode' [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/decode.v:3]
WARNING: [Synth 8-151] case item 13'bxxx1101100011 is unreachable [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/decode.v:28]
WARNING: [Synth 8-151] case item 13'bxxx1010010011 is unreachable [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/decode.v:28]
WARNING: [Synth 8-151] case item 13'bxxx1010110011 is unreachable [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/decode.v:28]
WARNING: [Synth 8-151] case item 13'bxxx1110110011 is unreachable [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/decode.v:28]
INFO: [Synth 8-6155] done synthesizing module 'decode' (5#1) [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/decode.v:3]
INFO: [Synth 8-6157] synthesizing module 'registers' [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/registers.v:5]
INFO: [Synth 8-6155] done synthesizing module 'registers' (6#1) [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/registers.v:5]
INFO: [Synth 8-6157] synthesizing module 'branch_comparator' [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/branch_comparator.v:1]
INFO: [Synth 8-6155] done synthesizing module 'branch_comparator' (7#1) [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/branch_comparator.v:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/alu.v:6]
INFO: [Synth 8-6155] done synthesizing module 'alu' (8#1) [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/alu.v:6]
INFO: [Synth 8-6157] synthesizing module 'immediate_generator' [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/immediate_generator.v:6]
INFO: [Synth 8-6155] done synthesizing module 'immediate_generator' (9#1) [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/immediate_generator.v:6]
INFO: [Synth 8-6157] synthesizing module 'load_generator' [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/load_generator.v:6]
INFO: [Synth 8-6155] done synthesizing module 'load_generator' (10#1) [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/load_generator.v:6]
INFO: [Synth 8-6157] synthesizing module 'store_generator' [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/store_generator.v:6]
INFO: [Synth 8-6155] done synthesizing module 'store_generator' (11#1) [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/store_generator.v:6]
INFO: [Synth 8-6157] synthesizing module 'add' [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/add.v:4]
INFO: [Synth 8-6155] done synthesizing module 'add' (12#1) [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/add.v:4]
INFO: [Synth 8-6157] synthesizing module 'mux2' [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/mux2.v:4]
INFO: [Synth 8-6155] done synthesizing module 'mux2' (13#1) [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/mux2.v:4]
INFO: [Synth 8-6157] synthesizing module 'mux3' [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/mux3.v:4]
INFO: [Synth 8-6155] done synthesizing module 'mux3' (14#1) [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/mux3.v:4]
INFO: [Synth 8-6157] synthesizing module 'mux_privilege' [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/mux_privilege.v:4]
INFO: [Synth 8-6155] done synthesizing module 'mux_privilege' (15#1) [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/mux_privilege.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (16#1) [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/cpu.v:3]
INFO: [Synth 8-6157] synthesizing module 'led_wishbone' [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/led/led_wishbone.v:4]
INFO: [Synth 8-6155] done synthesizing module 'led_wishbone' (17#1) [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/led/led_wishbone.v:4]
WARNING: [Synth 8-350] instance 'led' of module 'led_wishbone' requires 6 connections, but only 5 given [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/board/top.v:82]
WARNING: [Synth 8-3848] Net I_data_Data_out in module/entity top does not have driver. [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/board/top.v:32]
INFO: [Synth 8-6155] done synthesizing module 'top' (18#1) [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/board/top.v:3]
WARNING: [Synth 8-3331] design led_wishbone has unconnected port DAT_I[31]
WARNING: [Synth 8-3331] design led_wishbone has unconnected port DAT_I[30]
WARNING: [Synth 8-3331] design led_wishbone has unconnected port DAT_I[29]
WARNING: [Synth 8-3331] design led_wishbone has unconnected port DAT_I[28]
WARNING: [Synth 8-3331] design led_wishbone has unconnected port DAT_I[27]
WARNING: [Synth 8-3331] design led_wishbone has unconnected port DAT_I[26]
WARNING: [Synth 8-3331] design led_wishbone has unconnected port DAT_I[25]
WARNING: [Synth 8-3331] design led_wishbone has unconnected port DAT_I[24]
WARNING: [Synth 8-3331] design led_wishbone has unconnected port DAT_I[23]
WARNING: [Synth 8-3331] design led_wishbone has unconnected port DAT_I[22]
WARNING: [Synth 8-3331] design led_wishbone has unconnected port DAT_I[21]
WARNING: [Synth 8-3331] design led_wishbone has unconnected port DAT_I[20]
WARNING: [Synth 8-3331] design led_wishbone has unconnected port DAT_I[19]
WARNING: [Synth 8-3331] design led_wishbone has unconnected port DAT_I[18]
WARNING: [Synth 8-3331] design led_wishbone has unconnected port DAT_I[17]
WARNING: [Synth 8-3331] design led_wishbone has unconnected port DAT_I[16]
WARNING: [Synth 8-3331] design immediate_generator has unconnected port I_data[6]
WARNING: [Synth 8-3331] design immediate_generator has unconnected port I_data[5]
WARNING: [Synth 8-3331] design immediate_generator has unconnected port I_data[4]
WARNING: [Synth 8-3331] design immediate_generator has unconnected port I_data[3]
WARNING: [Synth 8-3331] design immediate_generator has unconnected port I_data[2]
WARNING: [Synth 8-3331] design immediate_generator has unconnected port I_data[1]
WARNING: [Synth 8-3331] design immediate_generator has unconnected port I_data[0]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port I_clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1312.727 ; gain = 120.281 ; free physical = 3556 ; free virtual = 10689
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin riscv:I_data_Data_out[31] to constant 0 [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/board/top.v:45]
WARNING: [Synth 8-3295] tying undriven pin riscv:I_data_Data_out[30] to constant 0 [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/board/top.v:45]
WARNING: [Synth 8-3295] tying undriven pin riscv:I_data_Data_out[29] to constant 0 [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/board/top.v:45]
WARNING: [Synth 8-3295] tying undriven pin riscv:I_data_Data_out[28] to constant 0 [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/board/top.v:45]
WARNING: [Synth 8-3295] tying undriven pin riscv:I_data_Data_out[27] to constant 0 [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/board/top.v:45]
WARNING: [Synth 8-3295] tying undriven pin riscv:I_data_Data_out[26] to constant 0 [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/board/top.v:45]
WARNING: [Synth 8-3295] tying undriven pin riscv:I_data_Data_out[25] to constant 0 [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/board/top.v:45]
WARNING: [Synth 8-3295] tying undriven pin riscv:I_data_Data_out[24] to constant 0 [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/board/top.v:45]
WARNING: [Synth 8-3295] tying undriven pin riscv:I_data_Data_out[23] to constant 0 [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/board/top.v:45]
WARNING: [Synth 8-3295] tying undriven pin riscv:I_data_Data_out[22] to constant 0 [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/board/top.v:45]
WARNING: [Synth 8-3295] tying undriven pin riscv:I_data_Data_out[21] to constant 0 [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/board/top.v:45]
WARNING: [Synth 8-3295] tying undriven pin riscv:I_data_Data_out[20] to constant 0 [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/board/top.v:45]
WARNING: [Synth 8-3295] tying undriven pin riscv:I_data_Data_out[19] to constant 0 [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/board/top.v:45]
WARNING: [Synth 8-3295] tying undriven pin riscv:I_data_Data_out[18] to constant 0 [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/board/top.v:45]
WARNING: [Synth 8-3295] tying undriven pin riscv:I_data_Data_out[17] to constant 0 [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/board/top.v:45]
WARNING: [Synth 8-3295] tying undriven pin riscv:I_data_Data_out[16] to constant 0 [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/board/top.v:45]
WARNING: [Synth 8-3295] tying undriven pin riscv:I_data_Data_out[15] to constant 0 [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/board/top.v:45]
WARNING: [Synth 8-3295] tying undriven pin riscv:I_data_Data_out[14] to constant 0 [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/board/top.v:45]
WARNING: [Synth 8-3295] tying undriven pin riscv:I_data_Data_out[13] to constant 0 [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/board/top.v:45]
WARNING: [Synth 8-3295] tying undriven pin riscv:I_data_Data_out[12] to constant 0 [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/board/top.v:45]
WARNING: [Synth 8-3295] tying undriven pin riscv:I_data_Data_out[11] to constant 0 [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/board/top.v:45]
WARNING: [Synth 8-3295] tying undriven pin riscv:I_data_Data_out[10] to constant 0 [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/board/top.v:45]
WARNING: [Synth 8-3295] tying undriven pin riscv:I_data_Data_out[9] to constant 0 [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/board/top.v:45]
WARNING: [Synth 8-3295] tying undriven pin riscv:I_data_Data_out[8] to constant 0 [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/board/top.v:45]
WARNING: [Synth 8-3295] tying undriven pin riscv:I_data_Data_out[7] to constant 0 [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/board/top.v:45]
WARNING: [Synth 8-3295] tying undriven pin riscv:I_data_Data_out[6] to constant 0 [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/board/top.v:45]
WARNING: [Synth 8-3295] tying undriven pin riscv:I_data_Data_out[5] to constant 0 [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/board/top.v:45]
WARNING: [Synth 8-3295] tying undriven pin riscv:I_data_Data_out[4] to constant 0 [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/board/top.v:45]
WARNING: [Synth 8-3295] tying undriven pin riscv:I_data_Data_out[3] to constant 0 [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/board/top.v:45]
WARNING: [Synth 8-3295] tying undriven pin riscv:I_data_Data_out[2] to constant 0 [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/board/top.v:45]
WARNING: [Synth 8-3295] tying undriven pin riscv:I_data_Data_out[1] to constant 0 [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/board/top.v:45]
WARNING: [Synth 8-3295] tying undriven pin riscv:I_data_Data_out[0] to constant 0 [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/board/top.v:45]
WARNING: [Synth 8-3295] tying undriven pin led:RST_I to constant 0 [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/board/top.v:82]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1312.727 ; gain = 120.281 ; free physical = 3556 ; free virtual = 10687
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1312.727 ; gain = 120.281 ; free physical = 3556 ; free virtual = 10687
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/board/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/board/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/board/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1694.539 ; gain = 0.000 ; free physical = 3332 ; free virtual = 10475
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1694.539 ; gain = 502.094 ; free physical = 3419 ; free virtual = 10563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1694.539 ; gain = 502.094 ; free physical = 3419 ; free virtual = 10563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1694.539 ; gain = 502.094 ; free physical = 3421 ; free virtual = 10565
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "mstatus" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mcause" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mepc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mevect" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "O_pcincr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "O_illegalflag" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "O_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "O_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "register_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "register_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "register_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "register_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "register_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "register_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "register_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "register_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "register_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "register_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "register_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "register_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "register_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "register_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "register_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/alu.v:18]
INFO: [Synth 8-5545] ROM "stb_led" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'register_control_reg' [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/control.v:36]
WARNING: [Synth 8-327] inferring latch for variable 'O_data_reg' [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/decode.v:86]
WARNING: [Synth 8-327] inferring latch for variable 'O_data_reg' [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/alu.v:19]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1694.539 ; gain = 502.094 ; free physical = 3410 ; free virtual = 10554
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 18    
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 14    
	   5 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 5     
	   3 Input     32 Bit        Muxes := 1     
	  12 Input     32 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	  48 Input     23 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   8 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
	   4 Input      1 Bit        Muxes := 7     
	  48 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module instruction_memory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
Module privilege 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   8 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 3     
Module control 
Detailed RTL Component Info : 
+---Muxes : 
	  48 Input     23 Bit        Muxes := 1     
	  48 Input      1 Bit        Muxes := 4     
Module pc 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module decode 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 1     
Module registers 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 15    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 15    
Module branch_comparator 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	  12 Input     32 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 2     
Module store_generator 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module add 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mux_privilege 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module led_wishbone 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "O_illegalflag" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "stb_led" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design immediate_generator has unconnected port I_data[6]
WARNING: [Synth 8-3331] design immediate_generator has unconnected port I_data[5]
WARNING: [Synth 8-3331] design immediate_generator has unconnected port I_data[4]
WARNING: [Synth 8-3331] design immediate_generator has unconnected port I_data[3]
WARNING: [Synth 8-3331] design immediate_generator has unconnected port I_data[2]
WARNING: [Synth 8-3331] design immediate_generator has unconnected port I_data[1]
WARNING: [Synth 8-3331] design immediate_generator has unconnected port I_data[0]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port I_clk
WARNING: [Synth 8-3331] design instruction_memory has unconnected port I_address[31]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port I_address[30]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port I_address[29]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port I_address[28]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port I_address[27]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port I_address[26]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port I_address[25]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port I_address[24]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port I_address[23]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port I_address[22]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port I_address[21]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port I_address[20]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port I_address[19]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port I_address[18]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port I_address[17]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port I_address[16]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port I_address[15]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port I_address[14]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port I_address[13]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port I_address[12]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port I_address[11]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port I_address[10]
INFO: [Synth 8-3886] merging instance 'riscv/ctrl/register_control_reg[1]' (LD) to 'riscv/ctrl/register_control_reg[0]'
WARNING: [Synth 8-3332] Sequential element (O_data_reg[1]) is unused and will be removed from module decode.
WARNING: [Synth 8-3332] Sequential element (O_data_reg[0]) is unused and will be removed from module decode.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1694.539 ; gain = 502.094 ; free physical = 3361 ; free virtual = 10505
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------+------------+---------------+----------------+
|Module Name        | RTL Object | Depth x Width | Implemented As | 
+-------------------+------------+---------------+----------------+
|instruction_memory | p_0_out    | 1024x8        | LUT            | 
|instruction_memory | p_0_out    | 1024x8        | LUT            | 
|instruction_memory | p_0_out    | 1024x8        | LUT            | 
|instruction_memory | p_0_out    | 1024x8        | LUT            | 
|instruction_memory | p_0_out    | 1024x8        | LUT            | 
|instruction_memory | p_0_out    | 1024x8        | LUT            | 
|instruction_memory | p_0_out    | 1024x8        | LUT            | 
+-------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 1694.539 ; gain = 502.094 ; free physical = 3114 ; free virtual = 10272
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:36 . Memory (MB): peak = 1694.539 ; gain = 502.094 ; free physical = 3206 ; free virtual = 10342
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (riscv/ctrl/register_control_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (riscv/ctrl/register_control_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (riscv/ctrl/register_control_reg[7]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:37 . Memory (MB): peak = 1694.539 ; gain = 502.094 ; free physical = 3266 ; free virtual = 10401
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 1694.539 ; gain = 502.094 ; free physical = 3265 ; free virtual = 10400
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 1694.539 ; gain = 502.094 ; free physical = 3265 ; free virtual = 10400
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 1694.539 ; gain = 502.094 ; free physical = 3265 ; free virtual = 10400
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 1694.539 ; gain = 502.094 ; free physical = 3265 ; free virtual = 10400
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 1694.539 ; gain = 502.094 ; free physical = 3265 ; free virtual = 10400
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 1694.539 ; gain = 502.094 ; free physical = 3265 ; free virtual = 10400
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    39|
|3     |LUT1   |     2|
|4     |LUT2   |    31|
|5     |LUT3   |   242|
|6     |LUT4   |   155|
|7     |LUT5   |   281|
|8     |LUT6   |   718|
|9     |MUXF7  |   129|
|10    |MUXF8  |    64|
|11    |FDRE   |   600|
|12    |FDSE   |     1|
|13    |LD     |    51|
|14    |LDC    |    29|
|15    |LDP    |     1|
|16    |IBUF   |     2|
|17    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+--------------+--------------------+------+
|      |Instance      |Module              |Cells |
+------+--------------+--------------------+------+
|1     |top           |                    |  2363|
|2     |  led         |led_wishbone        |    16|
|3     |  riscv       |cpu                 |  2327|
|4     |    inst      |instruction_memory  |    36|
|5     |    add       |add                 |     9|
|6     |    alu       |alu                 |    41|
|7     |    ctrl      |control             |   470|
|8     |    decode    |decode              |   118|
|9     |    immediate |immediate_generator |     1|
|10    |    mux_csr   |mux2                |    46|
|11    |    mux_priv  |mux_privilege       |    64|
|12    |    mux_rs1   |mux2_0              |    32|
|13    |    mux_rs2   |mux2_1              |    59|
|14    |    pc        |pc                  |   350|
|15    |    priv      |privilege           |    84|
|16    |    regs      |registers           |  1017|
+------+--------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 1694.539 ; gain = 502.094 ; free physical = 3265 ; free virtual = 10400
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 38 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1694.539 ; gain = 120.281 ; free physical = 3320 ; free virtual = 10455
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 1694.539 ; gain = 502.094 ; free physical = 3320 ; free virtual = 10455
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 315 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 81 instances were transformed.
  LD => LDCE: 51 instances
  LDC => LDCE: 29 instances
  LDP => LDPE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
78 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 1722.570 ; gain = 530.344 ; free physical = 3321 ; free virtual = 10457
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/vivado/riscvcpu-vivado/riscvcpu-vivado.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1746.582 ; gain = 0.000 ; free physical = 3320 ; free virtual = 10455
INFO: [Common 17-206] Exiting Vivado at Wed Mar  6 19:04:04 2019...
