  uint32_t AHBCLKDivider;         /*!< The AHB clock (HCLK) divider. This clock is derived from the system clock (SYSCLK).
  uint32_t APB1CLKDivider;        /*!< The APB1 clock (PCLK1) divider. This clock is derived from the AHB clock (HCLK).
  uint32_t APB2CLKDivider;        /*!< The APB2 clock (PCLK2) divider. This clock is derived from the AHB clock (HCLK).
  uint32_t ClockType;             /*!< The clock to be configured.
  uint32_t PLLMUL;        /*!< PLLMUL: Multiplication factor for PLL VCO input clock
  uint32_t PLLSource;     /*!< PLLSource: PLL entry clock source.
  uint32_t PLLState;      /*!< PLLState: The new state of the PLL.
  uint32_t SYSCLKSource;          /*!< The clock source (SYSCLKS) used as system clock.
