--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml lab_final.twx lab_final.ncd -o lab_final.twr lab_final.pcf
-ucf lab_final.ucf

Design file:              lab_final.ncd
Physical constraint file: lab_final.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock AorD to Pad
--------------+------------+----------------------------------+--------+
              | clk (edge) |                                  | Clock  |
Destination   |   to PAD   |Internal Clock(s)                 | Phase  |
--------------+------------+----------------------------------+--------+
A_shiftO<0>   |   10.524(R)|XLXI_51/XLXI_121/XLXI_130/XLXN_355|   0.000|
A_shiftO<1>   |   11.135(R)|XLXI_51/XLXI_121/XLXI_130/XLXN_355|   0.000|
A_shiftO<2>   |   11.066(R)|XLXI_51/XLXI_121/XLXI_130/XLXN_355|   0.000|
A_shiftO<3>   |   10.837(R)|XLXI_51/XLXI_121/XLXI_130/XLXN_355|   0.000|
A_shiftO<4>   |   12.186(R)|XLXI_51/XLXI_121/XLXI_130/XLXN_355|   0.000|
A_shiftO<5>   |   11.267(R)|XLXI_51/XLXI_121/XLXI_130/XLXN_355|   0.000|
A_shiftO<6>   |   10.989(R)|XLXI_51/XLXI_121/XLXI_130/XLXN_355|   0.000|
A_shiftO<7>   |   10.338(R)|XLXI_51/XLXI_121/XLXI_130/XLXN_355|   0.000|
D_RegisterO<0>|   10.367(R)|XLXI_51/XLXI_121/XLXI_132/XLXN_355|   0.000|
D_RegisterO<1>|   10.860(R)|XLXI_51/XLXI_121/XLXI_132/XLXN_355|   0.000|
D_RegisterO<2>|   10.960(R)|XLXI_51/XLXI_121/XLXI_132/XLXN_355|   0.000|
D_RegisterO<3>|   11.289(R)|XLXI_51/XLXI_121/XLXI_132/XLXN_355|   0.000|
D_RegisterO<4>|   11.306(R)|XLXI_51/XLXI_121/XLXI_132/XLXN_355|   0.000|
D_RegisterO<5>|   10.362(R)|XLXI_51/XLXI_121/XLXI_132/XLXN_355|   0.000|
D_RegisterO<6>|   11.686(R)|XLXI_51/XLXI_121/XLXI_132/XLXN_355|   0.000|
D_RegisterO<7>|   10.952(R)|XLXI_51/XLXI_121/XLXI_132/XLXN_355|   0.000|
--------------+------------+----------------------------------+--------+

Clock C_Write to Pad
--------------+------------+----------------------------------+--------+
              | clk (edge) |                                  | Clock  |
Destination   |   to PAD   |Internal Clock(s)                 | Phase  |
--------------+------------+----------------------------------+--------+
A_shiftO<0>   |    9.814(R)|XLXI_51/XLXI_121/XLXI_130/XLXN_355|   0.000|
A_shiftO<1>   |   10.425(R)|XLXI_51/XLXI_121/XLXI_130/XLXN_355|   0.000|
A_shiftO<2>   |   10.356(R)|XLXI_51/XLXI_121/XLXI_130/XLXN_355|   0.000|
A_shiftO<3>   |   10.127(R)|XLXI_51/XLXI_121/XLXI_130/XLXN_355|   0.000|
A_shiftO<4>   |   11.476(R)|XLXI_51/XLXI_121/XLXI_130/XLXN_355|   0.000|
A_shiftO<5>   |   10.557(R)|XLXI_51/XLXI_121/XLXI_130/XLXN_355|   0.000|
A_shiftO<6>   |   10.279(R)|XLXI_51/XLXI_121/XLXI_130/XLXN_355|   0.000|
A_shiftO<7>   |    9.628(R)|XLXI_51/XLXI_121/XLXI_130/XLXN_355|   0.000|
D_RegisterO<0>|    9.526(R)|XLXI_51/XLXI_121/XLXI_132/XLXN_355|   0.000|
D_RegisterO<1>|   10.019(R)|XLXI_51/XLXI_121/XLXI_132/XLXN_355|   0.000|
D_RegisterO<2>|   10.119(R)|XLXI_51/XLXI_121/XLXI_132/XLXN_355|   0.000|
D_RegisterO<3>|   10.448(R)|XLXI_51/XLXI_121/XLXI_132/XLXN_355|   0.000|
D_RegisterO<4>|   10.465(R)|XLXI_51/XLXI_121/XLXI_132/XLXN_355|   0.000|
D_RegisterO<5>|    9.521(R)|XLXI_51/XLXI_121/XLXI_132/XLXN_355|   0.000|
D_RegisterO<6>|   10.845(R)|XLXI_51/XLXI_121/XLXI_132/XLXN_355|   0.000|
D_RegisterO<7>|   10.111(R)|XLXI_51/XLXI_121/XLXI_132/XLXN_355|   0.000|
--------------+------------+----------------------------------+--------+

Clock Clock to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
CLK_1       |    8.959(R)|Clock_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock IRorDR to Pad
--------------+------------+----------------------------------+--------+
              | clk (edge) |                                  | Clock  |
Destination   |   to PAD   |Internal Clock(s)                 | Phase  |
--------------+------------+----------------------------------+--------+
A_shiftO<0>   |   10.818(R)|XLXI_51/XLXI_121/XLXI_130/XLXN_355|   0.000|
A_shiftO<1>   |   11.429(R)|XLXI_51/XLXI_121/XLXI_130/XLXN_355|   0.000|
A_shiftO<2>   |   11.360(R)|XLXI_51/XLXI_121/XLXI_130/XLXN_355|   0.000|
A_shiftO<3>   |   11.131(R)|XLXI_51/XLXI_121/XLXI_130/XLXN_355|   0.000|
A_shiftO<4>   |   12.480(R)|XLXI_51/XLXI_121/XLXI_130/XLXN_355|   0.000|
A_shiftO<5>   |   11.561(R)|XLXI_51/XLXI_121/XLXI_130/XLXN_355|   0.000|
A_shiftO<6>   |   11.283(R)|XLXI_51/XLXI_121/XLXI_130/XLXN_355|   0.000|
A_shiftO<7>   |   10.632(R)|XLXI_51/XLXI_121/XLXI_130/XLXN_355|   0.000|
D_RegisterO<0>|   10.406(R)|XLXI_51/XLXI_121/XLXI_132/XLXN_355|   0.000|
D_RegisterO<1>|   10.899(R)|XLXI_51/XLXI_121/XLXI_132/XLXN_355|   0.000|
D_RegisterO<2>|   10.999(R)|XLXI_51/XLXI_121/XLXI_132/XLXN_355|   0.000|
D_RegisterO<3>|   11.328(R)|XLXI_51/XLXI_121/XLXI_132/XLXN_355|   0.000|
D_RegisterO<4>|   11.345(R)|XLXI_51/XLXI_121/XLXI_132/XLXN_355|   0.000|
D_RegisterO<5>|   10.401(R)|XLXI_51/XLXI_121/XLXI_132/XLXN_355|   0.000|
D_RegisterO<6>|   11.725(R)|XLXI_51/XLXI_121/XLXI_132/XLXN_355|   0.000|
D_RegisterO<7>|   10.991(R)|XLXI_51/XLXI_121/XLXI_132/XLXN_355|   0.000|
--------------+------------+----------------------------------+--------+

Clock RunMode to Pad
--------------+------------+----------------------------------+--------+
              | clk (edge) |                                  | Clock  |
Destination   |   to PAD   |Internal Clock(s)                 | Phase  |
--------------+------------+----------------------------------+--------+
A_shiftO<0>   |   11.152(R)|XLXI_51/XLXI_121/XLXI_130/XLXN_355|   0.000|
A_shiftO<1>   |   11.763(R)|XLXI_51/XLXI_121/XLXI_130/XLXN_355|   0.000|
A_shiftO<2>   |   11.694(R)|XLXI_51/XLXI_121/XLXI_130/XLXN_355|   0.000|
A_shiftO<3>   |   11.465(R)|XLXI_51/XLXI_121/XLXI_130/XLXN_355|   0.000|
A_shiftO<4>   |   12.814(R)|XLXI_51/XLXI_121/XLXI_130/XLXN_355|   0.000|
A_shiftO<5>   |   11.895(R)|XLXI_51/XLXI_121/XLXI_130/XLXN_355|   0.000|
A_shiftO<6>   |   11.617(R)|XLXI_51/XLXI_121/XLXI_130/XLXN_355|   0.000|
A_shiftO<7>   |   10.966(R)|XLXI_51/XLXI_121/XLXI_130/XLXN_355|   0.000|
D_RegisterO<0>|   10.308(R)|XLXI_51/XLXI_121/XLXI_132/XLXN_355|   0.000|
D_RegisterO<1>|   10.801(R)|XLXI_51/XLXI_121/XLXI_132/XLXN_355|   0.000|
D_RegisterO<2>|   10.901(R)|XLXI_51/XLXI_121/XLXI_132/XLXN_355|   0.000|
D_RegisterO<3>|   11.230(R)|XLXI_51/XLXI_121/XLXI_132/XLXN_355|   0.000|
D_RegisterO<4>|   11.247(R)|XLXI_51/XLXI_121/XLXI_132/XLXN_355|   0.000|
D_RegisterO<5>|   10.303(R)|XLXI_51/XLXI_121/XLXI_132/XLXN_355|   0.000|
D_RegisterO<6>|   11.627(R)|XLXI_51/XLXI_121/XLXI_132/XLXN_355|   0.000|
D_RegisterO<7>|   10.893(R)|XLXI_51/XLXI_121/XLXI_132/XLXN_355|   0.000|
--------------+------------+----------------------------------+--------+

Clock to Setup on destination clock AorD
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AorD           |    4.470|    2.149|         |         |
EN_D_Memory    |    3.604|    1.018|         |         |
EN_I_Memory    |    3.604|    0.624|         |         |
IRorDR         |    4.470|    2.188|         |         |
RunMode        |    4.470|    2.090|         |         |
WCLK_shiftReg  |    3.485|         |         |         |
btn_writeData  |    4.470|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock C_Write
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AorD           |    4.470|    2.063|         |         |
EN_D_Memory    |    3.604|    1.154|         |         |
EN_I_Memory    |    3.604|    0.760|         |         |
IRorDR         |    4.470|    2.102|         |         |
RunMode        |    4.470|    2.154|         |         |
WCLK_shiftReg  |    3.485|         |         |         |
btn_writeData  |    4.470|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clock          |   12.557|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock EN_D_Memory
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AorD           |   10.263|    2.061|         |         |
C_Write        |   10.263|         |         |         |
EN_D_Memory    |   10.263|    6.718|         |         |
EN_I_Memory    |   10.263|    1.330|         |         |
IRorDR         |    5.414|         |         |         |
RunMode        |   10.263|    6.832|         |         |
WCLK_shiftReg  |    3.281|         |         |         |
btn_writeData  |    3.604|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock EN_I_Memory
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AorD           |    7.414|    2.050|         |         |
C_Write        |    7.414|         |         |         |
EN_D_Memory    |    7.414|    1.713|         |         |
EN_I_Memory    |    7.414|    3.963|         |         |
IRorDR         |    3.830|         |         |         |
RunMode        |    7.414|    5.147|         |         |
WCLK_shiftReg  |    3.281|         |         |         |
btn_writeData  |    3.604|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock IRorDR
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AorD           |    4.470|    2.388|         |         |
IRorDR         |    4.470|    2.427|         |         |
RunMode        |    4.470|    2.329|         |         |
WCLK_shiftReg  |    3.485|         |         |         |
btn_writeData  |    4.470|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RunMode
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AorD           |   10.263|    2.592|         |         |
C_Write        |   10.263|         |         |         |
EN_D_Memory    |   10.263|    6.627|         |         |
EN_I_Memory    |   10.263|    3.016|         |         |
IRorDR         |    5.414|    2.631|         |         |
RunMode        |   10.263|    6.741|         |         |
WCLK_shiftReg  |    3.485|         |         |         |
btn_writeData  |    4.470|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock WCLK_shiftReg
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AorD           |    6.045|    3.679|         |         |
EN_D_Memory    |    6.045|    3.342|         |         |
EN_I_Memory    |    6.045|    2.948|         |         |
IRorDR         |    4.856|    3.625|         |         |
RunMode        |    6.045|    4.089|         |         |
btn_writeData  |    6.045|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock btn_Memory
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AorD           |   10.263|         |         |         |
C_Write        |   10.263|         |         |         |
EN_D_Memory    |   10.263|    7.124|         |         |
EN_I_Memory    |   10.263|    4.687|         |         |
IRorDR         |    5.414|         |         |         |
RunMode        |   10.263|    7.238|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock btn_writeData
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AorD           |    2.513|    2.513|         |         |
EN_D_Memory    |    1.595|    1.595|         |         |
EN_I_Memory    |    1.201|    1.201|         |         |
IRorDR         |    2.552|    2.552|         |         |
RunMode        |    2.454|    2.454|         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+--------------------+---------+
Source Pad     |Destination Pad     |  Delay  |
---------------+--------------------+---------+
EN_D_Memory    |EnableDataLED       |    6.148|
EN_I_Memory    |EnableInstructionLED|    6.608|
RunMode        |RunModeLED          |    6.425|
SWITCH_SPeed   |CLK_1               |    7.115|
---------------+--------------------+---------+


Analysis completed Wed May 09 21:43:32 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 224 MB



