module rv32i_pcSel(in0, in1, in2, in3, sel, out);
input[31:0] in0, in1, in2, in3;
input[1:0] sel;
output reg[31:0] out;

always @(sel)
begin
	case(sel)
	2'b00:
	begin
	out<=in0;
	end
	2'b01:
	begin
	out<=in1;
	end
	2'b10:
	begin
	out<=in2;
	end
	2'b11:
	begin
	out<=in3;
	end
	endcase
end

endmodule
