//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-31833905
// Cuda compilation tools, release 11.8, V11.8.89
// Based on NVVM 7.0.1
//

.version 7.8
.target sm_86
.address_size 64

	// .globl	_Z9g_pre_fntPjS_jS_
.extern .func  (.param .b64 func_retval0) cudaGetParameterBufferV2
(
	.param .b64 cudaGetParameterBufferV2_param_0,
	.param .align 4 .b8 cudaGetParameterBufferV2_param_1[12],
	.param .align 4 .b8 cudaGetParameterBufferV2_param_2[12],
	.param .b32 cudaGetParameterBufferV2_param_3
)
;
.extern .func  (.param .b32 func_retval0) cudaLaunchDeviceV2
(
	.param .b64 cudaLaunchDeviceV2_param_0,
	.param .b64 cudaLaunchDeviceV2_param_1
)
;
.extern .func  (.param .b32 func_retval0) cudaStreamCreateWithFlags
(
	.param .b64 cudaStreamCreateWithFlags_param_0,
	.param .b32 cudaStreamCreateWithFlags_param_1
)
;
.extern .func  (.param .b32 func_retval0) cudaStreamDestroy
(
	.param .b64 cudaStreamDestroy_param_0
)
;
.weak .global .align 8 .b8 _ZTVSt9exception[40];
.weak .global .align 8 .b8 _ZTVSt9bad_alloc[40];
.weak .global .align 8 .b8 _ZTVSt20bad_array_new_length[40];
.weak .global .align 8 .b8 _ZTVSt13runtime_error[40];
.weak .global .align 8 .b8 _ZTVSt13_System_error[40];
.weak .global .align 8 .b8 _ZTVSt12system_error[40];
.weak .global .align 8 .b8 _ZTVSt25_Iostream_error_category2[72];
.weak .global .align 8 .b8 _ZTVSt8bad_cast[40];
.weak .global .align 8 .b8 _ZTVSt11_Facet_base[48];
.weak .global .align 8 .b8 _ZTVNSt6locale5facetE[48];
.weak .global .align 8 .b8 _ZTVSt10ctype_base[48];
.weak .global .align 8 .b8 _ZTVSt5ctypeIcE[112];
.weak .global .align 8 .b8 _ZTVNSt8ios_base7failureE[40];
.weak .global .align 8 .b8 _ZTVSt7num_putIcSt19ostreambuf_iteratorIcSt11char_traitsIcEEE[112];

.visible .entry _Z9g_pre_fntPjS_jS_(
	.param .u64 _Z9g_pre_fntPjS_jS__param_0,
	.param .u64 _Z9g_pre_fntPjS_jS__param_1,
	.param .u32 _Z9g_pre_fntPjS_jS__param_2,
	.param .u64 _Z9g_pre_fntPjS_jS__param_3
)
{
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd1, [_Z9g_pre_fntPjS_jS__param_0];
	ld.param.u64 	%rd2, [_Z9g_pre_fntPjS_jS__param_1];
	ld.param.u32 	%r1, [_Z9g_pre_fntPjS_jS__param_2];
	ld.param.u64 	%rd3, [_Z9g_pre_fntPjS_jS__param_3];
	cvta.to.global.u64 	%rd4, %rd2;
	cvta.to.global.u64 	%rd5, %rd3;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %ntid.x;
	mov.u32 	%r4, %tid.x;
	mad.lo.s32 	%r5, %r2, %r3, %r4;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd6, %rd7;
	ld.global.u32 	%r6, [%rd8];
	add.s32 	%r7, %r5, %r1;
	mul.wide.u32 	%rd9, %r7, 4;
	add.s64 	%rd10, %rd5, %rd9;
	ld.global.u32 	%r8, [%rd10];
	mul.wide.u32 	%rd11, %r8, 4;
	add.s64 	%rd12, %rd4, %rd11;
	st.global.u32 	[%rd12], %r6;
	ret;

}
	// .globl	_Z7g_fnt_iPjjbS_
.visible .entry _Z7g_fnt_iPjjbS_(
	.param .u64 _Z7g_fnt_iPjjbS__param_0,
	.param .u32 _Z7g_fnt_iPjjbS__param_1,
	.param .u8 _Z7g_fnt_iPjjbS__param_2,
	.param .u64 _Z7g_fnt_iPjjbS__param_3
)
{
	.reg .pred 	%p<4>;
	.reg .b16 	%rs<2>;
	.reg .b32 	%r<36>;
	.reg .b64 	%rd<17>;


	ld.param.s8 	%rs1, [_Z7g_fnt_iPjjbS__param_2];
	ld.param.u64 	%rd3, [_Z7g_fnt_iPjjbS__param_0];
	ld.param.u32 	%r7, [_Z7g_fnt_iPjjbS__param_1];
	ld.param.u64 	%rd4, [_Z7g_fnt_iPjjbS__param_3];
	cvta.to.global.u64 	%rd5, %rd4;
	mov.u32 	%r8, %ntid.x;
	mov.u32 	%r9, %ctaid.x;
	mov.u32 	%r10, %tid.x;
	mad.lo.s32 	%r11, %r9, %r8, %r10;
	shr.u32 	%r12, %r11, %r7;
	add.s32 	%r13, %r7, 1;
	mov.u32 	%r35, 1;
	shl.b32 	%r14, %r12, %r13;
	shl.b32 	%r15, %r35, %r7;
	add.s32 	%r16, %r15, -1;
	and.b32  	%r17, %r16, %r11;
	add.s32 	%r18, %r17, %r14;
	cvta.to.global.u64 	%rd6, %rd3;
	mul.wide.u32 	%rd7, %r18, 4;
	add.s64 	%rd1, %rd6, %rd7;
	ld.global.u32 	%r1, [%rd1];
	add.s32 	%r19, %r18, %r15;
	mul.wide.u32 	%rd8, %r19, 4;
	add.s64 	%rd2, %rd6, %rd8;
	cvt.s32.s16 	%r20, %rs1;
	mad.lo.s32 	%r21, %r20, 65535, %r16;
	add.s32 	%r22, %r21, %r17;
	mul.wide.u32 	%rd9, %r22, 4;
	add.s64 	%rd10, %rd5, %rd9;
	ld.global.u32 	%r2, [%rd2];
	setp.eq.s32 	%p1, %r2, 65536;
	ld.global.u32 	%r3, [%rd10];
	setp.eq.s32 	%p2, %r3, 65536;
	and.pred  	%p3, %p1, %p2;
	@%p3 bra 	$L__BB1_2;

	mul.lo.s32 	%r23, %r3, %r2;
	mul.wide.u32 	%rd11, %r23, -65535;
	shr.u64 	%rd12, %rd11, 48;
	cvt.u32.u64 	%r24, %rd12;
	mul.lo.s32 	%r25, %r24, 65537;
	sub.s32 	%r35, %r23, %r25;

$L__BB1_2:
	add.s32 	%r26, %r35, %r1;
	mul.wide.u32 	%rd13, %r26, -65535;
	shr.u64 	%rd14, %rd13, 48;
	cvt.u32.u64 	%r27, %rd14;
	mul.lo.s32 	%r28, %r27, 65537;
	sub.s32 	%r29, %r26, %r28;
	st.global.u32 	[%rd1], %r29;
	add.s32 	%r30, %r1, 65537;
	sub.s32 	%r31, %r30, %r35;
	mul.wide.u32 	%rd15, %r31, -65535;
	shr.u64 	%rd16, %rd15, 48;
	cvt.u32.u64 	%r32, %rd16;
	mul.lo.s32 	%r33, %r32, 65537;
	sub.s32 	%r34, %r31, %r33;
	st.global.u32 	[%rd2], %r34;
	ret;

}
	// .globl	_Z9g_end_fntPjjS_
.visible .entry _Z9g_end_fntPjjS_(
	.param .u64 _Z9g_end_fntPjjS__param_0,
	.param .u32 _Z9g_end_fntPjjS__param_1,
	.param .u64 _Z9g_end_fntPjjS__param_2
)
{
	.reg .pred 	%p<7>;
	.reg .b32 	%r<25>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd3, [_Z9g_end_fntPjjS__param_0];
	ld.param.u32 	%r10, [_Z9g_end_fntPjjS__param_1];
	ld.param.u64 	%rd4, [_Z9g_end_fntPjjS__param_2];
	cvta.to.global.u64 	%rd5, %rd4;
	mov.u32 	%r11, %ntid.x;
	mov.u32 	%r12, %ctaid.x;
	mov.u32 	%r13, %tid.x;
	mad.lo.s32 	%r14, %r12, %r11, %r13;
	shl.b32 	%r15, %r14, 1;
	mov.u32 	%r24, 1;
	cvta.to.global.u64 	%rd6, %rd3;
	mul.wide.u32 	%rd7, %r15, 4;
	add.s64 	%rd1, %rd6, %rd7;
	mul.wide.u32 	%rd8, %r10, 4;
	add.s64 	%rd2, %rd5, %rd8;
	ld.global.u32 	%r1, [%rd1];
	setp.eq.s32 	%p1, %r1, 65536;
	ld.global.u32 	%r2, [%rd2];
	setp.eq.s32 	%p2, %r2, 65536;
	and.pred  	%p3, %p1, %p2;
	mov.u32 	%r23, %r24;
	@%p3 bra 	$L__BB2_2;

	mul.lo.s32 	%r16, %r2, %r1;
	mul.wide.u32 	%rd9, %r16, -65535;
	shr.u64 	%rd10, %rd9, 48;
	cvt.u32.u64 	%r17, %rd10;
	mul.lo.s32 	%r18, %r17, 65537;
	sub.s32 	%r23, %r16, %r18;

$L__BB2_2:
	st.global.u32 	[%rd1], %r23;
	ld.global.u32 	%r5, [%rd1+4];
	setp.eq.s32 	%p4, %r5, 65536;
	ld.global.u32 	%r6, [%rd2];
	setp.eq.s32 	%p5, %r6, 65536;
	and.pred  	%p6, %p4, %p5;
	@%p6 bra 	$L__BB2_4;

	mul.lo.s32 	%r20, %r6, %r5;
	mul.wide.u32 	%rd11, %r20, -65535;
	shr.u64 	%rd12, %rd11, 48;
	cvt.u32.u64 	%r21, %rd12;
	mul.lo.s32 	%r22, %r21, 65537;
	sub.s32 	%r24, %r20, %r22;

$L__BB2_4:
	st.global.u32 	[%rd1+4], %r24;
	ret;

}
	// .globl	_Z5g_fntPjS_jjjS_S_S_
.visible .entry _Z5g_fntPjS_jjjS_S_S_(
	.param .u64 _Z5g_fntPjS_jjjS_S_S__param_0,
	.param .u64 _Z5g_fntPjS_jjjS_S_S__param_1,
	.param .u32 _Z5g_fntPjS_jjjS_S_S__param_2,
	.param .u32 _Z5g_fntPjS_jjjS_S_S__param_3,
	.param .u32 _Z5g_fntPjS_jjjS_S_S__param_4,
	.param .u64 _Z5g_fntPjS_jjjS_S_S__param_5,
	.param .u64 _Z5g_fntPjS_jjjS_S_S__param_6,
	.param .u64 _Z5g_fntPjS_jjjS_S_S__param_7
)
{
	.reg .pred 	%p<33>;
	.reg .b32 	%r<205>;
	.reg .b64 	%rd<93>;


	ld.param.u64 	%rd19, [_Z5g_fntPjS_jjjS_S_S__param_0];
	ld.param.u64 	%rd20, [_Z5g_fntPjS_jjjS_S_S__param_1];
	ld.param.u32 	%r55, [_Z5g_fntPjS_jjjS_S_S__param_2];
	ld.param.u32 	%r56, [_Z5g_fntPjS_jjjS_S_S__param_3];
	ld.param.u32 	%r57, [_Z5g_fntPjS_jjjS_S_S__param_4];
	ld.param.u64 	%rd21, [_Z5g_fntPjS_jjjS_S_S__param_5];
	ld.param.u64 	%rd22, [_Z5g_fntPjS_jjjS_S_S__param_6];
	ld.param.u64 	%rd18, [_Z5g_fntPjS_jjjS_S_S__param_7];
	cvta.to.global.u64 	%rd1, %rd22;
	cvta.to.global.u64 	%rd2, %rd20;
	cvta.to.global.u64 	%rd3, %rd21;
	cvta.to.global.u64 	%rd4, %rd19;
	mov.u32 	%r58, 1;
	shl.b32 	%r1, %r58, %r56;
	add.s32 	%r2, %r1, -1;
	shr.u32 	%r3, %r1, 1;
	shl.b32 	%r59, %r58, %r55;
	mov.u32 	%r4, %tid.x;
	setp.ge.u32 	%p1, %r4, %r59;
	@%p1 bra 	$L__BB3_2;

	mul.wide.u32 	%rd23, %r4, 4;
	add.s64 	%rd24, %rd4, %rd23;
	ld.global.u32 	%r60, [%rd24];
	add.s32 	%r61, %r2, %r4;
	mul.wide.u32 	%rd25, %r61, 4;
	add.s64 	%rd26, %rd3, %rd25;
	ld.global.u32 	%r62, [%rd26];
	mul.wide.u32 	%rd27, %r62, 4;
	add.s64 	%rd28, %rd2, %rd27;
	st.global.u32 	[%rd28], %r60;

$L__BB3_2:
	setp.ne.s32 	%p2, %r55, %r56;
	@%p2 bra 	$L__BB3_4;

	add.s32 	%r63, %r3, %r4;
	mul.wide.u32 	%rd29, %r63, 4;
	add.s64 	%rd30, %rd4, %rd29;
	ld.global.u32 	%r64, [%rd30];
	add.s32 	%r65, %r63, %r2;
	mul.wide.u32 	%rd31, %r65, 4;
	add.s64 	%rd32, %rd3, %rd31;
	ld.global.u32 	%r66, [%rd32];
	mul.wide.u32 	%rd33, %r66, 4;
	add.s64 	%rd34, %rd2, %rd33;
	st.global.u32 	[%rd34], %r64;

$L__BB3_4:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r56, 0;
	@%p3 bra 	$L__BB3_21;

	and.b32  	%r68, %r57, 2;
	shr.u32 	%r69, %r68, 1;
	mad.lo.s32 	%r5, %r69, 65535, -1;
	and.b32  	%r201, %r56, 3;
	add.s32 	%r70, %r56, -1;
	setp.lt.u32 	%p4, %r70, 3;
	mov.u32 	%r199, 0;
	@%p4 bra 	$L__BB3_16;

	sub.s32 	%r194, %r56, %r201;
	mov.u32 	%r193, 0;

$L__BB3_7:
	add.s32 	%r10, %r193, 1;
	mov.u32 	%r196, 1;
	shr.u32 	%r73, %r4, %r193;
	shl.b32 	%r74, %r73, %r10;
	shl.b32 	%r75, %r196, %r193;
	add.s32 	%r76, %r75, -1;
	and.b32  	%r77, %r76, %r4;
	add.s32 	%r78, %r77, %r74;
	mul.wide.u32 	%rd35, %r78, 4;
	add.s64 	%rd5, %rd2, %rd35;
	ld.global.u32 	%r11, [%rd5];
	add.s32 	%r79, %r78, %r75;
	mul.wide.u32 	%rd36, %r79, 4;
	add.s64 	%rd6, %rd2, %rd36;
	add.s32 	%r80, %r5, %r75;
	add.s32 	%r81, %r80, %r77;
	mul.wide.u32 	%rd37, %r81, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.u32 	%r12, [%rd6];
	setp.eq.s32 	%p5, %r12, 65536;
	ld.global.u32 	%r13, [%rd38];
	setp.eq.s32 	%p6, %r13, 65536;
	and.pred  	%p7, %p5, %p6;
	mov.u32 	%r195, %r196;
	@%p7 bra 	$L__BB3_9;

	mul.lo.s32 	%r82, %r13, %r12;
	mul.wide.u32 	%rd39, %r82, -65535;
	shr.u64 	%rd40, %rd39, 48;
	cvt.u32.u64 	%r83, %rd40;
	mul.lo.s32 	%r84, %r83, 65537;
	sub.s32 	%r195, %r82, %r84;

$L__BB3_9:
	add.s32 	%r86, %r195, %r11;
	mul.wide.u32 	%rd41, %r86, -65535;
	shr.u64 	%rd42, %rd41, 48;
	cvt.u32.u64 	%r87, %rd42;
	mul.lo.s32 	%r88, %r87, 65537;
	sub.s32 	%r89, %r86, %r88;
	st.global.u32 	[%rd5], %r89;
	add.s32 	%r90, %r11, 65537;
	sub.s32 	%r91, %r90, %r195;
	mul.wide.u32 	%rd43, %r91, -65535;
	shr.u64 	%rd44, %rd43, 48;
	cvt.u32.u64 	%r92, %rd44;
	mul.lo.s32 	%r93, %r92, 65537;
	sub.s32 	%r94, %r91, %r93;
	st.global.u32 	[%rd6], %r94;
	bar.sync 	0;
	add.s32 	%r16, %r10, 1;
	shr.u32 	%r95, %r4, %r10;
	shl.b32 	%r96, %r95, %r16;
	shl.b32 	%r97, %r196, %r10;
	add.s32 	%r98, %r97, -1;
	and.b32  	%r99, %r98, %r4;
	add.s32 	%r100, %r99, %r96;
	mul.wide.u32 	%rd45, %r100, 4;
	add.s64 	%rd7, %rd2, %rd45;
	ld.global.u32 	%r17, [%rd7];
	add.s32 	%r101, %r100, %r97;
	mul.wide.u32 	%rd46, %r101, 4;
	add.s64 	%rd8, %rd2, %rd46;
	add.s32 	%r102, %r5, %r97;
	add.s32 	%r103, %r102, %r99;
	mul.wide.u32 	%rd47, %r103, 4;
	add.s64 	%rd48, %rd1, %rd47;
	ld.global.u32 	%r18, [%rd8];
	setp.eq.s32 	%p8, %r18, 65536;
	ld.global.u32 	%r19, [%rd48];
	setp.eq.s32 	%p9, %r19, 65536;
	and.pred  	%p10, %p8, %p9;
	@%p10 bra 	$L__BB3_11;

	mul.lo.s32 	%r104, %r19, %r18;
	mul.wide.u32 	%rd49, %r104, -65535;
	shr.u64 	%rd50, %rd49, 48;
	cvt.u32.u64 	%r105, %rd50;
	mul.lo.s32 	%r106, %r105, 65537;
	sub.s32 	%r196, %r104, %r106;

$L__BB3_11:
	add.s32 	%r108, %r196, %r17;
	mul.wide.u32 	%rd51, %r108, -65535;
	shr.u64 	%rd52, %rd51, 48;
	cvt.u32.u64 	%r109, %rd52;
	mul.lo.s32 	%r110, %r109, 65537;
	sub.s32 	%r111, %r108, %r110;
	st.global.u32 	[%rd7], %r111;
	add.s32 	%r112, %r17, 65537;
	sub.s32 	%r113, %r112, %r196;
	mul.wide.u32 	%rd53, %r113, -65535;
	shr.u64 	%rd54, %rd53, 48;
	cvt.u32.u64 	%r114, %rd54;
	mul.lo.s32 	%r115, %r114, 65537;
	sub.s32 	%r116, %r113, %r115;
	st.global.u32 	[%rd8], %r116;
	bar.sync 	0;
	add.s32 	%r22, %r16, 1;
	mov.u32 	%r198, 1;
	shr.u32 	%r117, %r4, %r16;
	shl.b32 	%r118, %r117, %r22;
	shl.b32 	%r119, %r198, %r16;
	add.s32 	%r120, %r119, -1;
	and.b32  	%r121, %r120, %r4;
	add.s32 	%r122, %r121, %r118;
	mul.wide.u32 	%rd55, %r122, 4;
	add.s64 	%rd9, %rd2, %rd55;
	ld.global.u32 	%r23, [%rd9];
	add.s32 	%r123, %r122, %r119;
	mul.wide.u32 	%rd56, %r123, 4;
	add.s64 	%rd10, %rd2, %rd56;
	add.s32 	%r124, %r5, %r119;
	add.s32 	%r125, %r124, %r121;
	mul.wide.u32 	%rd57, %r125, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.u32 	%r24, [%rd10];
	setp.eq.s32 	%p11, %r24, 65536;
	ld.global.u32 	%r25, [%rd58];
	setp.eq.s32 	%p12, %r25, 65536;
	and.pred  	%p13, %p11, %p12;
	mov.u32 	%r197, %r198;
	@%p13 bra 	$L__BB3_13;

	mul.lo.s32 	%r126, %r25, %r24;
	mul.wide.u32 	%rd59, %r126, -65535;
	shr.u64 	%rd60, %rd59, 48;
	cvt.u32.u64 	%r127, %rd60;
	mul.lo.s32 	%r128, %r127, 65537;
	sub.s32 	%r197, %r126, %r128;

$L__BB3_13:
	add.s32 	%r130, %r197, %r23;
	mul.wide.u32 	%rd61, %r130, -65535;
	shr.u64 	%rd62, %rd61, 48;
	cvt.u32.u64 	%r131, %rd62;
	mul.lo.s32 	%r132, %r131, 65537;
	sub.s32 	%r133, %r130, %r132;
	st.global.u32 	[%rd9], %r133;
	add.s32 	%r134, %r23, 65537;
	sub.s32 	%r135, %r134, %r197;
	mul.wide.u32 	%rd63, %r135, -65535;
	shr.u64 	%rd64, %rd63, 48;
	cvt.u32.u64 	%r136, %rd64;
	mul.lo.s32 	%r137, %r136, 65537;
	sub.s32 	%r138, %r135, %r137;
	st.global.u32 	[%rd10], %r138;
	bar.sync 	0;
	add.s32 	%r28, %r22, 1;
	shr.u32 	%r139, %r4, %r22;
	shl.b32 	%r140, %r139, %r28;
	shl.b32 	%r141, %r198, %r22;
	add.s32 	%r142, %r141, -1;
	and.b32  	%r143, %r142, %r4;
	add.s32 	%r144, %r143, %r140;
	mul.wide.u32 	%rd65, %r144, 4;
	add.s64 	%rd11, %rd2, %rd65;
	ld.global.u32 	%r29, [%rd11];
	add.s32 	%r145, %r144, %r141;
	mul.wide.u32 	%rd66, %r145, 4;
	add.s64 	%rd12, %rd2, %rd66;
	add.s32 	%r146, %r5, %r141;
	add.s32 	%r147, %r146, %r143;
	mul.wide.u32 	%rd67, %r147, 4;
	add.s64 	%rd68, %rd1, %rd67;
	ld.global.u32 	%r30, [%rd12];
	setp.eq.s32 	%p14, %r30, 65536;
	ld.global.u32 	%r31, [%rd68];
	setp.eq.s32 	%p15, %r31, 65536;
	and.pred  	%p16, %p14, %p15;
	@%p16 bra 	$L__BB3_15;

	mul.lo.s32 	%r148, %r31, %r30;
	mul.wide.u32 	%rd69, %r148, -65535;
	shr.u64 	%rd70, %rd69, 48;
	cvt.u32.u64 	%r149, %rd70;
	mul.lo.s32 	%r150, %r149, 65537;
	sub.s32 	%r198, %r148, %r150;

$L__BB3_15:
	add.s32 	%r151, %r198, %r29;
	mul.wide.u32 	%rd71, %r151, -65535;
	shr.u64 	%rd72, %rd71, 48;
	cvt.u32.u64 	%r152, %rd72;
	mul.lo.s32 	%r153, %r152, 65537;
	sub.s32 	%r154, %r151, %r153;
	st.global.u32 	[%rd11], %r154;
	add.s32 	%r155, %r29, 65537;
	sub.s32 	%r156, %r155, %r198;
	mul.wide.u32 	%rd73, %r156, -65535;
	shr.u64 	%rd74, %rd73, 48;
	cvt.u32.u64 	%r157, %rd74;
	mul.lo.s32 	%r158, %r157, 65537;
	sub.s32 	%r159, %r156, %r158;
	st.global.u32 	[%rd12], %r159;
	bar.sync 	0;
	add.s32 	%r194, %r194, -4;
	setp.ne.s32 	%p17, %r194, 0;
	add.s32 	%r199, %r193, 4;
	mov.u32 	%r193, %r28;
	@%p17 bra 	$L__BB3_7;

$L__BB3_16:
	setp.eq.s32 	%p18, %r201, 0;
	@%p18 bra 	$L__BB3_21;

	add.s32 	%r200, %r199, 1;

$L__BB3_18:
	.pragma "nounroll";
	add.s32 	%r161, %r200, -1;
	mov.u32 	%r202, 1;
	shl.b32 	%r162, %r202, %r161;
	shr.u32 	%r163, %r4, %r161;
	shl.b32 	%r164, %r163, %r200;
	add.s32 	%r165, %r162, -1;
	and.b32  	%r166, %r165, %r4;
	add.s32 	%r167, %r166, %r164;
	mul.wide.u32 	%rd75, %r167, 4;
	add.s64 	%rd13, %rd2, %rd75;
	ld.global.u32 	%r40, [%rd13];
	add.s32 	%r168, %r167, %r162;
	mul.wide.u32 	%rd76, %r168, 4;
	add.s64 	%rd14, %rd2, %rd76;
	add.s32 	%r169, %r5, %r162;
	add.s32 	%r170, %r169, %r166;
	mul.wide.u32 	%rd77, %r170, 4;
	add.s64 	%rd78, %rd1, %rd77;
	ld.global.u32 	%r41, [%rd14];
	setp.eq.s32 	%p19, %r41, 65536;
	ld.global.u32 	%r42, [%rd78];
	setp.eq.s32 	%p20, %r42, 65536;
	and.pred  	%p21, %p19, %p20;
	@%p21 bra 	$L__BB3_20;

	mul.lo.s32 	%r171, %r42, %r41;
	mul.wide.u32 	%rd79, %r171, -65535;
	shr.u64 	%rd80, %rd79, 48;
	cvt.u32.u64 	%r172, %rd80;
	mul.lo.s32 	%r173, %r172, 65537;
	sub.s32 	%r202, %r171, %r173;

$L__BB3_20:
	add.s32 	%r174, %r202, %r40;
	mul.wide.u32 	%rd81, %r174, -65535;
	shr.u64 	%rd82, %rd81, 48;
	cvt.u32.u64 	%r175, %rd82;
	mul.lo.s32 	%r176, %r175, 65537;
	sub.s32 	%r177, %r174, %r176;
	st.global.u32 	[%rd13], %r177;
	add.s32 	%r178, %r40, 65537;
	sub.s32 	%r179, %r178, %r202;
	mul.wide.u32 	%rd83, %r179, -65535;
	shr.u64 	%rd84, %rd83, 48;
	cvt.u32.u64 	%r180, %rd84;
	mul.lo.s32 	%r181, %r180, 65537;
	sub.s32 	%r182, %r179, %r181;
	st.global.u32 	[%rd14], %r182;
	bar.sync 	0;
	add.s32 	%r200, %r200, 1;
	add.s32 	%r201, %r201, -1;
	setp.ne.s32 	%p22, %r201, 0;
	@%p22 bra 	$L__BB3_18;

$L__BB3_21:
	and.b32  	%r183, %r57, 1;
	setp.eq.b32 	%p23, %r183, 1;
	mov.pred 	%p24, 0;
	xor.pred  	%p25, %p23, %p24;
	not.pred 	%p26, %p25;
	@%p26 bra 	$L__BB3_27;

	mul.wide.u32 	%rd85, %r4, 4;
	add.s64 	%rd15, %rd2, %rd85;
	cvta.to.global.u64 	%rd86, %rd18;
	mul.wide.u32 	%rd87, %r1, 4;
	add.s64 	%rd16, %rd86, %rd87;
	ld.global.u32 	%r47, [%rd15];
	setp.eq.s32 	%p27, %r47, 65536;
	ld.global.u32 	%r48, [%rd16];
	setp.eq.s32 	%p28, %r48, 65536;
	and.pred  	%p29, %p27, %p28;
	mov.u32 	%r204, 1;
	mov.u32 	%r203, %r204;
	@%p29 bra 	$L__BB3_24;

	mul.lo.s32 	%r185, %r48, %r47;
	mul.wide.u32 	%rd88, %r185, -65535;
	shr.u64 	%rd89, %rd88, 48;
	cvt.u32.u64 	%r186, %rd89;
	mul.lo.s32 	%r187, %r186, 65537;
	sub.s32 	%r203, %r185, %r187;

$L__BB3_24:
	st.global.u32 	[%rd15], %r203;
	add.s32 	%r189, %r3, %r4;
	mul.wide.u32 	%rd90, %r189, 4;
	add.s64 	%rd17, %rd2, %rd90;
	ld.global.u32 	%r51, [%rd17];
	setp.eq.s32 	%p30, %r51, 65536;
	ld.global.u32 	%r52, [%rd16];
	setp.eq.s32 	%p31, %r52, 65536;
	and.pred  	%p32, %p30, %p31;
	@%p32 bra 	$L__BB3_26;

	mul.lo.s32 	%r190, %r52, %r51;
	mul.wide.u32 	%rd91, %r190, -65535;
	shr.u64 	%rd92, %rd91, 48;
	cvt.u32.u64 	%r191, %rd92;
	mul.lo.s32 	%r192, %r191, 65537;
	sub.s32 	%r204, %r190, %r192;

$L__BB3_26:
	st.global.u32 	[%rd17], %r204;

$L__BB3_27:
	ret;

}
	// .globl	_Z14g_vector_mul_iPjS_S_
.visible .entry _Z14g_vector_mul_iPjS_S_(
	.param .u64 _Z14g_vector_mul_iPjS_S__param_0,
	.param .u64 _Z14g_vector_mul_iPjS_S__param_1,
	.param .u64 _Z14g_vector_mul_iPjS_S__param_2
)
{
	.reg .pred 	%p<4>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<15>;


	ld.param.u64 	%rd3, [_Z14g_vector_mul_iPjS_S__param_0];
	ld.param.u64 	%rd4, [_Z14g_vector_mul_iPjS_S__param_1];
	ld.param.u64 	%rd2, [_Z14g_vector_mul_iPjS_S__param_2];
	mov.u32 	%r6, %ntid.x;
	mov.u32 	%r7, %ctaid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r9, %r7, %r6, %r8;
	cvt.u64.u32 	%rd1, %r9;
	cvta.to.global.u64 	%rd5, %rd3;
	mul.wide.u32 	%rd6, %r9, 4;
	add.s64 	%rd7, %rd5, %rd6;
	cvta.to.global.u64 	%rd8, %rd4;
	add.s64 	%rd9, %rd8, %rd6;
	ld.global.u32 	%r1, [%rd7];
	setp.eq.s32 	%p1, %r1, 65536;
	ld.global.u32 	%r2, [%rd9];
	setp.eq.s32 	%p2, %r2, 65536;
	and.pred  	%p3, %p1, %p2;
	mov.u32 	%r13, 1;
	@%p3 bra 	$L__BB4_2;

	mul.lo.s32 	%r10, %r2, %r1;
	mul.wide.u32 	%rd10, %r10, -65535;
	shr.u64 	%rd11, %rd10, 48;
	cvt.u32.u64 	%r11, %rd11;
	mul.lo.s32 	%r12, %r11, 65537;
	sub.s32 	%r13, %r10, %r12;

$L__BB4_2:
	cvta.to.global.u64 	%rd12, %rd2;
	shl.b64 	%rd13, %rd1, 2;
	add.s64 	%rd14, %rd12, %rd13;
	st.global.u32 	[%rd14], %r13;
	ret;

}
	// .globl	_Z12g_poly_derivPjS_
.visible .entry _Z12g_poly_derivPjS_(
	.param .u64 _Z12g_poly_derivPjS__param_0,
	.param .u64 _Z12g_poly_derivPjS__param_1
)
{
	.reg .pred 	%p<4>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<11>;


	ld.param.u64 	%rd2, [_Z12g_poly_derivPjS__param_0];
	ld.param.u64 	%rd1, [_Z12g_poly_derivPjS__param_1];
	mov.u32 	%r7, %ntid.x;
	mov.u32 	%r8, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	mad.lo.s32 	%r1, %r8, %r7, %r9;
	add.s32 	%r2, %r1, 1;
	mov.u32 	%r13, 1;
	cvta.to.global.u64 	%rd3, %rd2;
	mul.wide.u32 	%rd4, %r2, 4;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.u32 	%r3, [%rd5];
	setp.eq.s32 	%p1, %r3, 65536;
	setp.eq.s32 	%p2, %r2, 65536;
	and.pred  	%p3, %p2, %p1;
	@%p3 bra 	$L__BB5_2;

	mul.lo.s32 	%r10, %r3, %r2;
	mul.wide.u32 	%rd6, %r10, -65535;
	shr.u64 	%rd7, %rd6, 48;
	cvt.u32.u64 	%r11, %rd7;
	mul.lo.s32 	%r12, %r11, 65537;
	sub.s32 	%r13, %r10, %r12;

$L__BB5_2:
	cvta.to.global.u64 	%rd8, %rd1;
	mul.wide.u32 	%rd9, %r1, 4;
	add.s64 	%rd10, %rd8, %rd9;
	st.global.u32 	[%rd10], %r13;
	ret;

}
	// .globl	_Z17g_build_product_iPjS_S_jS_S_S_
.visible .entry _Z17g_build_product_iPjS_S_jS_S_S_(
	.param .u64 _Z17g_build_product_iPjS_S_jS_S_S__param_0,
	.param .u64 _Z17g_build_product_iPjS_S_jS_S_S__param_1,
	.param .u64 _Z17g_build_product_iPjS_S_jS_S_S__param_2,
	.param .u32 _Z17g_build_product_iPjS_S_jS_S_S__param_3,
	.param .u64 _Z17g_build_product_iPjS_S_jS_S_S__param_4,
	.param .u64 _Z17g_build_product_iPjS_S_jS_S_S__param_5,
	.param .u64 _Z17g_build_product_iPjS_S_jS_S_S__param_6
)
{
	.local .align 8 .b8 	__local_depot6[8];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<283>;
	.reg .b16 	%rs<19>;
	.reg .b32 	%r<2503>;
	.reg .b64 	%rd<1172>;


	mov.u64 	%SPL, __local_depot6;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd136, [_Z17g_build_product_iPjS_S_jS_S_S__param_0];
	ld.param.u64 	%rd137, [_Z17g_build_product_iPjS_S_jS_S_S__param_1];
	ld.param.u64 	%rd138, [_Z17g_build_product_iPjS_S_jS_S_S__param_2];
	ld.param.u32 	%r564, [_Z17g_build_product_iPjS_S_jS_S_S__param_3];
	ld.param.u64 	%rd139, [_Z17g_build_product_iPjS_S_jS_S_S__param_4];
	ld.param.u64 	%rd140, [_Z17g_build_product_iPjS_S_jS_S_S__param_5];
	ld.param.u64 	%rd141, [_Z17g_build_product_iPjS_S_jS_S_S__param_6];
	cvta.to.global.u64 	%rd1, %rd140;
	add.u64 	%rd142, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mov.u32 	%r565, %ntid.x;
	mov.u32 	%r566, %ctaid.x;
	mov.u32 	%r567, %tid.x;
	mad.lo.s32 	%r568, %r566, %r565, %r567;
	add.s32 	%r1, %r564, 1;
	mov.u32 	%r569, 1;
	shl.b32 	%r570, %r568, %r1;
	cvt.u64.u32 	%rd3, %r570;
	shl.b32 	%r571, %r569, %r564;
	cvt.u64.u32 	%rd4, %r571;
	cvta.to.global.u64 	%rd5, %rd137;
	mul.wide.u32 	%rd143, %r570, 4;
	add.s64 	%rd6, %rd5, %rd143;
	cvta.to.global.u64 	%rd7, %rd138;
	add.s64 	%rd8, %rd7, %rd143;
	cvta.to.global.u64 	%rd9, %rd136;
	add.s64 	%rd10, %rd9, %rd143;
	shl.b32 	%r2, %r571, 1;
	shl.b32 	%r3, %r571, 3;
	setp.lt.u32 	%p1, %r564, 5;
	@%p1 bra 	$L__BB6_350;
	bra.uni 	$L__BB6_1;

$L__BB6_350:
	cvt.u32.u64 	%r2247, %rd4;
	setp.gt.u32 	%p249, %r2247, 1;
	selp.b32 	%r510, %r2247, 1, %p249;
	add.s32 	%r511, %r510, -1;
	and.b32  	%r512, %r510, 3;
	setp.lt.u32 	%p250, %r511, 3;
	mov.u32 	%r2490, 0;
	@%p250 bra 	$L__BB6_353;

	sub.s32 	%r2489, %r510, %r512;
	add.s64 	%rd112, %rd3, %rd4;

$L__BB6_352:
	cvt.u64.u32 	%rd1112, %r2490;
	mul.wide.u32 	%rd1113, %r2490, 4;
	add.s64 	%rd1114, %rd10, %rd1113;
	ld.global.u32 	%r2249, [%rd1114];
	add.s64 	%rd1115, %rd6, %rd1113;
	st.global.u32 	[%rd1115], %r2249;
	add.s64 	%rd1116, %rd112, %rd1112;
	shl.b64 	%rd1117, %rd1116, 2;
	add.s64 	%rd1118, %rd9, %rd1117;
	ld.global.u32 	%r2250, [%rd1118];
	add.s64 	%rd1119, %rd8, %rd1113;
	st.global.u32 	[%rd1119], %r2250;
	ld.global.u32 	%r2251, [%rd1114+4];
	st.global.u32 	[%rd1115+4], %r2251;
	ld.global.u32 	%r2252, [%rd1118+4];
	st.global.u32 	[%rd1119+4], %r2252;
	ld.global.u32 	%r2253, [%rd1114+8];
	st.global.u32 	[%rd1115+8], %r2253;
	ld.global.u32 	%r2254, [%rd1118+8];
	st.global.u32 	[%rd1119+8], %r2254;
	ld.global.u32 	%r2255, [%rd1114+12];
	st.global.u32 	[%rd1115+12], %r2255;
	ld.global.u32 	%r2256, [%rd1118+12];
	st.global.u32 	[%rd1119+12], %r2256;
	add.s32 	%r2490, %r2490, 4;
	add.s32 	%r2489, %r2489, -4;
	setp.ne.s32 	%p251, %r2489, 0;
	@%p251 bra 	$L__BB6_352;

$L__BB6_353:
	setp.eq.s32 	%p252, %r512, 0;
	@%p252 bra 	$L__BB6_356;

	cvt.u64.u32 	%rd1120, %r2490;
	add.s64 	%rd1121, %rd1120, %rd3;
	shl.b64 	%rd1122, %rd1121, 2;
	add.s64 	%rd1170, %rd7, %rd1122;
	add.s64 	%rd1169, %rd5, %rd1122;
	add.s64 	%rd1168, %rd9, %rd1122;
	shl.b64 	%rd116, %rd4, 2;
	mov.u32 	%r2491, %r512;

$L__BB6_355:
	.pragma "nounroll";
	ld.global.u32 	%r2257, [%rd1168];
	st.global.u32 	[%rd1169], %r2257;
	add.s64 	%rd1123, %rd1168, %rd116;
	ld.global.u32 	%r2258, [%rd1123];
	st.global.u32 	[%rd1170], %r2258;
	add.s64 	%rd1170, %rd1170, 4;
	add.s64 	%rd1169, %rd1169, 4;
	add.s64 	%rd1168, %rd1168, 4;
	add.s32 	%r2491, %r2491, -1;
	setp.ne.s32 	%p253, %r2491, 0;
	@%p253 bra 	$L__BB6_355;

$L__BB6_356:
	setp.eq.s32 	%p254, %r3, 0;
	@%p254 bra 	$L__BB6_359;

	cvt.u64.u32 	%rd123, %r3;
	mov.u64 	%rd1171, 0;

$L__BB6_358:
	add.s64 	%rd1125, %rd10, %rd1171;
	mov.u16 	%rs18, 0;
	st.global.u8 	[%rd1125], %rs18;
	add.s64 	%rd1171, %rd1171, 1;
	setp.lt.u64 	%p255, %rd1171, %rd123;
	@%p255 bra 	$L__BB6_358;

$L__BB6_359:
	sub.s32 	%r521, %r510, %r512;
	mov.u32 	%r2259, 0;
	mov.u32 	%r2492, %r2259;

$L__BB6_360:
	mul.wide.u32 	%rd1126, %r2492, 4;
	add.s64 	%rd126, %rd6, %rd1126;
	mov.u32 	%r2499, %r2259;
	@%p250 bra 	$L__BB6_371;

	mov.u32 	%r2499, 0;
	mov.u32 	%r2494, %r521;

$L__BB6_362:
	add.s32 	%r2263, %r2499, %r2492;
	mul.wide.u32 	%rd1127, %r2263, 4;
	add.s64 	%rd127, %rd10, %rd1127;
	ld.global.u32 	%r525, [%rd127];
	mul.wide.u32 	%rd1128, %r2499, 4;
	add.s64 	%rd128, %rd8, %rd1128;
	ld.global.u32 	%r526, [%rd126];
	setp.eq.s32 	%p257, %r526, 65536;
	ld.global.u32 	%r527, [%rd128];
	setp.eq.s32 	%p258, %r527, 65536;
	and.pred  	%p259, %p257, %p258;
	mov.u32 	%r2496, 1;
	mov.u32 	%r2495, %r2496;
	@%p259 bra 	$L__BB6_364;

	mul.lo.s32 	%r2264, %r527, %r526;
	mul.wide.u32 	%rd1129, %r2264, -65535;
	shr.u64 	%rd1130, %rd1129, 48;
	cvt.u32.u64 	%r2265, %rd1130;
	mul.lo.s32 	%r2266, %r2265, 65537;
	sub.s32 	%r2495, %r2264, %r2266;

$L__BB6_364:
	add.s32 	%r2268, %r2495, %r525;
	mul.wide.u32 	%rd1131, %r2268, -65535;
	shr.u64 	%rd1132, %rd1131, 48;
	cvt.u32.u64 	%r2269, %rd1132;
	mul.lo.s32 	%r2270, %r2269, 65537;
	sub.s32 	%r2271, %r2268, %r2270;
	st.global.u32 	[%rd127], %r2271;
	add.s32 	%r2273, %r2263, 1;
	mul.wide.u32 	%rd1133, %r2273, 4;
	add.s64 	%rd129, %rd10, %rd1133;
	ld.global.u32 	%r530, [%rd129];
	ld.global.u32 	%r531, [%rd126];
	setp.eq.s32 	%p260, %r531, 65536;
	ld.global.u32 	%r532, [%rd128+4];
	setp.eq.s32 	%p261, %r532, 65536;
	and.pred  	%p262, %p260, %p261;
	@%p262 bra 	$L__BB6_366;

	mul.lo.s32 	%r2274, %r532, %r531;
	mul.wide.u32 	%rd1134, %r2274, -65535;
	shr.u64 	%rd1135, %rd1134, 48;
	cvt.u32.u64 	%r2275, %rd1135;
	mul.lo.s32 	%r2276, %r2275, 65537;
	sub.s32 	%r2496, %r2274, %r2276;

$L__BB6_366:
	add.s32 	%r2278, %r2496, %r530;
	mul.wide.u32 	%rd1136, %r2278, -65535;
	shr.u64 	%rd1137, %rd1136, 48;
	cvt.u32.u64 	%r2279, %rd1137;
	mul.lo.s32 	%r2280, %r2279, 65537;
	sub.s32 	%r2281, %r2278, %r2280;
	st.global.u32 	[%rd129], %r2281;
	add.s32 	%r2283, %r2263, 2;
	mul.wide.u32 	%rd1138, %r2283, 4;
	add.s64 	%rd130, %rd10, %rd1138;
	ld.global.u32 	%r535, [%rd130];
	ld.global.u32 	%r536, [%rd126];
	setp.eq.s32 	%p263, %r536, 65536;
	ld.global.u32 	%r537, [%rd128+8];
	setp.eq.s32 	%p264, %r537, 65536;
	and.pred  	%p265, %p263, %p264;
	mov.u32 	%r2498, 1;
	mov.u32 	%r2497, %r2498;
	@%p265 bra 	$L__BB6_368;

	mul.lo.s32 	%r2284, %r537, %r536;
	mul.wide.u32 	%rd1139, %r2284, -65535;
	shr.u64 	%rd1140, %rd1139, 48;
	cvt.u32.u64 	%r2285, %rd1140;
	mul.lo.s32 	%r2286, %r2285, 65537;
	sub.s32 	%r2497, %r2284, %r2286;

$L__BB6_368:
	add.s32 	%r2288, %r2497, %r535;
	mul.wide.u32 	%rd1141, %r2288, -65535;
	shr.u64 	%rd1142, %rd1141, 48;
	cvt.u32.u64 	%r2289, %rd1142;
	mul.lo.s32 	%r2290, %r2289, 65537;
	sub.s32 	%r2291, %r2288, %r2290;
	st.global.u32 	[%rd130], %r2291;
	add.s32 	%r2293, %r2263, 3;
	mul.wide.u32 	%rd1143, %r2293, 4;
	add.s64 	%rd131, %rd10, %rd1143;
	ld.global.u32 	%r540, [%rd131];
	ld.global.u32 	%r541, [%rd126];
	setp.eq.s32 	%p266, %r541, 65536;
	ld.global.u32 	%r542, [%rd128+12];
	setp.eq.s32 	%p267, %r542, 65536;
	and.pred  	%p268, %p266, %p267;
	@%p268 bra 	$L__BB6_370;

	mul.lo.s32 	%r2294, %r542, %r541;
	mul.wide.u32 	%rd1144, %r2294, -65535;
	shr.u64 	%rd1145, %rd1144, 48;
	cvt.u32.u64 	%r2295, %rd1145;
	mul.lo.s32 	%r2296, %r2295, 65537;
	sub.s32 	%r2498, %r2294, %r2296;

$L__BB6_370:
	add.s32 	%r2297, %r2498, %r540;
	mul.wide.u32 	%rd1146, %r2297, -65535;
	shr.u64 	%rd1147, %rd1146, 48;
	cvt.u32.u64 	%r2298, %rd1147;
	mul.lo.s32 	%r2299, %r2298, 65537;
	sub.s32 	%r2300, %r2297, %r2299;
	st.global.u32 	[%rd131], %r2300;
	add.s32 	%r2499, %r2499, 4;
	add.s32 	%r2494, %r2494, -4;
	setp.ne.s32 	%p269, %r2494, 0;
	@%p269 bra 	$L__BB6_362;

$L__BB6_371:
	@%p252 bra 	$L__BB6_381;

	add.s32 	%r2302, %r2499, %r2492;
	mul.wide.u32 	%rd1148, %r2302, 4;
	add.s64 	%rd132, %rd10, %rd1148;
	ld.global.u32 	%r548, [%rd132];
	mul.wide.u32 	%rd1149, %r2499, 4;
	add.s64 	%rd1150, %rd8, %rd1149;
	ld.global.u32 	%r549, [%rd126];
	setp.eq.s32 	%p271, %r549, 65536;
	ld.global.u32 	%r550, [%rd1150];
	setp.eq.s32 	%p272, %r550, 65536;
	and.pred  	%p273, %p271, %p272;
	mov.u32 	%r2500, 1;
	@%p273 bra 	$L__BB6_374;

	mul.lo.s32 	%r2303, %r550, %r549;
	mul.wide.u32 	%rd1151, %r2303, -65535;
	shr.u64 	%rd1152, %rd1151, 48;
	cvt.u32.u64 	%r2304, %rd1152;
	mul.lo.s32 	%r2305, %r2304, 65537;
	sub.s32 	%r2500, %r2303, %r2305;

$L__BB6_374:
	add.s32 	%r2306, %r2500, %r548;
	mul.wide.u32 	%rd1153, %r2306, -65535;
	shr.u64 	%rd1154, %rd1153, 48;
	cvt.u32.u64 	%r2307, %rd1154;
	mul.lo.s32 	%r2308, %r2307, 65537;
	sub.s32 	%r2309, %r2306, %r2308;
	st.global.u32 	[%rd132], %r2309;
	setp.eq.s32 	%p274, %r512, 1;
	@%p274 bra 	$L__BB6_381;

	add.s32 	%r2311, %r2499, 1;
	mov.u32 	%r2501, 1;
	add.s32 	%r2312, %r2311, %r2492;
	mul.wide.u32 	%rd1155, %r2312, 4;
	add.s64 	%rd133, %rd10, %rd1155;
	ld.global.u32 	%r553, [%rd133];
	mul.wide.u32 	%rd1156, %r2311, 4;
	add.s64 	%rd134, %rd8, %rd1156;
	ld.global.u32 	%r554, [%rd126];
	setp.eq.s32 	%p275, %r554, 65536;
	ld.global.u32 	%r555, [%rd134];
	setp.eq.s32 	%p276, %r555, 65536;
	and.pred  	%p277, %p275, %p276;
	@%p277 bra 	$L__BB6_377;

	mul.lo.s32 	%r2313, %r555, %r554;
	mul.wide.u32 	%rd1157, %r2313, -65535;
	shr.u64 	%rd1158, %rd1157, 48;
	cvt.u32.u64 	%r2314, %rd1158;
	mul.lo.s32 	%r2315, %r2314, 65537;
	sub.s32 	%r2501, %r2313, %r2315;

$L__BB6_377:
	add.s32 	%r2316, %r2501, %r553;
	mul.wide.u32 	%rd1159, %r2316, -65535;
	shr.u64 	%rd1160, %rd1159, 48;
	cvt.u32.u64 	%r2317, %rd1160;
	mul.lo.s32 	%r2318, %r2317, 65537;
	sub.s32 	%r2319, %r2316, %r2318;
	st.global.u32 	[%rd133], %r2319;
	setp.eq.s32 	%p278, %r512, 2;
	@%p278 bra 	$L__BB6_381;

	add.s32 	%r2322, %r2302, 2;
	mul.wide.u32 	%rd1161, %r2322, 4;
	add.s64 	%rd135, %rd10, %rd1161;
	ld.global.u32 	%r558, [%rd135];
	ld.global.u32 	%r559, [%rd126];
	setp.eq.s32 	%p279, %r559, 65536;
	ld.global.u32 	%r560, [%rd134+4];
	setp.eq.s32 	%p280, %r560, 65536;
	and.pred  	%p281, %p279, %p280;
	mov.u32 	%r2502, 1;
	@%p281 bra 	$L__BB6_380;

	mul.lo.s32 	%r2323, %r560, %r559;
	mul.wide.u32 	%rd1162, %r2323, -65535;
	shr.u64 	%rd1163, %rd1162, 48;
	cvt.u32.u64 	%r2324, %rd1163;
	mul.lo.s32 	%r2325, %r2324, 65537;
	sub.s32 	%r2502, %r2323, %r2325;

$L__BB6_380:
	add.s32 	%r2326, %r2502, %r558;
	mul.wide.u32 	%rd1164, %r2326, -65535;
	shr.u64 	%rd1165, %rd1164, 48;
	cvt.u32.u64 	%r2327, %rd1165;
	mul.lo.s32 	%r2328, %r2327, 65537;
	sub.s32 	%r2329, %r2326, %r2328;
	st.global.u32 	[%rd135], %r2329;

$L__BB6_381:
	add.s32 	%r2492, %r2492, 1;
	setp.lt.u32 	%p282, %r2492, %r2247;
	@%p282 bra 	$L__BB6_360;
	bra.uni 	$L__BB6_382;

$L__BB6_1:
	cvt.u64.u32 	%rd11, %r3;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	$L__BB6_4;

	mov.u64 	%rd1166, 0;

$L__BB6_3:
	add.s64 	%rd145, %rd6, %rd1166;
	mov.u16 	%rs1, 0;
	st.global.u8 	[%rd145], %rs1;
	add.s64 	%rd1166, %rd1166, 1;
	setp.lt.u64 	%p3, %rd1166, %rd11;
	@%p3 bra 	$L__BB6_3;

$L__BB6_4:
	@%p2 bra 	$L__BB6_7;

	mov.u64 	%rd1167, 0;

$L__BB6_6:
	add.s64 	%rd147, %rd8, %rd1167;
	mov.u16 	%rs2, 0;
	st.global.u8 	[%rd147], %rs2;
	add.s64 	%rd1167, %rd1167, 1;
	setp.lt.u64 	%p5, %rd1167, %rd11;
	@%p5 bra 	$L__BB6_6;

$L__BB6_7:
	setp.eq.s32 	%p6, %r564, 5;
	@%p6 bra 	$L__BB6_79;
	bra.uni 	$L__BB6_8;

$L__BB6_79:
	ld.global.u32 	%r673, [%rd10];
	cvta.to.global.u64 	%rd47, %rd139;
	ld.global.u32 	%r674, [%rd47+252];
	mul.wide.u32 	%rd181, %r674, 4;
	add.s64 	%rd182, %rd6, %rd181;
	st.global.u32 	[%rd182], %r673;
	ld.global.u32 	%r675, [%rd10+4];
	ld.global.u32 	%r676, [%rd47+256];
	mul.wide.u32 	%rd183, %r676, 4;
	add.s64 	%rd184, %rd6, %rd183;
	st.global.u32 	[%rd184], %r675;
	ld.global.u32 	%r677, [%rd10+8];
	ld.global.u32 	%r678, [%rd47+260];
	mul.wide.u32 	%rd185, %r678, 4;
	add.s64 	%rd186, %rd6, %rd185;
	st.global.u32 	[%rd186], %r677;
	ld.global.u32 	%r679, [%rd10+12];
	ld.global.u32 	%r680, [%rd47+264];
	mul.wide.u32 	%rd187, %r680, 4;
	add.s64 	%rd188, %rd6, %rd187;
	st.global.u32 	[%rd188], %r679;
	ld.global.u32 	%r681, [%rd10+16];
	ld.global.u32 	%r682, [%rd47+268];
	mul.wide.u32 	%rd189, %r682, 4;
	add.s64 	%rd190, %rd6, %rd189;
	st.global.u32 	[%rd190], %r681;
	ld.global.u32 	%r683, [%rd10+20];
	ld.global.u32 	%r684, [%rd47+272];
	mul.wide.u32 	%rd191, %r684, 4;
	add.s64 	%rd192, %rd6, %rd191;
	st.global.u32 	[%rd192], %r683;
	ld.global.u32 	%r685, [%rd10+24];
	ld.global.u32 	%r686, [%rd47+276];
	mul.wide.u32 	%rd193, %r686, 4;
	add.s64 	%rd194, %rd6, %rd193;
	st.global.u32 	[%rd194], %r685;
	ld.global.u32 	%r687, [%rd10+28];
	ld.global.u32 	%r688, [%rd47+280];
	mul.wide.u32 	%rd195, %r688, 4;
	add.s64 	%rd196, %rd6, %rd195;
	st.global.u32 	[%rd196], %r687;
	ld.global.u32 	%r689, [%rd10+32];
	ld.global.u32 	%r690, [%rd47+284];
	mul.wide.u32 	%rd197, %r690, 4;
	add.s64 	%rd198, %rd6, %rd197;
	st.global.u32 	[%rd198], %r689;
	ld.global.u32 	%r691, [%rd10+36];
	ld.global.u32 	%r692, [%rd47+288];
	mul.wide.u32 	%rd199, %r692, 4;
	add.s64 	%rd200, %rd6, %rd199;
	st.global.u32 	[%rd200], %r691;
	ld.global.u32 	%r693, [%rd10+40];
	ld.global.u32 	%r694, [%rd47+292];
	mul.wide.u32 	%rd201, %r694, 4;
	add.s64 	%rd202, %rd6, %rd201;
	st.global.u32 	[%rd202], %r693;
	ld.global.u32 	%r695, [%rd10+44];
	ld.global.u32 	%r696, [%rd47+296];
	mul.wide.u32 	%rd203, %r696, 4;
	add.s64 	%rd204, %rd6, %rd203;
	st.global.u32 	[%rd204], %r695;
	ld.global.u32 	%r697, [%rd10+48];
	ld.global.u32 	%r698, [%rd47+300];
	mul.wide.u32 	%rd205, %r698, 4;
	add.s64 	%rd206, %rd6, %rd205;
	st.global.u32 	[%rd206], %r697;
	ld.global.u32 	%r699, [%rd10+52];
	ld.global.u32 	%r700, [%rd47+304];
	mul.wide.u32 	%rd207, %r700, 4;
	add.s64 	%rd208, %rd6, %rd207;
	st.global.u32 	[%rd208], %r699;
	ld.global.u32 	%r701, [%rd10+56];
	ld.global.u32 	%r702, [%rd47+308];
	mul.wide.u32 	%rd209, %r702, 4;
	add.s64 	%rd210, %rd6, %rd209;
	st.global.u32 	[%rd210], %r701;
	ld.global.u32 	%r703, [%rd10+60];
	ld.global.u32 	%r704, [%rd47+312];
	mul.wide.u32 	%rd211, %r704, 4;
	add.s64 	%rd212, %rd6, %rd211;
	st.global.u32 	[%rd212], %r703;
	ld.global.u32 	%r705, [%rd10+64];
	ld.global.u32 	%r706, [%rd47+316];
	mul.wide.u32 	%rd213, %r706, 4;
	add.s64 	%rd214, %rd6, %rd213;
	st.global.u32 	[%rd214], %r705;
	ld.global.u32 	%r707, [%rd10+68];
	ld.global.u32 	%r708, [%rd47+320];
	mul.wide.u32 	%rd215, %r708, 4;
	add.s64 	%rd216, %rd6, %rd215;
	st.global.u32 	[%rd216], %r707;
	ld.global.u32 	%r709, [%rd10+72];
	ld.global.u32 	%r710, [%rd47+324];
	mul.wide.u32 	%rd217, %r710, 4;
	add.s64 	%rd218, %rd6, %rd217;
	st.global.u32 	[%rd218], %r709;
	ld.global.u32 	%r711, [%rd10+76];
	ld.global.u32 	%r712, [%rd47+328];
	mul.wide.u32 	%rd219, %r712, 4;
	add.s64 	%rd220, %rd6, %rd219;
	st.global.u32 	[%rd220], %r711;
	ld.global.u32 	%r713, [%rd10+80];
	ld.global.u32 	%r714, [%rd47+332];
	mul.wide.u32 	%rd221, %r714, 4;
	add.s64 	%rd222, %rd6, %rd221;
	st.global.u32 	[%rd222], %r713;
	ld.global.u32 	%r715, [%rd10+84];
	ld.global.u32 	%r716, [%rd47+336];
	mul.wide.u32 	%rd223, %r716, 4;
	add.s64 	%rd224, %rd6, %rd223;
	st.global.u32 	[%rd224], %r715;
	ld.global.u32 	%r717, [%rd10+88];
	ld.global.u32 	%r718, [%rd47+340];
	mul.wide.u32 	%rd225, %r718, 4;
	add.s64 	%rd226, %rd6, %rd225;
	st.global.u32 	[%rd226], %r717;
	ld.global.u32 	%r719, [%rd10+92];
	ld.global.u32 	%r720, [%rd47+344];
	mul.wide.u32 	%rd227, %r720, 4;
	add.s64 	%rd228, %rd6, %rd227;
	st.global.u32 	[%rd228], %r719;
	ld.global.u32 	%r721, [%rd10+96];
	ld.global.u32 	%r722, [%rd47+348];
	mul.wide.u32 	%rd229, %r722, 4;
	add.s64 	%rd230, %rd6, %rd229;
	st.global.u32 	[%rd230], %r721;
	ld.global.u32 	%r723, [%rd10+100];
	ld.global.u32 	%r724, [%rd47+352];
	mul.wide.u32 	%rd231, %r724, 4;
	add.s64 	%rd232, %rd6, %rd231;
	st.global.u32 	[%rd232], %r723;
	ld.global.u32 	%r725, [%rd10+104];
	ld.global.u32 	%r726, [%rd47+356];
	mul.wide.u32 	%rd233, %r726, 4;
	add.s64 	%rd234, %rd6, %rd233;
	st.global.u32 	[%rd234], %r725;
	ld.global.u32 	%r727, [%rd10+108];
	ld.global.u32 	%r728, [%rd47+360];
	mul.wide.u32 	%rd235, %r728, 4;
	add.s64 	%rd236, %rd6, %rd235;
	st.global.u32 	[%rd236], %r727;
	ld.global.u32 	%r729, [%rd10+112];
	ld.global.u32 	%r730, [%rd47+364];
	mul.wide.u32 	%rd237, %r730, 4;
	add.s64 	%rd238, %rd6, %rd237;
	st.global.u32 	[%rd238], %r729;
	ld.global.u32 	%r731, [%rd10+116];
	ld.global.u32 	%r732, [%rd47+368];
	mul.wide.u32 	%rd239, %r732, 4;
	add.s64 	%rd240, %rd6, %rd239;
	st.global.u32 	[%rd240], %r731;
	ld.global.u32 	%r733, [%rd10+120];
	ld.global.u32 	%r734, [%rd47+372];
	mul.wide.u32 	%rd241, %r734, 4;
	add.s64 	%rd242, %rd6, %rd241;
	st.global.u32 	[%rd242], %r733;
	ld.global.u32 	%r735, [%rd10+124];
	ld.global.u32 	%r736, [%rd47+376];
	mul.wide.u32 	%rd243, %r736, 4;
	add.s64 	%rd244, %rd6, %rd243;
	st.global.u32 	[%rd244], %r735;
	cvta.to.global.u64 	%rd48, %rd141;
	mov.u32 	%r2350, 0;

$L__BB6_80:
	mov.u32 	%r737, 1;
	shl.b32 	%r56, %r737, %r2350;
	shl.b32 	%r57, %r56, 1;
	mul.wide.u32 	%rd245, %r56, 4;
	add.s64 	%rd246, %rd1, %rd245;
	ld.global.u32 	%r58, [%rd246];
	setp.eq.s32 	%p50, %r58, 65536;
	max.u32 	%r738, %r56, 1;
	add.s32 	%r59, %r738, -1;
	and.b32  	%r60, %r738, 3;
	sub.s32 	%r61, %r738, %r60;
	@%p50 bra 	$L__BB6_104;
	bra.uni 	$L__BB6_81;

$L__BB6_104:
	mov.u32 	%r865, 0;
	mov.u32 	%r2364, %r865;

$L__BB6_105:
	setp.lt.u32 	%p78, %r59, 3;
	mov.u32 	%r2369, %r865;
	@%p78 bra 	$L__BB6_112;

	mov.u32 	%r2369, 0;
	mov.u32 	%r2366, %r61;

$L__BB6_107:
	add.s32 	%r110, %r2369, %r2364;
	mul.wide.u32 	%rd315, %r110, 4;
	add.s64 	%rd316, %rd6, %rd315;
	add.s32 	%r869, %r110, %r56;
	mul.wide.u32 	%rd317, %r869, 4;
	add.s64 	%rd318, %rd6, %rd317;
	ld.global.u32 	%r870, [%rd318];
	mul.wide.u32 	%rd319, %r870, -65535;
	shr.u64 	%rd320, %rd319, 48;
	cvt.u32.u64 	%r871, %rd320;
	mul.lo.s32 	%r872, %r871, 65537;
	sub.s32 	%r873, %r870, %r872;
	ld.global.u32 	%r874, [%rd316];
	add.s32 	%r875, %r873, %r874;
	mul.wide.u32 	%rd321, %r875, -65535;
	shr.u64 	%rd322, %rd321, 48;
	cvt.u32.u64 	%r876, %rd322;
	mul.lo.s32 	%r877, %r876, 65537;
	sub.s32 	%r878, %r875, %r877;
	st.global.u32 	[%rd316], %r878;
	add.s32 	%r879, %r874, 65537;
	sub.s32 	%r880, %r879, %r873;
	mul.wide.u32 	%rd323, %r880, -65535;
	shr.u64 	%rd324, %rd323, 48;
	cvt.u32.u64 	%r881, %rd324;
	mul.lo.s32 	%r882, %r881, 65537;
	sub.s32 	%r883, %r880, %r882;
	st.global.u32 	[%rd318], %r883;
	add.s32 	%r884, %r110, 1;
	mov.u32 	%r2368, 1;
	mul.wide.u32 	%rd325, %r884, 4;
	add.s64 	%rd63, %rd6, %rd325;
	ld.global.u32 	%r111, [%rd63];
	add.s32 	%r885, %r884, %r56;
	mul.wide.u32 	%rd326, %r885, 4;
	add.s64 	%rd64, %rd6, %rd326;
	ld.global.u32 	%r112, [%rd64];
	setp.eq.s32 	%p79, %r112, 65536;
	mov.u32 	%r2367, %r2368;
	@%p79 bra 	$L__BB6_109;

	shl.b32 	%r886, %r112, 16;
	mul.wide.u32 	%rd327, %r886, -65535;
	shr.u64 	%rd328, %rd327, 48;
	cvt.u32.u64 	%r887, %rd328;
	mul.lo.s32 	%r888, %r887, 65537;
	sub.s32 	%r2367, %r886, %r888;

$L__BB6_109:
	add.s32 	%r890, %r2367, %r111;
	mul.wide.u32 	%rd329, %r890, -65535;
	shr.u64 	%rd330, %rd329, 48;
	cvt.u32.u64 	%r891, %rd330;
	mul.lo.s32 	%r892, %r891, 65537;
	sub.s32 	%r893, %r890, %r892;
	st.global.u32 	[%rd63], %r893;
	add.s32 	%r894, %r111, 65537;
	sub.s32 	%r895, %r894, %r2367;
	mul.wide.u32 	%rd331, %r895, -65535;
	shr.u64 	%rd332, %rd331, 48;
	cvt.u32.u64 	%r896, %rd332;
	mul.lo.s32 	%r897, %r896, 65537;
	sub.s32 	%r898, %r895, %r897;
	st.global.u32 	[%rd64], %r898;
	add.s32 	%r899, %r110, 2;
	mul.wide.u32 	%rd333, %r899, 4;
	add.s64 	%rd334, %rd6, %rd333;
	add.s32 	%r900, %r899, %r56;
	mul.wide.u32 	%rd335, %r900, 4;
	add.s64 	%rd336, %rd6, %rd335;
	ld.global.u32 	%r901, [%rd336];
	mul.wide.u32 	%rd337, %r901, -65535;
	shr.u64 	%rd338, %rd337, 48;
	cvt.u32.u64 	%r902, %rd338;
	mul.lo.s32 	%r903, %r902, 65537;
	sub.s32 	%r904, %r901, %r903;
	ld.global.u32 	%r905, [%rd334];
	add.s32 	%r906, %r904, %r905;
	mul.wide.u32 	%rd339, %r906, -65535;
	shr.u64 	%rd340, %rd339, 48;
	cvt.u32.u64 	%r907, %rd340;
	mul.lo.s32 	%r908, %r907, 65537;
	sub.s32 	%r909, %r906, %r908;
	st.global.u32 	[%rd334], %r909;
	add.s32 	%r910, %r905, 65537;
	sub.s32 	%r911, %r910, %r904;
	mul.wide.u32 	%rd341, %r911, -65535;
	shr.u64 	%rd342, %rd341, 48;
	cvt.u32.u64 	%r912, %rd342;
	mul.lo.s32 	%r913, %r912, 65537;
	sub.s32 	%r914, %r911, %r913;
	st.global.u32 	[%rd336], %r914;
	add.s32 	%r915, %r110, 3;
	mul.wide.u32 	%rd343, %r915, 4;
	add.s64 	%rd65, %rd6, %rd343;
	ld.global.u32 	%r115, [%rd65];
	add.s32 	%r916, %r915, %r56;
	mul.wide.u32 	%rd344, %r916, 4;
	add.s64 	%rd66, %rd6, %rd344;
	ld.global.u32 	%r116, [%rd66];
	setp.eq.s32 	%p80, %r116, 65536;
	@%p80 bra 	$L__BB6_111;

	shl.b32 	%r917, %r116, 16;
	mul.wide.u32 	%rd345, %r917, -65535;
	shr.u64 	%rd346, %rd345, 48;
	cvt.u32.u64 	%r918, %rd346;
	mul.lo.s32 	%r919, %r918, 65537;
	sub.s32 	%r2368, %r917, %r919;

$L__BB6_111:
	add.s32 	%r920, %r2368, %r115;
	mul.wide.u32 	%rd347, %r920, -65535;
	shr.u64 	%rd348, %rd347, 48;
	cvt.u32.u64 	%r921, %rd348;
	mul.lo.s32 	%r922, %r921, 65537;
	sub.s32 	%r923, %r920, %r922;
	st.global.u32 	[%rd65], %r923;
	add.s32 	%r924, %r115, 65537;
	sub.s32 	%r925, %r924, %r2368;
	mul.wide.u32 	%rd349, %r925, -65535;
	shr.u64 	%rd350, %rd349, 48;
	cvt.u32.u64 	%r926, %rd350;
	mul.lo.s32 	%r927, %r926, 65537;
	sub.s32 	%r928, %r925, %r927;
	st.global.u32 	[%rd66], %r928;
	add.s32 	%r2369, %r2369, 4;
	add.s32 	%r2366, %r2366, -4;
	setp.ne.s32 	%p81, %r2366, 0;
	@%p81 bra 	$L__BB6_107;

$L__BB6_112:
	setp.eq.s32 	%p82, %r60, 0;
	@%p82 bra 	$L__BB6_118;

	setp.eq.s32 	%p83, %r60, 1;
	add.s32 	%r122, %r2369, %r2364;
	mul.wide.u32 	%rd351, %r122, 4;
	add.s64 	%rd352, %rd6, %rd351;
	add.s32 	%r929, %r122, %r56;
	mul.wide.u32 	%rd353, %r929, 4;
	add.s64 	%rd354, %rd6, %rd353;
	ld.global.u32 	%r930, [%rd354];
	mul.wide.u32 	%rd355, %r930, -65535;
	shr.u64 	%rd356, %rd355, 48;
	cvt.u32.u64 	%r931, %rd356;
	mul.lo.s32 	%r932, %r931, 65537;
	sub.s32 	%r933, %r930, %r932;
	ld.global.u32 	%r934, [%rd352];
	add.s32 	%r935, %r933, %r934;
	mul.wide.u32 	%rd357, %r935, -65535;
	shr.u64 	%rd358, %rd357, 48;
	cvt.u32.u64 	%r936, %rd358;
	mul.lo.s32 	%r937, %r936, 65537;
	sub.s32 	%r938, %r935, %r937;
	st.global.u32 	[%rd352], %r938;
	add.s32 	%r939, %r934, 65537;
	sub.s32 	%r940, %r939, %r933;
	mul.wide.u32 	%rd359, %r940, -65535;
	shr.u64 	%rd360, %rd359, 48;
	cvt.u32.u64 	%r941, %rd360;
	mul.lo.s32 	%r942, %r941, 65537;
	sub.s32 	%r943, %r940, %r942;
	st.global.u32 	[%rd354], %r943;
	@%p83 bra 	$L__BB6_118;

	add.s32 	%r945, %r122, 1;
	mov.u32 	%r2370, 1;
	mul.wide.u32 	%rd361, %r945, 4;
	add.s64 	%rd67, %rd6, %rd361;
	ld.global.u32 	%r123, [%rd67];
	add.s32 	%r946, %r945, %r56;
	mul.wide.u32 	%rd362, %r946, 4;
	add.s64 	%rd68, %rd6, %rd362;
	ld.global.u32 	%r124, [%rd68];
	setp.eq.s32 	%p84, %r124, 65536;
	@%p84 bra 	$L__BB6_116;

	shl.b32 	%r947, %r124, 16;
	mul.wide.u32 	%rd363, %r947, -65535;
	shr.u64 	%rd364, %rd363, 48;
	cvt.u32.u64 	%r948, %rd364;
	mul.lo.s32 	%r949, %r948, 65537;
	sub.s32 	%r2370, %r947, %r949;

$L__BB6_116:
	add.s32 	%r950, %r2370, %r123;
	mul.wide.u32 	%rd365, %r950, -65535;
	shr.u64 	%rd366, %rd365, 48;
	cvt.u32.u64 	%r951, %rd366;
	mul.lo.s32 	%r952, %r951, 65537;
	sub.s32 	%r953, %r950, %r952;
	st.global.u32 	[%rd67], %r953;
	add.s32 	%r954, %r123, 65537;
	sub.s32 	%r955, %r954, %r2370;
	mul.wide.u32 	%rd367, %r955, -65535;
	shr.u64 	%rd368, %rd367, 48;
	cvt.u32.u64 	%r956, %rd368;
	mul.lo.s32 	%r957, %r956, 65537;
	sub.s32 	%r958, %r955, %r957;
	st.global.u32 	[%rd68], %r958;
	setp.eq.s32 	%p85, %r60, 2;
	@%p85 bra 	$L__BB6_118;

	add.s32 	%r959, %r122, 2;
	mul.wide.u32 	%rd369, %r959, 4;
	add.s64 	%rd370, %rd6, %rd369;
	add.s32 	%r960, %r959, %r56;
	mul.wide.u32 	%rd371, %r960, 4;
	add.s64 	%rd372, %rd6, %rd371;
	ld.global.u32 	%r961, [%rd372];
	mul.wide.u32 	%rd373, %r961, -65535;
	shr.u64 	%rd374, %rd373, 48;
	cvt.u32.u64 	%r962, %rd374;
	mul.lo.s32 	%r963, %r962, 65537;
	sub.s32 	%r964, %r961, %r963;
	ld.global.u32 	%r965, [%rd370];
	add.s32 	%r966, %r964, %r965;
	mul.wide.u32 	%rd375, %r966, -65535;
	shr.u64 	%rd376, %rd375, 48;
	cvt.u32.u64 	%r967, %rd376;
	mul.lo.s32 	%r968, %r967, 65537;
	sub.s32 	%r969, %r966, %r968;
	st.global.u32 	[%rd370], %r969;
	add.s32 	%r970, %r965, 65537;
	sub.s32 	%r971, %r970, %r964;
	mul.wide.u32 	%rd377, %r971, -65535;
	shr.u64 	%rd378, %rd377, 48;
	cvt.u32.u64 	%r972, %rd378;
	mul.lo.s32 	%r973, %r972, 65537;
	sub.s32 	%r974, %r971, %r973;
	st.global.u32 	[%rd372], %r974;

$L__BB6_118:
	add.s32 	%r2364, %r2364, %r57;
	setp.lt.u32 	%p86, %r2364, 64;
	@%p86 bra 	$L__BB6_105;
	bra.uni 	$L__BB6_119;

$L__BB6_81:
	mov.u32 	%r739, 0;
	mov.u32 	%r2351, %r739;

$L__BB6_82:
	setp.lt.u32 	%p51, %r59, 3;
	mov.u32 	%r2360, 1;
	mov.u32 	%r2359, %r739;
	@%p51 bra 	$L__BB6_93;

	mov.u32 	%r2359, 0;
	mov.u32 	%r2354, %r61;

$L__BB6_84:
	add.s32 	%r66, %r2359, %r2351;
	mul.wide.u32 	%rd247, %r66, 4;
	add.s64 	%rd49, %rd6, %rd247;
	ld.global.u32 	%r67, [%rd49];
	add.s32 	%r745, %r66, %r56;
	mul.wide.u32 	%rd248, %r745, 4;
	add.s64 	%rd50, %rd6, %rd248;
	ld.global.u32 	%r68, [%rd50];
	setp.eq.s32 	%p52, %r68, 65536;
	setp.eq.s32 	%p53, %r2360, 65536;
	and.pred  	%p54, %p53, %p52;
	mov.u32 	%r2356, 1;
	mov.u32 	%r2355, %r2356;
	@%p54 bra 	$L__BB6_86;

	mul.lo.s32 	%r746, %r68, %r2360;
	mul.wide.u32 	%rd249, %r746, -65535;
	shr.u64 	%rd250, %rd249, 48;
	cvt.u32.u64 	%r747, %rd250;
	mul.lo.s32 	%r748, %r747, 65537;
	sub.s32 	%r2355, %r746, %r748;

$L__BB6_86:
	add.s32 	%r750, %r2355, %r67;
	mul.wide.u32 	%rd251, %r750, -65535;
	shr.u64 	%rd252, %rd251, 48;
	cvt.u32.u64 	%r751, %rd252;
	mul.lo.s32 	%r752, %r751, 65537;
	sub.s32 	%r753, %r750, %r752;
	st.global.u32 	[%rd49], %r753;
	add.s32 	%r754, %r67, 65537;
	sub.s32 	%r755, %r754, %r2355;
	mul.wide.u32 	%rd253, %r755, -65535;
	shr.u64 	%rd254, %rd253, 48;
	cvt.u32.u64 	%r756, %rd254;
	mul.lo.s32 	%r757, %r756, 65537;
	sub.s32 	%r758, %r755, %r757;
	st.global.u32 	[%rd50], %r758;
	mul.lo.s32 	%r759, %r2360, %r58;
	mul.wide.u32 	%rd255, %r759, -65535;
	shr.u64 	%rd256, %rd255, 48;
	cvt.u32.u64 	%r760, %rd256;
	mul.lo.s32 	%r761, %r760, 65537;
	sub.s32 	%r71, %r759, %r761;
	add.s32 	%r762, %r66, 1;
	mul.wide.u32 	%rd257, %r762, 4;
	add.s64 	%rd51, %rd6, %rd257;
	ld.global.u32 	%r72, [%rd51];
	add.s32 	%r763, %r762, %r56;
	mul.wide.u32 	%rd258, %r763, 4;
	add.s64 	%rd52, %rd6, %rd258;
	ld.global.u32 	%r73, [%rd52];
	setp.eq.s32 	%p55, %r73, 65536;
	setp.eq.s32 	%p56, %r71, 65536;
	and.pred  	%p57, %p56, %p55;
	@%p57 bra 	$L__BB6_88;

	mul.lo.s32 	%r764, %r73, %r71;
	mul.wide.u32 	%rd259, %r764, -65535;
	shr.u64 	%rd260, %rd259, 48;
	cvt.u32.u64 	%r765, %rd260;
	mul.lo.s32 	%r766, %r765, 65537;
	sub.s32 	%r2356, %r764, %r766;

$L__BB6_88:
	add.s32 	%r768, %r2356, %r72;
	mul.wide.u32 	%rd261, %r768, -65535;
	shr.u64 	%rd262, %rd261, 48;
	cvt.u32.u64 	%r769, %rd262;
	mul.lo.s32 	%r770, %r769, 65537;
	sub.s32 	%r771, %r768, %r770;
	st.global.u32 	[%rd51], %r771;
	add.s32 	%r772, %r72, 65537;
	sub.s32 	%r773, %r772, %r2356;
	mul.wide.u32 	%rd263, %r773, -65535;
	shr.u64 	%rd264, %rd263, 48;
	cvt.u32.u64 	%r774, %rd264;
	mul.lo.s32 	%r775, %r774, 65537;
	sub.s32 	%r776, %r773, %r775;
	st.global.u32 	[%rd52], %r776;
	mul.lo.s32 	%r777, %r71, %r58;
	mul.wide.u32 	%rd265, %r777, -65535;
	shr.u64 	%rd266, %rd265, 48;
	cvt.u32.u64 	%r778, %rd266;
	mul.lo.s32 	%r779, %r778, 65537;
	sub.s32 	%r76, %r777, %r779;
	add.s32 	%r780, %r66, 2;
	mul.wide.u32 	%rd267, %r780, 4;
	add.s64 	%rd53, %rd6, %rd267;
	ld.global.u32 	%r77, [%rd53];
	add.s32 	%r781, %r780, %r56;
	mul.wide.u32 	%rd268, %r781, 4;
	add.s64 	%rd54, %rd6, %rd268;
	ld.global.u32 	%r78, [%rd54];
	setp.eq.s32 	%p58, %r78, 65536;
	setp.eq.s32 	%p59, %r76, 65536;
	and.pred  	%p60, %p59, %p58;
	mov.u32 	%r2358, 1;
	mov.u32 	%r2357, %r2358;
	@%p60 bra 	$L__BB6_90;

	mul.lo.s32 	%r782, %r78, %r76;
	mul.wide.u32 	%rd269, %r782, -65535;
	shr.u64 	%rd270, %rd269, 48;
	cvt.u32.u64 	%r783, %rd270;
	mul.lo.s32 	%r784, %r783, 65537;
	sub.s32 	%r2357, %r782, %r784;

$L__BB6_90:
	add.s32 	%r786, %r2357, %r77;
	mul.wide.u32 	%rd271, %r786, -65535;
	shr.u64 	%rd272, %rd271, 48;
	cvt.u32.u64 	%r787, %rd272;
	mul.lo.s32 	%r788, %r787, 65537;
	sub.s32 	%r789, %r786, %r788;
	st.global.u32 	[%rd53], %r789;
	add.s32 	%r790, %r77, 65537;
	sub.s32 	%r791, %r790, %r2357;
	mul.wide.u32 	%rd273, %r791, -65535;
	shr.u64 	%rd274, %rd273, 48;
	cvt.u32.u64 	%r792, %rd274;
	mul.lo.s32 	%r793, %r792, 65537;
	sub.s32 	%r794, %r791, %r793;
	st.global.u32 	[%rd54], %r794;
	mul.lo.s32 	%r795, %r76, %r58;
	mul.wide.u32 	%rd275, %r795, -65535;
	shr.u64 	%rd276, %rd275, 48;
	cvt.u32.u64 	%r796, %rd276;
	mul.lo.s32 	%r797, %r796, 65537;
	sub.s32 	%r81, %r795, %r797;
	add.s32 	%r798, %r66, 3;
	mul.wide.u32 	%rd277, %r798, 4;
	add.s64 	%rd55, %rd6, %rd277;
	ld.global.u32 	%r82, [%rd55];
	add.s32 	%r799, %r798, %r56;
	mul.wide.u32 	%rd278, %r799, 4;
	add.s64 	%rd56, %rd6, %rd278;
	ld.global.u32 	%r83, [%rd56];
	setp.eq.s32 	%p61, %r83, 65536;
	setp.eq.s32 	%p62, %r81, 65536;
	and.pred  	%p63, %p62, %p61;
	@%p63 bra 	$L__BB6_92;

	mul.lo.s32 	%r800, %r83, %r81;
	mul.wide.u32 	%rd279, %r800, -65535;
	shr.u64 	%rd280, %rd279, 48;
	cvt.u32.u64 	%r801, %rd280;
	mul.lo.s32 	%r802, %r801, 65537;
	sub.s32 	%r2358, %r800, %r802;

$L__BB6_92:
	add.s32 	%r803, %r2358, %r82;
	mul.wide.u32 	%rd281, %r803, -65535;
	shr.u64 	%rd282, %rd281, 48;
	cvt.u32.u64 	%r804, %rd282;
	mul.lo.s32 	%r805, %r804, 65537;
	sub.s32 	%r806, %r803, %r805;
	st.global.u32 	[%rd55], %r806;
	add.s32 	%r807, %r82, 65537;
	sub.s32 	%r808, %r807, %r2358;
	mul.wide.u32 	%rd283, %r808, -65535;
	shr.u64 	%rd284, %rd283, 48;
	cvt.u32.u64 	%r809, %rd284;
	mul.lo.s32 	%r810, %r809, 65537;
	sub.s32 	%r811, %r808, %r810;
	st.global.u32 	[%rd56], %r811;
	mul.lo.s32 	%r812, %r81, %r58;
	mul.wide.u32 	%rd285, %r812, -65535;
	shr.u64 	%rd286, %rd285, 48;
	cvt.u32.u64 	%r813, %rd286;
	mul.lo.s32 	%r814, %r813, 65537;
	sub.s32 	%r2360, %r812, %r814;
	add.s32 	%r2359, %r2359, 4;
	add.s32 	%r2354, %r2354, -4;
	setp.ne.s32 	%p64, %r2354, 0;
	@%p64 bra 	$L__BB6_84;

$L__BB6_93:
	setp.eq.s32 	%p65, %r60, 0;
	@%p65 bra 	$L__BB6_103;

	add.s32 	%r91, %r2359, %r2351;
	mul.wide.u32 	%rd287, %r91, 4;
	add.s64 	%rd57, %rd6, %rd287;
	ld.global.u32 	%r92, [%rd57];
	add.s32 	%r816, %r91, %r56;
	mul.wide.u32 	%rd288, %r816, 4;
	add.s64 	%rd58, %rd6, %rd288;
	ld.global.u32 	%r93, [%rd58];
	setp.eq.s32 	%p66, %r93, 65536;
	setp.eq.s32 	%p67, %r2360, 65536;
	and.pred  	%p68, %p67, %p66;
	mov.u32 	%r2361, 1;
	@%p68 bra 	$L__BB6_96;

	mul.lo.s32 	%r817, %r93, %r2360;
	mul.wide.u32 	%rd289, %r817, -65535;
	shr.u64 	%rd290, %rd289, 48;
	cvt.u32.u64 	%r818, %rd290;
	mul.lo.s32 	%r819, %r818, 65537;
	sub.s32 	%r2361, %r817, %r819;

$L__BB6_96:
	add.s32 	%r820, %r2361, %r92;
	mul.wide.u32 	%rd291, %r820, -65535;
	shr.u64 	%rd292, %rd291, 48;
	cvt.u32.u64 	%r821, %rd292;
	mul.lo.s32 	%r822, %r821, 65537;
	sub.s32 	%r823, %r820, %r822;
	st.global.u32 	[%rd57], %r823;
	add.s32 	%r824, %r92, 65537;
	sub.s32 	%r825, %r824, %r2361;
	mul.wide.u32 	%rd293, %r825, -65535;
	shr.u64 	%rd294, %rd293, 48;
	cvt.u32.u64 	%r826, %rd294;
	mul.lo.s32 	%r827, %r826, 65537;
	sub.s32 	%r828, %r825, %r827;
	st.global.u32 	[%rd58], %r828;
	mul.lo.s32 	%r829, %r2360, %r58;
	mul.wide.u32 	%rd295, %r829, -65535;
	shr.u64 	%rd296, %rd295, 48;
	cvt.u32.u64 	%r830, %rd296;
	mul.lo.s32 	%r831, %r830, 65537;
	sub.s32 	%r96, %r829, %r831;
	setp.eq.s32 	%p69, %r60, 1;
	@%p69 bra 	$L__BB6_103;

	add.s32 	%r833, %r91, 1;
	mov.u32 	%r2362, 1;
	mul.wide.u32 	%rd297, %r833, 4;
	add.s64 	%rd59, %rd6, %rd297;
	ld.global.u32 	%r97, [%rd59];
	add.s32 	%r834, %r833, %r56;
	mul.wide.u32 	%rd298, %r834, 4;
	add.s64 	%rd60, %rd6, %rd298;
	ld.global.u32 	%r98, [%rd60];
	setp.eq.s32 	%p70, %r98, 65536;
	setp.eq.s32 	%p71, %r96, 65536;
	and.pred  	%p72, %p71, %p70;
	@%p72 bra 	$L__BB6_99;

	mul.lo.s32 	%r835, %r98, %r96;
	mul.wide.u32 	%rd299, %r835, -65535;
	shr.u64 	%rd300, %rd299, 48;
	cvt.u32.u64 	%r836, %rd300;
	mul.lo.s32 	%r837, %r836, 65537;
	sub.s32 	%r2362, %r835, %r837;

$L__BB6_99:
	add.s32 	%r838, %r2362, %r97;
	mul.wide.u32 	%rd301, %r838, -65535;
	shr.u64 	%rd302, %rd301, 48;
	cvt.u32.u64 	%r839, %rd302;
	mul.lo.s32 	%r840, %r839, 65537;
	sub.s32 	%r841, %r838, %r840;
	st.global.u32 	[%rd59], %r841;
	add.s32 	%r842, %r97, 65537;
	sub.s32 	%r843, %r842, %r2362;
	mul.wide.u32 	%rd303, %r843, -65535;
	shr.u64 	%rd304, %rd303, 48;
	cvt.u32.u64 	%r844, %rd304;
	mul.lo.s32 	%r845, %r844, 65537;
	sub.s32 	%r846, %r843, %r845;
	st.global.u32 	[%rd60], %r846;
	mul.lo.s32 	%r847, %r96, %r58;
	mul.wide.u32 	%rd305, %r847, -65535;
	shr.u64 	%rd306, %rd305, 48;
	cvt.u32.u64 	%r848, %rd306;
	mul.lo.s32 	%r849, %r848, 65537;
	sub.s32 	%r101, %r847, %r849;
	setp.eq.s32 	%p73, %r60, 2;
	@%p73 bra 	$L__BB6_103;

	add.s32 	%r851, %r91, 2;
	mul.wide.u32 	%rd307, %r851, 4;
	add.s64 	%rd61, %rd6, %rd307;
	ld.global.u32 	%r102, [%rd61];
	add.s32 	%r852, %r851, %r56;
	mul.wide.u32 	%rd308, %r852, 4;
	add.s64 	%rd62, %rd6, %rd308;
	ld.global.u32 	%r103, [%rd62];
	setp.eq.s32 	%p74, %r103, 65536;
	setp.eq.s32 	%p75, %r101, 65536;
	and.pred  	%p76, %p75, %p74;
	mov.u32 	%r2363, 1;
	@%p76 bra 	$L__BB6_102;

	mul.lo.s32 	%r853, %r103, %r101;
	mul.wide.u32 	%rd309, %r853, -65535;
	shr.u64 	%rd310, %rd309, 48;
	cvt.u32.u64 	%r854, %rd310;
	mul.lo.s32 	%r855, %r854, 65537;
	sub.s32 	%r2363, %r853, %r855;

$L__BB6_102:
	add.s32 	%r856, %r2363, %r102;
	mul.wide.u32 	%rd311, %r856, -65535;
	shr.u64 	%rd312, %rd311, 48;
	cvt.u32.u64 	%r857, %rd312;
	mul.lo.s32 	%r858, %r857, 65537;
	sub.s32 	%r859, %r856, %r858;
	st.global.u32 	[%rd61], %r859;
	add.s32 	%r860, %r102, 65537;
	sub.s32 	%r861, %r860, %r2363;
	mul.wide.u32 	%rd313, %r861, -65535;
	shr.u64 	%rd314, %rd313, 48;
	cvt.u32.u64 	%r862, %rd314;
	mul.lo.s32 	%r863, %r862, 65537;
	sub.s32 	%r864, %r861, %r863;
	st.global.u32 	[%rd62], %r864;

$L__BB6_103:
	add.s32 	%r2351, %r2351, %r57;
	setp.lt.u32 	%p77, %r2351, 64;
	@%p77 bra 	$L__BB6_82;

$L__BB6_119:
	add.s32 	%r2350, %r2350, 1;
	setp.lt.u32 	%p87, %r2350, 6;
	@%p87 bra 	$L__BB6_80;

	shl.b64 	%rd379, %rd4, 2;
	add.s64 	%rd380, %rd10, %rd379;
	ld.global.u32 	%r976, [%rd380];
	ld.global.u32 	%r977, [%rd47+252];
	mul.wide.u32 	%rd381, %r977, 4;
	add.s64 	%rd382, %rd8, %rd381;
	st.global.u32 	[%rd382], %r976;
	ld.global.u32 	%r978, [%rd380+4];
	ld.global.u32 	%r979, [%rd47+256];
	mul.wide.u32 	%rd383, %r979, 4;
	add.s64 	%rd384, %rd8, %rd383;
	st.global.u32 	[%rd384], %r978;
	ld.global.u32 	%r980, [%rd380+8];
	ld.global.u32 	%r981, [%rd47+260];
	mul.wide.u32 	%rd385, %r981, 4;
	add.s64 	%rd386, %rd8, %rd385;
	st.global.u32 	[%rd386], %r980;
	ld.global.u32 	%r982, [%rd380+12];
	ld.global.u32 	%r983, [%rd47+264];
	mul.wide.u32 	%rd387, %r983, 4;
	add.s64 	%rd388, %rd8, %rd387;
	st.global.u32 	[%rd388], %r982;
	ld.global.u32 	%r984, [%rd380+16];
	ld.global.u32 	%r985, [%rd47+268];
	mul.wide.u32 	%rd389, %r985, 4;
	add.s64 	%rd390, %rd8, %rd389;
	st.global.u32 	[%rd390], %r984;
	ld.global.u32 	%r986, [%rd380+20];
	ld.global.u32 	%r987, [%rd47+272];
	mul.wide.u32 	%rd391, %r987, 4;
	add.s64 	%rd392, %rd8, %rd391;
	st.global.u32 	[%rd392], %r986;
	ld.global.u32 	%r988, [%rd380+24];
	ld.global.u32 	%r989, [%rd47+276];
	mul.wide.u32 	%rd393, %r989, 4;
	add.s64 	%rd394, %rd8, %rd393;
	st.global.u32 	[%rd394], %r988;
	ld.global.u32 	%r990, [%rd380+28];
	ld.global.u32 	%r991, [%rd47+280];
	mul.wide.u32 	%rd395, %r991, 4;
	add.s64 	%rd396, %rd8, %rd395;
	st.global.u32 	[%rd396], %r990;
	ld.global.u32 	%r992, [%rd380+32];
	ld.global.u32 	%r993, [%rd47+284];
	mul.wide.u32 	%rd397, %r993, 4;
	add.s64 	%rd398, %rd8, %rd397;
	st.global.u32 	[%rd398], %r992;
	ld.global.u32 	%r994, [%rd380+36];
	ld.global.u32 	%r995, [%rd47+288];
	mul.wide.u32 	%rd399, %r995, 4;
	add.s64 	%rd400, %rd8, %rd399;
	st.global.u32 	[%rd400], %r994;
	ld.global.u32 	%r996, [%rd380+40];
	ld.global.u32 	%r997, [%rd47+292];
	mul.wide.u32 	%rd401, %r997, 4;
	add.s64 	%rd402, %rd8, %rd401;
	st.global.u32 	[%rd402], %r996;
	ld.global.u32 	%r998, [%rd380+44];
	ld.global.u32 	%r999, [%rd47+296];
	mul.wide.u32 	%rd403, %r999, 4;
	add.s64 	%rd404, %rd8, %rd403;
	st.global.u32 	[%rd404], %r998;
	ld.global.u32 	%r1000, [%rd380+48];
	ld.global.u32 	%r1001, [%rd47+300];
	mul.wide.u32 	%rd405, %r1001, 4;
	add.s64 	%rd406, %rd8, %rd405;
	st.global.u32 	[%rd406], %r1000;
	ld.global.u32 	%r1002, [%rd380+52];
	ld.global.u32 	%r1003, [%rd47+304];
	mul.wide.u32 	%rd407, %r1003, 4;
	add.s64 	%rd408, %rd8, %rd407;
	st.global.u32 	[%rd408], %r1002;
	ld.global.u32 	%r1004, [%rd380+56];
	ld.global.u32 	%r1005, [%rd47+308];
	mul.wide.u32 	%rd409, %r1005, 4;
	add.s64 	%rd410, %rd8, %rd409;
	st.global.u32 	[%rd410], %r1004;
	ld.global.u32 	%r1006, [%rd380+60];
	ld.global.u32 	%r1007, [%rd47+312];
	mul.wide.u32 	%rd411, %r1007, 4;
	add.s64 	%rd412, %rd8, %rd411;
	st.global.u32 	[%rd412], %r1006;
	ld.global.u32 	%r1008, [%rd380+64];
	ld.global.u32 	%r1009, [%rd47+316];
	mul.wide.u32 	%rd413, %r1009, 4;
	add.s64 	%rd414, %rd8, %rd413;
	st.global.u32 	[%rd414], %r1008;
	ld.global.u32 	%r1010, [%rd380+68];
	ld.global.u32 	%r1011, [%rd47+320];
	mul.wide.u32 	%rd415, %r1011, 4;
	add.s64 	%rd416, %rd8, %rd415;
	st.global.u32 	[%rd416], %r1010;
	ld.global.u32 	%r1012, [%rd380+72];
	ld.global.u32 	%r1013, [%rd47+324];
	mul.wide.u32 	%rd417, %r1013, 4;
	add.s64 	%rd418, %rd8, %rd417;
	st.global.u32 	[%rd418], %r1012;
	ld.global.u32 	%r1014, [%rd380+76];
	ld.global.u32 	%r1015, [%rd47+328];
	mul.wide.u32 	%rd419, %r1015, 4;
	add.s64 	%rd420, %rd8, %rd419;
	st.global.u32 	[%rd420], %r1014;
	ld.global.u32 	%r1016, [%rd380+80];
	ld.global.u32 	%r1017, [%rd47+332];
	mul.wide.u32 	%rd421, %r1017, 4;
	add.s64 	%rd422, %rd8, %rd421;
	st.global.u32 	[%rd422], %r1016;
	ld.global.u32 	%r1018, [%rd380+84];
	ld.global.u32 	%r1019, [%rd47+336];
	mul.wide.u32 	%rd423, %r1019, 4;
	add.s64 	%rd424, %rd8, %rd423;
	st.global.u32 	[%rd424], %r1018;
	ld.global.u32 	%r1020, [%rd380+88];
	ld.global.u32 	%r1021, [%rd47+340];
	mul.wide.u32 	%rd425, %r1021, 4;
	add.s64 	%rd426, %rd8, %rd425;
	st.global.u32 	[%rd426], %r1020;
	ld.global.u32 	%r1022, [%rd380+92];
	ld.global.u32 	%r1023, [%rd47+344];
	mul.wide.u32 	%rd427, %r1023, 4;
	add.s64 	%rd428, %rd8, %rd427;
	st.global.u32 	[%rd428], %r1022;
	ld.global.u32 	%r1024, [%rd380+96];
	ld.global.u32 	%r1025, [%rd47+348];
	mul.wide.u32 	%rd429, %r1025, 4;
	add.s64 	%rd430, %rd8, %rd429;
	st.global.u32 	[%rd430], %r1024;
	ld.global.u32 	%r1026, [%rd380+100];
	ld.global.u32 	%r1027, [%rd47+352];
	mul.wide.u32 	%rd431, %r1027, 4;
	add.s64 	%rd432, %rd8, %rd431;
	st.global.u32 	[%rd432], %r1026;
	ld.global.u32 	%r1028, [%rd380+104];
	ld.global.u32 	%r1029, [%rd47+356];
	mul.wide.u32 	%rd433, %r1029, 4;
	add.s64 	%rd434, %rd8, %rd433;
	st.global.u32 	[%rd434], %r1028;
	ld.global.u32 	%r1030, [%rd380+108];
	ld.global.u32 	%r1031, [%rd47+360];
	mul.wide.u32 	%rd435, %r1031, 4;
	add.s64 	%rd436, %rd8, %rd435;
	st.global.u32 	[%rd436], %r1030;
	ld.global.u32 	%r1032, [%rd380+112];
	ld.global.u32 	%r1033, [%rd47+364];
	mul.wide.u32 	%rd437, %r1033, 4;
	add.s64 	%rd438, %rd8, %rd437;
	st.global.u32 	[%rd438], %r1032;
	ld.global.u32 	%r1034, [%rd380+116];
	ld.global.u32 	%r1035, [%rd47+368];
	mul.wide.u32 	%rd439, %r1035, 4;
	add.s64 	%rd440, %rd8, %rd439;
	st.global.u32 	[%rd440], %r1034;
	ld.global.u32 	%r1036, [%rd380+120];
	ld.global.u32 	%r1037, [%rd47+372];
	mul.wide.u32 	%rd441, %r1037, 4;
	add.s64 	%rd442, %rd8, %rd441;
	st.global.u32 	[%rd442], %r1036;
	ld.global.u32 	%r1038, [%rd380+124];
	ld.global.u32 	%r1039, [%rd47+376];
	mul.wide.u32 	%rd443, %r1039, 4;
	add.s64 	%rd444, %rd8, %rd443;
	st.global.u32 	[%rd444], %r1038;
	mov.u32 	%r2371, 0;

$L__BB6_121:
	mov.u32 	%r1040, 1;
	shl.b32 	%r130, %r1040, %r2371;
	shl.b32 	%r131, %r130, 1;
	mul.wide.u32 	%rd445, %r130, 4;
	add.s64 	%rd446, %rd1, %rd445;
	ld.global.u32 	%r132, [%rd446];
	setp.eq.s32 	%p88, %r132, 65536;
	max.u32 	%r1041, %r130, 1;
	add.s32 	%r133, %r1041, -1;
	and.b32  	%r134, %r1041, 3;
	sub.s32 	%r135, %r1041, %r134;
	@%p88 bra 	$L__BB6_145;
	bra.uni 	$L__BB6_122;

$L__BB6_145:
	mov.u32 	%r1168, 0;
	mov.u32 	%r2385, %r1168;

$L__BB6_146:
	setp.lt.u32 	%p116, %r133, 3;
	mov.u32 	%r2390, %r1168;
	@%p116 bra 	$L__BB6_153;

	mov.u32 	%r2390, 0;
	mov.u32 	%r2387, %r135;

$L__BB6_148:
	add.s32 	%r184, %r2390, %r2385;
	mul.wide.u32 	%rd515, %r184, 4;
	add.s64 	%rd516, %rd8, %rd515;
	add.s32 	%r1172, %r184, %r130;
	mul.wide.u32 	%rd517, %r1172, 4;
	add.s64 	%rd518, %rd8, %rd517;
	ld.global.u32 	%r1173, [%rd518];
	mul.wide.u32 	%rd519, %r1173, -65535;
	shr.u64 	%rd520, %rd519, 48;
	cvt.u32.u64 	%r1174, %rd520;
	mul.lo.s32 	%r1175, %r1174, 65537;
	sub.s32 	%r1176, %r1173, %r1175;
	ld.global.u32 	%r1177, [%rd516];
	add.s32 	%r1178, %r1176, %r1177;
	mul.wide.u32 	%rd521, %r1178, -65535;
	shr.u64 	%rd522, %rd521, 48;
	cvt.u32.u64 	%r1179, %rd522;
	mul.lo.s32 	%r1180, %r1179, 65537;
	sub.s32 	%r1181, %r1178, %r1180;
	st.global.u32 	[%rd516], %r1181;
	add.s32 	%r1182, %r1177, 65537;
	sub.s32 	%r1183, %r1182, %r1176;
	mul.wide.u32 	%rd523, %r1183, -65535;
	shr.u64 	%rd524, %rd523, 48;
	cvt.u32.u64 	%r1184, %rd524;
	mul.lo.s32 	%r1185, %r1184, 65537;
	sub.s32 	%r1186, %r1183, %r1185;
	st.global.u32 	[%rd518], %r1186;
	add.s32 	%r1187, %r184, 1;
	mov.u32 	%r2389, 1;
	mul.wide.u32 	%rd525, %r1187, 4;
	add.s64 	%rd83, %rd8, %rd525;
	ld.global.u32 	%r185, [%rd83];
	add.s32 	%r1188, %r1187, %r130;
	mul.wide.u32 	%rd526, %r1188, 4;
	add.s64 	%rd84, %rd8, %rd526;
	ld.global.u32 	%r186, [%rd84];
	setp.eq.s32 	%p117, %r186, 65536;
	mov.u32 	%r2388, %r2389;
	@%p117 bra 	$L__BB6_150;

	shl.b32 	%r1189, %r186, 16;
	mul.wide.u32 	%rd527, %r1189, -65535;
	shr.u64 	%rd528, %rd527, 48;
	cvt.u32.u64 	%r1190, %rd528;
	mul.lo.s32 	%r1191, %r1190, 65537;
	sub.s32 	%r2388, %r1189, %r1191;

$L__BB6_150:
	add.s32 	%r1193, %r2388, %r185;
	mul.wide.u32 	%rd529, %r1193, -65535;
	shr.u64 	%rd530, %rd529, 48;
	cvt.u32.u64 	%r1194, %rd530;
	mul.lo.s32 	%r1195, %r1194, 65537;
	sub.s32 	%r1196, %r1193, %r1195;
	st.global.u32 	[%rd83], %r1196;
	add.s32 	%r1197, %r185, 65537;
	sub.s32 	%r1198, %r1197, %r2388;
	mul.wide.u32 	%rd531, %r1198, -65535;
	shr.u64 	%rd532, %rd531, 48;
	cvt.u32.u64 	%r1199, %rd532;
	mul.lo.s32 	%r1200, %r1199, 65537;
	sub.s32 	%r1201, %r1198, %r1200;
	st.global.u32 	[%rd84], %r1201;
	add.s32 	%r1202, %r184, 2;
	mul.wide.u32 	%rd533, %r1202, 4;
	add.s64 	%rd534, %rd8, %rd533;
	add.s32 	%r1203, %r1202, %r130;
	mul.wide.u32 	%rd535, %r1203, 4;
	add.s64 	%rd536, %rd8, %rd535;
	ld.global.u32 	%r1204, [%rd536];
	mul.wide.u32 	%rd537, %r1204, -65535;
	shr.u64 	%rd538, %rd537, 48;
	cvt.u32.u64 	%r1205, %rd538;
	mul.lo.s32 	%r1206, %r1205, 65537;
	sub.s32 	%r1207, %r1204, %r1206;
	ld.global.u32 	%r1208, [%rd534];
	add.s32 	%r1209, %r1207, %r1208;
	mul.wide.u32 	%rd539, %r1209, -65535;
	shr.u64 	%rd540, %rd539, 48;
	cvt.u32.u64 	%r1210, %rd540;
	mul.lo.s32 	%r1211, %r1210, 65537;
	sub.s32 	%r1212, %r1209, %r1211;
	st.global.u32 	[%rd534], %r1212;
	add.s32 	%r1213, %r1208, 65537;
	sub.s32 	%r1214, %r1213, %r1207;
	mul.wide.u32 	%rd541, %r1214, -65535;
	shr.u64 	%rd542, %rd541, 48;
	cvt.u32.u64 	%r1215, %rd542;
	mul.lo.s32 	%r1216, %r1215, 65537;
	sub.s32 	%r1217, %r1214, %r1216;
	st.global.u32 	[%rd536], %r1217;
	add.s32 	%r1218, %r184, 3;
	mul.wide.u32 	%rd543, %r1218, 4;
	add.s64 	%rd85, %rd8, %rd543;
	ld.global.u32 	%r189, [%rd85];
	add.s32 	%r1219, %r1218, %r130;
	mul.wide.u32 	%rd544, %r1219, 4;
	add.s64 	%rd86, %rd8, %rd544;
	ld.global.u32 	%r190, [%rd86];
	setp.eq.s32 	%p118, %r190, 65536;
	@%p118 bra 	$L__BB6_152;

	shl.b32 	%r1220, %r190, 16;
	mul.wide.u32 	%rd545, %r1220, -65535;
	shr.u64 	%rd546, %rd545, 48;
	cvt.u32.u64 	%r1221, %rd546;
	mul.lo.s32 	%r1222, %r1221, 65537;
	sub.s32 	%r2389, %r1220, %r1222;

$L__BB6_152:
	add.s32 	%r1223, %r2389, %r189;
	mul.wide.u32 	%rd547, %r1223, -65535;
	shr.u64 	%rd548, %rd547, 48;
	cvt.u32.u64 	%r1224, %rd548;
	mul.lo.s32 	%r1225, %r1224, 65537;
	sub.s32 	%r1226, %r1223, %r1225;
	st.global.u32 	[%rd85], %r1226;
	add.s32 	%r1227, %r189, 65537;
	sub.s32 	%r1228, %r1227, %r2389;
	mul.wide.u32 	%rd549, %r1228, -65535;
	shr.u64 	%rd550, %rd549, 48;
	cvt.u32.u64 	%r1229, %rd550;
	mul.lo.s32 	%r1230, %r1229, 65537;
	sub.s32 	%r1231, %r1228, %r1230;
	st.global.u32 	[%rd86], %r1231;
	add.s32 	%r2390, %r2390, 4;
	add.s32 	%r2387, %r2387, -4;
	setp.ne.s32 	%p119, %r2387, 0;
	@%p119 bra 	$L__BB6_148;

$L__BB6_153:
	setp.eq.s32 	%p120, %r134, 0;
	@%p120 bra 	$L__BB6_159;

	setp.eq.s32 	%p121, %r134, 1;
	add.s32 	%r196, %r2390, %r2385;
	mul.wide.u32 	%rd551, %r196, 4;
	add.s64 	%rd552, %rd8, %rd551;
	add.s32 	%r1232, %r196, %r130;
	mul.wide.u32 	%rd553, %r1232, 4;
	add.s64 	%rd554, %rd8, %rd553;
	ld.global.u32 	%r1233, [%rd554];
	mul.wide.u32 	%rd555, %r1233, -65535;
	shr.u64 	%rd556, %rd555, 48;
	cvt.u32.u64 	%r1234, %rd556;
	mul.lo.s32 	%r1235, %r1234, 65537;
	sub.s32 	%r1236, %r1233, %r1235;
	ld.global.u32 	%r1237, [%rd552];
	add.s32 	%r1238, %r1236, %r1237;
	mul.wide.u32 	%rd557, %r1238, -65535;
	shr.u64 	%rd558, %rd557, 48;
	cvt.u32.u64 	%r1239, %rd558;
	mul.lo.s32 	%r1240, %r1239, 65537;
	sub.s32 	%r1241, %r1238, %r1240;
	st.global.u32 	[%rd552], %r1241;
	add.s32 	%r1242, %r1237, 65537;
	sub.s32 	%r1243, %r1242, %r1236;
	mul.wide.u32 	%rd559, %r1243, -65535;
	shr.u64 	%rd560, %rd559, 48;
	cvt.u32.u64 	%r1244, %rd560;
	mul.lo.s32 	%r1245, %r1244, 65537;
	sub.s32 	%r1246, %r1243, %r1245;
	st.global.u32 	[%rd554], %r1246;
	@%p121 bra 	$L__BB6_159;

	add.s32 	%r1248, %r196, 1;
	mov.u32 	%r2391, 1;
	mul.wide.u32 	%rd561, %r1248, 4;
	add.s64 	%rd87, %rd8, %rd561;
	ld.global.u32 	%r197, [%rd87];
	add.s32 	%r1249, %r1248, %r130;
	mul.wide.u32 	%rd562, %r1249, 4;
	add.s64 	%rd88, %rd8, %rd562;
	ld.global.u32 	%r198, [%rd88];
	setp.eq.s32 	%p122, %r198, 65536;
	@%p122 bra 	$L__BB6_157;

	shl.b32 	%r1250, %r198, 16;
	mul.wide.u32 	%rd563, %r1250, -65535;
	shr.u64 	%rd564, %rd563, 48;
	cvt.u32.u64 	%r1251, %rd564;
	mul.lo.s32 	%r1252, %r1251, 65537;
	sub.s32 	%r2391, %r1250, %r1252;

$L__BB6_157:
	add.s32 	%r1253, %r2391, %r197;
	mul.wide.u32 	%rd565, %r1253, -65535;
	shr.u64 	%rd566, %rd565, 48;
	cvt.u32.u64 	%r1254, %rd566;
	mul.lo.s32 	%r1255, %r1254, 65537;
	sub.s32 	%r1256, %r1253, %r1255;
	st.global.u32 	[%rd87], %r1256;
	add.s32 	%r1257, %r197, 65537;
	sub.s32 	%r1258, %r1257, %r2391;
	mul.wide.u32 	%rd567, %r1258, -65535;
	shr.u64 	%rd568, %rd567, 48;
	cvt.u32.u64 	%r1259, %rd568;
	mul.lo.s32 	%r1260, %r1259, 65537;
	sub.s32 	%r1261, %r1258, %r1260;
	st.global.u32 	[%rd88], %r1261;
	setp.eq.s32 	%p123, %r134, 2;
	@%p123 bra 	$L__BB6_159;

	add.s32 	%r1262, %r196, 2;
	mul.wide.u32 	%rd569, %r1262, 4;
	add.s64 	%rd570, %rd8, %rd569;
	add.s32 	%r1263, %r1262, %r130;
	mul.wide.u32 	%rd571, %r1263, 4;
	add.s64 	%rd572, %rd8, %rd571;
	ld.global.u32 	%r1264, [%rd572];
	mul.wide.u32 	%rd573, %r1264, -65535;
	shr.u64 	%rd574, %rd573, 48;
	cvt.u32.u64 	%r1265, %rd574;
	mul.lo.s32 	%r1266, %r1265, 65537;
	sub.s32 	%r1267, %r1264, %r1266;
	ld.global.u32 	%r1268, [%rd570];
	add.s32 	%r1269, %r1267, %r1268;
	mul.wide.u32 	%rd575, %r1269, -65535;
	shr.u64 	%rd576, %rd575, 48;
	cvt.u32.u64 	%r1270, %rd576;
	mul.lo.s32 	%r1271, %r1270, 65537;
	sub.s32 	%r1272, %r1269, %r1271;
	st.global.u32 	[%rd570], %r1272;
	add.s32 	%r1273, %r1268, 65537;
	sub.s32 	%r1274, %r1273, %r1267;
	mul.wide.u32 	%rd577, %r1274, -65535;
	shr.u64 	%rd578, %rd577, 48;
	cvt.u32.u64 	%r1275, %rd578;
	mul.lo.s32 	%r1276, %r1275, 65537;
	sub.s32 	%r1277, %r1274, %r1276;
	st.global.u32 	[%rd572], %r1277;

$L__BB6_159:
	add.s32 	%r2385, %r2385, %r131;
	setp.lt.u32 	%p124, %r2385, 64;
	@%p124 bra 	$L__BB6_146;
	bra.uni 	$L__BB6_160;

$L__BB6_122:
	mov.u32 	%r1042, 0;
	mov.u32 	%r2372, %r1042;

$L__BB6_123:
	setp.lt.u32 	%p89, %r133, 3;
	mov.u32 	%r2381, 1;
	mov.u32 	%r2380, %r1042;
	@%p89 bra 	$L__BB6_134;

	mov.u32 	%r2380, 0;
	mov.u32 	%r2375, %r135;

$L__BB6_125:
	add.s32 	%r140, %r2380, %r2372;
	mul.wide.u32 	%rd447, %r140, 4;
	add.s64 	%rd69, %rd8, %rd447;
	ld.global.u32 	%r141, [%rd69];
	add.s32 	%r1048, %r140, %r130;
	mul.wide.u32 	%rd448, %r1048, 4;
	add.s64 	%rd70, %rd8, %rd448;
	ld.global.u32 	%r142, [%rd70];
	setp.eq.s32 	%p90, %r142, 65536;
	setp.eq.s32 	%p91, %r2381, 65536;
	and.pred  	%p92, %p91, %p90;
	mov.u32 	%r2377, 1;
	mov.u32 	%r2376, %r2377;
	@%p92 bra 	$L__BB6_127;

	mul.lo.s32 	%r1049, %r142, %r2381;
	mul.wide.u32 	%rd449, %r1049, -65535;
	shr.u64 	%rd450, %rd449, 48;
	cvt.u32.u64 	%r1050, %rd450;
	mul.lo.s32 	%r1051, %r1050, 65537;
	sub.s32 	%r2376, %r1049, %r1051;

$L__BB6_127:
	add.s32 	%r1053, %r2376, %r141;
	mul.wide.u32 	%rd451, %r1053, -65535;
	shr.u64 	%rd452, %rd451, 48;
	cvt.u32.u64 	%r1054, %rd452;
	mul.lo.s32 	%r1055, %r1054, 65537;
	sub.s32 	%r1056, %r1053, %r1055;
	st.global.u32 	[%rd69], %r1056;
	add.s32 	%r1057, %r141, 65537;
	sub.s32 	%r1058, %r1057, %r2376;
	mul.wide.u32 	%rd453, %r1058, -65535;
	shr.u64 	%rd454, %rd453, 48;
	cvt.u32.u64 	%r1059, %rd454;
	mul.lo.s32 	%r1060, %r1059, 65537;
	sub.s32 	%r1061, %r1058, %r1060;
	st.global.u32 	[%rd70], %r1061;
	mul.lo.s32 	%r1062, %r2381, %r132;
	mul.wide.u32 	%rd455, %r1062, -65535;
	shr.u64 	%rd456, %rd455, 48;
	cvt.u32.u64 	%r1063, %rd456;
	mul.lo.s32 	%r1064, %r1063, 65537;
	sub.s32 	%r145, %r1062, %r1064;
	add.s32 	%r1065, %r140, 1;
	mul.wide.u32 	%rd457, %r1065, 4;
	add.s64 	%rd71, %rd8, %rd457;
	ld.global.u32 	%r146, [%rd71];
	add.s32 	%r1066, %r1065, %r130;
	mul.wide.u32 	%rd458, %r1066, 4;
	add.s64 	%rd72, %rd8, %rd458;
	ld.global.u32 	%r147, [%rd72];
	setp.eq.s32 	%p93, %r147, 65536;
	setp.eq.s32 	%p94, %r145, 65536;
	and.pred  	%p95, %p94, %p93;
	@%p95 bra 	$L__BB6_129;

	mul.lo.s32 	%r1067, %r147, %r145;
	mul.wide.u32 	%rd459, %r1067, -65535;
	shr.u64 	%rd460, %rd459, 48;
	cvt.u32.u64 	%r1068, %rd460;
	mul.lo.s32 	%r1069, %r1068, 65537;
	sub.s32 	%r2377, %r1067, %r1069;

$L__BB6_129:
	add.s32 	%r1071, %r2377, %r146;
	mul.wide.u32 	%rd461, %r1071, -65535;
	shr.u64 	%rd462, %rd461, 48;
	cvt.u32.u64 	%r1072, %rd462;
	mul.lo.s32 	%r1073, %r1072, 65537;
	sub.s32 	%r1074, %r1071, %r1073;
	st.global.u32 	[%rd71], %r1074;
	add.s32 	%r1075, %r146, 65537;
	sub.s32 	%r1076, %r1075, %r2377;
	mul.wide.u32 	%rd463, %r1076, -65535;
	shr.u64 	%rd464, %rd463, 48;
	cvt.u32.u64 	%r1077, %rd464;
	mul.lo.s32 	%r1078, %r1077, 65537;
	sub.s32 	%r1079, %r1076, %r1078;
	st.global.u32 	[%rd72], %r1079;
	mul.lo.s32 	%r1080, %r145, %r132;
	mul.wide.u32 	%rd465, %r1080, -65535;
	shr.u64 	%rd466, %rd465, 48;
	cvt.u32.u64 	%r1081, %rd466;
	mul.lo.s32 	%r1082, %r1081, 65537;
	sub.s32 	%r150, %r1080, %r1082;
	add.s32 	%r1083, %r140, 2;
	mul.wide.u32 	%rd467, %r1083, 4;
	add.s64 	%rd73, %rd8, %rd467;
	ld.global.u32 	%r151, [%rd73];
	add.s32 	%r1084, %r1083, %r130;
	mul.wide.u32 	%rd468, %r1084, 4;
	add.s64 	%rd74, %rd8, %rd468;
	ld.global.u32 	%r152, [%rd74];
	setp.eq.s32 	%p96, %r152, 65536;
	setp.eq.s32 	%p97, %r150, 65536;
	and.pred  	%p98, %p97, %p96;
	mov.u32 	%r2379, 1;
	mov.u32 	%r2378, %r2379;
	@%p98 bra 	$L__BB6_131;

	mul.lo.s32 	%r1085, %r152, %r150;
	mul.wide.u32 	%rd469, %r1085, -65535;
	shr.u64 	%rd470, %rd469, 48;
	cvt.u32.u64 	%r1086, %rd470;
	mul.lo.s32 	%r1087, %r1086, 65537;
	sub.s32 	%r2378, %r1085, %r1087;

$L__BB6_131:
	add.s32 	%r1089, %r2378, %r151;
	mul.wide.u32 	%rd471, %r1089, -65535;
	shr.u64 	%rd472, %rd471, 48;
	cvt.u32.u64 	%r1090, %rd472;
	mul.lo.s32 	%r1091, %r1090, 65537;
	sub.s32 	%r1092, %r1089, %r1091;
	st.global.u32 	[%rd73], %r1092;
	add.s32 	%r1093, %r151, 65537;
	sub.s32 	%r1094, %r1093, %r2378;
	mul.wide.u32 	%rd473, %r1094, -65535;
	shr.u64 	%rd474, %rd473, 48;
	cvt.u32.u64 	%r1095, %rd474;
	mul.lo.s32 	%r1096, %r1095, 65537;
	sub.s32 	%r1097, %r1094, %r1096;
	st.global.u32 	[%rd74], %r1097;
	mul.lo.s32 	%r1098, %r150, %r132;
	mul.wide.u32 	%rd475, %r1098, -65535;
	shr.u64 	%rd476, %rd475, 48;
	cvt.u32.u64 	%r1099, %rd476;
	mul.lo.s32 	%r1100, %r1099, 65537;
	sub.s32 	%r155, %r1098, %r1100;
	add.s32 	%r1101, %r140, 3;
	mul.wide.u32 	%rd477, %r1101, 4;
	add.s64 	%rd75, %rd8, %rd477;
	ld.global.u32 	%r156, [%rd75];
	add.s32 	%r1102, %r1101, %r130;
	mul.wide.u32 	%rd478, %r1102, 4;
	add.s64 	%rd76, %rd8, %rd478;
	ld.global.u32 	%r157, [%rd76];
	setp.eq.s32 	%p99, %r157, 65536;
	setp.eq.s32 	%p100, %r155, 65536;
	and.pred  	%p101, %p100, %p99;
	@%p101 bra 	$L__BB6_133;

	mul.lo.s32 	%r1103, %r157, %r155;
	mul.wide.u32 	%rd479, %r1103, -65535;
	shr.u64 	%rd480, %rd479, 48;
	cvt.u32.u64 	%r1104, %rd480;
	mul.lo.s32 	%r1105, %r1104, 65537;
	sub.s32 	%r2379, %r1103, %r1105;

$L__BB6_133:
	add.s32 	%r1106, %r2379, %r156;
	mul.wide.u32 	%rd481, %r1106, -65535;
	shr.u64 	%rd482, %rd481, 48;
	cvt.u32.u64 	%r1107, %rd482;
	mul.lo.s32 	%r1108, %r1107, 65537;
	sub.s32 	%r1109, %r1106, %r1108;
	st.global.u32 	[%rd75], %r1109;
	add.s32 	%r1110, %r156, 65537;
	sub.s32 	%r1111, %r1110, %r2379;
	mul.wide.u32 	%rd483, %r1111, -65535;
	shr.u64 	%rd484, %rd483, 48;
	cvt.u32.u64 	%r1112, %rd484;
	mul.lo.s32 	%r1113, %r1112, 65537;
	sub.s32 	%r1114, %r1111, %r1113;
	st.global.u32 	[%rd76], %r1114;
	mul.lo.s32 	%r1115, %r155, %r132;
	mul.wide.u32 	%rd485, %r1115, -65535;
	shr.u64 	%rd486, %rd485, 48;
	cvt.u32.u64 	%r1116, %rd486;
	mul.lo.s32 	%r1117, %r1116, 65537;
	sub.s32 	%r2381, %r1115, %r1117;
	add.s32 	%r2380, %r2380, 4;
	add.s32 	%r2375, %r2375, -4;
	setp.ne.s32 	%p102, %r2375, 0;
	@%p102 bra 	$L__BB6_125;

$L__BB6_134:
	setp.eq.s32 	%p103, %r134, 0;
	@%p103 bra 	$L__BB6_144;

	add.s32 	%r165, %r2380, %r2372;
	mul.wide.u32 	%rd487, %r165, 4;
	add.s64 	%rd77, %rd8, %rd487;
	ld.global.u32 	%r166, [%rd77];
	add.s32 	%r1119, %r165, %r130;
	mul.wide.u32 	%rd488, %r1119, 4;
	add.s64 	%rd78, %rd8, %rd488;
	ld.global.u32 	%r167, [%rd78];
	setp.eq.s32 	%p104, %r167, 65536;
	setp.eq.s32 	%p105, %r2381, 65536;
	and.pred  	%p106, %p105, %p104;
	mov.u32 	%r2382, 1;
	@%p106 bra 	$L__BB6_137;

	mul.lo.s32 	%r1120, %r167, %r2381;
	mul.wide.u32 	%rd489, %r1120, -65535;
	shr.u64 	%rd490, %rd489, 48;
	cvt.u32.u64 	%r1121, %rd490;
	mul.lo.s32 	%r1122, %r1121, 65537;
	sub.s32 	%r2382, %r1120, %r1122;

$L__BB6_137:
	add.s32 	%r1123, %r2382, %r166;
	mul.wide.u32 	%rd491, %r1123, -65535;
	shr.u64 	%rd492, %rd491, 48;
	cvt.u32.u64 	%r1124, %rd492;
	mul.lo.s32 	%r1125, %r1124, 65537;
	sub.s32 	%r1126, %r1123, %r1125;
	st.global.u32 	[%rd77], %r1126;
	add.s32 	%r1127, %r166, 65537;
	sub.s32 	%r1128, %r1127, %r2382;
	mul.wide.u32 	%rd493, %r1128, -65535;
	shr.u64 	%rd494, %rd493, 48;
	cvt.u32.u64 	%r1129, %rd494;
	mul.lo.s32 	%r1130, %r1129, 65537;
	sub.s32 	%r1131, %r1128, %r1130;
	st.global.u32 	[%rd78], %r1131;
	mul.lo.s32 	%r1132, %r2381, %r132;
	mul.wide.u32 	%rd495, %r1132, -65535;
	shr.u64 	%rd496, %rd495, 48;
	cvt.u32.u64 	%r1133, %rd496;
	mul.lo.s32 	%r1134, %r1133, 65537;
	sub.s32 	%r170, %r1132, %r1134;
	setp.eq.s32 	%p107, %r134, 1;
	@%p107 bra 	$L__BB6_144;

	add.s32 	%r1136, %r165, 1;
	mov.u32 	%r2383, 1;
	mul.wide.u32 	%rd497, %r1136, 4;
	add.s64 	%rd79, %rd8, %rd497;
	ld.global.u32 	%r171, [%rd79];
	add.s32 	%r1137, %r1136, %r130;
	mul.wide.u32 	%rd498, %r1137, 4;
	add.s64 	%rd80, %rd8, %rd498;
	ld.global.u32 	%r172, [%rd80];
	setp.eq.s32 	%p108, %r172, 65536;
	setp.eq.s32 	%p109, %r170, 65536;
	and.pred  	%p110, %p109, %p108;
	@%p110 bra 	$L__BB6_140;

	mul.lo.s32 	%r1138, %r172, %r170;
	mul.wide.u32 	%rd499, %r1138, -65535;
	shr.u64 	%rd500, %rd499, 48;
	cvt.u32.u64 	%r1139, %rd500;
	mul.lo.s32 	%r1140, %r1139, 65537;
	sub.s32 	%r2383, %r1138, %r1140;

$L__BB6_140:
	add.s32 	%r1141, %r2383, %r171;
	mul.wide.u32 	%rd501, %r1141, -65535;
	shr.u64 	%rd502, %rd501, 48;
	cvt.u32.u64 	%r1142, %rd502;
	mul.lo.s32 	%r1143, %r1142, 65537;
	sub.s32 	%r1144, %r1141, %r1143;
	st.global.u32 	[%rd79], %r1144;
	add.s32 	%r1145, %r171, 65537;
	sub.s32 	%r1146, %r1145, %r2383;
	mul.wide.u32 	%rd503, %r1146, -65535;
	shr.u64 	%rd504, %rd503, 48;
	cvt.u32.u64 	%r1147, %rd504;
	mul.lo.s32 	%r1148, %r1147, 65537;
	sub.s32 	%r1149, %r1146, %r1148;
	st.global.u32 	[%rd80], %r1149;
	mul.lo.s32 	%r1150, %r170, %r132;
	mul.wide.u32 	%rd505, %r1150, -65535;
	shr.u64 	%rd506, %rd505, 48;
	cvt.u32.u64 	%r1151, %rd506;
	mul.lo.s32 	%r1152, %r1151, 65537;
	sub.s32 	%r175, %r1150, %r1152;
	setp.eq.s32 	%p111, %r134, 2;
	@%p111 bra 	$L__BB6_144;

	add.s32 	%r1154, %r165, 2;
	mul.wide.u32 	%rd507, %r1154, 4;
	add.s64 	%rd81, %rd8, %rd507;
	ld.global.u32 	%r176, [%rd81];
	add.s32 	%r1155, %r1154, %r130;
	mul.wide.u32 	%rd508, %r1155, 4;
	add.s64 	%rd82, %rd8, %rd508;
	ld.global.u32 	%r177, [%rd82];
	setp.eq.s32 	%p112, %r177, 65536;
	setp.eq.s32 	%p113, %r175, 65536;
	and.pred  	%p114, %p113, %p112;
	mov.u32 	%r2384, 1;
	@%p114 bra 	$L__BB6_143;

	mul.lo.s32 	%r1156, %r177, %r175;
	mul.wide.u32 	%rd509, %r1156, -65535;
	shr.u64 	%rd510, %rd509, 48;
	cvt.u32.u64 	%r1157, %rd510;
	mul.lo.s32 	%r1158, %r1157, 65537;
	sub.s32 	%r2384, %r1156, %r1158;

$L__BB6_143:
	add.s32 	%r1159, %r2384, %r176;
	mul.wide.u32 	%rd511, %r1159, -65535;
	shr.u64 	%rd512, %rd511, 48;
	cvt.u32.u64 	%r1160, %rd512;
	mul.lo.s32 	%r1161, %r1160, 65537;
	sub.s32 	%r1162, %r1159, %r1161;
	st.global.u32 	[%rd81], %r1162;
	add.s32 	%r1163, %r176, 65537;
	sub.s32 	%r1164, %r1163, %r2384;
	mul.wide.u32 	%rd513, %r1164, -65535;
	shr.u64 	%rd514, %rd513, 48;
	cvt.u32.u64 	%r1165, %rd514;
	mul.lo.s32 	%r1166, %r1165, 65537;
	sub.s32 	%r1167, %r1164, %r1166;
	st.global.u32 	[%rd82], %r1167;

$L__BB6_144:
	add.s32 	%r2372, %r2372, %r131;
	setp.lt.u32 	%p115, %r2372, 64;
	@%p115 bra 	$L__BB6_123;

$L__BB6_160:
	add.s32 	%r2371, %r2371, 1;
	setp.lt.u32 	%p125, %r2371, 6;
	@%p125 bra 	$L__BB6_121;

	setp.eq.s32 	%p126, %r2, 0;
	@%p126 bra 	$L__BB6_178;

	add.s32 	%r1279, %r2, -1;
	and.b32  	%r2400, %r2, 2;
	setp.lt.u32 	%p127, %r1279, 3;
	mov.u32 	%r2398, 0;
	@%p127 bra 	$L__BB6_173;

	sub.s32 	%r2393, %r2, %r2400;

$L__BB6_164:
	mul.wide.u32 	%rd579, %r2398, 4;
	add.s64 	%rd89, %rd6, %rd579;
	add.s64 	%rd90, %rd8, %rd579;
	ld.global.u32 	%r207, [%rd89];
	setp.eq.s32 	%p128, %r207, 65536;
	ld.global.u32 	%r208, [%rd90];
	setp.eq.s32 	%p129, %r208, 65536;
	and.pred  	%p130, %p128, %p129;
	mov.u32 	%r2395, 1;
	mov.u32 	%r2394, %r2395;
	@%p130 bra 	$L__BB6_166;

	mul.lo.s32 	%r1282, %r208, %r207;
	mul.wide.u32 	%rd580, %r1282, -65535;
	shr.u64 	%rd581, %rd580, 48;
	cvt.u32.u64 	%r1283, %rd581;
	mul.lo.s32 	%r1284, %r1283, 65537;
	sub.s32 	%r2394, %r1282, %r1284;

$L__BB6_166:
	st.global.u32 	[%rd89], %r2394;
	ld.global.u32 	%r211, [%rd89+4];
	setp.eq.s32 	%p131, %r211, 65536;
	ld.global.u32 	%r212, [%rd90+4];
	setp.eq.s32 	%p132, %r212, 65536;
	and.pred  	%p133, %p131, %p132;
	@%p133 bra 	$L__BB6_168;

	mul.lo.s32 	%r1286, %r212, %r211;
	mul.wide.u32 	%rd582, %r1286, -65535;
	shr.u64 	%rd583, %rd582, 48;
	cvt.u32.u64 	%r1287, %rd583;
	mul.lo.s32 	%r1288, %r1287, 65537;
	sub.s32 	%r2395, %r1286, %r1288;

$L__BB6_168:
	st.global.u32 	[%rd89+4], %r2395;
	ld.global.u32 	%r215, [%rd89+8];
	setp.eq.s32 	%p134, %r215, 65536;
	ld.global.u32 	%r216, [%rd90+8];
	setp.eq.s32 	%p135, %r216, 65536;
	and.pred  	%p136, %p134, %p135;
	mov.u32 	%r2397, 1;
	mov.u32 	%r2396, %r2397;
	@%p136 bra 	$L__BB6_170;

	mul.lo.s32 	%r1290, %r216, %r215;
	mul.wide.u32 	%rd584, %r1290, -65535;
	shr.u64 	%rd585, %rd584, 48;
	cvt.u32.u64 	%r1291, %rd585;
	mul.lo.s32 	%r1292, %r1291, 65537;
	sub.s32 	%r2396, %r1290, %r1292;

$L__BB6_170:
	st.global.u32 	[%rd89+8], %r2396;
	ld.global.u32 	%r219, [%rd89+12];
	setp.eq.s32 	%p137, %r219, 65536;
	ld.global.u32 	%r220, [%rd90+12];
	setp.eq.s32 	%p138, %r220, 65536;
	and.pred  	%p139, %p137, %p138;
	@%p139 bra 	$L__BB6_172;

	mul.lo.s32 	%r1294, %r220, %r219;
	mul.wide.u32 	%rd586, %r1294, -65535;
	shr.u64 	%rd587, %rd586, 48;
	cvt.u32.u64 	%r1295, %rd587;
	mul.lo.s32 	%r1296, %r1295, 65537;
	sub.s32 	%r2397, %r1294, %r1296;

$L__BB6_172:
	st.global.u32 	[%rd89+12], %r2397;
	add.s32 	%r2398, %r2398, 4;
	add.s32 	%r2393, %r2393, -4;
	setp.ne.s32 	%p140, %r2393, 0;
	@%p140 bra 	$L__BB6_164;

$L__BB6_173:
	setp.eq.s32 	%p141, %r2400, 0;
	@%p141 bra 	$L__BB6_178;

$L__BB6_175:
	.pragma "nounroll";
	mul.wide.u32 	%rd588, %r2398, 4;
	add.s64 	%rd91, %rd6, %rd588;
	add.s64 	%rd589, %rd8, %rd588;
	ld.global.u32 	%r228, [%rd91];
	setp.eq.s32 	%p142, %r228, 65536;
	ld.global.u32 	%r229, [%rd589];
	setp.eq.s32 	%p143, %r229, 65536;
	and.pred  	%p144, %p142, %p143;
	mov.u32 	%r2401, 1;
	@%p144 bra 	$L__BB6_177;

	mul.lo.s32 	%r1298, %r229, %r228;
	mul.wide.u32 	%rd590, %r1298, -65535;
	shr.u64 	%rd591, %rd590, 48;
	cvt.u32.u64 	%r1299, %rd591;
	mul.lo.s32 	%r1300, %r1299, 65537;
	sub.s32 	%r2401, %r1298, %r1300;

$L__BB6_177:
	st.global.u32 	[%rd91], %r2401;
	add.s32 	%r2398, %r2398, 1;
	add.s32 	%r2400, %r2400, -1;
	setp.ne.s32 	%p145, %r2400, 0;
	@%p145 bra 	$L__BB6_175;

$L__BB6_178:
	ld.global.u32 	%r1302, [%rd6];
	ld.global.u32 	%r1303, [%rd47+252];
	mul.wide.u32 	%rd592, %r1303, 4;
	add.s64 	%rd593, %rd10, %rd592;
	st.global.u32 	[%rd593], %r1302;
	ld.global.u32 	%r1304, [%rd6+4];
	ld.global.u32 	%r1305, [%rd47+256];
	mul.wide.u32 	%rd594, %r1305, 4;
	add.s64 	%rd595, %rd10, %rd594;
	st.global.u32 	[%rd595], %r1304;
	ld.global.u32 	%r1306, [%rd6+8];
	ld.global.u32 	%r1307, [%rd47+260];
	mul.wide.u32 	%rd596, %r1307, 4;
	add.s64 	%rd597, %rd10, %rd596;
	st.global.u32 	[%rd597], %r1306;
	ld.global.u32 	%r1308, [%rd6+12];
	ld.global.u32 	%r1309, [%rd47+264];
	mul.wide.u32 	%rd598, %r1309, 4;
	add.s64 	%rd599, %rd10, %rd598;
	st.global.u32 	[%rd599], %r1308;
	ld.global.u32 	%r1310, [%rd6+16];
	ld.global.u32 	%r1311, [%rd47+268];
	mul.wide.u32 	%rd600, %r1311, 4;
	add.s64 	%rd601, %rd10, %rd600;
	st.global.u32 	[%rd601], %r1310;
	ld.global.u32 	%r1312, [%rd6+20];
	ld.global.u32 	%r1313, [%rd47+272];
	mul.wide.u32 	%rd602, %r1313, 4;
	add.s64 	%rd603, %rd10, %rd602;
	st.global.u32 	[%rd603], %r1312;
	ld.global.u32 	%r1314, [%rd6+24];
	ld.global.u32 	%r1315, [%rd47+276];
	mul.wide.u32 	%rd604, %r1315, 4;
	add.s64 	%rd605, %rd10, %rd604;
	st.global.u32 	[%rd605], %r1314;
	ld.global.u32 	%r1316, [%rd6+28];
	ld.global.u32 	%r1317, [%rd47+280];
	mul.wide.u32 	%rd606, %r1317, 4;
	add.s64 	%rd607, %rd10, %rd606;
	st.global.u32 	[%rd607], %r1316;
	ld.global.u32 	%r1318, [%rd6+32];
	ld.global.u32 	%r1319, [%rd47+284];
	mul.wide.u32 	%rd608, %r1319, 4;
	add.s64 	%rd609, %rd10, %rd608;
	st.global.u32 	[%rd609], %r1318;
	ld.global.u32 	%r1320, [%rd6+36];
	ld.global.u32 	%r1321, [%rd47+288];
	mul.wide.u32 	%rd610, %r1321, 4;
	add.s64 	%rd611, %rd10, %rd610;
	st.global.u32 	[%rd611], %r1320;
	ld.global.u32 	%r1322, [%rd6+40];
	ld.global.u32 	%r1323, [%rd47+292];
	mul.wide.u32 	%rd612, %r1323, 4;
	add.s64 	%rd613, %rd10, %rd612;
	st.global.u32 	[%rd613], %r1322;
	ld.global.u32 	%r1324, [%rd6+44];
	ld.global.u32 	%r1325, [%rd47+296];
	mul.wide.u32 	%rd614, %r1325, 4;
	add.s64 	%rd615, %rd10, %rd614;
	st.global.u32 	[%rd615], %r1324;
	ld.global.u32 	%r1326, [%rd6+48];
	ld.global.u32 	%r1327, [%rd47+300];
	mul.wide.u32 	%rd616, %r1327, 4;
	add.s64 	%rd617, %rd10, %rd616;
	st.global.u32 	[%rd617], %r1326;
	ld.global.u32 	%r1328, [%rd6+52];
	ld.global.u32 	%r1329, [%rd47+304];
	mul.wide.u32 	%rd618, %r1329, 4;
	add.s64 	%rd619, %rd10, %rd618;
	st.global.u32 	[%rd619], %r1328;
	ld.global.u32 	%r1330, [%rd6+56];
	ld.global.u32 	%r1331, [%rd47+308];
	mul.wide.u32 	%rd620, %r1331, 4;
	add.s64 	%rd621, %rd10, %rd620;
	st.global.u32 	[%rd621], %r1330;
	ld.global.u32 	%r1332, [%rd6+60];
	ld.global.u32 	%r1333, [%rd47+312];
	mul.wide.u32 	%rd622, %r1333, 4;
	add.s64 	%rd623, %rd10, %rd622;
	st.global.u32 	[%rd623], %r1332;
	ld.global.u32 	%r1334, [%rd6+64];
	ld.global.u32 	%r1335, [%rd47+316];
	mul.wide.u32 	%rd624, %r1335, 4;
	add.s64 	%rd625, %rd10, %rd624;
	st.global.u32 	[%rd625], %r1334;
	ld.global.u32 	%r1336, [%rd6+68];
	ld.global.u32 	%r1337, [%rd47+320];
	mul.wide.u32 	%rd626, %r1337, 4;
	add.s64 	%rd627, %rd10, %rd626;
	st.global.u32 	[%rd627], %r1336;
	ld.global.u32 	%r1338, [%rd6+72];
	ld.global.u32 	%r1339, [%rd47+324];
	mul.wide.u32 	%rd628, %r1339, 4;
	add.s64 	%rd629, %rd10, %rd628;
	st.global.u32 	[%rd629], %r1338;
	ld.global.u32 	%r1340, [%rd6+76];
	ld.global.u32 	%r1341, [%rd47+328];
	mul.wide.u32 	%rd630, %r1341, 4;
	add.s64 	%rd631, %rd10, %rd630;
	st.global.u32 	[%rd631], %r1340;
	ld.global.u32 	%r1342, [%rd6+80];
	ld.global.u32 	%r1343, [%rd47+332];
	mul.wide.u32 	%rd632, %r1343, 4;
	add.s64 	%rd633, %rd10, %rd632;
	st.global.u32 	[%rd633], %r1342;
	ld.global.u32 	%r1344, [%rd6+84];
	ld.global.u32 	%r1345, [%rd47+336];
	mul.wide.u32 	%rd634, %r1345, 4;
	add.s64 	%rd635, %rd10, %rd634;
	st.global.u32 	[%rd635], %r1344;
	ld.global.u32 	%r1346, [%rd6+88];
	ld.global.u32 	%r1347, [%rd47+340];
	mul.wide.u32 	%rd636, %r1347, 4;
	add.s64 	%rd637, %rd10, %rd636;
	st.global.u32 	[%rd637], %r1346;
	ld.global.u32 	%r1348, [%rd6+92];
	ld.global.u32 	%r1349, [%rd47+344];
	mul.wide.u32 	%rd638, %r1349, 4;
	add.s64 	%rd639, %rd10, %rd638;
	st.global.u32 	[%rd639], %r1348;
	ld.global.u32 	%r1350, [%rd6+96];
	ld.global.u32 	%r1351, [%rd47+348];
	mul.wide.u32 	%rd640, %r1351, 4;
	add.s64 	%rd641, %rd10, %rd640;
	st.global.u32 	[%rd641], %r1350;
	ld.global.u32 	%r1352, [%rd6+100];
	ld.global.u32 	%r1353, [%rd47+352];
	mul.wide.u32 	%rd642, %r1353, 4;
	add.s64 	%rd643, %rd10, %rd642;
	st.global.u32 	[%rd643], %r1352;
	ld.global.u32 	%r1354, [%rd6+104];
	ld.global.u32 	%r1355, [%rd47+356];
	mul.wide.u32 	%rd644, %r1355, 4;
	add.s64 	%rd645, %rd10, %rd644;
	st.global.u32 	[%rd645], %r1354;
	ld.global.u32 	%r1356, [%rd6+108];
	ld.global.u32 	%r1357, [%rd47+360];
	mul.wide.u32 	%rd646, %r1357, 4;
	add.s64 	%rd647, %rd10, %rd646;
	st.global.u32 	[%rd647], %r1356;
	ld.global.u32 	%r1358, [%rd6+112];
	ld.global.u32 	%r1359, [%rd47+364];
	mul.wide.u32 	%rd648, %r1359, 4;
	add.s64 	%rd649, %rd10, %rd648;
	st.global.u32 	[%rd649], %r1358;
	ld.global.u32 	%r1360, [%rd6+116];
	ld.global.u32 	%r1361, [%rd47+368];
	mul.wide.u32 	%rd650, %r1361, 4;
	add.s64 	%rd651, %rd10, %rd650;
	st.global.u32 	[%rd651], %r1360;
	ld.global.u32 	%r1362, [%rd6+120];
	ld.global.u32 	%r1363, [%rd47+372];
	mul.wide.u32 	%rd652, %r1363, 4;
	add.s64 	%rd653, %rd10, %rd652;
	st.global.u32 	[%rd653], %r1362;
	ld.global.u32 	%r1364, [%rd6+124];
	ld.global.u32 	%r1365, [%rd47+376];
	mul.wide.u32 	%rd654, %r1365, 4;
	add.s64 	%rd655, %rd10, %rd654;
	st.global.u32 	[%rd655], %r1364;
	ld.global.u32 	%r1366, [%rd6+128];
	ld.global.u32 	%r1367, [%rd47+380];
	mul.wide.u32 	%rd656, %r1367, 4;
	add.s64 	%rd657, %rd10, %rd656;
	st.global.u32 	[%rd657], %r1366;
	ld.global.u32 	%r1368, [%rd6+132];
	ld.global.u32 	%r1369, [%rd47+384];
	mul.wide.u32 	%rd658, %r1369, 4;
	add.s64 	%rd659, %rd10, %rd658;
	st.global.u32 	[%rd659], %r1368;
	ld.global.u32 	%r1370, [%rd6+136];
	ld.global.u32 	%r1371, [%rd47+388];
	mul.wide.u32 	%rd660, %r1371, 4;
	add.s64 	%rd661, %rd10, %rd660;
	st.global.u32 	[%rd661], %r1370;
	ld.global.u32 	%r1372, [%rd6+140];
	ld.global.u32 	%r1373, [%rd47+392];
	mul.wide.u32 	%rd662, %r1373, 4;
	add.s64 	%rd663, %rd10, %rd662;
	st.global.u32 	[%rd663], %r1372;
	ld.global.u32 	%r1374, [%rd6+144];
	ld.global.u32 	%r1375, [%rd47+396];
	mul.wide.u32 	%rd664, %r1375, 4;
	add.s64 	%rd665, %rd10, %rd664;
	st.global.u32 	[%rd665], %r1374;
	ld.global.u32 	%r1376, [%rd6+148];
	ld.global.u32 	%r1377, [%rd47+400];
	mul.wide.u32 	%rd666, %r1377, 4;
	add.s64 	%rd667, %rd10, %rd666;
	st.global.u32 	[%rd667], %r1376;
	ld.global.u32 	%r1378, [%rd6+152];
	ld.global.u32 	%r1379, [%rd47+404];
	mul.wide.u32 	%rd668, %r1379, 4;
	add.s64 	%rd669, %rd10, %rd668;
	st.global.u32 	[%rd669], %r1378;
	ld.global.u32 	%r1380, [%rd6+156];
	ld.global.u32 	%r1381, [%rd47+408];
	mul.wide.u32 	%rd670, %r1381, 4;
	add.s64 	%rd671, %rd10, %rd670;
	st.global.u32 	[%rd671], %r1380;
	ld.global.u32 	%r1382, [%rd6+160];
	ld.global.u32 	%r1383, [%rd47+412];
	mul.wide.u32 	%rd672, %r1383, 4;
	add.s64 	%rd673, %rd10, %rd672;
	st.global.u32 	[%rd673], %r1382;
	ld.global.u32 	%r1384, [%rd6+164];
	ld.global.u32 	%r1385, [%rd47+416];
	mul.wide.u32 	%rd674, %r1385, 4;
	add.s64 	%rd675, %rd10, %rd674;
	st.global.u32 	[%rd675], %r1384;
	ld.global.u32 	%r1386, [%rd6+168];
	ld.global.u32 	%r1387, [%rd47+420];
	mul.wide.u32 	%rd676, %r1387, 4;
	add.s64 	%rd677, %rd10, %rd676;
	st.global.u32 	[%rd677], %r1386;
	ld.global.u32 	%r1388, [%rd6+172];
	ld.global.u32 	%r1389, [%rd47+424];
	mul.wide.u32 	%rd678, %r1389, 4;
	add.s64 	%rd679, %rd10, %rd678;
	st.global.u32 	[%rd679], %r1388;
	ld.global.u32 	%r1390, [%rd6+176];
	ld.global.u32 	%r1391, [%rd47+428];
	mul.wide.u32 	%rd680, %r1391, 4;
	add.s64 	%rd681, %rd10, %rd680;
	st.global.u32 	[%rd681], %r1390;
	ld.global.u32 	%r1392, [%rd6+180];
	ld.global.u32 	%r1393, [%rd47+432];
	mul.wide.u32 	%rd682, %r1393, 4;
	add.s64 	%rd683, %rd10, %rd682;
	st.global.u32 	[%rd683], %r1392;
	ld.global.u32 	%r1394, [%rd6+184];
	ld.global.u32 	%r1395, [%rd47+436];
	mul.wide.u32 	%rd684, %r1395, 4;
	add.s64 	%rd685, %rd10, %rd684;
	st.global.u32 	[%rd685], %r1394;
	ld.global.u32 	%r1396, [%rd6+188];
	ld.global.u32 	%r1397, [%rd47+440];
	mul.wide.u32 	%rd686, %r1397, 4;
	add.s64 	%rd687, %rd10, %rd686;
	st.global.u32 	[%rd687], %r1396;
	ld.global.u32 	%r1398, [%rd6+192];
	ld.global.u32 	%r1399, [%rd47+444];
	mul.wide.u32 	%rd688, %r1399, 4;
	add.s64 	%rd689, %rd10, %rd688;
	st.global.u32 	[%rd689], %r1398;
	ld.global.u32 	%r1400, [%rd6+196];
	ld.global.u32 	%r1401, [%rd47+448];
	mul.wide.u32 	%rd690, %r1401, 4;
	add.s64 	%rd691, %rd10, %rd690;
	st.global.u32 	[%rd691], %r1400;
	ld.global.u32 	%r1402, [%rd6+200];
	ld.global.u32 	%r1403, [%rd47+452];
	mul.wide.u32 	%rd692, %r1403, 4;
	add.s64 	%rd693, %rd10, %rd692;
	st.global.u32 	[%rd693], %r1402;
	ld.global.u32 	%r1404, [%rd6+204];
	ld.global.u32 	%r1405, [%rd47+456];
	mul.wide.u32 	%rd694, %r1405, 4;
	add.s64 	%rd695, %rd10, %rd694;
	st.global.u32 	[%rd695], %r1404;
	ld.global.u32 	%r1406, [%rd6+208];
	ld.global.u32 	%r1407, [%rd47+460];
	mul.wide.u32 	%rd696, %r1407, 4;
	add.s64 	%rd697, %rd10, %rd696;
	st.global.u32 	[%rd697], %r1406;
	ld.global.u32 	%r1408, [%rd6+212];
	ld.global.u32 	%r1409, [%rd47+464];
	mul.wide.u32 	%rd698, %r1409, 4;
	add.s64 	%rd699, %rd10, %rd698;
	st.global.u32 	[%rd699], %r1408;
	ld.global.u32 	%r1410, [%rd6+216];
	ld.global.u32 	%r1411, [%rd47+468];
	mul.wide.u32 	%rd700, %r1411, 4;
	add.s64 	%rd701, %rd10, %rd700;
	st.global.u32 	[%rd701], %r1410;
	ld.global.u32 	%r1412, [%rd6+220];
	ld.global.u32 	%r1413, [%rd47+472];
	mul.wide.u32 	%rd702, %r1413, 4;
	add.s64 	%rd703, %rd10, %rd702;
	st.global.u32 	[%rd703], %r1412;
	ld.global.u32 	%r1414, [%rd6+224];
	ld.global.u32 	%r1415, [%rd47+476];
	mul.wide.u32 	%rd704, %r1415, 4;
	add.s64 	%rd705, %rd10, %rd704;
	st.global.u32 	[%rd705], %r1414;
	ld.global.u32 	%r1416, [%rd6+228];
	ld.global.u32 	%r1417, [%rd47+480];
	mul.wide.u32 	%rd706, %r1417, 4;
	add.s64 	%rd707, %rd10, %rd706;
	st.global.u32 	[%rd707], %r1416;
	ld.global.u32 	%r1418, [%rd6+232];
	ld.global.u32 	%r1419, [%rd47+484];
	mul.wide.u32 	%rd708, %r1419, 4;
	add.s64 	%rd709, %rd10, %rd708;
	st.global.u32 	[%rd709], %r1418;
	ld.global.u32 	%r1420, [%rd6+236];
	ld.global.u32 	%r1421, [%rd47+488];
	mul.wide.u32 	%rd710, %r1421, 4;
	add.s64 	%rd711, %rd10, %rd710;
	st.global.u32 	[%rd711], %r1420;
	ld.global.u32 	%r1422, [%rd6+240];
	ld.global.u32 	%r1423, [%rd47+492];
	mul.wide.u32 	%rd712, %r1423, 4;
	add.s64 	%rd713, %rd10, %rd712;
	st.global.u32 	[%rd713], %r1422;
	ld.global.u32 	%r1424, [%rd6+244];
	ld.global.u32 	%r1425, [%rd47+496];
	mul.wide.u32 	%rd714, %r1425, 4;
	add.s64 	%rd715, %rd10, %rd714;
	st.global.u32 	[%rd715], %r1424;
	ld.global.u32 	%r1426, [%rd6+248];
	ld.global.u32 	%r1427, [%rd47+500];
	mul.wide.u32 	%rd716, %r1427, 4;
	add.s64 	%rd717, %rd10, %rd716;
	st.global.u32 	[%rd717], %r1426;
	ld.global.u32 	%r1428, [%rd6+252];
	ld.global.u32 	%r1429, [%rd47+504];
	mul.wide.u32 	%rd718, %r1429, 4;
	add.s64 	%rd719, %rd10, %rd718;
	st.global.u32 	[%rd719], %r1428;
	mov.u32 	%r2402, 0;

$L__BB6_179:
	mov.u32 	%r1430, 1;
	shl.b32 	%r235, %r1430, %r2402;
	shl.b32 	%r236, %r235, 1;
	add.s32 	%r1431, %r235, 65535;
	mul.wide.u32 	%rd720, %r1431, 4;
	add.s64 	%rd721, %rd1, %rd720;
	ld.global.u32 	%r237, [%rd721];
	setp.eq.s32 	%p146, %r237, 65536;
	max.u32 	%r238, %r235, 1;
	add.s32 	%r239, %r238, -1;
	and.b32  	%r240, %r238, 3;
	@%p146 bra 	$L__BB6_203;
	bra.uni 	$L__BB6_180;

$L__BB6_203:
	sub.s32 	%r294, %r238, %r240;
	mov.u32 	%r1558, 0;
	mov.u32 	%r2417, %r1558;

$L__BB6_204:
	setp.lt.u32 	%p174, %r239, 3;
	mov.u32 	%r2422, %r1558;
	@%p174 bra 	$L__BB6_211;

	mov.u32 	%r2422, 0;
	mov.u32 	%r2419, %r294;

$L__BB6_206:
	add.s32 	%r298, %r2422, %r2417;
	mul.wide.u32 	%rd790, %r298, 4;
	add.s64 	%rd791, %rd10, %rd790;
	add.s32 	%r1562, %r298, %r235;
	mul.wide.u32 	%rd792, %r1562, 4;
	add.s64 	%rd793, %rd10, %rd792;
	ld.global.u32 	%r1563, [%rd793];
	mul.wide.u32 	%rd794, %r1563, -65535;
	shr.u64 	%rd795, %rd794, 48;
	cvt.u32.u64 	%r1564, %rd795;
	mul.lo.s32 	%r1565, %r1564, 65537;
	sub.s32 	%r1566, %r1563, %r1565;
	ld.global.u32 	%r1567, [%rd791];
	add.s32 	%r1568, %r1566, %r1567;
	mul.wide.u32 	%rd796, %r1568, -65535;
	shr.u64 	%rd797, %rd796, 48;
	cvt.u32.u64 	%r1569, %rd797;
	mul.lo.s32 	%r1570, %r1569, 65537;
	sub.s32 	%r1571, %r1568, %r1570;
	st.global.u32 	[%rd791], %r1571;
	add.s32 	%r1572, %r1567, 65537;
	sub.s32 	%r1573, %r1572, %r1566;
	mul.wide.u32 	%rd798, %r1573, -65535;
	shr.u64 	%rd799, %rd798, 48;
	cvt.u32.u64 	%r1574, %rd799;
	mul.lo.s32 	%r1575, %r1574, 65537;
	sub.s32 	%r1576, %r1573, %r1575;
	st.global.u32 	[%rd793], %r1576;
	add.s32 	%r1577, %r298, 1;
	mov.u32 	%r2421, 1;
	mul.wide.u32 	%rd800, %r1577, 4;
	add.s64 	%rd106, %rd10, %rd800;
	ld.global.u32 	%r299, [%rd106];
	add.s32 	%r1578, %r1577, %r235;
	mul.wide.u32 	%rd801, %r1578, 4;
	add.s64 	%rd107, %rd10, %rd801;
	ld.global.u32 	%r300, [%rd107];
	setp.eq.s32 	%p175, %r300, 65536;
	mov.u32 	%r2420, %r2421;
	@%p175 bra 	$L__BB6_208;

	shl.b32 	%r1579, %r300, 16;
	mul.wide.u32 	%rd802, %r1579, -65535;
	shr.u64 	%rd803, %rd802, 48;
	cvt.u32.u64 	%r1580, %rd803;
	mul.lo.s32 	%r1581, %r1580, 65537;
	sub.s32 	%r2420, %r1579, %r1581;

$L__BB6_208:
	add.s32 	%r1583, %r2420, %r299;
	mul.wide.u32 	%rd804, %r1583, -65535;
	shr.u64 	%rd805, %rd804, 48;
	cvt.u32.u64 	%r1584, %rd805;
	mul.lo.s32 	%r1585, %r1584, 65537;
	sub.s32 	%r1586, %r1583, %r1585;
	st.global.u32 	[%rd106], %r1586;
	add.s32 	%r1587, %r299, 65537;
	sub.s32 	%r1588, %r1587, %r2420;
	mul.wide.u32 	%rd806, %r1588, -65535;
	shr.u64 	%rd807, %rd806, 48;
	cvt.u32.u64 	%r1589, %rd807;
	mul.lo.s32 	%r1590, %r1589, 65537;
	sub.s32 	%r1591, %r1588, %r1590;
	st.global.u32 	[%rd107], %r1591;
	add.s32 	%r1592, %r298, 2;
	mul.wide.u32 	%rd808, %r1592, 4;
	add.s64 	%rd809, %rd10, %rd808;
	add.s32 	%r1593, %r1592, %r235;
	mul.wide.u32 	%rd810, %r1593, 4;
	add.s64 	%rd811, %rd10, %rd810;
	ld.global.u32 	%r1594, [%rd811];
	mul.wide.u32 	%rd812, %r1594, -65535;
	shr.u64 	%rd813, %rd812, 48;
	cvt.u32.u64 	%r1595, %rd813;
	mul.lo.s32 	%r1596, %r1595, 65537;
	sub.s32 	%r1597, %r1594, %r1596;
	ld.global.u32 	%r1598, [%rd809];
	add.s32 	%r1599, %r1597, %r1598;
	mul.wide.u32 	%rd814, %r1599, -65535;
	shr.u64 	%rd815, %rd814, 48;
	cvt.u32.u64 	%r1600, %rd815;
	mul.lo.s32 	%r1601, %r1600, 65537;
	sub.s32 	%r1602, %r1599, %r1601;
	st.global.u32 	[%rd809], %r1602;
	add.s32 	%r1603, %r1598, 65537;
	sub.s32 	%r1604, %r1603, %r1597;
	mul.wide.u32 	%rd816, %r1604, -65535;
	shr.u64 	%rd817, %rd816, 48;
	cvt.u32.u64 	%r1605, %rd817;
	mul.lo.s32 	%r1606, %r1605, 65537;
	sub.s32 	%r1607, %r1604, %r1606;
	st.global.u32 	[%rd811], %r1607;
	add.s32 	%r1608, %r298, 3;
	mul.wide.u32 	%rd818, %r1608, 4;
	add.s64 	%rd108, %rd10, %rd818;
	ld.global.u32 	%r303, [%rd108];
	add.s32 	%r1609, %r1608, %r235;
	mul.wide.u32 	%rd819, %r1609, 4;
	add.s64 	%rd109, %rd10, %rd819;
	ld.global.u32 	%r304, [%rd109];
	setp.eq.s32 	%p176, %r304, 65536;
	@%p176 bra 	$L__BB6_210;

	shl.b32 	%r1610, %r304, 16;
	mul.wide.u32 	%rd820, %r1610, -65535;
	shr.u64 	%rd821, %rd820, 48;
	cvt.u32.u64 	%r1611, %rd821;
	mul.lo.s32 	%r1612, %r1611, 65537;
	sub.s32 	%r2421, %r1610, %r1612;

$L__BB6_210:
	add.s32 	%r1613, %r2421, %r303;
	mul.wide.u32 	%rd822, %r1613, -65535;
	shr.u64 	%rd823, %rd822, 48;
	cvt.u32.u64 	%r1614, %rd823;
	mul.lo.s32 	%r1615, %r1614, 65537;
	sub.s32 	%r1616, %r1613, %r1615;
	st.global.u32 	[%rd108], %r1616;
	add.s32 	%r1617, %r303, 65537;
	sub.s32 	%r1618, %r1617, %r2421;
	mul.wide.u32 	%rd824, %r1618, -65535;
	shr.u64 	%rd825, %rd824, 48;
	cvt.u32.u64 	%r1619, %rd825;
	mul.lo.s32 	%r1620, %r1619, 65537;
	sub.s32 	%r1621, %r1618, %r1620;
	st.global.u32 	[%rd109], %r1621;
	add.s32 	%r2422, %r2422, 4;
	add.s32 	%r2419, %r2419, -4;
	setp.ne.s32 	%p177, %r2419, 0;
	@%p177 bra 	$L__BB6_206;

$L__BB6_211:
	setp.eq.s32 	%p178, %r240, 0;
	@%p178 bra 	$L__BB6_217;

	setp.eq.s32 	%p179, %r240, 1;
	add.s32 	%r310, %r2422, %r2417;
	mul.wide.u32 	%rd826, %r310, 4;
	add.s64 	%rd827, %rd10, %rd826;
	add.s32 	%r1622, %r310, %r235;
	mul.wide.u32 	%rd828, %r1622, 4;
	add.s64 	%rd829, %rd10, %rd828;
	ld.global.u32 	%r1623, [%rd829];
	mul.wide.u32 	%rd830, %r1623, -65535;
	shr.u64 	%rd831, %rd830, 48;
	cvt.u32.u64 	%r1624, %rd831;
	mul.lo.s32 	%r1625, %r1624, 65537;
	sub.s32 	%r1626, %r1623, %r1625;
	ld.global.u32 	%r1627, [%rd827];
	add.s32 	%r1628, %r1626, %r1627;
	mul.wide.u32 	%rd832, %r1628, -65535;
	shr.u64 	%rd833, %rd832, 48;
	cvt.u32.u64 	%r1629, %rd833;
	mul.lo.s32 	%r1630, %r1629, 65537;
	sub.s32 	%r1631, %r1628, %r1630;
	st.global.u32 	[%rd827], %r1631;
	add.s32 	%r1632, %r1627, 65537;
	sub.s32 	%r1633, %r1632, %r1626;
	mul.wide.u32 	%rd834, %r1633, -65535;
	shr.u64 	%rd835, %rd834, 48;
	cvt.u32.u64 	%r1634, %rd835;
	mul.lo.s32 	%r1635, %r1634, 65537;
	sub.s32 	%r1636, %r1633, %r1635;
	st.global.u32 	[%rd829], %r1636;
	@%p179 bra 	$L__BB6_217;

	add.s32 	%r1638, %r310, 1;
	mov.u32 	%r2423, 1;
	mul.wide.u32 	%rd836, %r1638, 4;
	add.s64 	%rd110, %rd10, %rd836;
	ld.global.u32 	%r311, [%rd110];
	add.s32 	%r1639, %r1638, %r235;
	mul.wide.u32 	%rd837, %r1639, 4;
	add.s64 	%rd111, %rd10, %rd837;
	ld.global.u32 	%r312, [%rd111];
	setp.eq.s32 	%p180, %r312, 65536;
	@%p180 bra 	$L__BB6_215;

	shl.b32 	%r1640, %r312, 16;
	mul.wide.u32 	%rd838, %r1640, -65535;
	shr.u64 	%rd839, %rd838, 48;
	cvt.u32.u64 	%r1641, %rd839;
	mul.lo.s32 	%r1642, %r1641, 65537;
	sub.s32 	%r2423, %r1640, %r1642;

$L__BB6_215:
	add.s32 	%r1643, %r2423, %r311;
	mul.wide.u32 	%rd840, %r1643, -65535;
	shr.u64 	%rd841, %rd840, 48;
	cvt.u32.u64 	%r1644, %rd841;
	mul.lo.s32 	%r1645, %r1644, 65537;
	sub.s32 	%r1646, %r1643, %r1645;
	st.global.u32 	[%rd110], %r1646;
	add.s32 	%r1647, %r311, 65537;
	sub.s32 	%r1648, %r1647, %r2423;
	mul.wide.u32 	%rd842, %r1648, -65535;
	shr.u64 	%rd843, %rd842, 48;
	cvt.u32.u64 	%r1649, %rd843;
	mul.lo.s32 	%r1650, %r1649, 65537;
	sub.s32 	%r1651, %r1648, %r1650;
	st.global.u32 	[%rd111], %r1651;
	setp.eq.s32 	%p181, %r240, 2;
	@%p181 bra 	$L__BB6_217;

	add.s32 	%r1652, %r310, 2;
	mul.wide.u32 	%rd844, %r1652, 4;
	add.s64 	%rd845, %rd10, %rd844;
	add.s32 	%r1653, %r1652, %r235;
	mul.wide.u32 	%rd846, %r1653, 4;
	add.s64 	%rd847, %rd10, %rd846;
	ld.global.u32 	%r1654, [%rd847];
	mul.wide.u32 	%rd848, %r1654, -65535;
	shr.u64 	%rd849, %rd848, 48;
	cvt.u32.u64 	%r1655, %rd849;
	mul.lo.s32 	%r1656, %r1655, 65537;
	sub.s32 	%r1657, %r1654, %r1656;
	ld.global.u32 	%r1658, [%rd845];
	add.s32 	%r1659, %r1657, %r1658;
	mul.wide.u32 	%rd850, %r1659, -65535;
	shr.u64 	%rd851, %rd850, 48;
	cvt.u32.u64 	%r1660, %rd851;
	mul.lo.s32 	%r1661, %r1660, 65537;
	sub.s32 	%r1662, %r1659, %r1661;
	st.global.u32 	[%rd845], %r1662;
	add.s32 	%r1663, %r1658, 65537;
	sub.s32 	%r1664, %r1663, %r1657;
	mul.wide.u32 	%rd852, %r1664, -65535;
	shr.u64 	%rd853, %rd852, 48;
	cvt.u32.u64 	%r1665, %rd853;
	mul.lo.s32 	%r1666, %r1665, 65537;
	sub.s32 	%r1667, %r1664, %r1666;
	st.global.u32 	[%rd847], %r1667;

$L__BB6_217:
	add.s32 	%r2417, %r2417, %r236;
	setp.lt.u32 	%p182, %r2417, 64;
	@%p182 bra 	$L__BB6_204;
	bra.uni 	$L__BB6_218;

$L__BB6_180:
	add.s32 	%r241, %r235, 3;
	sub.s32 	%r242, %r240, %r238;
	mov.u32 	%r1432, 0;
	mov.u32 	%r2403, %r1432;

$L__BB6_181:
	setp.lt.u32 	%p147, %r239, 3;
	mov.u32 	%r2413, 1;
	mov.u32 	%r2412, %r1432;
	@%p147 bra 	$L__BB6_192;

	add.s32 	%r2405, %r2403, 3;
	add.s32 	%r2404, %r241, %r2403;
	add.s32 	%r246, %r2403, 1;
	add.s32 	%r247, %r235, %r246;
	add.s32 	%r248, %r235, %r2403;
	mov.u32 	%r2412, 0;

$L__BB6_183:
	add.s32 	%r1438, %r2403, %r2412;
	mul.wide.u32 	%rd722, %r1438, 4;
	add.s64 	%rd92, %rd10, %rd722;
	ld.global.u32 	%r253, [%rd92];
	add.s32 	%r1439, %r248, %r2412;
	mul.wide.u32 	%rd723, %r1439, 4;
	add.s64 	%rd93, %rd10, %rd723;
	ld.global.u32 	%r254, [%rd93];
	setp.eq.s32 	%p148, %r254, 65536;
	setp.eq.s32 	%p149, %r2413, 65536;
	and.pred  	%p150, %p149, %p148;
	mov.u32 	%r2409, 1;
	mov.u32 	%r2408, %r2409;
	@%p150 bra 	$L__BB6_185;

	mul.lo.s32 	%r1440, %r254, %r2413;
	mul.wide.u32 	%rd724, %r1440, -65535;
	shr.u64 	%rd725, %rd724, 48;
	cvt.u32.u64 	%r1441, %rd725;
	mul.lo.s32 	%r1442, %r1441, 65537;
	sub.s32 	%r2408, %r1440, %r1442;

$L__BB6_185:
	add.s32 	%r1444, %r2408, %r253;
	mul.wide.u32 	%rd726, %r1444, -65535;
	shr.u64 	%rd727, %rd726, 48;
	cvt.u32.u64 	%r1445, %rd727;
	mul.lo.s32 	%r1446, %r1445, 65537;
	sub.s32 	%r1447, %r1444, %r1446;
	st.global.u32 	[%rd92], %r1447;
	add.s32 	%r1448, %r253, 65537;
	sub.s32 	%r1449, %r1448, %r2408;
	mul.wide.u32 	%rd728, %r1449, -65535;
	shr.u64 	%rd729, %rd728, 48;
	cvt.u32.u64 	%r1450, %rd729;
	mul.lo.s32 	%r1451, %r1450, 65537;
	sub.s32 	%r1452, %r1449, %r1451;
	st.global.u32 	[%rd93], %r1452;
	mul.lo.s32 	%r1453, %r2413, %r237;
	mul.wide.u32 	%rd730, %r1453, -65535;
	shr.u64 	%rd731, %rd730, 48;
	cvt.u32.u64 	%r1454, %rd731;
	mul.lo.s32 	%r1455, %r1454, 65537;
	sub.s32 	%r257, %r1453, %r1455;
	add.s32 	%r1456, %r246, %r2412;
	mul.wide.u32 	%rd732, %r1456, 4;
	add.s64 	%rd94, %rd10, %rd732;
	ld.global.u32 	%r258, [%rd94];
	add.s32 	%r1457, %r247, %r2412;
	mul.wide.u32 	%rd733, %r1457, 4;
	add.s64 	%rd95, %rd10, %rd733;
	ld.global.u32 	%r259, [%rd95];
	setp.eq.s32 	%p151, %r259, 65536;
	setp.eq.s32 	%p152, %r257, 65536;
	and.pred  	%p153, %p152, %p151;
	@%p153 bra 	$L__BB6_187;

	mul.lo.s32 	%r1458, %r259, %r257;
	mul.wide.u32 	%rd734, %r1458, -65535;
	shr.u64 	%rd735, %rd734, 48;
	cvt.u32.u64 	%r1459, %rd735;
	mul.lo.s32 	%r1460, %r1459, 65537;
	sub.s32 	%r2409, %r1458, %r1460;

$L__BB6_187:
	add.s32 	%r1462, %r2409, %r258;
	mul.wide.u32 	%rd736, %r1462, -65535;
	shr.u64 	%rd737, %rd736, 48;
	cvt.u32.u64 	%r1463, %rd737;
	mul.lo.s32 	%r1464, %r1463, 65537;
	sub.s32 	%r1465, %r1462, %r1464;
	st.global.u32 	[%rd94], %r1465;
	add.s32 	%r1466, %r258, 65537;
	sub.s32 	%r1467, %r1466, %r2409;
	mul.wide.u32 	%rd738, %r1467, -65535;
	shr.u64 	%rd739, %rd738, 48;
	cvt.u32.u64 	%r1468, %rd739;
	mul.lo.s32 	%r1469, %r1468, 65537;
	sub.s32 	%r1470, %r1467, %r1469;
	st.global.u32 	[%rd95], %r1470;
	mul.lo.s32 	%r1471, %r257, %r237;
	mul.wide.u32 	%rd740, %r1471, -65535;
	shr.u64 	%rd741, %rd740, 48;
	cvt.u32.u64 	%r1472, %rd741;
	mul.lo.s32 	%r1473, %r1472, 65537;
	sub.s32 	%r262, %r1471, %r1473;
	add.s32 	%r1474, %r2405, -1;
	mul.wide.u32 	%rd742, %r1474, 4;
	add.s64 	%rd96, %rd10, %rd742;
	ld.global.u32 	%r263, [%rd96];
	add.s32 	%r1475, %r2404, -1;
	mul.wide.u32 	%rd743, %r1475, 4;
	add.s64 	%rd97, %rd10, %rd743;
	ld.global.u32 	%r264, [%rd97];
	setp.eq.s32 	%p154, %r264, 65536;
	setp.eq.s32 	%p155, %r262, 65536;
	and.pred  	%p156, %p155, %p154;
	mov.u32 	%r2411, 1;
	mov.u32 	%r2410, %r2411;
	@%p156 bra 	$L__BB6_189;

	mul.lo.s32 	%r1476, %r264, %r262;
	mul.wide.u32 	%rd744, %r1476, -65535;
	shr.u64 	%rd745, %rd744, 48;
	cvt.u32.u64 	%r1477, %rd745;
	mul.lo.s32 	%r1478, %r1477, 65537;
	sub.s32 	%r2410, %r1476, %r1478;

$L__BB6_189:
	add.s32 	%r1480, %r2410, %r263;
	mul.wide.u32 	%rd746, %r1480, -65535;
	shr.u64 	%rd747, %rd746, 48;
	cvt.u32.u64 	%r1481, %rd747;
	mul.lo.s32 	%r1482, %r1481, 65537;
	sub.s32 	%r1483, %r1480, %r1482;
	st.global.u32 	[%rd96], %r1483;
	add.s32 	%r1484, %r263, 65537;
	sub.s32 	%r1485, %r1484, %r2410;
	mul.wide.u32 	%rd748, %r1485, -65535;
	shr.u64 	%rd749, %rd748, 48;
	cvt.u32.u64 	%r1486, %rd749;
	mul.lo.s32 	%r1487, %r1486, 65537;
	sub.s32 	%r1488, %r1485, %r1487;
	st.global.u32 	[%rd97], %r1488;
	mul.lo.s32 	%r1489, %r262, %r237;
	mul.wide.u32 	%rd750, %r1489, -65535;
	shr.u64 	%rd751, %rd750, 48;
	cvt.u32.u64 	%r1490, %rd751;
	mul.lo.s32 	%r1491, %r1490, 65537;
	sub.s32 	%r267, %r1489, %r1491;
	mul.wide.u32 	%rd752, %r2405, 4;
	add.s64 	%rd98, %rd10, %rd752;
	ld.global.u32 	%r268, [%rd98];
	mul.wide.u32 	%rd753, %r2404, 4;
	add.s64 	%rd99, %rd10, %rd753;
	ld.global.u32 	%r269, [%rd99];
	setp.eq.s32 	%p157, %r269, 65536;
	setp.eq.s32 	%p158, %r267, 65536;
	and.pred  	%p159, %p158, %p157;
	@%p159 bra 	$L__BB6_191;

	mul.lo.s32 	%r1492, %r269, %r267;
	mul.wide.u32 	%rd754, %r1492, -65535;
	shr.u64 	%rd755, %rd754, 48;
	cvt.u32.u64 	%r1493, %rd755;
	mul.lo.s32 	%r1494, %r1493, 65537;
	sub.s32 	%r2411, %r1492, %r1494;

$L__BB6_191:
	add.s32 	%r1495, %r2411, %r268;
	mul.wide.u32 	%rd756, %r1495, -65535;
	shr.u64 	%rd757, %rd756, 48;
	cvt.u32.u64 	%r1496, %rd757;
	mul.lo.s32 	%r1497, %r1496, 65537;
	sub.s32 	%r1498, %r1495, %r1497;
	st.global.u32 	[%rd98], %r1498;
	add.s32 	%r1499, %r268, 65537;
	sub.s32 	%r1500, %r1499, %r2411;
	mul.wide.u32 	%rd758, %r1500, -65535;
	shr.u64 	%rd759, %rd758, 48;
	cvt.u32.u64 	%r1501, %rd759;
	mul.lo.s32 	%r1502, %r1501, 65537;
	sub.s32 	%r1503, %r1500, %r1502;
	st.global.u32 	[%rd99], %r1503;
	mul.lo.s32 	%r1504, %r267, %r237;
	mul.wide.u32 	%rd760, %r1504, -65535;
	shr.u64 	%rd761, %rd760, 48;
	cvt.u32.u64 	%r1505, %rd761;
	mul.lo.s32 	%r1506, %r1505, 65537;
	sub.s32 	%r2413, %r1504, %r1506;
	add.s32 	%r2405, %r2405, 4;
	add.s32 	%r2404, %r2404, 4;
	add.s32 	%r2412, %r2412, 4;
	add.s32 	%r1507, %r242, %r2412;
	setp.ne.s32 	%p160, %r1507, 0;
	@%p160 bra 	$L__BB6_183;

$L__BB6_192:
	setp.eq.s32 	%p161, %r240, 0;
	@%p161 bra 	$L__BB6_202;

	add.s32 	%r278, %r2412, %r2403;
	mul.wide.u32 	%rd762, %r278, 4;
	add.s64 	%rd100, %rd10, %rd762;
	ld.global.u32 	%r279, [%rd100];
	add.s32 	%r1509, %r278, %r235;
	mul.wide.u32 	%rd763, %r1509, 4;
	add.s64 	%rd101, %rd10, %rd763;
	ld.global.u32 	%r280, [%rd101];
	setp.eq.s32 	%p162, %r280, 65536;
	setp.eq.s32 	%p163, %r2413, 65536;
	and.pred  	%p164, %p163, %p162;
	mov.u32 	%r2414, 1;
	@%p164 bra 	$L__BB6_195;

	mul.lo.s32 	%r1510, %r280, %r2413;
	mul.wide.u32 	%rd764, %r1510, -65535;
	shr.u64 	%rd765, %rd764, 48;
	cvt.u32.u64 	%r1511, %rd765;
	mul.lo.s32 	%r1512, %r1511, 65537;
	sub.s32 	%r2414, %r1510, %r1512;

$L__BB6_195:
	add.s32 	%r1513, %r2414, %r279;
	mul.wide.u32 	%rd766, %r1513, -65535;
	shr.u64 	%rd767, %rd766, 48;
	cvt.u32.u64 	%r1514, %rd767;
	mul.lo.s32 	%r1515, %r1514, 65537;
	sub.s32 	%r1516, %r1513, %r1515;
	st.global.u32 	[%rd100], %r1516;
	add.s32 	%r1517, %r279, 65537;
	sub.s32 	%r1518, %r1517, %r2414;
	mul.wide.u32 	%rd768, %r1518, -65535;
	shr.u64 	%rd769, %rd768, 48;
	cvt.u32.u64 	%r1519, %rd769;
	mul.lo.s32 	%r1520, %r1519, 65537;
	sub.s32 	%r1521, %r1518, %r1520;
	st.global.u32 	[%rd101], %r1521;
	mul.lo.s32 	%r1522, %r2413, %r237;
	mul.wide.u32 	%rd770, %r1522, -65535;
	shr.u64 	%rd771, %rd770, 48;
	cvt.u32.u64 	%r1523, %rd771;
	mul.lo.s32 	%r1524, %r1523, 65537;
	sub.s32 	%r283, %r1522, %r1524;
	setp.eq.s32 	%p165, %r240, 1;
	@%p165 bra 	$L__BB6_202;

	add.s32 	%r1526, %r278, 1;
	mov.u32 	%r2415, 1;
	mul.wide.u32 	%rd772, %r1526, 4;
	add.s64 	%rd102, %rd10, %rd772;
	ld.global.u32 	%r284, [%rd102];
	add.s32 	%r1527, %r1526, %r235;
	mul.wide.u32 	%rd773, %r1527, 4;
	add.s64 	%rd103, %rd10, %rd773;
	ld.global.u32 	%r285, [%rd103];
	setp.eq.s32 	%p166, %r285, 65536;
	setp.eq.s32 	%p167, %r283, 65536;
	and.pred  	%p168, %p167, %p166;
	@%p168 bra 	$L__BB6_198;

	mul.lo.s32 	%r1528, %r285, %r283;
	mul.wide.u32 	%rd774, %r1528, -65535;
	shr.u64 	%rd775, %rd774, 48;
	cvt.u32.u64 	%r1529, %rd775;
	mul.lo.s32 	%r1530, %r1529, 65537;
	sub.s32 	%r2415, %r1528, %r1530;

$L__BB6_198:
	add.s32 	%r1531, %r2415, %r284;
	mul.wide.u32 	%rd776, %r1531, -65535;
	shr.u64 	%rd777, %rd776, 48;
	cvt.u32.u64 	%r1532, %rd777;
	mul.lo.s32 	%r1533, %r1532, 65537;
	sub.s32 	%r1534, %r1531, %r1533;
	st.global.u32 	[%rd102], %r1534;
	add.s32 	%r1535, %r284, 65537;
	sub.s32 	%r1536, %r1535, %r2415;
	mul.wide.u32 	%rd778, %r1536, -65535;
	shr.u64 	%rd779, %rd778, 48;
	cvt.u32.u64 	%r1537, %rd779;
	mul.lo.s32 	%r1538, %r1537, 65537;
	sub.s32 	%r1539, %r1536, %r1538;
	st.global.u32 	[%rd103], %r1539;
	mul.lo.s32 	%r1540, %r283, %r237;
	mul.wide.u32 	%rd780, %r1540, -65535;
	shr.u64 	%rd781, %rd780, 48;
	cvt.u32.u64 	%r1541, %rd781;
	mul.lo.s32 	%r1542, %r1541, 65537;
	sub.s32 	%r288, %r1540, %r1542;
	setp.eq.s32 	%p169, %r240, 2;
	@%p169 bra 	$L__BB6_202;

	add.s32 	%r1544, %r278, 2;
	mul.wide.u32 	%rd782, %r1544, 4;
	add.s64 	%rd104, %rd10, %rd782;
	ld.global.u32 	%r289, [%rd104];
	add.s32 	%r1545, %r1544, %r235;
	mul.wide.u32 	%rd783, %r1545, 4;
	add.s64 	%rd105, %rd10, %rd783;
	ld.global.u32 	%r290, [%rd105];
	setp.eq.s32 	%p170, %r290, 65536;
	setp.eq.s32 	%p171, %r288, 65536;
	and.pred  	%p172, %p171, %p170;
	mov.u32 	%r2416, 1;
	@%p172 bra 	$L__BB6_201;

	mul.lo.s32 	%r1546, %r290, %r288;
	mul.wide.u32 	%rd784, %r1546, -65535;
	shr.u64 	%rd785, %rd784, 48;
	cvt.u32.u64 	%r1547, %rd785;
	mul.lo.s32 	%r1548, %r1547, 65537;
	sub.s32 	%r2416, %r1546, %r1548;

$L__BB6_201:
	add.s32 	%r1549, %r2416, %r289;
	mul.wide.u32 	%rd786, %r1549, -65535;
	shr.u64 	%rd787, %rd786, 48;
	cvt.u32.u64 	%r1550, %rd787;
	mul.lo.s32 	%r1551, %r1550, 65537;
	sub.s32 	%r1552, %r1549, %r1551;
	st.global.u32 	[%rd104], %r1552;
	add.s32 	%r1553, %r289, 65537;
	sub.s32 	%r1554, %r1553, %r2416;
	mul.wide.u32 	%rd788, %r1554, -65535;
	shr.u64 	%rd789, %rd788, 48;
	cvt.u32.u64 	%r1555, %rd789;
	mul.lo.s32 	%r1556, %r1555, 65537;
	sub.s32 	%r1557, %r1554, %r1556;
	st.global.u32 	[%rd105], %r1557;

$L__BB6_202:
	add.s32 	%r2403, %r2403, %r236;
	setp.lt.u32 	%p173, %r2403, 64;
	@%p173 bra 	$L__BB6_181;

$L__BB6_218:
	add.s32 	%r2402, %r2402, 1;
	setp.lt.u32 	%p183, %r2402, 6;
	@%p183 bra 	$L__BB6_179;

	ld.global.u32 	%r1668, [%rd48+256];
	mul.wide.u32 	%rd854, %r1668, -65535;
	shr.u64 	%rd855, %rd854, 48;
	cvt.u32.u64 	%r1669, %rd855;
	mul.lo.s32 	%r1670, %r1669, 65537;
	sub.s32 	%r317, %r1668, %r1670;
	setp.eq.s32 	%p184, %r317, 65536;
	ld.global.u32 	%r318, [%rd10];
	@%p184 bra 	$L__BB6_221;
	bra.uni 	$L__BB6_220;

$L__BB6_221:
	setp.eq.s32 	%p185, %r318, 65536;
	mov.u32 	%r2425, 1;
	mov.u32 	%r2424, %r2425;
	@%p185 bra 	$L__BB6_223;

	shl.b32 	%r1991, %r318, 16;
	mul.wide.u32 	%rd984, %r1991, -65535;
	shr.u64 	%rd985, %rd984, 48;
	cvt.u32.u64 	%r1992, %rd985;
	mul.lo.s32 	%r1993, %r1992, 65537;
	sub.s32 	%r2424, %r1991, %r1993;

$L__BB6_223:
	st.global.u32 	[%rd10], %r2424;
	ld.global.u32 	%r321, [%rd10+4];
	setp.eq.s32 	%p186, %r321, 65536;
	@%p186 bra 	$L__BB6_225;

	shl.b32 	%r1995, %r321, 16;
	mul.wide.u32 	%rd986, %r1995, -65535;
	shr.u64 	%rd987, %rd986, 48;
	cvt.u32.u64 	%r1996, %rd987;
	mul.lo.s32 	%r1997, %r1996, 65537;
	sub.s32 	%r2425, %r1995, %r1997;

$L__BB6_225:
	st.global.u32 	[%rd10+4], %r2425;
	ld.global.u32 	%r324, [%rd10+8];
	setp.eq.s32 	%p187, %r324, 65536;
	mov.u32 	%r2427, 1;
	mov.u32 	%r2426, %r2427;
	@%p187 bra 	$L__BB6_227;

	shl.b32 	%r1999, %r324, 16;
	mul.wide.u32 	%rd988, %r1999, -65535;
	shr.u64 	%rd989, %rd988, 48;
	cvt.u32.u64 	%r2000, %rd989;
	mul.lo.s32 	%r2001, %r2000, 65537;
	sub.s32 	%r2426, %r1999, %r2001;

$L__BB6_227:
	st.global.u32 	[%rd10+8], %r2426;
	ld.global.u32 	%r327, [%rd10+12];
	setp.eq.s32 	%p188, %r327, 65536;
	@%p188 bra 	$L__BB6_229;

	shl.b32 	%r2003, %r327, 16;
	mul.wide.u32 	%rd990, %r2003, -65535;
	shr.u64 	%rd991, %rd990, 48;
	cvt.u32.u64 	%r2004, %rd991;
	mul.lo.s32 	%r2005, %r2004, 65537;
	sub.s32 	%r2427, %r2003, %r2005;

$L__BB6_229:
	st.global.u32 	[%rd10+12], %r2427;
	ld.global.u32 	%r330, [%rd10+16];
	setp.eq.s32 	%p189, %r330, 65536;
	mov.u32 	%r2429, 1;
	mov.u32 	%r2428, %r2429;
	@%p189 bra 	$L__BB6_231;

	shl.b32 	%r2007, %r330, 16;
	mul.wide.u32 	%rd992, %r2007, -65535;
	shr.u64 	%rd993, %rd992, 48;
	cvt.u32.u64 	%r2008, %rd993;
	mul.lo.s32 	%r2009, %r2008, 65537;
	sub.s32 	%r2428, %r2007, %r2009;

$L__BB6_231:
	st.global.u32 	[%rd10+16], %r2428;
	ld.global.u32 	%r333, [%rd10+20];
	setp.eq.s32 	%p190, %r333, 65536;
	@%p190 bra 	$L__BB6_233;

	shl.b32 	%r2011, %r333, 16;
	mul.wide.u32 	%rd994, %r2011, -65535;
	shr.u64 	%rd995, %rd994, 48;
	cvt.u32.u64 	%r2012, %rd995;
	mul.lo.s32 	%r2013, %r2012, 65537;
	sub.s32 	%r2429, %r2011, %r2013;

$L__BB6_233:
	st.global.u32 	[%rd10+20], %r2429;
	ld.global.u32 	%r336, [%rd10+24];
	setp.eq.s32 	%p191, %r336, 65536;
	mov.u32 	%r2431, 1;
	mov.u32 	%r2430, %r2431;
	@%p191 bra 	$L__BB6_235;

	shl.b32 	%r2015, %r336, 16;
	mul.wide.u32 	%rd996, %r2015, -65535;
	shr.u64 	%rd997, %rd996, 48;
	cvt.u32.u64 	%r2016, %rd997;
	mul.lo.s32 	%r2017, %r2016, 65537;
	sub.s32 	%r2430, %r2015, %r2017;

$L__BB6_235:
	st.global.u32 	[%rd10+24], %r2430;
	ld.global.u32 	%r339, [%rd10+28];
	setp.eq.s32 	%p192, %r339, 65536;
	@%p192 bra 	$L__BB6_237;

	shl.b32 	%r2019, %r339, 16;
	mul.wide.u32 	%rd998, %r2019, -65535;
	shr.u64 	%rd999, %rd998, 48;
	cvt.u32.u64 	%r2020, %rd999;
	mul.lo.s32 	%r2021, %r2020, 65537;
	sub.s32 	%r2431, %r2019, %r2021;

$L__BB6_237:
	st.global.u32 	[%rd10+28], %r2431;
	ld.global.u32 	%r342, [%rd10+32];
	setp.eq.s32 	%p193, %r342, 65536;
	mov.u32 	%r2433, 1;
	mov.u32 	%r2432, %r2433;
	@%p193 bra 	$L__BB6_239;

	shl.b32 	%r2023, %r342, 16;
	mul.wide.u32 	%rd1000, %r2023, -65535;
	shr.u64 	%rd1001, %rd1000, 48;
	cvt.u32.u64 	%r2024, %rd1001;
	mul.lo.s32 	%r2025, %r2024, 65537;
	sub.s32 	%r2432, %r2023, %r2025;

$L__BB6_239:
	st.global.u32 	[%rd10+32], %r2432;
	ld.global.u32 	%r345, [%rd10+36];
	setp.eq.s32 	%p194, %r345, 65536;
	@%p194 bra 	$L__BB6_241;

	shl.b32 	%r2027, %r345, 16;
	mul.wide.u32 	%rd1002, %r2027, -65535;
	shr.u64 	%rd1003, %rd1002, 48;
	cvt.u32.u64 	%r2028, %rd1003;
	mul.lo.s32 	%r2029, %r2028, 65537;
	sub.s32 	%r2433, %r2027, %r2029;

$L__BB6_241:
	st.global.u32 	[%rd10+36], %r2433;
	ld.global.u32 	%r348, [%rd10+40];
	setp.eq.s32 	%p195, %r348, 65536;
	mov.u32 	%r2435, 1;
	mov.u32 	%r2434, %r2435;
	@%p195 bra 	$L__BB6_243;

	shl.b32 	%r2031, %r348, 16;
	mul.wide.u32 	%rd1004, %r2031, -65535;
	shr.u64 	%rd1005, %rd1004, 48;
	cvt.u32.u64 	%r2032, %rd1005;
	mul.lo.s32 	%r2033, %r2032, 65537;
	sub.s32 	%r2434, %r2031, %r2033;

$L__BB6_243:
	st.global.u32 	[%rd10+40], %r2434;
	ld.global.u32 	%r351, [%rd10+44];
	setp.eq.s32 	%p196, %r351, 65536;
	@%p196 bra 	$L__BB6_245;

	shl.b32 	%r2035, %r351, 16;
	mul.wide.u32 	%rd1006, %r2035, -65535;
	shr.u64 	%rd1007, %rd1006, 48;
	cvt.u32.u64 	%r2036, %rd1007;
	mul.lo.s32 	%r2037, %r2036, 65537;
	sub.s32 	%r2435, %r2035, %r2037;

$L__BB6_245:
	st.global.u32 	[%rd10+44], %r2435;
	ld.global.u32 	%r354, [%rd10+48];
	setp.eq.s32 	%p197, %r354, 65536;
	mov.u32 	%r2437, 1;
	mov.u32 	%r2436, %r2437;
	@%p197 bra 	$L__BB6_247;

	shl.b32 	%r2039, %r354, 16;
	mul.wide.u32 	%rd1008, %r2039, -65535;
	shr.u64 	%rd1009, %rd1008, 48;
	cvt.u32.u64 	%r2040, %rd1009;
	mul.lo.s32 	%r2041, %r2040, 65537;
	sub.s32 	%r2436, %r2039, %r2041;

$L__BB6_247:
	st.global.u32 	[%rd10+48], %r2436;
	ld.global.u32 	%r357, [%rd10+52];
	setp.eq.s32 	%p198, %r357, 65536;
	@%p198 bra 	$L__BB6_249;

	shl.b32 	%r2043, %r357, 16;
	mul.wide.u32 	%rd1010, %r2043, -65535;
	shr.u64 	%rd1011, %rd1010, 48;
	cvt.u32.u64 	%r2044, %rd1011;
	mul.lo.s32 	%r2045, %r2044, 65537;
	sub.s32 	%r2437, %r2043, %r2045;

$L__BB6_249:
	st.global.u32 	[%rd10+52], %r2437;
	ld.global.u32 	%r360, [%rd10+56];
	setp.eq.s32 	%p199, %r360, 65536;
	mov.u32 	%r2439, 1;
	mov.u32 	%r2438, %r2439;
	@%p199 bra 	$L__BB6_251;

	shl.b32 	%r2047, %r360, 16;
	mul.wide.u32 	%rd1012, %r2047, -65535;
	shr.u64 	%rd1013, %rd1012, 48;
	cvt.u32.u64 	%r2048, %rd1013;
	mul.lo.s32 	%r2049, %r2048, 65537;
	sub.s32 	%r2438, %r2047, %r2049;

$L__BB6_251:
	st.global.u32 	[%rd10+56], %r2438;
	ld.global.u32 	%r363, [%rd10+60];
	setp.eq.s32 	%p200, %r363, 65536;
	@%p200 bra 	$L__BB6_253;

	shl.b32 	%r2051, %r363, 16;
	mul.wide.u32 	%rd1014, %r2051, -65535;
	shr.u64 	%rd1015, %rd1014, 48;
	cvt.u32.u64 	%r2052, %rd1015;
	mul.lo.s32 	%r2053, %r2052, 65537;
	sub.s32 	%r2439, %r2051, %r2053;

$L__BB6_253:
	st.global.u32 	[%rd10+60], %r2439;
	ld.global.u32 	%r366, [%rd10+64];
	setp.eq.s32 	%p201, %r366, 65536;
	mov.u32 	%r2441, 1;
	mov.u32 	%r2440, %r2441;
	@%p201 bra 	$L__BB6_255;

	shl.b32 	%r2055, %r366, 16;
	mul.wide.u32 	%rd1016, %r2055, -65535;
	shr.u64 	%rd1017, %rd1016, 48;
	cvt.u32.u64 	%r2056, %rd1017;
	mul.lo.s32 	%r2057, %r2056, 65537;
	sub.s32 	%r2440, %r2055, %r2057;

$L__BB6_255:
	st.global.u32 	[%rd10+64], %r2440;
	ld.global.u32 	%r369, [%rd10+68];
	setp.eq.s32 	%p202, %r369, 65536;
	@%p202 bra 	$L__BB6_257;

	shl.b32 	%r2059, %r369, 16;
	mul.wide.u32 	%rd1018, %r2059, -65535;
	shr.u64 	%rd1019, %rd1018, 48;
	cvt.u32.u64 	%r2060, %rd1019;
	mul.lo.s32 	%r2061, %r2060, 65537;
	sub.s32 	%r2441, %r2059, %r2061;

$L__BB6_257:
	st.global.u32 	[%rd10+68], %r2441;
	ld.global.u32 	%r372, [%rd10+72];
	setp.eq.s32 	%p203, %r372, 65536;
	mov.u32 	%r2443, 1;
	mov.u32 	%r2442, %r2443;
	@%p203 bra 	$L__BB6_259;

	shl.b32 	%r2063, %r372, 16;
	mul.wide.u32 	%rd1020, %r2063, -65535;
	shr.u64 	%rd1021, %rd1020, 48;
	cvt.u32.u64 	%r2064, %rd1021;
	mul.lo.s32 	%r2065, %r2064, 65537;
	sub.s32 	%r2442, %r2063, %r2065;

$L__BB6_259:
	st.global.u32 	[%rd10+72], %r2442;
	ld.global.u32 	%r375, [%rd10+76];
	setp.eq.s32 	%p204, %r375, 65536;
	@%p204 bra 	$L__BB6_261;

	shl.b32 	%r2067, %r375, 16;
	mul.wide.u32 	%rd1022, %r2067, -65535;
	shr.u64 	%rd1023, %rd1022, 48;
	cvt.u32.u64 	%r2068, %rd1023;
	mul.lo.s32 	%r2069, %r2068, 65537;
	sub.s32 	%r2443, %r2067, %r2069;

$L__BB6_261:
	st.global.u32 	[%rd10+76], %r2443;
	ld.global.u32 	%r378, [%rd10+80];
	setp.eq.s32 	%p205, %r378, 65536;
	mov.u32 	%r2445, 1;
	mov.u32 	%r2444, %r2445;
	@%p205 bra 	$L__BB6_263;

	shl.b32 	%r2071, %r378, 16;
	mul.wide.u32 	%rd1024, %r2071, -65535;
	shr.u64 	%rd1025, %rd1024, 48;
	cvt.u32.u64 	%r2072, %rd1025;
	mul.lo.s32 	%r2073, %r2072, 65537;
	sub.s32 	%r2444, %r2071, %r2073;

$L__BB6_263:
	st.global.u32 	[%rd10+80], %r2444;
	ld.global.u32 	%r381, [%rd10+84];
	setp.eq.s32 	%p206, %r381, 65536;
	@%p206 bra 	$L__BB6_265;

	shl.b32 	%r2075, %r381, 16;
	mul.wide.u32 	%rd1026, %r2075, -65535;
	shr.u64 	%rd1027, %rd1026, 48;
	cvt.u32.u64 	%r2076, %rd1027;
	mul.lo.s32 	%r2077, %r2076, 65537;
	sub.s32 	%r2445, %r2075, %r2077;

$L__BB6_265:
	st.global.u32 	[%rd10+84], %r2445;
	ld.global.u32 	%r384, [%rd10+88];
	setp.eq.s32 	%p207, %r384, 65536;
	mov.u32 	%r2447, 1;
	mov.u32 	%r2446, %r2447;
	@%p207 bra 	$L__BB6_267;

	shl.b32 	%r2079, %r384, 16;
	mul.wide.u32 	%rd1028, %r2079, -65535;
	shr.u64 	%rd1029, %rd1028, 48;
	cvt.u32.u64 	%r2080, %rd1029;
	mul.lo.s32 	%r2081, %r2080, 65537;
	sub.s32 	%r2446, %r2079, %r2081;

$L__BB6_267:
	st.global.u32 	[%rd10+88], %r2446;
	ld.global.u32 	%r387, [%rd10+92];
	setp.eq.s32 	%p208, %r387, 65536;
	@%p208 bra 	$L__BB6_269;

	shl.b32 	%r2083, %r387, 16;
	mul.wide.u32 	%rd1030, %r2083, -65535;
	shr.u64 	%rd1031, %rd1030, 48;
	cvt.u32.u64 	%r2084, %rd1031;
	mul.lo.s32 	%r2085, %r2084, 65537;
	sub.s32 	%r2447, %r2083, %r2085;

$L__BB6_269:
	st.global.u32 	[%rd10+92], %r2447;
	ld.global.u32 	%r390, [%rd10+96];
	setp.eq.s32 	%p209, %r390, 65536;
	mov.u32 	%r2449, 1;
	mov.u32 	%r2448, %r2449;
	@%p209 bra 	$L__BB6_271;

	shl.b32 	%r2087, %r390, 16;
	mul.wide.u32 	%rd1032, %r2087, -65535;
	shr.u64 	%rd1033, %rd1032, 48;
	cvt.u32.u64 	%r2088, %rd1033;
	mul.lo.s32 	%r2089, %r2088, 65537;
	sub.s32 	%r2448, %r2087, %r2089;

$L__BB6_271:
	st.global.u32 	[%rd10+96], %r2448;
	ld.global.u32 	%r393, [%rd10+100];
	setp.eq.s32 	%p210, %r393, 65536;
	@%p210 bra 	$L__BB6_273;

	shl.b32 	%r2091, %r393, 16;
	mul.wide.u32 	%rd1034, %r2091, -65535;
	shr.u64 	%rd1035, %rd1034, 48;
	cvt.u32.u64 	%r2092, %rd1035;
	mul.lo.s32 	%r2093, %r2092, 65537;
	sub.s32 	%r2449, %r2091, %r2093;

$L__BB6_273:
	st.global.u32 	[%rd10+100], %r2449;
	ld.global.u32 	%r396, [%rd10+104];
	setp.eq.s32 	%p211, %r396, 65536;
	mov.u32 	%r2451, 1;
	mov.u32 	%r2450, %r2451;
	@%p211 bra 	$L__BB6_275;

	shl.b32 	%r2095, %r396, 16;
	mul.wide.u32 	%rd1036, %r2095, -65535;
	shr.u64 	%rd1037, %rd1036, 48;
	cvt.u32.u64 	%r2096, %rd1037;
	mul.lo.s32 	%r2097, %r2096, 65537;
	sub.s32 	%r2450, %r2095, %r2097;

$L__BB6_275:
	st.global.u32 	[%rd10+104], %r2450;
	ld.global.u32 	%r399, [%rd10+108];
	setp.eq.s32 	%p212, %r399, 65536;
	@%p212 bra 	$L__BB6_277;

	shl.b32 	%r2099, %r399, 16;
	mul.wide.u32 	%rd1038, %r2099, -65535;
	shr.u64 	%rd1039, %rd1038, 48;
	cvt.u32.u64 	%r2100, %rd1039;
	mul.lo.s32 	%r2101, %r2100, 65537;
	sub.s32 	%r2451, %r2099, %r2101;

$L__BB6_277:
	st.global.u32 	[%rd10+108], %r2451;
	ld.global.u32 	%r402, [%rd10+112];
	setp.eq.s32 	%p213, %r402, 65536;
	mov.u32 	%r2453, 1;
	mov.u32 	%r2452, %r2453;
	@%p213 bra 	$L__BB6_279;

	shl.b32 	%r2103, %r402, 16;
	mul.wide.u32 	%rd1040, %r2103, -65535;
	shr.u64 	%rd1041, %rd1040, 48;
	cvt.u32.u64 	%r2104, %rd1041;
	mul.lo.s32 	%r2105, %r2104, 65537;
	sub.s32 	%r2452, %r2103, %r2105;

$L__BB6_279:
	st.global.u32 	[%rd10+112], %r2452;
	ld.global.u32 	%r405, [%rd10+116];
	setp.eq.s32 	%p214, %r405, 65536;
	@%p214 bra 	$L__BB6_281;

	shl.b32 	%r2107, %r405, 16;
	mul.wide.u32 	%rd1042, %r2107, -65535;
	shr.u64 	%rd1043, %rd1042, 48;
	cvt.u32.u64 	%r2108, %rd1043;
	mul.lo.s32 	%r2109, %r2108, 65537;
	sub.s32 	%r2453, %r2107, %r2109;

$L__BB6_281:
	st.global.u32 	[%rd10+116], %r2453;
	ld.global.u32 	%r408, [%rd10+120];
	setp.eq.s32 	%p215, %r408, 65536;
	mov.u32 	%r2455, 1;
	mov.u32 	%r2454, %r2455;
	@%p215 bra 	$L__BB6_283;

	shl.b32 	%r2111, %r408, 16;
	mul.wide.u32 	%rd1044, %r2111, -65535;
	shr.u64 	%rd1045, %rd1044, 48;
	cvt.u32.u64 	%r2112, %rd1045;
	mul.lo.s32 	%r2113, %r2112, 65537;
	sub.s32 	%r2454, %r2111, %r2113;

$L__BB6_283:
	st.global.u32 	[%rd10+120], %r2454;
	ld.global.u32 	%r411, [%rd10+124];
	setp.eq.s32 	%p216, %r411, 65536;
	@%p216 bra 	$L__BB6_285;

	shl.b32 	%r2115, %r411, 16;
	mul.wide.u32 	%rd1046, %r2115, -65535;
	shr.u64 	%rd1047, %rd1046, 48;
	cvt.u32.u64 	%r2116, %rd1047;
	mul.lo.s32 	%r2117, %r2116, 65537;
	sub.s32 	%r2455, %r2115, %r2117;

$L__BB6_285:
	st.global.u32 	[%rd10+124], %r2455;
	ld.global.u32 	%r414, [%rd10+128];
	setp.eq.s32 	%p217, %r414, 65536;
	mov.u32 	%r2457, 1;
	mov.u32 	%r2456, %r2457;
	@%p217 bra 	$L__BB6_287;

	shl.b32 	%r2119, %r414, 16;
	mul.wide.u32 	%rd1048, %r2119, -65535;
	shr.u64 	%rd1049, %rd1048, 48;
	cvt.u32.u64 	%r2120, %rd1049;
	mul.lo.s32 	%r2121, %r2120, 65537;
	sub.s32 	%r2456, %r2119, %r2121;

$L__BB6_287:
	st.global.u32 	[%rd10+128], %r2456;
	ld.global.u32 	%r417, [%rd10+132];
	setp.eq.s32 	%p218, %r417, 65536;
	@%p218 bra 	$L__BB6_289;

	shl.b32 	%r2123, %r417, 16;
	mul.wide.u32 	%rd1050, %r2123, -65535;
	shr.u64 	%rd1051, %rd1050, 48;
	cvt.u32.u64 	%r2124, %rd1051;
	mul.lo.s32 	%r2125, %r2124, 65537;
	sub.s32 	%r2457, %r2123, %r2125;

$L__BB6_289:
	st.global.u32 	[%rd10+132], %r2457;
	ld.global.u32 	%r420, [%rd10+136];
	setp.eq.s32 	%p219, %r420, 65536;
	mov.u32 	%r2459, 1;
	mov.u32 	%r2458, %r2459;
	@%p219 bra 	$L__BB6_291;

	shl.b32 	%r2127, %r420, 16;
	mul.wide.u32 	%rd1052, %r2127, -65535;
	shr.u64 	%rd1053, %rd1052, 48;
	cvt.u32.u64 	%r2128, %rd1053;
	mul.lo.s32 	%r2129, %r2128, 65537;
	sub.s32 	%r2458, %r2127, %r2129;

$L__BB6_291:
	st.global.u32 	[%rd10+136], %r2458;
	ld.global.u32 	%r423, [%rd10+140];
	setp.eq.s32 	%p220, %r423, 65536;
	@%p220 bra 	$L__BB6_293;

	shl.b32 	%r2131, %r423, 16;
	mul.wide.u32 	%rd1054, %r2131, -65535;
	shr.u64 	%rd1055, %rd1054, 48;
	cvt.u32.u64 	%r2132, %rd1055;
	mul.lo.s32 	%r2133, %r2132, 65537;
	sub.s32 	%r2459, %r2131, %r2133;

$L__BB6_293:
	st.global.u32 	[%rd10+140], %r2459;
	ld.global.u32 	%r426, [%rd10+144];
	setp.eq.s32 	%p221, %r426, 65536;
	mov.u32 	%r2461, 1;
	mov.u32 	%r2460, %r2461;
	@%p221 bra 	$L__BB6_295;

	shl.b32 	%r2135, %r426, 16;
	mul.wide.u32 	%rd1056, %r2135, -65535;
	shr.u64 	%rd1057, %rd1056, 48;
	cvt.u32.u64 	%r2136, %rd1057;
	mul.lo.s32 	%r2137, %r2136, 65537;
	sub.s32 	%r2460, %r2135, %r2137;

$L__BB6_295:
	st.global.u32 	[%rd10+144], %r2460;
	ld.global.u32 	%r429, [%rd10+148];
	setp.eq.s32 	%p222, %r429, 65536;
	@%p222 bra 	$L__BB6_297;

	shl.b32 	%r2139, %r429, 16;
	mul.wide.u32 	%rd1058, %r2139, -65535;
	shr.u64 	%rd1059, %rd1058, 48;
	cvt.u32.u64 	%r2140, %rd1059;
	mul.lo.s32 	%r2141, %r2140, 65537;
	sub.s32 	%r2461, %r2139, %r2141;

$L__BB6_297:
	st.global.u32 	[%rd10+148], %r2461;
	ld.global.u32 	%r432, [%rd10+152];
	setp.eq.s32 	%p223, %r432, 65536;
	mov.u32 	%r2463, 1;
	mov.u32 	%r2462, %r2463;
	@%p223 bra 	$L__BB6_299;

	shl.b32 	%r2143, %r432, 16;
	mul.wide.u32 	%rd1060, %r2143, -65535;
	shr.u64 	%rd1061, %rd1060, 48;
	cvt.u32.u64 	%r2144, %rd1061;
	mul.lo.s32 	%r2145, %r2144, 65537;
	sub.s32 	%r2462, %r2143, %r2145;

$L__BB6_299:
	st.global.u32 	[%rd10+152], %r2462;
	ld.global.u32 	%r435, [%rd10+156];
	setp.eq.s32 	%p224, %r435, 65536;
	@%p224 bra 	$L__BB6_301;

	shl.b32 	%r2147, %r435, 16;
	mul.wide.u32 	%rd1062, %r2147, -65535;
	shr.u64 	%rd1063, %rd1062, 48;
	cvt.u32.u64 	%r2148, %rd1063;
	mul.lo.s32 	%r2149, %r2148, 65537;
	sub.s32 	%r2463, %r2147, %r2149;

$L__BB6_301:
	st.global.u32 	[%rd10+156], %r2463;
	ld.global.u32 	%r438, [%rd10+160];
	setp.eq.s32 	%p225, %r438, 65536;
	mov.u32 	%r2465, 1;
	mov.u32 	%r2464, %r2465;
	@%p225 bra 	$L__BB6_303;

	shl.b32 	%r2151, %r438, 16;
	mul.wide.u32 	%rd1064, %r2151, -65535;
	shr.u64 	%rd1065, %rd1064, 48;
	cvt.u32.u64 	%r2152, %rd1065;
	mul.lo.s32 	%r2153, %r2152, 65537;
	sub.s32 	%r2464, %r2151, %r2153;

$L__BB6_303:
	st.global.u32 	[%rd10+160], %r2464;
	ld.global.u32 	%r441, [%rd10+164];
	setp.eq.s32 	%p226, %r441, 65536;
	@%p226 bra 	$L__BB6_305;

	shl.b32 	%r2155, %r441, 16;
	mul.wide.u32 	%rd1066, %r2155, -65535;
	shr.u64 	%rd1067, %rd1066, 48;
	cvt.u32.u64 	%r2156, %rd1067;
	mul.lo.s32 	%r2157, %r2156, 65537;
	sub.s32 	%r2465, %r2155, %r2157;

$L__BB6_305:
	st.global.u32 	[%rd10+164], %r2465;
	ld.global.u32 	%r444, [%rd10+168];
	setp.eq.s32 	%p227, %r444, 65536;
	mov.u32 	%r2467, 1;
	mov.u32 	%r2466, %r2467;
	@%p227 bra 	$L__BB6_307;

	shl.b32 	%r2159, %r444, 16;
	mul.wide.u32 	%rd1068, %r2159, -65535;
	shr.u64 	%rd1069, %rd1068, 48;
	cvt.u32.u64 	%r2160, %rd1069;
	mul.lo.s32 	%r2161, %r2160, 65537;
	sub.s32 	%r2466, %r2159, %r2161;

$L__BB6_307:
	st.global.u32 	[%rd10+168], %r2466;
	ld.global.u32 	%r447, [%rd10+172];
	setp.eq.s32 	%p228, %r447, 65536;
	@%p228 bra 	$L__BB6_309;

	shl.b32 	%r2163, %r447, 16;
	mul.wide.u32 	%rd1070, %r2163, -65535;
	shr.u64 	%rd1071, %rd1070, 48;
	cvt.u32.u64 	%r2164, %rd1071;
	mul.lo.s32 	%r2165, %r2164, 65537;
	sub.s32 	%r2467, %r2163, %r2165;

$L__BB6_309:
	st.global.u32 	[%rd10+172], %r2467;
	ld.global.u32 	%r450, [%rd10+176];
	setp.eq.s32 	%p229, %r450, 65536;
	mov.u32 	%r2469, 1;
	mov.u32 	%r2468, %r2469;
	@%p229 bra 	$L__BB6_311;

	shl.b32 	%r2167, %r450, 16;
	mul.wide.u32 	%rd1072, %r2167, -65535;
	shr.u64 	%rd1073, %rd1072, 48;
	cvt.u32.u64 	%r2168, %rd1073;
	mul.lo.s32 	%r2169, %r2168, 65537;
	sub.s32 	%r2468, %r2167, %r2169;

$L__BB6_311:
	st.global.u32 	[%rd10+176], %r2468;
	ld.global.u32 	%r453, [%rd10+180];
	setp.eq.s32 	%p230, %r453, 65536;
	@%p230 bra 	$L__BB6_313;

	shl.b32 	%r2171, %r453, 16;
	mul.wide.u32 	%rd1074, %r2171, -65535;
	shr.u64 	%rd1075, %rd1074, 48;
	cvt.u32.u64 	%r2172, %rd1075;
	mul.lo.s32 	%r2173, %r2172, 65537;
	sub.s32 	%r2469, %r2171, %r2173;

$L__BB6_313:
	st.global.u32 	[%rd10+180], %r2469;
	ld.global.u32 	%r456, [%rd10+184];
	setp.eq.s32 	%p231, %r456, 65536;
	mov.u32 	%r2471, 1;
	mov.u32 	%r2470, %r2471;
	@%p231 bra 	$L__BB6_315;

	shl.b32 	%r2175, %r456, 16;
	mul.wide.u32 	%rd1076, %r2175, -65535;
	shr.u64 	%rd1077, %rd1076, 48;
	cvt.u32.u64 	%r2176, %rd1077;
	mul.lo.s32 	%r2177, %r2176, 65537;
	sub.s32 	%r2470, %r2175, %r2177;

$L__BB6_315:
	st.global.u32 	[%rd10+184], %r2470;
	ld.global.u32 	%r459, [%rd10+188];
	setp.eq.s32 	%p232, %r459, 65536;
	@%p232 bra 	$L__BB6_317;

	shl.b32 	%r2179, %r459, 16;
	mul.wide.u32 	%rd1078, %r2179, -65535;
	shr.u64 	%rd1079, %rd1078, 48;
	cvt.u32.u64 	%r2180, %rd1079;
	mul.lo.s32 	%r2181, %r2180, 65537;
	sub.s32 	%r2471, %r2179, %r2181;

$L__BB6_317:
	st.global.u32 	[%rd10+188], %r2471;
	ld.global.u32 	%r462, [%rd10+192];
	setp.eq.s32 	%p233, %r462, 65536;
	mov.u32 	%r2473, 1;
	mov.u32 	%r2472, %r2473;
	@%p233 bra 	$L__BB6_319;

	shl.b32 	%r2183, %r462, 16;
	mul.wide.u32 	%rd1080, %r2183, -65535;
	shr.u64 	%rd1081, %rd1080, 48;
	cvt.u32.u64 	%r2184, %rd1081;
	mul.lo.s32 	%r2185, %r2184, 65537;
	sub.s32 	%r2472, %r2183, %r2185;

$L__BB6_319:
	st.global.u32 	[%rd10+192], %r2472;
	ld.global.u32 	%r465, [%rd10+196];
	setp.eq.s32 	%p234, %r465, 65536;
	@%p234 bra 	$L__BB6_321;

	shl.b32 	%r2187, %r465, 16;
	mul.wide.u32 	%rd1082, %r2187, -65535;
	shr.u64 	%rd1083, %rd1082, 48;
	cvt.u32.u64 	%r2188, %rd1083;
	mul.lo.s32 	%r2189, %r2188, 65537;
	sub.s32 	%r2473, %r2187, %r2189;

$L__BB6_321:
	st.global.u32 	[%rd10+196], %r2473;
	ld.global.u32 	%r468, [%rd10+200];
	setp.eq.s32 	%p235, %r468, 65536;
	mov.u32 	%r2475, 1;
	mov.u32 	%r2474, %r2475;
	@%p235 bra 	$L__BB6_323;

	shl.b32 	%r2191, %r468, 16;
	mul.wide.u32 	%rd1084, %r2191, -65535;
	shr.u64 	%rd1085, %rd1084, 48;
	cvt.u32.u64 	%r2192, %rd1085;
	mul.lo.s32 	%r2193, %r2192, 65537;
	sub.s32 	%r2474, %r2191, %r2193;

$L__BB6_323:
	st.global.u32 	[%rd10+200], %r2474;
	ld.global.u32 	%r471, [%rd10+204];
	setp.eq.s32 	%p236, %r471, 65536;
	@%p236 bra 	$L__BB6_325;

	shl.b32 	%r2195, %r471, 16;
	mul.wide.u32 	%rd1086, %r2195, -65535;
	shr.u64 	%rd1087, %rd1086, 48;
	cvt.u32.u64 	%r2196, %rd1087;
	mul.lo.s32 	%r2197, %r2196, 65537;
	sub.s32 	%r2475, %r2195, %r2197;

$L__BB6_325:
	st.global.u32 	[%rd10+204], %r2475;
	ld.global.u32 	%r474, [%rd10+208];
	setp.eq.s32 	%p237, %r474, 65536;
	mov.u32 	%r2477, 1;
	mov.u32 	%r2476, %r2477;
	@%p237 bra 	$L__BB6_327;

	shl.b32 	%r2199, %r474, 16;
	mul.wide.u32 	%rd1088, %r2199, -65535;
	shr.u64 	%rd1089, %rd1088, 48;
	cvt.u32.u64 	%r2200, %rd1089;
	mul.lo.s32 	%r2201, %r2200, 65537;
	sub.s32 	%r2476, %r2199, %r2201;

$L__BB6_327:
	st.global.u32 	[%rd10+208], %r2476;
	ld.global.u32 	%r477, [%rd10+212];
	setp.eq.s32 	%p238, %r477, 65536;
	@%p238 bra 	$L__BB6_329;

	shl.b32 	%r2203, %r477, 16;
	mul.wide.u32 	%rd1090, %r2203, -65535;
	shr.u64 	%rd1091, %rd1090, 48;
	cvt.u32.u64 	%r2204, %rd1091;
	mul.lo.s32 	%r2205, %r2204, 65537;
	sub.s32 	%r2477, %r2203, %r2205;

$L__BB6_329:
	st.global.u32 	[%rd10+212], %r2477;
	ld.global.u32 	%r480, [%rd10+216];
	setp.eq.s32 	%p239, %r480, 65536;
	mov.u32 	%r2479, 1;
	mov.u32 	%r2478, %r2479;
	@%p239 bra 	$L__BB6_331;

	shl.b32 	%r2207, %r480, 16;
	mul.wide.u32 	%rd1092, %r2207, -65535;
	shr.u64 	%rd1093, %rd1092, 48;
	cvt.u32.u64 	%r2208, %rd1093;
	mul.lo.s32 	%r2209, %r2208, 65537;
	sub.s32 	%r2478, %r2207, %r2209;

$L__BB6_331:
	st.global.u32 	[%rd10+216], %r2478;
	ld.global.u32 	%r483, [%rd10+220];
	setp.eq.s32 	%p240, %r483, 65536;
	@%p240 bra 	$L__BB6_333;

	shl.b32 	%r2211, %r483, 16;
	mul.wide.u32 	%rd1094, %r2211, -65535;
	shr.u64 	%rd1095, %rd1094, 48;
	cvt.u32.u64 	%r2212, %rd1095;
	mul.lo.s32 	%r2213, %r2212, 65537;
	sub.s32 	%r2479, %r2211, %r2213;

$L__BB6_333:
	st.global.u32 	[%rd10+220], %r2479;
	ld.global.u32 	%r486, [%rd10+224];
	setp.eq.s32 	%p241, %r486, 65536;
	mov.u32 	%r2481, 1;
	mov.u32 	%r2480, %r2481;
	@%p241 bra 	$L__BB6_335;

	shl.b32 	%r2215, %r486, 16;
	mul.wide.u32 	%rd1096, %r2215, -65535;
	shr.u64 	%rd1097, %rd1096, 48;
	cvt.u32.u64 	%r2216, %rd1097;
	mul.lo.s32 	%r2217, %r2216, 65537;
	sub.s32 	%r2480, %r2215, %r2217;

$L__BB6_335:
	st.global.u32 	[%rd10+224], %r2480;
	ld.global.u32 	%r489, [%rd10+228];
	setp.eq.s32 	%p242, %r489, 65536;
	@%p242 bra 	$L__BB6_337;

	shl.b32 	%r2219, %r489, 16;
	mul.wide.u32 	%rd1098, %r2219, -65535;
	shr.u64 	%rd1099, %rd1098, 48;
	cvt.u32.u64 	%r2220, %rd1099;
	mul.lo.s32 	%r2221, %r2220, 65537;
	sub.s32 	%r2481, %r2219, %r2221;

$L__BB6_337:
	st.global.u32 	[%rd10+228], %r2481;
	ld.global.u32 	%r492, [%rd10+232];
	setp.eq.s32 	%p243, %r492, 65536;
	mov.u32 	%r2483, 1;
	mov.u32 	%r2482, %r2483;
	@%p243 bra 	$L__BB6_339;

	shl.b32 	%r2223, %r492, 16;
	mul.wide.u32 	%rd1100, %r2223, -65535;
	shr.u64 	%rd1101, %rd1100, 48;
	cvt.u32.u64 	%r2224, %rd1101;
	mul.lo.s32 	%r2225, %r2224, 65537;
	sub.s32 	%r2482, %r2223, %r2225;

$L__BB6_339:
	st.global.u32 	[%rd10+232], %r2482;
	ld.global.u32 	%r495, [%rd10+236];
	setp.eq.s32 	%p244, %r495, 65536;
	@%p244 bra 	$L__BB6_341;

	shl.b32 	%r2227, %r495, 16;
	mul.wide.u32 	%rd1102, %r2227, -65535;
	shr.u64 	%rd1103, %rd1102, 48;
	cvt.u32.u64 	%r2228, %rd1103;
	mul.lo.s32 	%r2229, %r2228, 65537;
	sub.s32 	%r2483, %r2227, %r2229;

$L__BB6_341:
	st.global.u32 	[%rd10+236], %r2483;
	ld.global.u32 	%r498, [%rd10+240];
	setp.eq.s32 	%p245, %r498, 65536;
	mov.u32 	%r2485, 1;
	mov.u32 	%r2484, %r2485;
	@%p245 bra 	$L__BB6_343;

	shl.b32 	%r2231, %r498, 16;
	mul.wide.u32 	%rd1104, %r2231, -65535;
	shr.u64 	%rd1105, %rd1104, 48;
	cvt.u32.u64 	%r2232, %rd1105;
	mul.lo.s32 	%r2233, %r2232, 65537;
	sub.s32 	%r2484, %r2231, %r2233;

$L__BB6_343:
	st.global.u32 	[%rd10+240], %r2484;
	ld.global.u32 	%r501, [%rd10+244];
	setp.eq.s32 	%p246, %r501, 65536;
	@%p246 bra 	$L__BB6_345;

	shl.b32 	%r2235, %r501, 16;
	mul.wide.u32 	%rd1106, %r2235, -65535;
	shr.u64 	%rd1107, %rd1106, 48;
	cvt.u32.u64 	%r2236, %rd1107;
	mul.lo.s32 	%r2237, %r2236, 65537;
	sub.s32 	%r2485, %r2235, %r2237;

$L__BB6_345:
	st.global.u32 	[%rd10+244], %r2485;
	ld.global.u32 	%r504, [%rd10+248];
	setp.eq.s32 	%p247, %r504, 65536;
	mov.u32 	%r2487, 1;
	mov.u32 	%r2486, %r2487;
	@%p247 bra 	$L__BB6_347;

	shl.b32 	%r2239, %r504, 16;
	mul.wide.u32 	%rd1108, %r2239, -65535;
	shr.u64 	%rd1109, %rd1108, 48;
	cvt.u32.u64 	%r2240, %rd1109;
	mul.lo.s32 	%r2241, %r2240, 65537;
	sub.s32 	%r2486, %r2239, %r2241;

$L__BB6_347:
	st.global.u32 	[%rd10+248], %r2486;
	ld.global.u32 	%r507, [%rd10+252];
	setp.eq.s32 	%p248, %r507, 65536;
	@%p248 bra 	$L__BB6_349;

	shl.b32 	%r2243, %r507, 16;
	mul.wide.u32 	%rd1110, %r2243, -65535;
	shr.u64 	%rd1111, %rd1110, 48;
	cvt.u32.u64 	%r2244, %rd1111;
	mul.lo.s32 	%r2245, %r2244, 65537;
	sub.s32 	%r2487, %r2243, %r2245;

$L__BB6_349:
	st.global.u32 	[%rd10+252], %r2487;
	bra.uni 	$L__BB6_382;

$L__BB6_8:
	shl.b64 	%rd148, %rd3, 2;
	add.s64 	%rd16, %rd136, %rd148;
	shl.b64 	%rd149, %rd4, 2;
	add.s64 	%rd17, %rd16, %rd149;
	add.s64 	%rd18, %rd137, %rd148;
	add.s64 	%rd19, %rd138, %rd148;
	mov.u32 	%r572, 1;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd142;
	.param .b32 param1;
	st.param.b32 	[param1+0], %r572;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaStreamCreateWithFlags, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r573, [retval0+0];
	} // callseq 0
	setp.lt.u32 	%p7, %r564, 10;
	@%p7 bra 	$L__BB6_70;
	bra.uni 	$L__BB6_9;

$L__BB6_70:
	cvt.u32.u64 	%r52, %rd4;
	mov.u64 	%rd172, _Z5g_fntPjS_jjjS_S_S_;
	mov.u32 	%r649, 0;
	{ // callseq 41, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd172;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r572;
	st.param.b32 	[param1+4], %r572;
	st.param.b32 	[param1+8], %r572;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r52;
	st.param.b32 	[param2+4], %r572;
	st.param.b32 	[param2+8], %r572;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r649;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd43, [retval0+0];
	} // callseq 41
	setp.eq.s64 	%p45, %rd43, 0;
	@%p45 bra 	$L__BB6_72;

	st.u64 	[%rd43], %rd16;
	st.u64 	[%rd43+8], %rd18;
	st.u32 	[%rd43+16], %r564;
	add.s32 	%r2331, %r564, 1;
	st.u32 	[%rd43+20], %r2331;
	st.u32 	[%rd43+24], %r649;
	st.u64 	[%rd43+32], %rd139;
	st.u64 	[%rd43+40], %rd140;
	st.u64 	[%rd43+48], %rd141;
	ld.local.u64 	%rd173, [%rd2];
	{ // callseq 42, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd43;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd173;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r651, [retval0+0];
	} // callseq 42

$L__BB6_72:
	mov.u32 	%r652, 1;
	{ // callseq 43, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd172;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r652;
	st.param.b32 	[param1+4], %r652;
	st.param.b32 	[param1+8], %r652;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r52;
	st.param.b32 	[param2+4], %r572;
	st.param.b32 	[param2+8], %r572;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r649;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd44, [retval0+0];
	} // callseq 43
	setp.eq.s64 	%p46, %rd44, 0;
	@%p46 bra 	$L__BB6_74;

	st.u64 	[%rd44], %rd17;
	st.u64 	[%rd44+8], %rd19;
	st.u32 	[%rd44+16], %r564;
	add.s32 	%r2332, %r564, 1;
	st.u32 	[%rd44+20], %r2332;
	mov.u32 	%r654, 0;
	st.u32 	[%rd44+24], %r654;
	st.u64 	[%rd44+32], %rd139;
	st.u64 	[%rd44+40], %rd140;
	st.u64 	[%rd44+48], %rd141;
	ld.local.u64 	%rd175, [%rd2];
	{ // callseq 44, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd44;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd175;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r655, [retval0+0];
	} // callseq 44

$L__BB6_74:
	setp.lt.u32 	%p47, %r1, 6;
	and.b32  	%r656, %r1, 1;
	shr.u32 	%r657, %r1, 1;
	add.s32 	%r658, %r657, %r656;
	sub.s32 	%r659, %r1, %r658;
	shl.b32 	%r661, %r652, %r659;
	selp.b32 	%r662, %r1, %r658, %p47;
	selp.b32 	%r663, 1, %r661, %p47;
	shl.b32 	%r664, %r652, %r662;
	mov.u64 	%rd176, _Z14g_vector_mul_iPjS_S_;
	mov.u32 	%r665, 0;
	{ // callseq 45, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd176;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r663;
	st.param.b32 	[param1+4], %r652;
	st.param.b32 	[param1+8], %r652;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r664;
	st.param.b32 	[param2+4], %r652;
	st.param.b32 	[param2+8], %r652;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r665;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd45, [retval0+0];
	} // callseq 45
	setp.eq.s64 	%p48, %rd45, 0;
	@%p48 bra 	$L__BB6_76;

	st.u64 	[%rd45], %rd18;
	st.u64 	[%rd45+8], %rd19;
	st.u64 	[%rd45+16], %rd18;
	ld.local.u64 	%rd177, [%rd2];
	{ // callseq 46, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd45;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd177;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r666, [retval0+0];
	} // callseq 46

$L__BB6_76:
	mov.u32 	%r667, 1;
	{ // callseq 47, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd172;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r667;
	st.param.b32 	[param1+4], %r667;
	st.param.b32 	[param1+8], %r667;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r52;
	st.param.b32 	[param2+4], %r572;
	st.param.b32 	[param2+8], %r572;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r665;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd46, [retval0+0];
	} // callseq 47
	setp.eq.s64 	%p49, %rd46, 0;
	@%p49 bra 	$L__BB6_78;

	st.u64 	[%rd46], %rd18;
	st.u64 	[%rd46+8], %rd16;
	add.s32 	%r2333, %r564, 1;
	st.u32 	[%rd46+16], %r2333;
	add.s32 	%r2334, %r564, 1;
	st.u32 	[%rd46+20], %r2334;
	mov.u32 	%r669, 3;
	st.u32 	[%rd46+24], %r669;
	st.u64 	[%rd46+32], %rd139;
	st.u64 	[%rd46+40], %rd140;
	st.u64 	[%rd46+48], %rd141;
	ld.local.u64 	%rd179, [%rd2];
	{ // callseq 48, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd46;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd179;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r670, [retval0+0];
	} // callseq 48
	bra.uni 	$L__BB6_78;

$L__BB6_220:
	mul.lo.s32 	%r1671, %r318, %r317;
	mul.wide.u32 	%rd856, %r1671, -65535;
	shr.u64 	%rd857, %rd856, 48;
	cvt.u32.u64 	%r1672, %rd857;
	mul.lo.s32 	%r1673, %r1672, 65537;
	sub.s32 	%r1674, %r1671, %r1673;
	st.global.u32 	[%rd10], %r1674;
	ld.global.u32 	%r1675, [%rd10+4];
	mul.lo.s32 	%r1676, %r1675, %r317;
	mul.wide.u32 	%rd858, %r1676, -65535;
	shr.u64 	%rd859, %rd858, 48;
	cvt.u32.u64 	%r1677, %rd859;
	mul.lo.s32 	%r1678, %r1677, 65537;
	sub.s32 	%r1679, %r1676, %r1678;
	st.global.u32 	[%rd10+4], %r1679;
	ld.global.u32 	%r1680, [%rd10+8];
	mul.lo.s32 	%r1681, %r1680, %r317;
	mul.wide.u32 	%rd860, %r1681, -65535;
	shr.u64 	%rd861, %rd860, 48;
	cvt.u32.u64 	%r1682, %rd861;
	mul.lo.s32 	%r1683, %r1682, 65537;
	sub.s32 	%r1684, %r1681, %r1683;
	st.global.u32 	[%rd10+8], %r1684;
	ld.global.u32 	%r1685, [%rd10+12];
	mul.lo.s32 	%r1686, %r1685, %r317;
	mul.wide.u32 	%rd862, %r1686, -65535;
	shr.u64 	%rd863, %rd862, 48;
	cvt.u32.u64 	%r1687, %rd863;
	mul.lo.s32 	%r1688, %r1687, 65537;
	sub.s32 	%r1689, %r1686, %r1688;
	st.global.u32 	[%rd10+12], %r1689;
	ld.global.u32 	%r1690, [%rd10+16];
	mul.lo.s32 	%r1691, %r1690, %r317;
	mul.wide.u32 	%rd864, %r1691, -65535;
	shr.u64 	%rd865, %rd864, 48;
	cvt.u32.u64 	%r1692, %rd865;
	mul.lo.s32 	%r1693, %r1692, 65537;
	sub.s32 	%r1694, %r1691, %r1693;
	st.global.u32 	[%rd10+16], %r1694;
	ld.global.u32 	%r1695, [%rd10+20];
	mul.lo.s32 	%r1696, %r1695, %r317;
	mul.wide.u32 	%rd866, %r1696, -65535;
	shr.u64 	%rd867, %rd866, 48;
	cvt.u32.u64 	%r1697, %rd867;
	mul.lo.s32 	%r1698, %r1697, 65537;
	sub.s32 	%r1699, %r1696, %r1698;
	st.global.u32 	[%rd10+20], %r1699;
	ld.global.u32 	%r1700, [%rd10+24];
	mul.lo.s32 	%r1701, %r1700, %r317;
	mul.wide.u32 	%rd868, %r1701, -65535;
	shr.u64 	%rd869, %rd868, 48;
	cvt.u32.u64 	%r1702, %rd869;
	mul.lo.s32 	%r1703, %r1702, 65537;
	sub.s32 	%r1704, %r1701, %r1703;
	st.global.u32 	[%rd10+24], %r1704;
	ld.global.u32 	%r1705, [%rd10+28];
	mul.lo.s32 	%r1706, %r1705, %r317;
	mul.wide.u32 	%rd870, %r1706, -65535;
	shr.u64 	%rd871, %rd870, 48;
	cvt.u32.u64 	%r1707, %rd871;
	mul.lo.s32 	%r1708, %r1707, 65537;
	sub.s32 	%r1709, %r1706, %r1708;
	st.global.u32 	[%rd10+28], %r1709;
	ld.global.u32 	%r1710, [%rd10+32];
	mul.lo.s32 	%r1711, %r1710, %r317;
	mul.wide.u32 	%rd872, %r1711, -65535;
	shr.u64 	%rd873, %rd872, 48;
	cvt.u32.u64 	%r1712, %rd873;
	mul.lo.s32 	%r1713, %r1712, 65537;
	sub.s32 	%r1714, %r1711, %r1713;
	st.global.u32 	[%rd10+32], %r1714;
	ld.global.u32 	%r1715, [%rd10+36];
	mul.lo.s32 	%r1716, %r1715, %r317;
	mul.wide.u32 	%rd874, %r1716, -65535;
	shr.u64 	%rd875, %rd874, 48;
	cvt.u32.u64 	%r1717, %rd875;
	mul.lo.s32 	%r1718, %r1717, 65537;
	sub.s32 	%r1719, %r1716, %r1718;
	st.global.u32 	[%rd10+36], %r1719;
	ld.global.u32 	%r1720, [%rd10+40];
	mul.lo.s32 	%r1721, %r1720, %r317;
	mul.wide.u32 	%rd876, %r1721, -65535;
	shr.u64 	%rd877, %rd876, 48;
	cvt.u32.u64 	%r1722, %rd877;
	mul.lo.s32 	%r1723, %r1722, 65537;
	sub.s32 	%r1724, %r1721, %r1723;
	st.global.u32 	[%rd10+40], %r1724;
	ld.global.u32 	%r1725, [%rd10+44];
	mul.lo.s32 	%r1726, %r1725, %r317;
	mul.wide.u32 	%rd878, %r1726, -65535;
	shr.u64 	%rd879, %rd878, 48;
	cvt.u32.u64 	%r1727, %rd879;
	mul.lo.s32 	%r1728, %r1727, 65537;
	sub.s32 	%r1729, %r1726, %r1728;
	st.global.u32 	[%rd10+44], %r1729;
	ld.global.u32 	%r1730, [%rd10+48];
	mul.lo.s32 	%r1731, %r1730, %r317;
	mul.wide.u32 	%rd880, %r1731, -65535;
	shr.u64 	%rd881, %rd880, 48;
	cvt.u32.u64 	%r1732, %rd881;
	mul.lo.s32 	%r1733, %r1732, 65537;
	sub.s32 	%r1734, %r1731, %r1733;
	st.global.u32 	[%rd10+48], %r1734;
	ld.global.u32 	%r1735, [%rd10+52];
	mul.lo.s32 	%r1736, %r1735, %r317;
	mul.wide.u32 	%rd882, %r1736, -65535;
	shr.u64 	%rd883, %rd882, 48;
	cvt.u32.u64 	%r1737, %rd883;
	mul.lo.s32 	%r1738, %r1737, 65537;
	sub.s32 	%r1739, %r1736, %r1738;
	st.global.u32 	[%rd10+52], %r1739;
	ld.global.u32 	%r1740, [%rd10+56];
	mul.lo.s32 	%r1741, %r1740, %r317;
	mul.wide.u32 	%rd884, %r1741, -65535;
	shr.u64 	%rd885, %rd884, 48;
	cvt.u32.u64 	%r1742, %rd885;
	mul.lo.s32 	%r1743, %r1742, 65537;
	sub.s32 	%r1744, %r1741, %r1743;
	st.global.u32 	[%rd10+56], %r1744;
	ld.global.u32 	%r1745, [%rd10+60];
	mul.lo.s32 	%r1746, %r1745, %r317;
	mul.wide.u32 	%rd886, %r1746, -65535;
	shr.u64 	%rd887, %rd886, 48;
	cvt.u32.u64 	%r1747, %rd887;
	mul.lo.s32 	%r1748, %r1747, 65537;
	sub.s32 	%r1749, %r1746, %r1748;
	st.global.u32 	[%rd10+60], %r1749;
	ld.global.u32 	%r1750, [%rd10+64];
	mul.lo.s32 	%r1751, %r1750, %r317;
	mul.wide.u32 	%rd888, %r1751, -65535;
	shr.u64 	%rd889, %rd888, 48;
	cvt.u32.u64 	%r1752, %rd889;
	mul.lo.s32 	%r1753, %r1752, 65537;
	sub.s32 	%r1754, %r1751, %r1753;
	st.global.u32 	[%rd10+64], %r1754;
	ld.global.u32 	%r1755, [%rd10+68];
	mul.lo.s32 	%r1756, %r1755, %r317;
	mul.wide.u32 	%rd890, %r1756, -65535;
	shr.u64 	%rd891, %rd890, 48;
	cvt.u32.u64 	%r1757, %rd891;
	mul.lo.s32 	%r1758, %r1757, 65537;
	sub.s32 	%r1759, %r1756, %r1758;
	st.global.u32 	[%rd10+68], %r1759;
	ld.global.u32 	%r1760, [%rd10+72];
	mul.lo.s32 	%r1761, %r1760, %r317;
	mul.wide.u32 	%rd892, %r1761, -65535;
	shr.u64 	%rd893, %rd892, 48;
	cvt.u32.u64 	%r1762, %rd893;
	mul.lo.s32 	%r1763, %r1762, 65537;
	sub.s32 	%r1764, %r1761, %r1763;
	st.global.u32 	[%rd10+72], %r1764;
	ld.global.u32 	%r1765, [%rd10+76];
	mul.lo.s32 	%r1766, %r1765, %r317;
	mul.wide.u32 	%rd894, %r1766, -65535;
	shr.u64 	%rd895, %rd894, 48;
	cvt.u32.u64 	%r1767, %rd895;
	mul.lo.s32 	%r1768, %r1767, 65537;
	sub.s32 	%r1769, %r1766, %r1768;
	st.global.u32 	[%rd10+76], %r1769;
	ld.global.u32 	%r1770, [%rd10+80];
	mul.lo.s32 	%r1771, %r1770, %r317;
	mul.wide.u32 	%rd896, %r1771, -65535;
	shr.u64 	%rd897, %rd896, 48;
	cvt.u32.u64 	%r1772, %rd897;
	mul.lo.s32 	%r1773, %r1772, 65537;
	sub.s32 	%r1774, %r1771, %r1773;
	st.global.u32 	[%rd10+80], %r1774;
	ld.global.u32 	%r1775, [%rd10+84];
	mul.lo.s32 	%r1776, %r1775, %r317;
	mul.wide.u32 	%rd898, %r1776, -65535;
	shr.u64 	%rd899, %rd898, 48;
	cvt.u32.u64 	%r1777, %rd899;
	mul.lo.s32 	%r1778, %r1777, 65537;
	sub.s32 	%r1779, %r1776, %r1778;
	st.global.u32 	[%rd10+84], %r1779;
	ld.global.u32 	%r1780, [%rd10+88];
	mul.lo.s32 	%r1781, %r1780, %r317;
	mul.wide.u32 	%rd900, %r1781, -65535;
	shr.u64 	%rd901, %rd900, 48;
	cvt.u32.u64 	%r1782, %rd901;
	mul.lo.s32 	%r1783, %r1782, 65537;
	sub.s32 	%r1784, %r1781, %r1783;
	st.global.u32 	[%rd10+88], %r1784;
	ld.global.u32 	%r1785, [%rd10+92];
	mul.lo.s32 	%r1786, %r1785, %r317;
	mul.wide.u32 	%rd902, %r1786, -65535;
	shr.u64 	%rd903, %rd902, 48;
	cvt.u32.u64 	%r1787, %rd903;
	mul.lo.s32 	%r1788, %r1787, 65537;
	sub.s32 	%r1789, %r1786, %r1788;
	st.global.u32 	[%rd10+92], %r1789;
	ld.global.u32 	%r1790, [%rd10+96];
	mul.lo.s32 	%r1791, %r1790, %r317;
	mul.wide.u32 	%rd904, %r1791, -65535;
	shr.u64 	%rd905, %rd904, 48;
	cvt.u32.u64 	%r1792, %rd905;
	mul.lo.s32 	%r1793, %r1792, 65537;
	sub.s32 	%r1794, %r1791, %r1793;
	st.global.u32 	[%rd10+96], %r1794;
	ld.global.u32 	%r1795, [%rd10+100];
	mul.lo.s32 	%r1796, %r1795, %r317;
	mul.wide.u32 	%rd906, %r1796, -65535;
	shr.u64 	%rd907, %rd906, 48;
	cvt.u32.u64 	%r1797, %rd907;
	mul.lo.s32 	%r1798, %r1797, 65537;
	sub.s32 	%r1799, %r1796, %r1798;
	st.global.u32 	[%rd10+100], %r1799;
	ld.global.u32 	%r1800, [%rd10+104];
	mul.lo.s32 	%r1801, %r1800, %r317;
	mul.wide.u32 	%rd908, %r1801, -65535;
	shr.u64 	%rd909, %rd908, 48;
	cvt.u32.u64 	%r1802, %rd909;
	mul.lo.s32 	%r1803, %r1802, 65537;
	sub.s32 	%r1804, %r1801, %r1803;
	st.global.u32 	[%rd10+104], %r1804;
	ld.global.u32 	%r1805, [%rd10+108];
	mul.lo.s32 	%r1806, %r1805, %r317;
	mul.wide.u32 	%rd910, %r1806, -65535;
	shr.u64 	%rd911, %rd910, 48;
	cvt.u32.u64 	%r1807, %rd911;
	mul.lo.s32 	%r1808, %r1807, 65537;
	sub.s32 	%r1809, %r1806, %r1808;
	st.global.u32 	[%rd10+108], %r1809;
	ld.global.u32 	%r1810, [%rd10+112];
	mul.lo.s32 	%r1811, %r1810, %r317;
	mul.wide.u32 	%rd912, %r1811, -65535;
	shr.u64 	%rd913, %rd912, 48;
	cvt.u32.u64 	%r1812, %rd913;
	mul.lo.s32 	%r1813, %r1812, 65537;
	sub.s32 	%r1814, %r1811, %r1813;
	st.global.u32 	[%rd10+112], %r1814;
	ld.global.u32 	%r1815, [%rd10+116];
	mul.lo.s32 	%r1816, %r1815, %r317;
	mul.wide.u32 	%rd914, %r1816, -65535;
	shr.u64 	%rd915, %rd914, 48;
	cvt.u32.u64 	%r1817, %rd915;
	mul.lo.s32 	%r1818, %r1817, 65537;
	sub.s32 	%r1819, %r1816, %r1818;
	st.global.u32 	[%rd10+116], %r1819;
	ld.global.u32 	%r1820, [%rd10+120];
	mul.lo.s32 	%r1821, %r1820, %r317;
	mul.wide.u32 	%rd916, %r1821, -65535;
	shr.u64 	%rd917, %rd916, 48;
	cvt.u32.u64 	%r1822, %rd917;
	mul.lo.s32 	%r1823, %r1822, 65537;
	sub.s32 	%r1824, %r1821, %r1823;
	st.global.u32 	[%rd10+120], %r1824;
	ld.global.u32 	%r1825, [%rd10+124];
	mul.lo.s32 	%r1826, %r1825, %r317;
	mul.wide.u32 	%rd918, %r1826, -65535;
	shr.u64 	%rd919, %rd918, 48;
	cvt.u32.u64 	%r1827, %rd919;
	mul.lo.s32 	%r1828, %r1827, 65537;
	sub.s32 	%r1829, %r1826, %r1828;
	st.global.u32 	[%rd10+124], %r1829;
	ld.global.u32 	%r1830, [%rd10+128];
	mul.lo.s32 	%r1831, %r1830, %r317;
	mul.wide.u32 	%rd920, %r1831, -65535;
	shr.u64 	%rd921, %rd920, 48;
	cvt.u32.u64 	%r1832, %rd921;
	mul.lo.s32 	%r1833, %r1832, 65537;
	sub.s32 	%r1834, %r1831, %r1833;
	st.global.u32 	[%rd10+128], %r1834;
	ld.global.u32 	%r1835, [%rd10+132];
	mul.lo.s32 	%r1836, %r1835, %r317;
	mul.wide.u32 	%rd922, %r1836, -65535;
	shr.u64 	%rd923, %rd922, 48;
	cvt.u32.u64 	%r1837, %rd923;
	mul.lo.s32 	%r1838, %r1837, 65537;
	sub.s32 	%r1839, %r1836, %r1838;
	st.global.u32 	[%rd10+132], %r1839;
	ld.global.u32 	%r1840, [%rd10+136];
	mul.lo.s32 	%r1841, %r1840, %r317;
	mul.wide.u32 	%rd924, %r1841, -65535;
	shr.u64 	%rd925, %rd924, 48;
	cvt.u32.u64 	%r1842, %rd925;
	mul.lo.s32 	%r1843, %r1842, 65537;
	sub.s32 	%r1844, %r1841, %r1843;
	st.global.u32 	[%rd10+136], %r1844;
	ld.global.u32 	%r1845, [%rd10+140];
	mul.lo.s32 	%r1846, %r1845, %r317;
	mul.wide.u32 	%rd926, %r1846, -65535;
	shr.u64 	%rd927, %rd926, 48;
	cvt.u32.u64 	%r1847, %rd927;
	mul.lo.s32 	%r1848, %r1847, 65537;
	sub.s32 	%r1849, %r1846, %r1848;
	st.global.u32 	[%rd10+140], %r1849;
	ld.global.u32 	%r1850, [%rd10+144];
	mul.lo.s32 	%r1851, %r1850, %r317;
	mul.wide.u32 	%rd928, %r1851, -65535;
	shr.u64 	%rd929, %rd928, 48;
	cvt.u32.u64 	%r1852, %rd929;
	mul.lo.s32 	%r1853, %r1852, 65537;
	sub.s32 	%r1854, %r1851, %r1853;
	st.global.u32 	[%rd10+144], %r1854;
	ld.global.u32 	%r1855, [%rd10+148];
	mul.lo.s32 	%r1856, %r1855, %r317;
	mul.wide.u32 	%rd930, %r1856, -65535;
	shr.u64 	%rd931, %rd930, 48;
	cvt.u32.u64 	%r1857, %rd931;
	mul.lo.s32 	%r1858, %r1857, 65537;
	sub.s32 	%r1859, %r1856, %r1858;
	st.global.u32 	[%rd10+148], %r1859;
	ld.global.u32 	%r1860, [%rd10+152];
	mul.lo.s32 	%r1861, %r1860, %r317;
	mul.wide.u32 	%rd932, %r1861, -65535;
	shr.u64 	%rd933, %rd932, 48;
	cvt.u32.u64 	%r1862, %rd933;
	mul.lo.s32 	%r1863, %r1862, 65537;
	sub.s32 	%r1864, %r1861, %r1863;
	st.global.u32 	[%rd10+152], %r1864;
	ld.global.u32 	%r1865, [%rd10+156];
	mul.lo.s32 	%r1866, %r1865, %r317;
	mul.wide.u32 	%rd934, %r1866, -65535;
	shr.u64 	%rd935, %rd934, 48;
	cvt.u32.u64 	%r1867, %rd935;
	mul.lo.s32 	%r1868, %r1867, 65537;
	sub.s32 	%r1869, %r1866, %r1868;
	st.global.u32 	[%rd10+156], %r1869;
	ld.global.u32 	%r1870, [%rd10+160];
	mul.lo.s32 	%r1871, %r1870, %r317;
	mul.wide.u32 	%rd936, %r1871, -65535;
	shr.u64 	%rd937, %rd936, 48;
	cvt.u32.u64 	%r1872, %rd937;
	mul.lo.s32 	%r1873, %r1872, 65537;
	sub.s32 	%r1874, %r1871, %r1873;
	st.global.u32 	[%rd10+160], %r1874;
	ld.global.u32 	%r1875, [%rd10+164];
	mul.lo.s32 	%r1876, %r1875, %r317;
	mul.wide.u32 	%rd938, %r1876, -65535;
	shr.u64 	%rd939, %rd938, 48;
	cvt.u32.u64 	%r1877, %rd939;
	mul.lo.s32 	%r1878, %r1877, 65537;
	sub.s32 	%r1879, %r1876, %r1878;
	st.global.u32 	[%rd10+164], %r1879;
	ld.global.u32 	%r1880, [%rd10+168];
	mul.lo.s32 	%r1881, %r1880, %r317;
	mul.wide.u32 	%rd940, %r1881, -65535;
	shr.u64 	%rd941, %rd940, 48;
	cvt.u32.u64 	%r1882, %rd941;
	mul.lo.s32 	%r1883, %r1882, 65537;
	sub.s32 	%r1884, %r1881, %r1883;
	st.global.u32 	[%rd10+168], %r1884;
	ld.global.u32 	%r1885, [%rd10+172];
	mul.lo.s32 	%r1886, %r1885, %r317;
	mul.wide.u32 	%rd942, %r1886, -65535;
	shr.u64 	%rd943, %rd942, 48;
	cvt.u32.u64 	%r1887, %rd943;
	mul.lo.s32 	%r1888, %r1887, 65537;
	sub.s32 	%r1889, %r1886, %r1888;
	st.global.u32 	[%rd10+172], %r1889;
	ld.global.u32 	%r1890, [%rd10+176];
	mul.lo.s32 	%r1891, %r1890, %r317;
	mul.wide.u32 	%rd944, %r1891, -65535;
	shr.u64 	%rd945, %rd944, 48;
	cvt.u32.u64 	%r1892, %rd945;
	mul.lo.s32 	%r1893, %r1892, 65537;
	sub.s32 	%r1894, %r1891, %r1893;
	st.global.u32 	[%rd10+176], %r1894;
	ld.global.u32 	%r1895, [%rd10+180];
	mul.lo.s32 	%r1896, %r1895, %r317;
	mul.wide.u32 	%rd946, %r1896, -65535;
	shr.u64 	%rd947, %rd946, 48;
	cvt.u32.u64 	%r1897, %rd947;
	mul.lo.s32 	%r1898, %r1897, 65537;
	sub.s32 	%r1899, %r1896, %r1898;
	st.global.u32 	[%rd10+180], %r1899;
	ld.global.u32 	%r1900, [%rd10+184];
	mul.lo.s32 	%r1901, %r1900, %r317;
	mul.wide.u32 	%rd948, %r1901, -65535;
	shr.u64 	%rd949, %rd948, 48;
	cvt.u32.u64 	%r1902, %rd949;
	mul.lo.s32 	%r1903, %r1902, 65537;
	sub.s32 	%r1904, %r1901, %r1903;
	st.global.u32 	[%rd10+184], %r1904;
	ld.global.u32 	%r1905, [%rd10+188];
	mul.lo.s32 	%r1906, %r1905, %r317;
	mul.wide.u32 	%rd950, %r1906, -65535;
	shr.u64 	%rd951, %rd950, 48;
	cvt.u32.u64 	%r1907, %rd951;
	mul.lo.s32 	%r1908, %r1907, 65537;
	sub.s32 	%r1909, %r1906, %r1908;
	st.global.u32 	[%rd10+188], %r1909;
	ld.global.u32 	%r1910, [%rd10+192];
	mul.lo.s32 	%r1911, %r1910, %r317;
	mul.wide.u32 	%rd952, %r1911, -65535;
	shr.u64 	%rd953, %rd952, 48;
	cvt.u32.u64 	%r1912, %rd953;
	mul.lo.s32 	%r1913, %r1912, 65537;
	sub.s32 	%r1914, %r1911, %r1913;
	st.global.u32 	[%rd10+192], %r1914;
	ld.global.u32 	%r1915, [%rd10+196];
	mul.lo.s32 	%r1916, %r1915, %r317;
	mul.wide.u32 	%rd954, %r1916, -65535;
	shr.u64 	%rd955, %rd954, 48;
	cvt.u32.u64 	%r1917, %rd955;
	mul.lo.s32 	%r1918, %r1917, 65537;
	sub.s32 	%r1919, %r1916, %r1918;
	st.global.u32 	[%rd10+196], %r1919;
	ld.global.u32 	%r1920, [%rd10+200];
	mul.lo.s32 	%r1921, %r1920, %r317;
	mul.wide.u32 	%rd956, %r1921, -65535;
	shr.u64 	%rd957, %rd956, 48;
	cvt.u32.u64 	%r1922, %rd957;
	mul.lo.s32 	%r1923, %r1922, 65537;
	sub.s32 	%r1924, %r1921, %r1923;
	st.global.u32 	[%rd10+200], %r1924;
	ld.global.u32 	%r1925, [%rd10+204];
	mul.lo.s32 	%r1926, %r1925, %r317;
	mul.wide.u32 	%rd958, %r1926, -65535;
	shr.u64 	%rd959, %rd958, 48;
	cvt.u32.u64 	%r1927, %rd959;
	mul.lo.s32 	%r1928, %r1927, 65537;
	sub.s32 	%r1929, %r1926, %r1928;
	st.global.u32 	[%rd10+204], %r1929;
	ld.global.u32 	%r1930, [%rd10+208];
	mul.lo.s32 	%r1931, %r1930, %r317;
	mul.wide.u32 	%rd960, %r1931, -65535;
	shr.u64 	%rd961, %rd960, 48;
	cvt.u32.u64 	%r1932, %rd961;
	mul.lo.s32 	%r1933, %r1932, 65537;
	sub.s32 	%r1934, %r1931, %r1933;
	st.global.u32 	[%rd10+208], %r1934;
	ld.global.u32 	%r1935, [%rd10+212];
	mul.lo.s32 	%r1936, %r1935, %r317;
	mul.wide.u32 	%rd962, %r1936, -65535;
	shr.u64 	%rd963, %rd962, 48;
	cvt.u32.u64 	%r1937, %rd963;
	mul.lo.s32 	%r1938, %r1937, 65537;
	sub.s32 	%r1939, %r1936, %r1938;
	st.global.u32 	[%rd10+212], %r1939;
	ld.global.u32 	%r1940, [%rd10+216];
	mul.lo.s32 	%r1941, %r1940, %r317;
	mul.wide.u32 	%rd964, %r1941, -65535;
	shr.u64 	%rd965, %rd964, 48;
	cvt.u32.u64 	%r1942, %rd965;
	mul.lo.s32 	%r1943, %r1942, 65537;
	sub.s32 	%r1944, %r1941, %r1943;
	st.global.u32 	[%rd10+216], %r1944;
	ld.global.u32 	%r1945, [%rd10+220];
	mul.lo.s32 	%r1946, %r1945, %r317;
	mul.wide.u32 	%rd966, %r1946, -65535;
	shr.u64 	%rd967, %rd966, 48;
	cvt.u32.u64 	%r1947, %rd967;
	mul.lo.s32 	%r1948, %r1947, 65537;
	sub.s32 	%r1949, %r1946, %r1948;
	st.global.u32 	[%rd10+220], %r1949;
	ld.global.u32 	%r1950, [%rd10+224];
	mul.lo.s32 	%r1951, %r1950, %r317;
	mul.wide.u32 	%rd968, %r1951, -65535;
	shr.u64 	%rd969, %rd968, 48;
	cvt.u32.u64 	%r1952, %rd969;
	mul.lo.s32 	%r1953, %r1952, 65537;
	sub.s32 	%r1954, %r1951, %r1953;
	st.global.u32 	[%rd10+224], %r1954;
	ld.global.u32 	%r1955, [%rd10+228];
	mul.lo.s32 	%r1956, %r1955, %r317;
	mul.wide.u32 	%rd970, %r1956, -65535;
	shr.u64 	%rd971, %rd970, 48;
	cvt.u32.u64 	%r1957, %rd971;
	mul.lo.s32 	%r1958, %r1957, 65537;
	sub.s32 	%r1959, %r1956, %r1958;
	st.global.u32 	[%rd10+228], %r1959;
	ld.global.u32 	%r1960, [%rd10+232];
	mul.lo.s32 	%r1961, %r1960, %r317;
	mul.wide.u32 	%rd972, %r1961, -65535;
	shr.u64 	%rd973, %rd972, 48;
	cvt.u32.u64 	%r1962, %rd973;
	mul.lo.s32 	%r1963, %r1962, 65537;
	sub.s32 	%r1964, %r1961, %r1963;
	st.global.u32 	[%rd10+232], %r1964;
	ld.global.u32 	%r1965, [%rd10+236];
	mul.lo.s32 	%r1966, %r1965, %r317;
	mul.wide.u32 	%rd974, %r1966, -65535;
	shr.u64 	%rd975, %rd974, 48;
	cvt.u32.u64 	%r1967, %rd975;
	mul.lo.s32 	%r1968, %r1967, 65537;
	sub.s32 	%r1969, %r1966, %r1968;
	st.global.u32 	[%rd10+236], %r1969;
	ld.global.u32 	%r1970, [%rd10+240];
	mul.lo.s32 	%r1971, %r1970, %r317;
	mul.wide.u32 	%rd976, %r1971, -65535;
	shr.u64 	%rd977, %rd976, 48;
	cvt.u32.u64 	%r1972, %rd977;
	mul.lo.s32 	%r1973, %r1972, 65537;
	sub.s32 	%r1974, %r1971, %r1973;
	st.global.u32 	[%rd10+240], %r1974;
	ld.global.u32 	%r1975, [%rd10+244];
	mul.lo.s32 	%r1976, %r1975, %r317;
	mul.wide.u32 	%rd978, %r1976, -65535;
	shr.u64 	%rd979, %rd978, 48;
	cvt.u32.u64 	%r1977, %rd979;
	mul.lo.s32 	%r1978, %r1977, 65537;
	sub.s32 	%r1979, %r1976, %r1978;
	st.global.u32 	[%rd10+244], %r1979;
	ld.global.u32 	%r1980, [%rd10+248];
	mul.lo.s32 	%r1981, %r1980, %r317;
	mul.wide.u32 	%rd980, %r1981, -65535;
	shr.u64 	%rd981, %rd980, 48;
	cvt.u32.u64 	%r1982, %rd981;
	mul.lo.s32 	%r1983, %r1982, 65537;
	sub.s32 	%r1984, %r1981, %r1983;
	st.global.u32 	[%rd10+248], %r1984;
	ld.global.u32 	%r1985, [%rd10+252];
	mul.lo.s32 	%r1986, %r1985, %r317;
	mul.wide.u32 	%rd982, %r1986, -65535;
	shr.u64 	%rd983, %rd982, 48;
	cvt.u32.u64 	%r1987, %rd983;
	mul.lo.s32 	%r1988, %r1987, 65537;
	sub.s32 	%r1989, %r1986, %r1988;
	st.global.u32 	[%rd10+252], %r1989;
	bra.uni 	$L__BB6_382;

$L__BB6_9:
	ld.local.u64 	%rd20, [%rd2];
	and.b32  	%r574, %r564, 1;
	shr.u32 	%r575, %r564, 1;
	add.s32 	%r4, %r575, %r574;
	sub.s32 	%r576, %r564, %r4;
	shl.b32 	%r5, %r572, %r576;
	shl.b32 	%r578, %r572, %r4;
	mov.u64 	%rd151, _Z9g_pre_fntPjS_jS_;
	mov.u32 	%r579, 0;
	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd151;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r5;
	st.param.b32 	[param1+4], %r572;
	st.param.b32 	[param1+8], %r572;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r578;
	st.param.b32 	[param2+4], %r572;
	st.param.b32 	[param2+8], %r572;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r579;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd21, [retval0+0];
	} // callseq 1
	setp.eq.s64 	%p8, %rd21, 0;
	@%p8 bra 	$L__BB6_11;

	st.u64 	[%rd21], %rd16;
	st.u64 	[%rd21+8], %rd18;
	mov.u32 	%r580, -1;
	shl.b32 	%r581, %r580, %r1;
	not.b32 	%r582, %r581;
	st.u32 	[%rd21+16], %r582;
	st.u64 	[%rd21+24], %rd139;
	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd21;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd20;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r583, [retval0+0];
	} // callseq 2

$L__BB6_11:
	setp.lt.u32 	%p9, %r564, 6;
	selp.b32 	%r584, %r564, %r4, %p9;
	selp.b32 	%r6, 1, %r5, %p9;
	mov.u32 	%r7, 1;
	shl.b32 	%r9, %r7, %r584;
	setp.eq.s32 	%p10, %r1, 0;
	@%p10 bra 	$L__BB6_28;

	and.b32  	%r2339, %r1, 3;
	setp.lt.u32 	%p11, %r564, 3;
	mov.u32 	%r2337, 0;
	@%p11 bra 	$L__BB6_23;

	sub.s32 	%r2336, %r1, %r2339;
	mov.u64 	%rd152, _Z7g_fnt_iPjjbS_;

$L__BB6_14:
	mov.u32 	%r587, 0;
	{ // callseq 3, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd152;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r6;
	st.param.b32 	[param1+4], %r7;
	st.param.b32 	[param1+8], %r7;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r9;
	st.param.b32 	[param2+4], %r7;
	st.param.b32 	[param2+8], %r7;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r587;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd22, [retval0+0];
	} // callseq 3
	setp.eq.s64 	%p12, %rd22, 0;
	@%p12 bra 	$L__BB6_16;

	st.u64 	[%rd22], %rd18;
	st.u32 	[%rd22+8], %r2337;
	mov.u16 	%rs3, 0;
	st.u8 	[%rd22+12], %rs3;
	st.u64 	[%rd22+16], %rd140;
	{ // callseq 4, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd22;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd20;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r588, [retval0+0];
	} // callseq 4

$L__BB6_16:
	{ // callseq 5, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd152;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r6;
	st.param.b32 	[param1+4], %r7;
	st.param.b32 	[param1+8], %r7;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r9;
	st.param.b32 	[param2+4], %r7;
	st.param.b32 	[param2+8], %r7;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r587;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd23, [retval0+0];
	} // callseq 5
	setp.eq.s64 	%p13, %rd23, 0;
	@%p13 bra 	$L__BB6_18;

	add.s32 	%r590, %r2337, 1;
	st.u64 	[%rd23], %rd18;
	st.u32 	[%rd23+8], %r590;
	mov.u16 	%rs4, 0;
	st.u8 	[%rd23+12], %rs4;
	st.u64 	[%rd23+16], %rd140;
	{ // callseq 6, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd23;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd20;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r591, [retval0+0];
	} // callseq 6

$L__BB6_18:
	mov.u32 	%r592, 0;
	{ // callseq 7, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd152;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r6;
	st.param.b32 	[param1+4], %r7;
	st.param.b32 	[param1+8], %r7;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r9;
	st.param.b32 	[param2+4], %r7;
	st.param.b32 	[param2+8], %r7;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r592;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd24, [retval0+0];
	} // callseq 7
	setp.eq.s64 	%p14, %rd24, 0;
	@%p14 bra 	$L__BB6_20;

	add.s32 	%r593, %r2337, 2;
	st.u64 	[%rd24], %rd18;
	st.u32 	[%rd24+8], %r593;
	mov.u16 	%rs5, 0;
	st.u8 	[%rd24+12], %rs5;
	st.u64 	[%rd24+16], %rd140;
	{ // callseq 8, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd24;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd20;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r594, [retval0+0];
	} // callseq 8

$L__BB6_20:
	{ // callseq 9, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd152;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r6;
	st.param.b32 	[param1+4], %r7;
	st.param.b32 	[param1+8], %r7;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r9;
	st.param.b32 	[param2+4], %r7;
	st.param.b32 	[param2+8], %r7;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r592;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd25, [retval0+0];
	} // callseq 9
	setp.eq.s64 	%p15, %rd25, 0;
	@%p15 bra 	$L__BB6_22;

	add.s32 	%r596, %r2337, 3;
	st.u64 	[%rd25], %rd18;
	st.u32 	[%rd25+8], %r596;
	mov.u16 	%rs6, 0;
	st.u8 	[%rd25+12], %rs6;
	st.u64 	[%rd25+16], %rd140;
	{ // callseq 10, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd25;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd20;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r597, [retval0+0];
	} // callseq 10

$L__BB6_22:
	add.s32 	%r2337, %r2337, 4;
	add.s32 	%r2336, %r2336, -4;
	setp.ne.s32 	%p16, %r2336, 0;
	@%p16 bra 	$L__BB6_14;

$L__BB6_23:
	setp.eq.s32 	%p17, %r2339, 0;
	@%p17 bra 	$L__BB6_28;

	mov.u64 	%rd156, _Z7g_fnt_iPjjbS_;

$L__BB6_25:
	.pragma "nounroll";
	mov.u32 	%r598, 0;
	{ // callseq 11, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd156;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r6;
	st.param.b32 	[param1+4], %r7;
	st.param.b32 	[param1+8], %r7;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r9;
	st.param.b32 	[param2+4], %r7;
	st.param.b32 	[param2+8], %r7;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r598;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd26, [retval0+0];
	} // callseq 11
	setp.eq.s64 	%p18, %rd26, 0;
	@%p18 bra 	$L__BB6_27;

	st.u64 	[%rd26], %rd18;
	st.u32 	[%rd26+8], %r2337;
	mov.u16 	%rs7, 0;
	st.u8 	[%rd26+12], %rs7;
	st.u64 	[%rd26+16], %rd140;
	{ // callseq 12, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd26;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd20;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r599, [retval0+0];
	} // callseq 12

$L__BB6_27:
	add.s32 	%r2337, %r2337, 1;
	add.s32 	%r2339, %r2339, -1;
	setp.ne.s32 	%p19, %r2339, 0;
	@%p19 bra 	$L__BB6_25;

$L__BB6_28:
	ld.local.u64 	%rd27, [%rd2];
	mov.u32 	%r600, 0;
	{ // callseq 13, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd151;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r6;
	st.param.b32 	[param1+4], %r7;
	st.param.b32 	[param1+8], %r7;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r9;
	st.param.b32 	[param2+4], %r7;
	st.param.b32 	[param2+8], %r7;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r600;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd28, [retval0+0];
	} // callseq 13
	setp.eq.s64 	%p20, %rd28, 0;
	@%p20 bra 	$L__BB6_30;

	st.u64 	[%rd28], %rd17;
	st.u64 	[%rd28+8], %rd19;
	mov.u32 	%r601, -1;
	shl.b32 	%r602, %r601, %r1;
	not.b32 	%r603, %r602;
	st.u32 	[%rd28+16], %r603;
	st.u64 	[%rd28+24], %rd139;
	{ // callseq 14, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd28;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd27;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r604, [retval0+0];
	} // callseq 14

$L__BB6_30:
	@%p10 bra 	$L__BB6_47;

	and.b32  	%r2344, %r1, 3;
	setp.lt.u32 	%p22, %r564, 3;
	mov.u32 	%r2342, 0;
	@%p22 bra 	$L__BB6_42;

	sub.s32 	%r2341, %r1, %r2344;
	mov.u64 	%rd158, _Z7g_fnt_iPjjbS_;

$L__BB6_33:
	mov.u32 	%r607, 0;
	{ // callseq 15, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd158;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r6;
	st.param.b32 	[param1+4], %r7;
	st.param.b32 	[param1+8], %r7;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r9;
	st.param.b32 	[param2+4], %r7;
	st.param.b32 	[param2+8], %r7;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r607;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd29, [retval0+0];
	} // callseq 15
	setp.eq.s64 	%p23, %rd29, 0;
	@%p23 bra 	$L__BB6_35;

	st.u64 	[%rd29], %rd19;
	st.u32 	[%rd29+8], %r2342;
	mov.u16 	%rs8, 0;
	st.u8 	[%rd29+12], %rs8;
	st.u64 	[%rd29+16], %rd140;
	{ // callseq 16, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd29;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd27;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r608, [retval0+0];
	} // callseq 16

$L__BB6_35:
	{ // callseq 17, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd158;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r6;
	st.param.b32 	[param1+4], %r7;
	st.param.b32 	[param1+8], %r7;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r9;
	st.param.b32 	[param2+4], %r7;
	st.param.b32 	[param2+8], %r7;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r607;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd30, [retval0+0];
	} // callseq 17
	setp.eq.s64 	%p24, %rd30, 0;
	@%p24 bra 	$L__BB6_37;

	add.s32 	%r610, %r2342, 1;
	st.u64 	[%rd30], %rd19;
	st.u32 	[%rd30+8], %r610;
	mov.u16 	%rs9, 0;
	st.u8 	[%rd30+12], %rs9;
	st.u64 	[%rd30+16], %rd140;
	{ // callseq 18, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd30;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd27;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r611, [retval0+0];
	} // callseq 18

$L__BB6_37:
	mov.u32 	%r612, 0;
	{ // callseq 19, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd158;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r6;
	st.param.b32 	[param1+4], %r7;
	st.param.b32 	[param1+8], %r7;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r9;
	st.param.b32 	[param2+4], %r7;
	st.param.b32 	[param2+8], %r7;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r612;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd31, [retval0+0];
	} // callseq 19
	setp.eq.s64 	%p25, %rd31, 0;
	@%p25 bra 	$L__BB6_39;

	add.s32 	%r613, %r2342, 2;
	st.u64 	[%rd31], %rd19;
	st.u32 	[%rd31+8], %r613;
	mov.u16 	%rs10, 0;
	st.u8 	[%rd31+12], %rs10;
	st.u64 	[%rd31+16], %rd140;
	{ // callseq 20, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd31;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd27;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r614, [retval0+0];
	} // callseq 20

$L__BB6_39:
	{ // callseq 21, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd158;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r6;
	st.param.b32 	[param1+4], %r7;
	st.param.b32 	[param1+8], %r7;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r9;
	st.param.b32 	[param2+4], %r7;
	st.param.b32 	[param2+8], %r7;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r612;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd32, [retval0+0];
	} // callseq 21
	setp.eq.s64 	%p26, %rd32, 0;
	@%p26 bra 	$L__BB6_41;

	add.s32 	%r616, %r2342, 3;
	st.u64 	[%rd32], %rd19;
	st.u32 	[%rd32+8], %r616;
	mov.u16 	%rs11, 0;
	st.u8 	[%rd32+12], %rs11;
	st.u64 	[%rd32+16], %rd140;
	{ // callseq 22, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd32;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd27;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r617, [retval0+0];
	} // callseq 22

$L__BB6_41:
	add.s32 	%r2342, %r2342, 4;
	add.s32 	%r2341, %r2341, -4;
	setp.ne.s32 	%p27, %r2341, 0;
	@%p27 bra 	$L__BB6_33;

$L__BB6_42:
	setp.eq.s32 	%p28, %r2344, 0;
	@%p28 bra 	$L__BB6_47;

	mov.u64 	%rd162, _Z7g_fnt_iPjjbS_;

$L__BB6_44:
	.pragma "nounroll";
	mov.u32 	%r618, 0;
	{ // callseq 23, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd162;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r6;
	st.param.b32 	[param1+4], %r7;
	st.param.b32 	[param1+8], %r7;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r9;
	st.param.b32 	[param2+4], %r7;
	st.param.b32 	[param2+8], %r7;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r618;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd33, [retval0+0];
	} // callseq 23
	setp.eq.s64 	%p29, %rd33, 0;
	@%p29 bra 	$L__BB6_46;

	st.u64 	[%rd33], %rd19;
	st.u32 	[%rd33+8], %r2342;
	mov.u16 	%rs12, 0;
	st.u8 	[%rd33+12], %rs12;
	st.u64 	[%rd33+16], %rd140;
	{ // callseq 24, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd33;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd27;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r619, [retval0+0];
	} // callseq 24

$L__BB6_46:
	add.s32 	%r2342, %r2342, 1;
	add.s32 	%r2344, %r2344, -1;
	setp.ne.s32 	%p30, %r2344, 0;
	@%p30 bra 	$L__BB6_44;

$L__BB6_47:
	setp.lt.u32 	%p31, %r1, 6;
	and.b32  	%r620, %r1, 1;
	shr.u32 	%r621, %r1, 1;
	add.s32 	%r622, %r621, %r620;
	sub.s32 	%r623, %r1, %r622;
	mov.u32 	%r35, 1;
	shl.b32 	%r624, %r35, %r623;
	selp.b32 	%r625, %r1, %r622, %p31;
	selp.b32 	%r34, 1, %r624, %p31;
	shl.b32 	%r37, %r35, %r625;
	mov.u64 	%rd163, _Z14g_vector_mul_iPjS_S_;
	mov.u32 	%r626, 0;
	{ // callseq 25, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd163;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r34;
	st.param.b32 	[param1+4], %r35;
	st.param.b32 	[param1+8], %r35;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r37;
	st.param.b32 	[param2+4], %r35;
	st.param.b32 	[param2+8], %r35;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r626;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd34, [retval0+0];
	} // callseq 25
	setp.eq.s64 	%p32, %rd34, 0;
	@%p32 bra 	$L__BB6_49;

	st.u64 	[%rd34], %rd18;
	st.u64 	[%rd34+8], %rd19;
	st.u64 	[%rd34+16], %rd18;
	ld.local.u64 	%rd164, [%rd2];
	{ // callseq 26, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd34;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd164;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r627, [retval0+0];
	} // callseq 26

$L__BB6_49:
	ld.local.u64 	%rd35, [%rd2];
	shl.b32 	%r40, %r35, %r1;
	{ // callseq 27, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd151;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r34;
	st.param.b32 	[param1+4], %r35;
	st.param.b32 	[param1+8], %r35;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r37;
	st.param.b32 	[param2+4], %r35;
	st.param.b32 	[param2+8], %r35;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r626;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd36, [retval0+0];
	} // callseq 27
	setp.eq.s64 	%p33, %rd36, 0;
	@%p33 bra 	$L__BB6_51;

	st.u64 	[%rd36], %rd18;
	st.u64 	[%rd36+8], %rd16;
	add.s32 	%r630, %r40, -1;
	st.u32 	[%rd36+16], %r630;
	st.u64 	[%rd36+24], %rd139;
	{ // callseq 28, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd36;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd35;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r631, [retval0+0];
	} // callseq 28

$L__BB6_51:
	@%p10 bra 	$L__BB6_68;

	and.b32  	%r2349, %r1, 3;
	setp.lt.u32 	%p35, %r564, 3;
	mov.u32 	%r2347, 0;
	@%p35 bra 	$L__BB6_63;

	sub.s32 	%r2346, %r1, %r2349;
	mov.u64 	%rd166, _Z7g_fnt_iPjjbS_;

$L__BB6_54:
	mov.u32 	%r634, 0;
	{ // callseq 29, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd166;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r6;
	st.param.b32 	[param1+4], %r7;
	st.param.b32 	[param1+8], %r7;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r9;
	st.param.b32 	[param2+4], %r7;
	st.param.b32 	[param2+8], %r7;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r634;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd37, [retval0+0];
	} // callseq 29
	setp.eq.s64 	%p36, %rd37, 0;
	@%p36 bra 	$L__BB6_56;

	st.u64 	[%rd37], %rd16;
	st.u32 	[%rd37+8], %r2347;
	mov.u16 	%rs13, 1;
	st.u8 	[%rd37+12], %rs13;
	st.u64 	[%rd37+16], %rd140;
	{ // callseq 30, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd37;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd35;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r635, [retval0+0];
	} // callseq 30

$L__BB6_56:
	{ // callseq 31, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd166;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r6;
	st.param.b32 	[param1+4], %r7;
	st.param.b32 	[param1+8], %r7;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r9;
	st.param.b32 	[param2+4], %r7;
	st.param.b32 	[param2+8], %r7;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r634;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd38, [retval0+0];
	} // callseq 31
	setp.eq.s64 	%p37, %rd38, 0;
	@%p37 bra 	$L__BB6_58;

	add.s32 	%r637, %r2347, 1;
	st.u64 	[%rd38], %rd16;
	st.u32 	[%rd38+8], %r637;
	mov.u16 	%rs14, 1;
	st.u8 	[%rd38+12], %rs14;
	st.u64 	[%rd38+16], %rd140;
	{ // callseq 32, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd38;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd35;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r638, [retval0+0];
	} // callseq 32

$L__BB6_58:
	mov.u32 	%r639, 0;
	{ // callseq 33, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd166;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r6;
	st.param.b32 	[param1+4], %r7;
	st.param.b32 	[param1+8], %r7;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r9;
	st.param.b32 	[param2+4], %r7;
	st.param.b32 	[param2+8], %r7;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r639;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd39, [retval0+0];
	} // callseq 33
	setp.eq.s64 	%p38, %rd39, 0;
	@%p38 bra 	$L__BB6_60;

	add.s32 	%r640, %r2347, 2;
	st.u64 	[%rd39], %rd16;
	st.u32 	[%rd39+8], %r640;
	mov.u16 	%rs15, 1;
	st.u8 	[%rd39+12], %rs15;
	st.u64 	[%rd39+16], %rd140;
	{ // callseq 34, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd39;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd35;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r641, [retval0+0];
	} // callseq 34

$L__BB6_60:
	{ // callseq 35, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd166;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r6;
	st.param.b32 	[param1+4], %r7;
	st.param.b32 	[param1+8], %r7;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r9;
	st.param.b32 	[param2+4], %r7;
	st.param.b32 	[param2+8], %r7;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r639;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd40, [retval0+0];
	} // callseq 35
	setp.eq.s64 	%p39, %rd40, 0;
	@%p39 bra 	$L__BB6_62;

	add.s32 	%r643, %r2347, 3;
	st.u64 	[%rd40], %rd16;
	st.u32 	[%rd40+8], %r643;
	mov.u16 	%rs16, 1;
	st.u8 	[%rd40+12], %rs16;
	st.u64 	[%rd40+16], %rd140;
	{ // callseq 36, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd40;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd35;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r644, [retval0+0];
	} // callseq 36

$L__BB6_62:
	add.s32 	%r2347, %r2347, 4;
	add.s32 	%r2346, %r2346, -4;
	setp.ne.s32 	%p40, %r2346, 0;
	@%p40 bra 	$L__BB6_54;

$L__BB6_63:
	setp.eq.s32 	%p41, %r2349, 0;
	@%p41 bra 	$L__BB6_68;

	mov.u64 	%rd170, _Z7g_fnt_iPjjbS_;

$L__BB6_65:
	.pragma "nounroll";
	mov.u32 	%r645, 0;
	{ // callseq 37, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd170;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r6;
	st.param.b32 	[param1+4], %r7;
	st.param.b32 	[param1+8], %r7;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r9;
	st.param.b32 	[param2+4], %r7;
	st.param.b32 	[param2+8], %r7;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r645;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd41, [retval0+0];
	} // callseq 37
	setp.eq.s64 	%p42, %rd41, 0;
	@%p42 bra 	$L__BB6_67;

	st.u64 	[%rd41], %rd16;
	st.u32 	[%rd41+8], %r2347;
	mov.u16 	%rs17, 1;
	st.u8 	[%rd41+12], %rs17;
	st.u64 	[%rd41+16], %rd140;
	{ // callseq 38, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd41;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd35;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r646, [retval0+0];
	} // callseq 38

$L__BB6_67:
	add.s32 	%r2347, %r2347, 1;
	add.s32 	%r2349, %r2349, -1;
	setp.ne.s32 	%p43, %r2349, 0;
	@%p43 bra 	$L__BB6_65;

$L__BB6_68:
	mov.u64 	%rd171, _Z9g_end_fntPjjS_;
	mov.u32 	%r647, 0;
	{ // callseq 39, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd171;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r6;
	st.param.b32 	[param1+4], %r7;
	st.param.b32 	[param1+8], %r7;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r9;
	st.param.b32 	[param2+4], %r7;
	st.param.b32 	[param2+8], %r7;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r647;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd42, [retval0+0];
	} // callseq 39
	setp.eq.s64 	%p44, %rd42, 0;
	@%p44 bra 	$L__BB6_78;

	st.u64 	[%rd42], %rd16;
	st.u32 	[%rd42+8], %r40;
	st.u64 	[%rd42+16], %rd141;
	{ // callseq 40, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd42;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd35;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r648, [retval0+0];
	} // callseq 40

$L__BB6_78:
	ld.local.u64 	%rd180, [%rd2];
	{ // callseq 49, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd180;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaStreamDestroy, 
	(
	param0
	);
	ld.param.b32 	%r671, [retval0+0];
	} // callseq 49

$L__BB6_382:
	ret;

}
	// .globl	_Z10g_build_n1PjS_S_S_S_
.visible .entry _Z10g_build_n1PjS_S_S_S_(
	.param .u64 _Z10g_build_n1PjS_S_S_S__param_0,
	.param .u64 _Z10g_build_n1PjS_S_S_S__param_1,
	.param .u64 _Z10g_build_n1PjS_S_S_S__param_2,
	.param .u64 _Z10g_build_n1PjS_S_S_S__param_3,
	.param .u64 _Z10g_build_n1PjS_S_S_S__param_4
)
{
	.reg .pred 	%p<4>;
	.reg .b32 	%r<16>;
	.reg .b64 	%rd<23>;


	ld.param.u64 	%rd2, [_Z10g_build_n1PjS_S_S_S__param_0];
	ld.param.u64 	%rd3, [_Z10g_build_n1PjS_S_S_S__param_1];
	ld.param.u64 	%rd4, [_Z10g_build_n1PjS_S_S_S__param_2];
	ld.param.u64 	%rd5, [_Z10g_build_n1PjS_S_S_S__param_3];
	ld.param.u64 	%rd6, [_Z10g_build_n1PjS_S_S_S__param_4];
	mov.u32 	%r6, %ntid.x;
	mov.u32 	%r7, %ctaid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r9, %r7, %r6, %r8;
	cvt.u64.u32 	%rd1, %r9;
	cvta.to.global.u64 	%rd7, %rd5;
	mul.wide.u32 	%rd8, %r9, 4;
	add.s64 	%rd9, %rd7, %rd8;
	cvta.to.global.u64 	%rd10, %rd4;
	add.s64 	%rd11, %rd10, %rd8;
	ld.global.u32 	%r10, [%rd11];
	cvta.to.global.u64 	%rd12, %rd3;
	mul.wide.u32 	%rd13, %r10, 4;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.u32 	%r11, [%rd14];
	cvta.to.global.u64 	%rd15, %rd6;
	mul.wide.u32 	%rd16, %r11, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.u32 	%r1, [%rd9];
	setp.eq.s32 	%p1, %r1, 65536;
	ld.global.u32 	%r2, [%rd17];
	setp.eq.s32 	%p2, %r2, 65536;
	and.pred  	%p3, %p1, %p2;
	mov.u32 	%r15, 1;
	@%p3 bra 	$L__BB7_2;

	mul.lo.s32 	%r12, %r2, %r1;
	mul.wide.u32 	%rd18, %r12, -65535;
	shr.u64 	%rd19, %rd18, 48;
	cvt.u32.u64 	%r13, %rd19;
	mul.lo.s32 	%r14, %r13, 65537;
	sub.s32 	%r15, %r12, %r14;

$L__BB7_2:
	cvta.to.global.u64 	%rd20, %rd2;
	shl.b64 	%rd21, %rd1, 2;
	add.s64 	%rd22, %rd20, %rd21;
	st.global.u32 	[%rd22], %r15;
	ret;

}
	// .globl	_Z10g_build_n2PjS_S_
.visible .entry _Z10g_build_n2PjS_S_(
	.param .u64 _Z10g_build_n2PjS_S__param_0,
	.param .u64 _Z10g_build_n2PjS_S__param_1,
	.param .u64 _Z10g_build_n2PjS_S__param_2
)
{
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<12>;


	ld.param.u64 	%rd1, [_Z10g_build_n2PjS_S__param_0];
	ld.param.u64 	%rd2, [_Z10g_build_n2PjS_S__param_1];
	ld.param.u64 	%rd3, [_Z10g_build_n2PjS_S__param_2];
	cvta.to.global.u64 	%rd4, %rd1;
	cvta.to.global.u64 	%rd5, %rd3;
	cvta.to.global.u64 	%rd6, %rd2;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r1, %r2, %r3;
	mul.wide.u32 	%rd7, %r4, 4;
	add.s64 	%rd8, %rd6, %rd7;
	ld.global.u32 	%r5, [%rd8];
	add.s64 	%rd9, %rd5, %rd7;
	ld.global.u32 	%r6, [%rd9];
	mul.wide.u32 	%rd10, %r6, 4;
	add.s64 	%rd11, %rd4, %rd10;
	st.global.u32 	[%rd11], %r5;
	ret;

}
	// .globl	_Z10g_build_n3PjS_
.visible .entry _Z10g_build_n3PjS_(
	.param .u64 _Z10g_build_n3PjS__param_0,
	.param .u64 _Z10g_build_n3PjS__param_1
)
{
	.reg .b32 	%r<11>;
	.reg .b64 	%rd<10>;


	ld.param.u64 	%rd1, [_Z10g_build_n3PjS__param_0];
	ld.param.u64 	%rd2, [_Z10g_build_n3PjS__param_1];
	cvta.to.global.u64 	%rd3, %rd1;
	cvta.to.global.u64 	%rd4, %rd2;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r1, %r2, %r3;
	mul.wide.u32 	%rd5, %r4, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.u32 	%r5, [%rd6+4];
	mov.u32 	%r6, 65537;
	sub.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd7, %r7, -65535;
	shr.u64 	%rd8, %rd7, 48;
	cvt.u32.u64 	%r8, %rd8;
	mul.lo.s32 	%r9, %r8, 65537;
	sub.s32 	%r10, %r7, %r9;
	add.s64 	%rd9, %rd3, %rd5;
	st.global.u32 	[%rd9], %r10;
	ret;

}
	// .globl	_Z14g_encode_batchPjS_S_S_S_
.visible .entry _Z14g_encode_batchPjS_S_S_S_(
	.param .u64 _Z14g_encode_batchPjS_S_S_S__param_0,
	.param .u64 _Z14g_encode_batchPjS_S_S_S__param_1,
	.param .u64 _Z14g_encode_batchPjS_S_S_S__param_2,
	.param .u64 _Z14g_encode_batchPjS_S_S_S__param_3,
	.param .u64 _Z14g_encode_batchPjS_S_S_S__param_4
)
{
	.reg .pred 	%p<41>;
	.reg .b16 	%rs<2>;
	.reg .b32 	%r<390>;
	.reg .b64 	%rd<209>;


	ld.param.u64 	%rd30, [_Z14g_encode_batchPjS_S_S_S__param_0];
	ld.param.u64 	%rd31, [_Z14g_encode_batchPjS_S_S_S__param_1];
	ld.param.u64 	%rd32, [_Z14g_encode_batchPjS_S_S_S__param_2];
	ld.param.u64 	%rd28, [_Z14g_encode_batchPjS_S_S_S__param_3];
	cvta.to.global.u64 	%rd1, %rd32;
	cvta.to.global.u64 	%rd2, %rd30;
	mov.u32 	%r89, %ntid.x;
	mov.u32 	%r90, %ctaid.x;
	mov.u32 	%r91, %tid.x;
	mad.lo.s32 	%r92, %r90, %r89, %r91;
	shl.b32 	%r93, %r92, 15;
	shl.b32 	%r94, %r92, 16;
	cvt.u64.u32 	%rd3, %r93;
	cvta.to.global.u64 	%rd33, %rd31;
	mul.wide.u32 	%rd34, %r94, 4;
	add.s64 	%rd4, %rd33, %rd34;
	mov.u64 	%rd208, 0;
	mov.u32 	%r366, 0;

$L__BB10_1:
	add.s64 	%rd35, %rd4, %rd208;
	mov.u16 	%rs1, 0;
	st.global.u8 	[%rd35], %rs1;
	add.s64 	%rd208, %rd208, 1;
	add.s32 	%r366, %r366, 1;
	setp.lt.u32 	%p1, %r366, 262144;
	@%p1 bra 	$L__BB10_1;

	mov.u32 	%r367, 0;

$L__BB10_3:
	cvt.u64.u32 	%rd36, %r367;
	add.s64 	%rd37, %rd36, %rd3;
	shl.b64 	%rd38, %rd37, 2;
	add.s64 	%rd39, %rd2, %rd38;
	ld.global.u32 	%r96, [%rd39];
	mul.wide.u32 	%rd40, %r367, 4;
	add.s64 	%rd41, %rd1, %rd40;
	ld.global.u32 	%r97, [%rd41+262140];
	mul.wide.u32 	%rd42, %r97, 4;
	add.s64 	%rd43, %rd4, %rd42;
	st.global.u32 	[%rd43], %r96;
	ld.global.u32 	%r98, [%rd39+4];
	ld.global.u32 	%r99, [%rd41+262144];
	mul.wide.u32 	%rd44, %r99, 4;
	add.s64 	%rd45, %rd4, %rd44;
	st.global.u32 	[%rd45], %r98;
	ld.global.u32 	%r100, [%rd39+8];
	ld.global.u32 	%r101, [%rd41+262148];
	mul.wide.u32 	%rd46, %r101, 4;
	add.s64 	%rd47, %rd4, %rd46;
	st.global.u32 	[%rd47], %r100;
	ld.global.u32 	%r102, [%rd39+12];
	ld.global.u32 	%r103, [%rd41+262152];
	mul.wide.u32 	%rd48, %r103, 4;
	add.s64 	%rd49, %rd4, %rd48;
	st.global.u32 	[%rd49], %r102;
	ld.global.u32 	%r104, [%rd39+16];
	ld.global.u32 	%r105, [%rd41+262156];
	mul.wide.u32 	%rd50, %r105, 4;
	add.s64 	%rd51, %rd4, %rd50;
	st.global.u32 	[%rd51], %r104;
	ld.global.u32 	%r106, [%rd39+20];
	ld.global.u32 	%r107, [%rd41+262160];
	mul.wide.u32 	%rd52, %r107, 4;
	add.s64 	%rd53, %rd4, %rd52;
	st.global.u32 	[%rd53], %r106;
	ld.global.u32 	%r108, [%rd39+24];
	ld.global.u32 	%r109, [%rd41+262164];
	mul.wide.u32 	%rd54, %r109, 4;
	add.s64 	%rd55, %rd4, %rd54;
	st.global.u32 	[%rd55], %r108;
	ld.global.u32 	%r110, [%rd39+28];
	ld.global.u32 	%r111, [%rd41+262168];
	mul.wide.u32 	%rd56, %r111, 4;
	add.s64 	%rd57, %rd4, %rd56;
	st.global.u32 	[%rd57], %r110;
	ld.global.u32 	%r112, [%rd39+32];
	ld.global.u32 	%r113, [%rd41+262172];
	mul.wide.u32 	%rd58, %r113, 4;
	add.s64 	%rd59, %rd4, %rd58;
	st.global.u32 	[%rd59], %r112;
	ld.global.u32 	%r114, [%rd39+36];
	ld.global.u32 	%r115, [%rd41+262176];
	mul.wide.u32 	%rd60, %r115, 4;
	add.s64 	%rd61, %rd4, %rd60;
	st.global.u32 	[%rd61], %r114;
	ld.global.u32 	%r116, [%rd39+40];
	ld.global.u32 	%r117, [%rd41+262180];
	mul.wide.u32 	%rd62, %r117, 4;
	add.s64 	%rd63, %rd4, %rd62;
	st.global.u32 	[%rd63], %r116;
	ld.global.u32 	%r118, [%rd39+44];
	ld.global.u32 	%r119, [%rd41+262184];
	mul.wide.u32 	%rd64, %r119, 4;
	add.s64 	%rd65, %rd4, %rd64;
	st.global.u32 	[%rd65], %r118;
	ld.global.u32 	%r120, [%rd39+48];
	ld.global.u32 	%r121, [%rd41+262188];
	mul.wide.u32 	%rd66, %r121, 4;
	add.s64 	%rd67, %rd4, %rd66;
	st.global.u32 	[%rd67], %r120;
	ld.global.u32 	%r122, [%rd39+52];
	ld.global.u32 	%r123, [%rd41+262192];
	mul.wide.u32 	%rd68, %r123, 4;
	add.s64 	%rd69, %rd4, %rd68;
	st.global.u32 	[%rd69], %r122;
	ld.global.u32 	%r124, [%rd39+56];
	ld.global.u32 	%r125, [%rd41+262196];
	mul.wide.u32 	%rd70, %r125, 4;
	add.s64 	%rd71, %rd4, %rd70;
	st.global.u32 	[%rd71], %r124;
	ld.global.u32 	%r126, [%rd39+60];
	ld.global.u32 	%r127, [%rd41+262200];
	mul.wide.u32 	%rd72, %r127, 4;
	add.s64 	%rd73, %rd4, %rd72;
	st.global.u32 	[%rd73], %r126;
	add.s32 	%r367, %r367, 16;
	setp.ne.s32 	%p2, %r367, 32768;
	@%p2 bra 	$L__BB10_3;

	cvta.to.global.u64 	%rd7, %rd28;
	mov.u32 	%r368, 0;

$L__BB10_5:
	mov.u32 	%r129, 1;
	shl.b32 	%r6, %r129, %r368;
	shl.b32 	%r7, %r6, 1;
	mul.wide.u32 	%rd74, %r6, 4;
	add.s64 	%rd75, %rd7, %rd74;
	ld.global.u32 	%r8, [%rd75];
	setp.eq.s32 	%p3, %r8, 65536;
	max.u32 	%r9, %r6, 1;
	add.s32 	%r10, %r9, -1;
	and.b32  	%r11, %r9, 3;
	@%p3 bra 	$L__BB10_29;
	bra.uni 	$L__BB10_6;

$L__BB10_29:
	sub.s32 	%r65, %r9, %r11;
	mov.u32 	%r256, 0;
	mov.u32 	%r383, %r256;

$L__BB10_30:
	setp.lt.u32 	%p31, %r10, 3;
	mov.u32 	%r388, %r256;
	@%p31 bra 	$L__BB10_37;

	mov.u32 	%r388, 0;
	mov.u32 	%r385, %r65;

$L__BB10_32:
	add.s32 	%r69, %r388, %r383;
	mul.wide.u32 	%rd144, %r69, 4;
	add.s64 	%rd145, %rd4, %rd144;
	add.s32 	%r260, %r69, %r6;
	mul.wide.u32 	%rd146, %r260, 4;
	add.s64 	%rd147, %rd4, %rd146;
	ld.global.u32 	%r261, [%rd147];
	mul.wide.u32 	%rd148, %r261, -65535;
	shr.u64 	%rd149, %rd148, 48;
	cvt.u32.u64 	%r262, %rd149;
	mul.lo.s32 	%r263, %r262, 65537;
	sub.s32 	%r264, %r261, %r263;
	ld.global.u32 	%r265, [%rd145];
	add.s32 	%r266, %r264, %r265;
	mul.wide.u32 	%rd150, %r266, -65535;
	shr.u64 	%rd151, %rd150, 48;
	cvt.u32.u64 	%r267, %rd151;
	mul.lo.s32 	%r268, %r267, 65537;
	sub.s32 	%r269, %r266, %r268;
	st.global.u32 	[%rd145], %r269;
	add.s32 	%r270, %r265, 65537;
	sub.s32 	%r271, %r270, %r264;
	mul.wide.u32 	%rd152, %r271, -65535;
	shr.u64 	%rd153, %rd152, 48;
	cvt.u32.u64 	%r272, %rd153;
	mul.lo.s32 	%r273, %r272, 65537;
	sub.s32 	%r274, %r271, %r273;
	st.global.u32 	[%rd147], %r274;
	add.s32 	%r275, %r69, 1;
	mov.u32 	%r387, 1;
	mul.wide.u32 	%rd154, %r275, 4;
	add.s64 	%rd22, %rd4, %rd154;
	ld.global.u32 	%r70, [%rd22];
	add.s32 	%r276, %r275, %r6;
	mul.wide.u32 	%rd155, %r276, 4;
	add.s64 	%rd23, %rd4, %rd155;
	ld.global.u32 	%r71, [%rd23];
	setp.eq.s32 	%p32, %r71, 65536;
	mov.u32 	%r386, %r387;
	@%p32 bra 	$L__BB10_34;

	shl.b32 	%r277, %r71, 16;
	mul.wide.u32 	%rd156, %r277, -65535;
	shr.u64 	%rd157, %rd156, 48;
	cvt.u32.u64 	%r278, %rd157;
	mul.lo.s32 	%r279, %r278, 65537;
	sub.s32 	%r386, %r277, %r279;

$L__BB10_34:
	add.s32 	%r281, %r386, %r70;
	mul.wide.u32 	%rd158, %r281, -65535;
	shr.u64 	%rd159, %rd158, 48;
	cvt.u32.u64 	%r282, %rd159;
	mul.lo.s32 	%r283, %r282, 65537;
	sub.s32 	%r284, %r281, %r283;
	st.global.u32 	[%rd22], %r284;
	add.s32 	%r285, %r70, 65537;
	sub.s32 	%r286, %r285, %r386;
	mul.wide.u32 	%rd160, %r286, -65535;
	shr.u64 	%rd161, %rd160, 48;
	cvt.u32.u64 	%r287, %rd161;
	mul.lo.s32 	%r288, %r287, 65537;
	sub.s32 	%r289, %r286, %r288;
	st.global.u32 	[%rd23], %r289;
	add.s32 	%r290, %r69, 2;
	mul.wide.u32 	%rd162, %r290, 4;
	add.s64 	%rd163, %rd4, %rd162;
	add.s32 	%r291, %r290, %r6;
	mul.wide.u32 	%rd164, %r291, 4;
	add.s64 	%rd165, %rd4, %rd164;
	ld.global.u32 	%r292, [%rd165];
	mul.wide.u32 	%rd166, %r292, -65535;
	shr.u64 	%rd167, %rd166, 48;
	cvt.u32.u64 	%r293, %rd167;
	mul.lo.s32 	%r294, %r293, 65537;
	sub.s32 	%r295, %r292, %r294;
	ld.global.u32 	%r296, [%rd163];
	add.s32 	%r297, %r295, %r296;
	mul.wide.u32 	%rd168, %r297, -65535;
	shr.u64 	%rd169, %rd168, 48;
	cvt.u32.u64 	%r298, %rd169;
	mul.lo.s32 	%r299, %r298, 65537;
	sub.s32 	%r300, %r297, %r299;
	st.global.u32 	[%rd163], %r300;
	add.s32 	%r301, %r296, 65537;
	sub.s32 	%r302, %r301, %r295;
	mul.wide.u32 	%rd170, %r302, -65535;
	shr.u64 	%rd171, %rd170, 48;
	cvt.u32.u64 	%r303, %rd171;
	mul.lo.s32 	%r304, %r303, 65537;
	sub.s32 	%r305, %r302, %r304;
	st.global.u32 	[%rd165], %r305;
	add.s32 	%r306, %r69, 3;
	mul.wide.u32 	%rd172, %r306, 4;
	add.s64 	%rd24, %rd4, %rd172;
	ld.global.u32 	%r74, [%rd24];
	add.s32 	%r307, %r306, %r6;
	mul.wide.u32 	%rd173, %r307, 4;
	add.s64 	%rd25, %rd4, %rd173;
	ld.global.u32 	%r75, [%rd25];
	setp.eq.s32 	%p33, %r75, 65536;
	@%p33 bra 	$L__BB10_36;

	shl.b32 	%r308, %r75, 16;
	mul.wide.u32 	%rd174, %r308, -65535;
	shr.u64 	%rd175, %rd174, 48;
	cvt.u32.u64 	%r309, %rd175;
	mul.lo.s32 	%r310, %r309, 65537;
	sub.s32 	%r387, %r308, %r310;

$L__BB10_36:
	add.s32 	%r311, %r387, %r74;
	mul.wide.u32 	%rd176, %r311, -65535;
	shr.u64 	%rd177, %rd176, 48;
	cvt.u32.u64 	%r312, %rd177;
	mul.lo.s32 	%r313, %r312, 65537;
	sub.s32 	%r314, %r311, %r313;
	st.global.u32 	[%rd24], %r314;
	add.s32 	%r315, %r74, 65537;
	sub.s32 	%r316, %r315, %r387;
	mul.wide.u32 	%rd178, %r316, -65535;
	shr.u64 	%rd179, %rd178, 48;
	cvt.u32.u64 	%r317, %rd179;
	mul.lo.s32 	%r318, %r317, 65537;
	sub.s32 	%r319, %r316, %r318;
	st.global.u32 	[%rd25], %r319;
	add.s32 	%r388, %r388, 4;
	add.s32 	%r385, %r385, -4;
	setp.ne.s32 	%p34, %r385, 0;
	@%p34 bra 	$L__BB10_32;

$L__BB10_37:
	setp.eq.s32 	%p35, %r11, 0;
	@%p35 bra 	$L__BB10_43;

	setp.eq.s32 	%p36, %r11, 1;
	add.s32 	%r81, %r388, %r383;
	mul.wide.u32 	%rd180, %r81, 4;
	add.s64 	%rd181, %rd4, %rd180;
	add.s32 	%r320, %r81, %r6;
	mul.wide.u32 	%rd182, %r320, 4;
	add.s64 	%rd183, %rd4, %rd182;
	ld.global.u32 	%r321, [%rd183];
	mul.wide.u32 	%rd184, %r321, -65535;
	shr.u64 	%rd185, %rd184, 48;
	cvt.u32.u64 	%r322, %rd185;
	mul.lo.s32 	%r323, %r322, 65537;
	sub.s32 	%r324, %r321, %r323;
	ld.global.u32 	%r325, [%rd181];
	add.s32 	%r326, %r324, %r325;
	mul.wide.u32 	%rd186, %r326, -65535;
	shr.u64 	%rd187, %rd186, 48;
	cvt.u32.u64 	%r327, %rd187;
	mul.lo.s32 	%r328, %r327, 65537;
	sub.s32 	%r329, %r326, %r328;
	st.global.u32 	[%rd181], %r329;
	add.s32 	%r330, %r325, 65537;
	sub.s32 	%r331, %r330, %r324;
	mul.wide.u32 	%rd188, %r331, -65535;
	shr.u64 	%rd189, %rd188, 48;
	cvt.u32.u64 	%r332, %rd189;
	mul.lo.s32 	%r333, %r332, 65537;
	sub.s32 	%r334, %r331, %r333;
	st.global.u32 	[%rd183], %r334;
	@%p36 bra 	$L__BB10_43;

	add.s32 	%r336, %r81, 1;
	mov.u32 	%r389, 1;
	mul.wide.u32 	%rd190, %r336, 4;
	add.s64 	%rd26, %rd4, %rd190;
	ld.global.u32 	%r82, [%rd26];
	add.s32 	%r337, %r336, %r6;
	mul.wide.u32 	%rd191, %r337, 4;
	add.s64 	%rd27, %rd4, %rd191;
	ld.global.u32 	%r83, [%rd27];
	setp.eq.s32 	%p37, %r83, 65536;
	@%p37 bra 	$L__BB10_41;

	shl.b32 	%r338, %r83, 16;
	mul.wide.u32 	%rd192, %r338, -65535;
	shr.u64 	%rd193, %rd192, 48;
	cvt.u32.u64 	%r339, %rd193;
	mul.lo.s32 	%r340, %r339, 65537;
	sub.s32 	%r389, %r338, %r340;

$L__BB10_41:
	add.s32 	%r341, %r389, %r82;
	mul.wide.u32 	%rd194, %r341, -65535;
	shr.u64 	%rd195, %rd194, 48;
	cvt.u32.u64 	%r342, %rd195;
	mul.lo.s32 	%r343, %r342, 65537;
	sub.s32 	%r344, %r341, %r343;
	st.global.u32 	[%rd26], %r344;
	add.s32 	%r345, %r82, 65537;
	sub.s32 	%r346, %r345, %r389;
	mul.wide.u32 	%rd196, %r346, -65535;
	shr.u64 	%rd197, %rd196, 48;
	cvt.u32.u64 	%r347, %rd197;
	mul.lo.s32 	%r348, %r347, 65537;
	sub.s32 	%r349, %r346, %r348;
	st.global.u32 	[%rd27], %r349;
	setp.eq.s32 	%p38, %r11, 2;
	@%p38 bra 	$L__BB10_43;

	add.s32 	%r350, %r81, 2;
	mul.wide.u32 	%rd198, %r350, 4;
	add.s64 	%rd199, %rd4, %rd198;
	add.s32 	%r351, %r350, %r6;
	mul.wide.u32 	%rd200, %r351, 4;
	add.s64 	%rd201, %rd4, %rd200;
	ld.global.u32 	%r352, [%rd201];
	mul.wide.u32 	%rd202, %r352, -65535;
	shr.u64 	%rd203, %rd202, 48;
	cvt.u32.u64 	%r353, %rd203;
	mul.lo.s32 	%r354, %r353, 65537;
	sub.s32 	%r355, %r352, %r354;
	ld.global.u32 	%r356, [%rd199];
	add.s32 	%r357, %r355, %r356;
	mul.wide.u32 	%rd204, %r357, -65535;
	shr.u64 	%rd205, %rd204, 48;
	cvt.u32.u64 	%r358, %rd205;
	mul.lo.s32 	%r359, %r358, 65537;
	sub.s32 	%r360, %r357, %r359;
	st.global.u32 	[%rd199], %r360;
	add.s32 	%r361, %r356, 65537;
	sub.s32 	%r362, %r361, %r355;
	mul.wide.u32 	%rd206, %r362, -65535;
	shr.u64 	%rd207, %rd206, 48;
	cvt.u32.u64 	%r363, %rd207;
	mul.lo.s32 	%r364, %r363, 65537;
	sub.s32 	%r365, %r362, %r364;
	st.global.u32 	[%rd201], %r365;

$L__BB10_43:
	add.s32 	%r383, %r383, %r7;
	setp.lt.u32 	%p39, %r383, 65536;
	@%p39 bra 	$L__BB10_30;
	bra.uni 	$L__BB10_44;

$L__BB10_6:
	add.s32 	%r12, %r6, 3;
	sub.s32 	%r13, %r11, %r9;
	mov.u32 	%r130, 0;
	mov.u32 	%r369, %r130;

$L__BB10_7:
	setp.lt.u32 	%p4, %r10, 3;
	mov.u32 	%r379, 1;
	mov.u32 	%r378, %r130;
	@%p4 bra 	$L__BB10_18;

	add.s32 	%r371, %r369, 3;
	add.s32 	%r370, %r12, %r369;
	add.s32 	%r17, %r369, 1;
	add.s32 	%r18, %r6, %r17;
	add.s32 	%r19, %r6, %r369;
	mov.u32 	%r378, 0;

$L__BB10_9:
	add.s32 	%r136, %r369, %r378;
	mul.wide.u32 	%rd76, %r136, 4;
	add.s64 	%rd8, %rd4, %rd76;
	ld.global.u32 	%r24, [%rd8];
	add.s32 	%r137, %r19, %r378;
	mul.wide.u32 	%rd77, %r137, 4;
	add.s64 	%rd9, %rd4, %rd77;
	ld.global.u32 	%r25, [%rd9];
	setp.eq.s32 	%p5, %r25, 65536;
	setp.eq.s32 	%p6, %r379, 65536;
	and.pred  	%p7, %p6, %p5;
	mov.u32 	%r375, 1;
	mov.u32 	%r374, %r375;
	@%p7 bra 	$L__BB10_11;

	mul.lo.s32 	%r138, %r25, %r379;
	mul.wide.u32 	%rd78, %r138, -65535;
	shr.u64 	%rd79, %rd78, 48;
	cvt.u32.u64 	%r139, %rd79;
	mul.lo.s32 	%r140, %r139, 65537;
	sub.s32 	%r374, %r138, %r140;

$L__BB10_11:
	add.s32 	%r142, %r374, %r24;
	mul.wide.u32 	%rd80, %r142, -65535;
	shr.u64 	%rd81, %rd80, 48;
	cvt.u32.u64 	%r143, %rd81;
	mul.lo.s32 	%r144, %r143, 65537;
	sub.s32 	%r145, %r142, %r144;
	st.global.u32 	[%rd8], %r145;
	add.s32 	%r146, %r24, 65537;
	sub.s32 	%r147, %r146, %r374;
	mul.wide.u32 	%rd82, %r147, -65535;
	shr.u64 	%rd83, %rd82, 48;
	cvt.u32.u64 	%r148, %rd83;
	mul.lo.s32 	%r149, %r148, 65537;
	sub.s32 	%r150, %r147, %r149;
	st.global.u32 	[%rd9], %r150;
	mul.lo.s32 	%r151, %r379, %r8;
	mul.wide.u32 	%rd84, %r151, -65535;
	shr.u64 	%rd85, %rd84, 48;
	cvt.u32.u64 	%r152, %rd85;
	mul.lo.s32 	%r153, %r152, 65537;
	sub.s32 	%r28, %r151, %r153;
	add.s32 	%r154, %r17, %r378;
	mul.wide.u32 	%rd86, %r154, 4;
	add.s64 	%rd10, %rd4, %rd86;
	ld.global.u32 	%r29, [%rd10];
	add.s32 	%r155, %r18, %r378;
	mul.wide.u32 	%rd87, %r155, 4;
	add.s64 	%rd11, %rd4, %rd87;
	ld.global.u32 	%r30, [%rd11];
	setp.eq.s32 	%p8, %r30, 65536;
	setp.eq.s32 	%p9, %r28, 65536;
	and.pred  	%p10, %p9, %p8;
	@%p10 bra 	$L__BB10_13;

	mul.lo.s32 	%r156, %r30, %r28;
	mul.wide.u32 	%rd88, %r156, -65535;
	shr.u64 	%rd89, %rd88, 48;
	cvt.u32.u64 	%r157, %rd89;
	mul.lo.s32 	%r158, %r157, 65537;
	sub.s32 	%r375, %r156, %r158;

$L__BB10_13:
	add.s32 	%r160, %r375, %r29;
	mul.wide.u32 	%rd90, %r160, -65535;
	shr.u64 	%rd91, %rd90, 48;
	cvt.u32.u64 	%r161, %rd91;
	mul.lo.s32 	%r162, %r161, 65537;
	sub.s32 	%r163, %r160, %r162;
	st.global.u32 	[%rd10], %r163;
	add.s32 	%r164, %r29, 65537;
	sub.s32 	%r165, %r164, %r375;
	mul.wide.u32 	%rd92, %r165, -65535;
	shr.u64 	%rd93, %rd92, 48;
	cvt.u32.u64 	%r166, %rd93;
	mul.lo.s32 	%r167, %r166, 65537;
	sub.s32 	%r168, %r165, %r167;
	st.global.u32 	[%rd11], %r168;
	mul.lo.s32 	%r169, %r28, %r8;
	mul.wide.u32 	%rd94, %r169, -65535;
	shr.u64 	%rd95, %rd94, 48;
	cvt.u32.u64 	%r170, %rd95;
	mul.lo.s32 	%r171, %r170, 65537;
	sub.s32 	%r33, %r169, %r171;
	add.s32 	%r172, %r371, -1;
	mul.wide.u32 	%rd96, %r172, 4;
	add.s64 	%rd12, %rd4, %rd96;
	ld.global.u32 	%r34, [%rd12];
	add.s32 	%r173, %r370, -1;
	mul.wide.u32 	%rd97, %r173, 4;
	add.s64 	%rd13, %rd4, %rd97;
	ld.global.u32 	%r35, [%rd13];
	setp.eq.s32 	%p11, %r35, 65536;
	setp.eq.s32 	%p12, %r33, 65536;
	and.pred  	%p13, %p12, %p11;
	mov.u32 	%r377, 1;
	mov.u32 	%r376, %r377;
	@%p13 bra 	$L__BB10_15;

	mul.lo.s32 	%r174, %r35, %r33;
	mul.wide.u32 	%rd98, %r174, -65535;
	shr.u64 	%rd99, %rd98, 48;
	cvt.u32.u64 	%r175, %rd99;
	mul.lo.s32 	%r176, %r175, 65537;
	sub.s32 	%r376, %r174, %r176;

$L__BB10_15:
	add.s32 	%r178, %r376, %r34;
	mul.wide.u32 	%rd100, %r178, -65535;
	shr.u64 	%rd101, %rd100, 48;
	cvt.u32.u64 	%r179, %rd101;
	mul.lo.s32 	%r180, %r179, 65537;
	sub.s32 	%r181, %r178, %r180;
	st.global.u32 	[%rd12], %r181;
	add.s32 	%r182, %r34, 65537;
	sub.s32 	%r183, %r182, %r376;
	mul.wide.u32 	%rd102, %r183, -65535;
	shr.u64 	%rd103, %rd102, 48;
	cvt.u32.u64 	%r184, %rd103;
	mul.lo.s32 	%r185, %r184, 65537;
	sub.s32 	%r186, %r183, %r185;
	st.global.u32 	[%rd13], %r186;
	mul.lo.s32 	%r187, %r33, %r8;
	mul.wide.u32 	%rd104, %r187, -65535;
	shr.u64 	%rd105, %rd104, 48;
	cvt.u32.u64 	%r188, %rd105;
	mul.lo.s32 	%r189, %r188, 65537;
	sub.s32 	%r38, %r187, %r189;
	mul.wide.u32 	%rd106, %r371, 4;
	add.s64 	%rd14, %rd4, %rd106;
	ld.global.u32 	%r39, [%rd14];
	mul.wide.u32 	%rd107, %r370, 4;
	add.s64 	%rd15, %rd4, %rd107;
	ld.global.u32 	%r40, [%rd15];
	setp.eq.s32 	%p14, %r40, 65536;
	setp.eq.s32 	%p15, %r38, 65536;
	and.pred  	%p16, %p15, %p14;
	@%p16 bra 	$L__BB10_17;

	mul.lo.s32 	%r190, %r40, %r38;
	mul.wide.u32 	%rd108, %r190, -65535;
	shr.u64 	%rd109, %rd108, 48;
	cvt.u32.u64 	%r191, %rd109;
	mul.lo.s32 	%r192, %r191, 65537;
	sub.s32 	%r377, %r190, %r192;

$L__BB10_17:
	add.s32 	%r193, %r377, %r39;
	mul.wide.u32 	%rd110, %r193, -65535;
	shr.u64 	%rd111, %rd110, 48;
	cvt.u32.u64 	%r194, %rd111;
	mul.lo.s32 	%r195, %r194, 65537;
	sub.s32 	%r196, %r193, %r195;
	st.global.u32 	[%rd14], %r196;
	add.s32 	%r197, %r39, 65537;
	sub.s32 	%r198, %r197, %r377;
	mul.wide.u32 	%rd112, %r198, -65535;
	shr.u64 	%rd113, %rd112, 48;
	cvt.u32.u64 	%r199, %rd113;
	mul.lo.s32 	%r200, %r199, 65537;
	sub.s32 	%r201, %r198, %r200;
	st.global.u32 	[%rd15], %r201;
	mul.lo.s32 	%r202, %r38, %r8;
	mul.wide.u32 	%rd114, %r202, -65535;
	shr.u64 	%rd115, %rd114, 48;
	cvt.u32.u64 	%r203, %rd115;
	mul.lo.s32 	%r204, %r203, 65537;
	sub.s32 	%r379, %r202, %r204;
	add.s32 	%r371, %r371, 4;
	add.s32 	%r370, %r370, 4;
	add.s32 	%r378, %r378, 4;
	add.s32 	%r205, %r13, %r378;
	setp.ne.s32 	%p17, %r205, 0;
	@%p17 bra 	$L__BB10_9;

$L__BB10_18:
	setp.eq.s32 	%p18, %r11, 0;
	@%p18 bra 	$L__BB10_28;

	add.s32 	%r49, %r378, %r369;
	mul.wide.u32 	%rd116, %r49, 4;
	add.s64 	%rd16, %rd4, %rd116;
	ld.global.u32 	%r50, [%rd16];
	add.s32 	%r207, %r49, %r6;
	mul.wide.u32 	%rd117, %r207, 4;
	add.s64 	%rd17, %rd4, %rd117;
	ld.global.u32 	%r51, [%rd17];
	setp.eq.s32 	%p19, %r51, 65536;
	setp.eq.s32 	%p20, %r379, 65536;
	and.pred  	%p21, %p20, %p19;
	mov.u32 	%r380, 1;
	@%p21 bra 	$L__BB10_21;

	mul.lo.s32 	%r208, %r51, %r379;
	mul.wide.u32 	%rd118, %r208, -65535;
	shr.u64 	%rd119, %rd118, 48;
	cvt.u32.u64 	%r209, %rd119;
	mul.lo.s32 	%r210, %r209, 65537;
	sub.s32 	%r380, %r208, %r210;

$L__BB10_21:
	add.s32 	%r211, %r380, %r50;
	mul.wide.u32 	%rd120, %r211, -65535;
	shr.u64 	%rd121, %rd120, 48;
	cvt.u32.u64 	%r212, %rd121;
	mul.lo.s32 	%r213, %r212, 65537;
	sub.s32 	%r214, %r211, %r213;
	st.global.u32 	[%rd16], %r214;
	add.s32 	%r215, %r50, 65537;
	sub.s32 	%r216, %r215, %r380;
	mul.wide.u32 	%rd122, %r216, -65535;
	shr.u64 	%rd123, %rd122, 48;
	cvt.u32.u64 	%r217, %rd123;
	mul.lo.s32 	%r218, %r217, 65537;
	sub.s32 	%r219, %r216, %r218;
	st.global.u32 	[%rd17], %r219;
	mul.lo.s32 	%r220, %r379, %r8;
	mul.wide.u32 	%rd124, %r220, -65535;
	shr.u64 	%rd125, %rd124, 48;
	cvt.u32.u64 	%r221, %rd125;
	mul.lo.s32 	%r222, %r221, 65537;
	sub.s32 	%r54, %r220, %r222;
	setp.eq.s32 	%p22, %r11, 1;
	@%p22 bra 	$L__BB10_28;

	add.s32 	%r224, %r49, 1;
	mov.u32 	%r381, 1;
	mul.wide.u32 	%rd126, %r224, 4;
	add.s64 	%rd18, %rd4, %rd126;
	ld.global.u32 	%r55, [%rd18];
	add.s32 	%r225, %r224, %r6;
	mul.wide.u32 	%rd127, %r225, 4;
	add.s64 	%rd19, %rd4, %rd127;
	ld.global.u32 	%r56, [%rd19];
	setp.eq.s32 	%p23, %r56, 65536;
	setp.eq.s32 	%p24, %r54, 65536;
	and.pred  	%p25, %p24, %p23;
	@%p25 bra 	$L__BB10_24;

	mul.lo.s32 	%r226, %r56, %r54;
	mul.wide.u32 	%rd128, %r226, -65535;
	shr.u64 	%rd129, %rd128, 48;
	cvt.u32.u64 	%r227, %rd129;
	mul.lo.s32 	%r228, %r227, 65537;
	sub.s32 	%r381, %r226, %r228;

$L__BB10_24:
	add.s32 	%r229, %r381, %r55;
	mul.wide.u32 	%rd130, %r229, -65535;
	shr.u64 	%rd131, %rd130, 48;
	cvt.u32.u64 	%r230, %rd131;
	mul.lo.s32 	%r231, %r230, 65537;
	sub.s32 	%r232, %r229, %r231;
	st.global.u32 	[%rd18], %r232;
	add.s32 	%r233, %r55, 65537;
	sub.s32 	%r234, %r233, %r381;
	mul.wide.u32 	%rd132, %r234, -65535;
	shr.u64 	%rd133, %rd132, 48;
	cvt.u32.u64 	%r235, %rd133;
	mul.lo.s32 	%r236, %r235, 65537;
	sub.s32 	%r237, %r234, %r236;
	st.global.u32 	[%rd19], %r237;
	mul.lo.s32 	%r238, %r54, %r8;
	mul.wide.u32 	%rd134, %r238, -65535;
	shr.u64 	%rd135, %rd134, 48;
	cvt.u32.u64 	%r239, %rd135;
	mul.lo.s32 	%r240, %r239, 65537;
	sub.s32 	%r59, %r238, %r240;
	setp.eq.s32 	%p26, %r11, 2;
	@%p26 bra 	$L__BB10_28;

	add.s32 	%r242, %r49, 2;
	mul.wide.u32 	%rd136, %r242, 4;
	add.s64 	%rd20, %rd4, %rd136;
	ld.global.u32 	%r60, [%rd20];
	add.s32 	%r243, %r242, %r6;
	mul.wide.u32 	%rd137, %r243, 4;
	add.s64 	%rd21, %rd4, %rd137;
	ld.global.u32 	%r61, [%rd21];
	setp.eq.s32 	%p27, %r61, 65536;
	setp.eq.s32 	%p28, %r59, 65536;
	and.pred  	%p29, %p28, %p27;
	mov.u32 	%r382, 1;
	@%p29 bra 	$L__BB10_27;

	mul.lo.s32 	%r244, %r61, %r59;
	mul.wide.u32 	%rd138, %r244, -65535;
	shr.u64 	%rd139, %rd138, 48;
	cvt.u32.u64 	%r245, %rd139;
	mul.lo.s32 	%r246, %r245, 65537;
	sub.s32 	%r382, %r244, %r246;

$L__BB10_27:
	add.s32 	%r247, %r382, %r60;
	mul.wide.u32 	%rd140, %r247, -65535;
	shr.u64 	%rd141, %rd140, 48;
	cvt.u32.u64 	%r248, %rd141;
	mul.lo.s32 	%r249, %r248, 65537;
	sub.s32 	%r250, %r247, %r249;
	st.global.u32 	[%rd20], %r250;
	add.s32 	%r251, %r60, 65537;
	sub.s32 	%r252, %r251, %r382;
	mul.wide.u32 	%rd142, %r252, -65535;
	shr.u64 	%rd143, %rd142, 48;
	cvt.u32.u64 	%r253, %rd143;
	mul.lo.s32 	%r254, %r253, 65537;
	sub.s32 	%r255, %r252, %r254;
	st.global.u32 	[%rd21], %r255;

$L__BB10_28:
	add.s32 	%r369, %r369, %r7;
	setp.lt.u32 	%p30, %r369, 65536;
	@%p30 bra 	$L__BB10_7;

$L__BB10_44:
	add.s32 	%r368, %r368, 1;
	setp.lt.u32 	%p40, %r368, 16;
	@%p40 bra 	$L__BB10_5;

	ret;

}
	// .globl	_Z14g_decode_batchPjS_S_S_S_S_S_S_S_S_S_S_S_S_S_
.visible .entry _Z14g_decode_batchPjS_S_S_S_S_S_S_S_S_S_S_S_S_S_(
	.param .u64 _Z14g_decode_batchPjS_S_S_S_S_S_S_S_S_S_S_S_S_S__param_0,
	.param .u64 _Z14g_decode_batchPjS_S_S_S_S_S_S_S_S_S_S_S_S_S__param_1,
	.param .u64 _Z14g_decode_batchPjS_S_S_S_S_S_S_S_S_S_S_S_S_S__param_2,
	.param .u64 _Z14g_decode_batchPjS_S_S_S_S_S_S_S_S_S_S_S_S_S__param_3,
	.param .u64 _Z14g_decode_batchPjS_S_S_S_S_S_S_S_S_S_S_S_S_S__param_4,
	.param .u64 _Z14g_decode_batchPjS_S_S_S_S_S_S_S_S_S_S_S_S_S__param_5,
	.param .u64 _Z14g_decode_batchPjS_S_S_S_S_S_S_S_S_S_S_S_S_S__param_6,
	.param .u64 _Z14g_decode_batchPjS_S_S_S_S_S_S_S_S_S_S_S_S_S__param_7,
	.param .u64 _Z14g_decode_batchPjS_S_S_S_S_S_S_S_S_S_S_S_S_S__param_8,
	.param .u64 _Z14g_decode_batchPjS_S_S_S_S_S_S_S_S_S_S_S_S_S__param_9,
	.param .u64 _Z14g_decode_batchPjS_S_S_S_S_S_S_S_S_S_S_S_S_S__param_10,
	.param .u64 _Z14g_decode_batchPjS_S_S_S_S_S_S_S_S_S_S_S_S_S__param_11,
	.param .u64 _Z14g_decode_batchPjS_S_S_S_S_S_S_S_S_S_S_S_S_S__param_12,
	.param .u64 _Z14g_decode_batchPjS_S_S_S_S_S_S_S_S_S_S_S_S_S__param_13,
	.param .u64 _Z14g_decode_batchPjS_S_S_S_S_S_S_S_S_S_S_S_S_S__param_14
)
{
	.reg .pred 	%p<546>;
	.reg .b16 	%rs<73>;
	.reg .b32 	%r<4013>;
	.reg .b64 	%rd<2560>;


	ld.param.u64 	%rd542, [_Z14g_decode_batchPjS_S_S_S_S_S_S_S_S_S_S_S_S_S__param_0];
	ld.param.u64 	%rd543, [_Z14g_decode_batchPjS_S_S_S_S_S_S_S_S_S_S_S_S_S__param_2];
	ld.param.u64 	%rd544, [_Z14g_decode_batchPjS_S_S_S_S_S_S_S_S_S_S_S_S_S__param_3];
	ld.param.u64 	%rd545, [_Z14g_decode_batchPjS_S_S_S_S_S_S_S_S_S_S_S_S_S__param_4];
	ld.param.u64 	%rd546, [_Z14g_decode_batchPjS_S_S_S_S_S_S_S_S_S_S_S_S_S__param_5];
	ld.param.u64 	%rd547, [_Z14g_decode_batchPjS_S_S_S_S_S_S_S_S_S_S_S_S_S__param_6];
	ld.param.u64 	%rd548, [_Z14g_decode_batchPjS_S_S_S_S_S_S_S_S_S_S_S_S_S__param_7];
	ld.param.u64 	%rd549, [_Z14g_decode_batchPjS_S_S_S_S_S_S_S_S_S_S_S_S_S__param_9];
	ld.param.u64 	%rd538, [_Z14g_decode_batchPjS_S_S_S_S_S_S_S_S_S_S_S_S_S__param_10];
	ld.param.u64 	%rd550, [_Z14g_decode_batchPjS_S_S_S_S_S_S_S_S_S_S_S_S_S__param_11];
	ld.param.u64 	%rd551, [_Z14g_decode_batchPjS_S_S_S_S_S_S_S_S_S_S_S_S_S__param_12];
	ld.param.u64 	%rd539, [_Z14g_decode_batchPjS_S_S_S_S_S_S_S_S_S_S_S_S_S__param_13];
	ld.param.u64 	%rd540, [_Z14g_decode_batchPjS_S_S_S_S_S_S_S_S_S_S_S_S_S__param_14];
	cvta.to.global.u64 	%rd1, %rd550;
	cvta.to.global.u64 	%rd2, %rd547;
	cvta.to.global.u64 	%rd3, %rd551;
	cvta.to.global.u64 	%rd4, %rd543;
	cvta.to.global.u64 	%rd5, %rd545;
	cvta.to.global.u64 	%rd6, %rd544;
	cvta.to.global.u64 	%rd7, %rd549;
	cvta.to.global.u64 	%rd8, %rd548;
	mov.u32 	%r896, %ntid.x;
	mov.u32 	%r897, %ctaid.x;
	mov.u32 	%r898, %tid.x;
	mad.lo.s32 	%r899, %r897, %r896, %r898;
	shl.b32 	%r900, %r899, 15;
	shl.b32 	%r901, %r899, 16;
	cvt.u64.u32 	%rd9, %r900;
	cvt.u64.u32 	%rd10, %r901;
	cvta.to.global.u64 	%rd11, %rd542;
	mul.wide.u32 	%rd552, %r900, 4;
	add.s64 	%rd12, %rd11, %rd552;
	ld.global.u32 	%r902, [%rd12];
	mov.u64 	%rd2475, 0;
	shl.b32 	%r903, %r902, 2;
	cvta.to.global.u64 	%rd13, %rd546;
	mul.wide.u32 	%rd553, %r901, 4;
	add.s64 	%rd14, %rd13, %rd553;
	mul.wide.u32 	%rd554, %r903, 4;
	add.s64 	%rd15, %rd1, %rd554;
	mov.u32 	%r3755, 0;

$L__BB11_1:
	add.s64 	%rd555, %rd15, %rd2475;
	ld.global.u8 	%rs1, [%rd555];
	add.s64 	%rd556, %rd14, %rd2475;
	st.global.u8 	[%rd556], %rs1;
	add.s64 	%rd2475, %rd2475, 1;
	add.s32 	%r3755, %r3755, 1;
	setp.lt.u32 	%p1, %r3755, 4096;
	@%p1 bra 	$L__BB11_1;

	ld.global.u32 	%r904, [%rd12+2048];
	mov.u64 	%rd2476, 0;
	shl.b32 	%r905, %r904, 2;
	mul.wide.u32 	%rd558, %r905, 4;
	add.s64 	%rd19, %rd1, %rd558;

$L__BB11_3:
	add.s64 	%rd559, %rd19, %rd2476;
	ld.global.u8 	%rs2, [%rd559];
	add.s64 	%rd560, %rd14, %rd2476;
	st.global.u8 	[%rd560+4096], %rs2;
	add.s64 	%rd2476, %rd2476, 1;
	setp.lt.u64 	%p2, %rd2476, 4096;
	@%p2 bra 	$L__BB11_3;

	ld.global.u32 	%r906, [%rd12+4096];
	mov.u64 	%rd2477, 0;
	shl.b32 	%r907, %r906, 2;
	mul.wide.u32 	%rd562, %r907, 4;
	add.s64 	%rd23, %rd1, %rd562;

$L__BB11_5:
	add.s64 	%rd563, %rd23, %rd2477;
	ld.global.u8 	%rs3, [%rd563];
	add.s64 	%rd564, %rd14, %rd2477;
	st.global.u8 	[%rd564+8192], %rs3;
	add.s64 	%rd2477, %rd2477, 1;
	setp.lt.u64 	%p3, %rd2477, 4096;
	@%p3 bra 	$L__BB11_5;

	ld.global.u32 	%r908, [%rd12+6144];
	mov.u64 	%rd2478, 0;
	shl.b32 	%r909, %r908, 2;
	mul.wide.u32 	%rd566, %r909, 4;
	add.s64 	%rd27, %rd1, %rd566;

$L__BB11_7:
	add.s64 	%rd567, %rd27, %rd2478;
	ld.global.u8 	%rs4, [%rd567];
	add.s64 	%rd568, %rd14, %rd2478;
	st.global.u8 	[%rd568+12288], %rs4;
	add.s64 	%rd2478, %rd2478, 1;
	setp.lt.u64 	%p4, %rd2478, 4096;
	@%p4 bra 	$L__BB11_7;

	ld.global.u32 	%r910, [%rd12+8192];
	mov.u64 	%rd2479, 0;
	shl.b32 	%r911, %r910, 2;
	mul.wide.u32 	%rd570, %r911, 4;
	add.s64 	%rd31, %rd1, %rd570;

$L__BB11_9:
	add.s64 	%rd571, %rd31, %rd2479;
	ld.global.u8 	%rs5, [%rd571];
	add.s64 	%rd572, %rd14, %rd2479;
	st.global.u8 	[%rd572+16384], %rs5;
	add.s64 	%rd2479, %rd2479, 1;
	setp.lt.u64 	%p5, %rd2479, 4096;
	@%p5 bra 	$L__BB11_9;

	ld.global.u32 	%r912, [%rd12+10240];
	mov.u64 	%rd2480, 0;
	shl.b32 	%r913, %r912, 2;
	mul.wide.u32 	%rd574, %r913, 4;
	add.s64 	%rd35, %rd1, %rd574;

$L__BB11_11:
	add.s64 	%rd575, %rd35, %rd2480;
	ld.global.u8 	%rs6, [%rd575];
	add.s64 	%rd576, %rd14, %rd2480;
	st.global.u8 	[%rd576+20480], %rs6;
	add.s64 	%rd2480, %rd2480, 1;
	setp.lt.u64 	%p6, %rd2480, 4096;
	@%p6 bra 	$L__BB11_11;

	ld.global.u32 	%r914, [%rd12+12288];
	mov.u64 	%rd2481, 0;
	shl.b32 	%r915, %r914, 2;
	mul.wide.u32 	%rd578, %r915, 4;
	add.s64 	%rd39, %rd1, %rd578;

$L__BB11_13:
	add.s64 	%rd579, %rd39, %rd2481;
	ld.global.u8 	%rs7, [%rd579];
	add.s64 	%rd580, %rd14, %rd2481;
	st.global.u8 	[%rd580+24576], %rs7;
	add.s64 	%rd2481, %rd2481, 1;
	setp.lt.u64 	%p7, %rd2481, 4096;
	@%p7 bra 	$L__BB11_13;

	ld.global.u32 	%r916, [%rd12+14336];
	mov.u64 	%rd2482, 0;
	shl.b32 	%r917, %r916, 2;
	mul.wide.u32 	%rd582, %r917, 4;
	add.s64 	%rd43, %rd1, %rd582;

$L__BB11_15:
	add.s64 	%rd583, %rd43, %rd2482;
	ld.global.u8 	%rs8, [%rd583];
	add.s64 	%rd584, %rd14, %rd2482;
	st.global.u8 	[%rd584+28672], %rs8;
	add.s64 	%rd2482, %rd2482, 1;
	setp.lt.u64 	%p8, %rd2482, 4096;
	@%p8 bra 	$L__BB11_15;

	ld.global.u32 	%r918, [%rd12+16384];
	mov.u64 	%rd2483, 0;
	shl.b32 	%r919, %r918, 2;
	mul.wide.u32 	%rd586, %r919, 4;
	add.s64 	%rd47, %rd1, %rd586;

$L__BB11_17:
	add.s64 	%rd587, %rd47, %rd2483;
	ld.global.u8 	%rs9, [%rd587];
	add.s64 	%rd588, %rd14, %rd2483;
	st.global.u8 	[%rd588+32768], %rs9;
	add.s64 	%rd2483, %rd2483, 1;
	setp.lt.u64 	%p9, %rd2483, 4096;
	@%p9 bra 	$L__BB11_17;

	ld.global.u32 	%r920, [%rd12+18432];
	mov.u64 	%rd2484, 0;
	shl.b32 	%r921, %r920, 2;
	mul.wide.u32 	%rd590, %r921, 4;
	add.s64 	%rd51, %rd1, %rd590;

$L__BB11_19:
	add.s64 	%rd591, %rd51, %rd2484;
	ld.global.u8 	%rs10, [%rd591];
	add.s64 	%rd592, %rd14, %rd2484;
	st.global.u8 	[%rd592+36864], %rs10;
	add.s64 	%rd2484, %rd2484, 1;
	setp.lt.u64 	%p10, %rd2484, 4096;
	@%p10 bra 	$L__BB11_19;

	ld.global.u32 	%r922, [%rd12+20480];
	mov.u64 	%rd2485, 0;
	shl.b32 	%r923, %r922, 2;
	mul.wide.u32 	%rd594, %r923, 4;
	add.s64 	%rd55, %rd1, %rd594;

$L__BB11_21:
	add.s64 	%rd595, %rd55, %rd2485;
	ld.global.u8 	%rs11, [%rd595];
	add.s64 	%rd596, %rd14, %rd2485;
	st.global.u8 	[%rd596+40960], %rs11;
	add.s64 	%rd2485, %rd2485, 1;
	setp.lt.u64 	%p11, %rd2485, 4096;
	@%p11 bra 	$L__BB11_21;

	ld.global.u32 	%r924, [%rd12+22528];
	mov.u64 	%rd2486, 0;
	shl.b32 	%r925, %r924, 2;
	mul.wide.u32 	%rd598, %r925, 4;
	add.s64 	%rd59, %rd1, %rd598;

$L__BB11_23:
	add.s64 	%rd599, %rd59, %rd2486;
	ld.global.u8 	%rs12, [%rd599];
	add.s64 	%rd600, %rd14, %rd2486;
	st.global.u8 	[%rd600+45056], %rs12;
	add.s64 	%rd2486, %rd2486, 1;
	setp.lt.u64 	%p12, %rd2486, 4096;
	@%p12 bra 	$L__BB11_23;

	ld.global.u32 	%r926, [%rd12+24576];
	mov.u64 	%rd2487, 0;
	shl.b32 	%r927, %r926, 2;
	mul.wide.u32 	%rd602, %r927, 4;
	add.s64 	%rd63, %rd1, %rd602;

$L__BB11_25:
	add.s64 	%rd603, %rd63, %rd2487;
	ld.global.u8 	%rs13, [%rd603];
	add.s64 	%rd604, %rd14, %rd2487;
	st.global.u8 	[%rd604+49152], %rs13;
	add.s64 	%rd2487, %rd2487, 1;
	setp.lt.u64 	%p13, %rd2487, 4096;
	@%p13 bra 	$L__BB11_25;

	ld.global.u32 	%r928, [%rd12+26624];
	mov.u64 	%rd2488, 0;
	shl.b32 	%r929, %r928, 2;
	mul.wide.u32 	%rd606, %r929, 4;
	add.s64 	%rd67, %rd1, %rd606;

$L__BB11_27:
	add.s64 	%rd607, %rd67, %rd2488;
	ld.global.u8 	%rs14, [%rd607];
	add.s64 	%rd608, %rd14, %rd2488;
	st.global.u8 	[%rd608+53248], %rs14;
	add.s64 	%rd2488, %rd2488, 1;
	setp.lt.u64 	%p14, %rd2488, 4096;
	@%p14 bra 	$L__BB11_27;

	ld.global.u32 	%r930, [%rd12+28672];
	mov.u64 	%rd2489, 0;
	shl.b32 	%r931, %r930, 2;
	mul.wide.u32 	%rd610, %r931, 4;
	add.s64 	%rd71, %rd1, %rd610;

$L__BB11_29:
	add.s64 	%rd611, %rd71, %rd2489;
	ld.global.u8 	%rs15, [%rd611];
	add.s64 	%rd612, %rd14, %rd2489;
	st.global.u8 	[%rd612+57344], %rs15;
	add.s64 	%rd2489, %rd2489, 1;
	setp.lt.u64 	%p15, %rd2489, 4096;
	@%p15 bra 	$L__BB11_29;

	ld.global.u32 	%r932, [%rd12+30720];
	mov.u64 	%rd2490, 0;
	shl.b32 	%r933, %r932, 2;
	mul.wide.u32 	%rd614, %r933, 4;
	add.s64 	%rd75, %rd1, %rd614;

$L__BB11_31:
	add.s64 	%rd615, %rd75, %rd2490;
	ld.global.u8 	%rs16, [%rd615];
	add.s64 	%rd616, %rd14, %rd2490;
	st.global.u8 	[%rd616+61440], %rs16;
	add.s64 	%rd2490, %rd2490, 1;
	setp.lt.u64 	%p16, %rd2490, 4096;
	@%p16 bra 	$L__BB11_31;

	ld.global.u32 	%r934, [%rd12+32768];
	mov.u64 	%rd2491, 0;
	shl.b32 	%r935, %r934, 2;
	mul.wide.u32 	%rd618, %r935, 4;
	add.s64 	%rd79, %rd1, %rd618;

$L__BB11_33:
	add.s64 	%rd619, %rd79, %rd2491;
	ld.global.u8 	%rs17, [%rd619];
	add.s64 	%rd620, %rd14, %rd2491;
	st.global.u8 	[%rd620+65536], %rs17;
	add.s64 	%rd2491, %rd2491, 1;
	setp.lt.u64 	%p17, %rd2491, 4096;
	@%p17 bra 	$L__BB11_33;

	ld.global.u32 	%r936, [%rd12+34816];
	mov.u64 	%rd2492, 0;
	shl.b32 	%r937, %r936, 2;
	mul.wide.u32 	%rd622, %r937, 4;
	add.s64 	%rd83, %rd1, %rd622;

$L__BB11_35:
	add.s64 	%rd623, %rd83, %rd2492;
	ld.global.u8 	%rs18, [%rd623];
	add.s64 	%rd624, %rd14, %rd2492;
	st.global.u8 	[%rd624+69632], %rs18;
	add.s64 	%rd2492, %rd2492, 1;
	setp.lt.u64 	%p18, %rd2492, 4096;
	@%p18 bra 	$L__BB11_35;

	ld.global.u32 	%r938, [%rd12+36864];
	mov.u64 	%rd2493, 0;
	shl.b32 	%r939, %r938, 2;
	mul.wide.u32 	%rd626, %r939, 4;
	add.s64 	%rd87, %rd1, %rd626;

$L__BB11_37:
	add.s64 	%rd627, %rd87, %rd2493;
	ld.global.u8 	%rs19, [%rd627];
	add.s64 	%rd628, %rd14, %rd2493;
	st.global.u8 	[%rd628+73728], %rs19;
	add.s64 	%rd2493, %rd2493, 1;
	setp.lt.u64 	%p19, %rd2493, 4096;
	@%p19 bra 	$L__BB11_37;

	ld.global.u32 	%r940, [%rd12+38912];
	mov.u64 	%rd2494, 0;
	shl.b32 	%r941, %r940, 2;
	mul.wide.u32 	%rd630, %r941, 4;
	add.s64 	%rd91, %rd1, %rd630;

$L__BB11_39:
	add.s64 	%rd631, %rd91, %rd2494;
	ld.global.u8 	%rs20, [%rd631];
	add.s64 	%rd632, %rd14, %rd2494;
	st.global.u8 	[%rd632+77824], %rs20;
	add.s64 	%rd2494, %rd2494, 1;
	setp.lt.u64 	%p20, %rd2494, 4096;
	@%p20 bra 	$L__BB11_39;

	ld.global.u32 	%r942, [%rd12+40960];
	mov.u64 	%rd2495, 0;
	shl.b32 	%r943, %r942, 2;
	mul.wide.u32 	%rd634, %r943, 4;
	add.s64 	%rd95, %rd1, %rd634;

$L__BB11_41:
	add.s64 	%rd635, %rd95, %rd2495;
	ld.global.u8 	%rs21, [%rd635];
	add.s64 	%rd636, %rd14, %rd2495;
	st.global.u8 	[%rd636+81920], %rs21;
	add.s64 	%rd2495, %rd2495, 1;
	setp.lt.u64 	%p21, %rd2495, 4096;
	@%p21 bra 	$L__BB11_41;

	ld.global.u32 	%r944, [%rd12+43008];
	mov.u64 	%rd2496, 0;
	shl.b32 	%r945, %r944, 2;
	mul.wide.u32 	%rd638, %r945, 4;
	add.s64 	%rd99, %rd1, %rd638;

$L__BB11_43:
	add.s64 	%rd639, %rd99, %rd2496;
	ld.global.u8 	%rs22, [%rd639];
	add.s64 	%rd640, %rd14, %rd2496;
	st.global.u8 	[%rd640+86016], %rs22;
	add.s64 	%rd2496, %rd2496, 1;
	setp.lt.u64 	%p22, %rd2496, 4096;
	@%p22 bra 	$L__BB11_43;

	ld.global.u32 	%r946, [%rd12+45056];
	mov.u64 	%rd2497, 0;
	shl.b32 	%r947, %r946, 2;
	mul.wide.u32 	%rd642, %r947, 4;
	add.s64 	%rd103, %rd1, %rd642;

$L__BB11_45:
	add.s64 	%rd643, %rd103, %rd2497;
	ld.global.u8 	%rs23, [%rd643];
	add.s64 	%rd644, %rd14, %rd2497;
	st.global.u8 	[%rd644+90112], %rs23;
	add.s64 	%rd2497, %rd2497, 1;
	setp.lt.u64 	%p23, %rd2497, 4096;
	@%p23 bra 	$L__BB11_45;

	ld.global.u32 	%r948, [%rd12+47104];
	mov.u64 	%rd2498, 0;
	shl.b32 	%r949, %r948, 2;
	mul.wide.u32 	%rd646, %r949, 4;
	add.s64 	%rd107, %rd1, %rd646;

$L__BB11_47:
	add.s64 	%rd647, %rd107, %rd2498;
	ld.global.u8 	%rs24, [%rd647];
	add.s64 	%rd648, %rd14, %rd2498;
	st.global.u8 	[%rd648+94208], %rs24;
	add.s64 	%rd2498, %rd2498, 1;
	setp.lt.u64 	%p24, %rd2498, 4096;
	@%p24 bra 	$L__BB11_47;

	ld.global.u32 	%r950, [%rd12+49152];
	mov.u64 	%rd2499, 0;
	shl.b32 	%r951, %r950, 2;
	mul.wide.u32 	%rd650, %r951, 4;
	add.s64 	%rd111, %rd1, %rd650;

$L__BB11_49:
	add.s64 	%rd651, %rd111, %rd2499;
	ld.global.u8 	%rs25, [%rd651];
	add.s64 	%rd652, %rd14, %rd2499;
	st.global.u8 	[%rd652+98304], %rs25;
	add.s64 	%rd2499, %rd2499, 1;
	setp.lt.u64 	%p25, %rd2499, 4096;
	@%p25 bra 	$L__BB11_49;

	ld.global.u32 	%r952, [%rd12+51200];
	mov.u64 	%rd2500, 0;
	shl.b32 	%r953, %r952, 2;
	mul.wide.u32 	%rd654, %r953, 4;
	add.s64 	%rd115, %rd1, %rd654;

$L__BB11_51:
	add.s64 	%rd655, %rd115, %rd2500;
	ld.global.u8 	%rs26, [%rd655];
	add.s64 	%rd656, %rd14, %rd2500;
	st.global.u8 	[%rd656+102400], %rs26;
	add.s64 	%rd2500, %rd2500, 1;
	setp.lt.u64 	%p26, %rd2500, 4096;
	@%p26 bra 	$L__BB11_51;

	ld.global.u32 	%r954, [%rd12+53248];
	mov.u64 	%rd2501, 0;
	shl.b32 	%r955, %r954, 2;
	mul.wide.u32 	%rd658, %r955, 4;
	add.s64 	%rd119, %rd1, %rd658;

$L__BB11_53:
	add.s64 	%rd659, %rd119, %rd2501;
	ld.global.u8 	%rs27, [%rd659];
	add.s64 	%rd660, %rd14, %rd2501;
	st.global.u8 	[%rd660+106496], %rs27;
	add.s64 	%rd2501, %rd2501, 1;
	setp.lt.u64 	%p27, %rd2501, 4096;
	@%p27 bra 	$L__BB11_53;

	ld.global.u32 	%r956, [%rd12+55296];
	mov.u64 	%rd2502, 0;
	shl.b32 	%r957, %r956, 2;
	mul.wide.u32 	%rd662, %r957, 4;
	add.s64 	%rd123, %rd1, %rd662;

$L__BB11_55:
	add.s64 	%rd663, %rd123, %rd2502;
	ld.global.u8 	%rs28, [%rd663];
	add.s64 	%rd664, %rd14, %rd2502;
	st.global.u8 	[%rd664+110592], %rs28;
	add.s64 	%rd2502, %rd2502, 1;
	setp.lt.u64 	%p28, %rd2502, 4096;
	@%p28 bra 	$L__BB11_55;

	ld.global.u32 	%r958, [%rd12+57344];
	mov.u64 	%rd2503, 0;
	shl.b32 	%r959, %r958, 2;
	mul.wide.u32 	%rd666, %r959, 4;
	add.s64 	%rd127, %rd1, %rd666;

$L__BB11_57:
	add.s64 	%rd667, %rd127, %rd2503;
	ld.global.u8 	%rs29, [%rd667];
	add.s64 	%rd668, %rd14, %rd2503;
	st.global.u8 	[%rd668+114688], %rs29;
	add.s64 	%rd2503, %rd2503, 1;
	setp.lt.u64 	%p29, %rd2503, 4096;
	@%p29 bra 	$L__BB11_57;

	ld.global.u32 	%r960, [%rd12+59392];
	mov.u64 	%rd2504, 0;
	shl.b32 	%r961, %r960, 2;
	mul.wide.u32 	%rd670, %r961, 4;
	add.s64 	%rd131, %rd1, %rd670;

$L__BB11_59:
	add.s64 	%rd671, %rd131, %rd2504;
	ld.global.u8 	%rs30, [%rd671];
	add.s64 	%rd672, %rd14, %rd2504;
	st.global.u8 	[%rd672+118784], %rs30;
	add.s64 	%rd2504, %rd2504, 1;
	setp.lt.u64 	%p30, %rd2504, 4096;
	@%p30 bra 	$L__BB11_59;

	ld.global.u32 	%r962, [%rd12+61440];
	mov.u64 	%rd2505, 0;
	shl.b32 	%r963, %r962, 2;
	mul.wide.u32 	%rd674, %r963, 4;
	add.s64 	%rd135, %rd1, %rd674;

$L__BB11_61:
	add.s64 	%rd675, %rd135, %rd2505;
	ld.global.u8 	%rs31, [%rd675];
	add.s64 	%rd676, %rd14, %rd2505;
	st.global.u8 	[%rd676+122880], %rs31;
	add.s64 	%rd2505, %rd2505, 1;
	setp.lt.u64 	%p31, %rd2505, 4096;
	@%p31 bra 	$L__BB11_61;

	ld.global.u32 	%r964, [%rd12+63488];
	mov.u64 	%rd2506, 0;
	shl.b32 	%r965, %r964, 2;
	mul.wide.u32 	%rd678, %r965, 4;
	add.s64 	%rd139, %rd1, %rd678;

$L__BB11_63:
	add.s64 	%rd679, %rd139, %rd2506;
	ld.global.u8 	%rs32, [%rd679];
	add.s64 	%rd680, %rd14, %rd2506;
	st.global.u8 	[%rd680+126976], %rs32;
	add.s64 	%rd2506, %rd2506, 1;
	setp.lt.u64 	%p32, %rd2506, 4096;
	@%p32 bra 	$L__BB11_63;

	ld.global.u32 	%r966, [%rd12+65536];
	mov.u64 	%rd2507, 0;
	shl.b32 	%r967, %r966, 2;
	mul.wide.u32 	%rd682, %r967, 4;
	add.s64 	%rd143, %rd1, %rd682;

$L__BB11_65:
	add.s64 	%rd683, %rd143, %rd2507;
	ld.global.u8 	%rs33, [%rd683];
	add.s64 	%rd684, %rd14, %rd2507;
	st.global.u8 	[%rd684+131072], %rs33;
	add.s64 	%rd2507, %rd2507, 1;
	setp.lt.u64 	%p33, %rd2507, 4096;
	@%p33 bra 	$L__BB11_65;

	ld.global.u32 	%r968, [%rd12+67584];
	mov.u64 	%rd2508, 0;
	shl.b32 	%r969, %r968, 2;
	mul.wide.u32 	%rd686, %r969, 4;
	add.s64 	%rd147, %rd1, %rd686;

$L__BB11_67:
	add.s64 	%rd687, %rd147, %rd2508;
	ld.global.u8 	%rs34, [%rd687];
	add.s64 	%rd688, %rd14, %rd2508;
	st.global.u8 	[%rd688+135168], %rs34;
	add.s64 	%rd2508, %rd2508, 1;
	setp.lt.u64 	%p34, %rd2508, 4096;
	@%p34 bra 	$L__BB11_67;

	ld.global.u32 	%r970, [%rd12+69632];
	mov.u64 	%rd2509, 0;
	shl.b32 	%r971, %r970, 2;
	mul.wide.u32 	%rd690, %r971, 4;
	add.s64 	%rd151, %rd1, %rd690;

$L__BB11_69:
	add.s64 	%rd691, %rd151, %rd2509;
	ld.global.u8 	%rs35, [%rd691];
	add.s64 	%rd692, %rd14, %rd2509;
	st.global.u8 	[%rd692+139264], %rs35;
	add.s64 	%rd2509, %rd2509, 1;
	setp.lt.u64 	%p35, %rd2509, 4096;
	@%p35 bra 	$L__BB11_69;

	ld.global.u32 	%r972, [%rd12+71680];
	mov.u64 	%rd2510, 0;
	shl.b32 	%r973, %r972, 2;
	mul.wide.u32 	%rd694, %r973, 4;
	add.s64 	%rd155, %rd1, %rd694;

$L__BB11_71:
	add.s64 	%rd695, %rd155, %rd2510;
	ld.global.u8 	%rs36, [%rd695];
	add.s64 	%rd696, %rd14, %rd2510;
	st.global.u8 	[%rd696+143360], %rs36;
	add.s64 	%rd2510, %rd2510, 1;
	setp.lt.u64 	%p36, %rd2510, 4096;
	@%p36 bra 	$L__BB11_71;

	ld.global.u32 	%r974, [%rd12+73728];
	mov.u64 	%rd2511, 0;
	shl.b32 	%r975, %r974, 2;
	mul.wide.u32 	%rd698, %r975, 4;
	add.s64 	%rd159, %rd1, %rd698;

$L__BB11_73:
	add.s64 	%rd699, %rd159, %rd2511;
	ld.global.u8 	%rs37, [%rd699];
	add.s64 	%rd700, %rd14, %rd2511;
	st.global.u8 	[%rd700+147456], %rs37;
	add.s64 	%rd2511, %rd2511, 1;
	setp.lt.u64 	%p37, %rd2511, 4096;
	@%p37 bra 	$L__BB11_73;

	ld.global.u32 	%r976, [%rd12+75776];
	mov.u64 	%rd2512, 0;
	shl.b32 	%r977, %r976, 2;
	mul.wide.u32 	%rd702, %r977, 4;
	add.s64 	%rd163, %rd1, %rd702;

$L__BB11_75:
	add.s64 	%rd703, %rd163, %rd2512;
	ld.global.u8 	%rs38, [%rd703];
	add.s64 	%rd704, %rd14, %rd2512;
	st.global.u8 	[%rd704+151552], %rs38;
	add.s64 	%rd2512, %rd2512, 1;
	setp.lt.u64 	%p38, %rd2512, 4096;
	@%p38 bra 	$L__BB11_75;

	ld.global.u32 	%r978, [%rd12+77824];
	mov.u64 	%rd2513, 0;
	shl.b32 	%r979, %r978, 2;
	mul.wide.u32 	%rd706, %r979, 4;
	add.s64 	%rd167, %rd1, %rd706;

$L__BB11_77:
	add.s64 	%rd707, %rd167, %rd2513;
	ld.global.u8 	%rs39, [%rd707];
	add.s64 	%rd708, %rd14, %rd2513;
	st.global.u8 	[%rd708+155648], %rs39;
	add.s64 	%rd2513, %rd2513, 1;
	setp.lt.u64 	%p39, %rd2513, 4096;
	@%p39 bra 	$L__BB11_77;

	ld.global.u32 	%r980, [%rd12+79872];
	mov.u64 	%rd2514, 0;
	shl.b32 	%r981, %r980, 2;
	mul.wide.u32 	%rd710, %r981, 4;
	add.s64 	%rd171, %rd1, %rd710;

$L__BB11_79:
	add.s64 	%rd711, %rd171, %rd2514;
	ld.global.u8 	%rs40, [%rd711];
	add.s64 	%rd712, %rd14, %rd2514;
	st.global.u8 	[%rd712+159744], %rs40;
	add.s64 	%rd2514, %rd2514, 1;
	setp.lt.u64 	%p40, %rd2514, 4096;
	@%p40 bra 	$L__BB11_79;

	ld.global.u32 	%r982, [%rd12+81920];
	mov.u64 	%rd2515, 0;
	shl.b32 	%r983, %r982, 2;
	mul.wide.u32 	%rd714, %r983, 4;
	add.s64 	%rd175, %rd1, %rd714;

$L__BB11_81:
	add.s64 	%rd715, %rd175, %rd2515;
	ld.global.u8 	%rs41, [%rd715];
	add.s64 	%rd716, %rd14, %rd2515;
	st.global.u8 	[%rd716+163840], %rs41;
	add.s64 	%rd2515, %rd2515, 1;
	setp.lt.u64 	%p41, %rd2515, 4096;
	@%p41 bra 	$L__BB11_81;

	ld.global.u32 	%r984, [%rd12+83968];
	mov.u64 	%rd2516, 0;
	shl.b32 	%r985, %r984, 2;
	mul.wide.u32 	%rd718, %r985, 4;
	add.s64 	%rd179, %rd1, %rd718;

$L__BB11_83:
	add.s64 	%rd719, %rd179, %rd2516;
	ld.global.u8 	%rs42, [%rd719];
	add.s64 	%rd720, %rd14, %rd2516;
	st.global.u8 	[%rd720+167936], %rs42;
	add.s64 	%rd2516, %rd2516, 1;
	setp.lt.u64 	%p42, %rd2516, 4096;
	@%p42 bra 	$L__BB11_83;

	ld.global.u32 	%r986, [%rd12+86016];
	mov.u64 	%rd2517, 0;
	shl.b32 	%r987, %r986, 2;
	mul.wide.u32 	%rd722, %r987, 4;
	add.s64 	%rd183, %rd1, %rd722;

$L__BB11_85:
	add.s64 	%rd723, %rd183, %rd2517;
	ld.global.u8 	%rs43, [%rd723];
	add.s64 	%rd724, %rd14, %rd2517;
	st.global.u8 	[%rd724+172032], %rs43;
	add.s64 	%rd2517, %rd2517, 1;
	setp.lt.u64 	%p43, %rd2517, 4096;
	@%p43 bra 	$L__BB11_85;

	ld.global.u32 	%r988, [%rd12+88064];
	mov.u64 	%rd2518, 0;
	shl.b32 	%r989, %r988, 2;
	mul.wide.u32 	%rd726, %r989, 4;
	add.s64 	%rd187, %rd1, %rd726;

$L__BB11_87:
	add.s64 	%rd727, %rd187, %rd2518;
	ld.global.u8 	%rs44, [%rd727];
	add.s64 	%rd728, %rd14, %rd2518;
	st.global.u8 	[%rd728+176128], %rs44;
	add.s64 	%rd2518, %rd2518, 1;
	setp.lt.u64 	%p44, %rd2518, 4096;
	@%p44 bra 	$L__BB11_87;

	ld.global.u32 	%r990, [%rd12+90112];
	mov.u64 	%rd2519, 0;
	shl.b32 	%r991, %r990, 2;
	mul.wide.u32 	%rd730, %r991, 4;
	add.s64 	%rd191, %rd1, %rd730;

$L__BB11_89:
	add.s64 	%rd731, %rd191, %rd2519;
	ld.global.u8 	%rs45, [%rd731];
	add.s64 	%rd732, %rd14, %rd2519;
	st.global.u8 	[%rd732+180224], %rs45;
	add.s64 	%rd2519, %rd2519, 1;
	setp.lt.u64 	%p45, %rd2519, 4096;
	@%p45 bra 	$L__BB11_89;

	ld.global.u32 	%r992, [%rd12+92160];
	mov.u64 	%rd2520, 0;
	shl.b32 	%r993, %r992, 2;
	mul.wide.u32 	%rd734, %r993, 4;
	add.s64 	%rd195, %rd1, %rd734;

$L__BB11_91:
	add.s64 	%rd735, %rd195, %rd2520;
	ld.global.u8 	%rs46, [%rd735];
	add.s64 	%rd736, %rd14, %rd2520;
	st.global.u8 	[%rd736+184320], %rs46;
	add.s64 	%rd2520, %rd2520, 1;
	setp.lt.u64 	%p46, %rd2520, 4096;
	@%p46 bra 	$L__BB11_91;

	ld.global.u32 	%r994, [%rd12+94208];
	mov.u64 	%rd2521, 0;
	shl.b32 	%r995, %r994, 2;
	mul.wide.u32 	%rd738, %r995, 4;
	add.s64 	%rd199, %rd1, %rd738;

$L__BB11_93:
	add.s64 	%rd739, %rd199, %rd2521;
	ld.global.u8 	%rs47, [%rd739];
	add.s64 	%rd740, %rd14, %rd2521;
	st.global.u8 	[%rd740+188416], %rs47;
	add.s64 	%rd2521, %rd2521, 1;
	setp.lt.u64 	%p47, %rd2521, 4096;
	@%p47 bra 	$L__BB11_93;

	ld.global.u32 	%r996, [%rd12+96256];
	mov.u64 	%rd2522, 0;
	shl.b32 	%r997, %r996, 2;
	mul.wide.u32 	%rd742, %r997, 4;
	add.s64 	%rd203, %rd1, %rd742;

$L__BB11_95:
	add.s64 	%rd743, %rd203, %rd2522;
	ld.global.u8 	%rs48, [%rd743];
	add.s64 	%rd744, %rd14, %rd2522;
	st.global.u8 	[%rd744+192512], %rs48;
	add.s64 	%rd2522, %rd2522, 1;
	setp.lt.u64 	%p48, %rd2522, 4096;
	@%p48 bra 	$L__BB11_95;

	ld.global.u32 	%r998, [%rd12+98304];
	mov.u64 	%rd2523, 0;
	shl.b32 	%r999, %r998, 2;
	mul.wide.u32 	%rd746, %r999, 4;
	add.s64 	%rd207, %rd1, %rd746;

$L__BB11_97:
	add.s64 	%rd747, %rd207, %rd2523;
	ld.global.u8 	%rs49, [%rd747];
	add.s64 	%rd748, %rd14, %rd2523;
	st.global.u8 	[%rd748+196608], %rs49;
	add.s64 	%rd2523, %rd2523, 1;
	setp.lt.u64 	%p49, %rd2523, 4096;
	@%p49 bra 	$L__BB11_97;

	ld.global.u32 	%r1000, [%rd12+100352];
	mov.u64 	%rd2524, 0;
	shl.b32 	%r1001, %r1000, 2;
	mul.wide.u32 	%rd750, %r1001, 4;
	add.s64 	%rd211, %rd1, %rd750;

$L__BB11_99:
	add.s64 	%rd751, %rd211, %rd2524;
	ld.global.u8 	%rs50, [%rd751];
	add.s64 	%rd752, %rd14, %rd2524;
	st.global.u8 	[%rd752+200704], %rs50;
	add.s64 	%rd2524, %rd2524, 1;
	setp.lt.u64 	%p50, %rd2524, 4096;
	@%p50 bra 	$L__BB11_99;

	ld.global.u32 	%r1002, [%rd12+102400];
	mov.u64 	%rd2525, 0;
	shl.b32 	%r1003, %r1002, 2;
	mul.wide.u32 	%rd754, %r1003, 4;
	add.s64 	%rd215, %rd1, %rd754;

$L__BB11_101:
	add.s64 	%rd755, %rd215, %rd2525;
	ld.global.u8 	%rs51, [%rd755];
	add.s64 	%rd756, %rd14, %rd2525;
	st.global.u8 	[%rd756+204800], %rs51;
	add.s64 	%rd2525, %rd2525, 1;
	setp.lt.u64 	%p51, %rd2525, 4096;
	@%p51 bra 	$L__BB11_101;

	ld.global.u32 	%r1004, [%rd12+104448];
	mov.u64 	%rd2526, 0;
	shl.b32 	%r1005, %r1004, 2;
	mul.wide.u32 	%rd758, %r1005, 4;
	add.s64 	%rd219, %rd1, %rd758;

$L__BB11_103:
	add.s64 	%rd759, %rd219, %rd2526;
	ld.global.u8 	%rs52, [%rd759];
	add.s64 	%rd760, %rd14, %rd2526;
	st.global.u8 	[%rd760+208896], %rs52;
	add.s64 	%rd2526, %rd2526, 1;
	setp.lt.u64 	%p52, %rd2526, 4096;
	@%p52 bra 	$L__BB11_103;

	ld.global.u32 	%r1006, [%rd12+106496];
	mov.u64 	%rd2527, 0;
	shl.b32 	%r1007, %r1006, 2;
	mul.wide.u32 	%rd762, %r1007, 4;
	add.s64 	%rd223, %rd1, %rd762;

$L__BB11_105:
	add.s64 	%rd763, %rd223, %rd2527;
	ld.global.u8 	%rs53, [%rd763];
	add.s64 	%rd764, %rd14, %rd2527;
	st.global.u8 	[%rd764+212992], %rs53;
	add.s64 	%rd2527, %rd2527, 1;
	setp.lt.u64 	%p53, %rd2527, 4096;
	@%p53 bra 	$L__BB11_105;

	ld.global.u32 	%r1008, [%rd12+108544];
	mov.u64 	%rd2528, 0;
	shl.b32 	%r1009, %r1008, 2;
	mul.wide.u32 	%rd766, %r1009, 4;
	add.s64 	%rd227, %rd1, %rd766;

$L__BB11_107:
	add.s64 	%rd767, %rd227, %rd2528;
	ld.global.u8 	%rs54, [%rd767];
	add.s64 	%rd768, %rd14, %rd2528;
	st.global.u8 	[%rd768+217088], %rs54;
	add.s64 	%rd2528, %rd2528, 1;
	setp.lt.u64 	%p54, %rd2528, 4096;
	@%p54 bra 	$L__BB11_107;

	ld.global.u32 	%r1010, [%rd12+110592];
	mov.u64 	%rd2529, 0;
	shl.b32 	%r1011, %r1010, 2;
	mul.wide.u32 	%rd770, %r1011, 4;
	add.s64 	%rd231, %rd1, %rd770;

$L__BB11_109:
	add.s64 	%rd771, %rd231, %rd2529;
	ld.global.u8 	%rs55, [%rd771];
	add.s64 	%rd772, %rd14, %rd2529;
	st.global.u8 	[%rd772+221184], %rs55;
	add.s64 	%rd2529, %rd2529, 1;
	setp.lt.u64 	%p55, %rd2529, 4096;
	@%p55 bra 	$L__BB11_109;

	ld.global.u32 	%r1012, [%rd12+112640];
	mov.u64 	%rd2530, 0;
	shl.b32 	%r1013, %r1012, 2;
	mul.wide.u32 	%rd774, %r1013, 4;
	add.s64 	%rd235, %rd1, %rd774;

$L__BB11_111:
	add.s64 	%rd775, %rd235, %rd2530;
	ld.global.u8 	%rs56, [%rd775];
	add.s64 	%rd776, %rd14, %rd2530;
	st.global.u8 	[%rd776+225280], %rs56;
	add.s64 	%rd2530, %rd2530, 1;
	setp.lt.u64 	%p56, %rd2530, 4096;
	@%p56 bra 	$L__BB11_111;

	ld.global.u32 	%r1014, [%rd12+114688];
	mov.u64 	%rd2531, 0;
	shl.b32 	%r1015, %r1014, 2;
	mul.wide.u32 	%rd778, %r1015, 4;
	add.s64 	%rd239, %rd1, %rd778;

$L__BB11_113:
	add.s64 	%rd779, %rd239, %rd2531;
	ld.global.u8 	%rs57, [%rd779];
	add.s64 	%rd780, %rd14, %rd2531;
	st.global.u8 	[%rd780+229376], %rs57;
	add.s64 	%rd2531, %rd2531, 1;
	setp.lt.u64 	%p57, %rd2531, 4096;
	@%p57 bra 	$L__BB11_113;

	ld.global.u32 	%r1016, [%rd12+116736];
	mov.u64 	%rd2532, 0;
	shl.b32 	%r1017, %r1016, 2;
	mul.wide.u32 	%rd782, %r1017, 4;
	add.s64 	%rd243, %rd1, %rd782;

$L__BB11_115:
	add.s64 	%rd783, %rd243, %rd2532;
	ld.global.u8 	%rs58, [%rd783];
	add.s64 	%rd784, %rd14, %rd2532;
	st.global.u8 	[%rd784+233472], %rs58;
	add.s64 	%rd2532, %rd2532, 1;
	setp.lt.u64 	%p58, %rd2532, 4096;
	@%p58 bra 	$L__BB11_115;

	ld.global.u32 	%r1018, [%rd12+118784];
	mov.u64 	%rd2533, 0;
	shl.b32 	%r1019, %r1018, 2;
	mul.wide.u32 	%rd786, %r1019, 4;
	add.s64 	%rd247, %rd1, %rd786;

$L__BB11_117:
	add.s64 	%rd787, %rd247, %rd2533;
	ld.global.u8 	%rs59, [%rd787];
	add.s64 	%rd788, %rd14, %rd2533;
	st.global.u8 	[%rd788+237568], %rs59;
	add.s64 	%rd2533, %rd2533, 1;
	setp.lt.u64 	%p59, %rd2533, 4096;
	@%p59 bra 	$L__BB11_117;

	ld.global.u32 	%r1020, [%rd12+120832];
	mov.u64 	%rd2534, 0;
	shl.b32 	%r1021, %r1020, 2;
	mul.wide.u32 	%rd790, %r1021, 4;
	add.s64 	%rd251, %rd1, %rd790;

$L__BB11_119:
	add.s64 	%rd791, %rd251, %rd2534;
	ld.global.u8 	%rs60, [%rd791];
	add.s64 	%rd792, %rd14, %rd2534;
	st.global.u8 	[%rd792+241664], %rs60;
	add.s64 	%rd2534, %rd2534, 1;
	setp.lt.u64 	%p60, %rd2534, 4096;
	@%p60 bra 	$L__BB11_119;

	ld.global.u32 	%r1022, [%rd12+122880];
	mov.u64 	%rd2535, 0;
	shl.b32 	%r1023, %r1022, 2;
	mul.wide.u32 	%rd794, %r1023, 4;
	add.s64 	%rd255, %rd1, %rd794;

$L__BB11_121:
	add.s64 	%rd795, %rd255, %rd2535;
	ld.global.u8 	%rs61, [%rd795];
	add.s64 	%rd796, %rd14, %rd2535;
	st.global.u8 	[%rd796+245760], %rs61;
	add.s64 	%rd2535, %rd2535, 1;
	setp.lt.u64 	%p61, %rd2535, 4096;
	@%p61 bra 	$L__BB11_121;

	ld.global.u32 	%r1024, [%rd12+124928];
	mov.u64 	%rd2536, 0;
	shl.b32 	%r1025, %r1024, 2;
	mul.wide.u32 	%rd798, %r1025, 4;
	add.s64 	%rd259, %rd1, %rd798;

$L__BB11_123:
	add.s64 	%rd799, %rd259, %rd2536;
	ld.global.u8 	%rs62, [%rd799];
	add.s64 	%rd800, %rd14, %rd2536;
	st.global.u8 	[%rd800+249856], %rs62;
	add.s64 	%rd2536, %rd2536, 1;
	setp.lt.u64 	%p62, %rd2536, 4096;
	@%p62 bra 	$L__BB11_123;

	ld.global.u32 	%r1026, [%rd12+126976];
	mov.u64 	%rd2537, 0;
	shl.b32 	%r1027, %r1026, 2;
	mul.wide.u32 	%rd802, %r1027, 4;
	add.s64 	%rd263, %rd1, %rd802;

$L__BB11_125:
	add.s64 	%rd803, %rd263, %rd2537;
	ld.global.u8 	%rs63, [%rd803];
	add.s64 	%rd804, %rd14, %rd2537;
	st.global.u8 	[%rd804+253952], %rs63;
	add.s64 	%rd2537, %rd2537, 1;
	setp.lt.u64 	%p63, %rd2537, 4096;
	@%p63 bra 	$L__BB11_125;

	ld.global.u32 	%r1028, [%rd12+129024];
	mov.u64 	%rd2538, 0;
	shl.b32 	%r1029, %r1028, 2;
	mul.wide.u32 	%rd806, %r1029, 4;
	add.s64 	%rd267, %rd1, %rd806;

$L__BB11_127:
	add.s64 	%rd807, %rd267, %rd2538;
	ld.global.u8 	%rs64, [%rd807];
	add.s64 	%rd808, %rd14, %rd2538;
	st.global.u8 	[%rd808+258048], %rs64;
	add.s64 	%rd2538, %rd2538, 1;
	setp.lt.u64 	%p64, %rd2538, 4096;
	@%p64 bra 	$L__BB11_127;

	shl.b64 	%rd809, %rd9, 2;
	add.s64 	%rd270, %rd4, %rd809;
	shl.b64 	%rd810, %rd10, 2;
	add.s64 	%rd271, %rd6, %rd810;
	add.s64 	%rd272, %rd5, %rd810;
	add.s64 	%rd273, %rd8, %rd810;
	add.s64 	%rd274, %rd7, %rd810;
	cvta.to.global.u64 	%rd277, %rd538;
	cvta.to.global.u64 	%rd278, %rd539;
	cvta.to.global.u64 	%rd279, %rd540;
	mov.u32 	%r3756, 10;

$L__BB11_129:
	mov.u32 	%r1034, 1;
	shl.b32 	%r1035, %r1034, %r3756;
	cvt.u64.u32 	%rd280, %r1035;
	shl.b32 	%r1036, %r1035, 3;
	cvt.u64.u32 	%rd281, %r1036;
	add.s32 	%r6, %r3756, 1;
	shl.b32 	%r7, %r1034, %r6;
	add.s32 	%r8, %r7, -1;
	max.u32 	%r1037, %r1035, 1;
	max.u32 	%r1038, %r7, 1;
	and.b32  	%r12, %r1037, 3;
	sub.s32 	%r13, %r1037, %r12;
	and.b32  	%r14, %r1038, 3;
	sub.s32 	%r16, %r1038, %r14;
	mov.u32 	%r3757, 0;
	bra.uni 	$L__BB11_130;

$L__BB11_131:
	cvt.u32.u64 	%r1040, %rd281;
	setp.eq.s32 	%p66, %r1040, 0;
	@%p66 bra 	$L__BB11_134;

	mov.u64 	%rd2539, 0;

$L__BB11_133:
	add.s64 	%rd816, %rd284, %rd2539;
	mov.u16 	%rs65, 0;
	st.global.u8 	[%rd816], %rs65;
	add.s64 	%rd2539, %rd2539, 1;
	setp.lt.u64 	%p67, %rd2539, %rd281;
	@%p67 bra 	$L__BB11_133;

$L__BB11_134:
	@%p66 bra 	$L__BB11_137;

	mov.u64 	%rd2540, 0;

$L__BB11_136:
	add.s64 	%rd818, %rd285, %rd2540;
	mov.u16 	%rs66, 0;
	st.global.u8 	[%rd818], %rs66;
	add.s64 	%rd2540, %rd2540, 1;
	setp.lt.u64 	%p69, %rd2540, %rd281;
	@%p69 bra 	$L__BB11_136;

$L__BB11_137:
	mov.u32 	%r3697, 1;
	shl.b32 	%r3696, %r3697, %r3756;
	max.u32 	%r3695, %r3696, 1;
	add.s32 	%r3694, %r3695, -1;
	setp.lt.u32 	%p70, %r3694, 3;
	mov.u32 	%r3760, 0;
	@%p70 bra 	$L__BB11_140;

	mov.u32 	%r3759, %r13;

$L__BB11_139:
	mul.wide.u32 	%rd819, %r3760, 4;
	add.s64 	%rd820, %rd286, %rd819;
	ld.global.u32 	%r1044, [%rd820];
	add.s32 	%r1045, %r3760, %r8;
	mul.wide.u32 	%rd821, %r1045, 4;
	add.s64 	%rd822, %rd3, %rd821;
	ld.global.u32 	%r1046, [%rd822];
	mul.wide.u32 	%rd823, %r1046, 4;
	add.s64 	%rd824, %rd284, %rd823;
	st.global.u32 	[%rd824], %r1044;
	ld.global.u32 	%r1047, [%rd820+4];
	add.s32 	%r1048, %r3760, %r7;
	mul.wide.u32 	%rd825, %r1048, 4;
	add.s64 	%rd826, %rd3, %rd825;
	ld.global.u32 	%r1049, [%rd826];
	mul.wide.u32 	%rd827, %r1049, 4;
	add.s64 	%rd828, %rd284, %rd827;
	st.global.u32 	[%rd828], %r1047;
	ld.global.u32 	%r1050, [%rd820+8];
	add.s32 	%r1051, %r1045, 2;
	mul.wide.u32 	%rd829, %r1051, 4;
	add.s64 	%rd830, %rd3, %rd829;
	ld.global.u32 	%r1052, [%rd830];
	mul.wide.u32 	%rd831, %r1052, 4;
	add.s64 	%rd832, %rd284, %rd831;
	st.global.u32 	[%rd832], %r1050;
	ld.global.u32 	%r1053, [%rd820+12];
	add.s32 	%r1054, %r1045, 3;
	mul.wide.u32 	%rd833, %r1054, 4;
	add.s64 	%rd834, %rd3, %rd833;
	ld.global.u32 	%r1055, [%rd834];
	mul.wide.u32 	%rd835, %r1055, 4;
	add.s64 	%rd836, %rd284, %rd835;
	st.global.u32 	[%rd836], %r1053;
	add.s32 	%r3760, %r3760, 4;
	add.s32 	%r3759, %r3759, -4;
	setp.ne.s32 	%p71, %r3759, 0;
	@%p71 bra 	$L__BB11_139;

$L__BB11_140:
	mov.u32 	%r3701, 1;
	shl.b32 	%r3700, %r3701, %r3756;
	max.u32 	%r3699, %r3700, 1;
	and.b32  	%r3698, %r3699, 3;
	setp.eq.s32 	%p72, %r3698, 0;
	@%p72 bra 	$L__BB11_144;

	setp.eq.s32 	%p73, %r12, 1;
	mul.wide.u32 	%rd837, %r3760, 4;
	add.s64 	%rd291, %rd286, %rd837;
	ld.global.u32 	%r1056, [%rd291];
	add.s32 	%r1057, %r3760, %r8;
	mul.wide.u32 	%rd838, %r1057, 4;
	add.s64 	%rd839, %rd3, %rd838;
	ld.global.u32 	%r1058, [%rd839];
	mul.wide.u32 	%rd840, %r1058, 4;
	add.s64 	%rd841, %rd284, %rd840;
	st.global.u32 	[%rd841], %r1056;
	@%p73 bra 	$L__BB11_144;

	setp.eq.s32 	%p74, %r12, 2;
	ld.global.u32 	%r1059, [%rd291+4];
	add.s32 	%r1060, %r3760, %r7;
	mul.wide.u32 	%rd842, %r1060, 4;
	add.s64 	%rd843, %rd3, %rd842;
	ld.global.u32 	%r1061, [%rd843];
	mul.wide.u32 	%rd844, %r1061, 4;
	add.s64 	%rd845, %rd284, %rd844;
	st.global.u32 	[%rd845], %r1059;
	@%p74 bra 	$L__BB11_144;

	ld.global.u32 	%r1062, [%rd291+8];
	add.s32 	%r1064, %r1057, 2;
	mul.wide.u32 	%rd846, %r1064, 4;
	add.s64 	%rd847, %rd3, %rd846;
	ld.global.u32 	%r1065, [%rd847];
	mul.wide.u32 	%rd848, %r1065, 4;
	add.s64 	%rd849, %rd284, %rd848;
	st.global.u32 	[%rd849], %r1062;

$L__BB11_144:
	add.s32 	%r3702, %r3756, 1;
	setp.eq.s32 	%p75, %r3702, 0;
	@%p75 bra 	$L__BB11_186;

	mov.u32 	%r3761, 0;

$L__BB11_146:
	mov.u32 	%r1067, 1;
	shl.b32 	%r25, %r1067, %r3761;
	mul.wide.u32 	%rd850, %r25, 4;
	add.s64 	%rd851, %rd278, %rd850;
	ld.global.u32 	%r27, [%rd851];
	setp.eq.s32 	%p76, %r27, 65536;
	max.u32 	%r1068, %r25, 1;
	and.b32  	%r29, %r1068, 3;
	sub.s32 	%r30, %r1068, %r29;
	@%p76 bra 	$L__BB11_170;
	bra.uni 	$L__BB11_147;

$L__BB11_170:
	mov.u32 	%r3775, 0;

$L__BB11_171:
	mov.u32 	%r3780, 0;
	mov.u32 	%r3715, 1;
	shl.b32 	%r3714, %r3715, %r3761;
	max.u32 	%r3713, %r3714, 1;
	add.s32 	%r3712, %r3713, -1;
	setp.lt.u32 	%p104, %r3712, 3;
	@%p104 bra 	$L__BB11_178;

	mov.u32 	%r3780, 0;
	mov.u32 	%r3777, %r30;

$L__BB11_173:
	add.s32 	%r79, %r3780, %r3775;
	mul.wide.u32 	%rd920, %r79, 4;
	add.s64 	%rd921, %rd284, %rd920;
	add.s32 	%r1199, %r79, %r25;
	mul.wide.u32 	%rd922, %r1199, 4;
	add.s64 	%rd923, %rd284, %rd922;
	ld.global.u32 	%r1200, [%rd923];
	mul.wide.u32 	%rd924, %r1200, -65535;
	shr.u64 	%rd925, %rd924, 48;
	cvt.u32.u64 	%r1201, %rd925;
	mul.lo.s32 	%r1202, %r1201, 65537;
	sub.s32 	%r1203, %r1200, %r1202;
	ld.global.u32 	%r1204, [%rd921];
	add.s32 	%r1205, %r1203, %r1204;
	mul.wide.u32 	%rd926, %r1205, -65535;
	shr.u64 	%rd927, %rd926, 48;
	cvt.u32.u64 	%r1206, %rd927;
	mul.lo.s32 	%r1207, %r1206, 65537;
	sub.s32 	%r1208, %r1205, %r1207;
	st.global.u32 	[%rd921], %r1208;
	add.s32 	%r1209, %r1204, 65537;
	sub.s32 	%r1210, %r1209, %r1203;
	mul.wide.u32 	%rd928, %r1210, -65535;
	shr.u64 	%rd929, %rd928, 48;
	cvt.u32.u64 	%r1211, %rd929;
	mul.lo.s32 	%r1212, %r1211, 65537;
	sub.s32 	%r1213, %r1210, %r1212;
	st.global.u32 	[%rd923], %r1213;
	add.s32 	%r1214, %r79, 1;
	mov.u32 	%r3779, 1;
	mul.wide.u32 	%rd930, %r1214, 4;
	add.s64 	%rd306, %rd284, %rd930;
	ld.global.u32 	%r80, [%rd306];
	add.s32 	%r1215, %r1214, %r25;
	mul.wide.u32 	%rd931, %r1215, 4;
	add.s64 	%rd307, %rd284, %rd931;
	ld.global.u32 	%r81, [%rd307];
	setp.eq.s32 	%p105, %r81, 65536;
	mov.u32 	%r3778, %r3779;
	@%p105 bra 	$L__BB11_175;

	shl.b32 	%r1216, %r81, 16;
	mul.wide.u32 	%rd932, %r1216, -65535;
	shr.u64 	%rd933, %rd932, 48;
	cvt.u32.u64 	%r1217, %rd933;
	mul.lo.s32 	%r1218, %r1217, 65537;
	sub.s32 	%r3778, %r1216, %r1218;

$L__BB11_175:
	add.s32 	%r1220, %r3778, %r80;
	mul.wide.u32 	%rd934, %r1220, -65535;
	shr.u64 	%rd935, %rd934, 48;
	cvt.u32.u64 	%r1221, %rd935;
	mul.lo.s32 	%r1222, %r1221, 65537;
	sub.s32 	%r1223, %r1220, %r1222;
	st.global.u32 	[%rd306], %r1223;
	add.s32 	%r1224, %r80, 65537;
	sub.s32 	%r1225, %r1224, %r3778;
	mul.wide.u32 	%rd936, %r1225, -65535;
	shr.u64 	%rd937, %rd936, 48;
	cvt.u32.u64 	%r1226, %rd937;
	mul.lo.s32 	%r1227, %r1226, 65537;
	sub.s32 	%r1228, %r1225, %r1227;
	st.global.u32 	[%rd307], %r1228;
	add.s32 	%r1229, %r79, 2;
	mul.wide.u32 	%rd938, %r1229, 4;
	add.s64 	%rd939, %rd284, %rd938;
	add.s32 	%r1230, %r1229, %r25;
	mul.wide.u32 	%rd940, %r1230, 4;
	add.s64 	%rd941, %rd284, %rd940;
	ld.global.u32 	%r1231, [%rd941];
	mul.wide.u32 	%rd942, %r1231, -65535;
	shr.u64 	%rd943, %rd942, 48;
	cvt.u32.u64 	%r1232, %rd943;
	mul.lo.s32 	%r1233, %r1232, 65537;
	sub.s32 	%r1234, %r1231, %r1233;
	ld.global.u32 	%r1235, [%rd939];
	add.s32 	%r1236, %r1234, %r1235;
	mul.wide.u32 	%rd944, %r1236, -65535;
	shr.u64 	%rd945, %rd944, 48;
	cvt.u32.u64 	%r1237, %rd945;
	mul.lo.s32 	%r1238, %r1237, 65537;
	sub.s32 	%r1239, %r1236, %r1238;
	st.global.u32 	[%rd939], %r1239;
	add.s32 	%r1240, %r1235, 65537;
	sub.s32 	%r1241, %r1240, %r1234;
	mul.wide.u32 	%rd946, %r1241, -65535;
	shr.u64 	%rd947, %rd946, 48;
	cvt.u32.u64 	%r1242, %rd947;
	mul.lo.s32 	%r1243, %r1242, 65537;
	sub.s32 	%r1244, %r1241, %r1243;
	st.global.u32 	[%rd941], %r1244;
	add.s32 	%r1245, %r79, 3;
	mul.wide.u32 	%rd948, %r1245, 4;
	add.s64 	%rd308, %rd284, %rd948;
	ld.global.u32 	%r84, [%rd308];
	add.s32 	%r1246, %r1245, %r25;
	mul.wide.u32 	%rd949, %r1246, 4;
	add.s64 	%rd309, %rd284, %rd949;
	ld.global.u32 	%r85, [%rd309];
	setp.eq.s32 	%p106, %r85, 65536;
	@%p106 bra 	$L__BB11_177;

	shl.b32 	%r1247, %r85, 16;
	mul.wide.u32 	%rd950, %r1247, -65535;
	shr.u64 	%rd951, %rd950, 48;
	cvt.u32.u64 	%r1248, %rd951;
	mul.lo.s32 	%r1249, %r1248, 65537;
	sub.s32 	%r3779, %r1247, %r1249;

$L__BB11_177:
	add.s32 	%r1250, %r3779, %r84;
	mul.wide.u32 	%rd952, %r1250, -65535;
	shr.u64 	%rd953, %rd952, 48;
	cvt.u32.u64 	%r1251, %rd953;
	mul.lo.s32 	%r1252, %r1251, 65537;
	sub.s32 	%r1253, %r1250, %r1252;
	st.global.u32 	[%rd308], %r1253;
	add.s32 	%r1254, %r84, 65537;
	sub.s32 	%r1255, %r1254, %r3779;
	mul.wide.u32 	%rd954, %r1255, -65535;
	shr.u64 	%rd955, %rd954, 48;
	cvt.u32.u64 	%r1256, %rd955;
	mul.lo.s32 	%r1257, %r1256, 65537;
	sub.s32 	%r1258, %r1255, %r1257;
	st.global.u32 	[%rd309], %r1258;
	add.s32 	%r3780, %r3780, 4;
	add.s32 	%r3777, %r3777, -4;
	setp.ne.s32 	%p107, %r3777, 0;
	@%p107 bra 	$L__BB11_173;

$L__BB11_178:
	setp.eq.s32 	%p108, %r29, 0;
	@%p108 bra 	$L__BB11_184;

	setp.eq.s32 	%p109, %r29, 1;
	add.s32 	%r91, %r3780, %r3775;
	mul.wide.u32 	%rd956, %r91, 4;
	add.s64 	%rd957, %rd284, %rd956;
	add.s32 	%r1259, %r91, %r25;
	mul.wide.u32 	%rd958, %r1259, 4;
	add.s64 	%rd959, %rd284, %rd958;
	ld.global.u32 	%r1260, [%rd959];
	mul.wide.u32 	%rd960, %r1260, -65535;
	shr.u64 	%rd961, %rd960, 48;
	cvt.u32.u64 	%r1261, %rd961;
	mul.lo.s32 	%r1262, %r1261, 65537;
	sub.s32 	%r1263, %r1260, %r1262;
	ld.global.u32 	%r1264, [%rd957];
	add.s32 	%r1265, %r1263, %r1264;
	mul.wide.u32 	%rd962, %r1265, -65535;
	shr.u64 	%rd963, %rd962, 48;
	cvt.u32.u64 	%r1266, %rd963;
	mul.lo.s32 	%r1267, %r1266, 65537;
	sub.s32 	%r1268, %r1265, %r1267;
	st.global.u32 	[%rd957], %r1268;
	add.s32 	%r1269, %r1264, 65537;
	sub.s32 	%r1270, %r1269, %r1263;
	mul.wide.u32 	%rd964, %r1270, -65535;
	shr.u64 	%rd965, %rd964, 48;
	cvt.u32.u64 	%r1271, %rd965;
	mul.lo.s32 	%r1272, %r1271, 65537;
	sub.s32 	%r1273, %r1270, %r1272;
	st.global.u32 	[%rd959], %r1273;
	@%p109 bra 	$L__BB11_184;

	add.s32 	%r1275, %r91, 1;
	mov.u32 	%r3781, 1;
	mul.wide.u32 	%rd966, %r1275, 4;
	add.s64 	%rd310, %rd284, %rd966;
	ld.global.u32 	%r92, [%rd310];
	add.s32 	%r1276, %r1275, %r25;
	mul.wide.u32 	%rd967, %r1276, 4;
	add.s64 	%rd311, %rd284, %rd967;
	ld.global.u32 	%r93, [%rd311];
	setp.eq.s32 	%p110, %r93, 65536;
	@%p110 bra 	$L__BB11_182;

	shl.b32 	%r1277, %r93, 16;
	mul.wide.u32 	%rd968, %r1277, -65535;
	shr.u64 	%rd969, %rd968, 48;
	cvt.u32.u64 	%r1278, %rd969;
	mul.lo.s32 	%r1279, %r1278, 65537;
	sub.s32 	%r3781, %r1277, %r1279;

$L__BB11_182:
	add.s32 	%r1280, %r3781, %r92;
	mul.wide.u32 	%rd970, %r1280, -65535;
	shr.u64 	%rd971, %rd970, 48;
	cvt.u32.u64 	%r1281, %rd971;
	mul.lo.s32 	%r1282, %r1281, 65537;
	sub.s32 	%r1283, %r1280, %r1282;
	st.global.u32 	[%rd310], %r1283;
	add.s32 	%r1284, %r92, 65537;
	sub.s32 	%r1285, %r1284, %r3781;
	mul.wide.u32 	%rd972, %r1285, -65535;
	shr.u64 	%rd973, %rd972, 48;
	cvt.u32.u64 	%r1286, %rd973;
	mul.lo.s32 	%r1287, %r1286, 65537;
	sub.s32 	%r1288, %r1285, %r1287;
	st.global.u32 	[%rd311], %r1288;
	setp.eq.s32 	%p111, %r29, 2;
	@%p111 bra 	$L__BB11_184;

	add.s32 	%r1289, %r91, 2;
	mul.wide.u32 	%rd974, %r1289, 4;
	add.s64 	%rd975, %rd284, %rd974;
	add.s32 	%r1290, %r1289, %r25;
	mul.wide.u32 	%rd976, %r1290, 4;
	add.s64 	%rd977, %rd284, %rd976;
	ld.global.u32 	%r1291, [%rd977];
	mul.wide.u32 	%rd978, %r1291, -65535;
	shr.u64 	%rd979, %rd978, 48;
	cvt.u32.u64 	%r1292, %rd979;
	mul.lo.s32 	%r1293, %r1292, 65537;
	sub.s32 	%r1294, %r1291, %r1293;
	ld.global.u32 	%r1295, [%rd975];
	add.s32 	%r1296, %r1294, %r1295;
	mul.wide.u32 	%rd980, %r1296, -65535;
	shr.u64 	%rd981, %rd980, 48;
	cvt.u32.u64 	%r1297, %rd981;
	mul.lo.s32 	%r1298, %r1297, 65537;
	sub.s32 	%r1299, %r1296, %r1298;
	st.global.u32 	[%rd975], %r1299;
	add.s32 	%r1300, %r1295, 65537;
	sub.s32 	%r1301, %r1300, %r1294;
	mul.wide.u32 	%rd982, %r1301, -65535;
	shr.u64 	%rd983, %rd982, 48;
	cvt.u32.u64 	%r1302, %rd983;
	mul.lo.s32 	%r1303, %r1302, 65537;
	sub.s32 	%r1304, %r1301, %r1303;
	st.global.u32 	[%rd977], %r1304;

$L__BB11_184:
	shl.b32 	%r3656, %r25, 1;
	add.s32 	%r3775, %r3775, %r3656;
	setp.lt.u32 	%p112, %r3775, %r7;
	@%p112 bra 	$L__BB11_171;
	bra.uni 	$L__BB11_185;

$L__BB11_147:
	mov.u32 	%r3762, 0;

$L__BB11_148:
	mov.u32 	%r3770, 0;
	mov.u32 	%r3710, 1;
	shl.b32 	%r3709, %r3710, %r3761;
	max.u32 	%r3708, %r3709, 1;
	add.s32 	%r3707, %r3708, -1;
	setp.lt.u32 	%p77, %r3707, 3;
	mov.u32 	%r3771, 1;
	@%p77 bra 	$L__BB11_159;

	mov.u32 	%r3770, 0;
	mov.u32 	%r3765, %r30;

$L__BB11_150:
	add.s32 	%r35, %r3770, %r3762;
	mul.wide.u32 	%rd852, %r35, 4;
	add.s64 	%rd292, %rd284, %rd852;
	ld.global.u32 	%r36, [%rd292];
	add.s32 	%r1075, %r35, %r25;
	mul.wide.u32 	%rd853, %r1075, 4;
	add.s64 	%rd293, %rd284, %rd853;
	ld.global.u32 	%r37, [%rd293];
	setp.eq.s32 	%p78, %r37, 65536;
	setp.eq.s32 	%p79, %r3771, 65536;
	and.pred  	%p80, %p79, %p78;
	mov.u32 	%r3767, 1;
	mov.u32 	%r3766, %r3767;
	@%p80 bra 	$L__BB11_152;

	mul.lo.s32 	%r1076, %r37, %r3771;
	mul.wide.u32 	%rd854, %r1076, -65535;
	shr.u64 	%rd855, %rd854, 48;
	cvt.u32.u64 	%r1077, %rd855;
	mul.lo.s32 	%r1078, %r1077, 65537;
	sub.s32 	%r3766, %r1076, %r1078;

$L__BB11_152:
	add.s32 	%r3717, %r3770, %r3762;
	add.s32 	%r1080, %r3766, %r36;
	mul.wide.u32 	%rd856, %r1080, -65535;
	shr.u64 	%rd857, %rd856, 48;
	cvt.u32.u64 	%r1081, %rd857;
	mul.lo.s32 	%r1082, %r1081, 65537;
	sub.s32 	%r1083, %r1080, %r1082;
	st.global.u32 	[%rd292], %r1083;
	add.s32 	%r1084, %r36, 65537;
	sub.s32 	%r1085, %r1084, %r3766;
	mul.wide.u32 	%rd858, %r1085, -65535;
	shr.u64 	%rd859, %rd858, 48;
	cvt.u32.u64 	%r1086, %rd859;
	mul.lo.s32 	%r1087, %r1086, 65537;
	sub.s32 	%r1088, %r1085, %r1087;
	st.global.u32 	[%rd293], %r1088;
	mul.lo.s32 	%r1089, %r3771, %r27;
	mul.wide.u32 	%rd860, %r1089, -65535;
	shr.u64 	%rd861, %rd860, 48;
	cvt.u32.u64 	%r1090, %rd861;
	mul.lo.s32 	%r1091, %r1090, 65537;
	sub.s32 	%r40, %r1089, %r1091;
	add.s32 	%r1092, %r3717, 1;
	mul.wide.u32 	%rd862, %r1092, 4;
	add.s64 	%rd294, %rd284, %rd862;
	ld.global.u32 	%r41, [%rd294];
	add.s32 	%r1093, %r1092, %r25;
	mul.wide.u32 	%rd863, %r1093, 4;
	add.s64 	%rd295, %rd284, %rd863;
	ld.global.u32 	%r42, [%rd295];
	setp.eq.s32 	%p81, %r42, 65536;
	setp.eq.s32 	%p82, %r40, 65536;
	and.pred  	%p83, %p82, %p81;
	@%p83 bra 	$L__BB11_154;

	mul.lo.s32 	%r1094, %r42, %r40;
	mul.wide.u32 	%rd864, %r1094, -65535;
	shr.u64 	%rd865, %rd864, 48;
	cvt.u32.u64 	%r1095, %rd865;
	mul.lo.s32 	%r1096, %r1095, 65537;
	sub.s32 	%r3767, %r1094, %r1096;

$L__BB11_154:
	add.s32 	%r3718, %r3770, %r3762;
	add.s32 	%r1098, %r3767, %r41;
	mul.wide.u32 	%rd866, %r1098, -65535;
	shr.u64 	%rd867, %rd866, 48;
	cvt.u32.u64 	%r1099, %rd867;
	mul.lo.s32 	%r1100, %r1099, 65537;
	sub.s32 	%r1101, %r1098, %r1100;
	st.global.u32 	[%rd294], %r1101;
	add.s32 	%r1102, %r41, 65537;
	sub.s32 	%r1103, %r1102, %r3767;
	mul.wide.u32 	%rd868, %r1103, -65535;
	shr.u64 	%rd869, %rd868, 48;
	cvt.u32.u64 	%r1104, %rd869;
	mul.lo.s32 	%r1105, %r1104, 65537;
	sub.s32 	%r1106, %r1103, %r1105;
	st.global.u32 	[%rd295], %r1106;
	mul.lo.s32 	%r1107, %r40, %r27;
	mul.wide.u32 	%rd870, %r1107, -65535;
	shr.u64 	%rd871, %rd870, 48;
	cvt.u32.u64 	%r1108, %rd871;
	mul.lo.s32 	%r1109, %r1108, 65537;
	sub.s32 	%r45, %r1107, %r1109;
	add.s32 	%r1110, %r3718, 2;
	mul.wide.u32 	%rd872, %r1110, 4;
	add.s64 	%rd296, %rd284, %rd872;
	ld.global.u32 	%r46, [%rd296];
	add.s32 	%r1111, %r1110, %r25;
	mul.wide.u32 	%rd873, %r1111, 4;
	add.s64 	%rd297, %rd284, %rd873;
	ld.global.u32 	%r47, [%rd297];
	setp.eq.s32 	%p84, %r47, 65536;
	setp.eq.s32 	%p85, %r45, 65536;
	and.pred  	%p86, %p85, %p84;
	mov.u32 	%r3769, 1;
	mov.u32 	%r3768, %r3769;
	@%p86 bra 	$L__BB11_156;

	mul.lo.s32 	%r1112, %r47, %r45;
	mul.wide.u32 	%rd874, %r1112, -65535;
	shr.u64 	%rd875, %rd874, 48;
	cvt.u32.u64 	%r1113, %rd875;
	mul.lo.s32 	%r1114, %r1113, 65537;
	sub.s32 	%r3768, %r1112, %r1114;

$L__BB11_156:
	add.s32 	%r3719, %r3770, %r3762;
	add.s32 	%r1116, %r3768, %r46;
	mul.wide.u32 	%rd876, %r1116, -65535;
	shr.u64 	%rd877, %rd876, 48;
	cvt.u32.u64 	%r1117, %rd877;
	mul.lo.s32 	%r1118, %r1117, 65537;
	sub.s32 	%r1119, %r1116, %r1118;
	st.global.u32 	[%rd296], %r1119;
	add.s32 	%r1120, %r46, 65537;
	sub.s32 	%r1121, %r1120, %r3768;
	mul.wide.u32 	%rd878, %r1121, -65535;
	shr.u64 	%rd879, %rd878, 48;
	cvt.u32.u64 	%r1122, %rd879;
	mul.lo.s32 	%r1123, %r1122, 65537;
	sub.s32 	%r1124, %r1121, %r1123;
	st.global.u32 	[%rd297], %r1124;
	mul.lo.s32 	%r1125, %r45, %r27;
	mul.wide.u32 	%rd880, %r1125, -65535;
	shr.u64 	%rd881, %rd880, 48;
	cvt.u32.u64 	%r1126, %rd881;
	mul.lo.s32 	%r1127, %r1126, 65537;
	sub.s32 	%r50, %r1125, %r1127;
	add.s32 	%r1128, %r3719, 3;
	mul.wide.u32 	%rd882, %r1128, 4;
	add.s64 	%rd298, %rd284, %rd882;
	ld.global.u32 	%r51, [%rd298];
	add.s32 	%r1129, %r1128, %r25;
	mul.wide.u32 	%rd883, %r1129, 4;
	add.s64 	%rd299, %rd284, %rd883;
	ld.global.u32 	%r52, [%rd299];
	setp.eq.s32 	%p87, %r52, 65536;
	setp.eq.s32 	%p88, %r50, 65536;
	and.pred  	%p89, %p88, %p87;
	@%p89 bra 	$L__BB11_158;

	mul.lo.s32 	%r1130, %r52, %r50;
	mul.wide.u32 	%rd884, %r1130, -65535;
	shr.u64 	%rd885, %rd884, 48;
	cvt.u32.u64 	%r1131, %rd885;
	mul.lo.s32 	%r1132, %r1131, 65537;
	sub.s32 	%r3769, %r1130, %r1132;

$L__BB11_158:
	add.s32 	%r1133, %r3769, %r51;
	mul.wide.u32 	%rd886, %r1133, -65535;
	shr.u64 	%rd887, %rd886, 48;
	cvt.u32.u64 	%r1134, %rd887;
	mul.lo.s32 	%r1135, %r1134, 65537;
	sub.s32 	%r1136, %r1133, %r1135;
	st.global.u32 	[%rd298], %r1136;
	add.s32 	%r1137, %r51, 65537;
	sub.s32 	%r1138, %r1137, %r3769;
	mul.wide.u32 	%rd888, %r1138, -65535;
	shr.u64 	%rd889, %rd888, 48;
	cvt.u32.u64 	%r1139, %rd889;
	mul.lo.s32 	%r1140, %r1139, 65537;
	sub.s32 	%r1141, %r1138, %r1140;
	st.global.u32 	[%rd299], %r1141;
	mul.lo.s32 	%r1142, %r50, %r27;
	mul.wide.u32 	%rd890, %r1142, -65535;
	shr.u64 	%rd891, %rd890, 48;
	cvt.u32.u64 	%r1143, %rd891;
	mul.lo.s32 	%r1144, %r1143, 65537;
	sub.s32 	%r3771, %r1142, %r1144;
	add.s32 	%r3770, %r3770, 4;
	add.s32 	%r3765, %r3765, -4;
	setp.ne.s32 	%p90, %r3765, 0;
	@%p90 bra 	$L__BB11_150;

$L__BB11_159:
	setp.eq.s32 	%p91, %r29, 0;
	@%p91 bra 	$L__BB11_169;

	add.s32 	%r60, %r3770, %r3762;
	mul.wide.u32 	%rd892, %r60, 4;
	add.s64 	%rd300, %rd284, %rd892;
	ld.global.u32 	%r61, [%rd300];
	add.s32 	%r1146, %r60, %r25;
	mul.wide.u32 	%rd893, %r1146, 4;
	add.s64 	%rd301, %rd284, %rd893;
	ld.global.u32 	%r62, [%rd301];
	setp.eq.s32 	%p92, %r62, 65536;
	setp.eq.s32 	%p93, %r3771, 65536;
	and.pred  	%p94, %p93, %p92;
	mov.u32 	%r3772, 1;
	@%p94 bra 	$L__BB11_162;

	mul.lo.s32 	%r1147, %r62, %r3771;
	mul.wide.u32 	%rd894, %r1147, -65535;
	shr.u64 	%rd895, %rd894, 48;
	cvt.u32.u64 	%r1148, %rd895;
	mul.lo.s32 	%r1149, %r1148, 65537;
	sub.s32 	%r3772, %r1147, %r1149;

$L__BB11_162:
	add.s32 	%r1150, %r3772, %r61;
	mul.wide.u32 	%rd896, %r1150, -65535;
	shr.u64 	%rd897, %rd896, 48;
	cvt.u32.u64 	%r1151, %rd897;
	mul.lo.s32 	%r1152, %r1151, 65537;
	sub.s32 	%r1153, %r1150, %r1152;
	st.global.u32 	[%rd300], %r1153;
	add.s32 	%r1154, %r61, 65537;
	sub.s32 	%r1155, %r1154, %r3772;
	mul.wide.u32 	%rd898, %r1155, -65535;
	shr.u64 	%rd899, %rd898, 48;
	cvt.u32.u64 	%r1156, %rd899;
	mul.lo.s32 	%r1157, %r1156, 65537;
	sub.s32 	%r1158, %r1155, %r1157;
	st.global.u32 	[%rd301], %r1158;
	mul.lo.s32 	%r1159, %r3771, %r27;
	mul.wide.u32 	%rd900, %r1159, -65535;
	shr.u64 	%rd901, %rd900, 48;
	cvt.u32.u64 	%r1160, %rd901;
	mul.lo.s32 	%r1161, %r1160, 65537;
	sub.s32 	%r65, %r1159, %r1161;
	setp.eq.s32 	%p95, %r29, 1;
	@%p95 bra 	$L__BB11_169;

	add.s32 	%r1163, %r60, 1;
	mov.u32 	%r3773, 1;
	mul.wide.u32 	%rd902, %r1163, 4;
	add.s64 	%rd302, %rd284, %rd902;
	ld.global.u32 	%r66, [%rd302];
	add.s32 	%r1164, %r1163, %r25;
	mul.wide.u32 	%rd903, %r1164, 4;
	add.s64 	%rd303, %rd284, %rd903;
	ld.global.u32 	%r67, [%rd303];
	setp.eq.s32 	%p96, %r67, 65536;
	setp.eq.s32 	%p97, %r65, 65536;
	and.pred  	%p98, %p97, %p96;
	@%p98 bra 	$L__BB11_165;

	mul.lo.s32 	%r1165, %r67, %r65;
	mul.wide.u32 	%rd904, %r1165, -65535;
	shr.u64 	%rd905, %rd904, 48;
	cvt.u32.u64 	%r1166, %rd905;
	mul.lo.s32 	%r1167, %r1166, 65537;
	sub.s32 	%r3773, %r1165, %r1167;

$L__BB11_165:
	add.s32 	%r1168, %r3773, %r66;
	mul.wide.u32 	%rd906, %r1168, -65535;
	shr.u64 	%rd907, %rd906, 48;
	cvt.u32.u64 	%r1169, %rd907;
	mul.lo.s32 	%r1170, %r1169, 65537;
	sub.s32 	%r1171, %r1168, %r1170;
	st.global.u32 	[%rd302], %r1171;
	add.s32 	%r1172, %r66, 65537;
	sub.s32 	%r1173, %r1172, %r3773;
	mul.wide.u32 	%rd908, %r1173, -65535;
	shr.u64 	%rd909, %rd908, 48;
	cvt.u32.u64 	%r1174, %rd909;
	mul.lo.s32 	%r1175, %r1174, 65537;
	sub.s32 	%r1176, %r1173, %r1175;
	st.global.u32 	[%rd303], %r1176;
	mul.lo.s32 	%r1177, %r65, %r27;
	mul.wide.u32 	%rd910, %r1177, -65535;
	shr.u64 	%rd911, %rd910, 48;
	cvt.u32.u64 	%r1178, %rd911;
	mul.lo.s32 	%r1179, %r1178, 65537;
	sub.s32 	%r70, %r1177, %r1179;
	setp.eq.s32 	%p99, %r29, 2;
	@%p99 bra 	$L__BB11_169;

	add.s32 	%r1181, %r60, 2;
	mul.wide.u32 	%rd912, %r1181, 4;
	add.s64 	%rd304, %rd284, %rd912;
	ld.global.u32 	%r71, [%rd304];
	add.s32 	%r1182, %r1181, %r25;
	mul.wide.u32 	%rd913, %r1182, 4;
	add.s64 	%rd305, %rd284, %rd913;
	ld.global.u32 	%r72, [%rd305];
	setp.eq.s32 	%p100, %r72, 65536;
	setp.eq.s32 	%p101, %r70, 65536;
	and.pred  	%p102, %p101, %p100;
	mov.u32 	%r3774, 1;
	@%p102 bra 	$L__BB11_168;

	mul.lo.s32 	%r1183, %r72, %r70;
	mul.wide.u32 	%rd914, %r1183, -65535;
	shr.u64 	%rd915, %rd914, 48;
	cvt.u32.u64 	%r1184, %rd915;
	mul.lo.s32 	%r1185, %r1184, 65537;
	sub.s32 	%r3774, %r1183, %r1185;

$L__BB11_168:
	add.s32 	%r1186, %r3774, %r71;
	mul.wide.u32 	%rd916, %r1186, -65535;
	shr.u64 	%rd917, %rd916, 48;
	cvt.u32.u64 	%r1187, %rd917;
	mul.lo.s32 	%r1188, %r1187, 65537;
	sub.s32 	%r1189, %r1186, %r1188;
	st.global.u32 	[%rd304], %r1189;
	add.s32 	%r1190, %r71, 65537;
	sub.s32 	%r1191, %r1190, %r3774;
	mul.wide.u32 	%rd918, %r1191, -65535;
	shr.u64 	%rd919, %rd918, 48;
	cvt.u32.u64 	%r1192, %rd919;
	mul.lo.s32 	%r1193, %r1192, 65537;
	sub.s32 	%r1194, %r1191, %r1193;
	st.global.u32 	[%rd305], %r1194;

$L__BB11_169:
	shl.b32 	%r3711, %r25, 1;
	add.s32 	%r3762, %r3762, %r3711;
	setp.lt.u32 	%p103, %r3762, %r7;
	@%p103 bra 	$L__BB11_148;

$L__BB11_185:
	add.s32 	%r3657, %r3756, 1;
	add.s32 	%r3761, %r3761, 1;
	setp.lt.u32 	%p113, %r3761, %r3657;
	@%p113 bra 	$L__BB11_146;

$L__BB11_186:
	mov.u32 	%r3661, 1;
	shl.b32 	%r3660, %r3661, %r3756;
	max.u32 	%r3659, %r3660, 1;
	add.s32 	%r3658, %r3659, -1;
	setp.lt.u32 	%p542, %r3658, 3;
	mov.u32 	%r3784, 0;
	@%p542 bra 	$L__BB11_189;

	mov.u32 	%r3783, %r13;

$L__BB11_188:
	cvt.u64.u32 	%rd984, %r3784;
	add.s64 	%rd985, %rd283, %rd984;
	shl.b64 	%rd986, %rd985, 2;
	add.s64 	%rd987, %rd13, %rd986;
	ld.global.u32 	%r1307, [%rd987];
	add.s32 	%r1308, %r3784, %r8;
	mul.wide.u32 	%rd988, %r1308, 4;
	add.s64 	%rd989, %rd3, %rd988;
	ld.global.u32 	%r1309, [%rd989];
	mul.wide.u32 	%rd990, %r1309, 4;
	add.s64 	%rd991, %rd285, %rd990;
	st.global.u32 	[%rd991], %r1307;
	ld.global.u32 	%r1310, [%rd987+4];
	add.s32 	%r1311, %r3784, %r7;
	mul.wide.u32 	%rd992, %r1311, 4;
	add.s64 	%rd993, %rd3, %rd992;
	ld.global.u32 	%r1312, [%rd993];
	mul.wide.u32 	%rd994, %r1312, 4;
	add.s64 	%rd995, %rd285, %rd994;
	st.global.u32 	[%rd995], %r1310;
	ld.global.u32 	%r1313, [%rd987+8];
	add.s32 	%r1314, %r1308, 2;
	mul.wide.u32 	%rd996, %r1314, 4;
	add.s64 	%rd997, %rd3, %rd996;
	ld.global.u32 	%r1315, [%rd997];
	mul.wide.u32 	%rd998, %r1315, 4;
	add.s64 	%rd999, %rd285, %rd998;
	st.global.u32 	[%rd999], %r1313;
	ld.global.u32 	%r1316, [%rd987+12];
	add.s32 	%r1317, %r1308, 3;
	mul.wide.u32 	%rd1000, %r1317, 4;
	add.s64 	%rd1001, %rd3, %rd1000;
	ld.global.u32 	%r1318, [%rd1001];
	mul.wide.u32 	%rd1002, %r1318, 4;
	add.s64 	%rd1003, %rd285, %rd1002;
	st.global.u32 	[%rd1003], %r1316;
	add.s32 	%r3784, %r3784, 4;
	add.s32 	%r3783, %r3783, -4;
	setp.ne.s32 	%p115, %r3783, 0;
	@%p115 bra 	$L__BB11_188;

$L__BB11_189:
	mov.u32 	%r3665, 1;
	shl.b32 	%r3664, %r3665, %r3756;
	max.u32 	%r3663, %r3664, 1;
	and.b32  	%r3662, %r3663, 3;
	setp.eq.s32 	%p543, %r3662, 0;
	@%p543 bra 	$L__BB11_193;

	setp.eq.s32 	%p117, %r12, 1;
	cvt.u64.u32 	%rd1004, %r3784;
	add.s64 	%rd1005, %rd283, %rd1004;
	shl.b64 	%rd1006, %rd1005, 2;
	add.s64 	%rd312, %rd13, %rd1006;
	ld.global.u32 	%r1319, [%rd312];
	add.s32 	%r1320, %r3784, %r8;
	mul.wide.u32 	%rd1007, %r1320, 4;
	add.s64 	%rd1008, %rd3, %rd1007;
	ld.global.u32 	%r1321, [%rd1008];
	mul.wide.u32 	%rd1009, %r1321, 4;
	add.s64 	%rd1010, %rd285, %rd1009;
	st.global.u32 	[%rd1010], %r1319;
	@%p117 bra 	$L__BB11_193;

	setp.eq.s32 	%p118, %r12, 2;
	ld.global.u32 	%r1322, [%rd312+4];
	add.s32 	%r1323, %r3784, %r7;
	mul.wide.u32 	%rd1011, %r1323, 4;
	add.s64 	%rd1012, %rd3, %rd1011;
	ld.global.u32 	%r1324, [%rd1012];
	mul.wide.u32 	%rd1013, %r1324, 4;
	add.s64 	%rd1014, %rd285, %rd1013;
	st.global.u32 	[%rd1014], %r1322;
	@%p118 bra 	$L__BB11_193;

	ld.global.u32 	%r1325, [%rd312+8];
	add.s32 	%r1327, %r1320, 2;
	mul.wide.u32 	%rd1015, %r1327, 4;
	add.s64 	%rd1016, %rd3, %rd1015;
	ld.global.u32 	%r1328, [%rd1016];
	mul.wide.u32 	%rd1017, %r1328, 4;
	add.s64 	%rd1018, %rd285, %rd1017;
	st.global.u32 	[%rd1018], %r1325;

$L__BB11_193:
	add.s32 	%r3666, %r3756, 1;
	setp.eq.s32 	%p544, %r3666, 0;
	@%p544 bra 	$L__BB11_235;

	mov.u32 	%r3785, 0;

$L__BB11_195:
	mov.u32 	%r1330, 1;
	shl.b32 	%r104, %r1330, %r3785;
	mul.wide.u32 	%rd1019, %r104, 4;
	add.s64 	%rd1020, %rd278, %rd1019;
	ld.global.u32 	%r106, [%rd1020];
	setp.eq.s32 	%p120, %r106, 65536;
	max.u32 	%r1331, %r104, 1;
	and.b32  	%r108, %r1331, 3;
	sub.s32 	%r109, %r1331, %r108;
	@%p120 bra 	$L__BB11_219;
	bra.uni 	$L__BB11_196;

$L__BB11_219:
	mov.u32 	%r3799, 0;

$L__BB11_220:
	mov.u32 	%r3804, 0;
	mov.u32 	%r3734, 1;
	shl.b32 	%r3733, %r3734, %r3785;
	max.u32 	%r3732, %r3733, 1;
	add.s32 	%r3731, %r3732, -1;
	setp.lt.u32 	%p148, %r3731, 3;
	@%p148 bra 	$L__BB11_227;

	mov.u32 	%r3804, 0;
	mov.u32 	%r3801, %r109;

$L__BB11_222:
	add.s32 	%r158, %r3804, %r3799;
	mul.wide.u32 	%rd1089, %r158, 4;
	add.s64 	%rd1090, %rd285, %rd1089;
	add.s32 	%r1462, %r158, %r104;
	mul.wide.u32 	%rd1091, %r1462, 4;
	add.s64 	%rd1092, %rd285, %rd1091;
	ld.global.u32 	%r1463, [%rd1092];
	mul.wide.u32 	%rd1093, %r1463, -65535;
	shr.u64 	%rd1094, %rd1093, 48;
	cvt.u32.u64 	%r1464, %rd1094;
	mul.lo.s32 	%r1465, %r1464, 65537;
	sub.s32 	%r1466, %r1463, %r1465;
	ld.global.u32 	%r1467, [%rd1090];
	add.s32 	%r1468, %r1466, %r1467;
	mul.wide.u32 	%rd1095, %r1468, -65535;
	shr.u64 	%rd1096, %rd1095, 48;
	cvt.u32.u64 	%r1469, %rd1096;
	mul.lo.s32 	%r1470, %r1469, 65537;
	sub.s32 	%r1471, %r1468, %r1470;
	st.global.u32 	[%rd1090], %r1471;
	add.s32 	%r1472, %r1467, 65537;
	sub.s32 	%r1473, %r1472, %r1466;
	mul.wide.u32 	%rd1097, %r1473, -65535;
	shr.u64 	%rd1098, %rd1097, 48;
	cvt.u32.u64 	%r1474, %rd1098;
	mul.lo.s32 	%r1475, %r1474, 65537;
	sub.s32 	%r1476, %r1473, %r1475;
	st.global.u32 	[%rd1092], %r1476;
	add.s32 	%r1477, %r158, 1;
	mov.u32 	%r3803, 1;
	mul.wide.u32 	%rd1099, %r1477, 4;
	add.s64 	%rd327, %rd285, %rd1099;
	ld.global.u32 	%r159, [%rd327];
	add.s32 	%r1478, %r1477, %r104;
	mul.wide.u32 	%rd1100, %r1478, 4;
	add.s64 	%rd328, %rd285, %rd1100;
	ld.global.u32 	%r160, [%rd328];
	setp.eq.s32 	%p149, %r160, 65536;
	mov.u32 	%r3802, %r3803;
	@%p149 bra 	$L__BB11_224;

	shl.b32 	%r1479, %r160, 16;
	mul.wide.u32 	%rd1101, %r1479, -65535;
	shr.u64 	%rd1102, %rd1101, 48;
	cvt.u32.u64 	%r1480, %rd1102;
	mul.lo.s32 	%r1481, %r1480, 65537;
	sub.s32 	%r3802, %r1479, %r1481;

$L__BB11_224:
	add.s32 	%r1483, %r3802, %r159;
	mul.wide.u32 	%rd1103, %r1483, -65535;
	shr.u64 	%rd1104, %rd1103, 48;
	cvt.u32.u64 	%r1484, %rd1104;
	mul.lo.s32 	%r1485, %r1484, 65537;
	sub.s32 	%r1486, %r1483, %r1485;
	st.global.u32 	[%rd327], %r1486;
	add.s32 	%r1487, %r159, 65537;
	sub.s32 	%r1488, %r1487, %r3802;
	mul.wide.u32 	%rd1105, %r1488, -65535;
	shr.u64 	%rd1106, %rd1105, 48;
	cvt.u32.u64 	%r1489, %rd1106;
	mul.lo.s32 	%r1490, %r1489, 65537;
	sub.s32 	%r1491, %r1488, %r1490;
	st.global.u32 	[%rd328], %r1491;
	add.s32 	%r1492, %r158, 2;
	mul.wide.u32 	%rd1107, %r1492, 4;
	add.s64 	%rd1108, %rd285, %rd1107;
	add.s32 	%r1493, %r1492, %r104;
	mul.wide.u32 	%rd1109, %r1493, 4;
	add.s64 	%rd1110, %rd285, %rd1109;
	ld.global.u32 	%r1494, [%rd1110];
	mul.wide.u32 	%rd1111, %r1494, -65535;
	shr.u64 	%rd1112, %rd1111, 48;
	cvt.u32.u64 	%r1495, %rd1112;
	mul.lo.s32 	%r1496, %r1495, 65537;
	sub.s32 	%r1497, %r1494, %r1496;
	ld.global.u32 	%r1498, [%rd1108];
	add.s32 	%r1499, %r1497, %r1498;
	mul.wide.u32 	%rd1113, %r1499, -65535;
	shr.u64 	%rd1114, %rd1113, 48;
	cvt.u32.u64 	%r1500, %rd1114;
	mul.lo.s32 	%r1501, %r1500, 65537;
	sub.s32 	%r1502, %r1499, %r1501;
	st.global.u32 	[%rd1108], %r1502;
	add.s32 	%r1503, %r1498, 65537;
	sub.s32 	%r1504, %r1503, %r1497;
	mul.wide.u32 	%rd1115, %r1504, -65535;
	shr.u64 	%rd1116, %rd1115, 48;
	cvt.u32.u64 	%r1505, %rd1116;
	mul.lo.s32 	%r1506, %r1505, 65537;
	sub.s32 	%r1507, %r1504, %r1506;
	st.global.u32 	[%rd1110], %r1507;
	add.s32 	%r1508, %r158, 3;
	mul.wide.u32 	%rd1117, %r1508, 4;
	add.s64 	%rd329, %rd285, %rd1117;
	ld.global.u32 	%r163, [%rd329];
	add.s32 	%r1509, %r1508, %r104;
	mul.wide.u32 	%rd1118, %r1509, 4;
	add.s64 	%rd330, %rd285, %rd1118;
	ld.global.u32 	%r164, [%rd330];
	setp.eq.s32 	%p150, %r164, 65536;
	@%p150 bra 	$L__BB11_226;

	shl.b32 	%r1510, %r164, 16;
	mul.wide.u32 	%rd1119, %r1510, -65535;
	shr.u64 	%rd1120, %rd1119, 48;
	cvt.u32.u64 	%r1511, %rd1120;
	mul.lo.s32 	%r1512, %r1511, 65537;
	sub.s32 	%r3803, %r1510, %r1512;

$L__BB11_226:
	add.s32 	%r1513, %r3803, %r163;
	mul.wide.u32 	%rd1121, %r1513, -65535;
	shr.u64 	%rd1122, %rd1121, 48;
	cvt.u32.u64 	%r1514, %rd1122;
	mul.lo.s32 	%r1515, %r1514, 65537;
	sub.s32 	%r1516, %r1513, %r1515;
	st.global.u32 	[%rd329], %r1516;
	add.s32 	%r1517, %r163, 65537;
	sub.s32 	%r1518, %r1517, %r3803;
	mul.wide.u32 	%rd1123, %r1518, -65535;
	shr.u64 	%rd1124, %rd1123, 48;
	cvt.u32.u64 	%r1519, %rd1124;
	mul.lo.s32 	%r1520, %r1519, 65537;
	sub.s32 	%r1521, %r1518, %r1520;
	st.global.u32 	[%rd330], %r1521;
	add.s32 	%r3804, %r3804, 4;
	add.s32 	%r3801, %r3801, -4;
	setp.ne.s32 	%p151, %r3801, 0;
	@%p151 bra 	$L__BB11_222;

$L__BB11_227:
	setp.eq.s32 	%p152, %r108, 0;
	@%p152 bra 	$L__BB11_233;

	setp.eq.s32 	%p153, %r108, 1;
	add.s32 	%r170, %r3804, %r3799;
	mul.wide.u32 	%rd1125, %r170, 4;
	add.s64 	%rd1126, %rd285, %rd1125;
	add.s32 	%r1522, %r170, %r104;
	mul.wide.u32 	%rd1127, %r1522, 4;
	add.s64 	%rd1128, %rd285, %rd1127;
	ld.global.u32 	%r1523, [%rd1128];
	mul.wide.u32 	%rd1129, %r1523, -65535;
	shr.u64 	%rd1130, %rd1129, 48;
	cvt.u32.u64 	%r1524, %rd1130;
	mul.lo.s32 	%r1525, %r1524, 65537;
	sub.s32 	%r1526, %r1523, %r1525;
	ld.global.u32 	%r1527, [%rd1126];
	add.s32 	%r1528, %r1526, %r1527;
	mul.wide.u32 	%rd1131, %r1528, -65535;
	shr.u64 	%rd1132, %rd1131, 48;
	cvt.u32.u64 	%r1529, %rd1132;
	mul.lo.s32 	%r1530, %r1529, 65537;
	sub.s32 	%r1531, %r1528, %r1530;
	st.global.u32 	[%rd1126], %r1531;
	add.s32 	%r1532, %r1527, 65537;
	sub.s32 	%r1533, %r1532, %r1526;
	mul.wide.u32 	%rd1133, %r1533, -65535;
	shr.u64 	%rd1134, %rd1133, 48;
	cvt.u32.u64 	%r1534, %rd1134;
	mul.lo.s32 	%r1535, %r1534, 65537;
	sub.s32 	%r1536, %r1533, %r1535;
	st.global.u32 	[%rd1128], %r1536;
	@%p153 bra 	$L__BB11_233;

	add.s32 	%r1538, %r170, 1;
	mov.u32 	%r3805, 1;
	mul.wide.u32 	%rd1135, %r1538, 4;
	add.s64 	%rd331, %rd285, %rd1135;
	ld.global.u32 	%r171, [%rd331];
	add.s32 	%r1539, %r1538, %r104;
	mul.wide.u32 	%rd1136, %r1539, 4;
	add.s64 	%rd332, %rd285, %rd1136;
	ld.global.u32 	%r172, [%rd332];
	setp.eq.s32 	%p154, %r172, 65536;
	@%p154 bra 	$L__BB11_231;

	shl.b32 	%r1540, %r172, 16;
	mul.wide.u32 	%rd1137, %r1540, -65535;
	shr.u64 	%rd1138, %rd1137, 48;
	cvt.u32.u64 	%r1541, %rd1138;
	mul.lo.s32 	%r1542, %r1541, 65537;
	sub.s32 	%r3805, %r1540, %r1542;

$L__BB11_231:
	add.s32 	%r1543, %r3805, %r171;
	mul.wide.u32 	%rd1139, %r1543, -65535;
	shr.u64 	%rd1140, %rd1139, 48;
	cvt.u32.u64 	%r1544, %rd1140;
	mul.lo.s32 	%r1545, %r1544, 65537;
	sub.s32 	%r1546, %r1543, %r1545;
	st.global.u32 	[%rd331], %r1546;
	add.s32 	%r1547, %r171, 65537;
	sub.s32 	%r1548, %r1547, %r3805;
	mul.wide.u32 	%rd1141, %r1548, -65535;
	shr.u64 	%rd1142, %rd1141, 48;
	cvt.u32.u64 	%r1549, %rd1142;
	mul.lo.s32 	%r1550, %r1549, 65537;
	sub.s32 	%r1551, %r1548, %r1550;
	st.global.u32 	[%rd332], %r1551;
	setp.eq.s32 	%p155, %r108, 2;
	@%p155 bra 	$L__BB11_233;

	add.s32 	%r1552, %r170, 2;
	mul.wide.u32 	%rd1143, %r1552, 4;
	add.s64 	%rd1144, %rd285, %rd1143;
	add.s32 	%r1553, %r1552, %r104;
	mul.wide.u32 	%rd1145, %r1553, 4;
	add.s64 	%rd1146, %rd285, %rd1145;
	ld.global.u32 	%r1554, [%rd1146];
	mul.wide.u32 	%rd1147, %r1554, -65535;
	shr.u64 	%rd1148, %rd1147, 48;
	cvt.u32.u64 	%r1555, %rd1148;
	mul.lo.s32 	%r1556, %r1555, 65537;
	sub.s32 	%r1557, %r1554, %r1556;
	ld.global.u32 	%r1558, [%rd1144];
	add.s32 	%r1559, %r1557, %r1558;
	mul.wide.u32 	%rd1149, %r1559, -65535;
	shr.u64 	%rd1150, %rd1149, 48;
	cvt.u32.u64 	%r1560, %rd1150;
	mul.lo.s32 	%r1561, %r1560, 65537;
	sub.s32 	%r1562, %r1559, %r1561;
	st.global.u32 	[%rd1144], %r1562;
	add.s32 	%r1563, %r1558, 65537;
	sub.s32 	%r1564, %r1563, %r1557;
	mul.wide.u32 	%rd1151, %r1564, -65535;
	shr.u64 	%rd1152, %rd1151, 48;
	cvt.u32.u64 	%r1565, %rd1152;
	mul.lo.s32 	%r1566, %r1565, 65537;
	sub.s32 	%r1567, %r1564, %r1566;
	st.global.u32 	[%rd1146], %r1567;

$L__BB11_233:
	shl.b32 	%r3730, %r104, 1;
	add.s32 	%r3799, %r3799, %r3730;
	setp.lt.u32 	%p156, %r3799, %r7;
	@%p156 bra 	$L__BB11_220;
	bra.uni 	$L__BB11_234;

$L__BB11_196:
	mov.u32 	%r3786, 0;

$L__BB11_197:
	mov.u32 	%r3794, 0;
	mov.u32 	%r3728, 1;
	shl.b32 	%r3727, %r3728, %r3785;
	max.u32 	%r3726, %r3727, 1;
	add.s32 	%r3725, %r3726, -1;
	setp.lt.u32 	%p121, %r3725, 3;
	mov.u32 	%r3795, 1;
	@%p121 bra 	$L__BB11_208;

	mov.u32 	%r3794, 0;
	mov.u32 	%r3789, %r109;

$L__BB11_199:
	add.s32 	%r114, %r3794, %r3786;
	mul.wide.u32 	%rd1021, %r114, 4;
	add.s64 	%rd313, %rd285, %rd1021;
	ld.global.u32 	%r115, [%rd313];
	add.s32 	%r1338, %r114, %r104;
	mul.wide.u32 	%rd1022, %r1338, 4;
	add.s64 	%rd314, %rd285, %rd1022;
	ld.global.u32 	%r116, [%rd314];
	setp.eq.s32 	%p122, %r116, 65536;
	setp.eq.s32 	%p123, %r3795, 65536;
	and.pred  	%p124, %p123, %p122;
	mov.u32 	%r3791, 1;
	mov.u32 	%r3790, %r3791;
	@%p124 bra 	$L__BB11_201;

	mul.lo.s32 	%r1339, %r116, %r3795;
	mul.wide.u32 	%rd1023, %r1339, -65535;
	shr.u64 	%rd1024, %rd1023, 48;
	cvt.u32.u64 	%r1340, %rd1024;
	mul.lo.s32 	%r1341, %r1340, 65537;
	sub.s32 	%r3790, %r1339, %r1341;

$L__BB11_201:
	add.s32 	%r3721, %r3794, %r3786;
	add.s32 	%r1343, %r3790, %r115;
	mul.wide.u32 	%rd1025, %r1343, -65535;
	shr.u64 	%rd1026, %rd1025, 48;
	cvt.u32.u64 	%r1344, %rd1026;
	mul.lo.s32 	%r1345, %r1344, 65537;
	sub.s32 	%r1346, %r1343, %r1345;
	st.global.u32 	[%rd313], %r1346;
	add.s32 	%r1347, %r115, 65537;
	sub.s32 	%r1348, %r1347, %r3790;
	mul.wide.u32 	%rd1027, %r1348, -65535;
	shr.u64 	%rd1028, %rd1027, 48;
	cvt.u32.u64 	%r1349, %rd1028;
	mul.lo.s32 	%r1350, %r1349, 65537;
	sub.s32 	%r1351, %r1348, %r1350;
	st.global.u32 	[%rd314], %r1351;
	mul.lo.s32 	%r1352, %r3795, %r106;
	mul.wide.u32 	%rd1029, %r1352, -65535;
	shr.u64 	%rd1030, %rd1029, 48;
	cvt.u32.u64 	%r1353, %rd1030;
	mul.lo.s32 	%r1354, %r1353, 65537;
	sub.s32 	%r119, %r1352, %r1354;
	add.s32 	%r1355, %r3721, 1;
	mul.wide.u32 	%rd1031, %r1355, 4;
	add.s64 	%rd315, %rd285, %rd1031;
	ld.global.u32 	%r120, [%rd315];
	add.s32 	%r1356, %r1355, %r104;
	mul.wide.u32 	%rd1032, %r1356, 4;
	add.s64 	%rd316, %rd285, %rd1032;
	ld.global.u32 	%r121, [%rd316];
	setp.eq.s32 	%p125, %r121, 65536;
	setp.eq.s32 	%p126, %r119, 65536;
	and.pred  	%p127, %p126, %p125;
	@%p127 bra 	$L__BB11_203;

	mul.lo.s32 	%r1357, %r121, %r119;
	mul.wide.u32 	%rd1033, %r1357, -65535;
	shr.u64 	%rd1034, %rd1033, 48;
	cvt.u32.u64 	%r1358, %rd1034;
	mul.lo.s32 	%r1359, %r1358, 65537;
	sub.s32 	%r3791, %r1357, %r1359;

$L__BB11_203:
	add.s32 	%r3722, %r3794, %r3786;
	add.s32 	%r1361, %r3791, %r120;
	mul.wide.u32 	%rd1035, %r1361, -65535;
	shr.u64 	%rd1036, %rd1035, 48;
	cvt.u32.u64 	%r1362, %rd1036;
	mul.lo.s32 	%r1363, %r1362, 65537;
	sub.s32 	%r1364, %r1361, %r1363;
	st.global.u32 	[%rd315], %r1364;
	add.s32 	%r1365, %r120, 65537;
	sub.s32 	%r1366, %r1365, %r3791;
	mul.wide.u32 	%rd1037, %r1366, -65535;
	shr.u64 	%rd1038, %rd1037, 48;
	cvt.u32.u64 	%r1367, %rd1038;
	mul.lo.s32 	%r1368, %r1367, 65537;
	sub.s32 	%r1369, %r1366, %r1368;
	st.global.u32 	[%rd316], %r1369;
	mul.lo.s32 	%r1370, %r119, %r106;
	mul.wide.u32 	%rd1039, %r1370, -65535;
	shr.u64 	%rd1040, %rd1039, 48;
	cvt.u32.u64 	%r1371, %rd1040;
	mul.lo.s32 	%r1372, %r1371, 65537;
	sub.s32 	%r124, %r1370, %r1372;
	add.s32 	%r1373, %r3722, 2;
	mul.wide.u32 	%rd1041, %r1373, 4;
	add.s64 	%rd317, %rd285, %rd1041;
	ld.global.u32 	%r125, [%rd317];
	add.s32 	%r1374, %r1373, %r104;
	mul.wide.u32 	%rd1042, %r1374, 4;
	add.s64 	%rd318, %rd285, %rd1042;
	ld.global.u32 	%r126, [%rd318];
	setp.eq.s32 	%p128, %r126, 65536;
	setp.eq.s32 	%p129, %r124, 65536;
	and.pred  	%p130, %p129, %p128;
	mov.u32 	%r3793, 1;
	mov.u32 	%r3792, %r3793;
	@%p130 bra 	$L__BB11_205;

	mul.lo.s32 	%r1375, %r126, %r124;
	mul.wide.u32 	%rd1043, %r1375, -65535;
	shr.u64 	%rd1044, %rd1043, 48;
	cvt.u32.u64 	%r1376, %rd1044;
	mul.lo.s32 	%r1377, %r1376, 65537;
	sub.s32 	%r3792, %r1375, %r1377;

$L__BB11_205:
	add.s32 	%r3723, %r3794, %r3786;
	add.s32 	%r1379, %r3792, %r125;
	mul.wide.u32 	%rd1045, %r1379, -65535;
	shr.u64 	%rd1046, %rd1045, 48;
	cvt.u32.u64 	%r1380, %rd1046;
	mul.lo.s32 	%r1381, %r1380, 65537;
	sub.s32 	%r1382, %r1379, %r1381;
	st.global.u32 	[%rd317], %r1382;
	add.s32 	%r1383, %r125, 65537;
	sub.s32 	%r1384, %r1383, %r3792;
	mul.wide.u32 	%rd1047, %r1384, -65535;
	shr.u64 	%rd1048, %rd1047, 48;
	cvt.u32.u64 	%r1385, %rd1048;
	mul.lo.s32 	%r1386, %r1385, 65537;
	sub.s32 	%r1387, %r1384, %r1386;
	st.global.u32 	[%rd318], %r1387;
	mul.lo.s32 	%r1388, %r124, %r106;
	mul.wide.u32 	%rd1049, %r1388, -65535;
	shr.u64 	%rd1050, %rd1049, 48;
	cvt.u32.u64 	%r1389, %rd1050;
	mul.lo.s32 	%r1390, %r1389, 65537;
	sub.s32 	%r129, %r1388, %r1390;
	add.s32 	%r1391, %r3723, 3;
	mul.wide.u32 	%rd1051, %r1391, 4;
	add.s64 	%rd319, %rd285, %rd1051;
	ld.global.u32 	%r130, [%rd319];
	add.s32 	%r1392, %r1391, %r104;
	mul.wide.u32 	%rd1052, %r1392, 4;
	add.s64 	%rd320, %rd285, %rd1052;
	ld.global.u32 	%r131, [%rd320];
	setp.eq.s32 	%p131, %r131, 65536;
	setp.eq.s32 	%p132, %r129, 65536;
	and.pred  	%p133, %p132, %p131;
	@%p133 bra 	$L__BB11_207;

	mul.lo.s32 	%r1393, %r131, %r129;
	mul.wide.u32 	%rd1053, %r1393, -65535;
	shr.u64 	%rd1054, %rd1053, 48;
	cvt.u32.u64 	%r1394, %rd1054;
	mul.lo.s32 	%r1395, %r1394, 65537;
	sub.s32 	%r3793, %r1393, %r1395;

$L__BB11_207:
	add.s32 	%r1396, %r3793, %r130;
	mul.wide.u32 	%rd1055, %r1396, -65535;
	shr.u64 	%rd1056, %rd1055, 48;
	cvt.u32.u64 	%r1397, %rd1056;
	mul.lo.s32 	%r1398, %r1397, 65537;
	sub.s32 	%r1399, %r1396, %r1398;
	st.global.u32 	[%rd319], %r1399;
	add.s32 	%r1400, %r130, 65537;
	sub.s32 	%r1401, %r1400, %r3793;
	mul.wide.u32 	%rd1057, %r1401, -65535;
	shr.u64 	%rd1058, %rd1057, 48;
	cvt.u32.u64 	%r1402, %rd1058;
	mul.lo.s32 	%r1403, %r1402, 65537;
	sub.s32 	%r1404, %r1401, %r1403;
	st.global.u32 	[%rd320], %r1404;
	mul.lo.s32 	%r1405, %r129, %r106;
	mul.wide.u32 	%rd1059, %r1405, -65535;
	shr.u64 	%rd1060, %rd1059, 48;
	cvt.u32.u64 	%r1406, %rd1060;
	mul.lo.s32 	%r1407, %r1406, 65537;
	sub.s32 	%r3795, %r1405, %r1407;
	add.s32 	%r3794, %r3794, 4;
	add.s32 	%r3789, %r3789, -4;
	setp.ne.s32 	%p134, %r3789, 0;
	@%p134 bra 	$L__BB11_199;

$L__BB11_208:
	setp.eq.s32 	%p135, %r108, 0;
	@%p135 bra 	$L__BB11_218;

	add.s32 	%r139, %r3794, %r3786;
	mul.wide.u32 	%rd1061, %r139, 4;
	add.s64 	%rd321, %rd285, %rd1061;
	ld.global.u32 	%r140, [%rd321];
	add.s32 	%r1409, %r139, %r104;
	mul.wide.u32 	%rd1062, %r1409, 4;
	add.s64 	%rd322, %rd285, %rd1062;
	ld.global.u32 	%r141, [%rd322];
	setp.eq.s32 	%p136, %r141, 65536;
	setp.eq.s32 	%p137, %r3795, 65536;
	and.pred  	%p138, %p137, %p136;
	mov.u32 	%r3796, 1;
	@%p138 bra 	$L__BB11_211;

	mul.lo.s32 	%r1410, %r141, %r3795;
	mul.wide.u32 	%rd1063, %r1410, -65535;
	shr.u64 	%rd1064, %rd1063, 48;
	cvt.u32.u64 	%r1411, %rd1064;
	mul.lo.s32 	%r1412, %r1411, 65537;
	sub.s32 	%r3796, %r1410, %r1412;

$L__BB11_211:
	add.s32 	%r1413, %r3796, %r140;
	mul.wide.u32 	%rd1065, %r1413, -65535;
	shr.u64 	%rd1066, %rd1065, 48;
	cvt.u32.u64 	%r1414, %rd1066;
	mul.lo.s32 	%r1415, %r1414, 65537;
	sub.s32 	%r1416, %r1413, %r1415;
	st.global.u32 	[%rd321], %r1416;
	add.s32 	%r1417, %r140, 65537;
	sub.s32 	%r1418, %r1417, %r3796;
	mul.wide.u32 	%rd1067, %r1418, -65535;
	shr.u64 	%rd1068, %rd1067, 48;
	cvt.u32.u64 	%r1419, %rd1068;
	mul.lo.s32 	%r1420, %r1419, 65537;
	sub.s32 	%r1421, %r1418, %r1420;
	st.global.u32 	[%rd322], %r1421;
	mul.lo.s32 	%r1422, %r3795, %r106;
	mul.wide.u32 	%rd1069, %r1422, -65535;
	shr.u64 	%rd1070, %rd1069, 48;
	cvt.u32.u64 	%r1423, %rd1070;
	mul.lo.s32 	%r1424, %r1423, 65537;
	sub.s32 	%r144, %r1422, %r1424;
	setp.eq.s32 	%p139, %r108, 1;
	@%p139 bra 	$L__BB11_218;

	add.s32 	%r1426, %r139, 1;
	mov.u32 	%r3797, 1;
	mul.wide.u32 	%rd1071, %r1426, 4;
	add.s64 	%rd323, %rd285, %rd1071;
	ld.global.u32 	%r145, [%rd323];
	add.s32 	%r1427, %r1426, %r104;
	mul.wide.u32 	%rd1072, %r1427, 4;
	add.s64 	%rd324, %rd285, %rd1072;
	ld.global.u32 	%r146, [%rd324];
	setp.eq.s32 	%p140, %r146, 65536;
	setp.eq.s32 	%p141, %r144, 65536;
	and.pred  	%p142, %p141, %p140;
	@%p142 bra 	$L__BB11_214;

	mul.lo.s32 	%r1428, %r146, %r144;
	mul.wide.u32 	%rd1073, %r1428, -65535;
	shr.u64 	%rd1074, %rd1073, 48;
	cvt.u32.u64 	%r1429, %rd1074;
	mul.lo.s32 	%r1430, %r1429, 65537;
	sub.s32 	%r3797, %r1428, %r1430;

$L__BB11_214:
	add.s32 	%r1431, %r3797, %r145;
	mul.wide.u32 	%rd1075, %r1431, -65535;
	shr.u64 	%rd1076, %rd1075, 48;
	cvt.u32.u64 	%r1432, %rd1076;
	mul.lo.s32 	%r1433, %r1432, 65537;
	sub.s32 	%r1434, %r1431, %r1433;
	st.global.u32 	[%rd323], %r1434;
	add.s32 	%r1435, %r145, 65537;
	sub.s32 	%r1436, %r1435, %r3797;
	mul.wide.u32 	%rd1077, %r1436, -65535;
	shr.u64 	%rd1078, %rd1077, 48;
	cvt.u32.u64 	%r1437, %rd1078;
	mul.lo.s32 	%r1438, %r1437, 65537;
	sub.s32 	%r1439, %r1436, %r1438;
	st.global.u32 	[%rd324], %r1439;
	mul.lo.s32 	%r1440, %r144, %r106;
	mul.wide.u32 	%rd1079, %r1440, -65535;
	shr.u64 	%rd1080, %rd1079, 48;
	cvt.u32.u64 	%r1441, %rd1080;
	mul.lo.s32 	%r1442, %r1441, 65537;
	sub.s32 	%r149, %r1440, %r1442;
	setp.eq.s32 	%p143, %r108, 2;
	@%p143 bra 	$L__BB11_218;

	add.s32 	%r1444, %r139, 2;
	mul.wide.u32 	%rd1081, %r1444, 4;
	add.s64 	%rd325, %rd285, %rd1081;
	ld.global.u32 	%r150, [%rd325];
	add.s32 	%r1445, %r1444, %r104;
	mul.wide.u32 	%rd1082, %r1445, 4;
	add.s64 	%rd326, %rd285, %rd1082;
	ld.global.u32 	%r151, [%rd326];
	setp.eq.s32 	%p144, %r151, 65536;
	setp.eq.s32 	%p145, %r149, 65536;
	and.pred  	%p146, %p145, %p144;
	mov.u32 	%r3798, 1;
	@%p146 bra 	$L__BB11_217;

	mul.lo.s32 	%r1446, %r151, %r149;
	mul.wide.u32 	%rd1083, %r1446, -65535;
	shr.u64 	%rd1084, %rd1083, 48;
	cvt.u32.u64 	%r1447, %rd1084;
	mul.lo.s32 	%r1448, %r1447, 65537;
	sub.s32 	%r3798, %r1446, %r1448;

$L__BB11_217:
	add.s32 	%r1449, %r3798, %r150;
	mul.wide.u32 	%rd1085, %r1449, -65535;
	shr.u64 	%rd1086, %rd1085, 48;
	cvt.u32.u64 	%r1450, %rd1086;
	mul.lo.s32 	%r1451, %r1450, 65537;
	sub.s32 	%r1452, %r1449, %r1451;
	st.global.u32 	[%rd325], %r1452;
	add.s32 	%r1453, %r150, 65537;
	sub.s32 	%r1454, %r1453, %r3798;
	mul.wide.u32 	%rd1087, %r1454, -65535;
	shr.u64 	%rd1088, %rd1087, 48;
	cvt.u32.u64 	%r1455, %rd1088;
	mul.lo.s32 	%r1456, %r1455, 65537;
	sub.s32 	%r1457, %r1454, %r1456;
	st.global.u32 	[%rd326], %r1457;

$L__BB11_218:
	shl.b32 	%r3724, %r104, 1;
	add.s32 	%r3786, %r3786, %r3724;
	setp.lt.u32 	%p147, %r3786, %r7;
	@%p147 bra 	$L__BB11_197;

$L__BB11_234:
	add.s32 	%r3667, %r3756, 1;
	add.s32 	%r3785, %r3785, 1;
	setp.lt.u32 	%p157, %r3785, %r3667;
	@%p157 bra 	$L__BB11_195;

$L__BB11_235:
	mov.u32 	%r3670, 1;
	shl.b32 	%r3669, %r3670, %r3756;
	shl.b32 	%r3668, %r3669, 1;
	setp.eq.s32 	%p158, %r3668, 0;
	@%p158 bra 	$L__BB11_253;

	mov.u32 	%r3674, 1;
	shl.b32 	%r3673, %r3674, %r3756;
	shl.b32 	%r3672, %r3673, 1;
	add.s32 	%r3671, %r3672, -1;
	setp.lt.u32 	%p159, %r3671, 3;
	mov.u32 	%r3812, 0;
	@%p159 bra 	$L__BB11_247;

	mov.u32 	%r3679, 1;
	shl.b32 	%r3678, %r3679, %r3756;
	shl.b32 	%r3677, %r3678, 1;
	and.b32  	%r3676, %r3677, 2;
	sub.s32 	%r3807, %r3677, %r3676;

$L__BB11_238:
	mul.wide.u32 	%rd1153, %r3812, 4;
	add.s64 	%rd333, %rd284, %rd1153;
	add.s64 	%rd334, %rd285, %rd1153;
	ld.global.u32 	%r179, [%rd333];
	setp.eq.s32 	%p160, %r179, 65536;
	ld.global.u32 	%r180, [%rd334];
	setp.eq.s32 	%p161, %r180, 65536;
	and.pred  	%p162, %p160, %p161;
	mov.u32 	%r3809, 1;
	mov.u32 	%r3808, %r3809;
	@%p162 bra 	$L__BB11_240;

	mul.lo.s32 	%r1571, %r180, %r179;
	mul.wide.u32 	%rd1154, %r1571, -65535;
	shr.u64 	%rd1155, %rd1154, 48;
	cvt.u32.u64 	%r1572, %rd1155;
	mul.lo.s32 	%r1573, %r1572, 65537;
	sub.s32 	%r3808, %r1571, %r1573;

$L__BB11_240:
	st.global.u32 	[%rd333], %r3808;
	ld.global.u32 	%r183, [%rd333+4];
	setp.eq.s32 	%p163, %r183, 65536;
	ld.global.u32 	%r184, [%rd334+4];
	setp.eq.s32 	%p164, %r184, 65536;
	and.pred  	%p165, %p163, %p164;
	@%p165 bra 	$L__BB11_242;

	mul.lo.s32 	%r1575, %r184, %r183;
	mul.wide.u32 	%rd1156, %r1575, -65535;
	shr.u64 	%rd1157, %rd1156, 48;
	cvt.u32.u64 	%r1576, %rd1157;
	mul.lo.s32 	%r1577, %r1576, 65537;
	sub.s32 	%r3809, %r1575, %r1577;

$L__BB11_242:
	st.global.u32 	[%rd333+4], %r3809;
	ld.global.u32 	%r187, [%rd333+8];
	setp.eq.s32 	%p166, %r187, 65536;
	ld.global.u32 	%r188, [%rd334+8];
	setp.eq.s32 	%p167, %r188, 65536;
	and.pred  	%p168, %p166, %p167;
	mov.u32 	%r3811, 1;
	mov.u32 	%r3810, %r3811;
	@%p168 bra 	$L__BB11_244;

	mul.lo.s32 	%r1579, %r188, %r187;
	mul.wide.u32 	%rd1158, %r1579, -65535;
	shr.u64 	%rd1159, %rd1158, 48;
	cvt.u32.u64 	%r1580, %rd1159;
	mul.lo.s32 	%r1581, %r1580, 65537;
	sub.s32 	%r3810, %r1579, %r1581;

$L__BB11_244:
	st.global.u32 	[%rd333+8], %r3810;
	ld.global.u32 	%r191, [%rd333+12];
	setp.eq.s32 	%p169, %r191, 65536;
	ld.global.u32 	%r192, [%rd334+12];
	setp.eq.s32 	%p170, %r192, 65536;
	and.pred  	%p171, %p169, %p170;
	@%p171 bra 	$L__BB11_246;

	mul.lo.s32 	%r1583, %r192, %r191;
	mul.wide.u32 	%rd1160, %r1583, -65535;
	shr.u64 	%rd1161, %rd1160, 48;
	cvt.u32.u64 	%r1584, %rd1161;
	mul.lo.s32 	%r1585, %r1584, 65537;
	sub.s32 	%r3811, %r1583, %r1585;

$L__BB11_246:
	st.global.u32 	[%rd333+12], %r3811;
	add.s32 	%r3812, %r3812, 4;
	add.s32 	%r3807, %r3807, -4;
	setp.ne.s32 	%p172, %r3807, 0;
	@%p172 bra 	$L__BB11_238;

$L__BB11_247:
	mov.u32 	%r3683, 1;
	shl.b32 	%r3682, %r3683, %r3756;
	shl.b32 	%r3681, %r3682, 1;
	and.b32  	%r3680, %r3681, 2;
	setp.eq.s32 	%p173, %r3680, 0;
	@%p173 bra 	$L__BB11_253;

	mul.wide.u32 	%rd1162, %r3812, 4;
	add.s64 	%rd335, %rd284, %rd1162;
	add.s64 	%rd336, %rd285, %rd1162;
	ld.global.u32 	%r198, [%rd335];
	setp.eq.s32 	%p174, %r198, 65536;
	ld.global.u32 	%r199, [%rd336];
	setp.eq.s32 	%p175, %r199, 65536;
	and.pred  	%p176, %p174, %p175;
	mov.u32 	%r3814, 1;
	mov.u32 	%r3813, %r3814;
	@%p176 bra 	$L__BB11_250;

	mul.lo.s32 	%r1587, %r199, %r198;
	mul.wide.u32 	%rd1163, %r1587, -65535;
	shr.u64 	%rd1164, %rd1163, 48;
	cvt.u32.u64 	%r1588, %rd1164;
	mul.lo.s32 	%r1589, %r1588, 65537;
	sub.s32 	%r3813, %r1587, %r1589;

$L__BB11_250:
	st.global.u32 	[%rd335], %r3813;
	ld.global.u32 	%r202, [%rd335+4];
	setp.eq.s32 	%p177, %r202, 65536;
	ld.global.u32 	%r203, [%rd336+4];
	setp.eq.s32 	%p178, %r203, 65536;
	and.pred  	%p179, %p177, %p178;
	@%p179 bra 	$L__BB11_252;

	mul.lo.s32 	%r1591, %r203, %r202;
	mul.wide.u32 	%rd1165, %r1591, -65535;
	shr.u64 	%rd1166, %rd1165, 48;
	cvt.u32.u64 	%r1592, %rd1166;
	mul.lo.s32 	%r1593, %r1592, 65537;
	sub.s32 	%r3814, %r1591, %r1593;

$L__BB11_252:
	st.global.u32 	[%rd335+4], %r3814;

$L__BB11_253:
	max.u32 	%r3685, %r7, 1;
	add.s32 	%r3684, %r3685, -1;
	setp.lt.u32 	%p180, %r3684, 3;
	mov.u32 	%r3817, 0;
	@%p180 bra 	$L__BB11_256;

	mov.u32 	%r3816, %r16;

$L__BB11_255:
	mul.wide.u32 	%rd1167, %r3817, 4;
	add.s64 	%rd1168, %rd284, %rd1167;
	ld.global.u32 	%r1596, [%rd1168];
	add.s32 	%r1597, %r3817, %r8;
	mul.wide.u32 	%rd1169, %r1597, 4;
	add.s64 	%rd1170, %rd3, %rd1169;
	ld.global.u32 	%r1598, [%rd1170];
	mul.wide.u32 	%rd1171, %r1598, 4;
	add.s64 	%rd1172, %rd286, %rd1171;
	st.global.u32 	[%rd1172], %r1596;
	ld.global.u32 	%r1599, [%rd1168+4];
	add.s32 	%r1600, %r3817, %r7;
	mul.wide.u32 	%rd1173, %r1600, 4;
	add.s64 	%rd1174, %rd3, %rd1173;
	ld.global.u32 	%r1601, [%rd1174];
	mul.wide.u32 	%rd1175, %r1601, 4;
	add.s64 	%rd1176, %rd286, %rd1175;
	st.global.u32 	[%rd1176], %r1599;
	ld.global.u32 	%r1602, [%rd1168+8];
	add.s32 	%r1603, %r1597, 2;
	mul.wide.u32 	%rd1177, %r1603, 4;
	add.s64 	%rd1178, %rd3, %rd1177;
	ld.global.u32 	%r1604, [%rd1178];
	mul.wide.u32 	%rd1179, %r1604, 4;
	add.s64 	%rd1180, %rd286, %rd1179;
	st.global.u32 	[%rd1180], %r1602;
	ld.global.u32 	%r1605, [%rd1168+12];
	add.s32 	%r1606, %r1597, 3;
	mul.wide.u32 	%rd1181, %r1606, 4;
	add.s64 	%rd1182, %rd3, %rd1181;
	ld.global.u32 	%r1607, [%rd1182];
	mul.wide.u32 	%rd1183, %r1607, 4;
	add.s64 	%rd1184, %rd286, %rd1183;
	st.global.u32 	[%rd1184], %r1605;
	add.s32 	%r3817, %r3817, 4;
	add.s32 	%r3816, %r3816, -4;
	setp.ne.s32 	%p181, %r3816, 0;
	@%p181 bra 	$L__BB11_255;

$L__BB11_256:
	setp.eq.s32 	%p182, %r14, 0;
	@%p182 bra 	$L__BB11_260;

	setp.eq.s32 	%p183, %r14, 1;
	mul.wide.u32 	%rd1185, %r3817, 4;
	add.s64 	%rd337, %rd284, %rd1185;
	ld.global.u32 	%r1608, [%rd337];
	add.s32 	%r1609, %r3817, %r8;
	mul.wide.u32 	%rd1186, %r1609, 4;
	add.s64 	%rd1187, %rd3, %rd1186;
	ld.global.u32 	%r1610, [%rd1187];
	mul.wide.u32 	%rd1188, %r1610, 4;
	add.s64 	%rd1189, %rd286, %rd1188;
	st.global.u32 	[%rd1189], %r1608;
	@%p183 bra 	$L__BB11_260;

	setp.eq.s32 	%p184, %r14, 2;
	ld.global.u32 	%r1611, [%rd337+4];
	add.s32 	%r1612, %r3817, %r7;
	mul.wide.u32 	%rd1190, %r1612, 4;
	add.s64 	%rd1191, %rd3, %rd1190;
	ld.global.u32 	%r1613, [%rd1191];
	mul.wide.u32 	%rd1192, %r1613, 4;
	add.s64 	%rd1193, %rd286, %rd1192;
	st.global.u32 	[%rd1193], %r1611;
	@%p184 bra 	$L__BB11_260;

	ld.global.u32 	%r1614, [%rd337+8];
	add.s32 	%r1616, %r1609, 2;
	mul.wide.u32 	%rd1194, %r1616, 4;
	add.s64 	%rd1195, %rd3, %rd1194;
	ld.global.u32 	%r1617, [%rd1195];
	mul.wide.u32 	%rd1196, %r1617, 4;
	add.s64 	%rd1197, %rd286, %rd1196;
	st.global.u32 	[%rd1197], %r1614;

$L__BB11_260:
	add.s32 	%r3686, %r3756, 1;
	setp.eq.s32 	%p545, %r3686, 0;
	@%p545 bra 	$L__BB11_302;

	mov.u32 	%r3818, 0;

$L__BB11_262:
	mov.u32 	%r1619, 1;
	shl.b32 	%r212, %r1619, %r3818;
	add.s32 	%r1620, %r212, 65535;
	mul.wide.u32 	%rd1198, %r1620, 4;
	add.s64 	%rd1199, %rd278, %rd1198;
	ld.global.u32 	%r214, [%rd1199];
	setp.eq.s32 	%p186, %r214, 65536;
	max.u32 	%r1621, %r212, 1;
	and.b32  	%r216, %r1621, 3;
	sub.s32 	%r217, %r1621, %r216;
	@%p186 bra 	$L__BB11_286;
	bra.uni 	$L__BB11_263;

$L__BB11_286:
	mov.u32 	%r3832, 0;

$L__BB11_287:
	mov.u32 	%r3837, 0;
	mov.u32 	%r3749, 1;
	shl.b32 	%r3748, %r3749, %r3818;
	max.u32 	%r3747, %r3748, 1;
	add.s32 	%r3746, %r3747, -1;
	setp.lt.u32 	%p214, %r3746, 3;
	@%p214 bra 	$L__BB11_294;

	mov.u32 	%r3837, 0;
	mov.u32 	%r3834, %r217;

$L__BB11_289:
	add.s32 	%r266, %r3837, %r3832;
	mul.wide.u32 	%rd1268, %r266, 4;
	add.s64 	%rd1269, %rd286, %rd1268;
	add.s32 	%r1752, %r266, %r212;
	mul.wide.u32 	%rd1270, %r1752, 4;
	add.s64 	%rd1271, %rd286, %rd1270;
	ld.global.u32 	%r1753, [%rd1271];
	mul.wide.u32 	%rd1272, %r1753, -65535;
	shr.u64 	%rd1273, %rd1272, 48;
	cvt.u32.u64 	%r1754, %rd1273;
	mul.lo.s32 	%r1755, %r1754, 65537;
	sub.s32 	%r1756, %r1753, %r1755;
	ld.global.u32 	%r1757, [%rd1269];
	add.s32 	%r1758, %r1756, %r1757;
	mul.wide.u32 	%rd1274, %r1758, -65535;
	shr.u64 	%rd1275, %rd1274, 48;
	cvt.u32.u64 	%r1759, %rd1275;
	mul.lo.s32 	%r1760, %r1759, 65537;
	sub.s32 	%r1761, %r1758, %r1760;
	st.global.u32 	[%rd1269], %r1761;
	add.s32 	%r1762, %r1757, 65537;
	sub.s32 	%r1763, %r1762, %r1756;
	mul.wide.u32 	%rd1276, %r1763, -65535;
	shr.u64 	%rd1277, %rd1276, 48;
	cvt.u32.u64 	%r1764, %rd1277;
	mul.lo.s32 	%r1765, %r1764, 65537;
	sub.s32 	%r1766, %r1763, %r1765;
	st.global.u32 	[%rd1271], %r1766;
	add.s32 	%r1767, %r266, 1;
	mov.u32 	%r3836, 1;
	mul.wide.u32 	%rd1278, %r1767, 4;
	add.s64 	%rd352, %rd286, %rd1278;
	ld.global.u32 	%r267, [%rd352];
	add.s32 	%r1768, %r1767, %r212;
	mul.wide.u32 	%rd1279, %r1768, 4;
	add.s64 	%rd353, %rd286, %rd1279;
	ld.global.u32 	%r268, [%rd353];
	setp.eq.s32 	%p215, %r268, 65536;
	mov.u32 	%r3835, %r3836;
	@%p215 bra 	$L__BB11_291;

	shl.b32 	%r1769, %r268, 16;
	mul.wide.u32 	%rd1280, %r1769, -65535;
	shr.u64 	%rd1281, %rd1280, 48;
	cvt.u32.u64 	%r1770, %rd1281;
	mul.lo.s32 	%r1771, %r1770, 65537;
	sub.s32 	%r3835, %r1769, %r1771;

$L__BB11_291:
	add.s32 	%r1773, %r3835, %r267;
	mul.wide.u32 	%rd1282, %r1773, -65535;
	shr.u64 	%rd1283, %rd1282, 48;
	cvt.u32.u64 	%r1774, %rd1283;
	mul.lo.s32 	%r1775, %r1774, 65537;
	sub.s32 	%r1776, %r1773, %r1775;
	st.global.u32 	[%rd352], %r1776;
	add.s32 	%r1777, %r267, 65537;
	sub.s32 	%r1778, %r1777, %r3835;
	mul.wide.u32 	%rd1284, %r1778, -65535;
	shr.u64 	%rd1285, %rd1284, 48;
	cvt.u32.u64 	%r1779, %rd1285;
	mul.lo.s32 	%r1780, %r1779, 65537;
	sub.s32 	%r1781, %r1778, %r1780;
	st.global.u32 	[%rd353], %r1781;
	add.s32 	%r1782, %r266, 2;
	mul.wide.u32 	%rd1286, %r1782, 4;
	add.s64 	%rd1287, %rd286, %rd1286;
	add.s32 	%r1783, %r1782, %r212;
	mul.wide.u32 	%rd1288, %r1783, 4;
	add.s64 	%rd1289, %rd286, %rd1288;
	ld.global.u32 	%r1784, [%rd1289];
	mul.wide.u32 	%rd1290, %r1784, -65535;
	shr.u64 	%rd1291, %rd1290, 48;
	cvt.u32.u64 	%r1785, %rd1291;
	mul.lo.s32 	%r1786, %r1785, 65537;
	sub.s32 	%r1787, %r1784, %r1786;
	ld.global.u32 	%r1788, [%rd1287];
	add.s32 	%r1789, %r1787, %r1788;
	mul.wide.u32 	%rd1292, %r1789, -65535;
	shr.u64 	%rd1293, %rd1292, 48;
	cvt.u32.u64 	%r1790, %rd1293;
	mul.lo.s32 	%r1791, %r1790, 65537;
	sub.s32 	%r1792, %r1789, %r1791;
	st.global.u32 	[%rd1287], %r1792;
	add.s32 	%r1793, %r1788, 65537;
	sub.s32 	%r1794, %r1793, %r1787;
	mul.wide.u32 	%rd1294, %r1794, -65535;
	shr.u64 	%rd1295, %rd1294, 48;
	cvt.u32.u64 	%r1795, %rd1295;
	mul.lo.s32 	%r1796, %r1795, 65537;
	sub.s32 	%r1797, %r1794, %r1796;
	st.global.u32 	[%rd1289], %r1797;
	add.s32 	%r1798, %r266, 3;
	mul.wide.u32 	%rd1296, %r1798, 4;
	add.s64 	%rd354, %rd286, %rd1296;
	ld.global.u32 	%r271, [%rd354];
	add.s32 	%r1799, %r1798, %r212;
	mul.wide.u32 	%rd1297, %r1799, 4;
	add.s64 	%rd355, %rd286, %rd1297;
	ld.global.u32 	%r272, [%rd355];
	setp.eq.s32 	%p216, %r272, 65536;
	@%p216 bra 	$L__BB11_293;

	shl.b32 	%r1800, %r272, 16;
	mul.wide.u32 	%rd1298, %r1800, -65535;
	shr.u64 	%rd1299, %rd1298, 48;
	cvt.u32.u64 	%r1801, %rd1299;
	mul.lo.s32 	%r1802, %r1801, 65537;
	sub.s32 	%r3836, %r1800, %r1802;

$L__BB11_293:
	add.s32 	%r1803, %r3836, %r271;
	mul.wide.u32 	%rd1300, %r1803, -65535;
	shr.u64 	%rd1301, %rd1300, 48;
	cvt.u32.u64 	%r1804, %rd1301;
	mul.lo.s32 	%r1805, %r1804, 65537;
	sub.s32 	%r1806, %r1803, %r1805;
	st.global.u32 	[%rd354], %r1806;
	add.s32 	%r1807, %r271, 65537;
	sub.s32 	%r1808, %r1807, %r3836;
	mul.wide.u32 	%rd1302, %r1808, -65535;
	shr.u64 	%rd1303, %rd1302, 48;
	cvt.u32.u64 	%r1809, %rd1303;
	mul.lo.s32 	%r1810, %r1809, 65537;
	sub.s32 	%r1811, %r1808, %r1810;
	st.global.u32 	[%rd355], %r1811;
	add.s32 	%r3837, %r3837, 4;
	add.s32 	%r3834, %r3834, -4;
	setp.ne.s32 	%p217, %r3834, 0;
	@%p217 bra 	$L__BB11_289;

$L__BB11_294:
	setp.eq.s32 	%p218, %r216, 0;
	@%p218 bra 	$L__BB11_300;

	setp.eq.s32 	%p219, %r216, 1;
	add.s32 	%r278, %r3837, %r3832;
	mul.wide.u32 	%rd1304, %r278, 4;
	add.s64 	%rd1305, %rd286, %rd1304;
	add.s32 	%r1812, %r278, %r212;
	mul.wide.u32 	%rd1306, %r1812, 4;
	add.s64 	%rd1307, %rd286, %rd1306;
	ld.global.u32 	%r1813, [%rd1307];
	mul.wide.u32 	%rd1308, %r1813, -65535;
	shr.u64 	%rd1309, %rd1308, 48;
	cvt.u32.u64 	%r1814, %rd1309;
	mul.lo.s32 	%r1815, %r1814, 65537;
	sub.s32 	%r1816, %r1813, %r1815;
	ld.global.u32 	%r1817, [%rd1305];
	add.s32 	%r1818, %r1816, %r1817;
	mul.wide.u32 	%rd1310, %r1818, -65535;
	shr.u64 	%rd1311, %rd1310, 48;
	cvt.u32.u64 	%r1819, %rd1311;
	mul.lo.s32 	%r1820, %r1819, 65537;
	sub.s32 	%r1821, %r1818, %r1820;
	st.global.u32 	[%rd1305], %r1821;
	add.s32 	%r1822, %r1817, 65537;
	sub.s32 	%r1823, %r1822, %r1816;
	mul.wide.u32 	%rd1312, %r1823, -65535;
	shr.u64 	%rd1313, %rd1312, 48;
	cvt.u32.u64 	%r1824, %rd1313;
	mul.lo.s32 	%r1825, %r1824, 65537;
	sub.s32 	%r1826, %r1823, %r1825;
	st.global.u32 	[%rd1307], %r1826;
	@%p219 bra 	$L__BB11_300;

	add.s32 	%r1828, %r278, 1;
	mov.u32 	%r3838, 1;
	mul.wide.u32 	%rd1314, %r1828, 4;
	add.s64 	%rd356, %rd286, %rd1314;
	ld.global.u32 	%r279, [%rd356];
	add.s32 	%r1829, %r1828, %r212;
	mul.wide.u32 	%rd1315, %r1829, 4;
	add.s64 	%rd357, %rd286, %rd1315;
	ld.global.u32 	%r280, [%rd357];
	setp.eq.s32 	%p220, %r280, 65536;
	@%p220 bra 	$L__BB11_298;

	shl.b32 	%r1830, %r280, 16;
	mul.wide.u32 	%rd1316, %r1830, -65535;
	shr.u64 	%rd1317, %rd1316, 48;
	cvt.u32.u64 	%r1831, %rd1317;
	mul.lo.s32 	%r1832, %r1831, 65537;
	sub.s32 	%r3838, %r1830, %r1832;

$L__BB11_298:
	add.s32 	%r1833, %r3838, %r279;
	mul.wide.u32 	%rd1318, %r1833, -65535;
	shr.u64 	%rd1319, %rd1318, 48;
	cvt.u32.u64 	%r1834, %rd1319;
	mul.lo.s32 	%r1835, %r1834, 65537;
	sub.s32 	%r1836, %r1833, %r1835;
	st.global.u32 	[%rd356], %r1836;
	add.s32 	%r1837, %r279, 65537;
	sub.s32 	%r1838, %r1837, %r3838;
	mul.wide.u32 	%rd1320, %r1838, -65535;
	shr.u64 	%rd1321, %rd1320, 48;
	cvt.u32.u64 	%r1839, %rd1321;
	mul.lo.s32 	%r1840, %r1839, 65537;
	sub.s32 	%r1841, %r1838, %r1840;
	st.global.u32 	[%rd357], %r1841;
	setp.eq.s32 	%p221, %r216, 2;
	@%p221 bra 	$L__BB11_300;

	add.s32 	%r1842, %r278, 2;
	mul.wide.u32 	%rd1322, %r1842, 4;
	add.s64 	%rd1323, %rd286, %rd1322;
	add.s32 	%r1843, %r1842, %r212;
	mul.wide.u32 	%rd1324, %r1843, 4;
	add.s64 	%rd1325, %rd286, %rd1324;
	ld.global.u32 	%r1844, [%rd1325];
	mul.wide.u32 	%rd1326, %r1844, -65535;
	shr.u64 	%rd1327, %rd1326, 48;
	cvt.u32.u64 	%r1845, %rd1327;
	mul.lo.s32 	%r1846, %r1845, 65537;
	sub.s32 	%r1847, %r1844, %r1846;
	ld.global.u32 	%r1848, [%rd1323];
	add.s32 	%r1849, %r1847, %r1848;
	mul.wide.u32 	%rd1328, %r1849, -65535;
	shr.u64 	%rd1329, %rd1328, 48;
	cvt.u32.u64 	%r1850, %rd1329;
	mul.lo.s32 	%r1851, %r1850, 65537;
	sub.s32 	%r1852, %r1849, %r1851;
	st.global.u32 	[%rd1323], %r1852;
	add.s32 	%r1853, %r1848, 65537;
	sub.s32 	%r1854, %r1853, %r1847;
	mul.wide.u32 	%rd1330, %r1854, -65535;
	shr.u64 	%rd1331, %rd1330, 48;
	cvt.u32.u64 	%r1855, %rd1331;
	mul.lo.s32 	%r1856, %r1855, 65537;
	sub.s32 	%r1857, %r1854, %r1856;
	st.global.u32 	[%rd1325], %r1857;

$L__BB11_300:
	shl.b32 	%r3745, %r212, 1;
	add.s32 	%r3832, %r3832, %r3745;
	setp.lt.u32 	%p222, %r3832, %r7;
	@%p222 bra 	$L__BB11_287;
	bra.uni 	$L__BB11_301;

$L__BB11_263:
	mov.u32 	%r3819, 0;

$L__BB11_264:
	mov.u32 	%r3827, 0;
	mov.u32 	%r3743, 1;
	shl.b32 	%r3742, %r3743, %r3818;
	max.u32 	%r3741, %r3742, 1;
	add.s32 	%r3740, %r3741, -1;
	setp.lt.u32 	%p187, %r3740, 3;
	mov.u32 	%r3828, 1;
	@%p187 bra 	$L__BB11_275;

	mov.u32 	%r3827, 0;
	mov.u32 	%r3822, %r217;

$L__BB11_266:
	add.s32 	%r222, %r3827, %r3819;
	mul.wide.u32 	%rd1200, %r222, 4;
	add.s64 	%rd338, %rd286, %rd1200;
	ld.global.u32 	%r223, [%rd338];
	add.s32 	%r1628, %r222, %r212;
	mul.wide.u32 	%rd1201, %r1628, 4;
	add.s64 	%rd339, %rd286, %rd1201;
	ld.global.u32 	%r224, [%rd339];
	setp.eq.s32 	%p188, %r224, 65536;
	setp.eq.s32 	%p189, %r3828, 65536;
	and.pred  	%p190, %p189, %p188;
	mov.u32 	%r3824, 1;
	mov.u32 	%r3823, %r3824;
	@%p190 bra 	$L__BB11_268;

	mul.lo.s32 	%r1629, %r224, %r3828;
	mul.wide.u32 	%rd1202, %r1629, -65535;
	shr.u64 	%rd1203, %rd1202, 48;
	cvt.u32.u64 	%r1630, %rd1203;
	mul.lo.s32 	%r1631, %r1630, 65537;
	sub.s32 	%r3823, %r1629, %r1631;

$L__BB11_268:
	add.s32 	%r3736, %r3827, %r3819;
	add.s32 	%r1633, %r3823, %r223;
	mul.wide.u32 	%rd1204, %r1633, -65535;
	shr.u64 	%rd1205, %rd1204, 48;
	cvt.u32.u64 	%r1634, %rd1205;
	mul.lo.s32 	%r1635, %r1634, 65537;
	sub.s32 	%r1636, %r1633, %r1635;
	st.global.u32 	[%rd338], %r1636;
	add.s32 	%r1637, %r223, 65537;
	sub.s32 	%r1638, %r1637, %r3823;
	mul.wide.u32 	%rd1206, %r1638, -65535;
	shr.u64 	%rd1207, %rd1206, 48;
	cvt.u32.u64 	%r1639, %rd1207;
	mul.lo.s32 	%r1640, %r1639, 65537;
	sub.s32 	%r1641, %r1638, %r1640;
	st.global.u32 	[%rd339], %r1641;
	mul.lo.s32 	%r1642, %r3828, %r214;
	mul.wide.u32 	%rd1208, %r1642, -65535;
	shr.u64 	%rd1209, %rd1208, 48;
	cvt.u32.u64 	%r1643, %rd1209;
	mul.lo.s32 	%r1644, %r1643, 65537;
	sub.s32 	%r227, %r1642, %r1644;
	add.s32 	%r1645, %r3736, 1;
	mul.wide.u32 	%rd1210, %r1645, 4;
	add.s64 	%rd340, %rd286, %rd1210;
	ld.global.u32 	%r228, [%rd340];
	add.s32 	%r1646, %r1645, %r212;
	mul.wide.u32 	%rd1211, %r1646, 4;
	add.s64 	%rd341, %rd286, %rd1211;
	ld.global.u32 	%r229, [%rd341];
	setp.eq.s32 	%p191, %r229, 65536;
	setp.eq.s32 	%p192, %r227, 65536;
	and.pred  	%p193, %p192, %p191;
	@%p193 bra 	$L__BB11_270;

	mul.lo.s32 	%r1647, %r229, %r227;
	mul.wide.u32 	%rd1212, %r1647, -65535;
	shr.u64 	%rd1213, %rd1212, 48;
	cvt.u32.u64 	%r1648, %rd1213;
	mul.lo.s32 	%r1649, %r1648, 65537;
	sub.s32 	%r3824, %r1647, %r1649;

$L__BB11_270:
	add.s32 	%r3737, %r3827, %r3819;
	add.s32 	%r1651, %r3824, %r228;
	mul.wide.u32 	%rd1214, %r1651, -65535;
	shr.u64 	%rd1215, %rd1214, 48;
	cvt.u32.u64 	%r1652, %rd1215;
	mul.lo.s32 	%r1653, %r1652, 65537;
	sub.s32 	%r1654, %r1651, %r1653;
	st.global.u32 	[%rd340], %r1654;
	add.s32 	%r1655, %r228, 65537;
	sub.s32 	%r1656, %r1655, %r3824;
	mul.wide.u32 	%rd1216, %r1656, -65535;
	shr.u64 	%rd1217, %rd1216, 48;
	cvt.u32.u64 	%r1657, %rd1217;
	mul.lo.s32 	%r1658, %r1657, 65537;
	sub.s32 	%r1659, %r1656, %r1658;
	st.global.u32 	[%rd341], %r1659;
	mul.lo.s32 	%r1660, %r227, %r214;
	mul.wide.u32 	%rd1218, %r1660, -65535;
	shr.u64 	%rd1219, %rd1218, 48;
	cvt.u32.u64 	%r1661, %rd1219;
	mul.lo.s32 	%r1662, %r1661, 65537;
	sub.s32 	%r232, %r1660, %r1662;
	add.s32 	%r1663, %r3737, 2;
	mul.wide.u32 	%rd1220, %r1663, 4;
	add.s64 	%rd342, %rd286, %rd1220;
	ld.global.u32 	%r233, [%rd342];
	add.s32 	%r1664, %r1663, %r212;
	mul.wide.u32 	%rd1221, %r1664, 4;
	add.s64 	%rd343, %rd286, %rd1221;
	ld.global.u32 	%r234, [%rd343];
	setp.eq.s32 	%p194, %r234, 65536;
	setp.eq.s32 	%p195, %r232, 65536;
	and.pred  	%p196, %p195, %p194;
	mov.u32 	%r3826, 1;
	mov.u32 	%r3825, %r3826;
	@%p196 bra 	$L__BB11_272;

	mul.lo.s32 	%r1665, %r234, %r232;
	mul.wide.u32 	%rd1222, %r1665, -65535;
	shr.u64 	%rd1223, %rd1222, 48;
	cvt.u32.u64 	%r1666, %rd1223;
	mul.lo.s32 	%r1667, %r1666, 65537;
	sub.s32 	%r3825, %r1665, %r1667;

$L__BB11_272:
	add.s32 	%r3738, %r3827, %r3819;
	add.s32 	%r1669, %r3825, %r233;
	mul.wide.u32 	%rd1224, %r1669, -65535;
	shr.u64 	%rd1225, %rd1224, 48;
	cvt.u32.u64 	%r1670, %rd1225;
	mul.lo.s32 	%r1671, %r1670, 65537;
	sub.s32 	%r1672, %r1669, %r1671;
	st.global.u32 	[%rd342], %r1672;
	add.s32 	%r1673, %r233, 65537;
	sub.s32 	%r1674, %r1673, %r3825;
	mul.wide.u32 	%rd1226, %r1674, -65535;
	shr.u64 	%rd1227, %rd1226, 48;
	cvt.u32.u64 	%r1675, %rd1227;
	mul.lo.s32 	%r1676, %r1675, 65537;
	sub.s32 	%r1677, %r1674, %r1676;
	st.global.u32 	[%rd343], %r1677;
	mul.lo.s32 	%r1678, %r232, %r214;
	mul.wide.u32 	%rd1228, %r1678, -65535;
	shr.u64 	%rd1229, %rd1228, 48;
	cvt.u32.u64 	%r1679, %rd1229;
	mul.lo.s32 	%r1680, %r1679, 65537;
	sub.s32 	%r237, %r1678, %r1680;
	add.s32 	%r1681, %r3738, 3;
	mul.wide.u32 	%rd1230, %r1681, 4;
	add.s64 	%rd344, %rd286, %rd1230;
	ld.global.u32 	%r238, [%rd344];
	add.s32 	%r1682, %r1681, %r212;
	mul.wide.u32 	%rd1231, %r1682, 4;
	add.s64 	%rd345, %rd286, %rd1231;
	ld.global.u32 	%r239, [%rd345];
	setp.eq.s32 	%p197, %r239, 65536;
	setp.eq.s32 	%p198, %r237, 65536;
	and.pred  	%p199, %p198, %p197;
	@%p199 bra 	$L__BB11_274;

	mul.lo.s32 	%r1683, %r239, %r237;
	mul.wide.u32 	%rd1232, %r1683, -65535;
	shr.u64 	%rd1233, %rd1232, 48;
	cvt.u32.u64 	%r1684, %rd1233;
	mul.lo.s32 	%r1685, %r1684, 65537;
	sub.s32 	%r3826, %r1683, %r1685;

$L__BB11_274:
	add.s32 	%r1686, %r3826, %r238;
	mul.wide.u32 	%rd1234, %r1686, -65535;
	shr.u64 	%rd1235, %rd1234, 48;
	cvt.u32.u64 	%r1687, %rd1235;
	mul.lo.s32 	%r1688, %r1687, 65537;
	sub.s32 	%r1689, %r1686, %r1688;
	st.global.u32 	[%rd344], %r1689;
	add.s32 	%r1690, %r238, 65537;
	sub.s32 	%r1691, %r1690, %r3826;
	mul.wide.u32 	%rd1236, %r1691, -65535;
	shr.u64 	%rd1237, %rd1236, 48;
	cvt.u32.u64 	%r1692, %rd1237;
	mul.lo.s32 	%r1693, %r1692, 65537;
	sub.s32 	%r1694, %r1691, %r1693;
	st.global.u32 	[%rd345], %r1694;
	mul.lo.s32 	%r1695, %r237, %r214;
	mul.wide.u32 	%rd1238, %r1695, -65535;
	shr.u64 	%rd1239, %rd1238, 48;
	cvt.u32.u64 	%r1696, %rd1239;
	mul.lo.s32 	%r1697, %r1696, 65537;
	sub.s32 	%r3828, %r1695, %r1697;
	add.s32 	%r3827, %r3827, 4;
	add.s32 	%r3822, %r3822, -4;
	setp.ne.s32 	%p200, %r3822, 0;
	@%p200 bra 	$L__BB11_266;

$L__BB11_275:
	setp.eq.s32 	%p201, %r216, 0;
	@%p201 bra 	$L__BB11_285;

	add.s32 	%r247, %r3827, %r3819;
	mul.wide.u32 	%rd1240, %r247, 4;
	add.s64 	%rd346, %rd286, %rd1240;
	ld.global.u32 	%r248, [%rd346];
	add.s32 	%r1699, %r247, %r212;
	mul.wide.u32 	%rd1241, %r1699, 4;
	add.s64 	%rd347, %rd286, %rd1241;
	ld.global.u32 	%r249, [%rd347];
	setp.eq.s32 	%p202, %r249, 65536;
	setp.eq.s32 	%p203, %r3828, 65536;
	and.pred  	%p204, %p203, %p202;
	mov.u32 	%r3829, 1;
	@%p204 bra 	$L__BB11_278;

	mul.lo.s32 	%r1700, %r249, %r3828;
	mul.wide.u32 	%rd1242, %r1700, -65535;
	shr.u64 	%rd1243, %rd1242, 48;
	cvt.u32.u64 	%r1701, %rd1243;
	mul.lo.s32 	%r1702, %r1701, 65537;
	sub.s32 	%r3829, %r1700, %r1702;

$L__BB11_278:
	add.s32 	%r1703, %r3829, %r248;
	mul.wide.u32 	%rd1244, %r1703, -65535;
	shr.u64 	%rd1245, %rd1244, 48;
	cvt.u32.u64 	%r1704, %rd1245;
	mul.lo.s32 	%r1705, %r1704, 65537;
	sub.s32 	%r1706, %r1703, %r1705;
	st.global.u32 	[%rd346], %r1706;
	add.s32 	%r1707, %r248, 65537;
	sub.s32 	%r1708, %r1707, %r3829;
	mul.wide.u32 	%rd1246, %r1708, -65535;
	shr.u64 	%rd1247, %rd1246, 48;
	cvt.u32.u64 	%r1709, %rd1247;
	mul.lo.s32 	%r1710, %r1709, 65537;
	sub.s32 	%r1711, %r1708, %r1710;
	st.global.u32 	[%rd347], %r1711;
	mul.lo.s32 	%r1712, %r3828, %r214;
	mul.wide.u32 	%rd1248, %r1712, -65535;
	shr.u64 	%rd1249, %rd1248, 48;
	cvt.u32.u64 	%r1713, %rd1249;
	mul.lo.s32 	%r1714, %r1713, 65537;
	sub.s32 	%r252, %r1712, %r1714;
	setp.eq.s32 	%p205, %r216, 1;
	@%p205 bra 	$L__BB11_285;

	add.s32 	%r1716, %r247, 1;
	mov.u32 	%r3830, 1;
	mul.wide.u32 	%rd1250, %r1716, 4;
	add.s64 	%rd348, %rd286, %rd1250;
	ld.global.u32 	%r253, [%rd348];
	add.s32 	%r1717, %r1716, %r212;
	mul.wide.u32 	%rd1251, %r1717, 4;
	add.s64 	%rd349, %rd286, %rd1251;
	ld.global.u32 	%r254, [%rd349];
	setp.eq.s32 	%p206, %r254, 65536;
	setp.eq.s32 	%p207, %r252, 65536;
	and.pred  	%p208, %p207, %p206;
	@%p208 bra 	$L__BB11_281;

	mul.lo.s32 	%r1718, %r254, %r252;
	mul.wide.u32 	%rd1252, %r1718, -65535;
	shr.u64 	%rd1253, %rd1252, 48;
	cvt.u32.u64 	%r1719, %rd1253;
	mul.lo.s32 	%r1720, %r1719, 65537;
	sub.s32 	%r3830, %r1718, %r1720;

$L__BB11_281:
	add.s32 	%r1721, %r3830, %r253;
	mul.wide.u32 	%rd1254, %r1721, -65535;
	shr.u64 	%rd1255, %rd1254, 48;
	cvt.u32.u64 	%r1722, %rd1255;
	mul.lo.s32 	%r1723, %r1722, 65537;
	sub.s32 	%r1724, %r1721, %r1723;
	st.global.u32 	[%rd348], %r1724;
	add.s32 	%r1725, %r253, 65537;
	sub.s32 	%r1726, %r1725, %r3830;
	mul.wide.u32 	%rd1256, %r1726, -65535;
	shr.u64 	%rd1257, %rd1256, 48;
	cvt.u32.u64 	%r1727, %rd1257;
	mul.lo.s32 	%r1728, %r1727, 65537;
	sub.s32 	%r1729, %r1726, %r1728;
	st.global.u32 	[%rd349], %r1729;
	mul.lo.s32 	%r1730, %r252, %r214;
	mul.wide.u32 	%rd1258, %r1730, -65535;
	shr.u64 	%rd1259, %rd1258, 48;
	cvt.u32.u64 	%r1731, %rd1259;
	mul.lo.s32 	%r1732, %r1731, 65537;
	sub.s32 	%r257, %r1730, %r1732;
	setp.eq.s32 	%p209, %r216, 2;
	@%p209 bra 	$L__BB11_285;

	add.s32 	%r1734, %r247, 2;
	mul.wide.u32 	%rd1260, %r1734, 4;
	add.s64 	%rd350, %rd286, %rd1260;
	ld.global.u32 	%r258, [%rd350];
	add.s32 	%r1735, %r1734, %r212;
	mul.wide.u32 	%rd1261, %r1735, 4;
	add.s64 	%rd351, %rd286, %rd1261;
	ld.global.u32 	%r259, [%rd351];
	setp.eq.s32 	%p210, %r259, 65536;
	setp.eq.s32 	%p211, %r257, 65536;
	and.pred  	%p212, %p211, %p210;
	mov.u32 	%r3831, 1;
	@%p212 bra 	$L__BB11_284;

	mul.lo.s32 	%r1736, %r259, %r257;
	mul.wide.u32 	%rd1262, %r1736, -65535;
	shr.u64 	%rd1263, %rd1262, 48;
	cvt.u32.u64 	%r1737, %rd1263;
	mul.lo.s32 	%r1738, %r1737, 65537;
	sub.s32 	%r3831, %r1736, %r1738;

$L__BB11_284:
	add.s32 	%r1739, %r3831, %r258;
	mul.wide.u32 	%rd1264, %r1739, -65535;
	shr.u64 	%rd1265, %rd1264, 48;
	cvt.u32.u64 	%r1740, %rd1265;
	mul.lo.s32 	%r1741, %r1740, 65537;
	sub.s32 	%r1742, %r1739, %r1741;
	st.global.u32 	[%rd350], %r1742;
	add.s32 	%r1743, %r258, 65537;
	sub.s32 	%r1744, %r1743, %r3831;
	mul.wide.u32 	%rd1266, %r1744, -65535;
	shr.u64 	%rd1267, %rd1266, 48;
	cvt.u32.u64 	%r1745, %rd1267;
	mul.lo.s32 	%r1746, %r1745, 65537;
	sub.s32 	%r1747, %r1744, %r1746;
	st.global.u32 	[%rd351], %r1747;

$L__BB11_285:
	shl.b32 	%r3739, %r212, 1;
	add.s32 	%r3819, %r3819, %r3739;
	setp.lt.u32 	%p213, %r3819, %r7;
	@%p213 bra 	$L__BB11_264;

$L__BB11_301:
	add.s32 	%r3687, %r3756, 1;
	add.s32 	%r3818, %r3818, 1;
	setp.lt.u32 	%p223, %r3818, %r3687;
	@%p223 bra 	$L__BB11_262;

$L__BB11_302:
	mul.wide.u32 	%rd2455, %r7, 4;
	add.s64 	%rd2454, %rd279, %rd2455;
	ld.global.u32 	%r1858, [%rd2454];
	mul.wide.u32 	%rd1332, %r1858, -65535;
	shr.u64 	%rd1333, %rd1332, 48;
	cvt.u32.u64 	%r1859, %rd1333;
	mul.lo.s32 	%r1860, %r1859, 65537;
	sub.s32 	%r285, %r1858, %r1860;
	setp.eq.s32 	%p224, %r285, 65536;
	@%p224 bra 	$L__BB11_310;
	bra.uni 	$L__BB11_303;

$L__BB11_310:
	mov.u32 	%r3848, 0;
	@%p180 bra 	$L__BB11_321;

	mov.u32 	%r3843, %r16;

$L__BB11_312:
	mul.wide.u32 	%rd1351, %r3848, 4;
	add.s64 	%rd359, %rd286, %rd1351;
	ld.global.u32 	%r293, [%rd359];
	setp.eq.s32 	%p231, %r293, 65536;
	mov.u32 	%r3845, 1;
	mov.u32 	%r3844, %r3845;
	@%p231 bra 	$L__BB11_314;

	shl.b32 	%r1901, %r293, 16;
	mul.wide.u32 	%rd1352, %r1901, -65535;
	shr.u64 	%rd1353, %rd1352, 48;
	cvt.u32.u64 	%r1902, %rd1353;
	mul.lo.s32 	%r1903, %r1902, 65537;
	sub.s32 	%r3844, %r1901, %r1903;

$L__BB11_314:
	st.global.u32 	[%rd359], %r3844;
	ld.global.u32 	%r296, [%rd359+4];
	setp.eq.s32 	%p232, %r296, 65536;
	@%p232 bra 	$L__BB11_316;

	shl.b32 	%r1905, %r296, 16;
	mul.wide.u32 	%rd1354, %r1905, -65535;
	shr.u64 	%rd1355, %rd1354, 48;
	cvt.u32.u64 	%r1906, %rd1355;
	mul.lo.s32 	%r1907, %r1906, 65537;
	sub.s32 	%r3845, %r1905, %r1907;

$L__BB11_316:
	st.global.u32 	[%rd359+4], %r3845;
	ld.global.u32 	%r299, [%rd359+8];
	setp.eq.s32 	%p233, %r299, 65536;
	mov.u32 	%r3847, 1;
	mov.u32 	%r3846, %r3847;
	@%p233 bra 	$L__BB11_318;

	shl.b32 	%r1909, %r299, 16;
	mul.wide.u32 	%rd1356, %r1909, -65535;
	shr.u64 	%rd1357, %rd1356, 48;
	cvt.u32.u64 	%r1910, %rd1357;
	mul.lo.s32 	%r1911, %r1910, 65537;
	sub.s32 	%r3846, %r1909, %r1911;

$L__BB11_318:
	st.global.u32 	[%rd359+8], %r3846;
	ld.global.u32 	%r302, [%rd359+12];
	setp.eq.s32 	%p234, %r302, 65536;
	@%p234 bra 	$L__BB11_320;

	shl.b32 	%r1913, %r302, 16;
	mul.wide.u32 	%rd1358, %r1913, -65535;
	shr.u64 	%rd1359, %rd1358, 48;
	cvt.u32.u64 	%r1914, %rd1359;
	mul.lo.s32 	%r1915, %r1914, 65537;
	sub.s32 	%r3847, %r1913, %r1915;

$L__BB11_320:
	st.global.u32 	[%rd359+12], %r3847;
	add.s32 	%r3848, %r3848, 4;
	add.s32 	%r3843, %r3843, -4;
	setp.ne.s32 	%p235, %r3843, 0;
	@%p235 bra 	$L__BB11_312;

$L__BB11_321:
	@%p182 bra 	$L__BB11_364;

	mul.wide.u32 	%rd1360, %r3848, 4;
	add.s64 	%rd360, %rd286, %rd1360;
	ld.global.u32 	%r308, [%rd360];
	setp.eq.s32 	%p237, %r308, 65536;
	mov.u32 	%r3849, 1;
	@%p237 bra 	$L__BB11_324;

	shl.b32 	%r1917, %r308, 16;
	mul.wide.u32 	%rd1361, %r1917, -65535;
	shr.u64 	%rd1362, %rd1361, 48;
	cvt.u32.u64 	%r1918, %rd1362;
	mul.lo.s32 	%r1919, %r1918, 65537;
	sub.s32 	%r3849, %r1917, %r1919;

$L__BB11_324:
	st.global.u32 	[%rd360], %r3849;
	setp.eq.s32 	%p238, %r14, 1;
	@%p238 bra 	$L__BB11_364;

	ld.global.u32 	%r311, [%rd360+4];
	setp.eq.s32 	%p239, %r311, 65536;
	mov.u32 	%r3850, 1;
	@%p239 bra 	$L__BB11_327;

	shl.b32 	%r1921, %r311, 16;
	mul.wide.u32 	%rd1363, %r1921, -65535;
	shr.u64 	%rd1364, %rd1363, 48;
	cvt.u32.u64 	%r1922, %rd1364;
	mul.lo.s32 	%r1923, %r1922, 65537;
	sub.s32 	%r3850, %r1921, %r1923;

$L__BB11_327:
	st.global.u32 	[%rd360+4], %r3850;
	setp.eq.s32 	%p240, %r14, 2;
	@%p240 bra 	$L__BB11_364;

	ld.global.u32 	%r314, [%rd360+8];
	setp.eq.s32 	%p241, %r314, 65536;
	mov.u32 	%r3851, 1;
	@%p241 bra 	$L__BB11_330;

	shl.b32 	%r1925, %r314, 16;
	mul.wide.u32 	%rd1365, %r1925, -65535;
	shr.u64 	%rd1366, %rd1365, 48;
	cvt.u32.u64 	%r1926, %rd1366;
	mul.lo.s32 	%r1927, %r1926, 65537;
	sub.s32 	%r3851, %r1925, %r1927;

$L__BB11_330:
	st.global.u32 	[%rd360+8], %r3851;
	bra.uni 	$L__BB11_364;

$L__BB11_303:
	mov.u32 	%r3841, 0;
	@%p180 bra 	$L__BB11_306;

	mov.u32 	%r3840, %r16;

$L__BB11_305:
	mul.wide.u32 	%rd1334, %r3841, 4;
	add.s64 	%rd1335, %rd286, %rd1334;
	ld.global.u32 	%r1863, [%rd1335];
	mul.lo.s32 	%r1864, %r1863, %r285;
	mul.wide.u32 	%rd1336, %r1864, -65535;
	shr.u64 	%rd1337, %rd1336, 48;
	cvt.u32.u64 	%r1865, %rd1337;
	mul.lo.s32 	%r1866, %r1865, 65537;
	sub.s32 	%r1867, %r1864, %r1866;
	st.global.u32 	[%rd1335], %r1867;
	ld.global.u32 	%r1868, [%rd1335+4];
	mul.lo.s32 	%r1869, %r1868, %r285;
	mul.wide.u32 	%rd1338, %r1869, -65535;
	shr.u64 	%rd1339, %rd1338, 48;
	cvt.u32.u64 	%r1870, %rd1339;
	mul.lo.s32 	%r1871, %r1870, 65537;
	sub.s32 	%r1872, %r1869, %r1871;
	st.global.u32 	[%rd1335+4], %r1872;
	ld.global.u32 	%r1873, [%rd1335+8];
	mul.lo.s32 	%r1874, %r1873, %r285;
	mul.wide.u32 	%rd1340, %r1874, -65535;
	shr.u64 	%rd1341, %rd1340, 48;
	cvt.u32.u64 	%r1875, %rd1341;
	mul.lo.s32 	%r1876, %r1875, 65537;
	sub.s32 	%r1877, %r1874, %r1876;
	st.global.u32 	[%rd1335+8], %r1877;
	ld.global.u32 	%r1878, [%rd1335+12];
	mul.lo.s32 	%r1879, %r1878, %r285;
	mul.wide.u32 	%rd1342, %r1879, -65535;
	shr.u64 	%rd1343, %rd1342, 48;
	cvt.u32.u64 	%r1880, %rd1343;
	mul.lo.s32 	%r1881, %r1880, 65537;
	sub.s32 	%r1882, %r1879, %r1881;
	st.global.u32 	[%rd1335+12], %r1882;
	add.s32 	%r3841, %r3841, 4;
	add.s32 	%r3840, %r3840, -4;
	setp.ne.s32 	%p226, %r3840, 0;
	@%p226 bra 	$L__BB11_305;

$L__BB11_306:
	@%p182 bra 	$L__BB11_364;

	setp.eq.s32 	%p228, %r14, 1;
	mul.wide.u32 	%rd1344, %r3841, 4;
	add.s64 	%rd358, %rd286, %rd1344;
	ld.global.u32 	%r1883, [%rd358];
	mul.lo.s32 	%r1884, %r1883, %r285;
	mul.wide.u32 	%rd1345, %r1884, -65535;
	shr.u64 	%rd1346, %rd1345, 48;
	cvt.u32.u64 	%r1885, %rd1346;
	mul.lo.s32 	%r1886, %r1885, 65537;
	sub.s32 	%r1887, %r1884, %r1886;
	st.global.u32 	[%rd358], %r1887;
	@%p228 bra 	$L__BB11_364;

	setp.eq.s32 	%p229, %r14, 2;
	ld.global.u32 	%r1888, [%rd358+4];
	mul.lo.s32 	%r1889, %r1888, %r285;
	mul.wide.u32 	%rd1347, %r1889, -65535;
	shr.u64 	%rd1348, %rd1347, 48;
	cvt.u32.u64 	%r1890, %rd1348;
	mul.lo.s32 	%r1891, %r1890, 65537;
	sub.s32 	%r1892, %r1889, %r1891;
	st.global.u32 	[%rd358+4], %r1892;
	@%p229 bra 	$L__BB11_364;

	ld.global.u32 	%r1893, [%rd358+8];
	mul.lo.s32 	%r1894, %r1893, %r285;
	mul.wide.u32 	%rd1349, %r1894, -65535;
	shr.u64 	%rd1350, %rd1349, 48;
	cvt.u32.u64 	%r1895, %rd1350;
	mul.lo.s32 	%r1896, %r1895, 65537;
	sub.s32 	%r1897, %r1894, %r1896;
	st.global.u32 	[%rd358+8], %r1897;
	bra.uni 	$L__BB11_364;

$L__BB11_130:
	add.s32 	%r3693, %r3756, 1;
	shl.b32 	%r1039, %r3757, %r3693;
	cvt.u64.u32 	%rd812, %r1039;
	add.s64 	%rd813, %rd812, %rd10;
	add.s64 	%rd283, %rd813, %rd280;
	mul.wide.u32 	%rd814, %r1039, 4;
	add.s64 	%rd284, %rd271, %rd814;
	add.s64 	%rd285, %rd272, %rd814;
	add.s64 	%rd286, %rd14, %rd814;
	setp.lt.u32 	%p65, %r3756, 5;
	@%p65 bra 	$L__BB11_331;
	bra.uni 	$L__BB11_131;

$L__BB11_331:
	mov.u32 	%r3706, 1;
	shl.b32 	%r3705, %r3706, %r3756;
	max.u32 	%r3704, %r3705, 1;
	add.s32 	%r3703, %r3704, -1;
	setp.lt.u32 	%p242, %r3703, 3;
	mov.u32 	%r3854, 0;
	@%p242 bra 	$L__BB11_334;

	mov.u32 	%r3853, %r13;

$L__BB11_333:
	cvt.u64.u32 	%rd1367, %r3854;
	mul.wide.u32 	%rd1368, %r3854, 4;
	add.s64 	%rd1369, %rd286, %rd1368;
	ld.global.u32 	%r1930, [%rd1369];
	add.s64 	%rd1370, %rd284, %rd1368;
	st.global.u32 	[%rd1370], %r1930;
	add.s64 	%rd1371, %rd283, %rd1367;
	shl.b64 	%rd1372, %rd1371, 2;
	add.s64 	%rd1373, %rd13, %rd1372;
	ld.global.u32 	%r1931, [%rd1373];
	add.s64 	%rd1374, %rd285, %rd1368;
	st.global.u32 	[%rd1374], %r1931;
	ld.global.u32 	%r1932, [%rd1369+4];
	st.global.u32 	[%rd1370+4], %r1932;
	ld.global.u32 	%r1933, [%rd1373+4];
	st.global.u32 	[%rd1374+4], %r1933;
	ld.global.u32 	%r1934, [%rd1369+8];
	st.global.u32 	[%rd1370+8], %r1934;
	ld.global.u32 	%r1935, [%rd1373+8];
	st.global.u32 	[%rd1374+8], %r1935;
	ld.global.u32 	%r1936, [%rd1369+12];
	st.global.u32 	[%rd1370+12], %r1936;
	ld.global.u32 	%r1937, [%rd1373+12];
	st.global.u32 	[%rd1374+12], %r1937;
	add.s32 	%r3854, %r3854, 4;
	add.s32 	%r3853, %r3853, -4;
	setp.ne.s32 	%p243, %r3853, 0;
	@%p243 bra 	$L__BB11_333;

$L__BB11_334:
	setp.eq.s32 	%p244, %r12, 0;
	@%p244 bra 	$L__BB11_338;

	setp.eq.s32 	%p245, %r12, 1;
	cvt.u64.u32 	%rd1375, %r3854;
	mul.wide.u32 	%rd1376, %r3854, 4;
	add.s64 	%rd361, %rd286, %rd1376;
	ld.global.u32 	%r1938, [%rd361];
	add.s64 	%rd362, %rd284, %rd1376;
	st.global.u32 	[%rd362], %r1938;
	add.s64 	%rd1377, %rd283, %rd1375;
	shl.b64 	%rd1378, %rd1377, 2;
	add.s64 	%rd363, %rd13, %rd1378;
	ld.global.u32 	%r1939, [%rd363];
	add.s64 	%rd364, %rd285, %rd1376;
	st.global.u32 	[%rd364], %r1939;
	@%p245 bra 	$L__BB11_338;

	setp.eq.s32 	%p246, %r12, 2;
	ld.global.u32 	%r1940, [%rd361+4];
	st.global.u32 	[%rd362+4], %r1940;
	ld.global.u32 	%r1941, [%rd363+4];
	st.global.u32 	[%rd364+4], %r1941;
	@%p246 bra 	$L__BB11_338;

	ld.global.u32 	%r1942, [%rd361+8];
	st.global.u32 	[%rd362+8], %r1942;
	ld.global.u32 	%r1943, [%rd363+8];
	st.global.u32 	[%rd364+8], %r1943;

$L__BB11_338:
	cvt.u32.u64 	%r1944, %rd281;
	setp.eq.s32 	%p247, %r1944, 0;
	@%p247 bra 	$L__BB11_341;

	mov.u64 	%rd2541, 0;

$L__BB11_340:
	add.s64 	%rd1380, %rd286, %rd2541;
	mov.u16 	%rs67, 0;
	st.global.u8 	[%rd1380], %rs67;
	add.s64 	%rd2541, %rd2541, 1;
	setp.lt.u64 	%p248, %rd2541, %rd281;
	@%p248 bra 	$L__BB11_340;

$L__BB11_341:
	mov.u32 	%r3855, 0;

$L__BB11_342:
	mov.u32 	%r3862, 0;
	mul.wide.u32 	%rd1381, %r3855, 4;
	add.s64 	%rd367, %rd284, %rd1381;
	@%p242 bra 	$L__BB11_353;

	mov.u32 	%r3862, 0;
	mov.u32 	%r3857, %r13;

$L__BB11_344:
	add.s32 	%r1949, %r3862, %r3855;
	mul.wide.u32 	%rd1382, %r1949, 4;
	add.s64 	%rd368, %rd286, %rd1382;
	ld.global.u32 	%r325, [%rd368];
	mul.wide.u32 	%rd1383, %r3862, 4;
	add.s64 	%rd369, %rd285, %rd1383;
	ld.global.u32 	%r326, [%rd367];
	setp.eq.s32 	%p250, %r326, 65536;
	ld.global.u32 	%r327, [%rd369];
	setp.eq.s32 	%p251, %r327, 65536;
	and.pred  	%p252, %p250, %p251;
	mov.u32 	%r3859, 1;
	mov.u32 	%r3858, %r3859;
	@%p252 bra 	$L__BB11_346;

	mul.lo.s32 	%r1950, %r327, %r326;
	mul.wide.u32 	%rd1384, %r1950, -65535;
	shr.u64 	%rd1385, %rd1384, 48;
	cvt.u32.u64 	%r1951, %rd1385;
	mul.lo.s32 	%r1952, %r1951, 65537;
	sub.s32 	%r3858, %r1950, %r1952;

$L__BB11_346:
	add.s32 	%r3751, %r3862, %r3855;
	add.s32 	%r1954, %r3858, %r325;
	mul.wide.u32 	%rd1386, %r1954, -65535;
	shr.u64 	%rd1387, %rd1386, 48;
	cvt.u32.u64 	%r1955, %rd1387;
	mul.lo.s32 	%r1956, %r1955, 65537;
	sub.s32 	%r1957, %r1954, %r1956;
	st.global.u32 	[%rd368], %r1957;
	add.s32 	%r1959, %r3751, 1;
	mul.wide.u32 	%rd1388, %r1959, 4;
	add.s64 	%rd370, %rd286, %rd1388;
	ld.global.u32 	%r330, [%rd370];
	ld.global.u32 	%r331, [%rd367];
	setp.eq.s32 	%p253, %r331, 65536;
	ld.global.u32 	%r332, [%rd369+4];
	setp.eq.s32 	%p254, %r332, 65536;
	and.pred  	%p255, %p253, %p254;
	@%p255 bra 	$L__BB11_348;

	mul.lo.s32 	%r1960, %r332, %r331;
	mul.wide.u32 	%rd1389, %r1960, -65535;
	shr.u64 	%rd1390, %rd1389, 48;
	cvt.u32.u64 	%r1961, %rd1390;
	mul.lo.s32 	%r1962, %r1961, 65537;
	sub.s32 	%r3859, %r1960, %r1962;

$L__BB11_348:
	add.s32 	%r3752, %r3862, %r3855;
	add.s32 	%r1964, %r3859, %r330;
	mul.wide.u32 	%rd1391, %r1964, -65535;
	shr.u64 	%rd1392, %rd1391, 48;
	cvt.u32.u64 	%r1965, %rd1392;
	mul.lo.s32 	%r1966, %r1965, 65537;
	sub.s32 	%r1967, %r1964, %r1966;
	st.global.u32 	[%rd370], %r1967;
	add.s32 	%r1969, %r3752, 2;
	mul.wide.u32 	%rd1393, %r1969, 4;
	add.s64 	%rd371, %rd286, %rd1393;
	ld.global.u32 	%r335, [%rd371];
	ld.global.u32 	%r336, [%rd367];
	setp.eq.s32 	%p256, %r336, 65536;
	ld.global.u32 	%r337, [%rd369+8];
	setp.eq.s32 	%p257, %r337, 65536;
	and.pred  	%p258, %p256, %p257;
	mov.u32 	%r3861, 1;
	mov.u32 	%r3860, %r3861;
	@%p258 bra 	$L__BB11_350;

	mul.lo.s32 	%r1970, %r337, %r336;
	mul.wide.u32 	%rd1394, %r1970, -65535;
	shr.u64 	%rd1395, %rd1394, 48;
	cvt.u32.u64 	%r1971, %rd1395;
	mul.lo.s32 	%r1972, %r1971, 65537;
	sub.s32 	%r3860, %r1970, %r1972;

$L__BB11_350:
	add.s32 	%r3753, %r3862, %r3855;
	add.s32 	%r1974, %r3860, %r335;
	mul.wide.u32 	%rd1396, %r1974, -65535;
	shr.u64 	%rd1397, %rd1396, 48;
	cvt.u32.u64 	%r1975, %rd1397;
	mul.lo.s32 	%r1976, %r1975, 65537;
	sub.s32 	%r1977, %r1974, %r1976;
	st.global.u32 	[%rd371], %r1977;
	add.s32 	%r1979, %r3753, 3;
	mul.wide.u32 	%rd1398, %r1979, 4;
	add.s64 	%rd372, %rd286, %rd1398;
	ld.global.u32 	%r340, [%rd372];
	ld.global.u32 	%r341, [%rd367];
	setp.eq.s32 	%p259, %r341, 65536;
	ld.global.u32 	%r342, [%rd369+12];
	setp.eq.s32 	%p260, %r342, 65536;
	and.pred  	%p261, %p259, %p260;
	@%p261 bra 	$L__BB11_352;

	mul.lo.s32 	%r1980, %r342, %r341;
	mul.wide.u32 	%rd1399, %r1980, -65535;
	shr.u64 	%rd1400, %rd1399, 48;
	cvt.u32.u64 	%r1981, %rd1400;
	mul.lo.s32 	%r1982, %r1981, 65537;
	sub.s32 	%r3861, %r1980, %r1982;

$L__BB11_352:
	add.s32 	%r1983, %r3861, %r340;
	mul.wide.u32 	%rd1401, %r1983, -65535;
	shr.u64 	%rd1402, %rd1401, 48;
	cvt.u32.u64 	%r1984, %rd1402;
	mul.lo.s32 	%r1985, %r1984, 65537;
	sub.s32 	%r1986, %r1983, %r1985;
	st.global.u32 	[%rd372], %r1986;
	add.s32 	%r3862, %r3862, 4;
	add.s32 	%r3857, %r3857, -4;
	setp.ne.s32 	%p262, %r3857, 0;
	@%p262 bra 	$L__BB11_344;

$L__BB11_353:
	@%p244 bra 	$L__BB11_363;

	add.s32 	%r1988, %r3862, %r3855;
	mul.wide.u32 	%rd1403, %r1988, 4;
	add.s64 	%rd373, %rd286, %rd1403;
	ld.global.u32 	%r348, [%rd373];
	mul.wide.u32 	%rd1404, %r3862, 4;
	add.s64 	%rd374, %rd285, %rd1404;
	ld.global.u32 	%r349, [%rd367];
	setp.eq.s32 	%p264, %r349, 65536;
	ld.global.u32 	%r350, [%rd374];
	setp.eq.s32 	%p265, %r350, 65536;
	and.pred  	%p266, %p264, %p265;
	mov.u32 	%r3863, 1;
	@%p266 bra 	$L__BB11_356;

	mul.lo.s32 	%r1989, %r350, %r349;
	mul.wide.u32 	%rd1405, %r1989, -65535;
	shr.u64 	%rd1406, %rd1405, 48;
	cvt.u32.u64 	%r1990, %rd1406;
	mul.lo.s32 	%r1991, %r1990, 65537;
	sub.s32 	%r3863, %r1989, %r1991;

$L__BB11_356:
	add.s32 	%r1992, %r3863, %r348;
	mul.wide.u32 	%rd1407, %r1992, -65535;
	shr.u64 	%rd1408, %rd1407, 48;
	cvt.u32.u64 	%r1993, %rd1408;
	mul.lo.s32 	%r1994, %r1993, 65537;
	sub.s32 	%r1995, %r1992, %r1994;
	st.global.u32 	[%rd373], %r1995;
	setp.eq.s32 	%p267, %r12, 1;
	@%p267 bra 	$L__BB11_363;

	mov.u32 	%r3864, 1;
	add.s32 	%r1998, %r1988, 1;
	mul.wide.u32 	%rd1409, %r1998, 4;
	add.s64 	%rd375, %rd286, %rd1409;
	ld.global.u32 	%r353, [%rd375];
	ld.global.u32 	%r354, [%rd367];
	setp.eq.s32 	%p268, %r354, 65536;
	ld.global.u32 	%r355, [%rd374+4];
	setp.eq.s32 	%p269, %r355, 65536;
	and.pred  	%p270, %p268, %p269;
	@%p270 bra 	$L__BB11_359;

	mul.lo.s32 	%r1999, %r355, %r354;
	mul.wide.u32 	%rd1410, %r1999, -65535;
	shr.u64 	%rd1411, %rd1410, 48;
	cvt.u32.u64 	%r2000, %rd1411;
	mul.lo.s32 	%r2001, %r2000, 65537;
	sub.s32 	%r3864, %r1999, %r2001;

$L__BB11_359:
	add.s32 	%r2002, %r3864, %r353;
	mul.wide.u32 	%rd1412, %r2002, -65535;
	shr.u64 	%rd1413, %rd1412, 48;
	cvt.u32.u64 	%r2003, %rd1413;
	mul.lo.s32 	%r2004, %r2003, 65537;
	sub.s32 	%r2005, %r2002, %r2004;
	st.global.u32 	[%rd375], %r2005;
	setp.eq.s32 	%p271, %r12, 2;
	@%p271 bra 	$L__BB11_363;

	add.s32 	%r2008, %r1988, 2;
	mul.wide.u32 	%rd1414, %r2008, 4;
	add.s64 	%rd376, %rd286, %rd1414;
	ld.global.u32 	%r358, [%rd376];
	ld.global.u32 	%r359, [%rd367];
	setp.eq.s32 	%p272, %r359, 65536;
	ld.global.u32 	%r360, [%rd374+8];
	setp.eq.s32 	%p273, %r360, 65536;
	and.pred  	%p274, %p272, %p273;
	mov.u32 	%r3865, 1;
	@%p274 bra 	$L__BB11_362;

	mul.lo.s32 	%r2009, %r360, %r359;
	mul.wide.u32 	%rd1415, %r2009, -65535;
	shr.u64 	%rd1416, %rd1415, 48;
	cvt.u32.u64 	%r2010, %rd1416;
	mul.lo.s32 	%r2011, %r2010, 65537;
	sub.s32 	%r3865, %r2009, %r2011;

$L__BB11_362:
	add.s32 	%r2012, %r3865, %r358;
	mul.wide.u32 	%rd1417, %r2012, -65535;
	shr.u64 	%rd1418, %rd1417, 48;
	cvt.u32.u64 	%r2013, %rd1418;
	mul.lo.s32 	%r2014, %r2013, 65537;
	sub.s32 	%r2015, %r2012, %r2014;
	st.global.u32 	[%rd376], %r2015;

$L__BB11_363:
	cvt.u32.u64 	%r2016, %rd280;
	add.s32 	%r3855, %r3855, 1;
	setp.lt.u32 	%p275, %r3855, %r2016;
	@%p275 bra 	$L__BB11_342;

$L__BB11_364:
	mov.u32 	%r3691, 15;
	sub.s32 	%r3690, %r3691, %r3756;
	mov.u32 	%r3689, 1;
	shl.b32 	%r3688, %r3689, %r3690;
	add.s32 	%r3757, %r3757, 1;
	setp.lt.u32 	%p276, %r3757, %r3688;
	@%p276 bra 	$L__BB11_130;

	add.s32 	%r3756, %r3756, 1;
	setp.lt.u32 	%p277, %r3756, 16;
	@%p277 bra 	$L__BB11_129;

	shl.b64 	%rd2457, %rd10, 2;
	shl.b64 	%rd2456, %rd9, 2;
	add.s64 	%rd377, %rd9, 4;
	add.s64 	%rd1420, %rd2, %rd2456;
	add.s64 	%rd2543, %rd1420, 16;
	add.s64 	%rd379, %rd10, 4;
	add.s64 	%rd1422, %rd13, %rd2457;
	add.s64 	%rd2542, %rd1422, 16;
	mov.u32 	%r3867, 8;
	mov.u32 	%r3866, 4;

$L__BB11_367:
	ld.global.u32 	%r2019, [%rd2542+-12];
	add.s32 	%r2020, %r3867, -7;
	mul.lo.s32 	%r2021, %r2019, %r2020;
	mul.wide.u32 	%rd1423, %r2021, -65535;
	shr.u64 	%rd1424, %rd1423, 48;
	cvt.u32.u64 	%r2022, %rd1424;
	mul.lo.s32 	%r2023, %r2022, 65537;
	sub.s32 	%r2024, %r2021, %r2023;
	st.global.u32 	[%rd2543+-16], %r2024;
	ld.global.u32 	%r2025, [%rd2542+-8];
	add.s32 	%r2026, %r3867, -6;
	mul.lo.s32 	%r2027, %r2025, %r2026;
	mul.wide.u32 	%rd1425, %r2027, -65535;
	shr.u64 	%rd1426, %rd1425, 48;
	cvt.u32.u64 	%r2028, %rd1426;
	mul.lo.s32 	%r2029, %r2028, 65537;
	sub.s32 	%r2030, %r2027, %r2029;
	st.global.u32 	[%rd2543+-12], %r2030;
	ld.global.u32 	%r2031, [%rd2542+-4];
	add.s32 	%r2032, %r3867, -5;
	mul.lo.s32 	%r2033, %r2031, %r2032;
	mul.wide.u32 	%rd1427, %r2033, -65535;
	shr.u64 	%rd1428, %rd1427, 48;
	cvt.u32.u64 	%r2034, %rd1428;
	mul.lo.s32 	%r2035, %r2034, 65537;
	sub.s32 	%r2036, %r2033, %r2035;
	st.global.u32 	[%rd2543+-8], %r2036;
	ld.global.u32 	%r2037, [%rd2542];
	mul.lo.s32 	%r2038, %r2037, %r3866;
	mul.wide.u32 	%rd1429, %r2038, -65535;
	shr.u64 	%rd1430, %rd1429, 48;
	cvt.u32.u64 	%r2039, %rd1430;
	mul.lo.s32 	%r2040, %r2039, 65537;
	sub.s32 	%r2041, %r2038, %r2040;
	st.global.u32 	[%rd2543+-4], %r2041;
	ld.global.u32 	%r2042, [%rd2542+4];
	add.s32 	%r2043, %r3867, -3;
	mul.lo.s32 	%r2044, %r2042, %r2043;
	mul.wide.u32 	%rd1431, %r2044, -65535;
	shr.u64 	%rd1432, %rd1431, 48;
	cvt.u32.u64 	%r2045, %rd1432;
	mul.lo.s32 	%r2046, %r2045, 65537;
	sub.s32 	%r2047, %r2044, %r2046;
	st.global.u32 	[%rd2543], %r2047;
	ld.global.u32 	%r2048, [%rd2542+8];
	add.s32 	%r2049, %r3867, -2;
	mul.lo.s32 	%r2050, %r2048, %r2049;
	mul.wide.u32 	%rd1433, %r2050, -65535;
	shr.u64 	%rd1434, %rd1433, 48;
	cvt.u32.u64 	%r2051, %rd1434;
	mul.lo.s32 	%r2052, %r2051, 65537;
	sub.s32 	%r2053, %r2050, %r2052;
	st.global.u32 	[%rd2543+4], %r2053;
	ld.global.u32 	%r2054, [%rd2542+12];
	add.s32 	%r2055, %r3867, -1;
	mul.lo.s32 	%r2056, %r2054, %r2055;
	mul.wide.u32 	%rd1435, %r2056, -65535;
	shr.u64 	%rd1436, %rd1435, 48;
	cvt.u32.u64 	%r2057, %rd1436;
	mul.lo.s32 	%r2058, %r2057, 65537;
	sub.s32 	%r2059, %r2056, %r2058;
	st.global.u32 	[%rd2543+8], %r2059;
	ld.global.u32 	%r2060, [%rd2542+16];
	mul.lo.s32 	%r2061, %r2060, %r3867;
	mul.wide.u32 	%rd1437, %r2061, -65535;
	shr.u64 	%rd1438, %rd1437, 48;
	cvt.u32.u64 	%r2062, %rd1438;
	mul.lo.s32 	%r2063, %r2062, 65537;
	sub.s32 	%r2064, %r2061, %r2063;
	st.global.u32 	[%rd2543+12], %r2064;
	add.s64 	%rd2543, %rd2543, 32;
	add.s64 	%rd2542, %rd2542, 32;
	add.s32 	%r367, %r3867, 8;
	setp.ne.s32 	%p278, %r367, 32776;
	add.s32 	%r3866, %r3867, 4;
	mov.u32 	%r3867, %r367;
	@%p278 bra 	$L__BB11_367;

	mov.u64 	%rd2544, 0;

$L__BB11_369:
	add.s64 	%rd1440, %rd273, %rd2544;
	mov.u16 	%rs68, 0;
	st.global.u8 	[%rd1440], %rs68;
	add.s64 	%rd2544, %rd2544, 1;
	setp.lt.u64 	%p279, %rd2544, 262144;
	@%p279 bra 	$L__BB11_369;

	mov.u32 	%r3868, 0;

$L__BB11_371:
	cvt.u64.u32 	%rd1441, %r3868;
	add.s64 	%rd1442, %rd1441, %rd9;
	shl.b64 	%rd1443, %rd1442, 2;
	add.s64 	%rd1444, %rd2, %rd1443;
	ld.global.u32 	%r2066, [%rd1444];
	mul.wide.u32 	%rd1445, %r3868, 4;
	add.s64 	%rd1446, %rd3, %rd1445;
	ld.global.u32 	%r2067, [%rd1446+262140];
	mul.wide.u32 	%rd1447, %r2067, 4;
	add.s64 	%rd1448, %rd273, %rd1447;
	st.global.u32 	[%rd1448], %r2066;
	ld.global.u32 	%r2068, [%rd1444+4];
	ld.global.u32 	%r2069, [%rd1446+262144];
	mul.wide.u32 	%rd1449, %r2069, 4;
	add.s64 	%rd1450, %rd273, %rd1449;
	st.global.u32 	[%rd1450], %r2068;
	ld.global.u32 	%r2070, [%rd1444+8];
	ld.global.u32 	%r2071, [%rd1446+262148];
	mul.wide.u32 	%rd1451, %r2071, 4;
	add.s64 	%rd1452, %rd273, %rd1451;
	st.global.u32 	[%rd1452], %r2070;
	ld.global.u32 	%r2072, [%rd1444+12];
	ld.global.u32 	%r2073, [%rd1446+262152];
	mul.wide.u32 	%rd1453, %r2073, 4;
	add.s64 	%rd1454, %rd273, %rd1453;
	st.global.u32 	[%rd1454], %r2072;
	ld.global.u32 	%r2074, [%rd1444+16];
	ld.global.u32 	%r2075, [%rd1446+262156];
	mul.wide.u32 	%rd1455, %r2075, 4;
	add.s64 	%rd1456, %rd273, %rd1455;
	st.global.u32 	[%rd1456], %r2074;
	ld.global.u32 	%r2076, [%rd1444+20];
	ld.global.u32 	%r2077, [%rd1446+262160];
	mul.wide.u32 	%rd1457, %r2077, 4;
	add.s64 	%rd1458, %rd273, %rd1457;
	st.global.u32 	[%rd1458], %r2076;
	ld.global.u32 	%r2078, [%rd1444+24];
	ld.global.u32 	%r2079, [%rd1446+262164];
	mul.wide.u32 	%rd1459, %r2079, 4;
	add.s64 	%rd1460, %rd273, %rd1459;
	st.global.u32 	[%rd1460], %r2078;
	ld.global.u32 	%r2080, [%rd1444+28];
	ld.global.u32 	%r2081, [%rd1446+262168];
	mul.wide.u32 	%rd1461, %r2081, 4;
	add.s64 	%rd1462, %rd273, %rd1461;
	st.global.u32 	[%rd1462], %r2080;
	ld.global.u32 	%r2082, [%rd1444+32];
	ld.global.u32 	%r2083, [%rd1446+262172];
	mul.wide.u32 	%rd1463, %r2083, 4;
	add.s64 	%rd1464, %rd273, %rd1463;
	st.global.u32 	[%rd1464], %r2082;
	ld.global.u32 	%r2084, [%rd1444+36];
	ld.global.u32 	%r2085, [%rd1446+262176];
	mul.wide.u32 	%rd1465, %r2085, 4;
	add.s64 	%rd1466, %rd273, %rd1465;
	st.global.u32 	[%rd1466], %r2084;
	ld.global.u32 	%r2086, [%rd1444+40];
	ld.global.u32 	%r2087, [%rd1446+262180];
	mul.wide.u32 	%rd1467, %r2087, 4;
	add.s64 	%rd1468, %rd273, %rd1467;
	st.global.u32 	[%rd1468], %r2086;
	ld.global.u32 	%r2088, [%rd1444+44];
	ld.global.u32 	%r2089, [%rd1446+262184];
	mul.wide.u32 	%rd1469, %r2089, 4;
	add.s64 	%rd1470, %rd273, %rd1469;
	st.global.u32 	[%rd1470], %r2088;
	ld.global.u32 	%r2090, [%rd1444+48];
	ld.global.u32 	%r2091, [%rd1446+262188];
	mul.wide.u32 	%rd1471, %r2091, 4;
	add.s64 	%rd1472, %rd273, %rd1471;
	st.global.u32 	[%rd1472], %r2090;
	ld.global.u32 	%r2092, [%rd1444+52];
	ld.global.u32 	%r2093, [%rd1446+262192];
	mul.wide.u32 	%rd1473, %r2093, 4;
	add.s64 	%rd1474, %rd273, %rd1473;
	st.global.u32 	[%rd1474], %r2092;
	ld.global.u32 	%r2094, [%rd1444+56];
	ld.global.u32 	%r2095, [%rd1446+262196];
	mul.wide.u32 	%rd1475, %r2095, 4;
	add.s64 	%rd1476, %rd273, %rd1475;
	st.global.u32 	[%rd1476], %r2094;
	ld.global.u32 	%r2096, [%rd1444+60];
	ld.global.u32 	%r2097, [%rd1446+262200];
	mul.wide.u32 	%rd1477, %r2097, 4;
	add.s64 	%rd1478, %rd273, %rd1477;
	st.global.u32 	[%rd1478], %r2096;
	add.s32 	%r3868, %r3868, 16;
	setp.ne.s32 	%p280, %r3868, 32768;
	@%p280 bra 	$L__BB11_371;

	mov.u32 	%r3869, 0;

$L__BB11_373:
	mov.u32 	%r2099, 1;
	shl.b32 	%r372, %r2099, %r3869;
	shl.b32 	%r373, %r372, 1;
	mul.wide.u32 	%rd1479, %r372, 4;
	add.s64 	%rd1480, %rd278, %rd1479;
	ld.global.u32 	%r374, [%rd1480];
	setp.eq.s32 	%p281, %r374, 65536;
	max.u32 	%r375, %r372, 1;
	add.s32 	%r376, %r375, -1;
	and.b32  	%r377, %r375, 3;
	@%p281 bra 	$L__BB11_397;
	bra.uni 	$L__BB11_374;

$L__BB11_397:
	sub.s32 	%r431, %r375, %r377;
	mov.u32 	%r2226, 0;
	mov.u32 	%r3884, %r2226;

$L__BB11_398:
	setp.lt.u32 	%p309, %r376, 3;
	mov.u32 	%r3889, %r2226;
	@%p309 bra 	$L__BB11_405;

	mov.u32 	%r3889, 0;
	mov.u32 	%r3886, %r431;

$L__BB11_400:
	add.s32 	%r435, %r3889, %r3884;
	mul.wide.u32 	%rd1549, %r435, 4;
	add.s64 	%rd1550, %rd273, %rd1549;
	add.s32 	%r2230, %r435, %r372;
	mul.wide.u32 	%rd1551, %r2230, 4;
	add.s64 	%rd1552, %rd273, %rd1551;
	ld.global.u32 	%r2231, [%rd1552];
	mul.wide.u32 	%rd1553, %r2231, -65535;
	shr.u64 	%rd1554, %rd1553, 48;
	cvt.u32.u64 	%r2232, %rd1554;
	mul.lo.s32 	%r2233, %r2232, 65537;
	sub.s32 	%r2234, %r2231, %r2233;
	ld.global.u32 	%r2235, [%rd1550];
	add.s32 	%r2236, %r2234, %r2235;
	mul.wide.u32 	%rd1555, %r2236, -65535;
	shr.u64 	%rd1556, %rd1555, 48;
	cvt.u32.u64 	%r2237, %rd1556;
	mul.lo.s32 	%r2238, %r2237, 65537;
	sub.s32 	%r2239, %r2236, %r2238;
	st.global.u32 	[%rd1550], %r2239;
	add.s32 	%r2240, %r2235, 65537;
	sub.s32 	%r2241, %r2240, %r2234;
	mul.wide.u32 	%rd1557, %r2241, -65535;
	shr.u64 	%rd1558, %rd1557, 48;
	cvt.u32.u64 	%r2242, %rd1558;
	mul.lo.s32 	%r2243, %r2242, 65537;
	sub.s32 	%r2244, %r2241, %r2243;
	st.global.u32 	[%rd1552], %r2244;
	add.s32 	%r2245, %r435, 1;
	mov.u32 	%r3888, 1;
	mul.wide.u32 	%rd1559, %r2245, 4;
	add.s64 	%rd401, %rd273, %rd1559;
	ld.global.u32 	%r436, [%rd401];
	add.s32 	%r2246, %r2245, %r372;
	mul.wide.u32 	%rd1560, %r2246, 4;
	add.s64 	%rd402, %rd273, %rd1560;
	ld.global.u32 	%r437, [%rd402];
	setp.eq.s32 	%p310, %r437, 65536;
	mov.u32 	%r3887, %r3888;
	@%p310 bra 	$L__BB11_402;

	shl.b32 	%r2247, %r437, 16;
	mul.wide.u32 	%rd1561, %r2247, -65535;
	shr.u64 	%rd1562, %rd1561, 48;
	cvt.u32.u64 	%r2248, %rd1562;
	mul.lo.s32 	%r2249, %r2248, 65537;
	sub.s32 	%r3887, %r2247, %r2249;

$L__BB11_402:
	add.s32 	%r2251, %r3887, %r436;
	mul.wide.u32 	%rd1563, %r2251, -65535;
	shr.u64 	%rd1564, %rd1563, 48;
	cvt.u32.u64 	%r2252, %rd1564;
	mul.lo.s32 	%r2253, %r2252, 65537;
	sub.s32 	%r2254, %r2251, %r2253;
	st.global.u32 	[%rd401], %r2254;
	add.s32 	%r2255, %r436, 65537;
	sub.s32 	%r2256, %r2255, %r3887;
	mul.wide.u32 	%rd1565, %r2256, -65535;
	shr.u64 	%rd1566, %rd1565, 48;
	cvt.u32.u64 	%r2257, %rd1566;
	mul.lo.s32 	%r2258, %r2257, 65537;
	sub.s32 	%r2259, %r2256, %r2258;
	st.global.u32 	[%rd402], %r2259;
	add.s32 	%r2260, %r435, 2;
	mul.wide.u32 	%rd1567, %r2260, 4;
	add.s64 	%rd1568, %rd273, %rd1567;
	add.s32 	%r2261, %r2260, %r372;
	mul.wide.u32 	%rd1569, %r2261, 4;
	add.s64 	%rd1570, %rd273, %rd1569;
	ld.global.u32 	%r2262, [%rd1570];
	mul.wide.u32 	%rd1571, %r2262, -65535;
	shr.u64 	%rd1572, %rd1571, 48;
	cvt.u32.u64 	%r2263, %rd1572;
	mul.lo.s32 	%r2264, %r2263, 65537;
	sub.s32 	%r2265, %r2262, %r2264;
	ld.global.u32 	%r2266, [%rd1568];
	add.s32 	%r2267, %r2265, %r2266;
	mul.wide.u32 	%rd1573, %r2267, -65535;
	shr.u64 	%rd1574, %rd1573, 48;
	cvt.u32.u64 	%r2268, %rd1574;
	mul.lo.s32 	%r2269, %r2268, 65537;
	sub.s32 	%r2270, %r2267, %r2269;
	st.global.u32 	[%rd1568], %r2270;
	add.s32 	%r2271, %r2266, 65537;
	sub.s32 	%r2272, %r2271, %r2265;
	mul.wide.u32 	%rd1575, %r2272, -65535;
	shr.u64 	%rd1576, %rd1575, 48;
	cvt.u32.u64 	%r2273, %rd1576;
	mul.lo.s32 	%r2274, %r2273, 65537;
	sub.s32 	%r2275, %r2272, %r2274;
	st.global.u32 	[%rd1570], %r2275;
	add.s32 	%r2276, %r435, 3;
	mul.wide.u32 	%rd1577, %r2276, 4;
	add.s64 	%rd403, %rd273, %rd1577;
	ld.global.u32 	%r440, [%rd403];
	add.s32 	%r2277, %r2276, %r372;
	mul.wide.u32 	%rd1578, %r2277, 4;
	add.s64 	%rd404, %rd273, %rd1578;
	ld.global.u32 	%r441, [%rd404];
	setp.eq.s32 	%p311, %r441, 65536;
	@%p311 bra 	$L__BB11_404;

	shl.b32 	%r2278, %r441, 16;
	mul.wide.u32 	%rd1579, %r2278, -65535;
	shr.u64 	%rd1580, %rd1579, 48;
	cvt.u32.u64 	%r2279, %rd1580;
	mul.lo.s32 	%r2280, %r2279, 65537;
	sub.s32 	%r3888, %r2278, %r2280;

$L__BB11_404:
	add.s32 	%r2281, %r3888, %r440;
	mul.wide.u32 	%rd1581, %r2281, -65535;
	shr.u64 	%rd1582, %rd1581, 48;
	cvt.u32.u64 	%r2282, %rd1582;
	mul.lo.s32 	%r2283, %r2282, 65537;
	sub.s32 	%r2284, %r2281, %r2283;
	st.global.u32 	[%rd403], %r2284;
	add.s32 	%r2285, %r440, 65537;
	sub.s32 	%r2286, %r2285, %r3888;
	mul.wide.u32 	%rd1583, %r2286, -65535;
	shr.u64 	%rd1584, %rd1583, 48;
	cvt.u32.u64 	%r2287, %rd1584;
	mul.lo.s32 	%r2288, %r2287, 65537;
	sub.s32 	%r2289, %r2286, %r2288;
	st.global.u32 	[%rd404], %r2289;
	add.s32 	%r3889, %r3889, 4;
	add.s32 	%r3886, %r3886, -4;
	setp.ne.s32 	%p312, %r3886, 0;
	@%p312 bra 	$L__BB11_400;

$L__BB11_405:
	setp.eq.s32 	%p313, %r377, 0;
	@%p313 bra 	$L__BB11_411;

	setp.eq.s32 	%p314, %r377, 1;
	add.s32 	%r447, %r3889, %r3884;
	mul.wide.u32 	%rd1585, %r447, 4;
	add.s64 	%rd1586, %rd273, %rd1585;
	add.s32 	%r2290, %r447, %r372;
	mul.wide.u32 	%rd1587, %r2290, 4;
	add.s64 	%rd1588, %rd273, %rd1587;
	ld.global.u32 	%r2291, [%rd1588];
	mul.wide.u32 	%rd1589, %r2291, -65535;
	shr.u64 	%rd1590, %rd1589, 48;
	cvt.u32.u64 	%r2292, %rd1590;
	mul.lo.s32 	%r2293, %r2292, 65537;
	sub.s32 	%r2294, %r2291, %r2293;
	ld.global.u32 	%r2295, [%rd1586];
	add.s32 	%r2296, %r2294, %r2295;
	mul.wide.u32 	%rd1591, %r2296, -65535;
	shr.u64 	%rd1592, %rd1591, 48;
	cvt.u32.u64 	%r2297, %rd1592;
	mul.lo.s32 	%r2298, %r2297, 65537;
	sub.s32 	%r2299, %r2296, %r2298;
	st.global.u32 	[%rd1586], %r2299;
	add.s32 	%r2300, %r2295, 65537;
	sub.s32 	%r2301, %r2300, %r2294;
	mul.wide.u32 	%rd1593, %r2301, -65535;
	shr.u64 	%rd1594, %rd1593, 48;
	cvt.u32.u64 	%r2302, %rd1594;
	mul.lo.s32 	%r2303, %r2302, 65537;
	sub.s32 	%r2304, %r2301, %r2303;
	st.global.u32 	[%rd1588], %r2304;
	@%p314 bra 	$L__BB11_411;

	add.s32 	%r2306, %r447, 1;
	mov.u32 	%r3890, 1;
	mul.wide.u32 	%rd1595, %r2306, 4;
	add.s64 	%rd405, %rd273, %rd1595;
	ld.global.u32 	%r448, [%rd405];
	add.s32 	%r2307, %r2306, %r372;
	mul.wide.u32 	%rd1596, %r2307, 4;
	add.s64 	%rd406, %rd273, %rd1596;
	ld.global.u32 	%r449, [%rd406];
	setp.eq.s32 	%p315, %r449, 65536;
	@%p315 bra 	$L__BB11_409;

	shl.b32 	%r2308, %r449, 16;
	mul.wide.u32 	%rd1597, %r2308, -65535;
	shr.u64 	%rd1598, %rd1597, 48;
	cvt.u32.u64 	%r2309, %rd1598;
	mul.lo.s32 	%r2310, %r2309, 65537;
	sub.s32 	%r3890, %r2308, %r2310;

$L__BB11_409:
	add.s32 	%r2311, %r3890, %r448;
	mul.wide.u32 	%rd1599, %r2311, -65535;
	shr.u64 	%rd1600, %rd1599, 48;
	cvt.u32.u64 	%r2312, %rd1600;
	mul.lo.s32 	%r2313, %r2312, 65537;
	sub.s32 	%r2314, %r2311, %r2313;
	st.global.u32 	[%rd405], %r2314;
	add.s32 	%r2315, %r448, 65537;
	sub.s32 	%r2316, %r2315, %r3890;
	mul.wide.u32 	%rd1601, %r2316, -65535;
	shr.u64 	%rd1602, %rd1601, 48;
	cvt.u32.u64 	%r2317, %rd1602;
	mul.lo.s32 	%r2318, %r2317, 65537;
	sub.s32 	%r2319, %r2316, %r2318;
	st.global.u32 	[%rd406], %r2319;
	setp.eq.s32 	%p316, %r377, 2;
	@%p316 bra 	$L__BB11_411;

	add.s32 	%r2320, %r447, 2;
	mul.wide.u32 	%rd1603, %r2320, 4;
	add.s64 	%rd1604, %rd273, %rd1603;
	add.s32 	%r2321, %r2320, %r372;
	mul.wide.u32 	%rd1605, %r2321, 4;
	add.s64 	%rd1606, %rd273, %rd1605;
	ld.global.u32 	%r2322, [%rd1606];
	mul.wide.u32 	%rd1607, %r2322, -65535;
	shr.u64 	%rd1608, %rd1607, 48;
	cvt.u32.u64 	%r2323, %rd1608;
	mul.lo.s32 	%r2324, %r2323, 65537;
	sub.s32 	%r2325, %r2322, %r2324;
	ld.global.u32 	%r2326, [%rd1604];
	add.s32 	%r2327, %r2325, %r2326;
	mul.wide.u32 	%rd1609, %r2327, -65535;
	shr.u64 	%rd1610, %rd1609, 48;
	cvt.u32.u64 	%r2328, %rd1610;
	mul.lo.s32 	%r2329, %r2328, 65537;
	sub.s32 	%r2330, %r2327, %r2329;
	st.global.u32 	[%rd1604], %r2330;
	add.s32 	%r2331, %r2326, 65537;
	sub.s32 	%r2332, %r2331, %r2325;
	mul.wide.u32 	%rd1611, %r2332, -65535;
	shr.u64 	%rd1612, %rd1611, 48;
	cvt.u32.u64 	%r2333, %rd1612;
	mul.lo.s32 	%r2334, %r2333, 65537;
	sub.s32 	%r2335, %r2332, %r2334;
	st.global.u32 	[%rd1606], %r2335;

$L__BB11_411:
	add.s32 	%r3884, %r3884, %r373;
	setp.lt.u32 	%p317, %r3884, 65536;
	@%p317 bra 	$L__BB11_398;
	bra.uni 	$L__BB11_412;

$L__BB11_374:
	add.s32 	%r378, %r372, 3;
	sub.s32 	%r379, %r377, %r375;
	mov.u32 	%r2100, 0;
	mov.u32 	%r3870, %r2100;

$L__BB11_375:
	setp.lt.u32 	%p282, %r376, 3;
	mov.u32 	%r3880, 1;
	mov.u32 	%r3879, %r2100;
	@%p282 bra 	$L__BB11_386;

	add.s32 	%r3872, %r3870, 3;
	add.s32 	%r3871, %r378, %r3870;
	add.s32 	%r383, %r3870, 1;
	add.s32 	%r384, %r372, %r383;
	add.s32 	%r385, %r372, %r3870;
	mov.u32 	%r3879, 0;

$L__BB11_377:
	add.s32 	%r2106, %r3870, %r3879;
	mul.wide.u32 	%rd1481, %r2106, 4;
	add.s64 	%rd387, %rd273, %rd1481;
	ld.global.u32 	%r390, [%rd387];
	add.s32 	%r2107, %r385, %r3879;
	mul.wide.u32 	%rd1482, %r2107, 4;
	add.s64 	%rd388, %rd273, %rd1482;
	ld.global.u32 	%r391, [%rd388];
	setp.eq.s32 	%p283, %r391, 65536;
	setp.eq.s32 	%p284, %r3880, 65536;
	and.pred  	%p285, %p284, %p283;
	mov.u32 	%r3876, 1;
	mov.u32 	%r3875, %r3876;
	@%p285 bra 	$L__BB11_379;

	mul.lo.s32 	%r2108, %r391, %r3880;
	mul.wide.u32 	%rd1483, %r2108, -65535;
	shr.u64 	%rd1484, %rd1483, 48;
	cvt.u32.u64 	%r2109, %rd1484;
	mul.lo.s32 	%r2110, %r2109, 65537;
	sub.s32 	%r3875, %r2108, %r2110;

$L__BB11_379:
	add.s32 	%r2112, %r3875, %r390;
	mul.wide.u32 	%rd1485, %r2112, -65535;
	shr.u64 	%rd1486, %rd1485, 48;
	cvt.u32.u64 	%r2113, %rd1486;
	mul.lo.s32 	%r2114, %r2113, 65537;
	sub.s32 	%r2115, %r2112, %r2114;
	st.global.u32 	[%rd387], %r2115;
	add.s32 	%r2116, %r390, 65537;
	sub.s32 	%r2117, %r2116, %r3875;
	mul.wide.u32 	%rd1487, %r2117, -65535;
	shr.u64 	%rd1488, %rd1487, 48;
	cvt.u32.u64 	%r2118, %rd1488;
	mul.lo.s32 	%r2119, %r2118, 65537;
	sub.s32 	%r2120, %r2117, %r2119;
	st.global.u32 	[%rd388], %r2120;
	mul.lo.s32 	%r2121, %r3880, %r374;
	mul.wide.u32 	%rd1489, %r2121, -65535;
	shr.u64 	%rd1490, %rd1489, 48;
	cvt.u32.u64 	%r2122, %rd1490;
	mul.lo.s32 	%r2123, %r2122, 65537;
	sub.s32 	%r394, %r2121, %r2123;
	add.s32 	%r2124, %r383, %r3879;
	mul.wide.u32 	%rd1491, %r2124, 4;
	add.s64 	%rd389, %rd273, %rd1491;
	ld.global.u32 	%r395, [%rd389];
	add.s32 	%r2125, %r384, %r3879;
	mul.wide.u32 	%rd1492, %r2125, 4;
	add.s64 	%rd390, %rd273, %rd1492;
	ld.global.u32 	%r396, [%rd390];
	setp.eq.s32 	%p286, %r396, 65536;
	setp.eq.s32 	%p287, %r394, 65536;
	and.pred  	%p288, %p287, %p286;
	@%p288 bra 	$L__BB11_381;

	mul.lo.s32 	%r2126, %r396, %r394;
	mul.wide.u32 	%rd1493, %r2126, -65535;
	shr.u64 	%rd1494, %rd1493, 48;
	cvt.u32.u64 	%r2127, %rd1494;
	mul.lo.s32 	%r2128, %r2127, 65537;
	sub.s32 	%r3876, %r2126, %r2128;

$L__BB11_381:
	add.s32 	%r2130, %r3876, %r395;
	mul.wide.u32 	%rd1495, %r2130, -65535;
	shr.u64 	%rd1496, %rd1495, 48;
	cvt.u32.u64 	%r2131, %rd1496;
	mul.lo.s32 	%r2132, %r2131, 65537;
	sub.s32 	%r2133, %r2130, %r2132;
	st.global.u32 	[%rd389], %r2133;
	add.s32 	%r2134, %r395, 65537;
	sub.s32 	%r2135, %r2134, %r3876;
	mul.wide.u32 	%rd1497, %r2135, -65535;
	shr.u64 	%rd1498, %rd1497, 48;
	cvt.u32.u64 	%r2136, %rd1498;
	mul.lo.s32 	%r2137, %r2136, 65537;
	sub.s32 	%r2138, %r2135, %r2137;
	st.global.u32 	[%rd390], %r2138;
	mul.lo.s32 	%r2139, %r394, %r374;
	mul.wide.u32 	%rd1499, %r2139, -65535;
	shr.u64 	%rd1500, %rd1499, 48;
	cvt.u32.u64 	%r2140, %rd1500;
	mul.lo.s32 	%r2141, %r2140, 65537;
	sub.s32 	%r399, %r2139, %r2141;
	add.s32 	%r2142, %r3872, -1;
	mul.wide.u32 	%rd1501, %r2142, 4;
	add.s64 	%rd391, %rd273, %rd1501;
	ld.global.u32 	%r400, [%rd391];
	add.s32 	%r2143, %r3871, -1;
	mul.wide.u32 	%rd1502, %r2143, 4;
	add.s64 	%rd392, %rd273, %rd1502;
	ld.global.u32 	%r401, [%rd392];
	setp.eq.s32 	%p289, %r401, 65536;
	setp.eq.s32 	%p290, %r399, 65536;
	and.pred  	%p291, %p290, %p289;
	mov.u32 	%r3878, 1;
	mov.u32 	%r3877, %r3878;
	@%p291 bra 	$L__BB11_383;

	mul.lo.s32 	%r2144, %r401, %r399;
	mul.wide.u32 	%rd1503, %r2144, -65535;
	shr.u64 	%rd1504, %rd1503, 48;
	cvt.u32.u64 	%r2145, %rd1504;
	mul.lo.s32 	%r2146, %r2145, 65537;
	sub.s32 	%r3877, %r2144, %r2146;

$L__BB11_383:
	add.s32 	%r2148, %r3877, %r400;
	mul.wide.u32 	%rd1505, %r2148, -65535;
	shr.u64 	%rd1506, %rd1505, 48;
	cvt.u32.u64 	%r2149, %rd1506;
	mul.lo.s32 	%r2150, %r2149, 65537;
	sub.s32 	%r2151, %r2148, %r2150;
	st.global.u32 	[%rd391], %r2151;
	add.s32 	%r2152, %r400, 65537;
	sub.s32 	%r2153, %r2152, %r3877;
	mul.wide.u32 	%rd1507, %r2153, -65535;
	shr.u64 	%rd1508, %rd1507, 48;
	cvt.u32.u64 	%r2154, %rd1508;
	mul.lo.s32 	%r2155, %r2154, 65537;
	sub.s32 	%r2156, %r2153, %r2155;
	st.global.u32 	[%rd392], %r2156;
	mul.lo.s32 	%r2157, %r399, %r374;
	mul.wide.u32 	%rd1509, %r2157, -65535;
	shr.u64 	%rd1510, %rd1509, 48;
	cvt.u32.u64 	%r2158, %rd1510;
	mul.lo.s32 	%r2159, %r2158, 65537;
	sub.s32 	%r404, %r2157, %r2159;
	mul.wide.u32 	%rd1511, %r3872, 4;
	add.s64 	%rd393, %rd273, %rd1511;
	ld.global.u32 	%r405, [%rd393];
	mul.wide.u32 	%rd1512, %r3871, 4;
	add.s64 	%rd394, %rd273, %rd1512;
	ld.global.u32 	%r406, [%rd394];
	setp.eq.s32 	%p292, %r406, 65536;
	setp.eq.s32 	%p293, %r404, 65536;
	and.pred  	%p294, %p293, %p292;
	@%p294 bra 	$L__BB11_385;

	mul.lo.s32 	%r2160, %r406, %r404;
	mul.wide.u32 	%rd1513, %r2160, -65535;
	shr.u64 	%rd1514, %rd1513, 48;
	cvt.u32.u64 	%r2161, %rd1514;
	mul.lo.s32 	%r2162, %r2161, 65537;
	sub.s32 	%r3878, %r2160, %r2162;

$L__BB11_385:
	add.s32 	%r2163, %r3878, %r405;
	mul.wide.u32 	%rd1515, %r2163, -65535;
	shr.u64 	%rd1516, %rd1515, 48;
	cvt.u32.u64 	%r2164, %rd1516;
	mul.lo.s32 	%r2165, %r2164, 65537;
	sub.s32 	%r2166, %r2163, %r2165;
	st.global.u32 	[%rd393], %r2166;
	add.s32 	%r2167, %r405, 65537;
	sub.s32 	%r2168, %r2167, %r3878;
	mul.wide.u32 	%rd1517, %r2168, -65535;
	shr.u64 	%rd1518, %rd1517, 48;
	cvt.u32.u64 	%r2169, %rd1518;
	mul.lo.s32 	%r2170, %r2169, 65537;
	sub.s32 	%r2171, %r2168, %r2170;
	st.global.u32 	[%rd394], %r2171;
	mul.lo.s32 	%r2172, %r404, %r374;
	mul.wide.u32 	%rd1519, %r2172, -65535;
	shr.u64 	%rd1520, %rd1519, 48;
	cvt.u32.u64 	%r2173, %rd1520;
	mul.lo.s32 	%r2174, %r2173, 65537;
	sub.s32 	%r3880, %r2172, %r2174;
	add.s32 	%r3872, %r3872, 4;
	add.s32 	%r3871, %r3871, 4;
	add.s32 	%r3879, %r3879, 4;
	add.s32 	%r2175, %r379, %r3879;
	setp.ne.s32 	%p295, %r2175, 0;
	@%p295 bra 	$L__BB11_377;

$L__BB11_386:
	setp.eq.s32 	%p296, %r377, 0;
	@%p296 bra 	$L__BB11_396;

	add.s32 	%r415, %r3879, %r3870;
	mul.wide.u32 	%rd1521, %r415, 4;
	add.s64 	%rd395, %rd273, %rd1521;
	ld.global.u32 	%r416, [%rd395];
	add.s32 	%r2177, %r415, %r372;
	mul.wide.u32 	%rd1522, %r2177, 4;
	add.s64 	%rd396, %rd273, %rd1522;
	ld.global.u32 	%r417, [%rd396];
	setp.eq.s32 	%p297, %r417, 65536;
	setp.eq.s32 	%p298, %r3880, 65536;
	and.pred  	%p299, %p298, %p297;
	mov.u32 	%r3881, 1;
	@%p299 bra 	$L__BB11_389;

	mul.lo.s32 	%r2178, %r417, %r3880;
	mul.wide.u32 	%rd1523, %r2178, -65535;
	shr.u64 	%rd1524, %rd1523, 48;
	cvt.u32.u64 	%r2179, %rd1524;
	mul.lo.s32 	%r2180, %r2179, 65537;
	sub.s32 	%r3881, %r2178, %r2180;

$L__BB11_389:
	add.s32 	%r2181, %r3881, %r416;
	mul.wide.u32 	%rd1525, %r2181, -65535;
	shr.u64 	%rd1526, %rd1525, 48;
	cvt.u32.u64 	%r2182, %rd1526;
	mul.lo.s32 	%r2183, %r2182, 65537;
	sub.s32 	%r2184, %r2181, %r2183;
	st.global.u32 	[%rd395], %r2184;
	add.s32 	%r2185, %r416, 65537;
	sub.s32 	%r2186, %r2185, %r3881;
	mul.wide.u32 	%rd1527, %r2186, -65535;
	shr.u64 	%rd1528, %rd1527, 48;
	cvt.u32.u64 	%r2187, %rd1528;
	mul.lo.s32 	%r2188, %r2187, 65537;
	sub.s32 	%r2189, %r2186, %r2188;
	st.global.u32 	[%rd396], %r2189;
	mul.lo.s32 	%r2190, %r3880, %r374;
	mul.wide.u32 	%rd1529, %r2190, -65535;
	shr.u64 	%rd1530, %rd1529, 48;
	cvt.u32.u64 	%r2191, %rd1530;
	mul.lo.s32 	%r2192, %r2191, 65537;
	sub.s32 	%r420, %r2190, %r2192;
	setp.eq.s32 	%p300, %r377, 1;
	@%p300 bra 	$L__BB11_396;

	add.s32 	%r2194, %r415, 1;
	mov.u32 	%r3882, 1;
	mul.wide.u32 	%rd1531, %r2194, 4;
	add.s64 	%rd397, %rd273, %rd1531;
	ld.global.u32 	%r421, [%rd397];
	add.s32 	%r2195, %r2194, %r372;
	mul.wide.u32 	%rd1532, %r2195, 4;
	add.s64 	%rd398, %rd273, %rd1532;
	ld.global.u32 	%r422, [%rd398];
	setp.eq.s32 	%p301, %r422, 65536;
	setp.eq.s32 	%p302, %r420, 65536;
	and.pred  	%p303, %p302, %p301;
	@%p303 bra 	$L__BB11_392;

	mul.lo.s32 	%r2196, %r422, %r420;
	mul.wide.u32 	%rd1533, %r2196, -65535;
	shr.u64 	%rd1534, %rd1533, 48;
	cvt.u32.u64 	%r2197, %rd1534;
	mul.lo.s32 	%r2198, %r2197, 65537;
	sub.s32 	%r3882, %r2196, %r2198;

$L__BB11_392:
	add.s32 	%r2199, %r3882, %r421;
	mul.wide.u32 	%rd1535, %r2199, -65535;
	shr.u64 	%rd1536, %rd1535, 48;
	cvt.u32.u64 	%r2200, %rd1536;
	mul.lo.s32 	%r2201, %r2200, 65537;
	sub.s32 	%r2202, %r2199, %r2201;
	st.global.u32 	[%rd397], %r2202;
	add.s32 	%r2203, %r421, 65537;
	sub.s32 	%r2204, %r2203, %r3882;
	mul.wide.u32 	%rd1537, %r2204, -65535;
	shr.u64 	%rd1538, %rd1537, 48;
	cvt.u32.u64 	%r2205, %rd1538;
	mul.lo.s32 	%r2206, %r2205, 65537;
	sub.s32 	%r2207, %r2204, %r2206;
	st.global.u32 	[%rd398], %r2207;
	mul.lo.s32 	%r2208, %r420, %r374;
	mul.wide.u32 	%rd1539, %r2208, -65535;
	shr.u64 	%rd1540, %rd1539, 48;
	cvt.u32.u64 	%r2209, %rd1540;
	mul.lo.s32 	%r2210, %r2209, 65537;
	sub.s32 	%r425, %r2208, %r2210;
	setp.eq.s32 	%p304, %r377, 2;
	@%p304 bra 	$L__BB11_396;

	add.s32 	%r2212, %r415, 2;
	mul.wide.u32 	%rd1541, %r2212, 4;
	add.s64 	%rd399, %rd273, %rd1541;
	ld.global.u32 	%r426, [%rd399];
	add.s32 	%r2213, %r2212, %r372;
	mul.wide.u32 	%rd1542, %r2213, 4;
	add.s64 	%rd400, %rd273, %rd1542;
	ld.global.u32 	%r427, [%rd400];
	setp.eq.s32 	%p305, %r427, 65536;
	setp.eq.s32 	%p306, %r425, 65536;
	and.pred  	%p307, %p306, %p305;
	mov.u32 	%r3883, 1;
	@%p307 bra 	$L__BB11_395;

	mul.lo.s32 	%r2214, %r427, %r425;
	mul.wide.u32 	%rd1543, %r2214, -65535;
	shr.u64 	%rd1544, %rd1543, 48;
	cvt.u32.u64 	%r2215, %rd1544;
	mul.lo.s32 	%r2216, %r2215, 65537;
	sub.s32 	%r3883, %r2214, %r2216;

$L__BB11_395:
	add.s32 	%r2217, %r3883, %r426;
	mul.wide.u32 	%rd1545, %r2217, -65535;
	shr.u64 	%rd1546, %rd1545, 48;
	cvt.u32.u64 	%r2218, %rd1546;
	mul.lo.s32 	%r2219, %r2218, 65537;
	sub.s32 	%r2220, %r2217, %r2219;
	st.global.u32 	[%rd399], %r2220;
	add.s32 	%r2221, %r426, 65537;
	sub.s32 	%r2222, %r2221, %r3883;
	mul.wide.u32 	%rd1547, %r2222, -65535;
	shr.u64 	%rd1548, %rd1547, 48;
	cvt.u32.u64 	%r2223, %rd1548;
	mul.lo.s32 	%r2224, %r2223, 65537;
	sub.s32 	%r2225, %r2222, %r2224;
	st.global.u32 	[%rd400], %r2225;

$L__BB11_396:
	add.s32 	%r3870, %r3870, %r373;
	setp.lt.u32 	%p308, %r3870, 65536;
	@%p308 bra 	$L__BB11_375;

$L__BB11_412:
	add.s32 	%r3869, %r3869, 1;
	setp.lt.u32 	%p318, %r3869, 16;
	@%p318 bra 	$L__BB11_373;

	ld.param.u64 	%rd2463, [_Z14g_decode_batchPjS_S_S_S_S_S_S_S_S_S_S_S_S_S__param_8];
	cvta.to.global.u64 	%rd2462, %rd2463;
	ld.param.u64 	%rd2461, [_Z14g_decode_batchPjS_S_S_S_S_S_S_S_S_S_S_S_S_S__param_1];
	cvta.to.global.u64 	%rd2460, %rd2461;
	ld.param.u64 	%rd2459, [_Z14g_decode_batchPjS_S_S_S_S_S_S_S_S_S_S_S_S_S__param_0];
	cvta.to.global.u64 	%rd2458, %rd2459;
	shl.b64 	%rd1613, %rd377, 2;
	add.s64 	%rd2547, %rd2458, %rd1613;
	add.s64 	%rd2546, %rd2460, %rd1613;
	add.s64 	%rd2545, %rd2462, %rd1613;
	mov.u32 	%r3891, 0;

$L__BB11_414:
	ld.global.u32 	%r2338, [%rd2547+-16];
	mul.wide.u32 	%rd1614, %r2338, 4;
	add.s64 	%rd1615, %rd273, %rd1614;
	ld.global.u32 	%r2339, [%rd1615];
	mul.wide.u32 	%rd1616, %r2339, 4;
	add.s64 	%rd1617, %rd279, %rd1616;
	ld.global.u32 	%r455, [%rd2546+-16];
	setp.eq.s32 	%p319, %r455, 65536;
	ld.global.u32 	%r456, [%rd1617];
	setp.eq.s32 	%p320, %r456, 65536;
	and.pred  	%p321, %p319, %p320;
	mov.u32 	%r3893, 1;
	mov.u32 	%r3892, %r3893;
	@%p321 bra 	$L__BB11_416;

	mul.lo.s32 	%r2340, %r456, %r455;
	mul.wide.u32 	%rd1618, %r2340, -65535;
	shr.u64 	%rd1619, %rd1618, 48;
	cvt.u32.u64 	%r2341, %rd1619;
	mul.lo.s32 	%r2342, %r2341, 65537;
	sub.s32 	%r3892, %r2340, %r2342;

$L__BB11_416:
	add.s64 	%rd413, %rd2545, -16;
	st.global.u32 	[%rd2545+-16], %r3892;
	add.s64 	%rd414, %rd2546, -16;
	add.s64 	%rd415, %rd2547, -16;
	ld.global.u32 	%r2344, [%rd2547+-12];
	mul.wide.u32 	%rd1620, %r2344, 4;
	add.s64 	%rd1621, %rd273, %rd1620;
	ld.global.u32 	%r2345, [%rd1621];
	mul.wide.u32 	%rd1622, %r2345, 4;
	add.s64 	%rd1623, %rd279, %rd1622;
	ld.global.u32 	%r459, [%rd2546+-12];
	setp.eq.s32 	%p322, %r459, 65536;
	ld.global.u32 	%r460, [%rd1623];
	setp.eq.s32 	%p323, %r460, 65536;
	and.pred  	%p324, %p322, %p323;
	@%p324 bra 	$L__BB11_418;

	mul.lo.s32 	%r2346, %r460, %r459;
	mul.wide.u32 	%rd1624, %r2346, -65535;
	shr.u64 	%rd1625, %rd1624, 48;
	cvt.u32.u64 	%r2347, %rd1625;
	mul.lo.s32 	%r2348, %r2347, 65537;
	sub.s32 	%r3893, %r2346, %r2348;

$L__BB11_418:
	st.global.u32 	[%rd413+4], %r3893;
	ld.global.u32 	%r2350, [%rd415+8];
	mul.wide.u32 	%rd1626, %r2350, 4;
	add.s64 	%rd1627, %rd273, %rd1626;
	ld.global.u32 	%r2351, [%rd1627];
	mul.wide.u32 	%rd1628, %r2351, 4;
	add.s64 	%rd1629, %rd279, %rd1628;
	ld.global.u32 	%r463, [%rd414+8];
	setp.eq.s32 	%p325, %r463, 65536;
	ld.global.u32 	%r464, [%rd1629];
	setp.eq.s32 	%p326, %r464, 65536;
	and.pred  	%p327, %p325, %p326;
	mov.u32 	%r3895, 1;
	mov.u32 	%r3894, %r3895;
	@%p327 bra 	$L__BB11_420;

	mul.lo.s32 	%r2352, %r464, %r463;
	mul.wide.u32 	%rd1630, %r2352, -65535;
	shr.u64 	%rd1631, %rd1630, 48;
	cvt.u32.u64 	%r2353, %rd1631;
	mul.lo.s32 	%r2354, %r2353, 65537;
	sub.s32 	%r3894, %r2352, %r2354;

$L__BB11_420:
	st.global.u32 	[%rd413+8], %r3894;
	ld.global.u32 	%r2356, [%rd415+12];
	mul.wide.u32 	%rd1632, %r2356, 4;
	add.s64 	%rd1633, %rd273, %rd1632;
	ld.global.u32 	%r2357, [%rd1633];
	mul.wide.u32 	%rd1634, %r2357, 4;
	add.s64 	%rd1635, %rd279, %rd1634;
	ld.global.u32 	%r467, [%rd414+12];
	setp.eq.s32 	%p328, %r467, 65536;
	ld.global.u32 	%r468, [%rd1635];
	setp.eq.s32 	%p329, %r468, 65536;
	and.pred  	%p330, %p328, %p329;
	@%p330 bra 	$L__BB11_422;

	mul.lo.s32 	%r2358, %r468, %r467;
	mul.wide.u32 	%rd1636, %r2358, -65535;
	shr.u64 	%rd1637, %rd1636, 48;
	cvt.u32.u64 	%r2359, %rd1637;
	mul.lo.s32 	%r2360, %r2359, 65537;
	sub.s32 	%r3895, %r2358, %r2360;

$L__BB11_422:
	st.global.u32 	[%rd413+12], %r3895;
	ld.global.u32 	%r2362, [%rd415+16];
	mul.wide.u32 	%rd1638, %r2362, 4;
	add.s64 	%rd1639, %rd273, %rd1638;
	ld.global.u32 	%r2363, [%rd1639];
	mul.wide.u32 	%rd1640, %r2363, 4;
	add.s64 	%rd1641, %rd279, %rd1640;
	ld.global.u32 	%r471, [%rd414+16];
	setp.eq.s32 	%p331, %r471, 65536;
	ld.global.u32 	%r472, [%rd1641];
	setp.eq.s32 	%p332, %r472, 65536;
	and.pred  	%p333, %p331, %p332;
	mov.u32 	%r3897, 1;
	mov.u32 	%r3896, %r3897;
	@%p333 bra 	$L__BB11_424;

	mul.lo.s32 	%r2364, %r472, %r471;
	mul.wide.u32 	%rd1642, %r2364, -65535;
	shr.u64 	%rd1643, %rd1642, 48;
	cvt.u32.u64 	%r2365, %rd1643;
	mul.lo.s32 	%r2366, %r2365, 65537;
	sub.s32 	%r3896, %r2364, %r2366;

$L__BB11_424:
	st.global.u32 	[%rd413+16], %r3896;
	ld.global.u32 	%r2368, [%rd415+20];
	mul.wide.u32 	%rd1644, %r2368, 4;
	add.s64 	%rd1645, %rd273, %rd1644;
	ld.global.u32 	%r2369, [%rd1645];
	mul.wide.u32 	%rd1646, %r2369, 4;
	add.s64 	%rd1647, %rd279, %rd1646;
	ld.global.u32 	%r475, [%rd414+20];
	setp.eq.s32 	%p334, %r475, 65536;
	ld.global.u32 	%r476, [%rd1647];
	setp.eq.s32 	%p335, %r476, 65536;
	and.pred  	%p336, %p334, %p335;
	@%p336 bra 	$L__BB11_426;

	mul.lo.s32 	%r2370, %r476, %r475;
	mul.wide.u32 	%rd1648, %r2370, -65535;
	shr.u64 	%rd1649, %rd1648, 48;
	cvt.u32.u64 	%r2371, %rd1649;
	mul.lo.s32 	%r2372, %r2371, 65537;
	sub.s32 	%r3897, %r2370, %r2372;

$L__BB11_426:
	st.global.u32 	[%rd413+20], %r3897;
	ld.global.u32 	%r2374, [%rd415+24];
	mul.wide.u32 	%rd1650, %r2374, 4;
	add.s64 	%rd1651, %rd273, %rd1650;
	ld.global.u32 	%r2375, [%rd1651];
	mul.wide.u32 	%rd1652, %r2375, 4;
	add.s64 	%rd1653, %rd279, %rd1652;
	ld.global.u32 	%r479, [%rd414+24];
	setp.eq.s32 	%p337, %r479, 65536;
	ld.global.u32 	%r480, [%rd1653];
	setp.eq.s32 	%p338, %r480, 65536;
	and.pred  	%p339, %p337, %p338;
	mov.u32 	%r3899, 1;
	mov.u32 	%r3898, %r3899;
	@%p339 bra 	$L__BB11_428;

	mul.lo.s32 	%r2376, %r480, %r479;
	mul.wide.u32 	%rd1654, %r2376, -65535;
	shr.u64 	%rd1655, %rd1654, 48;
	cvt.u32.u64 	%r2377, %rd1655;
	mul.lo.s32 	%r2378, %r2377, 65537;
	sub.s32 	%r3898, %r2376, %r2378;

$L__BB11_428:
	st.global.u32 	[%rd413+24], %r3898;
	ld.global.u32 	%r2380, [%rd415+28];
	mul.wide.u32 	%rd1656, %r2380, 4;
	add.s64 	%rd1657, %rd273, %rd1656;
	ld.global.u32 	%r2381, [%rd1657];
	mul.wide.u32 	%rd1658, %r2381, 4;
	add.s64 	%rd1659, %rd279, %rd1658;
	ld.global.u32 	%r483, [%rd414+28];
	setp.eq.s32 	%p340, %r483, 65536;
	ld.global.u32 	%r484, [%rd1659];
	setp.eq.s32 	%p341, %r484, 65536;
	and.pred  	%p342, %p340, %p341;
	@%p342 bra 	$L__BB11_430;

	mul.lo.s32 	%r2382, %r484, %r483;
	mul.wide.u32 	%rd1660, %r2382, -65535;
	shr.u64 	%rd1661, %rd1660, 48;
	cvt.u32.u64 	%r2383, %rd1661;
	mul.lo.s32 	%r2384, %r2383, 65537;
	sub.s32 	%r3899, %r2382, %r2384;

$L__BB11_430:
	st.global.u32 	[%rd413+28], %r3899;
	add.s64 	%rd2547, %rd2547, 32;
	add.s64 	%rd2546, %rd2546, 32;
	add.s64 	%rd2545, %rd2545, 32;
	add.s32 	%r3891, %r3891, 8;
	setp.ne.s32 	%p343, %r3891, 32768;
	@%p343 bra 	$L__BB11_414;

	mov.u64 	%rd2548, 0;

$L__BB11_432:
	add.s64 	%rd1663, %rd274, %rd2548;
	mov.u16 	%rs69, 0;
	st.global.u8 	[%rd1663], %rs69;
	add.s64 	%rd2548, %rd2548, 1;
	setp.lt.u64 	%p344, %rd2548, 262144;
	@%p344 bra 	$L__BB11_432;

	ld.param.u64 	%rd2468, [_Z14g_decode_batchPjS_S_S_S_S_S_S_S_S_S_S_S_S_S__param_8];
	cvta.to.global.u64 	%rd2467, %rd2468;
	ld.param.u64 	%rd2466, [_Z14g_decode_batchPjS_S_S_S_S_S_S_S_S_S_S_S_S_S__param_0];
	cvta.to.global.u64 	%rd2465, %rd2466;
	shl.b64 	%rd2464, %rd9, 2;
	add.s64 	%rd1665, %rd2464, 32;
	add.s64 	%rd2550, %rd2465, %rd1665;
	add.s64 	%rd2549, %rd2467, %rd1665;
	mov.u32 	%r3900, 0;

$L__BB11_434:
	ld.global.u32 	%r2386, [%rd2549+-32];
	ld.global.u32 	%r2387, [%rd2550+-32];
	mul.wide.u32 	%rd1666, %r2387, 4;
	add.s64 	%rd1667, %rd274, %rd1666;
	st.global.u32 	[%rd1667], %r2386;
	ld.global.u32 	%r2388, [%rd2549+-28];
	ld.global.u32 	%r2389, [%rd2550+-28];
	mul.wide.u32 	%rd1668, %r2389, 4;
	add.s64 	%rd1669, %rd274, %rd1668;
	st.global.u32 	[%rd1669], %r2388;
	ld.global.u32 	%r2390, [%rd2549+-24];
	ld.global.u32 	%r2391, [%rd2550+-24];
	mul.wide.u32 	%rd1670, %r2391, 4;
	add.s64 	%rd1671, %rd274, %rd1670;
	st.global.u32 	[%rd1671], %r2390;
	ld.global.u32 	%r2392, [%rd2549+-20];
	ld.global.u32 	%r2393, [%rd2550+-20];
	mul.wide.u32 	%rd1672, %r2393, 4;
	add.s64 	%rd1673, %rd274, %rd1672;
	st.global.u32 	[%rd1673], %r2392;
	ld.global.u32 	%r2394, [%rd2549+-16];
	ld.global.u32 	%r2395, [%rd2550+-16];
	mul.wide.u32 	%rd1674, %r2395, 4;
	add.s64 	%rd1675, %rd274, %rd1674;
	st.global.u32 	[%rd1675], %r2394;
	ld.global.u32 	%r2396, [%rd2549+-12];
	ld.global.u32 	%r2397, [%rd2550+-12];
	mul.wide.u32 	%rd1676, %r2397, 4;
	add.s64 	%rd1677, %rd274, %rd1676;
	st.global.u32 	[%rd1677], %r2396;
	ld.global.u32 	%r2398, [%rd2549+-8];
	ld.global.u32 	%r2399, [%rd2550+-8];
	mul.wide.u32 	%rd1678, %r2399, 4;
	add.s64 	%rd1679, %rd274, %rd1678;
	st.global.u32 	[%rd1679], %r2398;
	ld.global.u32 	%r2400, [%rd2549+-4];
	ld.global.u32 	%r2401, [%rd2550+-4];
	mul.wide.u32 	%rd1680, %r2401, 4;
	add.s64 	%rd1681, %rd274, %rd1680;
	st.global.u32 	[%rd1681], %r2400;
	ld.global.u32 	%r2402, [%rd2549];
	ld.global.u32 	%r2403, [%rd2550];
	mul.wide.u32 	%rd1682, %r2403, 4;
	add.s64 	%rd1683, %rd274, %rd1682;
	st.global.u32 	[%rd1683], %r2402;
	ld.global.u32 	%r2404, [%rd2549+4];
	ld.global.u32 	%r2405, [%rd2550+4];
	mul.wide.u32 	%rd1684, %r2405, 4;
	add.s64 	%rd1685, %rd274, %rd1684;
	st.global.u32 	[%rd1685], %r2404;
	ld.global.u32 	%r2406, [%rd2549+8];
	ld.global.u32 	%r2407, [%rd2550+8];
	mul.wide.u32 	%rd1686, %r2407, 4;
	add.s64 	%rd1687, %rd274, %rd1686;
	st.global.u32 	[%rd1687], %r2406;
	ld.global.u32 	%r2408, [%rd2549+12];
	ld.global.u32 	%r2409, [%rd2550+12];
	mul.wide.u32 	%rd1688, %r2409, 4;
	add.s64 	%rd1689, %rd274, %rd1688;
	st.global.u32 	[%rd1689], %r2408;
	ld.global.u32 	%r2410, [%rd2549+16];
	ld.global.u32 	%r2411, [%rd2550+16];
	mul.wide.u32 	%rd1690, %r2411, 4;
	add.s64 	%rd1691, %rd274, %rd1690;
	st.global.u32 	[%rd1691], %r2410;
	ld.global.u32 	%r2412, [%rd2549+20];
	ld.global.u32 	%r2413, [%rd2550+20];
	mul.wide.u32 	%rd1692, %r2413, 4;
	add.s64 	%rd1693, %rd274, %rd1692;
	st.global.u32 	[%rd1693], %r2412;
	ld.global.u32 	%r2414, [%rd2549+24];
	ld.global.u32 	%r2415, [%rd2550+24];
	mul.wide.u32 	%rd1694, %r2415, 4;
	add.s64 	%rd1695, %rd274, %rd1694;
	st.global.u32 	[%rd1695], %r2414;
	ld.global.u32 	%r2416, [%rd2549+28];
	ld.global.u32 	%r2417, [%rd2550+28];
	mul.wide.u32 	%rd1696, %r2417, 4;
	add.s64 	%rd1697, %rd274, %rd1696;
	st.global.u32 	[%rd1697], %r2416;
	add.s64 	%rd2550, %rd2550, 64;
	add.s64 	%rd2549, %rd2549, 64;
	add.s32 	%r3900, %r3900, 16;
	setp.ne.s32 	%p345, %r3900, 32768;
	@%p345 bra 	$L__BB11_434;

	mov.u32 	%r3901, 0;

$L__BB11_436:
	mul.wide.u32 	%rd1698, %r3901, 4;
	add.s64 	%rd1699, %rd274, %rd1698;
	ld.global.u32 	%r2419, [%rd1699];
	add.s64 	%rd1700, %rd3, %rd1698;
	ld.global.u32 	%r2420, [%rd1700+262140];
	mul.wide.u32 	%rd1701, %r2420, 4;
	add.s64 	%rd1702, %rd272, %rd1701;
	st.global.u32 	[%rd1702], %r2419;
	ld.global.u32 	%r2421, [%rd1699+4];
	ld.global.u32 	%r2422, [%rd1700+262144];
	mul.wide.u32 	%rd1703, %r2422, 4;
	add.s64 	%rd1704, %rd272, %rd1703;
	st.global.u32 	[%rd1704], %r2421;
	ld.global.u32 	%r2423, [%rd1699+8];
	ld.global.u32 	%r2424, [%rd1700+262148];
	mul.wide.u32 	%rd1705, %r2424, 4;
	add.s64 	%rd1706, %rd272, %rd1705;
	st.global.u32 	[%rd1706], %r2423;
	ld.global.u32 	%r2425, [%rd1699+12];
	ld.global.u32 	%r2426, [%rd1700+262152];
	mul.wide.u32 	%rd1707, %r2426, 4;
	add.s64 	%rd1708, %rd272, %rd1707;
	st.global.u32 	[%rd1708], %r2425;
	ld.global.u32 	%r2427, [%rd1699+16];
	ld.global.u32 	%r2428, [%rd1700+262156];
	mul.wide.u32 	%rd1709, %r2428, 4;
	add.s64 	%rd1710, %rd272, %rd1709;
	st.global.u32 	[%rd1710], %r2427;
	ld.global.u32 	%r2429, [%rd1699+20];
	ld.global.u32 	%r2430, [%rd1700+262160];
	mul.wide.u32 	%rd1711, %r2430, 4;
	add.s64 	%rd1712, %rd272, %rd1711;
	st.global.u32 	[%rd1712], %r2429;
	ld.global.u32 	%r2431, [%rd1699+24];
	ld.global.u32 	%r2432, [%rd1700+262164];
	mul.wide.u32 	%rd1713, %r2432, 4;
	add.s64 	%rd1714, %rd272, %rd1713;
	st.global.u32 	[%rd1714], %r2431;
	ld.global.u32 	%r2433, [%rd1699+28];
	ld.global.u32 	%r2434, [%rd1700+262168];
	mul.wide.u32 	%rd1715, %r2434, 4;
	add.s64 	%rd1716, %rd272, %rd1715;
	st.global.u32 	[%rd1716], %r2433;
	ld.global.u32 	%r2435, [%rd1699+32];
	ld.global.u32 	%r2436, [%rd1700+262172];
	mul.wide.u32 	%rd1717, %r2436, 4;
	add.s64 	%rd1718, %rd272, %rd1717;
	st.global.u32 	[%rd1718], %r2435;
	ld.global.u32 	%r2437, [%rd1699+36];
	ld.global.u32 	%r2438, [%rd1700+262176];
	mul.wide.u32 	%rd1719, %r2438, 4;
	add.s64 	%rd1720, %rd272, %rd1719;
	st.global.u32 	[%rd1720], %r2437;
	ld.global.u32 	%r2439, [%rd1699+40];
	ld.global.u32 	%r2440, [%rd1700+262180];
	mul.wide.u32 	%rd1721, %r2440, 4;
	add.s64 	%rd1722, %rd272, %rd1721;
	st.global.u32 	[%rd1722], %r2439;
	ld.global.u32 	%r2441, [%rd1699+44];
	ld.global.u32 	%r2442, [%rd1700+262184];
	mul.wide.u32 	%rd1723, %r2442, 4;
	add.s64 	%rd1724, %rd272, %rd1723;
	st.global.u32 	[%rd1724], %r2441;
	ld.global.u32 	%r2443, [%rd1699+48];
	ld.global.u32 	%r2444, [%rd1700+262188];
	mul.wide.u32 	%rd1725, %r2444, 4;
	add.s64 	%rd1726, %rd272, %rd1725;
	st.global.u32 	[%rd1726], %r2443;
	ld.global.u32 	%r2445, [%rd1699+52];
	ld.global.u32 	%r2446, [%rd1700+262192];
	mul.wide.u32 	%rd1727, %r2446, 4;
	add.s64 	%rd1728, %rd272, %rd1727;
	st.global.u32 	[%rd1728], %r2445;
	ld.global.u32 	%r2447, [%rd1699+56];
	ld.global.u32 	%r2448, [%rd1700+262196];
	mul.wide.u32 	%rd1729, %r2448, 4;
	add.s64 	%rd1730, %rd272, %rd1729;
	st.global.u32 	[%rd1730], %r2447;
	ld.global.u32 	%r2449, [%rd1699+60];
	ld.global.u32 	%r2450, [%rd1700+262200];
	mul.wide.u32 	%rd1731, %r2450, 4;
	add.s64 	%rd1732, %rd272, %rd1731;
	st.global.u32 	[%rd1732], %r2449;
	add.s32 	%r3901, %r3901, 16;
	setp.ne.s32 	%p346, %r3901, 65536;
	@%p346 bra 	$L__BB11_436;

	mov.u32 	%r3902, 0;

$L__BB11_438:
	mov.u32 	%r2452, 1;
	shl.b32 	%r493, %r2452, %r3902;
	shl.b32 	%r494, %r493, 1;
	add.s32 	%r2453, %r493, 65535;
	mul.wide.u32 	%rd1733, %r2453, 4;
	add.s64 	%rd1734, %rd278, %rd1733;
	ld.global.u32 	%r495, [%rd1734];
	setp.eq.s32 	%p347, %r495, 65536;
	max.u32 	%r496, %r493, 1;
	add.s32 	%r497, %r496, -1;
	and.b32  	%r498, %r496, 3;
	@%p347 bra 	$L__BB11_462;
	bra.uni 	$L__BB11_439;

$L__BB11_462:
	sub.s32 	%r552, %r496, %r498;
	mov.u32 	%r2580, 0;
	mov.u32 	%r3917, %r2580;

$L__BB11_463:
	setp.lt.u32 	%p375, %r497, 3;
	mov.u32 	%r3922, %r2580;
	@%p375 bra 	$L__BB11_470;

	mov.u32 	%r3922, 0;
	mov.u32 	%r3919, %r552;

$L__BB11_465:
	add.s32 	%r556, %r3922, %r3917;
	mul.wide.u32 	%rd1803, %r556, 4;
	add.s64 	%rd1804, %rd272, %rd1803;
	add.s32 	%r2584, %r556, %r493;
	mul.wide.u32 	%rd1805, %r2584, 4;
	add.s64 	%rd1806, %rd272, %rd1805;
	ld.global.u32 	%r2585, [%rd1806];
	mul.wide.u32 	%rd1807, %r2585, -65535;
	shr.u64 	%rd1808, %rd1807, 48;
	cvt.u32.u64 	%r2586, %rd1808;
	mul.lo.s32 	%r2587, %r2586, 65537;
	sub.s32 	%r2588, %r2585, %r2587;
	ld.global.u32 	%r2589, [%rd1804];
	add.s32 	%r2590, %r2588, %r2589;
	mul.wide.u32 	%rd1809, %r2590, -65535;
	shr.u64 	%rd1810, %rd1809, 48;
	cvt.u32.u64 	%r2591, %rd1810;
	mul.lo.s32 	%r2592, %r2591, 65537;
	sub.s32 	%r2593, %r2590, %r2592;
	st.global.u32 	[%rd1804], %r2593;
	add.s32 	%r2594, %r2589, 65537;
	sub.s32 	%r2595, %r2594, %r2588;
	mul.wide.u32 	%rd1811, %r2595, -65535;
	shr.u64 	%rd1812, %rd1811, 48;
	cvt.u32.u64 	%r2596, %rd1812;
	mul.lo.s32 	%r2597, %r2596, 65537;
	sub.s32 	%r2598, %r2595, %r2597;
	st.global.u32 	[%rd1806], %r2598;
	add.s32 	%r2599, %r556, 1;
	mov.u32 	%r3921, 1;
	mul.wide.u32 	%rd1813, %r2599, 4;
	add.s64 	%rd442, %rd272, %rd1813;
	ld.global.u32 	%r557, [%rd442];
	add.s32 	%r2600, %r2599, %r493;
	mul.wide.u32 	%rd1814, %r2600, 4;
	add.s64 	%rd443, %rd272, %rd1814;
	ld.global.u32 	%r558, [%rd443];
	setp.eq.s32 	%p376, %r558, 65536;
	mov.u32 	%r3920, %r3921;
	@%p376 bra 	$L__BB11_467;

	shl.b32 	%r2601, %r558, 16;
	mul.wide.u32 	%rd1815, %r2601, -65535;
	shr.u64 	%rd1816, %rd1815, 48;
	cvt.u32.u64 	%r2602, %rd1816;
	mul.lo.s32 	%r2603, %r2602, 65537;
	sub.s32 	%r3920, %r2601, %r2603;

$L__BB11_467:
	add.s32 	%r2605, %r3920, %r557;
	mul.wide.u32 	%rd1817, %r2605, -65535;
	shr.u64 	%rd1818, %rd1817, 48;
	cvt.u32.u64 	%r2606, %rd1818;
	mul.lo.s32 	%r2607, %r2606, 65537;
	sub.s32 	%r2608, %r2605, %r2607;
	st.global.u32 	[%rd442], %r2608;
	add.s32 	%r2609, %r557, 65537;
	sub.s32 	%r2610, %r2609, %r3920;
	mul.wide.u32 	%rd1819, %r2610, -65535;
	shr.u64 	%rd1820, %rd1819, 48;
	cvt.u32.u64 	%r2611, %rd1820;
	mul.lo.s32 	%r2612, %r2611, 65537;
	sub.s32 	%r2613, %r2610, %r2612;
	st.global.u32 	[%rd443], %r2613;
	add.s32 	%r2614, %r556, 2;
	mul.wide.u32 	%rd1821, %r2614, 4;
	add.s64 	%rd1822, %rd272, %rd1821;
	add.s32 	%r2615, %r2614, %r493;
	mul.wide.u32 	%rd1823, %r2615, 4;
	add.s64 	%rd1824, %rd272, %rd1823;
	ld.global.u32 	%r2616, [%rd1824];
	mul.wide.u32 	%rd1825, %r2616, -65535;
	shr.u64 	%rd1826, %rd1825, 48;
	cvt.u32.u64 	%r2617, %rd1826;
	mul.lo.s32 	%r2618, %r2617, 65537;
	sub.s32 	%r2619, %r2616, %r2618;
	ld.global.u32 	%r2620, [%rd1822];
	add.s32 	%r2621, %r2619, %r2620;
	mul.wide.u32 	%rd1827, %r2621, -65535;
	shr.u64 	%rd1828, %rd1827, 48;
	cvt.u32.u64 	%r2622, %rd1828;
	mul.lo.s32 	%r2623, %r2622, 65537;
	sub.s32 	%r2624, %r2621, %r2623;
	st.global.u32 	[%rd1822], %r2624;
	add.s32 	%r2625, %r2620, 65537;
	sub.s32 	%r2626, %r2625, %r2619;
	mul.wide.u32 	%rd1829, %r2626, -65535;
	shr.u64 	%rd1830, %rd1829, 48;
	cvt.u32.u64 	%r2627, %rd1830;
	mul.lo.s32 	%r2628, %r2627, 65537;
	sub.s32 	%r2629, %r2626, %r2628;
	st.global.u32 	[%rd1824], %r2629;
	add.s32 	%r2630, %r556, 3;
	mul.wide.u32 	%rd1831, %r2630, 4;
	add.s64 	%rd444, %rd272, %rd1831;
	ld.global.u32 	%r561, [%rd444];
	add.s32 	%r2631, %r2630, %r493;
	mul.wide.u32 	%rd1832, %r2631, 4;
	add.s64 	%rd445, %rd272, %rd1832;
	ld.global.u32 	%r562, [%rd445];
	setp.eq.s32 	%p377, %r562, 65536;
	@%p377 bra 	$L__BB11_469;

	shl.b32 	%r2632, %r562, 16;
	mul.wide.u32 	%rd1833, %r2632, -65535;
	shr.u64 	%rd1834, %rd1833, 48;
	cvt.u32.u64 	%r2633, %rd1834;
	mul.lo.s32 	%r2634, %r2633, 65537;
	sub.s32 	%r3921, %r2632, %r2634;

$L__BB11_469:
	add.s32 	%r2635, %r3921, %r561;
	mul.wide.u32 	%rd1835, %r2635, -65535;
	shr.u64 	%rd1836, %rd1835, 48;
	cvt.u32.u64 	%r2636, %rd1836;
	mul.lo.s32 	%r2637, %r2636, 65537;
	sub.s32 	%r2638, %r2635, %r2637;
	st.global.u32 	[%rd444], %r2638;
	add.s32 	%r2639, %r561, 65537;
	sub.s32 	%r2640, %r2639, %r3921;
	mul.wide.u32 	%rd1837, %r2640, -65535;
	shr.u64 	%rd1838, %rd1837, 48;
	cvt.u32.u64 	%r2641, %rd1838;
	mul.lo.s32 	%r2642, %r2641, 65537;
	sub.s32 	%r2643, %r2640, %r2642;
	st.global.u32 	[%rd445], %r2643;
	add.s32 	%r3922, %r3922, 4;
	add.s32 	%r3919, %r3919, -4;
	setp.ne.s32 	%p378, %r3919, 0;
	@%p378 bra 	$L__BB11_465;

$L__BB11_470:
	setp.eq.s32 	%p379, %r498, 0;
	@%p379 bra 	$L__BB11_476;

	setp.eq.s32 	%p380, %r498, 1;
	add.s32 	%r568, %r3922, %r3917;
	mul.wide.u32 	%rd1839, %r568, 4;
	add.s64 	%rd1840, %rd272, %rd1839;
	add.s32 	%r2644, %r568, %r493;
	mul.wide.u32 	%rd1841, %r2644, 4;
	add.s64 	%rd1842, %rd272, %rd1841;
	ld.global.u32 	%r2645, [%rd1842];
	mul.wide.u32 	%rd1843, %r2645, -65535;
	shr.u64 	%rd1844, %rd1843, 48;
	cvt.u32.u64 	%r2646, %rd1844;
	mul.lo.s32 	%r2647, %r2646, 65537;
	sub.s32 	%r2648, %r2645, %r2647;
	ld.global.u32 	%r2649, [%rd1840];
	add.s32 	%r2650, %r2648, %r2649;
	mul.wide.u32 	%rd1845, %r2650, -65535;
	shr.u64 	%rd1846, %rd1845, 48;
	cvt.u32.u64 	%r2651, %rd1846;
	mul.lo.s32 	%r2652, %r2651, 65537;
	sub.s32 	%r2653, %r2650, %r2652;
	st.global.u32 	[%rd1840], %r2653;
	add.s32 	%r2654, %r2649, 65537;
	sub.s32 	%r2655, %r2654, %r2648;
	mul.wide.u32 	%rd1847, %r2655, -65535;
	shr.u64 	%rd1848, %rd1847, 48;
	cvt.u32.u64 	%r2656, %rd1848;
	mul.lo.s32 	%r2657, %r2656, 65537;
	sub.s32 	%r2658, %r2655, %r2657;
	st.global.u32 	[%rd1842], %r2658;
	@%p380 bra 	$L__BB11_476;

	add.s32 	%r2660, %r568, 1;
	mov.u32 	%r3923, 1;
	mul.wide.u32 	%rd1849, %r2660, 4;
	add.s64 	%rd446, %rd272, %rd1849;
	ld.global.u32 	%r569, [%rd446];
	add.s32 	%r2661, %r2660, %r493;
	mul.wide.u32 	%rd1850, %r2661, 4;
	add.s64 	%rd447, %rd272, %rd1850;
	ld.global.u32 	%r570, [%rd447];
	setp.eq.s32 	%p381, %r570, 65536;
	@%p381 bra 	$L__BB11_474;

	shl.b32 	%r2662, %r570, 16;
	mul.wide.u32 	%rd1851, %r2662, -65535;
	shr.u64 	%rd1852, %rd1851, 48;
	cvt.u32.u64 	%r2663, %rd1852;
	mul.lo.s32 	%r2664, %r2663, 65537;
	sub.s32 	%r3923, %r2662, %r2664;

$L__BB11_474:
	add.s32 	%r2665, %r3923, %r569;
	mul.wide.u32 	%rd1853, %r2665, -65535;
	shr.u64 	%rd1854, %rd1853, 48;
	cvt.u32.u64 	%r2666, %rd1854;
	mul.lo.s32 	%r2667, %r2666, 65537;
	sub.s32 	%r2668, %r2665, %r2667;
	st.global.u32 	[%rd446], %r2668;
	add.s32 	%r2669, %r569, 65537;
	sub.s32 	%r2670, %r2669, %r3923;
	mul.wide.u32 	%rd1855, %r2670, -65535;
	shr.u64 	%rd1856, %rd1855, 48;
	cvt.u32.u64 	%r2671, %rd1856;
	mul.lo.s32 	%r2672, %r2671, 65537;
	sub.s32 	%r2673, %r2670, %r2672;
	st.global.u32 	[%rd447], %r2673;
	setp.eq.s32 	%p382, %r498, 2;
	@%p382 bra 	$L__BB11_476;

	add.s32 	%r2674, %r568, 2;
	mul.wide.u32 	%rd1857, %r2674, 4;
	add.s64 	%rd1858, %rd272, %rd1857;
	add.s32 	%r2675, %r2674, %r493;
	mul.wide.u32 	%rd1859, %r2675, 4;
	add.s64 	%rd1860, %rd272, %rd1859;
	ld.global.u32 	%r2676, [%rd1860];
	mul.wide.u32 	%rd1861, %r2676, -65535;
	shr.u64 	%rd1862, %rd1861, 48;
	cvt.u32.u64 	%r2677, %rd1862;
	mul.lo.s32 	%r2678, %r2677, 65537;
	sub.s32 	%r2679, %r2676, %r2678;
	ld.global.u32 	%r2680, [%rd1858];
	add.s32 	%r2681, %r2679, %r2680;
	mul.wide.u32 	%rd1863, %r2681, -65535;
	shr.u64 	%rd1864, %rd1863, 48;
	cvt.u32.u64 	%r2682, %rd1864;
	mul.lo.s32 	%r2683, %r2682, 65537;
	sub.s32 	%r2684, %r2681, %r2683;
	st.global.u32 	[%rd1858], %r2684;
	add.s32 	%r2685, %r2680, 65537;
	sub.s32 	%r2686, %r2685, %r2679;
	mul.wide.u32 	%rd1865, %r2686, -65535;
	shr.u64 	%rd1866, %rd1865, 48;
	cvt.u32.u64 	%r2687, %rd1866;
	mul.lo.s32 	%r2688, %r2687, 65537;
	sub.s32 	%r2689, %r2686, %r2688;
	st.global.u32 	[%rd1860], %r2689;

$L__BB11_476:
	add.s32 	%r3917, %r3917, %r494;
	setp.lt.u32 	%p383, %r3917, 65536;
	@%p383 bra 	$L__BB11_463;
	bra.uni 	$L__BB11_477;

$L__BB11_439:
	add.s32 	%r499, %r493, 3;
	sub.s32 	%r500, %r498, %r496;
	mov.u32 	%r2454, 0;
	mov.u32 	%r3903, %r2454;

$L__BB11_440:
	setp.lt.u32 	%p348, %r497, 3;
	mov.u32 	%r3913, 1;
	mov.u32 	%r3912, %r2454;
	@%p348 bra 	$L__BB11_451;

	add.s32 	%r3905, %r3903, 3;
	add.s32 	%r3904, %r499, %r3903;
	add.s32 	%r504, %r3903, 1;
	add.s32 	%r505, %r493, %r504;
	add.s32 	%r506, %r493, %r3903;
	mov.u32 	%r3912, 0;

$L__BB11_442:
	add.s32 	%r2460, %r3903, %r3912;
	mul.wide.u32 	%rd1735, %r2460, 4;
	add.s64 	%rd428, %rd272, %rd1735;
	ld.global.u32 	%r511, [%rd428];
	add.s32 	%r2461, %r506, %r3912;
	mul.wide.u32 	%rd1736, %r2461, 4;
	add.s64 	%rd429, %rd272, %rd1736;
	ld.global.u32 	%r512, [%rd429];
	setp.eq.s32 	%p349, %r512, 65536;
	setp.eq.s32 	%p350, %r3913, 65536;
	and.pred  	%p351, %p350, %p349;
	mov.u32 	%r3909, 1;
	mov.u32 	%r3908, %r3909;
	@%p351 bra 	$L__BB11_444;

	mul.lo.s32 	%r2462, %r512, %r3913;
	mul.wide.u32 	%rd1737, %r2462, -65535;
	shr.u64 	%rd1738, %rd1737, 48;
	cvt.u32.u64 	%r2463, %rd1738;
	mul.lo.s32 	%r2464, %r2463, 65537;
	sub.s32 	%r3908, %r2462, %r2464;

$L__BB11_444:
	add.s32 	%r2466, %r3908, %r511;
	mul.wide.u32 	%rd1739, %r2466, -65535;
	shr.u64 	%rd1740, %rd1739, 48;
	cvt.u32.u64 	%r2467, %rd1740;
	mul.lo.s32 	%r2468, %r2467, 65537;
	sub.s32 	%r2469, %r2466, %r2468;
	st.global.u32 	[%rd428], %r2469;
	add.s32 	%r2470, %r511, 65537;
	sub.s32 	%r2471, %r2470, %r3908;
	mul.wide.u32 	%rd1741, %r2471, -65535;
	shr.u64 	%rd1742, %rd1741, 48;
	cvt.u32.u64 	%r2472, %rd1742;
	mul.lo.s32 	%r2473, %r2472, 65537;
	sub.s32 	%r2474, %r2471, %r2473;
	st.global.u32 	[%rd429], %r2474;
	mul.lo.s32 	%r2475, %r3913, %r495;
	mul.wide.u32 	%rd1743, %r2475, -65535;
	shr.u64 	%rd1744, %rd1743, 48;
	cvt.u32.u64 	%r2476, %rd1744;
	mul.lo.s32 	%r2477, %r2476, 65537;
	sub.s32 	%r515, %r2475, %r2477;
	add.s32 	%r2478, %r504, %r3912;
	mul.wide.u32 	%rd1745, %r2478, 4;
	add.s64 	%rd430, %rd272, %rd1745;
	ld.global.u32 	%r516, [%rd430];
	add.s32 	%r2479, %r505, %r3912;
	mul.wide.u32 	%rd1746, %r2479, 4;
	add.s64 	%rd431, %rd272, %rd1746;
	ld.global.u32 	%r517, [%rd431];
	setp.eq.s32 	%p352, %r517, 65536;
	setp.eq.s32 	%p353, %r515, 65536;
	and.pred  	%p354, %p353, %p352;
	@%p354 bra 	$L__BB11_446;

	mul.lo.s32 	%r2480, %r517, %r515;
	mul.wide.u32 	%rd1747, %r2480, -65535;
	shr.u64 	%rd1748, %rd1747, 48;
	cvt.u32.u64 	%r2481, %rd1748;
	mul.lo.s32 	%r2482, %r2481, 65537;
	sub.s32 	%r3909, %r2480, %r2482;

$L__BB11_446:
	add.s32 	%r2484, %r3909, %r516;
	mul.wide.u32 	%rd1749, %r2484, -65535;
	shr.u64 	%rd1750, %rd1749, 48;
	cvt.u32.u64 	%r2485, %rd1750;
	mul.lo.s32 	%r2486, %r2485, 65537;
	sub.s32 	%r2487, %r2484, %r2486;
	st.global.u32 	[%rd430], %r2487;
	add.s32 	%r2488, %r516, 65537;
	sub.s32 	%r2489, %r2488, %r3909;
	mul.wide.u32 	%rd1751, %r2489, -65535;
	shr.u64 	%rd1752, %rd1751, 48;
	cvt.u32.u64 	%r2490, %rd1752;
	mul.lo.s32 	%r2491, %r2490, 65537;
	sub.s32 	%r2492, %r2489, %r2491;
	st.global.u32 	[%rd431], %r2492;
	mul.lo.s32 	%r2493, %r515, %r495;
	mul.wide.u32 	%rd1753, %r2493, -65535;
	shr.u64 	%rd1754, %rd1753, 48;
	cvt.u32.u64 	%r2494, %rd1754;
	mul.lo.s32 	%r2495, %r2494, 65537;
	sub.s32 	%r520, %r2493, %r2495;
	add.s32 	%r2496, %r3905, -1;
	mul.wide.u32 	%rd1755, %r2496, 4;
	add.s64 	%rd432, %rd272, %rd1755;
	ld.global.u32 	%r521, [%rd432];
	add.s32 	%r2497, %r3904, -1;
	mul.wide.u32 	%rd1756, %r2497, 4;
	add.s64 	%rd433, %rd272, %rd1756;
	ld.global.u32 	%r522, [%rd433];
	setp.eq.s32 	%p355, %r522, 65536;
	setp.eq.s32 	%p356, %r520, 65536;
	and.pred  	%p357, %p356, %p355;
	mov.u32 	%r3911, 1;
	mov.u32 	%r3910, %r3911;
	@%p357 bra 	$L__BB11_448;

	mul.lo.s32 	%r2498, %r522, %r520;
	mul.wide.u32 	%rd1757, %r2498, -65535;
	shr.u64 	%rd1758, %rd1757, 48;
	cvt.u32.u64 	%r2499, %rd1758;
	mul.lo.s32 	%r2500, %r2499, 65537;
	sub.s32 	%r3910, %r2498, %r2500;

$L__BB11_448:
	add.s32 	%r2502, %r3910, %r521;
	mul.wide.u32 	%rd1759, %r2502, -65535;
	shr.u64 	%rd1760, %rd1759, 48;
	cvt.u32.u64 	%r2503, %rd1760;
	mul.lo.s32 	%r2504, %r2503, 65537;
	sub.s32 	%r2505, %r2502, %r2504;
	st.global.u32 	[%rd432], %r2505;
	add.s32 	%r2506, %r521, 65537;
	sub.s32 	%r2507, %r2506, %r3910;
	mul.wide.u32 	%rd1761, %r2507, -65535;
	shr.u64 	%rd1762, %rd1761, 48;
	cvt.u32.u64 	%r2508, %rd1762;
	mul.lo.s32 	%r2509, %r2508, 65537;
	sub.s32 	%r2510, %r2507, %r2509;
	st.global.u32 	[%rd433], %r2510;
	mul.lo.s32 	%r2511, %r520, %r495;
	mul.wide.u32 	%rd1763, %r2511, -65535;
	shr.u64 	%rd1764, %rd1763, 48;
	cvt.u32.u64 	%r2512, %rd1764;
	mul.lo.s32 	%r2513, %r2512, 65537;
	sub.s32 	%r525, %r2511, %r2513;
	mul.wide.u32 	%rd1765, %r3905, 4;
	add.s64 	%rd434, %rd272, %rd1765;
	ld.global.u32 	%r526, [%rd434];
	mul.wide.u32 	%rd1766, %r3904, 4;
	add.s64 	%rd435, %rd272, %rd1766;
	ld.global.u32 	%r527, [%rd435];
	setp.eq.s32 	%p358, %r527, 65536;
	setp.eq.s32 	%p359, %r525, 65536;
	and.pred  	%p360, %p359, %p358;
	@%p360 bra 	$L__BB11_450;

	mul.lo.s32 	%r2514, %r527, %r525;
	mul.wide.u32 	%rd1767, %r2514, -65535;
	shr.u64 	%rd1768, %rd1767, 48;
	cvt.u32.u64 	%r2515, %rd1768;
	mul.lo.s32 	%r2516, %r2515, 65537;
	sub.s32 	%r3911, %r2514, %r2516;

$L__BB11_450:
	add.s32 	%r2517, %r3911, %r526;
	mul.wide.u32 	%rd1769, %r2517, -65535;
	shr.u64 	%rd1770, %rd1769, 48;
	cvt.u32.u64 	%r2518, %rd1770;
	mul.lo.s32 	%r2519, %r2518, 65537;
	sub.s32 	%r2520, %r2517, %r2519;
	st.global.u32 	[%rd434], %r2520;
	add.s32 	%r2521, %r526, 65537;
	sub.s32 	%r2522, %r2521, %r3911;
	mul.wide.u32 	%rd1771, %r2522, -65535;
	shr.u64 	%rd1772, %rd1771, 48;
	cvt.u32.u64 	%r2523, %rd1772;
	mul.lo.s32 	%r2524, %r2523, 65537;
	sub.s32 	%r2525, %r2522, %r2524;
	st.global.u32 	[%rd435], %r2525;
	mul.lo.s32 	%r2526, %r525, %r495;
	mul.wide.u32 	%rd1773, %r2526, -65535;
	shr.u64 	%rd1774, %rd1773, 48;
	cvt.u32.u64 	%r2527, %rd1774;
	mul.lo.s32 	%r2528, %r2527, 65537;
	sub.s32 	%r3913, %r2526, %r2528;
	add.s32 	%r3905, %r3905, 4;
	add.s32 	%r3904, %r3904, 4;
	add.s32 	%r3912, %r3912, 4;
	add.s32 	%r2529, %r500, %r3912;
	setp.ne.s32 	%p361, %r2529, 0;
	@%p361 bra 	$L__BB11_442;

$L__BB11_451:
	setp.eq.s32 	%p362, %r498, 0;
	@%p362 bra 	$L__BB11_461;

	add.s32 	%r536, %r3912, %r3903;
	mul.wide.u32 	%rd1775, %r536, 4;
	add.s64 	%rd436, %rd272, %rd1775;
	ld.global.u32 	%r537, [%rd436];
	add.s32 	%r2531, %r536, %r493;
	mul.wide.u32 	%rd1776, %r2531, 4;
	add.s64 	%rd437, %rd272, %rd1776;
	ld.global.u32 	%r538, [%rd437];
	setp.eq.s32 	%p363, %r538, 65536;
	setp.eq.s32 	%p364, %r3913, 65536;
	and.pred  	%p365, %p364, %p363;
	mov.u32 	%r3914, 1;
	@%p365 bra 	$L__BB11_454;

	mul.lo.s32 	%r2532, %r538, %r3913;
	mul.wide.u32 	%rd1777, %r2532, -65535;
	shr.u64 	%rd1778, %rd1777, 48;
	cvt.u32.u64 	%r2533, %rd1778;
	mul.lo.s32 	%r2534, %r2533, 65537;
	sub.s32 	%r3914, %r2532, %r2534;

$L__BB11_454:
	add.s32 	%r2535, %r3914, %r537;
	mul.wide.u32 	%rd1779, %r2535, -65535;
	shr.u64 	%rd1780, %rd1779, 48;
	cvt.u32.u64 	%r2536, %rd1780;
	mul.lo.s32 	%r2537, %r2536, 65537;
	sub.s32 	%r2538, %r2535, %r2537;
	st.global.u32 	[%rd436], %r2538;
	add.s32 	%r2539, %r537, 65537;
	sub.s32 	%r2540, %r2539, %r3914;
	mul.wide.u32 	%rd1781, %r2540, -65535;
	shr.u64 	%rd1782, %rd1781, 48;
	cvt.u32.u64 	%r2541, %rd1782;
	mul.lo.s32 	%r2542, %r2541, 65537;
	sub.s32 	%r2543, %r2540, %r2542;
	st.global.u32 	[%rd437], %r2543;
	mul.lo.s32 	%r2544, %r3913, %r495;
	mul.wide.u32 	%rd1783, %r2544, -65535;
	shr.u64 	%rd1784, %rd1783, 48;
	cvt.u32.u64 	%r2545, %rd1784;
	mul.lo.s32 	%r2546, %r2545, 65537;
	sub.s32 	%r541, %r2544, %r2546;
	setp.eq.s32 	%p366, %r498, 1;
	@%p366 bra 	$L__BB11_461;

	add.s32 	%r2548, %r536, 1;
	mov.u32 	%r3915, 1;
	mul.wide.u32 	%rd1785, %r2548, 4;
	add.s64 	%rd438, %rd272, %rd1785;
	ld.global.u32 	%r542, [%rd438];
	add.s32 	%r2549, %r2548, %r493;
	mul.wide.u32 	%rd1786, %r2549, 4;
	add.s64 	%rd439, %rd272, %rd1786;
	ld.global.u32 	%r543, [%rd439];
	setp.eq.s32 	%p367, %r543, 65536;
	setp.eq.s32 	%p368, %r541, 65536;
	and.pred  	%p369, %p368, %p367;
	@%p369 bra 	$L__BB11_457;

	mul.lo.s32 	%r2550, %r543, %r541;
	mul.wide.u32 	%rd1787, %r2550, -65535;
	shr.u64 	%rd1788, %rd1787, 48;
	cvt.u32.u64 	%r2551, %rd1788;
	mul.lo.s32 	%r2552, %r2551, 65537;
	sub.s32 	%r3915, %r2550, %r2552;

$L__BB11_457:
	add.s32 	%r2553, %r3915, %r542;
	mul.wide.u32 	%rd1789, %r2553, -65535;
	shr.u64 	%rd1790, %rd1789, 48;
	cvt.u32.u64 	%r2554, %rd1790;
	mul.lo.s32 	%r2555, %r2554, 65537;
	sub.s32 	%r2556, %r2553, %r2555;
	st.global.u32 	[%rd438], %r2556;
	add.s32 	%r2557, %r542, 65537;
	sub.s32 	%r2558, %r2557, %r3915;
	mul.wide.u32 	%rd1791, %r2558, -65535;
	shr.u64 	%rd1792, %rd1791, 48;
	cvt.u32.u64 	%r2559, %rd1792;
	mul.lo.s32 	%r2560, %r2559, 65537;
	sub.s32 	%r2561, %r2558, %r2560;
	st.global.u32 	[%rd439], %r2561;
	mul.lo.s32 	%r2562, %r541, %r495;
	mul.wide.u32 	%rd1793, %r2562, -65535;
	shr.u64 	%rd1794, %rd1793, 48;
	cvt.u32.u64 	%r2563, %rd1794;
	mul.lo.s32 	%r2564, %r2563, 65537;
	sub.s32 	%r546, %r2562, %r2564;
	setp.eq.s32 	%p370, %r498, 2;
	@%p370 bra 	$L__BB11_461;

	add.s32 	%r2566, %r536, 2;
	mul.wide.u32 	%rd1795, %r2566, 4;
	add.s64 	%rd440, %rd272, %rd1795;
	ld.global.u32 	%r547, [%rd440];
	add.s32 	%r2567, %r2566, %r493;
	mul.wide.u32 	%rd1796, %r2567, 4;
	add.s64 	%rd441, %rd272, %rd1796;
	ld.global.u32 	%r548, [%rd441];
	setp.eq.s32 	%p371, %r548, 65536;
	setp.eq.s32 	%p372, %r546, 65536;
	and.pred  	%p373, %p372, %p371;
	mov.u32 	%r3916, 1;
	@%p373 bra 	$L__BB11_460;

	mul.lo.s32 	%r2568, %r548, %r546;
	mul.wide.u32 	%rd1797, %r2568, -65535;
	shr.u64 	%rd1798, %rd1797, 48;
	cvt.u32.u64 	%r2569, %rd1798;
	mul.lo.s32 	%r2570, %r2569, 65537;
	sub.s32 	%r3916, %r2568, %r2570;

$L__BB11_460:
	add.s32 	%r2571, %r3916, %r547;
	mul.wide.u32 	%rd1799, %r2571, -65535;
	shr.u64 	%rd1800, %rd1799, 48;
	cvt.u32.u64 	%r2572, %rd1800;
	mul.lo.s32 	%r2573, %r2572, 65537;
	sub.s32 	%r2574, %r2571, %r2573;
	st.global.u32 	[%rd440], %r2574;
	add.s32 	%r2575, %r547, 65537;
	sub.s32 	%r2576, %r2575, %r3916;
	mul.wide.u32 	%rd1801, %r2576, -65535;
	shr.u64 	%rd1802, %rd1801, 48;
	cvt.u32.u64 	%r2577, %rd1802;
	mul.lo.s32 	%r2578, %r2577, 65537;
	sub.s32 	%r2579, %r2576, %r2578;
	st.global.u32 	[%rd441], %r2579;

$L__BB11_461:
	add.s32 	%r3903, %r3903, %r494;
	setp.lt.u32 	%p374, %r3903, 65536;
	@%p374 bra 	$L__BB11_440;

$L__BB11_477:
	add.s32 	%r3902, %r3902, 1;
	setp.lt.u32 	%p384, %r3902, 16;
	@%p384 bra 	$L__BB11_438;

	ld.param.u64 	%rd2470, [_Z14g_decode_batchPjS_S_S_S_S_S_S_S_S_S_S_S_S_S__param_4];
	cvta.to.global.u64 	%rd2469, %rd2470;
	shl.b64 	%rd1867, %rd379, 2;
	add.s64 	%rd2555, %rd2469, %rd1867;
	add.s64 	%rd2551, %rd277, %rd1613;
	mov.u32 	%r3924, 0;
	mov.u64 	%rd2552, %rd2555;

$L__BB11_479:
	ld.global.u32 	%r2691, [%rd2552+-12];
	mov.u32 	%r2692, 65537;
	sub.s32 	%r2693, %r2692, %r2691;
	mul.wide.u32 	%rd1869, %r2693, -65535;
	shr.u64 	%rd1870, %rd1869, 48;
	cvt.u32.u64 	%r2694, %rd1870;
	mul.lo.s32 	%r2695, %r2694, 65537;
	sub.s32 	%r2696, %r2693, %r2695;
	st.global.u32 	[%rd2551+-16], %r2696;
	ld.global.u32 	%r2697, [%rd2552+-8];
	sub.s32 	%r2698, %r2692, %r2697;
	mul.wide.u32 	%rd1871, %r2698, -65535;
	shr.u64 	%rd1872, %rd1871, 48;
	cvt.u32.u64 	%r2699, %rd1872;
	mul.lo.s32 	%r2700, %r2699, 65537;
	sub.s32 	%r2701, %r2698, %r2700;
	st.global.u32 	[%rd2551+-12], %r2701;
	ld.global.u32 	%r2702, [%rd2552+-4];
	sub.s32 	%r2703, %r2692, %r2702;
	mul.wide.u32 	%rd1873, %r2703, -65535;
	shr.u64 	%rd1874, %rd1873, 48;
	cvt.u32.u64 	%r2704, %rd1874;
	mul.lo.s32 	%r2705, %r2704, 65537;
	sub.s32 	%r2706, %r2703, %r2705;
	st.global.u32 	[%rd2551+-8], %r2706;
	ld.global.u32 	%r2707, [%rd2552];
	sub.s32 	%r2708, %r2692, %r2707;
	mul.wide.u32 	%rd1875, %r2708, -65535;
	shr.u64 	%rd1876, %rd1875, 48;
	cvt.u32.u64 	%r2709, %rd1876;
	mul.lo.s32 	%r2710, %r2709, 65537;
	sub.s32 	%r2711, %r2708, %r2710;
	st.global.u32 	[%rd2551+-4], %r2711;
	ld.global.u32 	%r2712, [%rd2552+4];
	sub.s32 	%r2713, %r2692, %r2712;
	mul.wide.u32 	%rd1877, %r2713, -65535;
	shr.u64 	%rd1878, %rd1877, 48;
	cvt.u32.u64 	%r2714, %rd1878;
	mul.lo.s32 	%r2715, %r2714, 65537;
	sub.s32 	%r2716, %r2713, %r2715;
	st.global.u32 	[%rd2551], %r2716;
	ld.global.u32 	%r2717, [%rd2552+8];
	sub.s32 	%r2718, %r2692, %r2717;
	mul.wide.u32 	%rd1879, %r2718, -65535;
	shr.u64 	%rd1880, %rd1879, 48;
	cvt.u32.u64 	%r2719, %rd1880;
	mul.lo.s32 	%r2720, %r2719, 65537;
	sub.s32 	%r2721, %r2718, %r2720;
	st.global.u32 	[%rd2551+4], %r2721;
	ld.global.u32 	%r2722, [%rd2552+12];
	sub.s32 	%r2723, %r2692, %r2722;
	mul.wide.u32 	%rd1881, %r2723, -65535;
	shr.u64 	%rd1882, %rd1881, 48;
	cvt.u32.u64 	%r2724, %rd1882;
	mul.lo.s32 	%r2725, %r2724, 65537;
	sub.s32 	%r2726, %r2723, %r2725;
	st.global.u32 	[%rd2551+8], %r2726;
	ld.global.u32 	%r2727, [%rd2552+16];
	sub.s32 	%r2728, %r2692, %r2727;
	mul.wide.u32 	%rd1883, %r2728, -65535;
	shr.u64 	%rd1884, %rd1883, 48;
	cvt.u32.u64 	%r2729, %rd1884;
	mul.lo.s32 	%r2730, %r2729, 65537;
	sub.s32 	%r2731, %r2728, %r2730;
	st.global.u32 	[%rd2551+12], %r2731;
	add.s64 	%rd2552, %rd2552, 32;
	add.s64 	%rd2551, %rd2551, 32;
	add.s32 	%r3924, %r3924, 8;
	setp.ne.s32 	%p385, %r3924, 32768;
	@%p385 bra 	$L__BB11_479;

	mov.u64 	%rd2553, 0;

$L__BB11_481:
	add.s64 	%rd1886, %rd271, %rd2553;
	mov.u16 	%rs70, 0;
	st.global.u8 	[%rd1886], %rs70;
	add.s64 	%rd2553, %rd2553, 1;
	setp.lt.u64 	%p386, %rd2553, 262144;
	@%p386 bra 	$L__BB11_481;

	mov.u64 	%rd2554, 0;

$L__BB11_483:
	add.s64 	%rd1888, %rd272, %rd2554;
	mov.u16 	%rs71, 0;
	st.global.u8 	[%rd1888], %rs71;
	add.s64 	%rd2554, %rd2554, 1;
	setp.lt.u64 	%p387, %rd2554, 262144;
	@%p387 bra 	$L__BB11_483;

	mov.u32 	%r3925, 0;

$L__BB11_485:
	mul.wide.u32 	%rd1889, %r3925, 4;
	add.s64 	%rd1890, %rd14, %rd1889;
	ld.global.u32 	%r2733, [%rd1890];
	add.s64 	%rd1891, %rd3, %rd1889;
	ld.global.u32 	%r2734, [%rd1891+262140];
	mul.wide.u32 	%rd1892, %r2734, 4;
	add.s64 	%rd1893, %rd271, %rd1892;
	st.global.u32 	[%rd1893], %r2733;
	ld.global.u32 	%r2735, [%rd1890+4];
	ld.global.u32 	%r2736, [%rd1891+262144];
	mul.wide.u32 	%rd1894, %r2736, 4;
	add.s64 	%rd1895, %rd271, %rd1894;
	st.global.u32 	[%rd1895], %r2735;
	ld.global.u32 	%r2737, [%rd1890+8];
	ld.global.u32 	%r2738, [%rd1891+262148];
	mul.wide.u32 	%rd1896, %r2738, 4;
	add.s64 	%rd1897, %rd271, %rd1896;
	st.global.u32 	[%rd1897], %r2737;
	ld.global.u32 	%r2739, [%rd1890+12];
	ld.global.u32 	%r2740, [%rd1891+262152];
	mul.wide.u32 	%rd1898, %r2740, 4;
	add.s64 	%rd1899, %rd271, %rd1898;
	st.global.u32 	[%rd1899], %r2739;
	ld.global.u32 	%r2741, [%rd1890+16];
	ld.global.u32 	%r2742, [%rd1891+262156];
	mul.wide.u32 	%rd1900, %r2742, 4;
	add.s64 	%rd1901, %rd271, %rd1900;
	st.global.u32 	[%rd1901], %r2741;
	ld.global.u32 	%r2743, [%rd1890+20];
	ld.global.u32 	%r2744, [%rd1891+262160];
	mul.wide.u32 	%rd1902, %r2744, 4;
	add.s64 	%rd1903, %rd271, %rd1902;
	st.global.u32 	[%rd1903], %r2743;
	ld.global.u32 	%r2745, [%rd1890+24];
	ld.global.u32 	%r2746, [%rd1891+262164];
	mul.wide.u32 	%rd1904, %r2746, 4;
	add.s64 	%rd1905, %rd271, %rd1904;
	st.global.u32 	[%rd1905], %r2745;
	ld.global.u32 	%r2747, [%rd1890+28];
	ld.global.u32 	%r2748, [%rd1891+262168];
	mul.wide.u32 	%rd1906, %r2748, 4;
	add.s64 	%rd1907, %rd271, %rd1906;
	st.global.u32 	[%rd1907], %r2747;
	ld.global.u32 	%r2749, [%rd1890+32];
	ld.global.u32 	%r2750, [%rd1891+262172];
	mul.wide.u32 	%rd1908, %r2750, 4;
	add.s64 	%rd1909, %rd271, %rd1908;
	st.global.u32 	[%rd1909], %r2749;
	ld.global.u32 	%r2751, [%rd1890+36];
	ld.global.u32 	%r2752, [%rd1891+262176];
	mul.wide.u32 	%rd1910, %r2752, 4;
	add.s64 	%rd1911, %rd271, %rd1910;
	st.global.u32 	[%rd1911], %r2751;
	ld.global.u32 	%r2753, [%rd1890+40];
	ld.global.u32 	%r2754, [%rd1891+262180];
	mul.wide.u32 	%rd1912, %r2754, 4;
	add.s64 	%rd1913, %rd271, %rd1912;
	st.global.u32 	[%rd1913], %r2753;
	ld.global.u32 	%r2755, [%rd1890+44];
	ld.global.u32 	%r2756, [%rd1891+262184];
	mul.wide.u32 	%rd1914, %r2756, 4;
	add.s64 	%rd1915, %rd271, %rd1914;
	st.global.u32 	[%rd1915], %r2755;
	ld.global.u32 	%r2757, [%rd1890+48];
	ld.global.u32 	%r2758, [%rd1891+262188];
	mul.wide.u32 	%rd1916, %r2758, 4;
	add.s64 	%rd1917, %rd271, %rd1916;
	st.global.u32 	[%rd1917], %r2757;
	ld.global.u32 	%r2759, [%rd1890+52];
	ld.global.u32 	%r2760, [%rd1891+262192];
	mul.wide.u32 	%rd1918, %r2760, 4;
	add.s64 	%rd1919, %rd271, %rd1918;
	st.global.u32 	[%rd1919], %r2759;
	ld.global.u32 	%r2761, [%rd1890+56];
	ld.global.u32 	%r2762, [%rd1891+262196];
	mul.wide.u32 	%rd1920, %r2762, 4;
	add.s64 	%rd1921, %rd271, %rd1920;
	st.global.u32 	[%rd1921], %r2761;
	ld.global.u32 	%r2763, [%rd1890+60];
	ld.global.u32 	%r2764, [%rd1891+262200];
	mul.wide.u32 	%rd1922, %r2764, 4;
	add.s64 	%rd1923, %rd271, %rd1922;
	st.global.u32 	[%rd1923], %r2763;
	add.s32 	%r3925, %r3925, 16;
	setp.ne.s32 	%p388, %r3925, 32768;
	@%p388 bra 	$L__BB11_485;

	mov.u32 	%r3926, 0;

$L__BB11_487:
	mov.u32 	%r2766, 1;
	shl.b32 	%r580, %r2766, %r3926;
	shl.b32 	%r581, %r580, 1;
	mul.wide.u32 	%rd1924, %r580, 4;
	add.s64 	%rd1925, %rd278, %rd1924;
	ld.global.u32 	%r582, [%rd1925];
	setp.eq.s32 	%p389, %r582, 65536;
	max.u32 	%r583, %r580, 1;
	add.s32 	%r584, %r583, -1;
	and.b32  	%r585, %r583, 3;
	@%p389 bra 	$L__BB11_511;
	bra.uni 	$L__BB11_488;

$L__BB11_511:
	sub.s32 	%r639, %r583, %r585;
	mov.u32 	%r2893, 0;
	mov.u32 	%r3941, %r2893;

$L__BB11_512:
	setp.lt.u32 	%p417, %r584, 3;
	mov.u32 	%r3946, %r2893;
	@%p417 bra 	$L__BB11_519;

	mov.u32 	%r3946, 0;
	mov.u32 	%r3943, %r639;

$L__BB11_514:
	add.s32 	%r643, %r3946, %r3941;
	mul.wide.u32 	%rd1994, %r643, 4;
	add.s64 	%rd1995, %rd271, %rd1994;
	add.s32 	%r2897, %r643, %r580;
	mul.wide.u32 	%rd1996, %r2897, 4;
	add.s64 	%rd1997, %rd271, %rd1996;
	ld.global.u32 	%r2898, [%rd1997];
	mul.wide.u32 	%rd1998, %r2898, -65535;
	shr.u64 	%rd1999, %rd1998, 48;
	cvt.u32.u64 	%r2899, %rd1999;
	mul.lo.s32 	%r2900, %r2899, 65537;
	sub.s32 	%r2901, %r2898, %r2900;
	ld.global.u32 	%r2902, [%rd1995];
	add.s32 	%r2903, %r2901, %r2902;
	mul.wide.u32 	%rd2000, %r2903, -65535;
	shr.u64 	%rd2001, %rd2000, 48;
	cvt.u32.u64 	%r2904, %rd2001;
	mul.lo.s32 	%r2905, %r2904, 65537;
	sub.s32 	%r2906, %r2903, %r2905;
	st.global.u32 	[%rd1995], %r2906;
	add.s32 	%r2907, %r2902, 65537;
	sub.s32 	%r2908, %r2907, %r2901;
	mul.wide.u32 	%rd2002, %r2908, -65535;
	shr.u64 	%rd2003, %rd2002, 48;
	cvt.u32.u64 	%r2909, %rd2003;
	mul.lo.s32 	%r2910, %r2909, 65537;
	sub.s32 	%r2911, %r2908, %r2910;
	st.global.u32 	[%rd1997], %r2911;
	add.s32 	%r2912, %r643, 1;
	mov.u32 	%r3945, 1;
	mul.wide.u32 	%rd2004, %r2912, 4;
	add.s64 	%rd472, %rd271, %rd2004;
	ld.global.u32 	%r644, [%rd472];
	add.s32 	%r2913, %r2912, %r580;
	mul.wide.u32 	%rd2005, %r2913, 4;
	add.s64 	%rd473, %rd271, %rd2005;
	ld.global.u32 	%r645, [%rd473];
	setp.eq.s32 	%p418, %r645, 65536;
	mov.u32 	%r3944, %r3945;
	@%p418 bra 	$L__BB11_516;

	shl.b32 	%r2914, %r645, 16;
	mul.wide.u32 	%rd2006, %r2914, -65535;
	shr.u64 	%rd2007, %rd2006, 48;
	cvt.u32.u64 	%r2915, %rd2007;
	mul.lo.s32 	%r2916, %r2915, 65537;
	sub.s32 	%r3944, %r2914, %r2916;

$L__BB11_516:
	add.s32 	%r2918, %r3944, %r644;
	mul.wide.u32 	%rd2008, %r2918, -65535;
	shr.u64 	%rd2009, %rd2008, 48;
	cvt.u32.u64 	%r2919, %rd2009;
	mul.lo.s32 	%r2920, %r2919, 65537;
	sub.s32 	%r2921, %r2918, %r2920;
	st.global.u32 	[%rd472], %r2921;
	add.s32 	%r2922, %r644, 65537;
	sub.s32 	%r2923, %r2922, %r3944;
	mul.wide.u32 	%rd2010, %r2923, -65535;
	shr.u64 	%rd2011, %rd2010, 48;
	cvt.u32.u64 	%r2924, %rd2011;
	mul.lo.s32 	%r2925, %r2924, 65537;
	sub.s32 	%r2926, %r2923, %r2925;
	st.global.u32 	[%rd473], %r2926;
	add.s32 	%r2927, %r643, 2;
	mul.wide.u32 	%rd2012, %r2927, 4;
	add.s64 	%rd2013, %rd271, %rd2012;
	add.s32 	%r2928, %r2927, %r580;
	mul.wide.u32 	%rd2014, %r2928, 4;
	add.s64 	%rd2015, %rd271, %rd2014;
	ld.global.u32 	%r2929, [%rd2015];
	mul.wide.u32 	%rd2016, %r2929, -65535;
	shr.u64 	%rd2017, %rd2016, 48;
	cvt.u32.u64 	%r2930, %rd2017;
	mul.lo.s32 	%r2931, %r2930, 65537;
	sub.s32 	%r2932, %r2929, %r2931;
	ld.global.u32 	%r2933, [%rd2013];
	add.s32 	%r2934, %r2932, %r2933;
	mul.wide.u32 	%rd2018, %r2934, -65535;
	shr.u64 	%rd2019, %rd2018, 48;
	cvt.u32.u64 	%r2935, %rd2019;
	mul.lo.s32 	%r2936, %r2935, 65537;
	sub.s32 	%r2937, %r2934, %r2936;
	st.global.u32 	[%rd2013], %r2937;
	add.s32 	%r2938, %r2933, 65537;
	sub.s32 	%r2939, %r2938, %r2932;
	mul.wide.u32 	%rd2020, %r2939, -65535;
	shr.u64 	%rd2021, %rd2020, 48;
	cvt.u32.u64 	%r2940, %rd2021;
	mul.lo.s32 	%r2941, %r2940, 65537;
	sub.s32 	%r2942, %r2939, %r2941;
	st.global.u32 	[%rd2015], %r2942;
	add.s32 	%r2943, %r643, 3;
	mul.wide.u32 	%rd2022, %r2943, 4;
	add.s64 	%rd474, %rd271, %rd2022;
	ld.global.u32 	%r648, [%rd474];
	add.s32 	%r2944, %r2943, %r580;
	mul.wide.u32 	%rd2023, %r2944, 4;
	add.s64 	%rd475, %rd271, %rd2023;
	ld.global.u32 	%r649, [%rd475];
	setp.eq.s32 	%p419, %r649, 65536;
	@%p419 bra 	$L__BB11_518;

	shl.b32 	%r2945, %r649, 16;
	mul.wide.u32 	%rd2024, %r2945, -65535;
	shr.u64 	%rd2025, %rd2024, 48;
	cvt.u32.u64 	%r2946, %rd2025;
	mul.lo.s32 	%r2947, %r2946, 65537;
	sub.s32 	%r3945, %r2945, %r2947;

$L__BB11_518:
	add.s32 	%r2948, %r3945, %r648;
	mul.wide.u32 	%rd2026, %r2948, -65535;
	shr.u64 	%rd2027, %rd2026, 48;
	cvt.u32.u64 	%r2949, %rd2027;
	mul.lo.s32 	%r2950, %r2949, 65537;
	sub.s32 	%r2951, %r2948, %r2950;
	st.global.u32 	[%rd474], %r2951;
	add.s32 	%r2952, %r648, 65537;
	sub.s32 	%r2953, %r2952, %r3945;
	mul.wide.u32 	%rd2028, %r2953, -65535;
	shr.u64 	%rd2029, %rd2028, 48;
	cvt.u32.u64 	%r2954, %rd2029;
	mul.lo.s32 	%r2955, %r2954, 65537;
	sub.s32 	%r2956, %r2953, %r2955;
	st.global.u32 	[%rd475], %r2956;
	add.s32 	%r3946, %r3946, 4;
	add.s32 	%r3943, %r3943, -4;
	setp.ne.s32 	%p420, %r3943, 0;
	@%p420 bra 	$L__BB11_514;

$L__BB11_519:
	setp.eq.s32 	%p421, %r585, 0;
	@%p421 bra 	$L__BB11_525;

	setp.eq.s32 	%p422, %r585, 1;
	add.s32 	%r655, %r3946, %r3941;
	mul.wide.u32 	%rd2030, %r655, 4;
	add.s64 	%rd2031, %rd271, %rd2030;
	add.s32 	%r2957, %r655, %r580;
	mul.wide.u32 	%rd2032, %r2957, 4;
	add.s64 	%rd2033, %rd271, %rd2032;
	ld.global.u32 	%r2958, [%rd2033];
	mul.wide.u32 	%rd2034, %r2958, -65535;
	shr.u64 	%rd2035, %rd2034, 48;
	cvt.u32.u64 	%r2959, %rd2035;
	mul.lo.s32 	%r2960, %r2959, 65537;
	sub.s32 	%r2961, %r2958, %r2960;
	ld.global.u32 	%r2962, [%rd2031];
	add.s32 	%r2963, %r2961, %r2962;
	mul.wide.u32 	%rd2036, %r2963, -65535;
	shr.u64 	%rd2037, %rd2036, 48;
	cvt.u32.u64 	%r2964, %rd2037;
	mul.lo.s32 	%r2965, %r2964, 65537;
	sub.s32 	%r2966, %r2963, %r2965;
	st.global.u32 	[%rd2031], %r2966;
	add.s32 	%r2967, %r2962, 65537;
	sub.s32 	%r2968, %r2967, %r2961;
	mul.wide.u32 	%rd2038, %r2968, -65535;
	shr.u64 	%rd2039, %rd2038, 48;
	cvt.u32.u64 	%r2969, %rd2039;
	mul.lo.s32 	%r2970, %r2969, 65537;
	sub.s32 	%r2971, %r2968, %r2970;
	st.global.u32 	[%rd2033], %r2971;
	@%p422 bra 	$L__BB11_525;

	add.s32 	%r2973, %r655, 1;
	mov.u32 	%r3947, 1;
	mul.wide.u32 	%rd2040, %r2973, 4;
	add.s64 	%rd476, %rd271, %rd2040;
	ld.global.u32 	%r656, [%rd476];
	add.s32 	%r2974, %r2973, %r580;
	mul.wide.u32 	%rd2041, %r2974, 4;
	add.s64 	%rd477, %rd271, %rd2041;
	ld.global.u32 	%r657, [%rd477];
	setp.eq.s32 	%p423, %r657, 65536;
	@%p423 bra 	$L__BB11_523;

	shl.b32 	%r2975, %r657, 16;
	mul.wide.u32 	%rd2042, %r2975, -65535;
	shr.u64 	%rd2043, %rd2042, 48;
	cvt.u32.u64 	%r2976, %rd2043;
	mul.lo.s32 	%r2977, %r2976, 65537;
	sub.s32 	%r3947, %r2975, %r2977;

$L__BB11_523:
	add.s32 	%r2978, %r3947, %r656;
	mul.wide.u32 	%rd2044, %r2978, -65535;
	shr.u64 	%rd2045, %rd2044, 48;
	cvt.u32.u64 	%r2979, %rd2045;
	mul.lo.s32 	%r2980, %r2979, 65537;
	sub.s32 	%r2981, %r2978, %r2980;
	st.global.u32 	[%rd476], %r2981;
	add.s32 	%r2982, %r656, 65537;
	sub.s32 	%r2983, %r2982, %r3947;
	mul.wide.u32 	%rd2046, %r2983, -65535;
	shr.u64 	%rd2047, %rd2046, 48;
	cvt.u32.u64 	%r2984, %rd2047;
	mul.lo.s32 	%r2985, %r2984, 65537;
	sub.s32 	%r2986, %r2983, %r2985;
	st.global.u32 	[%rd477], %r2986;
	setp.eq.s32 	%p424, %r585, 2;
	@%p424 bra 	$L__BB11_525;

	add.s32 	%r2987, %r655, 2;
	mul.wide.u32 	%rd2048, %r2987, 4;
	add.s64 	%rd2049, %rd271, %rd2048;
	add.s32 	%r2988, %r2987, %r580;
	mul.wide.u32 	%rd2050, %r2988, 4;
	add.s64 	%rd2051, %rd271, %rd2050;
	ld.global.u32 	%r2989, [%rd2051];
	mul.wide.u32 	%rd2052, %r2989, -65535;
	shr.u64 	%rd2053, %rd2052, 48;
	cvt.u32.u64 	%r2990, %rd2053;
	mul.lo.s32 	%r2991, %r2990, 65537;
	sub.s32 	%r2992, %r2989, %r2991;
	ld.global.u32 	%r2993, [%rd2049];
	add.s32 	%r2994, %r2992, %r2993;
	mul.wide.u32 	%rd2054, %r2994, -65535;
	shr.u64 	%rd2055, %rd2054, 48;
	cvt.u32.u64 	%r2995, %rd2055;
	mul.lo.s32 	%r2996, %r2995, 65537;
	sub.s32 	%r2997, %r2994, %r2996;
	st.global.u32 	[%rd2049], %r2997;
	add.s32 	%r2998, %r2993, 65537;
	sub.s32 	%r2999, %r2998, %r2992;
	mul.wide.u32 	%rd2056, %r2999, -65535;
	shr.u64 	%rd2057, %rd2056, 48;
	cvt.u32.u64 	%r3000, %rd2057;
	mul.lo.s32 	%r3001, %r3000, 65537;
	sub.s32 	%r3002, %r2999, %r3001;
	st.global.u32 	[%rd2051], %r3002;

$L__BB11_525:
	add.s32 	%r3941, %r3941, %r581;
	setp.lt.u32 	%p425, %r3941, 65536;
	@%p425 bra 	$L__BB11_512;
	bra.uni 	$L__BB11_526;

$L__BB11_488:
	add.s32 	%r586, %r580, 3;
	sub.s32 	%r587, %r585, %r583;
	mov.u32 	%r2767, 0;
	mov.u32 	%r3927, %r2767;

$L__BB11_489:
	setp.lt.u32 	%p390, %r584, 3;
	mov.u32 	%r3937, 1;
	mov.u32 	%r3936, %r2767;
	@%p390 bra 	$L__BB11_500;

	add.s32 	%r3929, %r3927, 3;
	add.s32 	%r3928, %r586, %r3927;
	add.s32 	%r591, %r3927, 1;
	add.s32 	%r592, %r580, %r591;
	add.s32 	%r593, %r580, %r3927;
	mov.u32 	%r3936, 0;

$L__BB11_491:
	add.s32 	%r2773, %r3927, %r3936;
	mul.wide.u32 	%rd1926, %r2773, 4;
	add.s64 	%rd458, %rd271, %rd1926;
	ld.global.u32 	%r598, [%rd458];
	add.s32 	%r2774, %r593, %r3936;
	mul.wide.u32 	%rd1927, %r2774, 4;
	add.s64 	%rd459, %rd271, %rd1927;
	ld.global.u32 	%r599, [%rd459];
	setp.eq.s32 	%p391, %r599, 65536;
	setp.eq.s32 	%p392, %r3937, 65536;
	and.pred  	%p393, %p392, %p391;
	mov.u32 	%r3933, 1;
	mov.u32 	%r3932, %r3933;
	@%p393 bra 	$L__BB11_493;

	mul.lo.s32 	%r2775, %r599, %r3937;
	mul.wide.u32 	%rd1928, %r2775, -65535;
	shr.u64 	%rd1929, %rd1928, 48;
	cvt.u32.u64 	%r2776, %rd1929;
	mul.lo.s32 	%r2777, %r2776, 65537;
	sub.s32 	%r3932, %r2775, %r2777;

$L__BB11_493:
	add.s32 	%r2779, %r3932, %r598;
	mul.wide.u32 	%rd1930, %r2779, -65535;
	shr.u64 	%rd1931, %rd1930, 48;
	cvt.u32.u64 	%r2780, %rd1931;
	mul.lo.s32 	%r2781, %r2780, 65537;
	sub.s32 	%r2782, %r2779, %r2781;
	st.global.u32 	[%rd458], %r2782;
	add.s32 	%r2783, %r598, 65537;
	sub.s32 	%r2784, %r2783, %r3932;
	mul.wide.u32 	%rd1932, %r2784, -65535;
	shr.u64 	%rd1933, %rd1932, 48;
	cvt.u32.u64 	%r2785, %rd1933;
	mul.lo.s32 	%r2786, %r2785, 65537;
	sub.s32 	%r2787, %r2784, %r2786;
	st.global.u32 	[%rd459], %r2787;
	mul.lo.s32 	%r2788, %r3937, %r582;
	mul.wide.u32 	%rd1934, %r2788, -65535;
	shr.u64 	%rd1935, %rd1934, 48;
	cvt.u32.u64 	%r2789, %rd1935;
	mul.lo.s32 	%r2790, %r2789, 65537;
	sub.s32 	%r602, %r2788, %r2790;
	add.s32 	%r2791, %r591, %r3936;
	mul.wide.u32 	%rd1936, %r2791, 4;
	add.s64 	%rd460, %rd271, %rd1936;
	ld.global.u32 	%r603, [%rd460];
	add.s32 	%r2792, %r592, %r3936;
	mul.wide.u32 	%rd1937, %r2792, 4;
	add.s64 	%rd461, %rd271, %rd1937;
	ld.global.u32 	%r604, [%rd461];
	setp.eq.s32 	%p394, %r604, 65536;
	setp.eq.s32 	%p395, %r602, 65536;
	and.pred  	%p396, %p395, %p394;
	@%p396 bra 	$L__BB11_495;

	mul.lo.s32 	%r2793, %r604, %r602;
	mul.wide.u32 	%rd1938, %r2793, -65535;
	shr.u64 	%rd1939, %rd1938, 48;
	cvt.u32.u64 	%r2794, %rd1939;
	mul.lo.s32 	%r2795, %r2794, 65537;
	sub.s32 	%r3933, %r2793, %r2795;

$L__BB11_495:
	add.s32 	%r2797, %r3933, %r603;
	mul.wide.u32 	%rd1940, %r2797, -65535;
	shr.u64 	%rd1941, %rd1940, 48;
	cvt.u32.u64 	%r2798, %rd1941;
	mul.lo.s32 	%r2799, %r2798, 65537;
	sub.s32 	%r2800, %r2797, %r2799;
	st.global.u32 	[%rd460], %r2800;
	add.s32 	%r2801, %r603, 65537;
	sub.s32 	%r2802, %r2801, %r3933;
	mul.wide.u32 	%rd1942, %r2802, -65535;
	shr.u64 	%rd1943, %rd1942, 48;
	cvt.u32.u64 	%r2803, %rd1943;
	mul.lo.s32 	%r2804, %r2803, 65537;
	sub.s32 	%r2805, %r2802, %r2804;
	st.global.u32 	[%rd461], %r2805;
	mul.lo.s32 	%r2806, %r602, %r582;
	mul.wide.u32 	%rd1944, %r2806, -65535;
	shr.u64 	%rd1945, %rd1944, 48;
	cvt.u32.u64 	%r2807, %rd1945;
	mul.lo.s32 	%r2808, %r2807, 65537;
	sub.s32 	%r607, %r2806, %r2808;
	add.s32 	%r2809, %r3929, -1;
	mul.wide.u32 	%rd1946, %r2809, 4;
	add.s64 	%rd462, %rd271, %rd1946;
	ld.global.u32 	%r608, [%rd462];
	add.s32 	%r2810, %r3928, -1;
	mul.wide.u32 	%rd1947, %r2810, 4;
	add.s64 	%rd463, %rd271, %rd1947;
	ld.global.u32 	%r609, [%rd463];
	setp.eq.s32 	%p397, %r609, 65536;
	setp.eq.s32 	%p398, %r607, 65536;
	and.pred  	%p399, %p398, %p397;
	mov.u32 	%r3935, 1;
	mov.u32 	%r3934, %r3935;
	@%p399 bra 	$L__BB11_497;

	mul.lo.s32 	%r2811, %r609, %r607;
	mul.wide.u32 	%rd1948, %r2811, -65535;
	shr.u64 	%rd1949, %rd1948, 48;
	cvt.u32.u64 	%r2812, %rd1949;
	mul.lo.s32 	%r2813, %r2812, 65537;
	sub.s32 	%r3934, %r2811, %r2813;

$L__BB11_497:
	add.s32 	%r2815, %r3934, %r608;
	mul.wide.u32 	%rd1950, %r2815, -65535;
	shr.u64 	%rd1951, %rd1950, 48;
	cvt.u32.u64 	%r2816, %rd1951;
	mul.lo.s32 	%r2817, %r2816, 65537;
	sub.s32 	%r2818, %r2815, %r2817;
	st.global.u32 	[%rd462], %r2818;
	add.s32 	%r2819, %r608, 65537;
	sub.s32 	%r2820, %r2819, %r3934;
	mul.wide.u32 	%rd1952, %r2820, -65535;
	shr.u64 	%rd1953, %rd1952, 48;
	cvt.u32.u64 	%r2821, %rd1953;
	mul.lo.s32 	%r2822, %r2821, 65537;
	sub.s32 	%r2823, %r2820, %r2822;
	st.global.u32 	[%rd463], %r2823;
	mul.lo.s32 	%r2824, %r607, %r582;
	mul.wide.u32 	%rd1954, %r2824, -65535;
	shr.u64 	%rd1955, %rd1954, 48;
	cvt.u32.u64 	%r2825, %rd1955;
	mul.lo.s32 	%r2826, %r2825, 65537;
	sub.s32 	%r612, %r2824, %r2826;
	mul.wide.u32 	%rd1956, %r3929, 4;
	add.s64 	%rd464, %rd271, %rd1956;
	ld.global.u32 	%r613, [%rd464];
	mul.wide.u32 	%rd1957, %r3928, 4;
	add.s64 	%rd465, %rd271, %rd1957;
	ld.global.u32 	%r614, [%rd465];
	setp.eq.s32 	%p400, %r614, 65536;
	setp.eq.s32 	%p401, %r612, 65536;
	and.pred  	%p402, %p401, %p400;
	@%p402 bra 	$L__BB11_499;

	mul.lo.s32 	%r2827, %r614, %r612;
	mul.wide.u32 	%rd1958, %r2827, -65535;
	shr.u64 	%rd1959, %rd1958, 48;
	cvt.u32.u64 	%r2828, %rd1959;
	mul.lo.s32 	%r2829, %r2828, 65537;
	sub.s32 	%r3935, %r2827, %r2829;

$L__BB11_499:
	add.s32 	%r2830, %r3935, %r613;
	mul.wide.u32 	%rd1960, %r2830, -65535;
	shr.u64 	%rd1961, %rd1960, 48;
	cvt.u32.u64 	%r2831, %rd1961;
	mul.lo.s32 	%r2832, %r2831, 65537;
	sub.s32 	%r2833, %r2830, %r2832;
	st.global.u32 	[%rd464], %r2833;
	add.s32 	%r2834, %r613, 65537;
	sub.s32 	%r2835, %r2834, %r3935;
	mul.wide.u32 	%rd1962, %r2835, -65535;
	shr.u64 	%rd1963, %rd1962, 48;
	cvt.u32.u64 	%r2836, %rd1963;
	mul.lo.s32 	%r2837, %r2836, 65537;
	sub.s32 	%r2838, %r2835, %r2837;
	st.global.u32 	[%rd465], %r2838;
	mul.lo.s32 	%r2839, %r612, %r582;
	mul.wide.u32 	%rd1964, %r2839, -65535;
	shr.u64 	%rd1965, %rd1964, 48;
	cvt.u32.u64 	%r2840, %rd1965;
	mul.lo.s32 	%r2841, %r2840, 65537;
	sub.s32 	%r3937, %r2839, %r2841;
	add.s32 	%r3929, %r3929, 4;
	add.s32 	%r3928, %r3928, 4;
	add.s32 	%r3936, %r3936, 4;
	add.s32 	%r2842, %r587, %r3936;
	setp.ne.s32 	%p403, %r2842, 0;
	@%p403 bra 	$L__BB11_491;

$L__BB11_500:
	setp.eq.s32 	%p404, %r585, 0;
	@%p404 bra 	$L__BB11_510;

	add.s32 	%r623, %r3936, %r3927;
	mul.wide.u32 	%rd1966, %r623, 4;
	add.s64 	%rd466, %rd271, %rd1966;
	ld.global.u32 	%r624, [%rd466];
	add.s32 	%r2844, %r623, %r580;
	mul.wide.u32 	%rd1967, %r2844, 4;
	add.s64 	%rd467, %rd271, %rd1967;
	ld.global.u32 	%r625, [%rd467];
	setp.eq.s32 	%p405, %r625, 65536;
	setp.eq.s32 	%p406, %r3937, 65536;
	and.pred  	%p407, %p406, %p405;
	mov.u32 	%r3938, 1;
	@%p407 bra 	$L__BB11_503;

	mul.lo.s32 	%r2845, %r625, %r3937;
	mul.wide.u32 	%rd1968, %r2845, -65535;
	shr.u64 	%rd1969, %rd1968, 48;
	cvt.u32.u64 	%r2846, %rd1969;
	mul.lo.s32 	%r2847, %r2846, 65537;
	sub.s32 	%r3938, %r2845, %r2847;

$L__BB11_503:
	add.s32 	%r2848, %r3938, %r624;
	mul.wide.u32 	%rd1970, %r2848, -65535;
	shr.u64 	%rd1971, %rd1970, 48;
	cvt.u32.u64 	%r2849, %rd1971;
	mul.lo.s32 	%r2850, %r2849, 65537;
	sub.s32 	%r2851, %r2848, %r2850;
	st.global.u32 	[%rd466], %r2851;
	add.s32 	%r2852, %r624, 65537;
	sub.s32 	%r2853, %r2852, %r3938;
	mul.wide.u32 	%rd1972, %r2853, -65535;
	shr.u64 	%rd1973, %rd1972, 48;
	cvt.u32.u64 	%r2854, %rd1973;
	mul.lo.s32 	%r2855, %r2854, 65537;
	sub.s32 	%r2856, %r2853, %r2855;
	st.global.u32 	[%rd467], %r2856;
	mul.lo.s32 	%r2857, %r3937, %r582;
	mul.wide.u32 	%rd1974, %r2857, -65535;
	shr.u64 	%rd1975, %rd1974, 48;
	cvt.u32.u64 	%r2858, %rd1975;
	mul.lo.s32 	%r2859, %r2858, 65537;
	sub.s32 	%r628, %r2857, %r2859;
	setp.eq.s32 	%p408, %r585, 1;
	@%p408 bra 	$L__BB11_510;

	add.s32 	%r2861, %r623, 1;
	mov.u32 	%r3939, 1;
	mul.wide.u32 	%rd1976, %r2861, 4;
	add.s64 	%rd468, %rd271, %rd1976;
	ld.global.u32 	%r629, [%rd468];
	add.s32 	%r2862, %r2861, %r580;
	mul.wide.u32 	%rd1977, %r2862, 4;
	add.s64 	%rd469, %rd271, %rd1977;
	ld.global.u32 	%r630, [%rd469];
	setp.eq.s32 	%p409, %r630, 65536;
	setp.eq.s32 	%p410, %r628, 65536;
	and.pred  	%p411, %p410, %p409;
	@%p411 bra 	$L__BB11_506;

	mul.lo.s32 	%r2863, %r630, %r628;
	mul.wide.u32 	%rd1978, %r2863, -65535;
	shr.u64 	%rd1979, %rd1978, 48;
	cvt.u32.u64 	%r2864, %rd1979;
	mul.lo.s32 	%r2865, %r2864, 65537;
	sub.s32 	%r3939, %r2863, %r2865;

$L__BB11_506:
	add.s32 	%r2866, %r3939, %r629;
	mul.wide.u32 	%rd1980, %r2866, -65535;
	shr.u64 	%rd1981, %rd1980, 48;
	cvt.u32.u64 	%r2867, %rd1981;
	mul.lo.s32 	%r2868, %r2867, 65537;
	sub.s32 	%r2869, %r2866, %r2868;
	st.global.u32 	[%rd468], %r2869;
	add.s32 	%r2870, %r629, 65537;
	sub.s32 	%r2871, %r2870, %r3939;
	mul.wide.u32 	%rd1982, %r2871, -65535;
	shr.u64 	%rd1983, %rd1982, 48;
	cvt.u32.u64 	%r2872, %rd1983;
	mul.lo.s32 	%r2873, %r2872, 65537;
	sub.s32 	%r2874, %r2871, %r2873;
	st.global.u32 	[%rd469], %r2874;
	mul.lo.s32 	%r2875, %r628, %r582;
	mul.wide.u32 	%rd1984, %r2875, -65535;
	shr.u64 	%rd1985, %rd1984, 48;
	cvt.u32.u64 	%r2876, %rd1985;
	mul.lo.s32 	%r2877, %r2876, 65537;
	sub.s32 	%r633, %r2875, %r2877;
	setp.eq.s32 	%p412, %r585, 2;
	@%p412 bra 	$L__BB11_510;

	add.s32 	%r2879, %r623, 2;
	mul.wide.u32 	%rd1986, %r2879, 4;
	add.s64 	%rd470, %rd271, %rd1986;
	ld.global.u32 	%r634, [%rd470];
	add.s32 	%r2880, %r2879, %r580;
	mul.wide.u32 	%rd1987, %r2880, 4;
	add.s64 	%rd471, %rd271, %rd1987;
	ld.global.u32 	%r635, [%rd471];
	setp.eq.s32 	%p413, %r635, 65536;
	setp.eq.s32 	%p414, %r633, 65536;
	and.pred  	%p415, %p414, %p413;
	mov.u32 	%r3940, 1;
	@%p415 bra 	$L__BB11_509;

	mul.lo.s32 	%r2881, %r635, %r633;
	mul.wide.u32 	%rd1988, %r2881, -65535;
	shr.u64 	%rd1989, %rd1988, 48;
	cvt.u32.u64 	%r2882, %rd1989;
	mul.lo.s32 	%r2883, %r2882, 65537;
	sub.s32 	%r3940, %r2881, %r2883;

$L__BB11_509:
	add.s32 	%r2884, %r3940, %r634;
	mul.wide.u32 	%rd1990, %r2884, -65535;
	shr.u64 	%rd1991, %rd1990, 48;
	cvt.u32.u64 	%r2885, %rd1991;
	mul.lo.s32 	%r2886, %r2885, 65537;
	sub.s32 	%r2887, %r2884, %r2886;
	st.global.u32 	[%rd470], %r2887;
	add.s32 	%r2888, %r634, 65537;
	sub.s32 	%r2889, %r2888, %r3940;
	mul.wide.u32 	%rd1992, %r2889, -65535;
	shr.u64 	%rd1993, %rd1992, 48;
	cvt.u32.u64 	%r2890, %rd1993;
	mul.lo.s32 	%r2891, %r2890, 65537;
	sub.s32 	%r2892, %r2889, %r2891;
	st.global.u32 	[%rd471], %r2892;

$L__BB11_510:
	add.s32 	%r3927, %r3927, %r581;
	setp.lt.u32 	%p416, %r3927, 65536;
	@%p416 bra 	$L__BB11_489;

$L__BB11_526:
	add.s32 	%r3926, %r3926, 1;
	setp.lt.u32 	%p426, %r3926, 16;
	@%p426 bra 	$L__BB11_487;

	mov.u32 	%r3948, 0;

$L__BB11_528:
	cvt.u64.u32 	%rd2058, %r3948;
	add.s64 	%rd2059, %rd2058, %rd9;
	shl.b64 	%rd2060, %rd2059, 2;
	add.s64 	%rd2061, %rd277, %rd2060;
	ld.global.u32 	%r3004, [%rd2061];
	mul.wide.u32 	%rd2062, %r3948, 4;
	add.s64 	%rd2063, %rd3, %rd2062;
	ld.global.u32 	%r3005, [%rd2063+262140];
	mul.wide.u32 	%rd2064, %r3005, 4;
	add.s64 	%rd2065, %rd272, %rd2064;
	st.global.u32 	[%rd2065], %r3004;
	ld.global.u32 	%r3006, [%rd2061+4];
	ld.global.u32 	%r3007, [%rd2063+262144];
	mul.wide.u32 	%rd2066, %r3007, 4;
	add.s64 	%rd2067, %rd272, %rd2066;
	st.global.u32 	[%rd2067], %r3006;
	ld.global.u32 	%r3008, [%rd2061+8];
	ld.global.u32 	%r3009, [%rd2063+262148];
	mul.wide.u32 	%rd2068, %r3009, 4;
	add.s64 	%rd2069, %rd272, %rd2068;
	st.global.u32 	[%rd2069], %r3008;
	ld.global.u32 	%r3010, [%rd2061+12];
	ld.global.u32 	%r3011, [%rd2063+262152];
	mul.wide.u32 	%rd2070, %r3011, 4;
	add.s64 	%rd2071, %rd272, %rd2070;
	st.global.u32 	[%rd2071], %r3010;
	ld.global.u32 	%r3012, [%rd2061+16];
	ld.global.u32 	%r3013, [%rd2063+262156];
	mul.wide.u32 	%rd2072, %r3013, 4;
	add.s64 	%rd2073, %rd272, %rd2072;
	st.global.u32 	[%rd2073], %r3012;
	ld.global.u32 	%r3014, [%rd2061+20];
	ld.global.u32 	%r3015, [%rd2063+262160];
	mul.wide.u32 	%rd2074, %r3015, 4;
	add.s64 	%rd2075, %rd272, %rd2074;
	st.global.u32 	[%rd2075], %r3014;
	ld.global.u32 	%r3016, [%rd2061+24];
	ld.global.u32 	%r3017, [%rd2063+262164];
	mul.wide.u32 	%rd2076, %r3017, 4;
	add.s64 	%rd2077, %rd272, %rd2076;
	st.global.u32 	[%rd2077], %r3016;
	ld.global.u32 	%r3018, [%rd2061+28];
	ld.global.u32 	%r3019, [%rd2063+262168];
	mul.wide.u32 	%rd2078, %r3019, 4;
	add.s64 	%rd2079, %rd272, %rd2078;
	st.global.u32 	[%rd2079], %r3018;
	ld.global.u32 	%r3020, [%rd2061+32];
	ld.global.u32 	%r3021, [%rd2063+262172];
	mul.wide.u32 	%rd2080, %r3021, 4;
	add.s64 	%rd2081, %rd272, %rd2080;
	st.global.u32 	[%rd2081], %r3020;
	ld.global.u32 	%r3022, [%rd2061+36];
	ld.global.u32 	%r3023, [%rd2063+262176];
	mul.wide.u32 	%rd2082, %r3023, 4;
	add.s64 	%rd2083, %rd272, %rd2082;
	st.global.u32 	[%rd2083], %r3022;
	ld.global.u32 	%r3024, [%rd2061+40];
	ld.global.u32 	%r3025, [%rd2063+262180];
	mul.wide.u32 	%rd2084, %r3025, 4;
	add.s64 	%rd2085, %rd272, %rd2084;
	st.global.u32 	[%rd2085], %r3024;
	ld.global.u32 	%r3026, [%rd2061+44];
	ld.global.u32 	%r3027, [%rd2063+262184];
	mul.wide.u32 	%rd2086, %r3027, 4;
	add.s64 	%rd2087, %rd272, %rd2086;
	st.global.u32 	[%rd2087], %r3026;
	ld.global.u32 	%r3028, [%rd2061+48];
	ld.global.u32 	%r3029, [%rd2063+262188];
	mul.wide.u32 	%rd2088, %r3029, 4;
	add.s64 	%rd2089, %rd272, %rd2088;
	st.global.u32 	[%rd2089], %r3028;
	ld.global.u32 	%r3030, [%rd2061+52];
	ld.global.u32 	%r3031, [%rd2063+262192];
	mul.wide.u32 	%rd2090, %r3031, 4;
	add.s64 	%rd2091, %rd272, %rd2090;
	st.global.u32 	[%rd2091], %r3030;
	ld.global.u32 	%r3032, [%rd2061+56];
	ld.global.u32 	%r3033, [%rd2063+262196];
	mul.wide.u32 	%rd2092, %r3033, 4;
	add.s64 	%rd2093, %rd272, %rd2092;
	st.global.u32 	[%rd2093], %r3032;
	ld.global.u32 	%r3034, [%rd2061+60];
	ld.global.u32 	%r3035, [%rd2063+262200];
	mul.wide.u32 	%rd2094, %r3035, 4;
	add.s64 	%rd2095, %rd272, %rd2094;
	st.global.u32 	[%rd2095], %r3034;
	add.s32 	%r3948, %r3948, 16;
	setp.ne.s32 	%p427, %r3948, 32768;
	@%p427 bra 	$L__BB11_528;

	mov.u32 	%r3949, 0;

$L__BB11_530:
	mov.u32 	%r3037, 1;
	shl.b32 	%r665, %r3037, %r3949;
	shl.b32 	%r666, %r665, 1;
	mul.wide.u32 	%rd2096, %r665, 4;
	add.s64 	%rd2097, %rd278, %rd2096;
	ld.global.u32 	%r667, [%rd2097];
	setp.eq.s32 	%p428, %r667, 65536;
	max.u32 	%r668, %r665, 1;
	add.s32 	%r669, %r668, -1;
	and.b32  	%r670, %r668, 3;
	@%p428 bra 	$L__BB11_554;
	bra.uni 	$L__BB11_531;

$L__BB11_554:
	sub.s32 	%r724, %r668, %r670;
	mov.u32 	%r3164, 0;
	mov.u32 	%r3964, %r3164;

$L__BB11_555:
	setp.lt.u32 	%p456, %r669, 3;
	mov.u32 	%r3969, %r3164;
	@%p456 bra 	$L__BB11_562;

	mov.u32 	%r3969, 0;
	mov.u32 	%r3966, %r724;

$L__BB11_557:
	add.s32 	%r728, %r3969, %r3964;
	mul.wide.u32 	%rd2166, %r728, 4;
	add.s64 	%rd2167, %rd272, %rd2166;
	add.s32 	%r3168, %r728, %r665;
	mul.wide.u32 	%rd2168, %r3168, 4;
	add.s64 	%rd2169, %rd272, %rd2168;
	ld.global.u32 	%r3169, [%rd2169];
	mul.wide.u32 	%rd2170, %r3169, -65535;
	shr.u64 	%rd2171, %rd2170, 48;
	cvt.u32.u64 	%r3170, %rd2171;
	mul.lo.s32 	%r3171, %r3170, 65537;
	sub.s32 	%r3172, %r3169, %r3171;
	ld.global.u32 	%r3173, [%rd2167];
	add.s32 	%r3174, %r3172, %r3173;
	mul.wide.u32 	%rd2172, %r3174, -65535;
	shr.u64 	%rd2173, %rd2172, 48;
	cvt.u32.u64 	%r3175, %rd2173;
	mul.lo.s32 	%r3176, %r3175, 65537;
	sub.s32 	%r3177, %r3174, %r3176;
	st.global.u32 	[%rd2167], %r3177;
	add.s32 	%r3178, %r3173, 65537;
	sub.s32 	%r3179, %r3178, %r3172;
	mul.wide.u32 	%rd2174, %r3179, -65535;
	shr.u64 	%rd2175, %rd2174, 48;
	cvt.u32.u64 	%r3180, %rd2175;
	mul.lo.s32 	%r3181, %r3180, 65537;
	sub.s32 	%r3182, %r3179, %r3181;
	st.global.u32 	[%rd2169], %r3182;
	add.s32 	%r3183, %r728, 1;
	mov.u32 	%r3968, 1;
	mul.wide.u32 	%rd2176, %r3183, 4;
	add.s64 	%rd492, %rd272, %rd2176;
	ld.global.u32 	%r729, [%rd492];
	add.s32 	%r3184, %r3183, %r665;
	mul.wide.u32 	%rd2177, %r3184, 4;
	add.s64 	%rd493, %rd272, %rd2177;
	ld.global.u32 	%r730, [%rd493];
	setp.eq.s32 	%p457, %r730, 65536;
	mov.u32 	%r3967, %r3968;
	@%p457 bra 	$L__BB11_559;

	shl.b32 	%r3185, %r730, 16;
	mul.wide.u32 	%rd2178, %r3185, -65535;
	shr.u64 	%rd2179, %rd2178, 48;
	cvt.u32.u64 	%r3186, %rd2179;
	mul.lo.s32 	%r3187, %r3186, 65537;
	sub.s32 	%r3967, %r3185, %r3187;

$L__BB11_559:
	add.s32 	%r3189, %r3967, %r729;
	mul.wide.u32 	%rd2180, %r3189, -65535;
	shr.u64 	%rd2181, %rd2180, 48;
	cvt.u32.u64 	%r3190, %rd2181;
	mul.lo.s32 	%r3191, %r3190, 65537;
	sub.s32 	%r3192, %r3189, %r3191;
	st.global.u32 	[%rd492], %r3192;
	add.s32 	%r3193, %r729, 65537;
	sub.s32 	%r3194, %r3193, %r3967;
	mul.wide.u32 	%rd2182, %r3194, -65535;
	shr.u64 	%rd2183, %rd2182, 48;
	cvt.u32.u64 	%r3195, %rd2183;
	mul.lo.s32 	%r3196, %r3195, 65537;
	sub.s32 	%r3197, %r3194, %r3196;
	st.global.u32 	[%rd493], %r3197;
	add.s32 	%r3198, %r728, 2;
	mul.wide.u32 	%rd2184, %r3198, 4;
	add.s64 	%rd2185, %rd272, %rd2184;
	add.s32 	%r3199, %r3198, %r665;
	mul.wide.u32 	%rd2186, %r3199, 4;
	add.s64 	%rd2187, %rd272, %rd2186;
	ld.global.u32 	%r3200, [%rd2187];
	mul.wide.u32 	%rd2188, %r3200, -65535;
	shr.u64 	%rd2189, %rd2188, 48;
	cvt.u32.u64 	%r3201, %rd2189;
	mul.lo.s32 	%r3202, %r3201, 65537;
	sub.s32 	%r3203, %r3200, %r3202;
	ld.global.u32 	%r3204, [%rd2185];
	add.s32 	%r3205, %r3203, %r3204;
	mul.wide.u32 	%rd2190, %r3205, -65535;
	shr.u64 	%rd2191, %rd2190, 48;
	cvt.u32.u64 	%r3206, %rd2191;
	mul.lo.s32 	%r3207, %r3206, 65537;
	sub.s32 	%r3208, %r3205, %r3207;
	st.global.u32 	[%rd2185], %r3208;
	add.s32 	%r3209, %r3204, 65537;
	sub.s32 	%r3210, %r3209, %r3203;
	mul.wide.u32 	%rd2192, %r3210, -65535;
	shr.u64 	%rd2193, %rd2192, 48;
	cvt.u32.u64 	%r3211, %rd2193;
	mul.lo.s32 	%r3212, %r3211, 65537;
	sub.s32 	%r3213, %r3210, %r3212;
	st.global.u32 	[%rd2187], %r3213;
	add.s32 	%r3214, %r728, 3;
	mul.wide.u32 	%rd2194, %r3214, 4;
	add.s64 	%rd494, %rd272, %rd2194;
	ld.global.u32 	%r733, [%rd494];
	add.s32 	%r3215, %r3214, %r665;
	mul.wide.u32 	%rd2195, %r3215, 4;
	add.s64 	%rd495, %rd272, %rd2195;
	ld.global.u32 	%r734, [%rd495];
	setp.eq.s32 	%p458, %r734, 65536;
	@%p458 bra 	$L__BB11_561;

	shl.b32 	%r3216, %r734, 16;
	mul.wide.u32 	%rd2196, %r3216, -65535;
	shr.u64 	%rd2197, %rd2196, 48;
	cvt.u32.u64 	%r3217, %rd2197;
	mul.lo.s32 	%r3218, %r3217, 65537;
	sub.s32 	%r3968, %r3216, %r3218;

$L__BB11_561:
	add.s32 	%r3219, %r3968, %r733;
	mul.wide.u32 	%rd2198, %r3219, -65535;
	shr.u64 	%rd2199, %rd2198, 48;
	cvt.u32.u64 	%r3220, %rd2199;
	mul.lo.s32 	%r3221, %r3220, 65537;
	sub.s32 	%r3222, %r3219, %r3221;
	st.global.u32 	[%rd494], %r3222;
	add.s32 	%r3223, %r733, 65537;
	sub.s32 	%r3224, %r3223, %r3968;
	mul.wide.u32 	%rd2200, %r3224, -65535;
	shr.u64 	%rd2201, %rd2200, 48;
	cvt.u32.u64 	%r3225, %rd2201;
	mul.lo.s32 	%r3226, %r3225, 65537;
	sub.s32 	%r3227, %r3224, %r3226;
	st.global.u32 	[%rd495], %r3227;
	add.s32 	%r3969, %r3969, 4;
	add.s32 	%r3966, %r3966, -4;
	setp.ne.s32 	%p459, %r3966, 0;
	@%p459 bra 	$L__BB11_557;

$L__BB11_562:
	setp.eq.s32 	%p460, %r670, 0;
	@%p460 bra 	$L__BB11_568;

	setp.eq.s32 	%p461, %r670, 1;
	add.s32 	%r740, %r3969, %r3964;
	mul.wide.u32 	%rd2202, %r740, 4;
	add.s64 	%rd2203, %rd272, %rd2202;
	add.s32 	%r3228, %r740, %r665;
	mul.wide.u32 	%rd2204, %r3228, 4;
	add.s64 	%rd2205, %rd272, %rd2204;
	ld.global.u32 	%r3229, [%rd2205];
	mul.wide.u32 	%rd2206, %r3229, -65535;
	shr.u64 	%rd2207, %rd2206, 48;
	cvt.u32.u64 	%r3230, %rd2207;
	mul.lo.s32 	%r3231, %r3230, 65537;
	sub.s32 	%r3232, %r3229, %r3231;
	ld.global.u32 	%r3233, [%rd2203];
	add.s32 	%r3234, %r3232, %r3233;
	mul.wide.u32 	%rd2208, %r3234, -65535;
	shr.u64 	%rd2209, %rd2208, 48;
	cvt.u32.u64 	%r3235, %rd2209;
	mul.lo.s32 	%r3236, %r3235, 65537;
	sub.s32 	%r3237, %r3234, %r3236;
	st.global.u32 	[%rd2203], %r3237;
	add.s32 	%r3238, %r3233, 65537;
	sub.s32 	%r3239, %r3238, %r3232;
	mul.wide.u32 	%rd2210, %r3239, -65535;
	shr.u64 	%rd2211, %rd2210, 48;
	cvt.u32.u64 	%r3240, %rd2211;
	mul.lo.s32 	%r3241, %r3240, 65537;
	sub.s32 	%r3242, %r3239, %r3241;
	st.global.u32 	[%rd2205], %r3242;
	@%p461 bra 	$L__BB11_568;

	add.s32 	%r3244, %r740, 1;
	mov.u32 	%r3970, 1;
	mul.wide.u32 	%rd2212, %r3244, 4;
	add.s64 	%rd496, %rd272, %rd2212;
	ld.global.u32 	%r741, [%rd496];
	add.s32 	%r3245, %r3244, %r665;
	mul.wide.u32 	%rd2213, %r3245, 4;
	add.s64 	%rd497, %rd272, %rd2213;
	ld.global.u32 	%r742, [%rd497];
	setp.eq.s32 	%p462, %r742, 65536;
	@%p462 bra 	$L__BB11_566;

	shl.b32 	%r3246, %r742, 16;
	mul.wide.u32 	%rd2214, %r3246, -65535;
	shr.u64 	%rd2215, %rd2214, 48;
	cvt.u32.u64 	%r3247, %rd2215;
	mul.lo.s32 	%r3248, %r3247, 65537;
	sub.s32 	%r3970, %r3246, %r3248;

$L__BB11_566:
	add.s32 	%r3249, %r3970, %r741;
	mul.wide.u32 	%rd2216, %r3249, -65535;
	shr.u64 	%rd2217, %rd2216, 48;
	cvt.u32.u64 	%r3250, %rd2217;
	mul.lo.s32 	%r3251, %r3250, 65537;
	sub.s32 	%r3252, %r3249, %r3251;
	st.global.u32 	[%rd496], %r3252;
	add.s32 	%r3253, %r741, 65537;
	sub.s32 	%r3254, %r3253, %r3970;
	mul.wide.u32 	%rd2218, %r3254, -65535;
	shr.u64 	%rd2219, %rd2218, 48;
	cvt.u32.u64 	%r3255, %rd2219;
	mul.lo.s32 	%r3256, %r3255, 65537;
	sub.s32 	%r3257, %r3254, %r3256;
	st.global.u32 	[%rd497], %r3257;
	setp.eq.s32 	%p463, %r670, 2;
	@%p463 bra 	$L__BB11_568;

	add.s32 	%r3258, %r740, 2;
	mul.wide.u32 	%rd2220, %r3258, 4;
	add.s64 	%rd2221, %rd272, %rd2220;
	add.s32 	%r3259, %r3258, %r665;
	mul.wide.u32 	%rd2222, %r3259, 4;
	add.s64 	%rd2223, %rd272, %rd2222;
	ld.global.u32 	%r3260, [%rd2223];
	mul.wide.u32 	%rd2224, %r3260, -65535;
	shr.u64 	%rd2225, %rd2224, 48;
	cvt.u32.u64 	%r3261, %rd2225;
	mul.lo.s32 	%r3262, %r3261, 65537;
	sub.s32 	%r3263, %r3260, %r3262;
	ld.global.u32 	%r3264, [%rd2221];
	add.s32 	%r3265, %r3263, %r3264;
	mul.wide.u32 	%rd2226, %r3265, -65535;
	shr.u64 	%rd2227, %rd2226, 48;
	cvt.u32.u64 	%r3266, %rd2227;
	mul.lo.s32 	%r3267, %r3266, 65537;
	sub.s32 	%r3268, %r3265, %r3267;
	st.global.u32 	[%rd2221], %r3268;
	add.s32 	%r3269, %r3264, 65537;
	sub.s32 	%r3270, %r3269, %r3263;
	mul.wide.u32 	%rd2228, %r3270, -65535;
	shr.u64 	%rd2229, %rd2228, 48;
	cvt.u32.u64 	%r3271, %rd2229;
	mul.lo.s32 	%r3272, %r3271, 65537;
	sub.s32 	%r3273, %r3270, %r3272;
	st.global.u32 	[%rd2223], %r3273;

$L__BB11_568:
	add.s32 	%r3964, %r3964, %r666;
	setp.lt.u32 	%p464, %r3964, 65536;
	@%p464 bra 	$L__BB11_555;
	bra.uni 	$L__BB11_569;

$L__BB11_531:
	add.s32 	%r671, %r665, 3;
	sub.s32 	%r672, %r670, %r668;
	mov.u32 	%r3038, 0;
	mov.u32 	%r3950, %r3038;

$L__BB11_532:
	setp.lt.u32 	%p429, %r669, 3;
	mov.u32 	%r3960, 1;
	mov.u32 	%r3959, %r3038;
	@%p429 bra 	$L__BB11_543;

	add.s32 	%r3952, %r3950, 3;
	add.s32 	%r3951, %r671, %r3950;
	add.s32 	%r676, %r3950, 1;
	add.s32 	%r677, %r665, %r676;
	add.s32 	%r678, %r665, %r3950;
	mov.u32 	%r3959, 0;

$L__BB11_534:
	add.s32 	%r3044, %r3950, %r3959;
	mul.wide.u32 	%rd2098, %r3044, 4;
	add.s64 	%rd478, %rd272, %rd2098;
	ld.global.u32 	%r683, [%rd478];
	add.s32 	%r3045, %r678, %r3959;
	mul.wide.u32 	%rd2099, %r3045, 4;
	add.s64 	%rd479, %rd272, %rd2099;
	ld.global.u32 	%r684, [%rd479];
	setp.eq.s32 	%p430, %r684, 65536;
	setp.eq.s32 	%p431, %r3960, 65536;
	and.pred  	%p432, %p431, %p430;
	mov.u32 	%r3956, 1;
	mov.u32 	%r3955, %r3956;
	@%p432 bra 	$L__BB11_536;

	mul.lo.s32 	%r3046, %r684, %r3960;
	mul.wide.u32 	%rd2100, %r3046, -65535;
	shr.u64 	%rd2101, %rd2100, 48;
	cvt.u32.u64 	%r3047, %rd2101;
	mul.lo.s32 	%r3048, %r3047, 65537;
	sub.s32 	%r3955, %r3046, %r3048;

$L__BB11_536:
	add.s32 	%r3050, %r3955, %r683;
	mul.wide.u32 	%rd2102, %r3050, -65535;
	shr.u64 	%rd2103, %rd2102, 48;
	cvt.u32.u64 	%r3051, %rd2103;
	mul.lo.s32 	%r3052, %r3051, 65537;
	sub.s32 	%r3053, %r3050, %r3052;
	st.global.u32 	[%rd478], %r3053;
	add.s32 	%r3054, %r683, 65537;
	sub.s32 	%r3055, %r3054, %r3955;
	mul.wide.u32 	%rd2104, %r3055, -65535;
	shr.u64 	%rd2105, %rd2104, 48;
	cvt.u32.u64 	%r3056, %rd2105;
	mul.lo.s32 	%r3057, %r3056, 65537;
	sub.s32 	%r3058, %r3055, %r3057;
	st.global.u32 	[%rd479], %r3058;
	mul.lo.s32 	%r3059, %r3960, %r667;
	mul.wide.u32 	%rd2106, %r3059, -65535;
	shr.u64 	%rd2107, %rd2106, 48;
	cvt.u32.u64 	%r3060, %rd2107;
	mul.lo.s32 	%r3061, %r3060, 65537;
	sub.s32 	%r687, %r3059, %r3061;
	add.s32 	%r3062, %r676, %r3959;
	mul.wide.u32 	%rd2108, %r3062, 4;
	add.s64 	%rd480, %rd272, %rd2108;
	ld.global.u32 	%r688, [%rd480];
	add.s32 	%r3063, %r677, %r3959;
	mul.wide.u32 	%rd2109, %r3063, 4;
	add.s64 	%rd481, %rd272, %rd2109;
	ld.global.u32 	%r689, [%rd481];
	setp.eq.s32 	%p433, %r689, 65536;
	setp.eq.s32 	%p434, %r687, 65536;
	and.pred  	%p435, %p434, %p433;
	@%p435 bra 	$L__BB11_538;

	mul.lo.s32 	%r3064, %r689, %r687;
	mul.wide.u32 	%rd2110, %r3064, -65535;
	shr.u64 	%rd2111, %rd2110, 48;
	cvt.u32.u64 	%r3065, %rd2111;
	mul.lo.s32 	%r3066, %r3065, 65537;
	sub.s32 	%r3956, %r3064, %r3066;

$L__BB11_538:
	add.s32 	%r3068, %r3956, %r688;
	mul.wide.u32 	%rd2112, %r3068, -65535;
	shr.u64 	%rd2113, %rd2112, 48;
	cvt.u32.u64 	%r3069, %rd2113;
	mul.lo.s32 	%r3070, %r3069, 65537;
	sub.s32 	%r3071, %r3068, %r3070;
	st.global.u32 	[%rd480], %r3071;
	add.s32 	%r3072, %r688, 65537;
	sub.s32 	%r3073, %r3072, %r3956;
	mul.wide.u32 	%rd2114, %r3073, -65535;
	shr.u64 	%rd2115, %rd2114, 48;
	cvt.u32.u64 	%r3074, %rd2115;
	mul.lo.s32 	%r3075, %r3074, 65537;
	sub.s32 	%r3076, %r3073, %r3075;
	st.global.u32 	[%rd481], %r3076;
	mul.lo.s32 	%r3077, %r687, %r667;
	mul.wide.u32 	%rd2116, %r3077, -65535;
	shr.u64 	%rd2117, %rd2116, 48;
	cvt.u32.u64 	%r3078, %rd2117;
	mul.lo.s32 	%r3079, %r3078, 65537;
	sub.s32 	%r692, %r3077, %r3079;
	add.s32 	%r3080, %r3952, -1;
	mul.wide.u32 	%rd2118, %r3080, 4;
	add.s64 	%rd482, %rd272, %rd2118;
	ld.global.u32 	%r693, [%rd482];
	add.s32 	%r3081, %r3951, -1;
	mul.wide.u32 	%rd2119, %r3081, 4;
	add.s64 	%rd483, %rd272, %rd2119;
	ld.global.u32 	%r694, [%rd483];
	setp.eq.s32 	%p436, %r694, 65536;
	setp.eq.s32 	%p437, %r692, 65536;
	and.pred  	%p438, %p437, %p436;
	mov.u32 	%r3958, 1;
	mov.u32 	%r3957, %r3958;
	@%p438 bra 	$L__BB11_540;

	mul.lo.s32 	%r3082, %r694, %r692;
	mul.wide.u32 	%rd2120, %r3082, -65535;
	shr.u64 	%rd2121, %rd2120, 48;
	cvt.u32.u64 	%r3083, %rd2121;
	mul.lo.s32 	%r3084, %r3083, 65537;
	sub.s32 	%r3957, %r3082, %r3084;

$L__BB11_540:
	add.s32 	%r3086, %r3957, %r693;
	mul.wide.u32 	%rd2122, %r3086, -65535;
	shr.u64 	%rd2123, %rd2122, 48;
	cvt.u32.u64 	%r3087, %rd2123;
	mul.lo.s32 	%r3088, %r3087, 65537;
	sub.s32 	%r3089, %r3086, %r3088;
	st.global.u32 	[%rd482], %r3089;
	add.s32 	%r3090, %r693, 65537;
	sub.s32 	%r3091, %r3090, %r3957;
	mul.wide.u32 	%rd2124, %r3091, -65535;
	shr.u64 	%rd2125, %rd2124, 48;
	cvt.u32.u64 	%r3092, %rd2125;
	mul.lo.s32 	%r3093, %r3092, 65537;
	sub.s32 	%r3094, %r3091, %r3093;
	st.global.u32 	[%rd483], %r3094;
	mul.lo.s32 	%r3095, %r692, %r667;
	mul.wide.u32 	%rd2126, %r3095, -65535;
	shr.u64 	%rd2127, %rd2126, 48;
	cvt.u32.u64 	%r3096, %rd2127;
	mul.lo.s32 	%r3097, %r3096, 65537;
	sub.s32 	%r697, %r3095, %r3097;
	mul.wide.u32 	%rd2128, %r3952, 4;
	add.s64 	%rd484, %rd272, %rd2128;
	ld.global.u32 	%r698, [%rd484];
	mul.wide.u32 	%rd2129, %r3951, 4;
	add.s64 	%rd485, %rd272, %rd2129;
	ld.global.u32 	%r699, [%rd485];
	setp.eq.s32 	%p439, %r699, 65536;
	setp.eq.s32 	%p440, %r697, 65536;
	and.pred  	%p441, %p440, %p439;
	@%p441 bra 	$L__BB11_542;

	mul.lo.s32 	%r3098, %r699, %r697;
	mul.wide.u32 	%rd2130, %r3098, -65535;
	shr.u64 	%rd2131, %rd2130, 48;
	cvt.u32.u64 	%r3099, %rd2131;
	mul.lo.s32 	%r3100, %r3099, 65537;
	sub.s32 	%r3958, %r3098, %r3100;

$L__BB11_542:
	add.s32 	%r3101, %r3958, %r698;
	mul.wide.u32 	%rd2132, %r3101, -65535;
	shr.u64 	%rd2133, %rd2132, 48;
	cvt.u32.u64 	%r3102, %rd2133;
	mul.lo.s32 	%r3103, %r3102, 65537;
	sub.s32 	%r3104, %r3101, %r3103;
	st.global.u32 	[%rd484], %r3104;
	add.s32 	%r3105, %r698, 65537;
	sub.s32 	%r3106, %r3105, %r3958;
	mul.wide.u32 	%rd2134, %r3106, -65535;
	shr.u64 	%rd2135, %rd2134, 48;
	cvt.u32.u64 	%r3107, %rd2135;
	mul.lo.s32 	%r3108, %r3107, 65537;
	sub.s32 	%r3109, %r3106, %r3108;
	st.global.u32 	[%rd485], %r3109;
	mul.lo.s32 	%r3110, %r697, %r667;
	mul.wide.u32 	%rd2136, %r3110, -65535;
	shr.u64 	%rd2137, %rd2136, 48;
	cvt.u32.u64 	%r3111, %rd2137;
	mul.lo.s32 	%r3112, %r3111, 65537;
	sub.s32 	%r3960, %r3110, %r3112;
	add.s32 	%r3952, %r3952, 4;
	add.s32 	%r3951, %r3951, 4;
	add.s32 	%r3959, %r3959, 4;
	add.s32 	%r3113, %r672, %r3959;
	setp.ne.s32 	%p442, %r3113, 0;
	@%p442 bra 	$L__BB11_534;

$L__BB11_543:
	setp.eq.s32 	%p443, %r670, 0;
	@%p443 bra 	$L__BB11_553;

	add.s32 	%r708, %r3959, %r3950;
	mul.wide.u32 	%rd2138, %r708, 4;
	add.s64 	%rd486, %rd272, %rd2138;
	ld.global.u32 	%r709, [%rd486];
	add.s32 	%r3115, %r708, %r665;
	mul.wide.u32 	%rd2139, %r3115, 4;
	add.s64 	%rd487, %rd272, %rd2139;
	ld.global.u32 	%r710, [%rd487];
	setp.eq.s32 	%p444, %r710, 65536;
	setp.eq.s32 	%p445, %r3960, 65536;
	and.pred  	%p446, %p445, %p444;
	mov.u32 	%r3961, 1;
	@%p446 bra 	$L__BB11_546;

	mul.lo.s32 	%r3116, %r710, %r3960;
	mul.wide.u32 	%rd2140, %r3116, -65535;
	shr.u64 	%rd2141, %rd2140, 48;
	cvt.u32.u64 	%r3117, %rd2141;
	mul.lo.s32 	%r3118, %r3117, 65537;
	sub.s32 	%r3961, %r3116, %r3118;

$L__BB11_546:
	add.s32 	%r3119, %r3961, %r709;
	mul.wide.u32 	%rd2142, %r3119, -65535;
	shr.u64 	%rd2143, %rd2142, 48;
	cvt.u32.u64 	%r3120, %rd2143;
	mul.lo.s32 	%r3121, %r3120, 65537;
	sub.s32 	%r3122, %r3119, %r3121;
	st.global.u32 	[%rd486], %r3122;
	add.s32 	%r3123, %r709, 65537;
	sub.s32 	%r3124, %r3123, %r3961;
	mul.wide.u32 	%rd2144, %r3124, -65535;
	shr.u64 	%rd2145, %rd2144, 48;
	cvt.u32.u64 	%r3125, %rd2145;
	mul.lo.s32 	%r3126, %r3125, 65537;
	sub.s32 	%r3127, %r3124, %r3126;
	st.global.u32 	[%rd487], %r3127;
	mul.lo.s32 	%r3128, %r3960, %r667;
	mul.wide.u32 	%rd2146, %r3128, -65535;
	shr.u64 	%rd2147, %rd2146, 48;
	cvt.u32.u64 	%r3129, %rd2147;
	mul.lo.s32 	%r3130, %r3129, 65537;
	sub.s32 	%r713, %r3128, %r3130;
	setp.eq.s32 	%p447, %r670, 1;
	@%p447 bra 	$L__BB11_553;

	add.s32 	%r3132, %r708, 1;
	mov.u32 	%r3962, 1;
	mul.wide.u32 	%rd2148, %r3132, 4;
	add.s64 	%rd488, %rd272, %rd2148;
	ld.global.u32 	%r714, [%rd488];
	add.s32 	%r3133, %r3132, %r665;
	mul.wide.u32 	%rd2149, %r3133, 4;
	add.s64 	%rd489, %rd272, %rd2149;
	ld.global.u32 	%r715, [%rd489];
	setp.eq.s32 	%p448, %r715, 65536;
	setp.eq.s32 	%p449, %r713, 65536;
	and.pred  	%p450, %p449, %p448;
	@%p450 bra 	$L__BB11_549;

	mul.lo.s32 	%r3134, %r715, %r713;
	mul.wide.u32 	%rd2150, %r3134, -65535;
	shr.u64 	%rd2151, %rd2150, 48;
	cvt.u32.u64 	%r3135, %rd2151;
	mul.lo.s32 	%r3136, %r3135, 65537;
	sub.s32 	%r3962, %r3134, %r3136;

$L__BB11_549:
	add.s32 	%r3137, %r3962, %r714;
	mul.wide.u32 	%rd2152, %r3137, -65535;
	shr.u64 	%rd2153, %rd2152, 48;
	cvt.u32.u64 	%r3138, %rd2153;
	mul.lo.s32 	%r3139, %r3138, 65537;
	sub.s32 	%r3140, %r3137, %r3139;
	st.global.u32 	[%rd488], %r3140;
	add.s32 	%r3141, %r714, 65537;
	sub.s32 	%r3142, %r3141, %r3962;
	mul.wide.u32 	%rd2154, %r3142, -65535;
	shr.u64 	%rd2155, %rd2154, 48;
	cvt.u32.u64 	%r3143, %rd2155;
	mul.lo.s32 	%r3144, %r3143, 65537;
	sub.s32 	%r3145, %r3142, %r3144;
	st.global.u32 	[%rd489], %r3145;
	mul.lo.s32 	%r3146, %r713, %r667;
	mul.wide.u32 	%rd2156, %r3146, -65535;
	shr.u64 	%rd2157, %rd2156, 48;
	cvt.u32.u64 	%r3147, %rd2157;
	mul.lo.s32 	%r3148, %r3147, 65537;
	sub.s32 	%r718, %r3146, %r3148;
	setp.eq.s32 	%p451, %r670, 2;
	@%p451 bra 	$L__BB11_553;

	add.s32 	%r3150, %r708, 2;
	mul.wide.u32 	%rd2158, %r3150, 4;
	add.s64 	%rd490, %rd272, %rd2158;
	ld.global.u32 	%r719, [%rd490];
	add.s32 	%r3151, %r3150, %r665;
	mul.wide.u32 	%rd2159, %r3151, 4;
	add.s64 	%rd491, %rd272, %rd2159;
	ld.global.u32 	%r720, [%rd491];
	setp.eq.s32 	%p452, %r720, 65536;
	setp.eq.s32 	%p453, %r718, 65536;
	and.pred  	%p454, %p453, %p452;
	mov.u32 	%r3963, 1;
	@%p454 bra 	$L__BB11_552;

	mul.lo.s32 	%r3152, %r720, %r718;
	mul.wide.u32 	%rd2160, %r3152, -65535;
	shr.u64 	%rd2161, %rd2160, 48;
	cvt.u32.u64 	%r3153, %rd2161;
	mul.lo.s32 	%r3154, %r3153, 65537;
	sub.s32 	%r3963, %r3152, %r3154;

$L__BB11_552:
	add.s32 	%r3155, %r3963, %r719;
	mul.wide.u32 	%rd2162, %r3155, -65535;
	shr.u64 	%rd2163, %rd2162, 48;
	cvt.u32.u64 	%r3156, %rd2163;
	mul.lo.s32 	%r3157, %r3156, 65537;
	sub.s32 	%r3158, %r3155, %r3157;
	st.global.u32 	[%rd490], %r3158;
	add.s32 	%r3159, %r719, 65537;
	sub.s32 	%r3160, %r3159, %r3963;
	mul.wide.u32 	%rd2164, %r3160, -65535;
	shr.u64 	%rd2165, %rd2164, 48;
	cvt.u32.u64 	%r3161, %rd2165;
	mul.lo.s32 	%r3162, %r3161, 65537;
	sub.s32 	%r3163, %r3160, %r3162;
	st.global.u32 	[%rd491], %r3163;

$L__BB11_553:
	add.s32 	%r3950, %r3950, %r666;
	setp.lt.u32 	%p455, %r3950, 65536;
	@%p455 bra 	$L__BB11_532;

$L__BB11_569:
	add.s32 	%r3949, %r3949, 1;
	setp.lt.u32 	%p465, %r3949, 16;
	@%p465 bra 	$L__BB11_530;

	ld.param.u64 	%rd2472, [_Z14g_decode_batchPjS_S_S_S_S_S_S_S_S_S_S_S_S_S__param_3];
	cvta.to.global.u64 	%rd2471, %rd2472;
	add.s64 	%rd2556, %rd2471, %rd1867;
	mov.u32 	%r3971, 0;

$L__BB11_571:
	add.s64 	%rd501, %rd2556, -16;
	ld.global.u32 	%r748, [%rd2556+-16];
	setp.eq.s32 	%p466, %r748, 65536;
	add.s64 	%rd502, %rd2555, -16;
	ld.global.u32 	%r749, [%rd2555+-16];
	setp.eq.s32 	%p467, %r749, 65536;
	and.pred  	%p468, %p466, %p467;
	mov.u32 	%r3973, 1;
	mov.u32 	%r3972, %r3973;
	@%p468 bra 	$L__BB11_573;

	mul.lo.s32 	%r3276, %r749, %r748;
	mul.wide.u32 	%rd2231, %r3276, -65535;
	shr.u64 	%rd2232, %rd2231, 48;
	cvt.u32.u64 	%r3277, %rd2232;
	mul.lo.s32 	%r3278, %r3277, 65537;
	sub.s32 	%r3972, %r3276, %r3278;

$L__BB11_573:
	st.global.u32 	[%rd501], %r3972;
	ld.global.u32 	%r752, [%rd501+4];
	setp.eq.s32 	%p469, %r752, 65536;
	ld.global.u32 	%r753, [%rd502+4];
	setp.eq.s32 	%p470, %r753, 65536;
	and.pred  	%p471, %p469, %p470;
	@%p471 bra 	$L__BB11_575;

	mul.lo.s32 	%r3280, %r753, %r752;
	mul.wide.u32 	%rd2233, %r3280, -65535;
	shr.u64 	%rd2234, %rd2233, 48;
	cvt.u32.u64 	%r3281, %rd2234;
	mul.lo.s32 	%r3282, %r3281, 65537;
	sub.s32 	%r3973, %r3280, %r3282;

$L__BB11_575:
	st.global.u32 	[%rd501+4], %r3973;
	ld.global.u32 	%r756, [%rd501+8];
	setp.eq.s32 	%p472, %r756, 65536;
	ld.global.u32 	%r757, [%rd502+8];
	setp.eq.s32 	%p473, %r757, 65536;
	and.pred  	%p474, %p472, %p473;
	mov.u32 	%r3975, 1;
	mov.u32 	%r3974, %r3975;
	@%p474 bra 	$L__BB11_577;

	mul.lo.s32 	%r3284, %r757, %r756;
	mul.wide.u32 	%rd2235, %r3284, -65535;
	shr.u64 	%rd2236, %rd2235, 48;
	cvt.u32.u64 	%r3285, %rd2236;
	mul.lo.s32 	%r3286, %r3285, 65537;
	sub.s32 	%r3974, %r3284, %r3286;

$L__BB11_577:
	st.global.u32 	[%rd501+8], %r3974;
	ld.global.u32 	%r760, [%rd501+12];
	setp.eq.s32 	%p475, %r760, 65536;
	ld.global.u32 	%r761, [%rd502+12];
	setp.eq.s32 	%p476, %r761, 65536;
	and.pred  	%p477, %p475, %p476;
	@%p477 bra 	$L__BB11_579;

	mul.lo.s32 	%r3288, %r761, %r760;
	mul.wide.u32 	%rd2237, %r3288, -65535;
	shr.u64 	%rd2238, %rd2237, 48;
	cvt.u32.u64 	%r3289, %rd2238;
	mul.lo.s32 	%r3290, %r3289, 65537;
	sub.s32 	%r3975, %r3288, %r3290;

$L__BB11_579:
	st.global.u32 	[%rd501+12], %r3975;
	ld.global.u32 	%r764, [%rd501+16];
	setp.eq.s32 	%p478, %r764, 65536;
	ld.global.u32 	%r765, [%rd502+16];
	setp.eq.s32 	%p479, %r765, 65536;
	and.pred  	%p480, %p478, %p479;
	mov.u32 	%r3977, 1;
	mov.u32 	%r3976, %r3977;
	@%p480 bra 	$L__BB11_581;

	mul.lo.s32 	%r3292, %r765, %r764;
	mul.wide.u32 	%rd2239, %r3292, -65535;
	shr.u64 	%rd2240, %rd2239, 48;
	cvt.u32.u64 	%r3293, %rd2240;
	mul.lo.s32 	%r3294, %r3293, 65537;
	sub.s32 	%r3976, %r3292, %r3294;

$L__BB11_581:
	st.global.u32 	[%rd501+16], %r3976;
	ld.global.u32 	%r768, [%rd501+20];
	setp.eq.s32 	%p481, %r768, 65536;
	ld.global.u32 	%r769, [%rd502+20];
	setp.eq.s32 	%p482, %r769, 65536;
	and.pred  	%p483, %p481, %p482;
	@%p483 bra 	$L__BB11_583;

	mul.lo.s32 	%r3296, %r769, %r768;
	mul.wide.u32 	%rd2241, %r3296, -65535;
	shr.u64 	%rd2242, %rd2241, 48;
	cvt.u32.u64 	%r3297, %rd2242;
	mul.lo.s32 	%r3298, %r3297, 65537;
	sub.s32 	%r3977, %r3296, %r3298;

$L__BB11_583:
	st.global.u32 	[%rd501+20], %r3977;
	ld.global.u32 	%r772, [%rd501+24];
	setp.eq.s32 	%p484, %r772, 65536;
	ld.global.u32 	%r773, [%rd502+24];
	setp.eq.s32 	%p485, %r773, 65536;
	and.pred  	%p486, %p484, %p485;
	mov.u32 	%r3979, 1;
	mov.u32 	%r3978, %r3979;
	@%p486 bra 	$L__BB11_585;

	mul.lo.s32 	%r3300, %r773, %r772;
	mul.wide.u32 	%rd2243, %r3300, -65535;
	shr.u64 	%rd2244, %rd2243, 48;
	cvt.u32.u64 	%r3301, %rd2244;
	mul.lo.s32 	%r3302, %r3301, 65537;
	sub.s32 	%r3978, %r3300, %r3302;

$L__BB11_585:
	st.global.u32 	[%rd501+24], %r3978;
	ld.global.u32 	%r776, [%rd501+28];
	setp.eq.s32 	%p487, %r776, 65536;
	ld.global.u32 	%r777, [%rd502+28];
	setp.eq.s32 	%p488, %r777, 65536;
	and.pred  	%p489, %p487, %p488;
	@%p489 bra 	$L__BB11_587;

	mul.lo.s32 	%r3304, %r777, %r776;
	mul.wide.u32 	%rd2245, %r3304, -65535;
	shr.u64 	%rd2246, %rd2245, 48;
	cvt.u32.u64 	%r3305, %rd2246;
	mul.lo.s32 	%r3306, %r3305, 65537;
	sub.s32 	%r3979, %r3304, %r3306;

$L__BB11_587:
	st.global.u32 	[%rd501+28], %r3979;
	add.s64 	%rd2556, %rd2556, 32;
	add.s64 	%rd2555, %rd2555, 32;
	add.s32 	%r3971, %r3971, 8;
	setp.ne.s32 	%p490, %r3971, 65536;
	@%p490 bra 	$L__BB11_571;

	mov.u32 	%r3980, 0;

$L__BB11_589:
	mul.wide.u32 	%rd2247, %r3980, 4;
	add.s64 	%rd2248, %rd271, %rd2247;
	ld.global.u32 	%r3308, [%rd2248];
	add.s64 	%rd2249, %rd3, %rd2247;
	ld.global.u32 	%r3309, [%rd2249+262140];
	mul.wide.u32 	%rd2250, %r3309, 4;
	add.s64 	%rd2251, %rd274, %rd2250;
	st.global.u32 	[%rd2251], %r3308;
	ld.global.u32 	%r3310, [%rd2248+4];
	ld.global.u32 	%r3311, [%rd2249+262144];
	mul.wide.u32 	%rd2252, %r3311, 4;
	add.s64 	%rd2253, %rd274, %rd2252;
	st.global.u32 	[%rd2253], %r3310;
	ld.global.u32 	%r3312, [%rd2248+8];
	ld.global.u32 	%r3313, [%rd2249+262148];
	mul.wide.u32 	%rd2254, %r3313, 4;
	add.s64 	%rd2255, %rd274, %rd2254;
	st.global.u32 	[%rd2255], %r3312;
	ld.global.u32 	%r3314, [%rd2248+12];
	ld.global.u32 	%r3315, [%rd2249+262152];
	mul.wide.u32 	%rd2256, %r3315, 4;
	add.s64 	%rd2257, %rd274, %rd2256;
	st.global.u32 	[%rd2257], %r3314;
	ld.global.u32 	%r3316, [%rd2248+16];
	ld.global.u32 	%r3317, [%rd2249+262156];
	mul.wide.u32 	%rd2258, %r3317, 4;
	add.s64 	%rd2259, %rd274, %rd2258;
	st.global.u32 	[%rd2259], %r3316;
	ld.global.u32 	%r3318, [%rd2248+20];
	ld.global.u32 	%r3319, [%rd2249+262160];
	mul.wide.u32 	%rd2260, %r3319, 4;
	add.s64 	%rd2261, %rd274, %rd2260;
	st.global.u32 	[%rd2261], %r3318;
	ld.global.u32 	%r3320, [%rd2248+24];
	ld.global.u32 	%r3321, [%rd2249+262164];
	mul.wide.u32 	%rd2262, %r3321, 4;
	add.s64 	%rd2263, %rd274, %rd2262;
	st.global.u32 	[%rd2263], %r3320;
	ld.global.u32 	%r3322, [%rd2248+28];
	ld.global.u32 	%r3323, [%rd2249+262168];
	mul.wide.u32 	%rd2264, %r3323, 4;
	add.s64 	%rd2265, %rd274, %rd2264;
	st.global.u32 	[%rd2265], %r3322;
	ld.global.u32 	%r3324, [%rd2248+32];
	ld.global.u32 	%r3325, [%rd2249+262172];
	mul.wide.u32 	%rd2266, %r3325, 4;
	add.s64 	%rd2267, %rd274, %rd2266;
	st.global.u32 	[%rd2267], %r3324;
	ld.global.u32 	%r3326, [%rd2248+36];
	ld.global.u32 	%r3327, [%rd2249+262176];
	mul.wide.u32 	%rd2268, %r3327, 4;
	add.s64 	%rd2269, %rd274, %rd2268;
	st.global.u32 	[%rd2269], %r3326;
	ld.global.u32 	%r3328, [%rd2248+40];
	ld.global.u32 	%r3329, [%rd2249+262180];
	mul.wide.u32 	%rd2270, %r3329, 4;
	add.s64 	%rd2271, %rd274, %rd2270;
	st.global.u32 	[%rd2271], %r3328;
	ld.global.u32 	%r3330, [%rd2248+44];
	ld.global.u32 	%r3331, [%rd2249+262184];
	mul.wide.u32 	%rd2272, %r3331, 4;
	add.s64 	%rd2273, %rd274, %rd2272;
	st.global.u32 	[%rd2273], %r3330;
	ld.global.u32 	%r3332, [%rd2248+48];
	ld.global.u32 	%r3333, [%rd2249+262188];
	mul.wide.u32 	%rd2274, %r3333, 4;
	add.s64 	%rd2275, %rd274, %rd2274;
	st.global.u32 	[%rd2275], %r3332;
	ld.global.u32 	%r3334, [%rd2248+52];
	ld.global.u32 	%r3335, [%rd2249+262192];
	mul.wide.u32 	%rd2276, %r3335, 4;
	add.s64 	%rd2277, %rd274, %rd2276;
	st.global.u32 	[%rd2277], %r3334;
	ld.global.u32 	%r3336, [%rd2248+56];
	ld.global.u32 	%r3337, [%rd2249+262196];
	mul.wide.u32 	%rd2278, %r3337, 4;
	add.s64 	%rd2279, %rd274, %rd2278;
	st.global.u32 	[%rd2279], %r3336;
	ld.global.u32 	%r3338, [%rd2248+60];
	ld.global.u32 	%r3339, [%rd2249+262200];
	mul.wide.u32 	%rd2280, %r3339, 4;
	add.s64 	%rd2281, %rd274, %rd2280;
	st.global.u32 	[%rd2281], %r3338;
	add.s32 	%r3980, %r3980, 16;
	setp.ne.s32 	%p491, %r3980, 65536;
	@%p491 bra 	$L__BB11_589;

	mov.u32 	%r3981, 0;

$L__BB11_591:
	mov.u32 	%r3341, 1;
	shl.b32 	%r784, %r3341, %r3981;
	shl.b32 	%r785, %r784, 1;
	add.s32 	%r3342, %r784, 65535;
	mul.wide.u32 	%rd2282, %r3342, 4;
	add.s64 	%rd2283, %rd278, %rd2282;
	ld.global.u32 	%r786, [%rd2283];
	setp.eq.s32 	%p492, %r786, 65536;
	max.u32 	%r787, %r784, 1;
	add.s32 	%r788, %r787, -1;
	and.b32  	%r789, %r787, 3;
	@%p492 bra 	$L__BB11_615;
	bra.uni 	$L__BB11_592;

$L__BB11_615:
	sub.s32 	%r843, %r787, %r789;
	mov.u32 	%r3469, 0;
	mov.u32 	%r3996, %r3469;

$L__BB11_616:
	setp.lt.u32 	%p520, %r788, 3;
	mov.u32 	%r4001, %r3469;
	@%p520 bra 	$L__BB11_623;

	mov.u32 	%r4001, 0;
	mov.u32 	%r3998, %r843;

$L__BB11_618:
	add.s32 	%r847, %r4001, %r3996;
	mul.wide.u32 	%rd2352, %r847, 4;
	add.s64 	%rd2353, %rd274, %rd2352;
	add.s32 	%r3473, %r847, %r784;
	mul.wide.u32 	%rd2354, %r3473, 4;
	add.s64 	%rd2355, %rd274, %rd2354;
	ld.global.u32 	%r3474, [%rd2355];
	mul.wide.u32 	%rd2356, %r3474, -65535;
	shr.u64 	%rd2357, %rd2356, 48;
	cvt.u32.u64 	%r3475, %rd2357;
	mul.lo.s32 	%r3476, %r3475, 65537;
	sub.s32 	%r3477, %r3474, %r3476;
	ld.global.u32 	%r3478, [%rd2353];
	add.s32 	%r3479, %r3477, %r3478;
	mul.wide.u32 	%rd2358, %r3479, -65535;
	shr.u64 	%rd2359, %rd2358, 48;
	cvt.u32.u64 	%r3480, %rd2359;
	mul.lo.s32 	%r3481, %r3480, 65537;
	sub.s32 	%r3482, %r3479, %r3481;
	st.global.u32 	[%rd2353], %r3482;
	add.s32 	%r3483, %r3478, 65537;
	sub.s32 	%r3484, %r3483, %r3477;
	mul.wide.u32 	%rd2360, %r3484, -65535;
	shr.u64 	%rd2361, %rd2360, 48;
	cvt.u32.u64 	%r3485, %rd2361;
	mul.lo.s32 	%r3486, %r3485, 65537;
	sub.s32 	%r3487, %r3484, %r3486;
	st.global.u32 	[%rd2355], %r3487;
	add.s32 	%r3488, %r847, 1;
	mov.u32 	%r4000, 1;
	mul.wide.u32 	%rd2362, %r3488, 4;
	add.s64 	%rd521, %rd274, %rd2362;
	ld.global.u32 	%r848, [%rd521];
	add.s32 	%r3489, %r3488, %r784;
	mul.wide.u32 	%rd2363, %r3489, 4;
	add.s64 	%rd522, %rd274, %rd2363;
	ld.global.u32 	%r849, [%rd522];
	setp.eq.s32 	%p521, %r849, 65536;
	mov.u32 	%r3999, %r4000;
	@%p521 bra 	$L__BB11_620;

	shl.b32 	%r3490, %r849, 16;
	mul.wide.u32 	%rd2364, %r3490, -65535;
	shr.u64 	%rd2365, %rd2364, 48;
	cvt.u32.u64 	%r3491, %rd2365;
	mul.lo.s32 	%r3492, %r3491, 65537;
	sub.s32 	%r3999, %r3490, %r3492;

$L__BB11_620:
	add.s32 	%r3494, %r3999, %r848;
	mul.wide.u32 	%rd2366, %r3494, -65535;
	shr.u64 	%rd2367, %rd2366, 48;
	cvt.u32.u64 	%r3495, %rd2367;
	mul.lo.s32 	%r3496, %r3495, 65537;
	sub.s32 	%r3497, %r3494, %r3496;
	st.global.u32 	[%rd521], %r3497;
	add.s32 	%r3498, %r848, 65537;
	sub.s32 	%r3499, %r3498, %r3999;
	mul.wide.u32 	%rd2368, %r3499, -65535;
	shr.u64 	%rd2369, %rd2368, 48;
	cvt.u32.u64 	%r3500, %rd2369;
	mul.lo.s32 	%r3501, %r3500, 65537;
	sub.s32 	%r3502, %r3499, %r3501;
	st.global.u32 	[%rd522], %r3502;
	add.s32 	%r3503, %r847, 2;
	mul.wide.u32 	%rd2370, %r3503, 4;
	add.s64 	%rd2371, %rd274, %rd2370;
	add.s32 	%r3504, %r3503, %r784;
	mul.wide.u32 	%rd2372, %r3504, 4;
	add.s64 	%rd2373, %rd274, %rd2372;
	ld.global.u32 	%r3505, [%rd2373];
	mul.wide.u32 	%rd2374, %r3505, -65535;
	shr.u64 	%rd2375, %rd2374, 48;
	cvt.u32.u64 	%r3506, %rd2375;
	mul.lo.s32 	%r3507, %r3506, 65537;
	sub.s32 	%r3508, %r3505, %r3507;
	ld.global.u32 	%r3509, [%rd2371];
	add.s32 	%r3510, %r3508, %r3509;
	mul.wide.u32 	%rd2376, %r3510, -65535;
	shr.u64 	%rd2377, %rd2376, 48;
	cvt.u32.u64 	%r3511, %rd2377;
	mul.lo.s32 	%r3512, %r3511, 65537;
	sub.s32 	%r3513, %r3510, %r3512;
	st.global.u32 	[%rd2371], %r3513;
	add.s32 	%r3514, %r3509, 65537;
	sub.s32 	%r3515, %r3514, %r3508;
	mul.wide.u32 	%rd2378, %r3515, -65535;
	shr.u64 	%rd2379, %rd2378, 48;
	cvt.u32.u64 	%r3516, %rd2379;
	mul.lo.s32 	%r3517, %r3516, 65537;
	sub.s32 	%r3518, %r3515, %r3517;
	st.global.u32 	[%rd2373], %r3518;
	add.s32 	%r3519, %r847, 3;
	mul.wide.u32 	%rd2380, %r3519, 4;
	add.s64 	%rd523, %rd274, %rd2380;
	ld.global.u32 	%r852, [%rd523];
	add.s32 	%r3520, %r3519, %r784;
	mul.wide.u32 	%rd2381, %r3520, 4;
	add.s64 	%rd524, %rd274, %rd2381;
	ld.global.u32 	%r853, [%rd524];
	setp.eq.s32 	%p522, %r853, 65536;
	@%p522 bra 	$L__BB11_622;

	shl.b32 	%r3521, %r853, 16;
	mul.wide.u32 	%rd2382, %r3521, -65535;
	shr.u64 	%rd2383, %rd2382, 48;
	cvt.u32.u64 	%r3522, %rd2383;
	mul.lo.s32 	%r3523, %r3522, 65537;
	sub.s32 	%r4000, %r3521, %r3523;

$L__BB11_622:
	add.s32 	%r3524, %r4000, %r852;
	mul.wide.u32 	%rd2384, %r3524, -65535;
	shr.u64 	%rd2385, %rd2384, 48;
	cvt.u32.u64 	%r3525, %rd2385;
	mul.lo.s32 	%r3526, %r3525, 65537;
	sub.s32 	%r3527, %r3524, %r3526;
	st.global.u32 	[%rd523], %r3527;
	add.s32 	%r3528, %r852, 65537;
	sub.s32 	%r3529, %r3528, %r4000;
	mul.wide.u32 	%rd2386, %r3529, -65535;
	shr.u64 	%rd2387, %rd2386, 48;
	cvt.u32.u64 	%r3530, %rd2387;
	mul.lo.s32 	%r3531, %r3530, 65537;
	sub.s32 	%r3532, %r3529, %r3531;
	st.global.u32 	[%rd524], %r3532;
	add.s32 	%r4001, %r4001, 4;
	add.s32 	%r3998, %r3998, -4;
	setp.ne.s32 	%p523, %r3998, 0;
	@%p523 bra 	$L__BB11_618;

$L__BB11_623:
	setp.eq.s32 	%p524, %r789, 0;
	@%p524 bra 	$L__BB11_629;

	setp.eq.s32 	%p525, %r789, 1;
	add.s32 	%r859, %r4001, %r3996;
	mul.wide.u32 	%rd2388, %r859, 4;
	add.s64 	%rd2389, %rd274, %rd2388;
	add.s32 	%r3533, %r859, %r784;
	mul.wide.u32 	%rd2390, %r3533, 4;
	add.s64 	%rd2391, %rd274, %rd2390;
	ld.global.u32 	%r3534, [%rd2391];
	mul.wide.u32 	%rd2392, %r3534, -65535;
	shr.u64 	%rd2393, %rd2392, 48;
	cvt.u32.u64 	%r3535, %rd2393;
	mul.lo.s32 	%r3536, %r3535, 65537;
	sub.s32 	%r3537, %r3534, %r3536;
	ld.global.u32 	%r3538, [%rd2389];
	add.s32 	%r3539, %r3537, %r3538;
	mul.wide.u32 	%rd2394, %r3539, -65535;
	shr.u64 	%rd2395, %rd2394, 48;
	cvt.u32.u64 	%r3540, %rd2395;
	mul.lo.s32 	%r3541, %r3540, 65537;
	sub.s32 	%r3542, %r3539, %r3541;
	st.global.u32 	[%rd2389], %r3542;
	add.s32 	%r3543, %r3538, 65537;
	sub.s32 	%r3544, %r3543, %r3537;
	mul.wide.u32 	%rd2396, %r3544, -65535;
	shr.u64 	%rd2397, %rd2396, 48;
	cvt.u32.u64 	%r3545, %rd2397;
	mul.lo.s32 	%r3546, %r3545, 65537;
	sub.s32 	%r3547, %r3544, %r3546;
	st.global.u32 	[%rd2391], %r3547;
	@%p525 bra 	$L__BB11_629;

	add.s32 	%r3549, %r859, 1;
	mov.u32 	%r4002, 1;
	mul.wide.u32 	%rd2398, %r3549, 4;
	add.s64 	%rd525, %rd274, %rd2398;
	ld.global.u32 	%r860, [%rd525];
	add.s32 	%r3550, %r3549, %r784;
	mul.wide.u32 	%rd2399, %r3550, 4;
	add.s64 	%rd526, %rd274, %rd2399;
	ld.global.u32 	%r861, [%rd526];
	setp.eq.s32 	%p526, %r861, 65536;
	@%p526 bra 	$L__BB11_627;

	shl.b32 	%r3551, %r861, 16;
	mul.wide.u32 	%rd2400, %r3551, -65535;
	shr.u64 	%rd2401, %rd2400, 48;
	cvt.u32.u64 	%r3552, %rd2401;
	mul.lo.s32 	%r3553, %r3552, 65537;
	sub.s32 	%r4002, %r3551, %r3553;

$L__BB11_627:
	add.s32 	%r3554, %r4002, %r860;
	mul.wide.u32 	%rd2402, %r3554, -65535;
	shr.u64 	%rd2403, %rd2402, 48;
	cvt.u32.u64 	%r3555, %rd2403;
	mul.lo.s32 	%r3556, %r3555, 65537;
	sub.s32 	%r3557, %r3554, %r3556;
	st.global.u32 	[%rd525], %r3557;
	add.s32 	%r3558, %r860, 65537;
	sub.s32 	%r3559, %r3558, %r4002;
	mul.wide.u32 	%rd2404, %r3559, -65535;
	shr.u64 	%rd2405, %rd2404, 48;
	cvt.u32.u64 	%r3560, %rd2405;
	mul.lo.s32 	%r3561, %r3560, 65537;
	sub.s32 	%r3562, %r3559, %r3561;
	st.global.u32 	[%rd526], %r3562;
	setp.eq.s32 	%p527, %r789, 2;
	@%p527 bra 	$L__BB11_629;

	add.s32 	%r3563, %r859, 2;
	mul.wide.u32 	%rd2406, %r3563, 4;
	add.s64 	%rd2407, %rd274, %rd2406;
	add.s32 	%r3564, %r3563, %r784;
	mul.wide.u32 	%rd2408, %r3564, 4;
	add.s64 	%rd2409, %rd274, %rd2408;
	ld.global.u32 	%r3565, [%rd2409];
	mul.wide.u32 	%rd2410, %r3565, -65535;
	shr.u64 	%rd2411, %rd2410, 48;
	cvt.u32.u64 	%r3566, %rd2411;
	mul.lo.s32 	%r3567, %r3566, 65537;
	sub.s32 	%r3568, %r3565, %r3567;
	ld.global.u32 	%r3569, [%rd2407];
	add.s32 	%r3570, %r3568, %r3569;
	mul.wide.u32 	%rd2412, %r3570, -65535;
	shr.u64 	%rd2413, %rd2412, 48;
	cvt.u32.u64 	%r3571, %rd2413;
	mul.lo.s32 	%r3572, %r3571, 65537;
	sub.s32 	%r3573, %r3570, %r3572;
	st.global.u32 	[%rd2407], %r3573;
	add.s32 	%r3574, %r3569, 65537;
	sub.s32 	%r3575, %r3574, %r3568;
	mul.wide.u32 	%rd2414, %r3575, -65535;
	shr.u64 	%rd2415, %rd2414, 48;
	cvt.u32.u64 	%r3576, %rd2415;
	mul.lo.s32 	%r3577, %r3576, 65537;
	sub.s32 	%r3578, %r3575, %r3577;
	st.global.u32 	[%rd2409], %r3578;

$L__BB11_629:
	add.s32 	%r3996, %r3996, %r785;
	setp.lt.u32 	%p528, %r3996, 65536;
	@%p528 bra 	$L__BB11_616;
	bra.uni 	$L__BB11_630;

$L__BB11_592:
	add.s32 	%r790, %r784, 3;
	sub.s32 	%r791, %r789, %r787;
	mov.u32 	%r3343, 0;
	mov.u32 	%r3982, %r3343;

$L__BB11_593:
	setp.lt.u32 	%p493, %r788, 3;
	mov.u32 	%r3992, 1;
	mov.u32 	%r3991, %r3343;
	@%p493 bra 	$L__BB11_604;

	add.s32 	%r3984, %r3982, 3;
	add.s32 	%r3983, %r790, %r3982;
	add.s32 	%r795, %r3982, 1;
	add.s32 	%r796, %r784, %r795;
	add.s32 	%r797, %r784, %r3982;
	mov.u32 	%r3991, 0;

$L__BB11_595:
	add.s32 	%r3349, %r3982, %r3991;
	mul.wide.u32 	%rd2284, %r3349, 4;
	add.s64 	%rd507, %rd274, %rd2284;
	ld.global.u32 	%r802, [%rd507];
	add.s32 	%r3350, %r797, %r3991;
	mul.wide.u32 	%rd2285, %r3350, 4;
	add.s64 	%rd508, %rd274, %rd2285;
	ld.global.u32 	%r803, [%rd508];
	setp.eq.s32 	%p494, %r803, 65536;
	setp.eq.s32 	%p495, %r3992, 65536;
	and.pred  	%p496, %p495, %p494;
	mov.u32 	%r3988, 1;
	mov.u32 	%r3987, %r3988;
	@%p496 bra 	$L__BB11_597;

	mul.lo.s32 	%r3351, %r803, %r3992;
	mul.wide.u32 	%rd2286, %r3351, -65535;
	shr.u64 	%rd2287, %rd2286, 48;
	cvt.u32.u64 	%r3352, %rd2287;
	mul.lo.s32 	%r3353, %r3352, 65537;
	sub.s32 	%r3987, %r3351, %r3353;

$L__BB11_597:
	add.s32 	%r3355, %r3987, %r802;
	mul.wide.u32 	%rd2288, %r3355, -65535;
	shr.u64 	%rd2289, %rd2288, 48;
	cvt.u32.u64 	%r3356, %rd2289;
	mul.lo.s32 	%r3357, %r3356, 65537;
	sub.s32 	%r3358, %r3355, %r3357;
	st.global.u32 	[%rd507], %r3358;
	add.s32 	%r3359, %r802, 65537;
	sub.s32 	%r3360, %r3359, %r3987;
	mul.wide.u32 	%rd2290, %r3360, -65535;
	shr.u64 	%rd2291, %rd2290, 48;
	cvt.u32.u64 	%r3361, %rd2291;
	mul.lo.s32 	%r3362, %r3361, 65537;
	sub.s32 	%r3363, %r3360, %r3362;
	st.global.u32 	[%rd508], %r3363;
	mul.lo.s32 	%r3364, %r3992, %r786;
	mul.wide.u32 	%rd2292, %r3364, -65535;
	shr.u64 	%rd2293, %rd2292, 48;
	cvt.u32.u64 	%r3365, %rd2293;
	mul.lo.s32 	%r3366, %r3365, 65537;
	sub.s32 	%r806, %r3364, %r3366;
	add.s32 	%r3367, %r795, %r3991;
	mul.wide.u32 	%rd2294, %r3367, 4;
	add.s64 	%rd509, %rd274, %rd2294;
	ld.global.u32 	%r807, [%rd509];
	add.s32 	%r3368, %r796, %r3991;
	mul.wide.u32 	%rd2295, %r3368, 4;
	add.s64 	%rd510, %rd274, %rd2295;
	ld.global.u32 	%r808, [%rd510];
	setp.eq.s32 	%p497, %r808, 65536;
	setp.eq.s32 	%p498, %r806, 65536;
	and.pred  	%p499, %p498, %p497;
	@%p499 bra 	$L__BB11_599;

	mul.lo.s32 	%r3369, %r808, %r806;
	mul.wide.u32 	%rd2296, %r3369, -65535;
	shr.u64 	%rd2297, %rd2296, 48;
	cvt.u32.u64 	%r3370, %rd2297;
	mul.lo.s32 	%r3371, %r3370, 65537;
	sub.s32 	%r3988, %r3369, %r3371;

$L__BB11_599:
	add.s32 	%r3373, %r3988, %r807;
	mul.wide.u32 	%rd2298, %r3373, -65535;
	shr.u64 	%rd2299, %rd2298, 48;
	cvt.u32.u64 	%r3374, %rd2299;
	mul.lo.s32 	%r3375, %r3374, 65537;
	sub.s32 	%r3376, %r3373, %r3375;
	st.global.u32 	[%rd509], %r3376;
	add.s32 	%r3377, %r807, 65537;
	sub.s32 	%r3378, %r3377, %r3988;
	mul.wide.u32 	%rd2300, %r3378, -65535;
	shr.u64 	%rd2301, %rd2300, 48;
	cvt.u32.u64 	%r3379, %rd2301;
	mul.lo.s32 	%r3380, %r3379, 65537;
	sub.s32 	%r3381, %r3378, %r3380;
	st.global.u32 	[%rd510], %r3381;
	mul.lo.s32 	%r3382, %r806, %r786;
	mul.wide.u32 	%rd2302, %r3382, -65535;
	shr.u64 	%rd2303, %rd2302, 48;
	cvt.u32.u64 	%r3383, %rd2303;
	mul.lo.s32 	%r3384, %r3383, 65537;
	sub.s32 	%r811, %r3382, %r3384;
	add.s32 	%r3385, %r3984, -1;
	mul.wide.u32 	%rd2304, %r3385, 4;
	add.s64 	%rd511, %rd274, %rd2304;
	ld.global.u32 	%r812, [%rd511];
	add.s32 	%r3386, %r3983, -1;
	mul.wide.u32 	%rd2305, %r3386, 4;
	add.s64 	%rd512, %rd274, %rd2305;
	ld.global.u32 	%r813, [%rd512];
	setp.eq.s32 	%p500, %r813, 65536;
	setp.eq.s32 	%p501, %r811, 65536;
	and.pred  	%p502, %p501, %p500;
	mov.u32 	%r3990, 1;
	mov.u32 	%r3989, %r3990;
	@%p502 bra 	$L__BB11_601;

	mul.lo.s32 	%r3387, %r813, %r811;
	mul.wide.u32 	%rd2306, %r3387, -65535;
	shr.u64 	%rd2307, %rd2306, 48;
	cvt.u32.u64 	%r3388, %rd2307;
	mul.lo.s32 	%r3389, %r3388, 65537;
	sub.s32 	%r3989, %r3387, %r3389;

$L__BB11_601:
	add.s32 	%r3391, %r3989, %r812;
	mul.wide.u32 	%rd2308, %r3391, -65535;
	shr.u64 	%rd2309, %rd2308, 48;
	cvt.u32.u64 	%r3392, %rd2309;
	mul.lo.s32 	%r3393, %r3392, 65537;
	sub.s32 	%r3394, %r3391, %r3393;
	st.global.u32 	[%rd511], %r3394;
	add.s32 	%r3395, %r812, 65537;
	sub.s32 	%r3396, %r3395, %r3989;
	mul.wide.u32 	%rd2310, %r3396, -65535;
	shr.u64 	%rd2311, %rd2310, 48;
	cvt.u32.u64 	%r3397, %rd2311;
	mul.lo.s32 	%r3398, %r3397, 65537;
	sub.s32 	%r3399, %r3396, %r3398;
	st.global.u32 	[%rd512], %r3399;
	mul.lo.s32 	%r3400, %r811, %r786;
	mul.wide.u32 	%rd2312, %r3400, -65535;
	shr.u64 	%rd2313, %rd2312, 48;
	cvt.u32.u64 	%r3401, %rd2313;
	mul.lo.s32 	%r3402, %r3401, 65537;
	sub.s32 	%r816, %r3400, %r3402;
	mul.wide.u32 	%rd2314, %r3984, 4;
	add.s64 	%rd513, %rd274, %rd2314;
	ld.global.u32 	%r817, [%rd513];
	mul.wide.u32 	%rd2315, %r3983, 4;
	add.s64 	%rd514, %rd274, %rd2315;
	ld.global.u32 	%r818, [%rd514];
	setp.eq.s32 	%p503, %r818, 65536;
	setp.eq.s32 	%p504, %r816, 65536;
	and.pred  	%p505, %p504, %p503;
	@%p505 bra 	$L__BB11_603;

	mul.lo.s32 	%r3403, %r818, %r816;
	mul.wide.u32 	%rd2316, %r3403, -65535;
	shr.u64 	%rd2317, %rd2316, 48;
	cvt.u32.u64 	%r3404, %rd2317;
	mul.lo.s32 	%r3405, %r3404, 65537;
	sub.s32 	%r3990, %r3403, %r3405;

$L__BB11_603:
	add.s32 	%r3406, %r3990, %r817;
	mul.wide.u32 	%rd2318, %r3406, -65535;
	shr.u64 	%rd2319, %rd2318, 48;
	cvt.u32.u64 	%r3407, %rd2319;
	mul.lo.s32 	%r3408, %r3407, 65537;
	sub.s32 	%r3409, %r3406, %r3408;
	st.global.u32 	[%rd513], %r3409;
	add.s32 	%r3410, %r817, 65537;
	sub.s32 	%r3411, %r3410, %r3990;
	mul.wide.u32 	%rd2320, %r3411, -65535;
	shr.u64 	%rd2321, %rd2320, 48;
	cvt.u32.u64 	%r3412, %rd2321;
	mul.lo.s32 	%r3413, %r3412, 65537;
	sub.s32 	%r3414, %r3411, %r3413;
	st.global.u32 	[%rd514], %r3414;
	mul.lo.s32 	%r3415, %r816, %r786;
	mul.wide.u32 	%rd2322, %r3415, -65535;
	shr.u64 	%rd2323, %rd2322, 48;
	cvt.u32.u64 	%r3416, %rd2323;
	mul.lo.s32 	%r3417, %r3416, 65537;
	sub.s32 	%r3992, %r3415, %r3417;
	add.s32 	%r3984, %r3984, 4;
	add.s32 	%r3983, %r3983, 4;
	add.s32 	%r3991, %r3991, 4;
	add.s32 	%r3418, %r791, %r3991;
	setp.ne.s32 	%p506, %r3418, 0;
	@%p506 bra 	$L__BB11_595;

$L__BB11_604:
	setp.eq.s32 	%p507, %r789, 0;
	@%p507 bra 	$L__BB11_614;

	add.s32 	%r827, %r3991, %r3982;
	mul.wide.u32 	%rd2324, %r827, 4;
	add.s64 	%rd515, %rd274, %rd2324;
	ld.global.u32 	%r828, [%rd515];
	add.s32 	%r3420, %r827, %r784;
	mul.wide.u32 	%rd2325, %r3420, 4;
	add.s64 	%rd516, %rd274, %rd2325;
	ld.global.u32 	%r829, [%rd516];
	setp.eq.s32 	%p508, %r829, 65536;
	setp.eq.s32 	%p509, %r3992, 65536;
	and.pred  	%p510, %p509, %p508;
	mov.u32 	%r3993, 1;
	@%p510 bra 	$L__BB11_607;

	mul.lo.s32 	%r3421, %r829, %r3992;
	mul.wide.u32 	%rd2326, %r3421, -65535;
	shr.u64 	%rd2327, %rd2326, 48;
	cvt.u32.u64 	%r3422, %rd2327;
	mul.lo.s32 	%r3423, %r3422, 65537;
	sub.s32 	%r3993, %r3421, %r3423;

$L__BB11_607:
	add.s32 	%r3424, %r3993, %r828;
	mul.wide.u32 	%rd2328, %r3424, -65535;
	shr.u64 	%rd2329, %rd2328, 48;
	cvt.u32.u64 	%r3425, %rd2329;
	mul.lo.s32 	%r3426, %r3425, 65537;
	sub.s32 	%r3427, %r3424, %r3426;
	st.global.u32 	[%rd515], %r3427;
	add.s32 	%r3428, %r828, 65537;
	sub.s32 	%r3429, %r3428, %r3993;
	mul.wide.u32 	%rd2330, %r3429, -65535;
	shr.u64 	%rd2331, %rd2330, 48;
	cvt.u32.u64 	%r3430, %rd2331;
	mul.lo.s32 	%r3431, %r3430, 65537;
	sub.s32 	%r3432, %r3429, %r3431;
	st.global.u32 	[%rd516], %r3432;
	mul.lo.s32 	%r3433, %r3992, %r786;
	mul.wide.u32 	%rd2332, %r3433, -65535;
	shr.u64 	%rd2333, %rd2332, 48;
	cvt.u32.u64 	%r3434, %rd2333;
	mul.lo.s32 	%r3435, %r3434, 65537;
	sub.s32 	%r832, %r3433, %r3435;
	setp.eq.s32 	%p511, %r789, 1;
	@%p511 bra 	$L__BB11_614;

	add.s32 	%r3437, %r827, 1;
	mov.u32 	%r3994, 1;
	mul.wide.u32 	%rd2334, %r3437, 4;
	add.s64 	%rd517, %rd274, %rd2334;
	ld.global.u32 	%r833, [%rd517];
	add.s32 	%r3438, %r3437, %r784;
	mul.wide.u32 	%rd2335, %r3438, 4;
	add.s64 	%rd518, %rd274, %rd2335;
	ld.global.u32 	%r834, [%rd518];
	setp.eq.s32 	%p512, %r834, 65536;
	setp.eq.s32 	%p513, %r832, 65536;
	and.pred  	%p514, %p513, %p512;
	@%p514 bra 	$L__BB11_610;

	mul.lo.s32 	%r3439, %r834, %r832;
	mul.wide.u32 	%rd2336, %r3439, -65535;
	shr.u64 	%rd2337, %rd2336, 48;
	cvt.u32.u64 	%r3440, %rd2337;
	mul.lo.s32 	%r3441, %r3440, 65537;
	sub.s32 	%r3994, %r3439, %r3441;

$L__BB11_610:
	add.s32 	%r3442, %r3994, %r833;
	mul.wide.u32 	%rd2338, %r3442, -65535;
	shr.u64 	%rd2339, %rd2338, 48;
	cvt.u32.u64 	%r3443, %rd2339;
	mul.lo.s32 	%r3444, %r3443, 65537;
	sub.s32 	%r3445, %r3442, %r3444;
	st.global.u32 	[%rd517], %r3445;
	add.s32 	%r3446, %r833, 65537;
	sub.s32 	%r3447, %r3446, %r3994;
	mul.wide.u32 	%rd2340, %r3447, -65535;
	shr.u64 	%rd2341, %rd2340, 48;
	cvt.u32.u64 	%r3448, %rd2341;
	mul.lo.s32 	%r3449, %r3448, 65537;
	sub.s32 	%r3450, %r3447, %r3449;
	st.global.u32 	[%rd518], %r3450;
	mul.lo.s32 	%r3451, %r832, %r786;
	mul.wide.u32 	%rd2342, %r3451, -65535;
	shr.u64 	%rd2343, %rd2342, 48;
	cvt.u32.u64 	%r3452, %rd2343;
	mul.lo.s32 	%r3453, %r3452, 65537;
	sub.s32 	%r837, %r3451, %r3453;
	setp.eq.s32 	%p515, %r789, 2;
	@%p515 bra 	$L__BB11_614;

	add.s32 	%r3455, %r827, 2;
	mul.wide.u32 	%rd2344, %r3455, 4;
	add.s64 	%rd519, %rd274, %rd2344;
	ld.global.u32 	%r838, [%rd519];
	add.s32 	%r3456, %r3455, %r784;
	mul.wide.u32 	%rd2345, %r3456, 4;
	add.s64 	%rd520, %rd274, %rd2345;
	ld.global.u32 	%r839, [%rd520];
	setp.eq.s32 	%p516, %r839, 65536;
	setp.eq.s32 	%p517, %r837, 65536;
	and.pred  	%p518, %p517, %p516;
	mov.u32 	%r3995, 1;
	@%p518 bra 	$L__BB11_613;

	mul.lo.s32 	%r3457, %r839, %r837;
	mul.wide.u32 	%rd2346, %r3457, -65535;
	shr.u64 	%rd2347, %rd2346, 48;
	cvt.u32.u64 	%r3458, %rd2347;
	mul.lo.s32 	%r3459, %r3458, 65537;
	sub.s32 	%r3995, %r3457, %r3459;

$L__BB11_613:
	add.s32 	%r3460, %r3995, %r838;
	mul.wide.u32 	%rd2348, %r3460, -65535;
	shr.u64 	%rd2349, %rd2348, 48;
	cvt.u32.u64 	%r3461, %rd2349;
	mul.lo.s32 	%r3462, %r3461, 65537;
	sub.s32 	%r3463, %r3460, %r3462;
	st.global.u32 	[%rd519], %r3463;
	add.s32 	%r3464, %r838, 65537;
	sub.s32 	%r3465, %r3464, %r3995;
	mul.wide.u32 	%rd2350, %r3465, -65535;
	shr.u64 	%rd2351, %rd2350, 48;
	cvt.u32.u64 	%r3466, %rd2351;
	mul.lo.s32 	%r3467, %r3466, 65537;
	sub.s32 	%r3468, %r3465, %r3467;
	st.global.u32 	[%rd520], %r3468;

$L__BB11_614:
	add.s32 	%r3982, %r3982, %r785;
	setp.lt.u32 	%p519, %r3982, 65536;
	@%p519 bra 	$L__BB11_593;

$L__BB11_630:
	add.s32 	%r3981, %r3981, 1;
	setp.lt.u32 	%p529, %r3981, 16;
	@%p529 bra 	$L__BB11_591;

	ld.param.u64 	%rd2474, [_Z14g_decode_batchPjS_S_S_S_S_S_S_S_S_S_S_S_S_S__param_9];
	cvta.to.global.u64 	%rd2473, %rd2474;
	ld.global.u32 	%r3579, [%rd279+262144];
	mul.wide.u32 	%rd2416, %r3579, -65535;
	shr.u64 	%rd2417, %rd2416, 48;
	cvt.u32.u64 	%r3580, %rd2417;
	mul.lo.s32 	%r3581, %r3580, 65537;
	sub.s32 	%r866, %r3579, %r3581;
	setp.eq.s32 	%p530, %r866, 65536;
	add.s64 	%rd2557, %rd2473, %rd1867;
	@%p530 bra 	$L__BB11_634;
	bra.uni 	$L__BB11_632;

$L__BB11_634:
	mov.u32 	%r4004, 0;

$L__BB11_635:
	add.s64 	%rd531, %rd2557, -16;
	ld.global.u32 	%r870, [%rd2557+-16];
	setp.eq.s32 	%p532, %r870, 65536;
	mov.u32 	%r4006, 1;
	mov.u32 	%r4005, %r4006;
	@%p532 bra 	$L__BB11_637;

	shl.b32 	%r3625, %r870, 16;
	mul.wide.u32 	%rd2435, %r3625, -65535;
	shr.u64 	%rd2436, %rd2435, 48;
	cvt.u32.u64 	%r3626, %rd2436;
	mul.lo.s32 	%r3627, %r3626, 65537;
	sub.s32 	%r4005, %r3625, %r3627;

$L__BB11_637:
	st.global.u32 	[%rd531], %r4005;
	ld.global.u32 	%r873, [%rd531+4];
	setp.eq.s32 	%p533, %r873, 65536;
	@%p533 bra 	$L__BB11_639;

	shl.b32 	%r3629, %r873, 16;
	mul.wide.u32 	%rd2437, %r3629, -65535;
	shr.u64 	%rd2438, %rd2437, 48;
	cvt.u32.u64 	%r3630, %rd2438;
	mul.lo.s32 	%r3631, %r3630, 65537;
	sub.s32 	%r4006, %r3629, %r3631;

$L__BB11_639:
	st.global.u32 	[%rd531+4], %r4006;
	ld.global.u32 	%r876, [%rd531+8];
	setp.eq.s32 	%p534, %r876, 65536;
	mov.u32 	%r4008, 1;
	mov.u32 	%r4007, %r4008;
	@%p534 bra 	$L__BB11_641;

	shl.b32 	%r3633, %r876, 16;
	mul.wide.u32 	%rd2439, %r3633, -65535;
	shr.u64 	%rd2440, %rd2439, 48;
	cvt.u32.u64 	%r3634, %rd2440;
	mul.lo.s32 	%r3635, %r3634, 65537;
	sub.s32 	%r4007, %r3633, %r3635;

$L__BB11_641:
	st.global.u32 	[%rd531+8], %r4007;
	ld.global.u32 	%r879, [%rd531+12];
	setp.eq.s32 	%p535, %r879, 65536;
	@%p535 bra 	$L__BB11_643;

	shl.b32 	%r3637, %r879, 16;
	mul.wide.u32 	%rd2441, %r3637, -65535;
	shr.u64 	%rd2442, %rd2441, 48;
	cvt.u32.u64 	%r3638, %rd2442;
	mul.lo.s32 	%r3639, %r3638, 65537;
	sub.s32 	%r4008, %r3637, %r3639;

$L__BB11_643:
	st.global.u32 	[%rd531+12], %r4008;
	ld.global.u32 	%r882, [%rd531+16];
	setp.eq.s32 	%p536, %r882, 65536;
	mov.u32 	%r4010, 1;
	mov.u32 	%r4009, %r4010;
	@%p536 bra 	$L__BB11_645;

	shl.b32 	%r3641, %r882, 16;
	mul.wide.u32 	%rd2443, %r3641, -65535;
	shr.u64 	%rd2444, %rd2443, 48;
	cvt.u32.u64 	%r3642, %rd2444;
	mul.lo.s32 	%r3643, %r3642, 65537;
	sub.s32 	%r4009, %r3641, %r3643;

$L__BB11_645:
	st.global.u32 	[%rd531+16], %r4009;
	ld.global.u32 	%r885, [%rd531+20];
	setp.eq.s32 	%p537, %r885, 65536;
	@%p537 bra 	$L__BB11_647;

	shl.b32 	%r3645, %r885, 16;
	mul.wide.u32 	%rd2445, %r3645, -65535;
	shr.u64 	%rd2446, %rd2445, 48;
	cvt.u32.u64 	%r3646, %rd2446;
	mul.lo.s32 	%r3647, %r3646, 65537;
	sub.s32 	%r4010, %r3645, %r3647;

$L__BB11_647:
	st.global.u32 	[%rd531+20], %r4010;
	ld.global.u32 	%r888, [%rd531+24];
	setp.eq.s32 	%p538, %r888, 65536;
	mov.u32 	%r4012, 1;
	mov.u32 	%r4011, %r4012;
	@%p538 bra 	$L__BB11_649;

	shl.b32 	%r3649, %r888, 16;
	mul.wide.u32 	%rd2447, %r3649, -65535;
	shr.u64 	%rd2448, %rd2447, 48;
	cvt.u32.u64 	%r3650, %rd2448;
	mul.lo.s32 	%r3651, %r3650, 65537;
	sub.s32 	%r4011, %r3649, %r3651;

$L__BB11_649:
	st.global.u32 	[%rd531+24], %r4011;
	ld.global.u32 	%r891, [%rd531+28];
	setp.eq.s32 	%p539, %r891, 65536;
	@%p539 bra 	$L__BB11_651;

	shl.b32 	%r3653, %r891, 16;
	mul.wide.u32 	%rd2449, %r3653, -65535;
	shr.u64 	%rd2450, %rd2449, 48;
	cvt.u32.u64 	%r3654, %rd2450;
	mul.lo.s32 	%r3655, %r3654, 65537;
	sub.s32 	%r4012, %r3653, %r3655;

$L__BB11_651:
	st.global.u32 	[%rd531+28], %r4012;
	add.s64 	%rd2557, %rd2557, 32;
	add.s32 	%r4004, %r4004, 8;
	setp.ne.s32 	%p540, %r4004, 65536;
	@%p540 bra 	$L__BB11_635;
	bra.uni 	$L__BB11_652;

$L__BB11_632:
	mov.u32 	%r4003, 0;

$L__BB11_633:
	ld.global.u32 	%r3583, [%rd2557+-16];
	mul.lo.s32 	%r3584, %r3583, %r866;
	mul.wide.u32 	%rd2419, %r3584, -65535;
	shr.u64 	%rd2420, %rd2419, 48;
	cvt.u32.u64 	%r3585, %rd2420;
	mul.lo.s32 	%r3586, %r3585, 65537;
	sub.s32 	%r3587, %r3584, %r3586;
	st.global.u32 	[%rd2557+-16], %r3587;
	ld.global.u32 	%r3588, [%rd2557+-12];
	mul.lo.s32 	%r3589, %r3588, %r866;
	mul.wide.u32 	%rd2421, %r3589, -65535;
	shr.u64 	%rd2422, %rd2421, 48;
	cvt.u32.u64 	%r3590, %rd2422;
	mul.lo.s32 	%r3591, %r3590, 65537;
	sub.s32 	%r3592, %r3589, %r3591;
	st.global.u32 	[%rd2557+-12], %r3592;
	ld.global.u32 	%r3593, [%rd2557+-8];
	mul.lo.s32 	%r3594, %r3593, %r866;
	mul.wide.u32 	%rd2423, %r3594, -65535;
	shr.u64 	%rd2424, %rd2423, 48;
	cvt.u32.u64 	%r3595, %rd2424;
	mul.lo.s32 	%r3596, %r3595, 65537;
	sub.s32 	%r3597, %r3594, %r3596;
	st.global.u32 	[%rd2557+-8], %r3597;
	ld.global.u32 	%r3598, [%rd2557+-4];
	mul.lo.s32 	%r3599, %r3598, %r866;
	mul.wide.u32 	%rd2425, %r3599, -65535;
	shr.u64 	%rd2426, %rd2425, 48;
	cvt.u32.u64 	%r3600, %rd2426;
	mul.lo.s32 	%r3601, %r3600, 65537;
	sub.s32 	%r3602, %r3599, %r3601;
	st.global.u32 	[%rd2557+-4], %r3602;
	ld.global.u32 	%r3603, [%rd2557];
	mul.lo.s32 	%r3604, %r3603, %r866;
	mul.wide.u32 	%rd2427, %r3604, -65535;
	shr.u64 	%rd2428, %rd2427, 48;
	cvt.u32.u64 	%r3605, %rd2428;
	mul.lo.s32 	%r3606, %r3605, 65537;
	sub.s32 	%r3607, %r3604, %r3606;
	st.global.u32 	[%rd2557], %r3607;
	ld.global.u32 	%r3608, [%rd2557+4];
	mul.lo.s32 	%r3609, %r3608, %r866;
	mul.wide.u32 	%rd2429, %r3609, -65535;
	shr.u64 	%rd2430, %rd2429, 48;
	cvt.u32.u64 	%r3610, %rd2430;
	mul.lo.s32 	%r3611, %r3610, 65537;
	sub.s32 	%r3612, %r3609, %r3611;
	st.global.u32 	[%rd2557+4], %r3612;
	ld.global.u32 	%r3613, [%rd2557+8];
	mul.lo.s32 	%r3614, %r3613, %r866;
	mul.wide.u32 	%rd2431, %r3614, -65535;
	shr.u64 	%rd2432, %rd2431, 48;
	cvt.u32.u64 	%r3615, %rd2432;
	mul.lo.s32 	%r3616, %r3615, 65537;
	sub.s32 	%r3617, %r3614, %r3616;
	st.global.u32 	[%rd2557+8], %r3617;
	ld.global.u32 	%r3618, [%rd2557+12];
	mul.lo.s32 	%r3619, %r3618, %r866;
	mul.wide.u32 	%rd2433, %r3619, -65535;
	shr.u64 	%rd2434, %rd2433, 48;
	cvt.u32.u64 	%r3620, %rd2434;
	mul.lo.s32 	%r3621, %r3620, 65537;
	sub.s32 	%r3622, %r3619, %r3621;
	st.global.u32 	[%rd2557+12], %r3622;
	add.s64 	%rd2557, %rd2557, 32;
	add.s32 	%r4003, %r4003, 8;
	setp.eq.s32 	%p531, %r4003, 65536;
	@%p531 bra 	$L__BB11_652;
	bra.uni 	$L__BB11_633;

$L__BB11_652:
	mov.u64 	%rd2559, 0;

$L__BB11_653:
	add.s64 	%rd2452, %rd274, %rd2559;
	ld.global.u8 	%rs72, [%rd2452];
	add.s64 	%rd2453, %rd270, %rd2559;
	st.global.u8 	[%rd2453], %rs72;
	add.s64 	%rd2559, %rd2559, 1;
	setp.lt.u64 	%p541, %rd2559, 131072;
	@%p541 bra 	$L__BB11_653;

	ret;

}

