{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1732130697208 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1732130697210 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 20 14:24:56 2024 " "Processing started: Wed Nov 20 14:24:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1732130697210 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1732130697210 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab11 -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab11 -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1732130697210 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1732130698349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_div-behavioral " "Found design unit 1: clock_div-behavioral" {  } { { "clock_div.vhd" "" { Text "C:/ECET349_Labs/Lab11/Lab11/clock_div.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732130699637 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_div " "Found entity 1: clock_div" {  } { { "clock_div.vhd" "" { Text "C:/ECET349_Labs/Lab11/Lab11/clock_div.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732130699637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732130699637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.bdf" "" { Schematic "C:/ECET349_Labs/Lab11/Lab11/top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732130699646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732130699646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_640x480.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_640x480.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_640x480-behavioral " "Found design unit 1: vga_640x480-behavioral" {  } { { "vga_640x480.vhd" "" { Text "C:/ECET349_Labs/Lab11/Lab11/vga_640x480.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732130699655 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_640x480 " "Found entity 1: vga_640x480" {  } { { "vga_640x480.vhd" "" { Text "C:/ECET349_Labs/Lab11/Lab11/vga_640x480.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732130699655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732130699655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_stripes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_stripes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_stripes-behavioral " "Found design unit 1: vga_stripes-behavioral" {  } { { "vga_stripes.vhd" "" { Text "C:/ECET349_Labs/Lab11/Lab11/vga_stripes.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732130699664 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_stripes " "Found entity 1: vga_stripes" {  } { { "vga_stripes.vhd" "" { Text "C:/ECET349_Labs/Lab11/Lab11/vga_stripes.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732130699664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732130699664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sprite_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sprite_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_sprite_rom-behavioral " "Found design unit 1: vga_sprite_rom-behavioral" {  } { { "vga_sprite_rom.vhd" "" { Text "C:/ECET349_Labs/Lab11/Lab11/vga_sprite_rom.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732130699674 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_sprite_rom " "Found entity 1: vga_sprite_rom" {  } { { "vga_sprite_rom.vhd" "" { Text "C:/ECET349_Labs/Lab11/Lab11/vga_sprite_rom.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732130699674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732130699674 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1732130699784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_640x480 vga_640x480:inst1 " "Elaborating entity \"vga_640x480\" for hierarchy \"vga_640x480:inst1\"" {  } { { "top.bdf" "inst1" { Schematic "C:/ECET349_Labs/Lab11/Lab11/top.bdf" { { 328 544 688 472 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732130699792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div clock_div:inst " "Elaborating entity \"clock_div\" for hierarchy \"clock_div:inst\"" {  } { { "top.bdf" "inst" { Schematic "C:/ECET349_Labs/Lab11/Lab11/top.bdf" { { 280 344 496 360 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732130699799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_sprite_rom vga_sprite_rom:inst3 " "Elaborating entity \"vga_sprite_rom\" for hierarchy \"vga_sprite_rom:inst3\"" {  } { { "top.bdf" "inst3" { Schematic "C:/ECET349_Labs/Lab11/Lab11/top.bdf" { { 360 728 904 472 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732130699807 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rom vga_sprite_rom.vhd(30) " "VHDL Signal Declaration warning at vga_sprite_rom.vhd(30): used implicit default value for signal \"rom\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vga_sprite_rom.vhd" "" { Text "C:/ECET349_Labs/Lab11/Lab11/vga_sprite_rom.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1732130699811 "|top|vga_sprite_rom:inst3"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "vga_sprite_rom:inst3\|rom " "RAM logic \"vga_sprite_rom:inst3\|rom\" is uninferred due to asynchronous read logic" {  } { { "vga_sprite_rom.vhd" "rom" { Text "C:/ECET349_Labs/Lab11/Lab11/vga_sprite_rom.vhd" 30 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1732130700109 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1732130700109 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 9600 C:/ECET349_Labs/Lab11/Lab11/loons.mif " "Memory depth (16384) in the design file differs from memory depth (9600) in the Memory Initialization File \"C:/ECET349_Labs/Lab11/Lab11/loons.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1732130700256 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "BLUE\[1\] GND " "Pin \"BLUE\[1\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "C:/ECET349_Labs/Lab11/Lab11/top.bdf" { { 448 960 1136 464 "BLUE\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732130722382 "|top|BLUE[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BLUE\[0\] GND " "Pin \"BLUE\[0\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "C:/ECET349_Labs/Lab11/Lab11/top.bdf" { { 448 960 1136 464 "BLUE\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732130722382 "|top|BLUE[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GREEN\[0\] GND " "Pin \"GREEN\[0\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "C:/ECET349_Labs/Lab11/Lab11/top.bdf" { { 400 968 1144 416 "GREEN\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732130722382 "|top|GREEN[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RED\[0\] GND " "Pin \"RED\[0\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "C:/ECET349_Labs/Lab11/Lab11/top.bdf" { { 360 968 1144 376 "RED\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732130722382 "|top|RED[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1732130722382 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1732130787943 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732130787943 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3897 " "Implemented 3897 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1732130788446 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1732130788446 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3873 " "Implemented 3873 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1732130788446 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1732130788446 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4657 " "Peak virtual memory: 4657 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1732130788511 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 20 14:26:28 2024 " "Processing ended: Wed Nov 20 14:26:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1732130788511 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:32 " "Elapsed time: 00:01:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1732130788511 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:31 " "Total CPU time (on all processors): 00:01:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1732130788511 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1732130788511 ""}
