$date
	Fri Jun 21 12:25:03 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var reg 1 ! clk $end
$upscope $end
$scope module testbench $end
$var reg 1 " rst $end
$upscope $end
$scope module testbench $end
$var wire 1 # data_out $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
1"
0!
$end
#5000
1!
#10000
0!
0"
#15000
1!
#20000
0!
#25000
1#
1!
#30000
0!
#35000
0#
1!
#40000
0!
#45000
1#
1!
#50000
0!
#55000
0#
1!
#60000
0!
#65000
1#
1!
#70000
0!
#75000
0#
1!
#80000
0!
#85000
1#
1!
#90000
0!
#95000
0#
1!
#100000
0!
#105000
1#
1!
#110000
0!
#115000
0#
1!
#120000
0!
#125000
1#
1!
#130000
0!
#135000
0#
1!
#140000
0!
#145000
1#
1!
#150000
0!
#155000
0#
1!
#160000
0!
#165000
1#
1!
#170000
0!
#175000
0#
1!
#180000
0!
#185000
1#
1!
#190000
0!
#195000
0#
1!
#200000
0!
#205000
1#
1!
#210000
0!
