$date
	Tue Oct 14 12:00:08 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module full_tb $end
$var wire 1 ! sum $end
$var wire 1 " cout $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % cin $end
$var wire 1 " cout $end
$var wire 1 & sumout1 $end
$var wire 1 ! sum $end
$var wire 1 ' carry2 $end
$var wire 1 ( carry1 $end
$scope module h1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 & sum $end
$var wire 1 ( cout $end
$upscope $end
$scope module h2 $end
$var wire 1 & a $end
$var wire 1 % b $end
$var wire 1 ! sum $end
$var wire 1 ' cout $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x(
x'
x&
x%
x$
x#
x"
x!
$end
#10
0!
0"
0'
0&
0%
0(
0$
0#
#20
1!
1"
1'
1%
#30
1&
1'
0%
1(
1$
#40
0!
0'
1%
#50
1!
1'
0%
0$
1(
1#
#60
0!
0'
1%
#70
0"
0&
0'
0%
0(
1$
#80
1!
1"
1'
1%
#90
