Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /local/xilinx-vivado/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a2d0c841b6ce4b8aa8be0e70972b2fe5 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tp3_exo1_behav xil_defaultlib.tp3_exo1 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.tp3_exo1
Built simulation snapshot tp3_exo1_behav
