$date
	Mon Feb  2 21:25:23 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module fulladder_sim $end
$var wire 1 ! s $end
$var wire 1 " cout $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$scope module fulladder $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % cin $end
$var wire 1 " cout $end
$var wire 1 & s1 $end
$var wire 1 ! s $end
$var wire 1 ' c2 $end
$var wire 1 ( c1 $end
$scope module ha1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 ( c $end
$var wire 1 & s $end
$upscope $end
$scope module ha2 $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 ' c $end
$var wire 1 ! s $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#100
1"
1'
1&
1%
1#
#200
1$
0#
#300
0"
1!
0'
0%
#400
