// Seed: 1435085890
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  if (1) assign id_2 = 1'h0;
  always @(posedge id_3) if (-1) id_2 <= -1;
  parameter id_5 = 1;
  localparam id_6 = id_1 - -1'b0;
  wire id_7;
  assign id_6 = id_5;
  wire id_8;
  wire id_9 = 1 - -1;
  wire id_10 = id_10;
  wand id_11 = id_4;
  supply1 id_12, id_13;
  wor id_14 = 1;
  assign id_2  = id_9 || ~|id_1;
  assign id_12 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_15;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_4,
      id_4
  );
  if (1) assign id_2 = 1'd0;
  always id_10 <= (id_11 ** -1);
endmodule
