Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Jan  8 22:32:39 2021
| Host         : LAPTOP-7J1GTMB0 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Taxi_control_sets_placed.rpt
| Design       : Taxi
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    64 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |           16 |
| No           | No                    | Yes                    |              50 |           18 |
| No           | Yes                   | No                     |               2 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              60 |           23 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+-----------------+------------------------+------------------+----------------+--------------+
|       Clock Signal      |  Enable Signal  |    Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+-----------------+------------------------+------------------+----------------+--------------+
|  fee_reg[5]_LDC_i_1_n_0 |                 | nolabel_line36/end_    |                1 |              1 |         1.00 |
| ~start__IBUF_BUFG       |                 | nolabel_line36/end_    |                1 |              1 |         1.00 |
|  clk_P_BUFG             |                 | dis[15]_i_3_n_0        |                1 |              1 |         1.00 |
|  clk_P_BUFG             |                 | work_reg_LDC_i_1_n_0   |                1 |              2 |         2.00 |
|  clk_P_BUFG             |                 | nolabel_line36/end_    |                1 |              2 |         2.00 |
|  clk_out_BUFG           |                 | nolabel_line36/end_    |                2 |              3 |         1.50 |
|  clk_P_BUFG             | fee[15]_i_1_n_0 | fee_reg[5]_LDC_i_1_n_0 |                1 |              4 |         4.00 |
|  clk_P_BUFG             | fee[15]_i_1_n_0 | nolabel_line36/end_    |                1 |              4 |         4.00 |
|  clk_P_BUFG             | cnd             | nolabel_line36/end_    |                3 |              4 |         1.33 |
|  clk_P_BUFG             | cnf[3]_i_1_n_0  | nolabel_line36/end_    |                1 |              4 |         4.00 |
|  clk_P_BUFG             | fee[15]_i_1_n_0 | dis[15]_i_3_n_0        |                6 |             12 |         2.00 |
|  clk_P_BUFG             | dis[15]_i_1_n_0 | dis[15]_i_3_n_0        |                4 |             16 |         4.00 |
|  clk_out_BUFG           | end__IBUF       | nolabel_line36/end_    |                7 |             16 |         2.29 |
|  clk_out_BUFG           |                 |                        |               16 |             32 |         2.00 |
|  clk_100M_IBUF_BUFG     |                 | nolabel_line36/end_    |               13 |             42 |         3.23 |
+-------------------------+-----------------+------------------------+------------------+----------------+--------------+


