-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity get_trig_vals is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    sin_addr_base_0_V : IN STD_LOGIC_VECTOR (13 downto 0);
    sin_addr_base_1_V : IN STD_LOGIC_VECTOR (13 downto 0);
    sin_addr_base_2_V : IN STD_LOGIC_VECTOR (13 downto 0);
    sin_addr_base_3_V : IN STD_LOGIC_VECTOR (13 downto 0);
    sin_addr_base_4_V : IN STD_LOGIC_VECTOR (13 downto 0);
    sin_addr_base_5_V : IN STD_LOGIC_VECTOR (13 downto 0);
    sin_addr_base_6_V : IN STD_LOGIC_VECTOR (13 downto 0);
    sin_addr_base_7_V : IN STD_LOGIC_VECTOR (13 downto 0);
    sin_addr_base_8_V : IN STD_LOGIC_VECTOR (13 downto 0);
    sin_addr_base_9_V : IN STD_LOGIC_VECTOR (13 downto 0);
    sin_addr_base_10_V : IN STD_LOGIC_VECTOR (13 downto 0);
    sin_addr_base_11_V : IN STD_LOGIC_VECTOR (13 downto 0);
    sin_addr_base_12_V : IN STD_LOGIC_VECTOR (13 downto 0);
    sin_addr_base_13_V : IN STD_LOGIC_VECTOR (13 downto 0);
    sin_addr_base_14_V : IN STD_LOGIC_VECTOR (13 downto 0);
    sin_addr_base_15_V : IN STD_LOGIC_VECTOR (13 downto 0);
    hw_sin_val_8_0_V : OUT STD_LOGIC_VECTOR (7 downto 0);
    hw_sin_val_8_0_V_ap_vld : OUT STD_LOGIC;
    hw_sin_val_8_1_V : OUT STD_LOGIC_VECTOR (7 downto 0);
    hw_sin_val_8_1_V_ap_vld : OUT STD_LOGIC;
    hw_sin_val_8_2_V : OUT STD_LOGIC_VECTOR (7 downto 0);
    hw_sin_val_8_2_V_ap_vld : OUT STD_LOGIC;
    hw_sin_val_8_3_V : OUT STD_LOGIC_VECTOR (7 downto 0);
    hw_sin_val_8_3_V_ap_vld : OUT STD_LOGIC;
    hw_sin_val_8_4_V : OUT STD_LOGIC_VECTOR (7 downto 0);
    hw_sin_val_8_4_V_ap_vld : OUT STD_LOGIC;
    hw_sin_val_8_5_V : OUT STD_LOGIC_VECTOR (7 downto 0);
    hw_sin_val_8_5_V_ap_vld : OUT STD_LOGIC;
    hw_sin_val_8_6_V : OUT STD_LOGIC_VECTOR (7 downto 0);
    hw_sin_val_8_6_V_ap_vld : OUT STD_LOGIC;
    hw_sin_val_8_7_V : OUT STD_LOGIC_VECTOR (7 downto 0);
    hw_sin_val_8_7_V_ap_vld : OUT STD_LOGIC;
    hw_sin_val_8_8_V : OUT STD_LOGIC_VECTOR (7 downto 0);
    hw_sin_val_8_8_V_ap_vld : OUT STD_LOGIC;
    hw_sin_val_8_9_V : OUT STD_LOGIC_VECTOR (7 downto 0);
    hw_sin_val_8_9_V_ap_vld : OUT STD_LOGIC;
    hw_sin_val_8_10_V : OUT STD_LOGIC_VECTOR (7 downto 0);
    hw_sin_val_8_10_V_ap_vld : OUT STD_LOGIC;
    hw_sin_val_8_11_V : OUT STD_LOGIC_VECTOR (7 downto 0);
    hw_sin_val_8_11_V_ap_vld : OUT STD_LOGIC;
    hw_sin_val_8_12_V : OUT STD_LOGIC_VECTOR (7 downto 0);
    hw_sin_val_8_12_V_ap_vld : OUT STD_LOGIC;
    hw_sin_val_8_13_V : OUT STD_LOGIC_VECTOR (7 downto 0);
    hw_sin_val_8_13_V_ap_vld : OUT STD_LOGIC;
    hw_sin_val_8_14_V : OUT STD_LOGIC_VECTOR (7 downto 0);
    hw_sin_val_8_14_V_ap_vld : OUT STD_LOGIC;
    hw_sin_val_8_15_V : OUT STD_LOGIC_VECTOR (7 downto 0);
    hw_sin_val_8_15_V_ap_vld : OUT STD_LOGIC;
    hw_sin_val_16_0_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    hw_sin_val_16_0_V_ap_vld : OUT STD_LOGIC;
    hw_sin_val_16_1_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    hw_sin_val_16_1_V_ap_vld : OUT STD_LOGIC;
    hw_sin_val_16_2_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    hw_sin_val_16_2_V_ap_vld : OUT STD_LOGIC;
    hw_sin_val_16_3_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    hw_sin_val_16_3_V_ap_vld : OUT STD_LOGIC;
    hw_sin_val_16_4_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    hw_sin_val_16_4_V_ap_vld : OUT STD_LOGIC;
    hw_sin_val_16_5_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    hw_sin_val_16_5_V_ap_vld : OUT STD_LOGIC;
    hw_sin_val_16_6_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    hw_sin_val_16_6_V_ap_vld : OUT STD_LOGIC;
    hw_sin_val_16_7_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    hw_sin_val_16_7_V_ap_vld : OUT STD_LOGIC;
    hw_sin_val_16_8_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    hw_sin_val_16_8_V_ap_vld : OUT STD_LOGIC;
    hw_sin_val_16_9_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    hw_sin_val_16_9_V_ap_vld : OUT STD_LOGIC;
    hw_sin_val_16_10_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    hw_sin_val_16_10_V_ap_vld : OUT STD_LOGIC;
    hw_sin_val_16_11_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    hw_sin_val_16_11_V_ap_vld : OUT STD_LOGIC;
    hw_sin_val_16_12_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    hw_sin_val_16_12_V_ap_vld : OUT STD_LOGIC;
    hw_sin_val_16_13_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    hw_sin_val_16_13_V_ap_vld : OUT STD_LOGIC;
    hw_sin_val_16_14_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    hw_sin_val_16_14_V_ap_vld : OUT STD_LOGIC;
    hw_sin_val_16_15_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    hw_sin_val_16_15_V_ap_vld : OUT STD_LOGIC;
    sin_rom_sel_0_V : IN STD_LOGIC_VECTOR (3 downto 0);
    sin_rom_sel_1_V : IN STD_LOGIC_VECTOR (3 downto 0);
    sin_rom_sel_2_V : IN STD_LOGIC_VECTOR (3 downto 0);
    sin_rom_sel_3_V : IN STD_LOGIC_VECTOR (3 downto 0);
    sin_rom_sel_4_V : IN STD_LOGIC_VECTOR (3 downto 0);
    sin_rom_sel_5_V : IN STD_LOGIC_VECTOR (3 downto 0);
    sin_rom_sel_6_V : IN STD_LOGIC_VECTOR (3 downto 0);
    sin_rom_sel_7_V : IN STD_LOGIC_VECTOR (3 downto 0);
    sin_rom_sel_8_V : IN STD_LOGIC_VECTOR (3 downto 0);
    sin_rom_sel_9_V : IN STD_LOGIC_VECTOR (3 downto 0);
    sin_rom_sel_10_V : IN STD_LOGIC_VECTOR (3 downto 0);
    sin_rom_sel_11_V : IN STD_LOGIC_VECTOR (3 downto 0);
    sin_rom_sel_12_V : IN STD_LOGIC_VECTOR (3 downto 0);
    sin_rom_sel_13_V : IN STD_LOGIC_VECTOR (3 downto 0);
    sin_rom_sel_14_V : IN STD_LOGIC_VECTOR (3 downto 0);
    sin_rom_sel_15_V : IN STD_LOGIC_VECTOR (3 downto 0);
    cos_addr_base_0_V : IN STD_LOGIC_VECTOR (13 downto 0);
    cos_addr_base_1_V : IN STD_LOGIC_VECTOR (13 downto 0);
    cos_addr_base_2_V : IN STD_LOGIC_VECTOR (13 downto 0);
    cos_addr_base_3_V : IN STD_LOGIC_VECTOR (13 downto 0);
    cos_addr_base_4_V : IN STD_LOGIC_VECTOR (13 downto 0);
    cos_addr_base_5_V : IN STD_LOGIC_VECTOR (13 downto 0);
    cos_addr_base_6_V : IN STD_LOGIC_VECTOR (13 downto 0);
    cos_addr_base_7_V : IN STD_LOGIC_VECTOR (13 downto 0);
    cos_addr_base_8_V : IN STD_LOGIC_VECTOR (13 downto 0);
    cos_addr_base_9_V : IN STD_LOGIC_VECTOR (13 downto 0);
    cos_addr_base_10_V : IN STD_LOGIC_VECTOR (13 downto 0);
    cos_addr_base_11_V : IN STD_LOGIC_VECTOR (13 downto 0);
    cos_addr_base_12_V : IN STD_LOGIC_VECTOR (13 downto 0);
    cos_addr_base_13_V : IN STD_LOGIC_VECTOR (13 downto 0);
    cos_addr_base_14_V : IN STD_LOGIC_VECTOR (13 downto 0);
    cos_addr_base_15_V : IN STD_LOGIC_VECTOR (13 downto 0);
    hw_cos_val_8_0_V : OUT STD_LOGIC_VECTOR (7 downto 0);
    hw_cos_val_8_0_V_ap_vld : OUT STD_LOGIC;
    hw_cos_val_8_1_V : OUT STD_LOGIC_VECTOR (7 downto 0);
    hw_cos_val_8_1_V_ap_vld : OUT STD_LOGIC;
    hw_cos_val_8_2_V : OUT STD_LOGIC_VECTOR (7 downto 0);
    hw_cos_val_8_2_V_ap_vld : OUT STD_LOGIC;
    hw_cos_val_8_3_V : OUT STD_LOGIC_VECTOR (7 downto 0);
    hw_cos_val_8_3_V_ap_vld : OUT STD_LOGIC;
    hw_cos_val_8_4_V : OUT STD_LOGIC_VECTOR (7 downto 0);
    hw_cos_val_8_4_V_ap_vld : OUT STD_LOGIC;
    hw_cos_val_8_5_V : OUT STD_LOGIC_VECTOR (7 downto 0);
    hw_cos_val_8_5_V_ap_vld : OUT STD_LOGIC;
    hw_cos_val_8_6_V : OUT STD_LOGIC_VECTOR (7 downto 0);
    hw_cos_val_8_6_V_ap_vld : OUT STD_LOGIC;
    hw_cos_val_8_7_V : OUT STD_LOGIC_VECTOR (7 downto 0);
    hw_cos_val_8_7_V_ap_vld : OUT STD_LOGIC;
    hw_cos_val_8_8_V : OUT STD_LOGIC_VECTOR (7 downto 0);
    hw_cos_val_8_8_V_ap_vld : OUT STD_LOGIC;
    hw_cos_val_8_9_V : OUT STD_LOGIC_VECTOR (7 downto 0);
    hw_cos_val_8_9_V_ap_vld : OUT STD_LOGIC;
    hw_cos_val_8_10_V : OUT STD_LOGIC_VECTOR (7 downto 0);
    hw_cos_val_8_10_V_ap_vld : OUT STD_LOGIC;
    hw_cos_val_8_11_V : OUT STD_LOGIC_VECTOR (7 downto 0);
    hw_cos_val_8_11_V_ap_vld : OUT STD_LOGIC;
    hw_cos_val_8_12_V : OUT STD_LOGIC_VECTOR (7 downto 0);
    hw_cos_val_8_12_V_ap_vld : OUT STD_LOGIC;
    hw_cos_val_8_13_V : OUT STD_LOGIC_VECTOR (7 downto 0);
    hw_cos_val_8_13_V_ap_vld : OUT STD_LOGIC;
    hw_cos_val_8_14_V : OUT STD_LOGIC_VECTOR (7 downto 0);
    hw_cos_val_8_14_V_ap_vld : OUT STD_LOGIC;
    hw_cos_val_8_15_V : OUT STD_LOGIC_VECTOR (7 downto 0);
    hw_cos_val_8_15_V_ap_vld : OUT STD_LOGIC;
    hw_cos_val_16_0_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    hw_cos_val_16_0_V_ap_vld : OUT STD_LOGIC;
    hw_cos_val_16_1_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    hw_cos_val_16_1_V_ap_vld : OUT STD_LOGIC;
    hw_cos_val_16_2_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    hw_cos_val_16_2_V_ap_vld : OUT STD_LOGIC;
    hw_cos_val_16_3_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    hw_cos_val_16_3_V_ap_vld : OUT STD_LOGIC;
    hw_cos_val_16_4_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    hw_cos_val_16_4_V_ap_vld : OUT STD_LOGIC;
    hw_cos_val_16_5_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    hw_cos_val_16_5_V_ap_vld : OUT STD_LOGIC;
    hw_cos_val_16_6_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    hw_cos_val_16_6_V_ap_vld : OUT STD_LOGIC;
    hw_cos_val_16_7_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    hw_cos_val_16_7_V_ap_vld : OUT STD_LOGIC;
    hw_cos_val_16_8_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    hw_cos_val_16_8_V_ap_vld : OUT STD_LOGIC;
    hw_cos_val_16_9_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    hw_cos_val_16_9_V_ap_vld : OUT STD_LOGIC;
    hw_cos_val_16_10_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    hw_cos_val_16_10_V_ap_vld : OUT STD_LOGIC;
    hw_cos_val_16_11_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    hw_cos_val_16_11_V_ap_vld : OUT STD_LOGIC;
    hw_cos_val_16_12_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    hw_cos_val_16_12_V_ap_vld : OUT STD_LOGIC;
    hw_cos_val_16_13_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    hw_cos_val_16_13_V_ap_vld : OUT STD_LOGIC;
    hw_cos_val_16_14_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    hw_cos_val_16_14_V_ap_vld : OUT STD_LOGIC;
    hw_cos_val_16_15_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    hw_cos_val_16_15_V_ap_vld : OUT STD_LOGIC;
    cos_rom_sel_0_V : IN STD_LOGIC_VECTOR (3 downto 0);
    cos_rom_sel_1_V : IN STD_LOGIC_VECTOR (3 downto 0);
    cos_rom_sel_2_V : IN STD_LOGIC_VECTOR (3 downto 0);
    cos_rom_sel_3_V : IN STD_LOGIC_VECTOR (3 downto 0);
    cos_rom_sel_4_V : IN STD_LOGIC_VECTOR (3 downto 0);
    cos_rom_sel_5_V : IN STD_LOGIC_VECTOR (3 downto 0);
    cos_rom_sel_6_V : IN STD_LOGIC_VECTOR (3 downto 0);
    cos_rom_sel_7_V : IN STD_LOGIC_VECTOR (3 downto 0);
    cos_rom_sel_8_V : IN STD_LOGIC_VECTOR (3 downto 0);
    cos_rom_sel_9_V : IN STD_LOGIC_VECTOR (3 downto 0);
    cos_rom_sel_10_V : IN STD_LOGIC_VECTOR (3 downto 0);
    cos_rom_sel_11_V : IN STD_LOGIC_VECTOR (3 downto 0);
    cos_rom_sel_12_V : IN STD_LOGIC_VECTOR (3 downto 0);
    cos_rom_sel_13_V : IN STD_LOGIC_VECTOR (3 downto 0);
    cos_rom_sel_14_V : IN STD_LOGIC_VECTOR (3 downto 0);
    cos_rom_sel_15_V : IN STD_LOGIC_VECTOR (3 downto 0) );
end;


architecture behav of get_trig_vals is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "get_trig_vals,hls_ip_2019_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcku15p-ffva1760-1LV-i,HLS_INPUT_CLOCK=2.700000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=2.280000,HLS_SYN_LAT=9,HLS_SYN_TPT=1,HLS_SYN_MEM=48,HLS_SYN_DSP=0,HLS_SYN_FF=24288,HLS_SYN_LUT=40134,HLS_VERSION=2019_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal hw_sin_val_8_0_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_sin_val_8_1_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_sin_val_8_2_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_sin_val_8_3_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_sin_val_8_4_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_sin_val_8_5_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_sin_val_8_6_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_sin_val_8_7_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_sin_val_8_8_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_sin_val_8_9_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_sin_val_8_10_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_sin_val_8_11_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_sin_val_8_12_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_sin_val_8_13_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_sin_val_8_14_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_sin_val_8_15_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_sin_val_16_0_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_sin_val_16_1_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_sin_val_16_2_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_sin_val_16_3_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_sin_val_16_4_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_sin_val_16_5_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_sin_val_16_6_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_sin_val_16_7_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_sin_val_16_8_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_sin_val_16_9_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_sin_val_16_10_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_sin_val_16_11_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_sin_val_16_12_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_sin_val_16_13_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_sin_val_16_14_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_sin_val_16_15_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_cos_val_8_0_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_cos_val_8_1_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_cos_val_8_2_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_cos_val_8_3_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_cos_val_8_4_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_cos_val_8_5_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_cos_val_8_6_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_cos_val_8_7_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_cos_val_8_8_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_cos_val_8_9_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_cos_val_8_10_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_cos_val_8_11_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_cos_val_8_12_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_cos_val_8_13_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_cos_val_8_14_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_cos_val_8_15_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_cos_val_16_0_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_cos_val_16_1_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_cos_val_16_2_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_cos_val_16_3_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_cos_val_16_4_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_cos_val_16_5_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_cos_val_16_6_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_cos_val_16_7_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_cos_val_16_8_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_cos_val_16_9_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_cos_val_16_10_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_cos_val_16_11_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_cos_val_16_12_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_cos_val_16_13_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_cos_val_16_14_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal hw_cos_val_16_15_V_1_state : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal hw_sin_val_8_0_V_1_data_reg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal hw_sin_val_8_0_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_sin_val_8_0_V_1_vld_in : STD_LOGIC;
    signal hw_sin_val_8_1_V_1_data_reg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal hw_sin_val_8_1_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_sin_val_8_1_V_1_vld_in : STD_LOGIC;
    signal hw_sin_val_8_2_V_1_data_reg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal hw_sin_val_8_2_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_sin_val_8_2_V_1_vld_in : STD_LOGIC;
    signal hw_sin_val_8_3_V_1_data_reg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal hw_sin_val_8_3_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_sin_val_8_3_V_1_vld_in : STD_LOGIC;
    signal hw_sin_val_8_4_V_1_data_reg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal hw_sin_val_8_4_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_sin_val_8_4_V_1_vld_in : STD_LOGIC;
    signal hw_sin_val_8_5_V_1_data_reg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal hw_sin_val_8_5_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_sin_val_8_5_V_1_vld_in : STD_LOGIC;
    signal hw_sin_val_8_6_V_1_data_reg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal hw_sin_val_8_6_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_sin_val_8_6_V_1_vld_in : STD_LOGIC;
    signal hw_sin_val_8_7_V_1_data_reg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal hw_sin_val_8_7_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_sin_val_8_7_V_1_vld_in : STD_LOGIC;
    signal hw_sin_val_8_8_V_1_data_reg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal hw_sin_val_8_8_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_sin_val_8_8_V_1_vld_in : STD_LOGIC;
    signal hw_sin_val_8_9_V_1_data_reg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal hw_sin_val_8_9_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_sin_val_8_9_V_1_vld_in : STD_LOGIC;
    signal hw_sin_val_8_10_V_1_data_reg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal hw_sin_val_8_10_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_sin_val_8_10_V_1_vld_in : STD_LOGIC;
    signal hw_sin_val_8_11_V_1_data_reg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal hw_sin_val_8_11_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_sin_val_8_11_V_1_vld_in : STD_LOGIC;
    signal hw_sin_val_8_12_V_1_data_reg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal hw_sin_val_8_12_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_sin_val_8_12_V_1_vld_in : STD_LOGIC;
    signal hw_sin_val_8_13_V_1_data_reg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal hw_sin_val_8_13_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_sin_val_8_13_V_1_vld_in : STD_LOGIC;
    signal hw_sin_val_8_14_V_1_data_reg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal hw_sin_val_8_14_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_sin_val_8_14_V_1_vld_in : STD_LOGIC;
    signal hw_sin_val_8_15_V_1_data_reg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal hw_sin_val_8_15_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_sin_val_8_15_V_1_vld_in : STD_LOGIC;
    signal hw_sin_val_16_0_V_1_data_reg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal hw_sin_val_16_0_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_sin_val_16_0_V_1_vld_in : STD_LOGIC;
    signal hw_sin_val_16_1_V_1_data_reg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal hw_sin_val_16_1_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_sin_val_16_1_V_1_vld_in : STD_LOGIC;
    signal hw_sin_val_16_2_V_1_data_reg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal hw_sin_val_16_2_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_sin_val_16_2_V_1_vld_in : STD_LOGIC;
    signal hw_sin_val_16_3_V_1_data_reg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal hw_sin_val_16_3_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_sin_val_16_3_V_1_vld_in : STD_LOGIC;
    signal hw_sin_val_16_4_V_1_data_reg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal hw_sin_val_16_4_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_sin_val_16_4_V_1_vld_in : STD_LOGIC;
    signal hw_sin_val_16_5_V_1_data_reg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal hw_sin_val_16_5_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_sin_val_16_5_V_1_vld_in : STD_LOGIC;
    signal hw_sin_val_16_6_V_1_data_reg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal hw_sin_val_16_6_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_sin_val_16_6_V_1_vld_in : STD_LOGIC;
    signal hw_sin_val_16_7_V_1_data_reg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal hw_sin_val_16_7_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_sin_val_16_7_V_1_vld_in : STD_LOGIC;
    signal hw_sin_val_16_8_V_1_data_reg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal hw_sin_val_16_8_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_sin_val_16_8_V_1_vld_in : STD_LOGIC;
    signal hw_sin_val_16_9_V_1_data_reg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal hw_sin_val_16_9_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_sin_val_16_9_V_1_vld_in : STD_LOGIC;
    signal hw_sin_val_16_10_V_1_data_reg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal hw_sin_val_16_10_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_sin_val_16_10_V_1_vld_in : STD_LOGIC;
    signal hw_sin_val_16_11_V_1_data_reg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal hw_sin_val_16_11_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_sin_val_16_11_V_1_vld_in : STD_LOGIC;
    signal hw_sin_val_16_12_V_1_data_reg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal hw_sin_val_16_12_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_sin_val_16_12_V_1_vld_in : STD_LOGIC;
    signal hw_sin_val_16_13_V_1_data_reg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal hw_sin_val_16_13_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_sin_val_16_13_V_1_vld_in : STD_LOGIC;
    signal hw_sin_val_16_14_V_1_data_reg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal hw_sin_val_16_14_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_sin_val_16_14_V_1_vld_in : STD_LOGIC;
    signal hw_sin_val_16_15_V_1_data_reg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal hw_sin_val_16_15_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_sin_val_16_15_V_1_vld_in : STD_LOGIC;
    signal hw_cos_val_8_0_V_1_data_reg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal hw_cos_val_8_0_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_cos_val_8_0_V_1_vld_in : STD_LOGIC;
    signal hw_cos_val_8_1_V_1_data_reg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal hw_cos_val_8_1_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_cos_val_8_1_V_1_vld_in : STD_LOGIC;
    signal hw_cos_val_8_2_V_1_data_reg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal hw_cos_val_8_2_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_cos_val_8_2_V_1_vld_in : STD_LOGIC;
    signal hw_cos_val_8_3_V_1_data_reg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal hw_cos_val_8_3_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_cos_val_8_3_V_1_vld_in : STD_LOGIC;
    signal hw_cos_val_8_4_V_1_data_reg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal hw_cos_val_8_4_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_cos_val_8_4_V_1_vld_in : STD_LOGIC;
    signal hw_cos_val_8_5_V_1_data_reg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal hw_cos_val_8_5_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_cos_val_8_5_V_1_vld_in : STD_LOGIC;
    signal hw_cos_val_8_6_V_1_data_reg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal hw_cos_val_8_6_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_cos_val_8_6_V_1_vld_in : STD_LOGIC;
    signal hw_cos_val_8_7_V_1_data_reg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal hw_cos_val_8_7_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_cos_val_8_7_V_1_vld_in : STD_LOGIC;
    signal hw_cos_val_8_8_V_1_data_reg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal hw_cos_val_8_8_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_cos_val_8_8_V_1_vld_in : STD_LOGIC;
    signal hw_cos_val_8_9_V_1_data_reg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal hw_cos_val_8_9_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_cos_val_8_9_V_1_vld_in : STD_LOGIC;
    signal hw_cos_val_8_10_V_1_data_reg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal hw_cos_val_8_10_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_cos_val_8_10_V_1_vld_in : STD_LOGIC;
    signal hw_cos_val_8_11_V_1_data_reg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal hw_cos_val_8_11_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_cos_val_8_11_V_1_vld_in : STD_LOGIC;
    signal hw_cos_val_8_12_V_1_data_reg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal hw_cos_val_8_12_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_cos_val_8_12_V_1_vld_in : STD_LOGIC;
    signal hw_cos_val_8_13_V_1_data_reg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal hw_cos_val_8_13_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_cos_val_8_13_V_1_vld_in : STD_LOGIC;
    signal hw_cos_val_8_14_V_1_data_reg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal hw_cos_val_8_14_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_cos_val_8_14_V_1_vld_in : STD_LOGIC;
    signal hw_cos_val_8_15_V_1_data_reg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal hw_cos_val_8_15_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_cos_val_8_15_V_1_vld_in : STD_LOGIC;
    signal hw_cos_val_16_0_V_1_data_reg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal hw_cos_val_16_0_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_cos_val_16_0_V_1_vld_in : STD_LOGIC;
    signal hw_cos_val_16_1_V_1_data_reg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal hw_cos_val_16_1_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_cos_val_16_1_V_1_vld_in : STD_LOGIC;
    signal hw_cos_val_16_2_V_1_data_reg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal hw_cos_val_16_2_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_cos_val_16_2_V_1_vld_in : STD_LOGIC;
    signal hw_cos_val_16_3_V_1_data_reg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal hw_cos_val_16_3_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_cos_val_16_3_V_1_vld_in : STD_LOGIC;
    signal hw_cos_val_16_4_V_1_data_reg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal hw_cos_val_16_4_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_cos_val_16_4_V_1_vld_in : STD_LOGIC;
    signal hw_cos_val_16_5_V_1_data_reg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal hw_cos_val_16_5_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_cos_val_16_5_V_1_vld_in : STD_LOGIC;
    signal hw_cos_val_16_6_V_1_data_reg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal hw_cos_val_16_6_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_cos_val_16_6_V_1_vld_in : STD_LOGIC;
    signal hw_cos_val_16_7_V_1_data_reg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal hw_cos_val_16_7_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_cos_val_16_7_V_1_vld_in : STD_LOGIC;
    signal hw_cos_val_16_8_V_1_data_reg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal hw_cos_val_16_8_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_cos_val_16_8_V_1_vld_in : STD_LOGIC;
    signal hw_cos_val_16_9_V_1_data_reg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal hw_cos_val_16_9_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_cos_val_16_9_V_1_vld_in : STD_LOGIC;
    signal hw_cos_val_16_10_V_1_data_reg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal hw_cos_val_16_10_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_cos_val_16_10_V_1_vld_in : STD_LOGIC;
    signal hw_cos_val_16_11_V_1_data_reg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal hw_cos_val_16_11_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_cos_val_16_11_V_1_vld_in : STD_LOGIC;
    signal hw_cos_val_16_12_V_1_data_reg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal hw_cos_val_16_12_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_cos_val_16_12_V_1_vld_in : STD_LOGIC;
    signal hw_cos_val_16_13_V_1_data_reg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal hw_cos_val_16_13_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_cos_val_16_13_V_1_vld_in : STD_LOGIC;
    signal hw_cos_val_16_14_V_1_data_reg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal hw_cos_val_16_14_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_cos_val_16_14_V_1_vld_in : STD_LOGIC;
    signal hw_cos_val_16_15_V_1_data_reg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal hw_cos_val_16_15_V_1_vld_reg : STD_LOGIC := '0';
    signal hw_cos_val_16_15_V_1_vld_in : STD_LOGIC;
    signal sin_tables_low_V_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal sin_tables_low_V_0_ce0 : STD_LOGIC;
    signal sin_tables_low_V_0_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sin_tables_low_V_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal sin_tables_low_V_1_ce0 : STD_LOGIC;
    signal sin_tables_low_V_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sin_tables_low_V_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal sin_tables_low_V_2_ce0 : STD_LOGIC;
    signal sin_tables_low_V_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sin_tables_low_V_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal sin_tables_low_V_3_ce0 : STD_LOGIC;
    signal sin_tables_low_V_3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sin_tables_low_V_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal sin_tables_low_V_4_ce0 : STD_LOGIC;
    signal sin_tables_low_V_4_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sin_tables_low_V_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal sin_tables_low_V_5_ce0 : STD_LOGIC;
    signal sin_tables_low_V_5_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sin_tables_low_V_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal sin_tables_low_V_6_ce0 : STD_LOGIC;
    signal sin_tables_low_V_6_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sin_tables_low_V_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal sin_tables_low_V_7_ce0 : STD_LOGIC;
    signal sin_tables_low_V_7_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sin_tables_low_V_8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal sin_tables_low_V_8_ce0 : STD_LOGIC;
    signal sin_tables_low_V_8_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sin_tables_low_V_9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal sin_tables_low_V_9_ce0 : STD_LOGIC;
    signal sin_tables_low_V_9_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sin_tables_low_V_10_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal sin_tables_low_V_10_ce0 : STD_LOGIC;
    signal sin_tables_low_V_10_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sin_tables_low_V_11_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal sin_tables_low_V_11_ce0 : STD_LOGIC;
    signal sin_tables_low_V_11_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sin_tables_low_V_12_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal sin_tables_low_V_12_ce0 : STD_LOGIC;
    signal sin_tables_low_V_12_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sin_tables_low_V_13_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal sin_tables_low_V_13_ce0 : STD_LOGIC;
    signal sin_tables_low_V_13_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sin_tables_low_V_14_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal sin_tables_low_V_14_ce0 : STD_LOGIC;
    signal sin_tables_low_V_14_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sin_tables_low_V_15_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal sin_tables_low_V_15_ce0 : STD_LOGIC;
    signal sin_tables_low_V_15_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sin_tables_high_V_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal sin_tables_high_V_0_ce0 : STD_LOGIC;
    signal sin_tables_high_V_0_q0 : STD_LOGIC_VECTOR (12 downto 0);
    signal sin_tables_high_V_0_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sin_tables_high_V_0_ce1 : STD_LOGIC;
    signal sin_tables_high_V_0_q1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sin_tables_high_V_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal sin_tables_high_V_1_ce0 : STD_LOGIC;
    signal sin_tables_high_V_1_q0 : STD_LOGIC_VECTOR (12 downto 0);
    signal sin_tables_high_V_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sin_tables_high_V_1_ce1 : STD_LOGIC;
    signal sin_tables_high_V_1_q1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sin_tables_high_V_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal sin_tables_high_V_2_ce0 : STD_LOGIC;
    signal sin_tables_high_V_2_q0 : STD_LOGIC_VECTOR (12 downto 0);
    signal sin_tables_high_V_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sin_tables_high_V_2_ce1 : STD_LOGIC;
    signal sin_tables_high_V_2_q1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sin_tables_high_V_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal sin_tables_high_V_3_ce0 : STD_LOGIC;
    signal sin_tables_high_V_3_q0 : STD_LOGIC_VECTOR (12 downto 0);
    signal sin_tables_high_V_3_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sin_tables_high_V_3_ce1 : STD_LOGIC;
    signal sin_tables_high_V_3_q1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sin_tables_high_V_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal sin_tables_high_V_4_ce0 : STD_LOGIC;
    signal sin_tables_high_V_4_q0 : STD_LOGIC_VECTOR (12 downto 0);
    signal sin_tables_high_V_4_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sin_tables_high_V_4_ce1 : STD_LOGIC;
    signal sin_tables_high_V_4_q1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sin_tables_high_V_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal sin_tables_high_V_5_ce0 : STD_LOGIC;
    signal sin_tables_high_V_5_q0 : STD_LOGIC_VECTOR (12 downto 0);
    signal sin_tables_high_V_5_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sin_tables_high_V_5_ce1 : STD_LOGIC;
    signal sin_tables_high_V_5_q1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sin_tables_high_V_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal sin_tables_high_V_6_ce0 : STD_LOGIC;
    signal sin_tables_high_V_6_q0 : STD_LOGIC_VECTOR (12 downto 0);
    signal sin_tables_high_V_6_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sin_tables_high_V_6_ce1 : STD_LOGIC;
    signal sin_tables_high_V_6_q1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sin_tables_high_V_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal sin_tables_high_V_7_ce0 : STD_LOGIC;
    signal sin_tables_high_V_7_q0 : STD_LOGIC_VECTOR (12 downto 0);
    signal sin_tables_high_V_7_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sin_tables_high_V_7_ce1 : STD_LOGIC;
    signal sin_tables_high_V_7_q1 : STD_LOGIC_VECTOR (12 downto 0);
    signal cos_tables_low_V_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal cos_tables_low_V_0_ce0 : STD_LOGIC;
    signal cos_tables_low_V_0_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal cos_tables_low_V_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal cos_tables_low_V_1_ce0 : STD_LOGIC;
    signal cos_tables_low_V_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal cos_tables_low_V_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal cos_tables_low_V_2_ce0 : STD_LOGIC;
    signal cos_tables_low_V_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal cos_tables_low_V_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal cos_tables_low_V_3_ce0 : STD_LOGIC;
    signal cos_tables_low_V_3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal cos_tables_low_V_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal cos_tables_low_V_4_ce0 : STD_LOGIC;
    signal cos_tables_low_V_4_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal cos_tables_low_V_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal cos_tables_low_V_5_ce0 : STD_LOGIC;
    signal cos_tables_low_V_5_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal cos_tables_low_V_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal cos_tables_low_V_6_ce0 : STD_LOGIC;
    signal cos_tables_low_V_6_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal cos_tables_low_V_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal cos_tables_low_V_7_ce0 : STD_LOGIC;
    signal cos_tables_low_V_7_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal cos_tables_low_V_8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal cos_tables_low_V_8_ce0 : STD_LOGIC;
    signal cos_tables_low_V_8_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal cos_tables_low_V_9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal cos_tables_low_V_9_ce0 : STD_LOGIC;
    signal cos_tables_low_V_9_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal cos_tables_low_V_10_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal cos_tables_low_V_10_ce0 : STD_LOGIC;
    signal cos_tables_low_V_10_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal cos_tables_low_V_11_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal cos_tables_low_V_11_ce0 : STD_LOGIC;
    signal cos_tables_low_V_11_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal cos_tables_low_V_12_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal cos_tables_low_V_12_ce0 : STD_LOGIC;
    signal cos_tables_low_V_12_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal cos_tables_low_V_13_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal cos_tables_low_V_13_ce0 : STD_LOGIC;
    signal cos_tables_low_V_13_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal cos_tables_low_V_14_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal cos_tables_low_V_14_ce0 : STD_LOGIC;
    signal cos_tables_low_V_14_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal cos_tables_low_V_15_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal cos_tables_low_V_15_ce0 : STD_LOGIC;
    signal cos_tables_low_V_15_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal cos_tables_high_V_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal cos_tables_high_V_0_ce0 : STD_LOGIC;
    signal cos_tables_high_V_0_q0 : STD_LOGIC_VECTOR (12 downto 0);
    signal cos_tables_high_V_0_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal cos_tables_high_V_0_ce1 : STD_LOGIC;
    signal cos_tables_high_V_0_q1 : STD_LOGIC_VECTOR (12 downto 0);
    signal cos_tables_high_V_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal cos_tables_high_V_1_ce0 : STD_LOGIC;
    signal cos_tables_high_V_1_q0 : STD_LOGIC_VECTOR (12 downto 0);
    signal cos_tables_high_V_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal cos_tables_high_V_1_ce1 : STD_LOGIC;
    signal cos_tables_high_V_1_q1 : STD_LOGIC_VECTOR (12 downto 0);
    signal cos_tables_high_V_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal cos_tables_high_V_2_ce0 : STD_LOGIC;
    signal cos_tables_high_V_2_q0 : STD_LOGIC_VECTOR (12 downto 0);
    signal cos_tables_high_V_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal cos_tables_high_V_2_ce1 : STD_LOGIC;
    signal cos_tables_high_V_2_q1 : STD_LOGIC_VECTOR (12 downto 0);
    signal cos_tables_high_V_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal cos_tables_high_V_3_ce0 : STD_LOGIC;
    signal cos_tables_high_V_3_q0 : STD_LOGIC_VECTOR (12 downto 0);
    signal cos_tables_high_V_3_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal cos_tables_high_V_3_ce1 : STD_LOGIC;
    signal cos_tables_high_V_3_q1 : STD_LOGIC_VECTOR (12 downto 0);
    signal cos_tables_high_V_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal cos_tables_high_V_4_ce0 : STD_LOGIC;
    signal cos_tables_high_V_4_q0 : STD_LOGIC_VECTOR (12 downto 0);
    signal cos_tables_high_V_4_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal cos_tables_high_V_4_ce1 : STD_LOGIC;
    signal cos_tables_high_V_4_q1 : STD_LOGIC_VECTOR (12 downto 0);
    signal cos_tables_high_V_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal cos_tables_high_V_5_ce0 : STD_LOGIC;
    signal cos_tables_high_V_5_q0 : STD_LOGIC_VECTOR (12 downto 0);
    signal cos_tables_high_V_5_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal cos_tables_high_V_5_ce1 : STD_LOGIC;
    signal cos_tables_high_V_5_q1 : STD_LOGIC_VECTOR (12 downto 0);
    signal cos_tables_high_V_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal cos_tables_high_V_6_ce0 : STD_LOGIC;
    signal cos_tables_high_V_6_q0 : STD_LOGIC_VECTOR (12 downto 0);
    signal cos_tables_high_V_6_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal cos_tables_high_V_6_ce1 : STD_LOGIC;
    signal cos_tables_high_V_6_q1 : STD_LOGIC_VECTOR (12 downto 0);
    signal cos_tables_high_V_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal cos_tables_high_V_7_ce0 : STD_LOGIC;
    signal cos_tables_high_V_7_q0 : STD_LOGIC_VECTOR (12 downto 0);
    signal cos_tables_high_V_7_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal cos_tables_high_V_7_ce1 : STD_LOGIC;
    signal cos_tables_high_V_7_q1 : STD_LOGIC_VECTOR (12 downto 0);
    signal cos_rom_sel_15_V_rea_reg_42538 : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_15_V_rea_reg_42538_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_15_V_rea_reg_42538_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_15_V_rea_reg_42538_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_15_V_rea_reg_42538_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_15_V_rea_reg_42538_pp0_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_15_V_rea_reg_42538_pp0_iter6_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_14_V_rea_reg_42558 : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_14_V_rea_reg_42558_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_14_V_rea_reg_42558_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_14_V_rea_reg_42558_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_14_V_rea_reg_42558_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_14_V_rea_reg_42558_pp0_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_14_V_rea_reg_42558_pp0_iter6_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_13_V_rea_reg_42578 : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_13_V_rea_reg_42578_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_13_V_rea_reg_42578_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_13_V_rea_reg_42578_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_13_V_rea_reg_42578_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_13_V_rea_reg_42578_pp0_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_12_V_rea_reg_42598 : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_12_V_rea_reg_42598_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_12_V_rea_reg_42598_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_12_V_rea_reg_42598_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_12_V_rea_reg_42598_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_12_V_rea_reg_42598_pp0_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_11_V_rea_reg_42618 : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_11_V_rea_reg_42618_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_11_V_rea_reg_42618_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_11_V_rea_reg_42618_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_11_V_rea_reg_42618_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_10_V_rea_reg_42638 : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_10_V_rea_reg_42638_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_10_V_rea_reg_42638_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_10_V_rea_reg_42638_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_10_V_rea_reg_42638_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_9_V_read_reg_42658 : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_9_V_read_reg_42658_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_9_V_read_reg_42658_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_9_V_read_reg_42658_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_9_V_read_reg_42658_pp0_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_8_V_read_reg_42678 : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_8_V_read_reg_42678_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_8_V_read_reg_42678_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_8_V_read_reg_42678_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_7_V_read_reg_42698 : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_7_V_read_reg_42698_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_7_V_read_reg_42698_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_7_V_read_reg_42698_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_6_V_read_reg_42718 : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_6_V_read_reg_42718_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_6_V_read_reg_42718_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_6_V_read_reg_42718_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_5_V_read_reg_42738 : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_5_V_read_reg_42738_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_5_V_read_reg_42738_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_5_V_read_reg_42738_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_4_V_read_reg_42758 : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_4_V_read_reg_42758_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_4_V_read_reg_42758_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_3_V_read_reg_42778 : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_3_V_read_reg_42778_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_3_V_read_reg_42778_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_2_V_read_reg_42798 : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_2_V_read_reg_42798_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_2_V_read_reg_42798_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_1_V_read_reg_42818 : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_1_V_read_reg_42818_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_1_V_read_reg_42818_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_rom_sel_1_V_read_reg_42818_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal cos_addr_base_15_V_r_reg_42838 : STD_LOGIC_VECTOR (13 downto 0);
    signal cos_addr_base_15_V_r_reg_42838_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal cos_addr_base_15_V_r_reg_42838_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal cos_addr_base_15_V_r_reg_42838_pp0_iter3_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal cos_addr_base_15_V_r_reg_42838_pp0_iter4_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal cos_addr_base_15_V_r_reg_42838_pp0_iter5_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal cos_addr_base_15_V_r_reg_42838_pp0_iter6_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal cos_addr_base_14_V_r_reg_42843 : STD_LOGIC_VECTOR (13 downto 0);
    signal cos_addr_base_14_V_r_reg_42843_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal cos_addr_base_14_V_r_reg_42843_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal cos_addr_base_14_V_r_reg_42843_pp0_iter3_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal cos_addr_base_14_V_r_reg_42843_pp0_iter4_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal cos_addr_base_14_V_r_reg_42843_pp0_iter5_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal cos_addr_base_13_V_r_reg_42848 : STD_LOGIC_VECTOR (13 downto 0);
    signal cos_addr_base_13_V_r_reg_42848_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal cos_addr_base_13_V_r_reg_42848_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal cos_addr_base_13_V_r_reg_42848_pp0_iter3_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal cos_addr_base_13_V_r_reg_42848_pp0_iter4_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal cos_addr_base_12_V_r_reg_42853 : STD_LOGIC_VECTOR (13 downto 0);
    signal cos_addr_base_12_V_r_reg_42853_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal cos_addr_base_12_V_r_reg_42853_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal cos_addr_base_12_V_r_reg_42853_pp0_iter3_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal cos_addr_base_12_V_r_reg_42853_pp0_iter4_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal cos_addr_base_11_V_r_reg_42858 : STD_LOGIC_VECTOR (13 downto 0);
    signal cos_addr_base_11_V_r_reg_42858_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal cos_addr_base_11_V_r_reg_42858_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal cos_addr_base_11_V_r_reg_42858_pp0_iter3_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal cos_addr_base_10_V_r_reg_42863 : STD_LOGIC_VECTOR (13 downto 0);
    signal cos_addr_base_10_V_r_reg_42863_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal cos_addr_base_10_V_r_reg_42863_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal cos_addr_base_10_V_r_reg_42863_pp0_iter3_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal cos_addr_base_9_V_re_reg_42868 : STD_LOGIC_VECTOR (13 downto 0);
    signal cos_addr_base_9_V_re_reg_42868_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal cos_addr_base_9_V_re_reg_42868_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal cos_addr_base_9_V_re_reg_42868_pp0_iter3_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal cos_addr_base_8_V_re_reg_42873 : STD_LOGIC_VECTOR (13 downto 0);
    signal cos_addr_base_8_V_re_reg_42873_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal cos_addr_base_8_V_re_reg_42873_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal cos_addr_base_7_V_re_reg_42878 : STD_LOGIC_VECTOR (13 downto 0);
    signal cos_addr_base_7_V_re_reg_42878_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal cos_addr_base_7_V_re_reg_42878_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal cos_addr_base_6_V_re_reg_42883 : STD_LOGIC_VECTOR (13 downto 0);
    signal cos_addr_base_6_V_re_reg_42883_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal cos_addr_base_5_V_re_reg_42888 : STD_LOGIC_VECTOR (13 downto 0);
    signal cos_addr_base_5_V_re_reg_42888_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal cos_addr_base_4_V_re_reg_42893 : STD_LOGIC_VECTOR (13 downto 0);
    signal cos_addr_base_3_V_re_reg_42898 : STD_LOGIC_VECTOR (13 downto 0);
    signal sin_rom_sel_15_V_rea_reg_42903 : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_15_V_rea_reg_42903_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_15_V_rea_reg_42903_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_15_V_rea_reg_42903_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_15_V_rea_reg_42903_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_15_V_rea_reg_42903_pp0_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_15_V_rea_reg_42903_pp0_iter6_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_14_V_rea_reg_42923 : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_14_V_rea_reg_42923_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_14_V_rea_reg_42923_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_14_V_rea_reg_42923_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_14_V_rea_reg_42923_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_14_V_rea_reg_42923_pp0_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_14_V_rea_reg_42923_pp0_iter6_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_13_V_rea_reg_42943 : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_13_V_rea_reg_42943_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_13_V_rea_reg_42943_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_13_V_rea_reg_42943_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_13_V_rea_reg_42943_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_13_V_rea_reg_42943_pp0_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_12_V_rea_reg_42963 : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_12_V_rea_reg_42963_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_12_V_rea_reg_42963_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_12_V_rea_reg_42963_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_12_V_rea_reg_42963_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_12_V_rea_reg_42963_pp0_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_11_V_rea_reg_42983 : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_11_V_rea_reg_42983_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_11_V_rea_reg_42983_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_11_V_rea_reg_42983_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_11_V_rea_reg_42983_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_10_V_rea_reg_43003 : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_10_V_rea_reg_43003_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_10_V_rea_reg_43003_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_10_V_rea_reg_43003_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_10_V_rea_reg_43003_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_9_V_read_reg_43023 : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_9_V_read_reg_43023_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_9_V_read_reg_43023_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_9_V_read_reg_43023_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_9_V_read_reg_43023_pp0_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_8_V_read_reg_43043 : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_8_V_read_reg_43043_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_8_V_read_reg_43043_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_8_V_read_reg_43043_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_7_V_read_reg_43063 : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_7_V_read_reg_43063_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_7_V_read_reg_43063_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_7_V_read_reg_43063_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_6_V_read_reg_43083 : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_6_V_read_reg_43083_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_6_V_read_reg_43083_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_6_V_read_reg_43083_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_5_V_read_reg_43103 : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_5_V_read_reg_43103_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_5_V_read_reg_43103_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_5_V_read_reg_43103_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_4_V_read_reg_43123 : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_4_V_read_reg_43123_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_4_V_read_reg_43123_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_3_V_read_reg_43143 : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_3_V_read_reg_43143_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_3_V_read_reg_43143_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_2_V_read_reg_43163 : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_2_V_read_reg_43163_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_2_V_read_reg_43163_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_1_V_read_reg_43183 : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_1_V_read_reg_43183_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_1_V_read_reg_43183_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_rom_sel_1_V_read_reg_43183_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sin_addr_base_15_V_r_reg_43203 : STD_LOGIC_VECTOR (13 downto 0);
    signal sin_addr_base_15_V_r_reg_43203_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal sin_addr_base_15_V_r_reg_43203_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal sin_addr_base_15_V_r_reg_43203_pp0_iter3_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal sin_addr_base_15_V_r_reg_43203_pp0_iter4_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal sin_addr_base_15_V_r_reg_43203_pp0_iter5_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal sin_addr_base_15_V_r_reg_43203_pp0_iter6_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal sin_addr_base_14_V_r_reg_43208 : STD_LOGIC_VECTOR (13 downto 0);
    signal sin_addr_base_14_V_r_reg_43208_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal sin_addr_base_14_V_r_reg_43208_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal sin_addr_base_14_V_r_reg_43208_pp0_iter3_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal sin_addr_base_14_V_r_reg_43208_pp0_iter4_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal sin_addr_base_14_V_r_reg_43208_pp0_iter5_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal sin_addr_base_13_V_r_reg_43213 : STD_LOGIC_VECTOR (13 downto 0);
    signal sin_addr_base_13_V_r_reg_43213_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal sin_addr_base_13_V_r_reg_43213_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal sin_addr_base_13_V_r_reg_43213_pp0_iter3_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal sin_addr_base_13_V_r_reg_43213_pp0_iter4_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal sin_addr_base_12_V_r_reg_43218 : STD_LOGIC_VECTOR (13 downto 0);
    signal sin_addr_base_12_V_r_reg_43218_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal sin_addr_base_12_V_r_reg_43218_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal sin_addr_base_12_V_r_reg_43218_pp0_iter3_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal sin_addr_base_12_V_r_reg_43218_pp0_iter4_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal sin_addr_base_11_V_r_reg_43223 : STD_LOGIC_VECTOR (13 downto 0);
    signal sin_addr_base_11_V_r_reg_43223_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal sin_addr_base_11_V_r_reg_43223_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal sin_addr_base_11_V_r_reg_43223_pp0_iter3_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal sin_addr_base_10_V_r_reg_43228 : STD_LOGIC_VECTOR (13 downto 0);
    signal sin_addr_base_10_V_r_reg_43228_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal sin_addr_base_10_V_r_reg_43228_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal sin_addr_base_10_V_r_reg_43228_pp0_iter3_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal sin_addr_base_9_V_re_reg_43233 : STD_LOGIC_VECTOR (13 downto 0);
    signal sin_addr_base_9_V_re_reg_43233_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal sin_addr_base_9_V_re_reg_43233_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal sin_addr_base_9_V_re_reg_43233_pp0_iter3_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal sin_addr_base_8_V_re_reg_43238 : STD_LOGIC_VECTOR (13 downto 0);
    signal sin_addr_base_8_V_re_reg_43238_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal sin_addr_base_8_V_re_reg_43238_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal sin_addr_base_7_V_re_reg_43243 : STD_LOGIC_VECTOR (13 downto 0);
    signal sin_addr_base_7_V_re_reg_43243_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal sin_addr_base_7_V_re_reg_43243_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal sin_addr_base_6_V_re_reg_43248 : STD_LOGIC_VECTOR (13 downto 0);
    signal sin_addr_base_6_V_re_reg_43248_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal sin_addr_base_5_V_re_reg_43253 : STD_LOGIC_VECTOR (13 downto 0);
    signal sin_addr_base_5_V_re_reg_43253_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal sin_addr_base_4_V_re_reg_43258 : STD_LOGIC_VECTOR (13 downto 0);
    signal sin_addr_base_3_V_re_reg_43263 : STD_LOGIC_VECTOR (13 downto 0);
    signal hw_sin_val_16_i_0_V_2_reg_43592 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln647_fu_26912_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln647_reg_43622 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln647_reg_43622_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln647_reg_43622_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_15_reg_43866 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_15_reg_43866_pp0_iter2_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_15_reg_43866_pp0_iter3_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln647_1_fu_26926_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln647_1_reg_43871 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln647_1_reg_43871_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln647_1_reg_43871_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_16_i_0_V_2_reg_44165 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln647_8_fu_26940_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln647_8_reg_44195 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln647_8_reg_44195_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln647_8_reg_44195_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_23_reg_44439 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_23_reg_44439_pp0_iter2_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_23_reg_44439_pp0_iter3_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln647_9_fu_26954_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln647_9_reg_44444 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln647_9_reg_44444_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln647_9_reg_44444_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_16_i_0_V_4_reg_44494 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_16_reg_44524 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_16_reg_44524_pp0_iter3_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln647_2_fu_26978_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln647_2_reg_44529 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln647_2_reg_44529_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_16_i_0_V_4_reg_44579 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_24_reg_44609 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_24_reg_44609_pp0_iter3_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln647_10_fu_27002_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln647_10_reg_44614 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln647_10_reg_44614_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_16_i_0_V_6_reg_44664 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_17_reg_44694 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_17_reg_44694_pp0_iter4_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln647_3_fu_27026_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln647_3_reg_44699 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln647_3_reg_44699_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_16_i_0_V_6_reg_44749 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_25_reg_44779 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_25_reg_44779_pp0_iter4_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln647_11_fu_27050_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln647_11_reg_44784 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln647_11_reg_44784_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_16_i_0_V_8_reg_44834 : STD_LOGIC_VECTOR (15 downto 0);
    signal hw_sin_val_8_i_V_0_4_fu_28595_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_0_4_reg_44869 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_1_4_fu_28631_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_1_4_reg_44888 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_2_4_fu_28667_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_2_4_reg_44907 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_3_4_fu_28703_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_3_4_reg_44926 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_4_4_fu_28739_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_4_4_reg_44945 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_5_4_fu_28775_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_5_4_reg_44964 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_6_4_fu_28811_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_6_4_reg_44983 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_7_4_fu_28847_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_7_4_reg_45002 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_8_4_fu_28883_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_8_4_reg_45021 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_9_4_fu_28919_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_9_4_reg_45040 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_10_4_fu_28955_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_10_4_reg_45059 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_11_4_fu_28991_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_11_4_reg_45078 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_12_4_fu_29027_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_12_4_reg_45097 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_13_4_fu_29063_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_13_4_reg_45116 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_14_4_fu_29099_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_14_4_reg_45135 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_15_4_fu_29135_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_15_4_reg_45154 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_18_reg_45173 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln647_4_fu_29181_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln647_4_reg_45178 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_16_i_0_V_8_reg_45233 : STD_LOGIC_VECTOR (15 downto 0);
    signal hw_cos_val_8_i_V_0_4_fu_30726_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_0_4_reg_45268 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_1_4_fu_30762_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_1_4_reg_45287 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_2_4_fu_30798_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_2_4_reg_45306 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_3_4_fu_30834_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_3_4_reg_45325 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_4_4_fu_30870_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_4_4_reg_45344 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_5_4_fu_30906_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_5_4_reg_45363 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_6_4_fu_30942_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_6_4_reg_45382 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_7_4_fu_30978_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_7_4_reg_45401 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_8_4_fu_31014_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_8_4_reg_45420 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_9_4_fu_31050_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_9_4_reg_45439 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_10_4_fu_31086_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_10_4_reg_45458 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_11_4_fu_31122_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_11_4_reg_45477 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_12_4_fu_31158_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_12_4_reg_45496 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_13_4_fu_31194_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_13_4_reg_45515 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_14_4_fu_31230_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_14_4_reg_45534 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_15_4_fu_31266_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_15_4_reg_45553 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_26_reg_45572 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln647_12_fu_31312_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln647_12_reg_45577 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_16_i_0_V_10_reg_45632 : STD_LOGIC_VECTOR (15 downto 0);
    signal hw_sin_val_16_i_0_V_11_reg_45652 : STD_LOGIC_VECTOR (15 downto 0);
    signal hw_sin_val_8_i_V_0_8_fu_32852_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_0_8_reg_45682 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_1_8_fu_32888_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_1_8_reg_45701 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_2_8_fu_32924_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_2_8_reg_45720 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_3_8_fu_32960_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_3_8_reg_45739 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_4_8_fu_32996_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_4_8_reg_45758 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_5_8_fu_33032_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_5_8_reg_45777 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_6_8_fu_33068_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_6_8_reg_45796 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_7_8_fu_33104_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_7_8_reg_45815 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_8_8_fu_33140_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_8_8_reg_45834 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_9_8_fu_33176_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_9_8_reg_45853 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_10_8_fu_33212_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_10_8_reg_45872 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_11_8_fu_33248_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_11_8_reg_45891 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_12_8_fu_33284_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_12_8_reg_45910 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_13_8_fu_33320_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_13_8_reg_45929 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_14_8_fu_33356_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_14_8_reg_45948 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_15_8_fu_33392_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_15_8_reg_45967 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_19_reg_45986 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln647_5_fu_33438_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln647_5_reg_45991 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_20_reg_46011 : STD_LOGIC_VECTOR (4 downto 0);
    signal hw_cos_val_16_i_0_V_10_reg_46046 : STD_LOGIC_VECTOR (15 downto 0);
    signal hw_cos_val_16_i_0_V_11_reg_46066 : STD_LOGIC_VECTOR (15 downto 0);
    signal hw_cos_val_8_i_V_0_8_fu_34988_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_0_8_reg_46096 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_1_8_fu_35024_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_1_8_reg_46115 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_2_8_fu_35060_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_2_8_reg_46134 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_3_8_fu_35096_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_3_8_reg_46153 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_4_8_fu_35132_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_4_8_reg_46172 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_5_8_fu_35168_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_5_8_reg_46191 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_6_8_fu_35204_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_6_8_reg_46210 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_7_8_fu_35240_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_7_8_reg_46229 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_8_8_fu_35276_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_8_8_reg_46248 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_9_8_fu_35312_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_9_8_reg_46267 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_10_8_fu_35348_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_10_8_reg_46286 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_11_8_fu_35384_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_11_8_reg_46305 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_12_8_fu_35420_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_12_8_reg_46324 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_13_8_fu_35456_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_13_8_reg_46343 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_14_8_fu_35492_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_14_8_reg_46362 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_15_8_fu_35528_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_15_8_reg_46381 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_27_reg_46400 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln647_13_fu_35574_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln647_13_reg_46405 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_28_reg_46425 : STD_LOGIC_VECTOR (4 downto 0);
    signal hw_sin_val_16_i_0_V_12_reg_46440 : STD_LOGIC_VECTOR (15 downto 0);
    signal hw_sin_val_16_i_0_V_13_reg_46460 : STD_LOGIC_VECTOR (15 downto 0);
    signal hw_sin_val_8_i_V_0_11_fu_37123_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_0_11_reg_46485 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_1_11_fu_37160_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_1_11_reg_46504 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_2_11_fu_37197_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_2_11_reg_46523 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_3_11_fu_37234_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_3_11_reg_46542 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_4_11_fu_37271_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_4_11_reg_46561 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_5_11_fu_37308_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_5_11_reg_46580 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_6_11_fu_37345_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_6_11_reg_46599 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_7_11_fu_37382_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_7_11_reg_46618 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_8_11_fu_37419_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_8_11_reg_46637 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_9_11_fu_37456_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_9_11_reg_46656 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_10_11_fu_37493_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_10_11_reg_46675 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_11_11_fu_37530_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_11_11_reg_46694 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_12_11_fu_37567_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_12_11_reg_46713 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_13_11_fu_37604_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_13_11_reg_46732 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_14_11_fu_37641_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_14_11_reg_46751 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_15_11_fu_37678_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_15_11_reg_46770 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_21_reg_46789 : STD_LOGIC_VECTOR (4 downto 0);
    signal hw_cos_val_16_i_0_V_12_reg_46799 : STD_LOGIC_VECTOR (15 downto 0);
    signal hw_cos_val_16_i_0_V_13_reg_46819 : STD_LOGIC_VECTOR (15 downto 0);
    signal hw_cos_val_8_i_V_0_11_fu_39260_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_0_11_reg_46844 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_1_11_fu_39297_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_1_11_reg_46863 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_2_11_fu_39334_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_2_11_reg_46882 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_3_11_fu_39371_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_3_11_reg_46901 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_4_11_fu_39408_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_4_11_reg_46920 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_5_11_fu_39445_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_5_11_reg_46939 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_6_11_fu_39482_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_6_11_reg_46958 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_7_11_fu_39519_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_7_11_reg_46977 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_8_11_fu_39556_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_8_11_reg_46996 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_9_11_fu_39593_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_9_11_reg_47015 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_10_11_fu_39630_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_10_11_reg_47034 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_11_11_fu_39667_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_11_11_reg_47053 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_12_11_fu_39704_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_12_11_reg_47072 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_13_11_fu_39741_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_13_11_reg_47091 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_14_11_fu_39778_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_14_11_reg_47110 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_15_11_fu_39815_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_15_11_reg_47129 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_29_reg_47148 : STD_LOGIC_VECTOR (4 downto 0);
    signal hw_sin_val_16_i_0_V_14_reg_47158 : STD_LOGIC_VECTOR (15 downto 0);
    signal hw_sin_val_8_i_V_0_13_fu_40226_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_0_13_reg_47183 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_1_13_fu_40263_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_1_13_reg_47202 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_2_13_fu_40300_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_2_13_reg_47221 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_3_13_fu_40337_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_3_13_reg_47240 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_4_13_fu_40374_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_4_13_reg_47259 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_5_13_fu_40411_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_5_13_reg_47278 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_6_13_fu_40448_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_6_13_reg_47297 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_7_13_fu_40485_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_7_13_reg_47316 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_8_13_fu_40522_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_8_13_reg_47335 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_9_13_fu_40559_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_9_13_reg_47354 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_10_13_fu_40596_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_10_13_reg_47373 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_11_13_fu_40633_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_11_13_reg_47392 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_12_13_fu_40670_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_12_13_reg_47411 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_13_13_fu_40707_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_13_13_reg_47430 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_14_13_fu_40744_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_14_13_reg_47449 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_15_13_fu_40781_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_15_13_reg_47468 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_16_i_0_V_14_reg_47492 : STD_LOGIC_VECTOR (15 downto 0);
    signal hw_cos_val_8_i_V_0_13_fu_41182_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_0_13_reg_47517 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_1_13_fu_41219_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_1_13_reg_47536 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_2_13_fu_41256_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_2_13_reg_47555 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_3_13_fu_41293_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_3_13_reg_47574 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_4_13_fu_41330_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_4_13_reg_47593 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_5_13_fu_41367_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_5_13_reg_47612 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_6_13_fu_41404_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_6_13_reg_47631 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_7_13_fu_41441_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_7_13_reg_47650 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_8_13_fu_41478_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_8_13_reg_47669 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_9_13_fu_41515_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_9_13_reg_47688 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_10_13_fu_41552_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_10_13_reg_47707 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_11_13_fu_41589_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_11_13_reg_47726 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_12_13_fu_41626_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_12_13_reg_47745 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_13_13_fu_41663_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_13_13_reg_47764 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_14_13_fu_41700_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_14_13_reg_47783 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_15_13_fu_41737_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_15_13_reg_47802 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_0_14_fu_41788_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_1_14_fu_41811_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_2_14_fu_41834_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_3_14_fu_41857_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_4_14_fu_41880_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_5_14_fu_41903_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_6_14_fu_41926_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_7_14_fu_41949_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_8_14_fu_41972_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_9_14_fu_41995_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_10_14_fu_42018_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_11_14_fu_42041_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_12_14_fu_42064_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_13_14_fu_42087_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_14_14_fu_42110_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_15_14_fu_42133_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_0_14_fu_42170_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_1_14_fu_42193_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_2_14_fu_42216_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_3_14_fu_42239_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_4_14_fu_42262_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_5_14_fu_42285_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_6_14_fu_42308_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_7_14_fu_42331_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_8_14_fu_42354_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_9_14_fu_42377_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_10_14_fu_42400_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_11_14_fu_42423_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_12_14_fu_42446_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_13_14_fu_42469_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_14_14_fu_42492_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_15_14_fu_42515_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_15_1_reg_2066 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_15_1_reg_2066 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_15_1_reg_2066 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_14_1_reg_2103 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_14_1_reg_2103 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_14_1_reg_2103 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_13_1_reg_2140 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_13_1_reg_2140 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_13_1_reg_2140 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_12_1_reg_2177 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_12_1_reg_2177 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_12_1_reg_2177 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_11_1_reg_2214 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_11_1_reg_2214 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_11_1_reg_2214 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_10_1_reg_2251 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_10_1_reg_2251 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_10_1_reg_2251 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_9_1_reg_2288 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_9_1_reg_2288 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_9_1_reg_2288 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_8_1_reg_2325 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_8_1_reg_2325 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_8_1_reg_2325 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_7_1_reg_2362 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_7_1_reg_2362 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_7_1_reg_2362 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_6_1_reg_2399 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_6_1_reg_2399 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_6_1_reg_2399 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_5_1_reg_2436 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_5_1_reg_2436 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_5_1_reg_2436 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_4_1_reg_2473 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_4_1_reg_2473 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_4_1_reg_2473 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_3_1_reg_2510 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_3_1_reg_2510 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_3_1_reg_2510 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_2_1_reg_2547 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_2_1_reg_2547 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_2_1_reg_2547 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_1_1_reg_2584 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_1_1_reg_2584 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_1_1_reg_2584 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_0_1_reg_2621 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_0_1_reg_2621 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_0_1_reg_2621 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_15_2_phi_fu_2661_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_15_2_reg_2658 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_hw_sin_val_16_i_V_14_2_phi_fu_2714_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_14_2_reg_2711 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_13_2_phi_fu_2767_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_13_2_reg_2764 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_12_2_phi_fu_2820_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_12_2_reg_2817 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_11_2_phi_fu_2873_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_11_2_reg_2870 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_10_2_phi_fu_2926_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_10_2_reg_2923 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_9_2_phi_fu_2979_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_9_2_reg_2976 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_8_2_phi_fu_3032_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_8_2_reg_3029 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_7_2_phi_fu_3085_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_7_2_reg_3082 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_6_2_phi_fu_3138_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_6_2_reg_3135 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_5_2_phi_fu_3191_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_5_2_reg_3188 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_4_2_phi_fu_3244_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_4_2_reg_3241 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_3_2_phi_fu_3297_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_3_2_reg_3294 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_2_2_phi_fu_3350_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_2_2_reg_3347 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_1_2_phi_fu_3403_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_1_2_reg_3400 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_0_2_phi_fu_3456_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_0_2_reg_3453 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_15_1_reg_3506 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_15_1_reg_3506 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_15_1_reg_3506 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_14_1_reg_3543 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_14_1_reg_3543 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_14_1_reg_3543 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_13_1_reg_3580 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_13_1_reg_3580 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_13_1_reg_3580 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_12_1_reg_3617 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_12_1_reg_3617 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_12_1_reg_3617 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_11_1_reg_3654 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_11_1_reg_3654 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_11_1_reg_3654 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_10_1_reg_3691 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_10_1_reg_3691 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_10_1_reg_3691 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_9_1_reg_3728 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_9_1_reg_3728 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_9_1_reg_3728 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_8_1_reg_3765 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_8_1_reg_3765 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_8_1_reg_3765 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_7_1_reg_3802 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_7_1_reg_3802 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_7_1_reg_3802 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_6_1_reg_3839 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_6_1_reg_3839 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_6_1_reg_3839 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_5_1_reg_3876 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_5_1_reg_3876 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_5_1_reg_3876 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_4_1_reg_3913 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_4_1_reg_3913 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_4_1_reg_3913 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_3_1_reg_3950 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_3_1_reg_3950 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_3_1_reg_3950 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_2_1_reg_3987 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_2_1_reg_3987 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_2_1_reg_3987 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_1_1_reg_4024 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_1_1_reg_4024 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_1_1_reg_4024 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_0_1_reg_4061 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_0_1_reg_4061 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_0_1_reg_4061 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_15_2_phi_fu_4101_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_15_2_reg_4098 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_14_2_phi_fu_4154_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_14_2_reg_4151 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_13_2_phi_fu_4207_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_13_2_reg_4204 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_12_2_phi_fu_4260_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_12_2_reg_4257 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_11_2_phi_fu_4313_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_11_2_reg_4310 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_10_2_phi_fu_4366_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_10_2_reg_4363 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_9_2_phi_fu_4419_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_9_2_reg_4416 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_8_2_phi_fu_4472_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_8_2_reg_4469 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_7_2_phi_fu_4525_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_7_2_reg_4522 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_6_2_phi_fu_4578_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_6_2_reg_4575 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_5_2_phi_fu_4631_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_5_2_reg_4628 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_4_2_phi_fu_4684_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_4_2_reg_4681 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_3_2_phi_fu_4737_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_3_2_reg_4734 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_2_2_phi_fu_4790_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_2_2_reg_4787 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_1_2_phi_fu_4843_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_1_2_reg_4840 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_0_2_phi_fu_4896_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_0_2_reg_4893 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_15_3_reg_4946 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_15_3_reg_4946 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_15_3_reg_4946 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_15_3_reg_4946 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_14_3_reg_4998 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_14_3_reg_4998 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_14_3_reg_4998 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_14_3_reg_4998 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_13_3_reg_5050 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_13_3_reg_5050 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_13_3_reg_5050 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_13_3_reg_5050 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_12_3_reg_5102 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_12_3_reg_5102 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_12_3_reg_5102 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_12_3_reg_5102 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_11_3_reg_5154 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_11_3_reg_5154 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_11_3_reg_5154 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_11_3_reg_5154 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_10_3_reg_5206 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_10_3_reg_5206 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_10_3_reg_5206 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_10_3_reg_5206 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_9_3_reg_5258 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_9_3_reg_5258 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_9_3_reg_5258 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_9_3_reg_5258 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_8_3_reg_5310 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_8_3_reg_5310 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_8_3_reg_5310 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_8_3_reg_5310 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_7_3_reg_5362 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_7_3_reg_5362 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_7_3_reg_5362 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_7_3_reg_5362 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_6_3_reg_5414 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_6_3_reg_5414 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_6_3_reg_5414 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_6_3_reg_5414 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_5_3_reg_5466 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_5_3_reg_5466 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_5_3_reg_5466 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_5_3_reg_5466 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_4_3_reg_5518 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_4_3_reg_5518 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_4_3_reg_5518 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_4_3_reg_5518 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_3_3_reg_5570 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_3_3_reg_5570 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_3_3_reg_5570 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_3_3_reg_5570 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_2_3_reg_5622 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_2_3_reg_5622 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_2_3_reg_5622 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_2_3_reg_5622 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_1_3_reg_5674 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_1_3_reg_5674 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_1_3_reg_5674 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_1_3_reg_5674 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_0_3_reg_5726 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_0_3_reg_5726 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_0_3_reg_5726 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_0_3_reg_5726 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_15_4_phi_fu_5781_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_15_4_reg_5778 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_14_4_phi_fu_5834_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_14_4_reg_5831 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_13_4_phi_fu_5887_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_13_4_reg_5884 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_12_4_phi_fu_5940_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_12_4_reg_5937 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_11_4_phi_fu_5993_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_11_4_reg_5990 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_10_4_phi_fu_6046_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_10_4_reg_6043 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_9_4_phi_fu_6099_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_9_4_reg_6096 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_8_4_phi_fu_6152_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_8_4_reg_6149 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_7_4_phi_fu_6205_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_7_4_reg_6202 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_6_4_phi_fu_6258_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_6_4_reg_6255 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_5_4_phi_fu_6311_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_5_4_reg_6308 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_4_4_phi_fu_6364_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_4_4_reg_6361 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_3_4_phi_fu_6417_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_3_4_reg_6414 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_2_4_phi_fu_6470_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_2_4_reg_6467 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_1_4_phi_fu_6523_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_1_4_reg_6520 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_0_4_phi_fu_6576_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_0_4_reg_6573 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_15_3_reg_6626 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_15_3_reg_6626 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_15_3_reg_6626 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_15_3_reg_6626 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_14_3_reg_6678 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_14_3_reg_6678 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_14_3_reg_6678 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_14_3_reg_6678 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_13_3_reg_6730 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_13_3_reg_6730 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_13_3_reg_6730 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_13_3_reg_6730 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_12_3_reg_6782 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_12_3_reg_6782 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_12_3_reg_6782 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_12_3_reg_6782 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_11_3_reg_6834 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_11_3_reg_6834 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_11_3_reg_6834 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_11_3_reg_6834 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_10_3_reg_6886 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_10_3_reg_6886 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_10_3_reg_6886 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_10_3_reg_6886 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_9_3_reg_6938 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_9_3_reg_6938 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_9_3_reg_6938 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_9_3_reg_6938 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_8_3_reg_6990 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_8_3_reg_6990 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_8_3_reg_6990 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_8_3_reg_6990 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_7_3_reg_7042 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_7_3_reg_7042 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_7_3_reg_7042 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_7_3_reg_7042 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_6_3_reg_7094 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_6_3_reg_7094 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_6_3_reg_7094 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_6_3_reg_7094 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_5_3_reg_7146 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_5_3_reg_7146 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_5_3_reg_7146 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_5_3_reg_7146 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_4_3_reg_7198 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_4_3_reg_7198 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_4_3_reg_7198 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_4_3_reg_7198 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_3_3_reg_7250 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_3_3_reg_7250 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_3_3_reg_7250 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_3_3_reg_7250 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_2_3_reg_7302 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_2_3_reg_7302 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_2_3_reg_7302 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_2_3_reg_7302 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_1_3_reg_7354 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_1_3_reg_7354 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_1_3_reg_7354 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_1_3_reg_7354 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_0_3_reg_7406 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_0_3_reg_7406 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_0_3_reg_7406 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_0_3_reg_7406 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_15_4_phi_fu_7461_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_15_4_reg_7458 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_14_4_phi_fu_7514_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_14_4_reg_7511 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_13_4_phi_fu_7567_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_13_4_reg_7564 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_12_4_phi_fu_7620_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_12_4_reg_7617 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_11_4_phi_fu_7673_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_11_4_reg_7670 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_10_4_phi_fu_7726_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_10_4_reg_7723 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_9_4_phi_fu_7779_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_9_4_reg_7776 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_8_4_phi_fu_7832_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_8_4_reg_7829 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_7_4_phi_fu_7885_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_7_4_reg_7882 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_6_4_phi_fu_7938_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_6_4_reg_7935 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_5_4_phi_fu_7991_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_5_4_reg_7988 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_4_4_phi_fu_8044_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_4_4_reg_8041 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_3_4_phi_fu_8097_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_3_4_reg_8094 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_2_4_phi_fu_8150_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_2_4_reg_8147 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_1_4_phi_fu_8203_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_1_4_reg_8200 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_0_4_phi_fu_8256_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_0_4_reg_8253 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_15_5_reg_8306 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_15_5_reg_8306 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_15_5_reg_8306 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_15_5_reg_8306 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_15_5_reg_8306 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_14_5_reg_8358 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_14_5_reg_8358 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_14_5_reg_8358 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_14_5_reg_8358 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_14_5_reg_8358 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_13_5_reg_8410 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_13_5_reg_8410 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_13_5_reg_8410 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_13_5_reg_8410 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_13_5_reg_8410 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_12_5_reg_8462 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_12_5_reg_8462 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_12_5_reg_8462 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_12_5_reg_8462 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_12_5_reg_8462 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_11_5_reg_8514 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_11_5_reg_8514 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_11_5_reg_8514 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_11_5_reg_8514 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_11_5_reg_8514 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_10_5_reg_8566 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_10_5_reg_8566 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_10_5_reg_8566 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_10_5_reg_8566 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_10_5_reg_8566 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_9_5_reg_8618 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_9_5_reg_8618 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_9_5_reg_8618 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_9_5_reg_8618 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_9_5_reg_8618 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_8_5_reg_8670 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_8_5_reg_8670 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_8_5_reg_8670 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_8_5_reg_8670 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_8_5_reg_8670 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_7_5_reg_8722 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_7_5_reg_8722 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_7_5_reg_8722 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_7_5_reg_8722 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_7_5_reg_8722 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_6_5_reg_8774 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_6_5_reg_8774 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_6_5_reg_8774 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_6_5_reg_8774 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_6_5_reg_8774 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_5_5_reg_8826 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_5_5_reg_8826 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_5_5_reg_8826 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_5_5_reg_8826 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_5_5_reg_8826 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_4_5_reg_8878 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_4_5_reg_8878 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_4_5_reg_8878 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_4_5_reg_8878 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_4_5_reg_8878 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_3_5_reg_8930 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_3_5_reg_8930 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_3_5_reg_8930 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_3_5_reg_8930 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_3_5_reg_8930 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_2_5_reg_8982 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_2_5_reg_8982 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_2_5_reg_8982 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_2_5_reg_8982 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_2_5_reg_8982 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_1_5_reg_9034 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_1_5_reg_9034 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_1_5_reg_9034 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_1_5_reg_9034 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_1_5_reg_9034 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_0_5_reg_9086 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_0_5_reg_9086 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_0_5_reg_9086 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_0_5_reg_9086 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_0_5_reg_9086 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_15_6_phi_fu_9141_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_15_6_reg_9138 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_14_6_phi_fu_9194_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_14_6_reg_9191 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_13_6_phi_fu_9247_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_13_6_reg_9244 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_12_6_phi_fu_9300_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_12_6_reg_9297 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_11_6_phi_fu_9353_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_11_6_reg_9350 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_10_6_phi_fu_9406_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_10_6_reg_9403 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_9_6_phi_fu_9459_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_9_6_reg_9456 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_8_6_phi_fu_9512_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_8_6_reg_9509 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_7_6_phi_fu_9565_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_7_6_reg_9562 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_6_6_phi_fu_9618_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_6_6_reg_9615 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_5_6_phi_fu_9671_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_5_6_reg_9668 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_4_6_phi_fu_9724_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_4_6_reg_9721 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_3_6_phi_fu_9777_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_3_6_reg_9774 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_2_6_phi_fu_9830_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_2_6_reg_9827 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_1_6_phi_fu_9883_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_1_6_reg_9880 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_0_6_phi_fu_9936_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_0_6_reg_9933 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_15_5_reg_9986 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_15_5_reg_9986 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_15_5_reg_9986 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_15_5_reg_9986 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_15_5_reg_9986 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_14_5_reg_10038 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_14_5_reg_10038 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_14_5_reg_10038 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_14_5_reg_10038 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_14_5_reg_10038 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_13_5_reg_10090 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_13_5_reg_10090 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_13_5_reg_10090 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_13_5_reg_10090 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_13_5_reg_10090 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_12_5_reg_10142 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_12_5_reg_10142 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_12_5_reg_10142 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_12_5_reg_10142 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_12_5_reg_10142 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_11_5_reg_10194 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_11_5_reg_10194 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_11_5_reg_10194 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_11_5_reg_10194 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_11_5_reg_10194 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_10_5_reg_10246 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_10_5_reg_10246 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_10_5_reg_10246 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_10_5_reg_10246 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_10_5_reg_10246 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_9_5_reg_10298 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_9_5_reg_10298 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_9_5_reg_10298 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_9_5_reg_10298 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_9_5_reg_10298 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_8_5_reg_10350 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_8_5_reg_10350 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_8_5_reg_10350 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_8_5_reg_10350 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_8_5_reg_10350 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_7_5_reg_10402 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_7_5_reg_10402 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_7_5_reg_10402 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_7_5_reg_10402 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_7_5_reg_10402 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_6_5_reg_10454 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_6_5_reg_10454 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_6_5_reg_10454 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_6_5_reg_10454 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_6_5_reg_10454 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_5_5_reg_10506 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_5_5_reg_10506 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_5_5_reg_10506 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_5_5_reg_10506 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_5_5_reg_10506 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_4_5_reg_10558 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_4_5_reg_10558 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_4_5_reg_10558 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_4_5_reg_10558 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_4_5_reg_10558 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_3_5_reg_10610 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_3_5_reg_10610 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_3_5_reg_10610 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_3_5_reg_10610 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_3_5_reg_10610 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_2_5_reg_10662 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_2_5_reg_10662 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_2_5_reg_10662 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_2_5_reg_10662 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_2_5_reg_10662 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_1_5_reg_10714 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_1_5_reg_10714 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_1_5_reg_10714 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_1_5_reg_10714 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_1_5_reg_10714 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_0_5_reg_10766 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_0_5_reg_10766 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_0_5_reg_10766 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_0_5_reg_10766 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_0_5_reg_10766 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_15_6_phi_fu_10821_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_15_6_reg_10818 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_14_6_phi_fu_10874_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_14_6_reg_10871 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_13_6_phi_fu_10927_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_13_6_reg_10924 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_12_6_phi_fu_10980_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_12_6_reg_10977 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_11_6_phi_fu_11033_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_11_6_reg_11030 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_10_6_phi_fu_11086_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_10_6_reg_11083 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_9_6_phi_fu_11139_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_9_6_reg_11136 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_8_6_phi_fu_11192_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_8_6_reg_11189 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_7_6_phi_fu_11245_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_7_6_reg_11242 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_6_6_phi_fu_11298_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_6_6_reg_11295 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_5_6_phi_fu_11351_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_5_6_reg_11348 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_4_6_phi_fu_11404_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_4_6_reg_11401 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_3_6_phi_fu_11457_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_3_6_reg_11454 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_2_6_phi_fu_11510_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_2_6_reg_11507 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_1_6_phi_fu_11563_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_1_6_reg_11560 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_0_6_phi_fu_11616_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_0_6_reg_11613 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_15_7_reg_11666 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_15_7_reg_11666 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_15_7_reg_11666 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_15_7_reg_11666 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_15_7_reg_11666 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_15_7_reg_11666 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_14_7_reg_11718 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_14_7_reg_11718 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_14_7_reg_11718 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_14_7_reg_11718 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_14_7_reg_11718 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_14_7_reg_11718 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_13_7_reg_11770 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_13_7_reg_11770 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_13_7_reg_11770 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_13_7_reg_11770 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_13_7_reg_11770 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_13_7_reg_11770 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_12_7_reg_11822 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_12_7_reg_11822 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_12_7_reg_11822 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_12_7_reg_11822 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_12_7_reg_11822 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_12_7_reg_11822 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_11_7_reg_11874 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_11_7_reg_11874 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_11_7_reg_11874 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_11_7_reg_11874 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_11_7_reg_11874 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_11_7_reg_11874 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_10_7_reg_11926 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_10_7_reg_11926 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_10_7_reg_11926 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_10_7_reg_11926 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_10_7_reg_11926 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_10_7_reg_11926 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_9_7_reg_11978 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_9_7_reg_11978 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_9_7_reg_11978 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_9_7_reg_11978 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_9_7_reg_11978 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_9_7_reg_11978 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_8_7_reg_12030 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_8_7_reg_12030 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_8_7_reg_12030 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_8_7_reg_12030 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_8_7_reg_12030 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_8_7_reg_12030 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_7_7_reg_12082 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_7_7_reg_12082 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_7_7_reg_12082 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_7_7_reg_12082 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_7_7_reg_12082 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_7_7_reg_12082 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_6_7_reg_12134 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_6_7_reg_12134 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_6_7_reg_12134 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_6_7_reg_12134 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_6_7_reg_12134 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_6_7_reg_12134 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_5_7_reg_12186 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_5_7_reg_12186 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_5_7_reg_12186 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_5_7_reg_12186 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_5_7_reg_12186 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_5_7_reg_12186 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_4_7_reg_12238 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_4_7_reg_12238 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_4_7_reg_12238 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_4_7_reg_12238 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_4_7_reg_12238 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_4_7_reg_12238 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_3_7_reg_12290 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_3_7_reg_12290 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_3_7_reg_12290 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_3_7_reg_12290 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_3_7_reg_12290 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_3_7_reg_12290 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_2_7_reg_12342 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_2_7_reg_12342 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_2_7_reg_12342 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_2_7_reg_12342 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_2_7_reg_12342 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_2_7_reg_12342 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_1_7_reg_12394 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_1_7_reg_12394 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_1_7_reg_12394 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_1_7_reg_12394 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_1_7_reg_12394 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_1_7_reg_12394 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_0_7_reg_12446 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_0_7_reg_12446 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_0_7_reg_12446 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_0_7_reg_12446 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_0_7_reg_12446 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_0_7_reg_12446 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_15_8_phi_fu_12501_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_15_8_reg_12498 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_14_8_phi_fu_12554_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_14_8_reg_12551 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_13_8_phi_fu_12607_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_13_8_reg_12604 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_12_8_phi_fu_12660_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_12_8_reg_12657 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_11_8_phi_fu_12713_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_11_8_reg_12710 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_10_8_phi_fu_12766_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_10_8_reg_12763 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_9_8_phi_fu_12819_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_9_8_reg_12816 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_8_8_phi_fu_12872_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_8_8_reg_12869 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_7_8_phi_fu_12925_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_7_8_reg_12922 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_6_8_phi_fu_12978_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_6_8_reg_12975 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_5_8_phi_fu_13031_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_5_8_reg_13028 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_4_8_phi_fu_13084_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_4_8_reg_13081 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_3_8_phi_fu_13137_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_3_8_reg_13134 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_2_8_phi_fu_13190_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_2_8_reg_13187 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_1_8_phi_fu_13243_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_1_8_reg_13240 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_0_8_phi_fu_13296_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_0_8_reg_13293 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_15_7_reg_13346 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_15_7_reg_13346 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_15_7_reg_13346 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_15_7_reg_13346 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_15_7_reg_13346 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_15_7_reg_13346 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_14_7_reg_13398 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_14_7_reg_13398 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_14_7_reg_13398 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_14_7_reg_13398 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_14_7_reg_13398 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_14_7_reg_13398 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_13_7_reg_13450 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_13_7_reg_13450 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_13_7_reg_13450 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_13_7_reg_13450 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_13_7_reg_13450 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_13_7_reg_13450 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_12_7_reg_13502 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_12_7_reg_13502 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_12_7_reg_13502 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_12_7_reg_13502 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_12_7_reg_13502 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_12_7_reg_13502 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_11_7_reg_13554 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_11_7_reg_13554 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_11_7_reg_13554 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_11_7_reg_13554 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_11_7_reg_13554 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_11_7_reg_13554 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_10_7_reg_13606 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_10_7_reg_13606 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_10_7_reg_13606 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_10_7_reg_13606 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_10_7_reg_13606 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_10_7_reg_13606 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_9_7_reg_13658 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_9_7_reg_13658 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_9_7_reg_13658 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_9_7_reg_13658 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_9_7_reg_13658 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_9_7_reg_13658 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_8_7_reg_13710 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_8_7_reg_13710 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_8_7_reg_13710 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_8_7_reg_13710 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_8_7_reg_13710 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_8_7_reg_13710 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_7_7_reg_13762 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_7_7_reg_13762 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_7_7_reg_13762 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_7_7_reg_13762 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_7_7_reg_13762 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_7_7_reg_13762 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_6_7_reg_13814 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_6_7_reg_13814 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_6_7_reg_13814 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_6_7_reg_13814 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_6_7_reg_13814 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_6_7_reg_13814 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_5_7_reg_13866 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_5_7_reg_13866 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_5_7_reg_13866 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_5_7_reg_13866 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_5_7_reg_13866 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_5_7_reg_13866 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_4_7_reg_13918 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_4_7_reg_13918 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_4_7_reg_13918 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_4_7_reg_13918 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_4_7_reg_13918 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_4_7_reg_13918 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_3_7_reg_13970 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_3_7_reg_13970 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_3_7_reg_13970 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_3_7_reg_13970 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_3_7_reg_13970 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_3_7_reg_13970 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_2_7_reg_14022 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_2_7_reg_14022 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_2_7_reg_14022 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_2_7_reg_14022 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_2_7_reg_14022 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_2_7_reg_14022 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_1_7_reg_14074 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_1_7_reg_14074 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_1_7_reg_14074 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_1_7_reg_14074 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_1_7_reg_14074 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_1_7_reg_14074 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_0_7_reg_14126 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_0_7_reg_14126 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_0_7_reg_14126 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_0_7_reg_14126 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_0_7_reg_14126 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_0_7_reg_14126 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_15_8_phi_fu_14181_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_15_8_reg_14178 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_14_8_phi_fu_14234_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_14_8_reg_14231 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_13_8_phi_fu_14287_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_13_8_reg_14284 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_12_8_phi_fu_14340_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_12_8_reg_14337 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_11_8_phi_fu_14393_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_11_8_reg_14390 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_10_8_phi_fu_14446_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_10_8_reg_14443 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_9_8_phi_fu_14499_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_9_8_reg_14496 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_8_8_phi_fu_14552_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_8_8_reg_14549 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_7_8_phi_fu_14605_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_7_8_reg_14602 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_6_8_phi_fu_14658_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_6_8_reg_14655 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_5_8_phi_fu_14711_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_5_8_reg_14708 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_4_8_phi_fu_14764_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_4_8_reg_14761 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_3_8_phi_fu_14817_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_3_8_reg_14814 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_2_8_phi_fu_14870_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_2_8_reg_14867 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_1_8_phi_fu_14923_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_1_8_reg_14920 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_0_8_phi_fu_14976_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_0_8_reg_14973 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_15_9_reg_15026 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_15_9_reg_15026 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_15_9_reg_15026 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_15_9_reg_15026 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_15_9_reg_15026 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_15_9_reg_15026 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_15_9_reg_15026 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_14_9_reg_15078 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_14_9_reg_15078 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_14_9_reg_15078 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_14_9_reg_15078 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_14_9_reg_15078 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_14_9_reg_15078 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_14_9_reg_15078 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_13_9_reg_15130 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_13_9_reg_15130 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_13_9_reg_15130 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_13_9_reg_15130 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_13_9_reg_15130 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_13_9_reg_15130 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_13_9_reg_15130 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_12_9_reg_15182 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_12_9_reg_15182 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_12_9_reg_15182 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_12_9_reg_15182 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_12_9_reg_15182 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_12_9_reg_15182 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_12_9_reg_15182 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_11_9_reg_15234 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_11_9_reg_15234 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_11_9_reg_15234 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_11_9_reg_15234 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_11_9_reg_15234 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_11_9_reg_15234 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_11_9_reg_15234 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_10_9_reg_15286 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_10_9_reg_15286 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_10_9_reg_15286 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_10_9_reg_15286 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_10_9_reg_15286 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_10_9_reg_15286 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_10_9_reg_15286 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_9_9_reg_15338 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_9_9_reg_15338 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_9_9_reg_15338 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_9_9_reg_15338 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_9_9_reg_15338 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_9_9_reg_15338 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_9_9_reg_15338 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_8_9_reg_15390 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_8_9_reg_15390 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_8_9_reg_15390 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_8_9_reg_15390 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_8_9_reg_15390 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_8_9_reg_15390 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_8_9_reg_15390 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_7_9_reg_15442 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_7_9_reg_15442 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_7_9_reg_15442 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_7_9_reg_15442 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_7_9_reg_15442 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_7_9_reg_15442 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_7_9_reg_15442 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_6_9_reg_15494 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_6_9_reg_15494 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_6_9_reg_15494 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_6_9_reg_15494 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_6_9_reg_15494 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_6_9_reg_15494 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_6_9_reg_15494 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_5_9_reg_15546 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_5_9_reg_15546 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_5_9_reg_15546 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_5_9_reg_15546 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_5_9_reg_15546 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_5_9_reg_15546 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_5_9_reg_15546 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_4_9_reg_15598 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_4_9_reg_15598 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_4_9_reg_15598 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_4_9_reg_15598 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_4_9_reg_15598 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_4_9_reg_15598 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_4_9_reg_15598 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_3_9_reg_15650 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_3_9_reg_15650 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_3_9_reg_15650 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_3_9_reg_15650 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_3_9_reg_15650 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_3_9_reg_15650 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_3_9_reg_15650 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_2_9_reg_15702 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_2_9_reg_15702 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_2_9_reg_15702 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_2_9_reg_15702 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_2_9_reg_15702 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_2_9_reg_15702 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_2_9_reg_15702 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_1_9_reg_15754 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_1_9_reg_15754 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_1_9_reg_15754 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_1_9_reg_15754 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_1_9_reg_15754 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_1_9_reg_15754 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_1_9_reg_15754 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_0_9_reg_15806 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_0_9_reg_15806 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_0_9_reg_15806 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_0_9_reg_15806 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_0_9_reg_15806 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_0_9_reg_15806 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_0_9_reg_15806 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_15_10_phi_fu_15861_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_15_10_reg_15858 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_14_10_phi_fu_15914_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_14_10_reg_15911 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_13_10_phi_fu_15967_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_13_10_reg_15964 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_12_10_phi_fu_16020_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_12_10_reg_16017 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_11_10_phi_fu_16073_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_11_10_reg_16070 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_10_10_phi_fu_16126_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_10_10_reg_16123 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_9_10_phi_fu_16179_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_9_10_reg_16176 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_8_10_phi_fu_16232_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_8_10_reg_16229 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_7_10_phi_fu_16285_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_7_10_reg_16282 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_6_10_phi_fu_16338_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_6_10_reg_16335 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_5_10_phi_fu_16391_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_5_10_reg_16388 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_4_10_phi_fu_16444_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_4_10_reg_16441 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_3_10_phi_fu_16497_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_3_10_reg_16494 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_2_10_phi_fu_16550_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_2_10_reg_16547 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_1_10_phi_fu_16603_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_1_10_reg_16600 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_0_10_phi_fu_16656_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_0_10_reg_16653 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_15_9_reg_16706 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_15_9_reg_16706 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_15_9_reg_16706 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_15_9_reg_16706 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_15_9_reg_16706 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_15_9_reg_16706 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_15_9_reg_16706 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_14_9_reg_16758 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_14_9_reg_16758 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_14_9_reg_16758 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_14_9_reg_16758 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_14_9_reg_16758 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_14_9_reg_16758 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_14_9_reg_16758 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_13_9_reg_16810 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_13_9_reg_16810 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_13_9_reg_16810 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_13_9_reg_16810 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_13_9_reg_16810 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_13_9_reg_16810 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_13_9_reg_16810 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_12_9_reg_16862 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_12_9_reg_16862 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_12_9_reg_16862 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_12_9_reg_16862 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_12_9_reg_16862 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_12_9_reg_16862 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_12_9_reg_16862 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_11_9_reg_16914 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_11_9_reg_16914 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_11_9_reg_16914 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_11_9_reg_16914 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_11_9_reg_16914 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_11_9_reg_16914 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_11_9_reg_16914 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_10_9_reg_16966 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_10_9_reg_16966 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_10_9_reg_16966 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_10_9_reg_16966 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_10_9_reg_16966 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_10_9_reg_16966 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_10_9_reg_16966 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_9_9_reg_17018 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_9_9_reg_17018 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_9_9_reg_17018 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_9_9_reg_17018 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_9_9_reg_17018 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_9_9_reg_17018 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_9_9_reg_17018 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_8_9_reg_17070 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_8_9_reg_17070 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_8_9_reg_17070 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_8_9_reg_17070 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_8_9_reg_17070 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_8_9_reg_17070 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_8_9_reg_17070 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_7_9_reg_17122 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_7_9_reg_17122 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_7_9_reg_17122 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_7_9_reg_17122 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_7_9_reg_17122 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_7_9_reg_17122 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_7_9_reg_17122 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_6_9_reg_17174 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_6_9_reg_17174 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_6_9_reg_17174 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_6_9_reg_17174 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_6_9_reg_17174 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_6_9_reg_17174 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_6_9_reg_17174 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_5_9_reg_17226 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_5_9_reg_17226 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_5_9_reg_17226 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_5_9_reg_17226 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_5_9_reg_17226 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_5_9_reg_17226 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_5_9_reg_17226 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_4_9_reg_17278 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_4_9_reg_17278 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_4_9_reg_17278 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_4_9_reg_17278 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_4_9_reg_17278 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_4_9_reg_17278 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_4_9_reg_17278 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_3_9_reg_17330 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_3_9_reg_17330 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_3_9_reg_17330 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_3_9_reg_17330 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_3_9_reg_17330 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_3_9_reg_17330 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_3_9_reg_17330 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_2_9_reg_17382 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_2_9_reg_17382 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_2_9_reg_17382 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_2_9_reg_17382 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_2_9_reg_17382 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_2_9_reg_17382 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_2_9_reg_17382 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_1_9_reg_17434 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_1_9_reg_17434 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_1_9_reg_17434 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_1_9_reg_17434 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_1_9_reg_17434 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_1_9_reg_17434 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_1_9_reg_17434 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_0_9_reg_17486 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_0_9_reg_17486 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_0_9_reg_17486 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_0_9_reg_17486 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_0_9_reg_17486 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_0_9_reg_17486 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_0_9_reg_17486 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_15_10_phi_fu_17541_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_15_10_reg_17538 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_14_10_phi_fu_17594_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_14_10_reg_17591 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_13_10_phi_fu_17647_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_13_10_reg_17644 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_12_10_phi_fu_17700_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_12_10_reg_17697 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_11_10_phi_fu_17753_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_11_10_reg_17750 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_10_10_phi_fu_17806_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_10_10_reg_17803 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_9_10_phi_fu_17859_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_9_10_reg_17856 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_8_10_phi_fu_17912_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_8_10_reg_17909 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_7_10_phi_fu_17965_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_7_10_reg_17962 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_6_10_phi_fu_18018_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_6_10_reg_18015 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_5_10_phi_fu_18071_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_5_10_reg_18068 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_4_10_phi_fu_18124_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_4_10_reg_18121 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_3_10_phi_fu_18177_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_3_10_reg_18174 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_2_10_phi_fu_18230_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_2_10_reg_18227 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_1_10_phi_fu_18283_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_1_10_reg_18280 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_0_10_phi_fu_18336_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_0_10_reg_18333 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_15_11_reg_18386 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_15_11_reg_18386 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_15_11_reg_18386 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_15_11_reg_18386 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_15_11_reg_18386 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_15_11_reg_18386 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_15_11_reg_18386 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_15_11_reg_18386 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_14_11_reg_18438 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_14_11_reg_18438 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_14_11_reg_18438 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_14_11_reg_18438 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_14_11_reg_18438 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_14_11_reg_18438 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_14_11_reg_18438 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_14_11_reg_18438 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_13_11_reg_18490 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_13_11_reg_18490 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_13_11_reg_18490 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_13_11_reg_18490 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_13_11_reg_18490 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_13_11_reg_18490 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_13_11_reg_18490 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_13_11_reg_18490 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_12_11_reg_18542 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_12_11_reg_18542 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_12_11_reg_18542 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_12_11_reg_18542 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_12_11_reg_18542 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_12_11_reg_18542 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_12_11_reg_18542 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_12_11_reg_18542 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_11_11_reg_18594 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_11_11_reg_18594 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_11_11_reg_18594 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_11_11_reg_18594 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_11_11_reg_18594 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_11_11_reg_18594 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_11_11_reg_18594 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_11_11_reg_18594 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_10_11_reg_18646 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_10_11_reg_18646 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_10_11_reg_18646 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_10_11_reg_18646 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_10_11_reg_18646 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_10_11_reg_18646 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_10_11_reg_18646 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_10_11_reg_18646 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_9_11_reg_18698 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_9_11_reg_18698 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_9_11_reg_18698 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_9_11_reg_18698 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_9_11_reg_18698 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_9_11_reg_18698 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_9_11_reg_18698 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_9_11_reg_18698 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_8_11_reg_18750 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_8_11_reg_18750 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_8_11_reg_18750 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_8_11_reg_18750 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_8_11_reg_18750 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_8_11_reg_18750 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_8_11_reg_18750 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_8_11_reg_18750 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_7_11_reg_18802 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_7_11_reg_18802 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_7_11_reg_18802 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_7_11_reg_18802 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_7_11_reg_18802 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_7_11_reg_18802 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_7_11_reg_18802 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_7_11_reg_18802 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_6_11_reg_18854 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_6_11_reg_18854 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_6_11_reg_18854 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_6_11_reg_18854 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_6_11_reg_18854 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_6_11_reg_18854 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_6_11_reg_18854 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_6_11_reg_18854 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_5_11_reg_18906 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_5_11_reg_18906 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_5_11_reg_18906 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_5_11_reg_18906 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_5_11_reg_18906 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_5_11_reg_18906 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_5_11_reg_18906 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_5_11_reg_18906 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_4_11_reg_18958 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_4_11_reg_18958 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_4_11_reg_18958 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_4_11_reg_18958 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_4_11_reg_18958 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_4_11_reg_18958 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_4_11_reg_18958 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_4_11_reg_18958 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_3_11_reg_19010 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_3_11_reg_19010 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_3_11_reg_19010 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_3_11_reg_19010 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_3_11_reg_19010 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_3_11_reg_19010 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_3_11_reg_19010 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_3_11_reg_19010 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_2_11_reg_19062 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_2_11_reg_19062 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_2_11_reg_19062 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_2_11_reg_19062 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_2_11_reg_19062 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_2_11_reg_19062 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_2_11_reg_19062 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_2_11_reg_19062 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_1_11_reg_19114 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_1_11_reg_19114 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_1_11_reg_19114 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_1_11_reg_19114 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_1_11_reg_19114 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_1_11_reg_19114 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_1_11_reg_19114 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_1_11_reg_19114 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_0_11_reg_19166 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_0_11_reg_19166 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_0_11_reg_19166 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_0_11_reg_19166 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_0_11_reg_19166 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_0_11_reg_19166 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_0_11_reg_19166 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_0_11_reg_19166 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_15_12_phi_fu_19221_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_15_12_reg_19218 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_14_12_phi_fu_19274_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_14_12_reg_19271 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_13_12_phi_fu_19327_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_13_12_reg_19324 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_12_12_phi_fu_19380_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_12_12_reg_19377 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_11_12_phi_fu_19433_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_11_12_reg_19430 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_10_12_phi_fu_19486_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_10_12_reg_19483 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_9_12_phi_fu_19539_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_9_12_reg_19536 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_8_12_phi_fu_19592_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_8_12_reg_19589 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_7_12_phi_fu_19645_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_7_12_reg_19642 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_6_12_phi_fu_19698_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_6_12_reg_19695 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_5_12_phi_fu_19751_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_5_12_reg_19748 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_4_12_phi_fu_19804_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_4_12_reg_19801 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_3_12_phi_fu_19857_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_3_12_reg_19854 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_2_12_phi_fu_19910_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_2_12_reg_19907 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_1_12_phi_fu_19963_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_1_12_reg_19960 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_0_12_phi_fu_20016_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_0_12_reg_20013 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_15_11_reg_20066 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_15_11_reg_20066 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_15_11_reg_20066 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_15_11_reg_20066 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_15_11_reg_20066 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_15_11_reg_20066 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_15_11_reg_20066 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_15_11_reg_20066 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_14_11_reg_20118 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_14_11_reg_20118 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_14_11_reg_20118 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_14_11_reg_20118 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_14_11_reg_20118 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_14_11_reg_20118 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_14_11_reg_20118 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_14_11_reg_20118 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_13_11_reg_20170 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_13_11_reg_20170 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_13_11_reg_20170 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_13_11_reg_20170 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_13_11_reg_20170 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_13_11_reg_20170 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_13_11_reg_20170 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_13_11_reg_20170 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_12_11_reg_20222 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_12_11_reg_20222 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_12_11_reg_20222 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_12_11_reg_20222 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_12_11_reg_20222 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_12_11_reg_20222 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_12_11_reg_20222 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_12_11_reg_20222 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_11_11_reg_20274 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_11_11_reg_20274 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_11_11_reg_20274 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_11_11_reg_20274 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_11_11_reg_20274 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_11_11_reg_20274 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_11_11_reg_20274 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_11_11_reg_20274 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_10_11_reg_20326 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_10_11_reg_20326 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_10_11_reg_20326 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_10_11_reg_20326 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_10_11_reg_20326 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_10_11_reg_20326 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_10_11_reg_20326 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_10_11_reg_20326 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_9_11_reg_20378 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_9_11_reg_20378 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_9_11_reg_20378 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_9_11_reg_20378 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_9_11_reg_20378 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_9_11_reg_20378 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_9_11_reg_20378 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_9_11_reg_20378 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_8_11_reg_20430 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_8_11_reg_20430 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_8_11_reg_20430 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_8_11_reg_20430 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_8_11_reg_20430 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_8_11_reg_20430 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_8_11_reg_20430 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_8_11_reg_20430 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_7_11_reg_20482 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_7_11_reg_20482 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_7_11_reg_20482 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_7_11_reg_20482 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_7_11_reg_20482 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_7_11_reg_20482 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_7_11_reg_20482 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_7_11_reg_20482 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_6_11_reg_20534 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_6_11_reg_20534 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_6_11_reg_20534 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_6_11_reg_20534 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_6_11_reg_20534 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_6_11_reg_20534 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_6_11_reg_20534 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_6_11_reg_20534 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_5_11_reg_20586 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_5_11_reg_20586 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_5_11_reg_20586 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_5_11_reg_20586 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_5_11_reg_20586 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_5_11_reg_20586 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_5_11_reg_20586 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_5_11_reg_20586 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_4_11_reg_20638 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_4_11_reg_20638 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_4_11_reg_20638 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_4_11_reg_20638 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_4_11_reg_20638 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_4_11_reg_20638 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_4_11_reg_20638 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_4_11_reg_20638 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_3_11_reg_20690 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_3_11_reg_20690 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_3_11_reg_20690 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_3_11_reg_20690 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_3_11_reg_20690 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_3_11_reg_20690 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_3_11_reg_20690 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_3_11_reg_20690 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_2_11_reg_20742 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_2_11_reg_20742 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_2_11_reg_20742 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_2_11_reg_20742 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_2_11_reg_20742 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_2_11_reg_20742 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_2_11_reg_20742 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_2_11_reg_20742 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_1_11_reg_20794 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_1_11_reg_20794 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_1_11_reg_20794 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_1_11_reg_20794 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_1_11_reg_20794 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_1_11_reg_20794 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_1_11_reg_20794 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_1_11_reg_20794 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_0_11_reg_20846 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_0_11_reg_20846 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_0_11_reg_20846 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_0_11_reg_20846 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_0_11_reg_20846 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_0_11_reg_20846 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_0_11_reg_20846 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_0_11_reg_20846 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_15_12_phi_fu_20901_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_15_12_reg_20898 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_14_12_phi_fu_20954_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_14_12_reg_20951 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_13_12_phi_fu_21007_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_13_12_reg_21004 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_12_12_phi_fu_21060_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_12_12_reg_21057 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_11_12_phi_fu_21113_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_11_12_reg_21110 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_10_12_phi_fu_21166_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_10_12_reg_21163 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_9_12_phi_fu_21219_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_9_12_reg_21216 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_8_12_phi_fu_21272_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_8_12_reg_21269 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_7_12_phi_fu_21325_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_7_12_reg_21322 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_6_12_phi_fu_21378_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_6_12_reg_21375 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_5_12_phi_fu_21431_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_5_12_reg_21428 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_4_12_phi_fu_21484_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_4_12_reg_21481 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_3_12_phi_fu_21537_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_3_12_reg_21534 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_2_12_phi_fu_21590_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_2_12_reg_21587 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_1_12_phi_fu_21643_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_1_12_reg_21640 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_0_12_phi_fu_21696_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_0_12_reg_21693 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_15_13_reg_21746 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_15_13_reg_21746 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_15_13_reg_21746 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_15_13_reg_21746 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_15_13_reg_21746 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_15_13_reg_21746 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_15_13_reg_21746 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_15_13_reg_21746 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_15_13_reg_21746 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_14_13_reg_21798 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_14_13_reg_21798 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_14_13_reg_21798 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_14_13_reg_21798 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_14_13_reg_21798 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_14_13_reg_21798 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_14_13_reg_21798 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_14_13_reg_21798 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_14_13_reg_21798 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_13_13_reg_21850 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_13_13_reg_21850 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_13_13_reg_21850 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_13_13_reg_21850 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_13_13_reg_21850 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_13_13_reg_21850 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_13_13_reg_21850 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_13_13_reg_21850 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_13_13_reg_21850 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_12_13_reg_21902 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_12_13_reg_21902 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_12_13_reg_21902 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_12_13_reg_21902 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_12_13_reg_21902 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_12_13_reg_21902 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_12_13_reg_21902 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_12_13_reg_21902 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_12_13_reg_21902 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_11_13_reg_21954 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_11_13_reg_21954 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_11_13_reg_21954 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_11_13_reg_21954 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_11_13_reg_21954 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_11_13_reg_21954 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_11_13_reg_21954 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_11_13_reg_21954 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_11_13_reg_21954 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_10_13_reg_22006 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_10_13_reg_22006 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_10_13_reg_22006 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_10_13_reg_22006 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_10_13_reg_22006 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_10_13_reg_22006 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_10_13_reg_22006 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_10_13_reg_22006 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_10_13_reg_22006 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_9_13_reg_22058 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_9_13_reg_22058 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_9_13_reg_22058 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_9_13_reg_22058 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_9_13_reg_22058 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_9_13_reg_22058 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_9_13_reg_22058 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_9_13_reg_22058 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_9_13_reg_22058 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_8_13_reg_22110 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_8_13_reg_22110 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_8_13_reg_22110 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_8_13_reg_22110 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_8_13_reg_22110 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_8_13_reg_22110 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_8_13_reg_22110 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_8_13_reg_22110 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_8_13_reg_22110 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_7_13_reg_22162 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_7_13_reg_22162 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_7_13_reg_22162 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_7_13_reg_22162 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_7_13_reg_22162 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_7_13_reg_22162 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_7_13_reg_22162 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_7_13_reg_22162 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_7_13_reg_22162 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_6_13_reg_22214 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_6_13_reg_22214 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_6_13_reg_22214 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_6_13_reg_22214 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_6_13_reg_22214 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_6_13_reg_22214 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_6_13_reg_22214 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_6_13_reg_22214 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_6_13_reg_22214 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_5_13_reg_22266 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_5_13_reg_22266 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_5_13_reg_22266 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_5_13_reg_22266 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_5_13_reg_22266 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_5_13_reg_22266 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_5_13_reg_22266 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_5_13_reg_22266 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_5_13_reg_22266 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_4_13_reg_22318 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_4_13_reg_22318 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_4_13_reg_22318 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_4_13_reg_22318 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_4_13_reg_22318 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_4_13_reg_22318 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_4_13_reg_22318 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_4_13_reg_22318 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_4_13_reg_22318 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_3_13_reg_22370 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_3_13_reg_22370 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_3_13_reg_22370 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_3_13_reg_22370 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_3_13_reg_22370 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_3_13_reg_22370 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_3_13_reg_22370 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_3_13_reg_22370 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_3_13_reg_22370 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_2_13_reg_22422 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_2_13_reg_22422 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_2_13_reg_22422 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_2_13_reg_22422 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_2_13_reg_22422 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_2_13_reg_22422 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_2_13_reg_22422 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_2_13_reg_22422 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_2_13_reg_22422 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_1_13_reg_22474 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_1_13_reg_22474 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_1_13_reg_22474 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_1_13_reg_22474 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_1_13_reg_22474 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_1_13_reg_22474 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_1_13_reg_22474 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_1_13_reg_22474 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_1_13_reg_22474 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_0_13_reg_22526 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_0_13_reg_22526 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_0_13_reg_22526 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_0_13_reg_22526 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_0_13_reg_22526 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_0_13_reg_22526 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_0_13_reg_22526 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_0_13_reg_22526 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_0_13_reg_22526 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_15_14_phi_fu_22581_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_15_14_reg_22578 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_14_14_phi_fu_22633_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_14_14_reg_22630 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_13_14_phi_fu_22685_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_13_14_reg_22682 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_12_14_phi_fu_22737_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_12_14_reg_22734 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_11_14_phi_fu_22789_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_11_14_reg_22786 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_10_14_phi_fu_22841_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_10_14_reg_22838 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_9_14_phi_fu_22893_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_9_14_reg_22890 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_8_14_phi_fu_22945_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_8_14_reg_22942 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_7_14_phi_fu_22997_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_7_14_reg_22994 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_6_14_phi_fu_23049_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_6_14_reg_23046 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_5_14_phi_fu_23101_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_5_14_reg_23098 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_4_14_phi_fu_23153_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_4_14_reg_23150 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_3_14_phi_fu_23205_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_3_14_reg_23202 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_2_14_phi_fu_23257_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_2_14_reg_23254 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_1_14_phi_fu_23309_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_1_14_reg_23306 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_0_14_phi_fu_23361_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_0_14_reg_23358 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_15_15_phi_fu_23414_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_15_15_reg_23410 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_14_15_phi_fu_23470_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_14_15_reg_23466 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_13_15_phi_fu_23526_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_13_15_reg_23522 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_12_15_phi_fu_23582_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_12_15_reg_23578 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_11_15_phi_fu_23638_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_11_15_reg_23634 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_10_15_phi_fu_23694_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_10_15_reg_23690 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_9_15_phi_fu_23750_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_9_15_reg_23746 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_8_15_phi_fu_23806_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_8_15_reg_23802 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_7_15_phi_fu_23862_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_7_15_reg_23858 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_6_15_phi_fu_23918_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_6_15_reg_23914 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_5_15_phi_fu_23974_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_5_15_reg_23970 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_4_15_phi_fu_24030_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_4_15_reg_24026 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_3_15_phi_fu_24086_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_3_15_reg_24082 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_2_15_phi_fu_24142_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_2_15_reg_24138 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_1_15_phi_fu_24198_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_1_15_reg_24194 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_sin_val_16_i_V_0_15_phi_fu_24254_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_0_15_reg_24250 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_15_13_reg_24306 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_15_13_reg_24306 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_15_13_reg_24306 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_15_13_reg_24306 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_15_13_reg_24306 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_15_13_reg_24306 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_15_13_reg_24306 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_15_13_reg_24306 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_15_13_reg_24306 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_14_13_reg_24358 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_14_13_reg_24358 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_14_13_reg_24358 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_14_13_reg_24358 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_14_13_reg_24358 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_14_13_reg_24358 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_14_13_reg_24358 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_14_13_reg_24358 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_14_13_reg_24358 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_13_13_reg_24410 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_13_13_reg_24410 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_13_13_reg_24410 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_13_13_reg_24410 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_13_13_reg_24410 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_13_13_reg_24410 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_13_13_reg_24410 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_13_13_reg_24410 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_13_13_reg_24410 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_12_13_reg_24462 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_12_13_reg_24462 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_12_13_reg_24462 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_12_13_reg_24462 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_12_13_reg_24462 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_12_13_reg_24462 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_12_13_reg_24462 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_12_13_reg_24462 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_12_13_reg_24462 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_11_13_reg_24514 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_11_13_reg_24514 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_11_13_reg_24514 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_11_13_reg_24514 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_11_13_reg_24514 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_11_13_reg_24514 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_11_13_reg_24514 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_11_13_reg_24514 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_11_13_reg_24514 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_10_13_reg_24566 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_10_13_reg_24566 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_10_13_reg_24566 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_10_13_reg_24566 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_10_13_reg_24566 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_10_13_reg_24566 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_10_13_reg_24566 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_10_13_reg_24566 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_10_13_reg_24566 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_9_13_reg_24618 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_9_13_reg_24618 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_9_13_reg_24618 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_9_13_reg_24618 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_9_13_reg_24618 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_9_13_reg_24618 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_9_13_reg_24618 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_9_13_reg_24618 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_9_13_reg_24618 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_8_13_reg_24670 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_8_13_reg_24670 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_8_13_reg_24670 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_8_13_reg_24670 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_8_13_reg_24670 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_8_13_reg_24670 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_8_13_reg_24670 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_8_13_reg_24670 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_8_13_reg_24670 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_7_13_reg_24722 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_7_13_reg_24722 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_7_13_reg_24722 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_7_13_reg_24722 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_7_13_reg_24722 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_7_13_reg_24722 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_7_13_reg_24722 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_7_13_reg_24722 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_7_13_reg_24722 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_6_13_reg_24774 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_6_13_reg_24774 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_6_13_reg_24774 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_6_13_reg_24774 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_6_13_reg_24774 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_6_13_reg_24774 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_6_13_reg_24774 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_6_13_reg_24774 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_6_13_reg_24774 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_5_13_reg_24826 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_5_13_reg_24826 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_5_13_reg_24826 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_5_13_reg_24826 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_5_13_reg_24826 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_5_13_reg_24826 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_5_13_reg_24826 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_5_13_reg_24826 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_5_13_reg_24826 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_4_13_reg_24878 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_4_13_reg_24878 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_4_13_reg_24878 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_4_13_reg_24878 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_4_13_reg_24878 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_4_13_reg_24878 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_4_13_reg_24878 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_4_13_reg_24878 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_4_13_reg_24878 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_3_13_reg_24930 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_3_13_reg_24930 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_3_13_reg_24930 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_3_13_reg_24930 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_3_13_reg_24930 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_3_13_reg_24930 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_3_13_reg_24930 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_3_13_reg_24930 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_3_13_reg_24930 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_2_13_reg_24982 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_2_13_reg_24982 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_2_13_reg_24982 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_2_13_reg_24982 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_2_13_reg_24982 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_2_13_reg_24982 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_2_13_reg_24982 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_2_13_reg_24982 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_2_13_reg_24982 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_1_13_reg_25034 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_1_13_reg_25034 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_1_13_reg_25034 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_1_13_reg_25034 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_1_13_reg_25034 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_1_13_reg_25034 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_1_13_reg_25034 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_1_13_reg_25034 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_1_13_reg_25034 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_0_13_reg_25086 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_0_13_reg_25086 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_0_13_reg_25086 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_0_13_reg_25086 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_0_13_reg_25086 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_0_13_reg_25086 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_0_13_reg_25086 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_0_13_reg_25086 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_0_13_reg_25086 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_15_14_phi_fu_25141_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_15_14_reg_25138 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_14_14_phi_fu_25193_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_14_14_reg_25190 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_13_14_phi_fu_25245_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_13_14_reg_25242 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_12_14_phi_fu_25297_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_12_14_reg_25294 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_11_14_phi_fu_25349_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_11_14_reg_25346 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_10_14_phi_fu_25401_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_10_14_reg_25398 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_9_14_phi_fu_25453_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_9_14_reg_25450 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_8_14_phi_fu_25505_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_8_14_reg_25502 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_7_14_phi_fu_25557_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_7_14_reg_25554 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_6_14_phi_fu_25609_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_6_14_reg_25606 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_5_14_phi_fu_25661_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_5_14_reg_25658 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_4_14_phi_fu_25713_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_4_14_reg_25710 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_3_14_phi_fu_25765_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_3_14_reg_25762 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_2_14_phi_fu_25817_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_2_14_reg_25814 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_1_14_phi_fu_25869_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_1_14_reg_25866 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_0_14_phi_fu_25921_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_0_14_reg_25918 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_15_15_phi_fu_25974_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_15_15_reg_25970 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_14_15_phi_fu_26030_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_14_15_reg_26026 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_13_15_phi_fu_26086_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_13_15_reg_26082 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_12_15_phi_fu_26142_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_12_15_reg_26138 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_11_15_phi_fu_26198_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_11_15_reg_26194 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_10_15_phi_fu_26254_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_10_15_reg_26250 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_9_15_phi_fu_26310_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_9_15_reg_26306 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_8_15_phi_fu_26366_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_8_15_reg_26362 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_7_15_phi_fu_26422_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_7_15_reg_26418 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_6_15_phi_fu_26478_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_6_15_reg_26474 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_5_15_phi_fu_26534_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_5_15_reg_26530 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_4_15_phi_fu_26590_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_4_15_reg_26586 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_3_15_phi_fu_26646_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_3_15_reg_26642 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_2_15_phi_fu_26702_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_2_15_reg_26698 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_1_15_phi_fu_26758_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_1_15_reg_26754 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_hw_cos_val_16_i_V_0_15_phi_fu_26814_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_0_15_reg_26810 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln544_fu_26866_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_1_fu_26872_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_2_fu_26878_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_16_fu_26884_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_17_fu_26890_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_18_fu_26896_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_3_fu_26902_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_4_fu_26907_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_19_fu_26930_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_20_fu_26935_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_5_fu_26958_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_6_fu_26963_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_21_fu_26982_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_22_fu_26987_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_7_fu_27006_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_8_fu_27011_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_23_fu_27030_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_24_fu_27035_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_9_fu_27054_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_10_fu_27059_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_11_fu_27064_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_25_fu_29185_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_26_fu_29190_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_27_fu_29195_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_12_fu_31316_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_13_fu_31321_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_28_fu_33452_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_29_fu_33457_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_14_fu_35588_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_30_fu_37725_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_15_fu_39862_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_31_fu_40818_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal sext_ln647_fu_27069_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_0_1_fu_27072_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_1_1_fu_27094_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_2_1_fu_27116_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_3_1_fu_27138_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_4_1_fu_27160_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_5_1_fu_27182_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_6_1_fu_27204_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_7_1_fu_27226_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_8_1_fu_27248_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_9_1_fu_27270_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_10_1_fu_27292_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_11_1_fu_27314_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_12_1_fu_27336_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_13_1_fu_27358_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_14_1_fu_27380_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_15_1_fu_27402_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln647_1_fu_28000_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_0_2_fu_27424_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_1_2_fu_27460_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_2_2_fu_27496_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_3_2_fu_27532_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_4_2_fu_27568_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_5_2_fu_27604_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_6_2_fu_27640_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_7_2_fu_27676_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_8_2_fu_27712_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_9_2_fu_27748_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_10_2_fu_27784_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_11_2_fu_27820_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_12_2_fu_27856_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_13_2_fu_27892_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_14_2_fu_27928_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_15_2_fu_27964_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_0_3_fu_28003_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_1_3_fu_28040_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_2_3_fu_28077_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_3_3_fu_28114_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_4_3_fu_28151_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_5_3_fu_28188_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_6_3_fu_28225_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_7_3_fu_28262_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_8_3_fu_28299_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_9_3_fu_28336_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_10_3_fu_28373_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_11_3_fu_28410_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_12_3_fu_28447_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_13_3_fu_28484_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_14_3_fu_28521_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_15_3_fu_28558_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln647_8_fu_29200_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_0_1_fu_29203_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_1_1_fu_29225_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_2_1_fu_29247_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_3_1_fu_29269_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_4_1_fu_29291_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_5_1_fu_29313_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_6_1_fu_29335_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_7_1_fu_29357_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_8_1_fu_29379_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_9_1_fu_29401_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_10_1_fu_29423_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_11_1_fu_29445_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_12_1_fu_29467_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_13_1_fu_29489_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_14_1_fu_29511_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_15_1_fu_29533_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln647_9_fu_30131_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_0_2_fu_29555_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_1_2_fu_29591_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_2_2_fu_29627_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_3_2_fu_29663_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_4_2_fu_29699_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_5_2_fu_29735_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_6_2_fu_29771_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_7_2_fu_29807_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_8_2_fu_29843_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_9_2_fu_29879_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_10_2_fu_29915_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_11_2_fu_29951_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_12_2_fu_29987_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_13_2_fu_30023_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_14_2_fu_30059_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_15_2_fu_30095_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_0_3_fu_30134_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_1_3_fu_30171_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_2_3_fu_30208_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_3_3_fu_30245_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_4_3_fu_30282_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_5_3_fu_30319_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_6_3_fu_30356_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_7_3_fu_30393_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_8_3_fu_30430_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_9_3_fu_30467_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_10_3_fu_30504_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_11_3_fu_30541_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_12_3_fu_30578_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_13_3_fu_30615_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_14_3_fu_30652_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_15_3_fu_30689_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln647_2_fu_31326_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_0_5_fu_31329_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_1_5_fu_31351_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_2_5_fu_31373_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_3_5_fu_31395_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_4_5_fu_31417_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_5_5_fu_31439_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_6_5_fu_31461_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_7_5_fu_31483_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_8_5_fu_31505_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_9_5_fu_31527_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_10_5_fu_31549_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_11_5_fu_31571_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_12_5_fu_31593_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_13_5_fu_31615_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_14_5_fu_31637_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_15_5_fu_31659_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln647_3_fu_32257_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_0_6_fu_31681_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_1_6_fu_31717_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_2_6_fu_31753_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_3_6_fu_31789_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_4_6_fu_31825_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_5_6_fu_31861_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_6_6_fu_31897_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_7_6_fu_31933_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_8_6_fu_31969_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_9_6_fu_32005_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_10_6_fu_32041_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_11_6_fu_32077_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_12_6_fu_32113_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_13_6_fu_32149_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_14_6_fu_32185_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_15_6_fu_32221_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_0_7_fu_32260_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_1_7_fu_32297_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_2_7_fu_32334_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_3_7_fu_32371_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_4_7_fu_32408_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_5_7_fu_32445_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_6_7_fu_32482_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_7_7_fu_32519_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_8_7_fu_32556_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_9_7_fu_32593_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_10_7_fu_32630_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_11_7_fu_32667_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_12_7_fu_32704_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_13_7_fu_32741_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_14_7_fu_32778_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_15_7_fu_32815_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln647_10_fu_33462_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_0_5_fu_33465_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_1_5_fu_33487_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_2_5_fu_33509_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_3_5_fu_33531_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_4_5_fu_33553_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_5_5_fu_33575_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_6_5_fu_33597_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_7_5_fu_33619_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_8_5_fu_33641_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_9_5_fu_33663_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_10_5_fu_33685_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_11_5_fu_33707_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_12_5_fu_33729_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_13_5_fu_33751_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_14_5_fu_33773_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_15_5_fu_33795_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln647_11_fu_34393_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_0_6_fu_33817_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_1_6_fu_33853_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_2_6_fu_33889_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_3_6_fu_33925_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_4_6_fu_33961_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_5_6_fu_33997_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_6_6_fu_34033_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_7_6_fu_34069_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_8_6_fu_34105_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_9_6_fu_34141_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_10_6_fu_34177_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_11_6_fu_34213_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_12_6_fu_34249_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_13_6_fu_34285_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_14_6_fu_34321_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_15_6_fu_34357_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_0_7_fu_34396_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_1_7_fu_34433_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_2_7_fu_34470_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_3_7_fu_34507_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_4_7_fu_34544_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_5_7_fu_34581_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_6_7_fu_34618_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_7_7_fu_34655_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_8_7_fu_34692_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_9_7_fu_34729_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_10_7_fu_34766_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_11_7_fu_34803_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_12_7_fu_34840_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_13_7_fu_34877_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_14_7_fu_34914_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_15_7_fu_34951_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln647_4_fu_35593_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_0_9_fu_35596_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_1_9_fu_35618_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_2_9_fu_35640_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_3_9_fu_35662_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_4_9_fu_35684_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_5_9_fu_35706_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_6_9_fu_35728_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_7_9_fu_35750_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_8_9_fu_35772_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_9_9_fu_35794_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_10_9_fu_35816_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_11_9_fu_35838_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_12_9_fu_35860_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_13_9_fu_35882_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_14_9_fu_35904_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_15_9_fu_35926_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln647_5_fu_36524_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_0_s_fu_35948_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_1_s_fu_35984_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_2_s_fu_36020_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_3_s_fu_36056_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_4_s_fu_36092_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_5_s_fu_36128_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_6_s_fu_36164_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_7_s_fu_36200_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_8_s_fu_36236_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_9_s_fu_36272_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_10_s_fu_36308_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_11_s_fu_36344_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_12_s_fu_36380_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_13_s_fu_36416_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_14_s_fu_36452_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_15_s_fu_36488_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln647_6_fu_37119_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_0_10_fu_36527_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_1_10_fu_36564_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_2_10_fu_36601_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_3_10_fu_36638_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_4_10_fu_36675_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_5_10_fu_36712_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_6_10_fu_36749_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_7_10_fu_36786_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_8_10_fu_36823_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_9_10_fu_36860_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_10_10_fu_36897_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_11_10_fu_36934_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_12_10_fu_36971_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_13_10_fu_37008_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_14_10_fu_37045_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_15_10_fu_37082_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln647_12_fu_37730_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_0_9_fu_37733_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_1_9_fu_37755_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_2_9_fu_37777_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_3_9_fu_37799_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_4_9_fu_37821_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_5_9_fu_37843_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_6_9_fu_37865_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_7_9_fu_37887_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_8_9_fu_37909_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_9_9_fu_37931_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_10_9_fu_37953_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_11_9_fu_37975_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_12_9_fu_37997_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_13_9_fu_38019_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_14_9_fu_38041_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_15_9_fu_38063_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln647_13_fu_38661_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_0_s_fu_38085_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_1_s_fu_38121_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_2_s_fu_38157_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_3_s_fu_38193_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_4_s_fu_38229_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_5_s_fu_38265_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_6_s_fu_38301_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_7_s_fu_38337_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_8_s_fu_38373_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_9_s_fu_38409_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_10_s_fu_38445_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_11_s_fu_38481_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_12_s_fu_38517_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_13_s_fu_38553_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_14_s_fu_38589_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_15_s_fu_38625_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln647_14_fu_39256_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_0_10_fu_38664_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_1_10_fu_38701_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_2_10_fu_38738_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_3_10_fu_38775_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_4_10_fu_38812_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_5_10_fu_38849_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_6_10_fu_38886_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_7_10_fu_38923_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_8_10_fu_38960_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_9_10_fu_38997_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_10_10_fu_39034_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_11_10_fu_39071_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_12_10_fu_39108_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_13_10_fu_39145_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_14_10_fu_39182_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_15_10_fu_39219_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln647_6_fu_39867_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln647_7_fu_40222_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_0_12_fu_39870_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_1_12_fu_39892_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_2_12_fu_39914_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_3_12_fu_39936_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_4_12_fu_39958_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_5_12_fu_39980_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_6_12_fu_40002_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_7_12_fu_40024_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_8_12_fu_40046_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_9_12_fu_40068_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_10_12_fu_40090_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_11_12_fu_40112_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_12_12_fu_40134_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_13_12_fu_40156_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_14_12_fu_40178_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_sin_val_8_i_V_15_12_fu_40200_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln647_14_fu_40823_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln647_15_fu_41178_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_0_12_fu_40826_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_1_12_fu_40848_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_2_12_fu_40870_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_3_12_fu_40892_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_4_12_fu_40914_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_5_12_fu_40936_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_6_12_fu_40958_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_7_12_fu_40980_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_8_12_fu_41002_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_9_12_fu_41024_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_10_12_fu_41046_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_11_12_fu_41068_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_12_12_fu_41090_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_13_12_fu_41112_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_14_12_fu_41134_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal hw_cos_val_8_i_V_15_12_fu_41156_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_22_fu_41774_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal sext_ln647_7_fu_41784_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_30_fu_42156_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal sext_ln647_15_fu_42166_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to8 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component get_trig_vals_mux_164_8_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (7 downto 0);
        din4 : IN STD_LOGIC_VECTOR (7 downto 0);
        din5 : IN STD_LOGIC_VECTOR (7 downto 0);
        din6 : IN STD_LOGIC_VECTOR (7 downto 0);
        din7 : IN STD_LOGIC_VECTOR (7 downto 0);
        din8 : IN STD_LOGIC_VECTOR (7 downto 0);
        din9 : IN STD_LOGIC_VECTOR (7 downto 0);
        din10 : IN STD_LOGIC_VECTOR (7 downto 0);
        din11 : IN STD_LOGIC_VECTOR (7 downto 0);
        din12 : IN STD_LOGIC_VECTOR (7 downto 0);
        din13 : IN STD_LOGIC_VECTOR (7 downto 0);
        din14 : IN STD_LOGIC_VECTOR (7 downto 0);
        din15 : IN STD_LOGIC_VECTOR (7 downto 0);
        din16 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component get_trig_vals_sin_tables_low_V_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component get_trig_vals_sin_tables_low_V_1 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component get_trig_vals_sin_tables_low_V_2 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component get_trig_vals_sin_tables_low_V_3 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component get_trig_vals_sin_tables_low_V_4 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component get_trig_vals_sin_tables_low_V_5 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component get_trig_vals_sin_tables_low_V_6 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component get_trig_vals_sin_tables_low_V_7 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component get_trig_vals_sin_tables_low_V_8 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component get_trig_vals_sin_tables_low_V_9 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component get_trig_vals_sin_tables_low_V_10 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component get_trig_vals_sin_tables_low_V_11 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component get_trig_vals_sin_tables_low_V_12 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component get_trig_vals_sin_tables_low_V_13 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component get_trig_vals_sin_tables_low_V_14 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component get_trig_vals_sin_tables_low_V_15 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component get_trig_vals_sin_tables_high_V_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component get_trig_vals_sin_tables_high_V_1 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component get_trig_vals_sin_tables_high_V_2 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component get_trig_vals_sin_tables_high_V_3 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component get_trig_vals_sin_tables_high_V_4 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component get_trig_vals_sin_tables_high_V_5 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component get_trig_vals_sin_tables_high_V_6 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component get_trig_vals_sin_tables_high_V_7 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component get_trig_vals_cos_tables_low_V_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component get_trig_vals_cos_tables_low_V_1 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component get_trig_vals_cos_tables_low_V_2 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component get_trig_vals_cos_tables_low_V_3 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component get_trig_vals_cos_tables_low_V_4 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component get_trig_vals_cos_tables_low_V_5 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component get_trig_vals_cos_tables_low_V_6 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component get_trig_vals_cos_tables_low_V_7 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component get_trig_vals_cos_tables_low_V_8 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component get_trig_vals_cos_tables_low_V_9 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component get_trig_vals_cos_tables_low_V_10 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component get_trig_vals_cos_tables_low_V_11 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component get_trig_vals_cos_tables_low_V_12 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component get_trig_vals_cos_tables_low_V_13 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component get_trig_vals_cos_tables_low_V_14 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component get_trig_vals_cos_tables_low_V_15 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component get_trig_vals_cos_tables_high_V_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component get_trig_vals_cos_tables_high_V_1 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component get_trig_vals_cos_tables_high_V_2 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component get_trig_vals_cos_tables_high_V_3 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component get_trig_vals_cos_tables_high_V_4 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component get_trig_vals_cos_tables_high_V_5 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component get_trig_vals_cos_tables_high_V_6 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component get_trig_vals_cos_tables_high_V_7 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;



begin
    sin_tables_low_V_0_U : component get_trig_vals_sin_tables_low_V_0
    generic map (
        DataWidth => 16,
        AddressRange => 786,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sin_tables_low_V_0_address0,
        ce0 => sin_tables_low_V_0_ce0,
        q0 => sin_tables_low_V_0_q0);

    sin_tables_low_V_1_U : component get_trig_vals_sin_tables_low_V_1
    generic map (
        DataWidth => 16,
        AddressRange => 786,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sin_tables_low_V_1_address0,
        ce0 => sin_tables_low_V_1_ce0,
        q0 => sin_tables_low_V_1_q0);

    sin_tables_low_V_2_U : component get_trig_vals_sin_tables_low_V_2
    generic map (
        DataWidth => 16,
        AddressRange => 786,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sin_tables_low_V_2_address0,
        ce0 => sin_tables_low_V_2_ce0,
        q0 => sin_tables_low_V_2_q0);

    sin_tables_low_V_3_U : component get_trig_vals_sin_tables_low_V_3
    generic map (
        DataWidth => 16,
        AddressRange => 786,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sin_tables_low_V_3_address0,
        ce0 => sin_tables_low_V_3_ce0,
        q0 => sin_tables_low_V_3_q0);

    sin_tables_low_V_4_U : component get_trig_vals_sin_tables_low_V_4
    generic map (
        DataWidth => 16,
        AddressRange => 786,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sin_tables_low_V_4_address0,
        ce0 => sin_tables_low_V_4_ce0,
        q0 => sin_tables_low_V_4_q0);

    sin_tables_low_V_5_U : component get_trig_vals_sin_tables_low_V_5
    generic map (
        DataWidth => 16,
        AddressRange => 786,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sin_tables_low_V_5_address0,
        ce0 => sin_tables_low_V_5_ce0,
        q0 => sin_tables_low_V_5_q0);

    sin_tables_low_V_6_U : component get_trig_vals_sin_tables_low_V_6
    generic map (
        DataWidth => 16,
        AddressRange => 786,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sin_tables_low_V_6_address0,
        ce0 => sin_tables_low_V_6_ce0,
        q0 => sin_tables_low_V_6_q0);

    sin_tables_low_V_7_U : component get_trig_vals_sin_tables_low_V_7
    generic map (
        DataWidth => 16,
        AddressRange => 786,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sin_tables_low_V_7_address0,
        ce0 => sin_tables_low_V_7_ce0,
        q0 => sin_tables_low_V_7_q0);

    sin_tables_low_V_8_U : component get_trig_vals_sin_tables_low_V_8
    generic map (
        DataWidth => 16,
        AddressRange => 786,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sin_tables_low_V_8_address0,
        ce0 => sin_tables_low_V_8_ce0,
        q0 => sin_tables_low_V_8_q0);

    sin_tables_low_V_9_U : component get_trig_vals_sin_tables_low_V_9
    generic map (
        DataWidth => 16,
        AddressRange => 786,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sin_tables_low_V_9_address0,
        ce0 => sin_tables_low_V_9_ce0,
        q0 => sin_tables_low_V_9_q0);

    sin_tables_low_V_10_U : component get_trig_vals_sin_tables_low_V_10
    generic map (
        DataWidth => 16,
        AddressRange => 786,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sin_tables_low_V_10_address0,
        ce0 => sin_tables_low_V_10_ce0,
        q0 => sin_tables_low_V_10_q0);

    sin_tables_low_V_11_U : component get_trig_vals_sin_tables_low_V_11
    generic map (
        DataWidth => 16,
        AddressRange => 786,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sin_tables_low_V_11_address0,
        ce0 => sin_tables_low_V_11_ce0,
        q0 => sin_tables_low_V_11_q0);

    sin_tables_low_V_12_U : component get_trig_vals_sin_tables_low_V_12
    generic map (
        DataWidth => 16,
        AddressRange => 786,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sin_tables_low_V_12_address0,
        ce0 => sin_tables_low_V_12_ce0,
        q0 => sin_tables_low_V_12_q0);

    sin_tables_low_V_13_U : component get_trig_vals_sin_tables_low_V_13
    generic map (
        DataWidth => 16,
        AddressRange => 786,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sin_tables_low_V_13_address0,
        ce0 => sin_tables_low_V_13_ce0,
        q0 => sin_tables_low_V_13_q0);

    sin_tables_low_V_14_U : component get_trig_vals_sin_tables_low_V_14
    generic map (
        DataWidth => 16,
        AddressRange => 786,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sin_tables_low_V_14_address0,
        ce0 => sin_tables_low_V_14_ce0,
        q0 => sin_tables_low_V_14_q0);

    sin_tables_low_V_15_U : component get_trig_vals_sin_tables_low_V_15
    generic map (
        DataWidth => 16,
        AddressRange => 786,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sin_tables_low_V_15_address0,
        ce0 => sin_tables_low_V_15_ce0,
        q0 => sin_tables_low_V_15_q0);

    sin_tables_high_V_0_U : component get_trig_vals_sin_tables_high_V_0
    generic map (
        DataWidth => 13,
        AddressRange => 786,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sin_tables_high_V_0_address0,
        ce0 => sin_tables_high_V_0_ce0,
        q0 => sin_tables_high_V_0_q0,
        address1 => sin_tables_high_V_0_address1,
        ce1 => sin_tables_high_V_0_ce1,
        q1 => sin_tables_high_V_0_q1);

    sin_tables_high_V_1_U : component get_trig_vals_sin_tables_high_V_1
    generic map (
        DataWidth => 13,
        AddressRange => 786,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sin_tables_high_V_1_address0,
        ce0 => sin_tables_high_V_1_ce0,
        q0 => sin_tables_high_V_1_q0,
        address1 => sin_tables_high_V_1_address1,
        ce1 => sin_tables_high_V_1_ce1,
        q1 => sin_tables_high_V_1_q1);

    sin_tables_high_V_2_U : component get_trig_vals_sin_tables_high_V_2
    generic map (
        DataWidth => 13,
        AddressRange => 786,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sin_tables_high_V_2_address0,
        ce0 => sin_tables_high_V_2_ce0,
        q0 => sin_tables_high_V_2_q0,
        address1 => sin_tables_high_V_2_address1,
        ce1 => sin_tables_high_V_2_ce1,
        q1 => sin_tables_high_V_2_q1);

    sin_tables_high_V_3_U : component get_trig_vals_sin_tables_high_V_3
    generic map (
        DataWidth => 13,
        AddressRange => 786,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sin_tables_high_V_3_address0,
        ce0 => sin_tables_high_V_3_ce0,
        q0 => sin_tables_high_V_3_q0,
        address1 => sin_tables_high_V_3_address1,
        ce1 => sin_tables_high_V_3_ce1,
        q1 => sin_tables_high_V_3_q1);

    sin_tables_high_V_4_U : component get_trig_vals_sin_tables_high_V_4
    generic map (
        DataWidth => 13,
        AddressRange => 786,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sin_tables_high_V_4_address0,
        ce0 => sin_tables_high_V_4_ce0,
        q0 => sin_tables_high_V_4_q0,
        address1 => sin_tables_high_V_4_address1,
        ce1 => sin_tables_high_V_4_ce1,
        q1 => sin_tables_high_V_4_q1);

    sin_tables_high_V_5_U : component get_trig_vals_sin_tables_high_V_5
    generic map (
        DataWidth => 13,
        AddressRange => 786,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sin_tables_high_V_5_address0,
        ce0 => sin_tables_high_V_5_ce0,
        q0 => sin_tables_high_V_5_q0,
        address1 => sin_tables_high_V_5_address1,
        ce1 => sin_tables_high_V_5_ce1,
        q1 => sin_tables_high_V_5_q1);

    sin_tables_high_V_6_U : component get_trig_vals_sin_tables_high_V_6
    generic map (
        DataWidth => 13,
        AddressRange => 786,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sin_tables_high_V_6_address0,
        ce0 => sin_tables_high_V_6_ce0,
        q0 => sin_tables_high_V_6_q0,
        address1 => sin_tables_high_V_6_address1,
        ce1 => sin_tables_high_V_6_ce1,
        q1 => sin_tables_high_V_6_q1);

    sin_tables_high_V_7_U : component get_trig_vals_sin_tables_high_V_7
    generic map (
        DataWidth => 13,
        AddressRange => 786,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sin_tables_high_V_7_address0,
        ce0 => sin_tables_high_V_7_ce0,
        q0 => sin_tables_high_V_7_q0,
        address1 => sin_tables_high_V_7_address1,
        ce1 => sin_tables_high_V_7_ce1,
        q1 => sin_tables_high_V_7_q1);

    cos_tables_low_V_0_U : component get_trig_vals_cos_tables_low_V_0
    generic map (
        DataWidth => 16,
        AddressRange => 786,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => cos_tables_low_V_0_address0,
        ce0 => cos_tables_low_V_0_ce0,
        q0 => cos_tables_low_V_0_q0);

    cos_tables_low_V_1_U : component get_trig_vals_cos_tables_low_V_1
    generic map (
        DataWidth => 16,
        AddressRange => 786,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => cos_tables_low_V_1_address0,
        ce0 => cos_tables_low_V_1_ce0,
        q0 => cos_tables_low_V_1_q0);

    cos_tables_low_V_2_U : component get_trig_vals_cos_tables_low_V_2
    generic map (
        DataWidth => 16,
        AddressRange => 786,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => cos_tables_low_V_2_address0,
        ce0 => cos_tables_low_V_2_ce0,
        q0 => cos_tables_low_V_2_q0);

    cos_tables_low_V_3_U : component get_trig_vals_cos_tables_low_V_3
    generic map (
        DataWidth => 16,
        AddressRange => 786,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => cos_tables_low_V_3_address0,
        ce0 => cos_tables_low_V_3_ce0,
        q0 => cos_tables_low_V_3_q0);

    cos_tables_low_V_4_U : component get_trig_vals_cos_tables_low_V_4
    generic map (
        DataWidth => 16,
        AddressRange => 786,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => cos_tables_low_V_4_address0,
        ce0 => cos_tables_low_V_4_ce0,
        q0 => cos_tables_low_V_4_q0);

    cos_tables_low_V_5_U : component get_trig_vals_cos_tables_low_V_5
    generic map (
        DataWidth => 16,
        AddressRange => 786,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => cos_tables_low_V_5_address0,
        ce0 => cos_tables_low_V_5_ce0,
        q0 => cos_tables_low_V_5_q0);

    cos_tables_low_V_6_U : component get_trig_vals_cos_tables_low_V_6
    generic map (
        DataWidth => 16,
        AddressRange => 786,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => cos_tables_low_V_6_address0,
        ce0 => cos_tables_low_V_6_ce0,
        q0 => cos_tables_low_V_6_q0);

    cos_tables_low_V_7_U : component get_trig_vals_cos_tables_low_V_7
    generic map (
        DataWidth => 16,
        AddressRange => 786,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => cos_tables_low_V_7_address0,
        ce0 => cos_tables_low_V_7_ce0,
        q0 => cos_tables_low_V_7_q0);

    cos_tables_low_V_8_U : component get_trig_vals_cos_tables_low_V_8
    generic map (
        DataWidth => 16,
        AddressRange => 786,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => cos_tables_low_V_8_address0,
        ce0 => cos_tables_low_V_8_ce0,
        q0 => cos_tables_low_V_8_q0);

    cos_tables_low_V_9_U : component get_trig_vals_cos_tables_low_V_9
    generic map (
        DataWidth => 16,
        AddressRange => 786,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => cos_tables_low_V_9_address0,
        ce0 => cos_tables_low_V_9_ce0,
        q0 => cos_tables_low_V_9_q0);

    cos_tables_low_V_10_U : component get_trig_vals_cos_tables_low_V_10
    generic map (
        DataWidth => 16,
        AddressRange => 786,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => cos_tables_low_V_10_address0,
        ce0 => cos_tables_low_V_10_ce0,
        q0 => cos_tables_low_V_10_q0);

    cos_tables_low_V_11_U : component get_trig_vals_cos_tables_low_V_11
    generic map (
        DataWidth => 16,
        AddressRange => 786,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => cos_tables_low_V_11_address0,
        ce0 => cos_tables_low_V_11_ce0,
        q0 => cos_tables_low_V_11_q0);

    cos_tables_low_V_12_U : component get_trig_vals_cos_tables_low_V_12
    generic map (
        DataWidth => 16,
        AddressRange => 786,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => cos_tables_low_V_12_address0,
        ce0 => cos_tables_low_V_12_ce0,
        q0 => cos_tables_low_V_12_q0);

    cos_tables_low_V_13_U : component get_trig_vals_cos_tables_low_V_13
    generic map (
        DataWidth => 16,
        AddressRange => 786,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => cos_tables_low_V_13_address0,
        ce0 => cos_tables_low_V_13_ce0,
        q0 => cos_tables_low_V_13_q0);

    cos_tables_low_V_14_U : component get_trig_vals_cos_tables_low_V_14
    generic map (
        DataWidth => 16,
        AddressRange => 786,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => cos_tables_low_V_14_address0,
        ce0 => cos_tables_low_V_14_ce0,
        q0 => cos_tables_low_V_14_q0);

    cos_tables_low_V_15_U : component get_trig_vals_cos_tables_low_V_15
    generic map (
        DataWidth => 16,
        AddressRange => 786,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => cos_tables_low_V_15_address0,
        ce0 => cos_tables_low_V_15_ce0,
        q0 => cos_tables_low_V_15_q0);

    cos_tables_high_V_0_U : component get_trig_vals_cos_tables_high_V_0
    generic map (
        DataWidth => 13,
        AddressRange => 786,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => cos_tables_high_V_0_address0,
        ce0 => cos_tables_high_V_0_ce0,
        q0 => cos_tables_high_V_0_q0,
        address1 => cos_tables_high_V_0_address1,
        ce1 => cos_tables_high_V_0_ce1,
        q1 => cos_tables_high_V_0_q1);

    cos_tables_high_V_1_U : component get_trig_vals_cos_tables_high_V_1
    generic map (
        DataWidth => 13,
        AddressRange => 786,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => cos_tables_high_V_1_address0,
        ce0 => cos_tables_high_V_1_ce0,
        q0 => cos_tables_high_V_1_q0,
        address1 => cos_tables_high_V_1_address1,
        ce1 => cos_tables_high_V_1_ce1,
        q1 => cos_tables_high_V_1_q1);

    cos_tables_high_V_2_U : component get_trig_vals_cos_tables_high_V_2
    generic map (
        DataWidth => 13,
        AddressRange => 786,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => cos_tables_high_V_2_address0,
        ce0 => cos_tables_high_V_2_ce0,
        q0 => cos_tables_high_V_2_q0,
        address1 => cos_tables_high_V_2_address1,
        ce1 => cos_tables_high_V_2_ce1,
        q1 => cos_tables_high_V_2_q1);

    cos_tables_high_V_3_U : component get_trig_vals_cos_tables_high_V_3
    generic map (
        DataWidth => 13,
        AddressRange => 786,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => cos_tables_high_V_3_address0,
        ce0 => cos_tables_high_V_3_ce0,
        q0 => cos_tables_high_V_3_q0,
        address1 => cos_tables_high_V_3_address1,
        ce1 => cos_tables_high_V_3_ce1,
        q1 => cos_tables_high_V_3_q1);

    cos_tables_high_V_4_U : component get_trig_vals_cos_tables_high_V_4
    generic map (
        DataWidth => 13,
        AddressRange => 786,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => cos_tables_high_V_4_address0,
        ce0 => cos_tables_high_V_4_ce0,
        q0 => cos_tables_high_V_4_q0,
        address1 => cos_tables_high_V_4_address1,
        ce1 => cos_tables_high_V_4_ce1,
        q1 => cos_tables_high_V_4_q1);

    cos_tables_high_V_5_U : component get_trig_vals_cos_tables_high_V_5
    generic map (
        DataWidth => 13,
        AddressRange => 786,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => cos_tables_high_V_5_address0,
        ce0 => cos_tables_high_V_5_ce0,
        q0 => cos_tables_high_V_5_q0,
        address1 => cos_tables_high_V_5_address1,
        ce1 => cos_tables_high_V_5_ce1,
        q1 => cos_tables_high_V_5_q1);

    cos_tables_high_V_6_U : component get_trig_vals_cos_tables_high_V_6
    generic map (
        DataWidth => 13,
        AddressRange => 786,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => cos_tables_high_V_6_address0,
        ce0 => cos_tables_high_V_6_ce0,
        q0 => cos_tables_high_V_6_q0,
        address1 => cos_tables_high_V_6_address1,
        ce1 => cos_tables_high_V_6_ce1,
        q1 => cos_tables_high_V_6_q1);

    cos_tables_high_V_7_U : component get_trig_vals_cos_tables_high_V_7
    generic map (
        DataWidth => 13,
        AddressRange => 786,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => cos_tables_high_V_7_address0,
        ce0 => cos_tables_high_V_7_ce0,
        q0 => cos_tables_high_V_7_q0,
        address1 => cos_tables_high_V_7_address1,
        ce1 => cos_tables_high_V_7_ce1,
        q1 => cos_tables_high_V_7_q1);

    get_trig_vals_mux_164_8_1_1_U1 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => sext_ln647_fu_27069_p1,
        din1 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din2 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din3 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din4 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din5 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din6 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din7 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din8 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din9 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din10 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din11 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din12 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din13 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din14 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din15 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din16 => sin_rom_sel_1_V_read_reg_43183_pp0_iter3_reg,
        dout => hw_sin_val_8_i_V_0_1_fu_27072_p18);

    get_trig_vals_mux_164_8_1_1_U2 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din1 => sext_ln647_fu_27069_p1,
        din2 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din3 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din4 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din5 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din6 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din7 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din8 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din9 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din10 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din11 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din12 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din13 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din14 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din15 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din16 => sin_rom_sel_1_V_read_reg_43183_pp0_iter3_reg,
        dout => hw_sin_val_8_i_V_1_1_fu_27094_p18);

    get_trig_vals_mux_164_8_1_1_U3 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din1 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din2 => sext_ln647_fu_27069_p1,
        din3 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din4 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din5 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din6 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din7 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din8 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din9 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din10 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din11 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din12 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din13 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din14 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din15 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din16 => sin_rom_sel_1_V_read_reg_43183_pp0_iter3_reg,
        dout => hw_sin_val_8_i_V_2_1_fu_27116_p18);

    get_trig_vals_mux_164_8_1_1_U4 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din1 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din2 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din3 => sext_ln647_fu_27069_p1,
        din4 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din5 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din6 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din7 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din8 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din9 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din10 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din11 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din12 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din13 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din14 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din15 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din16 => sin_rom_sel_1_V_read_reg_43183_pp0_iter3_reg,
        dout => hw_sin_val_8_i_V_3_1_fu_27138_p18);

    get_trig_vals_mux_164_8_1_1_U5 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din1 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din2 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din3 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din4 => sext_ln647_fu_27069_p1,
        din5 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din6 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din7 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din8 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din9 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din10 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din11 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din12 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din13 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din14 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din15 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din16 => sin_rom_sel_1_V_read_reg_43183_pp0_iter3_reg,
        dout => hw_sin_val_8_i_V_4_1_fu_27160_p18);

    get_trig_vals_mux_164_8_1_1_U6 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din1 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din2 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din3 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din4 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din5 => sext_ln647_fu_27069_p1,
        din6 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din7 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din8 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din9 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din10 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din11 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din12 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din13 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din14 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din15 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din16 => sin_rom_sel_1_V_read_reg_43183_pp0_iter3_reg,
        dout => hw_sin_val_8_i_V_5_1_fu_27182_p18);

    get_trig_vals_mux_164_8_1_1_U7 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din1 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din2 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din3 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din4 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din5 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din6 => sext_ln647_fu_27069_p1,
        din7 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din8 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din9 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din10 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din11 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din12 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din13 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din14 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din15 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din16 => sin_rom_sel_1_V_read_reg_43183_pp0_iter3_reg,
        dout => hw_sin_val_8_i_V_6_1_fu_27204_p18);

    get_trig_vals_mux_164_8_1_1_U8 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din1 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din2 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din3 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din4 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din5 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din6 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din7 => sext_ln647_fu_27069_p1,
        din8 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din9 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din10 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din11 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din12 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din13 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din14 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din15 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din16 => sin_rom_sel_1_V_read_reg_43183_pp0_iter3_reg,
        dout => hw_sin_val_8_i_V_7_1_fu_27226_p18);

    get_trig_vals_mux_164_8_1_1_U9 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din1 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din2 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din3 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din4 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din5 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din6 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din7 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din8 => sext_ln647_fu_27069_p1,
        din9 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din10 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din11 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din12 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din13 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din14 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din15 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din16 => sin_rom_sel_1_V_read_reg_43183_pp0_iter3_reg,
        dout => hw_sin_val_8_i_V_8_1_fu_27248_p18);

    get_trig_vals_mux_164_8_1_1_U10 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din1 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din2 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din3 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din4 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din5 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din6 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din7 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din8 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din9 => sext_ln647_fu_27069_p1,
        din10 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din11 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din12 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din13 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din14 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din15 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din16 => sin_rom_sel_1_V_read_reg_43183_pp0_iter3_reg,
        dout => hw_sin_val_8_i_V_9_1_fu_27270_p18);

    get_trig_vals_mux_164_8_1_1_U11 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din1 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din2 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din3 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din4 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din5 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din6 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din7 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din8 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din9 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din10 => sext_ln647_fu_27069_p1,
        din11 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din12 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din13 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din14 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din15 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din16 => sin_rom_sel_1_V_read_reg_43183_pp0_iter3_reg,
        dout => hw_sin_val_8_i_V_10_1_fu_27292_p18);

    get_trig_vals_mux_164_8_1_1_U12 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din1 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din2 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din3 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din4 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din5 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din6 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din7 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din8 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din9 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din10 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din11 => sext_ln647_fu_27069_p1,
        din12 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din13 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din14 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din15 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din16 => sin_rom_sel_1_V_read_reg_43183_pp0_iter3_reg,
        dout => hw_sin_val_8_i_V_11_1_fu_27314_p18);

    get_trig_vals_mux_164_8_1_1_U13 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din1 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din2 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din3 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din4 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din5 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din6 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din7 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din8 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din9 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din10 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din11 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din12 => sext_ln647_fu_27069_p1,
        din13 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din14 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din15 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din16 => sin_rom_sel_1_V_read_reg_43183_pp0_iter3_reg,
        dout => hw_sin_val_8_i_V_12_1_fu_27336_p18);

    get_trig_vals_mux_164_8_1_1_U14 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din1 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din2 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din3 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din4 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din5 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din6 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din7 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din8 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din9 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din10 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din11 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din12 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din13 => sext_ln647_fu_27069_p1,
        din14 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din15 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din16 => sin_rom_sel_1_V_read_reg_43183_pp0_iter3_reg,
        dout => hw_sin_val_8_i_V_13_1_fu_27358_p18);

    get_trig_vals_mux_164_8_1_1_U15 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din1 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din2 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din3 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din4 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din5 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din6 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din7 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din8 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din9 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din10 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din11 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din12 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din13 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din14 => sext_ln647_fu_27069_p1,
        din15 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din16 => sin_rom_sel_1_V_read_reg_43183_pp0_iter3_reg,
        dout => hw_sin_val_8_i_V_14_1_fu_27380_p18);

    get_trig_vals_mux_164_8_1_1_U16 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din1 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din2 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din3 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din4 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din5 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din6 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din7 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din8 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din9 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din10 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din11 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din12 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din13 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din14 => trunc_ln647_reg_43622_pp0_iter3_reg,
        din15 => sext_ln647_fu_27069_p1,
        din16 => sin_rom_sel_1_V_read_reg_43183_pp0_iter3_reg,
        dout => hw_sin_val_8_i_V_15_1_fu_27402_p18);

    get_trig_vals_mux_164_8_1_1_U17 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => trunc_ln647_1_reg_43871_pp0_iter3_reg,
        din1 => hw_sin_val_8_i_V_0_1_fu_27072_p18,
        din2 => hw_sin_val_8_i_V_0_1_fu_27072_p18,
        din3 => hw_sin_val_8_i_V_0_1_fu_27072_p18,
        din4 => hw_sin_val_8_i_V_0_1_fu_27072_p18,
        din5 => hw_sin_val_8_i_V_0_1_fu_27072_p18,
        din6 => hw_sin_val_8_i_V_0_1_fu_27072_p18,
        din7 => hw_sin_val_8_i_V_0_1_fu_27072_p18,
        din8 => hw_sin_val_8_i_V_0_1_fu_27072_p18,
        din9 => hw_sin_val_8_i_V_0_1_fu_27072_p18,
        din10 => hw_sin_val_8_i_V_0_1_fu_27072_p18,
        din11 => hw_sin_val_8_i_V_0_1_fu_27072_p18,
        din12 => hw_sin_val_8_i_V_0_1_fu_27072_p18,
        din13 => hw_sin_val_8_i_V_0_1_fu_27072_p18,
        din14 => hw_sin_val_8_i_V_0_1_fu_27072_p18,
        din15 => hw_sin_val_8_i_V_0_1_fu_27072_p18,
        din16 => sin_rom_sel_2_V_read_reg_43163_pp0_iter3_reg,
        dout => hw_sin_val_8_i_V_0_2_fu_27424_p18);

    get_trig_vals_mux_164_8_1_1_U18 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_1_1_fu_27094_p18,
        din1 => trunc_ln647_1_reg_43871_pp0_iter3_reg,
        din2 => hw_sin_val_8_i_V_1_1_fu_27094_p18,
        din3 => hw_sin_val_8_i_V_1_1_fu_27094_p18,
        din4 => hw_sin_val_8_i_V_1_1_fu_27094_p18,
        din5 => hw_sin_val_8_i_V_1_1_fu_27094_p18,
        din6 => hw_sin_val_8_i_V_1_1_fu_27094_p18,
        din7 => hw_sin_val_8_i_V_1_1_fu_27094_p18,
        din8 => hw_sin_val_8_i_V_1_1_fu_27094_p18,
        din9 => hw_sin_val_8_i_V_1_1_fu_27094_p18,
        din10 => hw_sin_val_8_i_V_1_1_fu_27094_p18,
        din11 => hw_sin_val_8_i_V_1_1_fu_27094_p18,
        din12 => hw_sin_val_8_i_V_1_1_fu_27094_p18,
        din13 => hw_sin_val_8_i_V_1_1_fu_27094_p18,
        din14 => hw_sin_val_8_i_V_1_1_fu_27094_p18,
        din15 => hw_sin_val_8_i_V_1_1_fu_27094_p18,
        din16 => sin_rom_sel_2_V_read_reg_43163_pp0_iter3_reg,
        dout => hw_sin_val_8_i_V_1_2_fu_27460_p18);

    get_trig_vals_mux_164_8_1_1_U19 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_2_1_fu_27116_p18,
        din1 => hw_sin_val_8_i_V_2_1_fu_27116_p18,
        din2 => trunc_ln647_1_reg_43871_pp0_iter3_reg,
        din3 => hw_sin_val_8_i_V_2_1_fu_27116_p18,
        din4 => hw_sin_val_8_i_V_2_1_fu_27116_p18,
        din5 => hw_sin_val_8_i_V_2_1_fu_27116_p18,
        din6 => hw_sin_val_8_i_V_2_1_fu_27116_p18,
        din7 => hw_sin_val_8_i_V_2_1_fu_27116_p18,
        din8 => hw_sin_val_8_i_V_2_1_fu_27116_p18,
        din9 => hw_sin_val_8_i_V_2_1_fu_27116_p18,
        din10 => hw_sin_val_8_i_V_2_1_fu_27116_p18,
        din11 => hw_sin_val_8_i_V_2_1_fu_27116_p18,
        din12 => hw_sin_val_8_i_V_2_1_fu_27116_p18,
        din13 => hw_sin_val_8_i_V_2_1_fu_27116_p18,
        din14 => hw_sin_val_8_i_V_2_1_fu_27116_p18,
        din15 => hw_sin_val_8_i_V_2_1_fu_27116_p18,
        din16 => sin_rom_sel_2_V_read_reg_43163_pp0_iter3_reg,
        dout => hw_sin_val_8_i_V_2_2_fu_27496_p18);

    get_trig_vals_mux_164_8_1_1_U20 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_3_1_fu_27138_p18,
        din1 => hw_sin_val_8_i_V_3_1_fu_27138_p18,
        din2 => hw_sin_val_8_i_V_3_1_fu_27138_p18,
        din3 => trunc_ln647_1_reg_43871_pp0_iter3_reg,
        din4 => hw_sin_val_8_i_V_3_1_fu_27138_p18,
        din5 => hw_sin_val_8_i_V_3_1_fu_27138_p18,
        din6 => hw_sin_val_8_i_V_3_1_fu_27138_p18,
        din7 => hw_sin_val_8_i_V_3_1_fu_27138_p18,
        din8 => hw_sin_val_8_i_V_3_1_fu_27138_p18,
        din9 => hw_sin_val_8_i_V_3_1_fu_27138_p18,
        din10 => hw_sin_val_8_i_V_3_1_fu_27138_p18,
        din11 => hw_sin_val_8_i_V_3_1_fu_27138_p18,
        din12 => hw_sin_val_8_i_V_3_1_fu_27138_p18,
        din13 => hw_sin_val_8_i_V_3_1_fu_27138_p18,
        din14 => hw_sin_val_8_i_V_3_1_fu_27138_p18,
        din15 => hw_sin_val_8_i_V_3_1_fu_27138_p18,
        din16 => sin_rom_sel_2_V_read_reg_43163_pp0_iter3_reg,
        dout => hw_sin_val_8_i_V_3_2_fu_27532_p18);

    get_trig_vals_mux_164_8_1_1_U21 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_4_1_fu_27160_p18,
        din1 => hw_sin_val_8_i_V_4_1_fu_27160_p18,
        din2 => hw_sin_val_8_i_V_4_1_fu_27160_p18,
        din3 => hw_sin_val_8_i_V_4_1_fu_27160_p18,
        din4 => trunc_ln647_1_reg_43871_pp0_iter3_reg,
        din5 => hw_sin_val_8_i_V_4_1_fu_27160_p18,
        din6 => hw_sin_val_8_i_V_4_1_fu_27160_p18,
        din7 => hw_sin_val_8_i_V_4_1_fu_27160_p18,
        din8 => hw_sin_val_8_i_V_4_1_fu_27160_p18,
        din9 => hw_sin_val_8_i_V_4_1_fu_27160_p18,
        din10 => hw_sin_val_8_i_V_4_1_fu_27160_p18,
        din11 => hw_sin_val_8_i_V_4_1_fu_27160_p18,
        din12 => hw_sin_val_8_i_V_4_1_fu_27160_p18,
        din13 => hw_sin_val_8_i_V_4_1_fu_27160_p18,
        din14 => hw_sin_val_8_i_V_4_1_fu_27160_p18,
        din15 => hw_sin_val_8_i_V_4_1_fu_27160_p18,
        din16 => sin_rom_sel_2_V_read_reg_43163_pp0_iter3_reg,
        dout => hw_sin_val_8_i_V_4_2_fu_27568_p18);

    get_trig_vals_mux_164_8_1_1_U22 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_5_1_fu_27182_p18,
        din1 => hw_sin_val_8_i_V_5_1_fu_27182_p18,
        din2 => hw_sin_val_8_i_V_5_1_fu_27182_p18,
        din3 => hw_sin_val_8_i_V_5_1_fu_27182_p18,
        din4 => hw_sin_val_8_i_V_5_1_fu_27182_p18,
        din5 => trunc_ln647_1_reg_43871_pp0_iter3_reg,
        din6 => hw_sin_val_8_i_V_5_1_fu_27182_p18,
        din7 => hw_sin_val_8_i_V_5_1_fu_27182_p18,
        din8 => hw_sin_val_8_i_V_5_1_fu_27182_p18,
        din9 => hw_sin_val_8_i_V_5_1_fu_27182_p18,
        din10 => hw_sin_val_8_i_V_5_1_fu_27182_p18,
        din11 => hw_sin_val_8_i_V_5_1_fu_27182_p18,
        din12 => hw_sin_val_8_i_V_5_1_fu_27182_p18,
        din13 => hw_sin_val_8_i_V_5_1_fu_27182_p18,
        din14 => hw_sin_val_8_i_V_5_1_fu_27182_p18,
        din15 => hw_sin_val_8_i_V_5_1_fu_27182_p18,
        din16 => sin_rom_sel_2_V_read_reg_43163_pp0_iter3_reg,
        dout => hw_sin_val_8_i_V_5_2_fu_27604_p18);

    get_trig_vals_mux_164_8_1_1_U23 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_6_1_fu_27204_p18,
        din1 => hw_sin_val_8_i_V_6_1_fu_27204_p18,
        din2 => hw_sin_val_8_i_V_6_1_fu_27204_p18,
        din3 => hw_sin_val_8_i_V_6_1_fu_27204_p18,
        din4 => hw_sin_val_8_i_V_6_1_fu_27204_p18,
        din5 => hw_sin_val_8_i_V_6_1_fu_27204_p18,
        din6 => trunc_ln647_1_reg_43871_pp0_iter3_reg,
        din7 => hw_sin_val_8_i_V_6_1_fu_27204_p18,
        din8 => hw_sin_val_8_i_V_6_1_fu_27204_p18,
        din9 => hw_sin_val_8_i_V_6_1_fu_27204_p18,
        din10 => hw_sin_val_8_i_V_6_1_fu_27204_p18,
        din11 => hw_sin_val_8_i_V_6_1_fu_27204_p18,
        din12 => hw_sin_val_8_i_V_6_1_fu_27204_p18,
        din13 => hw_sin_val_8_i_V_6_1_fu_27204_p18,
        din14 => hw_sin_val_8_i_V_6_1_fu_27204_p18,
        din15 => hw_sin_val_8_i_V_6_1_fu_27204_p18,
        din16 => sin_rom_sel_2_V_read_reg_43163_pp0_iter3_reg,
        dout => hw_sin_val_8_i_V_6_2_fu_27640_p18);

    get_trig_vals_mux_164_8_1_1_U24 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_7_1_fu_27226_p18,
        din1 => hw_sin_val_8_i_V_7_1_fu_27226_p18,
        din2 => hw_sin_val_8_i_V_7_1_fu_27226_p18,
        din3 => hw_sin_val_8_i_V_7_1_fu_27226_p18,
        din4 => hw_sin_val_8_i_V_7_1_fu_27226_p18,
        din5 => hw_sin_val_8_i_V_7_1_fu_27226_p18,
        din6 => hw_sin_val_8_i_V_7_1_fu_27226_p18,
        din7 => trunc_ln647_1_reg_43871_pp0_iter3_reg,
        din8 => hw_sin_val_8_i_V_7_1_fu_27226_p18,
        din9 => hw_sin_val_8_i_V_7_1_fu_27226_p18,
        din10 => hw_sin_val_8_i_V_7_1_fu_27226_p18,
        din11 => hw_sin_val_8_i_V_7_1_fu_27226_p18,
        din12 => hw_sin_val_8_i_V_7_1_fu_27226_p18,
        din13 => hw_sin_val_8_i_V_7_1_fu_27226_p18,
        din14 => hw_sin_val_8_i_V_7_1_fu_27226_p18,
        din15 => hw_sin_val_8_i_V_7_1_fu_27226_p18,
        din16 => sin_rom_sel_2_V_read_reg_43163_pp0_iter3_reg,
        dout => hw_sin_val_8_i_V_7_2_fu_27676_p18);

    get_trig_vals_mux_164_8_1_1_U25 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_8_1_fu_27248_p18,
        din1 => hw_sin_val_8_i_V_8_1_fu_27248_p18,
        din2 => hw_sin_val_8_i_V_8_1_fu_27248_p18,
        din3 => hw_sin_val_8_i_V_8_1_fu_27248_p18,
        din4 => hw_sin_val_8_i_V_8_1_fu_27248_p18,
        din5 => hw_sin_val_8_i_V_8_1_fu_27248_p18,
        din6 => hw_sin_val_8_i_V_8_1_fu_27248_p18,
        din7 => hw_sin_val_8_i_V_8_1_fu_27248_p18,
        din8 => trunc_ln647_1_reg_43871_pp0_iter3_reg,
        din9 => hw_sin_val_8_i_V_8_1_fu_27248_p18,
        din10 => hw_sin_val_8_i_V_8_1_fu_27248_p18,
        din11 => hw_sin_val_8_i_V_8_1_fu_27248_p18,
        din12 => hw_sin_val_8_i_V_8_1_fu_27248_p18,
        din13 => hw_sin_val_8_i_V_8_1_fu_27248_p18,
        din14 => hw_sin_val_8_i_V_8_1_fu_27248_p18,
        din15 => hw_sin_val_8_i_V_8_1_fu_27248_p18,
        din16 => sin_rom_sel_2_V_read_reg_43163_pp0_iter3_reg,
        dout => hw_sin_val_8_i_V_8_2_fu_27712_p18);

    get_trig_vals_mux_164_8_1_1_U26 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_9_1_fu_27270_p18,
        din1 => hw_sin_val_8_i_V_9_1_fu_27270_p18,
        din2 => hw_sin_val_8_i_V_9_1_fu_27270_p18,
        din3 => hw_sin_val_8_i_V_9_1_fu_27270_p18,
        din4 => hw_sin_val_8_i_V_9_1_fu_27270_p18,
        din5 => hw_sin_val_8_i_V_9_1_fu_27270_p18,
        din6 => hw_sin_val_8_i_V_9_1_fu_27270_p18,
        din7 => hw_sin_val_8_i_V_9_1_fu_27270_p18,
        din8 => hw_sin_val_8_i_V_9_1_fu_27270_p18,
        din9 => trunc_ln647_1_reg_43871_pp0_iter3_reg,
        din10 => hw_sin_val_8_i_V_9_1_fu_27270_p18,
        din11 => hw_sin_val_8_i_V_9_1_fu_27270_p18,
        din12 => hw_sin_val_8_i_V_9_1_fu_27270_p18,
        din13 => hw_sin_val_8_i_V_9_1_fu_27270_p18,
        din14 => hw_sin_val_8_i_V_9_1_fu_27270_p18,
        din15 => hw_sin_val_8_i_V_9_1_fu_27270_p18,
        din16 => sin_rom_sel_2_V_read_reg_43163_pp0_iter3_reg,
        dout => hw_sin_val_8_i_V_9_2_fu_27748_p18);

    get_trig_vals_mux_164_8_1_1_U27 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_10_1_fu_27292_p18,
        din1 => hw_sin_val_8_i_V_10_1_fu_27292_p18,
        din2 => hw_sin_val_8_i_V_10_1_fu_27292_p18,
        din3 => hw_sin_val_8_i_V_10_1_fu_27292_p18,
        din4 => hw_sin_val_8_i_V_10_1_fu_27292_p18,
        din5 => hw_sin_val_8_i_V_10_1_fu_27292_p18,
        din6 => hw_sin_val_8_i_V_10_1_fu_27292_p18,
        din7 => hw_sin_val_8_i_V_10_1_fu_27292_p18,
        din8 => hw_sin_val_8_i_V_10_1_fu_27292_p18,
        din9 => hw_sin_val_8_i_V_10_1_fu_27292_p18,
        din10 => trunc_ln647_1_reg_43871_pp0_iter3_reg,
        din11 => hw_sin_val_8_i_V_10_1_fu_27292_p18,
        din12 => hw_sin_val_8_i_V_10_1_fu_27292_p18,
        din13 => hw_sin_val_8_i_V_10_1_fu_27292_p18,
        din14 => hw_sin_val_8_i_V_10_1_fu_27292_p18,
        din15 => hw_sin_val_8_i_V_10_1_fu_27292_p18,
        din16 => sin_rom_sel_2_V_read_reg_43163_pp0_iter3_reg,
        dout => hw_sin_val_8_i_V_10_2_fu_27784_p18);

    get_trig_vals_mux_164_8_1_1_U28 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_11_1_fu_27314_p18,
        din1 => hw_sin_val_8_i_V_11_1_fu_27314_p18,
        din2 => hw_sin_val_8_i_V_11_1_fu_27314_p18,
        din3 => hw_sin_val_8_i_V_11_1_fu_27314_p18,
        din4 => hw_sin_val_8_i_V_11_1_fu_27314_p18,
        din5 => hw_sin_val_8_i_V_11_1_fu_27314_p18,
        din6 => hw_sin_val_8_i_V_11_1_fu_27314_p18,
        din7 => hw_sin_val_8_i_V_11_1_fu_27314_p18,
        din8 => hw_sin_val_8_i_V_11_1_fu_27314_p18,
        din9 => hw_sin_val_8_i_V_11_1_fu_27314_p18,
        din10 => hw_sin_val_8_i_V_11_1_fu_27314_p18,
        din11 => trunc_ln647_1_reg_43871_pp0_iter3_reg,
        din12 => hw_sin_val_8_i_V_11_1_fu_27314_p18,
        din13 => hw_sin_val_8_i_V_11_1_fu_27314_p18,
        din14 => hw_sin_val_8_i_V_11_1_fu_27314_p18,
        din15 => hw_sin_val_8_i_V_11_1_fu_27314_p18,
        din16 => sin_rom_sel_2_V_read_reg_43163_pp0_iter3_reg,
        dout => hw_sin_val_8_i_V_11_2_fu_27820_p18);

    get_trig_vals_mux_164_8_1_1_U29 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_12_1_fu_27336_p18,
        din1 => hw_sin_val_8_i_V_12_1_fu_27336_p18,
        din2 => hw_sin_val_8_i_V_12_1_fu_27336_p18,
        din3 => hw_sin_val_8_i_V_12_1_fu_27336_p18,
        din4 => hw_sin_val_8_i_V_12_1_fu_27336_p18,
        din5 => hw_sin_val_8_i_V_12_1_fu_27336_p18,
        din6 => hw_sin_val_8_i_V_12_1_fu_27336_p18,
        din7 => hw_sin_val_8_i_V_12_1_fu_27336_p18,
        din8 => hw_sin_val_8_i_V_12_1_fu_27336_p18,
        din9 => hw_sin_val_8_i_V_12_1_fu_27336_p18,
        din10 => hw_sin_val_8_i_V_12_1_fu_27336_p18,
        din11 => hw_sin_val_8_i_V_12_1_fu_27336_p18,
        din12 => trunc_ln647_1_reg_43871_pp0_iter3_reg,
        din13 => hw_sin_val_8_i_V_12_1_fu_27336_p18,
        din14 => hw_sin_val_8_i_V_12_1_fu_27336_p18,
        din15 => hw_sin_val_8_i_V_12_1_fu_27336_p18,
        din16 => sin_rom_sel_2_V_read_reg_43163_pp0_iter3_reg,
        dout => hw_sin_val_8_i_V_12_2_fu_27856_p18);

    get_trig_vals_mux_164_8_1_1_U30 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_13_1_fu_27358_p18,
        din1 => hw_sin_val_8_i_V_13_1_fu_27358_p18,
        din2 => hw_sin_val_8_i_V_13_1_fu_27358_p18,
        din3 => hw_sin_val_8_i_V_13_1_fu_27358_p18,
        din4 => hw_sin_val_8_i_V_13_1_fu_27358_p18,
        din5 => hw_sin_val_8_i_V_13_1_fu_27358_p18,
        din6 => hw_sin_val_8_i_V_13_1_fu_27358_p18,
        din7 => hw_sin_val_8_i_V_13_1_fu_27358_p18,
        din8 => hw_sin_val_8_i_V_13_1_fu_27358_p18,
        din9 => hw_sin_val_8_i_V_13_1_fu_27358_p18,
        din10 => hw_sin_val_8_i_V_13_1_fu_27358_p18,
        din11 => hw_sin_val_8_i_V_13_1_fu_27358_p18,
        din12 => hw_sin_val_8_i_V_13_1_fu_27358_p18,
        din13 => trunc_ln647_1_reg_43871_pp0_iter3_reg,
        din14 => hw_sin_val_8_i_V_13_1_fu_27358_p18,
        din15 => hw_sin_val_8_i_V_13_1_fu_27358_p18,
        din16 => sin_rom_sel_2_V_read_reg_43163_pp0_iter3_reg,
        dout => hw_sin_val_8_i_V_13_2_fu_27892_p18);

    get_trig_vals_mux_164_8_1_1_U31 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_14_1_fu_27380_p18,
        din1 => hw_sin_val_8_i_V_14_1_fu_27380_p18,
        din2 => hw_sin_val_8_i_V_14_1_fu_27380_p18,
        din3 => hw_sin_val_8_i_V_14_1_fu_27380_p18,
        din4 => hw_sin_val_8_i_V_14_1_fu_27380_p18,
        din5 => hw_sin_val_8_i_V_14_1_fu_27380_p18,
        din6 => hw_sin_val_8_i_V_14_1_fu_27380_p18,
        din7 => hw_sin_val_8_i_V_14_1_fu_27380_p18,
        din8 => hw_sin_val_8_i_V_14_1_fu_27380_p18,
        din9 => hw_sin_val_8_i_V_14_1_fu_27380_p18,
        din10 => hw_sin_val_8_i_V_14_1_fu_27380_p18,
        din11 => hw_sin_val_8_i_V_14_1_fu_27380_p18,
        din12 => hw_sin_val_8_i_V_14_1_fu_27380_p18,
        din13 => hw_sin_val_8_i_V_14_1_fu_27380_p18,
        din14 => trunc_ln647_1_reg_43871_pp0_iter3_reg,
        din15 => hw_sin_val_8_i_V_14_1_fu_27380_p18,
        din16 => sin_rom_sel_2_V_read_reg_43163_pp0_iter3_reg,
        dout => hw_sin_val_8_i_V_14_2_fu_27928_p18);

    get_trig_vals_mux_164_8_1_1_U32 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_15_1_fu_27402_p18,
        din1 => hw_sin_val_8_i_V_15_1_fu_27402_p18,
        din2 => hw_sin_val_8_i_V_15_1_fu_27402_p18,
        din3 => hw_sin_val_8_i_V_15_1_fu_27402_p18,
        din4 => hw_sin_val_8_i_V_15_1_fu_27402_p18,
        din5 => hw_sin_val_8_i_V_15_1_fu_27402_p18,
        din6 => hw_sin_val_8_i_V_15_1_fu_27402_p18,
        din7 => hw_sin_val_8_i_V_15_1_fu_27402_p18,
        din8 => hw_sin_val_8_i_V_15_1_fu_27402_p18,
        din9 => hw_sin_val_8_i_V_15_1_fu_27402_p18,
        din10 => hw_sin_val_8_i_V_15_1_fu_27402_p18,
        din11 => hw_sin_val_8_i_V_15_1_fu_27402_p18,
        din12 => hw_sin_val_8_i_V_15_1_fu_27402_p18,
        din13 => hw_sin_val_8_i_V_15_1_fu_27402_p18,
        din14 => hw_sin_val_8_i_V_15_1_fu_27402_p18,
        din15 => trunc_ln647_1_reg_43871_pp0_iter3_reg,
        din16 => sin_rom_sel_2_V_read_reg_43163_pp0_iter3_reg,
        dout => hw_sin_val_8_i_V_15_2_fu_27964_p18);

    get_trig_vals_mux_164_8_1_1_U33 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => sext_ln647_1_fu_28000_p1,
        din1 => hw_sin_val_8_i_V_0_2_fu_27424_p18,
        din2 => hw_sin_val_8_i_V_0_2_fu_27424_p18,
        din3 => hw_sin_val_8_i_V_0_2_fu_27424_p18,
        din4 => hw_sin_val_8_i_V_0_2_fu_27424_p18,
        din5 => hw_sin_val_8_i_V_0_2_fu_27424_p18,
        din6 => hw_sin_val_8_i_V_0_2_fu_27424_p18,
        din7 => hw_sin_val_8_i_V_0_2_fu_27424_p18,
        din8 => hw_sin_val_8_i_V_0_2_fu_27424_p18,
        din9 => hw_sin_val_8_i_V_0_2_fu_27424_p18,
        din10 => hw_sin_val_8_i_V_0_2_fu_27424_p18,
        din11 => hw_sin_val_8_i_V_0_2_fu_27424_p18,
        din12 => hw_sin_val_8_i_V_0_2_fu_27424_p18,
        din13 => hw_sin_val_8_i_V_0_2_fu_27424_p18,
        din14 => hw_sin_val_8_i_V_0_2_fu_27424_p18,
        din15 => hw_sin_val_8_i_V_0_2_fu_27424_p18,
        din16 => sin_rom_sel_3_V_read_reg_43143_pp0_iter3_reg,
        dout => hw_sin_val_8_i_V_0_3_fu_28003_p18);

    get_trig_vals_mux_164_8_1_1_U34 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_1_2_fu_27460_p18,
        din1 => sext_ln647_1_fu_28000_p1,
        din2 => hw_sin_val_8_i_V_1_2_fu_27460_p18,
        din3 => hw_sin_val_8_i_V_1_2_fu_27460_p18,
        din4 => hw_sin_val_8_i_V_1_2_fu_27460_p18,
        din5 => hw_sin_val_8_i_V_1_2_fu_27460_p18,
        din6 => hw_sin_val_8_i_V_1_2_fu_27460_p18,
        din7 => hw_sin_val_8_i_V_1_2_fu_27460_p18,
        din8 => hw_sin_val_8_i_V_1_2_fu_27460_p18,
        din9 => hw_sin_val_8_i_V_1_2_fu_27460_p18,
        din10 => hw_sin_val_8_i_V_1_2_fu_27460_p18,
        din11 => hw_sin_val_8_i_V_1_2_fu_27460_p18,
        din12 => hw_sin_val_8_i_V_1_2_fu_27460_p18,
        din13 => hw_sin_val_8_i_V_1_2_fu_27460_p18,
        din14 => hw_sin_val_8_i_V_1_2_fu_27460_p18,
        din15 => hw_sin_val_8_i_V_1_2_fu_27460_p18,
        din16 => sin_rom_sel_3_V_read_reg_43143_pp0_iter3_reg,
        dout => hw_sin_val_8_i_V_1_3_fu_28040_p18);

    get_trig_vals_mux_164_8_1_1_U35 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_2_2_fu_27496_p18,
        din1 => hw_sin_val_8_i_V_2_2_fu_27496_p18,
        din2 => sext_ln647_1_fu_28000_p1,
        din3 => hw_sin_val_8_i_V_2_2_fu_27496_p18,
        din4 => hw_sin_val_8_i_V_2_2_fu_27496_p18,
        din5 => hw_sin_val_8_i_V_2_2_fu_27496_p18,
        din6 => hw_sin_val_8_i_V_2_2_fu_27496_p18,
        din7 => hw_sin_val_8_i_V_2_2_fu_27496_p18,
        din8 => hw_sin_val_8_i_V_2_2_fu_27496_p18,
        din9 => hw_sin_val_8_i_V_2_2_fu_27496_p18,
        din10 => hw_sin_val_8_i_V_2_2_fu_27496_p18,
        din11 => hw_sin_val_8_i_V_2_2_fu_27496_p18,
        din12 => hw_sin_val_8_i_V_2_2_fu_27496_p18,
        din13 => hw_sin_val_8_i_V_2_2_fu_27496_p18,
        din14 => hw_sin_val_8_i_V_2_2_fu_27496_p18,
        din15 => hw_sin_val_8_i_V_2_2_fu_27496_p18,
        din16 => sin_rom_sel_3_V_read_reg_43143_pp0_iter3_reg,
        dout => hw_sin_val_8_i_V_2_3_fu_28077_p18);

    get_trig_vals_mux_164_8_1_1_U36 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_3_2_fu_27532_p18,
        din1 => hw_sin_val_8_i_V_3_2_fu_27532_p18,
        din2 => hw_sin_val_8_i_V_3_2_fu_27532_p18,
        din3 => sext_ln647_1_fu_28000_p1,
        din4 => hw_sin_val_8_i_V_3_2_fu_27532_p18,
        din5 => hw_sin_val_8_i_V_3_2_fu_27532_p18,
        din6 => hw_sin_val_8_i_V_3_2_fu_27532_p18,
        din7 => hw_sin_val_8_i_V_3_2_fu_27532_p18,
        din8 => hw_sin_val_8_i_V_3_2_fu_27532_p18,
        din9 => hw_sin_val_8_i_V_3_2_fu_27532_p18,
        din10 => hw_sin_val_8_i_V_3_2_fu_27532_p18,
        din11 => hw_sin_val_8_i_V_3_2_fu_27532_p18,
        din12 => hw_sin_val_8_i_V_3_2_fu_27532_p18,
        din13 => hw_sin_val_8_i_V_3_2_fu_27532_p18,
        din14 => hw_sin_val_8_i_V_3_2_fu_27532_p18,
        din15 => hw_sin_val_8_i_V_3_2_fu_27532_p18,
        din16 => sin_rom_sel_3_V_read_reg_43143_pp0_iter3_reg,
        dout => hw_sin_val_8_i_V_3_3_fu_28114_p18);

    get_trig_vals_mux_164_8_1_1_U37 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_4_2_fu_27568_p18,
        din1 => hw_sin_val_8_i_V_4_2_fu_27568_p18,
        din2 => hw_sin_val_8_i_V_4_2_fu_27568_p18,
        din3 => hw_sin_val_8_i_V_4_2_fu_27568_p18,
        din4 => sext_ln647_1_fu_28000_p1,
        din5 => hw_sin_val_8_i_V_4_2_fu_27568_p18,
        din6 => hw_sin_val_8_i_V_4_2_fu_27568_p18,
        din7 => hw_sin_val_8_i_V_4_2_fu_27568_p18,
        din8 => hw_sin_val_8_i_V_4_2_fu_27568_p18,
        din9 => hw_sin_val_8_i_V_4_2_fu_27568_p18,
        din10 => hw_sin_val_8_i_V_4_2_fu_27568_p18,
        din11 => hw_sin_val_8_i_V_4_2_fu_27568_p18,
        din12 => hw_sin_val_8_i_V_4_2_fu_27568_p18,
        din13 => hw_sin_val_8_i_V_4_2_fu_27568_p18,
        din14 => hw_sin_val_8_i_V_4_2_fu_27568_p18,
        din15 => hw_sin_val_8_i_V_4_2_fu_27568_p18,
        din16 => sin_rom_sel_3_V_read_reg_43143_pp0_iter3_reg,
        dout => hw_sin_val_8_i_V_4_3_fu_28151_p18);

    get_trig_vals_mux_164_8_1_1_U38 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_5_2_fu_27604_p18,
        din1 => hw_sin_val_8_i_V_5_2_fu_27604_p18,
        din2 => hw_sin_val_8_i_V_5_2_fu_27604_p18,
        din3 => hw_sin_val_8_i_V_5_2_fu_27604_p18,
        din4 => hw_sin_val_8_i_V_5_2_fu_27604_p18,
        din5 => sext_ln647_1_fu_28000_p1,
        din6 => hw_sin_val_8_i_V_5_2_fu_27604_p18,
        din7 => hw_sin_val_8_i_V_5_2_fu_27604_p18,
        din8 => hw_sin_val_8_i_V_5_2_fu_27604_p18,
        din9 => hw_sin_val_8_i_V_5_2_fu_27604_p18,
        din10 => hw_sin_val_8_i_V_5_2_fu_27604_p18,
        din11 => hw_sin_val_8_i_V_5_2_fu_27604_p18,
        din12 => hw_sin_val_8_i_V_5_2_fu_27604_p18,
        din13 => hw_sin_val_8_i_V_5_2_fu_27604_p18,
        din14 => hw_sin_val_8_i_V_5_2_fu_27604_p18,
        din15 => hw_sin_val_8_i_V_5_2_fu_27604_p18,
        din16 => sin_rom_sel_3_V_read_reg_43143_pp0_iter3_reg,
        dout => hw_sin_val_8_i_V_5_3_fu_28188_p18);

    get_trig_vals_mux_164_8_1_1_U39 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_6_2_fu_27640_p18,
        din1 => hw_sin_val_8_i_V_6_2_fu_27640_p18,
        din2 => hw_sin_val_8_i_V_6_2_fu_27640_p18,
        din3 => hw_sin_val_8_i_V_6_2_fu_27640_p18,
        din4 => hw_sin_val_8_i_V_6_2_fu_27640_p18,
        din5 => hw_sin_val_8_i_V_6_2_fu_27640_p18,
        din6 => sext_ln647_1_fu_28000_p1,
        din7 => hw_sin_val_8_i_V_6_2_fu_27640_p18,
        din8 => hw_sin_val_8_i_V_6_2_fu_27640_p18,
        din9 => hw_sin_val_8_i_V_6_2_fu_27640_p18,
        din10 => hw_sin_val_8_i_V_6_2_fu_27640_p18,
        din11 => hw_sin_val_8_i_V_6_2_fu_27640_p18,
        din12 => hw_sin_val_8_i_V_6_2_fu_27640_p18,
        din13 => hw_sin_val_8_i_V_6_2_fu_27640_p18,
        din14 => hw_sin_val_8_i_V_6_2_fu_27640_p18,
        din15 => hw_sin_val_8_i_V_6_2_fu_27640_p18,
        din16 => sin_rom_sel_3_V_read_reg_43143_pp0_iter3_reg,
        dout => hw_sin_val_8_i_V_6_3_fu_28225_p18);

    get_trig_vals_mux_164_8_1_1_U40 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_7_2_fu_27676_p18,
        din1 => hw_sin_val_8_i_V_7_2_fu_27676_p18,
        din2 => hw_sin_val_8_i_V_7_2_fu_27676_p18,
        din3 => hw_sin_val_8_i_V_7_2_fu_27676_p18,
        din4 => hw_sin_val_8_i_V_7_2_fu_27676_p18,
        din5 => hw_sin_val_8_i_V_7_2_fu_27676_p18,
        din6 => hw_sin_val_8_i_V_7_2_fu_27676_p18,
        din7 => sext_ln647_1_fu_28000_p1,
        din8 => hw_sin_val_8_i_V_7_2_fu_27676_p18,
        din9 => hw_sin_val_8_i_V_7_2_fu_27676_p18,
        din10 => hw_sin_val_8_i_V_7_2_fu_27676_p18,
        din11 => hw_sin_val_8_i_V_7_2_fu_27676_p18,
        din12 => hw_sin_val_8_i_V_7_2_fu_27676_p18,
        din13 => hw_sin_val_8_i_V_7_2_fu_27676_p18,
        din14 => hw_sin_val_8_i_V_7_2_fu_27676_p18,
        din15 => hw_sin_val_8_i_V_7_2_fu_27676_p18,
        din16 => sin_rom_sel_3_V_read_reg_43143_pp0_iter3_reg,
        dout => hw_sin_val_8_i_V_7_3_fu_28262_p18);

    get_trig_vals_mux_164_8_1_1_U41 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_8_2_fu_27712_p18,
        din1 => hw_sin_val_8_i_V_8_2_fu_27712_p18,
        din2 => hw_sin_val_8_i_V_8_2_fu_27712_p18,
        din3 => hw_sin_val_8_i_V_8_2_fu_27712_p18,
        din4 => hw_sin_val_8_i_V_8_2_fu_27712_p18,
        din5 => hw_sin_val_8_i_V_8_2_fu_27712_p18,
        din6 => hw_sin_val_8_i_V_8_2_fu_27712_p18,
        din7 => hw_sin_val_8_i_V_8_2_fu_27712_p18,
        din8 => sext_ln647_1_fu_28000_p1,
        din9 => hw_sin_val_8_i_V_8_2_fu_27712_p18,
        din10 => hw_sin_val_8_i_V_8_2_fu_27712_p18,
        din11 => hw_sin_val_8_i_V_8_2_fu_27712_p18,
        din12 => hw_sin_val_8_i_V_8_2_fu_27712_p18,
        din13 => hw_sin_val_8_i_V_8_2_fu_27712_p18,
        din14 => hw_sin_val_8_i_V_8_2_fu_27712_p18,
        din15 => hw_sin_val_8_i_V_8_2_fu_27712_p18,
        din16 => sin_rom_sel_3_V_read_reg_43143_pp0_iter3_reg,
        dout => hw_sin_val_8_i_V_8_3_fu_28299_p18);

    get_trig_vals_mux_164_8_1_1_U42 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_9_2_fu_27748_p18,
        din1 => hw_sin_val_8_i_V_9_2_fu_27748_p18,
        din2 => hw_sin_val_8_i_V_9_2_fu_27748_p18,
        din3 => hw_sin_val_8_i_V_9_2_fu_27748_p18,
        din4 => hw_sin_val_8_i_V_9_2_fu_27748_p18,
        din5 => hw_sin_val_8_i_V_9_2_fu_27748_p18,
        din6 => hw_sin_val_8_i_V_9_2_fu_27748_p18,
        din7 => hw_sin_val_8_i_V_9_2_fu_27748_p18,
        din8 => hw_sin_val_8_i_V_9_2_fu_27748_p18,
        din9 => sext_ln647_1_fu_28000_p1,
        din10 => hw_sin_val_8_i_V_9_2_fu_27748_p18,
        din11 => hw_sin_val_8_i_V_9_2_fu_27748_p18,
        din12 => hw_sin_val_8_i_V_9_2_fu_27748_p18,
        din13 => hw_sin_val_8_i_V_9_2_fu_27748_p18,
        din14 => hw_sin_val_8_i_V_9_2_fu_27748_p18,
        din15 => hw_sin_val_8_i_V_9_2_fu_27748_p18,
        din16 => sin_rom_sel_3_V_read_reg_43143_pp0_iter3_reg,
        dout => hw_sin_val_8_i_V_9_3_fu_28336_p18);

    get_trig_vals_mux_164_8_1_1_U43 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_10_2_fu_27784_p18,
        din1 => hw_sin_val_8_i_V_10_2_fu_27784_p18,
        din2 => hw_sin_val_8_i_V_10_2_fu_27784_p18,
        din3 => hw_sin_val_8_i_V_10_2_fu_27784_p18,
        din4 => hw_sin_val_8_i_V_10_2_fu_27784_p18,
        din5 => hw_sin_val_8_i_V_10_2_fu_27784_p18,
        din6 => hw_sin_val_8_i_V_10_2_fu_27784_p18,
        din7 => hw_sin_val_8_i_V_10_2_fu_27784_p18,
        din8 => hw_sin_val_8_i_V_10_2_fu_27784_p18,
        din9 => hw_sin_val_8_i_V_10_2_fu_27784_p18,
        din10 => sext_ln647_1_fu_28000_p1,
        din11 => hw_sin_val_8_i_V_10_2_fu_27784_p18,
        din12 => hw_sin_val_8_i_V_10_2_fu_27784_p18,
        din13 => hw_sin_val_8_i_V_10_2_fu_27784_p18,
        din14 => hw_sin_val_8_i_V_10_2_fu_27784_p18,
        din15 => hw_sin_val_8_i_V_10_2_fu_27784_p18,
        din16 => sin_rom_sel_3_V_read_reg_43143_pp0_iter3_reg,
        dout => hw_sin_val_8_i_V_10_3_fu_28373_p18);

    get_trig_vals_mux_164_8_1_1_U44 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_11_2_fu_27820_p18,
        din1 => hw_sin_val_8_i_V_11_2_fu_27820_p18,
        din2 => hw_sin_val_8_i_V_11_2_fu_27820_p18,
        din3 => hw_sin_val_8_i_V_11_2_fu_27820_p18,
        din4 => hw_sin_val_8_i_V_11_2_fu_27820_p18,
        din5 => hw_sin_val_8_i_V_11_2_fu_27820_p18,
        din6 => hw_sin_val_8_i_V_11_2_fu_27820_p18,
        din7 => hw_sin_val_8_i_V_11_2_fu_27820_p18,
        din8 => hw_sin_val_8_i_V_11_2_fu_27820_p18,
        din9 => hw_sin_val_8_i_V_11_2_fu_27820_p18,
        din10 => hw_sin_val_8_i_V_11_2_fu_27820_p18,
        din11 => sext_ln647_1_fu_28000_p1,
        din12 => hw_sin_val_8_i_V_11_2_fu_27820_p18,
        din13 => hw_sin_val_8_i_V_11_2_fu_27820_p18,
        din14 => hw_sin_val_8_i_V_11_2_fu_27820_p18,
        din15 => hw_sin_val_8_i_V_11_2_fu_27820_p18,
        din16 => sin_rom_sel_3_V_read_reg_43143_pp0_iter3_reg,
        dout => hw_sin_val_8_i_V_11_3_fu_28410_p18);

    get_trig_vals_mux_164_8_1_1_U45 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_12_2_fu_27856_p18,
        din1 => hw_sin_val_8_i_V_12_2_fu_27856_p18,
        din2 => hw_sin_val_8_i_V_12_2_fu_27856_p18,
        din3 => hw_sin_val_8_i_V_12_2_fu_27856_p18,
        din4 => hw_sin_val_8_i_V_12_2_fu_27856_p18,
        din5 => hw_sin_val_8_i_V_12_2_fu_27856_p18,
        din6 => hw_sin_val_8_i_V_12_2_fu_27856_p18,
        din7 => hw_sin_val_8_i_V_12_2_fu_27856_p18,
        din8 => hw_sin_val_8_i_V_12_2_fu_27856_p18,
        din9 => hw_sin_val_8_i_V_12_2_fu_27856_p18,
        din10 => hw_sin_val_8_i_V_12_2_fu_27856_p18,
        din11 => hw_sin_val_8_i_V_12_2_fu_27856_p18,
        din12 => sext_ln647_1_fu_28000_p1,
        din13 => hw_sin_val_8_i_V_12_2_fu_27856_p18,
        din14 => hw_sin_val_8_i_V_12_2_fu_27856_p18,
        din15 => hw_sin_val_8_i_V_12_2_fu_27856_p18,
        din16 => sin_rom_sel_3_V_read_reg_43143_pp0_iter3_reg,
        dout => hw_sin_val_8_i_V_12_3_fu_28447_p18);

    get_trig_vals_mux_164_8_1_1_U46 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_13_2_fu_27892_p18,
        din1 => hw_sin_val_8_i_V_13_2_fu_27892_p18,
        din2 => hw_sin_val_8_i_V_13_2_fu_27892_p18,
        din3 => hw_sin_val_8_i_V_13_2_fu_27892_p18,
        din4 => hw_sin_val_8_i_V_13_2_fu_27892_p18,
        din5 => hw_sin_val_8_i_V_13_2_fu_27892_p18,
        din6 => hw_sin_val_8_i_V_13_2_fu_27892_p18,
        din7 => hw_sin_val_8_i_V_13_2_fu_27892_p18,
        din8 => hw_sin_val_8_i_V_13_2_fu_27892_p18,
        din9 => hw_sin_val_8_i_V_13_2_fu_27892_p18,
        din10 => hw_sin_val_8_i_V_13_2_fu_27892_p18,
        din11 => hw_sin_val_8_i_V_13_2_fu_27892_p18,
        din12 => hw_sin_val_8_i_V_13_2_fu_27892_p18,
        din13 => sext_ln647_1_fu_28000_p1,
        din14 => hw_sin_val_8_i_V_13_2_fu_27892_p18,
        din15 => hw_sin_val_8_i_V_13_2_fu_27892_p18,
        din16 => sin_rom_sel_3_V_read_reg_43143_pp0_iter3_reg,
        dout => hw_sin_val_8_i_V_13_3_fu_28484_p18);

    get_trig_vals_mux_164_8_1_1_U47 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_14_2_fu_27928_p18,
        din1 => hw_sin_val_8_i_V_14_2_fu_27928_p18,
        din2 => hw_sin_val_8_i_V_14_2_fu_27928_p18,
        din3 => hw_sin_val_8_i_V_14_2_fu_27928_p18,
        din4 => hw_sin_val_8_i_V_14_2_fu_27928_p18,
        din5 => hw_sin_val_8_i_V_14_2_fu_27928_p18,
        din6 => hw_sin_val_8_i_V_14_2_fu_27928_p18,
        din7 => hw_sin_val_8_i_V_14_2_fu_27928_p18,
        din8 => hw_sin_val_8_i_V_14_2_fu_27928_p18,
        din9 => hw_sin_val_8_i_V_14_2_fu_27928_p18,
        din10 => hw_sin_val_8_i_V_14_2_fu_27928_p18,
        din11 => hw_sin_val_8_i_V_14_2_fu_27928_p18,
        din12 => hw_sin_val_8_i_V_14_2_fu_27928_p18,
        din13 => hw_sin_val_8_i_V_14_2_fu_27928_p18,
        din14 => sext_ln647_1_fu_28000_p1,
        din15 => hw_sin_val_8_i_V_14_2_fu_27928_p18,
        din16 => sin_rom_sel_3_V_read_reg_43143_pp0_iter3_reg,
        dout => hw_sin_val_8_i_V_14_3_fu_28521_p18);

    get_trig_vals_mux_164_8_1_1_U48 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_15_2_fu_27964_p18,
        din1 => hw_sin_val_8_i_V_15_2_fu_27964_p18,
        din2 => hw_sin_val_8_i_V_15_2_fu_27964_p18,
        din3 => hw_sin_val_8_i_V_15_2_fu_27964_p18,
        din4 => hw_sin_val_8_i_V_15_2_fu_27964_p18,
        din5 => hw_sin_val_8_i_V_15_2_fu_27964_p18,
        din6 => hw_sin_val_8_i_V_15_2_fu_27964_p18,
        din7 => hw_sin_val_8_i_V_15_2_fu_27964_p18,
        din8 => hw_sin_val_8_i_V_15_2_fu_27964_p18,
        din9 => hw_sin_val_8_i_V_15_2_fu_27964_p18,
        din10 => hw_sin_val_8_i_V_15_2_fu_27964_p18,
        din11 => hw_sin_val_8_i_V_15_2_fu_27964_p18,
        din12 => hw_sin_val_8_i_V_15_2_fu_27964_p18,
        din13 => hw_sin_val_8_i_V_15_2_fu_27964_p18,
        din14 => hw_sin_val_8_i_V_15_2_fu_27964_p18,
        din15 => sext_ln647_1_fu_28000_p1,
        din16 => sin_rom_sel_3_V_read_reg_43143_pp0_iter3_reg,
        dout => hw_sin_val_8_i_V_15_3_fu_28558_p18);

    get_trig_vals_mux_164_8_1_1_U49 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => trunc_ln647_2_reg_44529_pp0_iter3_reg,
        din1 => hw_sin_val_8_i_V_0_3_fu_28003_p18,
        din2 => hw_sin_val_8_i_V_0_3_fu_28003_p18,
        din3 => hw_sin_val_8_i_V_0_3_fu_28003_p18,
        din4 => hw_sin_val_8_i_V_0_3_fu_28003_p18,
        din5 => hw_sin_val_8_i_V_0_3_fu_28003_p18,
        din6 => hw_sin_val_8_i_V_0_3_fu_28003_p18,
        din7 => hw_sin_val_8_i_V_0_3_fu_28003_p18,
        din8 => hw_sin_val_8_i_V_0_3_fu_28003_p18,
        din9 => hw_sin_val_8_i_V_0_3_fu_28003_p18,
        din10 => hw_sin_val_8_i_V_0_3_fu_28003_p18,
        din11 => hw_sin_val_8_i_V_0_3_fu_28003_p18,
        din12 => hw_sin_val_8_i_V_0_3_fu_28003_p18,
        din13 => hw_sin_val_8_i_V_0_3_fu_28003_p18,
        din14 => hw_sin_val_8_i_V_0_3_fu_28003_p18,
        din15 => hw_sin_val_8_i_V_0_3_fu_28003_p18,
        din16 => sin_rom_sel_4_V_read_reg_43123_pp0_iter3_reg,
        dout => hw_sin_val_8_i_V_0_4_fu_28595_p18);

    get_trig_vals_mux_164_8_1_1_U50 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_1_3_fu_28040_p18,
        din1 => trunc_ln647_2_reg_44529_pp0_iter3_reg,
        din2 => hw_sin_val_8_i_V_1_3_fu_28040_p18,
        din3 => hw_sin_val_8_i_V_1_3_fu_28040_p18,
        din4 => hw_sin_val_8_i_V_1_3_fu_28040_p18,
        din5 => hw_sin_val_8_i_V_1_3_fu_28040_p18,
        din6 => hw_sin_val_8_i_V_1_3_fu_28040_p18,
        din7 => hw_sin_val_8_i_V_1_3_fu_28040_p18,
        din8 => hw_sin_val_8_i_V_1_3_fu_28040_p18,
        din9 => hw_sin_val_8_i_V_1_3_fu_28040_p18,
        din10 => hw_sin_val_8_i_V_1_3_fu_28040_p18,
        din11 => hw_sin_val_8_i_V_1_3_fu_28040_p18,
        din12 => hw_sin_val_8_i_V_1_3_fu_28040_p18,
        din13 => hw_sin_val_8_i_V_1_3_fu_28040_p18,
        din14 => hw_sin_val_8_i_V_1_3_fu_28040_p18,
        din15 => hw_sin_val_8_i_V_1_3_fu_28040_p18,
        din16 => sin_rom_sel_4_V_read_reg_43123_pp0_iter3_reg,
        dout => hw_sin_val_8_i_V_1_4_fu_28631_p18);

    get_trig_vals_mux_164_8_1_1_U51 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_2_3_fu_28077_p18,
        din1 => hw_sin_val_8_i_V_2_3_fu_28077_p18,
        din2 => trunc_ln647_2_reg_44529_pp0_iter3_reg,
        din3 => hw_sin_val_8_i_V_2_3_fu_28077_p18,
        din4 => hw_sin_val_8_i_V_2_3_fu_28077_p18,
        din5 => hw_sin_val_8_i_V_2_3_fu_28077_p18,
        din6 => hw_sin_val_8_i_V_2_3_fu_28077_p18,
        din7 => hw_sin_val_8_i_V_2_3_fu_28077_p18,
        din8 => hw_sin_val_8_i_V_2_3_fu_28077_p18,
        din9 => hw_sin_val_8_i_V_2_3_fu_28077_p18,
        din10 => hw_sin_val_8_i_V_2_3_fu_28077_p18,
        din11 => hw_sin_val_8_i_V_2_3_fu_28077_p18,
        din12 => hw_sin_val_8_i_V_2_3_fu_28077_p18,
        din13 => hw_sin_val_8_i_V_2_3_fu_28077_p18,
        din14 => hw_sin_val_8_i_V_2_3_fu_28077_p18,
        din15 => hw_sin_val_8_i_V_2_3_fu_28077_p18,
        din16 => sin_rom_sel_4_V_read_reg_43123_pp0_iter3_reg,
        dout => hw_sin_val_8_i_V_2_4_fu_28667_p18);

    get_trig_vals_mux_164_8_1_1_U52 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_3_3_fu_28114_p18,
        din1 => hw_sin_val_8_i_V_3_3_fu_28114_p18,
        din2 => hw_sin_val_8_i_V_3_3_fu_28114_p18,
        din3 => trunc_ln647_2_reg_44529_pp0_iter3_reg,
        din4 => hw_sin_val_8_i_V_3_3_fu_28114_p18,
        din5 => hw_sin_val_8_i_V_3_3_fu_28114_p18,
        din6 => hw_sin_val_8_i_V_3_3_fu_28114_p18,
        din7 => hw_sin_val_8_i_V_3_3_fu_28114_p18,
        din8 => hw_sin_val_8_i_V_3_3_fu_28114_p18,
        din9 => hw_sin_val_8_i_V_3_3_fu_28114_p18,
        din10 => hw_sin_val_8_i_V_3_3_fu_28114_p18,
        din11 => hw_sin_val_8_i_V_3_3_fu_28114_p18,
        din12 => hw_sin_val_8_i_V_3_3_fu_28114_p18,
        din13 => hw_sin_val_8_i_V_3_3_fu_28114_p18,
        din14 => hw_sin_val_8_i_V_3_3_fu_28114_p18,
        din15 => hw_sin_val_8_i_V_3_3_fu_28114_p18,
        din16 => sin_rom_sel_4_V_read_reg_43123_pp0_iter3_reg,
        dout => hw_sin_val_8_i_V_3_4_fu_28703_p18);

    get_trig_vals_mux_164_8_1_1_U53 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_4_3_fu_28151_p18,
        din1 => hw_sin_val_8_i_V_4_3_fu_28151_p18,
        din2 => hw_sin_val_8_i_V_4_3_fu_28151_p18,
        din3 => hw_sin_val_8_i_V_4_3_fu_28151_p18,
        din4 => trunc_ln647_2_reg_44529_pp0_iter3_reg,
        din5 => hw_sin_val_8_i_V_4_3_fu_28151_p18,
        din6 => hw_sin_val_8_i_V_4_3_fu_28151_p18,
        din7 => hw_sin_val_8_i_V_4_3_fu_28151_p18,
        din8 => hw_sin_val_8_i_V_4_3_fu_28151_p18,
        din9 => hw_sin_val_8_i_V_4_3_fu_28151_p18,
        din10 => hw_sin_val_8_i_V_4_3_fu_28151_p18,
        din11 => hw_sin_val_8_i_V_4_3_fu_28151_p18,
        din12 => hw_sin_val_8_i_V_4_3_fu_28151_p18,
        din13 => hw_sin_val_8_i_V_4_3_fu_28151_p18,
        din14 => hw_sin_val_8_i_V_4_3_fu_28151_p18,
        din15 => hw_sin_val_8_i_V_4_3_fu_28151_p18,
        din16 => sin_rom_sel_4_V_read_reg_43123_pp0_iter3_reg,
        dout => hw_sin_val_8_i_V_4_4_fu_28739_p18);

    get_trig_vals_mux_164_8_1_1_U54 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_5_3_fu_28188_p18,
        din1 => hw_sin_val_8_i_V_5_3_fu_28188_p18,
        din2 => hw_sin_val_8_i_V_5_3_fu_28188_p18,
        din3 => hw_sin_val_8_i_V_5_3_fu_28188_p18,
        din4 => hw_sin_val_8_i_V_5_3_fu_28188_p18,
        din5 => trunc_ln647_2_reg_44529_pp0_iter3_reg,
        din6 => hw_sin_val_8_i_V_5_3_fu_28188_p18,
        din7 => hw_sin_val_8_i_V_5_3_fu_28188_p18,
        din8 => hw_sin_val_8_i_V_5_3_fu_28188_p18,
        din9 => hw_sin_val_8_i_V_5_3_fu_28188_p18,
        din10 => hw_sin_val_8_i_V_5_3_fu_28188_p18,
        din11 => hw_sin_val_8_i_V_5_3_fu_28188_p18,
        din12 => hw_sin_val_8_i_V_5_3_fu_28188_p18,
        din13 => hw_sin_val_8_i_V_5_3_fu_28188_p18,
        din14 => hw_sin_val_8_i_V_5_3_fu_28188_p18,
        din15 => hw_sin_val_8_i_V_5_3_fu_28188_p18,
        din16 => sin_rom_sel_4_V_read_reg_43123_pp0_iter3_reg,
        dout => hw_sin_val_8_i_V_5_4_fu_28775_p18);

    get_trig_vals_mux_164_8_1_1_U55 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_6_3_fu_28225_p18,
        din1 => hw_sin_val_8_i_V_6_3_fu_28225_p18,
        din2 => hw_sin_val_8_i_V_6_3_fu_28225_p18,
        din3 => hw_sin_val_8_i_V_6_3_fu_28225_p18,
        din4 => hw_sin_val_8_i_V_6_3_fu_28225_p18,
        din5 => hw_sin_val_8_i_V_6_3_fu_28225_p18,
        din6 => trunc_ln647_2_reg_44529_pp0_iter3_reg,
        din7 => hw_sin_val_8_i_V_6_3_fu_28225_p18,
        din8 => hw_sin_val_8_i_V_6_3_fu_28225_p18,
        din9 => hw_sin_val_8_i_V_6_3_fu_28225_p18,
        din10 => hw_sin_val_8_i_V_6_3_fu_28225_p18,
        din11 => hw_sin_val_8_i_V_6_3_fu_28225_p18,
        din12 => hw_sin_val_8_i_V_6_3_fu_28225_p18,
        din13 => hw_sin_val_8_i_V_6_3_fu_28225_p18,
        din14 => hw_sin_val_8_i_V_6_3_fu_28225_p18,
        din15 => hw_sin_val_8_i_V_6_3_fu_28225_p18,
        din16 => sin_rom_sel_4_V_read_reg_43123_pp0_iter3_reg,
        dout => hw_sin_val_8_i_V_6_4_fu_28811_p18);

    get_trig_vals_mux_164_8_1_1_U56 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_7_3_fu_28262_p18,
        din1 => hw_sin_val_8_i_V_7_3_fu_28262_p18,
        din2 => hw_sin_val_8_i_V_7_3_fu_28262_p18,
        din3 => hw_sin_val_8_i_V_7_3_fu_28262_p18,
        din4 => hw_sin_val_8_i_V_7_3_fu_28262_p18,
        din5 => hw_sin_val_8_i_V_7_3_fu_28262_p18,
        din6 => hw_sin_val_8_i_V_7_3_fu_28262_p18,
        din7 => trunc_ln647_2_reg_44529_pp0_iter3_reg,
        din8 => hw_sin_val_8_i_V_7_3_fu_28262_p18,
        din9 => hw_sin_val_8_i_V_7_3_fu_28262_p18,
        din10 => hw_sin_val_8_i_V_7_3_fu_28262_p18,
        din11 => hw_sin_val_8_i_V_7_3_fu_28262_p18,
        din12 => hw_sin_val_8_i_V_7_3_fu_28262_p18,
        din13 => hw_sin_val_8_i_V_7_3_fu_28262_p18,
        din14 => hw_sin_val_8_i_V_7_3_fu_28262_p18,
        din15 => hw_sin_val_8_i_V_7_3_fu_28262_p18,
        din16 => sin_rom_sel_4_V_read_reg_43123_pp0_iter3_reg,
        dout => hw_sin_val_8_i_V_7_4_fu_28847_p18);

    get_trig_vals_mux_164_8_1_1_U57 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_8_3_fu_28299_p18,
        din1 => hw_sin_val_8_i_V_8_3_fu_28299_p18,
        din2 => hw_sin_val_8_i_V_8_3_fu_28299_p18,
        din3 => hw_sin_val_8_i_V_8_3_fu_28299_p18,
        din4 => hw_sin_val_8_i_V_8_3_fu_28299_p18,
        din5 => hw_sin_val_8_i_V_8_3_fu_28299_p18,
        din6 => hw_sin_val_8_i_V_8_3_fu_28299_p18,
        din7 => hw_sin_val_8_i_V_8_3_fu_28299_p18,
        din8 => trunc_ln647_2_reg_44529_pp0_iter3_reg,
        din9 => hw_sin_val_8_i_V_8_3_fu_28299_p18,
        din10 => hw_sin_val_8_i_V_8_3_fu_28299_p18,
        din11 => hw_sin_val_8_i_V_8_3_fu_28299_p18,
        din12 => hw_sin_val_8_i_V_8_3_fu_28299_p18,
        din13 => hw_sin_val_8_i_V_8_3_fu_28299_p18,
        din14 => hw_sin_val_8_i_V_8_3_fu_28299_p18,
        din15 => hw_sin_val_8_i_V_8_3_fu_28299_p18,
        din16 => sin_rom_sel_4_V_read_reg_43123_pp0_iter3_reg,
        dout => hw_sin_val_8_i_V_8_4_fu_28883_p18);

    get_trig_vals_mux_164_8_1_1_U58 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_9_3_fu_28336_p18,
        din1 => hw_sin_val_8_i_V_9_3_fu_28336_p18,
        din2 => hw_sin_val_8_i_V_9_3_fu_28336_p18,
        din3 => hw_sin_val_8_i_V_9_3_fu_28336_p18,
        din4 => hw_sin_val_8_i_V_9_3_fu_28336_p18,
        din5 => hw_sin_val_8_i_V_9_3_fu_28336_p18,
        din6 => hw_sin_val_8_i_V_9_3_fu_28336_p18,
        din7 => hw_sin_val_8_i_V_9_3_fu_28336_p18,
        din8 => hw_sin_val_8_i_V_9_3_fu_28336_p18,
        din9 => trunc_ln647_2_reg_44529_pp0_iter3_reg,
        din10 => hw_sin_val_8_i_V_9_3_fu_28336_p18,
        din11 => hw_sin_val_8_i_V_9_3_fu_28336_p18,
        din12 => hw_sin_val_8_i_V_9_3_fu_28336_p18,
        din13 => hw_sin_val_8_i_V_9_3_fu_28336_p18,
        din14 => hw_sin_val_8_i_V_9_3_fu_28336_p18,
        din15 => hw_sin_val_8_i_V_9_3_fu_28336_p18,
        din16 => sin_rom_sel_4_V_read_reg_43123_pp0_iter3_reg,
        dout => hw_sin_val_8_i_V_9_4_fu_28919_p18);

    get_trig_vals_mux_164_8_1_1_U59 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_10_3_fu_28373_p18,
        din1 => hw_sin_val_8_i_V_10_3_fu_28373_p18,
        din2 => hw_sin_val_8_i_V_10_3_fu_28373_p18,
        din3 => hw_sin_val_8_i_V_10_3_fu_28373_p18,
        din4 => hw_sin_val_8_i_V_10_3_fu_28373_p18,
        din5 => hw_sin_val_8_i_V_10_3_fu_28373_p18,
        din6 => hw_sin_val_8_i_V_10_3_fu_28373_p18,
        din7 => hw_sin_val_8_i_V_10_3_fu_28373_p18,
        din8 => hw_sin_val_8_i_V_10_3_fu_28373_p18,
        din9 => hw_sin_val_8_i_V_10_3_fu_28373_p18,
        din10 => trunc_ln647_2_reg_44529_pp0_iter3_reg,
        din11 => hw_sin_val_8_i_V_10_3_fu_28373_p18,
        din12 => hw_sin_val_8_i_V_10_3_fu_28373_p18,
        din13 => hw_sin_val_8_i_V_10_3_fu_28373_p18,
        din14 => hw_sin_val_8_i_V_10_3_fu_28373_p18,
        din15 => hw_sin_val_8_i_V_10_3_fu_28373_p18,
        din16 => sin_rom_sel_4_V_read_reg_43123_pp0_iter3_reg,
        dout => hw_sin_val_8_i_V_10_4_fu_28955_p18);

    get_trig_vals_mux_164_8_1_1_U60 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_11_3_fu_28410_p18,
        din1 => hw_sin_val_8_i_V_11_3_fu_28410_p18,
        din2 => hw_sin_val_8_i_V_11_3_fu_28410_p18,
        din3 => hw_sin_val_8_i_V_11_3_fu_28410_p18,
        din4 => hw_sin_val_8_i_V_11_3_fu_28410_p18,
        din5 => hw_sin_val_8_i_V_11_3_fu_28410_p18,
        din6 => hw_sin_val_8_i_V_11_3_fu_28410_p18,
        din7 => hw_sin_val_8_i_V_11_3_fu_28410_p18,
        din8 => hw_sin_val_8_i_V_11_3_fu_28410_p18,
        din9 => hw_sin_val_8_i_V_11_3_fu_28410_p18,
        din10 => hw_sin_val_8_i_V_11_3_fu_28410_p18,
        din11 => trunc_ln647_2_reg_44529_pp0_iter3_reg,
        din12 => hw_sin_val_8_i_V_11_3_fu_28410_p18,
        din13 => hw_sin_val_8_i_V_11_3_fu_28410_p18,
        din14 => hw_sin_val_8_i_V_11_3_fu_28410_p18,
        din15 => hw_sin_val_8_i_V_11_3_fu_28410_p18,
        din16 => sin_rom_sel_4_V_read_reg_43123_pp0_iter3_reg,
        dout => hw_sin_val_8_i_V_11_4_fu_28991_p18);

    get_trig_vals_mux_164_8_1_1_U61 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_12_3_fu_28447_p18,
        din1 => hw_sin_val_8_i_V_12_3_fu_28447_p18,
        din2 => hw_sin_val_8_i_V_12_3_fu_28447_p18,
        din3 => hw_sin_val_8_i_V_12_3_fu_28447_p18,
        din4 => hw_sin_val_8_i_V_12_3_fu_28447_p18,
        din5 => hw_sin_val_8_i_V_12_3_fu_28447_p18,
        din6 => hw_sin_val_8_i_V_12_3_fu_28447_p18,
        din7 => hw_sin_val_8_i_V_12_3_fu_28447_p18,
        din8 => hw_sin_val_8_i_V_12_3_fu_28447_p18,
        din9 => hw_sin_val_8_i_V_12_3_fu_28447_p18,
        din10 => hw_sin_val_8_i_V_12_3_fu_28447_p18,
        din11 => hw_sin_val_8_i_V_12_3_fu_28447_p18,
        din12 => trunc_ln647_2_reg_44529_pp0_iter3_reg,
        din13 => hw_sin_val_8_i_V_12_3_fu_28447_p18,
        din14 => hw_sin_val_8_i_V_12_3_fu_28447_p18,
        din15 => hw_sin_val_8_i_V_12_3_fu_28447_p18,
        din16 => sin_rom_sel_4_V_read_reg_43123_pp0_iter3_reg,
        dout => hw_sin_val_8_i_V_12_4_fu_29027_p18);

    get_trig_vals_mux_164_8_1_1_U62 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_13_3_fu_28484_p18,
        din1 => hw_sin_val_8_i_V_13_3_fu_28484_p18,
        din2 => hw_sin_val_8_i_V_13_3_fu_28484_p18,
        din3 => hw_sin_val_8_i_V_13_3_fu_28484_p18,
        din4 => hw_sin_val_8_i_V_13_3_fu_28484_p18,
        din5 => hw_sin_val_8_i_V_13_3_fu_28484_p18,
        din6 => hw_sin_val_8_i_V_13_3_fu_28484_p18,
        din7 => hw_sin_val_8_i_V_13_3_fu_28484_p18,
        din8 => hw_sin_val_8_i_V_13_3_fu_28484_p18,
        din9 => hw_sin_val_8_i_V_13_3_fu_28484_p18,
        din10 => hw_sin_val_8_i_V_13_3_fu_28484_p18,
        din11 => hw_sin_val_8_i_V_13_3_fu_28484_p18,
        din12 => hw_sin_val_8_i_V_13_3_fu_28484_p18,
        din13 => trunc_ln647_2_reg_44529_pp0_iter3_reg,
        din14 => hw_sin_val_8_i_V_13_3_fu_28484_p18,
        din15 => hw_sin_val_8_i_V_13_3_fu_28484_p18,
        din16 => sin_rom_sel_4_V_read_reg_43123_pp0_iter3_reg,
        dout => hw_sin_val_8_i_V_13_4_fu_29063_p18);

    get_trig_vals_mux_164_8_1_1_U63 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_14_3_fu_28521_p18,
        din1 => hw_sin_val_8_i_V_14_3_fu_28521_p18,
        din2 => hw_sin_val_8_i_V_14_3_fu_28521_p18,
        din3 => hw_sin_val_8_i_V_14_3_fu_28521_p18,
        din4 => hw_sin_val_8_i_V_14_3_fu_28521_p18,
        din5 => hw_sin_val_8_i_V_14_3_fu_28521_p18,
        din6 => hw_sin_val_8_i_V_14_3_fu_28521_p18,
        din7 => hw_sin_val_8_i_V_14_3_fu_28521_p18,
        din8 => hw_sin_val_8_i_V_14_3_fu_28521_p18,
        din9 => hw_sin_val_8_i_V_14_3_fu_28521_p18,
        din10 => hw_sin_val_8_i_V_14_3_fu_28521_p18,
        din11 => hw_sin_val_8_i_V_14_3_fu_28521_p18,
        din12 => hw_sin_val_8_i_V_14_3_fu_28521_p18,
        din13 => hw_sin_val_8_i_V_14_3_fu_28521_p18,
        din14 => trunc_ln647_2_reg_44529_pp0_iter3_reg,
        din15 => hw_sin_val_8_i_V_14_3_fu_28521_p18,
        din16 => sin_rom_sel_4_V_read_reg_43123_pp0_iter3_reg,
        dout => hw_sin_val_8_i_V_14_4_fu_29099_p18);

    get_trig_vals_mux_164_8_1_1_U64 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_15_3_fu_28558_p18,
        din1 => hw_sin_val_8_i_V_15_3_fu_28558_p18,
        din2 => hw_sin_val_8_i_V_15_3_fu_28558_p18,
        din3 => hw_sin_val_8_i_V_15_3_fu_28558_p18,
        din4 => hw_sin_val_8_i_V_15_3_fu_28558_p18,
        din5 => hw_sin_val_8_i_V_15_3_fu_28558_p18,
        din6 => hw_sin_val_8_i_V_15_3_fu_28558_p18,
        din7 => hw_sin_val_8_i_V_15_3_fu_28558_p18,
        din8 => hw_sin_val_8_i_V_15_3_fu_28558_p18,
        din9 => hw_sin_val_8_i_V_15_3_fu_28558_p18,
        din10 => hw_sin_val_8_i_V_15_3_fu_28558_p18,
        din11 => hw_sin_val_8_i_V_15_3_fu_28558_p18,
        din12 => hw_sin_val_8_i_V_15_3_fu_28558_p18,
        din13 => hw_sin_val_8_i_V_15_3_fu_28558_p18,
        din14 => hw_sin_val_8_i_V_15_3_fu_28558_p18,
        din15 => trunc_ln647_2_reg_44529_pp0_iter3_reg,
        din16 => sin_rom_sel_4_V_read_reg_43123_pp0_iter3_reg,
        dout => hw_sin_val_8_i_V_15_4_fu_29135_p18);

    get_trig_vals_mux_164_8_1_1_U65 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => sext_ln647_8_fu_29200_p1,
        din1 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din2 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din3 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din4 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din5 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din6 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din7 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din8 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din9 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din10 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din11 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din12 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din13 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din14 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din15 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din16 => cos_rom_sel_1_V_read_reg_42818_pp0_iter3_reg,
        dout => hw_cos_val_8_i_V_0_1_fu_29203_p18);

    get_trig_vals_mux_164_8_1_1_U66 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din1 => sext_ln647_8_fu_29200_p1,
        din2 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din3 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din4 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din5 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din6 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din7 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din8 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din9 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din10 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din11 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din12 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din13 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din14 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din15 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din16 => cos_rom_sel_1_V_read_reg_42818_pp0_iter3_reg,
        dout => hw_cos_val_8_i_V_1_1_fu_29225_p18);

    get_trig_vals_mux_164_8_1_1_U67 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din1 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din2 => sext_ln647_8_fu_29200_p1,
        din3 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din4 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din5 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din6 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din7 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din8 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din9 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din10 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din11 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din12 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din13 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din14 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din15 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din16 => cos_rom_sel_1_V_read_reg_42818_pp0_iter3_reg,
        dout => hw_cos_val_8_i_V_2_1_fu_29247_p18);

    get_trig_vals_mux_164_8_1_1_U68 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din1 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din2 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din3 => sext_ln647_8_fu_29200_p1,
        din4 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din5 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din6 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din7 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din8 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din9 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din10 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din11 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din12 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din13 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din14 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din15 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din16 => cos_rom_sel_1_V_read_reg_42818_pp0_iter3_reg,
        dout => hw_cos_val_8_i_V_3_1_fu_29269_p18);

    get_trig_vals_mux_164_8_1_1_U69 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din1 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din2 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din3 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din4 => sext_ln647_8_fu_29200_p1,
        din5 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din6 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din7 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din8 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din9 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din10 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din11 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din12 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din13 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din14 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din15 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din16 => cos_rom_sel_1_V_read_reg_42818_pp0_iter3_reg,
        dout => hw_cos_val_8_i_V_4_1_fu_29291_p18);

    get_trig_vals_mux_164_8_1_1_U70 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din1 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din2 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din3 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din4 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din5 => sext_ln647_8_fu_29200_p1,
        din6 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din7 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din8 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din9 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din10 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din11 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din12 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din13 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din14 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din15 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din16 => cos_rom_sel_1_V_read_reg_42818_pp0_iter3_reg,
        dout => hw_cos_val_8_i_V_5_1_fu_29313_p18);

    get_trig_vals_mux_164_8_1_1_U71 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din1 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din2 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din3 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din4 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din5 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din6 => sext_ln647_8_fu_29200_p1,
        din7 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din8 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din9 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din10 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din11 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din12 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din13 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din14 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din15 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din16 => cos_rom_sel_1_V_read_reg_42818_pp0_iter3_reg,
        dout => hw_cos_val_8_i_V_6_1_fu_29335_p18);

    get_trig_vals_mux_164_8_1_1_U72 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din1 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din2 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din3 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din4 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din5 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din6 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din7 => sext_ln647_8_fu_29200_p1,
        din8 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din9 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din10 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din11 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din12 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din13 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din14 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din15 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din16 => cos_rom_sel_1_V_read_reg_42818_pp0_iter3_reg,
        dout => hw_cos_val_8_i_V_7_1_fu_29357_p18);

    get_trig_vals_mux_164_8_1_1_U73 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din1 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din2 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din3 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din4 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din5 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din6 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din7 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din8 => sext_ln647_8_fu_29200_p1,
        din9 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din10 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din11 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din12 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din13 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din14 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din15 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din16 => cos_rom_sel_1_V_read_reg_42818_pp0_iter3_reg,
        dout => hw_cos_val_8_i_V_8_1_fu_29379_p18);

    get_trig_vals_mux_164_8_1_1_U74 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din1 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din2 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din3 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din4 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din5 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din6 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din7 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din8 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din9 => sext_ln647_8_fu_29200_p1,
        din10 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din11 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din12 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din13 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din14 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din15 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din16 => cos_rom_sel_1_V_read_reg_42818_pp0_iter3_reg,
        dout => hw_cos_val_8_i_V_9_1_fu_29401_p18);

    get_trig_vals_mux_164_8_1_1_U75 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din1 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din2 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din3 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din4 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din5 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din6 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din7 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din8 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din9 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din10 => sext_ln647_8_fu_29200_p1,
        din11 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din12 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din13 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din14 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din15 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din16 => cos_rom_sel_1_V_read_reg_42818_pp0_iter3_reg,
        dout => hw_cos_val_8_i_V_10_1_fu_29423_p18);

    get_trig_vals_mux_164_8_1_1_U76 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din1 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din2 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din3 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din4 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din5 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din6 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din7 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din8 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din9 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din10 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din11 => sext_ln647_8_fu_29200_p1,
        din12 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din13 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din14 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din15 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din16 => cos_rom_sel_1_V_read_reg_42818_pp0_iter3_reg,
        dout => hw_cos_val_8_i_V_11_1_fu_29445_p18);

    get_trig_vals_mux_164_8_1_1_U77 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din1 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din2 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din3 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din4 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din5 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din6 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din7 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din8 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din9 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din10 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din11 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din12 => sext_ln647_8_fu_29200_p1,
        din13 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din14 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din15 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din16 => cos_rom_sel_1_V_read_reg_42818_pp0_iter3_reg,
        dout => hw_cos_val_8_i_V_12_1_fu_29467_p18);

    get_trig_vals_mux_164_8_1_1_U78 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din1 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din2 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din3 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din4 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din5 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din6 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din7 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din8 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din9 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din10 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din11 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din12 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din13 => sext_ln647_8_fu_29200_p1,
        din14 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din15 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din16 => cos_rom_sel_1_V_read_reg_42818_pp0_iter3_reg,
        dout => hw_cos_val_8_i_V_13_1_fu_29489_p18);

    get_trig_vals_mux_164_8_1_1_U79 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din1 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din2 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din3 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din4 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din5 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din6 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din7 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din8 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din9 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din10 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din11 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din12 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din13 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din14 => sext_ln647_8_fu_29200_p1,
        din15 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din16 => cos_rom_sel_1_V_read_reg_42818_pp0_iter3_reg,
        dout => hw_cos_val_8_i_V_14_1_fu_29511_p18);

    get_trig_vals_mux_164_8_1_1_U80 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din1 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din2 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din3 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din4 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din5 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din6 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din7 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din8 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din9 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din10 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din11 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din12 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din13 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din14 => trunc_ln647_8_reg_44195_pp0_iter3_reg,
        din15 => sext_ln647_8_fu_29200_p1,
        din16 => cos_rom_sel_1_V_read_reg_42818_pp0_iter3_reg,
        dout => hw_cos_val_8_i_V_15_1_fu_29533_p18);

    get_trig_vals_mux_164_8_1_1_U81 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => trunc_ln647_9_reg_44444_pp0_iter3_reg,
        din1 => hw_cos_val_8_i_V_0_1_fu_29203_p18,
        din2 => hw_cos_val_8_i_V_0_1_fu_29203_p18,
        din3 => hw_cos_val_8_i_V_0_1_fu_29203_p18,
        din4 => hw_cos_val_8_i_V_0_1_fu_29203_p18,
        din5 => hw_cos_val_8_i_V_0_1_fu_29203_p18,
        din6 => hw_cos_val_8_i_V_0_1_fu_29203_p18,
        din7 => hw_cos_val_8_i_V_0_1_fu_29203_p18,
        din8 => hw_cos_val_8_i_V_0_1_fu_29203_p18,
        din9 => hw_cos_val_8_i_V_0_1_fu_29203_p18,
        din10 => hw_cos_val_8_i_V_0_1_fu_29203_p18,
        din11 => hw_cos_val_8_i_V_0_1_fu_29203_p18,
        din12 => hw_cos_val_8_i_V_0_1_fu_29203_p18,
        din13 => hw_cos_val_8_i_V_0_1_fu_29203_p18,
        din14 => hw_cos_val_8_i_V_0_1_fu_29203_p18,
        din15 => hw_cos_val_8_i_V_0_1_fu_29203_p18,
        din16 => cos_rom_sel_2_V_read_reg_42798_pp0_iter3_reg,
        dout => hw_cos_val_8_i_V_0_2_fu_29555_p18);

    get_trig_vals_mux_164_8_1_1_U82 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_1_1_fu_29225_p18,
        din1 => trunc_ln647_9_reg_44444_pp0_iter3_reg,
        din2 => hw_cos_val_8_i_V_1_1_fu_29225_p18,
        din3 => hw_cos_val_8_i_V_1_1_fu_29225_p18,
        din4 => hw_cos_val_8_i_V_1_1_fu_29225_p18,
        din5 => hw_cos_val_8_i_V_1_1_fu_29225_p18,
        din6 => hw_cos_val_8_i_V_1_1_fu_29225_p18,
        din7 => hw_cos_val_8_i_V_1_1_fu_29225_p18,
        din8 => hw_cos_val_8_i_V_1_1_fu_29225_p18,
        din9 => hw_cos_val_8_i_V_1_1_fu_29225_p18,
        din10 => hw_cos_val_8_i_V_1_1_fu_29225_p18,
        din11 => hw_cos_val_8_i_V_1_1_fu_29225_p18,
        din12 => hw_cos_val_8_i_V_1_1_fu_29225_p18,
        din13 => hw_cos_val_8_i_V_1_1_fu_29225_p18,
        din14 => hw_cos_val_8_i_V_1_1_fu_29225_p18,
        din15 => hw_cos_val_8_i_V_1_1_fu_29225_p18,
        din16 => cos_rom_sel_2_V_read_reg_42798_pp0_iter3_reg,
        dout => hw_cos_val_8_i_V_1_2_fu_29591_p18);

    get_trig_vals_mux_164_8_1_1_U83 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_2_1_fu_29247_p18,
        din1 => hw_cos_val_8_i_V_2_1_fu_29247_p18,
        din2 => trunc_ln647_9_reg_44444_pp0_iter3_reg,
        din3 => hw_cos_val_8_i_V_2_1_fu_29247_p18,
        din4 => hw_cos_val_8_i_V_2_1_fu_29247_p18,
        din5 => hw_cos_val_8_i_V_2_1_fu_29247_p18,
        din6 => hw_cos_val_8_i_V_2_1_fu_29247_p18,
        din7 => hw_cos_val_8_i_V_2_1_fu_29247_p18,
        din8 => hw_cos_val_8_i_V_2_1_fu_29247_p18,
        din9 => hw_cos_val_8_i_V_2_1_fu_29247_p18,
        din10 => hw_cos_val_8_i_V_2_1_fu_29247_p18,
        din11 => hw_cos_val_8_i_V_2_1_fu_29247_p18,
        din12 => hw_cos_val_8_i_V_2_1_fu_29247_p18,
        din13 => hw_cos_val_8_i_V_2_1_fu_29247_p18,
        din14 => hw_cos_val_8_i_V_2_1_fu_29247_p18,
        din15 => hw_cos_val_8_i_V_2_1_fu_29247_p18,
        din16 => cos_rom_sel_2_V_read_reg_42798_pp0_iter3_reg,
        dout => hw_cos_val_8_i_V_2_2_fu_29627_p18);

    get_trig_vals_mux_164_8_1_1_U84 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_3_1_fu_29269_p18,
        din1 => hw_cos_val_8_i_V_3_1_fu_29269_p18,
        din2 => hw_cos_val_8_i_V_3_1_fu_29269_p18,
        din3 => trunc_ln647_9_reg_44444_pp0_iter3_reg,
        din4 => hw_cos_val_8_i_V_3_1_fu_29269_p18,
        din5 => hw_cos_val_8_i_V_3_1_fu_29269_p18,
        din6 => hw_cos_val_8_i_V_3_1_fu_29269_p18,
        din7 => hw_cos_val_8_i_V_3_1_fu_29269_p18,
        din8 => hw_cos_val_8_i_V_3_1_fu_29269_p18,
        din9 => hw_cos_val_8_i_V_3_1_fu_29269_p18,
        din10 => hw_cos_val_8_i_V_3_1_fu_29269_p18,
        din11 => hw_cos_val_8_i_V_3_1_fu_29269_p18,
        din12 => hw_cos_val_8_i_V_3_1_fu_29269_p18,
        din13 => hw_cos_val_8_i_V_3_1_fu_29269_p18,
        din14 => hw_cos_val_8_i_V_3_1_fu_29269_p18,
        din15 => hw_cos_val_8_i_V_3_1_fu_29269_p18,
        din16 => cos_rom_sel_2_V_read_reg_42798_pp0_iter3_reg,
        dout => hw_cos_val_8_i_V_3_2_fu_29663_p18);

    get_trig_vals_mux_164_8_1_1_U85 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_4_1_fu_29291_p18,
        din1 => hw_cos_val_8_i_V_4_1_fu_29291_p18,
        din2 => hw_cos_val_8_i_V_4_1_fu_29291_p18,
        din3 => hw_cos_val_8_i_V_4_1_fu_29291_p18,
        din4 => trunc_ln647_9_reg_44444_pp0_iter3_reg,
        din5 => hw_cos_val_8_i_V_4_1_fu_29291_p18,
        din6 => hw_cos_val_8_i_V_4_1_fu_29291_p18,
        din7 => hw_cos_val_8_i_V_4_1_fu_29291_p18,
        din8 => hw_cos_val_8_i_V_4_1_fu_29291_p18,
        din9 => hw_cos_val_8_i_V_4_1_fu_29291_p18,
        din10 => hw_cos_val_8_i_V_4_1_fu_29291_p18,
        din11 => hw_cos_val_8_i_V_4_1_fu_29291_p18,
        din12 => hw_cos_val_8_i_V_4_1_fu_29291_p18,
        din13 => hw_cos_val_8_i_V_4_1_fu_29291_p18,
        din14 => hw_cos_val_8_i_V_4_1_fu_29291_p18,
        din15 => hw_cos_val_8_i_V_4_1_fu_29291_p18,
        din16 => cos_rom_sel_2_V_read_reg_42798_pp0_iter3_reg,
        dout => hw_cos_val_8_i_V_4_2_fu_29699_p18);

    get_trig_vals_mux_164_8_1_1_U86 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_5_1_fu_29313_p18,
        din1 => hw_cos_val_8_i_V_5_1_fu_29313_p18,
        din2 => hw_cos_val_8_i_V_5_1_fu_29313_p18,
        din3 => hw_cos_val_8_i_V_5_1_fu_29313_p18,
        din4 => hw_cos_val_8_i_V_5_1_fu_29313_p18,
        din5 => trunc_ln647_9_reg_44444_pp0_iter3_reg,
        din6 => hw_cos_val_8_i_V_5_1_fu_29313_p18,
        din7 => hw_cos_val_8_i_V_5_1_fu_29313_p18,
        din8 => hw_cos_val_8_i_V_5_1_fu_29313_p18,
        din9 => hw_cos_val_8_i_V_5_1_fu_29313_p18,
        din10 => hw_cos_val_8_i_V_5_1_fu_29313_p18,
        din11 => hw_cos_val_8_i_V_5_1_fu_29313_p18,
        din12 => hw_cos_val_8_i_V_5_1_fu_29313_p18,
        din13 => hw_cos_val_8_i_V_5_1_fu_29313_p18,
        din14 => hw_cos_val_8_i_V_5_1_fu_29313_p18,
        din15 => hw_cos_val_8_i_V_5_1_fu_29313_p18,
        din16 => cos_rom_sel_2_V_read_reg_42798_pp0_iter3_reg,
        dout => hw_cos_val_8_i_V_5_2_fu_29735_p18);

    get_trig_vals_mux_164_8_1_1_U87 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_6_1_fu_29335_p18,
        din1 => hw_cos_val_8_i_V_6_1_fu_29335_p18,
        din2 => hw_cos_val_8_i_V_6_1_fu_29335_p18,
        din3 => hw_cos_val_8_i_V_6_1_fu_29335_p18,
        din4 => hw_cos_val_8_i_V_6_1_fu_29335_p18,
        din5 => hw_cos_val_8_i_V_6_1_fu_29335_p18,
        din6 => trunc_ln647_9_reg_44444_pp0_iter3_reg,
        din7 => hw_cos_val_8_i_V_6_1_fu_29335_p18,
        din8 => hw_cos_val_8_i_V_6_1_fu_29335_p18,
        din9 => hw_cos_val_8_i_V_6_1_fu_29335_p18,
        din10 => hw_cos_val_8_i_V_6_1_fu_29335_p18,
        din11 => hw_cos_val_8_i_V_6_1_fu_29335_p18,
        din12 => hw_cos_val_8_i_V_6_1_fu_29335_p18,
        din13 => hw_cos_val_8_i_V_6_1_fu_29335_p18,
        din14 => hw_cos_val_8_i_V_6_1_fu_29335_p18,
        din15 => hw_cos_val_8_i_V_6_1_fu_29335_p18,
        din16 => cos_rom_sel_2_V_read_reg_42798_pp0_iter3_reg,
        dout => hw_cos_val_8_i_V_6_2_fu_29771_p18);

    get_trig_vals_mux_164_8_1_1_U88 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_7_1_fu_29357_p18,
        din1 => hw_cos_val_8_i_V_7_1_fu_29357_p18,
        din2 => hw_cos_val_8_i_V_7_1_fu_29357_p18,
        din3 => hw_cos_val_8_i_V_7_1_fu_29357_p18,
        din4 => hw_cos_val_8_i_V_7_1_fu_29357_p18,
        din5 => hw_cos_val_8_i_V_7_1_fu_29357_p18,
        din6 => hw_cos_val_8_i_V_7_1_fu_29357_p18,
        din7 => trunc_ln647_9_reg_44444_pp0_iter3_reg,
        din8 => hw_cos_val_8_i_V_7_1_fu_29357_p18,
        din9 => hw_cos_val_8_i_V_7_1_fu_29357_p18,
        din10 => hw_cos_val_8_i_V_7_1_fu_29357_p18,
        din11 => hw_cos_val_8_i_V_7_1_fu_29357_p18,
        din12 => hw_cos_val_8_i_V_7_1_fu_29357_p18,
        din13 => hw_cos_val_8_i_V_7_1_fu_29357_p18,
        din14 => hw_cos_val_8_i_V_7_1_fu_29357_p18,
        din15 => hw_cos_val_8_i_V_7_1_fu_29357_p18,
        din16 => cos_rom_sel_2_V_read_reg_42798_pp0_iter3_reg,
        dout => hw_cos_val_8_i_V_7_2_fu_29807_p18);

    get_trig_vals_mux_164_8_1_1_U89 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_8_1_fu_29379_p18,
        din1 => hw_cos_val_8_i_V_8_1_fu_29379_p18,
        din2 => hw_cos_val_8_i_V_8_1_fu_29379_p18,
        din3 => hw_cos_val_8_i_V_8_1_fu_29379_p18,
        din4 => hw_cos_val_8_i_V_8_1_fu_29379_p18,
        din5 => hw_cos_val_8_i_V_8_1_fu_29379_p18,
        din6 => hw_cos_val_8_i_V_8_1_fu_29379_p18,
        din7 => hw_cos_val_8_i_V_8_1_fu_29379_p18,
        din8 => trunc_ln647_9_reg_44444_pp0_iter3_reg,
        din9 => hw_cos_val_8_i_V_8_1_fu_29379_p18,
        din10 => hw_cos_val_8_i_V_8_1_fu_29379_p18,
        din11 => hw_cos_val_8_i_V_8_1_fu_29379_p18,
        din12 => hw_cos_val_8_i_V_8_1_fu_29379_p18,
        din13 => hw_cos_val_8_i_V_8_1_fu_29379_p18,
        din14 => hw_cos_val_8_i_V_8_1_fu_29379_p18,
        din15 => hw_cos_val_8_i_V_8_1_fu_29379_p18,
        din16 => cos_rom_sel_2_V_read_reg_42798_pp0_iter3_reg,
        dout => hw_cos_val_8_i_V_8_2_fu_29843_p18);

    get_trig_vals_mux_164_8_1_1_U90 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_9_1_fu_29401_p18,
        din1 => hw_cos_val_8_i_V_9_1_fu_29401_p18,
        din2 => hw_cos_val_8_i_V_9_1_fu_29401_p18,
        din3 => hw_cos_val_8_i_V_9_1_fu_29401_p18,
        din4 => hw_cos_val_8_i_V_9_1_fu_29401_p18,
        din5 => hw_cos_val_8_i_V_9_1_fu_29401_p18,
        din6 => hw_cos_val_8_i_V_9_1_fu_29401_p18,
        din7 => hw_cos_val_8_i_V_9_1_fu_29401_p18,
        din8 => hw_cos_val_8_i_V_9_1_fu_29401_p18,
        din9 => trunc_ln647_9_reg_44444_pp0_iter3_reg,
        din10 => hw_cos_val_8_i_V_9_1_fu_29401_p18,
        din11 => hw_cos_val_8_i_V_9_1_fu_29401_p18,
        din12 => hw_cos_val_8_i_V_9_1_fu_29401_p18,
        din13 => hw_cos_val_8_i_V_9_1_fu_29401_p18,
        din14 => hw_cos_val_8_i_V_9_1_fu_29401_p18,
        din15 => hw_cos_val_8_i_V_9_1_fu_29401_p18,
        din16 => cos_rom_sel_2_V_read_reg_42798_pp0_iter3_reg,
        dout => hw_cos_val_8_i_V_9_2_fu_29879_p18);

    get_trig_vals_mux_164_8_1_1_U91 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_10_1_fu_29423_p18,
        din1 => hw_cos_val_8_i_V_10_1_fu_29423_p18,
        din2 => hw_cos_val_8_i_V_10_1_fu_29423_p18,
        din3 => hw_cos_val_8_i_V_10_1_fu_29423_p18,
        din4 => hw_cos_val_8_i_V_10_1_fu_29423_p18,
        din5 => hw_cos_val_8_i_V_10_1_fu_29423_p18,
        din6 => hw_cos_val_8_i_V_10_1_fu_29423_p18,
        din7 => hw_cos_val_8_i_V_10_1_fu_29423_p18,
        din8 => hw_cos_val_8_i_V_10_1_fu_29423_p18,
        din9 => hw_cos_val_8_i_V_10_1_fu_29423_p18,
        din10 => trunc_ln647_9_reg_44444_pp0_iter3_reg,
        din11 => hw_cos_val_8_i_V_10_1_fu_29423_p18,
        din12 => hw_cos_val_8_i_V_10_1_fu_29423_p18,
        din13 => hw_cos_val_8_i_V_10_1_fu_29423_p18,
        din14 => hw_cos_val_8_i_V_10_1_fu_29423_p18,
        din15 => hw_cos_val_8_i_V_10_1_fu_29423_p18,
        din16 => cos_rom_sel_2_V_read_reg_42798_pp0_iter3_reg,
        dout => hw_cos_val_8_i_V_10_2_fu_29915_p18);

    get_trig_vals_mux_164_8_1_1_U92 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_11_1_fu_29445_p18,
        din1 => hw_cos_val_8_i_V_11_1_fu_29445_p18,
        din2 => hw_cos_val_8_i_V_11_1_fu_29445_p18,
        din3 => hw_cos_val_8_i_V_11_1_fu_29445_p18,
        din4 => hw_cos_val_8_i_V_11_1_fu_29445_p18,
        din5 => hw_cos_val_8_i_V_11_1_fu_29445_p18,
        din6 => hw_cos_val_8_i_V_11_1_fu_29445_p18,
        din7 => hw_cos_val_8_i_V_11_1_fu_29445_p18,
        din8 => hw_cos_val_8_i_V_11_1_fu_29445_p18,
        din9 => hw_cos_val_8_i_V_11_1_fu_29445_p18,
        din10 => hw_cos_val_8_i_V_11_1_fu_29445_p18,
        din11 => trunc_ln647_9_reg_44444_pp0_iter3_reg,
        din12 => hw_cos_val_8_i_V_11_1_fu_29445_p18,
        din13 => hw_cos_val_8_i_V_11_1_fu_29445_p18,
        din14 => hw_cos_val_8_i_V_11_1_fu_29445_p18,
        din15 => hw_cos_val_8_i_V_11_1_fu_29445_p18,
        din16 => cos_rom_sel_2_V_read_reg_42798_pp0_iter3_reg,
        dout => hw_cos_val_8_i_V_11_2_fu_29951_p18);

    get_trig_vals_mux_164_8_1_1_U93 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_12_1_fu_29467_p18,
        din1 => hw_cos_val_8_i_V_12_1_fu_29467_p18,
        din2 => hw_cos_val_8_i_V_12_1_fu_29467_p18,
        din3 => hw_cos_val_8_i_V_12_1_fu_29467_p18,
        din4 => hw_cos_val_8_i_V_12_1_fu_29467_p18,
        din5 => hw_cos_val_8_i_V_12_1_fu_29467_p18,
        din6 => hw_cos_val_8_i_V_12_1_fu_29467_p18,
        din7 => hw_cos_val_8_i_V_12_1_fu_29467_p18,
        din8 => hw_cos_val_8_i_V_12_1_fu_29467_p18,
        din9 => hw_cos_val_8_i_V_12_1_fu_29467_p18,
        din10 => hw_cos_val_8_i_V_12_1_fu_29467_p18,
        din11 => hw_cos_val_8_i_V_12_1_fu_29467_p18,
        din12 => trunc_ln647_9_reg_44444_pp0_iter3_reg,
        din13 => hw_cos_val_8_i_V_12_1_fu_29467_p18,
        din14 => hw_cos_val_8_i_V_12_1_fu_29467_p18,
        din15 => hw_cos_val_8_i_V_12_1_fu_29467_p18,
        din16 => cos_rom_sel_2_V_read_reg_42798_pp0_iter3_reg,
        dout => hw_cos_val_8_i_V_12_2_fu_29987_p18);

    get_trig_vals_mux_164_8_1_1_U94 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_13_1_fu_29489_p18,
        din1 => hw_cos_val_8_i_V_13_1_fu_29489_p18,
        din2 => hw_cos_val_8_i_V_13_1_fu_29489_p18,
        din3 => hw_cos_val_8_i_V_13_1_fu_29489_p18,
        din4 => hw_cos_val_8_i_V_13_1_fu_29489_p18,
        din5 => hw_cos_val_8_i_V_13_1_fu_29489_p18,
        din6 => hw_cos_val_8_i_V_13_1_fu_29489_p18,
        din7 => hw_cos_val_8_i_V_13_1_fu_29489_p18,
        din8 => hw_cos_val_8_i_V_13_1_fu_29489_p18,
        din9 => hw_cos_val_8_i_V_13_1_fu_29489_p18,
        din10 => hw_cos_val_8_i_V_13_1_fu_29489_p18,
        din11 => hw_cos_val_8_i_V_13_1_fu_29489_p18,
        din12 => hw_cos_val_8_i_V_13_1_fu_29489_p18,
        din13 => trunc_ln647_9_reg_44444_pp0_iter3_reg,
        din14 => hw_cos_val_8_i_V_13_1_fu_29489_p18,
        din15 => hw_cos_val_8_i_V_13_1_fu_29489_p18,
        din16 => cos_rom_sel_2_V_read_reg_42798_pp0_iter3_reg,
        dout => hw_cos_val_8_i_V_13_2_fu_30023_p18);

    get_trig_vals_mux_164_8_1_1_U95 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_14_1_fu_29511_p18,
        din1 => hw_cos_val_8_i_V_14_1_fu_29511_p18,
        din2 => hw_cos_val_8_i_V_14_1_fu_29511_p18,
        din3 => hw_cos_val_8_i_V_14_1_fu_29511_p18,
        din4 => hw_cos_val_8_i_V_14_1_fu_29511_p18,
        din5 => hw_cos_val_8_i_V_14_1_fu_29511_p18,
        din6 => hw_cos_val_8_i_V_14_1_fu_29511_p18,
        din7 => hw_cos_val_8_i_V_14_1_fu_29511_p18,
        din8 => hw_cos_val_8_i_V_14_1_fu_29511_p18,
        din9 => hw_cos_val_8_i_V_14_1_fu_29511_p18,
        din10 => hw_cos_val_8_i_V_14_1_fu_29511_p18,
        din11 => hw_cos_val_8_i_V_14_1_fu_29511_p18,
        din12 => hw_cos_val_8_i_V_14_1_fu_29511_p18,
        din13 => hw_cos_val_8_i_V_14_1_fu_29511_p18,
        din14 => trunc_ln647_9_reg_44444_pp0_iter3_reg,
        din15 => hw_cos_val_8_i_V_14_1_fu_29511_p18,
        din16 => cos_rom_sel_2_V_read_reg_42798_pp0_iter3_reg,
        dout => hw_cos_val_8_i_V_14_2_fu_30059_p18);

    get_trig_vals_mux_164_8_1_1_U96 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_15_1_fu_29533_p18,
        din1 => hw_cos_val_8_i_V_15_1_fu_29533_p18,
        din2 => hw_cos_val_8_i_V_15_1_fu_29533_p18,
        din3 => hw_cos_val_8_i_V_15_1_fu_29533_p18,
        din4 => hw_cos_val_8_i_V_15_1_fu_29533_p18,
        din5 => hw_cos_val_8_i_V_15_1_fu_29533_p18,
        din6 => hw_cos_val_8_i_V_15_1_fu_29533_p18,
        din7 => hw_cos_val_8_i_V_15_1_fu_29533_p18,
        din8 => hw_cos_val_8_i_V_15_1_fu_29533_p18,
        din9 => hw_cos_val_8_i_V_15_1_fu_29533_p18,
        din10 => hw_cos_val_8_i_V_15_1_fu_29533_p18,
        din11 => hw_cos_val_8_i_V_15_1_fu_29533_p18,
        din12 => hw_cos_val_8_i_V_15_1_fu_29533_p18,
        din13 => hw_cos_val_8_i_V_15_1_fu_29533_p18,
        din14 => hw_cos_val_8_i_V_15_1_fu_29533_p18,
        din15 => trunc_ln647_9_reg_44444_pp0_iter3_reg,
        din16 => cos_rom_sel_2_V_read_reg_42798_pp0_iter3_reg,
        dout => hw_cos_val_8_i_V_15_2_fu_30095_p18);

    get_trig_vals_mux_164_8_1_1_U97 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => sext_ln647_9_fu_30131_p1,
        din1 => hw_cos_val_8_i_V_0_2_fu_29555_p18,
        din2 => hw_cos_val_8_i_V_0_2_fu_29555_p18,
        din3 => hw_cos_val_8_i_V_0_2_fu_29555_p18,
        din4 => hw_cos_val_8_i_V_0_2_fu_29555_p18,
        din5 => hw_cos_val_8_i_V_0_2_fu_29555_p18,
        din6 => hw_cos_val_8_i_V_0_2_fu_29555_p18,
        din7 => hw_cos_val_8_i_V_0_2_fu_29555_p18,
        din8 => hw_cos_val_8_i_V_0_2_fu_29555_p18,
        din9 => hw_cos_val_8_i_V_0_2_fu_29555_p18,
        din10 => hw_cos_val_8_i_V_0_2_fu_29555_p18,
        din11 => hw_cos_val_8_i_V_0_2_fu_29555_p18,
        din12 => hw_cos_val_8_i_V_0_2_fu_29555_p18,
        din13 => hw_cos_val_8_i_V_0_2_fu_29555_p18,
        din14 => hw_cos_val_8_i_V_0_2_fu_29555_p18,
        din15 => hw_cos_val_8_i_V_0_2_fu_29555_p18,
        din16 => cos_rom_sel_3_V_read_reg_42778_pp0_iter3_reg,
        dout => hw_cos_val_8_i_V_0_3_fu_30134_p18);

    get_trig_vals_mux_164_8_1_1_U98 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_1_2_fu_29591_p18,
        din1 => sext_ln647_9_fu_30131_p1,
        din2 => hw_cos_val_8_i_V_1_2_fu_29591_p18,
        din3 => hw_cos_val_8_i_V_1_2_fu_29591_p18,
        din4 => hw_cos_val_8_i_V_1_2_fu_29591_p18,
        din5 => hw_cos_val_8_i_V_1_2_fu_29591_p18,
        din6 => hw_cos_val_8_i_V_1_2_fu_29591_p18,
        din7 => hw_cos_val_8_i_V_1_2_fu_29591_p18,
        din8 => hw_cos_val_8_i_V_1_2_fu_29591_p18,
        din9 => hw_cos_val_8_i_V_1_2_fu_29591_p18,
        din10 => hw_cos_val_8_i_V_1_2_fu_29591_p18,
        din11 => hw_cos_val_8_i_V_1_2_fu_29591_p18,
        din12 => hw_cos_val_8_i_V_1_2_fu_29591_p18,
        din13 => hw_cos_val_8_i_V_1_2_fu_29591_p18,
        din14 => hw_cos_val_8_i_V_1_2_fu_29591_p18,
        din15 => hw_cos_val_8_i_V_1_2_fu_29591_p18,
        din16 => cos_rom_sel_3_V_read_reg_42778_pp0_iter3_reg,
        dout => hw_cos_val_8_i_V_1_3_fu_30171_p18);

    get_trig_vals_mux_164_8_1_1_U99 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_2_2_fu_29627_p18,
        din1 => hw_cos_val_8_i_V_2_2_fu_29627_p18,
        din2 => sext_ln647_9_fu_30131_p1,
        din3 => hw_cos_val_8_i_V_2_2_fu_29627_p18,
        din4 => hw_cos_val_8_i_V_2_2_fu_29627_p18,
        din5 => hw_cos_val_8_i_V_2_2_fu_29627_p18,
        din6 => hw_cos_val_8_i_V_2_2_fu_29627_p18,
        din7 => hw_cos_val_8_i_V_2_2_fu_29627_p18,
        din8 => hw_cos_val_8_i_V_2_2_fu_29627_p18,
        din9 => hw_cos_val_8_i_V_2_2_fu_29627_p18,
        din10 => hw_cos_val_8_i_V_2_2_fu_29627_p18,
        din11 => hw_cos_val_8_i_V_2_2_fu_29627_p18,
        din12 => hw_cos_val_8_i_V_2_2_fu_29627_p18,
        din13 => hw_cos_val_8_i_V_2_2_fu_29627_p18,
        din14 => hw_cos_val_8_i_V_2_2_fu_29627_p18,
        din15 => hw_cos_val_8_i_V_2_2_fu_29627_p18,
        din16 => cos_rom_sel_3_V_read_reg_42778_pp0_iter3_reg,
        dout => hw_cos_val_8_i_V_2_3_fu_30208_p18);

    get_trig_vals_mux_164_8_1_1_U100 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_3_2_fu_29663_p18,
        din1 => hw_cos_val_8_i_V_3_2_fu_29663_p18,
        din2 => hw_cos_val_8_i_V_3_2_fu_29663_p18,
        din3 => sext_ln647_9_fu_30131_p1,
        din4 => hw_cos_val_8_i_V_3_2_fu_29663_p18,
        din5 => hw_cos_val_8_i_V_3_2_fu_29663_p18,
        din6 => hw_cos_val_8_i_V_3_2_fu_29663_p18,
        din7 => hw_cos_val_8_i_V_3_2_fu_29663_p18,
        din8 => hw_cos_val_8_i_V_3_2_fu_29663_p18,
        din9 => hw_cos_val_8_i_V_3_2_fu_29663_p18,
        din10 => hw_cos_val_8_i_V_3_2_fu_29663_p18,
        din11 => hw_cos_val_8_i_V_3_2_fu_29663_p18,
        din12 => hw_cos_val_8_i_V_3_2_fu_29663_p18,
        din13 => hw_cos_val_8_i_V_3_2_fu_29663_p18,
        din14 => hw_cos_val_8_i_V_3_2_fu_29663_p18,
        din15 => hw_cos_val_8_i_V_3_2_fu_29663_p18,
        din16 => cos_rom_sel_3_V_read_reg_42778_pp0_iter3_reg,
        dout => hw_cos_val_8_i_V_3_3_fu_30245_p18);

    get_trig_vals_mux_164_8_1_1_U101 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_4_2_fu_29699_p18,
        din1 => hw_cos_val_8_i_V_4_2_fu_29699_p18,
        din2 => hw_cos_val_8_i_V_4_2_fu_29699_p18,
        din3 => hw_cos_val_8_i_V_4_2_fu_29699_p18,
        din4 => sext_ln647_9_fu_30131_p1,
        din5 => hw_cos_val_8_i_V_4_2_fu_29699_p18,
        din6 => hw_cos_val_8_i_V_4_2_fu_29699_p18,
        din7 => hw_cos_val_8_i_V_4_2_fu_29699_p18,
        din8 => hw_cos_val_8_i_V_4_2_fu_29699_p18,
        din9 => hw_cos_val_8_i_V_4_2_fu_29699_p18,
        din10 => hw_cos_val_8_i_V_4_2_fu_29699_p18,
        din11 => hw_cos_val_8_i_V_4_2_fu_29699_p18,
        din12 => hw_cos_val_8_i_V_4_2_fu_29699_p18,
        din13 => hw_cos_val_8_i_V_4_2_fu_29699_p18,
        din14 => hw_cos_val_8_i_V_4_2_fu_29699_p18,
        din15 => hw_cos_val_8_i_V_4_2_fu_29699_p18,
        din16 => cos_rom_sel_3_V_read_reg_42778_pp0_iter3_reg,
        dout => hw_cos_val_8_i_V_4_3_fu_30282_p18);

    get_trig_vals_mux_164_8_1_1_U102 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_5_2_fu_29735_p18,
        din1 => hw_cos_val_8_i_V_5_2_fu_29735_p18,
        din2 => hw_cos_val_8_i_V_5_2_fu_29735_p18,
        din3 => hw_cos_val_8_i_V_5_2_fu_29735_p18,
        din4 => hw_cos_val_8_i_V_5_2_fu_29735_p18,
        din5 => sext_ln647_9_fu_30131_p1,
        din6 => hw_cos_val_8_i_V_5_2_fu_29735_p18,
        din7 => hw_cos_val_8_i_V_5_2_fu_29735_p18,
        din8 => hw_cos_val_8_i_V_5_2_fu_29735_p18,
        din9 => hw_cos_val_8_i_V_5_2_fu_29735_p18,
        din10 => hw_cos_val_8_i_V_5_2_fu_29735_p18,
        din11 => hw_cos_val_8_i_V_5_2_fu_29735_p18,
        din12 => hw_cos_val_8_i_V_5_2_fu_29735_p18,
        din13 => hw_cos_val_8_i_V_5_2_fu_29735_p18,
        din14 => hw_cos_val_8_i_V_5_2_fu_29735_p18,
        din15 => hw_cos_val_8_i_V_5_2_fu_29735_p18,
        din16 => cos_rom_sel_3_V_read_reg_42778_pp0_iter3_reg,
        dout => hw_cos_val_8_i_V_5_3_fu_30319_p18);

    get_trig_vals_mux_164_8_1_1_U103 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_6_2_fu_29771_p18,
        din1 => hw_cos_val_8_i_V_6_2_fu_29771_p18,
        din2 => hw_cos_val_8_i_V_6_2_fu_29771_p18,
        din3 => hw_cos_val_8_i_V_6_2_fu_29771_p18,
        din4 => hw_cos_val_8_i_V_6_2_fu_29771_p18,
        din5 => hw_cos_val_8_i_V_6_2_fu_29771_p18,
        din6 => sext_ln647_9_fu_30131_p1,
        din7 => hw_cos_val_8_i_V_6_2_fu_29771_p18,
        din8 => hw_cos_val_8_i_V_6_2_fu_29771_p18,
        din9 => hw_cos_val_8_i_V_6_2_fu_29771_p18,
        din10 => hw_cos_val_8_i_V_6_2_fu_29771_p18,
        din11 => hw_cos_val_8_i_V_6_2_fu_29771_p18,
        din12 => hw_cos_val_8_i_V_6_2_fu_29771_p18,
        din13 => hw_cos_val_8_i_V_6_2_fu_29771_p18,
        din14 => hw_cos_val_8_i_V_6_2_fu_29771_p18,
        din15 => hw_cos_val_8_i_V_6_2_fu_29771_p18,
        din16 => cos_rom_sel_3_V_read_reg_42778_pp0_iter3_reg,
        dout => hw_cos_val_8_i_V_6_3_fu_30356_p18);

    get_trig_vals_mux_164_8_1_1_U104 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_7_2_fu_29807_p18,
        din1 => hw_cos_val_8_i_V_7_2_fu_29807_p18,
        din2 => hw_cos_val_8_i_V_7_2_fu_29807_p18,
        din3 => hw_cos_val_8_i_V_7_2_fu_29807_p18,
        din4 => hw_cos_val_8_i_V_7_2_fu_29807_p18,
        din5 => hw_cos_val_8_i_V_7_2_fu_29807_p18,
        din6 => hw_cos_val_8_i_V_7_2_fu_29807_p18,
        din7 => sext_ln647_9_fu_30131_p1,
        din8 => hw_cos_val_8_i_V_7_2_fu_29807_p18,
        din9 => hw_cos_val_8_i_V_7_2_fu_29807_p18,
        din10 => hw_cos_val_8_i_V_7_2_fu_29807_p18,
        din11 => hw_cos_val_8_i_V_7_2_fu_29807_p18,
        din12 => hw_cos_val_8_i_V_7_2_fu_29807_p18,
        din13 => hw_cos_val_8_i_V_7_2_fu_29807_p18,
        din14 => hw_cos_val_8_i_V_7_2_fu_29807_p18,
        din15 => hw_cos_val_8_i_V_7_2_fu_29807_p18,
        din16 => cos_rom_sel_3_V_read_reg_42778_pp0_iter3_reg,
        dout => hw_cos_val_8_i_V_7_3_fu_30393_p18);

    get_trig_vals_mux_164_8_1_1_U105 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_8_2_fu_29843_p18,
        din1 => hw_cos_val_8_i_V_8_2_fu_29843_p18,
        din2 => hw_cos_val_8_i_V_8_2_fu_29843_p18,
        din3 => hw_cos_val_8_i_V_8_2_fu_29843_p18,
        din4 => hw_cos_val_8_i_V_8_2_fu_29843_p18,
        din5 => hw_cos_val_8_i_V_8_2_fu_29843_p18,
        din6 => hw_cos_val_8_i_V_8_2_fu_29843_p18,
        din7 => hw_cos_val_8_i_V_8_2_fu_29843_p18,
        din8 => sext_ln647_9_fu_30131_p1,
        din9 => hw_cos_val_8_i_V_8_2_fu_29843_p18,
        din10 => hw_cos_val_8_i_V_8_2_fu_29843_p18,
        din11 => hw_cos_val_8_i_V_8_2_fu_29843_p18,
        din12 => hw_cos_val_8_i_V_8_2_fu_29843_p18,
        din13 => hw_cos_val_8_i_V_8_2_fu_29843_p18,
        din14 => hw_cos_val_8_i_V_8_2_fu_29843_p18,
        din15 => hw_cos_val_8_i_V_8_2_fu_29843_p18,
        din16 => cos_rom_sel_3_V_read_reg_42778_pp0_iter3_reg,
        dout => hw_cos_val_8_i_V_8_3_fu_30430_p18);

    get_trig_vals_mux_164_8_1_1_U106 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_9_2_fu_29879_p18,
        din1 => hw_cos_val_8_i_V_9_2_fu_29879_p18,
        din2 => hw_cos_val_8_i_V_9_2_fu_29879_p18,
        din3 => hw_cos_val_8_i_V_9_2_fu_29879_p18,
        din4 => hw_cos_val_8_i_V_9_2_fu_29879_p18,
        din5 => hw_cos_val_8_i_V_9_2_fu_29879_p18,
        din6 => hw_cos_val_8_i_V_9_2_fu_29879_p18,
        din7 => hw_cos_val_8_i_V_9_2_fu_29879_p18,
        din8 => hw_cos_val_8_i_V_9_2_fu_29879_p18,
        din9 => sext_ln647_9_fu_30131_p1,
        din10 => hw_cos_val_8_i_V_9_2_fu_29879_p18,
        din11 => hw_cos_val_8_i_V_9_2_fu_29879_p18,
        din12 => hw_cos_val_8_i_V_9_2_fu_29879_p18,
        din13 => hw_cos_val_8_i_V_9_2_fu_29879_p18,
        din14 => hw_cos_val_8_i_V_9_2_fu_29879_p18,
        din15 => hw_cos_val_8_i_V_9_2_fu_29879_p18,
        din16 => cos_rom_sel_3_V_read_reg_42778_pp0_iter3_reg,
        dout => hw_cos_val_8_i_V_9_3_fu_30467_p18);

    get_trig_vals_mux_164_8_1_1_U107 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_10_2_fu_29915_p18,
        din1 => hw_cos_val_8_i_V_10_2_fu_29915_p18,
        din2 => hw_cos_val_8_i_V_10_2_fu_29915_p18,
        din3 => hw_cos_val_8_i_V_10_2_fu_29915_p18,
        din4 => hw_cos_val_8_i_V_10_2_fu_29915_p18,
        din5 => hw_cos_val_8_i_V_10_2_fu_29915_p18,
        din6 => hw_cos_val_8_i_V_10_2_fu_29915_p18,
        din7 => hw_cos_val_8_i_V_10_2_fu_29915_p18,
        din8 => hw_cos_val_8_i_V_10_2_fu_29915_p18,
        din9 => hw_cos_val_8_i_V_10_2_fu_29915_p18,
        din10 => sext_ln647_9_fu_30131_p1,
        din11 => hw_cos_val_8_i_V_10_2_fu_29915_p18,
        din12 => hw_cos_val_8_i_V_10_2_fu_29915_p18,
        din13 => hw_cos_val_8_i_V_10_2_fu_29915_p18,
        din14 => hw_cos_val_8_i_V_10_2_fu_29915_p18,
        din15 => hw_cos_val_8_i_V_10_2_fu_29915_p18,
        din16 => cos_rom_sel_3_V_read_reg_42778_pp0_iter3_reg,
        dout => hw_cos_val_8_i_V_10_3_fu_30504_p18);

    get_trig_vals_mux_164_8_1_1_U108 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_11_2_fu_29951_p18,
        din1 => hw_cos_val_8_i_V_11_2_fu_29951_p18,
        din2 => hw_cos_val_8_i_V_11_2_fu_29951_p18,
        din3 => hw_cos_val_8_i_V_11_2_fu_29951_p18,
        din4 => hw_cos_val_8_i_V_11_2_fu_29951_p18,
        din5 => hw_cos_val_8_i_V_11_2_fu_29951_p18,
        din6 => hw_cos_val_8_i_V_11_2_fu_29951_p18,
        din7 => hw_cos_val_8_i_V_11_2_fu_29951_p18,
        din8 => hw_cos_val_8_i_V_11_2_fu_29951_p18,
        din9 => hw_cos_val_8_i_V_11_2_fu_29951_p18,
        din10 => hw_cos_val_8_i_V_11_2_fu_29951_p18,
        din11 => sext_ln647_9_fu_30131_p1,
        din12 => hw_cos_val_8_i_V_11_2_fu_29951_p18,
        din13 => hw_cos_val_8_i_V_11_2_fu_29951_p18,
        din14 => hw_cos_val_8_i_V_11_2_fu_29951_p18,
        din15 => hw_cos_val_8_i_V_11_2_fu_29951_p18,
        din16 => cos_rom_sel_3_V_read_reg_42778_pp0_iter3_reg,
        dout => hw_cos_val_8_i_V_11_3_fu_30541_p18);

    get_trig_vals_mux_164_8_1_1_U109 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_12_2_fu_29987_p18,
        din1 => hw_cos_val_8_i_V_12_2_fu_29987_p18,
        din2 => hw_cos_val_8_i_V_12_2_fu_29987_p18,
        din3 => hw_cos_val_8_i_V_12_2_fu_29987_p18,
        din4 => hw_cos_val_8_i_V_12_2_fu_29987_p18,
        din5 => hw_cos_val_8_i_V_12_2_fu_29987_p18,
        din6 => hw_cos_val_8_i_V_12_2_fu_29987_p18,
        din7 => hw_cos_val_8_i_V_12_2_fu_29987_p18,
        din8 => hw_cos_val_8_i_V_12_2_fu_29987_p18,
        din9 => hw_cos_val_8_i_V_12_2_fu_29987_p18,
        din10 => hw_cos_val_8_i_V_12_2_fu_29987_p18,
        din11 => hw_cos_val_8_i_V_12_2_fu_29987_p18,
        din12 => sext_ln647_9_fu_30131_p1,
        din13 => hw_cos_val_8_i_V_12_2_fu_29987_p18,
        din14 => hw_cos_val_8_i_V_12_2_fu_29987_p18,
        din15 => hw_cos_val_8_i_V_12_2_fu_29987_p18,
        din16 => cos_rom_sel_3_V_read_reg_42778_pp0_iter3_reg,
        dout => hw_cos_val_8_i_V_12_3_fu_30578_p18);

    get_trig_vals_mux_164_8_1_1_U110 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_13_2_fu_30023_p18,
        din1 => hw_cos_val_8_i_V_13_2_fu_30023_p18,
        din2 => hw_cos_val_8_i_V_13_2_fu_30023_p18,
        din3 => hw_cos_val_8_i_V_13_2_fu_30023_p18,
        din4 => hw_cos_val_8_i_V_13_2_fu_30023_p18,
        din5 => hw_cos_val_8_i_V_13_2_fu_30023_p18,
        din6 => hw_cos_val_8_i_V_13_2_fu_30023_p18,
        din7 => hw_cos_val_8_i_V_13_2_fu_30023_p18,
        din8 => hw_cos_val_8_i_V_13_2_fu_30023_p18,
        din9 => hw_cos_val_8_i_V_13_2_fu_30023_p18,
        din10 => hw_cos_val_8_i_V_13_2_fu_30023_p18,
        din11 => hw_cos_val_8_i_V_13_2_fu_30023_p18,
        din12 => hw_cos_val_8_i_V_13_2_fu_30023_p18,
        din13 => sext_ln647_9_fu_30131_p1,
        din14 => hw_cos_val_8_i_V_13_2_fu_30023_p18,
        din15 => hw_cos_val_8_i_V_13_2_fu_30023_p18,
        din16 => cos_rom_sel_3_V_read_reg_42778_pp0_iter3_reg,
        dout => hw_cos_val_8_i_V_13_3_fu_30615_p18);

    get_trig_vals_mux_164_8_1_1_U111 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_14_2_fu_30059_p18,
        din1 => hw_cos_val_8_i_V_14_2_fu_30059_p18,
        din2 => hw_cos_val_8_i_V_14_2_fu_30059_p18,
        din3 => hw_cos_val_8_i_V_14_2_fu_30059_p18,
        din4 => hw_cos_val_8_i_V_14_2_fu_30059_p18,
        din5 => hw_cos_val_8_i_V_14_2_fu_30059_p18,
        din6 => hw_cos_val_8_i_V_14_2_fu_30059_p18,
        din7 => hw_cos_val_8_i_V_14_2_fu_30059_p18,
        din8 => hw_cos_val_8_i_V_14_2_fu_30059_p18,
        din9 => hw_cos_val_8_i_V_14_2_fu_30059_p18,
        din10 => hw_cos_val_8_i_V_14_2_fu_30059_p18,
        din11 => hw_cos_val_8_i_V_14_2_fu_30059_p18,
        din12 => hw_cos_val_8_i_V_14_2_fu_30059_p18,
        din13 => hw_cos_val_8_i_V_14_2_fu_30059_p18,
        din14 => sext_ln647_9_fu_30131_p1,
        din15 => hw_cos_val_8_i_V_14_2_fu_30059_p18,
        din16 => cos_rom_sel_3_V_read_reg_42778_pp0_iter3_reg,
        dout => hw_cos_val_8_i_V_14_3_fu_30652_p18);

    get_trig_vals_mux_164_8_1_1_U112 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_15_2_fu_30095_p18,
        din1 => hw_cos_val_8_i_V_15_2_fu_30095_p18,
        din2 => hw_cos_val_8_i_V_15_2_fu_30095_p18,
        din3 => hw_cos_val_8_i_V_15_2_fu_30095_p18,
        din4 => hw_cos_val_8_i_V_15_2_fu_30095_p18,
        din5 => hw_cos_val_8_i_V_15_2_fu_30095_p18,
        din6 => hw_cos_val_8_i_V_15_2_fu_30095_p18,
        din7 => hw_cos_val_8_i_V_15_2_fu_30095_p18,
        din8 => hw_cos_val_8_i_V_15_2_fu_30095_p18,
        din9 => hw_cos_val_8_i_V_15_2_fu_30095_p18,
        din10 => hw_cos_val_8_i_V_15_2_fu_30095_p18,
        din11 => hw_cos_val_8_i_V_15_2_fu_30095_p18,
        din12 => hw_cos_val_8_i_V_15_2_fu_30095_p18,
        din13 => hw_cos_val_8_i_V_15_2_fu_30095_p18,
        din14 => hw_cos_val_8_i_V_15_2_fu_30095_p18,
        din15 => sext_ln647_9_fu_30131_p1,
        din16 => cos_rom_sel_3_V_read_reg_42778_pp0_iter3_reg,
        dout => hw_cos_val_8_i_V_15_3_fu_30689_p18);

    get_trig_vals_mux_164_8_1_1_U113 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => trunc_ln647_10_reg_44614_pp0_iter3_reg,
        din1 => hw_cos_val_8_i_V_0_3_fu_30134_p18,
        din2 => hw_cos_val_8_i_V_0_3_fu_30134_p18,
        din3 => hw_cos_val_8_i_V_0_3_fu_30134_p18,
        din4 => hw_cos_val_8_i_V_0_3_fu_30134_p18,
        din5 => hw_cos_val_8_i_V_0_3_fu_30134_p18,
        din6 => hw_cos_val_8_i_V_0_3_fu_30134_p18,
        din7 => hw_cos_val_8_i_V_0_3_fu_30134_p18,
        din8 => hw_cos_val_8_i_V_0_3_fu_30134_p18,
        din9 => hw_cos_val_8_i_V_0_3_fu_30134_p18,
        din10 => hw_cos_val_8_i_V_0_3_fu_30134_p18,
        din11 => hw_cos_val_8_i_V_0_3_fu_30134_p18,
        din12 => hw_cos_val_8_i_V_0_3_fu_30134_p18,
        din13 => hw_cos_val_8_i_V_0_3_fu_30134_p18,
        din14 => hw_cos_val_8_i_V_0_3_fu_30134_p18,
        din15 => hw_cos_val_8_i_V_0_3_fu_30134_p18,
        din16 => cos_rom_sel_4_V_read_reg_42758_pp0_iter3_reg,
        dout => hw_cos_val_8_i_V_0_4_fu_30726_p18);

    get_trig_vals_mux_164_8_1_1_U114 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_1_3_fu_30171_p18,
        din1 => trunc_ln647_10_reg_44614_pp0_iter3_reg,
        din2 => hw_cos_val_8_i_V_1_3_fu_30171_p18,
        din3 => hw_cos_val_8_i_V_1_3_fu_30171_p18,
        din4 => hw_cos_val_8_i_V_1_3_fu_30171_p18,
        din5 => hw_cos_val_8_i_V_1_3_fu_30171_p18,
        din6 => hw_cos_val_8_i_V_1_3_fu_30171_p18,
        din7 => hw_cos_val_8_i_V_1_3_fu_30171_p18,
        din8 => hw_cos_val_8_i_V_1_3_fu_30171_p18,
        din9 => hw_cos_val_8_i_V_1_3_fu_30171_p18,
        din10 => hw_cos_val_8_i_V_1_3_fu_30171_p18,
        din11 => hw_cos_val_8_i_V_1_3_fu_30171_p18,
        din12 => hw_cos_val_8_i_V_1_3_fu_30171_p18,
        din13 => hw_cos_val_8_i_V_1_3_fu_30171_p18,
        din14 => hw_cos_val_8_i_V_1_3_fu_30171_p18,
        din15 => hw_cos_val_8_i_V_1_3_fu_30171_p18,
        din16 => cos_rom_sel_4_V_read_reg_42758_pp0_iter3_reg,
        dout => hw_cos_val_8_i_V_1_4_fu_30762_p18);

    get_trig_vals_mux_164_8_1_1_U115 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_2_3_fu_30208_p18,
        din1 => hw_cos_val_8_i_V_2_3_fu_30208_p18,
        din2 => trunc_ln647_10_reg_44614_pp0_iter3_reg,
        din3 => hw_cos_val_8_i_V_2_3_fu_30208_p18,
        din4 => hw_cos_val_8_i_V_2_3_fu_30208_p18,
        din5 => hw_cos_val_8_i_V_2_3_fu_30208_p18,
        din6 => hw_cos_val_8_i_V_2_3_fu_30208_p18,
        din7 => hw_cos_val_8_i_V_2_3_fu_30208_p18,
        din8 => hw_cos_val_8_i_V_2_3_fu_30208_p18,
        din9 => hw_cos_val_8_i_V_2_3_fu_30208_p18,
        din10 => hw_cos_val_8_i_V_2_3_fu_30208_p18,
        din11 => hw_cos_val_8_i_V_2_3_fu_30208_p18,
        din12 => hw_cos_val_8_i_V_2_3_fu_30208_p18,
        din13 => hw_cos_val_8_i_V_2_3_fu_30208_p18,
        din14 => hw_cos_val_8_i_V_2_3_fu_30208_p18,
        din15 => hw_cos_val_8_i_V_2_3_fu_30208_p18,
        din16 => cos_rom_sel_4_V_read_reg_42758_pp0_iter3_reg,
        dout => hw_cos_val_8_i_V_2_4_fu_30798_p18);

    get_trig_vals_mux_164_8_1_1_U116 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_3_3_fu_30245_p18,
        din1 => hw_cos_val_8_i_V_3_3_fu_30245_p18,
        din2 => hw_cos_val_8_i_V_3_3_fu_30245_p18,
        din3 => trunc_ln647_10_reg_44614_pp0_iter3_reg,
        din4 => hw_cos_val_8_i_V_3_3_fu_30245_p18,
        din5 => hw_cos_val_8_i_V_3_3_fu_30245_p18,
        din6 => hw_cos_val_8_i_V_3_3_fu_30245_p18,
        din7 => hw_cos_val_8_i_V_3_3_fu_30245_p18,
        din8 => hw_cos_val_8_i_V_3_3_fu_30245_p18,
        din9 => hw_cos_val_8_i_V_3_3_fu_30245_p18,
        din10 => hw_cos_val_8_i_V_3_3_fu_30245_p18,
        din11 => hw_cos_val_8_i_V_3_3_fu_30245_p18,
        din12 => hw_cos_val_8_i_V_3_3_fu_30245_p18,
        din13 => hw_cos_val_8_i_V_3_3_fu_30245_p18,
        din14 => hw_cos_val_8_i_V_3_3_fu_30245_p18,
        din15 => hw_cos_val_8_i_V_3_3_fu_30245_p18,
        din16 => cos_rom_sel_4_V_read_reg_42758_pp0_iter3_reg,
        dout => hw_cos_val_8_i_V_3_4_fu_30834_p18);

    get_trig_vals_mux_164_8_1_1_U117 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_4_3_fu_30282_p18,
        din1 => hw_cos_val_8_i_V_4_3_fu_30282_p18,
        din2 => hw_cos_val_8_i_V_4_3_fu_30282_p18,
        din3 => hw_cos_val_8_i_V_4_3_fu_30282_p18,
        din4 => trunc_ln647_10_reg_44614_pp0_iter3_reg,
        din5 => hw_cos_val_8_i_V_4_3_fu_30282_p18,
        din6 => hw_cos_val_8_i_V_4_3_fu_30282_p18,
        din7 => hw_cos_val_8_i_V_4_3_fu_30282_p18,
        din8 => hw_cos_val_8_i_V_4_3_fu_30282_p18,
        din9 => hw_cos_val_8_i_V_4_3_fu_30282_p18,
        din10 => hw_cos_val_8_i_V_4_3_fu_30282_p18,
        din11 => hw_cos_val_8_i_V_4_3_fu_30282_p18,
        din12 => hw_cos_val_8_i_V_4_3_fu_30282_p18,
        din13 => hw_cos_val_8_i_V_4_3_fu_30282_p18,
        din14 => hw_cos_val_8_i_V_4_3_fu_30282_p18,
        din15 => hw_cos_val_8_i_V_4_3_fu_30282_p18,
        din16 => cos_rom_sel_4_V_read_reg_42758_pp0_iter3_reg,
        dout => hw_cos_val_8_i_V_4_4_fu_30870_p18);

    get_trig_vals_mux_164_8_1_1_U118 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_5_3_fu_30319_p18,
        din1 => hw_cos_val_8_i_V_5_3_fu_30319_p18,
        din2 => hw_cos_val_8_i_V_5_3_fu_30319_p18,
        din3 => hw_cos_val_8_i_V_5_3_fu_30319_p18,
        din4 => hw_cos_val_8_i_V_5_3_fu_30319_p18,
        din5 => trunc_ln647_10_reg_44614_pp0_iter3_reg,
        din6 => hw_cos_val_8_i_V_5_3_fu_30319_p18,
        din7 => hw_cos_val_8_i_V_5_3_fu_30319_p18,
        din8 => hw_cos_val_8_i_V_5_3_fu_30319_p18,
        din9 => hw_cos_val_8_i_V_5_3_fu_30319_p18,
        din10 => hw_cos_val_8_i_V_5_3_fu_30319_p18,
        din11 => hw_cos_val_8_i_V_5_3_fu_30319_p18,
        din12 => hw_cos_val_8_i_V_5_3_fu_30319_p18,
        din13 => hw_cos_val_8_i_V_5_3_fu_30319_p18,
        din14 => hw_cos_val_8_i_V_5_3_fu_30319_p18,
        din15 => hw_cos_val_8_i_V_5_3_fu_30319_p18,
        din16 => cos_rom_sel_4_V_read_reg_42758_pp0_iter3_reg,
        dout => hw_cos_val_8_i_V_5_4_fu_30906_p18);

    get_trig_vals_mux_164_8_1_1_U119 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_6_3_fu_30356_p18,
        din1 => hw_cos_val_8_i_V_6_3_fu_30356_p18,
        din2 => hw_cos_val_8_i_V_6_3_fu_30356_p18,
        din3 => hw_cos_val_8_i_V_6_3_fu_30356_p18,
        din4 => hw_cos_val_8_i_V_6_3_fu_30356_p18,
        din5 => hw_cos_val_8_i_V_6_3_fu_30356_p18,
        din6 => trunc_ln647_10_reg_44614_pp0_iter3_reg,
        din7 => hw_cos_val_8_i_V_6_3_fu_30356_p18,
        din8 => hw_cos_val_8_i_V_6_3_fu_30356_p18,
        din9 => hw_cos_val_8_i_V_6_3_fu_30356_p18,
        din10 => hw_cos_val_8_i_V_6_3_fu_30356_p18,
        din11 => hw_cos_val_8_i_V_6_3_fu_30356_p18,
        din12 => hw_cos_val_8_i_V_6_3_fu_30356_p18,
        din13 => hw_cos_val_8_i_V_6_3_fu_30356_p18,
        din14 => hw_cos_val_8_i_V_6_3_fu_30356_p18,
        din15 => hw_cos_val_8_i_V_6_3_fu_30356_p18,
        din16 => cos_rom_sel_4_V_read_reg_42758_pp0_iter3_reg,
        dout => hw_cos_val_8_i_V_6_4_fu_30942_p18);

    get_trig_vals_mux_164_8_1_1_U120 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_7_3_fu_30393_p18,
        din1 => hw_cos_val_8_i_V_7_3_fu_30393_p18,
        din2 => hw_cos_val_8_i_V_7_3_fu_30393_p18,
        din3 => hw_cos_val_8_i_V_7_3_fu_30393_p18,
        din4 => hw_cos_val_8_i_V_7_3_fu_30393_p18,
        din5 => hw_cos_val_8_i_V_7_3_fu_30393_p18,
        din6 => hw_cos_val_8_i_V_7_3_fu_30393_p18,
        din7 => trunc_ln647_10_reg_44614_pp0_iter3_reg,
        din8 => hw_cos_val_8_i_V_7_3_fu_30393_p18,
        din9 => hw_cos_val_8_i_V_7_3_fu_30393_p18,
        din10 => hw_cos_val_8_i_V_7_3_fu_30393_p18,
        din11 => hw_cos_val_8_i_V_7_3_fu_30393_p18,
        din12 => hw_cos_val_8_i_V_7_3_fu_30393_p18,
        din13 => hw_cos_val_8_i_V_7_3_fu_30393_p18,
        din14 => hw_cos_val_8_i_V_7_3_fu_30393_p18,
        din15 => hw_cos_val_8_i_V_7_3_fu_30393_p18,
        din16 => cos_rom_sel_4_V_read_reg_42758_pp0_iter3_reg,
        dout => hw_cos_val_8_i_V_7_4_fu_30978_p18);

    get_trig_vals_mux_164_8_1_1_U121 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_8_3_fu_30430_p18,
        din1 => hw_cos_val_8_i_V_8_3_fu_30430_p18,
        din2 => hw_cos_val_8_i_V_8_3_fu_30430_p18,
        din3 => hw_cos_val_8_i_V_8_3_fu_30430_p18,
        din4 => hw_cos_val_8_i_V_8_3_fu_30430_p18,
        din5 => hw_cos_val_8_i_V_8_3_fu_30430_p18,
        din6 => hw_cos_val_8_i_V_8_3_fu_30430_p18,
        din7 => hw_cos_val_8_i_V_8_3_fu_30430_p18,
        din8 => trunc_ln647_10_reg_44614_pp0_iter3_reg,
        din9 => hw_cos_val_8_i_V_8_3_fu_30430_p18,
        din10 => hw_cos_val_8_i_V_8_3_fu_30430_p18,
        din11 => hw_cos_val_8_i_V_8_3_fu_30430_p18,
        din12 => hw_cos_val_8_i_V_8_3_fu_30430_p18,
        din13 => hw_cos_val_8_i_V_8_3_fu_30430_p18,
        din14 => hw_cos_val_8_i_V_8_3_fu_30430_p18,
        din15 => hw_cos_val_8_i_V_8_3_fu_30430_p18,
        din16 => cos_rom_sel_4_V_read_reg_42758_pp0_iter3_reg,
        dout => hw_cos_val_8_i_V_8_4_fu_31014_p18);

    get_trig_vals_mux_164_8_1_1_U122 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_9_3_fu_30467_p18,
        din1 => hw_cos_val_8_i_V_9_3_fu_30467_p18,
        din2 => hw_cos_val_8_i_V_9_3_fu_30467_p18,
        din3 => hw_cos_val_8_i_V_9_3_fu_30467_p18,
        din4 => hw_cos_val_8_i_V_9_3_fu_30467_p18,
        din5 => hw_cos_val_8_i_V_9_3_fu_30467_p18,
        din6 => hw_cos_val_8_i_V_9_3_fu_30467_p18,
        din7 => hw_cos_val_8_i_V_9_3_fu_30467_p18,
        din8 => hw_cos_val_8_i_V_9_3_fu_30467_p18,
        din9 => trunc_ln647_10_reg_44614_pp0_iter3_reg,
        din10 => hw_cos_val_8_i_V_9_3_fu_30467_p18,
        din11 => hw_cos_val_8_i_V_9_3_fu_30467_p18,
        din12 => hw_cos_val_8_i_V_9_3_fu_30467_p18,
        din13 => hw_cos_val_8_i_V_9_3_fu_30467_p18,
        din14 => hw_cos_val_8_i_V_9_3_fu_30467_p18,
        din15 => hw_cos_val_8_i_V_9_3_fu_30467_p18,
        din16 => cos_rom_sel_4_V_read_reg_42758_pp0_iter3_reg,
        dout => hw_cos_val_8_i_V_9_4_fu_31050_p18);

    get_trig_vals_mux_164_8_1_1_U123 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_10_3_fu_30504_p18,
        din1 => hw_cos_val_8_i_V_10_3_fu_30504_p18,
        din2 => hw_cos_val_8_i_V_10_3_fu_30504_p18,
        din3 => hw_cos_val_8_i_V_10_3_fu_30504_p18,
        din4 => hw_cos_val_8_i_V_10_3_fu_30504_p18,
        din5 => hw_cos_val_8_i_V_10_3_fu_30504_p18,
        din6 => hw_cos_val_8_i_V_10_3_fu_30504_p18,
        din7 => hw_cos_val_8_i_V_10_3_fu_30504_p18,
        din8 => hw_cos_val_8_i_V_10_3_fu_30504_p18,
        din9 => hw_cos_val_8_i_V_10_3_fu_30504_p18,
        din10 => trunc_ln647_10_reg_44614_pp0_iter3_reg,
        din11 => hw_cos_val_8_i_V_10_3_fu_30504_p18,
        din12 => hw_cos_val_8_i_V_10_3_fu_30504_p18,
        din13 => hw_cos_val_8_i_V_10_3_fu_30504_p18,
        din14 => hw_cos_val_8_i_V_10_3_fu_30504_p18,
        din15 => hw_cos_val_8_i_V_10_3_fu_30504_p18,
        din16 => cos_rom_sel_4_V_read_reg_42758_pp0_iter3_reg,
        dout => hw_cos_val_8_i_V_10_4_fu_31086_p18);

    get_trig_vals_mux_164_8_1_1_U124 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_11_3_fu_30541_p18,
        din1 => hw_cos_val_8_i_V_11_3_fu_30541_p18,
        din2 => hw_cos_val_8_i_V_11_3_fu_30541_p18,
        din3 => hw_cos_val_8_i_V_11_3_fu_30541_p18,
        din4 => hw_cos_val_8_i_V_11_3_fu_30541_p18,
        din5 => hw_cos_val_8_i_V_11_3_fu_30541_p18,
        din6 => hw_cos_val_8_i_V_11_3_fu_30541_p18,
        din7 => hw_cos_val_8_i_V_11_3_fu_30541_p18,
        din8 => hw_cos_val_8_i_V_11_3_fu_30541_p18,
        din9 => hw_cos_val_8_i_V_11_3_fu_30541_p18,
        din10 => hw_cos_val_8_i_V_11_3_fu_30541_p18,
        din11 => trunc_ln647_10_reg_44614_pp0_iter3_reg,
        din12 => hw_cos_val_8_i_V_11_3_fu_30541_p18,
        din13 => hw_cos_val_8_i_V_11_3_fu_30541_p18,
        din14 => hw_cos_val_8_i_V_11_3_fu_30541_p18,
        din15 => hw_cos_val_8_i_V_11_3_fu_30541_p18,
        din16 => cos_rom_sel_4_V_read_reg_42758_pp0_iter3_reg,
        dout => hw_cos_val_8_i_V_11_4_fu_31122_p18);

    get_trig_vals_mux_164_8_1_1_U125 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_12_3_fu_30578_p18,
        din1 => hw_cos_val_8_i_V_12_3_fu_30578_p18,
        din2 => hw_cos_val_8_i_V_12_3_fu_30578_p18,
        din3 => hw_cos_val_8_i_V_12_3_fu_30578_p18,
        din4 => hw_cos_val_8_i_V_12_3_fu_30578_p18,
        din5 => hw_cos_val_8_i_V_12_3_fu_30578_p18,
        din6 => hw_cos_val_8_i_V_12_3_fu_30578_p18,
        din7 => hw_cos_val_8_i_V_12_3_fu_30578_p18,
        din8 => hw_cos_val_8_i_V_12_3_fu_30578_p18,
        din9 => hw_cos_val_8_i_V_12_3_fu_30578_p18,
        din10 => hw_cos_val_8_i_V_12_3_fu_30578_p18,
        din11 => hw_cos_val_8_i_V_12_3_fu_30578_p18,
        din12 => trunc_ln647_10_reg_44614_pp0_iter3_reg,
        din13 => hw_cos_val_8_i_V_12_3_fu_30578_p18,
        din14 => hw_cos_val_8_i_V_12_3_fu_30578_p18,
        din15 => hw_cos_val_8_i_V_12_3_fu_30578_p18,
        din16 => cos_rom_sel_4_V_read_reg_42758_pp0_iter3_reg,
        dout => hw_cos_val_8_i_V_12_4_fu_31158_p18);

    get_trig_vals_mux_164_8_1_1_U126 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_13_3_fu_30615_p18,
        din1 => hw_cos_val_8_i_V_13_3_fu_30615_p18,
        din2 => hw_cos_val_8_i_V_13_3_fu_30615_p18,
        din3 => hw_cos_val_8_i_V_13_3_fu_30615_p18,
        din4 => hw_cos_val_8_i_V_13_3_fu_30615_p18,
        din5 => hw_cos_val_8_i_V_13_3_fu_30615_p18,
        din6 => hw_cos_val_8_i_V_13_3_fu_30615_p18,
        din7 => hw_cos_val_8_i_V_13_3_fu_30615_p18,
        din8 => hw_cos_val_8_i_V_13_3_fu_30615_p18,
        din9 => hw_cos_val_8_i_V_13_3_fu_30615_p18,
        din10 => hw_cos_val_8_i_V_13_3_fu_30615_p18,
        din11 => hw_cos_val_8_i_V_13_3_fu_30615_p18,
        din12 => hw_cos_val_8_i_V_13_3_fu_30615_p18,
        din13 => trunc_ln647_10_reg_44614_pp0_iter3_reg,
        din14 => hw_cos_val_8_i_V_13_3_fu_30615_p18,
        din15 => hw_cos_val_8_i_V_13_3_fu_30615_p18,
        din16 => cos_rom_sel_4_V_read_reg_42758_pp0_iter3_reg,
        dout => hw_cos_val_8_i_V_13_4_fu_31194_p18);

    get_trig_vals_mux_164_8_1_1_U127 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_14_3_fu_30652_p18,
        din1 => hw_cos_val_8_i_V_14_3_fu_30652_p18,
        din2 => hw_cos_val_8_i_V_14_3_fu_30652_p18,
        din3 => hw_cos_val_8_i_V_14_3_fu_30652_p18,
        din4 => hw_cos_val_8_i_V_14_3_fu_30652_p18,
        din5 => hw_cos_val_8_i_V_14_3_fu_30652_p18,
        din6 => hw_cos_val_8_i_V_14_3_fu_30652_p18,
        din7 => hw_cos_val_8_i_V_14_3_fu_30652_p18,
        din8 => hw_cos_val_8_i_V_14_3_fu_30652_p18,
        din9 => hw_cos_val_8_i_V_14_3_fu_30652_p18,
        din10 => hw_cos_val_8_i_V_14_3_fu_30652_p18,
        din11 => hw_cos_val_8_i_V_14_3_fu_30652_p18,
        din12 => hw_cos_val_8_i_V_14_3_fu_30652_p18,
        din13 => hw_cos_val_8_i_V_14_3_fu_30652_p18,
        din14 => trunc_ln647_10_reg_44614_pp0_iter3_reg,
        din15 => hw_cos_val_8_i_V_14_3_fu_30652_p18,
        din16 => cos_rom_sel_4_V_read_reg_42758_pp0_iter3_reg,
        dout => hw_cos_val_8_i_V_14_4_fu_31230_p18);

    get_trig_vals_mux_164_8_1_1_U128 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_15_3_fu_30689_p18,
        din1 => hw_cos_val_8_i_V_15_3_fu_30689_p18,
        din2 => hw_cos_val_8_i_V_15_3_fu_30689_p18,
        din3 => hw_cos_val_8_i_V_15_3_fu_30689_p18,
        din4 => hw_cos_val_8_i_V_15_3_fu_30689_p18,
        din5 => hw_cos_val_8_i_V_15_3_fu_30689_p18,
        din6 => hw_cos_val_8_i_V_15_3_fu_30689_p18,
        din7 => hw_cos_val_8_i_V_15_3_fu_30689_p18,
        din8 => hw_cos_val_8_i_V_15_3_fu_30689_p18,
        din9 => hw_cos_val_8_i_V_15_3_fu_30689_p18,
        din10 => hw_cos_val_8_i_V_15_3_fu_30689_p18,
        din11 => hw_cos_val_8_i_V_15_3_fu_30689_p18,
        din12 => hw_cos_val_8_i_V_15_3_fu_30689_p18,
        din13 => hw_cos_val_8_i_V_15_3_fu_30689_p18,
        din14 => hw_cos_val_8_i_V_15_3_fu_30689_p18,
        din15 => trunc_ln647_10_reg_44614_pp0_iter3_reg,
        din16 => cos_rom_sel_4_V_read_reg_42758_pp0_iter3_reg,
        dout => hw_cos_val_8_i_V_15_4_fu_31266_p18);

    get_trig_vals_mux_164_8_1_1_U129 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => sext_ln647_2_fu_31326_p1,
        din1 => hw_sin_val_8_i_V_0_4_reg_44869,
        din2 => hw_sin_val_8_i_V_0_4_reg_44869,
        din3 => hw_sin_val_8_i_V_0_4_reg_44869,
        din4 => hw_sin_val_8_i_V_0_4_reg_44869,
        din5 => hw_sin_val_8_i_V_0_4_reg_44869,
        din6 => hw_sin_val_8_i_V_0_4_reg_44869,
        din7 => hw_sin_val_8_i_V_0_4_reg_44869,
        din8 => hw_sin_val_8_i_V_0_4_reg_44869,
        din9 => hw_sin_val_8_i_V_0_4_reg_44869,
        din10 => hw_sin_val_8_i_V_0_4_reg_44869,
        din11 => hw_sin_val_8_i_V_0_4_reg_44869,
        din12 => hw_sin_val_8_i_V_0_4_reg_44869,
        din13 => hw_sin_val_8_i_V_0_4_reg_44869,
        din14 => hw_sin_val_8_i_V_0_4_reg_44869,
        din15 => hw_sin_val_8_i_V_0_4_reg_44869,
        din16 => sin_rom_sel_5_V_read_reg_43103_pp0_iter4_reg,
        dout => hw_sin_val_8_i_V_0_5_fu_31329_p18);

    get_trig_vals_mux_164_8_1_1_U130 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_1_4_reg_44888,
        din1 => sext_ln647_2_fu_31326_p1,
        din2 => hw_sin_val_8_i_V_1_4_reg_44888,
        din3 => hw_sin_val_8_i_V_1_4_reg_44888,
        din4 => hw_sin_val_8_i_V_1_4_reg_44888,
        din5 => hw_sin_val_8_i_V_1_4_reg_44888,
        din6 => hw_sin_val_8_i_V_1_4_reg_44888,
        din7 => hw_sin_val_8_i_V_1_4_reg_44888,
        din8 => hw_sin_val_8_i_V_1_4_reg_44888,
        din9 => hw_sin_val_8_i_V_1_4_reg_44888,
        din10 => hw_sin_val_8_i_V_1_4_reg_44888,
        din11 => hw_sin_val_8_i_V_1_4_reg_44888,
        din12 => hw_sin_val_8_i_V_1_4_reg_44888,
        din13 => hw_sin_val_8_i_V_1_4_reg_44888,
        din14 => hw_sin_val_8_i_V_1_4_reg_44888,
        din15 => hw_sin_val_8_i_V_1_4_reg_44888,
        din16 => sin_rom_sel_5_V_read_reg_43103_pp0_iter4_reg,
        dout => hw_sin_val_8_i_V_1_5_fu_31351_p18);

    get_trig_vals_mux_164_8_1_1_U131 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_2_4_reg_44907,
        din1 => hw_sin_val_8_i_V_2_4_reg_44907,
        din2 => sext_ln647_2_fu_31326_p1,
        din3 => hw_sin_val_8_i_V_2_4_reg_44907,
        din4 => hw_sin_val_8_i_V_2_4_reg_44907,
        din5 => hw_sin_val_8_i_V_2_4_reg_44907,
        din6 => hw_sin_val_8_i_V_2_4_reg_44907,
        din7 => hw_sin_val_8_i_V_2_4_reg_44907,
        din8 => hw_sin_val_8_i_V_2_4_reg_44907,
        din9 => hw_sin_val_8_i_V_2_4_reg_44907,
        din10 => hw_sin_val_8_i_V_2_4_reg_44907,
        din11 => hw_sin_val_8_i_V_2_4_reg_44907,
        din12 => hw_sin_val_8_i_V_2_4_reg_44907,
        din13 => hw_sin_val_8_i_V_2_4_reg_44907,
        din14 => hw_sin_val_8_i_V_2_4_reg_44907,
        din15 => hw_sin_val_8_i_V_2_4_reg_44907,
        din16 => sin_rom_sel_5_V_read_reg_43103_pp0_iter4_reg,
        dout => hw_sin_val_8_i_V_2_5_fu_31373_p18);

    get_trig_vals_mux_164_8_1_1_U132 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_3_4_reg_44926,
        din1 => hw_sin_val_8_i_V_3_4_reg_44926,
        din2 => hw_sin_val_8_i_V_3_4_reg_44926,
        din3 => sext_ln647_2_fu_31326_p1,
        din4 => hw_sin_val_8_i_V_3_4_reg_44926,
        din5 => hw_sin_val_8_i_V_3_4_reg_44926,
        din6 => hw_sin_val_8_i_V_3_4_reg_44926,
        din7 => hw_sin_val_8_i_V_3_4_reg_44926,
        din8 => hw_sin_val_8_i_V_3_4_reg_44926,
        din9 => hw_sin_val_8_i_V_3_4_reg_44926,
        din10 => hw_sin_val_8_i_V_3_4_reg_44926,
        din11 => hw_sin_val_8_i_V_3_4_reg_44926,
        din12 => hw_sin_val_8_i_V_3_4_reg_44926,
        din13 => hw_sin_val_8_i_V_3_4_reg_44926,
        din14 => hw_sin_val_8_i_V_3_4_reg_44926,
        din15 => hw_sin_val_8_i_V_3_4_reg_44926,
        din16 => sin_rom_sel_5_V_read_reg_43103_pp0_iter4_reg,
        dout => hw_sin_val_8_i_V_3_5_fu_31395_p18);

    get_trig_vals_mux_164_8_1_1_U133 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_4_4_reg_44945,
        din1 => hw_sin_val_8_i_V_4_4_reg_44945,
        din2 => hw_sin_val_8_i_V_4_4_reg_44945,
        din3 => hw_sin_val_8_i_V_4_4_reg_44945,
        din4 => sext_ln647_2_fu_31326_p1,
        din5 => hw_sin_val_8_i_V_4_4_reg_44945,
        din6 => hw_sin_val_8_i_V_4_4_reg_44945,
        din7 => hw_sin_val_8_i_V_4_4_reg_44945,
        din8 => hw_sin_val_8_i_V_4_4_reg_44945,
        din9 => hw_sin_val_8_i_V_4_4_reg_44945,
        din10 => hw_sin_val_8_i_V_4_4_reg_44945,
        din11 => hw_sin_val_8_i_V_4_4_reg_44945,
        din12 => hw_sin_val_8_i_V_4_4_reg_44945,
        din13 => hw_sin_val_8_i_V_4_4_reg_44945,
        din14 => hw_sin_val_8_i_V_4_4_reg_44945,
        din15 => hw_sin_val_8_i_V_4_4_reg_44945,
        din16 => sin_rom_sel_5_V_read_reg_43103_pp0_iter4_reg,
        dout => hw_sin_val_8_i_V_4_5_fu_31417_p18);

    get_trig_vals_mux_164_8_1_1_U134 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_5_4_reg_44964,
        din1 => hw_sin_val_8_i_V_5_4_reg_44964,
        din2 => hw_sin_val_8_i_V_5_4_reg_44964,
        din3 => hw_sin_val_8_i_V_5_4_reg_44964,
        din4 => hw_sin_val_8_i_V_5_4_reg_44964,
        din5 => sext_ln647_2_fu_31326_p1,
        din6 => hw_sin_val_8_i_V_5_4_reg_44964,
        din7 => hw_sin_val_8_i_V_5_4_reg_44964,
        din8 => hw_sin_val_8_i_V_5_4_reg_44964,
        din9 => hw_sin_val_8_i_V_5_4_reg_44964,
        din10 => hw_sin_val_8_i_V_5_4_reg_44964,
        din11 => hw_sin_val_8_i_V_5_4_reg_44964,
        din12 => hw_sin_val_8_i_V_5_4_reg_44964,
        din13 => hw_sin_val_8_i_V_5_4_reg_44964,
        din14 => hw_sin_val_8_i_V_5_4_reg_44964,
        din15 => hw_sin_val_8_i_V_5_4_reg_44964,
        din16 => sin_rom_sel_5_V_read_reg_43103_pp0_iter4_reg,
        dout => hw_sin_val_8_i_V_5_5_fu_31439_p18);

    get_trig_vals_mux_164_8_1_1_U135 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_6_4_reg_44983,
        din1 => hw_sin_val_8_i_V_6_4_reg_44983,
        din2 => hw_sin_val_8_i_V_6_4_reg_44983,
        din3 => hw_sin_val_8_i_V_6_4_reg_44983,
        din4 => hw_sin_val_8_i_V_6_4_reg_44983,
        din5 => hw_sin_val_8_i_V_6_4_reg_44983,
        din6 => sext_ln647_2_fu_31326_p1,
        din7 => hw_sin_val_8_i_V_6_4_reg_44983,
        din8 => hw_sin_val_8_i_V_6_4_reg_44983,
        din9 => hw_sin_val_8_i_V_6_4_reg_44983,
        din10 => hw_sin_val_8_i_V_6_4_reg_44983,
        din11 => hw_sin_val_8_i_V_6_4_reg_44983,
        din12 => hw_sin_val_8_i_V_6_4_reg_44983,
        din13 => hw_sin_val_8_i_V_6_4_reg_44983,
        din14 => hw_sin_val_8_i_V_6_4_reg_44983,
        din15 => hw_sin_val_8_i_V_6_4_reg_44983,
        din16 => sin_rom_sel_5_V_read_reg_43103_pp0_iter4_reg,
        dout => hw_sin_val_8_i_V_6_5_fu_31461_p18);

    get_trig_vals_mux_164_8_1_1_U136 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_7_4_reg_45002,
        din1 => hw_sin_val_8_i_V_7_4_reg_45002,
        din2 => hw_sin_val_8_i_V_7_4_reg_45002,
        din3 => hw_sin_val_8_i_V_7_4_reg_45002,
        din4 => hw_sin_val_8_i_V_7_4_reg_45002,
        din5 => hw_sin_val_8_i_V_7_4_reg_45002,
        din6 => hw_sin_val_8_i_V_7_4_reg_45002,
        din7 => sext_ln647_2_fu_31326_p1,
        din8 => hw_sin_val_8_i_V_7_4_reg_45002,
        din9 => hw_sin_val_8_i_V_7_4_reg_45002,
        din10 => hw_sin_val_8_i_V_7_4_reg_45002,
        din11 => hw_sin_val_8_i_V_7_4_reg_45002,
        din12 => hw_sin_val_8_i_V_7_4_reg_45002,
        din13 => hw_sin_val_8_i_V_7_4_reg_45002,
        din14 => hw_sin_val_8_i_V_7_4_reg_45002,
        din15 => hw_sin_val_8_i_V_7_4_reg_45002,
        din16 => sin_rom_sel_5_V_read_reg_43103_pp0_iter4_reg,
        dout => hw_sin_val_8_i_V_7_5_fu_31483_p18);

    get_trig_vals_mux_164_8_1_1_U137 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_8_4_reg_45021,
        din1 => hw_sin_val_8_i_V_8_4_reg_45021,
        din2 => hw_sin_val_8_i_V_8_4_reg_45021,
        din3 => hw_sin_val_8_i_V_8_4_reg_45021,
        din4 => hw_sin_val_8_i_V_8_4_reg_45021,
        din5 => hw_sin_val_8_i_V_8_4_reg_45021,
        din6 => hw_sin_val_8_i_V_8_4_reg_45021,
        din7 => hw_sin_val_8_i_V_8_4_reg_45021,
        din8 => sext_ln647_2_fu_31326_p1,
        din9 => hw_sin_val_8_i_V_8_4_reg_45021,
        din10 => hw_sin_val_8_i_V_8_4_reg_45021,
        din11 => hw_sin_val_8_i_V_8_4_reg_45021,
        din12 => hw_sin_val_8_i_V_8_4_reg_45021,
        din13 => hw_sin_val_8_i_V_8_4_reg_45021,
        din14 => hw_sin_val_8_i_V_8_4_reg_45021,
        din15 => hw_sin_val_8_i_V_8_4_reg_45021,
        din16 => sin_rom_sel_5_V_read_reg_43103_pp0_iter4_reg,
        dout => hw_sin_val_8_i_V_8_5_fu_31505_p18);

    get_trig_vals_mux_164_8_1_1_U138 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_9_4_reg_45040,
        din1 => hw_sin_val_8_i_V_9_4_reg_45040,
        din2 => hw_sin_val_8_i_V_9_4_reg_45040,
        din3 => hw_sin_val_8_i_V_9_4_reg_45040,
        din4 => hw_sin_val_8_i_V_9_4_reg_45040,
        din5 => hw_sin_val_8_i_V_9_4_reg_45040,
        din6 => hw_sin_val_8_i_V_9_4_reg_45040,
        din7 => hw_sin_val_8_i_V_9_4_reg_45040,
        din8 => hw_sin_val_8_i_V_9_4_reg_45040,
        din9 => sext_ln647_2_fu_31326_p1,
        din10 => hw_sin_val_8_i_V_9_4_reg_45040,
        din11 => hw_sin_val_8_i_V_9_4_reg_45040,
        din12 => hw_sin_val_8_i_V_9_4_reg_45040,
        din13 => hw_sin_val_8_i_V_9_4_reg_45040,
        din14 => hw_sin_val_8_i_V_9_4_reg_45040,
        din15 => hw_sin_val_8_i_V_9_4_reg_45040,
        din16 => sin_rom_sel_5_V_read_reg_43103_pp0_iter4_reg,
        dout => hw_sin_val_8_i_V_9_5_fu_31527_p18);

    get_trig_vals_mux_164_8_1_1_U139 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_10_4_reg_45059,
        din1 => hw_sin_val_8_i_V_10_4_reg_45059,
        din2 => hw_sin_val_8_i_V_10_4_reg_45059,
        din3 => hw_sin_val_8_i_V_10_4_reg_45059,
        din4 => hw_sin_val_8_i_V_10_4_reg_45059,
        din5 => hw_sin_val_8_i_V_10_4_reg_45059,
        din6 => hw_sin_val_8_i_V_10_4_reg_45059,
        din7 => hw_sin_val_8_i_V_10_4_reg_45059,
        din8 => hw_sin_val_8_i_V_10_4_reg_45059,
        din9 => hw_sin_val_8_i_V_10_4_reg_45059,
        din10 => sext_ln647_2_fu_31326_p1,
        din11 => hw_sin_val_8_i_V_10_4_reg_45059,
        din12 => hw_sin_val_8_i_V_10_4_reg_45059,
        din13 => hw_sin_val_8_i_V_10_4_reg_45059,
        din14 => hw_sin_val_8_i_V_10_4_reg_45059,
        din15 => hw_sin_val_8_i_V_10_4_reg_45059,
        din16 => sin_rom_sel_5_V_read_reg_43103_pp0_iter4_reg,
        dout => hw_sin_val_8_i_V_10_5_fu_31549_p18);

    get_trig_vals_mux_164_8_1_1_U140 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_11_4_reg_45078,
        din1 => hw_sin_val_8_i_V_11_4_reg_45078,
        din2 => hw_sin_val_8_i_V_11_4_reg_45078,
        din3 => hw_sin_val_8_i_V_11_4_reg_45078,
        din4 => hw_sin_val_8_i_V_11_4_reg_45078,
        din5 => hw_sin_val_8_i_V_11_4_reg_45078,
        din6 => hw_sin_val_8_i_V_11_4_reg_45078,
        din7 => hw_sin_val_8_i_V_11_4_reg_45078,
        din8 => hw_sin_val_8_i_V_11_4_reg_45078,
        din9 => hw_sin_val_8_i_V_11_4_reg_45078,
        din10 => hw_sin_val_8_i_V_11_4_reg_45078,
        din11 => sext_ln647_2_fu_31326_p1,
        din12 => hw_sin_val_8_i_V_11_4_reg_45078,
        din13 => hw_sin_val_8_i_V_11_4_reg_45078,
        din14 => hw_sin_val_8_i_V_11_4_reg_45078,
        din15 => hw_sin_val_8_i_V_11_4_reg_45078,
        din16 => sin_rom_sel_5_V_read_reg_43103_pp0_iter4_reg,
        dout => hw_sin_val_8_i_V_11_5_fu_31571_p18);

    get_trig_vals_mux_164_8_1_1_U141 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_12_4_reg_45097,
        din1 => hw_sin_val_8_i_V_12_4_reg_45097,
        din2 => hw_sin_val_8_i_V_12_4_reg_45097,
        din3 => hw_sin_val_8_i_V_12_4_reg_45097,
        din4 => hw_sin_val_8_i_V_12_4_reg_45097,
        din5 => hw_sin_val_8_i_V_12_4_reg_45097,
        din6 => hw_sin_val_8_i_V_12_4_reg_45097,
        din7 => hw_sin_val_8_i_V_12_4_reg_45097,
        din8 => hw_sin_val_8_i_V_12_4_reg_45097,
        din9 => hw_sin_val_8_i_V_12_4_reg_45097,
        din10 => hw_sin_val_8_i_V_12_4_reg_45097,
        din11 => hw_sin_val_8_i_V_12_4_reg_45097,
        din12 => sext_ln647_2_fu_31326_p1,
        din13 => hw_sin_val_8_i_V_12_4_reg_45097,
        din14 => hw_sin_val_8_i_V_12_4_reg_45097,
        din15 => hw_sin_val_8_i_V_12_4_reg_45097,
        din16 => sin_rom_sel_5_V_read_reg_43103_pp0_iter4_reg,
        dout => hw_sin_val_8_i_V_12_5_fu_31593_p18);

    get_trig_vals_mux_164_8_1_1_U142 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_13_4_reg_45116,
        din1 => hw_sin_val_8_i_V_13_4_reg_45116,
        din2 => hw_sin_val_8_i_V_13_4_reg_45116,
        din3 => hw_sin_val_8_i_V_13_4_reg_45116,
        din4 => hw_sin_val_8_i_V_13_4_reg_45116,
        din5 => hw_sin_val_8_i_V_13_4_reg_45116,
        din6 => hw_sin_val_8_i_V_13_4_reg_45116,
        din7 => hw_sin_val_8_i_V_13_4_reg_45116,
        din8 => hw_sin_val_8_i_V_13_4_reg_45116,
        din9 => hw_sin_val_8_i_V_13_4_reg_45116,
        din10 => hw_sin_val_8_i_V_13_4_reg_45116,
        din11 => hw_sin_val_8_i_V_13_4_reg_45116,
        din12 => hw_sin_val_8_i_V_13_4_reg_45116,
        din13 => sext_ln647_2_fu_31326_p1,
        din14 => hw_sin_val_8_i_V_13_4_reg_45116,
        din15 => hw_sin_val_8_i_V_13_4_reg_45116,
        din16 => sin_rom_sel_5_V_read_reg_43103_pp0_iter4_reg,
        dout => hw_sin_val_8_i_V_13_5_fu_31615_p18);

    get_trig_vals_mux_164_8_1_1_U143 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_14_4_reg_45135,
        din1 => hw_sin_val_8_i_V_14_4_reg_45135,
        din2 => hw_sin_val_8_i_V_14_4_reg_45135,
        din3 => hw_sin_val_8_i_V_14_4_reg_45135,
        din4 => hw_sin_val_8_i_V_14_4_reg_45135,
        din5 => hw_sin_val_8_i_V_14_4_reg_45135,
        din6 => hw_sin_val_8_i_V_14_4_reg_45135,
        din7 => hw_sin_val_8_i_V_14_4_reg_45135,
        din8 => hw_sin_val_8_i_V_14_4_reg_45135,
        din9 => hw_sin_val_8_i_V_14_4_reg_45135,
        din10 => hw_sin_val_8_i_V_14_4_reg_45135,
        din11 => hw_sin_val_8_i_V_14_4_reg_45135,
        din12 => hw_sin_val_8_i_V_14_4_reg_45135,
        din13 => hw_sin_val_8_i_V_14_4_reg_45135,
        din14 => sext_ln647_2_fu_31326_p1,
        din15 => hw_sin_val_8_i_V_14_4_reg_45135,
        din16 => sin_rom_sel_5_V_read_reg_43103_pp0_iter4_reg,
        dout => hw_sin_val_8_i_V_14_5_fu_31637_p18);

    get_trig_vals_mux_164_8_1_1_U144 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_15_4_reg_45154,
        din1 => hw_sin_val_8_i_V_15_4_reg_45154,
        din2 => hw_sin_val_8_i_V_15_4_reg_45154,
        din3 => hw_sin_val_8_i_V_15_4_reg_45154,
        din4 => hw_sin_val_8_i_V_15_4_reg_45154,
        din5 => hw_sin_val_8_i_V_15_4_reg_45154,
        din6 => hw_sin_val_8_i_V_15_4_reg_45154,
        din7 => hw_sin_val_8_i_V_15_4_reg_45154,
        din8 => hw_sin_val_8_i_V_15_4_reg_45154,
        din9 => hw_sin_val_8_i_V_15_4_reg_45154,
        din10 => hw_sin_val_8_i_V_15_4_reg_45154,
        din11 => hw_sin_val_8_i_V_15_4_reg_45154,
        din12 => hw_sin_val_8_i_V_15_4_reg_45154,
        din13 => hw_sin_val_8_i_V_15_4_reg_45154,
        din14 => hw_sin_val_8_i_V_15_4_reg_45154,
        din15 => sext_ln647_2_fu_31326_p1,
        din16 => sin_rom_sel_5_V_read_reg_43103_pp0_iter4_reg,
        dout => hw_sin_val_8_i_V_15_5_fu_31659_p18);

    get_trig_vals_mux_164_8_1_1_U145 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => trunc_ln647_3_reg_44699_pp0_iter4_reg,
        din1 => hw_sin_val_8_i_V_0_5_fu_31329_p18,
        din2 => hw_sin_val_8_i_V_0_5_fu_31329_p18,
        din3 => hw_sin_val_8_i_V_0_5_fu_31329_p18,
        din4 => hw_sin_val_8_i_V_0_5_fu_31329_p18,
        din5 => hw_sin_val_8_i_V_0_5_fu_31329_p18,
        din6 => hw_sin_val_8_i_V_0_5_fu_31329_p18,
        din7 => hw_sin_val_8_i_V_0_5_fu_31329_p18,
        din8 => hw_sin_val_8_i_V_0_5_fu_31329_p18,
        din9 => hw_sin_val_8_i_V_0_5_fu_31329_p18,
        din10 => hw_sin_val_8_i_V_0_5_fu_31329_p18,
        din11 => hw_sin_val_8_i_V_0_5_fu_31329_p18,
        din12 => hw_sin_val_8_i_V_0_5_fu_31329_p18,
        din13 => hw_sin_val_8_i_V_0_5_fu_31329_p18,
        din14 => hw_sin_val_8_i_V_0_5_fu_31329_p18,
        din15 => hw_sin_val_8_i_V_0_5_fu_31329_p18,
        din16 => sin_rom_sel_6_V_read_reg_43083_pp0_iter4_reg,
        dout => hw_sin_val_8_i_V_0_6_fu_31681_p18);

    get_trig_vals_mux_164_8_1_1_U146 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_1_5_fu_31351_p18,
        din1 => trunc_ln647_3_reg_44699_pp0_iter4_reg,
        din2 => hw_sin_val_8_i_V_1_5_fu_31351_p18,
        din3 => hw_sin_val_8_i_V_1_5_fu_31351_p18,
        din4 => hw_sin_val_8_i_V_1_5_fu_31351_p18,
        din5 => hw_sin_val_8_i_V_1_5_fu_31351_p18,
        din6 => hw_sin_val_8_i_V_1_5_fu_31351_p18,
        din7 => hw_sin_val_8_i_V_1_5_fu_31351_p18,
        din8 => hw_sin_val_8_i_V_1_5_fu_31351_p18,
        din9 => hw_sin_val_8_i_V_1_5_fu_31351_p18,
        din10 => hw_sin_val_8_i_V_1_5_fu_31351_p18,
        din11 => hw_sin_val_8_i_V_1_5_fu_31351_p18,
        din12 => hw_sin_val_8_i_V_1_5_fu_31351_p18,
        din13 => hw_sin_val_8_i_V_1_5_fu_31351_p18,
        din14 => hw_sin_val_8_i_V_1_5_fu_31351_p18,
        din15 => hw_sin_val_8_i_V_1_5_fu_31351_p18,
        din16 => sin_rom_sel_6_V_read_reg_43083_pp0_iter4_reg,
        dout => hw_sin_val_8_i_V_1_6_fu_31717_p18);

    get_trig_vals_mux_164_8_1_1_U147 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_2_5_fu_31373_p18,
        din1 => hw_sin_val_8_i_V_2_5_fu_31373_p18,
        din2 => trunc_ln647_3_reg_44699_pp0_iter4_reg,
        din3 => hw_sin_val_8_i_V_2_5_fu_31373_p18,
        din4 => hw_sin_val_8_i_V_2_5_fu_31373_p18,
        din5 => hw_sin_val_8_i_V_2_5_fu_31373_p18,
        din6 => hw_sin_val_8_i_V_2_5_fu_31373_p18,
        din7 => hw_sin_val_8_i_V_2_5_fu_31373_p18,
        din8 => hw_sin_val_8_i_V_2_5_fu_31373_p18,
        din9 => hw_sin_val_8_i_V_2_5_fu_31373_p18,
        din10 => hw_sin_val_8_i_V_2_5_fu_31373_p18,
        din11 => hw_sin_val_8_i_V_2_5_fu_31373_p18,
        din12 => hw_sin_val_8_i_V_2_5_fu_31373_p18,
        din13 => hw_sin_val_8_i_V_2_5_fu_31373_p18,
        din14 => hw_sin_val_8_i_V_2_5_fu_31373_p18,
        din15 => hw_sin_val_8_i_V_2_5_fu_31373_p18,
        din16 => sin_rom_sel_6_V_read_reg_43083_pp0_iter4_reg,
        dout => hw_sin_val_8_i_V_2_6_fu_31753_p18);

    get_trig_vals_mux_164_8_1_1_U148 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_3_5_fu_31395_p18,
        din1 => hw_sin_val_8_i_V_3_5_fu_31395_p18,
        din2 => hw_sin_val_8_i_V_3_5_fu_31395_p18,
        din3 => trunc_ln647_3_reg_44699_pp0_iter4_reg,
        din4 => hw_sin_val_8_i_V_3_5_fu_31395_p18,
        din5 => hw_sin_val_8_i_V_3_5_fu_31395_p18,
        din6 => hw_sin_val_8_i_V_3_5_fu_31395_p18,
        din7 => hw_sin_val_8_i_V_3_5_fu_31395_p18,
        din8 => hw_sin_val_8_i_V_3_5_fu_31395_p18,
        din9 => hw_sin_val_8_i_V_3_5_fu_31395_p18,
        din10 => hw_sin_val_8_i_V_3_5_fu_31395_p18,
        din11 => hw_sin_val_8_i_V_3_5_fu_31395_p18,
        din12 => hw_sin_val_8_i_V_3_5_fu_31395_p18,
        din13 => hw_sin_val_8_i_V_3_5_fu_31395_p18,
        din14 => hw_sin_val_8_i_V_3_5_fu_31395_p18,
        din15 => hw_sin_val_8_i_V_3_5_fu_31395_p18,
        din16 => sin_rom_sel_6_V_read_reg_43083_pp0_iter4_reg,
        dout => hw_sin_val_8_i_V_3_6_fu_31789_p18);

    get_trig_vals_mux_164_8_1_1_U149 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_4_5_fu_31417_p18,
        din1 => hw_sin_val_8_i_V_4_5_fu_31417_p18,
        din2 => hw_sin_val_8_i_V_4_5_fu_31417_p18,
        din3 => hw_sin_val_8_i_V_4_5_fu_31417_p18,
        din4 => trunc_ln647_3_reg_44699_pp0_iter4_reg,
        din5 => hw_sin_val_8_i_V_4_5_fu_31417_p18,
        din6 => hw_sin_val_8_i_V_4_5_fu_31417_p18,
        din7 => hw_sin_val_8_i_V_4_5_fu_31417_p18,
        din8 => hw_sin_val_8_i_V_4_5_fu_31417_p18,
        din9 => hw_sin_val_8_i_V_4_5_fu_31417_p18,
        din10 => hw_sin_val_8_i_V_4_5_fu_31417_p18,
        din11 => hw_sin_val_8_i_V_4_5_fu_31417_p18,
        din12 => hw_sin_val_8_i_V_4_5_fu_31417_p18,
        din13 => hw_sin_val_8_i_V_4_5_fu_31417_p18,
        din14 => hw_sin_val_8_i_V_4_5_fu_31417_p18,
        din15 => hw_sin_val_8_i_V_4_5_fu_31417_p18,
        din16 => sin_rom_sel_6_V_read_reg_43083_pp0_iter4_reg,
        dout => hw_sin_val_8_i_V_4_6_fu_31825_p18);

    get_trig_vals_mux_164_8_1_1_U150 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_5_5_fu_31439_p18,
        din1 => hw_sin_val_8_i_V_5_5_fu_31439_p18,
        din2 => hw_sin_val_8_i_V_5_5_fu_31439_p18,
        din3 => hw_sin_val_8_i_V_5_5_fu_31439_p18,
        din4 => hw_sin_val_8_i_V_5_5_fu_31439_p18,
        din5 => trunc_ln647_3_reg_44699_pp0_iter4_reg,
        din6 => hw_sin_val_8_i_V_5_5_fu_31439_p18,
        din7 => hw_sin_val_8_i_V_5_5_fu_31439_p18,
        din8 => hw_sin_val_8_i_V_5_5_fu_31439_p18,
        din9 => hw_sin_val_8_i_V_5_5_fu_31439_p18,
        din10 => hw_sin_val_8_i_V_5_5_fu_31439_p18,
        din11 => hw_sin_val_8_i_V_5_5_fu_31439_p18,
        din12 => hw_sin_val_8_i_V_5_5_fu_31439_p18,
        din13 => hw_sin_val_8_i_V_5_5_fu_31439_p18,
        din14 => hw_sin_val_8_i_V_5_5_fu_31439_p18,
        din15 => hw_sin_val_8_i_V_5_5_fu_31439_p18,
        din16 => sin_rom_sel_6_V_read_reg_43083_pp0_iter4_reg,
        dout => hw_sin_val_8_i_V_5_6_fu_31861_p18);

    get_trig_vals_mux_164_8_1_1_U151 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_6_5_fu_31461_p18,
        din1 => hw_sin_val_8_i_V_6_5_fu_31461_p18,
        din2 => hw_sin_val_8_i_V_6_5_fu_31461_p18,
        din3 => hw_sin_val_8_i_V_6_5_fu_31461_p18,
        din4 => hw_sin_val_8_i_V_6_5_fu_31461_p18,
        din5 => hw_sin_val_8_i_V_6_5_fu_31461_p18,
        din6 => trunc_ln647_3_reg_44699_pp0_iter4_reg,
        din7 => hw_sin_val_8_i_V_6_5_fu_31461_p18,
        din8 => hw_sin_val_8_i_V_6_5_fu_31461_p18,
        din9 => hw_sin_val_8_i_V_6_5_fu_31461_p18,
        din10 => hw_sin_val_8_i_V_6_5_fu_31461_p18,
        din11 => hw_sin_val_8_i_V_6_5_fu_31461_p18,
        din12 => hw_sin_val_8_i_V_6_5_fu_31461_p18,
        din13 => hw_sin_val_8_i_V_6_5_fu_31461_p18,
        din14 => hw_sin_val_8_i_V_6_5_fu_31461_p18,
        din15 => hw_sin_val_8_i_V_6_5_fu_31461_p18,
        din16 => sin_rom_sel_6_V_read_reg_43083_pp0_iter4_reg,
        dout => hw_sin_val_8_i_V_6_6_fu_31897_p18);

    get_trig_vals_mux_164_8_1_1_U152 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_7_5_fu_31483_p18,
        din1 => hw_sin_val_8_i_V_7_5_fu_31483_p18,
        din2 => hw_sin_val_8_i_V_7_5_fu_31483_p18,
        din3 => hw_sin_val_8_i_V_7_5_fu_31483_p18,
        din4 => hw_sin_val_8_i_V_7_5_fu_31483_p18,
        din5 => hw_sin_val_8_i_V_7_5_fu_31483_p18,
        din6 => hw_sin_val_8_i_V_7_5_fu_31483_p18,
        din7 => trunc_ln647_3_reg_44699_pp0_iter4_reg,
        din8 => hw_sin_val_8_i_V_7_5_fu_31483_p18,
        din9 => hw_sin_val_8_i_V_7_5_fu_31483_p18,
        din10 => hw_sin_val_8_i_V_7_5_fu_31483_p18,
        din11 => hw_sin_val_8_i_V_7_5_fu_31483_p18,
        din12 => hw_sin_val_8_i_V_7_5_fu_31483_p18,
        din13 => hw_sin_val_8_i_V_7_5_fu_31483_p18,
        din14 => hw_sin_val_8_i_V_7_5_fu_31483_p18,
        din15 => hw_sin_val_8_i_V_7_5_fu_31483_p18,
        din16 => sin_rom_sel_6_V_read_reg_43083_pp0_iter4_reg,
        dout => hw_sin_val_8_i_V_7_6_fu_31933_p18);

    get_trig_vals_mux_164_8_1_1_U153 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_8_5_fu_31505_p18,
        din1 => hw_sin_val_8_i_V_8_5_fu_31505_p18,
        din2 => hw_sin_val_8_i_V_8_5_fu_31505_p18,
        din3 => hw_sin_val_8_i_V_8_5_fu_31505_p18,
        din4 => hw_sin_val_8_i_V_8_5_fu_31505_p18,
        din5 => hw_sin_val_8_i_V_8_5_fu_31505_p18,
        din6 => hw_sin_val_8_i_V_8_5_fu_31505_p18,
        din7 => hw_sin_val_8_i_V_8_5_fu_31505_p18,
        din8 => trunc_ln647_3_reg_44699_pp0_iter4_reg,
        din9 => hw_sin_val_8_i_V_8_5_fu_31505_p18,
        din10 => hw_sin_val_8_i_V_8_5_fu_31505_p18,
        din11 => hw_sin_val_8_i_V_8_5_fu_31505_p18,
        din12 => hw_sin_val_8_i_V_8_5_fu_31505_p18,
        din13 => hw_sin_val_8_i_V_8_5_fu_31505_p18,
        din14 => hw_sin_val_8_i_V_8_5_fu_31505_p18,
        din15 => hw_sin_val_8_i_V_8_5_fu_31505_p18,
        din16 => sin_rom_sel_6_V_read_reg_43083_pp0_iter4_reg,
        dout => hw_sin_val_8_i_V_8_6_fu_31969_p18);

    get_trig_vals_mux_164_8_1_1_U154 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_9_5_fu_31527_p18,
        din1 => hw_sin_val_8_i_V_9_5_fu_31527_p18,
        din2 => hw_sin_val_8_i_V_9_5_fu_31527_p18,
        din3 => hw_sin_val_8_i_V_9_5_fu_31527_p18,
        din4 => hw_sin_val_8_i_V_9_5_fu_31527_p18,
        din5 => hw_sin_val_8_i_V_9_5_fu_31527_p18,
        din6 => hw_sin_val_8_i_V_9_5_fu_31527_p18,
        din7 => hw_sin_val_8_i_V_9_5_fu_31527_p18,
        din8 => hw_sin_val_8_i_V_9_5_fu_31527_p18,
        din9 => trunc_ln647_3_reg_44699_pp0_iter4_reg,
        din10 => hw_sin_val_8_i_V_9_5_fu_31527_p18,
        din11 => hw_sin_val_8_i_V_9_5_fu_31527_p18,
        din12 => hw_sin_val_8_i_V_9_5_fu_31527_p18,
        din13 => hw_sin_val_8_i_V_9_5_fu_31527_p18,
        din14 => hw_sin_val_8_i_V_9_5_fu_31527_p18,
        din15 => hw_sin_val_8_i_V_9_5_fu_31527_p18,
        din16 => sin_rom_sel_6_V_read_reg_43083_pp0_iter4_reg,
        dout => hw_sin_val_8_i_V_9_6_fu_32005_p18);

    get_trig_vals_mux_164_8_1_1_U155 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_10_5_fu_31549_p18,
        din1 => hw_sin_val_8_i_V_10_5_fu_31549_p18,
        din2 => hw_sin_val_8_i_V_10_5_fu_31549_p18,
        din3 => hw_sin_val_8_i_V_10_5_fu_31549_p18,
        din4 => hw_sin_val_8_i_V_10_5_fu_31549_p18,
        din5 => hw_sin_val_8_i_V_10_5_fu_31549_p18,
        din6 => hw_sin_val_8_i_V_10_5_fu_31549_p18,
        din7 => hw_sin_val_8_i_V_10_5_fu_31549_p18,
        din8 => hw_sin_val_8_i_V_10_5_fu_31549_p18,
        din9 => hw_sin_val_8_i_V_10_5_fu_31549_p18,
        din10 => trunc_ln647_3_reg_44699_pp0_iter4_reg,
        din11 => hw_sin_val_8_i_V_10_5_fu_31549_p18,
        din12 => hw_sin_val_8_i_V_10_5_fu_31549_p18,
        din13 => hw_sin_val_8_i_V_10_5_fu_31549_p18,
        din14 => hw_sin_val_8_i_V_10_5_fu_31549_p18,
        din15 => hw_sin_val_8_i_V_10_5_fu_31549_p18,
        din16 => sin_rom_sel_6_V_read_reg_43083_pp0_iter4_reg,
        dout => hw_sin_val_8_i_V_10_6_fu_32041_p18);

    get_trig_vals_mux_164_8_1_1_U156 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_11_5_fu_31571_p18,
        din1 => hw_sin_val_8_i_V_11_5_fu_31571_p18,
        din2 => hw_sin_val_8_i_V_11_5_fu_31571_p18,
        din3 => hw_sin_val_8_i_V_11_5_fu_31571_p18,
        din4 => hw_sin_val_8_i_V_11_5_fu_31571_p18,
        din5 => hw_sin_val_8_i_V_11_5_fu_31571_p18,
        din6 => hw_sin_val_8_i_V_11_5_fu_31571_p18,
        din7 => hw_sin_val_8_i_V_11_5_fu_31571_p18,
        din8 => hw_sin_val_8_i_V_11_5_fu_31571_p18,
        din9 => hw_sin_val_8_i_V_11_5_fu_31571_p18,
        din10 => hw_sin_val_8_i_V_11_5_fu_31571_p18,
        din11 => trunc_ln647_3_reg_44699_pp0_iter4_reg,
        din12 => hw_sin_val_8_i_V_11_5_fu_31571_p18,
        din13 => hw_sin_val_8_i_V_11_5_fu_31571_p18,
        din14 => hw_sin_val_8_i_V_11_5_fu_31571_p18,
        din15 => hw_sin_val_8_i_V_11_5_fu_31571_p18,
        din16 => sin_rom_sel_6_V_read_reg_43083_pp0_iter4_reg,
        dout => hw_sin_val_8_i_V_11_6_fu_32077_p18);

    get_trig_vals_mux_164_8_1_1_U157 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_12_5_fu_31593_p18,
        din1 => hw_sin_val_8_i_V_12_5_fu_31593_p18,
        din2 => hw_sin_val_8_i_V_12_5_fu_31593_p18,
        din3 => hw_sin_val_8_i_V_12_5_fu_31593_p18,
        din4 => hw_sin_val_8_i_V_12_5_fu_31593_p18,
        din5 => hw_sin_val_8_i_V_12_5_fu_31593_p18,
        din6 => hw_sin_val_8_i_V_12_5_fu_31593_p18,
        din7 => hw_sin_val_8_i_V_12_5_fu_31593_p18,
        din8 => hw_sin_val_8_i_V_12_5_fu_31593_p18,
        din9 => hw_sin_val_8_i_V_12_5_fu_31593_p18,
        din10 => hw_sin_val_8_i_V_12_5_fu_31593_p18,
        din11 => hw_sin_val_8_i_V_12_5_fu_31593_p18,
        din12 => trunc_ln647_3_reg_44699_pp0_iter4_reg,
        din13 => hw_sin_val_8_i_V_12_5_fu_31593_p18,
        din14 => hw_sin_val_8_i_V_12_5_fu_31593_p18,
        din15 => hw_sin_val_8_i_V_12_5_fu_31593_p18,
        din16 => sin_rom_sel_6_V_read_reg_43083_pp0_iter4_reg,
        dout => hw_sin_val_8_i_V_12_6_fu_32113_p18);

    get_trig_vals_mux_164_8_1_1_U158 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_13_5_fu_31615_p18,
        din1 => hw_sin_val_8_i_V_13_5_fu_31615_p18,
        din2 => hw_sin_val_8_i_V_13_5_fu_31615_p18,
        din3 => hw_sin_val_8_i_V_13_5_fu_31615_p18,
        din4 => hw_sin_val_8_i_V_13_5_fu_31615_p18,
        din5 => hw_sin_val_8_i_V_13_5_fu_31615_p18,
        din6 => hw_sin_val_8_i_V_13_5_fu_31615_p18,
        din7 => hw_sin_val_8_i_V_13_5_fu_31615_p18,
        din8 => hw_sin_val_8_i_V_13_5_fu_31615_p18,
        din9 => hw_sin_val_8_i_V_13_5_fu_31615_p18,
        din10 => hw_sin_val_8_i_V_13_5_fu_31615_p18,
        din11 => hw_sin_val_8_i_V_13_5_fu_31615_p18,
        din12 => hw_sin_val_8_i_V_13_5_fu_31615_p18,
        din13 => trunc_ln647_3_reg_44699_pp0_iter4_reg,
        din14 => hw_sin_val_8_i_V_13_5_fu_31615_p18,
        din15 => hw_sin_val_8_i_V_13_5_fu_31615_p18,
        din16 => sin_rom_sel_6_V_read_reg_43083_pp0_iter4_reg,
        dout => hw_sin_val_8_i_V_13_6_fu_32149_p18);

    get_trig_vals_mux_164_8_1_1_U159 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_14_5_fu_31637_p18,
        din1 => hw_sin_val_8_i_V_14_5_fu_31637_p18,
        din2 => hw_sin_val_8_i_V_14_5_fu_31637_p18,
        din3 => hw_sin_val_8_i_V_14_5_fu_31637_p18,
        din4 => hw_sin_val_8_i_V_14_5_fu_31637_p18,
        din5 => hw_sin_val_8_i_V_14_5_fu_31637_p18,
        din6 => hw_sin_val_8_i_V_14_5_fu_31637_p18,
        din7 => hw_sin_val_8_i_V_14_5_fu_31637_p18,
        din8 => hw_sin_val_8_i_V_14_5_fu_31637_p18,
        din9 => hw_sin_val_8_i_V_14_5_fu_31637_p18,
        din10 => hw_sin_val_8_i_V_14_5_fu_31637_p18,
        din11 => hw_sin_val_8_i_V_14_5_fu_31637_p18,
        din12 => hw_sin_val_8_i_V_14_5_fu_31637_p18,
        din13 => hw_sin_val_8_i_V_14_5_fu_31637_p18,
        din14 => trunc_ln647_3_reg_44699_pp0_iter4_reg,
        din15 => hw_sin_val_8_i_V_14_5_fu_31637_p18,
        din16 => sin_rom_sel_6_V_read_reg_43083_pp0_iter4_reg,
        dout => hw_sin_val_8_i_V_14_6_fu_32185_p18);

    get_trig_vals_mux_164_8_1_1_U160 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_15_5_fu_31659_p18,
        din1 => hw_sin_val_8_i_V_15_5_fu_31659_p18,
        din2 => hw_sin_val_8_i_V_15_5_fu_31659_p18,
        din3 => hw_sin_val_8_i_V_15_5_fu_31659_p18,
        din4 => hw_sin_val_8_i_V_15_5_fu_31659_p18,
        din5 => hw_sin_val_8_i_V_15_5_fu_31659_p18,
        din6 => hw_sin_val_8_i_V_15_5_fu_31659_p18,
        din7 => hw_sin_val_8_i_V_15_5_fu_31659_p18,
        din8 => hw_sin_val_8_i_V_15_5_fu_31659_p18,
        din9 => hw_sin_val_8_i_V_15_5_fu_31659_p18,
        din10 => hw_sin_val_8_i_V_15_5_fu_31659_p18,
        din11 => hw_sin_val_8_i_V_15_5_fu_31659_p18,
        din12 => hw_sin_val_8_i_V_15_5_fu_31659_p18,
        din13 => hw_sin_val_8_i_V_15_5_fu_31659_p18,
        din14 => hw_sin_val_8_i_V_15_5_fu_31659_p18,
        din15 => trunc_ln647_3_reg_44699_pp0_iter4_reg,
        din16 => sin_rom_sel_6_V_read_reg_43083_pp0_iter4_reg,
        dout => hw_sin_val_8_i_V_15_6_fu_32221_p18);

    get_trig_vals_mux_164_8_1_1_U161 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => sext_ln647_3_fu_32257_p1,
        din1 => hw_sin_val_8_i_V_0_6_fu_31681_p18,
        din2 => hw_sin_val_8_i_V_0_6_fu_31681_p18,
        din3 => hw_sin_val_8_i_V_0_6_fu_31681_p18,
        din4 => hw_sin_val_8_i_V_0_6_fu_31681_p18,
        din5 => hw_sin_val_8_i_V_0_6_fu_31681_p18,
        din6 => hw_sin_val_8_i_V_0_6_fu_31681_p18,
        din7 => hw_sin_val_8_i_V_0_6_fu_31681_p18,
        din8 => hw_sin_val_8_i_V_0_6_fu_31681_p18,
        din9 => hw_sin_val_8_i_V_0_6_fu_31681_p18,
        din10 => hw_sin_val_8_i_V_0_6_fu_31681_p18,
        din11 => hw_sin_val_8_i_V_0_6_fu_31681_p18,
        din12 => hw_sin_val_8_i_V_0_6_fu_31681_p18,
        din13 => hw_sin_val_8_i_V_0_6_fu_31681_p18,
        din14 => hw_sin_val_8_i_V_0_6_fu_31681_p18,
        din15 => hw_sin_val_8_i_V_0_6_fu_31681_p18,
        din16 => sin_rom_sel_7_V_read_reg_43063_pp0_iter4_reg,
        dout => hw_sin_val_8_i_V_0_7_fu_32260_p18);

    get_trig_vals_mux_164_8_1_1_U162 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_1_6_fu_31717_p18,
        din1 => sext_ln647_3_fu_32257_p1,
        din2 => hw_sin_val_8_i_V_1_6_fu_31717_p18,
        din3 => hw_sin_val_8_i_V_1_6_fu_31717_p18,
        din4 => hw_sin_val_8_i_V_1_6_fu_31717_p18,
        din5 => hw_sin_val_8_i_V_1_6_fu_31717_p18,
        din6 => hw_sin_val_8_i_V_1_6_fu_31717_p18,
        din7 => hw_sin_val_8_i_V_1_6_fu_31717_p18,
        din8 => hw_sin_val_8_i_V_1_6_fu_31717_p18,
        din9 => hw_sin_val_8_i_V_1_6_fu_31717_p18,
        din10 => hw_sin_val_8_i_V_1_6_fu_31717_p18,
        din11 => hw_sin_val_8_i_V_1_6_fu_31717_p18,
        din12 => hw_sin_val_8_i_V_1_6_fu_31717_p18,
        din13 => hw_sin_val_8_i_V_1_6_fu_31717_p18,
        din14 => hw_sin_val_8_i_V_1_6_fu_31717_p18,
        din15 => hw_sin_val_8_i_V_1_6_fu_31717_p18,
        din16 => sin_rom_sel_7_V_read_reg_43063_pp0_iter4_reg,
        dout => hw_sin_val_8_i_V_1_7_fu_32297_p18);

    get_trig_vals_mux_164_8_1_1_U163 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_2_6_fu_31753_p18,
        din1 => hw_sin_val_8_i_V_2_6_fu_31753_p18,
        din2 => sext_ln647_3_fu_32257_p1,
        din3 => hw_sin_val_8_i_V_2_6_fu_31753_p18,
        din4 => hw_sin_val_8_i_V_2_6_fu_31753_p18,
        din5 => hw_sin_val_8_i_V_2_6_fu_31753_p18,
        din6 => hw_sin_val_8_i_V_2_6_fu_31753_p18,
        din7 => hw_sin_val_8_i_V_2_6_fu_31753_p18,
        din8 => hw_sin_val_8_i_V_2_6_fu_31753_p18,
        din9 => hw_sin_val_8_i_V_2_6_fu_31753_p18,
        din10 => hw_sin_val_8_i_V_2_6_fu_31753_p18,
        din11 => hw_sin_val_8_i_V_2_6_fu_31753_p18,
        din12 => hw_sin_val_8_i_V_2_6_fu_31753_p18,
        din13 => hw_sin_val_8_i_V_2_6_fu_31753_p18,
        din14 => hw_sin_val_8_i_V_2_6_fu_31753_p18,
        din15 => hw_sin_val_8_i_V_2_6_fu_31753_p18,
        din16 => sin_rom_sel_7_V_read_reg_43063_pp0_iter4_reg,
        dout => hw_sin_val_8_i_V_2_7_fu_32334_p18);

    get_trig_vals_mux_164_8_1_1_U164 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_3_6_fu_31789_p18,
        din1 => hw_sin_val_8_i_V_3_6_fu_31789_p18,
        din2 => hw_sin_val_8_i_V_3_6_fu_31789_p18,
        din3 => sext_ln647_3_fu_32257_p1,
        din4 => hw_sin_val_8_i_V_3_6_fu_31789_p18,
        din5 => hw_sin_val_8_i_V_3_6_fu_31789_p18,
        din6 => hw_sin_val_8_i_V_3_6_fu_31789_p18,
        din7 => hw_sin_val_8_i_V_3_6_fu_31789_p18,
        din8 => hw_sin_val_8_i_V_3_6_fu_31789_p18,
        din9 => hw_sin_val_8_i_V_3_6_fu_31789_p18,
        din10 => hw_sin_val_8_i_V_3_6_fu_31789_p18,
        din11 => hw_sin_val_8_i_V_3_6_fu_31789_p18,
        din12 => hw_sin_val_8_i_V_3_6_fu_31789_p18,
        din13 => hw_sin_val_8_i_V_3_6_fu_31789_p18,
        din14 => hw_sin_val_8_i_V_3_6_fu_31789_p18,
        din15 => hw_sin_val_8_i_V_3_6_fu_31789_p18,
        din16 => sin_rom_sel_7_V_read_reg_43063_pp0_iter4_reg,
        dout => hw_sin_val_8_i_V_3_7_fu_32371_p18);

    get_trig_vals_mux_164_8_1_1_U165 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_4_6_fu_31825_p18,
        din1 => hw_sin_val_8_i_V_4_6_fu_31825_p18,
        din2 => hw_sin_val_8_i_V_4_6_fu_31825_p18,
        din3 => hw_sin_val_8_i_V_4_6_fu_31825_p18,
        din4 => sext_ln647_3_fu_32257_p1,
        din5 => hw_sin_val_8_i_V_4_6_fu_31825_p18,
        din6 => hw_sin_val_8_i_V_4_6_fu_31825_p18,
        din7 => hw_sin_val_8_i_V_4_6_fu_31825_p18,
        din8 => hw_sin_val_8_i_V_4_6_fu_31825_p18,
        din9 => hw_sin_val_8_i_V_4_6_fu_31825_p18,
        din10 => hw_sin_val_8_i_V_4_6_fu_31825_p18,
        din11 => hw_sin_val_8_i_V_4_6_fu_31825_p18,
        din12 => hw_sin_val_8_i_V_4_6_fu_31825_p18,
        din13 => hw_sin_val_8_i_V_4_6_fu_31825_p18,
        din14 => hw_sin_val_8_i_V_4_6_fu_31825_p18,
        din15 => hw_sin_val_8_i_V_4_6_fu_31825_p18,
        din16 => sin_rom_sel_7_V_read_reg_43063_pp0_iter4_reg,
        dout => hw_sin_val_8_i_V_4_7_fu_32408_p18);

    get_trig_vals_mux_164_8_1_1_U166 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_5_6_fu_31861_p18,
        din1 => hw_sin_val_8_i_V_5_6_fu_31861_p18,
        din2 => hw_sin_val_8_i_V_5_6_fu_31861_p18,
        din3 => hw_sin_val_8_i_V_5_6_fu_31861_p18,
        din4 => hw_sin_val_8_i_V_5_6_fu_31861_p18,
        din5 => sext_ln647_3_fu_32257_p1,
        din6 => hw_sin_val_8_i_V_5_6_fu_31861_p18,
        din7 => hw_sin_val_8_i_V_5_6_fu_31861_p18,
        din8 => hw_sin_val_8_i_V_5_6_fu_31861_p18,
        din9 => hw_sin_val_8_i_V_5_6_fu_31861_p18,
        din10 => hw_sin_val_8_i_V_5_6_fu_31861_p18,
        din11 => hw_sin_val_8_i_V_5_6_fu_31861_p18,
        din12 => hw_sin_val_8_i_V_5_6_fu_31861_p18,
        din13 => hw_sin_val_8_i_V_5_6_fu_31861_p18,
        din14 => hw_sin_val_8_i_V_5_6_fu_31861_p18,
        din15 => hw_sin_val_8_i_V_5_6_fu_31861_p18,
        din16 => sin_rom_sel_7_V_read_reg_43063_pp0_iter4_reg,
        dout => hw_sin_val_8_i_V_5_7_fu_32445_p18);

    get_trig_vals_mux_164_8_1_1_U167 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_6_6_fu_31897_p18,
        din1 => hw_sin_val_8_i_V_6_6_fu_31897_p18,
        din2 => hw_sin_val_8_i_V_6_6_fu_31897_p18,
        din3 => hw_sin_val_8_i_V_6_6_fu_31897_p18,
        din4 => hw_sin_val_8_i_V_6_6_fu_31897_p18,
        din5 => hw_sin_val_8_i_V_6_6_fu_31897_p18,
        din6 => sext_ln647_3_fu_32257_p1,
        din7 => hw_sin_val_8_i_V_6_6_fu_31897_p18,
        din8 => hw_sin_val_8_i_V_6_6_fu_31897_p18,
        din9 => hw_sin_val_8_i_V_6_6_fu_31897_p18,
        din10 => hw_sin_val_8_i_V_6_6_fu_31897_p18,
        din11 => hw_sin_val_8_i_V_6_6_fu_31897_p18,
        din12 => hw_sin_val_8_i_V_6_6_fu_31897_p18,
        din13 => hw_sin_val_8_i_V_6_6_fu_31897_p18,
        din14 => hw_sin_val_8_i_V_6_6_fu_31897_p18,
        din15 => hw_sin_val_8_i_V_6_6_fu_31897_p18,
        din16 => sin_rom_sel_7_V_read_reg_43063_pp0_iter4_reg,
        dout => hw_sin_val_8_i_V_6_7_fu_32482_p18);

    get_trig_vals_mux_164_8_1_1_U168 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_7_6_fu_31933_p18,
        din1 => hw_sin_val_8_i_V_7_6_fu_31933_p18,
        din2 => hw_sin_val_8_i_V_7_6_fu_31933_p18,
        din3 => hw_sin_val_8_i_V_7_6_fu_31933_p18,
        din4 => hw_sin_val_8_i_V_7_6_fu_31933_p18,
        din5 => hw_sin_val_8_i_V_7_6_fu_31933_p18,
        din6 => hw_sin_val_8_i_V_7_6_fu_31933_p18,
        din7 => sext_ln647_3_fu_32257_p1,
        din8 => hw_sin_val_8_i_V_7_6_fu_31933_p18,
        din9 => hw_sin_val_8_i_V_7_6_fu_31933_p18,
        din10 => hw_sin_val_8_i_V_7_6_fu_31933_p18,
        din11 => hw_sin_val_8_i_V_7_6_fu_31933_p18,
        din12 => hw_sin_val_8_i_V_7_6_fu_31933_p18,
        din13 => hw_sin_val_8_i_V_7_6_fu_31933_p18,
        din14 => hw_sin_val_8_i_V_7_6_fu_31933_p18,
        din15 => hw_sin_val_8_i_V_7_6_fu_31933_p18,
        din16 => sin_rom_sel_7_V_read_reg_43063_pp0_iter4_reg,
        dout => hw_sin_val_8_i_V_7_7_fu_32519_p18);

    get_trig_vals_mux_164_8_1_1_U169 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_8_6_fu_31969_p18,
        din1 => hw_sin_val_8_i_V_8_6_fu_31969_p18,
        din2 => hw_sin_val_8_i_V_8_6_fu_31969_p18,
        din3 => hw_sin_val_8_i_V_8_6_fu_31969_p18,
        din4 => hw_sin_val_8_i_V_8_6_fu_31969_p18,
        din5 => hw_sin_val_8_i_V_8_6_fu_31969_p18,
        din6 => hw_sin_val_8_i_V_8_6_fu_31969_p18,
        din7 => hw_sin_val_8_i_V_8_6_fu_31969_p18,
        din8 => sext_ln647_3_fu_32257_p1,
        din9 => hw_sin_val_8_i_V_8_6_fu_31969_p18,
        din10 => hw_sin_val_8_i_V_8_6_fu_31969_p18,
        din11 => hw_sin_val_8_i_V_8_6_fu_31969_p18,
        din12 => hw_sin_val_8_i_V_8_6_fu_31969_p18,
        din13 => hw_sin_val_8_i_V_8_6_fu_31969_p18,
        din14 => hw_sin_val_8_i_V_8_6_fu_31969_p18,
        din15 => hw_sin_val_8_i_V_8_6_fu_31969_p18,
        din16 => sin_rom_sel_7_V_read_reg_43063_pp0_iter4_reg,
        dout => hw_sin_val_8_i_V_8_7_fu_32556_p18);

    get_trig_vals_mux_164_8_1_1_U170 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_9_6_fu_32005_p18,
        din1 => hw_sin_val_8_i_V_9_6_fu_32005_p18,
        din2 => hw_sin_val_8_i_V_9_6_fu_32005_p18,
        din3 => hw_sin_val_8_i_V_9_6_fu_32005_p18,
        din4 => hw_sin_val_8_i_V_9_6_fu_32005_p18,
        din5 => hw_sin_val_8_i_V_9_6_fu_32005_p18,
        din6 => hw_sin_val_8_i_V_9_6_fu_32005_p18,
        din7 => hw_sin_val_8_i_V_9_6_fu_32005_p18,
        din8 => hw_sin_val_8_i_V_9_6_fu_32005_p18,
        din9 => sext_ln647_3_fu_32257_p1,
        din10 => hw_sin_val_8_i_V_9_6_fu_32005_p18,
        din11 => hw_sin_val_8_i_V_9_6_fu_32005_p18,
        din12 => hw_sin_val_8_i_V_9_6_fu_32005_p18,
        din13 => hw_sin_val_8_i_V_9_6_fu_32005_p18,
        din14 => hw_sin_val_8_i_V_9_6_fu_32005_p18,
        din15 => hw_sin_val_8_i_V_9_6_fu_32005_p18,
        din16 => sin_rom_sel_7_V_read_reg_43063_pp0_iter4_reg,
        dout => hw_sin_val_8_i_V_9_7_fu_32593_p18);

    get_trig_vals_mux_164_8_1_1_U171 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_10_6_fu_32041_p18,
        din1 => hw_sin_val_8_i_V_10_6_fu_32041_p18,
        din2 => hw_sin_val_8_i_V_10_6_fu_32041_p18,
        din3 => hw_sin_val_8_i_V_10_6_fu_32041_p18,
        din4 => hw_sin_val_8_i_V_10_6_fu_32041_p18,
        din5 => hw_sin_val_8_i_V_10_6_fu_32041_p18,
        din6 => hw_sin_val_8_i_V_10_6_fu_32041_p18,
        din7 => hw_sin_val_8_i_V_10_6_fu_32041_p18,
        din8 => hw_sin_val_8_i_V_10_6_fu_32041_p18,
        din9 => hw_sin_val_8_i_V_10_6_fu_32041_p18,
        din10 => sext_ln647_3_fu_32257_p1,
        din11 => hw_sin_val_8_i_V_10_6_fu_32041_p18,
        din12 => hw_sin_val_8_i_V_10_6_fu_32041_p18,
        din13 => hw_sin_val_8_i_V_10_6_fu_32041_p18,
        din14 => hw_sin_val_8_i_V_10_6_fu_32041_p18,
        din15 => hw_sin_val_8_i_V_10_6_fu_32041_p18,
        din16 => sin_rom_sel_7_V_read_reg_43063_pp0_iter4_reg,
        dout => hw_sin_val_8_i_V_10_7_fu_32630_p18);

    get_trig_vals_mux_164_8_1_1_U172 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_11_6_fu_32077_p18,
        din1 => hw_sin_val_8_i_V_11_6_fu_32077_p18,
        din2 => hw_sin_val_8_i_V_11_6_fu_32077_p18,
        din3 => hw_sin_val_8_i_V_11_6_fu_32077_p18,
        din4 => hw_sin_val_8_i_V_11_6_fu_32077_p18,
        din5 => hw_sin_val_8_i_V_11_6_fu_32077_p18,
        din6 => hw_sin_val_8_i_V_11_6_fu_32077_p18,
        din7 => hw_sin_val_8_i_V_11_6_fu_32077_p18,
        din8 => hw_sin_val_8_i_V_11_6_fu_32077_p18,
        din9 => hw_sin_val_8_i_V_11_6_fu_32077_p18,
        din10 => hw_sin_val_8_i_V_11_6_fu_32077_p18,
        din11 => sext_ln647_3_fu_32257_p1,
        din12 => hw_sin_val_8_i_V_11_6_fu_32077_p18,
        din13 => hw_sin_val_8_i_V_11_6_fu_32077_p18,
        din14 => hw_sin_val_8_i_V_11_6_fu_32077_p18,
        din15 => hw_sin_val_8_i_V_11_6_fu_32077_p18,
        din16 => sin_rom_sel_7_V_read_reg_43063_pp0_iter4_reg,
        dout => hw_sin_val_8_i_V_11_7_fu_32667_p18);

    get_trig_vals_mux_164_8_1_1_U173 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_12_6_fu_32113_p18,
        din1 => hw_sin_val_8_i_V_12_6_fu_32113_p18,
        din2 => hw_sin_val_8_i_V_12_6_fu_32113_p18,
        din3 => hw_sin_val_8_i_V_12_6_fu_32113_p18,
        din4 => hw_sin_val_8_i_V_12_6_fu_32113_p18,
        din5 => hw_sin_val_8_i_V_12_6_fu_32113_p18,
        din6 => hw_sin_val_8_i_V_12_6_fu_32113_p18,
        din7 => hw_sin_val_8_i_V_12_6_fu_32113_p18,
        din8 => hw_sin_val_8_i_V_12_6_fu_32113_p18,
        din9 => hw_sin_val_8_i_V_12_6_fu_32113_p18,
        din10 => hw_sin_val_8_i_V_12_6_fu_32113_p18,
        din11 => hw_sin_val_8_i_V_12_6_fu_32113_p18,
        din12 => sext_ln647_3_fu_32257_p1,
        din13 => hw_sin_val_8_i_V_12_6_fu_32113_p18,
        din14 => hw_sin_val_8_i_V_12_6_fu_32113_p18,
        din15 => hw_sin_val_8_i_V_12_6_fu_32113_p18,
        din16 => sin_rom_sel_7_V_read_reg_43063_pp0_iter4_reg,
        dout => hw_sin_val_8_i_V_12_7_fu_32704_p18);

    get_trig_vals_mux_164_8_1_1_U174 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_13_6_fu_32149_p18,
        din1 => hw_sin_val_8_i_V_13_6_fu_32149_p18,
        din2 => hw_sin_val_8_i_V_13_6_fu_32149_p18,
        din3 => hw_sin_val_8_i_V_13_6_fu_32149_p18,
        din4 => hw_sin_val_8_i_V_13_6_fu_32149_p18,
        din5 => hw_sin_val_8_i_V_13_6_fu_32149_p18,
        din6 => hw_sin_val_8_i_V_13_6_fu_32149_p18,
        din7 => hw_sin_val_8_i_V_13_6_fu_32149_p18,
        din8 => hw_sin_val_8_i_V_13_6_fu_32149_p18,
        din9 => hw_sin_val_8_i_V_13_6_fu_32149_p18,
        din10 => hw_sin_val_8_i_V_13_6_fu_32149_p18,
        din11 => hw_sin_val_8_i_V_13_6_fu_32149_p18,
        din12 => hw_sin_val_8_i_V_13_6_fu_32149_p18,
        din13 => sext_ln647_3_fu_32257_p1,
        din14 => hw_sin_val_8_i_V_13_6_fu_32149_p18,
        din15 => hw_sin_val_8_i_V_13_6_fu_32149_p18,
        din16 => sin_rom_sel_7_V_read_reg_43063_pp0_iter4_reg,
        dout => hw_sin_val_8_i_V_13_7_fu_32741_p18);

    get_trig_vals_mux_164_8_1_1_U175 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_14_6_fu_32185_p18,
        din1 => hw_sin_val_8_i_V_14_6_fu_32185_p18,
        din2 => hw_sin_val_8_i_V_14_6_fu_32185_p18,
        din3 => hw_sin_val_8_i_V_14_6_fu_32185_p18,
        din4 => hw_sin_val_8_i_V_14_6_fu_32185_p18,
        din5 => hw_sin_val_8_i_V_14_6_fu_32185_p18,
        din6 => hw_sin_val_8_i_V_14_6_fu_32185_p18,
        din7 => hw_sin_val_8_i_V_14_6_fu_32185_p18,
        din8 => hw_sin_val_8_i_V_14_6_fu_32185_p18,
        din9 => hw_sin_val_8_i_V_14_6_fu_32185_p18,
        din10 => hw_sin_val_8_i_V_14_6_fu_32185_p18,
        din11 => hw_sin_val_8_i_V_14_6_fu_32185_p18,
        din12 => hw_sin_val_8_i_V_14_6_fu_32185_p18,
        din13 => hw_sin_val_8_i_V_14_6_fu_32185_p18,
        din14 => sext_ln647_3_fu_32257_p1,
        din15 => hw_sin_val_8_i_V_14_6_fu_32185_p18,
        din16 => sin_rom_sel_7_V_read_reg_43063_pp0_iter4_reg,
        dout => hw_sin_val_8_i_V_14_7_fu_32778_p18);

    get_trig_vals_mux_164_8_1_1_U176 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_15_6_fu_32221_p18,
        din1 => hw_sin_val_8_i_V_15_6_fu_32221_p18,
        din2 => hw_sin_val_8_i_V_15_6_fu_32221_p18,
        din3 => hw_sin_val_8_i_V_15_6_fu_32221_p18,
        din4 => hw_sin_val_8_i_V_15_6_fu_32221_p18,
        din5 => hw_sin_val_8_i_V_15_6_fu_32221_p18,
        din6 => hw_sin_val_8_i_V_15_6_fu_32221_p18,
        din7 => hw_sin_val_8_i_V_15_6_fu_32221_p18,
        din8 => hw_sin_val_8_i_V_15_6_fu_32221_p18,
        din9 => hw_sin_val_8_i_V_15_6_fu_32221_p18,
        din10 => hw_sin_val_8_i_V_15_6_fu_32221_p18,
        din11 => hw_sin_val_8_i_V_15_6_fu_32221_p18,
        din12 => hw_sin_val_8_i_V_15_6_fu_32221_p18,
        din13 => hw_sin_val_8_i_V_15_6_fu_32221_p18,
        din14 => hw_sin_val_8_i_V_15_6_fu_32221_p18,
        din15 => sext_ln647_3_fu_32257_p1,
        din16 => sin_rom_sel_7_V_read_reg_43063_pp0_iter4_reg,
        dout => hw_sin_val_8_i_V_15_7_fu_32815_p18);

    get_trig_vals_mux_164_8_1_1_U177 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => trunc_ln647_4_reg_45178,
        din1 => hw_sin_val_8_i_V_0_7_fu_32260_p18,
        din2 => hw_sin_val_8_i_V_0_7_fu_32260_p18,
        din3 => hw_sin_val_8_i_V_0_7_fu_32260_p18,
        din4 => hw_sin_val_8_i_V_0_7_fu_32260_p18,
        din5 => hw_sin_val_8_i_V_0_7_fu_32260_p18,
        din6 => hw_sin_val_8_i_V_0_7_fu_32260_p18,
        din7 => hw_sin_val_8_i_V_0_7_fu_32260_p18,
        din8 => hw_sin_val_8_i_V_0_7_fu_32260_p18,
        din9 => hw_sin_val_8_i_V_0_7_fu_32260_p18,
        din10 => hw_sin_val_8_i_V_0_7_fu_32260_p18,
        din11 => hw_sin_val_8_i_V_0_7_fu_32260_p18,
        din12 => hw_sin_val_8_i_V_0_7_fu_32260_p18,
        din13 => hw_sin_val_8_i_V_0_7_fu_32260_p18,
        din14 => hw_sin_val_8_i_V_0_7_fu_32260_p18,
        din15 => hw_sin_val_8_i_V_0_7_fu_32260_p18,
        din16 => sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg,
        dout => hw_sin_val_8_i_V_0_8_fu_32852_p18);

    get_trig_vals_mux_164_8_1_1_U178 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_1_7_fu_32297_p18,
        din1 => trunc_ln647_4_reg_45178,
        din2 => hw_sin_val_8_i_V_1_7_fu_32297_p18,
        din3 => hw_sin_val_8_i_V_1_7_fu_32297_p18,
        din4 => hw_sin_val_8_i_V_1_7_fu_32297_p18,
        din5 => hw_sin_val_8_i_V_1_7_fu_32297_p18,
        din6 => hw_sin_val_8_i_V_1_7_fu_32297_p18,
        din7 => hw_sin_val_8_i_V_1_7_fu_32297_p18,
        din8 => hw_sin_val_8_i_V_1_7_fu_32297_p18,
        din9 => hw_sin_val_8_i_V_1_7_fu_32297_p18,
        din10 => hw_sin_val_8_i_V_1_7_fu_32297_p18,
        din11 => hw_sin_val_8_i_V_1_7_fu_32297_p18,
        din12 => hw_sin_val_8_i_V_1_7_fu_32297_p18,
        din13 => hw_sin_val_8_i_V_1_7_fu_32297_p18,
        din14 => hw_sin_val_8_i_V_1_7_fu_32297_p18,
        din15 => hw_sin_val_8_i_V_1_7_fu_32297_p18,
        din16 => sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg,
        dout => hw_sin_val_8_i_V_1_8_fu_32888_p18);

    get_trig_vals_mux_164_8_1_1_U179 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_2_7_fu_32334_p18,
        din1 => hw_sin_val_8_i_V_2_7_fu_32334_p18,
        din2 => trunc_ln647_4_reg_45178,
        din3 => hw_sin_val_8_i_V_2_7_fu_32334_p18,
        din4 => hw_sin_val_8_i_V_2_7_fu_32334_p18,
        din5 => hw_sin_val_8_i_V_2_7_fu_32334_p18,
        din6 => hw_sin_val_8_i_V_2_7_fu_32334_p18,
        din7 => hw_sin_val_8_i_V_2_7_fu_32334_p18,
        din8 => hw_sin_val_8_i_V_2_7_fu_32334_p18,
        din9 => hw_sin_val_8_i_V_2_7_fu_32334_p18,
        din10 => hw_sin_val_8_i_V_2_7_fu_32334_p18,
        din11 => hw_sin_val_8_i_V_2_7_fu_32334_p18,
        din12 => hw_sin_val_8_i_V_2_7_fu_32334_p18,
        din13 => hw_sin_val_8_i_V_2_7_fu_32334_p18,
        din14 => hw_sin_val_8_i_V_2_7_fu_32334_p18,
        din15 => hw_sin_val_8_i_V_2_7_fu_32334_p18,
        din16 => sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg,
        dout => hw_sin_val_8_i_V_2_8_fu_32924_p18);

    get_trig_vals_mux_164_8_1_1_U180 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_3_7_fu_32371_p18,
        din1 => hw_sin_val_8_i_V_3_7_fu_32371_p18,
        din2 => hw_sin_val_8_i_V_3_7_fu_32371_p18,
        din3 => trunc_ln647_4_reg_45178,
        din4 => hw_sin_val_8_i_V_3_7_fu_32371_p18,
        din5 => hw_sin_val_8_i_V_3_7_fu_32371_p18,
        din6 => hw_sin_val_8_i_V_3_7_fu_32371_p18,
        din7 => hw_sin_val_8_i_V_3_7_fu_32371_p18,
        din8 => hw_sin_val_8_i_V_3_7_fu_32371_p18,
        din9 => hw_sin_val_8_i_V_3_7_fu_32371_p18,
        din10 => hw_sin_val_8_i_V_3_7_fu_32371_p18,
        din11 => hw_sin_val_8_i_V_3_7_fu_32371_p18,
        din12 => hw_sin_val_8_i_V_3_7_fu_32371_p18,
        din13 => hw_sin_val_8_i_V_3_7_fu_32371_p18,
        din14 => hw_sin_val_8_i_V_3_7_fu_32371_p18,
        din15 => hw_sin_val_8_i_V_3_7_fu_32371_p18,
        din16 => sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg,
        dout => hw_sin_val_8_i_V_3_8_fu_32960_p18);

    get_trig_vals_mux_164_8_1_1_U181 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_4_7_fu_32408_p18,
        din1 => hw_sin_val_8_i_V_4_7_fu_32408_p18,
        din2 => hw_sin_val_8_i_V_4_7_fu_32408_p18,
        din3 => hw_sin_val_8_i_V_4_7_fu_32408_p18,
        din4 => trunc_ln647_4_reg_45178,
        din5 => hw_sin_val_8_i_V_4_7_fu_32408_p18,
        din6 => hw_sin_val_8_i_V_4_7_fu_32408_p18,
        din7 => hw_sin_val_8_i_V_4_7_fu_32408_p18,
        din8 => hw_sin_val_8_i_V_4_7_fu_32408_p18,
        din9 => hw_sin_val_8_i_V_4_7_fu_32408_p18,
        din10 => hw_sin_val_8_i_V_4_7_fu_32408_p18,
        din11 => hw_sin_val_8_i_V_4_7_fu_32408_p18,
        din12 => hw_sin_val_8_i_V_4_7_fu_32408_p18,
        din13 => hw_sin_val_8_i_V_4_7_fu_32408_p18,
        din14 => hw_sin_val_8_i_V_4_7_fu_32408_p18,
        din15 => hw_sin_val_8_i_V_4_7_fu_32408_p18,
        din16 => sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg,
        dout => hw_sin_val_8_i_V_4_8_fu_32996_p18);

    get_trig_vals_mux_164_8_1_1_U182 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_5_7_fu_32445_p18,
        din1 => hw_sin_val_8_i_V_5_7_fu_32445_p18,
        din2 => hw_sin_val_8_i_V_5_7_fu_32445_p18,
        din3 => hw_sin_val_8_i_V_5_7_fu_32445_p18,
        din4 => hw_sin_val_8_i_V_5_7_fu_32445_p18,
        din5 => trunc_ln647_4_reg_45178,
        din6 => hw_sin_val_8_i_V_5_7_fu_32445_p18,
        din7 => hw_sin_val_8_i_V_5_7_fu_32445_p18,
        din8 => hw_sin_val_8_i_V_5_7_fu_32445_p18,
        din9 => hw_sin_val_8_i_V_5_7_fu_32445_p18,
        din10 => hw_sin_val_8_i_V_5_7_fu_32445_p18,
        din11 => hw_sin_val_8_i_V_5_7_fu_32445_p18,
        din12 => hw_sin_val_8_i_V_5_7_fu_32445_p18,
        din13 => hw_sin_val_8_i_V_5_7_fu_32445_p18,
        din14 => hw_sin_val_8_i_V_5_7_fu_32445_p18,
        din15 => hw_sin_val_8_i_V_5_7_fu_32445_p18,
        din16 => sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg,
        dout => hw_sin_val_8_i_V_5_8_fu_33032_p18);

    get_trig_vals_mux_164_8_1_1_U183 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_6_7_fu_32482_p18,
        din1 => hw_sin_val_8_i_V_6_7_fu_32482_p18,
        din2 => hw_sin_val_8_i_V_6_7_fu_32482_p18,
        din3 => hw_sin_val_8_i_V_6_7_fu_32482_p18,
        din4 => hw_sin_val_8_i_V_6_7_fu_32482_p18,
        din5 => hw_sin_val_8_i_V_6_7_fu_32482_p18,
        din6 => trunc_ln647_4_reg_45178,
        din7 => hw_sin_val_8_i_V_6_7_fu_32482_p18,
        din8 => hw_sin_val_8_i_V_6_7_fu_32482_p18,
        din9 => hw_sin_val_8_i_V_6_7_fu_32482_p18,
        din10 => hw_sin_val_8_i_V_6_7_fu_32482_p18,
        din11 => hw_sin_val_8_i_V_6_7_fu_32482_p18,
        din12 => hw_sin_val_8_i_V_6_7_fu_32482_p18,
        din13 => hw_sin_val_8_i_V_6_7_fu_32482_p18,
        din14 => hw_sin_val_8_i_V_6_7_fu_32482_p18,
        din15 => hw_sin_val_8_i_V_6_7_fu_32482_p18,
        din16 => sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg,
        dout => hw_sin_val_8_i_V_6_8_fu_33068_p18);

    get_trig_vals_mux_164_8_1_1_U184 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_7_7_fu_32519_p18,
        din1 => hw_sin_val_8_i_V_7_7_fu_32519_p18,
        din2 => hw_sin_val_8_i_V_7_7_fu_32519_p18,
        din3 => hw_sin_val_8_i_V_7_7_fu_32519_p18,
        din4 => hw_sin_val_8_i_V_7_7_fu_32519_p18,
        din5 => hw_sin_val_8_i_V_7_7_fu_32519_p18,
        din6 => hw_sin_val_8_i_V_7_7_fu_32519_p18,
        din7 => trunc_ln647_4_reg_45178,
        din8 => hw_sin_val_8_i_V_7_7_fu_32519_p18,
        din9 => hw_sin_val_8_i_V_7_7_fu_32519_p18,
        din10 => hw_sin_val_8_i_V_7_7_fu_32519_p18,
        din11 => hw_sin_val_8_i_V_7_7_fu_32519_p18,
        din12 => hw_sin_val_8_i_V_7_7_fu_32519_p18,
        din13 => hw_sin_val_8_i_V_7_7_fu_32519_p18,
        din14 => hw_sin_val_8_i_V_7_7_fu_32519_p18,
        din15 => hw_sin_val_8_i_V_7_7_fu_32519_p18,
        din16 => sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg,
        dout => hw_sin_val_8_i_V_7_8_fu_33104_p18);

    get_trig_vals_mux_164_8_1_1_U185 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_8_7_fu_32556_p18,
        din1 => hw_sin_val_8_i_V_8_7_fu_32556_p18,
        din2 => hw_sin_val_8_i_V_8_7_fu_32556_p18,
        din3 => hw_sin_val_8_i_V_8_7_fu_32556_p18,
        din4 => hw_sin_val_8_i_V_8_7_fu_32556_p18,
        din5 => hw_sin_val_8_i_V_8_7_fu_32556_p18,
        din6 => hw_sin_val_8_i_V_8_7_fu_32556_p18,
        din7 => hw_sin_val_8_i_V_8_7_fu_32556_p18,
        din8 => trunc_ln647_4_reg_45178,
        din9 => hw_sin_val_8_i_V_8_7_fu_32556_p18,
        din10 => hw_sin_val_8_i_V_8_7_fu_32556_p18,
        din11 => hw_sin_val_8_i_V_8_7_fu_32556_p18,
        din12 => hw_sin_val_8_i_V_8_7_fu_32556_p18,
        din13 => hw_sin_val_8_i_V_8_7_fu_32556_p18,
        din14 => hw_sin_val_8_i_V_8_7_fu_32556_p18,
        din15 => hw_sin_val_8_i_V_8_7_fu_32556_p18,
        din16 => sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg,
        dout => hw_sin_val_8_i_V_8_8_fu_33140_p18);

    get_trig_vals_mux_164_8_1_1_U186 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_9_7_fu_32593_p18,
        din1 => hw_sin_val_8_i_V_9_7_fu_32593_p18,
        din2 => hw_sin_val_8_i_V_9_7_fu_32593_p18,
        din3 => hw_sin_val_8_i_V_9_7_fu_32593_p18,
        din4 => hw_sin_val_8_i_V_9_7_fu_32593_p18,
        din5 => hw_sin_val_8_i_V_9_7_fu_32593_p18,
        din6 => hw_sin_val_8_i_V_9_7_fu_32593_p18,
        din7 => hw_sin_val_8_i_V_9_7_fu_32593_p18,
        din8 => hw_sin_val_8_i_V_9_7_fu_32593_p18,
        din9 => trunc_ln647_4_reg_45178,
        din10 => hw_sin_val_8_i_V_9_7_fu_32593_p18,
        din11 => hw_sin_val_8_i_V_9_7_fu_32593_p18,
        din12 => hw_sin_val_8_i_V_9_7_fu_32593_p18,
        din13 => hw_sin_val_8_i_V_9_7_fu_32593_p18,
        din14 => hw_sin_val_8_i_V_9_7_fu_32593_p18,
        din15 => hw_sin_val_8_i_V_9_7_fu_32593_p18,
        din16 => sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg,
        dout => hw_sin_val_8_i_V_9_8_fu_33176_p18);

    get_trig_vals_mux_164_8_1_1_U187 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_10_7_fu_32630_p18,
        din1 => hw_sin_val_8_i_V_10_7_fu_32630_p18,
        din2 => hw_sin_val_8_i_V_10_7_fu_32630_p18,
        din3 => hw_sin_val_8_i_V_10_7_fu_32630_p18,
        din4 => hw_sin_val_8_i_V_10_7_fu_32630_p18,
        din5 => hw_sin_val_8_i_V_10_7_fu_32630_p18,
        din6 => hw_sin_val_8_i_V_10_7_fu_32630_p18,
        din7 => hw_sin_val_8_i_V_10_7_fu_32630_p18,
        din8 => hw_sin_val_8_i_V_10_7_fu_32630_p18,
        din9 => hw_sin_val_8_i_V_10_7_fu_32630_p18,
        din10 => trunc_ln647_4_reg_45178,
        din11 => hw_sin_val_8_i_V_10_7_fu_32630_p18,
        din12 => hw_sin_val_8_i_V_10_7_fu_32630_p18,
        din13 => hw_sin_val_8_i_V_10_7_fu_32630_p18,
        din14 => hw_sin_val_8_i_V_10_7_fu_32630_p18,
        din15 => hw_sin_val_8_i_V_10_7_fu_32630_p18,
        din16 => sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg,
        dout => hw_sin_val_8_i_V_10_8_fu_33212_p18);

    get_trig_vals_mux_164_8_1_1_U188 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_11_7_fu_32667_p18,
        din1 => hw_sin_val_8_i_V_11_7_fu_32667_p18,
        din2 => hw_sin_val_8_i_V_11_7_fu_32667_p18,
        din3 => hw_sin_val_8_i_V_11_7_fu_32667_p18,
        din4 => hw_sin_val_8_i_V_11_7_fu_32667_p18,
        din5 => hw_sin_val_8_i_V_11_7_fu_32667_p18,
        din6 => hw_sin_val_8_i_V_11_7_fu_32667_p18,
        din7 => hw_sin_val_8_i_V_11_7_fu_32667_p18,
        din8 => hw_sin_val_8_i_V_11_7_fu_32667_p18,
        din9 => hw_sin_val_8_i_V_11_7_fu_32667_p18,
        din10 => hw_sin_val_8_i_V_11_7_fu_32667_p18,
        din11 => trunc_ln647_4_reg_45178,
        din12 => hw_sin_val_8_i_V_11_7_fu_32667_p18,
        din13 => hw_sin_val_8_i_V_11_7_fu_32667_p18,
        din14 => hw_sin_val_8_i_V_11_7_fu_32667_p18,
        din15 => hw_sin_val_8_i_V_11_7_fu_32667_p18,
        din16 => sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg,
        dout => hw_sin_val_8_i_V_11_8_fu_33248_p18);

    get_trig_vals_mux_164_8_1_1_U189 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_12_7_fu_32704_p18,
        din1 => hw_sin_val_8_i_V_12_7_fu_32704_p18,
        din2 => hw_sin_val_8_i_V_12_7_fu_32704_p18,
        din3 => hw_sin_val_8_i_V_12_7_fu_32704_p18,
        din4 => hw_sin_val_8_i_V_12_7_fu_32704_p18,
        din5 => hw_sin_val_8_i_V_12_7_fu_32704_p18,
        din6 => hw_sin_val_8_i_V_12_7_fu_32704_p18,
        din7 => hw_sin_val_8_i_V_12_7_fu_32704_p18,
        din8 => hw_sin_val_8_i_V_12_7_fu_32704_p18,
        din9 => hw_sin_val_8_i_V_12_7_fu_32704_p18,
        din10 => hw_sin_val_8_i_V_12_7_fu_32704_p18,
        din11 => hw_sin_val_8_i_V_12_7_fu_32704_p18,
        din12 => trunc_ln647_4_reg_45178,
        din13 => hw_sin_val_8_i_V_12_7_fu_32704_p18,
        din14 => hw_sin_val_8_i_V_12_7_fu_32704_p18,
        din15 => hw_sin_val_8_i_V_12_7_fu_32704_p18,
        din16 => sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg,
        dout => hw_sin_val_8_i_V_12_8_fu_33284_p18);

    get_trig_vals_mux_164_8_1_1_U190 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_13_7_fu_32741_p18,
        din1 => hw_sin_val_8_i_V_13_7_fu_32741_p18,
        din2 => hw_sin_val_8_i_V_13_7_fu_32741_p18,
        din3 => hw_sin_val_8_i_V_13_7_fu_32741_p18,
        din4 => hw_sin_val_8_i_V_13_7_fu_32741_p18,
        din5 => hw_sin_val_8_i_V_13_7_fu_32741_p18,
        din6 => hw_sin_val_8_i_V_13_7_fu_32741_p18,
        din7 => hw_sin_val_8_i_V_13_7_fu_32741_p18,
        din8 => hw_sin_val_8_i_V_13_7_fu_32741_p18,
        din9 => hw_sin_val_8_i_V_13_7_fu_32741_p18,
        din10 => hw_sin_val_8_i_V_13_7_fu_32741_p18,
        din11 => hw_sin_val_8_i_V_13_7_fu_32741_p18,
        din12 => hw_sin_val_8_i_V_13_7_fu_32741_p18,
        din13 => trunc_ln647_4_reg_45178,
        din14 => hw_sin_val_8_i_V_13_7_fu_32741_p18,
        din15 => hw_sin_val_8_i_V_13_7_fu_32741_p18,
        din16 => sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg,
        dout => hw_sin_val_8_i_V_13_8_fu_33320_p18);

    get_trig_vals_mux_164_8_1_1_U191 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_14_7_fu_32778_p18,
        din1 => hw_sin_val_8_i_V_14_7_fu_32778_p18,
        din2 => hw_sin_val_8_i_V_14_7_fu_32778_p18,
        din3 => hw_sin_val_8_i_V_14_7_fu_32778_p18,
        din4 => hw_sin_val_8_i_V_14_7_fu_32778_p18,
        din5 => hw_sin_val_8_i_V_14_7_fu_32778_p18,
        din6 => hw_sin_val_8_i_V_14_7_fu_32778_p18,
        din7 => hw_sin_val_8_i_V_14_7_fu_32778_p18,
        din8 => hw_sin_val_8_i_V_14_7_fu_32778_p18,
        din9 => hw_sin_val_8_i_V_14_7_fu_32778_p18,
        din10 => hw_sin_val_8_i_V_14_7_fu_32778_p18,
        din11 => hw_sin_val_8_i_V_14_7_fu_32778_p18,
        din12 => hw_sin_val_8_i_V_14_7_fu_32778_p18,
        din13 => hw_sin_val_8_i_V_14_7_fu_32778_p18,
        din14 => trunc_ln647_4_reg_45178,
        din15 => hw_sin_val_8_i_V_14_7_fu_32778_p18,
        din16 => sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg,
        dout => hw_sin_val_8_i_V_14_8_fu_33356_p18);

    get_trig_vals_mux_164_8_1_1_U192 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_15_7_fu_32815_p18,
        din1 => hw_sin_val_8_i_V_15_7_fu_32815_p18,
        din2 => hw_sin_val_8_i_V_15_7_fu_32815_p18,
        din3 => hw_sin_val_8_i_V_15_7_fu_32815_p18,
        din4 => hw_sin_val_8_i_V_15_7_fu_32815_p18,
        din5 => hw_sin_val_8_i_V_15_7_fu_32815_p18,
        din6 => hw_sin_val_8_i_V_15_7_fu_32815_p18,
        din7 => hw_sin_val_8_i_V_15_7_fu_32815_p18,
        din8 => hw_sin_val_8_i_V_15_7_fu_32815_p18,
        din9 => hw_sin_val_8_i_V_15_7_fu_32815_p18,
        din10 => hw_sin_val_8_i_V_15_7_fu_32815_p18,
        din11 => hw_sin_val_8_i_V_15_7_fu_32815_p18,
        din12 => hw_sin_val_8_i_V_15_7_fu_32815_p18,
        din13 => hw_sin_val_8_i_V_15_7_fu_32815_p18,
        din14 => hw_sin_val_8_i_V_15_7_fu_32815_p18,
        din15 => trunc_ln647_4_reg_45178,
        din16 => sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg,
        dout => hw_sin_val_8_i_V_15_8_fu_33392_p18);

    get_trig_vals_mux_164_8_1_1_U193 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => sext_ln647_10_fu_33462_p1,
        din1 => hw_cos_val_8_i_V_0_4_reg_45268,
        din2 => hw_cos_val_8_i_V_0_4_reg_45268,
        din3 => hw_cos_val_8_i_V_0_4_reg_45268,
        din4 => hw_cos_val_8_i_V_0_4_reg_45268,
        din5 => hw_cos_val_8_i_V_0_4_reg_45268,
        din6 => hw_cos_val_8_i_V_0_4_reg_45268,
        din7 => hw_cos_val_8_i_V_0_4_reg_45268,
        din8 => hw_cos_val_8_i_V_0_4_reg_45268,
        din9 => hw_cos_val_8_i_V_0_4_reg_45268,
        din10 => hw_cos_val_8_i_V_0_4_reg_45268,
        din11 => hw_cos_val_8_i_V_0_4_reg_45268,
        din12 => hw_cos_val_8_i_V_0_4_reg_45268,
        din13 => hw_cos_val_8_i_V_0_4_reg_45268,
        din14 => hw_cos_val_8_i_V_0_4_reg_45268,
        din15 => hw_cos_val_8_i_V_0_4_reg_45268,
        din16 => cos_rom_sel_5_V_read_reg_42738_pp0_iter4_reg,
        dout => hw_cos_val_8_i_V_0_5_fu_33465_p18);

    get_trig_vals_mux_164_8_1_1_U194 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_1_4_reg_45287,
        din1 => sext_ln647_10_fu_33462_p1,
        din2 => hw_cos_val_8_i_V_1_4_reg_45287,
        din3 => hw_cos_val_8_i_V_1_4_reg_45287,
        din4 => hw_cos_val_8_i_V_1_4_reg_45287,
        din5 => hw_cos_val_8_i_V_1_4_reg_45287,
        din6 => hw_cos_val_8_i_V_1_4_reg_45287,
        din7 => hw_cos_val_8_i_V_1_4_reg_45287,
        din8 => hw_cos_val_8_i_V_1_4_reg_45287,
        din9 => hw_cos_val_8_i_V_1_4_reg_45287,
        din10 => hw_cos_val_8_i_V_1_4_reg_45287,
        din11 => hw_cos_val_8_i_V_1_4_reg_45287,
        din12 => hw_cos_val_8_i_V_1_4_reg_45287,
        din13 => hw_cos_val_8_i_V_1_4_reg_45287,
        din14 => hw_cos_val_8_i_V_1_4_reg_45287,
        din15 => hw_cos_val_8_i_V_1_4_reg_45287,
        din16 => cos_rom_sel_5_V_read_reg_42738_pp0_iter4_reg,
        dout => hw_cos_val_8_i_V_1_5_fu_33487_p18);

    get_trig_vals_mux_164_8_1_1_U195 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_2_4_reg_45306,
        din1 => hw_cos_val_8_i_V_2_4_reg_45306,
        din2 => sext_ln647_10_fu_33462_p1,
        din3 => hw_cos_val_8_i_V_2_4_reg_45306,
        din4 => hw_cos_val_8_i_V_2_4_reg_45306,
        din5 => hw_cos_val_8_i_V_2_4_reg_45306,
        din6 => hw_cos_val_8_i_V_2_4_reg_45306,
        din7 => hw_cos_val_8_i_V_2_4_reg_45306,
        din8 => hw_cos_val_8_i_V_2_4_reg_45306,
        din9 => hw_cos_val_8_i_V_2_4_reg_45306,
        din10 => hw_cos_val_8_i_V_2_4_reg_45306,
        din11 => hw_cos_val_8_i_V_2_4_reg_45306,
        din12 => hw_cos_val_8_i_V_2_4_reg_45306,
        din13 => hw_cos_val_8_i_V_2_4_reg_45306,
        din14 => hw_cos_val_8_i_V_2_4_reg_45306,
        din15 => hw_cos_val_8_i_V_2_4_reg_45306,
        din16 => cos_rom_sel_5_V_read_reg_42738_pp0_iter4_reg,
        dout => hw_cos_val_8_i_V_2_5_fu_33509_p18);

    get_trig_vals_mux_164_8_1_1_U196 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_3_4_reg_45325,
        din1 => hw_cos_val_8_i_V_3_4_reg_45325,
        din2 => hw_cos_val_8_i_V_3_4_reg_45325,
        din3 => sext_ln647_10_fu_33462_p1,
        din4 => hw_cos_val_8_i_V_3_4_reg_45325,
        din5 => hw_cos_val_8_i_V_3_4_reg_45325,
        din6 => hw_cos_val_8_i_V_3_4_reg_45325,
        din7 => hw_cos_val_8_i_V_3_4_reg_45325,
        din8 => hw_cos_val_8_i_V_3_4_reg_45325,
        din9 => hw_cos_val_8_i_V_3_4_reg_45325,
        din10 => hw_cos_val_8_i_V_3_4_reg_45325,
        din11 => hw_cos_val_8_i_V_3_4_reg_45325,
        din12 => hw_cos_val_8_i_V_3_4_reg_45325,
        din13 => hw_cos_val_8_i_V_3_4_reg_45325,
        din14 => hw_cos_val_8_i_V_3_4_reg_45325,
        din15 => hw_cos_val_8_i_V_3_4_reg_45325,
        din16 => cos_rom_sel_5_V_read_reg_42738_pp0_iter4_reg,
        dout => hw_cos_val_8_i_V_3_5_fu_33531_p18);

    get_trig_vals_mux_164_8_1_1_U197 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_4_4_reg_45344,
        din1 => hw_cos_val_8_i_V_4_4_reg_45344,
        din2 => hw_cos_val_8_i_V_4_4_reg_45344,
        din3 => hw_cos_val_8_i_V_4_4_reg_45344,
        din4 => sext_ln647_10_fu_33462_p1,
        din5 => hw_cos_val_8_i_V_4_4_reg_45344,
        din6 => hw_cos_val_8_i_V_4_4_reg_45344,
        din7 => hw_cos_val_8_i_V_4_4_reg_45344,
        din8 => hw_cos_val_8_i_V_4_4_reg_45344,
        din9 => hw_cos_val_8_i_V_4_4_reg_45344,
        din10 => hw_cos_val_8_i_V_4_4_reg_45344,
        din11 => hw_cos_val_8_i_V_4_4_reg_45344,
        din12 => hw_cos_val_8_i_V_4_4_reg_45344,
        din13 => hw_cos_val_8_i_V_4_4_reg_45344,
        din14 => hw_cos_val_8_i_V_4_4_reg_45344,
        din15 => hw_cos_val_8_i_V_4_4_reg_45344,
        din16 => cos_rom_sel_5_V_read_reg_42738_pp0_iter4_reg,
        dout => hw_cos_val_8_i_V_4_5_fu_33553_p18);

    get_trig_vals_mux_164_8_1_1_U198 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_5_4_reg_45363,
        din1 => hw_cos_val_8_i_V_5_4_reg_45363,
        din2 => hw_cos_val_8_i_V_5_4_reg_45363,
        din3 => hw_cos_val_8_i_V_5_4_reg_45363,
        din4 => hw_cos_val_8_i_V_5_4_reg_45363,
        din5 => sext_ln647_10_fu_33462_p1,
        din6 => hw_cos_val_8_i_V_5_4_reg_45363,
        din7 => hw_cos_val_8_i_V_5_4_reg_45363,
        din8 => hw_cos_val_8_i_V_5_4_reg_45363,
        din9 => hw_cos_val_8_i_V_5_4_reg_45363,
        din10 => hw_cos_val_8_i_V_5_4_reg_45363,
        din11 => hw_cos_val_8_i_V_5_4_reg_45363,
        din12 => hw_cos_val_8_i_V_5_4_reg_45363,
        din13 => hw_cos_val_8_i_V_5_4_reg_45363,
        din14 => hw_cos_val_8_i_V_5_4_reg_45363,
        din15 => hw_cos_val_8_i_V_5_4_reg_45363,
        din16 => cos_rom_sel_5_V_read_reg_42738_pp0_iter4_reg,
        dout => hw_cos_val_8_i_V_5_5_fu_33575_p18);

    get_trig_vals_mux_164_8_1_1_U199 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_6_4_reg_45382,
        din1 => hw_cos_val_8_i_V_6_4_reg_45382,
        din2 => hw_cos_val_8_i_V_6_4_reg_45382,
        din3 => hw_cos_val_8_i_V_6_4_reg_45382,
        din4 => hw_cos_val_8_i_V_6_4_reg_45382,
        din5 => hw_cos_val_8_i_V_6_4_reg_45382,
        din6 => sext_ln647_10_fu_33462_p1,
        din7 => hw_cos_val_8_i_V_6_4_reg_45382,
        din8 => hw_cos_val_8_i_V_6_4_reg_45382,
        din9 => hw_cos_val_8_i_V_6_4_reg_45382,
        din10 => hw_cos_val_8_i_V_6_4_reg_45382,
        din11 => hw_cos_val_8_i_V_6_4_reg_45382,
        din12 => hw_cos_val_8_i_V_6_4_reg_45382,
        din13 => hw_cos_val_8_i_V_6_4_reg_45382,
        din14 => hw_cos_val_8_i_V_6_4_reg_45382,
        din15 => hw_cos_val_8_i_V_6_4_reg_45382,
        din16 => cos_rom_sel_5_V_read_reg_42738_pp0_iter4_reg,
        dout => hw_cos_val_8_i_V_6_5_fu_33597_p18);

    get_trig_vals_mux_164_8_1_1_U200 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_7_4_reg_45401,
        din1 => hw_cos_val_8_i_V_7_4_reg_45401,
        din2 => hw_cos_val_8_i_V_7_4_reg_45401,
        din3 => hw_cos_val_8_i_V_7_4_reg_45401,
        din4 => hw_cos_val_8_i_V_7_4_reg_45401,
        din5 => hw_cos_val_8_i_V_7_4_reg_45401,
        din6 => hw_cos_val_8_i_V_7_4_reg_45401,
        din7 => sext_ln647_10_fu_33462_p1,
        din8 => hw_cos_val_8_i_V_7_4_reg_45401,
        din9 => hw_cos_val_8_i_V_7_4_reg_45401,
        din10 => hw_cos_val_8_i_V_7_4_reg_45401,
        din11 => hw_cos_val_8_i_V_7_4_reg_45401,
        din12 => hw_cos_val_8_i_V_7_4_reg_45401,
        din13 => hw_cos_val_8_i_V_7_4_reg_45401,
        din14 => hw_cos_val_8_i_V_7_4_reg_45401,
        din15 => hw_cos_val_8_i_V_7_4_reg_45401,
        din16 => cos_rom_sel_5_V_read_reg_42738_pp0_iter4_reg,
        dout => hw_cos_val_8_i_V_7_5_fu_33619_p18);

    get_trig_vals_mux_164_8_1_1_U201 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_8_4_reg_45420,
        din1 => hw_cos_val_8_i_V_8_4_reg_45420,
        din2 => hw_cos_val_8_i_V_8_4_reg_45420,
        din3 => hw_cos_val_8_i_V_8_4_reg_45420,
        din4 => hw_cos_val_8_i_V_8_4_reg_45420,
        din5 => hw_cos_val_8_i_V_8_4_reg_45420,
        din6 => hw_cos_val_8_i_V_8_4_reg_45420,
        din7 => hw_cos_val_8_i_V_8_4_reg_45420,
        din8 => sext_ln647_10_fu_33462_p1,
        din9 => hw_cos_val_8_i_V_8_4_reg_45420,
        din10 => hw_cos_val_8_i_V_8_4_reg_45420,
        din11 => hw_cos_val_8_i_V_8_4_reg_45420,
        din12 => hw_cos_val_8_i_V_8_4_reg_45420,
        din13 => hw_cos_val_8_i_V_8_4_reg_45420,
        din14 => hw_cos_val_8_i_V_8_4_reg_45420,
        din15 => hw_cos_val_8_i_V_8_4_reg_45420,
        din16 => cos_rom_sel_5_V_read_reg_42738_pp0_iter4_reg,
        dout => hw_cos_val_8_i_V_8_5_fu_33641_p18);

    get_trig_vals_mux_164_8_1_1_U202 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_9_4_reg_45439,
        din1 => hw_cos_val_8_i_V_9_4_reg_45439,
        din2 => hw_cos_val_8_i_V_9_4_reg_45439,
        din3 => hw_cos_val_8_i_V_9_4_reg_45439,
        din4 => hw_cos_val_8_i_V_9_4_reg_45439,
        din5 => hw_cos_val_8_i_V_9_4_reg_45439,
        din6 => hw_cos_val_8_i_V_9_4_reg_45439,
        din7 => hw_cos_val_8_i_V_9_4_reg_45439,
        din8 => hw_cos_val_8_i_V_9_4_reg_45439,
        din9 => sext_ln647_10_fu_33462_p1,
        din10 => hw_cos_val_8_i_V_9_4_reg_45439,
        din11 => hw_cos_val_8_i_V_9_4_reg_45439,
        din12 => hw_cos_val_8_i_V_9_4_reg_45439,
        din13 => hw_cos_val_8_i_V_9_4_reg_45439,
        din14 => hw_cos_val_8_i_V_9_4_reg_45439,
        din15 => hw_cos_val_8_i_V_9_4_reg_45439,
        din16 => cos_rom_sel_5_V_read_reg_42738_pp0_iter4_reg,
        dout => hw_cos_val_8_i_V_9_5_fu_33663_p18);

    get_trig_vals_mux_164_8_1_1_U203 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_10_4_reg_45458,
        din1 => hw_cos_val_8_i_V_10_4_reg_45458,
        din2 => hw_cos_val_8_i_V_10_4_reg_45458,
        din3 => hw_cos_val_8_i_V_10_4_reg_45458,
        din4 => hw_cos_val_8_i_V_10_4_reg_45458,
        din5 => hw_cos_val_8_i_V_10_4_reg_45458,
        din6 => hw_cos_val_8_i_V_10_4_reg_45458,
        din7 => hw_cos_val_8_i_V_10_4_reg_45458,
        din8 => hw_cos_val_8_i_V_10_4_reg_45458,
        din9 => hw_cos_val_8_i_V_10_4_reg_45458,
        din10 => sext_ln647_10_fu_33462_p1,
        din11 => hw_cos_val_8_i_V_10_4_reg_45458,
        din12 => hw_cos_val_8_i_V_10_4_reg_45458,
        din13 => hw_cos_val_8_i_V_10_4_reg_45458,
        din14 => hw_cos_val_8_i_V_10_4_reg_45458,
        din15 => hw_cos_val_8_i_V_10_4_reg_45458,
        din16 => cos_rom_sel_5_V_read_reg_42738_pp0_iter4_reg,
        dout => hw_cos_val_8_i_V_10_5_fu_33685_p18);

    get_trig_vals_mux_164_8_1_1_U204 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_11_4_reg_45477,
        din1 => hw_cos_val_8_i_V_11_4_reg_45477,
        din2 => hw_cos_val_8_i_V_11_4_reg_45477,
        din3 => hw_cos_val_8_i_V_11_4_reg_45477,
        din4 => hw_cos_val_8_i_V_11_4_reg_45477,
        din5 => hw_cos_val_8_i_V_11_4_reg_45477,
        din6 => hw_cos_val_8_i_V_11_4_reg_45477,
        din7 => hw_cos_val_8_i_V_11_4_reg_45477,
        din8 => hw_cos_val_8_i_V_11_4_reg_45477,
        din9 => hw_cos_val_8_i_V_11_4_reg_45477,
        din10 => hw_cos_val_8_i_V_11_4_reg_45477,
        din11 => sext_ln647_10_fu_33462_p1,
        din12 => hw_cos_val_8_i_V_11_4_reg_45477,
        din13 => hw_cos_val_8_i_V_11_4_reg_45477,
        din14 => hw_cos_val_8_i_V_11_4_reg_45477,
        din15 => hw_cos_val_8_i_V_11_4_reg_45477,
        din16 => cos_rom_sel_5_V_read_reg_42738_pp0_iter4_reg,
        dout => hw_cos_val_8_i_V_11_5_fu_33707_p18);

    get_trig_vals_mux_164_8_1_1_U205 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_12_4_reg_45496,
        din1 => hw_cos_val_8_i_V_12_4_reg_45496,
        din2 => hw_cos_val_8_i_V_12_4_reg_45496,
        din3 => hw_cos_val_8_i_V_12_4_reg_45496,
        din4 => hw_cos_val_8_i_V_12_4_reg_45496,
        din5 => hw_cos_val_8_i_V_12_4_reg_45496,
        din6 => hw_cos_val_8_i_V_12_4_reg_45496,
        din7 => hw_cos_val_8_i_V_12_4_reg_45496,
        din8 => hw_cos_val_8_i_V_12_4_reg_45496,
        din9 => hw_cos_val_8_i_V_12_4_reg_45496,
        din10 => hw_cos_val_8_i_V_12_4_reg_45496,
        din11 => hw_cos_val_8_i_V_12_4_reg_45496,
        din12 => sext_ln647_10_fu_33462_p1,
        din13 => hw_cos_val_8_i_V_12_4_reg_45496,
        din14 => hw_cos_val_8_i_V_12_4_reg_45496,
        din15 => hw_cos_val_8_i_V_12_4_reg_45496,
        din16 => cos_rom_sel_5_V_read_reg_42738_pp0_iter4_reg,
        dout => hw_cos_val_8_i_V_12_5_fu_33729_p18);

    get_trig_vals_mux_164_8_1_1_U206 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_13_4_reg_45515,
        din1 => hw_cos_val_8_i_V_13_4_reg_45515,
        din2 => hw_cos_val_8_i_V_13_4_reg_45515,
        din3 => hw_cos_val_8_i_V_13_4_reg_45515,
        din4 => hw_cos_val_8_i_V_13_4_reg_45515,
        din5 => hw_cos_val_8_i_V_13_4_reg_45515,
        din6 => hw_cos_val_8_i_V_13_4_reg_45515,
        din7 => hw_cos_val_8_i_V_13_4_reg_45515,
        din8 => hw_cos_val_8_i_V_13_4_reg_45515,
        din9 => hw_cos_val_8_i_V_13_4_reg_45515,
        din10 => hw_cos_val_8_i_V_13_4_reg_45515,
        din11 => hw_cos_val_8_i_V_13_4_reg_45515,
        din12 => hw_cos_val_8_i_V_13_4_reg_45515,
        din13 => sext_ln647_10_fu_33462_p1,
        din14 => hw_cos_val_8_i_V_13_4_reg_45515,
        din15 => hw_cos_val_8_i_V_13_4_reg_45515,
        din16 => cos_rom_sel_5_V_read_reg_42738_pp0_iter4_reg,
        dout => hw_cos_val_8_i_V_13_5_fu_33751_p18);

    get_trig_vals_mux_164_8_1_1_U207 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_14_4_reg_45534,
        din1 => hw_cos_val_8_i_V_14_4_reg_45534,
        din2 => hw_cos_val_8_i_V_14_4_reg_45534,
        din3 => hw_cos_val_8_i_V_14_4_reg_45534,
        din4 => hw_cos_val_8_i_V_14_4_reg_45534,
        din5 => hw_cos_val_8_i_V_14_4_reg_45534,
        din6 => hw_cos_val_8_i_V_14_4_reg_45534,
        din7 => hw_cos_val_8_i_V_14_4_reg_45534,
        din8 => hw_cos_val_8_i_V_14_4_reg_45534,
        din9 => hw_cos_val_8_i_V_14_4_reg_45534,
        din10 => hw_cos_val_8_i_V_14_4_reg_45534,
        din11 => hw_cos_val_8_i_V_14_4_reg_45534,
        din12 => hw_cos_val_8_i_V_14_4_reg_45534,
        din13 => hw_cos_val_8_i_V_14_4_reg_45534,
        din14 => sext_ln647_10_fu_33462_p1,
        din15 => hw_cos_val_8_i_V_14_4_reg_45534,
        din16 => cos_rom_sel_5_V_read_reg_42738_pp0_iter4_reg,
        dout => hw_cos_val_8_i_V_14_5_fu_33773_p18);

    get_trig_vals_mux_164_8_1_1_U208 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_15_4_reg_45553,
        din1 => hw_cos_val_8_i_V_15_4_reg_45553,
        din2 => hw_cos_val_8_i_V_15_4_reg_45553,
        din3 => hw_cos_val_8_i_V_15_4_reg_45553,
        din4 => hw_cos_val_8_i_V_15_4_reg_45553,
        din5 => hw_cos_val_8_i_V_15_4_reg_45553,
        din6 => hw_cos_val_8_i_V_15_4_reg_45553,
        din7 => hw_cos_val_8_i_V_15_4_reg_45553,
        din8 => hw_cos_val_8_i_V_15_4_reg_45553,
        din9 => hw_cos_val_8_i_V_15_4_reg_45553,
        din10 => hw_cos_val_8_i_V_15_4_reg_45553,
        din11 => hw_cos_val_8_i_V_15_4_reg_45553,
        din12 => hw_cos_val_8_i_V_15_4_reg_45553,
        din13 => hw_cos_val_8_i_V_15_4_reg_45553,
        din14 => hw_cos_val_8_i_V_15_4_reg_45553,
        din15 => sext_ln647_10_fu_33462_p1,
        din16 => cos_rom_sel_5_V_read_reg_42738_pp0_iter4_reg,
        dout => hw_cos_val_8_i_V_15_5_fu_33795_p18);

    get_trig_vals_mux_164_8_1_1_U209 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => trunc_ln647_11_reg_44784_pp0_iter4_reg,
        din1 => hw_cos_val_8_i_V_0_5_fu_33465_p18,
        din2 => hw_cos_val_8_i_V_0_5_fu_33465_p18,
        din3 => hw_cos_val_8_i_V_0_5_fu_33465_p18,
        din4 => hw_cos_val_8_i_V_0_5_fu_33465_p18,
        din5 => hw_cos_val_8_i_V_0_5_fu_33465_p18,
        din6 => hw_cos_val_8_i_V_0_5_fu_33465_p18,
        din7 => hw_cos_val_8_i_V_0_5_fu_33465_p18,
        din8 => hw_cos_val_8_i_V_0_5_fu_33465_p18,
        din9 => hw_cos_val_8_i_V_0_5_fu_33465_p18,
        din10 => hw_cos_val_8_i_V_0_5_fu_33465_p18,
        din11 => hw_cos_val_8_i_V_0_5_fu_33465_p18,
        din12 => hw_cos_val_8_i_V_0_5_fu_33465_p18,
        din13 => hw_cos_val_8_i_V_0_5_fu_33465_p18,
        din14 => hw_cos_val_8_i_V_0_5_fu_33465_p18,
        din15 => hw_cos_val_8_i_V_0_5_fu_33465_p18,
        din16 => cos_rom_sel_6_V_read_reg_42718_pp0_iter4_reg,
        dout => hw_cos_val_8_i_V_0_6_fu_33817_p18);

    get_trig_vals_mux_164_8_1_1_U210 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_1_5_fu_33487_p18,
        din1 => trunc_ln647_11_reg_44784_pp0_iter4_reg,
        din2 => hw_cos_val_8_i_V_1_5_fu_33487_p18,
        din3 => hw_cos_val_8_i_V_1_5_fu_33487_p18,
        din4 => hw_cos_val_8_i_V_1_5_fu_33487_p18,
        din5 => hw_cos_val_8_i_V_1_5_fu_33487_p18,
        din6 => hw_cos_val_8_i_V_1_5_fu_33487_p18,
        din7 => hw_cos_val_8_i_V_1_5_fu_33487_p18,
        din8 => hw_cos_val_8_i_V_1_5_fu_33487_p18,
        din9 => hw_cos_val_8_i_V_1_5_fu_33487_p18,
        din10 => hw_cos_val_8_i_V_1_5_fu_33487_p18,
        din11 => hw_cos_val_8_i_V_1_5_fu_33487_p18,
        din12 => hw_cos_val_8_i_V_1_5_fu_33487_p18,
        din13 => hw_cos_val_8_i_V_1_5_fu_33487_p18,
        din14 => hw_cos_val_8_i_V_1_5_fu_33487_p18,
        din15 => hw_cos_val_8_i_V_1_5_fu_33487_p18,
        din16 => cos_rom_sel_6_V_read_reg_42718_pp0_iter4_reg,
        dout => hw_cos_val_8_i_V_1_6_fu_33853_p18);

    get_trig_vals_mux_164_8_1_1_U211 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_2_5_fu_33509_p18,
        din1 => hw_cos_val_8_i_V_2_5_fu_33509_p18,
        din2 => trunc_ln647_11_reg_44784_pp0_iter4_reg,
        din3 => hw_cos_val_8_i_V_2_5_fu_33509_p18,
        din4 => hw_cos_val_8_i_V_2_5_fu_33509_p18,
        din5 => hw_cos_val_8_i_V_2_5_fu_33509_p18,
        din6 => hw_cos_val_8_i_V_2_5_fu_33509_p18,
        din7 => hw_cos_val_8_i_V_2_5_fu_33509_p18,
        din8 => hw_cos_val_8_i_V_2_5_fu_33509_p18,
        din9 => hw_cos_val_8_i_V_2_5_fu_33509_p18,
        din10 => hw_cos_val_8_i_V_2_5_fu_33509_p18,
        din11 => hw_cos_val_8_i_V_2_5_fu_33509_p18,
        din12 => hw_cos_val_8_i_V_2_5_fu_33509_p18,
        din13 => hw_cos_val_8_i_V_2_5_fu_33509_p18,
        din14 => hw_cos_val_8_i_V_2_5_fu_33509_p18,
        din15 => hw_cos_val_8_i_V_2_5_fu_33509_p18,
        din16 => cos_rom_sel_6_V_read_reg_42718_pp0_iter4_reg,
        dout => hw_cos_val_8_i_V_2_6_fu_33889_p18);

    get_trig_vals_mux_164_8_1_1_U212 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_3_5_fu_33531_p18,
        din1 => hw_cos_val_8_i_V_3_5_fu_33531_p18,
        din2 => hw_cos_val_8_i_V_3_5_fu_33531_p18,
        din3 => trunc_ln647_11_reg_44784_pp0_iter4_reg,
        din4 => hw_cos_val_8_i_V_3_5_fu_33531_p18,
        din5 => hw_cos_val_8_i_V_3_5_fu_33531_p18,
        din6 => hw_cos_val_8_i_V_3_5_fu_33531_p18,
        din7 => hw_cos_val_8_i_V_3_5_fu_33531_p18,
        din8 => hw_cos_val_8_i_V_3_5_fu_33531_p18,
        din9 => hw_cos_val_8_i_V_3_5_fu_33531_p18,
        din10 => hw_cos_val_8_i_V_3_5_fu_33531_p18,
        din11 => hw_cos_val_8_i_V_3_5_fu_33531_p18,
        din12 => hw_cos_val_8_i_V_3_5_fu_33531_p18,
        din13 => hw_cos_val_8_i_V_3_5_fu_33531_p18,
        din14 => hw_cos_val_8_i_V_3_5_fu_33531_p18,
        din15 => hw_cos_val_8_i_V_3_5_fu_33531_p18,
        din16 => cos_rom_sel_6_V_read_reg_42718_pp0_iter4_reg,
        dout => hw_cos_val_8_i_V_3_6_fu_33925_p18);

    get_trig_vals_mux_164_8_1_1_U213 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_4_5_fu_33553_p18,
        din1 => hw_cos_val_8_i_V_4_5_fu_33553_p18,
        din2 => hw_cos_val_8_i_V_4_5_fu_33553_p18,
        din3 => hw_cos_val_8_i_V_4_5_fu_33553_p18,
        din4 => trunc_ln647_11_reg_44784_pp0_iter4_reg,
        din5 => hw_cos_val_8_i_V_4_5_fu_33553_p18,
        din6 => hw_cos_val_8_i_V_4_5_fu_33553_p18,
        din7 => hw_cos_val_8_i_V_4_5_fu_33553_p18,
        din8 => hw_cos_val_8_i_V_4_5_fu_33553_p18,
        din9 => hw_cos_val_8_i_V_4_5_fu_33553_p18,
        din10 => hw_cos_val_8_i_V_4_5_fu_33553_p18,
        din11 => hw_cos_val_8_i_V_4_5_fu_33553_p18,
        din12 => hw_cos_val_8_i_V_4_5_fu_33553_p18,
        din13 => hw_cos_val_8_i_V_4_5_fu_33553_p18,
        din14 => hw_cos_val_8_i_V_4_5_fu_33553_p18,
        din15 => hw_cos_val_8_i_V_4_5_fu_33553_p18,
        din16 => cos_rom_sel_6_V_read_reg_42718_pp0_iter4_reg,
        dout => hw_cos_val_8_i_V_4_6_fu_33961_p18);

    get_trig_vals_mux_164_8_1_1_U214 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_5_5_fu_33575_p18,
        din1 => hw_cos_val_8_i_V_5_5_fu_33575_p18,
        din2 => hw_cos_val_8_i_V_5_5_fu_33575_p18,
        din3 => hw_cos_val_8_i_V_5_5_fu_33575_p18,
        din4 => hw_cos_val_8_i_V_5_5_fu_33575_p18,
        din5 => trunc_ln647_11_reg_44784_pp0_iter4_reg,
        din6 => hw_cos_val_8_i_V_5_5_fu_33575_p18,
        din7 => hw_cos_val_8_i_V_5_5_fu_33575_p18,
        din8 => hw_cos_val_8_i_V_5_5_fu_33575_p18,
        din9 => hw_cos_val_8_i_V_5_5_fu_33575_p18,
        din10 => hw_cos_val_8_i_V_5_5_fu_33575_p18,
        din11 => hw_cos_val_8_i_V_5_5_fu_33575_p18,
        din12 => hw_cos_val_8_i_V_5_5_fu_33575_p18,
        din13 => hw_cos_val_8_i_V_5_5_fu_33575_p18,
        din14 => hw_cos_val_8_i_V_5_5_fu_33575_p18,
        din15 => hw_cos_val_8_i_V_5_5_fu_33575_p18,
        din16 => cos_rom_sel_6_V_read_reg_42718_pp0_iter4_reg,
        dout => hw_cos_val_8_i_V_5_6_fu_33997_p18);

    get_trig_vals_mux_164_8_1_1_U215 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_6_5_fu_33597_p18,
        din1 => hw_cos_val_8_i_V_6_5_fu_33597_p18,
        din2 => hw_cos_val_8_i_V_6_5_fu_33597_p18,
        din3 => hw_cos_val_8_i_V_6_5_fu_33597_p18,
        din4 => hw_cos_val_8_i_V_6_5_fu_33597_p18,
        din5 => hw_cos_val_8_i_V_6_5_fu_33597_p18,
        din6 => trunc_ln647_11_reg_44784_pp0_iter4_reg,
        din7 => hw_cos_val_8_i_V_6_5_fu_33597_p18,
        din8 => hw_cos_val_8_i_V_6_5_fu_33597_p18,
        din9 => hw_cos_val_8_i_V_6_5_fu_33597_p18,
        din10 => hw_cos_val_8_i_V_6_5_fu_33597_p18,
        din11 => hw_cos_val_8_i_V_6_5_fu_33597_p18,
        din12 => hw_cos_val_8_i_V_6_5_fu_33597_p18,
        din13 => hw_cos_val_8_i_V_6_5_fu_33597_p18,
        din14 => hw_cos_val_8_i_V_6_5_fu_33597_p18,
        din15 => hw_cos_val_8_i_V_6_5_fu_33597_p18,
        din16 => cos_rom_sel_6_V_read_reg_42718_pp0_iter4_reg,
        dout => hw_cos_val_8_i_V_6_6_fu_34033_p18);

    get_trig_vals_mux_164_8_1_1_U216 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_7_5_fu_33619_p18,
        din1 => hw_cos_val_8_i_V_7_5_fu_33619_p18,
        din2 => hw_cos_val_8_i_V_7_5_fu_33619_p18,
        din3 => hw_cos_val_8_i_V_7_5_fu_33619_p18,
        din4 => hw_cos_val_8_i_V_7_5_fu_33619_p18,
        din5 => hw_cos_val_8_i_V_7_5_fu_33619_p18,
        din6 => hw_cos_val_8_i_V_7_5_fu_33619_p18,
        din7 => trunc_ln647_11_reg_44784_pp0_iter4_reg,
        din8 => hw_cos_val_8_i_V_7_5_fu_33619_p18,
        din9 => hw_cos_val_8_i_V_7_5_fu_33619_p18,
        din10 => hw_cos_val_8_i_V_7_5_fu_33619_p18,
        din11 => hw_cos_val_8_i_V_7_5_fu_33619_p18,
        din12 => hw_cos_val_8_i_V_7_5_fu_33619_p18,
        din13 => hw_cos_val_8_i_V_7_5_fu_33619_p18,
        din14 => hw_cos_val_8_i_V_7_5_fu_33619_p18,
        din15 => hw_cos_val_8_i_V_7_5_fu_33619_p18,
        din16 => cos_rom_sel_6_V_read_reg_42718_pp0_iter4_reg,
        dout => hw_cos_val_8_i_V_7_6_fu_34069_p18);

    get_trig_vals_mux_164_8_1_1_U217 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_8_5_fu_33641_p18,
        din1 => hw_cos_val_8_i_V_8_5_fu_33641_p18,
        din2 => hw_cos_val_8_i_V_8_5_fu_33641_p18,
        din3 => hw_cos_val_8_i_V_8_5_fu_33641_p18,
        din4 => hw_cos_val_8_i_V_8_5_fu_33641_p18,
        din5 => hw_cos_val_8_i_V_8_5_fu_33641_p18,
        din6 => hw_cos_val_8_i_V_8_5_fu_33641_p18,
        din7 => hw_cos_val_8_i_V_8_5_fu_33641_p18,
        din8 => trunc_ln647_11_reg_44784_pp0_iter4_reg,
        din9 => hw_cos_val_8_i_V_8_5_fu_33641_p18,
        din10 => hw_cos_val_8_i_V_8_5_fu_33641_p18,
        din11 => hw_cos_val_8_i_V_8_5_fu_33641_p18,
        din12 => hw_cos_val_8_i_V_8_5_fu_33641_p18,
        din13 => hw_cos_val_8_i_V_8_5_fu_33641_p18,
        din14 => hw_cos_val_8_i_V_8_5_fu_33641_p18,
        din15 => hw_cos_val_8_i_V_8_5_fu_33641_p18,
        din16 => cos_rom_sel_6_V_read_reg_42718_pp0_iter4_reg,
        dout => hw_cos_val_8_i_V_8_6_fu_34105_p18);

    get_trig_vals_mux_164_8_1_1_U218 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_9_5_fu_33663_p18,
        din1 => hw_cos_val_8_i_V_9_5_fu_33663_p18,
        din2 => hw_cos_val_8_i_V_9_5_fu_33663_p18,
        din3 => hw_cos_val_8_i_V_9_5_fu_33663_p18,
        din4 => hw_cos_val_8_i_V_9_5_fu_33663_p18,
        din5 => hw_cos_val_8_i_V_9_5_fu_33663_p18,
        din6 => hw_cos_val_8_i_V_9_5_fu_33663_p18,
        din7 => hw_cos_val_8_i_V_9_5_fu_33663_p18,
        din8 => hw_cos_val_8_i_V_9_5_fu_33663_p18,
        din9 => trunc_ln647_11_reg_44784_pp0_iter4_reg,
        din10 => hw_cos_val_8_i_V_9_5_fu_33663_p18,
        din11 => hw_cos_val_8_i_V_9_5_fu_33663_p18,
        din12 => hw_cos_val_8_i_V_9_5_fu_33663_p18,
        din13 => hw_cos_val_8_i_V_9_5_fu_33663_p18,
        din14 => hw_cos_val_8_i_V_9_5_fu_33663_p18,
        din15 => hw_cos_val_8_i_V_9_5_fu_33663_p18,
        din16 => cos_rom_sel_6_V_read_reg_42718_pp0_iter4_reg,
        dout => hw_cos_val_8_i_V_9_6_fu_34141_p18);

    get_trig_vals_mux_164_8_1_1_U219 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_10_5_fu_33685_p18,
        din1 => hw_cos_val_8_i_V_10_5_fu_33685_p18,
        din2 => hw_cos_val_8_i_V_10_5_fu_33685_p18,
        din3 => hw_cos_val_8_i_V_10_5_fu_33685_p18,
        din4 => hw_cos_val_8_i_V_10_5_fu_33685_p18,
        din5 => hw_cos_val_8_i_V_10_5_fu_33685_p18,
        din6 => hw_cos_val_8_i_V_10_5_fu_33685_p18,
        din7 => hw_cos_val_8_i_V_10_5_fu_33685_p18,
        din8 => hw_cos_val_8_i_V_10_5_fu_33685_p18,
        din9 => hw_cos_val_8_i_V_10_5_fu_33685_p18,
        din10 => trunc_ln647_11_reg_44784_pp0_iter4_reg,
        din11 => hw_cos_val_8_i_V_10_5_fu_33685_p18,
        din12 => hw_cos_val_8_i_V_10_5_fu_33685_p18,
        din13 => hw_cos_val_8_i_V_10_5_fu_33685_p18,
        din14 => hw_cos_val_8_i_V_10_5_fu_33685_p18,
        din15 => hw_cos_val_8_i_V_10_5_fu_33685_p18,
        din16 => cos_rom_sel_6_V_read_reg_42718_pp0_iter4_reg,
        dout => hw_cos_val_8_i_V_10_6_fu_34177_p18);

    get_trig_vals_mux_164_8_1_1_U220 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_11_5_fu_33707_p18,
        din1 => hw_cos_val_8_i_V_11_5_fu_33707_p18,
        din2 => hw_cos_val_8_i_V_11_5_fu_33707_p18,
        din3 => hw_cos_val_8_i_V_11_5_fu_33707_p18,
        din4 => hw_cos_val_8_i_V_11_5_fu_33707_p18,
        din5 => hw_cos_val_8_i_V_11_5_fu_33707_p18,
        din6 => hw_cos_val_8_i_V_11_5_fu_33707_p18,
        din7 => hw_cos_val_8_i_V_11_5_fu_33707_p18,
        din8 => hw_cos_val_8_i_V_11_5_fu_33707_p18,
        din9 => hw_cos_val_8_i_V_11_5_fu_33707_p18,
        din10 => hw_cos_val_8_i_V_11_5_fu_33707_p18,
        din11 => trunc_ln647_11_reg_44784_pp0_iter4_reg,
        din12 => hw_cos_val_8_i_V_11_5_fu_33707_p18,
        din13 => hw_cos_val_8_i_V_11_5_fu_33707_p18,
        din14 => hw_cos_val_8_i_V_11_5_fu_33707_p18,
        din15 => hw_cos_val_8_i_V_11_5_fu_33707_p18,
        din16 => cos_rom_sel_6_V_read_reg_42718_pp0_iter4_reg,
        dout => hw_cos_val_8_i_V_11_6_fu_34213_p18);

    get_trig_vals_mux_164_8_1_1_U221 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_12_5_fu_33729_p18,
        din1 => hw_cos_val_8_i_V_12_5_fu_33729_p18,
        din2 => hw_cos_val_8_i_V_12_5_fu_33729_p18,
        din3 => hw_cos_val_8_i_V_12_5_fu_33729_p18,
        din4 => hw_cos_val_8_i_V_12_5_fu_33729_p18,
        din5 => hw_cos_val_8_i_V_12_5_fu_33729_p18,
        din6 => hw_cos_val_8_i_V_12_5_fu_33729_p18,
        din7 => hw_cos_val_8_i_V_12_5_fu_33729_p18,
        din8 => hw_cos_val_8_i_V_12_5_fu_33729_p18,
        din9 => hw_cos_val_8_i_V_12_5_fu_33729_p18,
        din10 => hw_cos_val_8_i_V_12_5_fu_33729_p18,
        din11 => hw_cos_val_8_i_V_12_5_fu_33729_p18,
        din12 => trunc_ln647_11_reg_44784_pp0_iter4_reg,
        din13 => hw_cos_val_8_i_V_12_5_fu_33729_p18,
        din14 => hw_cos_val_8_i_V_12_5_fu_33729_p18,
        din15 => hw_cos_val_8_i_V_12_5_fu_33729_p18,
        din16 => cos_rom_sel_6_V_read_reg_42718_pp0_iter4_reg,
        dout => hw_cos_val_8_i_V_12_6_fu_34249_p18);

    get_trig_vals_mux_164_8_1_1_U222 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_13_5_fu_33751_p18,
        din1 => hw_cos_val_8_i_V_13_5_fu_33751_p18,
        din2 => hw_cos_val_8_i_V_13_5_fu_33751_p18,
        din3 => hw_cos_val_8_i_V_13_5_fu_33751_p18,
        din4 => hw_cos_val_8_i_V_13_5_fu_33751_p18,
        din5 => hw_cos_val_8_i_V_13_5_fu_33751_p18,
        din6 => hw_cos_val_8_i_V_13_5_fu_33751_p18,
        din7 => hw_cos_val_8_i_V_13_5_fu_33751_p18,
        din8 => hw_cos_val_8_i_V_13_5_fu_33751_p18,
        din9 => hw_cos_val_8_i_V_13_5_fu_33751_p18,
        din10 => hw_cos_val_8_i_V_13_5_fu_33751_p18,
        din11 => hw_cos_val_8_i_V_13_5_fu_33751_p18,
        din12 => hw_cos_val_8_i_V_13_5_fu_33751_p18,
        din13 => trunc_ln647_11_reg_44784_pp0_iter4_reg,
        din14 => hw_cos_val_8_i_V_13_5_fu_33751_p18,
        din15 => hw_cos_val_8_i_V_13_5_fu_33751_p18,
        din16 => cos_rom_sel_6_V_read_reg_42718_pp0_iter4_reg,
        dout => hw_cos_val_8_i_V_13_6_fu_34285_p18);

    get_trig_vals_mux_164_8_1_1_U223 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_14_5_fu_33773_p18,
        din1 => hw_cos_val_8_i_V_14_5_fu_33773_p18,
        din2 => hw_cos_val_8_i_V_14_5_fu_33773_p18,
        din3 => hw_cos_val_8_i_V_14_5_fu_33773_p18,
        din4 => hw_cos_val_8_i_V_14_5_fu_33773_p18,
        din5 => hw_cos_val_8_i_V_14_5_fu_33773_p18,
        din6 => hw_cos_val_8_i_V_14_5_fu_33773_p18,
        din7 => hw_cos_val_8_i_V_14_5_fu_33773_p18,
        din8 => hw_cos_val_8_i_V_14_5_fu_33773_p18,
        din9 => hw_cos_val_8_i_V_14_5_fu_33773_p18,
        din10 => hw_cos_val_8_i_V_14_5_fu_33773_p18,
        din11 => hw_cos_val_8_i_V_14_5_fu_33773_p18,
        din12 => hw_cos_val_8_i_V_14_5_fu_33773_p18,
        din13 => hw_cos_val_8_i_V_14_5_fu_33773_p18,
        din14 => trunc_ln647_11_reg_44784_pp0_iter4_reg,
        din15 => hw_cos_val_8_i_V_14_5_fu_33773_p18,
        din16 => cos_rom_sel_6_V_read_reg_42718_pp0_iter4_reg,
        dout => hw_cos_val_8_i_V_14_6_fu_34321_p18);

    get_trig_vals_mux_164_8_1_1_U224 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_15_5_fu_33795_p18,
        din1 => hw_cos_val_8_i_V_15_5_fu_33795_p18,
        din2 => hw_cos_val_8_i_V_15_5_fu_33795_p18,
        din3 => hw_cos_val_8_i_V_15_5_fu_33795_p18,
        din4 => hw_cos_val_8_i_V_15_5_fu_33795_p18,
        din5 => hw_cos_val_8_i_V_15_5_fu_33795_p18,
        din6 => hw_cos_val_8_i_V_15_5_fu_33795_p18,
        din7 => hw_cos_val_8_i_V_15_5_fu_33795_p18,
        din8 => hw_cos_val_8_i_V_15_5_fu_33795_p18,
        din9 => hw_cos_val_8_i_V_15_5_fu_33795_p18,
        din10 => hw_cos_val_8_i_V_15_5_fu_33795_p18,
        din11 => hw_cos_val_8_i_V_15_5_fu_33795_p18,
        din12 => hw_cos_val_8_i_V_15_5_fu_33795_p18,
        din13 => hw_cos_val_8_i_V_15_5_fu_33795_p18,
        din14 => hw_cos_val_8_i_V_15_5_fu_33795_p18,
        din15 => trunc_ln647_11_reg_44784_pp0_iter4_reg,
        din16 => cos_rom_sel_6_V_read_reg_42718_pp0_iter4_reg,
        dout => hw_cos_val_8_i_V_15_6_fu_34357_p18);

    get_trig_vals_mux_164_8_1_1_U225 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => sext_ln647_11_fu_34393_p1,
        din1 => hw_cos_val_8_i_V_0_6_fu_33817_p18,
        din2 => hw_cos_val_8_i_V_0_6_fu_33817_p18,
        din3 => hw_cos_val_8_i_V_0_6_fu_33817_p18,
        din4 => hw_cos_val_8_i_V_0_6_fu_33817_p18,
        din5 => hw_cos_val_8_i_V_0_6_fu_33817_p18,
        din6 => hw_cos_val_8_i_V_0_6_fu_33817_p18,
        din7 => hw_cos_val_8_i_V_0_6_fu_33817_p18,
        din8 => hw_cos_val_8_i_V_0_6_fu_33817_p18,
        din9 => hw_cos_val_8_i_V_0_6_fu_33817_p18,
        din10 => hw_cos_val_8_i_V_0_6_fu_33817_p18,
        din11 => hw_cos_val_8_i_V_0_6_fu_33817_p18,
        din12 => hw_cos_val_8_i_V_0_6_fu_33817_p18,
        din13 => hw_cos_val_8_i_V_0_6_fu_33817_p18,
        din14 => hw_cos_val_8_i_V_0_6_fu_33817_p18,
        din15 => hw_cos_val_8_i_V_0_6_fu_33817_p18,
        din16 => cos_rom_sel_7_V_read_reg_42698_pp0_iter4_reg,
        dout => hw_cos_val_8_i_V_0_7_fu_34396_p18);

    get_trig_vals_mux_164_8_1_1_U226 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_1_6_fu_33853_p18,
        din1 => sext_ln647_11_fu_34393_p1,
        din2 => hw_cos_val_8_i_V_1_6_fu_33853_p18,
        din3 => hw_cos_val_8_i_V_1_6_fu_33853_p18,
        din4 => hw_cos_val_8_i_V_1_6_fu_33853_p18,
        din5 => hw_cos_val_8_i_V_1_6_fu_33853_p18,
        din6 => hw_cos_val_8_i_V_1_6_fu_33853_p18,
        din7 => hw_cos_val_8_i_V_1_6_fu_33853_p18,
        din8 => hw_cos_val_8_i_V_1_6_fu_33853_p18,
        din9 => hw_cos_val_8_i_V_1_6_fu_33853_p18,
        din10 => hw_cos_val_8_i_V_1_6_fu_33853_p18,
        din11 => hw_cos_val_8_i_V_1_6_fu_33853_p18,
        din12 => hw_cos_val_8_i_V_1_6_fu_33853_p18,
        din13 => hw_cos_val_8_i_V_1_6_fu_33853_p18,
        din14 => hw_cos_val_8_i_V_1_6_fu_33853_p18,
        din15 => hw_cos_val_8_i_V_1_6_fu_33853_p18,
        din16 => cos_rom_sel_7_V_read_reg_42698_pp0_iter4_reg,
        dout => hw_cos_val_8_i_V_1_7_fu_34433_p18);

    get_trig_vals_mux_164_8_1_1_U227 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_2_6_fu_33889_p18,
        din1 => hw_cos_val_8_i_V_2_6_fu_33889_p18,
        din2 => sext_ln647_11_fu_34393_p1,
        din3 => hw_cos_val_8_i_V_2_6_fu_33889_p18,
        din4 => hw_cos_val_8_i_V_2_6_fu_33889_p18,
        din5 => hw_cos_val_8_i_V_2_6_fu_33889_p18,
        din6 => hw_cos_val_8_i_V_2_6_fu_33889_p18,
        din7 => hw_cos_val_8_i_V_2_6_fu_33889_p18,
        din8 => hw_cos_val_8_i_V_2_6_fu_33889_p18,
        din9 => hw_cos_val_8_i_V_2_6_fu_33889_p18,
        din10 => hw_cos_val_8_i_V_2_6_fu_33889_p18,
        din11 => hw_cos_val_8_i_V_2_6_fu_33889_p18,
        din12 => hw_cos_val_8_i_V_2_6_fu_33889_p18,
        din13 => hw_cos_val_8_i_V_2_6_fu_33889_p18,
        din14 => hw_cos_val_8_i_V_2_6_fu_33889_p18,
        din15 => hw_cos_val_8_i_V_2_6_fu_33889_p18,
        din16 => cos_rom_sel_7_V_read_reg_42698_pp0_iter4_reg,
        dout => hw_cos_val_8_i_V_2_7_fu_34470_p18);

    get_trig_vals_mux_164_8_1_1_U228 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_3_6_fu_33925_p18,
        din1 => hw_cos_val_8_i_V_3_6_fu_33925_p18,
        din2 => hw_cos_val_8_i_V_3_6_fu_33925_p18,
        din3 => sext_ln647_11_fu_34393_p1,
        din4 => hw_cos_val_8_i_V_3_6_fu_33925_p18,
        din5 => hw_cos_val_8_i_V_3_6_fu_33925_p18,
        din6 => hw_cos_val_8_i_V_3_6_fu_33925_p18,
        din7 => hw_cos_val_8_i_V_3_6_fu_33925_p18,
        din8 => hw_cos_val_8_i_V_3_6_fu_33925_p18,
        din9 => hw_cos_val_8_i_V_3_6_fu_33925_p18,
        din10 => hw_cos_val_8_i_V_3_6_fu_33925_p18,
        din11 => hw_cos_val_8_i_V_3_6_fu_33925_p18,
        din12 => hw_cos_val_8_i_V_3_6_fu_33925_p18,
        din13 => hw_cos_val_8_i_V_3_6_fu_33925_p18,
        din14 => hw_cos_val_8_i_V_3_6_fu_33925_p18,
        din15 => hw_cos_val_8_i_V_3_6_fu_33925_p18,
        din16 => cos_rom_sel_7_V_read_reg_42698_pp0_iter4_reg,
        dout => hw_cos_val_8_i_V_3_7_fu_34507_p18);

    get_trig_vals_mux_164_8_1_1_U229 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_4_6_fu_33961_p18,
        din1 => hw_cos_val_8_i_V_4_6_fu_33961_p18,
        din2 => hw_cos_val_8_i_V_4_6_fu_33961_p18,
        din3 => hw_cos_val_8_i_V_4_6_fu_33961_p18,
        din4 => sext_ln647_11_fu_34393_p1,
        din5 => hw_cos_val_8_i_V_4_6_fu_33961_p18,
        din6 => hw_cos_val_8_i_V_4_6_fu_33961_p18,
        din7 => hw_cos_val_8_i_V_4_6_fu_33961_p18,
        din8 => hw_cos_val_8_i_V_4_6_fu_33961_p18,
        din9 => hw_cos_val_8_i_V_4_6_fu_33961_p18,
        din10 => hw_cos_val_8_i_V_4_6_fu_33961_p18,
        din11 => hw_cos_val_8_i_V_4_6_fu_33961_p18,
        din12 => hw_cos_val_8_i_V_4_6_fu_33961_p18,
        din13 => hw_cos_val_8_i_V_4_6_fu_33961_p18,
        din14 => hw_cos_val_8_i_V_4_6_fu_33961_p18,
        din15 => hw_cos_val_8_i_V_4_6_fu_33961_p18,
        din16 => cos_rom_sel_7_V_read_reg_42698_pp0_iter4_reg,
        dout => hw_cos_val_8_i_V_4_7_fu_34544_p18);

    get_trig_vals_mux_164_8_1_1_U230 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_5_6_fu_33997_p18,
        din1 => hw_cos_val_8_i_V_5_6_fu_33997_p18,
        din2 => hw_cos_val_8_i_V_5_6_fu_33997_p18,
        din3 => hw_cos_val_8_i_V_5_6_fu_33997_p18,
        din4 => hw_cos_val_8_i_V_5_6_fu_33997_p18,
        din5 => sext_ln647_11_fu_34393_p1,
        din6 => hw_cos_val_8_i_V_5_6_fu_33997_p18,
        din7 => hw_cos_val_8_i_V_5_6_fu_33997_p18,
        din8 => hw_cos_val_8_i_V_5_6_fu_33997_p18,
        din9 => hw_cos_val_8_i_V_5_6_fu_33997_p18,
        din10 => hw_cos_val_8_i_V_5_6_fu_33997_p18,
        din11 => hw_cos_val_8_i_V_5_6_fu_33997_p18,
        din12 => hw_cos_val_8_i_V_5_6_fu_33997_p18,
        din13 => hw_cos_val_8_i_V_5_6_fu_33997_p18,
        din14 => hw_cos_val_8_i_V_5_6_fu_33997_p18,
        din15 => hw_cos_val_8_i_V_5_6_fu_33997_p18,
        din16 => cos_rom_sel_7_V_read_reg_42698_pp0_iter4_reg,
        dout => hw_cos_val_8_i_V_5_7_fu_34581_p18);

    get_trig_vals_mux_164_8_1_1_U231 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_6_6_fu_34033_p18,
        din1 => hw_cos_val_8_i_V_6_6_fu_34033_p18,
        din2 => hw_cos_val_8_i_V_6_6_fu_34033_p18,
        din3 => hw_cos_val_8_i_V_6_6_fu_34033_p18,
        din4 => hw_cos_val_8_i_V_6_6_fu_34033_p18,
        din5 => hw_cos_val_8_i_V_6_6_fu_34033_p18,
        din6 => sext_ln647_11_fu_34393_p1,
        din7 => hw_cos_val_8_i_V_6_6_fu_34033_p18,
        din8 => hw_cos_val_8_i_V_6_6_fu_34033_p18,
        din9 => hw_cos_val_8_i_V_6_6_fu_34033_p18,
        din10 => hw_cos_val_8_i_V_6_6_fu_34033_p18,
        din11 => hw_cos_val_8_i_V_6_6_fu_34033_p18,
        din12 => hw_cos_val_8_i_V_6_6_fu_34033_p18,
        din13 => hw_cos_val_8_i_V_6_6_fu_34033_p18,
        din14 => hw_cos_val_8_i_V_6_6_fu_34033_p18,
        din15 => hw_cos_val_8_i_V_6_6_fu_34033_p18,
        din16 => cos_rom_sel_7_V_read_reg_42698_pp0_iter4_reg,
        dout => hw_cos_val_8_i_V_6_7_fu_34618_p18);

    get_trig_vals_mux_164_8_1_1_U232 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_7_6_fu_34069_p18,
        din1 => hw_cos_val_8_i_V_7_6_fu_34069_p18,
        din2 => hw_cos_val_8_i_V_7_6_fu_34069_p18,
        din3 => hw_cos_val_8_i_V_7_6_fu_34069_p18,
        din4 => hw_cos_val_8_i_V_7_6_fu_34069_p18,
        din5 => hw_cos_val_8_i_V_7_6_fu_34069_p18,
        din6 => hw_cos_val_8_i_V_7_6_fu_34069_p18,
        din7 => sext_ln647_11_fu_34393_p1,
        din8 => hw_cos_val_8_i_V_7_6_fu_34069_p18,
        din9 => hw_cos_val_8_i_V_7_6_fu_34069_p18,
        din10 => hw_cos_val_8_i_V_7_6_fu_34069_p18,
        din11 => hw_cos_val_8_i_V_7_6_fu_34069_p18,
        din12 => hw_cos_val_8_i_V_7_6_fu_34069_p18,
        din13 => hw_cos_val_8_i_V_7_6_fu_34069_p18,
        din14 => hw_cos_val_8_i_V_7_6_fu_34069_p18,
        din15 => hw_cos_val_8_i_V_7_6_fu_34069_p18,
        din16 => cos_rom_sel_7_V_read_reg_42698_pp0_iter4_reg,
        dout => hw_cos_val_8_i_V_7_7_fu_34655_p18);

    get_trig_vals_mux_164_8_1_1_U233 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_8_6_fu_34105_p18,
        din1 => hw_cos_val_8_i_V_8_6_fu_34105_p18,
        din2 => hw_cos_val_8_i_V_8_6_fu_34105_p18,
        din3 => hw_cos_val_8_i_V_8_6_fu_34105_p18,
        din4 => hw_cos_val_8_i_V_8_6_fu_34105_p18,
        din5 => hw_cos_val_8_i_V_8_6_fu_34105_p18,
        din6 => hw_cos_val_8_i_V_8_6_fu_34105_p18,
        din7 => hw_cos_val_8_i_V_8_6_fu_34105_p18,
        din8 => sext_ln647_11_fu_34393_p1,
        din9 => hw_cos_val_8_i_V_8_6_fu_34105_p18,
        din10 => hw_cos_val_8_i_V_8_6_fu_34105_p18,
        din11 => hw_cos_val_8_i_V_8_6_fu_34105_p18,
        din12 => hw_cos_val_8_i_V_8_6_fu_34105_p18,
        din13 => hw_cos_val_8_i_V_8_6_fu_34105_p18,
        din14 => hw_cos_val_8_i_V_8_6_fu_34105_p18,
        din15 => hw_cos_val_8_i_V_8_6_fu_34105_p18,
        din16 => cos_rom_sel_7_V_read_reg_42698_pp0_iter4_reg,
        dout => hw_cos_val_8_i_V_8_7_fu_34692_p18);

    get_trig_vals_mux_164_8_1_1_U234 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_9_6_fu_34141_p18,
        din1 => hw_cos_val_8_i_V_9_6_fu_34141_p18,
        din2 => hw_cos_val_8_i_V_9_6_fu_34141_p18,
        din3 => hw_cos_val_8_i_V_9_6_fu_34141_p18,
        din4 => hw_cos_val_8_i_V_9_6_fu_34141_p18,
        din5 => hw_cos_val_8_i_V_9_6_fu_34141_p18,
        din6 => hw_cos_val_8_i_V_9_6_fu_34141_p18,
        din7 => hw_cos_val_8_i_V_9_6_fu_34141_p18,
        din8 => hw_cos_val_8_i_V_9_6_fu_34141_p18,
        din9 => sext_ln647_11_fu_34393_p1,
        din10 => hw_cos_val_8_i_V_9_6_fu_34141_p18,
        din11 => hw_cos_val_8_i_V_9_6_fu_34141_p18,
        din12 => hw_cos_val_8_i_V_9_6_fu_34141_p18,
        din13 => hw_cos_val_8_i_V_9_6_fu_34141_p18,
        din14 => hw_cos_val_8_i_V_9_6_fu_34141_p18,
        din15 => hw_cos_val_8_i_V_9_6_fu_34141_p18,
        din16 => cos_rom_sel_7_V_read_reg_42698_pp0_iter4_reg,
        dout => hw_cos_val_8_i_V_9_7_fu_34729_p18);

    get_trig_vals_mux_164_8_1_1_U235 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_10_6_fu_34177_p18,
        din1 => hw_cos_val_8_i_V_10_6_fu_34177_p18,
        din2 => hw_cos_val_8_i_V_10_6_fu_34177_p18,
        din3 => hw_cos_val_8_i_V_10_6_fu_34177_p18,
        din4 => hw_cos_val_8_i_V_10_6_fu_34177_p18,
        din5 => hw_cos_val_8_i_V_10_6_fu_34177_p18,
        din6 => hw_cos_val_8_i_V_10_6_fu_34177_p18,
        din7 => hw_cos_val_8_i_V_10_6_fu_34177_p18,
        din8 => hw_cos_val_8_i_V_10_6_fu_34177_p18,
        din9 => hw_cos_val_8_i_V_10_6_fu_34177_p18,
        din10 => sext_ln647_11_fu_34393_p1,
        din11 => hw_cos_val_8_i_V_10_6_fu_34177_p18,
        din12 => hw_cos_val_8_i_V_10_6_fu_34177_p18,
        din13 => hw_cos_val_8_i_V_10_6_fu_34177_p18,
        din14 => hw_cos_val_8_i_V_10_6_fu_34177_p18,
        din15 => hw_cos_val_8_i_V_10_6_fu_34177_p18,
        din16 => cos_rom_sel_7_V_read_reg_42698_pp0_iter4_reg,
        dout => hw_cos_val_8_i_V_10_7_fu_34766_p18);

    get_trig_vals_mux_164_8_1_1_U236 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_11_6_fu_34213_p18,
        din1 => hw_cos_val_8_i_V_11_6_fu_34213_p18,
        din2 => hw_cos_val_8_i_V_11_6_fu_34213_p18,
        din3 => hw_cos_val_8_i_V_11_6_fu_34213_p18,
        din4 => hw_cos_val_8_i_V_11_6_fu_34213_p18,
        din5 => hw_cos_val_8_i_V_11_6_fu_34213_p18,
        din6 => hw_cos_val_8_i_V_11_6_fu_34213_p18,
        din7 => hw_cos_val_8_i_V_11_6_fu_34213_p18,
        din8 => hw_cos_val_8_i_V_11_6_fu_34213_p18,
        din9 => hw_cos_val_8_i_V_11_6_fu_34213_p18,
        din10 => hw_cos_val_8_i_V_11_6_fu_34213_p18,
        din11 => sext_ln647_11_fu_34393_p1,
        din12 => hw_cos_val_8_i_V_11_6_fu_34213_p18,
        din13 => hw_cos_val_8_i_V_11_6_fu_34213_p18,
        din14 => hw_cos_val_8_i_V_11_6_fu_34213_p18,
        din15 => hw_cos_val_8_i_V_11_6_fu_34213_p18,
        din16 => cos_rom_sel_7_V_read_reg_42698_pp0_iter4_reg,
        dout => hw_cos_val_8_i_V_11_7_fu_34803_p18);

    get_trig_vals_mux_164_8_1_1_U237 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_12_6_fu_34249_p18,
        din1 => hw_cos_val_8_i_V_12_6_fu_34249_p18,
        din2 => hw_cos_val_8_i_V_12_6_fu_34249_p18,
        din3 => hw_cos_val_8_i_V_12_6_fu_34249_p18,
        din4 => hw_cos_val_8_i_V_12_6_fu_34249_p18,
        din5 => hw_cos_val_8_i_V_12_6_fu_34249_p18,
        din6 => hw_cos_val_8_i_V_12_6_fu_34249_p18,
        din7 => hw_cos_val_8_i_V_12_6_fu_34249_p18,
        din8 => hw_cos_val_8_i_V_12_6_fu_34249_p18,
        din9 => hw_cos_val_8_i_V_12_6_fu_34249_p18,
        din10 => hw_cos_val_8_i_V_12_6_fu_34249_p18,
        din11 => hw_cos_val_8_i_V_12_6_fu_34249_p18,
        din12 => sext_ln647_11_fu_34393_p1,
        din13 => hw_cos_val_8_i_V_12_6_fu_34249_p18,
        din14 => hw_cos_val_8_i_V_12_6_fu_34249_p18,
        din15 => hw_cos_val_8_i_V_12_6_fu_34249_p18,
        din16 => cos_rom_sel_7_V_read_reg_42698_pp0_iter4_reg,
        dout => hw_cos_val_8_i_V_12_7_fu_34840_p18);

    get_trig_vals_mux_164_8_1_1_U238 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_13_6_fu_34285_p18,
        din1 => hw_cos_val_8_i_V_13_6_fu_34285_p18,
        din2 => hw_cos_val_8_i_V_13_6_fu_34285_p18,
        din3 => hw_cos_val_8_i_V_13_6_fu_34285_p18,
        din4 => hw_cos_val_8_i_V_13_6_fu_34285_p18,
        din5 => hw_cos_val_8_i_V_13_6_fu_34285_p18,
        din6 => hw_cos_val_8_i_V_13_6_fu_34285_p18,
        din7 => hw_cos_val_8_i_V_13_6_fu_34285_p18,
        din8 => hw_cos_val_8_i_V_13_6_fu_34285_p18,
        din9 => hw_cos_val_8_i_V_13_6_fu_34285_p18,
        din10 => hw_cos_val_8_i_V_13_6_fu_34285_p18,
        din11 => hw_cos_val_8_i_V_13_6_fu_34285_p18,
        din12 => hw_cos_val_8_i_V_13_6_fu_34285_p18,
        din13 => sext_ln647_11_fu_34393_p1,
        din14 => hw_cos_val_8_i_V_13_6_fu_34285_p18,
        din15 => hw_cos_val_8_i_V_13_6_fu_34285_p18,
        din16 => cos_rom_sel_7_V_read_reg_42698_pp0_iter4_reg,
        dout => hw_cos_val_8_i_V_13_7_fu_34877_p18);

    get_trig_vals_mux_164_8_1_1_U239 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_14_6_fu_34321_p18,
        din1 => hw_cos_val_8_i_V_14_6_fu_34321_p18,
        din2 => hw_cos_val_8_i_V_14_6_fu_34321_p18,
        din3 => hw_cos_val_8_i_V_14_6_fu_34321_p18,
        din4 => hw_cos_val_8_i_V_14_6_fu_34321_p18,
        din5 => hw_cos_val_8_i_V_14_6_fu_34321_p18,
        din6 => hw_cos_val_8_i_V_14_6_fu_34321_p18,
        din7 => hw_cos_val_8_i_V_14_6_fu_34321_p18,
        din8 => hw_cos_val_8_i_V_14_6_fu_34321_p18,
        din9 => hw_cos_val_8_i_V_14_6_fu_34321_p18,
        din10 => hw_cos_val_8_i_V_14_6_fu_34321_p18,
        din11 => hw_cos_val_8_i_V_14_6_fu_34321_p18,
        din12 => hw_cos_val_8_i_V_14_6_fu_34321_p18,
        din13 => hw_cos_val_8_i_V_14_6_fu_34321_p18,
        din14 => sext_ln647_11_fu_34393_p1,
        din15 => hw_cos_val_8_i_V_14_6_fu_34321_p18,
        din16 => cos_rom_sel_7_V_read_reg_42698_pp0_iter4_reg,
        dout => hw_cos_val_8_i_V_14_7_fu_34914_p18);

    get_trig_vals_mux_164_8_1_1_U240 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_15_6_fu_34357_p18,
        din1 => hw_cos_val_8_i_V_15_6_fu_34357_p18,
        din2 => hw_cos_val_8_i_V_15_6_fu_34357_p18,
        din3 => hw_cos_val_8_i_V_15_6_fu_34357_p18,
        din4 => hw_cos_val_8_i_V_15_6_fu_34357_p18,
        din5 => hw_cos_val_8_i_V_15_6_fu_34357_p18,
        din6 => hw_cos_val_8_i_V_15_6_fu_34357_p18,
        din7 => hw_cos_val_8_i_V_15_6_fu_34357_p18,
        din8 => hw_cos_val_8_i_V_15_6_fu_34357_p18,
        din9 => hw_cos_val_8_i_V_15_6_fu_34357_p18,
        din10 => hw_cos_val_8_i_V_15_6_fu_34357_p18,
        din11 => hw_cos_val_8_i_V_15_6_fu_34357_p18,
        din12 => hw_cos_val_8_i_V_15_6_fu_34357_p18,
        din13 => hw_cos_val_8_i_V_15_6_fu_34357_p18,
        din14 => hw_cos_val_8_i_V_15_6_fu_34357_p18,
        din15 => sext_ln647_11_fu_34393_p1,
        din16 => cos_rom_sel_7_V_read_reg_42698_pp0_iter4_reg,
        dout => hw_cos_val_8_i_V_15_7_fu_34951_p18);

    get_trig_vals_mux_164_8_1_1_U241 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => trunc_ln647_12_reg_45577,
        din1 => hw_cos_val_8_i_V_0_7_fu_34396_p18,
        din2 => hw_cos_val_8_i_V_0_7_fu_34396_p18,
        din3 => hw_cos_val_8_i_V_0_7_fu_34396_p18,
        din4 => hw_cos_val_8_i_V_0_7_fu_34396_p18,
        din5 => hw_cos_val_8_i_V_0_7_fu_34396_p18,
        din6 => hw_cos_val_8_i_V_0_7_fu_34396_p18,
        din7 => hw_cos_val_8_i_V_0_7_fu_34396_p18,
        din8 => hw_cos_val_8_i_V_0_7_fu_34396_p18,
        din9 => hw_cos_val_8_i_V_0_7_fu_34396_p18,
        din10 => hw_cos_val_8_i_V_0_7_fu_34396_p18,
        din11 => hw_cos_val_8_i_V_0_7_fu_34396_p18,
        din12 => hw_cos_val_8_i_V_0_7_fu_34396_p18,
        din13 => hw_cos_val_8_i_V_0_7_fu_34396_p18,
        din14 => hw_cos_val_8_i_V_0_7_fu_34396_p18,
        din15 => hw_cos_val_8_i_V_0_7_fu_34396_p18,
        din16 => cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg,
        dout => hw_cos_val_8_i_V_0_8_fu_34988_p18);

    get_trig_vals_mux_164_8_1_1_U242 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_1_7_fu_34433_p18,
        din1 => trunc_ln647_12_reg_45577,
        din2 => hw_cos_val_8_i_V_1_7_fu_34433_p18,
        din3 => hw_cos_val_8_i_V_1_7_fu_34433_p18,
        din4 => hw_cos_val_8_i_V_1_7_fu_34433_p18,
        din5 => hw_cos_val_8_i_V_1_7_fu_34433_p18,
        din6 => hw_cos_val_8_i_V_1_7_fu_34433_p18,
        din7 => hw_cos_val_8_i_V_1_7_fu_34433_p18,
        din8 => hw_cos_val_8_i_V_1_7_fu_34433_p18,
        din9 => hw_cos_val_8_i_V_1_7_fu_34433_p18,
        din10 => hw_cos_val_8_i_V_1_7_fu_34433_p18,
        din11 => hw_cos_val_8_i_V_1_7_fu_34433_p18,
        din12 => hw_cos_val_8_i_V_1_7_fu_34433_p18,
        din13 => hw_cos_val_8_i_V_1_7_fu_34433_p18,
        din14 => hw_cos_val_8_i_V_1_7_fu_34433_p18,
        din15 => hw_cos_val_8_i_V_1_7_fu_34433_p18,
        din16 => cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg,
        dout => hw_cos_val_8_i_V_1_8_fu_35024_p18);

    get_trig_vals_mux_164_8_1_1_U243 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_2_7_fu_34470_p18,
        din1 => hw_cos_val_8_i_V_2_7_fu_34470_p18,
        din2 => trunc_ln647_12_reg_45577,
        din3 => hw_cos_val_8_i_V_2_7_fu_34470_p18,
        din4 => hw_cos_val_8_i_V_2_7_fu_34470_p18,
        din5 => hw_cos_val_8_i_V_2_7_fu_34470_p18,
        din6 => hw_cos_val_8_i_V_2_7_fu_34470_p18,
        din7 => hw_cos_val_8_i_V_2_7_fu_34470_p18,
        din8 => hw_cos_val_8_i_V_2_7_fu_34470_p18,
        din9 => hw_cos_val_8_i_V_2_7_fu_34470_p18,
        din10 => hw_cos_val_8_i_V_2_7_fu_34470_p18,
        din11 => hw_cos_val_8_i_V_2_7_fu_34470_p18,
        din12 => hw_cos_val_8_i_V_2_7_fu_34470_p18,
        din13 => hw_cos_val_8_i_V_2_7_fu_34470_p18,
        din14 => hw_cos_val_8_i_V_2_7_fu_34470_p18,
        din15 => hw_cos_val_8_i_V_2_7_fu_34470_p18,
        din16 => cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg,
        dout => hw_cos_val_8_i_V_2_8_fu_35060_p18);

    get_trig_vals_mux_164_8_1_1_U244 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_3_7_fu_34507_p18,
        din1 => hw_cos_val_8_i_V_3_7_fu_34507_p18,
        din2 => hw_cos_val_8_i_V_3_7_fu_34507_p18,
        din3 => trunc_ln647_12_reg_45577,
        din4 => hw_cos_val_8_i_V_3_7_fu_34507_p18,
        din5 => hw_cos_val_8_i_V_3_7_fu_34507_p18,
        din6 => hw_cos_val_8_i_V_3_7_fu_34507_p18,
        din7 => hw_cos_val_8_i_V_3_7_fu_34507_p18,
        din8 => hw_cos_val_8_i_V_3_7_fu_34507_p18,
        din9 => hw_cos_val_8_i_V_3_7_fu_34507_p18,
        din10 => hw_cos_val_8_i_V_3_7_fu_34507_p18,
        din11 => hw_cos_val_8_i_V_3_7_fu_34507_p18,
        din12 => hw_cos_val_8_i_V_3_7_fu_34507_p18,
        din13 => hw_cos_val_8_i_V_3_7_fu_34507_p18,
        din14 => hw_cos_val_8_i_V_3_7_fu_34507_p18,
        din15 => hw_cos_val_8_i_V_3_7_fu_34507_p18,
        din16 => cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg,
        dout => hw_cos_val_8_i_V_3_8_fu_35096_p18);

    get_trig_vals_mux_164_8_1_1_U245 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_4_7_fu_34544_p18,
        din1 => hw_cos_val_8_i_V_4_7_fu_34544_p18,
        din2 => hw_cos_val_8_i_V_4_7_fu_34544_p18,
        din3 => hw_cos_val_8_i_V_4_7_fu_34544_p18,
        din4 => trunc_ln647_12_reg_45577,
        din5 => hw_cos_val_8_i_V_4_7_fu_34544_p18,
        din6 => hw_cos_val_8_i_V_4_7_fu_34544_p18,
        din7 => hw_cos_val_8_i_V_4_7_fu_34544_p18,
        din8 => hw_cos_val_8_i_V_4_7_fu_34544_p18,
        din9 => hw_cos_val_8_i_V_4_7_fu_34544_p18,
        din10 => hw_cos_val_8_i_V_4_7_fu_34544_p18,
        din11 => hw_cos_val_8_i_V_4_7_fu_34544_p18,
        din12 => hw_cos_val_8_i_V_4_7_fu_34544_p18,
        din13 => hw_cos_val_8_i_V_4_7_fu_34544_p18,
        din14 => hw_cos_val_8_i_V_4_7_fu_34544_p18,
        din15 => hw_cos_val_8_i_V_4_7_fu_34544_p18,
        din16 => cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg,
        dout => hw_cos_val_8_i_V_4_8_fu_35132_p18);

    get_trig_vals_mux_164_8_1_1_U246 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_5_7_fu_34581_p18,
        din1 => hw_cos_val_8_i_V_5_7_fu_34581_p18,
        din2 => hw_cos_val_8_i_V_5_7_fu_34581_p18,
        din3 => hw_cos_val_8_i_V_5_7_fu_34581_p18,
        din4 => hw_cos_val_8_i_V_5_7_fu_34581_p18,
        din5 => trunc_ln647_12_reg_45577,
        din6 => hw_cos_val_8_i_V_5_7_fu_34581_p18,
        din7 => hw_cos_val_8_i_V_5_7_fu_34581_p18,
        din8 => hw_cos_val_8_i_V_5_7_fu_34581_p18,
        din9 => hw_cos_val_8_i_V_5_7_fu_34581_p18,
        din10 => hw_cos_val_8_i_V_5_7_fu_34581_p18,
        din11 => hw_cos_val_8_i_V_5_7_fu_34581_p18,
        din12 => hw_cos_val_8_i_V_5_7_fu_34581_p18,
        din13 => hw_cos_val_8_i_V_5_7_fu_34581_p18,
        din14 => hw_cos_val_8_i_V_5_7_fu_34581_p18,
        din15 => hw_cos_val_8_i_V_5_7_fu_34581_p18,
        din16 => cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg,
        dout => hw_cos_val_8_i_V_5_8_fu_35168_p18);

    get_trig_vals_mux_164_8_1_1_U247 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_6_7_fu_34618_p18,
        din1 => hw_cos_val_8_i_V_6_7_fu_34618_p18,
        din2 => hw_cos_val_8_i_V_6_7_fu_34618_p18,
        din3 => hw_cos_val_8_i_V_6_7_fu_34618_p18,
        din4 => hw_cos_val_8_i_V_6_7_fu_34618_p18,
        din5 => hw_cos_val_8_i_V_6_7_fu_34618_p18,
        din6 => trunc_ln647_12_reg_45577,
        din7 => hw_cos_val_8_i_V_6_7_fu_34618_p18,
        din8 => hw_cos_val_8_i_V_6_7_fu_34618_p18,
        din9 => hw_cos_val_8_i_V_6_7_fu_34618_p18,
        din10 => hw_cos_val_8_i_V_6_7_fu_34618_p18,
        din11 => hw_cos_val_8_i_V_6_7_fu_34618_p18,
        din12 => hw_cos_val_8_i_V_6_7_fu_34618_p18,
        din13 => hw_cos_val_8_i_V_6_7_fu_34618_p18,
        din14 => hw_cos_val_8_i_V_6_7_fu_34618_p18,
        din15 => hw_cos_val_8_i_V_6_7_fu_34618_p18,
        din16 => cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg,
        dout => hw_cos_val_8_i_V_6_8_fu_35204_p18);

    get_trig_vals_mux_164_8_1_1_U248 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_7_7_fu_34655_p18,
        din1 => hw_cos_val_8_i_V_7_7_fu_34655_p18,
        din2 => hw_cos_val_8_i_V_7_7_fu_34655_p18,
        din3 => hw_cos_val_8_i_V_7_7_fu_34655_p18,
        din4 => hw_cos_val_8_i_V_7_7_fu_34655_p18,
        din5 => hw_cos_val_8_i_V_7_7_fu_34655_p18,
        din6 => hw_cos_val_8_i_V_7_7_fu_34655_p18,
        din7 => trunc_ln647_12_reg_45577,
        din8 => hw_cos_val_8_i_V_7_7_fu_34655_p18,
        din9 => hw_cos_val_8_i_V_7_7_fu_34655_p18,
        din10 => hw_cos_val_8_i_V_7_7_fu_34655_p18,
        din11 => hw_cos_val_8_i_V_7_7_fu_34655_p18,
        din12 => hw_cos_val_8_i_V_7_7_fu_34655_p18,
        din13 => hw_cos_val_8_i_V_7_7_fu_34655_p18,
        din14 => hw_cos_val_8_i_V_7_7_fu_34655_p18,
        din15 => hw_cos_val_8_i_V_7_7_fu_34655_p18,
        din16 => cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg,
        dout => hw_cos_val_8_i_V_7_8_fu_35240_p18);

    get_trig_vals_mux_164_8_1_1_U249 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_8_7_fu_34692_p18,
        din1 => hw_cos_val_8_i_V_8_7_fu_34692_p18,
        din2 => hw_cos_val_8_i_V_8_7_fu_34692_p18,
        din3 => hw_cos_val_8_i_V_8_7_fu_34692_p18,
        din4 => hw_cos_val_8_i_V_8_7_fu_34692_p18,
        din5 => hw_cos_val_8_i_V_8_7_fu_34692_p18,
        din6 => hw_cos_val_8_i_V_8_7_fu_34692_p18,
        din7 => hw_cos_val_8_i_V_8_7_fu_34692_p18,
        din8 => trunc_ln647_12_reg_45577,
        din9 => hw_cos_val_8_i_V_8_7_fu_34692_p18,
        din10 => hw_cos_val_8_i_V_8_7_fu_34692_p18,
        din11 => hw_cos_val_8_i_V_8_7_fu_34692_p18,
        din12 => hw_cos_val_8_i_V_8_7_fu_34692_p18,
        din13 => hw_cos_val_8_i_V_8_7_fu_34692_p18,
        din14 => hw_cos_val_8_i_V_8_7_fu_34692_p18,
        din15 => hw_cos_val_8_i_V_8_7_fu_34692_p18,
        din16 => cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg,
        dout => hw_cos_val_8_i_V_8_8_fu_35276_p18);

    get_trig_vals_mux_164_8_1_1_U250 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_9_7_fu_34729_p18,
        din1 => hw_cos_val_8_i_V_9_7_fu_34729_p18,
        din2 => hw_cos_val_8_i_V_9_7_fu_34729_p18,
        din3 => hw_cos_val_8_i_V_9_7_fu_34729_p18,
        din4 => hw_cos_val_8_i_V_9_7_fu_34729_p18,
        din5 => hw_cos_val_8_i_V_9_7_fu_34729_p18,
        din6 => hw_cos_val_8_i_V_9_7_fu_34729_p18,
        din7 => hw_cos_val_8_i_V_9_7_fu_34729_p18,
        din8 => hw_cos_val_8_i_V_9_7_fu_34729_p18,
        din9 => trunc_ln647_12_reg_45577,
        din10 => hw_cos_val_8_i_V_9_7_fu_34729_p18,
        din11 => hw_cos_val_8_i_V_9_7_fu_34729_p18,
        din12 => hw_cos_val_8_i_V_9_7_fu_34729_p18,
        din13 => hw_cos_val_8_i_V_9_7_fu_34729_p18,
        din14 => hw_cos_val_8_i_V_9_7_fu_34729_p18,
        din15 => hw_cos_val_8_i_V_9_7_fu_34729_p18,
        din16 => cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg,
        dout => hw_cos_val_8_i_V_9_8_fu_35312_p18);

    get_trig_vals_mux_164_8_1_1_U251 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_10_7_fu_34766_p18,
        din1 => hw_cos_val_8_i_V_10_7_fu_34766_p18,
        din2 => hw_cos_val_8_i_V_10_7_fu_34766_p18,
        din3 => hw_cos_val_8_i_V_10_7_fu_34766_p18,
        din4 => hw_cos_val_8_i_V_10_7_fu_34766_p18,
        din5 => hw_cos_val_8_i_V_10_7_fu_34766_p18,
        din6 => hw_cos_val_8_i_V_10_7_fu_34766_p18,
        din7 => hw_cos_val_8_i_V_10_7_fu_34766_p18,
        din8 => hw_cos_val_8_i_V_10_7_fu_34766_p18,
        din9 => hw_cos_val_8_i_V_10_7_fu_34766_p18,
        din10 => trunc_ln647_12_reg_45577,
        din11 => hw_cos_val_8_i_V_10_7_fu_34766_p18,
        din12 => hw_cos_val_8_i_V_10_7_fu_34766_p18,
        din13 => hw_cos_val_8_i_V_10_7_fu_34766_p18,
        din14 => hw_cos_val_8_i_V_10_7_fu_34766_p18,
        din15 => hw_cos_val_8_i_V_10_7_fu_34766_p18,
        din16 => cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg,
        dout => hw_cos_val_8_i_V_10_8_fu_35348_p18);

    get_trig_vals_mux_164_8_1_1_U252 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_11_7_fu_34803_p18,
        din1 => hw_cos_val_8_i_V_11_7_fu_34803_p18,
        din2 => hw_cos_val_8_i_V_11_7_fu_34803_p18,
        din3 => hw_cos_val_8_i_V_11_7_fu_34803_p18,
        din4 => hw_cos_val_8_i_V_11_7_fu_34803_p18,
        din5 => hw_cos_val_8_i_V_11_7_fu_34803_p18,
        din6 => hw_cos_val_8_i_V_11_7_fu_34803_p18,
        din7 => hw_cos_val_8_i_V_11_7_fu_34803_p18,
        din8 => hw_cos_val_8_i_V_11_7_fu_34803_p18,
        din9 => hw_cos_val_8_i_V_11_7_fu_34803_p18,
        din10 => hw_cos_val_8_i_V_11_7_fu_34803_p18,
        din11 => trunc_ln647_12_reg_45577,
        din12 => hw_cos_val_8_i_V_11_7_fu_34803_p18,
        din13 => hw_cos_val_8_i_V_11_7_fu_34803_p18,
        din14 => hw_cos_val_8_i_V_11_7_fu_34803_p18,
        din15 => hw_cos_val_8_i_V_11_7_fu_34803_p18,
        din16 => cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg,
        dout => hw_cos_val_8_i_V_11_8_fu_35384_p18);

    get_trig_vals_mux_164_8_1_1_U253 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_12_7_fu_34840_p18,
        din1 => hw_cos_val_8_i_V_12_7_fu_34840_p18,
        din2 => hw_cos_val_8_i_V_12_7_fu_34840_p18,
        din3 => hw_cos_val_8_i_V_12_7_fu_34840_p18,
        din4 => hw_cos_val_8_i_V_12_7_fu_34840_p18,
        din5 => hw_cos_val_8_i_V_12_7_fu_34840_p18,
        din6 => hw_cos_val_8_i_V_12_7_fu_34840_p18,
        din7 => hw_cos_val_8_i_V_12_7_fu_34840_p18,
        din8 => hw_cos_val_8_i_V_12_7_fu_34840_p18,
        din9 => hw_cos_val_8_i_V_12_7_fu_34840_p18,
        din10 => hw_cos_val_8_i_V_12_7_fu_34840_p18,
        din11 => hw_cos_val_8_i_V_12_7_fu_34840_p18,
        din12 => trunc_ln647_12_reg_45577,
        din13 => hw_cos_val_8_i_V_12_7_fu_34840_p18,
        din14 => hw_cos_val_8_i_V_12_7_fu_34840_p18,
        din15 => hw_cos_val_8_i_V_12_7_fu_34840_p18,
        din16 => cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg,
        dout => hw_cos_val_8_i_V_12_8_fu_35420_p18);

    get_trig_vals_mux_164_8_1_1_U254 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_13_7_fu_34877_p18,
        din1 => hw_cos_val_8_i_V_13_7_fu_34877_p18,
        din2 => hw_cos_val_8_i_V_13_7_fu_34877_p18,
        din3 => hw_cos_val_8_i_V_13_7_fu_34877_p18,
        din4 => hw_cos_val_8_i_V_13_7_fu_34877_p18,
        din5 => hw_cos_val_8_i_V_13_7_fu_34877_p18,
        din6 => hw_cos_val_8_i_V_13_7_fu_34877_p18,
        din7 => hw_cos_val_8_i_V_13_7_fu_34877_p18,
        din8 => hw_cos_val_8_i_V_13_7_fu_34877_p18,
        din9 => hw_cos_val_8_i_V_13_7_fu_34877_p18,
        din10 => hw_cos_val_8_i_V_13_7_fu_34877_p18,
        din11 => hw_cos_val_8_i_V_13_7_fu_34877_p18,
        din12 => hw_cos_val_8_i_V_13_7_fu_34877_p18,
        din13 => trunc_ln647_12_reg_45577,
        din14 => hw_cos_val_8_i_V_13_7_fu_34877_p18,
        din15 => hw_cos_val_8_i_V_13_7_fu_34877_p18,
        din16 => cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg,
        dout => hw_cos_val_8_i_V_13_8_fu_35456_p18);

    get_trig_vals_mux_164_8_1_1_U255 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_14_7_fu_34914_p18,
        din1 => hw_cos_val_8_i_V_14_7_fu_34914_p18,
        din2 => hw_cos_val_8_i_V_14_7_fu_34914_p18,
        din3 => hw_cos_val_8_i_V_14_7_fu_34914_p18,
        din4 => hw_cos_val_8_i_V_14_7_fu_34914_p18,
        din5 => hw_cos_val_8_i_V_14_7_fu_34914_p18,
        din6 => hw_cos_val_8_i_V_14_7_fu_34914_p18,
        din7 => hw_cos_val_8_i_V_14_7_fu_34914_p18,
        din8 => hw_cos_val_8_i_V_14_7_fu_34914_p18,
        din9 => hw_cos_val_8_i_V_14_7_fu_34914_p18,
        din10 => hw_cos_val_8_i_V_14_7_fu_34914_p18,
        din11 => hw_cos_val_8_i_V_14_7_fu_34914_p18,
        din12 => hw_cos_val_8_i_V_14_7_fu_34914_p18,
        din13 => hw_cos_val_8_i_V_14_7_fu_34914_p18,
        din14 => trunc_ln647_12_reg_45577,
        din15 => hw_cos_val_8_i_V_14_7_fu_34914_p18,
        din16 => cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg,
        dout => hw_cos_val_8_i_V_14_8_fu_35492_p18);

    get_trig_vals_mux_164_8_1_1_U256 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_15_7_fu_34951_p18,
        din1 => hw_cos_val_8_i_V_15_7_fu_34951_p18,
        din2 => hw_cos_val_8_i_V_15_7_fu_34951_p18,
        din3 => hw_cos_val_8_i_V_15_7_fu_34951_p18,
        din4 => hw_cos_val_8_i_V_15_7_fu_34951_p18,
        din5 => hw_cos_val_8_i_V_15_7_fu_34951_p18,
        din6 => hw_cos_val_8_i_V_15_7_fu_34951_p18,
        din7 => hw_cos_val_8_i_V_15_7_fu_34951_p18,
        din8 => hw_cos_val_8_i_V_15_7_fu_34951_p18,
        din9 => hw_cos_val_8_i_V_15_7_fu_34951_p18,
        din10 => hw_cos_val_8_i_V_15_7_fu_34951_p18,
        din11 => hw_cos_val_8_i_V_15_7_fu_34951_p18,
        din12 => hw_cos_val_8_i_V_15_7_fu_34951_p18,
        din13 => hw_cos_val_8_i_V_15_7_fu_34951_p18,
        din14 => hw_cos_val_8_i_V_15_7_fu_34951_p18,
        din15 => trunc_ln647_12_reg_45577,
        din16 => cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg,
        dout => hw_cos_val_8_i_V_15_8_fu_35528_p18);

    get_trig_vals_mux_164_8_1_1_U257 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => sext_ln647_4_fu_35593_p1,
        din1 => hw_sin_val_8_i_V_0_8_reg_45682,
        din2 => hw_sin_val_8_i_V_0_8_reg_45682,
        din3 => hw_sin_val_8_i_V_0_8_reg_45682,
        din4 => hw_sin_val_8_i_V_0_8_reg_45682,
        din5 => hw_sin_val_8_i_V_0_8_reg_45682,
        din6 => hw_sin_val_8_i_V_0_8_reg_45682,
        din7 => hw_sin_val_8_i_V_0_8_reg_45682,
        din8 => hw_sin_val_8_i_V_0_8_reg_45682,
        din9 => hw_sin_val_8_i_V_0_8_reg_45682,
        din10 => hw_sin_val_8_i_V_0_8_reg_45682,
        din11 => hw_sin_val_8_i_V_0_8_reg_45682,
        din12 => hw_sin_val_8_i_V_0_8_reg_45682,
        din13 => hw_sin_val_8_i_V_0_8_reg_45682,
        din14 => hw_sin_val_8_i_V_0_8_reg_45682,
        din15 => hw_sin_val_8_i_V_0_8_reg_45682,
        din16 => sin_rom_sel_9_V_read_reg_43023_pp0_iter5_reg,
        dout => hw_sin_val_8_i_V_0_9_fu_35596_p18);

    get_trig_vals_mux_164_8_1_1_U258 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_1_8_reg_45701,
        din1 => sext_ln647_4_fu_35593_p1,
        din2 => hw_sin_val_8_i_V_1_8_reg_45701,
        din3 => hw_sin_val_8_i_V_1_8_reg_45701,
        din4 => hw_sin_val_8_i_V_1_8_reg_45701,
        din5 => hw_sin_val_8_i_V_1_8_reg_45701,
        din6 => hw_sin_val_8_i_V_1_8_reg_45701,
        din7 => hw_sin_val_8_i_V_1_8_reg_45701,
        din8 => hw_sin_val_8_i_V_1_8_reg_45701,
        din9 => hw_sin_val_8_i_V_1_8_reg_45701,
        din10 => hw_sin_val_8_i_V_1_8_reg_45701,
        din11 => hw_sin_val_8_i_V_1_8_reg_45701,
        din12 => hw_sin_val_8_i_V_1_8_reg_45701,
        din13 => hw_sin_val_8_i_V_1_8_reg_45701,
        din14 => hw_sin_val_8_i_V_1_8_reg_45701,
        din15 => hw_sin_val_8_i_V_1_8_reg_45701,
        din16 => sin_rom_sel_9_V_read_reg_43023_pp0_iter5_reg,
        dout => hw_sin_val_8_i_V_1_9_fu_35618_p18);

    get_trig_vals_mux_164_8_1_1_U259 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_2_8_reg_45720,
        din1 => hw_sin_val_8_i_V_2_8_reg_45720,
        din2 => sext_ln647_4_fu_35593_p1,
        din3 => hw_sin_val_8_i_V_2_8_reg_45720,
        din4 => hw_sin_val_8_i_V_2_8_reg_45720,
        din5 => hw_sin_val_8_i_V_2_8_reg_45720,
        din6 => hw_sin_val_8_i_V_2_8_reg_45720,
        din7 => hw_sin_val_8_i_V_2_8_reg_45720,
        din8 => hw_sin_val_8_i_V_2_8_reg_45720,
        din9 => hw_sin_val_8_i_V_2_8_reg_45720,
        din10 => hw_sin_val_8_i_V_2_8_reg_45720,
        din11 => hw_sin_val_8_i_V_2_8_reg_45720,
        din12 => hw_sin_val_8_i_V_2_8_reg_45720,
        din13 => hw_sin_val_8_i_V_2_8_reg_45720,
        din14 => hw_sin_val_8_i_V_2_8_reg_45720,
        din15 => hw_sin_val_8_i_V_2_8_reg_45720,
        din16 => sin_rom_sel_9_V_read_reg_43023_pp0_iter5_reg,
        dout => hw_sin_val_8_i_V_2_9_fu_35640_p18);

    get_trig_vals_mux_164_8_1_1_U260 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_3_8_reg_45739,
        din1 => hw_sin_val_8_i_V_3_8_reg_45739,
        din2 => hw_sin_val_8_i_V_3_8_reg_45739,
        din3 => sext_ln647_4_fu_35593_p1,
        din4 => hw_sin_val_8_i_V_3_8_reg_45739,
        din5 => hw_sin_val_8_i_V_3_8_reg_45739,
        din6 => hw_sin_val_8_i_V_3_8_reg_45739,
        din7 => hw_sin_val_8_i_V_3_8_reg_45739,
        din8 => hw_sin_val_8_i_V_3_8_reg_45739,
        din9 => hw_sin_val_8_i_V_3_8_reg_45739,
        din10 => hw_sin_val_8_i_V_3_8_reg_45739,
        din11 => hw_sin_val_8_i_V_3_8_reg_45739,
        din12 => hw_sin_val_8_i_V_3_8_reg_45739,
        din13 => hw_sin_val_8_i_V_3_8_reg_45739,
        din14 => hw_sin_val_8_i_V_3_8_reg_45739,
        din15 => hw_sin_val_8_i_V_3_8_reg_45739,
        din16 => sin_rom_sel_9_V_read_reg_43023_pp0_iter5_reg,
        dout => hw_sin_val_8_i_V_3_9_fu_35662_p18);

    get_trig_vals_mux_164_8_1_1_U261 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_4_8_reg_45758,
        din1 => hw_sin_val_8_i_V_4_8_reg_45758,
        din2 => hw_sin_val_8_i_V_4_8_reg_45758,
        din3 => hw_sin_val_8_i_V_4_8_reg_45758,
        din4 => sext_ln647_4_fu_35593_p1,
        din5 => hw_sin_val_8_i_V_4_8_reg_45758,
        din6 => hw_sin_val_8_i_V_4_8_reg_45758,
        din7 => hw_sin_val_8_i_V_4_8_reg_45758,
        din8 => hw_sin_val_8_i_V_4_8_reg_45758,
        din9 => hw_sin_val_8_i_V_4_8_reg_45758,
        din10 => hw_sin_val_8_i_V_4_8_reg_45758,
        din11 => hw_sin_val_8_i_V_4_8_reg_45758,
        din12 => hw_sin_val_8_i_V_4_8_reg_45758,
        din13 => hw_sin_val_8_i_V_4_8_reg_45758,
        din14 => hw_sin_val_8_i_V_4_8_reg_45758,
        din15 => hw_sin_val_8_i_V_4_8_reg_45758,
        din16 => sin_rom_sel_9_V_read_reg_43023_pp0_iter5_reg,
        dout => hw_sin_val_8_i_V_4_9_fu_35684_p18);

    get_trig_vals_mux_164_8_1_1_U262 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_5_8_reg_45777,
        din1 => hw_sin_val_8_i_V_5_8_reg_45777,
        din2 => hw_sin_val_8_i_V_5_8_reg_45777,
        din3 => hw_sin_val_8_i_V_5_8_reg_45777,
        din4 => hw_sin_val_8_i_V_5_8_reg_45777,
        din5 => sext_ln647_4_fu_35593_p1,
        din6 => hw_sin_val_8_i_V_5_8_reg_45777,
        din7 => hw_sin_val_8_i_V_5_8_reg_45777,
        din8 => hw_sin_val_8_i_V_5_8_reg_45777,
        din9 => hw_sin_val_8_i_V_5_8_reg_45777,
        din10 => hw_sin_val_8_i_V_5_8_reg_45777,
        din11 => hw_sin_val_8_i_V_5_8_reg_45777,
        din12 => hw_sin_val_8_i_V_5_8_reg_45777,
        din13 => hw_sin_val_8_i_V_5_8_reg_45777,
        din14 => hw_sin_val_8_i_V_5_8_reg_45777,
        din15 => hw_sin_val_8_i_V_5_8_reg_45777,
        din16 => sin_rom_sel_9_V_read_reg_43023_pp0_iter5_reg,
        dout => hw_sin_val_8_i_V_5_9_fu_35706_p18);

    get_trig_vals_mux_164_8_1_1_U263 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_6_8_reg_45796,
        din1 => hw_sin_val_8_i_V_6_8_reg_45796,
        din2 => hw_sin_val_8_i_V_6_8_reg_45796,
        din3 => hw_sin_val_8_i_V_6_8_reg_45796,
        din4 => hw_sin_val_8_i_V_6_8_reg_45796,
        din5 => hw_sin_val_8_i_V_6_8_reg_45796,
        din6 => sext_ln647_4_fu_35593_p1,
        din7 => hw_sin_val_8_i_V_6_8_reg_45796,
        din8 => hw_sin_val_8_i_V_6_8_reg_45796,
        din9 => hw_sin_val_8_i_V_6_8_reg_45796,
        din10 => hw_sin_val_8_i_V_6_8_reg_45796,
        din11 => hw_sin_val_8_i_V_6_8_reg_45796,
        din12 => hw_sin_val_8_i_V_6_8_reg_45796,
        din13 => hw_sin_val_8_i_V_6_8_reg_45796,
        din14 => hw_sin_val_8_i_V_6_8_reg_45796,
        din15 => hw_sin_val_8_i_V_6_8_reg_45796,
        din16 => sin_rom_sel_9_V_read_reg_43023_pp0_iter5_reg,
        dout => hw_sin_val_8_i_V_6_9_fu_35728_p18);

    get_trig_vals_mux_164_8_1_1_U264 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_7_8_reg_45815,
        din1 => hw_sin_val_8_i_V_7_8_reg_45815,
        din2 => hw_sin_val_8_i_V_7_8_reg_45815,
        din3 => hw_sin_val_8_i_V_7_8_reg_45815,
        din4 => hw_sin_val_8_i_V_7_8_reg_45815,
        din5 => hw_sin_val_8_i_V_7_8_reg_45815,
        din6 => hw_sin_val_8_i_V_7_8_reg_45815,
        din7 => sext_ln647_4_fu_35593_p1,
        din8 => hw_sin_val_8_i_V_7_8_reg_45815,
        din9 => hw_sin_val_8_i_V_7_8_reg_45815,
        din10 => hw_sin_val_8_i_V_7_8_reg_45815,
        din11 => hw_sin_val_8_i_V_7_8_reg_45815,
        din12 => hw_sin_val_8_i_V_7_8_reg_45815,
        din13 => hw_sin_val_8_i_V_7_8_reg_45815,
        din14 => hw_sin_val_8_i_V_7_8_reg_45815,
        din15 => hw_sin_val_8_i_V_7_8_reg_45815,
        din16 => sin_rom_sel_9_V_read_reg_43023_pp0_iter5_reg,
        dout => hw_sin_val_8_i_V_7_9_fu_35750_p18);

    get_trig_vals_mux_164_8_1_1_U265 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_8_8_reg_45834,
        din1 => hw_sin_val_8_i_V_8_8_reg_45834,
        din2 => hw_sin_val_8_i_V_8_8_reg_45834,
        din3 => hw_sin_val_8_i_V_8_8_reg_45834,
        din4 => hw_sin_val_8_i_V_8_8_reg_45834,
        din5 => hw_sin_val_8_i_V_8_8_reg_45834,
        din6 => hw_sin_val_8_i_V_8_8_reg_45834,
        din7 => hw_sin_val_8_i_V_8_8_reg_45834,
        din8 => sext_ln647_4_fu_35593_p1,
        din9 => hw_sin_val_8_i_V_8_8_reg_45834,
        din10 => hw_sin_val_8_i_V_8_8_reg_45834,
        din11 => hw_sin_val_8_i_V_8_8_reg_45834,
        din12 => hw_sin_val_8_i_V_8_8_reg_45834,
        din13 => hw_sin_val_8_i_V_8_8_reg_45834,
        din14 => hw_sin_val_8_i_V_8_8_reg_45834,
        din15 => hw_sin_val_8_i_V_8_8_reg_45834,
        din16 => sin_rom_sel_9_V_read_reg_43023_pp0_iter5_reg,
        dout => hw_sin_val_8_i_V_8_9_fu_35772_p18);

    get_trig_vals_mux_164_8_1_1_U266 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_9_8_reg_45853,
        din1 => hw_sin_val_8_i_V_9_8_reg_45853,
        din2 => hw_sin_val_8_i_V_9_8_reg_45853,
        din3 => hw_sin_val_8_i_V_9_8_reg_45853,
        din4 => hw_sin_val_8_i_V_9_8_reg_45853,
        din5 => hw_sin_val_8_i_V_9_8_reg_45853,
        din6 => hw_sin_val_8_i_V_9_8_reg_45853,
        din7 => hw_sin_val_8_i_V_9_8_reg_45853,
        din8 => hw_sin_val_8_i_V_9_8_reg_45853,
        din9 => sext_ln647_4_fu_35593_p1,
        din10 => hw_sin_val_8_i_V_9_8_reg_45853,
        din11 => hw_sin_val_8_i_V_9_8_reg_45853,
        din12 => hw_sin_val_8_i_V_9_8_reg_45853,
        din13 => hw_sin_val_8_i_V_9_8_reg_45853,
        din14 => hw_sin_val_8_i_V_9_8_reg_45853,
        din15 => hw_sin_val_8_i_V_9_8_reg_45853,
        din16 => sin_rom_sel_9_V_read_reg_43023_pp0_iter5_reg,
        dout => hw_sin_val_8_i_V_9_9_fu_35794_p18);

    get_trig_vals_mux_164_8_1_1_U267 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_10_8_reg_45872,
        din1 => hw_sin_val_8_i_V_10_8_reg_45872,
        din2 => hw_sin_val_8_i_V_10_8_reg_45872,
        din3 => hw_sin_val_8_i_V_10_8_reg_45872,
        din4 => hw_sin_val_8_i_V_10_8_reg_45872,
        din5 => hw_sin_val_8_i_V_10_8_reg_45872,
        din6 => hw_sin_val_8_i_V_10_8_reg_45872,
        din7 => hw_sin_val_8_i_V_10_8_reg_45872,
        din8 => hw_sin_val_8_i_V_10_8_reg_45872,
        din9 => hw_sin_val_8_i_V_10_8_reg_45872,
        din10 => sext_ln647_4_fu_35593_p1,
        din11 => hw_sin_val_8_i_V_10_8_reg_45872,
        din12 => hw_sin_val_8_i_V_10_8_reg_45872,
        din13 => hw_sin_val_8_i_V_10_8_reg_45872,
        din14 => hw_sin_val_8_i_V_10_8_reg_45872,
        din15 => hw_sin_val_8_i_V_10_8_reg_45872,
        din16 => sin_rom_sel_9_V_read_reg_43023_pp0_iter5_reg,
        dout => hw_sin_val_8_i_V_10_9_fu_35816_p18);

    get_trig_vals_mux_164_8_1_1_U268 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_11_8_reg_45891,
        din1 => hw_sin_val_8_i_V_11_8_reg_45891,
        din2 => hw_sin_val_8_i_V_11_8_reg_45891,
        din3 => hw_sin_val_8_i_V_11_8_reg_45891,
        din4 => hw_sin_val_8_i_V_11_8_reg_45891,
        din5 => hw_sin_val_8_i_V_11_8_reg_45891,
        din6 => hw_sin_val_8_i_V_11_8_reg_45891,
        din7 => hw_sin_val_8_i_V_11_8_reg_45891,
        din8 => hw_sin_val_8_i_V_11_8_reg_45891,
        din9 => hw_sin_val_8_i_V_11_8_reg_45891,
        din10 => hw_sin_val_8_i_V_11_8_reg_45891,
        din11 => sext_ln647_4_fu_35593_p1,
        din12 => hw_sin_val_8_i_V_11_8_reg_45891,
        din13 => hw_sin_val_8_i_V_11_8_reg_45891,
        din14 => hw_sin_val_8_i_V_11_8_reg_45891,
        din15 => hw_sin_val_8_i_V_11_8_reg_45891,
        din16 => sin_rom_sel_9_V_read_reg_43023_pp0_iter5_reg,
        dout => hw_sin_val_8_i_V_11_9_fu_35838_p18);

    get_trig_vals_mux_164_8_1_1_U269 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_12_8_reg_45910,
        din1 => hw_sin_val_8_i_V_12_8_reg_45910,
        din2 => hw_sin_val_8_i_V_12_8_reg_45910,
        din3 => hw_sin_val_8_i_V_12_8_reg_45910,
        din4 => hw_sin_val_8_i_V_12_8_reg_45910,
        din5 => hw_sin_val_8_i_V_12_8_reg_45910,
        din6 => hw_sin_val_8_i_V_12_8_reg_45910,
        din7 => hw_sin_val_8_i_V_12_8_reg_45910,
        din8 => hw_sin_val_8_i_V_12_8_reg_45910,
        din9 => hw_sin_val_8_i_V_12_8_reg_45910,
        din10 => hw_sin_val_8_i_V_12_8_reg_45910,
        din11 => hw_sin_val_8_i_V_12_8_reg_45910,
        din12 => sext_ln647_4_fu_35593_p1,
        din13 => hw_sin_val_8_i_V_12_8_reg_45910,
        din14 => hw_sin_val_8_i_V_12_8_reg_45910,
        din15 => hw_sin_val_8_i_V_12_8_reg_45910,
        din16 => sin_rom_sel_9_V_read_reg_43023_pp0_iter5_reg,
        dout => hw_sin_val_8_i_V_12_9_fu_35860_p18);

    get_trig_vals_mux_164_8_1_1_U270 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_13_8_reg_45929,
        din1 => hw_sin_val_8_i_V_13_8_reg_45929,
        din2 => hw_sin_val_8_i_V_13_8_reg_45929,
        din3 => hw_sin_val_8_i_V_13_8_reg_45929,
        din4 => hw_sin_val_8_i_V_13_8_reg_45929,
        din5 => hw_sin_val_8_i_V_13_8_reg_45929,
        din6 => hw_sin_val_8_i_V_13_8_reg_45929,
        din7 => hw_sin_val_8_i_V_13_8_reg_45929,
        din8 => hw_sin_val_8_i_V_13_8_reg_45929,
        din9 => hw_sin_val_8_i_V_13_8_reg_45929,
        din10 => hw_sin_val_8_i_V_13_8_reg_45929,
        din11 => hw_sin_val_8_i_V_13_8_reg_45929,
        din12 => hw_sin_val_8_i_V_13_8_reg_45929,
        din13 => sext_ln647_4_fu_35593_p1,
        din14 => hw_sin_val_8_i_V_13_8_reg_45929,
        din15 => hw_sin_val_8_i_V_13_8_reg_45929,
        din16 => sin_rom_sel_9_V_read_reg_43023_pp0_iter5_reg,
        dout => hw_sin_val_8_i_V_13_9_fu_35882_p18);

    get_trig_vals_mux_164_8_1_1_U271 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_14_8_reg_45948,
        din1 => hw_sin_val_8_i_V_14_8_reg_45948,
        din2 => hw_sin_val_8_i_V_14_8_reg_45948,
        din3 => hw_sin_val_8_i_V_14_8_reg_45948,
        din4 => hw_sin_val_8_i_V_14_8_reg_45948,
        din5 => hw_sin_val_8_i_V_14_8_reg_45948,
        din6 => hw_sin_val_8_i_V_14_8_reg_45948,
        din7 => hw_sin_val_8_i_V_14_8_reg_45948,
        din8 => hw_sin_val_8_i_V_14_8_reg_45948,
        din9 => hw_sin_val_8_i_V_14_8_reg_45948,
        din10 => hw_sin_val_8_i_V_14_8_reg_45948,
        din11 => hw_sin_val_8_i_V_14_8_reg_45948,
        din12 => hw_sin_val_8_i_V_14_8_reg_45948,
        din13 => hw_sin_val_8_i_V_14_8_reg_45948,
        din14 => sext_ln647_4_fu_35593_p1,
        din15 => hw_sin_val_8_i_V_14_8_reg_45948,
        din16 => sin_rom_sel_9_V_read_reg_43023_pp0_iter5_reg,
        dout => hw_sin_val_8_i_V_14_9_fu_35904_p18);

    get_trig_vals_mux_164_8_1_1_U272 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_15_8_reg_45967,
        din1 => hw_sin_val_8_i_V_15_8_reg_45967,
        din2 => hw_sin_val_8_i_V_15_8_reg_45967,
        din3 => hw_sin_val_8_i_V_15_8_reg_45967,
        din4 => hw_sin_val_8_i_V_15_8_reg_45967,
        din5 => hw_sin_val_8_i_V_15_8_reg_45967,
        din6 => hw_sin_val_8_i_V_15_8_reg_45967,
        din7 => hw_sin_val_8_i_V_15_8_reg_45967,
        din8 => hw_sin_val_8_i_V_15_8_reg_45967,
        din9 => hw_sin_val_8_i_V_15_8_reg_45967,
        din10 => hw_sin_val_8_i_V_15_8_reg_45967,
        din11 => hw_sin_val_8_i_V_15_8_reg_45967,
        din12 => hw_sin_val_8_i_V_15_8_reg_45967,
        din13 => hw_sin_val_8_i_V_15_8_reg_45967,
        din14 => hw_sin_val_8_i_V_15_8_reg_45967,
        din15 => sext_ln647_4_fu_35593_p1,
        din16 => sin_rom_sel_9_V_read_reg_43023_pp0_iter5_reg,
        dout => hw_sin_val_8_i_V_15_9_fu_35926_p18);

    get_trig_vals_mux_164_8_1_1_U273 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => trunc_ln647_5_reg_45991,
        din1 => hw_sin_val_8_i_V_0_9_fu_35596_p18,
        din2 => hw_sin_val_8_i_V_0_9_fu_35596_p18,
        din3 => hw_sin_val_8_i_V_0_9_fu_35596_p18,
        din4 => hw_sin_val_8_i_V_0_9_fu_35596_p18,
        din5 => hw_sin_val_8_i_V_0_9_fu_35596_p18,
        din6 => hw_sin_val_8_i_V_0_9_fu_35596_p18,
        din7 => hw_sin_val_8_i_V_0_9_fu_35596_p18,
        din8 => hw_sin_val_8_i_V_0_9_fu_35596_p18,
        din9 => hw_sin_val_8_i_V_0_9_fu_35596_p18,
        din10 => hw_sin_val_8_i_V_0_9_fu_35596_p18,
        din11 => hw_sin_val_8_i_V_0_9_fu_35596_p18,
        din12 => hw_sin_val_8_i_V_0_9_fu_35596_p18,
        din13 => hw_sin_val_8_i_V_0_9_fu_35596_p18,
        din14 => hw_sin_val_8_i_V_0_9_fu_35596_p18,
        din15 => hw_sin_val_8_i_V_0_9_fu_35596_p18,
        din16 => sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg,
        dout => hw_sin_val_8_i_V_0_s_fu_35948_p18);

    get_trig_vals_mux_164_8_1_1_U274 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_1_9_fu_35618_p18,
        din1 => trunc_ln647_5_reg_45991,
        din2 => hw_sin_val_8_i_V_1_9_fu_35618_p18,
        din3 => hw_sin_val_8_i_V_1_9_fu_35618_p18,
        din4 => hw_sin_val_8_i_V_1_9_fu_35618_p18,
        din5 => hw_sin_val_8_i_V_1_9_fu_35618_p18,
        din6 => hw_sin_val_8_i_V_1_9_fu_35618_p18,
        din7 => hw_sin_val_8_i_V_1_9_fu_35618_p18,
        din8 => hw_sin_val_8_i_V_1_9_fu_35618_p18,
        din9 => hw_sin_val_8_i_V_1_9_fu_35618_p18,
        din10 => hw_sin_val_8_i_V_1_9_fu_35618_p18,
        din11 => hw_sin_val_8_i_V_1_9_fu_35618_p18,
        din12 => hw_sin_val_8_i_V_1_9_fu_35618_p18,
        din13 => hw_sin_val_8_i_V_1_9_fu_35618_p18,
        din14 => hw_sin_val_8_i_V_1_9_fu_35618_p18,
        din15 => hw_sin_val_8_i_V_1_9_fu_35618_p18,
        din16 => sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg,
        dout => hw_sin_val_8_i_V_1_s_fu_35984_p18);

    get_trig_vals_mux_164_8_1_1_U275 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_2_9_fu_35640_p18,
        din1 => hw_sin_val_8_i_V_2_9_fu_35640_p18,
        din2 => trunc_ln647_5_reg_45991,
        din3 => hw_sin_val_8_i_V_2_9_fu_35640_p18,
        din4 => hw_sin_val_8_i_V_2_9_fu_35640_p18,
        din5 => hw_sin_val_8_i_V_2_9_fu_35640_p18,
        din6 => hw_sin_val_8_i_V_2_9_fu_35640_p18,
        din7 => hw_sin_val_8_i_V_2_9_fu_35640_p18,
        din8 => hw_sin_val_8_i_V_2_9_fu_35640_p18,
        din9 => hw_sin_val_8_i_V_2_9_fu_35640_p18,
        din10 => hw_sin_val_8_i_V_2_9_fu_35640_p18,
        din11 => hw_sin_val_8_i_V_2_9_fu_35640_p18,
        din12 => hw_sin_val_8_i_V_2_9_fu_35640_p18,
        din13 => hw_sin_val_8_i_V_2_9_fu_35640_p18,
        din14 => hw_sin_val_8_i_V_2_9_fu_35640_p18,
        din15 => hw_sin_val_8_i_V_2_9_fu_35640_p18,
        din16 => sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg,
        dout => hw_sin_val_8_i_V_2_s_fu_36020_p18);

    get_trig_vals_mux_164_8_1_1_U276 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_3_9_fu_35662_p18,
        din1 => hw_sin_val_8_i_V_3_9_fu_35662_p18,
        din2 => hw_sin_val_8_i_V_3_9_fu_35662_p18,
        din3 => trunc_ln647_5_reg_45991,
        din4 => hw_sin_val_8_i_V_3_9_fu_35662_p18,
        din5 => hw_sin_val_8_i_V_3_9_fu_35662_p18,
        din6 => hw_sin_val_8_i_V_3_9_fu_35662_p18,
        din7 => hw_sin_val_8_i_V_3_9_fu_35662_p18,
        din8 => hw_sin_val_8_i_V_3_9_fu_35662_p18,
        din9 => hw_sin_val_8_i_V_3_9_fu_35662_p18,
        din10 => hw_sin_val_8_i_V_3_9_fu_35662_p18,
        din11 => hw_sin_val_8_i_V_3_9_fu_35662_p18,
        din12 => hw_sin_val_8_i_V_3_9_fu_35662_p18,
        din13 => hw_sin_val_8_i_V_3_9_fu_35662_p18,
        din14 => hw_sin_val_8_i_V_3_9_fu_35662_p18,
        din15 => hw_sin_val_8_i_V_3_9_fu_35662_p18,
        din16 => sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg,
        dout => hw_sin_val_8_i_V_3_s_fu_36056_p18);

    get_trig_vals_mux_164_8_1_1_U277 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_4_9_fu_35684_p18,
        din1 => hw_sin_val_8_i_V_4_9_fu_35684_p18,
        din2 => hw_sin_val_8_i_V_4_9_fu_35684_p18,
        din3 => hw_sin_val_8_i_V_4_9_fu_35684_p18,
        din4 => trunc_ln647_5_reg_45991,
        din5 => hw_sin_val_8_i_V_4_9_fu_35684_p18,
        din6 => hw_sin_val_8_i_V_4_9_fu_35684_p18,
        din7 => hw_sin_val_8_i_V_4_9_fu_35684_p18,
        din8 => hw_sin_val_8_i_V_4_9_fu_35684_p18,
        din9 => hw_sin_val_8_i_V_4_9_fu_35684_p18,
        din10 => hw_sin_val_8_i_V_4_9_fu_35684_p18,
        din11 => hw_sin_val_8_i_V_4_9_fu_35684_p18,
        din12 => hw_sin_val_8_i_V_4_9_fu_35684_p18,
        din13 => hw_sin_val_8_i_V_4_9_fu_35684_p18,
        din14 => hw_sin_val_8_i_V_4_9_fu_35684_p18,
        din15 => hw_sin_val_8_i_V_4_9_fu_35684_p18,
        din16 => sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg,
        dout => hw_sin_val_8_i_V_4_s_fu_36092_p18);

    get_trig_vals_mux_164_8_1_1_U278 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_5_9_fu_35706_p18,
        din1 => hw_sin_val_8_i_V_5_9_fu_35706_p18,
        din2 => hw_sin_val_8_i_V_5_9_fu_35706_p18,
        din3 => hw_sin_val_8_i_V_5_9_fu_35706_p18,
        din4 => hw_sin_val_8_i_V_5_9_fu_35706_p18,
        din5 => trunc_ln647_5_reg_45991,
        din6 => hw_sin_val_8_i_V_5_9_fu_35706_p18,
        din7 => hw_sin_val_8_i_V_5_9_fu_35706_p18,
        din8 => hw_sin_val_8_i_V_5_9_fu_35706_p18,
        din9 => hw_sin_val_8_i_V_5_9_fu_35706_p18,
        din10 => hw_sin_val_8_i_V_5_9_fu_35706_p18,
        din11 => hw_sin_val_8_i_V_5_9_fu_35706_p18,
        din12 => hw_sin_val_8_i_V_5_9_fu_35706_p18,
        din13 => hw_sin_val_8_i_V_5_9_fu_35706_p18,
        din14 => hw_sin_val_8_i_V_5_9_fu_35706_p18,
        din15 => hw_sin_val_8_i_V_5_9_fu_35706_p18,
        din16 => sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg,
        dout => hw_sin_val_8_i_V_5_s_fu_36128_p18);

    get_trig_vals_mux_164_8_1_1_U279 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_6_9_fu_35728_p18,
        din1 => hw_sin_val_8_i_V_6_9_fu_35728_p18,
        din2 => hw_sin_val_8_i_V_6_9_fu_35728_p18,
        din3 => hw_sin_val_8_i_V_6_9_fu_35728_p18,
        din4 => hw_sin_val_8_i_V_6_9_fu_35728_p18,
        din5 => hw_sin_val_8_i_V_6_9_fu_35728_p18,
        din6 => trunc_ln647_5_reg_45991,
        din7 => hw_sin_val_8_i_V_6_9_fu_35728_p18,
        din8 => hw_sin_val_8_i_V_6_9_fu_35728_p18,
        din9 => hw_sin_val_8_i_V_6_9_fu_35728_p18,
        din10 => hw_sin_val_8_i_V_6_9_fu_35728_p18,
        din11 => hw_sin_val_8_i_V_6_9_fu_35728_p18,
        din12 => hw_sin_val_8_i_V_6_9_fu_35728_p18,
        din13 => hw_sin_val_8_i_V_6_9_fu_35728_p18,
        din14 => hw_sin_val_8_i_V_6_9_fu_35728_p18,
        din15 => hw_sin_val_8_i_V_6_9_fu_35728_p18,
        din16 => sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg,
        dout => hw_sin_val_8_i_V_6_s_fu_36164_p18);

    get_trig_vals_mux_164_8_1_1_U280 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_7_9_fu_35750_p18,
        din1 => hw_sin_val_8_i_V_7_9_fu_35750_p18,
        din2 => hw_sin_val_8_i_V_7_9_fu_35750_p18,
        din3 => hw_sin_val_8_i_V_7_9_fu_35750_p18,
        din4 => hw_sin_val_8_i_V_7_9_fu_35750_p18,
        din5 => hw_sin_val_8_i_V_7_9_fu_35750_p18,
        din6 => hw_sin_val_8_i_V_7_9_fu_35750_p18,
        din7 => trunc_ln647_5_reg_45991,
        din8 => hw_sin_val_8_i_V_7_9_fu_35750_p18,
        din9 => hw_sin_val_8_i_V_7_9_fu_35750_p18,
        din10 => hw_sin_val_8_i_V_7_9_fu_35750_p18,
        din11 => hw_sin_val_8_i_V_7_9_fu_35750_p18,
        din12 => hw_sin_val_8_i_V_7_9_fu_35750_p18,
        din13 => hw_sin_val_8_i_V_7_9_fu_35750_p18,
        din14 => hw_sin_val_8_i_V_7_9_fu_35750_p18,
        din15 => hw_sin_val_8_i_V_7_9_fu_35750_p18,
        din16 => sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg,
        dout => hw_sin_val_8_i_V_7_s_fu_36200_p18);

    get_trig_vals_mux_164_8_1_1_U281 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_8_9_fu_35772_p18,
        din1 => hw_sin_val_8_i_V_8_9_fu_35772_p18,
        din2 => hw_sin_val_8_i_V_8_9_fu_35772_p18,
        din3 => hw_sin_val_8_i_V_8_9_fu_35772_p18,
        din4 => hw_sin_val_8_i_V_8_9_fu_35772_p18,
        din5 => hw_sin_val_8_i_V_8_9_fu_35772_p18,
        din6 => hw_sin_val_8_i_V_8_9_fu_35772_p18,
        din7 => hw_sin_val_8_i_V_8_9_fu_35772_p18,
        din8 => trunc_ln647_5_reg_45991,
        din9 => hw_sin_val_8_i_V_8_9_fu_35772_p18,
        din10 => hw_sin_val_8_i_V_8_9_fu_35772_p18,
        din11 => hw_sin_val_8_i_V_8_9_fu_35772_p18,
        din12 => hw_sin_val_8_i_V_8_9_fu_35772_p18,
        din13 => hw_sin_val_8_i_V_8_9_fu_35772_p18,
        din14 => hw_sin_val_8_i_V_8_9_fu_35772_p18,
        din15 => hw_sin_val_8_i_V_8_9_fu_35772_p18,
        din16 => sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg,
        dout => hw_sin_val_8_i_V_8_s_fu_36236_p18);

    get_trig_vals_mux_164_8_1_1_U282 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_9_9_fu_35794_p18,
        din1 => hw_sin_val_8_i_V_9_9_fu_35794_p18,
        din2 => hw_sin_val_8_i_V_9_9_fu_35794_p18,
        din3 => hw_sin_val_8_i_V_9_9_fu_35794_p18,
        din4 => hw_sin_val_8_i_V_9_9_fu_35794_p18,
        din5 => hw_sin_val_8_i_V_9_9_fu_35794_p18,
        din6 => hw_sin_val_8_i_V_9_9_fu_35794_p18,
        din7 => hw_sin_val_8_i_V_9_9_fu_35794_p18,
        din8 => hw_sin_val_8_i_V_9_9_fu_35794_p18,
        din9 => trunc_ln647_5_reg_45991,
        din10 => hw_sin_val_8_i_V_9_9_fu_35794_p18,
        din11 => hw_sin_val_8_i_V_9_9_fu_35794_p18,
        din12 => hw_sin_val_8_i_V_9_9_fu_35794_p18,
        din13 => hw_sin_val_8_i_V_9_9_fu_35794_p18,
        din14 => hw_sin_val_8_i_V_9_9_fu_35794_p18,
        din15 => hw_sin_val_8_i_V_9_9_fu_35794_p18,
        din16 => sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg,
        dout => hw_sin_val_8_i_V_9_s_fu_36272_p18);

    get_trig_vals_mux_164_8_1_1_U283 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_10_9_fu_35816_p18,
        din1 => hw_sin_val_8_i_V_10_9_fu_35816_p18,
        din2 => hw_sin_val_8_i_V_10_9_fu_35816_p18,
        din3 => hw_sin_val_8_i_V_10_9_fu_35816_p18,
        din4 => hw_sin_val_8_i_V_10_9_fu_35816_p18,
        din5 => hw_sin_val_8_i_V_10_9_fu_35816_p18,
        din6 => hw_sin_val_8_i_V_10_9_fu_35816_p18,
        din7 => hw_sin_val_8_i_V_10_9_fu_35816_p18,
        din8 => hw_sin_val_8_i_V_10_9_fu_35816_p18,
        din9 => hw_sin_val_8_i_V_10_9_fu_35816_p18,
        din10 => trunc_ln647_5_reg_45991,
        din11 => hw_sin_val_8_i_V_10_9_fu_35816_p18,
        din12 => hw_sin_val_8_i_V_10_9_fu_35816_p18,
        din13 => hw_sin_val_8_i_V_10_9_fu_35816_p18,
        din14 => hw_sin_val_8_i_V_10_9_fu_35816_p18,
        din15 => hw_sin_val_8_i_V_10_9_fu_35816_p18,
        din16 => sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg,
        dout => hw_sin_val_8_i_V_10_s_fu_36308_p18);

    get_trig_vals_mux_164_8_1_1_U284 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_11_9_fu_35838_p18,
        din1 => hw_sin_val_8_i_V_11_9_fu_35838_p18,
        din2 => hw_sin_val_8_i_V_11_9_fu_35838_p18,
        din3 => hw_sin_val_8_i_V_11_9_fu_35838_p18,
        din4 => hw_sin_val_8_i_V_11_9_fu_35838_p18,
        din5 => hw_sin_val_8_i_V_11_9_fu_35838_p18,
        din6 => hw_sin_val_8_i_V_11_9_fu_35838_p18,
        din7 => hw_sin_val_8_i_V_11_9_fu_35838_p18,
        din8 => hw_sin_val_8_i_V_11_9_fu_35838_p18,
        din9 => hw_sin_val_8_i_V_11_9_fu_35838_p18,
        din10 => hw_sin_val_8_i_V_11_9_fu_35838_p18,
        din11 => trunc_ln647_5_reg_45991,
        din12 => hw_sin_val_8_i_V_11_9_fu_35838_p18,
        din13 => hw_sin_val_8_i_V_11_9_fu_35838_p18,
        din14 => hw_sin_val_8_i_V_11_9_fu_35838_p18,
        din15 => hw_sin_val_8_i_V_11_9_fu_35838_p18,
        din16 => sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg,
        dout => hw_sin_val_8_i_V_11_s_fu_36344_p18);

    get_trig_vals_mux_164_8_1_1_U285 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_12_9_fu_35860_p18,
        din1 => hw_sin_val_8_i_V_12_9_fu_35860_p18,
        din2 => hw_sin_val_8_i_V_12_9_fu_35860_p18,
        din3 => hw_sin_val_8_i_V_12_9_fu_35860_p18,
        din4 => hw_sin_val_8_i_V_12_9_fu_35860_p18,
        din5 => hw_sin_val_8_i_V_12_9_fu_35860_p18,
        din6 => hw_sin_val_8_i_V_12_9_fu_35860_p18,
        din7 => hw_sin_val_8_i_V_12_9_fu_35860_p18,
        din8 => hw_sin_val_8_i_V_12_9_fu_35860_p18,
        din9 => hw_sin_val_8_i_V_12_9_fu_35860_p18,
        din10 => hw_sin_val_8_i_V_12_9_fu_35860_p18,
        din11 => hw_sin_val_8_i_V_12_9_fu_35860_p18,
        din12 => trunc_ln647_5_reg_45991,
        din13 => hw_sin_val_8_i_V_12_9_fu_35860_p18,
        din14 => hw_sin_val_8_i_V_12_9_fu_35860_p18,
        din15 => hw_sin_val_8_i_V_12_9_fu_35860_p18,
        din16 => sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg,
        dout => hw_sin_val_8_i_V_12_s_fu_36380_p18);

    get_trig_vals_mux_164_8_1_1_U286 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_13_9_fu_35882_p18,
        din1 => hw_sin_val_8_i_V_13_9_fu_35882_p18,
        din2 => hw_sin_val_8_i_V_13_9_fu_35882_p18,
        din3 => hw_sin_val_8_i_V_13_9_fu_35882_p18,
        din4 => hw_sin_val_8_i_V_13_9_fu_35882_p18,
        din5 => hw_sin_val_8_i_V_13_9_fu_35882_p18,
        din6 => hw_sin_val_8_i_V_13_9_fu_35882_p18,
        din7 => hw_sin_val_8_i_V_13_9_fu_35882_p18,
        din8 => hw_sin_val_8_i_V_13_9_fu_35882_p18,
        din9 => hw_sin_val_8_i_V_13_9_fu_35882_p18,
        din10 => hw_sin_val_8_i_V_13_9_fu_35882_p18,
        din11 => hw_sin_val_8_i_V_13_9_fu_35882_p18,
        din12 => hw_sin_val_8_i_V_13_9_fu_35882_p18,
        din13 => trunc_ln647_5_reg_45991,
        din14 => hw_sin_val_8_i_V_13_9_fu_35882_p18,
        din15 => hw_sin_val_8_i_V_13_9_fu_35882_p18,
        din16 => sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg,
        dout => hw_sin_val_8_i_V_13_s_fu_36416_p18);

    get_trig_vals_mux_164_8_1_1_U287 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_14_9_fu_35904_p18,
        din1 => hw_sin_val_8_i_V_14_9_fu_35904_p18,
        din2 => hw_sin_val_8_i_V_14_9_fu_35904_p18,
        din3 => hw_sin_val_8_i_V_14_9_fu_35904_p18,
        din4 => hw_sin_val_8_i_V_14_9_fu_35904_p18,
        din5 => hw_sin_val_8_i_V_14_9_fu_35904_p18,
        din6 => hw_sin_val_8_i_V_14_9_fu_35904_p18,
        din7 => hw_sin_val_8_i_V_14_9_fu_35904_p18,
        din8 => hw_sin_val_8_i_V_14_9_fu_35904_p18,
        din9 => hw_sin_val_8_i_V_14_9_fu_35904_p18,
        din10 => hw_sin_val_8_i_V_14_9_fu_35904_p18,
        din11 => hw_sin_val_8_i_V_14_9_fu_35904_p18,
        din12 => hw_sin_val_8_i_V_14_9_fu_35904_p18,
        din13 => hw_sin_val_8_i_V_14_9_fu_35904_p18,
        din14 => trunc_ln647_5_reg_45991,
        din15 => hw_sin_val_8_i_V_14_9_fu_35904_p18,
        din16 => sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg,
        dout => hw_sin_val_8_i_V_14_s_fu_36452_p18);

    get_trig_vals_mux_164_8_1_1_U288 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_15_9_fu_35926_p18,
        din1 => hw_sin_val_8_i_V_15_9_fu_35926_p18,
        din2 => hw_sin_val_8_i_V_15_9_fu_35926_p18,
        din3 => hw_sin_val_8_i_V_15_9_fu_35926_p18,
        din4 => hw_sin_val_8_i_V_15_9_fu_35926_p18,
        din5 => hw_sin_val_8_i_V_15_9_fu_35926_p18,
        din6 => hw_sin_val_8_i_V_15_9_fu_35926_p18,
        din7 => hw_sin_val_8_i_V_15_9_fu_35926_p18,
        din8 => hw_sin_val_8_i_V_15_9_fu_35926_p18,
        din9 => hw_sin_val_8_i_V_15_9_fu_35926_p18,
        din10 => hw_sin_val_8_i_V_15_9_fu_35926_p18,
        din11 => hw_sin_val_8_i_V_15_9_fu_35926_p18,
        din12 => hw_sin_val_8_i_V_15_9_fu_35926_p18,
        din13 => hw_sin_val_8_i_V_15_9_fu_35926_p18,
        din14 => hw_sin_val_8_i_V_15_9_fu_35926_p18,
        din15 => trunc_ln647_5_reg_45991,
        din16 => sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg,
        dout => hw_sin_val_8_i_V_15_s_fu_36488_p18);

    get_trig_vals_mux_164_8_1_1_U289 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => sext_ln647_5_fu_36524_p1,
        din1 => hw_sin_val_8_i_V_0_s_fu_35948_p18,
        din2 => hw_sin_val_8_i_V_0_s_fu_35948_p18,
        din3 => hw_sin_val_8_i_V_0_s_fu_35948_p18,
        din4 => hw_sin_val_8_i_V_0_s_fu_35948_p18,
        din5 => hw_sin_val_8_i_V_0_s_fu_35948_p18,
        din6 => hw_sin_val_8_i_V_0_s_fu_35948_p18,
        din7 => hw_sin_val_8_i_V_0_s_fu_35948_p18,
        din8 => hw_sin_val_8_i_V_0_s_fu_35948_p18,
        din9 => hw_sin_val_8_i_V_0_s_fu_35948_p18,
        din10 => hw_sin_val_8_i_V_0_s_fu_35948_p18,
        din11 => hw_sin_val_8_i_V_0_s_fu_35948_p18,
        din12 => hw_sin_val_8_i_V_0_s_fu_35948_p18,
        din13 => hw_sin_val_8_i_V_0_s_fu_35948_p18,
        din14 => hw_sin_val_8_i_V_0_s_fu_35948_p18,
        din15 => hw_sin_val_8_i_V_0_s_fu_35948_p18,
        din16 => sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg,
        dout => hw_sin_val_8_i_V_0_10_fu_36527_p18);

    get_trig_vals_mux_164_8_1_1_U290 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_1_s_fu_35984_p18,
        din1 => sext_ln647_5_fu_36524_p1,
        din2 => hw_sin_val_8_i_V_1_s_fu_35984_p18,
        din3 => hw_sin_val_8_i_V_1_s_fu_35984_p18,
        din4 => hw_sin_val_8_i_V_1_s_fu_35984_p18,
        din5 => hw_sin_val_8_i_V_1_s_fu_35984_p18,
        din6 => hw_sin_val_8_i_V_1_s_fu_35984_p18,
        din7 => hw_sin_val_8_i_V_1_s_fu_35984_p18,
        din8 => hw_sin_val_8_i_V_1_s_fu_35984_p18,
        din9 => hw_sin_val_8_i_V_1_s_fu_35984_p18,
        din10 => hw_sin_val_8_i_V_1_s_fu_35984_p18,
        din11 => hw_sin_val_8_i_V_1_s_fu_35984_p18,
        din12 => hw_sin_val_8_i_V_1_s_fu_35984_p18,
        din13 => hw_sin_val_8_i_V_1_s_fu_35984_p18,
        din14 => hw_sin_val_8_i_V_1_s_fu_35984_p18,
        din15 => hw_sin_val_8_i_V_1_s_fu_35984_p18,
        din16 => sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg,
        dout => hw_sin_val_8_i_V_1_10_fu_36564_p18);

    get_trig_vals_mux_164_8_1_1_U291 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_2_s_fu_36020_p18,
        din1 => hw_sin_val_8_i_V_2_s_fu_36020_p18,
        din2 => sext_ln647_5_fu_36524_p1,
        din3 => hw_sin_val_8_i_V_2_s_fu_36020_p18,
        din4 => hw_sin_val_8_i_V_2_s_fu_36020_p18,
        din5 => hw_sin_val_8_i_V_2_s_fu_36020_p18,
        din6 => hw_sin_val_8_i_V_2_s_fu_36020_p18,
        din7 => hw_sin_val_8_i_V_2_s_fu_36020_p18,
        din8 => hw_sin_val_8_i_V_2_s_fu_36020_p18,
        din9 => hw_sin_val_8_i_V_2_s_fu_36020_p18,
        din10 => hw_sin_val_8_i_V_2_s_fu_36020_p18,
        din11 => hw_sin_val_8_i_V_2_s_fu_36020_p18,
        din12 => hw_sin_val_8_i_V_2_s_fu_36020_p18,
        din13 => hw_sin_val_8_i_V_2_s_fu_36020_p18,
        din14 => hw_sin_val_8_i_V_2_s_fu_36020_p18,
        din15 => hw_sin_val_8_i_V_2_s_fu_36020_p18,
        din16 => sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg,
        dout => hw_sin_val_8_i_V_2_10_fu_36601_p18);

    get_trig_vals_mux_164_8_1_1_U292 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_3_s_fu_36056_p18,
        din1 => hw_sin_val_8_i_V_3_s_fu_36056_p18,
        din2 => hw_sin_val_8_i_V_3_s_fu_36056_p18,
        din3 => sext_ln647_5_fu_36524_p1,
        din4 => hw_sin_val_8_i_V_3_s_fu_36056_p18,
        din5 => hw_sin_val_8_i_V_3_s_fu_36056_p18,
        din6 => hw_sin_val_8_i_V_3_s_fu_36056_p18,
        din7 => hw_sin_val_8_i_V_3_s_fu_36056_p18,
        din8 => hw_sin_val_8_i_V_3_s_fu_36056_p18,
        din9 => hw_sin_val_8_i_V_3_s_fu_36056_p18,
        din10 => hw_sin_val_8_i_V_3_s_fu_36056_p18,
        din11 => hw_sin_val_8_i_V_3_s_fu_36056_p18,
        din12 => hw_sin_val_8_i_V_3_s_fu_36056_p18,
        din13 => hw_sin_val_8_i_V_3_s_fu_36056_p18,
        din14 => hw_sin_val_8_i_V_3_s_fu_36056_p18,
        din15 => hw_sin_val_8_i_V_3_s_fu_36056_p18,
        din16 => sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg,
        dout => hw_sin_val_8_i_V_3_10_fu_36638_p18);

    get_trig_vals_mux_164_8_1_1_U293 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_4_s_fu_36092_p18,
        din1 => hw_sin_val_8_i_V_4_s_fu_36092_p18,
        din2 => hw_sin_val_8_i_V_4_s_fu_36092_p18,
        din3 => hw_sin_val_8_i_V_4_s_fu_36092_p18,
        din4 => sext_ln647_5_fu_36524_p1,
        din5 => hw_sin_val_8_i_V_4_s_fu_36092_p18,
        din6 => hw_sin_val_8_i_V_4_s_fu_36092_p18,
        din7 => hw_sin_val_8_i_V_4_s_fu_36092_p18,
        din8 => hw_sin_val_8_i_V_4_s_fu_36092_p18,
        din9 => hw_sin_val_8_i_V_4_s_fu_36092_p18,
        din10 => hw_sin_val_8_i_V_4_s_fu_36092_p18,
        din11 => hw_sin_val_8_i_V_4_s_fu_36092_p18,
        din12 => hw_sin_val_8_i_V_4_s_fu_36092_p18,
        din13 => hw_sin_val_8_i_V_4_s_fu_36092_p18,
        din14 => hw_sin_val_8_i_V_4_s_fu_36092_p18,
        din15 => hw_sin_val_8_i_V_4_s_fu_36092_p18,
        din16 => sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg,
        dout => hw_sin_val_8_i_V_4_10_fu_36675_p18);

    get_trig_vals_mux_164_8_1_1_U294 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_5_s_fu_36128_p18,
        din1 => hw_sin_val_8_i_V_5_s_fu_36128_p18,
        din2 => hw_sin_val_8_i_V_5_s_fu_36128_p18,
        din3 => hw_sin_val_8_i_V_5_s_fu_36128_p18,
        din4 => hw_sin_val_8_i_V_5_s_fu_36128_p18,
        din5 => sext_ln647_5_fu_36524_p1,
        din6 => hw_sin_val_8_i_V_5_s_fu_36128_p18,
        din7 => hw_sin_val_8_i_V_5_s_fu_36128_p18,
        din8 => hw_sin_val_8_i_V_5_s_fu_36128_p18,
        din9 => hw_sin_val_8_i_V_5_s_fu_36128_p18,
        din10 => hw_sin_val_8_i_V_5_s_fu_36128_p18,
        din11 => hw_sin_val_8_i_V_5_s_fu_36128_p18,
        din12 => hw_sin_val_8_i_V_5_s_fu_36128_p18,
        din13 => hw_sin_val_8_i_V_5_s_fu_36128_p18,
        din14 => hw_sin_val_8_i_V_5_s_fu_36128_p18,
        din15 => hw_sin_val_8_i_V_5_s_fu_36128_p18,
        din16 => sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg,
        dout => hw_sin_val_8_i_V_5_10_fu_36712_p18);

    get_trig_vals_mux_164_8_1_1_U295 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_6_s_fu_36164_p18,
        din1 => hw_sin_val_8_i_V_6_s_fu_36164_p18,
        din2 => hw_sin_val_8_i_V_6_s_fu_36164_p18,
        din3 => hw_sin_val_8_i_V_6_s_fu_36164_p18,
        din4 => hw_sin_val_8_i_V_6_s_fu_36164_p18,
        din5 => hw_sin_val_8_i_V_6_s_fu_36164_p18,
        din6 => sext_ln647_5_fu_36524_p1,
        din7 => hw_sin_val_8_i_V_6_s_fu_36164_p18,
        din8 => hw_sin_val_8_i_V_6_s_fu_36164_p18,
        din9 => hw_sin_val_8_i_V_6_s_fu_36164_p18,
        din10 => hw_sin_val_8_i_V_6_s_fu_36164_p18,
        din11 => hw_sin_val_8_i_V_6_s_fu_36164_p18,
        din12 => hw_sin_val_8_i_V_6_s_fu_36164_p18,
        din13 => hw_sin_val_8_i_V_6_s_fu_36164_p18,
        din14 => hw_sin_val_8_i_V_6_s_fu_36164_p18,
        din15 => hw_sin_val_8_i_V_6_s_fu_36164_p18,
        din16 => sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg,
        dout => hw_sin_val_8_i_V_6_10_fu_36749_p18);

    get_trig_vals_mux_164_8_1_1_U296 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_7_s_fu_36200_p18,
        din1 => hw_sin_val_8_i_V_7_s_fu_36200_p18,
        din2 => hw_sin_val_8_i_V_7_s_fu_36200_p18,
        din3 => hw_sin_val_8_i_V_7_s_fu_36200_p18,
        din4 => hw_sin_val_8_i_V_7_s_fu_36200_p18,
        din5 => hw_sin_val_8_i_V_7_s_fu_36200_p18,
        din6 => hw_sin_val_8_i_V_7_s_fu_36200_p18,
        din7 => sext_ln647_5_fu_36524_p1,
        din8 => hw_sin_val_8_i_V_7_s_fu_36200_p18,
        din9 => hw_sin_val_8_i_V_7_s_fu_36200_p18,
        din10 => hw_sin_val_8_i_V_7_s_fu_36200_p18,
        din11 => hw_sin_val_8_i_V_7_s_fu_36200_p18,
        din12 => hw_sin_val_8_i_V_7_s_fu_36200_p18,
        din13 => hw_sin_val_8_i_V_7_s_fu_36200_p18,
        din14 => hw_sin_val_8_i_V_7_s_fu_36200_p18,
        din15 => hw_sin_val_8_i_V_7_s_fu_36200_p18,
        din16 => sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg,
        dout => hw_sin_val_8_i_V_7_10_fu_36786_p18);

    get_trig_vals_mux_164_8_1_1_U297 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_8_s_fu_36236_p18,
        din1 => hw_sin_val_8_i_V_8_s_fu_36236_p18,
        din2 => hw_sin_val_8_i_V_8_s_fu_36236_p18,
        din3 => hw_sin_val_8_i_V_8_s_fu_36236_p18,
        din4 => hw_sin_val_8_i_V_8_s_fu_36236_p18,
        din5 => hw_sin_val_8_i_V_8_s_fu_36236_p18,
        din6 => hw_sin_val_8_i_V_8_s_fu_36236_p18,
        din7 => hw_sin_val_8_i_V_8_s_fu_36236_p18,
        din8 => sext_ln647_5_fu_36524_p1,
        din9 => hw_sin_val_8_i_V_8_s_fu_36236_p18,
        din10 => hw_sin_val_8_i_V_8_s_fu_36236_p18,
        din11 => hw_sin_val_8_i_V_8_s_fu_36236_p18,
        din12 => hw_sin_val_8_i_V_8_s_fu_36236_p18,
        din13 => hw_sin_val_8_i_V_8_s_fu_36236_p18,
        din14 => hw_sin_val_8_i_V_8_s_fu_36236_p18,
        din15 => hw_sin_val_8_i_V_8_s_fu_36236_p18,
        din16 => sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg,
        dout => hw_sin_val_8_i_V_8_10_fu_36823_p18);

    get_trig_vals_mux_164_8_1_1_U298 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_9_s_fu_36272_p18,
        din1 => hw_sin_val_8_i_V_9_s_fu_36272_p18,
        din2 => hw_sin_val_8_i_V_9_s_fu_36272_p18,
        din3 => hw_sin_val_8_i_V_9_s_fu_36272_p18,
        din4 => hw_sin_val_8_i_V_9_s_fu_36272_p18,
        din5 => hw_sin_val_8_i_V_9_s_fu_36272_p18,
        din6 => hw_sin_val_8_i_V_9_s_fu_36272_p18,
        din7 => hw_sin_val_8_i_V_9_s_fu_36272_p18,
        din8 => hw_sin_val_8_i_V_9_s_fu_36272_p18,
        din9 => sext_ln647_5_fu_36524_p1,
        din10 => hw_sin_val_8_i_V_9_s_fu_36272_p18,
        din11 => hw_sin_val_8_i_V_9_s_fu_36272_p18,
        din12 => hw_sin_val_8_i_V_9_s_fu_36272_p18,
        din13 => hw_sin_val_8_i_V_9_s_fu_36272_p18,
        din14 => hw_sin_val_8_i_V_9_s_fu_36272_p18,
        din15 => hw_sin_val_8_i_V_9_s_fu_36272_p18,
        din16 => sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg,
        dout => hw_sin_val_8_i_V_9_10_fu_36860_p18);

    get_trig_vals_mux_164_8_1_1_U299 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_10_s_fu_36308_p18,
        din1 => hw_sin_val_8_i_V_10_s_fu_36308_p18,
        din2 => hw_sin_val_8_i_V_10_s_fu_36308_p18,
        din3 => hw_sin_val_8_i_V_10_s_fu_36308_p18,
        din4 => hw_sin_val_8_i_V_10_s_fu_36308_p18,
        din5 => hw_sin_val_8_i_V_10_s_fu_36308_p18,
        din6 => hw_sin_val_8_i_V_10_s_fu_36308_p18,
        din7 => hw_sin_val_8_i_V_10_s_fu_36308_p18,
        din8 => hw_sin_val_8_i_V_10_s_fu_36308_p18,
        din9 => hw_sin_val_8_i_V_10_s_fu_36308_p18,
        din10 => sext_ln647_5_fu_36524_p1,
        din11 => hw_sin_val_8_i_V_10_s_fu_36308_p18,
        din12 => hw_sin_val_8_i_V_10_s_fu_36308_p18,
        din13 => hw_sin_val_8_i_V_10_s_fu_36308_p18,
        din14 => hw_sin_val_8_i_V_10_s_fu_36308_p18,
        din15 => hw_sin_val_8_i_V_10_s_fu_36308_p18,
        din16 => sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg,
        dout => hw_sin_val_8_i_V_10_10_fu_36897_p18);

    get_trig_vals_mux_164_8_1_1_U300 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_11_s_fu_36344_p18,
        din1 => hw_sin_val_8_i_V_11_s_fu_36344_p18,
        din2 => hw_sin_val_8_i_V_11_s_fu_36344_p18,
        din3 => hw_sin_val_8_i_V_11_s_fu_36344_p18,
        din4 => hw_sin_val_8_i_V_11_s_fu_36344_p18,
        din5 => hw_sin_val_8_i_V_11_s_fu_36344_p18,
        din6 => hw_sin_val_8_i_V_11_s_fu_36344_p18,
        din7 => hw_sin_val_8_i_V_11_s_fu_36344_p18,
        din8 => hw_sin_val_8_i_V_11_s_fu_36344_p18,
        din9 => hw_sin_val_8_i_V_11_s_fu_36344_p18,
        din10 => hw_sin_val_8_i_V_11_s_fu_36344_p18,
        din11 => sext_ln647_5_fu_36524_p1,
        din12 => hw_sin_val_8_i_V_11_s_fu_36344_p18,
        din13 => hw_sin_val_8_i_V_11_s_fu_36344_p18,
        din14 => hw_sin_val_8_i_V_11_s_fu_36344_p18,
        din15 => hw_sin_val_8_i_V_11_s_fu_36344_p18,
        din16 => sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg,
        dout => hw_sin_val_8_i_V_11_10_fu_36934_p18);

    get_trig_vals_mux_164_8_1_1_U301 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_12_s_fu_36380_p18,
        din1 => hw_sin_val_8_i_V_12_s_fu_36380_p18,
        din2 => hw_sin_val_8_i_V_12_s_fu_36380_p18,
        din3 => hw_sin_val_8_i_V_12_s_fu_36380_p18,
        din4 => hw_sin_val_8_i_V_12_s_fu_36380_p18,
        din5 => hw_sin_val_8_i_V_12_s_fu_36380_p18,
        din6 => hw_sin_val_8_i_V_12_s_fu_36380_p18,
        din7 => hw_sin_val_8_i_V_12_s_fu_36380_p18,
        din8 => hw_sin_val_8_i_V_12_s_fu_36380_p18,
        din9 => hw_sin_val_8_i_V_12_s_fu_36380_p18,
        din10 => hw_sin_val_8_i_V_12_s_fu_36380_p18,
        din11 => hw_sin_val_8_i_V_12_s_fu_36380_p18,
        din12 => sext_ln647_5_fu_36524_p1,
        din13 => hw_sin_val_8_i_V_12_s_fu_36380_p18,
        din14 => hw_sin_val_8_i_V_12_s_fu_36380_p18,
        din15 => hw_sin_val_8_i_V_12_s_fu_36380_p18,
        din16 => sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg,
        dout => hw_sin_val_8_i_V_12_10_fu_36971_p18);

    get_trig_vals_mux_164_8_1_1_U302 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_13_s_fu_36416_p18,
        din1 => hw_sin_val_8_i_V_13_s_fu_36416_p18,
        din2 => hw_sin_val_8_i_V_13_s_fu_36416_p18,
        din3 => hw_sin_val_8_i_V_13_s_fu_36416_p18,
        din4 => hw_sin_val_8_i_V_13_s_fu_36416_p18,
        din5 => hw_sin_val_8_i_V_13_s_fu_36416_p18,
        din6 => hw_sin_val_8_i_V_13_s_fu_36416_p18,
        din7 => hw_sin_val_8_i_V_13_s_fu_36416_p18,
        din8 => hw_sin_val_8_i_V_13_s_fu_36416_p18,
        din9 => hw_sin_val_8_i_V_13_s_fu_36416_p18,
        din10 => hw_sin_val_8_i_V_13_s_fu_36416_p18,
        din11 => hw_sin_val_8_i_V_13_s_fu_36416_p18,
        din12 => hw_sin_val_8_i_V_13_s_fu_36416_p18,
        din13 => sext_ln647_5_fu_36524_p1,
        din14 => hw_sin_val_8_i_V_13_s_fu_36416_p18,
        din15 => hw_sin_val_8_i_V_13_s_fu_36416_p18,
        din16 => sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg,
        dout => hw_sin_val_8_i_V_13_10_fu_37008_p18);

    get_trig_vals_mux_164_8_1_1_U303 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_14_s_fu_36452_p18,
        din1 => hw_sin_val_8_i_V_14_s_fu_36452_p18,
        din2 => hw_sin_val_8_i_V_14_s_fu_36452_p18,
        din3 => hw_sin_val_8_i_V_14_s_fu_36452_p18,
        din4 => hw_sin_val_8_i_V_14_s_fu_36452_p18,
        din5 => hw_sin_val_8_i_V_14_s_fu_36452_p18,
        din6 => hw_sin_val_8_i_V_14_s_fu_36452_p18,
        din7 => hw_sin_val_8_i_V_14_s_fu_36452_p18,
        din8 => hw_sin_val_8_i_V_14_s_fu_36452_p18,
        din9 => hw_sin_val_8_i_V_14_s_fu_36452_p18,
        din10 => hw_sin_val_8_i_V_14_s_fu_36452_p18,
        din11 => hw_sin_val_8_i_V_14_s_fu_36452_p18,
        din12 => hw_sin_val_8_i_V_14_s_fu_36452_p18,
        din13 => hw_sin_val_8_i_V_14_s_fu_36452_p18,
        din14 => sext_ln647_5_fu_36524_p1,
        din15 => hw_sin_val_8_i_V_14_s_fu_36452_p18,
        din16 => sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg,
        dout => hw_sin_val_8_i_V_14_10_fu_37045_p18);

    get_trig_vals_mux_164_8_1_1_U304 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_15_s_fu_36488_p18,
        din1 => hw_sin_val_8_i_V_15_s_fu_36488_p18,
        din2 => hw_sin_val_8_i_V_15_s_fu_36488_p18,
        din3 => hw_sin_val_8_i_V_15_s_fu_36488_p18,
        din4 => hw_sin_val_8_i_V_15_s_fu_36488_p18,
        din5 => hw_sin_val_8_i_V_15_s_fu_36488_p18,
        din6 => hw_sin_val_8_i_V_15_s_fu_36488_p18,
        din7 => hw_sin_val_8_i_V_15_s_fu_36488_p18,
        din8 => hw_sin_val_8_i_V_15_s_fu_36488_p18,
        din9 => hw_sin_val_8_i_V_15_s_fu_36488_p18,
        din10 => hw_sin_val_8_i_V_15_s_fu_36488_p18,
        din11 => hw_sin_val_8_i_V_15_s_fu_36488_p18,
        din12 => hw_sin_val_8_i_V_15_s_fu_36488_p18,
        din13 => hw_sin_val_8_i_V_15_s_fu_36488_p18,
        din14 => hw_sin_val_8_i_V_15_s_fu_36488_p18,
        din15 => sext_ln647_5_fu_36524_p1,
        din16 => sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg,
        dout => hw_sin_val_8_i_V_15_10_fu_37082_p18);

    get_trig_vals_mux_164_8_1_1_U305 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => trunc_ln647_6_fu_37119_p1,
        din1 => hw_sin_val_8_i_V_0_10_fu_36527_p18,
        din2 => hw_sin_val_8_i_V_0_10_fu_36527_p18,
        din3 => hw_sin_val_8_i_V_0_10_fu_36527_p18,
        din4 => hw_sin_val_8_i_V_0_10_fu_36527_p18,
        din5 => hw_sin_val_8_i_V_0_10_fu_36527_p18,
        din6 => hw_sin_val_8_i_V_0_10_fu_36527_p18,
        din7 => hw_sin_val_8_i_V_0_10_fu_36527_p18,
        din8 => hw_sin_val_8_i_V_0_10_fu_36527_p18,
        din9 => hw_sin_val_8_i_V_0_10_fu_36527_p18,
        din10 => hw_sin_val_8_i_V_0_10_fu_36527_p18,
        din11 => hw_sin_val_8_i_V_0_10_fu_36527_p18,
        din12 => hw_sin_val_8_i_V_0_10_fu_36527_p18,
        din13 => hw_sin_val_8_i_V_0_10_fu_36527_p18,
        din14 => hw_sin_val_8_i_V_0_10_fu_36527_p18,
        din15 => hw_sin_val_8_i_V_0_10_fu_36527_p18,
        din16 => sin_rom_sel_12_V_rea_reg_42963_pp0_iter5_reg,
        dout => hw_sin_val_8_i_V_0_11_fu_37123_p18);

    get_trig_vals_mux_164_8_1_1_U306 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_1_10_fu_36564_p18,
        din1 => trunc_ln647_6_fu_37119_p1,
        din2 => hw_sin_val_8_i_V_1_10_fu_36564_p18,
        din3 => hw_sin_val_8_i_V_1_10_fu_36564_p18,
        din4 => hw_sin_val_8_i_V_1_10_fu_36564_p18,
        din5 => hw_sin_val_8_i_V_1_10_fu_36564_p18,
        din6 => hw_sin_val_8_i_V_1_10_fu_36564_p18,
        din7 => hw_sin_val_8_i_V_1_10_fu_36564_p18,
        din8 => hw_sin_val_8_i_V_1_10_fu_36564_p18,
        din9 => hw_sin_val_8_i_V_1_10_fu_36564_p18,
        din10 => hw_sin_val_8_i_V_1_10_fu_36564_p18,
        din11 => hw_sin_val_8_i_V_1_10_fu_36564_p18,
        din12 => hw_sin_val_8_i_V_1_10_fu_36564_p18,
        din13 => hw_sin_val_8_i_V_1_10_fu_36564_p18,
        din14 => hw_sin_val_8_i_V_1_10_fu_36564_p18,
        din15 => hw_sin_val_8_i_V_1_10_fu_36564_p18,
        din16 => sin_rom_sel_12_V_rea_reg_42963_pp0_iter5_reg,
        dout => hw_sin_val_8_i_V_1_11_fu_37160_p18);

    get_trig_vals_mux_164_8_1_1_U307 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_2_10_fu_36601_p18,
        din1 => hw_sin_val_8_i_V_2_10_fu_36601_p18,
        din2 => trunc_ln647_6_fu_37119_p1,
        din3 => hw_sin_val_8_i_V_2_10_fu_36601_p18,
        din4 => hw_sin_val_8_i_V_2_10_fu_36601_p18,
        din5 => hw_sin_val_8_i_V_2_10_fu_36601_p18,
        din6 => hw_sin_val_8_i_V_2_10_fu_36601_p18,
        din7 => hw_sin_val_8_i_V_2_10_fu_36601_p18,
        din8 => hw_sin_val_8_i_V_2_10_fu_36601_p18,
        din9 => hw_sin_val_8_i_V_2_10_fu_36601_p18,
        din10 => hw_sin_val_8_i_V_2_10_fu_36601_p18,
        din11 => hw_sin_val_8_i_V_2_10_fu_36601_p18,
        din12 => hw_sin_val_8_i_V_2_10_fu_36601_p18,
        din13 => hw_sin_val_8_i_V_2_10_fu_36601_p18,
        din14 => hw_sin_val_8_i_V_2_10_fu_36601_p18,
        din15 => hw_sin_val_8_i_V_2_10_fu_36601_p18,
        din16 => sin_rom_sel_12_V_rea_reg_42963_pp0_iter5_reg,
        dout => hw_sin_val_8_i_V_2_11_fu_37197_p18);

    get_trig_vals_mux_164_8_1_1_U308 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_3_10_fu_36638_p18,
        din1 => hw_sin_val_8_i_V_3_10_fu_36638_p18,
        din2 => hw_sin_val_8_i_V_3_10_fu_36638_p18,
        din3 => trunc_ln647_6_fu_37119_p1,
        din4 => hw_sin_val_8_i_V_3_10_fu_36638_p18,
        din5 => hw_sin_val_8_i_V_3_10_fu_36638_p18,
        din6 => hw_sin_val_8_i_V_3_10_fu_36638_p18,
        din7 => hw_sin_val_8_i_V_3_10_fu_36638_p18,
        din8 => hw_sin_val_8_i_V_3_10_fu_36638_p18,
        din9 => hw_sin_val_8_i_V_3_10_fu_36638_p18,
        din10 => hw_sin_val_8_i_V_3_10_fu_36638_p18,
        din11 => hw_sin_val_8_i_V_3_10_fu_36638_p18,
        din12 => hw_sin_val_8_i_V_3_10_fu_36638_p18,
        din13 => hw_sin_val_8_i_V_3_10_fu_36638_p18,
        din14 => hw_sin_val_8_i_V_3_10_fu_36638_p18,
        din15 => hw_sin_val_8_i_V_3_10_fu_36638_p18,
        din16 => sin_rom_sel_12_V_rea_reg_42963_pp0_iter5_reg,
        dout => hw_sin_val_8_i_V_3_11_fu_37234_p18);

    get_trig_vals_mux_164_8_1_1_U309 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_4_10_fu_36675_p18,
        din1 => hw_sin_val_8_i_V_4_10_fu_36675_p18,
        din2 => hw_sin_val_8_i_V_4_10_fu_36675_p18,
        din3 => hw_sin_val_8_i_V_4_10_fu_36675_p18,
        din4 => trunc_ln647_6_fu_37119_p1,
        din5 => hw_sin_val_8_i_V_4_10_fu_36675_p18,
        din6 => hw_sin_val_8_i_V_4_10_fu_36675_p18,
        din7 => hw_sin_val_8_i_V_4_10_fu_36675_p18,
        din8 => hw_sin_val_8_i_V_4_10_fu_36675_p18,
        din9 => hw_sin_val_8_i_V_4_10_fu_36675_p18,
        din10 => hw_sin_val_8_i_V_4_10_fu_36675_p18,
        din11 => hw_sin_val_8_i_V_4_10_fu_36675_p18,
        din12 => hw_sin_val_8_i_V_4_10_fu_36675_p18,
        din13 => hw_sin_val_8_i_V_4_10_fu_36675_p18,
        din14 => hw_sin_val_8_i_V_4_10_fu_36675_p18,
        din15 => hw_sin_val_8_i_V_4_10_fu_36675_p18,
        din16 => sin_rom_sel_12_V_rea_reg_42963_pp0_iter5_reg,
        dout => hw_sin_val_8_i_V_4_11_fu_37271_p18);

    get_trig_vals_mux_164_8_1_1_U310 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_5_10_fu_36712_p18,
        din1 => hw_sin_val_8_i_V_5_10_fu_36712_p18,
        din2 => hw_sin_val_8_i_V_5_10_fu_36712_p18,
        din3 => hw_sin_val_8_i_V_5_10_fu_36712_p18,
        din4 => hw_sin_val_8_i_V_5_10_fu_36712_p18,
        din5 => trunc_ln647_6_fu_37119_p1,
        din6 => hw_sin_val_8_i_V_5_10_fu_36712_p18,
        din7 => hw_sin_val_8_i_V_5_10_fu_36712_p18,
        din8 => hw_sin_val_8_i_V_5_10_fu_36712_p18,
        din9 => hw_sin_val_8_i_V_5_10_fu_36712_p18,
        din10 => hw_sin_val_8_i_V_5_10_fu_36712_p18,
        din11 => hw_sin_val_8_i_V_5_10_fu_36712_p18,
        din12 => hw_sin_val_8_i_V_5_10_fu_36712_p18,
        din13 => hw_sin_val_8_i_V_5_10_fu_36712_p18,
        din14 => hw_sin_val_8_i_V_5_10_fu_36712_p18,
        din15 => hw_sin_val_8_i_V_5_10_fu_36712_p18,
        din16 => sin_rom_sel_12_V_rea_reg_42963_pp0_iter5_reg,
        dout => hw_sin_val_8_i_V_5_11_fu_37308_p18);

    get_trig_vals_mux_164_8_1_1_U311 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_6_10_fu_36749_p18,
        din1 => hw_sin_val_8_i_V_6_10_fu_36749_p18,
        din2 => hw_sin_val_8_i_V_6_10_fu_36749_p18,
        din3 => hw_sin_val_8_i_V_6_10_fu_36749_p18,
        din4 => hw_sin_val_8_i_V_6_10_fu_36749_p18,
        din5 => hw_sin_val_8_i_V_6_10_fu_36749_p18,
        din6 => trunc_ln647_6_fu_37119_p1,
        din7 => hw_sin_val_8_i_V_6_10_fu_36749_p18,
        din8 => hw_sin_val_8_i_V_6_10_fu_36749_p18,
        din9 => hw_sin_val_8_i_V_6_10_fu_36749_p18,
        din10 => hw_sin_val_8_i_V_6_10_fu_36749_p18,
        din11 => hw_sin_val_8_i_V_6_10_fu_36749_p18,
        din12 => hw_sin_val_8_i_V_6_10_fu_36749_p18,
        din13 => hw_sin_val_8_i_V_6_10_fu_36749_p18,
        din14 => hw_sin_val_8_i_V_6_10_fu_36749_p18,
        din15 => hw_sin_val_8_i_V_6_10_fu_36749_p18,
        din16 => sin_rom_sel_12_V_rea_reg_42963_pp0_iter5_reg,
        dout => hw_sin_val_8_i_V_6_11_fu_37345_p18);

    get_trig_vals_mux_164_8_1_1_U312 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_7_10_fu_36786_p18,
        din1 => hw_sin_val_8_i_V_7_10_fu_36786_p18,
        din2 => hw_sin_val_8_i_V_7_10_fu_36786_p18,
        din3 => hw_sin_val_8_i_V_7_10_fu_36786_p18,
        din4 => hw_sin_val_8_i_V_7_10_fu_36786_p18,
        din5 => hw_sin_val_8_i_V_7_10_fu_36786_p18,
        din6 => hw_sin_val_8_i_V_7_10_fu_36786_p18,
        din7 => trunc_ln647_6_fu_37119_p1,
        din8 => hw_sin_val_8_i_V_7_10_fu_36786_p18,
        din9 => hw_sin_val_8_i_V_7_10_fu_36786_p18,
        din10 => hw_sin_val_8_i_V_7_10_fu_36786_p18,
        din11 => hw_sin_val_8_i_V_7_10_fu_36786_p18,
        din12 => hw_sin_val_8_i_V_7_10_fu_36786_p18,
        din13 => hw_sin_val_8_i_V_7_10_fu_36786_p18,
        din14 => hw_sin_val_8_i_V_7_10_fu_36786_p18,
        din15 => hw_sin_val_8_i_V_7_10_fu_36786_p18,
        din16 => sin_rom_sel_12_V_rea_reg_42963_pp0_iter5_reg,
        dout => hw_sin_val_8_i_V_7_11_fu_37382_p18);

    get_trig_vals_mux_164_8_1_1_U313 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_8_10_fu_36823_p18,
        din1 => hw_sin_val_8_i_V_8_10_fu_36823_p18,
        din2 => hw_sin_val_8_i_V_8_10_fu_36823_p18,
        din3 => hw_sin_val_8_i_V_8_10_fu_36823_p18,
        din4 => hw_sin_val_8_i_V_8_10_fu_36823_p18,
        din5 => hw_sin_val_8_i_V_8_10_fu_36823_p18,
        din6 => hw_sin_val_8_i_V_8_10_fu_36823_p18,
        din7 => hw_sin_val_8_i_V_8_10_fu_36823_p18,
        din8 => trunc_ln647_6_fu_37119_p1,
        din9 => hw_sin_val_8_i_V_8_10_fu_36823_p18,
        din10 => hw_sin_val_8_i_V_8_10_fu_36823_p18,
        din11 => hw_sin_val_8_i_V_8_10_fu_36823_p18,
        din12 => hw_sin_val_8_i_V_8_10_fu_36823_p18,
        din13 => hw_sin_val_8_i_V_8_10_fu_36823_p18,
        din14 => hw_sin_val_8_i_V_8_10_fu_36823_p18,
        din15 => hw_sin_val_8_i_V_8_10_fu_36823_p18,
        din16 => sin_rom_sel_12_V_rea_reg_42963_pp0_iter5_reg,
        dout => hw_sin_val_8_i_V_8_11_fu_37419_p18);

    get_trig_vals_mux_164_8_1_1_U314 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_9_10_fu_36860_p18,
        din1 => hw_sin_val_8_i_V_9_10_fu_36860_p18,
        din2 => hw_sin_val_8_i_V_9_10_fu_36860_p18,
        din3 => hw_sin_val_8_i_V_9_10_fu_36860_p18,
        din4 => hw_sin_val_8_i_V_9_10_fu_36860_p18,
        din5 => hw_sin_val_8_i_V_9_10_fu_36860_p18,
        din6 => hw_sin_val_8_i_V_9_10_fu_36860_p18,
        din7 => hw_sin_val_8_i_V_9_10_fu_36860_p18,
        din8 => hw_sin_val_8_i_V_9_10_fu_36860_p18,
        din9 => trunc_ln647_6_fu_37119_p1,
        din10 => hw_sin_val_8_i_V_9_10_fu_36860_p18,
        din11 => hw_sin_val_8_i_V_9_10_fu_36860_p18,
        din12 => hw_sin_val_8_i_V_9_10_fu_36860_p18,
        din13 => hw_sin_val_8_i_V_9_10_fu_36860_p18,
        din14 => hw_sin_val_8_i_V_9_10_fu_36860_p18,
        din15 => hw_sin_val_8_i_V_9_10_fu_36860_p18,
        din16 => sin_rom_sel_12_V_rea_reg_42963_pp0_iter5_reg,
        dout => hw_sin_val_8_i_V_9_11_fu_37456_p18);

    get_trig_vals_mux_164_8_1_1_U315 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_10_10_fu_36897_p18,
        din1 => hw_sin_val_8_i_V_10_10_fu_36897_p18,
        din2 => hw_sin_val_8_i_V_10_10_fu_36897_p18,
        din3 => hw_sin_val_8_i_V_10_10_fu_36897_p18,
        din4 => hw_sin_val_8_i_V_10_10_fu_36897_p18,
        din5 => hw_sin_val_8_i_V_10_10_fu_36897_p18,
        din6 => hw_sin_val_8_i_V_10_10_fu_36897_p18,
        din7 => hw_sin_val_8_i_V_10_10_fu_36897_p18,
        din8 => hw_sin_val_8_i_V_10_10_fu_36897_p18,
        din9 => hw_sin_val_8_i_V_10_10_fu_36897_p18,
        din10 => trunc_ln647_6_fu_37119_p1,
        din11 => hw_sin_val_8_i_V_10_10_fu_36897_p18,
        din12 => hw_sin_val_8_i_V_10_10_fu_36897_p18,
        din13 => hw_sin_val_8_i_V_10_10_fu_36897_p18,
        din14 => hw_sin_val_8_i_V_10_10_fu_36897_p18,
        din15 => hw_sin_val_8_i_V_10_10_fu_36897_p18,
        din16 => sin_rom_sel_12_V_rea_reg_42963_pp0_iter5_reg,
        dout => hw_sin_val_8_i_V_10_11_fu_37493_p18);

    get_trig_vals_mux_164_8_1_1_U316 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_11_10_fu_36934_p18,
        din1 => hw_sin_val_8_i_V_11_10_fu_36934_p18,
        din2 => hw_sin_val_8_i_V_11_10_fu_36934_p18,
        din3 => hw_sin_val_8_i_V_11_10_fu_36934_p18,
        din4 => hw_sin_val_8_i_V_11_10_fu_36934_p18,
        din5 => hw_sin_val_8_i_V_11_10_fu_36934_p18,
        din6 => hw_sin_val_8_i_V_11_10_fu_36934_p18,
        din7 => hw_sin_val_8_i_V_11_10_fu_36934_p18,
        din8 => hw_sin_val_8_i_V_11_10_fu_36934_p18,
        din9 => hw_sin_val_8_i_V_11_10_fu_36934_p18,
        din10 => hw_sin_val_8_i_V_11_10_fu_36934_p18,
        din11 => trunc_ln647_6_fu_37119_p1,
        din12 => hw_sin_val_8_i_V_11_10_fu_36934_p18,
        din13 => hw_sin_val_8_i_V_11_10_fu_36934_p18,
        din14 => hw_sin_val_8_i_V_11_10_fu_36934_p18,
        din15 => hw_sin_val_8_i_V_11_10_fu_36934_p18,
        din16 => sin_rom_sel_12_V_rea_reg_42963_pp0_iter5_reg,
        dout => hw_sin_val_8_i_V_11_11_fu_37530_p18);

    get_trig_vals_mux_164_8_1_1_U317 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_12_10_fu_36971_p18,
        din1 => hw_sin_val_8_i_V_12_10_fu_36971_p18,
        din2 => hw_sin_val_8_i_V_12_10_fu_36971_p18,
        din3 => hw_sin_val_8_i_V_12_10_fu_36971_p18,
        din4 => hw_sin_val_8_i_V_12_10_fu_36971_p18,
        din5 => hw_sin_val_8_i_V_12_10_fu_36971_p18,
        din6 => hw_sin_val_8_i_V_12_10_fu_36971_p18,
        din7 => hw_sin_val_8_i_V_12_10_fu_36971_p18,
        din8 => hw_sin_val_8_i_V_12_10_fu_36971_p18,
        din9 => hw_sin_val_8_i_V_12_10_fu_36971_p18,
        din10 => hw_sin_val_8_i_V_12_10_fu_36971_p18,
        din11 => hw_sin_val_8_i_V_12_10_fu_36971_p18,
        din12 => trunc_ln647_6_fu_37119_p1,
        din13 => hw_sin_val_8_i_V_12_10_fu_36971_p18,
        din14 => hw_sin_val_8_i_V_12_10_fu_36971_p18,
        din15 => hw_sin_val_8_i_V_12_10_fu_36971_p18,
        din16 => sin_rom_sel_12_V_rea_reg_42963_pp0_iter5_reg,
        dout => hw_sin_val_8_i_V_12_11_fu_37567_p18);

    get_trig_vals_mux_164_8_1_1_U318 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_13_10_fu_37008_p18,
        din1 => hw_sin_val_8_i_V_13_10_fu_37008_p18,
        din2 => hw_sin_val_8_i_V_13_10_fu_37008_p18,
        din3 => hw_sin_val_8_i_V_13_10_fu_37008_p18,
        din4 => hw_sin_val_8_i_V_13_10_fu_37008_p18,
        din5 => hw_sin_val_8_i_V_13_10_fu_37008_p18,
        din6 => hw_sin_val_8_i_V_13_10_fu_37008_p18,
        din7 => hw_sin_val_8_i_V_13_10_fu_37008_p18,
        din8 => hw_sin_val_8_i_V_13_10_fu_37008_p18,
        din9 => hw_sin_val_8_i_V_13_10_fu_37008_p18,
        din10 => hw_sin_val_8_i_V_13_10_fu_37008_p18,
        din11 => hw_sin_val_8_i_V_13_10_fu_37008_p18,
        din12 => hw_sin_val_8_i_V_13_10_fu_37008_p18,
        din13 => trunc_ln647_6_fu_37119_p1,
        din14 => hw_sin_val_8_i_V_13_10_fu_37008_p18,
        din15 => hw_sin_val_8_i_V_13_10_fu_37008_p18,
        din16 => sin_rom_sel_12_V_rea_reg_42963_pp0_iter5_reg,
        dout => hw_sin_val_8_i_V_13_11_fu_37604_p18);

    get_trig_vals_mux_164_8_1_1_U319 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_14_10_fu_37045_p18,
        din1 => hw_sin_val_8_i_V_14_10_fu_37045_p18,
        din2 => hw_sin_val_8_i_V_14_10_fu_37045_p18,
        din3 => hw_sin_val_8_i_V_14_10_fu_37045_p18,
        din4 => hw_sin_val_8_i_V_14_10_fu_37045_p18,
        din5 => hw_sin_val_8_i_V_14_10_fu_37045_p18,
        din6 => hw_sin_val_8_i_V_14_10_fu_37045_p18,
        din7 => hw_sin_val_8_i_V_14_10_fu_37045_p18,
        din8 => hw_sin_val_8_i_V_14_10_fu_37045_p18,
        din9 => hw_sin_val_8_i_V_14_10_fu_37045_p18,
        din10 => hw_sin_val_8_i_V_14_10_fu_37045_p18,
        din11 => hw_sin_val_8_i_V_14_10_fu_37045_p18,
        din12 => hw_sin_val_8_i_V_14_10_fu_37045_p18,
        din13 => hw_sin_val_8_i_V_14_10_fu_37045_p18,
        din14 => trunc_ln647_6_fu_37119_p1,
        din15 => hw_sin_val_8_i_V_14_10_fu_37045_p18,
        din16 => sin_rom_sel_12_V_rea_reg_42963_pp0_iter5_reg,
        dout => hw_sin_val_8_i_V_14_11_fu_37641_p18);

    get_trig_vals_mux_164_8_1_1_U320 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_15_10_fu_37082_p18,
        din1 => hw_sin_val_8_i_V_15_10_fu_37082_p18,
        din2 => hw_sin_val_8_i_V_15_10_fu_37082_p18,
        din3 => hw_sin_val_8_i_V_15_10_fu_37082_p18,
        din4 => hw_sin_val_8_i_V_15_10_fu_37082_p18,
        din5 => hw_sin_val_8_i_V_15_10_fu_37082_p18,
        din6 => hw_sin_val_8_i_V_15_10_fu_37082_p18,
        din7 => hw_sin_val_8_i_V_15_10_fu_37082_p18,
        din8 => hw_sin_val_8_i_V_15_10_fu_37082_p18,
        din9 => hw_sin_val_8_i_V_15_10_fu_37082_p18,
        din10 => hw_sin_val_8_i_V_15_10_fu_37082_p18,
        din11 => hw_sin_val_8_i_V_15_10_fu_37082_p18,
        din12 => hw_sin_val_8_i_V_15_10_fu_37082_p18,
        din13 => hw_sin_val_8_i_V_15_10_fu_37082_p18,
        din14 => hw_sin_val_8_i_V_15_10_fu_37082_p18,
        din15 => trunc_ln647_6_fu_37119_p1,
        din16 => sin_rom_sel_12_V_rea_reg_42963_pp0_iter5_reg,
        dout => hw_sin_val_8_i_V_15_11_fu_37678_p18);

    get_trig_vals_mux_164_8_1_1_U321 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => sext_ln647_12_fu_37730_p1,
        din1 => hw_cos_val_8_i_V_0_8_reg_46096,
        din2 => hw_cos_val_8_i_V_0_8_reg_46096,
        din3 => hw_cos_val_8_i_V_0_8_reg_46096,
        din4 => hw_cos_val_8_i_V_0_8_reg_46096,
        din5 => hw_cos_val_8_i_V_0_8_reg_46096,
        din6 => hw_cos_val_8_i_V_0_8_reg_46096,
        din7 => hw_cos_val_8_i_V_0_8_reg_46096,
        din8 => hw_cos_val_8_i_V_0_8_reg_46096,
        din9 => hw_cos_val_8_i_V_0_8_reg_46096,
        din10 => hw_cos_val_8_i_V_0_8_reg_46096,
        din11 => hw_cos_val_8_i_V_0_8_reg_46096,
        din12 => hw_cos_val_8_i_V_0_8_reg_46096,
        din13 => hw_cos_val_8_i_V_0_8_reg_46096,
        din14 => hw_cos_val_8_i_V_0_8_reg_46096,
        din15 => hw_cos_val_8_i_V_0_8_reg_46096,
        din16 => cos_rom_sel_9_V_read_reg_42658_pp0_iter5_reg,
        dout => hw_cos_val_8_i_V_0_9_fu_37733_p18);

    get_trig_vals_mux_164_8_1_1_U322 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_1_8_reg_46115,
        din1 => sext_ln647_12_fu_37730_p1,
        din2 => hw_cos_val_8_i_V_1_8_reg_46115,
        din3 => hw_cos_val_8_i_V_1_8_reg_46115,
        din4 => hw_cos_val_8_i_V_1_8_reg_46115,
        din5 => hw_cos_val_8_i_V_1_8_reg_46115,
        din6 => hw_cos_val_8_i_V_1_8_reg_46115,
        din7 => hw_cos_val_8_i_V_1_8_reg_46115,
        din8 => hw_cos_val_8_i_V_1_8_reg_46115,
        din9 => hw_cos_val_8_i_V_1_8_reg_46115,
        din10 => hw_cos_val_8_i_V_1_8_reg_46115,
        din11 => hw_cos_val_8_i_V_1_8_reg_46115,
        din12 => hw_cos_val_8_i_V_1_8_reg_46115,
        din13 => hw_cos_val_8_i_V_1_8_reg_46115,
        din14 => hw_cos_val_8_i_V_1_8_reg_46115,
        din15 => hw_cos_val_8_i_V_1_8_reg_46115,
        din16 => cos_rom_sel_9_V_read_reg_42658_pp0_iter5_reg,
        dout => hw_cos_val_8_i_V_1_9_fu_37755_p18);

    get_trig_vals_mux_164_8_1_1_U323 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_2_8_reg_46134,
        din1 => hw_cos_val_8_i_V_2_8_reg_46134,
        din2 => sext_ln647_12_fu_37730_p1,
        din3 => hw_cos_val_8_i_V_2_8_reg_46134,
        din4 => hw_cos_val_8_i_V_2_8_reg_46134,
        din5 => hw_cos_val_8_i_V_2_8_reg_46134,
        din6 => hw_cos_val_8_i_V_2_8_reg_46134,
        din7 => hw_cos_val_8_i_V_2_8_reg_46134,
        din8 => hw_cos_val_8_i_V_2_8_reg_46134,
        din9 => hw_cos_val_8_i_V_2_8_reg_46134,
        din10 => hw_cos_val_8_i_V_2_8_reg_46134,
        din11 => hw_cos_val_8_i_V_2_8_reg_46134,
        din12 => hw_cos_val_8_i_V_2_8_reg_46134,
        din13 => hw_cos_val_8_i_V_2_8_reg_46134,
        din14 => hw_cos_val_8_i_V_2_8_reg_46134,
        din15 => hw_cos_val_8_i_V_2_8_reg_46134,
        din16 => cos_rom_sel_9_V_read_reg_42658_pp0_iter5_reg,
        dout => hw_cos_val_8_i_V_2_9_fu_37777_p18);

    get_trig_vals_mux_164_8_1_1_U324 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_3_8_reg_46153,
        din1 => hw_cos_val_8_i_V_3_8_reg_46153,
        din2 => hw_cos_val_8_i_V_3_8_reg_46153,
        din3 => sext_ln647_12_fu_37730_p1,
        din4 => hw_cos_val_8_i_V_3_8_reg_46153,
        din5 => hw_cos_val_8_i_V_3_8_reg_46153,
        din6 => hw_cos_val_8_i_V_3_8_reg_46153,
        din7 => hw_cos_val_8_i_V_3_8_reg_46153,
        din8 => hw_cos_val_8_i_V_3_8_reg_46153,
        din9 => hw_cos_val_8_i_V_3_8_reg_46153,
        din10 => hw_cos_val_8_i_V_3_8_reg_46153,
        din11 => hw_cos_val_8_i_V_3_8_reg_46153,
        din12 => hw_cos_val_8_i_V_3_8_reg_46153,
        din13 => hw_cos_val_8_i_V_3_8_reg_46153,
        din14 => hw_cos_val_8_i_V_3_8_reg_46153,
        din15 => hw_cos_val_8_i_V_3_8_reg_46153,
        din16 => cos_rom_sel_9_V_read_reg_42658_pp0_iter5_reg,
        dout => hw_cos_val_8_i_V_3_9_fu_37799_p18);

    get_trig_vals_mux_164_8_1_1_U325 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_4_8_reg_46172,
        din1 => hw_cos_val_8_i_V_4_8_reg_46172,
        din2 => hw_cos_val_8_i_V_4_8_reg_46172,
        din3 => hw_cos_val_8_i_V_4_8_reg_46172,
        din4 => sext_ln647_12_fu_37730_p1,
        din5 => hw_cos_val_8_i_V_4_8_reg_46172,
        din6 => hw_cos_val_8_i_V_4_8_reg_46172,
        din7 => hw_cos_val_8_i_V_4_8_reg_46172,
        din8 => hw_cos_val_8_i_V_4_8_reg_46172,
        din9 => hw_cos_val_8_i_V_4_8_reg_46172,
        din10 => hw_cos_val_8_i_V_4_8_reg_46172,
        din11 => hw_cos_val_8_i_V_4_8_reg_46172,
        din12 => hw_cos_val_8_i_V_4_8_reg_46172,
        din13 => hw_cos_val_8_i_V_4_8_reg_46172,
        din14 => hw_cos_val_8_i_V_4_8_reg_46172,
        din15 => hw_cos_val_8_i_V_4_8_reg_46172,
        din16 => cos_rom_sel_9_V_read_reg_42658_pp0_iter5_reg,
        dout => hw_cos_val_8_i_V_4_9_fu_37821_p18);

    get_trig_vals_mux_164_8_1_1_U326 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_5_8_reg_46191,
        din1 => hw_cos_val_8_i_V_5_8_reg_46191,
        din2 => hw_cos_val_8_i_V_5_8_reg_46191,
        din3 => hw_cos_val_8_i_V_5_8_reg_46191,
        din4 => hw_cos_val_8_i_V_5_8_reg_46191,
        din5 => sext_ln647_12_fu_37730_p1,
        din6 => hw_cos_val_8_i_V_5_8_reg_46191,
        din7 => hw_cos_val_8_i_V_5_8_reg_46191,
        din8 => hw_cos_val_8_i_V_5_8_reg_46191,
        din9 => hw_cos_val_8_i_V_5_8_reg_46191,
        din10 => hw_cos_val_8_i_V_5_8_reg_46191,
        din11 => hw_cos_val_8_i_V_5_8_reg_46191,
        din12 => hw_cos_val_8_i_V_5_8_reg_46191,
        din13 => hw_cos_val_8_i_V_5_8_reg_46191,
        din14 => hw_cos_val_8_i_V_5_8_reg_46191,
        din15 => hw_cos_val_8_i_V_5_8_reg_46191,
        din16 => cos_rom_sel_9_V_read_reg_42658_pp0_iter5_reg,
        dout => hw_cos_val_8_i_V_5_9_fu_37843_p18);

    get_trig_vals_mux_164_8_1_1_U327 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_6_8_reg_46210,
        din1 => hw_cos_val_8_i_V_6_8_reg_46210,
        din2 => hw_cos_val_8_i_V_6_8_reg_46210,
        din3 => hw_cos_val_8_i_V_6_8_reg_46210,
        din4 => hw_cos_val_8_i_V_6_8_reg_46210,
        din5 => hw_cos_val_8_i_V_6_8_reg_46210,
        din6 => sext_ln647_12_fu_37730_p1,
        din7 => hw_cos_val_8_i_V_6_8_reg_46210,
        din8 => hw_cos_val_8_i_V_6_8_reg_46210,
        din9 => hw_cos_val_8_i_V_6_8_reg_46210,
        din10 => hw_cos_val_8_i_V_6_8_reg_46210,
        din11 => hw_cos_val_8_i_V_6_8_reg_46210,
        din12 => hw_cos_val_8_i_V_6_8_reg_46210,
        din13 => hw_cos_val_8_i_V_6_8_reg_46210,
        din14 => hw_cos_val_8_i_V_6_8_reg_46210,
        din15 => hw_cos_val_8_i_V_6_8_reg_46210,
        din16 => cos_rom_sel_9_V_read_reg_42658_pp0_iter5_reg,
        dout => hw_cos_val_8_i_V_6_9_fu_37865_p18);

    get_trig_vals_mux_164_8_1_1_U328 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_7_8_reg_46229,
        din1 => hw_cos_val_8_i_V_7_8_reg_46229,
        din2 => hw_cos_val_8_i_V_7_8_reg_46229,
        din3 => hw_cos_val_8_i_V_7_8_reg_46229,
        din4 => hw_cos_val_8_i_V_7_8_reg_46229,
        din5 => hw_cos_val_8_i_V_7_8_reg_46229,
        din6 => hw_cos_val_8_i_V_7_8_reg_46229,
        din7 => sext_ln647_12_fu_37730_p1,
        din8 => hw_cos_val_8_i_V_7_8_reg_46229,
        din9 => hw_cos_val_8_i_V_7_8_reg_46229,
        din10 => hw_cos_val_8_i_V_7_8_reg_46229,
        din11 => hw_cos_val_8_i_V_7_8_reg_46229,
        din12 => hw_cos_val_8_i_V_7_8_reg_46229,
        din13 => hw_cos_val_8_i_V_7_8_reg_46229,
        din14 => hw_cos_val_8_i_V_7_8_reg_46229,
        din15 => hw_cos_val_8_i_V_7_8_reg_46229,
        din16 => cos_rom_sel_9_V_read_reg_42658_pp0_iter5_reg,
        dout => hw_cos_val_8_i_V_7_9_fu_37887_p18);

    get_trig_vals_mux_164_8_1_1_U329 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_8_8_reg_46248,
        din1 => hw_cos_val_8_i_V_8_8_reg_46248,
        din2 => hw_cos_val_8_i_V_8_8_reg_46248,
        din3 => hw_cos_val_8_i_V_8_8_reg_46248,
        din4 => hw_cos_val_8_i_V_8_8_reg_46248,
        din5 => hw_cos_val_8_i_V_8_8_reg_46248,
        din6 => hw_cos_val_8_i_V_8_8_reg_46248,
        din7 => hw_cos_val_8_i_V_8_8_reg_46248,
        din8 => sext_ln647_12_fu_37730_p1,
        din9 => hw_cos_val_8_i_V_8_8_reg_46248,
        din10 => hw_cos_val_8_i_V_8_8_reg_46248,
        din11 => hw_cos_val_8_i_V_8_8_reg_46248,
        din12 => hw_cos_val_8_i_V_8_8_reg_46248,
        din13 => hw_cos_val_8_i_V_8_8_reg_46248,
        din14 => hw_cos_val_8_i_V_8_8_reg_46248,
        din15 => hw_cos_val_8_i_V_8_8_reg_46248,
        din16 => cos_rom_sel_9_V_read_reg_42658_pp0_iter5_reg,
        dout => hw_cos_val_8_i_V_8_9_fu_37909_p18);

    get_trig_vals_mux_164_8_1_1_U330 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_9_8_reg_46267,
        din1 => hw_cos_val_8_i_V_9_8_reg_46267,
        din2 => hw_cos_val_8_i_V_9_8_reg_46267,
        din3 => hw_cos_val_8_i_V_9_8_reg_46267,
        din4 => hw_cos_val_8_i_V_9_8_reg_46267,
        din5 => hw_cos_val_8_i_V_9_8_reg_46267,
        din6 => hw_cos_val_8_i_V_9_8_reg_46267,
        din7 => hw_cos_val_8_i_V_9_8_reg_46267,
        din8 => hw_cos_val_8_i_V_9_8_reg_46267,
        din9 => sext_ln647_12_fu_37730_p1,
        din10 => hw_cos_val_8_i_V_9_8_reg_46267,
        din11 => hw_cos_val_8_i_V_9_8_reg_46267,
        din12 => hw_cos_val_8_i_V_9_8_reg_46267,
        din13 => hw_cos_val_8_i_V_9_8_reg_46267,
        din14 => hw_cos_val_8_i_V_9_8_reg_46267,
        din15 => hw_cos_val_8_i_V_9_8_reg_46267,
        din16 => cos_rom_sel_9_V_read_reg_42658_pp0_iter5_reg,
        dout => hw_cos_val_8_i_V_9_9_fu_37931_p18);

    get_trig_vals_mux_164_8_1_1_U331 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_10_8_reg_46286,
        din1 => hw_cos_val_8_i_V_10_8_reg_46286,
        din2 => hw_cos_val_8_i_V_10_8_reg_46286,
        din3 => hw_cos_val_8_i_V_10_8_reg_46286,
        din4 => hw_cos_val_8_i_V_10_8_reg_46286,
        din5 => hw_cos_val_8_i_V_10_8_reg_46286,
        din6 => hw_cos_val_8_i_V_10_8_reg_46286,
        din7 => hw_cos_val_8_i_V_10_8_reg_46286,
        din8 => hw_cos_val_8_i_V_10_8_reg_46286,
        din9 => hw_cos_val_8_i_V_10_8_reg_46286,
        din10 => sext_ln647_12_fu_37730_p1,
        din11 => hw_cos_val_8_i_V_10_8_reg_46286,
        din12 => hw_cos_val_8_i_V_10_8_reg_46286,
        din13 => hw_cos_val_8_i_V_10_8_reg_46286,
        din14 => hw_cos_val_8_i_V_10_8_reg_46286,
        din15 => hw_cos_val_8_i_V_10_8_reg_46286,
        din16 => cos_rom_sel_9_V_read_reg_42658_pp0_iter5_reg,
        dout => hw_cos_val_8_i_V_10_9_fu_37953_p18);

    get_trig_vals_mux_164_8_1_1_U332 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_11_8_reg_46305,
        din1 => hw_cos_val_8_i_V_11_8_reg_46305,
        din2 => hw_cos_val_8_i_V_11_8_reg_46305,
        din3 => hw_cos_val_8_i_V_11_8_reg_46305,
        din4 => hw_cos_val_8_i_V_11_8_reg_46305,
        din5 => hw_cos_val_8_i_V_11_8_reg_46305,
        din6 => hw_cos_val_8_i_V_11_8_reg_46305,
        din7 => hw_cos_val_8_i_V_11_8_reg_46305,
        din8 => hw_cos_val_8_i_V_11_8_reg_46305,
        din9 => hw_cos_val_8_i_V_11_8_reg_46305,
        din10 => hw_cos_val_8_i_V_11_8_reg_46305,
        din11 => sext_ln647_12_fu_37730_p1,
        din12 => hw_cos_val_8_i_V_11_8_reg_46305,
        din13 => hw_cos_val_8_i_V_11_8_reg_46305,
        din14 => hw_cos_val_8_i_V_11_8_reg_46305,
        din15 => hw_cos_val_8_i_V_11_8_reg_46305,
        din16 => cos_rom_sel_9_V_read_reg_42658_pp0_iter5_reg,
        dout => hw_cos_val_8_i_V_11_9_fu_37975_p18);

    get_trig_vals_mux_164_8_1_1_U333 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_12_8_reg_46324,
        din1 => hw_cos_val_8_i_V_12_8_reg_46324,
        din2 => hw_cos_val_8_i_V_12_8_reg_46324,
        din3 => hw_cos_val_8_i_V_12_8_reg_46324,
        din4 => hw_cos_val_8_i_V_12_8_reg_46324,
        din5 => hw_cos_val_8_i_V_12_8_reg_46324,
        din6 => hw_cos_val_8_i_V_12_8_reg_46324,
        din7 => hw_cos_val_8_i_V_12_8_reg_46324,
        din8 => hw_cos_val_8_i_V_12_8_reg_46324,
        din9 => hw_cos_val_8_i_V_12_8_reg_46324,
        din10 => hw_cos_val_8_i_V_12_8_reg_46324,
        din11 => hw_cos_val_8_i_V_12_8_reg_46324,
        din12 => sext_ln647_12_fu_37730_p1,
        din13 => hw_cos_val_8_i_V_12_8_reg_46324,
        din14 => hw_cos_val_8_i_V_12_8_reg_46324,
        din15 => hw_cos_val_8_i_V_12_8_reg_46324,
        din16 => cos_rom_sel_9_V_read_reg_42658_pp0_iter5_reg,
        dout => hw_cos_val_8_i_V_12_9_fu_37997_p18);

    get_trig_vals_mux_164_8_1_1_U334 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_13_8_reg_46343,
        din1 => hw_cos_val_8_i_V_13_8_reg_46343,
        din2 => hw_cos_val_8_i_V_13_8_reg_46343,
        din3 => hw_cos_val_8_i_V_13_8_reg_46343,
        din4 => hw_cos_val_8_i_V_13_8_reg_46343,
        din5 => hw_cos_val_8_i_V_13_8_reg_46343,
        din6 => hw_cos_val_8_i_V_13_8_reg_46343,
        din7 => hw_cos_val_8_i_V_13_8_reg_46343,
        din8 => hw_cos_val_8_i_V_13_8_reg_46343,
        din9 => hw_cos_val_8_i_V_13_8_reg_46343,
        din10 => hw_cos_val_8_i_V_13_8_reg_46343,
        din11 => hw_cos_val_8_i_V_13_8_reg_46343,
        din12 => hw_cos_val_8_i_V_13_8_reg_46343,
        din13 => sext_ln647_12_fu_37730_p1,
        din14 => hw_cos_val_8_i_V_13_8_reg_46343,
        din15 => hw_cos_val_8_i_V_13_8_reg_46343,
        din16 => cos_rom_sel_9_V_read_reg_42658_pp0_iter5_reg,
        dout => hw_cos_val_8_i_V_13_9_fu_38019_p18);

    get_trig_vals_mux_164_8_1_1_U335 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_14_8_reg_46362,
        din1 => hw_cos_val_8_i_V_14_8_reg_46362,
        din2 => hw_cos_val_8_i_V_14_8_reg_46362,
        din3 => hw_cos_val_8_i_V_14_8_reg_46362,
        din4 => hw_cos_val_8_i_V_14_8_reg_46362,
        din5 => hw_cos_val_8_i_V_14_8_reg_46362,
        din6 => hw_cos_val_8_i_V_14_8_reg_46362,
        din7 => hw_cos_val_8_i_V_14_8_reg_46362,
        din8 => hw_cos_val_8_i_V_14_8_reg_46362,
        din9 => hw_cos_val_8_i_V_14_8_reg_46362,
        din10 => hw_cos_val_8_i_V_14_8_reg_46362,
        din11 => hw_cos_val_8_i_V_14_8_reg_46362,
        din12 => hw_cos_val_8_i_V_14_8_reg_46362,
        din13 => hw_cos_val_8_i_V_14_8_reg_46362,
        din14 => sext_ln647_12_fu_37730_p1,
        din15 => hw_cos_val_8_i_V_14_8_reg_46362,
        din16 => cos_rom_sel_9_V_read_reg_42658_pp0_iter5_reg,
        dout => hw_cos_val_8_i_V_14_9_fu_38041_p18);

    get_trig_vals_mux_164_8_1_1_U336 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_15_8_reg_46381,
        din1 => hw_cos_val_8_i_V_15_8_reg_46381,
        din2 => hw_cos_val_8_i_V_15_8_reg_46381,
        din3 => hw_cos_val_8_i_V_15_8_reg_46381,
        din4 => hw_cos_val_8_i_V_15_8_reg_46381,
        din5 => hw_cos_val_8_i_V_15_8_reg_46381,
        din6 => hw_cos_val_8_i_V_15_8_reg_46381,
        din7 => hw_cos_val_8_i_V_15_8_reg_46381,
        din8 => hw_cos_val_8_i_V_15_8_reg_46381,
        din9 => hw_cos_val_8_i_V_15_8_reg_46381,
        din10 => hw_cos_val_8_i_V_15_8_reg_46381,
        din11 => hw_cos_val_8_i_V_15_8_reg_46381,
        din12 => hw_cos_val_8_i_V_15_8_reg_46381,
        din13 => hw_cos_val_8_i_V_15_8_reg_46381,
        din14 => hw_cos_val_8_i_V_15_8_reg_46381,
        din15 => sext_ln647_12_fu_37730_p1,
        din16 => cos_rom_sel_9_V_read_reg_42658_pp0_iter5_reg,
        dout => hw_cos_val_8_i_V_15_9_fu_38063_p18);

    get_trig_vals_mux_164_8_1_1_U337 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => trunc_ln647_13_reg_46405,
        din1 => hw_cos_val_8_i_V_0_9_fu_37733_p18,
        din2 => hw_cos_val_8_i_V_0_9_fu_37733_p18,
        din3 => hw_cos_val_8_i_V_0_9_fu_37733_p18,
        din4 => hw_cos_val_8_i_V_0_9_fu_37733_p18,
        din5 => hw_cos_val_8_i_V_0_9_fu_37733_p18,
        din6 => hw_cos_val_8_i_V_0_9_fu_37733_p18,
        din7 => hw_cos_val_8_i_V_0_9_fu_37733_p18,
        din8 => hw_cos_val_8_i_V_0_9_fu_37733_p18,
        din9 => hw_cos_val_8_i_V_0_9_fu_37733_p18,
        din10 => hw_cos_val_8_i_V_0_9_fu_37733_p18,
        din11 => hw_cos_val_8_i_V_0_9_fu_37733_p18,
        din12 => hw_cos_val_8_i_V_0_9_fu_37733_p18,
        din13 => hw_cos_val_8_i_V_0_9_fu_37733_p18,
        din14 => hw_cos_val_8_i_V_0_9_fu_37733_p18,
        din15 => hw_cos_val_8_i_V_0_9_fu_37733_p18,
        din16 => cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg,
        dout => hw_cos_val_8_i_V_0_s_fu_38085_p18);

    get_trig_vals_mux_164_8_1_1_U338 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_1_9_fu_37755_p18,
        din1 => trunc_ln647_13_reg_46405,
        din2 => hw_cos_val_8_i_V_1_9_fu_37755_p18,
        din3 => hw_cos_val_8_i_V_1_9_fu_37755_p18,
        din4 => hw_cos_val_8_i_V_1_9_fu_37755_p18,
        din5 => hw_cos_val_8_i_V_1_9_fu_37755_p18,
        din6 => hw_cos_val_8_i_V_1_9_fu_37755_p18,
        din7 => hw_cos_val_8_i_V_1_9_fu_37755_p18,
        din8 => hw_cos_val_8_i_V_1_9_fu_37755_p18,
        din9 => hw_cos_val_8_i_V_1_9_fu_37755_p18,
        din10 => hw_cos_val_8_i_V_1_9_fu_37755_p18,
        din11 => hw_cos_val_8_i_V_1_9_fu_37755_p18,
        din12 => hw_cos_val_8_i_V_1_9_fu_37755_p18,
        din13 => hw_cos_val_8_i_V_1_9_fu_37755_p18,
        din14 => hw_cos_val_8_i_V_1_9_fu_37755_p18,
        din15 => hw_cos_val_8_i_V_1_9_fu_37755_p18,
        din16 => cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg,
        dout => hw_cos_val_8_i_V_1_s_fu_38121_p18);

    get_trig_vals_mux_164_8_1_1_U339 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_2_9_fu_37777_p18,
        din1 => hw_cos_val_8_i_V_2_9_fu_37777_p18,
        din2 => trunc_ln647_13_reg_46405,
        din3 => hw_cos_val_8_i_V_2_9_fu_37777_p18,
        din4 => hw_cos_val_8_i_V_2_9_fu_37777_p18,
        din5 => hw_cos_val_8_i_V_2_9_fu_37777_p18,
        din6 => hw_cos_val_8_i_V_2_9_fu_37777_p18,
        din7 => hw_cos_val_8_i_V_2_9_fu_37777_p18,
        din8 => hw_cos_val_8_i_V_2_9_fu_37777_p18,
        din9 => hw_cos_val_8_i_V_2_9_fu_37777_p18,
        din10 => hw_cos_val_8_i_V_2_9_fu_37777_p18,
        din11 => hw_cos_val_8_i_V_2_9_fu_37777_p18,
        din12 => hw_cos_val_8_i_V_2_9_fu_37777_p18,
        din13 => hw_cos_val_8_i_V_2_9_fu_37777_p18,
        din14 => hw_cos_val_8_i_V_2_9_fu_37777_p18,
        din15 => hw_cos_val_8_i_V_2_9_fu_37777_p18,
        din16 => cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg,
        dout => hw_cos_val_8_i_V_2_s_fu_38157_p18);

    get_trig_vals_mux_164_8_1_1_U340 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_3_9_fu_37799_p18,
        din1 => hw_cos_val_8_i_V_3_9_fu_37799_p18,
        din2 => hw_cos_val_8_i_V_3_9_fu_37799_p18,
        din3 => trunc_ln647_13_reg_46405,
        din4 => hw_cos_val_8_i_V_3_9_fu_37799_p18,
        din5 => hw_cos_val_8_i_V_3_9_fu_37799_p18,
        din6 => hw_cos_val_8_i_V_3_9_fu_37799_p18,
        din7 => hw_cos_val_8_i_V_3_9_fu_37799_p18,
        din8 => hw_cos_val_8_i_V_3_9_fu_37799_p18,
        din9 => hw_cos_val_8_i_V_3_9_fu_37799_p18,
        din10 => hw_cos_val_8_i_V_3_9_fu_37799_p18,
        din11 => hw_cos_val_8_i_V_3_9_fu_37799_p18,
        din12 => hw_cos_val_8_i_V_3_9_fu_37799_p18,
        din13 => hw_cos_val_8_i_V_3_9_fu_37799_p18,
        din14 => hw_cos_val_8_i_V_3_9_fu_37799_p18,
        din15 => hw_cos_val_8_i_V_3_9_fu_37799_p18,
        din16 => cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg,
        dout => hw_cos_val_8_i_V_3_s_fu_38193_p18);

    get_trig_vals_mux_164_8_1_1_U341 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_4_9_fu_37821_p18,
        din1 => hw_cos_val_8_i_V_4_9_fu_37821_p18,
        din2 => hw_cos_val_8_i_V_4_9_fu_37821_p18,
        din3 => hw_cos_val_8_i_V_4_9_fu_37821_p18,
        din4 => trunc_ln647_13_reg_46405,
        din5 => hw_cos_val_8_i_V_4_9_fu_37821_p18,
        din6 => hw_cos_val_8_i_V_4_9_fu_37821_p18,
        din7 => hw_cos_val_8_i_V_4_9_fu_37821_p18,
        din8 => hw_cos_val_8_i_V_4_9_fu_37821_p18,
        din9 => hw_cos_val_8_i_V_4_9_fu_37821_p18,
        din10 => hw_cos_val_8_i_V_4_9_fu_37821_p18,
        din11 => hw_cos_val_8_i_V_4_9_fu_37821_p18,
        din12 => hw_cos_val_8_i_V_4_9_fu_37821_p18,
        din13 => hw_cos_val_8_i_V_4_9_fu_37821_p18,
        din14 => hw_cos_val_8_i_V_4_9_fu_37821_p18,
        din15 => hw_cos_val_8_i_V_4_9_fu_37821_p18,
        din16 => cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg,
        dout => hw_cos_val_8_i_V_4_s_fu_38229_p18);

    get_trig_vals_mux_164_8_1_1_U342 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_5_9_fu_37843_p18,
        din1 => hw_cos_val_8_i_V_5_9_fu_37843_p18,
        din2 => hw_cos_val_8_i_V_5_9_fu_37843_p18,
        din3 => hw_cos_val_8_i_V_5_9_fu_37843_p18,
        din4 => hw_cos_val_8_i_V_5_9_fu_37843_p18,
        din5 => trunc_ln647_13_reg_46405,
        din6 => hw_cos_val_8_i_V_5_9_fu_37843_p18,
        din7 => hw_cos_val_8_i_V_5_9_fu_37843_p18,
        din8 => hw_cos_val_8_i_V_5_9_fu_37843_p18,
        din9 => hw_cos_val_8_i_V_5_9_fu_37843_p18,
        din10 => hw_cos_val_8_i_V_5_9_fu_37843_p18,
        din11 => hw_cos_val_8_i_V_5_9_fu_37843_p18,
        din12 => hw_cos_val_8_i_V_5_9_fu_37843_p18,
        din13 => hw_cos_val_8_i_V_5_9_fu_37843_p18,
        din14 => hw_cos_val_8_i_V_5_9_fu_37843_p18,
        din15 => hw_cos_val_8_i_V_5_9_fu_37843_p18,
        din16 => cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg,
        dout => hw_cos_val_8_i_V_5_s_fu_38265_p18);

    get_trig_vals_mux_164_8_1_1_U343 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_6_9_fu_37865_p18,
        din1 => hw_cos_val_8_i_V_6_9_fu_37865_p18,
        din2 => hw_cos_val_8_i_V_6_9_fu_37865_p18,
        din3 => hw_cos_val_8_i_V_6_9_fu_37865_p18,
        din4 => hw_cos_val_8_i_V_6_9_fu_37865_p18,
        din5 => hw_cos_val_8_i_V_6_9_fu_37865_p18,
        din6 => trunc_ln647_13_reg_46405,
        din7 => hw_cos_val_8_i_V_6_9_fu_37865_p18,
        din8 => hw_cos_val_8_i_V_6_9_fu_37865_p18,
        din9 => hw_cos_val_8_i_V_6_9_fu_37865_p18,
        din10 => hw_cos_val_8_i_V_6_9_fu_37865_p18,
        din11 => hw_cos_val_8_i_V_6_9_fu_37865_p18,
        din12 => hw_cos_val_8_i_V_6_9_fu_37865_p18,
        din13 => hw_cos_val_8_i_V_6_9_fu_37865_p18,
        din14 => hw_cos_val_8_i_V_6_9_fu_37865_p18,
        din15 => hw_cos_val_8_i_V_6_9_fu_37865_p18,
        din16 => cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg,
        dout => hw_cos_val_8_i_V_6_s_fu_38301_p18);

    get_trig_vals_mux_164_8_1_1_U344 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_7_9_fu_37887_p18,
        din1 => hw_cos_val_8_i_V_7_9_fu_37887_p18,
        din2 => hw_cos_val_8_i_V_7_9_fu_37887_p18,
        din3 => hw_cos_val_8_i_V_7_9_fu_37887_p18,
        din4 => hw_cos_val_8_i_V_7_9_fu_37887_p18,
        din5 => hw_cos_val_8_i_V_7_9_fu_37887_p18,
        din6 => hw_cos_val_8_i_V_7_9_fu_37887_p18,
        din7 => trunc_ln647_13_reg_46405,
        din8 => hw_cos_val_8_i_V_7_9_fu_37887_p18,
        din9 => hw_cos_val_8_i_V_7_9_fu_37887_p18,
        din10 => hw_cos_val_8_i_V_7_9_fu_37887_p18,
        din11 => hw_cos_val_8_i_V_7_9_fu_37887_p18,
        din12 => hw_cos_val_8_i_V_7_9_fu_37887_p18,
        din13 => hw_cos_val_8_i_V_7_9_fu_37887_p18,
        din14 => hw_cos_val_8_i_V_7_9_fu_37887_p18,
        din15 => hw_cos_val_8_i_V_7_9_fu_37887_p18,
        din16 => cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg,
        dout => hw_cos_val_8_i_V_7_s_fu_38337_p18);

    get_trig_vals_mux_164_8_1_1_U345 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_8_9_fu_37909_p18,
        din1 => hw_cos_val_8_i_V_8_9_fu_37909_p18,
        din2 => hw_cos_val_8_i_V_8_9_fu_37909_p18,
        din3 => hw_cos_val_8_i_V_8_9_fu_37909_p18,
        din4 => hw_cos_val_8_i_V_8_9_fu_37909_p18,
        din5 => hw_cos_val_8_i_V_8_9_fu_37909_p18,
        din6 => hw_cos_val_8_i_V_8_9_fu_37909_p18,
        din7 => hw_cos_val_8_i_V_8_9_fu_37909_p18,
        din8 => trunc_ln647_13_reg_46405,
        din9 => hw_cos_val_8_i_V_8_9_fu_37909_p18,
        din10 => hw_cos_val_8_i_V_8_9_fu_37909_p18,
        din11 => hw_cos_val_8_i_V_8_9_fu_37909_p18,
        din12 => hw_cos_val_8_i_V_8_9_fu_37909_p18,
        din13 => hw_cos_val_8_i_V_8_9_fu_37909_p18,
        din14 => hw_cos_val_8_i_V_8_9_fu_37909_p18,
        din15 => hw_cos_val_8_i_V_8_9_fu_37909_p18,
        din16 => cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg,
        dout => hw_cos_val_8_i_V_8_s_fu_38373_p18);

    get_trig_vals_mux_164_8_1_1_U346 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_9_9_fu_37931_p18,
        din1 => hw_cos_val_8_i_V_9_9_fu_37931_p18,
        din2 => hw_cos_val_8_i_V_9_9_fu_37931_p18,
        din3 => hw_cos_val_8_i_V_9_9_fu_37931_p18,
        din4 => hw_cos_val_8_i_V_9_9_fu_37931_p18,
        din5 => hw_cos_val_8_i_V_9_9_fu_37931_p18,
        din6 => hw_cos_val_8_i_V_9_9_fu_37931_p18,
        din7 => hw_cos_val_8_i_V_9_9_fu_37931_p18,
        din8 => hw_cos_val_8_i_V_9_9_fu_37931_p18,
        din9 => trunc_ln647_13_reg_46405,
        din10 => hw_cos_val_8_i_V_9_9_fu_37931_p18,
        din11 => hw_cos_val_8_i_V_9_9_fu_37931_p18,
        din12 => hw_cos_val_8_i_V_9_9_fu_37931_p18,
        din13 => hw_cos_val_8_i_V_9_9_fu_37931_p18,
        din14 => hw_cos_val_8_i_V_9_9_fu_37931_p18,
        din15 => hw_cos_val_8_i_V_9_9_fu_37931_p18,
        din16 => cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg,
        dout => hw_cos_val_8_i_V_9_s_fu_38409_p18);

    get_trig_vals_mux_164_8_1_1_U347 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_10_9_fu_37953_p18,
        din1 => hw_cos_val_8_i_V_10_9_fu_37953_p18,
        din2 => hw_cos_val_8_i_V_10_9_fu_37953_p18,
        din3 => hw_cos_val_8_i_V_10_9_fu_37953_p18,
        din4 => hw_cos_val_8_i_V_10_9_fu_37953_p18,
        din5 => hw_cos_val_8_i_V_10_9_fu_37953_p18,
        din6 => hw_cos_val_8_i_V_10_9_fu_37953_p18,
        din7 => hw_cos_val_8_i_V_10_9_fu_37953_p18,
        din8 => hw_cos_val_8_i_V_10_9_fu_37953_p18,
        din9 => hw_cos_val_8_i_V_10_9_fu_37953_p18,
        din10 => trunc_ln647_13_reg_46405,
        din11 => hw_cos_val_8_i_V_10_9_fu_37953_p18,
        din12 => hw_cos_val_8_i_V_10_9_fu_37953_p18,
        din13 => hw_cos_val_8_i_V_10_9_fu_37953_p18,
        din14 => hw_cos_val_8_i_V_10_9_fu_37953_p18,
        din15 => hw_cos_val_8_i_V_10_9_fu_37953_p18,
        din16 => cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg,
        dout => hw_cos_val_8_i_V_10_s_fu_38445_p18);

    get_trig_vals_mux_164_8_1_1_U348 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_11_9_fu_37975_p18,
        din1 => hw_cos_val_8_i_V_11_9_fu_37975_p18,
        din2 => hw_cos_val_8_i_V_11_9_fu_37975_p18,
        din3 => hw_cos_val_8_i_V_11_9_fu_37975_p18,
        din4 => hw_cos_val_8_i_V_11_9_fu_37975_p18,
        din5 => hw_cos_val_8_i_V_11_9_fu_37975_p18,
        din6 => hw_cos_val_8_i_V_11_9_fu_37975_p18,
        din7 => hw_cos_val_8_i_V_11_9_fu_37975_p18,
        din8 => hw_cos_val_8_i_V_11_9_fu_37975_p18,
        din9 => hw_cos_val_8_i_V_11_9_fu_37975_p18,
        din10 => hw_cos_val_8_i_V_11_9_fu_37975_p18,
        din11 => trunc_ln647_13_reg_46405,
        din12 => hw_cos_val_8_i_V_11_9_fu_37975_p18,
        din13 => hw_cos_val_8_i_V_11_9_fu_37975_p18,
        din14 => hw_cos_val_8_i_V_11_9_fu_37975_p18,
        din15 => hw_cos_val_8_i_V_11_9_fu_37975_p18,
        din16 => cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg,
        dout => hw_cos_val_8_i_V_11_s_fu_38481_p18);

    get_trig_vals_mux_164_8_1_1_U349 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_12_9_fu_37997_p18,
        din1 => hw_cos_val_8_i_V_12_9_fu_37997_p18,
        din2 => hw_cos_val_8_i_V_12_9_fu_37997_p18,
        din3 => hw_cos_val_8_i_V_12_9_fu_37997_p18,
        din4 => hw_cos_val_8_i_V_12_9_fu_37997_p18,
        din5 => hw_cos_val_8_i_V_12_9_fu_37997_p18,
        din6 => hw_cos_val_8_i_V_12_9_fu_37997_p18,
        din7 => hw_cos_val_8_i_V_12_9_fu_37997_p18,
        din8 => hw_cos_val_8_i_V_12_9_fu_37997_p18,
        din9 => hw_cos_val_8_i_V_12_9_fu_37997_p18,
        din10 => hw_cos_val_8_i_V_12_9_fu_37997_p18,
        din11 => hw_cos_val_8_i_V_12_9_fu_37997_p18,
        din12 => trunc_ln647_13_reg_46405,
        din13 => hw_cos_val_8_i_V_12_9_fu_37997_p18,
        din14 => hw_cos_val_8_i_V_12_9_fu_37997_p18,
        din15 => hw_cos_val_8_i_V_12_9_fu_37997_p18,
        din16 => cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg,
        dout => hw_cos_val_8_i_V_12_s_fu_38517_p18);

    get_trig_vals_mux_164_8_1_1_U350 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_13_9_fu_38019_p18,
        din1 => hw_cos_val_8_i_V_13_9_fu_38019_p18,
        din2 => hw_cos_val_8_i_V_13_9_fu_38019_p18,
        din3 => hw_cos_val_8_i_V_13_9_fu_38019_p18,
        din4 => hw_cos_val_8_i_V_13_9_fu_38019_p18,
        din5 => hw_cos_val_8_i_V_13_9_fu_38019_p18,
        din6 => hw_cos_val_8_i_V_13_9_fu_38019_p18,
        din7 => hw_cos_val_8_i_V_13_9_fu_38019_p18,
        din8 => hw_cos_val_8_i_V_13_9_fu_38019_p18,
        din9 => hw_cos_val_8_i_V_13_9_fu_38019_p18,
        din10 => hw_cos_val_8_i_V_13_9_fu_38019_p18,
        din11 => hw_cos_val_8_i_V_13_9_fu_38019_p18,
        din12 => hw_cos_val_8_i_V_13_9_fu_38019_p18,
        din13 => trunc_ln647_13_reg_46405,
        din14 => hw_cos_val_8_i_V_13_9_fu_38019_p18,
        din15 => hw_cos_val_8_i_V_13_9_fu_38019_p18,
        din16 => cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg,
        dout => hw_cos_val_8_i_V_13_s_fu_38553_p18);

    get_trig_vals_mux_164_8_1_1_U351 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_14_9_fu_38041_p18,
        din1 => hw_cos_val_8_i_V_14_9_fu_38041_p18,
        din2 => hw_cos_val_8_i_V_14_9_fu_38041_p18,
        din3 => hw_cos_val_8_i_V_14_9_fu_38041_p18,
        din4 => hw_cos_val_8_i_V_14_9_fu_38041_p18,
        din5 => hw_cos_val_8_i_V_14_9_fu_38041_p18,
        din6 => hw_cos_val_8_i_V_14_9_fu_38041_p18,
        din7 => hw_cos_val_8_i_V_14_9_fu_38041_p18,
        din8 => hw_cos_val_8_i_V_14_9_fu_38041_p18,
        din9 => hw_cos_val_8_i_V_14_9_fu_38041_p18,
        din10 => hw_cos_val_8_i_V_14_9_fu_38041_p18,
        din11 => hw_cos_val_8_i_V_14_9_fu_38041_p18,
        din12 => hw_cos_val_8_i_V_14_9_fu_38041_p18,
        din13 => hw_cos_val_8_i_V_14_9_fu_38041_p18,
        din14 => trunc_ln647_13_reg_46405,
        din15 => hw_cos_val_8_i_V_14_9_fu_38041_p18,
        din16 => cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg,
        dout => hw_cos_val_8_i_V_14_s_fu_38589_p18);

    get_trig_vals_mux_164_8_1_1_U352 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_15_9_fu_38063_p18,
        din1 => hw_cos_val_8_i_V_15_9_fu_38063_p18,
        din2 => hw_cos_val_8_i_V_15_9_fu_38063_p18,
        din3 => hw_cos_val_8_i_V_15_9_fu_38063_p18,
        din4 => hw_cos_val_8_i_V_15_9_fu_38063_p18,
        din5 => hw_cos_val_8_i_V_15_9_fu_38063_p18,
        din6 => hw_cos_val_8_i_V_15_9_fu_38063_p18,
        din7 => hw_cos_val_8_i_V_15_9_fu_38063_p18,
        din8 => hw_cos_val_8_i_V_15_9_fu_38063_p18,
        din9 => hw_cos_val_8_i_V_15_9_fu_38063_p18,
        din10 => hw_cos_val_8_i_V_15_9_fu_38063_p18,
        din11 => hw_cos_val_8_i_V_15_9_fu_38063_p18,
        din12 => hw_cos_val_8_i_V_15_9_fu_38063_p18,
        din13 => hw_cos_val_8_i_V_15_9_fu_38063_p18,
        din14 => hw_cos_val_8_i_V_15_9_fu_38063_p18,
        din15 => trunc_ln647_13_reg_46405,
        din16 => cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg,
        dout => hw_cos_val_8_i_V_15_s_fu_38625_p18);

    get_trig_vals_mux_164_8_1_1_U353 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => sext_ln647_13_fu_38661_p1,
        din1 => hw_cos_val_8_i_V_0_s_fu_38085_p18,
        din2 => hw_cos_val_8_i_V_0_s_fu_38085_p18,
        din3 => hw_cos_val_8_i_V_0_s_fu_38085_p18,
        din4 => hw_cos_val_8_i_V_0_s_fu_38085_p18,
        din5 => hw_cos_val_8_i_V_0_s_fu_38085_p18,
        din6 => hw_cos_val_8_i_V_0_s_fu_38085_p18,
        din7 => hw_cos_val_8_i_V_0_s_fu_38085_p18,
        din8 => hw_cos_val_8_i_V_0_s_fu_38085_p18,
        din9 => hw_cos_val_8_i_V_0_s_fu_38085_p18,
        din10 => hw_cos_val_8_i_V_0_s_fu_38085_p18,
        din11 => hw_cos_val_8_i_V_0_s_fu_38085_p18,
        din12 => hw_cos_val_8_i_V_0_s_fu_38085_p18,
        din13 => hw_cos_val_8_i_V_0_s_fu_38085_p18,
        din14 => hw_cos_val_8_i_V_0_s_fu_38085_p18,
        din15 => hw_cos_val_8_i_V_0_s_fu_38085_p18,
        din16 => cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg,
        dout => hw_cos_val_8_i_V_0_10_fu_38664_p18);

    get_trig_vals_mux_164_8_1_1_U354 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_1_s_fu_38121_p18,
        din1 => sext_ln647_13_fu_38661_p1,
        din2 => hw_cos_val_8_i_V_1_s_fu_38121_p18,
        din3 => hw_cos_val_8_i_V_1_s_fu_38121_p18,
        din4 => hw_cos_val_8_i_V_1_s_fu_38121_p18,
        din5 => hw_cos_val_8_i_V_1_s_fu_38121_p18,
        din6 => hw_cos_val_8_i_V_1_s_fu_38121_p18,
        din7 => hw_cos_val_8_i_V_1_s_fu_38121_p18,
        din8 => hw_cos_val_8_i_V_1_s_fu_38121_p18,
        din9 => hw_cos_val_8_i_V_1_s_fu_38121_p18,
        din10 => hw_cos_val_8_i_V_1_s_fu_38121_p18,
        din11 => hw_cos_val_8_i_V_1_s_fu_38121_p18,
        din12 => hw_cos_val_8_i_V_1_s_fu_38121_p18,
        din13 => hw_cos_val_8_i_V_1_s_fu_38121_p18,
        din14 => hw_cos_val_8_i_V_1_s_fu_38121_p18,
        din15 => hw_cos_val_8_i_V_1_s_fu_38121_p18,
        din16 => cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg,
        dout => hw_cos_val_8_i_V_1_10_fu_38701_p18);

    get_trig_vals_mux_164_8_1_1_U355 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_2_s_fu_38157_p18,
        din1 => hw_cos_val_8_i_V_2_s_fu_38157_p18,
        din2 => sext_ln647_13_fu_38661_p1,
        din3 => hw_cos_val_8_i_V_2_s_fu_38157_p18,
        din4 => hw_cos_val_8_i_V_2_s_fu_38157_p18,
        din5 => hw_cos_val_8_i_V_2_s_fu_38157_p18,
        din6 => hw_cos_val_8_i_V_2_s_fu_38157_p18,
        din7 => hw_cos_val_8_i_V_2_s_fu_38157_p18,
        din8 => hw_cos_val_8_i_V_2_s_fu_38157_p18,
        din9 => hw_cos_val_8_i_V_2_s_fu_38157_p18,
        din10 => hw_cos_val_8_i_V_2_s_fu_38157_p18,
        din11 => hw_cos_val_8_i_V_2_s_fu_38157_p18,
        din12 => hw_cos_val_8_i_V_2_s_fu_38157_p18,
        din13 => hw_cos_val_8_i_V_2_s_fu_38157_p18,
        din14 => hw_cos_val_8_i_V_2_s_fu_38157_p18,
        din15 => hw_cos_val_8_i_V_2_s_fu_38157_p18,
        din16 => cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg,
        dout => hw_cos_val_8_i_V_2_10_fu_38738_p18);

    get_trig_vals_mux_164_8_1_1_U356 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_3_s_fu_38193_p18,
        din1 => hw_cos_val_8_i_V_3_s_fu_38193_p18,
        din2 => hw_cos_val_8_i_V_3_s_fu_38193_p18,
        din3 => sext_ln647_13_fu_38661_p1,
        din4 => hw_cos_val_8_i_V_3_s_fu_38193_p18,
        din5 => hw_cos_val_8_i_V_3_s_fu_38193_p18,
        din6 => hw_cos_val_8_i_V_3_s_fu_38193_p18,
        din7 => hw_cos_val_8_i_V_3_s_fu_38193_p18,
        din8 => hw_cos_val_8_i_V_3_s_fu_38193_p18,
        din9 => hw_cos_val_8_i_V_3_s_fu_38193_p18,
        din10 => hw_cos_val_8_i_V_3_s_fu_38193_p18,
        din11 => hw_cos_val_8_i_V_3_s_fu_38193_p18,
        din12 => hw_cos_val_8_i_V_3_s_fu_38193_p18,
        din13 => hw_cos_val_8_i_V_3_s_fu_38193_p18,
        din14 => hw_cos_val_8_i_V_3_s_fu_38193_p18,
        din15 => hw_cos_val_8_i_V_3_s_fu_38193_p18,
        din16 => cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg,
        dout => hw_cos_val_8_i_V_3_10_fu_38775_p18);

    get_trig_vals_mux_164_8_1_1_U357 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_4_s_fu_38229_p18,
        din1 => hw_cos_val_8_i_V_4_s_fu_38229_p18,
        din2 => hw_cos_val_8_i_V_4_s_fu_38229_p18,
        din3 => hw_cos_val_8_i_V_4_s_fu_38229_p18,
        din4 => sext_ln647_13_fu_38661_p1,
        din5 => hw_cos_val_8_i_V_4_s_fu_38229_p18,
        din6 => hw_cos_val_8_i_V_4_s_fu_38229_p18,
        din7 => hw_cos_val_8_i_V_4_s_fu_38229_p18,
        din8 => hw_cos_val_8_i_V_4_s_fu_38229_p18,
        din9 => hw_cos_val_8_i_V_4_s_fu_38229_p18,
        din10 => hw_cos_val_8_i_V_4_s_fu_38229_p18,
        din11 => hw_cos_val_8_i_V_4_s_fu_38229_p18,
        din12 => hw_cos_val_8_i_V_4_s_fu_38229_p18,
        din13 => hw_cos_val_8_i_V_4_s_fu_38229_p18,
        din14 => hw_cos_val_8_i_V_4_s_fu_38229_p18,
        din15 => hw_cos_val_8_i_V_4_s_fu_38229_p18,
        din16 => cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg,
        dout => hw_cos_val_8_i_V_4_10_fu_38812_p18);

    get_trig_vals_mux_164_8_1_1_U358 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_5_s_fu_38265_p18,
        din1 => hw_cos_val_8_i_V_5_s_fu_38265_p18,
        din2 => hw_cos_val_8_i_V_5_s_fu_38265_p18,
        din3 => hw_cos_val_8_i_V_5_s_fu_38265_p18,
        din4 => hw_cos_val_8_i_V_5_s_fu_38265_p18,
        din5 => sext_ln647_13_fu_38661_p1,
        din6 => hw_cos_val_8_i_V_5_s_fu_38265_p18,
        din7 => hw_cos_val_8_i_V_5_s_fu_38265_p18,
        din8 => hw_cos_val_8_i_V_5_s_fu_38265_p18,
        din9 => hw_cos_val_8_i_V_5_s_fu_38265_p18,
        din10 => hw_cos_val_8_i_V_5_s_fu_38265_p18,
        din11 => hw_cos_val_8_i_V_5_s_fu_38265_p18,
        din12 => hw_cos_val_8_i_V_5_s_fu_38265_p18,
        din13 => hw_cos_val_8_i_V_5_s_fu_38265_p18,
        din14 => hw_cos_val_8_i_V_5_s_fu_38265_p18,
        din15 => hw_cos_val_8_i_V_5_s_fu_38265_p18,
        din16 => cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg,
        dout => hw_cos_val_8_i_V_5_10_fu_38849_p18);

    get_trig_vals_mux_164_8_1_1_U359 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_6_s_fu_38301_p18,
        din1 => hw_cos_val_8_i_V_6_s_fu_38301_p18,
        din2 => hw_cos_val_8_i_V_6_s_fu_38301_p18,
        din3 => hw_cos_val_8_i_V_6_s_fu_38301_p18,
        din4 => hw_cos_val_8_i_V_6_s_fu_38301_p18,
        din5 => hw_cos_val_8_i_V_6_s_fu_38301_p18,
        din6 => sext_ln647_13_fu_38661_p1,
        din7 => hw_cos_val_8_i_V_6_s_fu_38301_p18,
        din8 => hw_cos_val_8_i_V_6_s_fu_38301_p18,
        din9 => hw_cos_val_8_i_V_6_s_fu_38301_p18,
        din10 => hw_cos_val_8_i_V_6_s_fu_38301_p18,
        din11 => hw_cos_val_8_i_V_6_s_fu_38301_p18,
        din12 => hw_cos_val_8_i_V_6_s_fu_38301_p18,
        din13 => hw_cos_val_8_i_V_6_s_fu_38301_p18,
        din14 => hw_cos_val_8_i_V_6_s_fu_38301_p18,
        din15 => hw_cos_val_8_i_V_6_s_fu_38301_p18,
        din16 => cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg,
        dout => hw_cos_val_8_i_V_6_10_fu_38886_p18);

    get_trig_vals_mux_164_8_1_1_U360 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_7_s_fu_38337_p18,
        din1 => hw_cos_val_8_i_V_7_s_fu_38337_p18,
        din2 => hw_cos_val_8_i_V_7_s_fu_38337_p18,
        din3 => hw_cos_val_8_i_V_7_s_fu_38337_p18,
        din4 => hw_cos_val_8_i_V_7_s_fu_38337_p18,
        din5 => hw_cos_val_8_i_V_7_s_fu_38337_p18,
        din6 => hw_cos_val_8_i_V_7_s_fu_38337_p18,
        din7 => sext_ln647_13_fu_38661_p1,
        din8 => hw_cos_val_8_i_V_7_s_fu_38337_p18,
        din9 => hw_cos_val_8_i_V_7_s_fu_38337_p18,
        din10 => hw_cos_val_8_i_V_7_s_fu_38337_p18,
        din11 => hw_cos_val_8_i_V_7_s_fu_38337_p18,
        din12 => hw_cos_val_8_i_V_7_s_fu_38337_p18,
        din13 => hw_cos_val_8_i_V_7_s_fu_38337_p18,
        din14 => hw_cos_val_8_i_V_7_s_fu_38337_p18,
        din15 => hw_cos_val_8_i_V_7_s_fu_38337_p18,
        din16 => cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg,
        dout => hw_cos_val_8_i_V_7_10_fu_38923_p18);

    get_trig_vals_mux_164_8_1_1_U361 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_8_s_fu_38373_p18,
        din1 => hw_cos_val_8_i_V_8_s_fu_38373_p18,
        din2 => hw_cos_val_8_i_V_8_s_fu_38373_p18,
        din3 => hw_cos_val_8_i_V_8_s_fu_38373_p18,
        din4 => hw_cos_val_8_i_V_8_s_fu_38373_p18,
        din5 => hw_cos_val_8_i_V_8_s_fu_38373_p18,
        din6 => hw_cos_val_8_i_V_8_s_fu_38373_p18,
        din7 => hw_cos_val_8_i_V_8_s_fu_38373_p18,
        din8 => sext_ln647_13_fu_38661_p1,
        din9 => hw_cos_val_8_i_V_8_s_fu_38373_p18,
        din10 => hw_cos_val_8_i_V_8_s_fu_38373_p18,
        din11 => hw_cos_val_8_i_V_8_s_fu_38373_p18,
        din12 => hw_cos_val_8_i_V_8_s_fu_38373_p18,
        din13 => hw_cos_val_8_i_V_8_s_fu_38373_p18,
        din14 => hw_cos_val_8_i_V_8_s_fu_38373_p18,
        din15 => hw_cos_val_8_i_V_8_s_fu_38373_p18,
        din16 => cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg,
        dout => hw_cos_val_8_i_V_8_10_fu_38960_p18);

    get_trig_vals_mux_164_8_1_1_U362 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_9_s_fu_38409_p18,
        din1 => hw_cos_val_8_i_V_9_s_fu_38409_p18,
        din2 => hw_cos_val_8_i_V_9_s_fu_38409_p18,
        din3 => hw_cos_val_8_i_V_9_s_fu_38409_p18,
        din4 => hw_cos_val_8_i_V_9_s_fu_38409_p18,
        din5 => hw_cos_val_8_i_V_9_s_fu_38409_p18,
        din6 => hw_cos_val_8_i_V_9_s_fu_38409_p18,
        din7 => hw_cos_val_8_i_V_9_s_fu_38409_p18,
        din8 => hw_cos_val_8_i_V_9_s_fu_38409_p18,
        din9 => sext_ln647_13_fu_38661_p1,
        din10 => hw_cos_val_8_i_V_9_s_fu_38409_p18,
        din11 => hw_cos_val_8_i_V_9_s_fu_38409_p18,
        din12 => hw_cos_val_8_i_V_9_s_fu_38409_p18,
        din13 => hw_cos_val_8_i_V_9_s_fu_38409_p18,
        din14 => hw_cos_val_8_i_V_9_s_fu_38409_p18,
        din15 => hw_cos_val_8_i_V_9_s_fu_38409_p18,
        din16 => cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg,
        dout => hw_cos_val_8_i_V_9_10_fu_38997_p18);

    get_trig_vals_mux_164_8_1_1_U363 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_10_s_fu_38445_p18,
        din1 => hw_cos_val_8_i_V_10_s_fu_38445_p18,
        din2 => hw_cos_val_8_i_V_10_s_fu_38445_p18,
        din3 => hw_cos_val_8_i_V_10_s_fu_38445_p18,
        din4 => hw_cos_val_8_i_V_10_s_fu_38445_p18,
        din5 => hw_cos_val_8_i_V_10_s_fu_38445_p18,
        din6 => hw_cos_val_8_i_V_10_s_fu_38445_p18,
        din7 => hw_cos_val_8_i_V_10_s_fu_38445_p18,
        din8 => hw_cos_val_8_i_V_10_s_fu_38445_p18,
        din9 => hw_cos_val_8_i_V_10_s_fu_38445_p18,
        din10 => sext_ln647_13_fu_38661_p1,
        din11 => hw_cos_val_8_i_V_10_s_fu_38445_p18,
        din12 => hw_cos_val_8_i_V_10_s_fu_38445_p18,
        din13 => hw_cos_val_8_i_V_10_s_fu_38445_p18,
        din14 => hw_cos_val_8_i_V_10_s_fu_38445_p18,
        din15 => hw_cos_val_8_i_V_10_s_fu_38445_p18,
        din16 => cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg,
        dout => hw_cos_val_8_i_V_10_10_fu_39034_p18);

    get_trig_vals_mux_164_8_1_1_U364 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_11_s_fu_38481_p18,
        din1 => hw_cos_val_8_i_V_11_s_fu_38481_p18,
        din2 => hw_cos_val_8_i_V_11_s_fu_38481_p18,
        din3 => hw_cos_val_8_i_V_11_s_fu_38481_p18,
        din4 => hw_cos_val_8_i_V_11_s_fu_38481_p18,
        din5 => hw_cos_val_8_i_V_11_s_fu_38481_p18,
        din6 => hw_cos_val_8_i_V_11_s_fu_38481_p18,
        din7 => hw_cos_val_8_i_V_11_s_fu_38481_p18,
        din8 => hw_cos_val_8_i_V_11_s_fu_38481_p18,
        din9 => hw_cos_val_8_i_V_11_s_fu_38481_p18,
        din10 => hw_cos_val_8_i_V_11_s_fu_38481_p18,
        din11 => sext_ln647_13_fu_38661_p1,
        din12 => hw_cos_val_8_i_V_11_s_fu_38481_p18,
        din13 => hw_cos_val_8_i_V_11_s_fu_38481_p18,
        din14 => hw_cos_val_8_i_V_11_s_fu_38481_p18,
        din15 => hw_cos_val_8_i_V_11_s_fu_38481_p18,
        din16 => cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg,
        dout => hw_cos_val_8_i_V_11_10_fu_39071_p18);

    get_trig_vals_mux_164_8_1_1_U365 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_12_s_fu_38517_p18,
        din1 => hw_cos_val_8_i_V_12_s_fu_38517_p18,
        din2 => hw_cos_val_8_i_V_12_s_fu_38517_p18,
        din3 => hw_cos_val_8_i_V_12_s_fu_38517_p18,
        din4 => hw_cos_val_8_i_V_12_s_fu_38517_p18,
        din5 => hw_cos_val_8_i_V_12_s_fu_38517_p18,
        din6 => hw_cos_val_8_i_V_12_s_fu_38517_p18,
        din7 => hw_cos_val_8_i_V_12_s_fu_38517_p18,
        din8 => hw_cos_val_8_i_V_12_s_fu_38517_p18,
        din9 => hw_cos_val_8_i_V_12_s_fu_38517_p18,
        din10 => hw_cos_val_8_i_V_12_s_fu_38517_p18,
        din11 => hw_cos_val_8_i_V_12_s_fu_38517_p18,
        din12 => sext_ln647_13_fu_38661_p1,
        din13 => hw_cos_val_8_i_V_12_s_fu_38517_p18,
        din14 => hw_cos_val_8_i_V_12_s_fu_38517_p18,
        din15 => hw_cos_val_8_i_V_12_s_fu_38517_p18,
        din16 => cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg,
        dout => hw_cos_val_8_i_V_12_10_fu_39108_p18);

    get_trig_vals_mux_164_8_1_1_U366 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_13_s_fu_38553_p18,
        din1 => hw_cos_val_8_i_V_13_s_fu_38553_p18,
        din2 => hw_cos_val_8_i_V_13_s_fu_38553_p18,
        din3 => hw_cos_val_8_i_V_13_s_fu_38553_p18,
        din4 => hw_cos_val_8_i_V_13_s_fu_38553_p18,
        din5 => hw_cos_val_8_i_V_13_s_fu_38553_p18,
        din6 => hw_cos_val_8_i_V_13_s_fu_38553_p18,
        din7 => hw_cos_val_8_i_V_13_s_fu_38553_p18,
        din8 => hw_cos_val_8_i_V_13_s_fu_38553_p18,
        din9 => hw_cos_val_8_i_V_13_s_fu_38553_p18,
        din10 => hw_cos_val_8_i_V_13_s_fu_38553_p18,
        din11 => hw_cos_val_8_i_V_13_s_fu_38553_p18,
        din12 => hw_cos_val_8_i_V_13_s_fu_38553_p18,
        din13 => sext_ln647_13_fu_38661_p1,
        din14 => hw_cos_val_8_i_V_13_s_fu_38553_p18,
        din15 => hw_cos_val_8_i_V_13_s_fu_38553_p18,
        din16 => cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg,
        dout => hw_cos_val_8_i_V_13_10_fu_39145_p18);

    get_trig_vals_mux_164_8_1_1_U367 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_14_s_fu_38589_p18,
        din1 => hw_cos_val_8_i_V_14_s_fu_38589_p18,
        din2 => hw_cos_val_8_i_V_14_s_fu_38589_p18,
        din3 => hw_cos_val_8_i_V_14_s_fu_38589_p18,
        din4 => hw_cos_val_8_i_V_14_s_fu_38589_p18,
        din5 => hw_cos_val_8_i_V_14_s_fu_38589_p18,
        din6 => hw_cos_val_8_i_V_14_s_fu_38589_p18,
        din7 => hw_cos_val_8_i_V_14_s_fu_38589_p18,
        din8 => hw_cos_val_8_i_V_14_s_fu_38589_p18,
        din9 => hw_cos_val_8_i_V_14_s_fu_38589_p18,
        din10 => hw_cos_val_8_i_V_14_s_fu_38589_p18,
        din11 => hw_cos_val_8_i_V_14_s_fu_38589_p18,
        din12 => hw_cos_val_8_i_V_14_s_fu_38589_p18,
        din13 => hw_cos_val_8_i_V_14_s_fu_38589_p18,
        din14 => sext_ln647_13_fu_38661_p1,
        din15 => hw_cos_val_8_i_V_14_s_fu_38589_p18,
        din16 => cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg,
        dout => hw_cos_val_8_i_V_14_10_fu_39182_p18);

    get_trig_vals_mux_164_8_1_1_U368 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_15_s_fu_38625_p18,
        din1 => hw_cos_val_8_i_V_15_s_fu_38625_p18,
        din2 => hw_cos_val_8_i_V_15_s_fu_38625_p18,
        din3 => hw_cos_val_8_i_V_15_s_fu_38625_p18,
        din4 => hw_cos_val_8_i_V_15_s_fu_38625_p18,
        din5 => hw_cos_val_8_i_V_15_s_fu_38625_p18,
        din6 => hw_cos_val_8_i_V_15_s_fu_38625_p18,
        din7 => hw_cos_val_8_i_V_15_s_fu_38625_p18,
        din8 => hw_cos_val_8_i_V_15_s_fu_38625_p18,
        din9 => hw_cos_val_8_i_V_15_s_fu_38625_p18,
        din10 => hw_cos_val_8_i_V_15_s_fu_38625_p18,
        din11 => hw_cos_val_8_i_V_15_s_fu_38625_p18,
        din12 => hw_cos_val_8_i_V_15_s_fu_38625_p18,
        din13 => hw_cos_val_8_i_V_15_s_fu_38625_p18,
        din14 => hw_cos_val_8_i_V_15_s_fu_38625_p18,
        din15 => sext_ln647_13_fu_38661_p1,
        din16 => cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg,
        dout => hw_cos_val_8_i_V_15_10_fu_39219_p18);

    get_trig_vals_mux_164_8_1_1_U369 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => trunc_ln647_14_fu_39256_p1,
        din1 => hw_cos_val_8_i_V_0_10_fu_38664_p18,
        din2 => hw_cos_val_8_i_V_0_10_fu_38664_p18,
        din3 => hw_cos_val_8_i_V_0_10_fu_38664_p18,
        din4 => hw_cos_val_8_i_V_0_10_fu_38664_p18,
        din5 => hw_cos_val_8_i_V_0_10_fu_38664_p18,
        din6 => hw_cos_val_8_i_V_0_10_fu_38664_p18,
        din7 => hw_cos_val_8_i_V_0_10_fu_38664_p18,
        din8 => hw_cos_val_8_i_V_0_10_fu_38664_p18,
        din9 => hw_cos_val_8_i_V_0_10_fu_38664_p18,
        din10 => hw_cos_val_8_i_V_0_10_fu_38664_p18,
        din11 => hw_cos_val_8_i_V_0_10_fu_38664_p18,
        din12 => hw_cos_val_8_i_V_0_10_fu_38664_p18,
        din13 => hw_cos_val_8_i_V_0_10_fu_38664_p18,
        din14 => hw_cos_val_8_i_V_0_10_fu_38664_p18,
        din15 => hw_cos_val_8_i_V_0_10_fu_38664_p18,
        din16 => cos_rom_sel_12_V_rea_reg_42598_pp0_iter5_reg,
        dout => hw_cos_val_8_i_V_0_11_fu_39260_p18);

    get_trig_vals_mux_164_8_1_1_U370 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_1_10_fu_38701_p18,
        din1 => trunc_ln647_14_fu_39256_p1,
        din2 => hw_cos_val_8_i_V_1_10_fu_38701_p18,
        din3 => hw_cos_val_8_i_V_1_10_fu_38701_p18,
        din4 => hw_cos_val_8_i_V_1_10_fu_38701_p18,
        din5 => hw_cos_val_8_i_V_1_10_fu_38701_p18,
        din6 => hw_cos_val_8_i_V_1_10_fu_38701_p18,
        din7 => hw_cos_val_8_i_V_1_10_fu_38701_p18,
        din8 => hw_cos_val_8_i_V_1_10_fu_38701_p18,
        din9 => hw_cos_val_8_i_V_1_10_fu_38701_p18,
        din10 => hw_cos_val_8_i_V_1_10_fu_38701_p18,
        din11 => hw_cos_val_8_i_V_1_10_fu_38701_p18,
        din12 => hw_cos_val_8_i_V_1_10_fu_38701_p18,
        din13 => hw_cos_val_8_i_V_1_10_fu_38701_p18,
        din14 => hw_cos_val_8_i_V_1_10_fu_38701_p18,
        din15 => hw_cos_val_8_i_V_1_10_fu_38701_p18,
        din16 => cos_rom_sel_12_V_rea_reg_42598_pp0_iter5_reg,
        dout => hw_cos_val_8_i_V_1_11_fu_39297_p18);

    get_trig_vals_mux_164_8_1_1_U371 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_2_10_fu_38738_p18,
        din1 => hw_cos_val_8_i_V_2_10_fu_38738_p18,
        din2 => trunc_ln647_14_fu_39256_p1,
        din3 => hw_cos_val_8_i_V_2_10_fu_38738_p18,
        din4 => hw_cos_val_8_i_V_2_10_fu_38738_p18,
        din5 => hw_cos_val_8_i_V_2_10_fu_38738_p18,
        din6 => hw_cos_val_8_i_V_2_10_fu_38738_p18,
        din7 => hw_cos_val_8_i_V_2_10_fu_38738_p18,
        din8 => hw_cos_val_8_i_V_2_10_fu_38738_p18,
        din9 => hw_cos_val_8_i_V_2_10_fu_38738_p18,
        din10 => hw_cos_val_8_i_V_2_10_fu_38738_p18,
        din11 => hw_cos_val_8_i_V_2_10_fu_38738_p18,
        din12 => hw_cos_val_8_i_V_2_10_fu_38738_p18,
        din13 => hw_cos_val_8_i_V_2_10_fu_38738_p18,
        din14 => hw_cos_val_8_i_V_2_10_fu_38738_p18,
        din15 => hw_cos_val_8_i_V_2_10_fu_38738_p18,
        din16 => cos_rom_sel_12_V_rea_reg_42598_pp0_iter5_reg,
        dout => hw_cos_val_8_i_V_2_11_fu_39334_p18);

    get_trig_vals_mux_164_8_1_1_U372 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_3_10_fu_38775_p18,
        din1 => hw_cos_val_8_i_V_3_10_fu_38775_p18,
        din2 => hw_cos_val_8_i_V_3_10_fu_38775_p18,
        din3 => trunc_ln647_14_fu_39256_p1,
        din4 => hw_cos_val_8_i_V_3_10_fu_38775_p18,
        din5 => hw_cos_val_8_i_V_3_10_fu_38775_p18,
        din6 => hw_cos_val_8_i_V_3_10_fu_38775_p18,
        din7 => hw_cos_val_8_i_V_3_10_fu_38775_p18,
        din8 => hw_cos_val_8_i_V_3_10_fu_38775_p18,
        din9 => hw_cos_val_8_i_V_3_10_fu_38775_p18,
        din10 => hw_cos_val_8_i_V_3_10_fu_38775_p18,
        din11 => hw_cos_val_8_i_V_3_10_fu_38775_p18,
        din12 => hw_cos_val_8_i_V_3_10_fu_38775_p18,
        din13 => hw_cos_val_8_i_V_3_10_fu_38775_p18,
        din14 => hw_cos_val_8_i_V_3_10_fu_38775_p18,
        din15 => hw_cos_val_8_i_V_3_10_fu_38775_p18,
        din16 => cos_rom_sel_12_V_rea_reg_42598_pp0_iter5_reg,
        dout => hw_cos_val_8_i_V_3_11_fu_39371_p18);

    get_trig_vals_mux_164_8_1_1_U373 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_4_10_fu_38812_p18,
        din1 => hw_cos_val_8_i_V_4_10_fu_38812_p18,
        din2 => hw_cos_val_8_i_V_4_10_fu_38812_p18,
        din3 => hw_cos_val_8_i_V_4_10_fu_38812_p18,
        din4 => trunc_ln647_14_fu_39256_p1,
        din5 => hw_cos_val_8_i_V_4_10_fu_38812_p18,
        din6 => hw_cos_val_8_i_V_4_10_fu_38812_p18,
        din7 => hw_cos_val_8_i_V_4_10_fu_38812_p18,
        din8 => hw_cos_val_8_i_V_4_10_fu_38812_p18,
        din9 => hw_cos_val_8_i_V_4_10_fu_38812_p18,
        din10 => hw_cos_val_8_i_V_4_10_fu_38812_p18,
        din11 => hw_cos_val_8_i_V_4_10_fu_38812_p18,
        din12 => hw_cos_val_8_i_V_4_10_fu_38812_p18,
        din13 => hw_cos_val_8_i_V_4_10_fu_38812_p18,
        din14 => hw_cos_val_8_i_V_4_10_fu_38812_p18,
        din15 => hw_cos_val_8_i_V_4_10_fu_38812_p18,
        din16 => cos_rom_sel_12_V_rea_reg_42598_pp0_iter5_reg,
        dout => hw_cos_val_8_i_V_4_11_fu_39408_p18);

    get_trig_vals_mux_164_8_1_1_U374 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_5_10_fu_38849_p18,
        din1 => hw_cos_val_8_i_V_5_10_fu_38849_p18,
        din2 => hw_cos_val_8_i_V_5_10_fu_38849_p18,
        din3 => hw_cos_val_8_i_V_5_10_fu_38849_p18,
        din4 => hw_cos_val_8_i_V_5_10_fu_38849_p18,
        din5 => trunc_ln647_14_fu_39256_p1,
        din6 => hw_cos_val_8_i_V_5_10_fu_38849_p18,
        din7 => hw_cos_val_8_i_V_5_10_fu_38849_p18,
        din8 => hw_cos_val_8_i_V_5_10_fu_38849_p18,
        din9 => hw_cos_val_8_i_V_5_10_fu_38849_p18,
        din10 => hw_cos_val_8_i_V_5_10_fu_38849_p18,
        din11 => hw_cos_val_8_i_V_5_10_fu_38849_p18,
        din12 => hw_cos_val_8_i_V_5_10_fu_38849_p18,
        din13 => hw_cos_val_8_i_V_5_10_fu_38849_p18,
        din14 => hw_cos_val_8_i_V_5_10_fu_38849_p18,
        din15 => hw_cos_val_8_i_V_5_10_fu_38849_p18,
        din16 => cos_rom_sel_12_V_rea_reg_42598_pp0_iter5_reg,
        dout => hw_cos_val_8_i_V_5_11_fu_39445_p18);

    get_trig_vals_mux_164_8_1_1_U375 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_6_10_fu_38886_p18,
        din1 => hw_cos_val_8_i_V_6_10_fu_38886_p18,
        din2 => hw_cos_val_8_i_V_6_10_fu_38886_p18,
        din3 => hw_cos_val_8_i_V_6_10_fu_38886_p18,
        din4 => hw_cos_val_8_i_V_6_10_fu_38886_p18,
        din5 => hw_cos_val_8_i_V_6_10_fu_38886_p18,
        din6 => trunc_ln647_14_fu_39256_p1,
        din7 => hw_cos_val_8_i_V_6_10_fu_38886_p18,
        din8 => hw_cos_val_8_i_V_6_10_fu_38886_p18,
        din9 => hw_cos_val_8_i_V_6_10_fu_38886_p18,
        din10 => hw_cos_val_8_i_V_6_10_fu_38886_p18,
        din11 => hw_cos_val_8_i_V_6_10_fu_38886_p18,
        din12 => hw_cos_val_8_i_V_6_10_fu_38886_p18,
        din13 => hw_cos_val_8_i_V_6_10_fu_38886_p18,
        din14 => hw_cos_val_8_i_V_6_10_fu_38886_p18,
        din15 => hw_cos_val_8_i_V_6_10_fu_38886_p18,
        din16 => cos_rom_sel_12_V_rea_reg_42598_pp0_iter5_reg,
        dout => hw_cos_val_8_i_V_6_11_fu_39482_p18);

    get_trig_vals_mux_164_8_1_1_U376 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_7_10_fu_38923_p18,
        din1 => hw_cos_val_8_i_V_7_10_fu_38923_p18,
        din2 => hw_cos_val_8_i_V_7_10_fu_38923_p18,
        din3 => hw_cos_val_8_i_V_7_10_fu_38923_p18,
        din4 => hw_cos_val_8_i_V_7_10_fu_38923_p18,
        din5 => hw_cos_val_8_i_V_7_10_fu_38923_p18,
        din6 => hw_cos_val_8_i_V_7_10_fu_38923_p18,
        din7 => trunc_ln647_14_fu_39256_p1,
        din8 => hw_cos_val_8_i_V_7_10_fu_38923_p18,
        din9 => hw_cos_val_8_i_V_7_10_fu_38923_p18,
        din10 => hw_cos_val_8_i_V_7_10_fu_38923_p18,
        din11 => hw_cos_val_8_i_V_7_10_fu_38923_p18,
        din12 => hw_cos_val_8_i_V_7_10_fu_38923_p18,
        din13 => hw_cos_val_8_i_V_7_10_fu_38923_p18,
        din14 => hw_cos_val_8_i_V_7_10_fu_38923_p18,
        din15 => hw_cos_val_8_i_V_7_10_fu_38923_p18,
        din16 => cos_rom_sel_12_V_rea_reg_42598_pp0_iter5_reg,
        dout => hw_cos_val_8_i_V_7_11_fu_39519_p18);

    get_trig_vals_mux_164_8_1_1_U377 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_8_10_fu_38960_p18,
        din1 => hw_cos_val_8_i_V_8_10_fu_38960_p18,
        din2 => hw_cos_val_8_i_V_8_10_fu_38960_p18,
        din3 => hw_cos_val_8_i_V_8_10_fu_38960_p18,
        din4 => hw_cos_val_8_i_V_8_10_fu_38960_p18,
        din5 => hw_cos_val_8_i_V_8_10_fu_38960_p18,
        din6 => hw_cos_val_8_i_V_8_10_fu_38960_p18,
        din7 => hw_cos_val_8_i_V_8_10_fu_38960_p18,
        din8 => trunc_ln647_14_fu_39256_p1,
        din9 => hw_cos_val_8_i_V_8_10_fu_38960_p18,
        din10 => hw_cos_val_8_i_V_8_10_fu_38960_p18,
        din11 => hw_cos_val_8_i_V_8_10_fu_38960_p18,
        din12 => hw_cos_val_8_i_V_8_10_fu_38960_p18,
        din13 => hw_cos_val_8_i_V_8_10_fu_38960_p18,
        din14 => hw_cos_val_8_i_V_8_10_fu_38960_p18,
        din15 => hw_cos_val_8_i_V_8_10_fu_38960_p18,
        din16 => cos_rom_sel_12_V_rea_reg_42598_pp0_iter5_reg,
        dout => hw_cos_val_8_i_V_8_11_fu_39556_p18);

    get_trig_vals_mux_164_8_1_1_U378 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_9_10_fu_38997_p18,
        din1 => hw_cos_val_8_i_V_9_10_fu_38997_p18,
        din2 => hw_cos_val_8_i_V_9_10_fu_38997_p18,
        din3 => hw_cos_val_8_i_V_9_10_fu_38997_p18,
        din4 => hw_cos_val_8_i_V_9_10_fu_38997_p18,
        din5 => hw_cos_val_8_i_V_9_10_fu_38997_p18,
        din6 => hw_cos_val_8_i_V_9_10_fu_38997_p18,
        din7 => hw_cos_val_8_i_V_9_10_fu_38997_p18,
        din8 => hw_cos_val_8_i_V_9_10_fu_38997_p18,
        din9 => trunc_ln647_14_fu_39256_p1,
        din10 => hw_cos_val_8_i_V_9_10_fu_38997_p18,
        din11 => hw_cos_val_8_i_V_9_10_fu_38997_p18,
        din12 => hw_cos_val_8_i_V_9_10_fu_38997_p18,
        din13 => hw_cos_val_8_i_V_9_10_fu_38997_p18,
        din14 => hw_cos_val_8_i_V_9_10_fu_38997_p18,
        din15 => hw_cos_val_8_i_V_9_10_fu_38997_p18,
        din16 => cos_rom_sel_12_V_rea_reg_42598_pp0_iter5_reg,
        dout => hw_cos_val_8_i_V_9_11_fu_39593_p18);

    get_trig_vals_mux_164_8_1_1_U379 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_10_10_fu_39034_p18,
        din1 => hw_cos_val_8_i_V_10_10_fu_39034_p18,
        din2 => hw_cos_val_8_i_V_10_10_fu_39034_p18,
        din3 => hw_cos_val_8_i_V_10_10_fu_39034_p18,
        din4 => hw_cos_val_8_i_V_10_10_fu_39034_p18,
        din5 => hw_cos_val_8_i_V_10_10_fu_39034_p18,
        din6 => hw_cos_val_8_i_V_10_10_fu_39034_p18,
        din7 => hw_cos_val_8_i_V_10_10_fu_39034_p18,
        din8 => hw_cos_val_8_i_V_10_10_fu_39034_p18,
        din9 => hw_cos_val_8_i_V_10_10_fu_39034_p18,
        din10 => trunc_ln647_14_fu_39256_p1,
        din11 => hw_cos_val_8_i_V_10_10_fu_39034_p18,
        din12 => hw_cos_val_8_i_V_10_10_fu_39034_p18,
        din13 => hw_cos_val_8_i_V_10_10_fu_39034_p18,
        din14 => hw_cos_val_8_i_V_10_10_fu_39034_p18,
        din15 => hw_cos_val_8_i_V_10_10_fu_39034_p18,
        din16 => cos_rom_sel_12_V_rea_reg_42598_pp0_iter5_reg,
        dout => hw_cos_val_8_i_V_10_11_fu_39630_p18);

    get_trig_vals_mux_164_8_1_1_U380 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_11_10_fu_39071_p18,
        din1 => hw_cos_val_8_i_V_11_10_fu_39071_p18,
        din2 => hw_cos_val_8_i_V_11_10_fu_39071_p18,
        din3 => hw_cos_val_8_i_V_11_10_fu_39071_p18,
        din4 => hw_cos_val_8_i_V_11_10_fu_39071_p18,
        din5 => hw_cos_val_8_i_V_11_10_fu_39071_p18,
        din6 => hw_cos_val_8_i_V_11_10_fu_39071_p18,
        din7 => hw_cos_val_8_i_V_11_10_fu_39071_p18,
        din8 => hw_cos_val_8_i_V_11_10_fu_39071_p18,
        din9 => hw_cos_val_8_i_V_11_10_fu_39071_p18,
        din10 => hw_cos_val_8_i_V_11_10_fu_39071_p18,
        din11 => trunc_ln647_14_fu_39256_p1,
        din12 => hw_cos_val_8_i_V_11_10_fu_39071_p18,
        din13 => hw_cos_val_8_i_V_11_10_fu_39071_p18,
        din14 => hw_cos_val_8_i_V_11_10_fu_39071_p18,
        din15 => hw_cos_val_8_i_V_11_10_fu_39071_p18,
        din16 => cos_rom_sel_12_V_rea_reg_42598_pp0_iter5_reg,
        dout => hw_cos_val_8_i_V_11_11_fu_39667_p18);

    get_trig_vals_mux_164_8_1_1_U381 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_12_10_fu_39108_p18,
        din1 => hw_cos_val_8_i_V_12_10_fu_39108_p18,
        din2 => hw_cos_val_8_i_V_12_10_fu_39108_p18,
        din3 => hw_cos_val_8_i_V_12_10_fu_39108_p18,
        din4 => hw_cos_val_8_i_V_12_10_fu_39108_p18,
        din5 => hw_cos_val_8_i_V_12_10_fu_39108_p18,
        din6 => hw_cos_val_8_i_V_12_10_fu_39108_p18,
        din7 => hw_cos_val_8_i_V_12_10_fu_39108_p18,
        din8 => hw_cos_val_8_i_V_12_10_fu_39108_p18,
        din9 => hw_cos_val_8_i_V_12_10_fu_39108_p18,
        din10 => hw_cos_val_8_i_V_12_10_fu_39108_p18,
        din11 => hw_cos_val_8_i_V_12_10_fu_39108_p18,
        din12 => trunc_ln647_14_fu_39256_p1,
        din13 => hw_cos_val_8_i_V_12_10_fu_39108_p18,
        din14 => hw_cos_val_8_i_V_12_10_fu_39108_p18,
        din15 => hw_cos_val_8_i_V_12_10_fu_39108_p18,
        din16 => cos_rom_sel_12_V_rea_reg_42598_pp0_iter5_reg,
        dout => hw_cos_val_8_i_V_12_11_fu_39704_p18);

    get_trig_vals_mux_164_8_1_1_U382 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_13_10_fu_39145_p18,
        din1 => hw_cos_val_8_i_V_13_10_fu_39145_p18,
        din2 => hw_cos_val_8_i_V_13_10_fu_39145_p18,
        din3 => hw_cos_val_8_i_V_13_10_fu_39145_p18,
        din4 => hw_cos_val_8_i_V_13_10_fu_39145_p18,
        din5 => hw_cos_val_8_i_V_13_10_fu_39145_p18,
        din6 => hw_cos_val_8_i_V_13_10_fu_39145_p18,
        din7 => hw_cos_val_8_i_V_13_10_fu_39145_p18,
        din8 => hw_cos_val_8_i_V_13_10_fu_39145_p18,
        din9 => hw_cos_val_8_i_V_13_10_fu_39145_p18,
        din10 => hw_cos_val_8_i_V_13_10_fu_39145_p18,
        din11 => hw_cos_val_8_i_V_13_10_fu_39145_p18,
        din12 => hw_cos_val_8_i_V_13_10_fu_39145_p18,
        din13 => trunc_ln647_14_fu_39256_p1,
        din14 => hw_cos_val_8_i_V_13_10_fu_39145_p18,
        din15 => hw_cos_val_8_i_V_13_10_fu_39145_p18,
        din16 => cos_rom_sel_12_V_rea_reg_42598_pp0_iter5_reg,
        dout => hw_cos_val_8_i_V_13_11_fu_39741_p18);

    get_trig_vals_mux_164_8_1_1_U383 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_14_10_fu_39182_p18,
        din1 => hw_cos_val_8_i_V_14_10_fu_39182_p18,
        din2 => hw_cos_val_8_i_V_14_10_fu_39182_p18,
        din3 => hw_cos_val_8_i_V_14_10_fu_39182_p18,
        din4 => hw_cos_val_8_i_V_14_10_fu_39182_p18,
        din5 => hw_cos_val_8_i_V_14_10_fu_39182_p18,
        din6 => hw_cos_val_8_i_V_14_10_fu_39182_p18,
        din7 => hw_cos_val_8_i_V_14_10_fu_39182_p18,
        din8 => hw_cos_val_8_i_V_14_10_fu_39182_p18,
        din9 => hw_cos_val_8_i_V_14_10_fu_39182_p18,
        din10 => hw_cos_val_8_i_V_14_10_fu_39182_p18,
        din11 => hw_cos_val_8_i_V_14_10_fu_39182_p18,
        din12 => hw_cos_val_8_i_V_14_10_fu_39182_p18,
        din13 => hw_cos_val_8_i_V_14_10_fu_39182_p18,
        din14 => trunc_ln647_14_fu_39256_p1,
        din15 => hw_cos_val_8_i_V_14_10_fu_39182_p18,
        din16 => cos_rom_sel_12_V_rea_reg_42598_pp0_iter5_reg,
        dout => hw_cos_val_8_i_V_14_11_fu_39778_p18);

    get_trig_vals_mux_164_8_1_1_U384 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_15_10_fu_39219_p18,
        din1 => hw_cos_val_8_i_V_15_10_fu_39219_p18,
        din2 => hw_cos_val_8_i_V_15_10_fu_39219_p18,
        din3 => hw_cos_val_8_i_V_15_10_fu_39219_p18,
        din4 => hw_cos_val_8_i_V_15_10_fu_39219_p18,
        din5 => hw_cos_val_8_i_V_15_10_fu_39219_p18,
        din6 => hw_cos_val_8_i_V_15_10_fu_39219_p18,
        din7 => hw_cos_val_8_i_V_15_10_fu_39219_p18,
        din8 => hw_cos_val_8_i_V_15_10_fu_39219_p18,
        din9 => hw_cos_val_8_i_V_15_10_fu_39219_p18,
        din10 => hw_cos_val_8_i_V_15_10_fu_39219_p18,
        din11 => hw_cos_val_8_i_V_15_10_fu_39219_p18,
        din12 => hw_cos_val_8_i_V_15_10_fu_39219_p18,
        din13 => hw_cos_val_8_i_V_15_10_fu_39219_p18,
        din14 => hw_cos_val_8_i_V_15_10_fu_39219_p18,
        din15 => trunc_ln647_14_fu_39256_p1,
        din16 => cos_rom_sel_12_V_rea_reg_42598_pp0_iter5_reg,
        dout => hw_cos_val_8_i_V_15_11_fu_39815_p18);

    get_trig_vals_mux_164_8_1_1_U385 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => sext_ln647_6_fu_39867_p1,
        din1 => hw_sin_val_8_i_V_0_11_reg_46485,
        din2 => hw_sin_val_8_i_V_0_11_reg_46485,
        din3 => hw_sin_val_8_i_V_0_11_reg_46485,
        din4 => hw_sin_val_8_i_V_0_11_reg_46485,
        din5 => hw_sin_val_8_i_V_0_11_reg_46485,
        din6 => hw_sin_val_8_i_V_0_11_reg_46485,
        din7 => hw_sin_val_8_i_V_0_11_reg_46485,
        din8 => hw_sin_val_8_i_V_0_11_reg_46485,
        din9 => hw_sin_val_8_i_V_0_11_reg_46485,
        din10 => hw_sin_val_8_i_V_0_11_reg_46485,
        din11 => hw_sin_val_8_i_V_0_11_reg_46485,
        din12 => hw_sin_val_8_i_V_0_11_reg_46485,
        din13 => hw_sin_val_8_i_V_0_11_reg_46485,
        din14 => hw_sin_val_8_i_V_0_11_reg_46485,
        din15 => hw_sin_val_8_i_V_0_11_reg_46485,
        din16 => sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg,
        dout => hw_sin_val_8_i_V_0_12_fu_39870_p18);

    get_trig_vals_mux_164_8_1_1_U386 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_1_11_reg_46504,
        din1 => sext_ln647_6_fu_39867_p1,
        din2 => hw_sin_val_8_i_V_1_11_reg_46504,
        din3 => hw_sin_val_8_i_V_1_11_reg_46504,
        din4 => hw_sin_val_8_i_V_1_11_reg_46504,
        din5 => hw_sin_val_8_i_V_1_11_reg_46504,
        din6 => hw_sin_val_8_i_V_1_11_reg_46504,
        din7 => hw_sin_val_8_i_V_1_11_reg_46504,
        din8 => hw_sin_val_8_i_V_1_11_reg_46504,
        din9 => hw_sin_val_8_i_V_1_11_reg_46504,
        din10 => hw_sin_val_8_i_V_1_11_reg_46504,
        din11 => hw_sin_val_8_i_V_1_11_reg_46504,
        din12 => hw_sin_val_8_i_V_1_11_reg_46504,
        din13 => hw_sin_val_8_i_V_1_11_reg_46504,
        din14 => hw_sin_val_8_i_V_1_11_reg_46504,
        din15 => hw_sin_val_8_i_V_1_11_reg_46504,
        din16 => sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg,
        dout => hw_sin_val_8_i_V_1_12_fu_39892_p18);

    get_trig_vals_mux_164_8_1_1_U387 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_2_11_reg_46523,
        din1 => hw_sin_val_8_i_V_2_11_reg_46523,
        din2 => sext_ln647_6_fu_39867_p1,
        din3 => hw_sin_val_8_i_V_2_11_reg_46523,
        din4 => hw_sin_val_8_i_V_2_11_reg_46523,
        din5 => hw_sin_val_8_i_V_2_11_reg_46523,
        din6 => hw_sin_val_8_i_V_2_11_reg_46523,
        din7 => hw_sin_val_8_i_V_2_11_reg_46523,
        din8 => hw_sin_val_8_i_V_2_11_reg_46523,
        din9 => hw_sin_val_8_i_V_2_11_reg_46523,
        din10 => hw_sin_val_8_i_V_2_11_reg_46523,
        din11 => hw_sin_val_8_i_V_2_11_reg_46523,
        din12 => hw_sin_val_8_i_V_2_11_reg_46523,
        din13 => hw_sin_val_8_i_V_2_11_reg_46523,
        din14 => hw_sin_val_8_i_V_2_11_reg_46523,
        din15 => hw_sin_val_8_i_V_2_11_reg_46523,
        din16 => sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg,
        dout => hw_sin_val_8_i_V_2_12_fu_39914_p18);

    get_trig_vals_mux_164_8_1_1_U388 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_3_11_reg_46542,
        din1 => hw_sin_val_8_i_V_3_11_reg_46542,
        din2 => hw_sin_val_8_i_V_3_11_reg_46542,
        din3 => sext_ln647_6_fu_39867_p1,
        din4 => hw_sin_val_8_i_V_3_11_reg_46542,
        din5 => hw_sin_val_8_i_V_3_11_reg_46542,
        din6 => hw_sin_val_8_i_V_3_11_reg_46542,
        din7 => hw_sin_val_8_i_V_3_11_reg_46542,
        din8 => hw_sin_val_8_i_V_3_11_reg_46542,
        din9 => hw_sin_val_8_i_V_3_11_reg_46542,
        din10 => hw_sin_val_8_i_V_3_11_reg_46542,
        din11 => hw_sin_val_8_i_V_3_11_reg_46542,
        din12 => hw_sin_val_8_i_V_3_11_reg_46542,
        din13 => hw_sin_val_8_i_V_3_11_reg_46542,
        din14 => hw_sin_val_8_i_V_3_11_reg_46542,
        din15 => hw_sin_val_8_i_V_3_11_reg_46542,
        din16 => sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg,
        dout => hw_sin_val_8_i_V_3_12_fu_39936_p18);

    get_trig_vals_mux_164_8_1_1_U389 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_4_11_reg_46561,
        din1 => hw_sin_val_8_i_V_4_11_reg_46561,
        din2 => hw_sin_val_8_i_V_4_11_reg_46561,
        din3 => hw_sin_val_8_i_V_4_11_reg_46561,
        din4 => sext_ln647_6_fu_39867_p1,
        din5 => hw_sin_val_8_i_V_4_11_reg_46561,
        din6 => hw_sin_val_8_i_V_4_11_reg_46561,
        din7 => hw_sin_val_8_i_V_4_11_reg_46561,
        din8 => hw_sin_val_8_i_V_4_11_reg_46561,
        din9 => hw_sin_val_8_i_V_4_11_reg_46561,
        din10 => hw_sin_val_8_i_V_4_11_reg_46561,
        din11 => hw_sin_val_8_i_V_4_11_reg_46561,
        din12 => hw_sin_val_8_i_V_4_11_reg_46561,
        din13 => hw_sin_val_8_i_V_4_11_reg_46561,
        din14 => hw_sin_val_8_i_V_4_11_reg_46561,
        din15 => hw_sin_val_8_i_V_4_11_reg_46561,
        din16 => sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg,
        dout => hw_sin_val_8_i_V_4_12_fu_39958_p18);

    get_trig_vals_mux_164_8_1_1_U390 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_5_11_reg_46580,
        din1 => hw_sin_val_8_i_V_5_11_reg_46580,
        din2 => hw_sin_val_8_i_V_5_11_reg_46580,
        din3 => hw_sin_val_8_i_V_5_11_reg_46580,
        din4 => hw_sin_val_8_i_V_5_11_reg_46580,
        din5 => sext_ln647_6_fu_39867_p1,
        din6 => hw_sin_val_8_i_V_5_11_reg_46580,
        din7 => hw_sin_val_8_i_V_5_11_reg_46580,
        din8 => hw_sin_val_8_i_V_5_11_reg_46580,
        din9 => hw_sin_val_8_i_V_5_11_reg_46580,
        din10 => hw_sin_val_8_i_V_5_11_reg_46580,
        din11 => hw_sin_val_8_i_V_5_11_reg_46580,
        din12 => hw_sin_val_8_i_V_5_11_reg_46580,
        din13 => hw_sin_val_8_i_V_5_11_reg_46580,
        din14 => hw_sin_val_8_i_V_5_11_reg_46580,
        din15 => hw_sin_val_8_i_V_5_11_reg_46580,
        din16 => sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg,
        dout => hw_sin_val_8_i_V_5_12_fu_39980_p18);

    get_trig_vals_mux_164_8_1_1_U391 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_6_11_reg_46599,
        din1 => hw_sin_val_8_i_V_6_11_reg_46599,
        din2 => hw_sin_val_8_i_V_6_11_reg_46599,
        din3 => hw_sin_val_8_i_V_6_11_reg_46599,
        din4 => hw_sin_val_8_i_V_6_11_reg_46599,
        din5 => hw_sin_val_8_i_V_6_11_reg_46599,
        din6 => sext_ln647_6_fu_39867_p1,
        din7 => hw_sin_val_8_i_V_6_11_reg_46599,
        din8 => hw_sin_val_8_i_V_6_11_reg_46599,
        din9 => hw_sin_val_8_i_V_6_11_reg_46599,
        din10 => hw_sin_val_8_i_V_6_11_reg_46599,
        din11 => hw_sin_val_8_i_V_6_11_reg_46599,
        din12 => hw_sin_val_8_i_V_6_11_reg_46599,
        din13 => hw_sin_val_8_i_V_6_11_reg_46599,
        din14 => hw_sin_val_8_i_V_6_11_reg_46599,
        din15 => hw_sin_val_8_i_V_6_11_reg_46599,
        din16 => sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg,
        dout => hw_sin_val_8_i_V_6_12_fu_40002_p18);

    get_trig_vals_mux_164_8_1_1_U392 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_7_11_reg_46618,
        din1 => hw_sin_val_8_i_V_7_11_reg_46618,
        din2 => hw_sin_val_8_i_V_7_11_reg_46618,
        din3 => hw_sin_val_8_i_V_7_11_reg_46618,
        din4 => hw_sin_val_8_i_V_7_11_reg_46618,
        din5 => hw_sin_val_8_i_V_7_11_reg_46618,
        din6 => hw_sin_val_8_i_V_7_11_reg_46618,
        din7 => sext_ln647_6_fu_39867_p1,
        din8 => hw_sin_val_8_i_V_7_11_reg_46618,
        din9 => hw_sin_val_8_i_V_7_11_reg_46618,
        din10 => hw_sin_val_8_i_V_7_11_reg_46618,
        din11 => hw_sin_val_8_i_V_7_11_reg_46618,
        din12 => hw_sin_val_8_i_V_7_11_reg_46618,
        din13 => hw_sin_val_8_i_V_7_11_reg_46618,
        din14 => hw_sin_val_8_i_V_7_11_reg_46618,
        din15 => hw_sin_val_8_i_V_7_11_reg_46618,
        din16 => sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg,
        dout => hw_sin_val_8_i_V_7_12_fu_40024_p18);

    get_trig_vals_mux_164_8_1_1_U393 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_8_11_reg_46637,
        din1 => hw_sin_val_8_i_V_8_11_reg_46637,
        din2 => hw_sin_val_8_i_V_8_11_reg_46637,
        din3 => hw_sin_val_8_i_V_8_11_reg_46637,
        din4 => hw_sin_val_8_i_V_8_11_reg_46637,
        din5 => hw_sin_val_8_i_V_8_11_reg_46637,
        din6 => hw_sin_val_8_i_V_8_11_reg_46637,
        din7 => hw_sin_val_8_i_V_8_11_reg_46637,
        din8 => sext_ln647_6_fu_39867_p1,
        din9 => hw_sin_val_8_i_V_8_11_reg_46637,
        din10 => hw_sin_val_8_i_V_8_11_reg_46637,
        din11 => hw_sin_val_8_i_V_8_11_reg_46637,
        din12 => hw_sin_val_8_i_V_8_11_reg_46637,
        din13 => hw_sin_val_8_i_V_8_11_reg_46637,
        din14 => hw_sin_val_8_i_V_8_11_reg_46637,
        din15 => hw_sin_val_8_i_V_8_11_reg_46637,
        din16 => sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg,
        dout => hw_sin_val_8_i_V_8_12_fu_40046_p18);

    get_trig_vals_mux_164_8_1_1_U394 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_9_11_reg_46656,
        din1 => hw_sin_val_8_i_V_9_11_reg_46656,
        din2 => hw_sin_val_8_i_V_9_11_reg_46656,
        din3 => hw_sin_val_8_i_V_9_11_reg_46656,
        din4 => hw_sin_val_8_i_V_9_11_reg_46656,
        din5 => hw_sin_val_8_i_V_9_11_reg_46656,
        din6 => hw_sin_val_8_i_V_9_11_reg_46656,
        din7 => hw_sin_val_8_i_V_9_11_reg_46656,
        din8 => hw_sin_val_8_i_V_9_11_reg_46656,
        din9 => sext_ln647_6_fu_39867_p1,
        din10 => hw_sin_val_8_i_V_9_11_reg_46656,
        din11 => hw_sin_val_8_i_V_9_11_reg_46656,
        din12 => hw_sin_val_8_i_V_9_11_reg_46656,
        din13 => hw_sin_val_8_i_V_9_11_reg_46656,
        din14 => hw_sin_val_8_i_V_9_11_reg_46656,
        din15 => hw_sin_val_8_i_V_9_11_reg_46656,
        din16 => sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg,
        dout => hw_sin_val_8_i_V_9_12_fu_40068_p18);

    get_trig_vals_mux_164_8_1_1_U395 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_10_11_reg_46675,
        din1 => hw_sin_val_8_i_V_10_11_reg_46675,
        din2 => hw_sin_val_8_i_V_10_11_reg_46675,
        din3 => hw_sin_val_8_i_V_10_11_reg_46675,
        din4 => hw_sin_val_8_i_V_10_11_reg_46675,
        din5 => hw_sin_val_8_i_V_10_11_reg_46675,
        din6 => hw_sin_val_8_i_V_10_11_reg_46675,
        din7 => hw_sin_val_8_i_V_10_11_reg_46675,
        din8 => hw_sin_val_8_i_V_10_11_reg_46675,
        din9 => hw_sin_val_8_i_V_10_11_reg_46675,
        din10 => sext_ln647_6_fu_39867_p1,
        din11 => hw_sin_val_8_i_V_10_11_reg_46675,
        din12 => hw_sin_val_8_i_V_10_11_reg_46675,
        din13 => hw_sin_val_8_i_V_10_11_reg_46675,
        din14 => hw_sin_val_8_i_V_10_11_reg_46675,
        din15 => hw_sin_val_8_i_V_10_11_reg_46675,
        din16 => sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg,
        dout => hw_sin_val_8_i_V_10_12_fu_40090_p18);

    get_trig_vals_mux_164_8_1_1_U396 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_11_11_reg_46694,
        din1 => hw_sin_val_8_i_V_11_11_reg_46694,
        din2 => hw_sin_val_8_i_V_11_11_reg_46694,
        din3 => hw_sin_val_8_i_V_11_11_reg_46694,
        din4 => hw_sin_val_8_i_V_11_11_reg_46694,
        din5 => hw_sin_val_8_i_V_11_11_reg_46694,
        din6 => hw_sin_val_8_i_V_11_11_reg_46694,
        din7 => hw_sin_val_8_i_V_11_11_reg_46694,
        din8 => hw_sin_val_8_i_V_11_11_reg_46694,
        din9 => hw_sin_val_8_i_V_11_11_reg_46694,
        din10 => hw_sin_val_8_i_V_11_11_reg_46694,
        din11 => sext_ln647_6_fu_39867_p1,
        din12 => hw_sin_val_8_i_V_11_11_reg_46694,
        din13 => hw_sin_val_8_i_V_11_11_reg_46694,
        din14 => hw_sin_val_8_i_V_11_11_reg_46694,
        din15 => hw_sin_val_8_i_V_11_11_reg_46694,
        din16 => sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg,
        dout => hw_sin_val_8_i_V_11_12_fu_40112_p18);

    get_trig_vals_mux_164_8_1_1_U397 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_12_11_reg_46713,
        din1 => hw_sin_val_8_i_V_12_11_reg_46713,
        din2 => hw_sin_val_8_i_V_12_11_reg_46713,
        din3 => hw_sin_val_8_i_V_12_11_reg_46713,
        din4 => hw_sin_val_8_i_V_12_11_reg_46713,
        din5 => hw_sin_val_8_i_V_12_11_reg_46713,
        din6 => hw_sin_val_8_i_V_12_11_reg_46713,
        din7 => hw_sin_val_8_i_V_12_11_reg_46713,
        din8 => hw_sin_val_8_i_V_12_11_reg_46713,
        din9 => hw_sin_val_8_i_V_12_11_reg_46713,
        din10 => hw_sin_val_8_i_V_12_11_reg_46713,
        din11 => hw_sin_val_8_i_V_12_11_reg_46713,
        din12 => sext_ln647_6_fu_39867_p1,
        din13 => hw_sin_val_8_i_V_12_11_reg_46713,
        din14 => hw_sin_val_8_i_V_12_11_reg_46713,
        din15 => hw_sin_val_8_i_V_12_11_reg_46713,
        din16 => sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg,
        dout => hw_sin_val_8_i_V_12_12_fu_40134_p18);

    get_trig_vals_mux_164_8_1_1_U398 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_13_11_reg_46732,
        din1 => hw_sin_val_8_i_V_13_11_reg_46732,
        din2 => hw_sin_val_8_i_V_13_11_reg_46732,
        din3 => hw_sin_val_8_i_V_13_11_reg_46732,
        din4 => hw_sin_val_8_i_V_13_11_reg_46732,
        din5 => hw_sin_val_8_i_V_13_11_reg_46732,
        din6 => hw_sin_val_8_i_V_13_11_reg_46732,
        din7 => hw_sin_val_8_i_V_13_11_reg_46732,
        din8 => hw_sin_val_8_i_V_13_11_reg_46732,
        din9 => hw_sin_val_8_i_V_13_11_reg_46732,
        din10 => hw_sin_val_8_i_V_13_11_reg_46732,
        din11 => hw_sin_val_8_i_V_13_11_reg_46732,
        din12 => hw_sin_val_8_i_V_13_11_reg_46732,
        din13 => sext_ln647_6_fu_39867_p1,
        din14 => hw_sin_val_8_i_V_13_11_reg_46732,
        din15 => hw_sin_val_8_i_V_13_11_reg_46732,
        din16 => sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg,
        dout => hw_sin_val_8_i_V_13_12_fu_40156_p18);

    get_trig_vals_mux_164_8_1_1_U399 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_14_11_reg_46751,
        din1 => hw_sin_val_8_i_V_14_11_reg_46751,
        din2 => hw_sin_val_8_i_V_14_11_reg_46751,
        din3 => hw_sin_val_8_i_V_14_11_reg_46751,
        din4 => hw_sin_val_8_i_V_14_11_reg_46751,
        din5 => hw_sin_val_8_i_V_14_11_reg_46751,
        din6 => hw_sin_val_8_i_V_14_11_reg_46751,
        din7 => hw_sin_val_8_i_V_14_11_reg_46751,
        din8 => hw_sin_val_8_i_V_14_11_reg_46751,
        din9 => hw_sin_val_8_i_V_14_11_reg_46751,
        din10 => hw_sin_val_8_i_V_14_11_reg_46751,
        din11 => hw_sin_val_8_i_V_14_11_reg_46751,
        din12 => hw_sin_val_8_i_V_14_11_reg_46751,
        din13 => hw_sin_val_8_i_V_14_11_reg_46751,
        din14 => sext_ln647_6_fu_39867_p1,
        din15 => hw_sin_val_8_i_V_14_11_reg_46751,
        din16 => sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg,
        dout => hw_sin_val_8_i_V_14_12_fu_40178_p18);

    get_trig_vals_mux_164_8_1_1_U400 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_15_11_reg_46770,
        din1 => hw_sin_val_8_i_V_15_11_reg_46770,
        din2 => hw_sin_val_8_i_V_15_11_reg_46770,
        din3 => hw_sin_val_8_i_V_15_11_reg_46770,
        din4 => hw_sin_val_8_i_V_15_11_reg_46770,
        din5 => hw_sin_val_8_i_V_15_11_reg_46770,
        din6 => hw_sin_val_8_i_V_15_11_reg_46770,
        din7 => hw_sin_val_8_i_V_15_11_reg_46770,
        din8 => hw_sin_val_8_i_V_15_11_reg_46770,
        din9 => hw_sin_val_8_i_V_15_11_reg_46770,
        din10 => hw_sin_val_8_i_V_15_11_reg_46770,
        din11 => hw_sin_val_8_i_V_15_11_reg_46770,
        din12 => hw_sin_val_8_i_V_15_11_reg_46770,
        din13 => hw_sin_val_8_i_V_15_11_reg_46770,
        din14 => hw_sin_val_8_i_V_15_11_reg_46770,
        din15 => sext_ln647_6_fu_39867_p1,
        din16 => sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg,
        dout => hw_sin_val_8_i_V_15_12_fu_40200_p18);

    get_trig_vals_mux_164_8_1_1_U401 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => trunc_ln647_7_fu_40222_p1,
        din1 => hw_sin_val_8_i_V_0_12_fu_39870_p18,
        din2 => hw_sin_val_8_i_V_0_12_fu_39870_p18,
        din3 => hw_sin_val_8_i_V_0_12_fu_39870_p18,
        din4 => hw_sin_val_8_i_V_0_12_fu_39870_p18,
        din5 => hw_sin_val_8_i_V_0_12_fu_39870_p18,
        din6 => hw_sin_val_8_i_V_0_12_fu_39870_p18,
        din7 => hw_sin_val_8_i_V_0_12_fu_39870_p18,
        din8 => hw_sin_val_8_i_V_0_12_fu_39870_p18,
        din9 => hw_sin_val_8_i_V_0_12_fu_39870_p18,
        din10 => hw_sin_val_8_i_V_0_12_fu_39870_p18,
        din11 => hw_sin_val_8_i_V_0_12_fu_39870_p18,
        din12 => hw_sin_val_8_i_V_0_12_fu_39870_p18,
        din13 => hw_sin_val_8_i_V_0_12_fu_39870_p18,
        din14 => hw_sin_val_8_i_V_0_12_fu_39870_p18,
        din15 => hw_sin_val_8_i_V_0_12_fu_39870_p18,
        din16 => sin_rom_sel_14_V_rea_reg_42923_pp0_iter6_reg,
        dout => hw_sin_val_8_i_V_0_13_fu_40226_p18);

    get_trig_vals_mux_164_8_1_1_U402 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_1_12_fu_39892_p18,
        din1 => trunc_ln647_7_fu_40222_p1,
        din2 => hw_sin_val_8_i_V_1_12_fu_39892_p18,
        din3 => hw_sin_val_8_i_V_1_12_fu_39892_p18,
        din4 => hw_sin_val_8_i_V_1_12_fu_39892_p18,
        din5 => hw_sin_val_8_i_V_1_12_fu_39892_p18,
        din6 => hw_sin_val_8_i_V_1_12_fu_39892_p18,
        din7 => hw_sin_val_8_i_V_1_12_fu_39892_p18,
        din8 => hw_sin_val_8_i_V_1_12_fu_39892_p18,
        din9 => hw_sin_val_8_i_V_1_12_fu_39892_p18,
        din10 => hw_sin_val_8_i_V_1_12_fu_39892_p18,
        din11 => hw_sin_val_8_i_V_1_12_fu_39892_p18,
        din12 => hw_sin_val_8_i_V_1_12_fu_39892_p18,
        din13 => hw_sin_val_8_i_V_1_12_fu_39892_p18,
        din14 => hw_sin_val_8_i_V_1_12_fu_39892_p18,
        din15 => hw_sin_val_8_i_V_1_12_fu_39892_p18,
        din16 => sin_rom_sel_14_V_rea_reg_42923_pp0_iter6_reg,
        dout => hw_sin_val_8_i_V_1_13_fu_40263_p18);

    get_trig_vals_mux_164_8_1_1_U403 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_2_12_fu_39914_p18,
        din1 => hw_sin_val_8_i_V_2_12_fu_39914_p18,
        din2 => trunc_ln647_7_fu_40222_p1,
        din3 => hw_sin_val_8_i_V_2_12_fu_39914_p18,
        din4 => hw_sin_val_8_i_V_2_12_fu_39914_p18,
        din5 => hw_sin_val_8_i_V_2_12_fu_39914_p18,
        din6 => hw_sin_val_8_i_V_2_12_fu_39914_p18,
        din7 => hw_sin_val_8_i_V_2_12_fu_39914_p18,
        din8 => hw_sin_val_8_i_V_2_12_fu_39914_p18,
        din9 => hw_sin_val_8_i_V_2_12_fu_39914_p18,
        din10 => hw_sin_val_8_i_V_2_12_fu_39914_p18,
        din11 => hw_sin_val_8_i_V_2_12_fu_39914_p18,
        din12 => hw_sin_val_8_i_V_2_12_fu_39914_p18,
        din13 => hw_sin_val_8_i_V_2_12_fu_39914_p18,
        din14 => hw_sin_val_8_i_V_2_12_fu_39914_p18,
        din15 => hw_sin_val_8_i_V_2_12_fu_39914_p18,
        din16 => sin_rom_sel_14_V_rea_reg_42923_pp0_iter6_reg,
        dout => hw_sin_val_8_i_V_2_13_fu_40300_p18);

    get_trig_vals_mux_164_8_1_1_U404 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_3_12_fu_39936_p18,
        din1 => hw_sin_val_8_i_V_3_12_fu_39936_p18,
        din2 => hw_sin_val_8_i_V_3_12_fu_39936_p18,
        din3 => trunc_ln647_7_fu_40222_p1,
        din4 => hw_sin_val_8_i_V_3_12_fu_39936_p18,
        din5 => hw_sin_val_8_i_V_3_12_fu_39936_p18,
        din6 => hw_sin_val_8_i_V_3_12_fu_39936_p18,
        din7 => hw_sin_val_8_i_V_3_12_fu_39936_p18,
        din8 => hw_sin_val_8_i_V_3_12_fu_39936_p18,
        din9 => hw_sin_val_8_i_V_3_12_fu_39936_p18,
        din10 => hw_sin_val_8_i_V_3_12_fu_39936_p18,
        din11 => hw_sin_val_8_i_V_3_12_fu_39936_p18,
        din12 => hw_sin_val_8_i_V_3_12_fu_39936_p18,
        din13 => hw_sin_val_8_i_V_3_12_fu_39936_p18,
        din14 => hw_sin_val_8_i_V_3_12_fu_39936_p18,
        din15 => hw_sin_val_8_i_V_3_12_fu_39936_p18,
        din16 => sin_rom_sel_14_V_rea_reg_42923_pp0_iter6_reg,
        dout => hw_sin_val_8_i_V_3_13_fu_40337_p18);

    get_trig_vals_mux_164_8_1_1_U405 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_4_12_fu_39958_p18,
        din1 => hw_sin_val_8_i_V_4_12_fu_39958_p18,
        din2 => hw_sin_val_8_i_V_4_12_fu_39958_p18,
        din3 => hw_sin_val_8_i_V_4_12_fu_39958_p18,
        din4 => trunc_ln647_7_fu_40222_p1,
        din5 => hw_sin_val_8_i_V_4_12_fu_39958_p18,
        din6 => hw_sin_val_8_i_V_4_12_fu_39958_p18,
        din7 => hw_sin_val_8_i_V_4_12_fu_39958_p18,
        din8 => hw_sin_val_8_i_V_4_12_fu_39958_p18,
        din9 => hw_sin_val_8_i_V_4_12_fu_39958_p18,
        din10 => hw_sin_val_8_i_V_4_12_fu_39958_p18,
        din11 => hw_sin_val_8_i_V_4_12_fu_39958_p18,
        din12 => hw_sin_val_8_i_V_4_12_fu_39958_p18,
        din13 => hw_sin_val_8_i_V_4_12_fu_39958_p18,
        din14 => hw_sin_val_8_i_V_4_12_fu_39958_p18,
        din15 => hw_sin_val_8_i_V_4_12_fu_39958_p18,
        din16 => sin_rom_sel_14_V_rea_reg_42923_pp0_iter6_reg,
        dout => hw_sin_val_8_i_V_4_13_fu_40374_p18);

    get_trig_vals_mux_164_8_1_1_U406 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_5_12_fu_39980_p18,
        din1 => hw_sin_val_8_i_V_5_12_fu_39980_p18,
        din2 => hw_sin_val_8_i_V_5_12_fu_39980_p18,
        din3 => hw_sin_val_8_i_V_5_12_fu_39980_p18,
        din4 => hw_sin_val_8_i_V_5_12_fu_39980_p18,
        din5 => trunc_ln647_7_fu_40222_p1,
        din6 => hw_sin_val_8_i_V_5_12_fu_39980_p18,
        din7 => hw_sin_val_8_i_V_5_12_fu_39980_p18,
        din8 => hw_sin_val_8_i_V_5_12_fu_39980_p18,
        din9 => hw_sin_val_8_i_V_5_12_fu_39980_p18,
        din10 => hw_sin_val_8_i_V_5_12_fu_39980_p18,
        din11 => hw_sin_val_8_i_V_5_12_fu_39980_p18,
        din12 => hw_sin_val_8_i_V_5_12_fu_39980_p18,
        din13 => hw_sin_val_8_i_V_5_12_fu_39980_p18,
        din14 => hw_sin_val_8_i_V_5_12_fu_39980_p18,
        din15 => hw_sin_val_8_i_V_5_12_fu_39980_p18,
        din16 => sin_rom_sel_14_V_rea_reg_42923_pp0_iter6_reg,
        dout => hw_sin_val_8_i_V_5_13_fu_40411_p18);

    get_trig_vals_mux_164_8_1_1_U407 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_6_12_fu_40002_p18,
        din1 => hw_sin_val_8_i_V_6_12_fu_40002_p18,
        din2 => hw_sin_val_8_i_V_6_12_fu_40002_p18,
        din3 => hw_sin_val_8_i_V_6_12_fu_40002_p18,
        din4 => hw_sin_val_8_i_V_6_12_fu_40002_p18,
        din5 => hw_sin_val_8_i_V_6_12_fu_40002_p18,
        din6 => trunc_ln647_7_fu_40222_p1,
        din7 => hw_sin_val_8_i_V_6_12_fu_40002_p18,
        din8 => hw_sin_val_8_i_V_6_12_fu_40002_p18,
        din9 => hw_sin_val_8_i_V_6_12_fu_40002_p18,
        din10 => hw_sin_val_8_i_V_6_12_fu_40002_p18,
        din11 => hw_sin_val_8_i_V_6_12_fu_40002_p18,
        din12 => hw_sin_val_8_i_V_6_12_fu_40002_p18,
        din13 => hw_sin_val_8_i_V_6_12_fu_40002_p18,
        din14 => hw_sin_val_8_i_V_6_12_fu_40002_p18,
        din15 => hw_sin_val_8_i_V_6_12_fu_40002_p18,
        din16 => sin_rom_sel_14_V_rea_reg_42923_pp0_iter6_reg,
        dout => hw_sin_val_8_i_V_6_13_fu_40448_p18);

    get_trig_vals_mux_164_8_1_1_U408 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_7_12_fu_40024_p18,
        din1 => hw_sin_val_8_i_V_7_12_fu_40024_p18,
        din2 => hw_sin_val_8_i_V_7_12_fu_40024_p18,
        din3 => hw_sin_val_8_i_V_7_12_fu_40024_p18,
        din4 => hw_sin_val_8_i_V_7_12_fu_40024_p18,
        din5 => hw_sin_val_8_i_V_7_12_fu_40024_p18,
        din6 => hw_sin_val_8_i_V_7_12_fu_40024_p18,
        din7 => trunc_ln647_7_fu_40222_p1,
        din8 => hw_sin_val_8_i_V_7_12_fu_40024_p18,
        din9 => hw_sin_val_8_i_V_7_12_fu_40024_p18,
        din10 => hw_sin_val_8_i_V_7_12_fu_40024_p18,
        din11 => hw_sin_val_8_i_V_7_12_fu_40024_p18,
        din12 => hw_sin_val_8_i_V_7_12_fu_40024_p18,
        din13 => hw_sin_val_8_i_V_7_12_fu_40024_p18,
        din14 => hw_sin_val_8_i_V_7_12_fu_40024_p18,
        din15 => hw_sin_val_8_i_V_7_12_fu_40024_p18,
        din16 => sin_rom_sel_14_V_rea_reg_42923_pp0_iter6_reg,
        dout => hw_sin_val_8_i_V_7_13_fu_40485_p18);

    get_trig_vals_mux_164_8_1_1_U409 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_8_12_fu_40046_p18,
        din1 => hw_sin_val_8_i_V_8_12_fu_40046_p18,
        din2 => hw_sin_val_8_i_V_8_12_fu_40046_p18,
        din3 => hw_sin_val_8_i_V_8_12_fu_40046_p18,
        din4 => hw_sin_val_8_i_V_8_12_fu_40046_p18,
        din5 => hw_sin_val_8_i_V_8_12_fu_40046_p18,
        din6 => hw_sin_val_8_i_V_8_12_fu_40046_p18,
        din7 => hw_sin_val_8_i_V_8_12_fu_40046_p18,
        din8 => trunc_ln647_7_fu_40222_p1,
        din9 => hw_sin_val_8_i_V_8_12_fu_40046_p18,
        din10 => hw_sin_val_8_i_V_8_12_fu_40046_p18,
        din11 => hw_sin_val_8_i_V_8_12_fu_40046_p18,
        din12 => hw_sin_val_8_i_V_8_12_fu_40046_p18,
        din13 => hw_sin_val_8_i_V_8_12_fu_40046_p18,
        din14 => hw_sin_val_8_i_V_8_12_fu_40046_p18,
        din15 => hw_sin_val_8_i_V_8_12_fu_40046_p18,
        din16 => sin_rom_sel_14_V_rea_reg_42923_pp0_iter6_reg,
        dout => hw_sin_val_8_i_V_8_13_fu_40522_p18);

    get_trig_vals_mux_164_8_1_1_U410 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_9_12_fu_40068_p18,
        din1 => hw_sin_val_8_i_V_9_12_fu_40068_p18,
        din2 => hw_sin_val_8_i_V_9_12_fu_40068_p18,
        din3 => hw_sin_val_8_i_V_9_12_fu_40068_p18,
        din4 => hw_sin_val_8_i_V_9_12_fu_40068_p18,
        din5 => hw_sin_val_8_i_V_9_12_fu_40068_p18,
        din6 => hw_sin_val_8_i_V_9_12_fu_40068_p18,
        din7 => hw_sin_val_8_i_V_9_12_fu_40068_p18,
        din8 => hw_sin_val_8_i_V_9_12_fu_40068_p18,
        din9 => trunc_ln647_7_fu_40222_p1,
        din10 => hw_sin_val_8_i_V_9_12_fu_40068_p18,
        din11 => hw_sin_val_8_i_V_9_12_fu_40068_p18,
        din12 => hw_sin_val_8_i_V_9_12_fu_40068_p18,
        din13 => hw_sin_val_8_i_V_9_12_fu_40068_p18,
        din14 => hw_sin_val_8_i_V_9_12_fu_40068_p18,
        din15 => hw_sin_val_8_i_V_9_12_fu_40068_p18,
        din16 => sin_rom_sel_14_V_rea_reg_42923_pp0_iter6_reg,
        dout => hw_sin_val_8_i_V_9_13_fu_40559_p18);

    get_trig_vals_mux_164_8_1_1_U411 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_10_12_fu_40090_p18,
        din1 => hw_sin_val_8_i_V_10_12_fu_40090_p18,
        din2 => hw_sin_val_8_i_V_10_12_fu_40090_p18,
        din3 => hw_sin_val_8_i_V_10_12_fu_40090_p18,
        din4 => hw_sin_val_8_i_V_10_12_fu_40090_p18,
        din5 => hw_sin_val_8_i_V_10_12_fu_40090_p18,
        din6 => hw_sin_val_8_i_V_10_12_fu_40090_p18,
        din7 => hw_sin_val_8_i_V_10_12_fu_40090_p18,
        din8 => hw_sin_val_8_i_V_10_12_fu_40090_p18,
        din9 => hw_sin_val_8_i_V_10_12_fu_40090_p18,
        din10 => trunc_ln647_7_fu_40222_p1,
        din11 => hw_sin_val_8_i_V_10_12_fu_40090_p18,
        din12 => hw_sin_val_8_i_V_10_12_fu_40090_p18,
        din13 => hw_sin_val_8_i_V_10_12_fu_40090_p18,
        din14 => hw_sin_val_8_i_V_10_12_fu_40090_p18,
        din15 => hw_sin_val_8_i_V_10_12_fu_40090_p18,
        din16 => sin_rom_sel_14_V_rea_reg_42923_pp0_iter6_reg,
        dout => hw_sin_val_8_i_V_10_13_fu_40596_p18);

    get_trig_vals_mux_164_8_1_1_U412 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_11_12_fu_40112_p18,
        din1 => hw_sin_val_8_i_V_11_12_fu_40112_p18,
        din2 => hw_sin_val_8_i_V_11_12_fu_40112_p18,
        din3 => hw_sin_val_8_i_V_11_12_fu_40112_p18,
        din4 => hw_sin_val_8_i_V_11_12_fu_40112_p18,
        din5 => hw_sin_val_8_i_V_11_12_fu_40112_p18,
        din6 => hw_sin_val_8_i_V_11_12_fu_40112_p18,
        din7 => hw_sin_val_8_i_V_11_12_fu_40112_p18,
        din8 => hw_sin_val_8_i_V_11_12_fu_40112_p18,
        din9 => hw_sin_val_8_i_V_11_12_fu_40112_p18,
        din10 => hw_sin_val_8_i_V_11_12_fu_40112_p18,
        din11 => trunc_ln647_7_fu_40222_p1,
        din12 => hw_sin_val_8_i_V_11_12_fu_40112_p18,
        din13 => hw_sin_val_8_i_V_11_12_fu_40112_p18,
        din14 => hw_sin_val_8_i_V_11_12_fu_40112_p18,
        din15 => hw_sin_val_8_i_V_11_12_fu_40112_p18,
        din16 => sin_rom_sel_14_V_rea_reg_42923_pp0_iter6_reg,
        dout => hw_sin_val_8_i_V_11_13_fu_40633_p18);

    get_trig_vals_mux_164_8_1_1_U413 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_12_12_fu_40134_p18,
        din1 => hw_sin_val_8_i_V_12_12_fu_40134_p18,
        din2 => hw_sin_val_8_i_V_12_12_fu_40134_p18,
        din3 => hw_sin_val_8_i_V_12_12_fu_40134_p18,
        din4 => hw_sin_val_8_i_V_12_12_fu_40134_p18,
        din5 => hw_sin_val_8_i_V_12_12_fu_40134_p18,
        din6 => hw_sin_val_8_i_V_12_12_fu_40134_p18,
        din7 => hw_sin_val_8_i_V_12_12_fu_40134_p18,
        din8 => hw_sin_val_8_i_V_12_12_fu_40134_p18,
        din9 => hw_sin_val_8_i_V_12_12_fu_40134_p18,
        din10 => hw_sin_val_8_i_V_12_12_fu_40134_p18,
        din11 => hw_sin_val_8_i_V_12_12_fu_40134_p18,
        din12 => trunc_ln647_7_fu_40222_p1,
        din13 => hw_sin_val_8_i_V_12_12_fu_40134_p18,
        din14 => hw_sin_val_8_i_V_12_12_fu_40134_p18,
        din15 => hw_sin_val_8_i_V_12_12_fu_40134_p18,
        din16 => sin_rom_sel_14_V_rea_reg_42923_pp0_iter6_reg,
        dout => hw_sin_val_8_i_V_12_13_fu_40670_p18);

    get_trig_vals_mux_164_8_1_1_U414 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_13_12_fu_40156_p18,
        din1 => hw_sin_val_8_i_V_13_12_fu_40156_p18,
        din2 => hw_sin_val_8_i_V_13_12_fu_40156_p18,
        din3 => hw_sin_val_8_i_V_13_12_fu_40156_p18,
        din4 => hw_sin_val_8_i_V_13_12_fu_40156_p18,
        din5 => hw_sin_val_8_i_V_13_12_fu_40156_p18,
        din6 => hw_sin_val_8_i_V_13_12_fu_40156_p18,
        din7 => hw_sin_val_8_i_V_13_12_fu_40156_p18,
        din8 => hw_sin_val_8_i_V_13_12_fu_40156_p18,
        din9 => hw_sin_val_8_i_V_13_12_fu_40156_p18,
        din10 => hw_sin_val_8_i_V_13_12_fu_40156_p18,
        din11 => hw_sin_val_8_i_V_13_12_fu_40156_p18,
        din12 => hw_sin_val_8_i_V_13_12_fu_40156_p18,
        din13 => trunc_ln647_7_fu_40222_p1,
        din14 => hw_sin_val_8_i_V_13_12_fu_40156_p18,
        din15 => hw_sin_val_8_i_V_13_12_fu_40156_p18,
        din16 => sin_rom_sel_14_V_rea_reg_42923_pp0_iter6_reg,
        dout => hw_sin_val_8_i_V_13_13_fu_40707_p18);

    get_trig_vals_mux_164_8_1_1_U415 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_14_12_fu_40178_p18,
        din1 => hw_sin_val_8_i_V_14_12_fu_40178_p18,
        din2 => hw_sin_val_8_i_V_14_12_fu_40178_p18,
        din3 => hw_sin_val_8_i_V_14_12_fu_40178_p18,
        din4 => hw_sin_val_8_i_V_14_12_fu_40178_p18,
        din5 => hw_sin_val_8_i_V_14_12_fu_40178_p18,
        din6 => hw_sin_val_8_i_V_14_12_fu_40178_p18,
        din7 => hw_sin_val_8_i_V_14_12_fu_40178_p18,
        din8 => hw_sin_val_8_i_V_14_12_fu_40178_p18,
        din9 => hw_sin_val_8_i_V_14_12_fu_40178_p18,
        din10 => hw_sin_val_8_i_V_14_12_fu_40178_p18,
        din11 => hw_sin_val_8_i_V_14_12_fu_40178_p18,
        din12 => hw_sin_val_8_i_V_14_12_fu_40178_p18,
        din13 => hw_sin_val_8_i_V_14_12_fu_40178_p18,
        din14 => trunc_ln647_7_fu_40222_p1,
        din15 => hw_sin_val_8_i_V_14_12_fu_40178_p18,
        din16 => sin_rom_sel_14_V_rea_reg_42923_pp0_iter6_reg,
        dout => hw_sin_val_8_i_V_14_13_fu_40744_p18);

    get_trig_vals_mux_164_8_1_1_U416 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_15_12_fu_40200_p18,
        din1 => hw_sin_val_8_i_V_15_12_fu_40200_p18,
        din2 => hw_sin_val_8_i_V_15_12_fu_40200_p18,
        din3 => hw_sin_val_8_i_V_15_12_fu_40200_p18,
        din4 => hw_sin_val_8_i_V_15_12_fu_40200_p18,
        din5 => hw_sin_val_8_i_V_15_12_fu_40200_p18,
        din6 => hw_sin_val_8_i_V_15_12_fu_40200_p18,
        din7 => hw_sin_val_8_i_V_15_12_fu_40200_p18,
        din8 => hw_sin_val_8_i_V_15_12_fu_40200_p18,
        din9 => hw_sin_val_8_i_V_15_12_fu_40200_p18,
        din10 => hw_sin_val_8_i_V_15_12_fu_40200_p18,
        din11 => hw_sin_val_8_i_V_15_12_fu_40200_p18,
        din12 => hw_sin_val_8_i_V_15_12_fu_40200_p18,
        din13 => hw_sin_val_8_i_V_15_12_fu_40200_p18,
        din14 => hw_sin_val_8_i_V_15_12_fu_40200_p18,
        din15 => trunc_ln647_7_fu_40222_p1,
        din16 => sin_rom_sel_14_V_rea_reg_42923_pp0_iter6_reg,
        dout => hw_sin_val_8_i_V_15_13_fu_40781_p18);

    get_trig_vals_mux_164_8_1_1_U417 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => sext_ln647_14_fu_40823_p1,
        din1 => hw_cos_val_8_i_V_0_11_reg_46844,
        din2 => hw_cos_val_8_i_V_0_11_reg_46844,
        din3 => hw_cos_val_8_i_V_0_11_reg_46844,
        din4 => hw_cos_val_8_i_V_0_11_reg_46844,
        din5 => hw_cos_val_8_i_V_0_11_reg_46844,
        din6 => hw_cos_val_8_i_V_0_11_reg_46844,
        din7 => hw_cos_val_8_i_V_0_11_reg_46844,
        din8 => hw_cos_val_8_i_V_0_11_reg_46844,
        din9 => hw_cos_val_8_i_V_0_11_reg_46844,
        din10 => hw_cos_val_8_i_V_0_11_reg_46844,
        din11 => hw_cos_val_8_i_V_0_11_reg_46844,
        din12 => hw_cos_val_8_i_V_0_11_reg_46844,
        din13 => hw_cos_val_8_i_V_0_11_reg_46844,
        din14 => hw_cos_val_8_i_V_0_11_reg_46844,
        din15 => hw_cos_val_8_i_V_0_11_reg_46844,
        din16 => cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg,
        dout => hw_cos_val_8_i_V_0_12_fu_40826_p18);

    get_trig_vals_mux_164_8_1_1_U418 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_1_11_reg_46863,
        din1 => sext_ln647_14_fu_40823_p1,
        din2 => hw_cos_val_8_i_V_1_11_reg_46863,
        din3 => hw_cos_val_8_i_V_1_11_reg_46863,
        din4 => hw_cos_val_8_i_V_1_11_reg_46863,
        din5 => hw_cos_val_8_i_V_1_11_reg_46863,
        din6 => hw_cos_val_8_i_V_1_11_reg_46863,
        din7 => hw_cos_val_8_i_V_1_11_reg_46863,
        din8 => hw_cos_val_8_i_V_1_11_reg_46863,
        din9 => hw_cos_val_8_i_V_1_11_reg_46863,
        din10 => hw_cos_val_8_i_V_1_11_reg_46863,
        din11 => hw_cos_val_8_i_V_1_11_reg_46863,
        din12 => hw_cos_val_8_i_V_1_11_reg_46863,
        din13 => hw_cos_val_8_i_V_1_11_reg_46863,
        din14 => hw_cos_val_8_i_V_1_11_reg_46863,
        din15 => hw_cos_val_8_i_V_1_11_reg_46863,
        din16 => cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg,
        dout => hw_cos_val_8_i_V_1_12_fu_40848_p18);

    get_trig_vals_mux_164_8_1_1_U419 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_2_11_reg_46882,
        din1 => hw_cos_val_8_i_V_2_11_reg_46882,
        din2 => sext_ln647_14_fu_40823_p1,
        din3 => hw_cos_val_8_i_V_2_11_reg_46882,
        din4 => hw_cos_val_8_i_V_2_11_reg_46882,
        din5 => hw_cos_val_8_i_V_2_11_reg_46882,
        din6 => hw_cos_val_8_i_V_2_11_reg_46882,
        din7 => hw_cos_val_8_i_V_2_11_reg_46882,
        din8 => hw_cos_val_8_i_V_2_11_reg_46882,
        din9 => hw_cos_val_8_i_V_2_11_reg_46882,
        din10 => hw_cos_val_8_i_V_2_11_reg_46882,
        din11 => hw_cos_val_8_i_V_2_11_reg_46882,
        din12 => hw_cos_val_8_i_V_2_11_reg_46882,
        din13 => hw_cos_val_8_i_V_2_11_reg_46882,
        din14 => hw_cos_val_8_i_V_2_11_reg_46882,
        din15 => hw_cos_val_8_i_V_2_11_reg_46882,
        din16 => cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg,
        dout => hw_cos_val_8_i_V_2_12_fu_40870_p18);

    get_trig_vals_mux_164_8_1_1_U420 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_3_11_reg_46901,
        din1 => hw_cos_val_8_i_V_3_11_reg_46901,
        din2 => hw_cos_val_8_i_V_3_11_reg_46901,
        din3 => sext_ln647_14_fu_40823_p1,
        din4 => hw_cos_val_8_i_V_3_11_reg_46901,
        din5 => hw_cos_val_8_i_V_3_11_reg_46901,
        din6 => hw_cos_val_8_i_V_3_11_reg_46901,
        din7 => hw_cos_val_8_i_V_3_11_reg_46901,
        din8 => hw_cos_val_8_i_V_3_11_reg_46901,
        din9 => hw_cos_val_8_i_V_3_11_reg_46901,
        din10 => hw_cos_val_8_i_V_3_11_reg_46901,
        din11 => hw_cos_val_8_i_V_3_11_reg_46901,
        din12 => hw_cos_val_8_i_V_3_11_reg_46901,
        din13 => hw_cos_val_8_i_V_3_11_reg_46901,
        din14 => hw_cos_val_8_i_V_3_11_reg_46901,
        din15 => hw_cos_val_8_i_V_3_11_reg_46901,
        din16 => cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg,
        dout => hw_cos_val_8_i_V_3_12_fu_40892_p18);

    get_trig_vals_mux_164_8_1_1_U421 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_4_11_reg_46920,
        din1 => hw_cos_val_8_i_V_4_11_reg_46920,
        din2 => hw_cos_val_8_i_V_4_11_reg_46920,
        din3 => hw_cos_val_8_i_V_4_11_reg_46920,
        din4 => sext_ln647_14_fu_40823_p1,
        din5 => hw_cos_val_8_i_V_4_11_reg_46920,
        din6 => hw_cos_val_8_i_V_4_11_reg_46920,
        din7 => hw_cos_val_8_i_V_4_11_reg_46920,
        din8 => hw_cos_val_8_i_V_4_11_reg_46920,
        din9 => hw_cos_val_8_i_V_4_11_reg_46920,
        din10 => hw_cos_val_8_i_V_4_11_reg_46920,
        din11 => hw_cos_val_8_i_V_4_11_reg_46920,
        din12 => hw_cos_val_8_i_V_4_11_reg_46920,
        din13 => hw_cos_val_8_i_V_4_11_reg_46920,
        din14 => hw_cos_val_8_i_V_4_11_reg_46920,
        din15 => hw_cos_val_8_i_V_4_11_reg_46920,
        din16 => cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg,
        dout => hw_cos_val_8_i_V_4_12_fu_40914_p18);

    get_trig_vals_mux_164_8_1_1_U422 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_5_11_reg_46939,
        din1 => hw_cos_val_8_i_V_5_11_reg_46939,
        din2 => hw_cos_val_8_i_V_5_11_reg_46939,
        din3 => hw_cos_val_8_i_V_5_11_reg_46939,
        din4 => hw_cos_val_8_i_V_5_11_reg_46939,
        din5 => sext_ln647_14_fu_40823_p1,
        din6 => hw_cos_val_8_i_V_5_11_reg_46939,
        din7 => hw_cos_val_8_i_V_5_11_reg_46939,
        din8 => hw_cos_val_8_i_V_5_11_reg_46939,
        din9 => hw_cos_val_8_i_V_5_11_reg_46939,
        din10 => hw_cos_val_8_i_V_5_11_reg_46939,
        din11 => hw_cos_val_8_i_V_5_11_reg_46939,
        din12 => hw_cos_val_8_i_V_5_11_reg_46939,
        din13 => hw_cos_val_8_i_V_5_11_reg_46939,
        din14 => hw_cos_val_8_i_V_5_11_reg_46939,
        din15 => hw_cos_val_8_i_V_5_11_reg_46939,
        din16 => cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg,
        dout => hw_cos_val_8_i_V_5_12_fu_40936_p18);

    get_trig_vals_mux_164_8_1_1_U423 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_6_11_reg_46958,
        din1 => hw_cos_val_8_i_V_6_11_reg_46958,
        din2 => hw_cos_val_8_i_V_6_11_reg_46958,
        din3 => hw_cos_val_8_i_V_6_11_reg_46958,
        din4 => hw_cos_val_8_i_V_6_11_reg_46958,
        din5 => hw_cos_val_8_i_V_6_11_reg_46958,
        din6 => sext_ln647_14_fu_40823_p1,
        din7 => hw_cos_val_8_i_V_6_11_reg_46958,
        din8 => hw_cos_val_8_i_V_6_11_reg_46958,
        din9 => hw_cos_val_8_i_V_6_11_reg_46958,
        din10 => hw_cos_val_8_i_V_6_11_reg_46958,
        din11 => hw_cos_val_8_i_V_6_11_reg_46958,
        din12 => hw_cos_val_8_i_V_6_11_reg_46958,
        din13 => hw_cos_val_8_i_V_6_11_reg_46958,
        din14 => hw_cos_val_8_i_V_6_11_reg_46958,
        din15 => hw_cos_val_8_i_V_6_11_reg_46958,
        din16 => cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg,
        dout => hw_cos_val_8_i_V_6_12_fu_40958_p18);

    get_trig_vals_mux_164_8_1_1_U424 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_7_11_reg_46977,
        din1 => hw_cos_val_8_i_V_7_11_reg_46977,
        din2 => hw_cos_val_8_i_V_7_11_reg_46977,
        din3 => hw_cos_val_8_i_V_7_11_reg_46977,
        din4 => hw_cos_val_8_i_V_7_11_reg_46977,
        din5 => hw_cos_val_8_i_V_7_11_reg_46977,
        din6 => hw_cos_val_8_i_V_7_11_reg_46977,
        din7 => sext_ln647_14_fu_40823_p1,
        din8 => hw_cos_val_8_i_V_7_11_reg_46977,
        din9 => hw_cos_val_8_i_V_7_11_reg_46977,
        din10 => hw_cos_val_8_i_V_7_11_reg_46977,
        din11 => hw_cos_val_8_i_V_7_11_reg_46977,
        din12 => hw_cos_val_8_i_V_7_11_reg_46977,
        din13 => hw_cos_val_8_i_V_7_11_reg_46977,
        din14 => hw_cos_val_8_i_V_7_11_reg_46977,
        din15 => hw_cos_val_8_i_V_7_11_reg_46977,
        din16 => cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg,
        dout => hw_cos_val_8_i_V_7_12_fu_40980_p18);

    get_trig_vals_mux_164_8_1_1_U425 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_8_11_reg_46996,
        din1 => hw_cos_val_8_i_V_8_11_reg_46996,
        din2 => hw_cos_val_8_i_V_8_11_reg_46996,
        din3 => hw_cos_val_8_i_V_8_11_reg_46996,
        din4 => hw_cos_val_8_i_V_8_11_reg_46996,
        din5 => hw_cos_val_8_i_V_8_11_reg_46996,
        din6 => hw_cos_val_8_i_V_8_11_reg_46996,
        din7 => hw_cos_val_8_i_V_8_11_reg_46996,
        din8 => sext_ln647_14_fu_40823_p1,
        din9 => hw_cos_val_8_i_V_8_11_reg_46996,
        din10 => hw_cos_val_8_i_V_8_11_reg_46996,
        din11 => hw_cos_val_8_i_V_8_11_reg_46996,
        din12 => hw_cos_val_8_i_V_8_11_reg_46996,
        din13 => hw_cos_val_8_i_V_8_11_reg_46996,
        din14 => hw_cos_val_8_i_V_8_11_reg_46996,
        din15 => hw_cos_val_8_i_V_8_11_reg_46996,
        din16 => cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg,
        dout => hw_cos_val_8_i_V_8_12_fu_41002_p18);

    get_trig_vals_mux_164_8_1_1_U426 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_9_11_reg_47015,
        din1 => hw_cos_val_8_i_V_9_11_reg_47015,
        din2 => hw_cos_val_8_i_V_9_11_reg_47015,
        din3 => hw_cos_val_8_i_V_9_11_reg_47015,
        din4 => hw_cos_val_8_i_V_9_11_reg_47015,
        din5 => hw_cos_val_8_i_V_9_11_reg_47015,
        din6 => hw_cos_val_8_i_V_9_11_reg_47015,
        din7 => hw_cos_val_8_i_V_9_11_reg_47015,
        din8 => hw_cos_val_8_i_V_9_11_reg_47015,
        din9 => sext_ln647_14_fu_40823_p1,
        din10 => hw_cos_val_8_i_V_9_11_reg_47015,
        din11 => hw_cos_val_8_i_V_9_11_reg_47015,
        din12 => hw_cos_val_8_i_V_9_11_reg_47015,
        din13 => hw_cos_val_8_i_V_9_11_reg_47015,
        din14 => hw_cos_val_8_i_V_9_11_reg_47015,
        din15 => hw_cos_val_8_i_V_9_11_reg_47015,
        din16 => cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg,
        dout => hw_cos_val_8_i_V_9_12_fu_41024_p18);

    get_trig_vals_mux_164_8_1_1_U427 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_10_11_reg_47034,
        din1 => hw_cos_val_8_i_V_10_11_reg_47034,
        din2 => hw_cos_val_8_i_V_10_11_reg_47034,
        din3 => hw_cos_val_8_i_V_10_11_reg_47034,
        din4 => hw_cos_val_8_i_V_10_11_reg_47034,
        din5 => hw_cos_val_8_i_V_10_11_reg_47034,
        din6 => hw_cos_val_8_i_V_10_11_reg_47034,
        din7 => hw_cos_val_8_i_V_10_11_reg_47034,
        din8 => hw_cos_val_8_i_V_10_11_reg_47034,
        din9 => hw_cos_val_8_i_V_10_11_reg_47034,
        din10 => sext_ln647_14_fu_40823_p1,
        din11 => hw_cos_val_8_i_V_10_11_reg_47034,
        din12 => hw_cos_val_8_i_V_10_11_reg_47034,
        din13 => hw_cos_val_8_i_V_10_11_reg_47034,
        din14 => hw_cos_val_8_i_V_10_11_reg_47034,
        din15 => hw_cos_val_8_i_V_10_11_reg_47034,
        din16 => cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg,
        dout => hw_cos_val_8_i_V_10_12_fu_41046_p18);

    get_trig_vals_mux_164_8_1_1_U428 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_11_11_reg_47053,
        din1 => hw_cos_val_8_i_V_11_11_reg_47053,
        din2 => hw_cos_val_8_i_V_11_11_reg_47053,
        din3 => hw_cos_val_8_i_V_11_11_reg_47053,
        din4 => hw_cos_val_8_i_V_11_11_reg_47053,
        din5 => hw_cos_val_8_i_V_11_11_reg_47053,
        din6 => hw_cos_val_8_i_V_11_11_reg_47053,
        din7 => hw_cos_val_8_i_V_11_11_reg_47053,
        din8 => hw_cos_val_8_i_V_11_11_reg_47053,
        din9 => hw_cos_val_8_i_V_11_11_reg_47053,
        din10 => hw_cos_val_8_i_V_11_11_reg_47053,
        din11 => sext_ln647_14_fu_40823_p1,
        din12 => hw_cos_val_8_i_V_11_11_reg_47053,
        din13 => hw_cos_val_8_i_V_11_11_reg_47053,
        din14 => hw_cos_val_8_i_V_11_11_reg_47053,
        din15 => hw_cos_val_8_i_V_11_11_reg_47053,
        din16 => cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg,
        dout => hw_cos_val_8_i_V_11_12_fu_41068_p18);

    get_trig_vals_mux_164_8_1_1_U429 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_12_11_reg_47072,
        din1 => hw_cos_val_8_i_V_12_11_reg_47072,
        din2 => hw_cos_val_8_i_V_12_11_reg_47072,
        din3 => hw_cos_val_8_i_V_12_11_reg_47072,
        din4 => hw_cos_val_8_i_V_12_11_reg_47072,
        din5 => hw_cos_val_8_i_V_12_11_reg_47072,
        din6 => hw_cos_val_8_i_V_12_11_reg_47072,
        din7 => hw_cos_val_8_i_V_12_11_reg_47072,
        din8 => hw_cos_val_8_i_V_12_11_reg_47072,
        din9 => hw_cos_val_8_i_V_12_11_reg_47072,
        din10 => hw_cos_val_8_i_V_12_11_reg_47072,
        din11 => hw_cos_val_8_i_V_12_11_reg_47072,
        din12 => sext_ln647_14_fu_40823_p1,
        din13 => hw_cos_val_8_i_V_12_11_reg_47072,
        din14 => hw_cos_val_8_i_V_12_11_reg_47072,
        din15 => hw_cos_val_8_i_V_12_11_reg_47072,
        din16 => cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg,
        dout => hw_cos_val_8_i_V_12_12_fu_41090_p18);

    get_trig_vals_mux_164_8_1_1_U430 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_13_11_reg_47091,
        din1 => hw_cos_val_8_i_V_13_11_reg_47091,
        din2 => hw_cos_val_8_i_V_13_11_reg_47091,
        din3 => hw_cos_val_8_i_V_13_11_reg_47091,
        din4 => hw_cos_val_8_i_V_13_11_reg_47091,
        din5 => hw_cos_val_8_i_V_13_11_reg_47091,
        din6 => hw_cos_val_8_i_V_13_11_reg_47091,
        din7 => hw_cos_val_8_i_V_13_11_reg_47091,
        din8 => hw_cos_val_8_i_V_13_11_reg_47091,
        din9 => hw_cos_val_8_i_V_13_11_reg_47091,
        din10 => hw_cos_val_8_i_V_13_11_reg_47091,
        din11 => hw_cos_val_8_i_V_13_11_reg_47091,
        din12 => hw_cos_val_8_i_V_13_11_reg_47091,
        din13 => sext_ln647_14_fu_40823_p1,
        din14 => hw_cos_val_8_i_V_13_11_reg_47091,
        din15 => hw_cos_val_8_i_V_13_11_reg_47091,
        din16 => cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg,
        dout => hw_cos_val_8_i_V_13_12_fu_41112_p18);

    get_trig_vals_mux_164_8_1_1_U431 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_14_11_reg_47110,
        din1 => hw_cos_val_8_i_V_14_11_reg_47110,
        din2 => hw_cos_val_8_i_V_14_11_reg_47110,
        din3 => hw_cos_val_8_i_V_14_11_reg_47110,
        din4 => hw_cos_val_8_i_V_14_11_reg_47110,
        din5 => hw_cos_val_8_i_V_14_11_reg_47110,
        din6 => hw_cos_val_8_i_V_14_11_reg_47110,
        din7 => hw_cos_val_8_i_V_14_11_reg_47110,
        din8 => hw_cos_val_8_i_V_14_11_reg_47110,
        din9 => hw_cos_val_8_i_V_14_11_reg_47110,
        din10 => hw_cos_val_8_i_V_14_11_reg_47110,
        din11 => hw_cos_val_8_i_V_14_11_reg_47110,
        din12 => hw_cos_val_8_i_V_14_11_reg_47110,
        din13 => hw_cos_val_8_i_V_14_11_reg_47110,
        din14 => sext_ln647_14_fu_40823_p1,
        din15 => hw_cos_val_8_i_V_14_11_reg_47110,
        din16 => cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg,
        dout => hw_cos_val_8_i_V_14_12_fu_41134_p18);

    get_trig_vals_mux_164_8_1_1_U432 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_15_11_reg_47129,
        din1 => hw_cos_val_8_i_V_15_11_reg_47129,
        din2 => hw_cos_val_8_i_V_15_11_reg_47129,
        din3 => hw_cos_val_8_i_V_15_11_reg_47129,
        din4 => hw_cos_val_8_i_V_15_11_reg_47129,
        din5 => hw_cos_val_8_i_V_15_11_reg_47129,
        din6 => hw_cos_val_8_i_V_15_11_reg_47129,
        din7 => hw_cos_val_8_i_V_15_11_reg_47129,
        din8 => hw_cos_val_8_i_V_15_11_reg_47129,
        din9 => hw_cos_val_8_i_V_15_11_reg_47129,
        din10 => hw_cos_val_8_i_V_15_11_reg_47129,
        din11 => hw_cos_val_8_i_V_15_11_reg_47129,
        din12 => hw_cos_val_8_i_V_15_11_reg_47129,
        din13 => hw_cos_val_8_i_V_15_11_reg_47129,
        din14 => hw_cos_val_8_i_V_15_11_reg_47129,
        din15 => sext_ln647_14_fu_40823_p1,
        din16 => cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg,
        dout => hw_cos_val_8_i_V_15_12_fu_41156_p18);

    get_trig_vals_mux_164_8_1_1_U433 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => trunc_ln647_15_fu_41178_p1,
        din1 => hw_cos_val_8_i_V_0_12_fu_40826_p18,
        din2 => hw_cos_val_8_i_V_0_12_fu_40826_p18,
        din3 => hw_cos_val_8_i_V_0_12_fu_40826_p18,
        din4 => hw_cos_val_8_i_V_0_12_fu_40826_p18,
        din5 => hw_cos_val_8_i_V_0_12_fu_40826_p18,
        din6 => hw_cos_val_8_i_V_0_12_fu_40826_p18,
        din7 => hw_cos_val_8_i_V_0_12_fu_40826_p18,
        din8 => hw_cos_val_8_i_V_0_12_fu_40826_p18,
        din9 => hw_cos_val_8_i_V_0_12_fu_40826_p18,
        din10 => hw_cos_val_8_i_V_0_12_fu_40826_p18,
        din11 => hw_cos_val_8_i_V_0_12_fu_40826_p18,
        din12 => hw_cos_val_8_i_V_0_12_fu_40826_p18,
        din13 => hw_cos_val_8_i_V_0_12_fu_40826_p18,
        din14 => hw_cos_val_8_i_V_0_12_fu_40826_p18,
        din15 => hw_cos_val_8_i_V_0_12_fu_40826_p18,
        din16 => cos_rom_sel_14_V_rea_reg_42558_pp0_iter6_reg,
        dout => hw_cos_val_8_i_V_0_13_fu_41182_p18);

    get_trig_vals_mux_164_8_1_1_U434 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_1_12_fu_40848_p18,
        din1 => trunc_ln647_15_fu_41178_p1,
        din2 => hw_cos_val_8_i_V_1_12_fu_40848_p18,
        din3 => hw_cos_val_8_i_V_1_12_fu_40848_p18,
        din4 => hw_cos_val_8_i_V_1_12_fu_40848_p18,
        din5 => hw_cos_val_8_i_V_1_12_fu_40848_p18,
        din6 => hw_cos_val_8_i_V_1_12_fu_40848_p18,
        din7 => hw_cos_val_8_i_V_1_12_fu_40848_p18,
        din8 => hw_cos_val_8_i_V_1_12_fu_40848_p18,
        din9 => hw_cos_val_8_i_V_1_12_fu_40848_p18,
        din10 => hw_cos_val_8_i_V_1_12_fu_40848_p18,
        din11 => hw_cos_val_8_i_V_1_12_fu_40848_p18,
        din12 => hw_cos_val_8_i_V_1_12_fu_40848_p18,
        din13 => hw_cos_val_8_i_V_1_12_fu_40848_p18,
        din14 => hw_cos_val_8_i_V_1_12_fu_40848_p18,
        din15 => hw_cos_val_8_i_V_1_12_fu_40848_p18,
        din16 => cos_rom_sel_14_V_rea_reg_42558_pp0_iter6_reg,
        dout => hw_cos_val_8_i_V_1_13_fu_41219_p18);

    get_trig_vals_mux_164_8_1_1_U435 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_2_12_fu_40870_p18,
        din1 => hw_cos_val_8_i_V_2_12_fu_40870_p18,
        din2 => trunc_ln647_15_fu_41178_p1,
        din3 => hw_cos_val_8_i_V_2_12_fu_40870_p18,
        din4 => hw_cos_val_8_i_V_2_12_fu_40870_p18,
        din5 => hw_cos_val_8_i_V_2_12_fu_40870_p18,
        din6 => hw_cos_val_8_i_V_2_12_fu_40870_p18,
        din7 => hw_cos_val_8_i_V_2_12_fu_40870_p18,
        din8 => hw_cos_val_8_i_V_2_12_fu_40870_p18,
        din9 => hw_cos_val_8_i_V_2_12_fu_40870_p18,
        din10 => hw_cos_val_8_i_V_2_12_fu_40870_p18,
        din11 => hw_cos_val_8_i_V_2_12_fu_40870_p18,
        din12 => hw_cos_val_8_i_V_2_12_fu_40870_p18,
        din13 => hw_cos_val_8_i_V_2_12_fu_40870_p18,
        din14 => hw_cos_val_8_i_V_2_12_fu_40870_p18,
        din15 => hw_cos_val_8_i_V_2_12_fu_40870_p18,
        din16 => cos_rom_sel_14_V_rea_reg_42558_pp0_iter6_reg,
        dout => hw_cos_val_8_i_V_2_13_fu_41256_p18);

    get_trig_vals_mux_164_8_1_1_U436 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_3_12_fu_40892_p18,
        din1 => hw_cos_val_8_i_V_3_12_fu_40892_p18,
        din2 => hw_cos_val_8_i_V_3_12_fu_40892_p18,
        din3 => trunc_ln647_15_fu_41178_p1,
        din4 => hw_cos_val_8_i_V_3_12_fu_40892_p18,
        din5 => hw_cos_val_8_i_V_3_12_fu_40892_p18,
        din6 => hw_cos_val_8_i_V_3_12_fu_40892_p18,
        din7 => hw_cos_val_8_i_V_3_12_fu_40892_p18,
        din8 => hw_cos_val_8_i_V_3_12_fu_40892_p18,
        din9 => hw_cos_val_8_i_V_3_12_fu_40892_p18,
        din10 => hw_cos_val_8_i_V_3_12_fu_40892_p18,
        din11 => hw_cos_val_8_i_V_3_12_fu_40892_p18,
        din12 => hw_cos_val_8_i_V_3_12_fu_40892_p18,
        din13 => hw_cos_val_8_i_V_3_12_fu_40892_p18,
        din14 => hw_cos_val_8_i_V_3_12_fu_40892_p18,
        din15 => hw_cos_val_8_i_V_3_12_fu_40892_p18,
        din16 => cos_rom_sel_14_V_rea_reg_42558_pp0_iter6_reg,
        dout => hw_cos_val_8_i_V_3_13_fu_41293_p18);

    get_trig_vals_mux_164_8_1_1_U437 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_4_12_fu_40914_p18,
        din1 => hw_cos_val_8_i_V_4_12_fu_40914_p18,
        din2 => hw_cos_val_8_i_V_4_12_fu_40914_p18,
        din3 => hw_cos_val_8_i_V_4_12_fu_40914_p18,
        din4 => trunc_ln647_15_fu_41178_p1,
        din5 => hw_cos_val_8_i_V_4_12_fu_40914_p18,
        din6 => hw_cos_val_8_i_V_4_12_fu_40914_p18,
        din7 => hw_cos_val_8_i_V_4_12_fu_40914_p18,
        din8 => hw_cos_val_8_i_V_4_12_fu_40914_p18,
        din9 => hw_cos_val_8_i_V_4_12_fu_40914_p18,
        din10 => hw_cos_val_8_i_V_4_12_fu_40914_p18,
        din11 => hw_cos_val_8_i_V_4_12_fu_40914_p18,
        din12 => hw_cos_val_8_i_V_4_12_fu_40914_p18,
        din13 => hw_cos_val_8_i_V_4_12_fu_40914_p18,
        din14 => hw_cos_val_8_i_V_4_12_fu_40914_p18,
        din15 => hw_cos_val_8_i_V_4_12_fu_40914_p18,
        din16 => cos_rom_sel_14_V_rea_reg_42558_pp0_iter6_reg,
        dout => hw_cos_val_8_i_V_4_13_fu_41330_p18);

    get_trig_vals_mux_164_8_1_1_U438 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_5_12_fu_40936_p18,
        din1 => hw_cos_val_8_i_V_5_12_fu_40936_p18,
        din2 => hw_cos_val_8_i_V_5_12_fu_40936_p18,
        din3 => hw_cos_val_8_i_V_5_12_fu_40936_p18,
        din4 => hw_cos_val_8_i_V_5_12_fu_40936_p18,
        din5 => trunc_ln647_15_fu_41178_p1,
        din6 => hw_cos_val_8_i_V_5_12_fu_40936_p18,
        din7 => hw_cos_val_8_i_V_5_12_fu_40936_p18,
        din8 => hw_cos_val_8_i_V_5_12_fu_40936_p18,
        din9 => hw_cos_val_8_i_V_5_12_fu_40936_p18,
        din10 => hw_cos_val_8_i_V_5_12_fu_40936_p18,
        din11 => hw_cos_val_8_i_V_5_12_fu_40936_p18,
        din12 => hw_cos_val_8_i_V_5_12_fu_40936_p18,
        din13 => hw_cos_val_8_i_V_5_12_fu_40936_p18,
        din14 => hw_cos_val_8_i_V_5_12_fu_40936_p18,
        din15 => hw_cos_val_8_i_V_5_12_fu_40936_p18,
        din16 => cos_rom_sel_14_V_rea_reg_42558_pp0_iter6_reg,
        dout => hw_cos_val_8_i_V_5_13_fu_41367_p18);

    get_trig_vals_mux_164_8_1_1_U439 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_6_12_fu_40958_p18,
        din1 => hw_cos_val_8_i_V_6_12_fu_40958_p18,
        din2 => hw_cos_val_8_i_V_6_12_fu_40958_p18,
        din3 => hw_cos_val_8_i_V_6_12_fu_40958_p18,
        din4 => hw_cos_val_8_i_V_6_12_fu_40958_p18,
        din5 => hw_cos_val_8_i_V_6_12_fu_40958_p18,
        din6 => trunc_ln647_15_fu_41178_p1,
        din7 => hw_cos_val_8_i_V_6_12_fu_40958_p18,
        din8 => hw_cos_val_8_i_V_6_12_fu_40958_p18,
        din9 => hw_cos_val_8_i_V_6_12_fu_40958_p18,
        din10 => hw_cos_val_8_i_V_6_12_fu_40958_p18,
        din11 => hw_cos_val_8_i_V_6_12_fu_40958_p18,
        din12 => hw_cos_val_8_i_V_6_12_fu_40958_p18,
        din13 => hw_cos_val_8_i_V_6_12_fu_40958_p18,
        din14 => hw_cos_val_8_i_V_6_12_fu_40958_p18,
        din15 => hw_cos_val_8_i_V_6_12_fu_40958_p18,
        din16 => cos_rom_sel_14_V_rea_reg_42558_pp0_iter6_reg,
        dout => hw_cos_val_8_i_V_6_13_fu_41404_p18);

    get_trig_vals_mux_164_8_1_1_U440 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_7_12_fu_40980_p18,
        din1 => hw_cos_val_8_i_V_7_12_fu_40980_p18,
        din2 => hw_cos_val_8_i_V_7_12_fu_40980_p18,
        din3 => hw_cos_val_8_i_V_7_12_fu_40980_p18,
        din4 => hw_cos_val_8_i_V_7_12_fu_40980_p18,
        din5 => hw_cos_val_8_i_V_7_12_fu_40980_p18,
        din6 => hw_cos_val_8_i_V_7_12_fu_40980_p18,
        din7 => trunc_ln647_15_fu_41178_p1,
        din8 => hw_cos_val_8_i_V_7_12_fu_40980_p18,
        din9 => hw_cos_val_8_i_V_7_12_fu_40980_p18,
        din10 => hw_cos_val_8_i_V_7_12_fu_40980_p18,
        din11 => hw_cos_val_8_i_V_7_12_fu_40980_p18,
        din12 => hw_cos_val_8_i_V_7_12_fu_40980_p18,
        din13 => hw_cos_val_8_i_V_7_12_fu_40980_p18,
        din14 => hw_cos_val_8_i_V_7_12_fu_40980_p18,
        din15 => hw_cos_val_8_i_V_7_12_fu_40980_p18,
        din16 => cos_rom_sel_14_V_rea_reg_42558_pp0_iter6_reg,
        dout => hw_cos_val_8_i_V_7_13_fu_41441_p18);

    get_trig_vals_mux_164_8_1_1_U441 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_8_12_fu_41002_p18,
        din1 => hw_cos_val_8_i_V_8_12_fu_41002_p18,
        din2 => hw_cos_val_8_i_V_8_12_fu_41002_p18,
        din3 => hw_cos_val_8_i_V_8_12_fu_41002_p18,
        din4 => hw_cos_val_8_i_V_8_12_fu_41002_p18,
        din5 => hw_cos_val_8_i_V_8_12_fu_41002_p18,
        din6 => hw_cos_val_8_i_V_8_12_fu_41002_p18,
        din7 => hw_cos_val_8_i_V_8_12_fu_41002_p18,
        din8 => trunc_ln647_15_fu_41178_p1,
        din9 => hw_cos_val_8_i_V_8_12_fu_41002_p18,
        din10 => hw_cos_val_8_i_V_8_12_fu_41002_p18,
        din11 => hw_cos_val_8_i_V_8_12_fu_41002_p18,
        din12 => hw_cos_val_8_i_V_8_12_fu_41002_p18,
        din13 => hw_cos_val_8_i_V_8_12_fu_41002_p18,
        din14 => hw_cos_val_8_i_V_8_12_fu_41002_p18,
        din15 => hw_cos_val_8_i_V_8_12_fu_41002_p18,
        din16 => cos_rom_sel_14_V_rea_reg_42558_pp0_iter6_reg,
        dout => hw_cos_val_8_i_V_8_13_fu_41478_p18);

    get_trig_vals_mux_164_8_1_1_U442 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_9_12_fu_41024_p18,
        din1 => hw_cos_val_8_i_V_9_12_fu_41024_p18,
        din2 => hw_cos_val_8_i_V_9_12_fu_41024_p18,
        din3 => hw_cos_val_8_i_V_9_12_fu_41024_p18,
        din4 => hw_cos_val_8_i_V_9_12_fu_41024_p18,
        din5 => hw_cos_val_8_i_V_9_12_fu_41024_p18,
        din6 => hw_cos_val_8_i_V_9_12_fu_41024_p18,
        din7 => hw_cos_val_8_i_V_9_12_fu_41024_p18,
        din8 => hw_cos_val_8_i_V_9_12_fu_41024_p18,
        din9 => trunc_ln647_15_fu_41178_p1,
        din10 => hw_cos_val_8_i_V_9_12_fu_41024_p18,
        din11 => hw_cos_val_8_i_V_9_12_fu_41024_p18,
        din12 => hw_cos_val_8_i_V_9_12_fu_41024_p18,
        din13 => hw_cos_val_8_i_V_9_12_fu_41024_p18,
        din14 => hw_cos_val_8_i_V_9_12_fu_41024_p18,
        din15 => hw_cos_val_8_i_V_9_12_fu_41024_p18,
        din16 => cos_rom_sel_14_V_rea_reg_42558_pp0_iter6_reg,
        dout => hw_cos_val_8_i_V_9_13_fu_41515_p18);

    get_trig_vals_mux_164_8_1_1_U443 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_10_12_fu_41046_p18,
        din1 => hw_cos_val_8_i_V_10_12_fu_41046_p18,
        din2 => hw_cos_val_8_i_V_10_12_fu_41046_p18,
        din3 => hw_cos_val_8_i_V_10_12_fu_41046_p18,
        din4 => hw_cos_val_8_i_V_10_12_fu_41046_p18,
        din5 => hw_cos_val_8_i_V_10_12_fu_41046_p18,
        din6 => hw_cos_val_8_i_V_10_12_fu_41046_p18,
        din7 => hw_cos_val_8_i_V_10_12_fu_41046_p18,
        din8 => hw_cos_val_8_i_V_10_12_fu_41046_p18,
        din9 => hw_cos_val_8_i_V_10_12_fu_41046_p18,
        din10 => trunc_ln647_15_fu_41178_p1,
        din11 => hw_cos_val_8_i_V_10_12_fu_41046_p18,
        din12 => hw_cos_val_8_i_V_10_12_fu_41046_p18,
        din13 => hw_cos_val_8_i_V_10_12_fu_41046_p18,
        din14 => hw_cos_val_8_i_V_10_12_fu_41046_p18,
        din15 => hw_cos_val_8_i_V_10_12_fu_41046_p18,
        din16 => cos_rom_sel_14_V_rea_reg_42558_pp0_iter6_reg,
        dout => hw_cos_val_8_i_V_10_13_fu_41552_p18);

    get_trig_vals_mux_164_8_1_1_U444 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_11_12_fu_41068_p18,
        din1 => hw_cos_val_8_i_V_11_12_fu_41068_p18,
        din2 => hw_cos_val_8_i_V_11_12_fu_41068_p18,
        din3 => hw_cos_val_8_i_V_11_12_fu_41068_p18,
        din4 => hw_cos_val_8_i_V_11_12_fu_41068_p18,
        din5 => hw_cos_val_8_i_V_11_12_fu_41068_p18,
        din6 => hw_cos_val_8_i_V_11_12_fu_41068_p18,
        din7 => hw_cos_val_8_i_V_11_12_fu_41068_p18,
        din8 => hw_cos_val_8_i_V_11_12_fu_41068_p18,
        din9 => hw_cos_val_8_i_V_11_12_fu_41068_p18,
        din10 => hw_cos_val_8_i_V_11_12_fu_41068_p18,
        din11 => trunc_ln647_15_fu_41178_p1,
        din12 => hw_cos_val_8_i_V_11_12_fu_41068_p18,
        din13 => hw_cos_val_8_i_V_11_12_fu_41068_p18,
        din14 => hw_cos_val_8_i_V_11_12_fu_41068_p18,
        din15 => hw_cos_val_8_i_V_11_12_fu_41068_p18,
        din16 => cos_rom_sel_14_V_rea_reg_42558_pp0_iter6_reg,
        dout => hw_cos_val_8_i_V_11_13_fu_41589_p18);

    get_trig_vals_mux_164_8_1_1_U445 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_12_12_fu_41090_p18,
        din1 => hw_cos_val_8_i_V_12_12_fu_41090_p18,
        din2 => hw_cos_val_8_i_V_12_12_fu_41090_p18,
        din3 => hw_cos_val_8_i_V_12_12_fu_41090_p18,
        din4 => hw_cos_val_8_i_V_12_12_fu_41090_p18,
        din5 => hw_cos_val_8_i_V_12_12_fu_41090_p18,
        din6 => hw_cos_val_8_i_V_12_12_fu_41090_p18,
        din7 => hw_cos_val_8_i_V_12_12_fu_41090_p18,
        din8 => hw_cos_val_8_i_V_12_12_fu_41090_p18,
        din9 => hw_cos_val_8_i_V_12_12_fu_41090_p18,
        din10 => hw_cos_val_8_i_V_12_12_fu_41090_p18,
        din11 => hw_cos_val_8_i_V_12_12_fu_41090_p18,
        din12 => trunc_ln647_15_fu_41178_p1,
        din13 => hw_cos_val_8_i_V_12_12_fu_41090_p18,
        din14 => hw_cos_val_8_i_V_12_12_fu_41090_p18,
        din15 => hw_cos_val_8_i_V_12_12_fu_41090_p18,
        din16 => cos_rom_sel_14_V_rea_reg_42558_pp0_iter6_reg,
        dout => hw_cos_val_8_i_V_12_13_fu_41626_p18);

    get_trig_vals_mux_164_8_1_1_U446 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_13_12_fu_41112_p18,
        din1 => hw_cos_val_8_i_V_13_12_fu_41112_p18,
        din2 => hw_cos_val_8_i_V_13_12_fu_41112_p18,
        din3 => hw_cos_val_8_i_V_13_12_fu_41112_p18,
        din4 => hw_cos_val_8_i_V_13_12_fu_41112_p18,
        din5 => hw_cos_val_8_i_V_13_12_fu_41112_p18,
        din6 => hw_cos_val_8_i_V_13_12_fu_41112_p18,
        din7 => hw_cos_val_8_i_V_13_12_fu_41112_p18,
        din8 => hw_cos_val_8_i_V_13_12_fu_41112_p18,
        din9 => hw_cos_val_8_i_V_13_12_fu_41112_p18,
        din10 => hw_cos_val_8_i_V_13_12_fu_41112_p18,
        din11 => hw_cos_val_8_i_V_13_12_fu_41112_p18,
        din12 => hw_cos_val_8_i_V_13_12_fu_41112_p18,
        din13 => trunc_ln647_15_fu_41178_p1,
        din14 => hw_cos_val_8_i_V_13_12_fu_41112_p18,
        din15 => hw_cos_val_8_i_V_13_12_fu_41112_p18,
        din16 => cos_rom_sel_14_V_rea_reg_42558_pp0_iter6_reg,
        dout => hw_cos_val_8_i_V_13_13_fu_41663_p18);

    get_trig_vals_mux_164_8_1_1_U447 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_14_12_fu_41134_p18,
        din1 => hw_cos_val_8_i_V_14_12_fu_41134_p18,
        din2 => hw_cos_val_8_i_V_14_12_fu_41134_p18,
        din3 => hw_cos_val_8_i_V_14_12_fu_41134_p18,
        din4 => hw_cos_val_8_i_V_14_12_fu_41134_p18,
        din5 => hw_cos_val_8_i_V_14_12_fu_41134_p18,
        din6 => hw_cos_val_8_i_V_14_12_fu_41134_p18,
        din7 => hw_cos_val_8_i_V_14_12_fu_41134_p18,
        din8 => hw_cos_val_8_i_V_14_12_fu_41134_p18,
        din9 => hw_cos_val_8_i_V_14_12_fu_41134_p18,
        din10 => hw_cos_val_8_i_V_14_12_fu_41134_p18,
        din11 => hw_cos_val_8_i_V_14_12_fu_41134_p18,
        din12 => hw_cos_val_8_i_V_14_12_fu_41134_p18,
        din13 => hw_cos_val_8_i_V_14_12_fu_41134_p18,
        din14 => trunc_ln647_15_fu_41178_p1,
        din15 => hw_cos_val_8_i_V_14_12_fu_41134_p18,
        din16 => cos_rom_sel_14_V_rea_reg_42558_pp0_iter6_reg,
        dout => hw_cos_val_8_i_V_14_13_fu_41700_p18);

    get_trig_vals_mux_164_8_1_1_U448 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_15_12_fu_41156_p18,
        din1 => hw_cos_val_8_i_V_15_12_fu_41156_p18,
        din2 => hw_cos_val_8_i_V_15_12_fu_41156_p18,
        din3 => hw_cos_val_8_i_V_15_12_fu_41156_p18,
        din4 => hw_cos_val_8_i_V_15_12_fu_41156_p18,
        din5 => hw_cos_val_8_i_V_15_12_fu_41156_p18,
        din6 => hw_cos_val_8_i_V_15_12_fu_41156_p18,
        din7 => hw_cos_val_8_i_V_15_12_fu_41156_p18,
        din8 => hw_cos_val_8_i_V_15_12_fu_41156_p18,
        din9 => hw_cos_val_8_i_V_15_12_fu_41156_p18,
        din10 => hw_cos_val_8_i_V_15_12_fu_41156_p18,
        din11 => hw_cos_val_8_i_V_15_12_fu_41156_p18,
        din12 => hw_cos_val_8_i_V_15_12_fu_41156_p18,
        din13 => hw_cos_val_8_i_V_15_12_fu_41156_p18,
        din14 => hw_cos_val_8_i_V_15_12_fu_41156_p18,
        din15 => trunc_ln647_15_fu_41178_p1,
        din16 => cos_rom_sel_14_V_rea_reg_42558_pp0_iter6_reg,
        dout => hw_cos_val_8_i_V_15_13_fu_41737_p18);

    get_trig_vals_mux_164_8_1_1_U449 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => sext_ln647_7_fu_41784_p1,
        din1 => hw_sin_val_8_i_V_0_13_reg_47183,
        din2 => hw_sin_val_8_i_V_0_13_reg_47183,
        din3 => hw_sin_val_8_i_V_0_13_reg_47183,
        din4 => hw_sin_val_8_i_V_0_13_reg_47183,
        din5 => hw_sin_val_8_i_V_0_13_reg_47183,
        din6 => hw_sin_val_8_i_V_0_13_reg_47183,
        din7 => hw_sin_val_8_i_V_0_13_reg_47183,
        din8 => hw_sin_val_8_i_V_0_13_reg_47183,
        din9 => hw_sin_val_8_i_V_0_13_reg_47183,
        din10 => hw_sin_val_8_i_V_0_13_reg_47183,
        din11 => hw_sin_val_8_i_V_0_13_reg_47183,
        din12 => hw_sin_val_8_i_V_0_13_reg_47183,
        din13 => hw_sin_val_8_i_V_0_13_reg_47183,
        din14 => hw_sin_val_8_i_V_0_13_reg_47183,
        din15 => hw_sin_val_8_i_V_0_13_reg_47183,
        din16 => sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg,
        dout => hw_sin_val_8_i_V_0_14_fu_41788_p18);

    get_trig_vals_mux_164_8_1_1_U450 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_1_13_reg_47202,
        din1 => sext_ln647_7_fu_41784_p1,
        din2 => hw_sin_val_8_i_V_1_13_reg_47202,
        din3 => hw_sin_val_8_i_V_1_13_reg_47202,
        din4 => hw_sin_val_8_i_V_1_13_reg_47202,
        din5 => hw_sin_val_8_i_V_1_13_reg_47202,
        din6 => hw_sin_val_8_i_V_1_13_reg_47202,
        din7 => hw_sin_val_8_i_V_1_13_reg_47202,
        din8 => hw_sin_val_8_i_V_1_13_reg_47202,
        din9 => hw_sin_val_8_i_V_1_13_reg_47202,
        din10 => hw_sin_val_8_i_V_1_13_reg_47202,
        din11 => hw_sin_val_8_i_V_1_13_reg_47202,
        din12 => hw_sin_val_8_i_V_1_13_reg_47202,
        din13 => hw_sin_val_8_i_V_1_13_reg_47202,
        din14 => hw_sin_val_8_i_V_1_13_reg_47202,
        din15 => hw_sin_val_8_i_V_1_13_reg_47202,
        din16 => sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg,
        dout => hw_sin_val_8_i_V_1_14_fu_41811_p18);

    get_trig_vals_mux_164_8_1_1_U451 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_2_13_reg_47221,
        din1 => hw_sin_val_8_i_V_2_13_reg_47221,
        din2 => sext_ln647_7_fu_41784_p1,
        din3 => hw_sin_val_8_i_V_2_13_reg_47221,
        din4 => hw_sin_val_8_i_V_2_13_reg_47221,
        din5 => hw_sin_val_8_i_V_2_13_reg_47221,
        din6 => hw_sin_val_8_i_V_2_13_reg_47221,
        din7 => hw_sin_val_8_i_V_2_13_reg_47221,
        din8 => hw_sin_val_8_i_V_2_13_reg_47221,
        din9 => hw_sin_val_8_i_V_2_13_reg_47221,
        din10 => hw_sin_val_8_i_V_2_13_reg_47221,
        din11 => hw_sin_val_8_i_V_2_13_reg_47221,
        din12 => hw_sin_val_8_i_V_2_13_reg_47221,
        din13 => hw_sin_val_8_i_V_2_13_reg_47221,
        din14 => hw_sin_val_8_i_V_2_13_reg_47221,
        din15 => hw_sin_val_8_i_V_2_13_reg_47221,
        din16 => sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg,
        dout => hw_sin_val_8_i_V_2_14_fu_41834_p18);

    get_trig_vals_mux_164_8_1_1_U452 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_3_13_reg_47240,
        din1 => hw_sin_val_8_i_V_3_13_reg_47240,
        din2 => hw_sin_val_8_i_V_3_13_reg_47240,
        din3 => sext_ln647_7_fu_41784_p1,
        din4 => hw_sin_val_8_i_V_3_13_reg_47240,
        din5 => hw_sin_val_8_i_V_3_13_reg_47240,
        din6 => hw_sin_val_8_i_V_3_13_reg_47240,
        din7 => hw_sin_val_8_i_V_3_13_reg_47240,
        din8 => hw_sin_val_8_i_V_3_13_reg_47240,
        din9 => hw_sin_val_8_i_V_3_13_reg_47240,
        din10 => hw_sin_val_8_i_V_3_13_reg_47240,
        din11 => hw_sin_val_8_i_V_3_13_reg_47240,
        din12 => hw_sin_val_8_i_V_3_13_reg_47240,
        din13 => hw_sin_val_8_i_V_3_13_reg_47240,
        din14 => hw_sin_val_8_i_V_3_13_reg_47240,
        din15 => hw_sin_val_8_i_V_3_13_reg_47240,
        din16 => sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg,
        dout => hw_sin_val_8_i_V_3_14_fu_41857_p18);

    get_trig_vals_mux_164_8_1_1_U453 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_4_13_reg_47259,
        din1 => hw_sin_val_8_i_V_4_13_reg_47259,
        din2 => hw_sin_val_8_i_V_4_13_reg_47259,
        din3 => hw_sin_val_8_i_V_4_13_reg_47259,
        din4 => sext_ln647_7_fu_41784_p1,
        din5 => hw_sin_val_8_i_V_4_13_reg_47259,
        din6 => hw_sin_val_8_i_V_4_13_reg_47259,
        din7 => hw_sin_val_8_i_V_4_13_reg_47259,
        din8 => hw_sin_val_8_i_V_4_13_reg_47259,
        din9 => hw_sin_val_8_i_V_4_13_reg_47259,
        din10 => hw_sin_val_8_i_V_4_13_reg_47259,
        din11 => hw_sin_val_8_i_V_4_13_reg_47259,
        din12 => hw_sin_val_8_i_V_4_13_reg_47259,
        din13 => hw_sin_val_8_i_V_4_13_reg_47259,
        din14 => hw_sin_val_8_i_V_4_13_reg_47259,
        din15 => hw_sin_val_8_i_V_4_13_reg_47259,
        din16 => sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg,
        dout => hw_sin_val_8_i_V_4_14_fu_41880_p18);

    get_trig_vals_mux_164_8_1_1_U454 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_5_13_reg_47278,
        din1 => hw_sin_val_8_i_V_5_13_reg_47278,
        din2 => hw_sin_val_8_i_V_5_13_reg_47278,
        din3 => hw_sin_val_8_i_V_5_13_reg_47278,
        din4 => hw_sin_val_8_i_V_5_13_reg_47278,
        din5 => sext_ln647_7_fu_41784_p1,
        din6 => hw_sin_val_8_i_V_5_13_reg_47278,
        din7 => hw_sin_val_8_i_V_5_13_reg_47278,
        din8 => hw_sin_val_8_i_V_5_13_reg_47278,
        din9 => hw_sin_val_8_i_V_5_13_reg_47278,
        din10 => hw_sin_val_8_i_V_5_13_reg_47278,
        din11 => hw_sin_val_8_i_V_5_13_reg_47278,
        din12 => hw_sin_val_8_i_V_5_13_reg_47278,
        din13 => hw_sin_val_8_i_V_5_13_reg_47278,
        din14 => hw_sin_val_8_i_V_5_13_reg_47278,
        din15 => hw_sin_val_8_i_V_5_13_reg_47278,
        din16 => sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg,
        dout => hw_sin_val_8_i_V_5_14_fu_41903_p18);

    get_trig_vals_mux_164_8_1_1_U455 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_6_13_reg_47297,
        din1 => hw_sin_val_8_i_V_6_13_reg_47297,
        din2 => hw_sin_val_8_i_V_6_13_reg_47297,
        din3 => hw_sin_val_8_i_V_6_13_reg_47297,
        din4 => hw_sin_val_8_i_V_6_13_reg_47297,
        din5 => hw_sin_val_8_i_V_6_13_reg_47297,
        din6 => sext_ln647_7_fu_41784_p1,
        din7 => hw_sin_val_8_i_V_6_13_reg_47297,
        din8 => hw_sin_val_8_i_V_6_13_reg_47297,
        din9 => hw_sin_val_8_i_V_6_13_reg_47297,
        din10 => hw_sin_val_8_i_V_6_13_reg_47297,
        din11 => hw_sin_val_8_i_V_6_13_reg_47297,
        din12 => hw_sin_val_8_i_V_6_13_reg_47297,
        din13 => hw_sin_val_8_i_V_6_13_reg_47297,
        din14 => hw_sin_val_8_i_V_6_13_reg_47297,
        din15 => hw_sin_val_8_i_V_6_13_reg_47297,
        din16 => sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg,
        dout => hw_sin_val_8_i_V_6_14_fu_41926_p18);

    get_trig_vals_mux_164_8_1_1_U456 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_7_13_reg_47316,
        din1 => hw_sin_val_8_i_V_7_13_reg_47316,
        din2 => hw_sin_val_8_i_V_7_13_reg_47316,
        din3 => hw_sin_val_8_i_V_7_13_reg_47316,
        din4 => hw_sin_val_8_i_V_7_13_reg_47316,
        din5 => hw_sin_val_8_i_V_7_13_reg_47316,
        din6 => hw_sin_val_8_i_V_7_13_reg_47316,
        din7 => sext_ln647_7_fu_41784_p1,
        din8 => hw_sin_val_8_i_V_7_13_reg_47316,
        din9 => hw_sin_val_8_i_V_7_13_reg_47316,
        din10 => hw_sin_val_8_i_V_7_13_reg_47316,
        din11 => hw_sin_val_8_i_V_7_13_reg_47316,
        din12 => hw_sin_val_8_i_V_7_13_reg_47316,
        din13 => hw_sin_val_8_i_V_7_13_reg_47316,
        din14 => hw_sin_val_8_i_V_7_13_reg_47316,
        din15 => hw_sin_val_8_i_V_7_13_reg_47316,
        din16 => sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg,
        dout => hw_sin_val_8_i_V_7_14_fu_41949_p18);

    get_trig_vals_mux_164_8_1_1_U457 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_8_13_reg_47335,
        din1 => hw_sin_val_8_i_V_8_13_reg_47335,
        din2 => hw_sin_val_8_i_V_8_13_reg_47335,
        din3 => hw_sin_val_8_i_V_8_13_reg_47335,
        din4 => hw_sin_val_8_i_V_8_13_reg_47335,
        din5 => hw_sin_val_8_i_V_8_13_reg_47335,
        din6 => hw_sin_val_8_i_V_8_13_reg_47335,
        din7 => hw_sin_val_8_i_V_8_13_reg_47335,
        din8 => sext_ln647_7_fu_41784_p1,
        din9 => hw_sin_val_8_i_V_8_13_reg_47335,
        din10 => hw_sin_val_8_i_V_8_13_reg_47335,
        din11 => hw_sin_val_8_i_V_8_13_reg_47335,
        din12 => hw_sin_val_8_i_V_8_13_reg_47335,
        din13 => hw_sin_val_8_i_V_8_13_reg_47335,
        din14 => hw_sin_val_8_i_V_8_13_reg_47335,
        din15 => hw_sin_val_8_i_V_8_13_reg_47335,
        din16 => sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg,
        dout => hw_sin_val_8_i_V_8_14_fu_41972_p18);

    get_trig_vals_mux_164_8_1_1_U458 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_9_13_reg_47354,
        din1 => hw_sin_val_8_i_V_9_13_reg_47354,
        din2 => hw_sin_val_8_i_V_9_13_reg_47354,
        din3 => hw_sin_val_8_i_V_9_13_reg_47354,
        din4 => hw_sin_val_8_i_V_9_13_reg_47354,
        din5 => hw_sin_val_8_i_V_9_13_reg_47354,
        din6 => hw_sin_val_8_i_V_9_13_reg_47354,
        din7 => hw_sin_val_8_i_V_9_13_reg_47354,
        din8 => hw_sin_val_8_i_V_9_13_reg_47354,
        din9 => sext_ln647_7_fu_41784_p1,
        din10 => hw_sin_val_8_i_V_9_13_reg_47354,
        din11 => hw_sin_val_8_i_V_9_13_reg_47354,
        din12 => hw_sin_val_8_i_V_9_13_reg_47354,
        din13 => hw_sin_val_8_i_V_9_13_reg_47354,
        din14 => hw_sin_val_8_i_V_9_13_reg_47354,
        din15 => hw_sin_val_8_i_V_9_13_reg_47354,
        din16 => sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg,
        dout => hw_sin_val_8_i_V_9_14_fu_41995_p18);

    get_trig_vals_mux_164_8_1_1_U459 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_10_13_reg_47373,
        din1 => hw_sin_val_8_i_V_10_13_reg_47373,
        din2 => hw_sin_val_8_i_V_10_13_reg_47373,
        din3 => hw_sin_val_8_i_V_10_13_reg_47373,
        din4 => hw_sin_val_8_i_V_10_13_reg_47373,
        din5 => hw_sin_val_8_i_V_10_13_reg_47373,
        din6 => hw_sin_val_8_i_V_10_13_reg_47373,
        din7 => hw_sin_val_8_i_V_10_13_reg_47373,
        din8 => hw_sin_val_8_i_V_10_13_reg_47373,
        din9 => hw_sin_val_8_i_V_10_13_reg_47373,
        din10 => sext_ln647_7_fu_41784_p1,
        din11 => hw_sin_val_8_i_V_10_13_reg_47373,
        din12 => hw_sin_val_8_i_V_10_13_reg_47373,
        din13 => hw_sin_val_8_i_V_10_13_reg_47373,
        din14 => hw_sin_val_8_i_V_10_13_reg_47373,
        din15 => hw_sin_val_8_i_V_10_13_reg_47373,
        din16 => sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg,
        dout => hw_sin_val_8_i_V_10_14_fu_42018_p18);

    get_trig_vals_mux_164_8_1_1_U460 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_11_13_reg_47392,
        din1 => hw_sin_val_8_i_V_11_13_reg_47392,
        din2 => hw_sin_val_8_i_V_11_13_reg_47392,
        din3 => hw_sin_val_8_i_V_11_13_reg_47392,
        din4 => hw_sin_val_8_i_V_11_13_reg_47392,
        din5 => hw_sin_val_8_i_V_11_13_reg_47392,
        din6 => hw_sin_val_8_i_V_11_13_reg_47392,
        din7 => hw_sin_val_8_i_V_11_13_reg_47392,
        din8 => hw_sin_val_8_i_V_11_13_reg_47392,
        din9 => hw_sin_val_8_i_V_11_13_reg_47392,
        din10 => hw_sin_val_8_i_V_11_13_reg_47392,
        din11 => sext_ln647_7_fu_41784_p1,
        din12 => hw_sin_val_8_i_V_11_13_reg_47392,
        din13 => hw_sin_val_8_i_V_11_13_reg_47392,
        din14 => hw_sin_val_8_i_V_11_13_reg_47392,
        din15 => hw_sin_val_8_i_V_11_13_reg_47392,
        din16 => sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg,
        dout => hw_sin_val_8_i_V_11_14_fu_42041_p18);

    get_trig_vals_mux_164_8_1_1_U461 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_12_13_reg_47411,
        din1 => hw_sin_val_8_i_V_12_13_reg_47411,
        din2 => hw_sin_val_8_i_V_12_13_reg_47411,
        din3 => hw_sin_val_8_i_V_12_13_reg_47411,
        din4 => hw_sin_val_8_i_V_12_13_reg_47411,
        din5 => hw_sin_val_8_i_V_12_13_reg_47411,
        din6 => hw_sin_val_8_i_V_12_13_reg_47411,
        din7 => hw_sin_val_8_i_V_12_13_reg_47411,
        din8 => hw_sin_val_8_i_V_12_13_reg_47411,
        din9 => hw_sin_val_8_i_V_12_13_reg_47411,
        din10 => hw_sin_val_8_i_V_12_13_reg_47411,
        din11 => hw_sin_val_8_i_V_12_13_reg_47411,
        din12 => sext_ln647_7_fu_41784_p1,
        din13 => hw_sin_val_8_i_V_12_13_reg_47411,
        din14 => hw_sin_val_8_i_V_12_13_reg_47411,
        din15 => hw_sin_val_8_i_V_12_13_reg_47411,
        din16 => sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg,
        dout => hw_sin_val_8_i_V_12_14_fu_42064_p18);

    get_trig_vals_mux_164_8_1_1_U462 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_13_13_reg_47430,
        din1 => hw_sin_val_8_i_V_13_13_reg_47430,
        din2 => hw_sin_val_8_i_V_13_13_reg_47430,
        din3 => hw_sin_val_8_i_V_13_13_reg_47430,
        din4 => hw_sin_val_8_i_V_13_13_reg_47430,
        din5 => hw_sin_val_8_i_V_13_13_reg_47430,
        din6 => hw_sin_val_8_i_V_13_13_reg_47430,
        din7 => hw_sin_val_8_i_V_13_13_reg_47430,
        din8 => hw_sin_val_8_i_V_13_13_reg_47430,
        din9 => hw_sin_val_8_i_V_13_13_reg_47430,
        din10 => hw_sin_val_8_i_V_13_13_reg_47430,
        din11 => hw_sin_val_8_i_V_13_13_reg_47430,
        din12 => hw_sin_val_8_i_V_13_13_reg_47430,
        din13 => sext_ln647_7_fu_41784_p1,
        din14 => hw_sin_val_8_i_V_13_13_reg_47430,
        din15 => hw_sin_val_8_i_V_13_13_reg_47430,
        din16 => sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg,
        dout => hw_sin_val_8_i_V_13_14_fu_42087_p18);

    get_trig_vals_mux_164_8_1_1_U463 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_14_13_reg_47449,
        din1 => hw_sin_val_8_i_V_14_13_reg_47449,
        din2 => hw_sin_val_8_i_V_14_13_reg_47449,
        din3 => hw_sin_val_8_i_V_14_13_reg_47449,
        din4 => hw_sin_val_8_i_V_14_13_reg_47449,
        din5 => hw_sin_val_8_i_V_14_13_reg_47449,
        din6 => hw_sin_val_8_i_V_14_13_reg_47449,
        din7 => hw_sin_val_8_i_V_14_13_reg_47449,
        din8 => hw_sin_val_8_i_V_14_13_reg_47449,
        din9 => hw_sin_val_8_i_V_14_13_reg_47449,
        din10 => hw_sin_val_8_i_V_14_13_reg_47449,
        din11 => hw_sin_val_8_i_V_14_13_reg_47449,
        din12 => hw_sin_val_8_i_V_14_13_reg_47449,
        din13 => hw_sin_val_8_i_V_14_13_reg_47449,
        din14 => sext_ln647_7_fu_41784_p1,
        din15 => hw_sin_val_8_i_V_14_13_reg_47449,
        din16 => sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg,
        dout => hw_sin_val_8_i_V_14_14_fu_42110_p18);

    get_trig_vals_mux_164_8_1_1_U464 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_sin_val_8_i_V_15_13_reg_47468,
        din1 => hw_sin_val_8_i_V_15_13_reg_47468,
        din2 => hw_sin_val_8_i_V_15_13_reg_47468,
        din3 => hw_sin_val_8_i_V_15_13_reg_47468,
        din4 => hw_sin_val_8_i_V_15_13_reg_47468,
        din5 => hw_sin_val_8_i_V_15_13_reg_47468,
        din6 => hw_sin_val_8_i_V_15_13_reg_47468,
        din7 => hw_sin_val_8_i_V_15_13_reg_47468,
        din8 => hw_sin_val_8_i_V_15_13_reg_47468,
        din9 => hw_sin_val_8_i_V_15_13_reg_47468,
        din10 => hw_sin_val_8_i_V_15_13_reg_47468,
        din11 => hw_sin_val_8_i_V_15_13_reg_47468,
        din12 => hw_sin_val_8_i_V_15_13_reg_47468,
        din13 => hw_sin_val_8_i_V_15_13_reg_47468,
        din14 => hw_sin_val_8_i_V_15_13_reg_47468,
        din15 => sext_ln647_7_fu_41784_p1,
        din16 => sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg,
        dout => hw_sin_val_8_i_V_15_14_fu_42133_p18);

    get_trig_vals_mux_164_8_1_1_U465 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => sext_ln647_15_fu_42166_p1,
        din1 => hw_cos_val_8_i_V_0_13_reg_47517,
        din2 => hw_cos_val_8_i_V_0_13_reg_47517,
        din3 => hw_cos_val_8_i_V_0_13_reg_47517,
        din4 => hw_cos_val_8_i_V_0_13_reg_47517,
        din5 => hw_cos_val_8_i_V_0_13_reg_47517,
        din6 => hw_cos_val_8_i_V_0_13_reg_47517,
        din7 => hw_cos_val_8_i_V_0_13_reg_47517,
        din8 => hw_cos_val_8_i_V_0_13_reg_47517,
        din9 => hw_cos_val_8_i_V_0_13_reg_47517,
        din10 => hw_cos_val_8_i_V_0_13_reg_47517,
        din11 => hw_cos_val_8_i_V_0_13_reg_47517,
        din12 => hw_cos_val_8_i_V_0_13_reg_47517,
        din13 => hw_cos_val_8_i_V_0_13_reg_47517,
        din14 => hw_cos_val_8_i_V_0_13_reg_47517,
        din15 => hw_cos_val_8_i_V_0_13_reg_47517,
        din16 => cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg,
        dout => hw_cos_val_8_i_V_0_14_fu_42170_p18);

    get_trig_vals_mux_164_8_1_1_U466 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_1_13_reg_47536,
        din1 => sext_ln647_15_fu_42166_p1,
        din2 => hw_cos_val_8_i_V_1_13_reg_47536,
        din3 => hw_cos_val_8_i_V_1_13_reg_47536,
        din4 => hw_cos_val_8_i_V_1_13_reg_47536,
        din5 => hw_cos_val_8_i_V_1_13_reg_47536,
        din6 => hw_cos_val_8_i_V_1_13_reg_47536,
        din7 => hw_cos_val_8_i_V_1_13_reg_47536,
        din8 => hw_cos_val_8_i_V_1_13_reg_47536,
        din9 => hw_cos_val_8_i_V_1_13_reg_47536,
        din10 => hw_cos_val_8_i_V_1_13_reg_47536,
        din11 => hw_cos_val_8_i_V_1_13_reg_47536,
        din12 => hw_cos_val_8_i_V_1_13_reg_47536,
        din13 => hw_cos_val_8_i_V_1_13_reg_47536,
        din14 => hw_cos_val_8_i_V_1_13_reg_47536,
        din15 => hw_cos_val_8_i_V_1_13_reg_47536,
        din16 => cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg,
        dout => hw_cos_val_8_i_V_1_14_fu_42193_p18);

    get_trig_vals_mux_164_8_1_1_U467 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_2_13_reg_47555,
        din1 => hw_cos_val_8_i_V_2_13_reg_47555,
        din2 => sext_ln647_15_fu_42166_p1,
        din3 => hw_cos_val_8_i_V_2_13_reg_47555,
        din4 => hw_cos_val_8_i_V_2_13_reg_47555,
        din5 => hw_cos_val_8_i_V_2_13_reg_47555,
        din6 => hw_cos_val_8_i_V_2_13_reg_47555,
        din7 => hw_cos_val_8_i_V_2_13_reg_47555,
        din8 => hw_cos_val_8_i_V_2_13_reg_47555,
        din9 => hw_cos_val_8_i_V_2_13_reg_47555,
        din10 => hw_cos_val_8_i_V_2_13_reg_47555,
        din11 => hw_cos_val_8_i_V_2_13_reg_47555,
        din12 => hw_cos_val_8_i_V_2_13_reg_47555,
        din13 => hw_cos_val_8_i_V_2_13_reg_47555,
        din14 => hw_cos_val_8_i_V_2_13_reg_47555,
        din15 => hw_cos_val_8_i_V_2_13_reg_47555,
        din16 => cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg,
        dout => hw_cos_val_8_i_V_2_14_fu_42216_p18);

    get_trig_vals_mux_164_8_1_1_U468 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_3_13_reg_47574,
        din1 => hw_cos_val_8_i_V_3_13_reg_47574,
        din2 => hw_cos_val_8_i_V_3_13_reg_47574,
        din3 => sext_ln647_15_fu_42166_p1,
        din4 => hw_cos_val_8_i_V_3_13_reg_47574,
        din5 => hw_cos_val_8_i_V_3_13_reg_47574,
        din6 => hw_cos_val_8_i_V_3_13_reg_47574,
        din7 => hw_cos_val_8_i_V_3_13_reg_47574,
        din8 => hw_cos_val_8_i_V_3_13_reg_47574,
        din9 => hw_cos_val_8_i_V_3_13_reg_47574,
        din10 => hw_cos_val_8_i_V_3_13_reg_47574,
        din11 => hw_cos_val_8_i_V_3_13_reg_47574,
        din12 => hw_cos_val_8_i_V_3_13_reg_47574,
        din13 => hw_cos_val_8_i_V_3_13_reg_47574,
        din14 => hw_cos_val_8_i_V_3_13_reg_47574,
        din15 => hw_cos_val_8_i_V_3_13_reg_47574,
        din16 => cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg,
        dout => hw_cos_val_8_i_V_3_14_fu_42239_p18);

    get_trig_vals_mux_164_8_1_1_U469 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_4_13_reg_47593,
        din1 => hw_cos_val_8_i_V_4_13_reg_47593,
        din2 => hw_cos_val_8_i_V_4_13_reg_47593,
        din3 => hw_cos_val_8_i_V_4_13_reg_47593,
        din4 => sext_ln647_15_fu_42166_p1,
        din5 => hw_cos_val_8_i_V_4_13_reg_47593,
        din6 => hw_cos_val_8_i_V_4_13_reg_47593,
        din7 => hw_cos_val_8_i_V_4_13_reg_47593,
        din8 => hw_cos_val_8_i_V_4_13_reg_47593,
        din9 => hw_cos_val_8_i_V_4_13_reg_47593,
        din10 => hw_cos_val_8_i_V_4_13_reg_47593,
        din11 => hw_cos_val_8_i_V_4_13_reg_47593,
        din12 => hw_cos_val_8_i_V_4_13_reg_47593,
        din13 => hw_cos_val_8_i_V_4_13_reg_47593,
        din14 => hw_cos_val_8_i_V_4_13_reg_47593,
        din15 => hw_cos_val_8_i_V_4_13_reg_47593,
        din16 => cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg,
        dout => hw_cos_val_8_i_V_4_14_fu_42262_p18);

    get_trig_vals_mux_164_8_1_1_U470 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_5_13_reg_47612,
        din1 => hw_cos_val_8_i_V_5_13_reg_47612,
        din2 => hw_cos_val_8_i_V_5_13_reg_47612,
        din3 => hw_cos_val_8_i_V_5_13_reg_47612,
        din4 => hw_cos_val_8_i_V_5_13_reg_47612,
        din5 => sext_ln647_15_fu_42166_p1,
        din6 => hw_cos_val_8_i_V_5_13_reg_47612,
        din7 => hw_cos_val_8_i_V_5_13_reg_47612,
        din8 => hw_cos_val_8_i_V_5_13_reg_47612,
        din9 => hw_cos_val_8_i_V_5_13_reg_47612,
        din10 => hw_cos_val_8_i_V_5_13_reg_47612,
        din11 => hw_cos_val_8_i_V_5_13_reg_47612,
        din12 => hw_cos_val_8_i_V_5_13_reg_47612,
        din13 => hw_cos_val_8_i_V_5_13_reg_47612,
        din14 => hw_cos_val_8_i_V_5_13_reg_47612,
        din15 => hw_cos_val_8_i_V_5_13_reg_47612,
        din16 => cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg,
        dout => hw_cos_val_8_i_V_5_14_fu_42285_p18);

    get_trig_vals_mux_164_8_1_1_U471 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_6_13_reg_47631,
        din1 => hw_cos_val_8_i_V_6_13_reg_47631,
        din2 => hw_cos_val_8_i_V_6_13_reg_47631,
        din3 => hw_cos_val_8_i_V_6_13_reg_47631,
        din4 => hw_cos_val_8_i_V_6_13_reg_47631,
        din5 => hw_cos_val_8_i_V_6_13_reg_47631,
        din6 => sext_ln647_15_fu_42166_p1,
        din7 => hw_cos_val_8_i_V_6_13_reg_47631,
        din8 => hw_cos_val_8_i_V_6_13_reg_47631,
        din9 => hw_cos_val_8_i_V_6_13_reg_47631,
        din10 => hw_cos_val_8_i_V_6_13_reg_47631,
        din11 => hw_cos_val_8_i_V_6_13_reg_47631,
        din12 => hw_cos_val_8_i_V_6_13_reg_47631,
        din13 => hw_cos_val_8_i_V_6_13_reg_47631,
        din14 => hw_cos_val_8_i_V_6_13_reg_47631,
        din15 => hw_cos_val_8_i_V_6_13_reg_47631,
        din16 => cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg,
        dout => hw_cos_val_8_i_V_6_14_fu_42308_p18);

    get_trig_vals_mux_164_8_1_1_U472 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_7_13_reg_47650,
        din1 => hw_cos_val_8_i_V_7_13_reg_47650,
        din2 => hw_cos_val_8_i_V_7_13_reg_47650,
        din3 => hw_cos_val_8_i_V_7_13_reg_47650,
        din4 => hw_cos_val_8_i_V_7_13_reg_47650,
        din5 => hw_cos_val_8_i_V_7_13_reg_47650,
        din6 => hw_cos_val_8_i_V_7_13_reg_47650,
        din7 => sext_ln647_15_fu_42166_p1,
        din8 => hw_cos_val_8_i_V_7_13_reg_47650,
        din9 => hw_cos_val_8_i_V_7_13_reg_47650,
        din10 => hw_cos_val_8_i_V_7_13_reg_47650,
        din11 => hw_cos_val_8_i_V_7_13_reg_47650,
        din12 => hw_cos_val_8_i_V_7_13_reg_47650,
        din13 => hw_cos_val_8_i_V_7_13_reg_47650,
        din14 => hw_cos_val_8_i_V_7_13_reg_47650,
        din15 => hw_cos_val_8_i_V_7_13_reg_47650,
        din16 => cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg,
        dout => hw_cos_val_8_i_V_7_14_fu_42331_p18);

    get_trig_vals_mux_164_8_1_1_U473 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_8_13_reg_47669,
        din1 => hw_cos_val_8_i_V_8_13_reg_47669,
        din2 => hw_cos_val_8_i_V_8_13_reg_47669,
        din3 => hw_cos_val_8_i_V_8_13_reg_47669,
        din4 => hw_cos_val_8_i_V_8_13_reg_47669,
        din5 => hw_cos_val_8_i_V_8_13_reg_47669,
        din6 => hw_cos_val_8_i_V_8_13_reg_47669,
        din7 => hw_cos_val_8_i_V_8_13_reg_47669,
        din8 => sext_ln647_15_fu_42166_p1,
        din9 => hw_cos_val_8_i_V_8_13_reg_47669,
        din10 => hw_cos_val_8_i_V_8_13_reg_47669,
        din11 => hw_cos_val_8_i_V_8_13_reg_47669,
        din12 => hw_cos_val_8_i_V_8_13_reg_47669,
        din13 => hw_cos_val_8_i_V_8_13_reg_47669,
        din14 => hw_cos_val_8_i_V_8_13_reg_47669,
        din15 => hw_cos_val_8_i_V_8_13_reg_47669,
        din16 => cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg,
        dout => hw_cos_val_8_i_V_8_14_fu_42354_p18);

    get_trig_vals_mux_164_8_1_1_U474 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_9_13_reg_47688,
        din1 => hw_cos_val_8_i_V_9_13_reg_47688,
        din2 => hw_cos_val_8_i_V_9_13_reg_47688,
        din3 => hw_cos_val_8_i_V_9_13_reg_47688,
        din4 => hw_cos_val_8_i_V_9_13_reg_47688,
        din5 => hw_cos_val_8_i_V_9_13_reg_47688,
        din6 => hw_cos_val_8_i_V_9_13_reg_47688,
        din7 => hw_cos_val_8_i_V_9_13_reg_47688,
        din8 => hw_cos_val_8_i_V_9_13_reg_47688,
        din9 => sext_ln647_15_fu_42166_p1,
        din10 => hw_cos_val_8_i_V_9_13_reg_47688,
        din11 => hw_cos_val_8_i_V_9_13_reg_47688,
        din12 => hw_cos_val_8_i_V_9_13_reg_47688,
        din13 => hw_cos_val_8_i_V_9_13_reg_47688,
        din14 => hw_cos_val_8_i_V_9_13_reg_47688,
        din15 => hw_cos_val_8_i_V_9_13_reg_47688,
        din16 => cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg,
        dout => hw_cos_val_8_i_V_9_14_fu_42377_p18);

    get_trig_vals_mux_164_8_1_1_U475 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_10_13_reg_47707,
        din1 => hw_cos_val_8_i_V_10_13_reg_47707,
        din2 => hw_cos_val_8_i_V_10_13_reg_47707,
        din3 => hw_cos_val_8_i_V_10_13_reg_47707,
        din4 => hw_cos_val_8_i_V_10_13_reg_47707,
        din5 => hw_cos_val_8_i_V_10_13_reg_47707,
        din6 => hw_cos_val_8_i_V_10_13_reg_47707,
        din7 => hw_cos_val_8_i_V_10_13_reg_47707,
        din8 => hw_cos_val_8_i_V_10_13_reg_47707,
        din9 => hw_cos_val_8_i_V_10_13_reg_47707,
        din10 => sext_ln647_15_fu_42166_p1,
        din11 => hw_cos_val_8_i_V_10_13_reg_47707,
        din12 => hw_cos_val_8_i_V_10_13_reg_47707,
        din13 => hw_cos_val_8_i_V_10_13_reg_47707,
        din14 => hw_cos_val_8_i_V_10_13_reg_47707,
        din15 => hw_cos_val_8_i_V_10_13_reg_47707,
        din16 => cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg,
        dout => hw_cos_val_8_i_V_10_14_fu_42400_p18);

    get_trig_vals_mux_164_8_1_1_U476 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_11_13_reg_47726,
        din1 => hw_cos_val_8_i_V_11_13_reg_47726,
        din2 => hw_cos_val_8_i_V_11_13_reg_47726,
        din3 => hw_cos_val_8_i_V_11_13_reg_47726,
        din4 => hw_cos_val_8_i_V_11_13_reg_47726,
        din5 => hw_cos_val_8_i_V_11_13_reg_47726,
        din6 => hw_cos_val_8_i_V_11_13_reg_47726,
        din7 => hw_cos_val_8_i_V_11_13_reg_47726,
        din8 => hw_cos_val_8_i_V_11_13_reg_47726,
        din9 => hw_cos_val_8_i_V_11_13_reg_47726,
        din10 => hw_cos_val_8_i_V_11_13_reg_47726,
        din11 => sext_ln647_15_fu_42166_p1,
        din12 => hw_cos_val_8_i_V_11_13_reg_47726,
        din13 => hw_cos_val_8_i_V_11_13_reg_47726,
        din14 => hw_cos_val_8_i_V_11_13_reg_47726,
        din15 => hw_cos_val_8_i_V_11_13_reg_47726,
        din16 => cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg,
        dout => hw_cos_val_8_i_V_11_14_fu_42423_p18);

    get_trig_vals_mux_164_8_1_1_U477 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_12_13_reg_47745,
        din1 => hw_cos_val_8_i_V_12_13_reg_47745,
        din2 => hw_cos_val_8_i_V_12_13_reg_47745,
        din3 => hw_cos_val_8_i_V_12_13_reg_47745,
        din4 => hw_cos_val_8_i_V_12_13_reg_47745,
        din5 => hw_cos_val_8_i_V_12_13_reg_47745,
        din6 => hw_cos_val_8_i_V_12_13_reg_47745,
        din7 => hw_cos_val_8_i_V_12_13_reg_47745,
        din8 => hw_cos_val_8_i_V_12_13_reg_47745,
        din9 => hw_cos_val_8_i_V_12_13_reg_47745,
        din10 => hw_cos_val_8_i_V_12_13_reg_47745,
        din11 => hw_cos_val_8_i_V_12_13_reg_47745,
        din12 => sext_ln647_15_fu_42166_p1,
        din13 => hw_cos_val_8_i_V_12_13_reg_47745,
        din14 => hw_cos_val_8_i_V_12_13_reg_47745,
        din15 => hw_cos_val_8_i_V_12_13_reg_47745,
        din16 => cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg,
        dout => hw_cos_val_8_i_V_12_14_fu_42446_p18);

    get_trig_vals_mux_164_8_1_1_U478 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_13_13_reg_47764,
        din1 => hw_cos_val_8_i_V_13_13_reg_47764,
        din2 => hw_cos_val_8_i_V_13_13_reg_47764,
        din3 => hw_cos_val_8_i_V_13_13_reg_47764,
        din4 => hw_cos_val_8_i_V_13_13_reg_47764,
        din5 => hw_cos_val_8_i_V_13_13_reg_47764,
        din6 => hw_cos_val_8_i_V_13_13_reg_47764,
        din7 => hw_cos_val_8_i_V_13_13_reg_47764,
        din8 => hw_cos_val_8_i_V_13_13_reg_47764,
        din9 => hw_cos_val_8_i_V_13_13_reg_47764,
        din10 => hw_cos_val_8_i_V_13_13_reg_47764,
        din11 => hw_cos_val_8_i_V_13_13_reg_47764,
        din12 => hw_cos_val_8_i_V_13_13_reg_47764,
        din13 => sext_ln647_15_fu_42166_p1,
        din14 => hw_cos_val_8_i_V_13_13_reg_47764,
        din15 => hw_cos_val_8_i_V_13_13_reg_47764,
        din16 => cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg,
        dout => hw_cos_val_8_i_V_13_14_fu_42469_p18);

    get_trig_vals_mux_164_8_1_1_U479 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_14_13_reg_47783,
        din1 => hw_cos_val_8_i_V_14_13_reg_47783,
        din2 => hw_cos_val_8_i_V_14_13_reg_47783,
        din3 => hw_cos_val_8_i_V_14_13_reg_47783,
        din4 => hw_cos_val_8_i_V_14_13_reg_47783,
        din5 => hw_cos_val_8_i_V_14_13_reg_47783,
        din6 => hw_cos_val_8_i_V_14_13_reg_47783,
        din7 => hw_cos_val_8_i_V_14_13_reg_47783,
        din8 => hw_cos_val_8_i_V_14_13_reg_47783,
        din9 => hw_cos_val_8_i_V_14_13_reg_47783,
        din10 => hw_cos_val_8_i_V_14_13_reg_47783,
        din11 => hw_cos_val_8_i_V_14_13_reg_47783,
        din12 => hw_cos_val_8_i_V_14_13_reg_47783,
        din13 => hw_cos_val_8_i_V_14_13_reg_47783,
        din14 => sext_ln647_15_fu_42166_p1,
        din15 => hw_cos_val_8_i_V_14_13_reg_47783,
        din16 => cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg,
        dout => hw_cos_val_8_i_V_14_14_fu_42492_p18);

    get_trig_vals_mux_164_8_1_1_U480 : component get_trig_vals_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => hw_cos_val_8_i_V_15_13_reg_47802,
        din1 => hw_cos_val_8_i_V_15_13_reg_47802,
        din2 => hw_cos_val_8_i_V_15_13_reg_47802,
        din3 => hw_cos_val_8_i_V_15_13_reg_47802,
        din4 => hw_cos_val_8_i_V_15_13_reg_47802,
        din5 => hw_cos_val_8_i_V_15_13_reg_47802,
        din6 => hw_cos_val_8_i_V_15_13_reg_47802,
        din7 => hw_cos_val_8_i_V_15_13_reg_47802,
        din8 => hw_cos_val_8_i_V_15_13_reg_47802,
        din9 => hw_cos_val_8_i_V_15_13_reg_47802,
        din10 => hw_cos_val_8_i_V_15_13_reg_47802,
        din11 => hw_cos_val_8_i_V_15_13_reg_47802,
        din12 => hw_cos_val_8_i_V_15_13_reg_47802,
        din13 => hw_cos_val_8_i_V_15_13_reg_47802,
        din14 => hw_cos_val_8_i_V_15_13_reg_47802,
        din15 => sext_ln647_15_fu_42166_p1,
        din16 => cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg,
        dout => hw_cos_val_8_i_V_15_14_fu_42515_p18);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_0_1_reg_4061_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_0_1_reg_4061 <= cos_tables_low_V_1_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_A) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_B) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_D) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_E) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_F) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_0_1_reg_4061 <= cos_tables_low_V_0_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_0_1_reg_4061 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_0_1_reg_4061;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_10_1_reg_3691_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_A) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_10_1_reg_3691 <= cos_tables_low_V_1_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_B) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_D) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_E) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_F) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_10_1_reg_3691 <= cos_tables_low_V_0_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_10_1_reg_3691 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_10_1_reg_3691;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_11_1_reg_3654_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_B) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_11_1_reg_3654 <= cos_tables_low_V_1_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_A) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_D) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_E) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_F) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_11_1_reg_3654 <= cos_tables_low_V_0_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_11_1_reg_3654 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_11_1_reg_3654;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_12_1_reg_3617_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_12_1_reg_3617 <= cos_tables_low_V_1_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_A) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_B) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_D) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_E) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_F) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_12_1_reg_3617 <= cos_tables_low_V_0_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_12_1_reg_3617 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_12_1_reg_3617;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_13_1_reg_3580_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_D) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_13_1_reg_3580 <= cos_tables_low_V_1_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_A) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_B) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_E) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_F) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_13_1_reg_3580 <= cos_tables_low_V_0_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_13_1_reg_3580 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_13_1_reg_3580;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_14_1_reg_3543_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_E) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_14_1_reg_3543 <= cos_tables_low_V_1_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_A) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_B) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_D) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_F) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_14_1_reg_3543 <= cos_tables_low_V_0_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_14_1_reg_3543 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_14_1_reg_3543;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_15_1_reg_3506_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_A) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_B) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_D) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_E) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_15_1_reg_3506 <= cos_tables_low_V_0_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_F) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_15_1_reg_3506 <= cos_tables_low_V_1_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_15_1_reg_3506 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_15_1_reg_3506;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_1_1_reg_4024_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_1_1_reg_4024 <= cos_tables_low_V_1_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_A) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_B) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_D) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_E) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_F) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_1_1_reg_4024 <= cos_tables_low_V_0_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_1_1_reg_4024 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_1_1_reg_4024;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_2_1_reg_3987_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_2_1_reg_3987 <= cos_tables_low_V_1_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_A) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_B) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_D) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_E) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_F) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_2_1_reg_3987 <= cos_tables_low_V_0_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_2_1_reg_3987 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_2_1_reg_3987;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_3_1_reg_3950_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_3_1_reg_3950 <= cos_tables_low_V_1_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_A) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_B) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_D) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_E) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_F) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_3_1_reg_3950 <= cos_tables_low_V_0_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_3_1_reg_3950 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_3_1_reg_3950;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_4_1_reg_3913_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_4_1_reg_3913 <= cos_tables_low_V_1_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_A) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_B) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_D) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_E) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_F) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_4_1_reg_3913 <= cos_tables_low_V_0_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_4_1_reg_3913 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_4_1_reg_3913;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_5_1_reg_3876_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_5_1_reg_3876 <= cos_tables_low_V_1_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_A) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_B) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_D) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_E) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_F) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_5_1_reg_3876 <= cos_tables_low_V_0_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_5_1_reg_3876 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_5_1_reg_3876;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_6_1_reg_3839_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_6_1_reg_3839 <= cos_tables_low_V_1_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_A) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_B) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_D) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_E) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_F) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_6_1_reg_3839 <= cos_tables_low_V_0_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_6_1_reg_3839 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_6_1_reg_3839;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_7_1_reg_3802_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_7_1_reg_3802 <= cos_tables_low_V_1_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_A) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_B) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_D) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_E) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_F) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_7_1_reg_3802 <= cos_tables_low_V_0_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_7_1_reg_3802 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_7_1_reg_3802;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_8_1_reg_3765_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_8_1_reg_3765 <= cos_tables_low_V_1_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_A) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_B) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_D) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_E) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_F) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_8_1_reg_3765 <= cos_tables_low_V_0_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_8_1_reg_3765 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_8_1_reg_3765;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_9_1_reg_3728_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_9_1_reg_3728 <= cos_tables_low_V_1_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_A) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_B) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_D) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_E) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_1_V_read_reg_42818 = ap_const_lv4_F) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_9_1_reg_3728 <= cos_tables_low_V_0_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_9_1_reg_3728 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_9_1_reg_3728;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_0_1_reg_2621_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_0_1_reg_2621 <= sin_tables_low_V_1_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_A) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_B) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_D) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_E) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_F) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_0_1_reg_2621 <= sin_tables_low_V_0_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_0_1_reg_2621 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_0_1_reg_2621;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_10_1_reg_2251_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_A) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_10_1_reg_2251 <= sin_tables_low_V_1_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_B) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_D) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_E) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_F) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_10_1_reg_2251 <= sin_tables_low_V_0_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_10_1_reg_2251 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_10_1_reg_2251;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_11_1_reg_2214_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_B) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_11_1_reg_2214 <= sin_tables_low_V_1_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_A) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_D) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_E) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_F) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_11_1_reg_2214 <= sin_tables_low_V_0_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_11_1_reg_2214 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_11_1_reg_2214;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_12_1_reg_2177_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_12_1_reg_2177 <= sin_tables_low_V_1_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_A) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_B) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_D) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_E) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_F) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_12_1_reg_2177 <= sin_tables_low_V_0_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_12_1_reg_2177 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_12_1_reg_2177;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_13_1_reg_2140_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_D) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_13_1_reg_2140 <= sin_tables_low_V_1_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_A) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_B) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_E) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_F) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_13_1_reg_2140 <= sin_tables_low_V_0_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_13_1_reg_2140 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_13_1_reg_2140;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_14_1_reg_2103_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_E) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_14_1_reg_2103 <= sin_tables_low_V_1_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_A) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_B) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_D) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_F) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_14_1_reg_2103 <= sin_tables_low_V_0_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_14_1_reg_2103 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_14_1_reg_2103;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_15_1_reg_2066_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_A) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_B) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_D) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_E) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_15_1_reg_2066 <= sin_tables_low_V_0_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_F) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_15_1_reg_2066 <= sin_tables_low_V_1_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_15_1_reg_2066 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_15_1_reg_2066;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_1_1_reg_2584_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_1_1_reg_2584 <= sin_tables_low_V_1_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_A) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_B) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_D) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_E) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_F) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_1_1_reg_2584 <= sin_tables_low_V_0_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_1_1_reg_2584 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_1_1_reg_2584;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_2_1_reg_2547_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_2_1_reg_2547 <= sin_tables_low_V_1_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_A) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_B) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_D) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_E) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_F) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_2_1_reg_2547 <= sin_tables_low_V_0_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_2_1_reg_2547 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_2_1_reg_2547;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_3_1_reg_2510_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_3_1_reg_2510 <= sin_tables_low_V_1_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_A) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_B) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_D) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_E) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_F) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_3_1_reg_2510 <= sin_tables_low_V_0_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_3_1_reg_2510 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_3_1_reg_2510;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_4_1_reg_2473_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_4_1_reg_2473 <= sin_tables_low_V_1_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_A) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_B) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_D) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_E) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_F) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_4_1_reg_2473 <= sin_tables_low_V_0_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_4_1_reg_2473 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_4_1_reg_2473;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_5_1_reg_2436_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_5_1_reg_2436 <= sin_tables_low_V_1_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_A) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_B) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_D) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_E) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_F) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_5_1_reg_2436 <= sin_tables_low_V_0_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_5_1_reg_2436 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_5_1_reg_2436;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_6_1_reg_2399_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_6_1_reg_2399 <= sin_tables_low_V_1_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_A) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_B) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_D) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_E) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_F) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_6_1_reg_2399 <= sin_tables_low_V_0_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_6_1_reg_2399 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_6_1_reg_2399;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_7_1_reg_2362_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_7_1_reg_2362 <= sin_tables_low_V_1_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_A) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_B) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_D) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_E) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_F) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_7_1_reg_2362 <= sin_tables_low_V_0_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_7_1_reg_2362 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_7_1_reg_2362;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_8_1_reg_2325_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_8_1_reg_2325 <= sin_tables_low_V_1_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_A) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_B) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_D) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_E) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_F) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_8_1_reg_2325 <= sin_tables_low_V_0_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_8_1_reg_2325 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_8_1_reg_2325;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_9_1_reg_2288_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_9_1_reg_2288 <= sin_tables_low_V_1_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_A) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_B) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_D) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_E) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_1_V_read_reg_43183 = ap_const_lv4_F) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_9_1_reg_2288 <= sin_tables_low_V_0_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_9_1_reg_2288 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_9_1_reg_2288;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_0_3_reg_7406_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_0_3_reg_7406 <= cos_tables_low_V_3_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_0_3_reg_7406 <= ap_phi_mux_hw_cos_val_16_i_V_0_2_phi_fu_4896_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_0_3_reg_7406 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_0_3_reg_7406;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_10_3_reg_6886_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_10_3_reg_6886 <= cos_tables_low_V_3_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_10_3_reg_6886 <= ap_phi_mux_hw_cos_val_16_i_V_10_2_phi_fu_4366_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_10_3_reg_6886 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_10_3_reg_6886;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_11_3_reg_6834_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_11_3_reg_6834 <= cos_tables_low_V_3_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_11_3_reg_6834 <= ap_phi_mux_hw_cos_val_16_i_V_11_2_phi_fu_4313_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_11_3_reg_6834 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_11_3_reg_6834;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_12_3_reg_6782_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_12_3_reg_6782 <= cos_tables_low_V_3_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_12_3_reg_6782 <= ap_phi_mux_hw_cos_val_16_i_V_12_2_phi_fu_4260_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_12_3_reg_6782 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_12_3_reg_6782;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_13_3_reg_6730_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_13_3_reg_6730 <= cos_tables_low_V_3_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_13_3_reg_6730 <= ap_phi_mux_hw_cos_val_16_i_V_13_2_phi_fu_4207_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_13_3_reg_6730 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_13_3_reg_6730;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_14_3_reg_6678_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_14_3_reg_6678 <= cos_tables_low_V_3_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_14_3_reg_6678 <= ap_phi_mux_hw_cos_val_16_i_V_14_2_phi_fu_4154_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_14_3_reg_6678 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_14_3_reg_6678;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_15_3_reg_6626_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_15_3_reg_6626 <= ap_phi_mux_hw_cos_val_16_i_V_15_2_phi_fu_4101_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_15_3_reg_6626 <= cos_tables_low_V_3_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_15_3_reg_6626 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_15_3_reg_6626;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_1_3_reg_7354_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_1_3_reg_7354 <= cos_tables_low_V_3_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_1_3_reg_7354 <= ap_phi_mux_hw_cos_val_16_i_V_1_2_phi_fu_4843_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_1_3_reg_7354 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_1_3_reg_7354;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_2_3_reg_7302_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_2_3_reg_7302 <= cos_tables_low_V_3_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_2_3_reg_7302 <= ap_phi_mux_hw_cos_val_16_i_V_2_2_phi_fu_4790_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_2_3_reg_7302 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_2_3_reg_7302;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_3_3_reg_7250_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_3_3_reg_7250 <= cos_tables_low_V_3_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_3_3_reg_7250 <= ap_phi_mux_hw_cos_val_16_i_V_3_2_phi_fu_4737_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_3_3_reg_7250 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_3_3_reg_7250;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_4_3_reg_7198_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_4_3_reg_7198 <= cos_tables_low_V_3_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_4_3_reg_7198 <= ap_phi_mux_hw_cos_val_16_i_V_4_2_phi_fu_4684_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_4_3_reg_7198 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_4_3_reg_7198;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_5_3_reg_7146_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_5_3_reg_7146 <= cos_tables_low_V_3_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_5_3_reg_7146 <= ap_phi_mux_hw_cos_val_16_i_V_5_2_phi_fu_4631_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_5_3_reg_7146 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_5_3_reg_7146;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_6_3_reg_7094_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_6_3_reg_7094 <= cos_tables_low_V_3_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_6_3_reg_7094 <= ap_phi_mux_hw_cos_val_16_i_V_6_2_phi_fu_4578_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_6_3_reg_7094 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_6_3_reg_7094;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_7_3_reg_7042_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_7_3_reg_7042 <= cos_tables_low_V_3_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_7_3_reg_7042 <= ap_phi_mux_hw_cos_val_16_i_V_7_2_phi_fu_4525_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_7_3_reg_7042 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_7_3_reg_7042;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_8_3_reg_6990_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_8_3_reg_6990 <= cos_tables_low_V_3_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_8_3_reg_6990 <= ap_phi_mux_hw_cos_val_16_i_V_8_2_phi_fu_4472_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_8_3_reg_6990 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_8_3_reg_6990;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_9_3_reg_6938_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_9_3_reg_6938 <= cos_tables_low_V_3_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_9_3_reg_6938 <= ap_phi_mux_hw_cos_val_16_i_V_9_2_phi_fu_4419_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_9_3_reg_6938 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_9_3_reg_6938;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_0_3_reg_5726_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_0_3_reg_5726 <= sin_tables_low_V_3_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_0_3_reg_5726 <= ap_phi_mux_hw_sin_val_16_i_V_0_2_phi_fu_3456_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_0_3_reg_5726 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_0_3_reg_5726;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_10_3_reg_5206_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_10_3_reg_5206 <= sin_tables_low_V_3_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_10_3_reg_5206 <= ap_phi_mux_hw_sin_val_16_i_V_10_2_phi_fu_2926_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_10_3_reg_5206 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_10_3_reg_5206;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_11_3_reg_5154_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_11_3_reg_5154 <= sin_tables_low_V_3_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_11_3_reg_5154 <= ap_phi_mux_hw_sin_val_16_i_V_11_2_phi_fu_2873_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_11_3_reg_5154 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_11_3_reg_5154;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_12_3_reg_5102_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_12_3_reg_5102 <= sin_tables_low_V_3_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_12_3_reg_5102 <= ap_phi_mux_hw_sin_val_16_i_V_12_2_phi_fu_2820_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_12_3_reg_5102 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_12_3_reg_5102;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_13_3_reg_5050_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_13_3_reg_5050 <= sin_tables_low_V_3_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_13_3_reg_5050 <= ap_phi_mux_hw_sin_val_16_i_V_13_2_phi_fu_2767_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_13_3_reg_5050 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_13_3_reg_5050;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_14_3_reg_4998_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_14_3_reg_4998 <= sin_tables_low_V_3_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_14_3_reg_4998 <= ap_phi_mux_hw_sin_val_16_i_V_14_2_phi_fu_2714_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_14_3_reg_4998 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_14_3_reg_4998;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_15_3_reg_4946_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_15_3_reg_4946 <= ap_phi_mux_hw_sin_val_16_i_V_15_2_phi_fu_2661_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_15_3_reg_4946 <= sin_tables_low_V_3_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_15_3_reg_4946 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_15_3_reg_4946;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_1_3_reg_5674_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_1_3_reg_5674 <= sin_tables_low_V_3_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_1_3_reg_5674 <= ap_phi_mux_hw_sin_val_16_i_V_1_2_phi_fu_3403_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_1_3_reg_5674 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_1_3_reg_5674;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_2_3_reg_5622_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_2_3_reg_5622 <= sin_tables_low_V_3_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_2_3_reg_5622 <= ap_phi_mux_hw_sin_val_16_i_V_2_2_phi_fu_3350_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_2_3_reg_5622 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_2_3_reg_5622;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_3_3_reg_5570_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_3_3_reg_5570 <= sin_tables_low_V_3_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_3_3_reg_5570 <= ap_phi_mux_hw_sin_val_16_i_V_3_2_phi_fu_3297_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_3_3_reg_5570 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_3_3_reg_5570;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_4_3_reg_5518_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_4_3_reg_5518 <= sin_tables_low_V_3_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_4_3_reg_5518 <= ap_phi_mux_hw_sin_val_16_i_V_4_2_phi_fu_3244_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_4_3_reg_5518 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_4_3_reg_5518;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_5_3_reg_5466_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_5_3_reg_5466 <= sin_tables_low_V_3_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_5_3_reg_5466 <= ap_phi_mux_hw_sin_val_16_i_V_5_2_phi_fu_3191_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_5_3_reg_5466 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_5_3_reg_5466;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_6_3_reg_5414_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_6_3_reg_5414 <= sin_tables_low_V_3_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_6_3_reg_5414 <= ap_phi_mux_hw_sin_val_16_i_V_6_2_phi_fu_3138_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_6_3_reg_5414 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_6_3_reg_5414;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_7_3_reg_5362_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_7_3_reg_5362 <= sin_tables_low_V_3_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_7_3_reg_5362 <= ap_phi_mux_hw_sin_val_16_i_V_7_2_phi_fu_3085_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_7_3_reg_5362 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_7_3_reg_5362;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_8_3_reg_5310_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_8_3_reg_5310 <= sin_tables_low_V_3_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_8_3_reg_5310 <= ap_phi_mux_hw_sin_val_16_i_V_8_2_phi_fu_3032_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_8_3_reg_5310 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_8_3_reg_5310;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_9_3_reg_5258_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_9_3_reg_5258 <= sin_tables_low_V_3_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_9_3_reg_5258 <= ap_phi_mux_hw_sin_val_16_i_V_9_2_phi_fu_2979_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_9_3_reg_5258 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_9_3_reg_5258;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_0_5_reg_10766_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_0_5_reg_10766 <= cos_tables_low_V_5_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_0_5_reg_10766 <= ap_phi_mux_hw_cos_val_16_i_V_0_4_phi_fu_8256_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_0_5_reg_10766 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_0_5_reg_10766;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_10_5_reg_10246_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_10_5_reg_10246 <= cos_tables_low_V_5_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_10_5_reg_10246 <= ap_phi_mux_hw_cos_val_16_i_V_10_4_phi_fu_7726_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_10_5_reg_10246 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_10_5_reg_10246;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_11_5_reg_10194_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_11_5_reg_10194 <= cos_tables_low_V_5_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_11_5_reg_10194 <= ap_phi_mux_hw_cos_val_16_i_V_11_4_phi_fu_7673_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_11_5_reg_10194 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_11_5_reg_10194;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_12_5_reg_10142_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_12_5_reg_10142 <= cos_tables_low_V_5_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_12_5_reg_10142 <= ap_phi_mux_hw_cos_val_16_i_V_12_4_phi_fu_7620_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_12_5_reg_10142 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_12_5_reg_10142;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_13_5_reg_10090_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_13_5_reg_10090 <= cos_tables_low_V_5_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_13_5_reg_10090 <= ap_phi_mux_hw_cos_val_16_i_V_13_4_phi_fu_7567_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_13_5_reg_10090 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_13_5_reg_10090;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_14_5_reg_10038_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_14_5_reg_10038 <= cos_tables_low_V_5_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_14_5_reg_10038 <= ap_phi_mux_hw_cos_val_16_i_V_14_4_phi_fu_7514_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_14_5_reg_10038 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_14_5_reg_10038;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_15_5_reg_9986_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_15_5_reg_9986 <= ap_phi_mux_hw_cos_val_16_i_V_15_4_phi_fu_7461_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_15_5_reg_9986 <= cos_tables_low_V_5_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_15_5_reg_9986 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_15_5_reg_9986;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_1_5_reg_10714_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_1_5_reg_10714 <= cos_tables_low_V_5_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_1_5_reg_10714 <= ap_phi_mux_hw_cos_val_16_i_V_1_4_phi_fu_8203_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_1_5_reg_10714 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_1_5_reg_10714;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_2_5_reg_10662_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_2_5_reg_10662 <= cos_tables_low_V_5_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_2_5_reg_10662 <= ap_phi_mux_hw_cos_val_16_i_V_2_4_phi_fu_8150_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_2_5_reg_10662 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_2_5_reg_10662;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_3_5_reg_10610_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_3_5_reg_10610 <= cos_tables_low_V_5_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_3_5_reg_10610 <= ap_phi_mux_hw_cos_val_16_i_V_3_4_phi_fu_8097_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_3_5_reg_10610 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_3_5_reg_10610;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_4_5_reg_10558_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_4_5_reg_10558 <= cos_tables_low_V_5_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_4_5_reg_10558 <= ap_phi_mux_hw_cos_val_16_i_V_4_4_phi_fu_8044_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_4_5_reg_10558 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_4_5_reg_10558;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_5_5_reg_10506_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_5_5_reg_10506 <= cos_tables_low_V_5_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_5_5_reg_10506 <= ap_phi_mux_hw_cos_val_16_i_V_5_4_phi_fu_7991_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_5_5_reg_10506 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_5_5_reg_10506;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_6_5_reg_10454_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_6_5_reg_10454 <= cos_tables_low_V_5_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_6_5_reg_10454 <= ap_phi_mux_hw_cos_val_16_i_V_6_4_phi_fu_7938_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_6_5_reg_10454 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_6_5_reg_10454;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_7_5_reg_10402_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_7_5_reg_10402 <= cos_tables_low_V_5_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_7_5_reg_10402 <= ap_phi_mux_hw_cos_val_16_i_V_7_4_phi_fu_7885_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_7_5_reg_10402 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_7_5_reg_10402;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_8_5_reg_10350_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_8_5_reg_10350 <= cos_tables_low_V_5_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_8_5_reg_10350 <= ap_phi_mux_hw_cos_val_16_i_V_8_4_phi_fu_7832_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_8_5_reg_10350 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_8_5_reg_10350;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_9_5_reg_10298_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_9_5_reg_10298 <= cos_tables_low_V_5_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_9_5_reg_10298 <= ap_phi_mux_hw_cos_val_16_i_V_9_4_phi_fu_7779_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_9_5_reg_10298 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_9_5_reg_10298;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_0_5_reg_9086_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_0_5_reg_9086 <= sin_tables_low_V_5_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_0_5_reg_9086 <= ap_phi_mux_hw_sin_val_16_i_V_0_4_phi_fu_6576_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_0_5_reg_9086 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_0_5_reg_9086;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_10_5_reg_8566_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_10_5_reg_8566 <= sin_tables_low_V_5_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_10_5_reg_8566 <= ap_phi_mux_hw_sin_val_16_i_V_10_4_phi_fu_6046_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_10_5_reg_8566 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_10_5_reg_8566;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_11_5_reg_8514_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_11_5_reg_8514 <= sin_tables_low_V_5_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_11_5_reg_8514 <= ap_phi_mux_hw_sin_val_16_i_V_11_4_phi_fu_5993_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_11_5_reg_8514 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_11_5_reg_8514;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_12_5_reg_8462_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_12_5_reg_8462 <= sin_tables_low_V_5_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_12_5_reg_8462 <= ap_phi_mux_hw_sin_val_16_i_V_12_4_phi_fu_5940_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_12_5_reg_8462 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_12_5_reg_8462;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_13_5_reg_8410_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_13_5_reg_8410 <= sin_tables_low_V_5_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_13_5_reg_8410 <= ap_phi_mux_hw_sin_val_16_i_V_13_4_phi_fu_5887_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_13_5_reg_8410 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_13_5_reg_8410;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_14_5_reg_8358_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_14_5_reg_8358 <= sin_tables_low_V_5_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_14_5_reg_8358 <= ap_phi_mux_hw_sin_val_16_i_V_14_4_phi_fu_5834_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_14_5_reg_8358 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_14_5_reg_8358;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_15_5_reg_8306_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_15_5_reg_8306 <= ap_phi_mux_hw_sin_val_16_i_V_15_4_phi_fu_5781_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_15_5_reg_8306 <= sin_tables_low_V_5_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_15_5_reg_8306 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_15_5_reg_8306;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_1_5_reg_9034_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_1_5_reg_9034 <= sin_tables_low_V_5_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_1_5_reg_9034 <= ap_phi_mux_hw_sin_val_16_i_V_1_4_phi_fu_6523_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_1_5_reg_9034 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_1_5_reg_9034;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_2_5_reg_8982_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_2_5_reg_8982 <= sin_tables_low_V_5_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_2_5_reg_8982 <= ap_phi_mux_hw_sin_val_16_i_V_2_4_phi_fu_6470_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_2_5_reg_8982 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_2_5_reg_8982;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_3_5_reg_8930_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_3_5_reg_8930 <= sin_tables_low_V_5_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_3_5_reg_8930 <= ap_phi_mux_hw_sin_val_16_i_V_3_4_phi_fu_6417_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_3_5_reg_8930 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_3_5_reg_8930;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_4_5_reg_8878_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_4_5_reg_8878 <= sin_tables_low_V_5_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_4_5_reg_8878 <= ap_phi_mux_hw_sin_val_16_i_V_4_4_phi_fu_6364_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_4_5_reg_8878 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_4_5_reg_8878;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_5_5_reg_8826_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_5_5_reg_8826 <= sin_tables_low_V_5_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_5_5_reg_8826 <= ap_phi_mux_hw_sin_val_16_i_V_5_4_phi_fu_6311_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_5_5_reg_8826 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_5_5_reg_8826;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_6_5_reg_8774_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_6_5_reg_8774 <= sin_tables_low_V_5_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_6_5_reg_8774 <= ap_phi_mux_hw_sin_val_16_i_V_6_4_phi_fu_6258_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_6_5_reg_8774 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_6_5_reg_8774;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_7_5_reg_8722_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_7_5_reg_8722 <= sin_tables_low_V_5_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_7_5_reg_8722 <= ap_phi_mux_hw_sin_val_16_i_V_7_4_phi_fu_6205_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_7_5_reg_8722 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_7_5_reg_8722;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_8_5_reg_8670_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_8_5_reg_8670 <= sin_tables_low_V_5_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_8_5_reg_8670 <= ap_phi_mux_hw_sin_val_16_i_V_8_4_phi_fu_6152_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_8_5_reg_8670 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_8_5_reg_8670;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_9_5_reg_8618_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_9_5_reg_8618 <= sin_tables_low_V_5_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_9_5_reg_8618 <= ap_phi_mux_hw_sin_val_16_i_V_9_4_phi_fu_6099_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_9_5_reg_8618 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_9_5_reg_8618;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_0_7_reg_14126_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_0_7_reg_14126 <= cos_tables_low_V_7_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_0_7_reg_14126 <= ap_phi_mux_hw_cos_val_16_i_V_0_6_phi_fu_11616_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_0_7_reg_14126 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_0_7_reg_14126;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_10_7_reg_13606_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_10_7_reg_13606 <= cos_tables_low_V_7_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_10_7_reg_13606 <= ap_phi_mux_hw_cos_val_16_i_V_10_6_phi_fu_11086_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_10_7_reg_13606 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_10_7_reg_13606;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_11_7_reg_13554_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_11_7_reg_13554 <= cos_tables_low_V_7_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_11_7_reg_13554 <= ap_phi_mux_hw_cos_val_16_i_V_11_6_phi_fu_11033_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_11_7_reg_13554 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_11_7_reg_13554;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_12_7_reg_13502_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_12_7_reg_13502 <= cos_tables_low_V_7_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_12_7_reg_13502 <= ap_phi_mux_hw_cos_val_16_i_V_12_6_phi_fu_10980_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_12_7_reg_13502 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_12_7_reg_13502;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_13_7_reg_13450_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_13_7_reg_13450 <= cos_tables_low_V_7_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_13_7_reg_13450 <= ap_phi_mux_hw_cos_val_16_i_V_13_6_phi_fu_10927_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_13_7_reg_13450 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_13_7_reg_13450;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_14_7_reg_13398_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_14_7_reg_13398 <= cos_tables_low_V_7_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_14_7_reg_13398 <= ap_phi_mux_hw_cos_val_16_i_V_14_6_phi_fu_10874_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_14_7_reg_13398 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_14_7_reg_13398;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_15_7_reg_13346_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_15_7_reg_13346 <= ap_phi_mux_hw_cos_val_16_i_V_15_6_phi_fu_10821_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_15_7_reg_13346 <= cos_tables_low_V_7_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_15_7_reg_13346 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_15_7_reg_13346;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_1_7_reg_14074_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_1_7_reg_14074 <= cos_tables_low_V_7_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_1_7_reg_14074 <= ap_phi_mux_hw_cos_val_16_i_V_1_6_phi_fu_11563_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_1_7_reg_14074 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_1_7_reg_14074;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_2_7_reg_14022_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_2_7_reg_14022 <= cos_tables_low_V_7_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_2_7_reg_14022 <= ap_phi_mux_hw_cos_val_16_i_V_2_6_phi_fu_11510_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_2_7_reg_14022 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_2_7_reg_14022;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_3_7_reg_13970_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_3_7_reg_13970 <= cos_tables_low_V_7_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_3_7_reg_13970 <= ap_phi_mux_hw_cos_val_16_i_V_3_6_phi_fu_11457_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_3_7_reg_13970 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_3_7_reg_13970;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_4_7_reg_13918_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_4_7_reg_13918 <= cos_tables_low_V_7_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_4_7_reg_13918 <= ap_phi_mux_hw_cos_val_16_i_V_4_6_phi_fu_11404_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_4_7_reg_13918 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_4_7_reg_13918;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_5_7_reg_13866_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_5_7_reg_13866 <= cos_tables_low_V_7_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_5_7_reg_13866 <= ap_phi_mux_hw_cos_val_16_i_V_5_6_phi_fu_11351_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_5_7_reg_13866 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_5_7_reg_13866;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_6_7_reg_13814_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_6_7_reg_13814 <= cos_tables_low_V_7_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_6_7_reg_13814 <= ap_phi_mux_hw_cos_val_16_i_V_6_6_phi_fu_11298_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_6_7_reg_13814 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_6_7_reg_13814;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_7_7_reg_13762_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_7_7_reg_13762 <= cos_tables_low_V_7_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_7_7_reg_13762 <= ap_phi_mux_hw_cos_val_16_i_V_7_6_phi_fu_11245_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_7_7_reg_13762 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_7_7_reg_13762;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_8_7_reg_13710_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_8_7_reg_13710 <= cos_tables_low_V_7_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_8_7_reg_13710 <= ap_phi_mux_hw_cos_val_16_i_V_8_6_phi_fu_11192_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_8_7_reg_13710 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_8_7_reg_13710;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_9_7_reg_13658_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_9_7_reg_13658 <= cos_tables_low_V_7_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_9_7_reg_13658 <= ap_phi_mux_hw_cos_val_16_i_V_9_6_phi_fu_11139_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_9_7_reg_13658 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_9_7_reg_13658;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_0_7_reg_12446_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_0_7_reg_12446 <= sin_tables_low_V_7_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_0_7_reg_12446 <= ap_phi_mux_hw_sin_val_16_i_V_0_6_phi_fu_9936_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_0_7_reg_12446 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_0_7_reg_12446;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_10_7_reg_11926_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_10_7_reg_11926 <= sin_tables_low_V_7_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_10_7_reg_11926 <= ap_phi_mux_hw_sin_val_16_i_V_10_6_phi_fu_9406_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_10_7_reg_11926 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_10_7_reg_11926;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_11_7_reg_11874_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_11_7_reg_11874 <= sin_tables_low_V_7_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_11_7_reg_11874 <= ap_phi_mux_hw_sin_val_16_i_V_11_6_phi_fu_9353_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_11_7_reg_11874 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_11_7_reg_11874;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_12_7_reg_11822_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_12_7_reg_11822 <= sin_tables_low_V_7_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_12_7_reg_11822 <= ap_phi_mux_hw_sin_val_16_i_V_12_6_phi_fu_9300_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_12_7_reg_11822 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_12_7_reg_11822;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_13_7_reg_11770_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_13_7_reg_11770 <= sin_tables_low_V_7_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_13_7_reg_11770 <= ap_phi_mux_hw_sin_val_16_i_V_13_6_phi_fu_9247_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_13_7_reg_11770 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_13_7_reg_11770;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_14_7_reg_11718_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_14_7_reg_11718 <= sin_tables_low_V_7_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_14_7_reg_11718 <= ap_phi_mux_hw_sin_val_16_i_V_14_6_phi_fu_9194_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_14_7_reg_11718 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_14_7_reg_11718;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_15_7_reg_11666_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_15_7_reg_11666 <= ap_phi_mux_hw_sin_val_16_i_V_15_6_phi_fu_9141_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_15_7_reg_11666 <= sin_tables_low_V_7_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_15_7_reg_11666 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_15_7_reg_11666;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_1_7_reg_12394_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_1_7_reg_12394 <= sin_tables_low_V_7_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_1_7_reg_12394 <= ap_phi_mux_hw_sin_val_16_i_V_1_6_phi_fu_9883_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_1_7_reg_12394 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_1_7_reg_12394;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_2_7_reg_12342_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_2_7_reg_12342 <= sin_tables_low_V_7_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_2_7_reg_12342 <= ap_phi_mux_hw_sin_val_16_i_V_2_6_phi_fu_9830_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_2_7_reg_12342 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_2_7_reg_12342;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_3_7_reg_12290_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_3_7_reg_12290 <= sin_tables_low_V_7_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_3_7_reg_12290 <= ap_phi_mux_hw_sin_val_16_i_V_3_6_phi_fu_9777_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_3_7_reg_12290 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_3_7_reg_12290;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_4_7_reg_12238_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_4_7_reg_12238 <= sin_tables_low_V_7_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_4_7_reg_12238 <= ap_phi_mux_hw_sin_val_16_i_V_4_6_phi_fu_9724_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_4_7_reg_12238 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_4_7_reg_12238;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_5_7_reg_12186_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_5_7_reg_12186 <= sin_tables_low_V_7_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_5_7_reg_12186 <= ap_phi_mux_hw_sin_val_16_i_V_5_6_phi_fu_9671_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_5_7_reg_12186 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_5_7_reg_12186;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_6_7_reg_12134_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_6_7_reg_12134 <= sin_tables_low_V_7_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_6_7_reg_12134 <= ap_phi_mux_hw_sin_val_16_i_V_6_6_phi_fu_9618_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_6_7_reg_12134 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_6_7_reg_12134;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_7_7_reg_12082_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_7_7_reg_12082 <= sin_tables_low_V_7_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_7_7_reg_12082 <= ap_phi_mux_hw_sin_val_16_i_V_7_6_phi_fu_9565_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_7_7_reg_12082 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_7_7_reg_12082;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_8_7_reg_12030_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_8_7_reg_12030 <= sin_tables_low_V_7_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_8_7_reg_12030 <= ap_phi_mux_hw_sin_val_16_i_V_8_6_phi_fu_9512_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_8_7_reg_12030 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_8_7_reg_12030;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_9_7_reg_11978_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_9_7_reg_11978 <= sin_tables_low_V_7_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_9_7_reg_11978 <= ap_phi_mux_hw_sin_val_16_i_V_9_6_phi_fu_9459_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_9_7_reg_11978 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_9_7_reg_11978;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_0_9_reg_17486_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_0_9_reg_17486 <= cos_tables_low_V_9_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_0_9_reg_17486 <= ap_phi_mux_hw_cos_val_16_i_V_0_8_phi_fu_14976_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_0_9_reg_17486 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_0_9_reg_17486;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_10_9_reg_16966_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_10_9_reg_16966 <= cos_tables_low_V_9_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_10_9_reg_16966 <= ap_phi_mux_hw_cos_val_16_i_V_10_8_phi_fu_14446_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_10_9_reg_16966 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_10_9_reg_16966;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_11_9_reg_16914_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_11_9_reg_16914 <= cos_tables_low_V_9_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_11_9_reg_16914 <= ap_phi_mux_hw_cos_val_16_i_V_11_8_phi_fu_14393_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_11_9_reg_16914 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_11_9_reg_16914;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_12_9_reg_16862_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_12_9_reg_16862 <= cos_tables_low_V_9_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_12_9_reg_16862 <= ap_phi_mux_hw_cos_val_16_i_V_12_8_phi_fu_14340_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_12_9_reg_16862 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_12_9_reg_16862;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_13_9_reg_16810_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_13_9_reg_16810 <= cos_tables_low_V_9_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_13_9_reg_16810 <= ap_phi_mux_hw_cos_val_16_i_V_13_8_phi_fu_14287_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_13_9_reg_16810 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_13_9_reg_16810;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_14_9_reg_16758_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_14_9_reg_16758 <= cos_tables_low_V_9_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_14_9_reg_16758 <= ap_phi_mux_hw_cos_val_16_i_V_14_8_phi_fu_14234_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_14_9_reg_16758 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_14_9_reg_16758;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_15_9_reg_16706_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_15_9_reg_16706 <= ap_phi_mux_hw_cos_val_16_i_V_15_8_phi_fu_14181_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_15_9_reg_16706 <= cos_tables_low_V_9_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_15_9_reg_16706 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_15_9_reg_16706;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_1_9_reg_17434_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_1_9_reg_17434 <= cos_tables_low_V_9_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_1_9_reg_17434 <= ap_phi_mux_hw_cos_val_16_i_V_1_8_phi_fu_14923_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_1_9_reg_17434 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_1_9_reg_17434;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_2_9_reg_17382_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_2_9_reg_17382 <= cos_tables_low_V_9_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_2_9_reg_17382 <= ap_phi_mux_hw_cos_val_16_i_V_2_8_phi_fu_14870_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_2_9_reg_17382 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_2_9_reg_17382;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_3_9_reg_17330_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_3_9_reg_17330 <= cos_tables_low_V_9_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_3_9_reg_17330 <= ap_phi_mux_hw_cos_val_16_i_V_3_8_phi_fu_14817_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_3_9_reg_17330 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_3_9_reg_17330;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_4_9_reg_17278_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_4_9_reg_17278 <= cos_tables_low_V_9_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_4_9_reg_17278 <= ap_phi_mux_hw_cos_val_16_i_V_4_8_phi_fu_14764_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_4_9_reg_17278 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_4_9_reg_17278;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_5_9_reg_17226_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_5_9_reg_17226 <= cos_tables_low_V_9_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_5_9_reg_17226 <= ap_phi_mux_hw_cos_val_16_i_V_5_8_phi_fu_14711_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_5_9_reg_17226 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_5_9_reg_17226;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_6_9_reg_17174_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_6_9_reg_17174 <= cos_tables_low_V_9_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_6_9_reg_17174 <= ap_phi_mux_hw_cos_val_16_i_V_6_8_phi_fu_14658_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_6_9_reg_17174 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_6_9_reg_17174;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_7_9_reg_17122_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_7_9_reg_17122 <= cos_tables_low_V_9_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_7_9_reg_17122 <= ap_phi_mux_hw_cos_val_16_i_V_7_8_phi_fu_14605_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_7_9_reg_17122 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_7_9_reg_17122;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_8_9_reg_17070_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_8_9_reg_17070 <= cos_tables_low_V_9_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_8_9_reg_17070 <= ap_phi_mux_hw_cos_val_16_i_V_8_8_phi_fu_14552_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_8_9_reg_17070 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_8_9_reg_17070;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_9_9_reg_17018_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_9_9_reg_17018 <= cos_tables_low_V_9_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_9_9_reg_17018 <= ap_phi_mux_hw_cos_val_16_i_V_9_8_phi_fu_14499_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_9_9_reg_17018 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_9_9_reg_17018;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_0_9_reg_15806_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_0_9_reg_15806 <= sin_tables_low_V_9_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_0_9_reg_15806 <= ap_phi_mux_hw_sin_val_16_i_V_0_8_phi_fu_13296_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_0_9_reg_15806 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_0_9_reg_15806;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_10_9_reg_15286_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_10_9_reg_15286 <= sin_tables_low_V_9_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_10_9_reg_15286 <= ap_phi_mux_hw_sin_val_16_i_V_10_8_phi_fu_12766_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_10_9_reg_15286 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_10_9_reg_15286;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_11_9_reg_15234_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_11_9_reg_15234 <= sin_tables_low_V_9_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_11_9_reg_15234 <= ap_phi_mux_hw_sin_val_16_i_V_11_8_phi_fu_12713_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_11_9_reg_15234 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_11_9_reg_15234;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_12_9_reg_15182_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_12_9_reg_15182 <= sin_tables_low_V_9_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_12_9_reg_15182 <= ap_phi_mux_hw_sin_val_16_i_V_12_8_phi_fu_12660_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_12_9_reg_15182 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_12_9_reg_15182;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_13_9_reg_15130_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_13_9_reg_15130 <= sin_tables_low_V_9_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_13_9_reg_15130 <= ap_phi_mux_hw_sin_val_16_i_V_13_8_phi_fu_12607_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_13_9_reg_15130 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_13_9_reg_15130;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_14_9_reg_15078_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_14_9_reg_15078 <= sin_tables_low_V_9_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_14_9_reg_15078 <= ap_phi_mux_hw_sin_val_16_i_V_14_8_phi_fu_12554_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_14_9_reg_15078 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_14_9_reg_15078;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_15_9_reg_15026_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_15_9_reg_15026 <= ap_phi_mux_hw_sin_val_16_i_V_15_8_phi_fu_12501_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_15_9_reg_15026 <= sin_tables_low_V_9_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_15_9_reg_15026 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_15_9_reg_15026;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_1_9_reg_15754_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_1_9_reg_15754 <= sin_tables_low_V_9_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_1_9_reg_15754 <= ap_phi_mux_hw_sin_val_16_i_V_1_8_phi_fu_13243_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_1_9_reg_15754 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_1_9_reg_15754;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_2_9_reg_15702_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_2_9_reg_15702 <= sin_tables_low_V_9_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_2_9_reg_15702 <= ap_phi_mux_hw_sin_val_16_i_V_2_8_phi_fu_13190_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_2_9_reg_15702 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_2_9_reg_15702;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_3_9_reg_15650_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_3_9_reg_15650 <= sin_tables_low_V_9_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_3_9_reg_15650 <= ap_phi_mux_hw_sin_val_16_i_V_3_8_phi_fu_13137_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_3_9_reg_15650 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_3_9_reg_15650;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_4_9_reg_15598_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_4_9_reg_15598 <= sin_tables_low_V_9_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_4_9_reg_15598 <= ap_phi_mux_hw_sin_val_16_i_V_4_8_phi_fu_13084_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_4_9_reg_15598 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_4_9_reg_15598;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_5_9_reg_15546_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_5_9_reg_15546 <= sin_tables_low_V_9_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_5_9_reg_15546 <= ap_phi_mux_hw_sin_val_16_i_V_5_8_phi_fu_13031_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_5_9_reg_15546 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_5_9_reg_15546;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_6_9_reg_15494_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_6_9_reg_15494 <= sin_tables_low_V_9_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_6_9_reg_15494 <= ap_phi_mux_hw_sin_val_16_i_V_6_8_phi_fu_12978_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_6_9_reg_15494 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_6_9_reg_15494;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_7_9_reg_15442_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_7_9_reg_15442 <= sin_tables_low_V_9_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_7_9_reg_15442 <= ap_phi_mux_hw_sin_val_16_i_V_7_8_phi_fu_12925_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_7_9_reg_15442 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_7_9_reg_15442;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_8_9_reg_15390_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_8_9_reg_15390 <= sin_tables_low_V_9_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_8_9_reg_15390 <= ap_phi_mux_hw_sin_val_16_i_V_8_8_phi_fu_12872_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_8_9_reg_15390 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_8_9_reg_15390;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_9_9_reg_15338_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_9_9_reg_15338 <= sin_tables_low_V_9_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_9_9_reg_15338 <= ap_phi_mux_hw_sin_val_16_i_V_9_8_phi_fu_12819_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_9_9_reg_15338 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_9_9_reg_15338;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_0_11_reg_20846_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_0_11_reg_20846 <= hw_cos_val_16_i_0_V_11_reg_46066;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_0_11_reg_20846 <= ap_phi_mux_hw_cos_val_16_i_V_0_10_phi_fu_18336_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_0_11_reg_20846 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_0_11_reg_20846;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_10_11_reg_20326_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_10_11_reg_20326 <= hw_cos_val_16_i_0_V_11_reg_46066;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_10_11_reg_20326 <= ap_phi_mux_hw_cos_val_16_i_V_10_10_phi_fu_17806_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_10_11_reg_20326 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_10_11_reg_20326;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_11_11_reg_20274_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_11_11_reg_20274 <= hw_cos_val_16_i_0_V_11_reg_46066;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_11_11_reg_20274 <= ap_phi_mux_hw_cos_val_16_i_V_11_10_phi_fu_17753_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_11_11_reg_20274 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_11_11_reg_20274;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_12_11_reg_20222_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_12_11_reg_20222 <= hw_cos_val_16_i_0_V_11_reg_46066;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_12_11_reg_20222 <= ap_phi_mux_hw_cos_val_16_i_V_12_10_phi_fu_17700_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_12_11_reg_20222 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_12_11_reg_20222;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_13_11_reg_20170_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_13_11_reg_20170 <= hw_cos_val_16_i_0_V_11_reg_46066;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_13_11_reg_20170 <= ap_phi_mux_hw_cos_val_16_i_V_13_10_phi_fu_17647_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_13_11_reg_20170 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_13_11_reg_20170;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_14_11_reg_20118_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_14_11_reg_20118 <= hw_cos_val_16_i_0_V_11_reg_46066;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_14_11_reg_20118 <= ap_phi_mux_hw_cos_val_16_i_V_14_10_phi_fu_17594_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_14_11_reg_20118 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_14_11_reg_20118;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_15_11_reg_20066_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_15_11_reg_20066 <= ap_phi_mux_hw_cos_val_16_i_V_15_10_phi_fu_17541_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_15_11_reg_20066 <= hw_cos_val_16_i_0_V_11_reg_46066;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_15_11_reg_20066 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_15_11_reg_20066;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_1_11_reg_20794_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_1_11_reg_20794 <= hw_cos_val_16_i_0_V_11_reg_46066;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_1_11_reg_20794 <= ap_phi_mux_hw_cos_val_16_i_V_1_10_phi_fu_18283_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_1_11_reg_20794 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_1_11_reg_20794;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_2_11_reg_20742_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_2_11_reg_20742 <= hw_cos_val_16_i_0_V_11_reg_46066;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_2_11_reg_20742 <= ap_phi_mux_hw_cos_val_16_i_V_2_10_phi_fu_18230_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_2_11_reg_20742 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_2_11_reg_20742;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_3_11_reg_20690_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_3_11_reg_20690 <= hw_cos_val_16_i_0_V_11_reg_46066;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_3_11_reg_20690 <= ap_phi_mux_hw_cos_val_16_i_V_3_10_phi_fu_18177_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_3_11_reg_20690 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_3_11_reg_20690;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_4_11_reg_20638_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_4_11_reg_20638 <= hw_cos_val_16_i_0_V_11_reg_46066;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_4_11_reg_20638 <= ap_phi_mux_hw_cos_val_16_i_V_4_10_phi_fu_18124_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_4_11_reg_20638 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_4_11_reg_20638;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_5_11_reg_20586_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_5_11_reg_20586 <= hw_cos_val_16_i_0_V_11_reg_46066;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_5_11_reg_20586 <= ap_phi_mux_hw_cos_val_16_i_V_5_10_phi_fu_18071_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_5_11_reg_20586 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_5_11_reg_20586;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_6_11_reg_20534_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_6_11_reg_20534 <= hw_cos_val_16_i_0_V_11_reg_46066;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_6_11_reg_20534 <= ap_phi_mux_hw_cos_val_16_i_V_6_10_phi_fu_18018_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_6_11_reg_20534 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_6_11_reg_20534;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_7_11_reg_20482_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_7_11_reg_20482 <= hw_cos_val_16_i_0_V_11_reg_46066;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_7_11_reg_20482 <= ap_phi_mux_hw_cos_val_16_i_V_7_10_phi_fu_17965_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_7_11_reg_20482 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_7_11_reg_20482;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_8_11_reg_20430_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_8_11_reg_20430 <= hw_cos_val_16_i_0_V_11_reg_46066;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_8_11_reg_20430 <= ap_phi_mux_hw_cos_val_16_i_V_8_10_phi_fu_17912_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_8_11_reg_20430 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_8_11_reg_20430;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_9_11_reg_20378_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_9_11_reg_20378 <= hw_cos_val_16_i_0_V_11_reg_46066;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_9_11_reg_20378 <= ap_phi_mux_hw_cos_val_16_i_V_9_10_phi_fu_17859_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_9_11_reg_20378 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_9_11_reg_20378;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_0_11_reg_19166_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_0_11_reg_19166 <= hw_sin_val_16_i_0_V_11_reg_45652;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_0_11_reg_19166 <= ap_phi_mux_hw_sin_val_16_i_V_0_10_phi_fu_16656_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_0_11_reg_19166 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_0_11_reg_19166;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_10_11_reg_18646_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_10_11_reg_18646 <= hw_sin_val_16_i_0_V_11_reg_45652;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_10_11_reg_18646 <= ap_phi_mux_hw_sin_val_16_i_V_10_10_phi_fu_16126_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_10_11_reg_18646 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_10_11_reg_18646;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_11_11_reg_18594_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_11_11_reg_18594 <= hw_sin_val_16_i_0_V_11_reg_45652;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_11_11_reg_18594 <= ap_phi_mux_hw_sin_val_16_i_V_11_10_phi_fu_16073_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_11_11_reg_18594 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_11_11_reg_18594;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_12_11_reg_18542_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_12_11_reg_18542 <= hw_sin_val_16_i_0_V_11_reg_45652;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_12_11_reg_18542 <= ap_phi_mux_hw_sin_val_16_i_V_12_10_phi_fu_16020_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_12_11_reg_18542 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_12_11_reg_18542;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_13_11_reg_18490_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_13_11_reg_18490 <= hw_sin_val_16_i_0_V_11_reg_45652;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_13_11_reg_18490 <= ap_phi_mux_hw_sin_val_16_i_V_13_10_phi_fu_15967_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_13_11_reg_18490 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_13_11_reg_18490;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_14_11_reg_18438_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_14_11_reg_18438 <= hw_sin_val_16_i_0_V_11_reg_45652;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_14_11_reg_18438 <= ap_phi_mux_hw_sin_val_16_i_V_14_10_phi_fu_15914_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_14_11_reg_18438 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_14_11_reg_18438;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_15_11_reg_18386_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_15_11_reg_18386 <= ap_phi_mux_hw_sin_val_16_i_V_15_10_phi_fu_15861_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_15_11_reg_18386 <= hw_sin_val_16_i_0_V_11_reg_45652;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_15_11_reg_18386 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_15_11_reg_18386;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_1_11_reg_19114_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_1_11_reg_19114 <= hw_sin_val_16_i_0_V_11_reg_45652;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_1_11_reg_19114 <= ap_phi_mux_hw_sin_val_16_i_V_1_10_phi_fu_16603_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_1_11_reg_19114 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_1_11_reg_19114;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_2_11_reg_19062_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_2_11_reg_19062 <= hw_sin_val_16_i_0_V_11_reg_45652;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_2_11_reg_19062 <= ap_phi_mux_hw_sin_val_16_i_V_2_10_phi_fu_16550_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_2_11_reg_19062 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_2_11_reg_19062;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_3_11_reg_19010_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_3_11_reg_19010 <= hw_sin_val_16_i_0_V_11_reg_45652;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_3_11_reg_19010 <= ap_phi_mux_hw_sin_val_16_i_V_3_10_phi_fu_16497_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_3_11_reg_19010 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_3_11_reg_19010;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_4_11_reg_18958_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_4_11_reg_18958 <= hw_sin_val_16_i_0_V_11_reg_45652;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_4_11_reg_18958 <= ap_phi_mux_hw_sin_val_16_i_V_4_10_phi_fu_16444_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_4_11_reg_18958 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_4_11_reg_18958;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_5_11_reg_18906_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_5_11_reg_18906 <= hw_sin_val_16_i_0_V_11_reg_45652;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_5_11_reg_18906 <= ap_phi_mux_hw_sin_val_16_i_V_5_10_phi_fu_16391_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_5_11_reg_18906 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_5_11_reg_18906;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_6_11_reg_18854_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_6_11_reg_18854 <= hw_sin_val_16_i_0_V_11_reg_45652;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_6_11_reg_18854 <= ap_phi_mux_hw_sin_val_16_i_V_6_10_phi_fu_16338_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_6_11_reg_18854 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_6_11_reg_18854;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_7_11_reg_18802_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_7_11_reg_18802 <= hw_sin_val_16_i_0_V_11_reg_45652;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_7_11_reg_18802 <= ap_phi_mux_hw_sin_val_16_i_V_7_10_phi_fu_16285_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_7_11_reg_18802 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_7_11_reg_18802;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_8_11_reg_18750_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_8_11_reg_18750 <= hw_sin_val_16_i_0_V_11_reg_45652;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_8_11_reg_18750 <= ap_phi_mux_hw_sin_val_16_i_V_8_10_phi_fu_16232_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_8_11_reg_18750 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_8_11_reg_18750;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_9_11_reg_18698_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_9_11_reg_18698 <= hw_sin_val_16_i_0_V_11_reg_45652;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_9_11_reg_18698 <= ap_phi_mux_hw_sin_val_16_i_V_9_10_phi_fu_16179_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_9_11_reg_18698 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_9_11_reg_18698;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_0_13_reg_25086_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_0_13_reg_25086 <= hw_cos_val_16_i_0_V_13_reg_46819;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_0_13_reg_25086 <= ap_phi_mux_hw_cos_val_16_i_V_0_12_phi_fu_21696_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_0_13_reg_25086 <= ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_0_13_reg_25086;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_10_13_reg_24566_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_10_13_reg_24566 <= hw_cos_val_16_i_0_V_13_reg_46819;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_10_13_reg_24566 <= ap_phi_mux_hw_cos_val_16_i_V_10_12_phi_fu_21166_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_10_13_reg_24566 <= ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_10_13_reg_24566;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_11_13_reg_24514_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_11_13_reg_24514 <= hw_cos_val_16_i_0_V_13_reg_46819;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_11_13_reg_24514 <= ap_phi_mux_hw_cos_val_16_i_V_11_12_phi_fu_21113_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_11_13_reg_24514 <= ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_11_13_reg_24514;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_12_13_reg_24462_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_12_13_reg_24462 <= hw_cos_val_16_i_0_V_13_reg_46819;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_12_13_reg_24462 <= ap_phi_mux_hw_cos_val_16_i_V_12_12_phi_fu_21060_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_12_13_reg_24462 <= ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_12_13_reg_24462;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_13_13_reg_24410_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_13_13_reg_24410 <= hw_cos_val_16_i_0_V_13_reg_46819;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_13_13_reg_24410 <= ap_phi_mux_hw_cos_val_16_i_V_13_12_phi_fu_21007_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_13_13_reg_24410 <= ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_13_13_reg_24410;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_14_13_reg_24358_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_14_13_reg_24358 <= hw_cos_val_16_i_0_V_13_reg_46819;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_14_13_reg_24358 <= ap_phi_mux_hw_cos_val_16_i_V_14_12_phi_fu_20954_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_14_13_reg_24358 <= ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_14_13_reg_24358;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_15_13_reg_24306_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_15_13_reg_24306 <= ap_phi_mux_hw_cos_val_16_i_V_15_12_phi_fu_20901_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_15_13_reg_24306 <= hw_cos_val_16_i_0_V_13_reg_46819;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_15_13_reg_24306 <= ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_15_13_reg_24306;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_1_13_reg_25034_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_1_13_reg_25034 <= hw_cos_val_16_i_0_V_13_reg_46819;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_1_13_reg_25034 <= ap_phi_mux_hw_cos_val_16_i_V_1_12_phi_fu_21643_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_1_13_reg_25034 <= ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_1_13_reg_25034;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_2_13_reg_24982_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_2_13_reg_24982 <= hw_cos_val_16_i_0_V_13_reg_46819;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_2_13_reg_24982 <= ap_phi_mux_hw_cos_val_16_i_V_2_12_phi_fu_21590_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_2_13_reg_24982 <= ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_2_13_reg_24982;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_3_13_reg_24930_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_3_13_reg_24930 <= hw_cos_val_16_i_0_V_13_reg_46819;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_3_13_reg_24930 <= ap_phi_mux_hw_cos_val_16_i_V_3_12_phi_fu_21537_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_3_13_reg_24930 <= ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_3_13_reg_24930;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_4_13_reg_24878_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_4_13_reg_24878 <= hw_cos_val_16_i_0_V_13_reg_46819;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_4_13_reg_24878 <= ap_phi_mux_hw_cos_val_16_i_V_4_12_phi_fu_21484_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_4_13_reg_24878 <= ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_4_13_reg_24878;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_5_13_reg_24826_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_5_13_reg_24826 <= hw_cos_val_16_i_0_V_13_reg_46819;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_5_13_reg_24826 <= ap_phi_mux_hw_cos_val_16_i_V_5_12_phi_fu_21431_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_5_13_reg_24826 <= ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_5_13_reg_24826;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_6_13_reg_24774_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_6_13_reg_24774 <= hw_cos_val_16_i_0_V_13_reg_46819;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_6_13_reg_24774 <= ap_phi_mux_hw_cos_val_16_i_V_6_12_phi_fu_21378_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_6_13_reg_24774 <= ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_6_13_reg_24774;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_7_13_reg_24722_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_7_13_reg_24722 <= hw_cos_val_16_i_0_V_13_reg_46819;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_7_13_reg_24722 <= ap_phi_mux_hw_cos_val_16_i_V_7_12_phi_fu_21325_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_7_13_reg_24722 <= ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_7_13_reg_24722;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_8_13_reg_24670_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_8_13_reg_24670 <= hw_cos_val_16_i_0_V_13_reg_46819;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_8_13_reg_24670 <= ap_phi_mux_hw_cos_val_16_i_V_8_12_phi_fu_21272_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_8_13_reg_24670 <= ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_8_13_reg_24670;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_9_13_reg_24618_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_9_13_reg_24618 <= hw_cos_val_16_i_0_V_13_reg_46819;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_9_13_reg_24618 <= ap_phi_mux_hw_cos_val_16_i_V_9_12_phi_fu_21219_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_9_13_reg_24618 <= ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_9_13_reg_24618;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_0_13_reg_22526_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_0_13_reg_22526 <= hw_sin_val_16_i_0_V_13_reg_46460;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_0_13_reg_22526 <= ap_phi_mux_hw_sin_val_16_i_V_0_12_phi_fu_20016_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_0_13_reg_22526 <= ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_0_13_reg_22526;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_10_13_reg_22006_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_10_13_reg_22006 <= hw_sin_val_16_i_0_V_13_reg_46460;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_10_13_reg_22006 <= ap_phi_mux_hw_sin_val_16_i_V_10_12_phi_fu_19486_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_10_13_reg_22006 <= ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_10_13_reg_22006;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_11_13_reg_21954_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_11_13_reg_21954 <= hw_sin_val_16_i_0_V_13_reg_46460;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_11_13_reg_21954 <= ap_phi_mux_hw_sin_val_16_i_V_11_12_phi_fu_19433_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_11_13_reg_21954 <= ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_11_13_reg_21954;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_12_13_reg_21902_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_12_13_reg_21902 <= hw_sin_val_16_i_0_V_13_reg_46460;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_12_13_reg_21902 <= ap_phi_mux_hw_sin_val_16_i_V_12_12_phi_fu_19380_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_12_13_reg_21902 <= ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_12_13_reg_21902;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_13_13_reg_21850_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_13_13_reg_21850 <= hw_sin_val_16_i_0_V_13_reg_46460;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_13_13_reg_21850 <= ap_phi_mux_hw_sin_val_16_i_V_13_12_phi_fu_19327_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_13_13_reg_21850 <= ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_13_13_reg_21850;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_14_13_reg_21798_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_14_13_reg_21798 <= hw_sin_val_16_i_0_V_13_reg_46460;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_14_13_reg_21798 <= ap_phi_mux_hw_sin_val_16_i_V_14_12_phi_fu_19274_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_14_13_reg_21798 <= ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_14_13_reg_21798;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_15_13_reg_21746_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_15_13_reg_21746 <= ap_phi_mux_hw_sin_val_16_i_V_15_12_phi_fu_19221_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_15_13_reg_21746 <= hw_sin_val_16_i_0_V_13_reg_46460;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_15_13_reg_21746 <= ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_15_13_reg_21746;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_1_13_reg_22474_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_1_13_reg_22474 <= hw_sin_val_16_i_0_V_13_reg_46460;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_1_13_reg_22474 <= ap_phi_mux_hw_sin_val_16_i_V_1_12_phi_fu_19963_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_1_13_reg_22474 <= ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_1_13_reg_22474;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_2_13_reg_22422_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_2_13_reg_22422 <= hw_sin_val_16_i_0_V_13_reg_46460;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_2_13_reg_22422 <= ap_phi_mux_hw_sin_val_16_i_V_2_12_phi_fu_19910_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_2_13_reg_22422 <= ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_2_13_reg_22422;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_3_13_reg_22370_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_3_13_reg_22370 <= hw_sin_val_16_i_0_V_13_reg_46460;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_3_13_reg_22370 <= ap_phi_mux_hw_sin_val_16_i_V_3_12_phi_fu_19857_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_3_13_reg_22370 <= ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_3_13_reg_22370;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_4_13_reg_22318_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_4_13_reg_22318 <= hw_sin_val_16_i_0_V_13_reg_46460;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_4_13_reg_22318 <= ap_phi_mux_hw_sin_val_16_i_V_4_12_phi_fu_19804_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_4_13_reg_22318 <= ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_4_13_reg_22318;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_5_13_reg_22266_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_5_13_reg_22266 <= hw_sin_val_16_i_0_V_13_reg_46460;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_5_13_reg_22266 <= ap_phi_mux_hw_sin_val_16_i_V_5_12_phi_fu_19751_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_5_13_reg_22266 <= ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_5_13_reg_22266;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_6_13_reg_22214_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_6_13_reg_22214 <= hw_sin_val_16_i_0_V_13_reg_46460;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_6_13_reg_22214 <= ap_phi_mux_hw_sin_val_16_i_V_6_12_phi_fu_19698_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_6_13_reg_22214 <= ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_6_13_reg_22214;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_7_13_reg_22162_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_7_13_reg_22162 <= hw_sin_val_16_i_0_V_13_reg_46460;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_7_13_reg_22162 <= ap_phi_mux_hw_sin_val_16_i_V_7_12_phi_fu_19645_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_7_13_reg_22162 <= ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_7_13_reg_22162;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_8_13_reg_22110_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_8_13_reg_22110 <= hw_sin_val_16_i_0_V_13_reg_46460;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_8_13_reg_22110 <= ap_phi_mux_hw_sin_val_16_i_V_8_12_phi_fu_19592_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_8_13_reg_22110 <= ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_8_13_reg_22110;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_9_13_reg_22058_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_9_13_reg_22058 <= hw_sin_val_16_i_0_V_13_reg_46460;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_9_13_reg_22058 <= ap_phi_mux_hw_sin_val_16_i_V_9_12_phi_fu_19539_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_9_13_reg_22058 <= ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_9_13_reg_22058;
            end if; 
        end if;
    end process;

    hw_cos_val_16_0_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_cos_val_16_0_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_cos_val_16_0_V_1_vld_reg = ap_const_logic_0) and (hw_cos_val_16_0_V_1_vld_in = ap_const_logic_1))) then 
                hw_cos_val_16_0_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hw_cos_val_16_0_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hw_cos_val_16_0_V_1_vld_reg = ap_const_logic_1))) then 
                hw_cos_val_16_0_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    hw_cos_val_16_10_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_cos_val_16_10_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_cos_val_16_10_V_1_vld_reg = ap_const_logic_0) and (hw_cos_val_16_10_V_1_vld_in = ap_const_logic_1))) then 
                hw_cos_val_16_10_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hw_cos_val_16_10_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hw_cos_val_16_10_V_1_vld_reg = ap_const_logic_1))) then 
                hw_cos_val_16_10_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    hw_cos_val_16_11_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_cos_val_16_11_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_cos_val_16_11_V_1_vld_reg = ap_const_logic_0) and (hw_cos_val_16_11_V_1_vld_in = ap_const_logic_1))) then 
                hw_cos_val_16_11_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hw_cos_val_16_11_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hw_cos_val_16_11_V_1_vld_reg = ap_const_logic_1))) then 
                hw_cos_val_16_11_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    hw_cos_val_16_12_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_cos_val_16_12_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_cos_val_16_12_V_1_vld_reg = ap_const_logic_0) and (hw_cos_val_16_12_V_1_vld_in = ap_const_logic_1))) then 
                hw_cos_val_16_12_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hw_cos_val_16_12_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hw_cos_val_16_12_V_1_vld_reg = ap_const_logic_1))) then 
                hw_cos_val_16_12_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    hw_cos_val_16_13_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_cos_val_16_13_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_cos_val_16_13_V_1_vld_reg = ap_const_logic_0) and (hw_cos_val_16_13_V_1_vld_in = ap_const_logic_1))) then 
                hw_cos_val_16_13_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hw_cos_val_16_13_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hw_cos_val_16_13_V_1_vld_reg = ap_const_logic_1))) then 
                hw_cos_val_16_13_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    hw_cos_val_16_14_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_cos_val_16_14_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_cos_val_16_14_V_1_vld_reg = ap_const_logic_0) and (hw_cos_val_16_14_V_1_vld_in = ap_const_logic_1))) then 
                hw_cos_val_16_14_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hw_cos_val_16_14_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hw_cos_val_16_14_V_1_vld_reg = ap_const_logic_1))) then 
                hw_cos_val_16_14_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    hw_cos_val_16_15_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_cos_val_16_15_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_cos_val_16_15_V_1_vld_reg = ap_const_logic_0) and (hw_cos_val_16_15_V_1_vld_in = ap_const_logic_1))) then 
                hw_cos_val_16_15_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hw_cos_val_16_15_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hw_cos_val_16_15_V_1_vld_reg = ap_const_logic_1))) then 
                hw_cos_val_16_15_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    hw_cos_val_16_1_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_cos_val_16_1_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_cos_val_16_1_V_1_vld_reg = ap_const_logic_0) and (hw_cos_val_16_1_V_1_vld_in = ap_const_logic_1))) then 
                hw_cos_val_16_1_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hw_cos_val_16_1_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hw_cos_val_16_1_V_1_vld_reg = ap_const_logic_1))) then 
                hw_cos_val_16_1_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    hw_cos_val_16_2_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_cos_val_16_2_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_cos_val_16_2_V_1_vld_reg = ap_const_logic_0) and (hw_cos_val_16_2_V_1_vld_in = ap_const_logic_1))) then 
                hw_cos_val_16_2_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hw_cos_val_16_2_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hw_cos_val_16_2_V_1_vld_reg = ap_const_logic_1))) then 
                hw_cos_val_16_2_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    hw_cos_val_16_3_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_cos_val_16_3_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_cos_val_16_3_V_1_vld_reg = ap_const_logic_0) and (hw_cos_val_16_3_V_1_vld_in = ap_const_logic_1))) then 
                hw_cos_val_16_3_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hw_cos_val_16_3_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hw_cos_val_16_3_V_1_vld_reg = ap_const_logic_1))) then 
                hw_cos_val_16_3_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    hw_cos_val_16_4_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_cos_val_16_4_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_cos_val_16_4_V_1_vld_reg = ap_const_logic_0) and (hw_cos_val_16_4_V_1_vld_in = ap_const_logic_1))) then 
                hw_cos_val_16_4_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hw_cos_val_16_4_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hw_cos_val_16_4_V_1_vld_reg = ap_const_logic_1))) then 
                hw_cos_val_16_4_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    hw_cos_val_16_5_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_cos_val_16_5_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_cos_val_16_5_V_1_vld_reg = ap_const_logic_0) and (hw_cos_val_16_5_V_1_vld_in = ap_const_logic_1))) then 
                hw_cos_val_16_5_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hw_cos_val_16_5_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hw_cos_val_16_5_V_1_vld_reg = ap_const_logic_1))) then 
                hw_cos_val_16_5_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    hw_cos_val_16_6_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_cos_val_16_6_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_cos_val_16_6_V_1_vld_reg = ap_const_logic_0) and (hw_cos_val_16_6_V_1_vld_in = ap_const_logic_1))) then 
                hw_cos_val_16_6_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hw_cos_val_16_6_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hw_cos_val_16_6_V_1_vld_reg = ap_const_logic_1))) then 
                hw_cos_val_16_6_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    hw_cos_val_16_7_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_cos_val_16_7_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_cos_val_16_7_V_1_vld_reg = ap_const_logic_0) and (hw_cos_val_16_7_V_1_vld_in = ap_const_logic_1))) then 
                hw_cos_val_16_7_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hw_cos_val_16_7_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hw_cos_val_16_7_V_1_vld_reg = ap_const_logic_1))) then 
                hw_cos_val_16_7_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    hw_cos_val_16_8_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_cos_val_16_8_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_cos_val_16_8_V_1_vld_reg = ap_const_logic_0) and (hw_cos_val_16_8_V_1_vld_in = ap_const_logic_1))) then 
                hw_cos_val_16_8_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hw_cos_val_16_8_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hw_cos_val_16_8_V_1_vld_reg = ap_const_logic_1))) then 
                hw_cos_val_16_8_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    hw_cos_val_16_9_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_cos_val_16_9_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_cos_val_16_9_V_1_vld_reg = ap_const_logic_0) and (hw_cos_val_16_9_V_1_vld_in = ap_const_logic_1))) then 
                hw_cos_val_16_9_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hw_cos_val_16_9_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hw_cos_val_16_9_V_1_vld_reg = ap_const_logic_1))) then 
                hw_cos_val_16_9_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    hw_cos_val_8_0_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_cos_val_8_0_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_cos_val_8_0_V_1_vld_reg = ap_const_logic_0) and (hw_cos_val_8_0_V_1_vld_in = ap_const_logic_1))) then 
                hw_cos_val_8_0_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hw_cos_val_8_0_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hw_cos_val_8_0_V_1_vld_reg = ap_const_logic_1))) then 
                hw_cos_val_8_0_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    hw_cos_val_8_10_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_cos_val_8_10_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_cos_val_8_10_V_1_vld_reg = ap_const_logic_0) and (hw_cos_val_8_10_V_1_vld_in = ap_const_logic_1))) then 
                hw_cos_val_8_10_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hw_cos_val_8_10_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hw_cos_val_8_10_V_1_vld_reg = ap_const_logic_1))) then 
                hw_cos_val_8_10_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    hw_cos_val_8_11_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_cos_val_8_11_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_cos_val_8_11_V_1_vld_reg = ap_const_logic_0) and (hw_cos_val_8_11_V_1_vld_in = ap_const_logic_1))) then 
                hw_cos_val_8_11_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hw_cos_val_8_11_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hw_cos_val_8_11_V_1_vld_reg = ap_const_logic_1))) then 
                hw_cos_val_8_11_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    hw_cos_val_8_12_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_cos_val_8_12_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_cos_val_8_12_V_1_vld_reg = ap_const_logic_0) and (hw_cos_val_8_12_V_1_vld_in = ap_const_logic_1))) then 
                hw_cos_val_8_12_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hw_cos_val_8_12_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hw_cos_val_8_12_V_1_vld_reg = ap_const_logic_1))) then 
                hw_cos_val_8_12_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    hw_cos_val_8_13_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_cos_val_8_13_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_cos_val_8_13_V_1_vld_reg = ap_const_logic_0) and (hw_cos_val_8_13_V_1_vld_in = ap_const_logic_1))) then 
                hw_cos_val_8_13_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hw_cos_val_8_13_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hw_cos_val_8_13_V_1_vld_reg = ap_const_logic_1))) then 
                hw_cos_val_8_13_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    hw_cos_val_8_14_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_cos_val_8_14_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_cos_val_8_14_V_1_vld_reg = ap_const_logic_0) and (hw_cos_val_8_14_V_1_vld_in = ap_const_logic_1))) then 
                hw_cos_val_8_14_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hw_cos_val_8_14_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hw_cos_val_8_14_V_1_vld_reg = ap_const_logic_1))) then 
                hw_cos_val_8_14_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    hw_cos_val_8_15_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_cos_val_8_15_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_cos_val_8_15_V_1_vld_reg = ap_const_logic_0) and (hw_cos_val_8_15_V_1_vld_in = ap_const_logic_1))) then 
                hw_cos_val_8_15_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hw_cos_val_8_15_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hw_cos_val_8_15_V_1_vld_reg = ap_const_logic_1))) then 
                hw_cos_val_8_15_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    hw_cos_val_8_1_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_cos_val_8_1_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_cos_val_8_1_V_1_vld_reg = ap_const_logic_0) and (hw_cos_val_8_1_V_1_vld_in = ap_const_logic_1))) then 
                hw_cos_val_8_1_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hw_cos_val_8_1_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hw_cos_val_8_1_V_1_vld_reg = ap_const_logic_1))) then 
                hw_cos_val_8_1_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    hw_cos_val_8_2_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_cos_val_8_2_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_cos_val_8_2_V_1_vld_reg = ap_const_logic_0) and (hw_cos_val_8_2_V_1_vld_in = ap_const_logic_1))) then 
                hw_cos_val_8_2_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hw_cos_val_8_2_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hw_cos_val_8_2_V_1_vld_reg = ap_const_logic_1))) then 
                hw_cos_val_8_2_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    hw_cos_val_8_3_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_cos_val_8_3_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_cos_val_8_3_V_1_vld_reg = ap_const_logic_0) and (hw_cos_val_8_3_V_1_vld_in = ap_const_logic_1))) then 
                hw_cos_val_8_3_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hw_cos_val_8_3_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hw_cos_val_8_3_V_1_vld_reg = ap_const_logic_1))) then 
                hw_cos_val_8_3_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    hw_cos_val_8_4_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_cos_val_8_4_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_cos_val_8_4_V_1_vld_reg = ap_const_logic_0) and (hw_cos_val_8_4_V_1_vld_in = ap_const_logic_1))) then 
                hw_cos_val_8_4_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hw_cos_val_8_4_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hw_cos_val_8_4_V_1_vld_reg = ap_const_logic_1))) then 
                hw_cos_val_8_4_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    hw_cos_val_8_5_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_cos_val_8_5_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_cos_val_8_5_V_1_vld_reg = ap_const_logic_0) and (hw_cos_val_8_5_V_1_vld_in = ap_const_logic_1))) then 
                hw_cos_val_8_5_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hw_cos_val_8_5_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hw_cos_val_8_5_V_1_vld_reg = ap_const_logic_1))) then 
                hw_cos_val_8_5_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    hw_cos_val_8_6_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_cos_val_8_6_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_cos_val_8_6_V_1_vld_reg = ap_const_logic_0) and (hw_cos_val_8_6_V_1_vld_in = ap_const_logic_1))) then 
                hw_cos_val_8_6_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hw_cos_val_8_6_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hw_cos_val_8_6_V_1_vld_reg = ap_const_logic_1))) then 
                hw_cos_val_8_6_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    hw_cos_val_8_7_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_cos_val_8_7_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_cos_val_8_7_V_1_vld_reg = ap_const_logic_0) and (hw_cos_val_8_7_V_1_vld_in = ap_const_logic_1))) then 
                hw_cos_val_8_7_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hw_cos_val_8_7_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hw_cos_val_8_7_V_1_vld_reg = ap_const_logic_1))) then 
                hw_cos_val_8_7_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    hw_cos_val_8_8_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_cos_val_8_8_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_cos_val_8_8_V_1_vld_reg = ap_const_logic_0) and (hw_cos_val_8_8_V_1_vld_in = ap_const_logic_1))) then 
                hw_cos_val_8_8_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hw_cos_val_8_8_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hw_cos_val_8_8_V_1_vld_reg = ap_const_logic_1))) then 
                hw_cos_val_8_8_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    hw_cos_val_8_9_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_cos_val_8_9_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_cos_val_8_9_V_1_vld_reg = ap_const_logic_0) and (hw_cos_val_8_9_V_1_vld_in = ap_const_logic_1))) then 
                hw_cos_val_8_9_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hw_cos_val_8_9_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hw_cos_val_8_9_V_1_vld_reg = ap_const_logic_1))) then 
                hw_cos_val_8_9_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    hw_sin_val_16_0_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_sin_val_16_0_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_16_0_V_1_vld_reg = ap_const_logic_0) and (hw_sin_val_16_0_V_1_vld_in = ap_const_logic_1))) then 
                hw_sin_val_16_0_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hw_sin_val_16_0_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hw_sin_val_16_0_V_1_vld_reg = ap_const_logic_1))) then 
                hw_sin_val_16_0_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    hw_sin_val_16_10_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_sin_val_16_10_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_16_10_V_1_vld_reg = ap_const_logic_0) and (hw_sin_val_16_10_V_1_vld_in = ap_const_logic_1))) then 
                hw_sin_val_16_10_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hw_sin_val_16_10_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hw_sin_val_16_10_V_1_vld_reg = ap_const_logic_1))) then 
                hw_sin_val_16_10_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    hw_sin_val_16_11_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_sin_val_16_11_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_16_11_V_1_vld_reg = ap_const_logic_0) and (hw_sin_val_16_11_V_1_vld_in = ap_const_logic_1))) then 
                hw_sin_val_16_11_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hw_sin_val_16_11_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hw_sin_val_16_11_V_1_vld_reg = ap_const_logic_1))) then 
                hw_sin_val_16_11_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    hw_sin_val_16_12_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_sin_val_16_12_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_16_12_V_1_vld_reg = ap_const_logic_0) and (hw_sin_val_16_12_V_1_vld_in = ap_const_logic_1))) then 
                hw_sin_val_16_12_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hw_sin_val_16_12_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hw_sin_val_16_12_V_1_vld_reg = ap_const_logic_1))) then 
                hw_sin_val_16_12_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    hw_sin_val_16_13_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_sin_val_16_13_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_16_13_V_1_vld_reg = ap_const_logic_0) and (hw_sin_val_16_13_V_1_vld_in = ap_const_logic_1))) then 
                hw_sin_val_16_13_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hw_sin_val_16_13_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hw_sin_val_16_13_V_1_vld_reg = ap_const_logic_1))) then 
                hw_sin_val_16_13_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    hw_sin_val_16_14_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_sin_val_16_14_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_16_14_V_1_vld_reg = ap_const_logic_0) and (hw_sin_val_16_14_V_1_vld_in = ap_const_logic_1))) then 
                hw_sin_val_16_14_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hw_sin_val_16_14_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hw_sin_val_16_14_V_1_vld_reg = ap_const_logic_1))) then 
                hw_sin_val_16_14_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    hw_sin_val_16_15_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_sin_val_16_15_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_16_15_V_1_vld_reg = ap_const_logic_0) and (hw_sin_val_16_15_V_1_vld_in = ap_const_logic_1))) then 
                hw_sin_val_16_15_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hw_sin_val_16_15_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hw_sin_val_16_15_V_1_vld_reg = ap_const_logic_1))) then 
                hw_sin_val_16_15_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    hw_sin_val_16_1_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_sin_val_16_1_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_16_1_V_1_vld_reg = ap_const_logic_0) and (hw_sin_val_16_1_V_1_vld_in = ap_const_logic_1))) then 
                hw_sin_val_16_1_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hw_sin_val_16_1_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hw_sin_val_16_1_V_1_vld_reg = ap_const_logic_1))) then 
                hw_sin_val_16_1_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    hw_sin_val_16_2_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_sin_val_16_2_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_16_2_V_1_vld_reg = ap_const_logic_0) and (hw_sin_val_16_2_V_1_vld_in = ap_const_logic_1))) then 
                hw_sin_val_16_2_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hw_sin_val_16_2_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hw_sin_val_16_2_V_1_vld_reg = ap_const_logic_1))) then 
                hw_sin_val_16_2_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    hw_sin_val_16_3_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_sin_val_16_3_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_16_3_V_1_vld_reg = ap_const_logic_0) and (hw_sin_val_16_3_V_1_vld_in = ap_const_logic_1))) then 
                hw_sin_val_16_3_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hw_sin_val_16_3_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hw_sin_val_16_3_V_1_vld_reg = ap_const_logic_1))) then 
                hw_sin_val_16_3_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    hw_sin_val_16_4_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_sin_val_16_4_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_16_4_V_1_vld_reg = ap_const_logic_0) and (hw_sin_val_16_4_V_1_vld_in = ap_const_logic_1))) then 
                hw_sin_val_16_4_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hw_sin_val_16_4_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hw_sin_val_16_4_V_1_vld_reg = ap_const_logic_1))) then 
                hw_sin_val_16_4_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    hw_sin_val_16_5_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_sin_val_16_5_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_16_5_V_1_vld_reg = ap_const_logic_0) and (hw_sin_val_16_5_V_1_vld_in = ap_const_logic_1))) then 
                hw_sin_val_16_5_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hw_sin_val_16_5_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hw_sin_val_16_5_V_1_vld_reg = ap_const_logic_1))) then 
                hw_sin_val_16_5_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    hw_sin_val_16_6_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_sin_val_16_6_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_16_6_V_1_vld_reg = ap_const_logic_0) and (hw_sin_val_16_6_V_1_vld_in = ap_const_logic_1))) then 
                hw_sin_val_16_6_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hw_sin_val_16_6_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hw_sin_val_16_6_V_1_vld_reg = ap_const_logic_1))) then 
                hw_sin_val_16_6_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    hw_sin_val_16_7_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_sin_val_16_7_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_16_7_V_1_vld_reg = ap_const_logic_0) and (hw_sin_val_16_7_V_1_vld_in = ap_const_logic_1))) then 
                hw_sin_val_16_7_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hw_sin_val_16_7_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hw_sin_val_16_7_V_1_vld_reg = ap_const_logic_1))) then 
                hw_sin_val_16_7_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    hw_sin_val_16_8_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_sin_val_16_8_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_16_8_V_1_vld_reg = ap_const_logic_0) and (hw_sin_val_16_8_V_1_vld_in = ap_const_logic_1))) then 
                hw_sin_val_16_8_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hw_sin_val_16_8_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hw_sin_val_16_8_V_1_vld_reg = ap_const_logic_1))) then 
                hw_sin_val_16_8_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    hw_sin_val_16_9_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_sin_val_16_9_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_16_9_V_1_vld_reg = ap_const_logic_0) and (hw_sin_val_16_9_V_1_vld_in = ap_const_logic_1))) then 
                hw_sin_val_16_9_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hw_sin_val_16_9_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hw_sin_val_16_9_V_1_vld_reg = ap_const_logic_1))) then 
                hw_sin_val_16_9_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    hw_sin_val_8_0_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_sin_val_8_0_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_8_0_V_1_vld_reg = ap_const_logic_0) and (hw_sin_val_8_0_V_1_vld_in = ap_const_logic_1))) then 
                hw_sin_val_8_0_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hw_sin_val_8_0_V_1_vld_in = ap_const_logic_0) and (hw_sin_val_8_0_V_1_vld_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_const_logic_1))) then 
                hw_sin_val_8_0_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    hw_sin_val_8_10_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_sin_val_8_10_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_8_10_V_1_vld_reg = ap_const_logic_0) and (hw_sin_val_8_10_V_1_vld_in = ap_const_logic_1))) then 
                hw_sin_val_8_10_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hw_sin_val_8_10_V_1_vld_in = ap_const_logic_0) and (hw_sin_val_8_10_V_1_vld_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_const_logic_1))) then 
                hw_sin_val_8_10_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    hw_sin_val_8_11_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_sin_val_8_11_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_8_11_V_1_vld_reg = ap_const_logic_0) and (hw_sin_val_8_11_V_1_vld_in = ap_const_logic_1))) then 
                hw_sin_val_8_11_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hw_sin_val_8_11_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hw_sin_val_8_11_V_1_vld_reg = ap_const_logic_1))) then 
                hw_sin_val_8_11_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    hw_sin_val_8_12_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_sin_val_8_12_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_8_12_V_1_vld_reg = ap_const_logic_0) and (hw_sin_val_8_12_V_1_vld_in = ap_const_logic_1))) then 
                hw_sin_val_8_12_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hw_sin_val_8_12_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hw_sin_val_8_12_V_1_vld_reg = ap_const_logic_1))) then 
                hw_sin_val_8_12_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    hw_sin_val_8_13_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_sin_val_8_13_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_8_13_V_1_vld_reg = ap_const_logic_0) and (hw_sin_val_8_13_V_1_vld_in = ap_const_logic_1))) then 
                hw_sin_val_8_13_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hw_sin_val_8_13_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hw_sin_val_8_13_V_1_vld_reg = ap_const_logic_1))) then 
                hw_sin_val_8_13_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    hw_sin_val_8_14_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_sin_val_8_14_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_8_14_V_1_vld_reg = ap_const_logic_0) and (hw_sin_val_8_14_V_1_vld_in = ap_const_logic_1))) then 
                hw_sin_val_8_14_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hw_sin_val_8_14_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hw_sin_val_8_14_V_1_vld_reg = ap_const_logic_1))) then 
                hw_sin_val_8_14_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    hw_sin_val_8_15_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_sin_val_8_15_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_8_15_V_1_vld_reg = ap_const_logic_0) and (hw_sin_val_8_15_V_1_vld_in = ap_const_logic_1))) then 
                hw_sin_val_8_15_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hw_sin_val_8_15_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hw_sin_val_8_15_V_1_vld_reg = ap_const_logic_1))) then 
                hw_sin_val_8_15_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    hw_sin_val_8_1_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_sin_val_8_1_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_8_1_V_1_vld_reg = ap_const_logic_0) and (hw_sin_val_8_1_V_1_vld_in = ap_const_logic_1))) then 
                hw_sin_val_8_1_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hw_sin_val_8_1_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hw_sin_val_8_1_V_1_vld_reg = ap_const_logic_1))) then 
                hw_sin_val_8_1_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    hw_sin_val_8_2_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_sin_val_8_2_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_8_2_V_1_vld_reg = ap_const_logic_0) and (hw_sin_val_8_2_V_1_vld_in = ap_const_logic_1))) then 
                hw_sin_val_8_2_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hw_sin_val_8_2_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hw_sin_val_8_2_V_1_vld_reg = ap_const_logic_1))) then 
                hw_sin_val_8_2_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    hw_sin_val_8_3_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_sin_val_8_3_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_8_3_V_1_vld_reg = ap_const_logic_0) and (hw_sin_val_8_3_V_1_vld_in = ap_const_logic_1))) then 
                hw_sin_val_8_3_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hw_sin_val_8_3_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hw_sin_val_8_3_V_1_vld_reg = ap_const_logic_1))) then 
                hw_sin_val_8_3_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    hw_sin_val_8_4_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_sin_val_8_4_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_8_4_V_1_vld_reg = ap_const_logic_0) and (hw_sin_val_8_4_V_1_vld_in = ap_const_logic_1))) then 
                hw_sin_val_8_4_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hw_sin_val_8_4_V_1_vld_in = ap_const_logic_0) and (hw_sin_val_8_4_V_1_vld_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_const_logic_1))) then 
                hw_sin_val_8_4_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    hw_sin_val_8_5_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_sin_val_8_5_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_8_5_V_1_vld_reg = ap_const_logic_0) and (hw_sin_val_8_5_V_1_vld_in = ap_const_logic_1))) then 
                hw_sin_val_8_5_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hw_sin_val_8_5_V_1_vld_in = ap_const_logic_0) and (hw_sin_val_8_5_V_1_vld_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_const_logic_1))) then 
                hw_sin_val_8_5_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    hw_sin_val_8_6_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_sin_val_8_6_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_8_6_V_1_vld_reg = ap_const_logic_0) and (hw_sin_val_8_6_V_1_vld_in = ap_const_logic_1))) then 
                hw_sin_val_8_6_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hw_sin_val_8_6_V_1_vld_in = ap_const_logic_0) and (hw_sin_val_8_6_V_1_vld_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_const_logic_1))) then 
                hw_sin_val_8_6_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    hw_sin_val_8_7_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_sin_val_8_7_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_8_7_V_1_vld_reg = ap_const_logic_0) and (hw_sin_val_8_7_V_1_vld_in = ap_const_logic_1))) then 
                hw_sin_val_8_7_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hw_sin_val_8_7_V_1_vld_in = ap_const_logic_0) and (hw_sin_val_8_7_V_1_vld_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_const_logic_1))) then 
                hw_sin_val_8_7_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    hw_sin_val_8_8_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_sin_val_8_8_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_8_8_V_1_vld_reg = ap_const_logic_0) and (hw_sin_val_8_8_V_1_vld_in = ap_const_logic_1))) then 
                hw_sin_val_8_8_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hw_sin_val_8_8_V_1_vld_in = ap_const_logic_0) and (hw_sin_val_8_8_V_1_vld_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_const_logic_1))) then 
                hw_sin_val_8_8_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    hw_sin_val_8_9_V_1_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    hw_sin_val_8_9_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_8_9_V_1_vld_reg = ap_const_logic_0) and (hw_sin_val_8_9_V_1_vld_in = ap_const_logic_1))) then 
                hw_sin_val_8_9_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hw_sin_val_8_9_V_1_vld_in = ap_const_logic_0) and (hw_sin_val_8_9_V_1_vld_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_const_logic_1))) then 
                hw_sin_val_8_9_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_0_11_reg_20846 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_0_11_reg_20846;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_0_13_reg_25086 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_0_13_reg_25086;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_0_1_reg_4061 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_0_1_reg_4061;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_0_3_reg_7406 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_0_3_reg_7406;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_0_5_reg_10766 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_0_5_reg_10766;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_0_7_reg_14126 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_0_7_reg_14126;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_0_9_reg_17486 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_0_9_reg_17486;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_10_11_reg_20326 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_10_11_reg_20326;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_10_13_reg_24566 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_10_13_reg_24566;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_10_1_reg_3691 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_10_1_reg_3691;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_10_3_reg_6886 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_10_3_reg_6886;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_10_5_reg_10246 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_10_5_reg_10246;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_10_7_reg_13606 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_10_7_reg_13606;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_10_9_reg_16966 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_10_9_reg_16966;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_11_11_reg_20274 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_11_11_reg_20274;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_11_13_reg_24514 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_11_13_reg_24514;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_11_1_reg_3654 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_11_1_reg_3654;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_11_3_reg_6834 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_11_3_reg_6834;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_11_5_reg_10194 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_11_5_reg_10194;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_11_7_reg_13554 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_11_7_reg_13554;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_11_9_reg_16914 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_11_9_reg_16914;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_12_11_reg_20222 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_12_11_reg_20222;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_12_13_reg_24462 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_12_13_reg_24462;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_12_1_reg_3617 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_12_1_reg_3617;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_12_3_reg_6782 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_12_3_reg_6782;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_12_5_reg_10142 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_12_5_reg_10142;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_12_7_reg_13502 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_12_7_reg_13502;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_12_9_reg_16862 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_12_9_reg_16862;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_13_11_reg_20170 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_13_11_reg_20170;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_13_13_reg_24410 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_13_13_reg_24410;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_13_1_reg_3580 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_13_1_reg_3580;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_13_3_reg_6730 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_13_3_reg_6730;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_13_5_reg_10090 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_13_5_reg_10090;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_13_7_reg_13450 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_13_7_reg_13450;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_13_9_reg_16810 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_13_9_reg_16810;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_14_11_reg_20118 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_14_11_reg_20118;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_14_13_reg_24358 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_14_13_reg_24358;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_14_1_reg_3543 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_14_1_reg_3543;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_14_3_reg_6678 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_14_3_reg_6678;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_14_5_reg_10038 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_14_5_reg_10038;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_14_7_reg_13398 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_14_7_reg_13398;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_14_9_reg_16758 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_14_9_reg_16758;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_15_11_reg_20066 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_15_11_reg_20066;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_15_13_reg_24306 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_15_13_reg_24306;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_15_1_reg_3506 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_15_1_reg_3506;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_15_3_reg_6626 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_15_3_reg_6626;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_15_5_reg_9986 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_15_5_reg_9986;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_15_7_reg_13346 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_15_7_reg_13346;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_15_9_reg_16706 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_15_9_reg_16706;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_1_11_reg_20794 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_1_11_reg_20794;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_1_13_reg_25034 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_1_13_reg_25034;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_1_1_reg_4024 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_1_1_reg_4024;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_1_3_reg_7354 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_1_3_reg_7354;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_1_5_reg_10714 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_1_5_reg_10714;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_1_7_reg_14074 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_1_7_reg_14074;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_1_9_reg_17434 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_1_9_reg_17434;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_2_11_reg_20742 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_2_11_reg_20742;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_2_13_reg_24982 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_2_13_reg_24982;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_2_1_reg_3987 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_2_1_reg_3987;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_2_3_reg_7302 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_2_3_reg_7302;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_2_5_reg_10662 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_2_5_reg_10662;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_2_7_reg_14022 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_2_7_reg_14022;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_2_9_reg_17382 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_2_9_reg_17382;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_3_11_reg_20690 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_3_11_reg_20690;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_3_13_reg_24930 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_3_13_reg_24930;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_3_1_reg_3950 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_3_1_reg_3950;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_3_3_reg_7250 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_3_3_reg_7250;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_3_5_reg_10610 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_3_5_reg_10610;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_3_7_reg_13970 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_3_7_reg_13970;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_3_9_reg_17330 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_3_9_reg_17330;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_4_11_reg_20638 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_4_11_reg_20638;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_4_13_reg_24878 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_4_13_reg_24878;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_4_1_reg_3913 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_4_1_reg_3913;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_4_3_reg_7198 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_4_3_reg_7198;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_4_5_reg_10558 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_4_5_reg_10558;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_4_7_reg_13918 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_4_7_reg_13918;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_4_9_reg_17278 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_4_9_reg_17278;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_5_11_reg_20586 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_5_11_reg_20586;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_5_13_reg_24826 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_5_13_reg_24826;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_5_1_reg_3876 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_5_1_reg_3876;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_5_3_reg_7146 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_5_3_reg_7146;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_5_5_reg_10506 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_5_5_reg_10506;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_5_7_reg_13866 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_5_7_reg_13866;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_5_9_reg_17226 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_5_9_reg_17226;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_6_11_reg_20534 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_6_11_reg_20534;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_6_13_reg_24774 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_6_13_reg_24774;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_6_1_reg_3839 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_6_1_reg_3839;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_6_3_reg_7094 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_6_3_reg_7094;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_6_5_reg_10454 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_6_5_reg_10454;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_6_7_reg_13814 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_6_7_reg_13814;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_6_9_reg_17174 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_6_9_reg_17174;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_7_11_reg_20482 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_7_11_reg_20482;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_7_13_reg_24722 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_7_13_reg_24722;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_7_1_reg_3802 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_7_1_reg_3802;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_7_3_reg_7042 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_7_3_reg_7042;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_7_5_reg_10402 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_7_5_reg_10402;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_7_7_reg_13762 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_7_7_reg_13762;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_7_9_reg_17122 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_7_9_reg_17122;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_8_11_reg_20430 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_8_11_reg_20430;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_8_13_reg_24670 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_8_13_reg_24670;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_8_1_reg_3765 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_8_1_reg_3765;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_8_3_reg_6990 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_8_3_reg_6990;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_8_5_reg_10350 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_8_5_reg_10350;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_8_7_reg_13710 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_8_7_reg_13710;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_8_9_reg_17070 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_8_9_reg_17070;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_9_11_reg_20378 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_9_11_reg_20378;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_9_13_reg_24618 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_9_13_reg_24618;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_9_1_reg_3728 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_9_1_reg_3728;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_9_3_reg_6938 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_9_3_reg_6938;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_9_5_reg_10298 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_9_5_reg_10298;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_9_7_reg_13658 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_9_7_reg_13658;
                ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_9_9_reg_17018 <= ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_9_9_reg_17018;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_0_11_reg_19166 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_0_11_reg_19166;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_0_13_reg_22526 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_0_13_reg_22526;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_0_1_reg_2621 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_0_1_reg_2621;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_0_3_reg_5726 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_0_3_reg_5726;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_0_5_reg_9086 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_0_5_reg_9086;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_0_7_reg_12446 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_0_7_reg_12446;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_0_9_reg_15806 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_0_9_reg_15806;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_10_11_reg_18646 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_10_11_reg_18646;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_10_13_reg_22006 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_10_13_reg_22006;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_10_1_reg_2251 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_10_1_reg_2251;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_10_3_reg_5206 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_10_3_reg_5206;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_10_5_reg_8566 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_10_5_reg_8566;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_10_7_reg_11926 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_10_7_reg_11926;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_10_9_reg_15286 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_10_9_reg_15286;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_11_11_reg_18594 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_11_11_reg_18594;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_11_13_reg_21954 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_11_13_reg_21954;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_11_1_reg_2214 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_11_1_reg_2214;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_11_3_reg_5154 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_11_3_reg_5154;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_11_5_reg_8514 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_11_5_reg_8514;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_11_7_reg_11874 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_11_7_reg_11874;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_11_9_reg_15234 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_11_9_reg_15234;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_12_11_reg_18542 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_12_11_reg_18542;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_12_13_reg_21902 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_12_13_reg_21902;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_12_1_reg_2177 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_12_1_reg_2177;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_12_3_reg_5102 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_12_3_reg_5102;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_12_5_reg_8462 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_12_5_reg_8462;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_12_7_reg_11822 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_12_7_reg_11822;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_12_9_reg_15182 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_12_9_reg_15182;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_13_11_reg_18490 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_13_11_reg_18490;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_13_13_reg_21850 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_13_13_reg_21850;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_13_1_reg_2140 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_13_1_reg_2140;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_13_3_reg_5050 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_13_3_reg_5050;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_13_5_reg_8410 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_13_5_reg_8410;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_13_7_reg_11770 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_13_7_reg_11770;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_13_9_reg_15130 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_13_9_reg_15130;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_14_11_reg_18438 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_14_11_reg_18438;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_14_13_reg_21798 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_14_13_reg_21798;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_14_1_reg_2103 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_14_1_reg_2103;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_14_3_reg_4998 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_14_3_reg_4998;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_14_5_reg_8358 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_14_5_reg_8358;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_14_7_reg_11718 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_14_7_reg_11718;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_14_9_reg_15078 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_14_9_reg_15078;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_15_11_reg_18386 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_15_11_reg_18386;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_15_13_reg_21746 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_15_13_reg_21746;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_15_1_reg_2066 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_15_1_reg_2066;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_15_3_reg_4946 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_15_3_reg_4946;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_15_5_reg_8306 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_15_5_reg_8306;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_15_7_reg_11666 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_15_7_reg_11666;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_15_9_reg_15026 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_15_9_reg_15026;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_1_11_reg_19114 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_1_11_reg_19114;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_1_13_reg_22474 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_1_13_reg_22474;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_1_1_reg_2584 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_1_1_reg_2584;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_1_3_reg_5674 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_1_3_reg_5674;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_1_5_reg_9034 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_1_5_reg_9034;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_1_7_reg_12394 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_1_7_reg_12394;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_1_9_reg_15754 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_1_9_reg_15754;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_2_11_reg_19062 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_2_11_reg_19062;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_2_13_reg_22422 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_2_13_reg_22422;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_2_1_reg_2547 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_2_1_reg_2547;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_2_3_reg_5622 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_2_3_reg_5622;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_2_5_reg_8982 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_2_5_reg_8982;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_2_7_reg_12342 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_2_7_reg_12342;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_2_9_reg_15702 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_2_9_reg_15702;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_3_11_reg_19010 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_3_11_reg_19010;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_3_13_reg_22370 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_3_13_reg_22370;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_3_1_reg_2510 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_3_1_reg_2510;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_3_3_reg_5570 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_3_3_reg_5570;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_3_5_reg_8930 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_3_5_reg_8930;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_3_7_reg_12290 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_3_7_reg_12290;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_3_9_reg_15650 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_3_9_reg_15650;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_4_11_reg_18958 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_4_11_reg_18958;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_4_13_reg_22318 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_4_13_reg_22318;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_4_1_reg_2473 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_4_1_reg_2473;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_4_3_reg_5518 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_4_3_reg_5518;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_4_5_reg_8878 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_4_5_reg_8878;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_4_7_reg_12238 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_4_7_reg_12238;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_4_9_reg_15598 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_4_9_reg_15598;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_5_11_reg_18906 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_5_11_reg_18906;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_5_13_reg_22266 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_5_13_reg_22266;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_5_1_reg_2436 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_5_1_reg_2436;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_5_3_reg_5466 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_5_3_reg_5466;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_5_5_reg_8826 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_5_5_reg_8826;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_5_7_reg_12186 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_5_7_reg_12186;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_5_9_reg_15546 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_5_9_reg_15546;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_6_11_reg_18854 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_6_11_reg_18854;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_6_13_reg_22214 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_6_13_reg_22214;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_6_1_reg_2399 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_6_1_reg_2399;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_6_3_reg_5414 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_6_3_reg_5414;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_6_5_reg_8774 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_6_5_reg_8774;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_6_7_reg_12134 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_6_7_reg_12134;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_6_9_reg_15494 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_6_9_reg_15494;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_7_11_reg_18802 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_7_11_reg_18802;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_7_13_reg_22162 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_7_13_reg_22162;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_7_1_reg_2362 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_7_1_reg_2362;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_7_3_reg_5362 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_7_3_reg_5362;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_7_5_reg_8722 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_7_5_reg_8722;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_7_7_reg_12082 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_7_7_reg_12082;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_7_9_reg_15442 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_7_9_reg_15442;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_8_11_reg_18750 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_8_11_reg_18750;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_8_13_reg_22110 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_8_13_reg_22110;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_8_1_reg_2325 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_8_1_reg_2325;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_8_3_reg_5310 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_8_3_reg_5310;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_8_5_reg_8670 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_8_5_reg_8670;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_8_7_reg_12030 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_8_7_reg_12030;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_8_9_reg_15390 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_8_9_reg_15390;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_9_11_reg_18698 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_9_11_reg_18698;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_9_13_reg_22058 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_9_13_reg_22058;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_9_1_reg_2288 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_9_1_reg_2288;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_9_3_reg_5258 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_9_3_reg_5258;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_9_5_reg_8618 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_9_5_reg_8618;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_9_7_reg_11978 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_9_7_reg_11978;
                ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_9_9_reg_15338 <= ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_9_9_reg_15338;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_0_11_reg_20846 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_0_11_reg_20846;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_0_13_reg_25086 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_0_13_reg_25086;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_0_3_reg_7406 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_0_3_reg_7406;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_0_5_reg_10766 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_0_5_reg_10766;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_0_7_reg_14126 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_0_7_reg_14126;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_0_9_reg_17486 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_0_9_reg_17486;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_10_11_reg_20326 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_10_11_reg_20326;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_10_13_reg_24566 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_10_13_reg_24566;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_10_3_reg_6886 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_10_3_reg_6886;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_10_5_reg_10246 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_10_5_reg_10246;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_10_7_reg_13606 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_10_7_reg_13606;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_10_9_reg_16966 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_10_9_reg_16966;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_11_11_reg_20274 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_11_11_reg_20274;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_11_13_reg_24514 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_11_13_reg_24514;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_11_3_reg_6834 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_11_3_reg_6834;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_11_5_reg_10194 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_11_5_reg_10194;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_11_7_reg_13554 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_11_7_reg_13554;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_11_9_reg_16914 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_11_9_reg_16914;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_12_11_reg_20222 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_12_11_reg_20222;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_12_13_reg_24462 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_12_13_reg_24462;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_12_3_reg_6782 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_12_3_reg_6782;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_12_5_reg_10142 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_12_5_reg_10142;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_12_7_reg_13502 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_12_7_reg_13502;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_12_9_reg_16862 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_12_9_reg_16862;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_13_11_reg_20170 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_13_11_reg_20170;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_13_13_reg_24410 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_13_13_reg_24410;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_13_3_reg_6730 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_13_3_reg_6730;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_13_5_reg_10090 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_13_5_reg_10090;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_13_7_reg_13450 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_13_7_reg_13450;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_13_9_reg_16810 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_13_9_reg_16810;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_14_11_reg_20118 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_14_11_reg_20118;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_14_13_reg_24358 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_14_13_reg_24358;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_14_3_reg_6678 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_14_3_reg_6678;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_14_5_reg_10038 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_14_5_reg_10038;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_14_7_reg_13398 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_14_7_reg_13398;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_14_9_reg_16758 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_14_9_reg_16758;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_15_11_reg_20066 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_15_11_reg_20066;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_15_13_reg_24306 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_15_13_reg_24306;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_15_3_reg_6626 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_15_3_reg_6626;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_15_5_reg_9986 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_15_5_reg_9986;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_15_7_reg_13346 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_15_7_reg_13346;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_15_9_reg_16706 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_15_9_reg_16706;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_1_11_reg_20794 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_1_11_reg_20794;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_1_13_reg_25034 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_1_13_reg_25034;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_1_3_reg_7354 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_1_3_reg_7354;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_1_5_reg_10714 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_1_5_reg_10714;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_1_7_reg_14074 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_1_7_reg_14074;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_1_9_reg_17434 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_1_9_reg_17434;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_2_11_reg_20742 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_2_11_reg_20742;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_2_13_reg_24982 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_2_13_reg_24982;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_2_3_reg_7302 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_2_3_reg_7302;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_2_5_reg_10662 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_2_5_reg_10662;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_2_7_reg_14022 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_2_7_reg_14022;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_2_9_reg_17382 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_2_9_reg_17382;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_3_11_reg_20690 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_3_11_reg_20690;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_3_13_reg_24930 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_3_13_reg_24930;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_3_3_reg_7250 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_3_3_reg_7250;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_3_5_reg_10610 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_3_5_reg_10610;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_3_7_reg_13970 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_3_7_reg_13970;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_3_9_reg_17330 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_3_9_reg_17330;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_4_11_reg_20638 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_4_11_reg_20638;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_4_13_reg_24878 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_4_13_reg_24878;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_4_3_reg_7198 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_4_3_reg_7198;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_4_5_reg_10558 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_4_5_reg_10558;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_4_7_reg_13918 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_4_7_reg_13918;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_4_9_reg_17278 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_4_9_reg_17278;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_5_11_reg_20586 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_5_11_reg_20586;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_5_13_reg_24826 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_5_13_reg_24826;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_5_3_reg_7146 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_5_3_reg_7146;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_5_5_reg_10506 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_5_5_reg_10506;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_5_7_reg_13866 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_5_7_reg_13866;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_5_9_reg_17226 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_5_9_reg_17226;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_6_11_reg_20534 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_6_11_reg_20534;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_6_13_reg_24774 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_6_13_reg_24774;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_6_3_reg_7094 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_6_3_reg_7094;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_6_5_reg_10454 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_6_5_reg_10454;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_6_7_reg_13814 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_6_7_reg_13814;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_6_9_reg_17174 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_6_9_reg_17174;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_7_11_reg_20482 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_7_11_reg_20482;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_7_13_reg_24722 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_7_13_reg_24722;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_7_3_reg_7042 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_7_3_reg_7042;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_7_5_reg_10402 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_7_5_reg_10402;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_7_7_reg_13762 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_7_7_reg_13762;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_7_9_reg_17122 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_7_9_reg_17122;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_8_11_reg_20430 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_8_11_reg_20430;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_8_13_reg_24670 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_8_13_reg_24670;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_8_3_reg_6990 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_8_3_reg_6990;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_8_5_reg_10350 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_8_5_reg_10350;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_8_7_reg_13710 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_8_7_reg_13710;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_8_9_reg_17070 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_8_9_reg_17070;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_9_11_reg_20378 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_9_11_reg_20378;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_9_13_reg_24618 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_9_13_reg_24618;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_9_3_reg_6938 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_9_3_reg_6938;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_9_5_reg_10298 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_9_5_reg_10298;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_9_7_reg_13658 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_9_7_reg_13658;
                ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_9_9_reg_17018 <= ap_phi_reg_pp0_iter1_hw_cos_val_16_i_V_9_9_reg_17018;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_0_11_reg_19166 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_0_11_reg_19166;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_0_13_reg_22526 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_0_13_reg_22526;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_0_3_reg_5726 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_0_3_reg_5726;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_0_5_reg_9086 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_0_5_reg_9086;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_0_7_reg_12446 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_0_7_reg_12446;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_0_9_reg_15806 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_0_9_reg_15806;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_10_11_reg_18646 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_10_11_reg_18646;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_10_13_reg_22006 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_10_13_reg_22006;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_10_3_reg_5206 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_10_3_reg_5206;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_10_5_reg_8566 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_10_5_reg_8566;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_10_7_reg_11926 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_10_7_reg_11926;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_10_9_reg_15286 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_10_9_reg_15286;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_11_11_reg_18594 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_11_11_reg_18594;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_11_13_reg_21954 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_11_13_reg_21954;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_11_3_reg_5154 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_11_3_reg_5154;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_11_5_reg_8514 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_11_5_reg_8514;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_11_7_reg_11874 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_11_7_reg_11874;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_11_9_reg_15234 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_11_9_reg_15234;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_12_11_reg_18542 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_12_11_reg_18542;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_12_13_reg_21902 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_12_13_reg_21902;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_12_3_reg_5102 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_12_3_reg_5102;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_12_5_reg_8462 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_12_5_reg_8462;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_12_7_reg_11822 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_12_7_reg_11822;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_12_9_reg_15182 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_12_9_reg_15182;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_13_11_reg_18490 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_13_11_reg_18490;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_13_13_reg_21850 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_13_13_reg_21850;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_13_3_reg_5050 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_13_3_reg_5050;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_13_5_reg_8410 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_13_5_reg_8410;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_13_7_reg_11770 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_13_7_reg_11770;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_13_9_reg_15130 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_13_9_reg_15130;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_14_11_reg_18438 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_14_11_reg_18438;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_14_13_reg_21798 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_14_13_reg_21798;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_14_3_reg_4998 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_14_3_reg_4998;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_14_5_reg_8358 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_14_5_reg_8358;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_14_7_reg_11718 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_14_7_reg_11718;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_14_9_reg_15078 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_14_9_reg_15078;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_15_11_reg_18386 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_15_11_reg_18386;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_15_13_reg_21746 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_15_13_reg_21746;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_15_3_reg_4946 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_15_3_reg_4946;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_15_5_reg_8306 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_15_5_reg_8306;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_15_7_reg_11666 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_15_7_reg_11666;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_15_9_reg_15026 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_15_9_reg_15026;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_1_11_reg_19114 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_1_11_reg_19114;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_1_13_reg_22474 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_1_13_reg_22474;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_1_3_reg_5674 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_1_3_reg_5674;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_1_5_reg_9034 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_1_5_reg_9034;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_1_7_reg_12394 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_1_7_reg_12394;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_1_9_reg_15754 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_1_9_reg_15754;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_2_11_reg_19062 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_2_11_reg_19062;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_2_13_reg_22422 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_2_13_reg_22422;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_2_3_reg_5622 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_2_3_reg_5622;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_2_5_reg_8982 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_2_5_reg_8982;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_2_7_reg_12342 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_2_7_reg_12342;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_2_9_reg_15702 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_2_9_reg_15702;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_3_11_reg_19010 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_3_11_reg_19010;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_3_13_reg_22370 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_3_13_reg_22370;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_3_3_reg_5570 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_3_3_reg_5570;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_3_5_reg_8930 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_3_5_reg_8930;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_3_7_reg_12290 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_3_7_reg_12290;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_3_9_reg_15650 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_3_9_reg_15650;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_4_11_reg_18958 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_4_11_reg_18958;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_4_13_reg_22318 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_4_13_reg_22318;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_4_3_reg_5518 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_4_3_reg_5518;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_4_5_reg_8878 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_4_5_reg_8878;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_4_7_reg_12238 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_4_7_reg_12238;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_4_9_reg_15598 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_4_9_reg_15598;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_5_11_reg_18906 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_5_11_reg_18906;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_5_13_reg_22266 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_5_13_reg_22266;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_5_3_reg_5466 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_5_3_reg_5466;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_5_5_reg_8826 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_5_5_reg_8826;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_5_7_reg_12186 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_5_7_reg_12186;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_5_9_reg_15546 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_5_9_reg_15546;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_6_11_reg_18854 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_6_11_reg_18854;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_6_13_reg_22214 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_6_13_reg_22214;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_6_3_reg_5414 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_6_3_reg_5414;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_6_5_reg_8774 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_6_5_reg_8774;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_6_7_reg_12134 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_6_7_reg_12134;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_6_9_reg_15494 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_6_9_reg_15494;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_7_11_reg_18802 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_7_11_reg_18802;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_7_13_reg_22162 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_7_13_reg_22162;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_7_3_reg_5362 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_7_3_reg_5362;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_7_5_reg_8722 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_7_5_reg_8722;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_7_7_reg_12082 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_7_7_reg_12082;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_7_9_reg_15442 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_7_9_reg_15442;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_8_11_reg_18750 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_8_11_reg_18750;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_8_13_reg_22110 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_8_13_reg_22110;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_8_3_reg_5310 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_8_3_reg_5310;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_8_5_reg_8670 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_8_5_reg_8670;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_8_7_reg_12030 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_8_7_reg_12030;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_8_9_reg_15390 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_8_9_reg_15390;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_9_11_reg_18698 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_9_11_reg_18698;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_9_13_reg_22058 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_9_13_reg_22058;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_9_3_reg_5258 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_9_3_reg_5258;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_9_5_reg_8618 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_9_5_reg_8618;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_9_7_reg_11978 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_9_7_reg_11978;
                ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_9_9_reg_15338 <= ap_phi_reg_pp0_iter1_hw_sin_val_16_i_V_9_9_reg_15338;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_0_11_reg_20846 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_0_11_reg_20846;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_0_13_reg_25086 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_0_13_reg_25086;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_0_5_reg_10766 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_0_5_reg_10766;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_0_7_reg_14126 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_0_7_reg_14126;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_0_9_reg_17486 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_0_9_reg_17486;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_10_11_reg_20326 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_10_11_reg_20326;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_10_13_reg_24566 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_10_13_reg_24566;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_10_5_reg_10246 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_10_5_reg_10246;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_10_7_reg_13606 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_10_7_reg_13606;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_10_9_reg_16966 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_10_9_reg_16966;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_11_11_reg_20274 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_11_11_reg_20274;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_11_13_reg_24514 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_11_13_reg_24514;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_11_5_reg_10194 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_11_5_reg_10194;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_11_7_reg_13554 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_11_7_reg_13554;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_11_9_reg_16914 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_11_9_reg_16914;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_12_11_reg_20222 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_12_11_reg_20222;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_12_13_reg_24462 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_12_13_reg_24462;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_12_5_reg_10142 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_12_5_reg_10142;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_12_7_reg_13502 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_12_7_reg_13502;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_12_9_reg_16862 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_12_9_reg_16862;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_13_11_reg_20170 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_13_11_reg_20170;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_13_13_reg_24410 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_13_13_reg_24410;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_13_5_reg_10090 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_13_5_reg_10090;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_13_7_reg_13450 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_13_7_reg_13450;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_13_9_reg_16810 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_13_9_reg_16810;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_14_11_reg_20118 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_14_11_reg_20118;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_14_13_reg_24358 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_14_13_reg_24358;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_14_5_reg_10038 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_14_5_reg_10038;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_14_7_reg_13398 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_14_7_reg_13398;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_14_9_reg_16758 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_14_9_reg_16758;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_15_11_reg_20066 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_15_11_reg_20066;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_15_13_reg_24306 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_15_13_reg_24306;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_15_5_reg_9986 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_15_5_reg_9986;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_15_7_reg_13346 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_15_7_reg_13346;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_15_9_reg_16706 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_15_9_reg_16706;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_1_11_reg_20794 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_1_11_reg_20794;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_1_13_reg_25034 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_1_13_reg_25034;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_1_5_reg_10714 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_1_5_reg_10714;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_1_7_reg_14074 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_1_7_reg_14074;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_1_9_reg_17434 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_1_9_reg_17434;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_2_11_reg_20742 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_2_11_reg_20742;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_2_13_reg_24982 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_2_13_reg_24982;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_2_5_reg_10662 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_2_5_reg_10662;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_2_7_reg_14022 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_2_7_reg_14022;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_2_9_reg_17382 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_2_9_reg_17382;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_3_11_reg_20690 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_3_11_reg_20690;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_3_13_reg_24930 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_3_13_reg_24930;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_3_5_reg_10610 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_3_5_reg_10610;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_3_7_reg_13970 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_3_7_reg_13970;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_3_9_reg_17330 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_3_9_reg_17330;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_4_11_reg_20638 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_4_11_reg_20638;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_4_13_reg_24878 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_4_13_reg_24878;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_4_5_reg_10558 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_4_5_reg_10558;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_4_7_reg_13918 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_4_7_reg_13918;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_4_9_reg_17278 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_4_9_reg_17278;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_5_11_reg_20586 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_5_11_reg_20586;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_5_13_reg_24826 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_5_13_reg_24826;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_5_5_reg_10506 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_5_5_reg_10506;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_5_7_reg_13866 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_5_7_reg_13866;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_5_9_reg_17226 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_5_9_reg_17226;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_6_11_reg_20534 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_6_11_reg_20534;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_6_13_reg_24774 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_6_13_reg_24774;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_6_5_reg_10454 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_6_5_reg_10454;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_6_7_reg_13814 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_6_7_reg_13814;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_6_9_reg_17174 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_6_9_reg_17174;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_7_11_reg_20482 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_7_11_reg_20482;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_7_13_reg_24722 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_7_13_reg_24722;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_7_5_reg_10402 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_7_5_reg_10402;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_7_7_reg_13762 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_7_7_reg_13762;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_7_9_reg_17122 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_7_9_reg_17122;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_8_11_reg_20430 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_8_11_reg_20430;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_8_13_reg_24670 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_8_13_reg_24670;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_8_5_reg_10350 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_8_5_reg_10350;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_8_7_reg_13710 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_8_7_reg_13710;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_8_9_reg_17070 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_8_9_reg_17070;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_9_11_reg_20378 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_9_11_reg_20378;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_9_13_reg_24618 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_9_13_reg_24618;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_9_5_reg_10298 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_9_5_reg_10298;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_9_7_reg_13658 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_9_7_reg_13658;
                ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_9_9_reg_17018 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_9_9_reg_17018;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_0_11_reg_19166 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_0_11_reg_19166;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_0_13_reg_22526 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_0_13_reg_22526;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_0_5_reg_9086 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_0_5_reg_9086;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_0_7_reg_12446 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_0_7_reg_12446;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_0_9_reg_15806 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_0_9_reg_15806;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_10_11_reg_18646 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_10_11_reg_18646;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_10_13_reg_22006 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_10_13_reg_22006;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_10_5_reg_8566 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_10_5_reg_8566;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_10_7_reg_11926 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_10_7_reg_11926;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_10_9_reg_15286 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_10_9_reg_15286;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_11_11_reg_18594 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_11_11_reg_18594;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_11_13_reg_21954 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_11_13_reg_21954;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_11_5_reg_8514 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_11_5_reg_8514;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_11_7_reg_11874 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_11_7_reg_11874;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_11_9_reg_15234 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_11_9_reg_15234;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_12_11_reg_18542 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_12_11_reg_18542;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_12_13_reg_21902 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_12_13_reg_21902;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_12_5_reg_8462 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_12_5_reg_8462;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_12_7_reg_11822 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_12_7_reg_11822;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_12_9_reg_15182 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_12_9_reg_15182;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_13_11_reg_18490 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_13_11_reg_18490;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_13_13_reg_21850 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_13_13_reg_21850;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_13_5_reg_8410 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_13_5_reg_8410;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_13_7_reg_11770 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_13_7_reg_11770;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_13_9_reg_15130 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_13_9_reg_15130;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_14_11_reg_18438 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_14_11_reg_18438;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_14_13_reg_21798 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_14_13_reg_21798;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_14_5_reg_8358 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_14_5_reg_8358;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_14_7_reg_11718 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_14_7_reg_11718;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_14_9_reg_15078 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_14_9_reg_15078;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_15_11_reg_18386 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_15_11_reg_18386;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_15_13_reg_21746 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_15_13_reg_21746;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_15_5_reg_8306 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_15_5_reg_8306;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_15_7_reg_11666 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_15_7_reg_11666;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_15_9_reg_15026 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_15_9_reg_15026;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_1_11_reg_19114 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_1_11_reg_19114;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_1_13_reg_22474 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_1_13_reg_22474;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_1_5_reg_9034 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_1_5_reg_9034;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_1_7_reg_12394 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_1_7_reg_12394;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_1_9_reg_15754 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_1_9_reg_15754;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_2_11_reg_19062 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_2_11_reg_19062;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_2_13_reg_22422 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_2_13_reg_22422;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_2_5_reg_8982 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_2_5_reg_8982;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_2_7_reg_12342 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_2_7_reg_12342;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_2_9_reg_15702 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_2_9_reg_15702;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_3_11_reg_19010 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_3_11_reg_19010;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_3_13_reg_22370 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_3_13_reg_22370;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_3_5_reg_8930 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_3_5_reg_8930;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_3_7_reg_12290 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_3_7_reg_12290;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_3_9_reg_15650 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_3_9_reg_15650;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_4_11_reg_18958 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_4_11_reg_18958;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_4_13_reg_22318 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_4_13_reg_22318;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_4_5_reg_8878 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_4_5_reg_8878;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_4_7_reg_12238 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_4_7_reg_12238;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_4_9_reg_15598 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_4_9_reg_15598;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_5_11_reg_18906 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_5_11_reg_18906;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_5_13_reg_22266 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_5_13_reg_22266;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_5_5_reg_8826 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_5_5_reg_8826;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_5_7_reg_12186 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_5_7_reg_12186;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_5_9_reg_15546 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_5_9_reg_15546;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_6_11_reg_18854 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_6_11_reg_18854;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_6_13_reg_22214 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_6_13_reg_22214;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_6_5_reg_8774 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_6_5_reg_8774;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_6_7_reg_12134 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_6_7_reg_12134;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_6_9_reg_15494 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_6_9_reg_15494;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_7_11_reg_18802 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_7_11_reg_18802;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_7_13_reg_22162 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_7_13_reg_22162;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_7_5_reg_8722 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_7_5_reg_8722;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_7_7_reg_12082 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_7_7_reg_12082;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_7_9_reg_15442 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_7_9_reg_15442;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_8_11_reg_18750 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_8_11_reg_18750;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_8_13_reg_22110 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_8_13_reg_22110;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_8_5_reg_8670 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_8_5_reg_8670;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_8_7_reg_12030 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_8_7_reg_12030;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_8_9_reg_15390 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_8_9_reg_15390;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_9_11_reg_18698 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_9_11_reg_18698;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_9_13_reg_22058 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_9_13_reg_22058;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_9_5_reg_8618 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_9_5_reg_8618;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_9_7_reg_11978 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_9_7_reg_11978;
                ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_9_9_reg_15338 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_9_9_reg_15338;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_0_11_reg_20846 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_0_11_reg_20846;
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_0_13_reg_25086 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_0_13_reg_25086;
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_0_7_reg_14126 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_0_7_reg_14126;
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_0_9_reg_17486 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_0_9_reg_17486;
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_10_11_reg_20326 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_10_11_reg_20326;
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_10_13_reg_24566 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_10_13_reg_24566;
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_10_7_reg_13606 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_10_7_reg_13606;
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_10_9_reg_16966 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_10_9_reg_16966;
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_11_11_reg_20274 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_11_11_reg_20274;
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_11_13_reg_24514 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_11_13_reg_24514;
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_11_7_reg_13554 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_11_7_reg_13554;
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_11_9_reg_16914 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_11_9_reg_16914;
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_12_11_reg_20222 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_12_11_reg_20222;
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_12_13_reg_24462 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_12_13_reg_24462;
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_12_7_reg_13502 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_12_7_reg_13502;
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_12_9_reg_16862 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_12_9_reg_16862;
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_13_11_reg_20170 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_13_11_reg_20170;
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_13_13_reg_24410 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_13_13_reg_24410;
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_13_7_reg_13450 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_13_7_reg_13450;
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_13_9_reg_16810 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_13_9_reg_16810;
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_14_11_reg_20118 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_14_11_reg_20118;
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_14_13_reg_24358 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_14_13_reg_24358;
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_14_7_reg_13398 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_14_7_reg_13398;
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_14_9_reg_16758 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_14_9_reg_16758;
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_15_11_reg_20066 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_15_11_reg_20066;
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_15_13_reg_24306 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_15_13_reg_24306;
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_15_7_reg_13346 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_15_7_reg_13346;
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_15_9_reg_16706 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_15_9_reg_16706;
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_1_11_reg_20794 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_1_11_reg_20794;
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_1_13_reg_25034 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_1_13_reg_25034;
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_1_7_reg_14074 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_1_7_reg_14074;
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_1_9_reg_17434 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_1_9_reg_17434;
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_2_11_reg_20742 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_2_11_reg_20742;
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_2_13_reg_24982 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_2_13_reg_24982;
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_2_7_reg_14022 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_2_7_reg_14022;
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_2_9_reg_17382 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_2_9_reg_17382;
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_3_11_reg_20690 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_3_11_reg_20690;
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_3_13_reg_24930 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_3_13_reg_24930;
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_3_7_reg_13970 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_3_7_reg_13970;
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_3_9_reg_17330 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_3_9_reg_17330;
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_4_11_reg_20638 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_4_11_reg_20638;
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_4_13_reg_24878 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_4_13_reg_24878;
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_4_7_reg_13918 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_4_7_reg_13918;
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_4_9_reg_17278 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_4_9_reg_17278;
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_5_11_reg_20586 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_5_11_reg_20586;
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_5_13_reg_24826 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_5_13_reg_24826;
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_5_7_reg_13866 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_5_7_reg_13866;
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_5_9_reg_17226 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_5_9_reg_17226;
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_6_11_reg_20534 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_6_11_reg_20534;
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_6_13_reg_24774 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_6_13_reg_24774;
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_6_7_reg_13814 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_6_7_reg_13814;
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_6_9_reg_17174 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_6_9_reg_17174;
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_7_11_reg_20482 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_7_11_reg_20482;
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_7_13_reg_24722 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_7_13_reg_24722;
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_7_7_reg_13762 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_7_7_reg_13762;
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_7_9_reg_17122 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_7_9_reg_17122;
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_8_11_reg_20430 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_8_11_reg_20430;
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_8_13_reg_24670 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_8_13_reg_24670;
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_8_7_reg_13710 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_8_7_reg_13710;
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_8_9_reg_17070 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_8_9_reg_17070;
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_9_11_reg_20378 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_9_11_reg_20378;
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_9_13_reg_24618 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_9_13_reg_24618;
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_9_7_reg_13658 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_9_7_reg_13658;
                ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_9_9_reg_17018 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_9_9_reg_17018;
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_0_11_reg_19166 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_0_11_reg_19166;
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_0_13_reg_22526 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_0_13_reg_22526;
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_0_7_reg_12446 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_0_7_reg_12446;
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_0_9_reg_15806 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_0_9_reg_15806;
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_10_11_reg_18646 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_10_11_reg_18646;
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_10_13_reg_22006 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_10_13_reg_22006;
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_10_7_reg_11926 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_10_7_reg_11926;
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_10_9_reg_15286 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_10_9_reg_15286;
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_11_11_reg_18594 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_11_11_reg_18594;
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_11_13_reg_21954 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_11_13_reg_21954;
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_11_7_reg_11874 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_11_7_reg_11874;
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_11_9_reg_15234 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_11_9_reg_15234;
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_12_11_reg_18542 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_12_11_reg_18542;
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_12_13_reg_21902 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_12_13_reg_21902;
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_12_7_reg_11822 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_12_7_reg_11822;
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_12_9_reg_15182 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_12_9_reg_15182;
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_13_11_reg_18490 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_13_11_reg_18490;
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_13_13_reg_21850 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_13_13_reg_21850;
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_13_7_reg_11770 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_13_7_reg_11770;
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_13_9_reg_15130 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_13_9_reg_15130;
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_14_11_reg_18438 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_14_11_reg_18438;
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_14_13_reg_21798 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_14_13_reg_21798;
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_14_7_reg_11718 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_14_7_reg_11718;
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_14_9_reg_15078 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_14_9_reg_15078;
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_15_11_reg_18386 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_15_11_reg_18386;
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_15_13_reg_21746 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_15_13_reg_21746;
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_15_7_reg_11666 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_15_7_reg_11666;
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_15_9_reg_15026 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_15_9_reg_15026;
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_1_11_reg_19114 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_1_11_reg_19114;
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_1_13_reg_22474 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_1_13_reg_22474;
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_1_7_reg_12394 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_1_7_reg_12394;
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_1_9_reg_15754 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_1_9_reg_15754;
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_2_11_reg_19062 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_2_11_reg_19062;
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_2_13_reg_22422 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_2_13_reg_22422;
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_2_7_reg_12342 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_2_7_reg_12342;
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_2_9_reg_15702 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_2_9_reg_15702;
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_3_11_reg_19010 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_3_11_reg_19010;
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_3_13_reg_22370 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_3_13_reg_22370;
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_3_7_reg_12290 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_3_7_reg_12290;
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_3_9_reg_15650 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_3_9_reg_15650;
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_4_11_reg_18958 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_4_11_reg_18958;
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_4_13_reg_22318 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_4_13_reg_22318;
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_4_7_reg_12238 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_4_7_reg_12238;
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_4_9_reg_15598 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_4_9_reg_15598;
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_5_11_reg_18906 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_5_11_reg_18906;
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_5_13_reg_22266 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_5_13_reg_22266;
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_5_7_reg_12186 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_5_7_reg_12186;
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_5_9_reg_15546 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_5_9_reg_15546;
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_6_11_reg_18854 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_6_11_reg_18854;
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_6_13_reg_22214 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_6_13_reg_22214;
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_6_7_reg_12134 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_6_7_reg_12134;
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_6_9_reg_15494 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_6_9_reg_15494;
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_7_11_reg_18802 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_7_11_reg_18802;
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_7_13_reg_22162 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_7_13_reg_22162;
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_7_7_reg_12082 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_7_7_reg_12082;
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_7_9_reg_15442 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_7_9_reg_15442;
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_8_11_reg_18750 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_8_11_reg_18750;
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_8_13_reg_22110 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_8_13_reg_22110;
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_8_7_reg_12030 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_8_7_reg_12030;
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_8_9_reg_15390 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_8_9_reg_15390;
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_9_11_reg_18698 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_9_11_reg_18698;
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_9_13_reg_22058 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_9_13_reg_22058;
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_9_7_reg_11978 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_9_7_reg_11978;
                ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_9_9_reg_15338 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_9_9_reg_15338;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_0_11_reg_20846 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_0_11_reg_20846;
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_0_13_reg_25086 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_0_13_reg_25086;
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_0_9_reg_17486 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_0_9_reg_17486;
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_10_11_reg_20326 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_10_11_reg_20326;
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_10_13_reg_24566 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_10_13_reg_24566;
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_10_9_reg_16966 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_10_9_reg_16966;
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_11_11_reg_20274 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_11_11_reg_20274;
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_11_13_reg_24514 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_11_13_reg_24514;
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_11_9_reg_16914 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_11_9_reg_16914;
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_12_11_reg_20222 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_12_11_reg_20222;
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_12_13_reg_24462 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_12_13_reg_24462;
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_12_9_reg_16862 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_12_9_reg_16862;
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_13_11_reg_20170 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_13_11_reg_20170;
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_13_13_reg_24410 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_13_13_reg_24410;
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_13_9_reg_16810 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_13_9_reg_16810;
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_14_11_reg_20118 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_14_11_reg_20118;
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_14_13_reg_24358 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_14_13_reg_24358;
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_14_9_reg_16758 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_14_9_reg_16758;
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_15_11_reg_20066 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_15_11_reg_20066;
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_15_13_reg_24306 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_15_13_reg_24306;
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_15_9_reg_16706 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_15_9_reg_16706;
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_1_11_reg_20794 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_1_11_reg_20794;
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_1_13_reg_25034 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_1_13_reg_25034;
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_1_9_reg_17434 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_1_9_reg_17434;
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_2_11_reg_20742 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_2_11_reg_20742;
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_2_13_reg_24982 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_2_13_reg_24982;
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_2_9_reg_17382 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_2_9_reg_17382;
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_3_11_reg_20690 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_3_11_reg_20690;
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_3_13_reg_24930 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_3_13_reg_24930;
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_3_9_reg_17330 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_3_9_reg_17330;
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_4_11_reg_20638 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_4_11_reg_20638;
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_4_13_reg_24878 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_4_13_reg_24878;
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_4_9_reg_17278 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_4_9_reg_17278;
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_5_11_reg_20586 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_5_11_reg_20586;
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_5_13_reg_24826 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_5_13_reg_24826;
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_5_9_reg_17226 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_5_9_reg_17226;
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_6_11_reg_20534 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_6_11_reg_20534;
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_6_13_reg_24774 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_6_13_reg_24774;
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_6_9_reg_17174 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_6_9_reg_17174;
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_7_11_reg_20482 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_7_11_reg_20482;
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_7_13_reg_24722 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_7_13_reg_24722;
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_7_9_reg_17122 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_7_9_reg_17122;
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_8_11_reg_20430 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_8_11_reg_20430;
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_8_13_reg_24670 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_8_13_reg_24670;
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_8_9_reg_17070 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_8_9_reg_17070;
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_9_11_reg_20378 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_9_11_reg_20378;
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_9_13_reg_24618 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_9_13_reg_24618;
                ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_9_9_reg_17018 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_9_9_reg_17018;
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_0_11_reg_19166 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_0_11_reg_19166;
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_0_13_reg_22526 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_0_13_reg_22526;
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_0_9_reg_15806 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_0_9_reg_15806;
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_10_11_reg_18646 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_10_11_reg_18646;
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_10_13_reg_22006 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_10_13_reg_22006;
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_10_9_reg_15286 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_10_9_reg_15286;
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_11_11_reg_18594 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_11_11_reg_18594;
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_11_13_reg_21954 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_11_13_reg_21954;
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_11_9_reg_15234 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_11_9_reg_15234;
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_12_11_reg_18542 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_12_11_reg_18542;
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_12_13_reg_21902 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_12_13_reg_21902;
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_12_9_reg_15182 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_12_9_reg_15182;
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_13_11_reg_18490 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_13_11_reg_18490;
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_13_13_reg_21850 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_13_13_reg_21850;
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_13_9_reg_15130 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_13_9_reg_15130;
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_14_11_reg_18438 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_14_11_reg_18438;
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_14_13_reg_21798 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_14_13_reg_21798;
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_14_9_reg_15078 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_14_9_reg_15078;
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_15_11_reg_18386 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_15_11_reg_18386;
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_15_13_reg_21746 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_15_13_reg_21746;
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_15_9_reg_15026 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_15_9_reg_15026;
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_1_11_reg_19114 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_1_11_reg_19114;
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_1_13_reg_22474 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_1_13_reg_22474;
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_1_9_reg_15754 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_1_9_reg_15754;
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_2_11_reg_19062 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_2_11_reg_19062;
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_2_13_reg_22422 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_2_13_reg_22422;
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_2_9_reg_15702 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_2_9_reg_15702;
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_3_11_reg_19010 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_3_11_reg_19010;
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_3_13_reg_22370 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_3_13_reg_22370;
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_3_9_reg_15650 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_3_9_reg_15650;
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_4_11_reg_18958 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_4_11_reg_18958;
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_4_13_reg_22318 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_4_13_reg_22318;
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_4_9_reg_15598 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_4_9_reg_15598;
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_5_11_reg_18906 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_5_11_reg_18906;
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_5_13_reg_22266 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_5_13_reg_22266;
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_5_9_reg_15546 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_5_9_reg_15546;
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_6_11_reg_18854 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_6_11_reg_18854;
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_6_13_reg_22214 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_6_13_reg_22214;
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_6_9_reg_15494 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_6_9_reg_15494;
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_7_11_reg_18802 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_7_11_reg_18802;
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_7_13_reg_22162 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_7_13_reg_22162;
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_7_9_reg_15442 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_7_9_reg_15442;
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_8_11_reg_18750 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_8_11_reg_18750;
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_8_13_reg_22110 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_8_13_reg_22110;
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_8_9_reg_15390 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_8_9_reg_15390;
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_9_11_reg_18698 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_9_11_reg_18698;
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_9_13_reg_22058 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_9_13_reg_22058;
                ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_9_9_reg_15338 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_9_9_reg_15338;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_0_11_reg_20846 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_0_11_reg_20846;
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_0_13_reg_25086 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_0_13_reg_25086;
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_10_11_reg_20326 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_10_11_reg_20326;
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_10_13_reg_24566 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_10_13_reg_24566;
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_11_11_reg_20274 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_11_11_reg_20274;
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_11_13_reg_24514 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_11_13_reg_24514;
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_12_11_reg_20222 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_12_11_reg_20222;
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_12_13_reg_24462 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_12_13_reg_24462;
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_13_11_reg_20170 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_13_11_reg_20170;
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_13_13_reg_24410 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_13_13_reg_24410;
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_14_11_reg_20118 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_14_11_reg_20118;
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_14_13_reg_24358 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_14_13_reg_24358;
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_15_11_reg_20066 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_15_11_reg_20066;
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_15_13_reg_24306 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_15_13_reg_24306;
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_1_11_reg_20794 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_1_11_reg_20794;
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_1_13_reg_25034 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_1_13_reg_25034;
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_2_11_reg_20742 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_2_11_reg_20742;
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_2_13_reg_24982 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_2_13_reg_24982;
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_3_11_reg_20690 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_3_11_reg_20690;
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_3_13_reg_24930 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_3_13_reg_24930;
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_4_11_reg_20638 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_4_11_reg_20638;
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_4_13_reg_24878 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_4_13_reg_24878;
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_5_11_reg_20586 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_5_11_reg_20586;
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_5_13_reg_24826 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_5_13_reg_24826;
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_6_11_reg_20534 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_6_11_reg_20534;
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_6_13_reg_24774 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_6_13_reg_24774;
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_7_11_reg_20482 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_7_11_reg_20482;
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_7_13_reg_24722 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_7_13_reg_24722;
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_8_11_reg_20430 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_8_11_reg_20430;
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_8_13_reg_24670 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_8_13_reg_24670;
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_9_11_reg_20378 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_9_11_reg_20378;
                ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_9_13_reg_24618 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_9_13_reg_24618;
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_0_11_reg_19166 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_0_11_reg_19166;
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_0_13_reg_22526 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_0_13_reg_22526;
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_10_11_reg_18646 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_10_11_reg_18646;
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_10_13_reg_22006 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_10_13_reg_22006;
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_11_11_reg_18594 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_11_11_reg_18594;
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_11_13_reg_21954 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_11_13_reg_21954;
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_12_11_reg_18542 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_12_11_reg_18542;
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_12_13_reg_21902 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_12_13_reg_21902;
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_13_11_reg_18490 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_13_11_reg_18490;
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_13_13_reg_21850 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_13_13_reg_21850;
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_14_11_reg_18438 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_14_11_reg_18438;
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_14_13_reg_21798 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_14_13_reg_21798;
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_15_11_reg_18386 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_15_11_reg_18386;
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_15_13_reg_21746 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_15_13_reg_21746;
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_1_11_reg_19114 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_1_11_reg_19114;
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_1_13_reg_22474 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_1_13_reg_22474;
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_2_11_reg_19062 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_2_11_reg_19062;
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_2_13_reg_22422 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_2_13_reg_22422;
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_3_11_reg_19010 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_3_11_reg_19010;
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_3_13_reg_22370 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_3_13_reg_22370;
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_4_11_reg_18958 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_4_11_reg_18958;
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_4_13_reg_22318 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_4_13_reg_22318;
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_5_11_reg_18906 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_5_11_reg_18906;
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_5_13_reg_22266 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_5_13_reg_22266;
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_6_11_reg_18854 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_6_11_reg_18854;
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_6_13_reg_22214 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_6_13_reg_22214;
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_7_11_reg_18802 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_7_11_reg_18802;
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_7_13_reg_22162 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_7_13_reg_22162;
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_8_11_reg_18750 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_8_11_reg_18750;
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_8_13_reg_22110 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_8_13_reg_22110;
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_9_11_reg_18698 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_9_11_reg_18698;
                ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_9_13_reg_22058 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_9_13_reg_22058;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_0_13_reg_25086 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_0_13_reg_25086;
                ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_10_13_reg_24566 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_10_13_reg_24566;
                ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_11_13_reg_24514 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_11_13_reg_24514;
                ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_12_13_reg_24462 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_12_13_reg_24462;
                ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_13_13_reg_24410 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_13_13_reg_24410;
                ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_14_13_reg_24358 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_14_13_reg_24358;
                ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_15_13_reg_24306 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_15_13_reg_24306;
                ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_1_13_reg_25034 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_1_13_reg_25034;
                ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_2_13_reg_24982 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_2_13_reg_24982;
                ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_3_13_reg_24930 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_3_13_reg_24930;
                ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_4_13_reg_24878 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_4_13_reg_24878;
                ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_5_13_reg_24826 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_5_13_reg_24826;
                ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_6_13_reg_24774 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_6_13_reg_24774;
                ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_7_13_reg_24722 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_7_13_reg_24722;
                ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_8_13_reg_24670 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_8_13_reg_24670;
                ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_9_13_reg_24618 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_9_13_reg_24618;
                ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_0_13_reg_22526 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_0_13_reg_22526;
                ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_10_13_reg_22006 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_10_13_reg_22006;
                ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_11_13_reg_21954 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_11_13_reg_21954;
                ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_12_13_reg_21902 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_12_13_reg_21902;
                ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_13_13_reg_21850 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_13_13_reg_21850;
                ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_14_13_reg_21798 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_14_13_reg_21798;
                ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_15_13_reg_21746 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_15_13_reg_21746;
                ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_1_13_reg_22474 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_1_13_reg_22474;
                ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_2_13_reg_22422 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_2_13_reg_22422;
                ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_3_13_reg_22370 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_3_13_reg_22370;
                ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_4_13_reg_22318 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_4_13_reg_22318;
                ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_5_13_reg_22266 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_5_13_reg_22266;
                ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_6_13_reg_22214 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_6_13_reg_22214;
                ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_7_13_reg_22162 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_7_13_reg_22162;
                ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_8_13_reg_22110 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_8_13_reg_22110;
                ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_9_13_reg_22058 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_9_13_reg_22058;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cos_addr_base_10_V_r_reg_42863 <= cos_addr_base_10_V;
                cos_addr_base_10_V_r_reg_42863_pp0_iter1_reg <= cos_addr_base_10_V_r_reg_42863;
                cos_addr_base_11_V_r_reg_42858 <= cos_addr_base_11_V;
                cos_addr_base_11_V_r_reg_42858_pp0_iter1_reg <= cos_addr_base_11_V_r_reg_42858;
                cos_addr_base_12_V_r_reg_42853 <= cos_addr_base_12_V;
                cos_addr_base_12_V_r_reg_42853_pp0_iter1_reg <= cos_addr_base_12_V_r_reg_42853;
                cos_addr_base_13_V_r_reg_42848 <= cos_addr_base_13_V;
                cos_addr_base_13_V_r_reg_42848_pp0_iter1_reg <= cos_addr_base_13_V_r_reg_42848;
                cos_addr_base_14_V_r_reg_42843 <= cos_addr_base_14_V;
                cos_addr_base_14_V_r_reg_42843_pp0_iter1_reg <= cos_addr_base_14_V_r_reg_42843;
                cos_addr_base_15_V_r_reg_42838 <= cos_addr_base_15_V;
                cos_addr_base_15_V_r_reg_42838_pp0_iter1_reg <= cos_addr_base_15_V_r_reg_42838;
                cos_addr_base_3_V_re_reg_42898 <= cos_addr_base_3_V;
                cos_addr_base_4_V_re_reg_42893 <= cos_addr_base_4_V;
                cos_addr_base_5_V_re_reg_42888 <= cos_addr_base_5_V;
                cos_addr_base_5_V_re_reg_42888_pp0_iter1_reg <= cos_addr_base_5_V_re_reg_42888;
                cos_addr_base_6_V_re_reg_42883 <= cos_addr_base_6_V;
                cos_addr_base_6_V_re_reg_42883_pp0_iter1_reg <= cos_addr_base_6_V_re_reg_42883;
                cos_addr_base_7_V_re_reg_42878 <= cos_addr_base_7_V;
                cos_addr_base_7_V_re_reg_42878_pp0_iter1_reg <= cos_addr_base_7_V_re_reg_42878;
                cos_addr_base_8_V_re_reg_42873 <= cos_addr_base_8_V;
                cos_addr_base_8_V_re_reg_42873_pp0_iter1_reg <= cos_addr_base_8_V_re_reg_42873;
                cos_addr_base_9_V_re_reg_42868 <= cos_addr_base_9_V;
                cos_addr_base_9_V_re_reg_42868_pp0_iter1_reg <= cos_addr_base_9_V_re_reg_42868;
                cos_rom_sel_10_V_rea_reg_42638 <= cos_rom_sel_10_V;
                cos_rom_sel_10_V_rea_reg_42638_pp0_iter1_reg <= cos_rom_sel_10_V_rea_reg_42638;
                cos_rom_sel_11_V_rea_reg_42618 <= cos_rom_sel_11_V;
                cos_rom_sel_11_V_rea_reg_42618_pp0_iter1_reg <= cos_rom_sel_11_V_rea_reg_42618;
                cos_rom_sel_12_V_rea_reg_42598 <= cos_rom_sel_12_V;
                cos_rom_sel_12_V_rea_reg_42598_pp0_iter1_reg <= cos_rom_sel_12_V_rea_reg_42598;
                cos_rom_sel_13_V_rea_reg_42578 <= cos_rom_sel_13_V;
                cos_rom_sel_13_V_rea_reg_42578_pp0_iter1_reg <= cos_rom_sel_13_V_rea_reg_42578;
                cos_rom_sel_14_V_rea_reg_42558 <= cos_rom_sel_14_V;
                cos_rom_sel_14_V_rea_reg_42558_pp0_iter1_reg <= cos_rom_sel_14_V_rea_reg_42558;
                cos_rom_sel_15_V_rea_reg_42538 <= cos_rom_sel_15_V;
                cos_rom_sel_15_V_rea_reg_42538_pp0_iter1_reg <= cos_rom_sel_15_V_rea_reg_42538;
                cos_rom_sel_1_V_read_reg_42818 <= cos_rom_sel_1_V;
                cos_rom_sel_1_V_read_reg_42818_pp0_iter1_reg <= cos_rom_sel_1_V_read_reg_42818;
                cos_rom_sel_2_V_read_reg_42798 <= cos_rom_sel_2_V;
                cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg <= cos_rom_sel_2_V_read_reg_42798;
                cos_rom_sel_3_V_read_reg_42778 <= cos_rom_sel_3_V;
                cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg <= cos_rom_sel_3_V_read_reg_42778;
                cos_rom_sel_4_V_read_reg_42758 <= cos_rom_sel_4_V;
                cos_rom_sel_4_V_read_reg_42758_pp0_iter1_reg <= cos_rom_sel_4_V_read_reg_42758;
                cos_rom_sel_5_V_read_reg_42738 <= cos_rom_sel_5_V;
                cos_rom_sel_5_V_read_reg_42738_pp0_iter1_reg <= cos_rom_sel_5_V_read_reg_42738;
                cos_rom_sel_6_V_read_reg_42718 <= cos_rom_sel_6_V;
                cos_rom_sel_6_V_read_reg_42718_pp0_iter1_reg <= cos_rom_sel_6_V_read_reg_42718;
                cos_rom_sel_7_V_read_reg_42698 <= cos_rom_sel_7_V;
                cos_rom_sel_7_V_read_reg_42698_pp0_iter1_reg <= cos_rom_sel_7_V_read_reg_42698;
                cos_rom_sel_8_V_read_reg_42678 <= cos_rom_sel_8_V;
                cos_rom_sel_8_V_read_reg_42678_pp0_iter1_reg <= cos_rom_sel_8_V_read_reg_42678;
                cos_rom_sel_9_V_read_reg_42658 <= cos_rom_sel_9_V;
                cos_rom_sel_9_V_read_reg_42658_pp0_iter1_reg <= cos_rom_sel_9_V_read_reg_42658;
                hw_cos_val_16_i_0_V_2_reg_44165 <= cos_tables_low_V_2_q0;
                hw_sin_val_16_i_0_V_2_reg_43592 <= sin_tables_low_V_2_q0;
                sin_addr_base_10_V_r_reg_43228 <= sin_addr_base_10_V;
                sin_addr_base_10_V_r_reg_43228_pp0_iter1_reg <= sin_addr_base_10_V_r_reg_43228;
                sin_addr_base_11_V_r_reg_43223 <= sin_addr_base_11_V;
                sin_addr_base_11_V_r_reg_43223_pp0_iter1_reg <= sin_addr_base_11_V_r_reg_43223;
                sin_addr_base_12_V_r_reg_43218 <= sin_addr_base_12_V;
                sin_addr_base_12_V_r_reg_43218_pp0_iter1_reg <= sin_addr_base_12_V_r_reg_43218;
                sin_addr_base_13_V_r_reg_43213 <= sin_addr_base_13_V;
                sin_addr_base_13_V_r_reg_43213_pp0_iter1_reg <= sin_addr_base_13_V_r_reg_43213;
                sin_addr_base_14_V_r_reg_43208 <= sin_addr_base_14_V;
                sin_addr_base_14_V_r_reg_43208_pp0_iter1_reg <= sin_addr_base_14_V_r_reg_43208;
                sin_addr_base_15_V_r_reg_43203 <= sin_addr_base_15_V;
                sin_addr_base_15_V_r_reg_43203_pp0_iter1_reg <= sin_addr_base_15_V_r_reg_43203;
                sin_addr_base_3_V_re_reg_43263 <= sin_addr_base_3_V;
                sin_addr_base_4_V_re_reg_43258 <= sin_addr_base_4_V;
                sin_addr_base_5_V_re_reg_43253 <= sin_addr_base_5_V;
                sin_addr_base_5_V_re_reg_43253_pp0_iter1_reg <= sin_addr_base_5_V_re_reg_43253;
                sin_addr_base_6_V_re_reg_43248 <= sin_addr_base_6_V;
                sin_addr_base_6_V_re_reg_43248_pp0_iter1_reg <= sin_addr_base_6_V_re_reg_43248;
                sin_addr_base_7_V_re_reg_43243 <= sin_addr_base_7_V;
                sin_addr_base_7_V_re_reg_43243_pp0_iter1_reg <= sin_addr_base_7_V_re_reg_43243;
                sin_addr_base_8_V_re_reg_43238 <= sin_addr_base_8_V;
                sin_addr_base_8_V_re_reg_43238_pp0_iter1_reg <= sin_addr_base_8_V_re_reg_43238;
                sin_addr_base_9_V_re_reg_43233 <= sin_addr_base_9_V;
                sin_addr_base_9_V_re_reg_43233_pp0_iter1_reg <= sin_addr_base_9_V_re_reg_43233;
                sin_rom_sel_10_V_rea_reg_43003 <= sin_rom_sel_10_V;
                sin_rom_sel_10_V_rea_reg_43003_pp0_iter1_reg <= sin_rom_sel_10_V_rea_reg_43003;
                sin_rom_sel_11_V_rea_reg_42983 <= sin_rom_sel_11_V;
                sin_rom_sel_11_V_rea_reg_42983_pp0_iter1_reg <= sin_rom_sel_11_V_rea_reg_42983;
                sin_rom_sel_12_V_rea_reg_42963 <= sin_rom_sel_12_V;
                sin_rom_sel_12_V_rea_reg_42963_pp0_iter1_reg <= sin_rom_sel_12_V_rea_reg_42963;
                sin_rom_sel_13_V_rea_reg_42943 <= sin_rom_sel_13_V;
                sin_rom_sel_13_V_rea_reg_42943_pp0_iter1_reg <= sin_rom_sel_13_V_rea_reg_42943;
                sin_rom_sel_14_V_rea_reg_42923 <= sin_rom_sel_14_V;
                sin_rom_sel_14_V_rea_reg_42923_pp0_iter1_reg <= sin_rom_sel_14_V_rea_reg_42923;
                sin_rom_sel_15_V_rea_reg_42903 <= sin_rom_sel_15_V;
                sin_rom_sel_15_V_rea_reg_42903_pp0_iter1_reg <= sin_rom_sel_15_V_rea_reg_42903;
                sin_rom_sel_1_V_read_reg_43183 <= sin_rom_sel_1_V;
                sin_rom_sel_1_V_read_reg_43183_pp0_iter1_reg <= sin_rom_sel_1_V_read_reg_43183;
                sin_rom_sel_2_V_read_reg_43163 <= sin_rom_sel_2_V;
                sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg <= sin_rom_sel_2_V_read_reg_43163;
                sin_rom_sel_3_V_read_reg_43143 <= sin_rom_sel_3_V;
                sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg <= sin_rom_sel_3_V_read_reg_43143;
                sin_rom_sel_4_V_read_reg_43123 <= sin_rom_sel_4_V;
                sin_rom_sel_4_V_read_reg_43123_pp0_iter1_reg <= sin_rom_sel_4_V_read_reg_43123;
                sin_rom_sel_5_V_read_reg_43103 <= sin_rom_sel_5_V;
                sin_rom_sel_5_V_read_reg_43103_pp0_iter1_reg <= sin_rom_sel_5_V_read_reg_43103;
                sin_rom_sel_6_V_read_reg_43083 <= sin_rom_sel_6_V;
                sin_rom_sel_6_V_read_reg_43083_pp0_iter1_reg <= sin_rom_sel_6_V_read_reg_43083;
                sin_rom_sel_7_V_read_reg_43063 <= sin_rom_sel_7_V;
                sin_rom_sel_7_V_read_reg_43063_pp0_iter1_reg <= sin_rom_sel_7_V_read_reg_43063;
                sin_rom_sel_8_V_read_reg_43043 <= sin_rom_sel_8_V;
                sin_rom_sel_8_V_read_reg_43043_pp0_iter1_reg <= sin_rom_sel_8_V_read_reg_43043;
                sin_rom_sel_9_V_read_reg_43023 <= sin_rom_sel_9_V;
                sin_rom_sel_9_V_read_reg_43023_pp0_iter1_reg <= sin_rom_sel_9_V_read_reg_43023;
                tmp_15_reg_43866 <= sin_tables_high_V_0_q1(12 downto 8);
                tmp_23_reg_44439 <= cos_tables_high_V_0_q1(12 downto 8);
                trunc_ln647_1_reg_43871 <= trunc_ln647_1_fu_26926_p1;
                trunc_ln647_8_reg_44195 <= trunc_ln647_8_fu_26940_p1;
                trunc_ln647_9_reg_44444 <= trunc_ln647_9_fu_26954_p1;
                trunc_ln647_reg_43622 <= trunc_ln647_fu_26912_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                cos_addr_base_10_V_r_reg_42863_pp0_iter2_reg <= cos_addr_base_10_V_r_reg_42863_pp0_iter1_reg;
                cos_addr_base_10_V_r_reg_42863_pp0_iter3_reg <= cos_addr_base_10_V_r_reg_42863_pp0_iter2_reg;
                cos_addr_base_11_V_r_reg_42858_pp0_iter2_reg <= cos_addr_base_11_V_r_reg_42858_pp0_iter1_reg;
                cos_addr_base_11_V_r_reg_42858_pp0_iter3_reg <= cos_addr_base_11_V_r_reg_42858_pp0_iter2_reg;
                cos_addr_base_12_V_r_reg_42853_pp0_iter2_reg <= cos_addr_base_12_V_r_reg_42853_pp0_iter1_reg;
                cos_addr_base_12_V_r_reg_42853_pp0_iter3_reg <= cos_addr_base_12_V_r_reg_42853_pp0_iter2_reg;
                cos_addr_base_12_V_r_reg_42853_pp0_iter4_reg <= cos_addr_base_12_V_r_reg_42853_pp0_iter3_reg;
                cos_addr_base_13_V_r_reg_42848_pp0_iter2_reg <= cos_addr_base_13_V_r_reg_42848_pp0_iter1_reg;
                cos_addr_base_13_V_r_reg_42848_pp0_iter3_reg <= cos_addr_base_13_V_r_reg_42848_pp0_iter2_reg;
                cos_addr_base_13_V_r_reg_42848_pp0_iter4_reg <= cos_addr_base_13_V_r_reg_42848_pp0_iter3_reg;
                cos_addr_base_14_V_r_reg_42843_pp0_iter2_reg <= cos_addr_base_14_V_r_reg_42843_pp0_iter1_reg;
                cos_addr_base_14_V_r_reg_42843_pp0_iter3_reg <= cos_addr_base_14_V_r_reg_42843_pp0_iter2_reg;
                cos_addr_base_14_V_r_reg_42843_pp0_iter4_reg <= cos_addr_base_14_V_r_reg_42843_pp0_iter3_reg;
                cos_addr_base_14_V_r_reg_42843_pp0_iter5_reg <= cos_addr_base_14_V_r_reg_42843_pp0_iter4_reg;
                cos_addr_base_15_V_r_reg_42838_pp0_iter2_reg <= cos_addr_base_15_V_r_reg_42838_pp0_iter1_reg;
                cos_addr_base_15_V_r_reg_42838_pp0_iter3_reg <= cos_addr_base_15_V_r_reg_42838_pp0_iter2_reg;
                cos_addr_base_15_V_r_reg_42838_pp0_iter4_reg <= cos_addr_base_15_V_r_reg_42838_pp0_iter3_reg;
                cos_addr_base_15_V_r_reg_42838_pp0_iter5_reg <= cos_addr_base_15_V_r_reg_42838_pp0_iter4_reg;
                cos_addr_base_15_V_r_reg_42838_pp0_iter6_reg <= cos_addr_base_15_V_r_reg_42838_pp0_iter5_reg;
                cos_addr_base_7_V_re_reg_42878_pp0_iter2_reg <= cos_addr_base_7_V_re_reg_42878_pp0_iter1_reg;
                cos_addr_base_8_V_re_reg_42873_pp0_iter2_reg <= cos_addr_base_8_V_re_reg_42873_pp0_iter1_reg;
                cos_addr_base_9_V_re_reg_42868_pp0_iter2_reg <= cos_addr_base_9_V_re_reg_42868_pp0_iter1_reg;
                cos_addr_base_9_V_re_reg_42868_pp0_iter3_reg <= cos_addr_base_9_V_re_reg_42868_pp0_iter2_reg;
                cos_rom_sel_10_V_rea_reg_42638_pp0_iter2_reg <= cos_rom_sel_10_V_rea_reg_42638_pp0_iter1_reg;
                cos_rom_sel_10_V_rea_reg_42638_pp0_iter3_reg <= cos_rom_sel_10_V_rea_reg_42638_pp0_iter2_reg;
                cos_rom_sel_10_V_rea_reg_42638_pp0_iter4_reg <= cos_rom_sel_10_V_rea_reg_42638_pp0_iter3_reg;
                cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg <= cos_rom_sel_10_V_rea_reg_42638_pp0_iter4_reg;
                cos_rom_sel_11_V_rea_reg_42618_pp0_iter2_reg <= cos_rom_sel_11_V_rea_reg_42618_pp0_iter1_reg;
                cos_rom_sel_11_V_rea_reg_42618_pp0_iter3_reg <= cos_rom_sel_11_V_rea_reg_42618_pp0_iter2_reg;
                cos_rom_sel_11_V_rea_reg_42618_pp0_iter4_reg <= cos_rom_sel_11_V_rea_reg_42618_pp0_iter3_reg;
                cos_rom_sel_11_V_rea_reg_42618_pp0_iter5_reg <= cos_rom_sel_11_V_rea_reg_42618_pp0_iter4_reg;
                cos_rom_sel_12_V_rea_reg_42598_pp0_iter2_reg <= cos_rom_sel_12_V_rea_reg_42598_pp0_iter1_reg;
                cos_rom_sel_12_V_rea_reg_42598_pp0_iter3_reg <= cos_rom_sel_12_V_rea_reg_42598_pp0_iter2_reg;
                cos_rom_sel_12_V_rea_reg_42598_pp0_iter4_reg <= cos_rom_sel_12_V_rea_reg_42598_pp0_iter3_reg;
                cos_rom_sel_12_V_rea_reg_42598_pp0_iter5_reg <= cos_rom_sel_12_V_rea_reg_42598_pp0_iter4_reg;
                cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg <= cos_rom_sel_12_V_rea_reg_42598_pp0_iter5_reg;
                cos_rom_sel_13_V_rea_reg_42578_pp0_iter2_reg <= cos_rom_sel_13_V_rea_reg_42578_pp0_iter1_reg;
                cos_rom_sel_13_V_rea_reg_42578_pp0_iter3_reg <= cos_rom_sel_13_V_rea_reg_42578_pp0_iter2_reg;
                cos_rom_sel_13_V_rea_reg_42578_pp0_iter4_reg <= cos_rom_sel_13_V_rea_reg_42578_pp0_iter3_reg;
                cos_rom_sel_13_V_rea_reg_42578_pp0_iter5_reg <= cos_rom_sel_13_V_rea_reg_42578_pp0_iter4_reg;
                cos_rom_sel_13_V_rea_reg_42578_pp0_iter6_reg <= cos_rom_sel_13_V_rea_reg_42578_pp0_iter5_reg;
                cos_rom_sel_14_V_rea_reg_42558_pp0_iter2_reg <= cos_rom_sel_14_V_rea_reg_42558_pp0_iter1_reg;
                cos_rom_sel_14_V_rea_reg_42558_pp0_iter3_reg <= cos_rom_sel_14_V_rea_reg_42558_pp0_iter2_reg;
                cos_rom_sel_14_V_rea_reg_42558_pp0_iter4_reg <= cos_rom_sel_14_V_rea_reg_42558_pp0_iter3_reg;
                cos_rom_sel_14_V_rea_reg_42558_pp0_iter5_reg <= cos_rom_sel_14_V_rea_reg_42558_pp0_iter4_reg;
                cos_rom_sel_14_V_rea_reg_42558_pp0_iter6_reg <= cos_rom_sel_14_V_rea_reg_42558_pp0_iter5_reg;
                cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg <= cos_rom_sel_14_V_rea_reg_42558_pp0_iter6_reg;
                cos_rom_sel_15_V_rea_reg_42538_pp0_iter2_reg <= cos_rom_sel_15_V_rea_reg_42538_pp0_iter1_reg;
                cos_rom_sel_15_V_rea_reg_42538_pp0_iter3_reg <= cos_rom_sel_15_V_rea_reg_42538_pp0_iter2_reg;
                cos_rom_sel_15_V_rea_reg_42538_pp0_iter4_reg <= cos_rom_sel_15_V_rea_reg_42538_pp0_iter3_reg;
                cos_rom_sel_15_V_rea_reg_42538_pp0_iter5_reg <= cos_rom_sel_15_V_rea_reg_42538_pp0_iter4_reg;
                cos_rom_sel_15_V_rea_reg_42538_pp0_iter6_reg <= cos_rom_sel_15_V_rea_reg_42538_pp0_iter5_reg;
                cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg <= cos_rom_sel_15_V_rea_reg_42538_pp0_iter6_reg;
                cos_rom_sel_1_V_read_reg_42818_pp0_iter2_reg <= cos_rom_sel_1_V_read_reg_42818_pp0_iter1_reg;
                cos_rom_sel_1_V_read_reg_42818_pp0_iter3_reg <= cos_rom_sel_1_V_read_reg_42818_pp0_iter2_reg;
                cos_rom_sel_2_V_read_reg_42798_pp0_iter2_reg <= cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg;
                cos_rom_sel_2_V_read_reg_42798_pp0_iter3_reg <= cos_rom_sel_2_V_read_reg_42798_pp0_iter2_reg;
                cos_rom_sel_3_V_read_reg_42778_pp0_iter2_reg <= cos_rom_sel_3_V_read_reg_42778_pp0_iter1_reg;
                cos_rom_sel_3_V_read_reg_42778_pp0_iter3_reg <= cos_rom_sel_3_V_read_reg_42778_pp0_iter2_reg;
                cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg <= cos_rom_sel_4_V_read_reg_42758_pp0_iter1_reg;
                cos_rom_sel_4_V_read_reg_42758_pp0_iter3_reg <= cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg;
                cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg <= cos_rom_sel_5_V_read_reg_42738_pp0_iter1_reg;
                cos_rom_sel_5_V_read_reg_42738_pp0_iter3_reg <= cos_rom_sel_5_V_read_reg_42738_pp0_iter2_reg;
                cos_rom_sel_5_V_read_reg_42738_pp0_iter4_reg <= cos_rom_sel_5_V_read_reg_42738_pp0_iter3_reg;
                cos_rom_sel_6_V_read_reg_42718_pp0_iter2_reg <= cos_rom_sel_6_V_read_reg_42718_pp0_iter1_reg;
                cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg <= cos_rom_sel_6_V_read_reg_42718_pp0_iter2_reg;
                cos_rom_sel_6_V_read_reg_42718_pp0_iter4_reg <= cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg;
                cos_rom_sel_7_V_read_reg_42698_pp0_iter2_reg <= cos_rom_sel_7_V_read_reg_42698_pp0_iter1_reg;
                cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg <= cos_rom_sel_7_V_read_reg_42698_pp0_iter2_reg;
                cos_rom_sel_7_V_read_reg_42698_pp0_iter4_reg <= cos_rom_sel_7_V_read_reg_42698_pp0_iter3_reg;
                cos_rom_sel_8_V_read_reg_42678_pp0_iter2_reg <= cos_rom_sel_8_V_read_reg_42678_pp0_iter1_reg;
                cos_rom_sel_8_V_read_reg_42678_pp0_iter3_reg <= cos_rom_sel_8_V_read_reg_42678_pp0_iter2_reg;
                cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg <= cos_rom_sel_8_V_read_reg_42678_pp0_iter3_reg;
                cos_rom_sel_9_V_read_reg_42658_pp0_iter2_reg <= cos_rom_sel_9_V_read_reg_42658_pp0_iter1_reg;
                cos_rom_sel_9_V_read_reg_42658_pp0_iter3_reg <= cos_rom_sel_9_V_read_reg_42658_pp0_iter2_reg;
                cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg <= cos_rom_sel_9_V_read_reg_42658_pp0_iter3_reg;
                cos_rom_sel_9_V_read_reg_42658_pp0_iter5_reg <= cos_rom_sel_9_V_read_reg_42658_pp0_iter4_reg;
                hw_cos_val_16_i_0_V_10_reg_46046 <= cos_tables_low_V_10_q0;
                hw_cos_val_16_i_0_V_11_reg_46066 <= cos_tables_low_V_11_q0;
                hw_cos_val_16_i_0_V_12_reg_46799 <= cos_tables_low_V_12_q0;
                hw_cos_val_16_i_0_V_13_reg_46819 <= cos_tables_low_V_13_q0;
                hw_cos_val_16_i_0_V_14_reg_47492 <= cos_tables_low_V_14_q0;
                hw_cos_val_16_i_0_V_4_reg_44579 <= cos_tables_low_V_4_q0;
                hw_cos_val_16_i_0_V_6_reg_44749 <= cos_tables_low_V_6_q0;
                hw_cos_val_16_i_0_V_8_reg_45233 <= cos_tables_low_V_8_q0;
                hw_cos_val_8_i_V_0_11_reg_46844 <= hw_cos_val_8_i_V_0_11_fu_39260_p18;
                hw_cos_val_8_i_V_0_13_reg_47517 <= hw_cos_val_8_i_V_0_13_fu_41182_p18;
                hw_cos_val_8_i_V_0_4_reg_45268 <= hw_cos_val_8_i_V_0_4_fu_30726_p18;
                hw_cos_val_8_i_V_0_8_reg_46096 <= hw_cos_val_8_i_V_0_8_fu_34988_p18;
                hw_cos_val_8_i_V_10_11_reg_47034 <= hw_cos_val_8_i_V_10_11_fu_39630_p18;
                hw_cos_val_8_i_V_10_13_reg_47707 <= hw_cos_val_8_i_V_10_13_fu_41552_p18;
                hw_cos_val_8_i_V_10_4_reg_45458 <= hw_cos_val_8_i_V_10_4_fu_31086_p18;
                hw_cos_val_8_i_V_10_8_reg_46286 <= hw_cos_val_8_i_V_10_8_fu_35348_p18;
                hw_cos_val_8_i_V_11_11_reg_47053 <= hw_cos_val_8_i_V_11_11_fu_39667_p18;
                hw_cos_val_8_i_V_11_13_reg_47726 <= hw_cos_val_8_i_V_11_13_fu_41589_p18;
                hw_cos_val_8_i_V_11_4_reg_45477 <= hw_cos_val_8_i_V_11_4_fu_31122_p18;
                hw_cos_val_8_i_V_11_8_reg_46305 <= hw_cos_val_8_i_V_11_8_fu_35384_p18;
                hw_cos_val_8_i_V_12_11_reg_47072 <= hw_cos_val_8_i_V_12_11_fu_39704_p18;
                hw_cos_val_8_i_V_12_13_reg_47745 <= hw_cos_val_8_i_V_12_13_fu_41626_p18;
                hw_cos_val_8_i_V_12_4_reg_45496 <= hw_cos_val_8_i_V_12_4_fu_31158_p18;
                hw_cos_val_8_i_V_12_8_reg_46324 <= hw_cos_val_8_i_V_12_8_fu_35420_p18;
                hw_cos_val_8_i_V_13_11_reg_47091 <= hw_cos_val_8_i_V_13_11_fu_39741_p18;
                hw_cos_val_8_i_V_13_13_reg_47764 <= hw_cos_val_8_i_V_13_13_fu_41663_p18;
                hw_cos_val_8_i_V_13_4_reg_45515 <= hw_cos_val_8_i_V_13_4_fu_31194_p18;
                hw_cos_val_8_i_V_13_8_reg_46343 <= hw_cos_val_8_i_V_13_8_fu_35456_p18;
                hw_cos_val_8_i_V_14_11_reg_47110 <= hw_cos_val_8_i_V_14_11_fu_39778_p18;
                hw_cos_val_8_i_V_14_13_reg_47783 <= hw_cos_val_8_i_V_14_13_fu_41700_p18;
                hw_cos_val_8_i_V_14_4_reg_45534 <= hw_cos_val_8_i_V_14_4_fu_31230_p18;
                hw_cos_val_8_i_V_14_8_reg_46362 <= hw_cos_val_8_i_V_14_8_fu_35492_p18;
                hw_cos_val_8_i_V_15_11_reg_47129 <= hw_cos_val_8_i_V_15_11_fu_39815_p18;
                hw_cos_val_8_i_V_15_13_reg_47802 <= hw_cos_val_8_i_V_15_13_fu_41737_p18;
                hw_cos_val_8_i_V_15_4_reg_45553 <= hw_cos_val_8_i_V_15_4_fu_31266_p18;
                hw_cos_val_8_i_V_15_8_reg_46381 <= hw_cos_val_8_i_V_15_8_fu_35528_p18;
                hw_cos_val_8_i_V_1_11_reg_46863 <= hw_cos_val_8_i_V_1_11_fu_39297_p18;
                hw_cos_val_8_i_V_1_13_reg_47536 <= hw_cos_val_8_i_V_1_13_fu_41219_p18;
                hw_cos_val_8_i_V_1_4_reg_45287 <= hw_cos_val_8_i_V_1_4_fu_30762_p18;
                hw_cos_val_8_i_V_1_8_reg_46115 <= hw_cos_val_8_i_V_1_8_fu_35024_p18;
                hw_cos_val_8_i_V_2_11_reg_46882 <= hw_cos_val_8_i_V_2_11_fu_39334_p18;
                hw_cos_val_8_i_V_2_13_reg_47555 <= hw_cos_val_8_i_V_2_13_fu_41256_p18;
                hw_cos_val_8_i_V_2_4_reg_45306 <= hw_cos_val_8_i_V_2_4_fu_30798_p18;
                hw_cos_val_8_i_V_2_8_reg_46134 <= hw_cos_val_8_i_V_2_8_fu_35060_p18;
                hw_cos_val_8_i_V_3_11_reg_46901 <= hw_cos_val_8_i_V_3_11_fu_39371_p18;
                hw_cos_val_8_i_V_3_13_reg_47574 <= hw_cos_val_8_i_V_3_13_fu_41293_p18;
                hw_cos_val_8_i_V_3_4_reg_45325 <= hw_cos_val_8_i_V_3_4_fu_30834_p18;
                hw_cos_val_8_i_V_3_8_reg_46153 <= hw_cos_val_8_i_V_3_8_fu_35096_p18;
                hw_cos_val_8_i_V_4_11_reg_46920 <= hw_cos_val_8_i_V_4_11_fu_39408_p18;
                hw_cos_val_8_i_V_4_13_reg_47593 <= hw_cos_val_8_i_V_4_13_fu_41330_p18;
                hw_cos_val_8_i_V_4_4_reg_45344 <= hw_cos_val_8_i_V_4_4_fu_30870_p18;
                hw_cos_val_8_i_V_4_8_reg_46172 <= hw_cos_val_8_i_V_4_8_fu_35132_p18;
                hw_cos_val_8_i_V_5_11_reg_46939 <= hw_cos_val_8_i_V_5_11_fu_39445_p18;
                hw_cos_val_8_i_V_5_13_reg_47612 <= hw_cos_val_8_i_V_5_13_fu_41367_p18;
                hw_cos_val_8_i_V_5_4_reg_45363 <= hw_cos_val_8_i_V_5_4_fu_30906_p18;
                hw_cos_val_8_i_V_5_8_reg_46191 <= hw_cos_val_8_i_V_5_8_fu_35168_p18;
                hw_cos_val_8_i_V_6_11_reg_46958 <= hw_cos_val_8_i_V_6_11_fu_39482_p18;
                hw_cos_val_8_i_V_6_13_reg_47631 <= hw_cos_val_8_i_V_6_13_fu_41404_p18;
                hw_cos_val_8_i_V_6_4_reg_45382 <= hw_cos_val_8_i_V_6_4_fu_30942_p18;
                hw_cos_val_8_i_V_6_8_reg_46210 <= hw_cos_val_8_i_V_6_8_fu_35204_p18;
                hw_cos_val_8_i_V_7_11_reg_46977 <= hw_cos_val_8_i_V_7_11_fu_39519_p18;
                hw_cos_val_8_i_V_7_13_reg_47650 <= hw_cos_val_8_i_V_7_13_fu_41441_p18;
                hw_cos_val_8_i_V_7_4_reg_45401 <= hw_cos_val_8_i_V_7_4_fu_30978_p18;
                hw_cos_val_8_i_V_7_8_reg_46229 <= hw_cos_val_8_i_V_7_8_fu_35240_p18;
                hw_cos_val_8_i_V_8_11_reg_46996 <= hw_cos_val_8_i_V_8_11_fu_39556_p18;
                hw_cos_val_8_i_V_8_13_reg_47669 <= hw_cos_val_8_i_V_8_13_fu_41478_p18;
                hw_cos_val_8_i_V_8_4_reg_45420 <= hw_cos_val_8_i_V_8_4_fu_31014_p18;
                hw_cos_val_8_i_V_8_8_reg_46248 <= hw_cos_val_8_i_V_8_8_fu_35276_p18;
                hw_cos_val_8_i_V_9_11_reg_47015 <= hw_cos_val_8_i_V_9_11_fu_39593_p18;
                hw_cos_val_8_i_V_9_13_reg_47688 <= hw_cos_val_8_i_V_9_13_fu_41515_p18;
                hw_cos_val_8_i_V_9_4_reg_45439 <= hw_cos_val_8_i_V_9_4_fu_31050_p18;
                hw_cos_val_8_i_V_9_8_reg_46267 <= hw_cos_val_8_i_V_9_8_fu_35312_p18;
                hw_sin_val_16_i_0_V_10_reg_45632 <= sin_tables_low_V_10_q0;
                hw_sin_val_16_i_0_V_11_reg_45652 <= sin_tables_low_V_11_q0;
                hw_sin_val_16_i_0_V_12_reg_46440 <= sin_tables_low_V_12_q0;
                hw_sin_val_16_i_0_V_13_reg_46460 <= sin_tables_low_V_13_q0;
                hw_sin_val_16_i_0_V_14_reg_47158 <= sin_tables_low_V_14_q0;
                hw_sin_val_16_i_0_V_4_reg_44494 <= sin_tables_low_V_4_q0;
                hw_sin_val_16_i_0_V_6_reg_44664 <= sin_tables_low_V_6_q0;
                hw_sin_val_16_i_0_V_8_reg_44834 <= sin_tables_low_V_8_q0;
                hw_sin_val_8_i_V_0_11_reg_46485 <= hw_sin_val_8_i_V_0_11_fu_37123_p18;
                hw_sin_val_8_i_V_0_13_reg_47183 <= hw_sin_val_8_i_V_0_13_fu_40226_p18;
                hw_sin_val_8_i_V_0_4_reg_44869 <= hw_sin_val_8_i_V_0_4_fu_28595_p18;
                hw_sin_val_8_i_V_0_8_reg_45682 <= hw_sin_val_8_i_V_0_8_fu_32852_p18;
                hw_sin_val_8_i_V_10_11_reg_46675 <= hw_sin_val_8_i_V_10_11_fu_37493_p18;
                hw_sin_val_8_i_V_10_13_reg_47373 <= hw_sin_val_8_i_V_10_13_fu_40596_p18;
                hw_sin_val_8_i_V_10_4_reg_45059 <= hw_sin_val_8_i_V_10_4_fu_28955_p18;
                hw_sin_val_8_i_V_10_8_reg_45872 <= hw_sin_val_8_i_V_10_8_fu_33212_p18;
                hw_sin_val_8_i_V_11_11_reg_46694 <= hw_sin_val_8_i_V_11_11_fu_37530_p18;
                hw_sin_val_8_i_V_11_13_reg_47392 <= hw_sin_val_8_i_V_11_13_fu_40633_p18;
                hw_sin_val_8_i_V_11_4_reg_45078 <= hw_sin_val_8_i_V_11_4_fu_28991_p18;
                hw_sin_val_8_i_V_11_8_reg_45891 <= hw_sin_val_8_i_V_11_8_fu_33248_p18;
                hw_sin_val_8_i_V_12_11_reg_46713 <= hw_sin_val_8_i_V_12_11_fu_37567_p18;
                hw_sin_val_8_i_V_12_13_reg_47411 <= hw_sin_val_8_i_V_12_13_fu_40670_p18;
                hw_sin_val_8_i_V_12_4_reg_45097 <= hw_sin_val_8_i_V_12_4_fu_29027_p18;
                hw_sin_val_8_i_V_12_8_reg_45910 <= hw_sin_val_8_i_V_12_8_fu_33284_p18;
                hw_sin_val_8_i_V_13_11_reg_46732 <= hw_sin_val_8_i_V_13_11_fu_37604_p18;
                hw_sin_val_8_i_V_13_13_reg_47430 <= hw_sin_val_8_i_V_13_13_fu_40707_p18;
                hw_sin_val_8_i_V_13_4_reg_45116 <= hw_sin_val_8_i_V_13_4_fu_29063_p18;
                hw_sin_val_8_i_V_13_8_reg_45929 <= hw_sin_val_8_i_V_13_8_fu_33320_p18;
                hw_sin_val_8_i_V_14_11_reg_46751 <= hw_sin_val_8_i_V_14_11_fu_37641_p18;
                hw_sin_val_8_i_V_14_13_reg_47449 <= hw_sin_val_8_i_V_14_13_fu_40744_p18;
                hw_sin_val_8_i_V_14_4_reg_45135 <= hw_sin_val_8_i_V_14_4_fu_29099_p18;
                hw_sin_val_8_i_V_14_8_reg_45948 <= hw_sin_val_8_i_V_14_8_fu_33356_p18;
                hw_sin_val_8_i_V_15_11_reg_46770 <= hw_sin_val_8_i_V_15_11_fu_37678_p18;
                hw_sin_val_8_i_V_15_13_reg_47468 <= hw_sin_val_8_i_V_15_13_fu_40781_p18;
                hw_sin_val_8_i_V_15_4_reg_45154 <= hw_sin_val_8_i_V_15_4_fu_29135_p18;
                hw_sin_val_8_i_V_15_8_reg_45967 <= hw_sin_val_8_i_V_15_8_fu_33392_p18;
                hw_sin_val_8_i_V_1_11_reg_46504 <= hw_sin_val_8_i_V_1_11_fu_37160_p18;
                hw_sin_val_8_i_V_1_13_reg_47202 <= hw_sin_val_8_i_V_1_13_fu_40263_p18;
                hw_sin_val_8_i_V_1_4_reg_44888 <= hw_sin_val_8_i_V_1_4_fu_28631_p18;
                hw_sin_val_8_i_V_1_8_reg_45701 <= hw_sin_val_8_i_V_1_8_fu_32888_p18;
                hw_sin_val_8_i_V_2_11_reg_46523 <= hw_sin_val_8_i_V_2_11_fu_37197_p18;
                hw_sin_val_8_i_V_2_13_reg_47221 <= hw_sin_val_8_i_V_2_13_fu_40300_p18;
                hw_sin_val_8_i_V_2_4_reg_44907 <= hw_sin_val_8_i_V_2_4_fu_28667_p18;
                hw_sin_val_8_i_V_2_8_reg_45720 <= hw_sin_val_8_i_V_2_8_fu_32924_p18;
                hw_sin_val_8_i_V_3_11_reg_46542 <= hw_sin_val_8_i_V_3_11_fu_37234_p18;
                hw_sin_val_8_i_V_3_13_reg_47240 <= hw_sin_val_8_i_V_3_13_fu_40337_p18;
                hw_sin_val_8_i_V_3_4_reg_44926 <= hw_sin_val_8_i_V_3_4_fu_28703_p18;
                hw_sin_val_8_i_V_3_8_reg_45739 <= hw_sin_val_8_i_V_3_8_fu_32960_p18;
                hw_sin_val_8_i_V_4_11_reg_46561 <= hw_sin_val_8_i_V_4_11_fu_37271_p18;
                hw_sin_val_8_i_V_4_13_reg_47259 <= hw_sin_val_8_i_V_4_13_fu_40374_p18;
                hw_sin_val_8_i_V_4_4_reg_44945 <= hw_sin_val_8_i_V_4_4_fu_28739_p18;
                hw_sin_val_8_i_V_4_8_reg_45758 <= hw_sin_val_8_i_V_4_8_fu_32996_p18;
                hw_sin_val_8_i_V_5_11_reg_46580 <= hw_sin_val_8_i_V_5_11_fu_37308_p18;
                hw_sin_val_8_i_V_5_13_reg_47278 <= hw_sin_val_8_i_V_5_13_fu_40411_p18;
                hw_sin_val_8_i_V_5_4_reg_44964 <= hw_sin_val_8_i_V_5_4_fu_28775_p18;
                hw_sin_val_8_i_V_5_8_reg_45777 <= hw_sin_val_8_i_V_5_8_fu_33032_p18;
                hw_sin_val_8_i_V_6_11_reg_46599 <= hw_sin_val_8_i_V_6_11_fu_37345_p18;
                hw_sin_val_8_i_V_6_13_reg_47297 <= hw_sin_val_8_i_V_6_13_fu_40448_p18;
                hw_sin_val_8_i_V_6_4_reg_44983 <= hw_sin_val_8_i_V_6_4_fu_28811_p18;
                hw_sin_val_8_i_V_6_8_reg_45796 <= hw_sin_val_8_i_V_6_8_fu_33068_p18;
                hw_sin_val_8_i_V_7_11_reg_46618 <= hw_sin_val_8_i_V_7_11_fu_37382_p18;
                hw_sin_val_8_i_V_7_13_reg_47316 <= hw_sin_val_8_i_V_7_13_fu_40485_p18;
                hw_sin_val_8_i_V_7_4_reg_45002 <= hw_sin_val_8_i_V_7_4_fu_28847_p18;
                hw_sin_val_8_i_V_7_8_reg_45815 <= hw_sin_val_8_i_V_7_8_fu_33104_p18;
                hw_sin_val_8_i_V_8_11_reg_46637 <= hw_sin_val_8_i_V_8_11_fu_37419_p18;
                hw_sin_val_8_i_V_8_13_reg_47335 <= hw_sin_val_8_i_V_8_13_fu_40522_p18;
                hw_sin_val_8_i_V_8_4_reg_45021 <= hw_sin_val_8_i_V_8_4_fu_28883_p18;
                hw_sin_val_8_i_V_8_8_reg_45834 <= hw_sin_val_8_i_V_8_8_fu_33140_p18;
                hw_sin_val_8_i_V_9_11_reg_46656 <= hw_sin_val_8_i_V_9_11_fu_37456_p18;
                hw_sin_val_8_i_V_9_13_reg_47354 <= hw_sin_val_8_i_V_9_13_fu_40559_p18;
                hw_sin_val_8_i_V_9_4_reg_45040 <= hw_sin_val_8_i_V_9_4_fu_28919_p18;
                hw_sin_val_8_i_V_9_8_reg_45853 <= hw_sin_val_8_i_V_9_8_fu_33176_p18;
                sin_addr_base_10_V_r_reg_43228_pp0_iter2_reg <= sin_addr_base_10_V_r_reg_43228_pp0_iter1_reg;
                sin_addr_base_10_V_r_reg_43228_pp0_iter3_reg <= sin_addr_base_10_V_r_reg_43228_pp0_iter2_reg;
                sin_addr_base_11_V_r_reg_43223_pp0_iter2_reg <= sin_addr_base_11_V_r_reg_43223_pp0_iter1_reg;
                sin_addr_base_11_V_r_reg_43223_pp0_iter3_reg <= sin_addr_base_11_V_r_reg_43223_pp0_iter2_reg;
                sin_addr_base_12_V_r_reg_43218_pp0_iter2_reg <= sin_addr_base_12_V_r_reg_43218_pp0_iter1_reg;
                sin_addr_base_12_V_r_reg_43218_pp0_iter3_reg <= sin_addr_base_12_V_r_reg_43218_pp0_iter2_reg;
                sin_addr_base_12_V_r_reg_43218_pp0_iter4_reg <= sin_addr_base_12_V_r_reg_43218_pp0_iter3_reg;
                sin_addr_base_13_V_r_reg_43213_pp0_iter2_reg <= sin_addr_base_13_V_r_reg_43213_pp0_iter1_reg;
                sin_addr_base_13_V_r_reg_43213_pp0_iter3_reg <= sin_addr_base_13_V_r_reg_43213_pp0_iter2_reg;
                sin_addr_base_13_V_r_reg_43213_pp0_iter4_reg <= sin_addr_base_13_V_r_reg_43213_pp0_iter3_reg;
                sin_addr_base_14_V_r_reg_43208_pp0_iter2_reg <= sin_addr_base_14_V_r_reg_43208_pp0_iter1_reg;
                sin_addr_base_14_V_r_reg_43208_pp0_iter3_reg <= sin_addr_base_14_V_r_reg_43208_pp0_iter2_reg;
                sin_addr_base_14_V_r_reg_43208_pp0_iter4_reg <= sin_addr_base_14_V_r_reg_43208_pp0_iter3_reg;
                sin_addr_base_14_V_r_reg_43208_pp0_iter5_reg <= sin_addr_base_14_V_r_reg_43208_pp0_iter4_reg;
                sin_addr_base_15_V_r_reg_43203_pp0_iter2_reg <= sin_addr_base_15_V_r_reg_43203_pp0_iter1_reg;
                sin_addr_base_15_V_r_reg_43203_pp0_iter3_reg <= sin_addr_base_15_V_r_reg_43203_pp0_iter2_reg;
                sin_addr_base_15_V_r_reg_43203_pp0_iter4_reg <= sin_addr_base_15_V_r_reg_43203_pp0_iter3_reg;
                sin_addr_base_15_V_r_reg_43203_pp0_iter5_reg <= sin_addr_base_15_V_r_reg_43203_pp0_iter4_reg;
                sin_addr_base_15_V_r_reg_43203_pp0_iter6_reg <= sin_addr_base_15_V_r_reg_43203_pp0_iter5_reg;
                sin_addr_base_7_V_re_reg_43243_pp0_iter2_reg <= sin_addr_base_7_V_re_reg_43243_pp0_iter1_reg;
                sin_addr_base_8_V_re_reg_43238_pp0_iter2_reg <= sin_addr_base_8_V_re_reg_43238_pp0_iter1_reg;
                sin_addr_base_9_V_re_reg_43233_pp0_iter2_reg <= sin_addr_base_9_V_re_reg_43233_pp0_iter1_reg;
                sin_addr_base_9_V_re_reg_43233_pp0_iter3_reg <= sin_addr_base_9_V_re_reg_43233_pp0_iter2_reg;
                sin_rom_sel_10_V_rea_reg_43003_pp0_iter2_reg <= sin_rom_sel_10_V_rea_reg_43003_pp0_iter1_reg;
                sin_rom_sel_10_V_rea_reg_43003_pp0_iter3_reg <= sin_rom_sel_10_V_rea_reg_43003_pp0_iter2_reg;
                sin_rom_sel_10_V_rea_reg_43003_pp0_iter4_reg <= sin_rom_sel_10_V_rea_reg_43003_pp0_iter3_reg;
                sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg <= sin_rom_sel_10_V_rea_reg_43003_pp0_iter4_reg;
                sin_rom_sel_11_V_rea_reg_42983_pp0_iter2_reg <= sin_rom_sel_11_V_rea_reg_42983_pp0_iter1_reg;
                sin_rom_sel_11_V_rea_reg_42983_pp0_iter3_reg <= sin_rom_sel_11_V_rea_reg_42983_pp0_iter2_reg;
                sin_rom_sel_11_V_rea_reg_42983_pp0_iter4_reg <= sin_rom_sel_11_V_rea_reg_42983_pp0_iter3_reg;
                sin_rom_sel_11_V_rea_reg_42983_pp0_iter5_reg <= sin_rom_sel_11_V_rea_reg_42983_pp0_iter4_reg;
                sin_rom_sel_12_V_rea_reg_42963_pp0_iter2_reg <= sin_rom_sel_12_V_rea_reg_42963_pp0_iter1_reg;
                sin_rom_sel_12_V_rea_reg_42963_pp0_iter3_reg <= sin_rom_sel_12_V_rea_reg_42963_pp0_iter2_reg;
                sin_rom_sel_12_V_rea_reg_42963_pp0_iter4_reg <= sin_rom_sel_12_V_rea_reg_42963_pp0_iter3_reg;
                sin_rom_sel_12_V_rea_reg_42963_pp0_iter5_reg <= sin_rom_sel_12_V_rea_reg_42963_pp0_iter4_reg;
                sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg <= sin_rom_sel_12_V_rea_reg_42963_pp0_iter5_reg;
                sin_rom_sel_13_V_rea_reg_42943_pp0_iter2_reg <= sin_rom_sel_13_V_rea_reg_42943_pp0_iter1_reg;
                sin_rom_sel_13_V_rea_reg_42943_pp0_iter3_reg <= sin_rom_sel_13_V_rea_reg_42943_pp0_iter2_reg;
                sin_rom_sel_13_V_rea_reg_42943_pp0_iter4_reg <= sin_rom_sel_13_V_rea_reg_42943_pp0_iter3_reg;
                sin_rom_sel_13_V_rea_reg_42943_pp0_iter5_reg <= sin_rom_sel_13_V_rea_reg_42943_pp0_iter4_reg;
                sin_rom_sel_13_V_rea_reg_42943_pp0_iter6_reg <= sin_rom_sel_13_V_rea_reg_42943_pp0_iter5_reg;
                sin_rom_sel_14_V_rea_reg_42923_pp0_iter2_reg <= sin_rom_sel_14_V_rea_reg_42923_pp0_iter1_reg;
                sin_rom_sel_14_V_rea_reg_42923_pp0_iter3_reg <= sin_rom_sel_14_V_rea_reg_42923_pp0_iter2_reg;
                sin_rom_sel_14_V_rea_reg_42923_pp0_iter4_reg <= sin_rom_sel_14_V_rea_reg_42923_pp0_iter3_reg;
                sin_rom_sel_14_V_rea_reg_42923_pp0_iter5_reg <= sin_rom_sel_14_V_rea_reg_42923_pp0_iter4_reg;
                sin_rom_sel_14_V_rea_reg_42923_pp0_iter6_reg <= sin_rom_sel_14_V_rea_reg_42923_pp0_iter5_reg;
                sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg <= sin_rom_sel_14_V_rea_reg_42923_pp0_iter6_reg;
                sin_rom_sel_15_V_rea_reg_42903_pp0_iter2_reg <= sin_rom_sel_15_V_rea_reg_42903_pp0_iter1_reg;
                sin_rom_sel_15_V_rea_reg_42903_pp0_iter3_reg <= sin_rom_sel_15_V_rea_reg_42903_pp0_iter2_reg;
                sin_rom_sel_15_V_rea_reg_42903_pp0_iter4_reg <= sin_rom_sel_15_V_rea_reg_42903_pp0_iter3_reg;
                sin_rom_sel_15_V_rea_reg_42903_pp0_iter5_reg <= sin_rom_sel_15_V_rea_reg_42903_pp0_iter4_reg;
                sin_rom_sel_15_V_rea_reg_42903_pp0_iter6_reg <= sin_rom_sel_15_V_rea_reg_42903_pp0_iter5_reg;
                sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg <= sin_rom_sel_15_V_rea_reg_42903_pp0_iter6_reg;
                sin_rom_sel_1_V_read_reg_43183_pp0_iter2_reg <= sin_rom_sel_1_V_read_reg_43183_pp0_iter1_reg;
                sin_rom_sel_1_V_read_reg_43183_pp0_iter3_reg <= sin_rom_sel_1_V_read_reg_43183_pp0_iter2_reg;
                sin_rom_sel_2_V_read_reg_43163_pp0_iter2_reg <= sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg;
                sin_rom_sel_2_V_read_reg_43163_pp0_iter3_reg <= sin_rom_sel_2_V_read_reg_43163_pp0_iter2_reg;
                sin_rom_sel_3_V_read_reg_43143_pp0_iter2_reg <= sin_rom_sel_3_V_read_reg_43143_pp0_iter1_reg;
                sin_rom_sel_3_V_read_reg_43143_pp0_iter3_reg <= sin_rom_sel_3_V_read_reg_43143_pp0_iter2_reg;
                sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg <= sin_rom_sel_4_V_read_reg_43123_pp0_iter1_reg;
                sin_rom_sel_4_V_read_reg_43123_pp0_iter3_reg <= sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg;
                sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg <= sin_rom_sel_5_V_read_reg_43103_pp0_iter1_reg;
                sin_rom_sel_5_V_read_reg_43103_pp0_iter3_reg <= sin_rom_sel_5_V_read_reg_43103_pp0_iter2_reg;
                sin_rom_sel_5_V_read_reg_43103_pp0_iter4_reg <= sin_rom_sel_5_V_read_reg_43103_pp0_iter3_reg;
                sin_rom_sel_6_V_read_reg_43083_pp0_iter2_reg <= sin_rom_sel_6_V_read_reg_43083_pp0_iter1_reg;
                sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg <= sin_rom_sel_6_V_read_reg_43083_pp0_iter2_reg;
                sin_rom_sel_6_V_read_reg_43083_pp0_iter4_reg <= sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg;
                sin_rom_sel_7_V_read_reg_43063_pp0_iter2_reg <= sin_rom_sel_7_V_read_reg_43063_pp0_iter1_reg;
                sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg <= sin_rom_sel_7_V_read_reg_43063_pp0_iter2_reg;
                sin_rom_sel_7_V_read_reg_43063_pp0_iter4_reg <= sin_rom_sel_7_V_read_reg_43063_pp0_iter3_reg;
                sin_rom_sel_8_V_read_reg_43043_pp0_iter2_reg <= sin_rom_sel_8_V_read_reg_43043_pp0_iter1_reg;
                sin_rom_sel_8_V_read_reg_43043_pp0_iter3_reg <= sin_rom_sel_8_V_read_reg_43043_pp0_iter2_reg;
                sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg <= sin_rom_sel_8_V_read_reg_43043_pp0_iter3_reg;
                sin_rom_sel_9_V_read_reg_43023_pp0_iter2_reg <= sin_rom_sel_9_V_read_reg_43023_pp0_iter1_reg;
                sin_rom_sel_9_V_read_reg_43023_pp0_iter3_reg <= sin_rom_sel_9_V_read_reg_43023_pp0_iter2_reg;
                sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg <= sin_rom_sel_9_V_read_reg_43023_pp0_iter3_reg;
                sin_rom_sel_9_V_read_reg_43023_pp0_iter5_reg <= sin_rom_sel_9_V_read_reg_43023_pp0_iter4_reg;
                tmp_15_reg_43866_pp0_iter2_reg <= tmp_15_reg_43866;
                tmp_15_reg_43866_pp0_iter3_reg <= tmp_15_reg_43866_pp0_iter2_reg;
                tmp_16_reg_44524 <= sin_tables_high_V_1_q1(12 downto 8);
                tmp_16_reg_44524_pp0_iter3_reg <= tmp_16_reg_44524;
                tmp_17_reg_44694 <= sin_tables_high_V_2_q1(12 downto 8);
                tmp_17_reg_44694_pp0_iter4_reg <= tmp_17_reg_44694;
                tmp_18_reg_45173 <= sin_tables_high_V_3_q1(12 downto 8);
                tmp_19_reg_45986 <= sin_tables_high_V_4_q1(12 downto 8);
                tmp_20_reg_46011 <= sin_tables_high_V_5_q1(12 downto 8);
                tmp_21_reg_46789 <= sin_tables_high_V_6_q1(12 downto 8);
                tmp_23_reg_44439_pp0_iter2_reg <= tmp_23_reg_44439;
                tmp_23_reg_44439_pp0_iter3_reg <= tmp_23_reg_44439_pp0_iter2_reg;
                tmp_24_reg_44609 <= cos_tables_high_V_1_q1(12 downto 8);
                tmp_24_reg_44609_pp0_iter3_reg <= tmp_24_reg_44609;
                tmp_25_reg_44779 <= cos_tables_high_V_2_q1(12 downto 8);
                tmp_25_reg_44779_pp0_iter4_reg <= tmp_25_reg_44779;
                tmp_26_reg_45572 <= cos_tables_high_V_3_q1(12 downto 8);
                tmp_27_reg_46400 <= cos_tables_high_V_4_q1(12 downto 8);
                tmp_28_reg_46425 <= cos_tables_high_V_5_q1(12 downto 8);
                tmp_29_reg_47148 <= cos_tables_high_V_6_q1(12 downto 8);
                trunc_ln647_10_reg_44614 <= trunc_ln647_10_fu_27002_p1;
                trunc_ln647_10_reg_44614_pp0_iter3_reg <= trunc_ln647_10_reg_44614;
                trunc_ln647_11_reg_44784 <= trunc_ln647_11_fu_27050_p1;
                trunc_ln647_11_reg_44784_pp0_iter4_reg <= trunc_ln647_11_reg_44784;
                trunc_ln647_12_reg_45577 <= trunc_ln647_12_fu_31312_p1;
                trunc_ln647_13_reg_46405 <= trunc_ln647_13_fu_35574_p1;
                trunc_ln647_1_reg_43871_pp0_iter2_reg <= trunc_ln647_1_reg_43871;
                trunc_ln647_1_reg_43871_pp0_iter3_reg <= trunc_ln647_1_reg_43871_pp0_iter2_reg;
                trunc_ln647_2_reg_44529 <= trunc_ln647_2_fu_26978_p1;
                trunc_ln647_2_reg_44529_pp0_iter3_reg <= trunc_ln647_2_reg_44529;
                trunc_ln647_3_reg_44699 <= trunc_ln647_3_fu_27026_p1;
                trunc_ln647_3_reg_44699_pp0_iter4_reg <= trunc_ln647_3_reg_44699;
                trunc_ln647_4_reg_45178 <= trunc_ln647_4_fu_29181_p1;
                trunc_ln647_5_reg_45991 <= trunc_ln647_5_fu_33438_p1;
                trunc_ln647_8_reg_44195_pp0_iter2_reg <= trunc_ln647_8_reg_44195;
                trunc_ln647_8_reg_44195_pp0_iter3_reg <= trunc_ln647_8_reg_44195_pp0_iter2_reg;
                trunc_ln647_9_reg_44444_pp0_iter2_reg <= trunc_ln647_9_reg_44444;
                trunc_ln647_9_reg_44444_pp0_iter3_reg <= trunc_ln647_9_reg_44444_pp0_iter2_reg;
                trunc_ln647_reg_43622_pp0_iter2_reg <= trunc_ln647_reg_43622;
                trunc_ln647_reg_43622_pp0_iter3_reg <= trunc_ln647_reg_43622_pp0_iter2_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_cos_val_16_0_V_1_vld_reg = ap_const_logic_0) and (hw_cos_val_16_0_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hw_cos_val_16_0_V_1_vld_in = ap_const_logic_1) and (hw_cos_val_16_0_V_1_vld_reg = ap_const_logic_1)))) then
                hw_cos_val_16_0_V_1_data_reg <= ap_phi_mux_hw_cos_val_16_i_V_0_15_phi_fu_26814_p32;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_cos_val_16_10_V_1_vld_reg = ap_const_logic_0) and (hw_cos_val_16_10_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hw_cos_val_16_10_V_1_vld_in = ap_const_logic_1) and (hw_cos_val_16_10_V_1_vld_reg = ap_const_logic_1)))) then
                hw_cos_val_16_10_V_1_data_reg <= ap_phi_mux_hw_cos_val_16_i_V_10_15_phi_fu_26254_p32;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_cos_val_16_11_V_1_vld_reg = ap_const_logic_0) and (hw_cos_val_16_11_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hw_cos_val_16_11_V_1_vld_in = ap_const_logic_1) and (hw_cos_val_16_11_V_1_vld_reg = ap_const_logic_1)))) then
                hw_cos_val_16_11_V_1_data_reg <= ap_phi_mux_hw_cos_val_16_i_V_11_15_phi_fu_26198_p32;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_cos_val_16_12_V_1_vld_reg = ap_const_logic_0) and (hw_cos_val_16_12_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hw_cos_val_16_12_V_1_vld_in = ap_const_logic_1) and (hw_cos_val_16_12_V_1_vld_reg = ap_const_logic_1)))) then
                hw_cos_val_16_12_V_1_data_reg <= ap_phi_mux_hw_cos_val_16_i_V_12_15_phi_fu_26142_p32;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_cos_val_16_13_V_1_vld_reg = ap_const_logic_0) and (hw_cos_val_16_13_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hw_cos_val_16_13_V_1_vld_in = ap_const_logic_1) and (hw_cos_val_16_13_V_1_vld_reg = ap_const_logic_1)))) then
                hw_cos_val_16_13_V_1_data_reg <= ap_phi_mux_hw_cos_val_16_i_V_13_15_phi_fu_26086_p32;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_cos_val_16_14_V_1_vld_reg = ap_const_logic_0) and (hw_cos_val_16_14_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hw_cos_val_16_14_V_1_vld_in = ap_const_logic_1) and (hw_cos_val_16_14_V_1_vld_reg = ap_const_logic_1)))) then
                hw_cos_val_16_14_V_1_data_reg <= ap_phi_mux_hw_cos_val_16_i_V_14_15_phi_fu_26030_p32;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_cos_val_16_15_V_1_vld_reg = ap_const_logic_0) and (hw_cos_val_16_15_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hw_cos_val_16_15_V_1_vld_in = ap_const_logic_1) and (hw_cos_val_16_15_V_1_vld_reg = ap_const_logic_1)))) then
                hw_cos_val_16_15_V_1_data_reg <= ap_phi_mux_hw_cos_val_16_i_V_15_15_phi_fu_25974_p32;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_cos_val_16_1_V_1_vld_reg = ap_const_logic_0) and (hw_cos_val_16_1_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hw_cos_val_16_1_V_1_vld_in = ap_const_logic_1) and (hw_cos_val_16_1_V_1_vld_reg = ap_const_logic_1)))) then
                hw_cos_val_16_1_V_1_data_reg <= ap_phi_mux_hw_cos_val_16_i_V_1_15_phi_fu_26758_p32;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_cos_val_16_2_V_1_vld_reg = ap_const_logic_0) and (hw_cos_val_16_2_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hw_cos_val_16_2_V_1_vld_in = ap_const_logic_1) and (hw_cos_val_16_2_V_1_vld_reg = ap_const_logic_1)))) then
                hw_cos_val_16_2_V_1_data_reg <= ap_phi_mux_hw_cos_val_16_i_V_2_15_phi_fu_26702_p32;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_cos_val_16_3_V_1_vld_reg = ap_const_logic_0) and (hw_cos_val_16_3_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hw_cos_val_16_3_V_1_vld_in = ap_const_logic_1) and (hw_cos_val_16_3_V_1_vld_reg = ap_const_logic_1)))) then
                hw_cos_val_16_3_V_1_data_reg <= ap_phi_mux_hw_cos_val_16_i_V_3_15_phi_fu_26646_p32;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_cos_val_16_4_V_1_vld_reg = ap_const_logic_0) and (hw_cos_val_16_4_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hw_cos_val_16_4_V_1_vld_in = ap_const_logic_1) and (hw_cos_val_16_4_V_1_vld_reg = ap_const_logic_1)))) then
                hw_cos_val_16_4_V_1_data_reg <= ap_phi_mux_hw_cos_val_16_i_V_4_15_phi_fu_26590_p32;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_cos_val_16_5_V_1_vld_reg = ap_const_logic_0) and (hw_cos_val_16_5_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hw_cos_val_16_5_V_1_vld_in = ap_const_logic_1) and (hw_cos_val_16_5_V_1_vld_reg = ap_const_logic_1)))) then
                hw_cos_val_16_5_V_1_data_reg <= ap_phi_mux_hw_cos_val_16_i_V_5_15_phi_fu_26534_p32;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_cos_val_16_6_V_1_vld_reg = ap_const_logic_0) and (hw_cos_val_16_6_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hw_cos_val_16_6_V_1_vld_in = ap_const_logic_1) and (hw_cos_val_16_6_V_1_vld_reg = ap_const_logic_1)))) then
                hw_cos_val_16_6_V_1_data_reg <= ap_phi_mux_hw_cos_val_16_i_V_6_15_phi_fu_26478_p32;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_cos_val_16_7_V_1_vld_reg = ap_const_logic_0) and (hw_cos_val_16_7_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hw_cos_val_16_7_V_1_vld_in = ap_const_logic_1) and (hw_cos_val_16_7_V_1_vld_reg = ap_const_logic_1)))) then
                hw_cos_val_16_7_V_1_data_reg <= ap_phi_mux_hw_cos_val_16_i_V_7_15_phi_fu_26422_p32;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_cos_val_16_8_V_1_vld_reg = ap_const_logic_0) and (hw_cos_val_16_8_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hw_cos_val_16_8_V_1_vld_in = ap_const_logic_1) and (hw_cos_val_16_8_V_1_vld_reg = ap_const_logic_1)))) then
                hw_cos_val_16_8_V_1_data_reg <= ap_phi_mux_hw_cos_val_16_i_V_8_15_phi_fu_26366_p32;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_cos_val_16_9_V_1_vld_reg = ap_const_logic_0) and (hw_cos_val_16_9_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hw_cos_val_16_9_V_1_vld_in = ap_const_logic_1) and (hw_cos_val_16_9_V_1_vld_reg = ap_const_logic_1)))) then
                hw_cos_val_16_9_V_1_data_reg <= ap_phi_mux_hw_cos_val_16_i_V_9_15_phi_fu_26310_p32;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_cos_val_8_0_V_1_vld_reg = ap_const_logic_0) and (hw_cos_val_8_0_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hw_cos_val_8_0_V_1_vld_in = ap_const_logic_1) and (hw_cos_val_8_0_V_1_vld_reg = ap_const_logic_1)))) then
                hw_cos_val_8_0_V_1_data_reg <= hw_cos_val_8_i_V_0_14_fu_42170_p18;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_cos_val_8_10_V_1_vld_reg = ap_const_logic_0) and (hw_cos_val_8_10_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hw_cos_val_8_10_V_1_vld_in = ap_const_logic_1) and (hw_cos_val_8_10_V_1_vld_reg = ap_const_logic_1)))) then
                hw_cos_val_8_10_V_1_data_reg <= hw_cos_val_8_i_V_10_14_fu_42400_p18;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_cos_val_8_11_V_1_vld_reg = ap_const_logic_0) and (hw_cos_val_8_11_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hw_cos_val_8_11_V_1_vld_in = ap_const_logic_1) and (hw_cos_val_8_11_V_1_vld_reg = ap_const_logic_1)))) then
                hw_cos_val_8_11_V_1_data_reg <= hw_cos_val_8_i_V_11_14_fu_42423_p18;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_cos_val_8_12_V_1_vld_reg = ap_const_logic_0) and (hw_cos_val_8_12_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hw_cos_val_8_12_V_1_vld_in = ap_const_logic_1) and (hw_cos_val_8_12_V_1_vld_reg = ap_const_logic_1)))) then
                hw_cos_val_8_12_V_1_data_reg <= hw_cos_val_8_i_V_12_14_fu_42446_p18;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_cos_val_8_13_V_1_vld_reg = ap_const_logic_0) and (hw_cos_val_8_13_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hw_cos_val_8_13_V_1_vld_in = ap_const_logic_1) and (hw_cos_val_8_13_V_1_vld_reg = ap_const_logic_1)))) then
                hw_cos_val_8_13_V_1_data_reg <= hw_cos_val_8_i_V_13_14_fu_42469_p18;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_cos_val_8_14_V_1_vld_reg = ap_const_logic_0) and (hw_cos_val_8_14_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hw_cos_val_8_14_V_1_vld_in = ap_const_logic_1) and (hw_cos_val_8_14_V_1_vld_reg = ap_const_logic_1)))) then
                hw_cos_val_8_14_V_1_data_reg <= hw_cos_val_8_i_V_14_14_fu_42492_p18;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_cos_val_8_15_V_1_vld_reg = ap_const_logic_0) and (hw_cos_val_8_15_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hw_cos_val_8_15_V_1_vld_in = ap_const_logic_1) and (hw_cos_val_8_15_V_1_vld_reg = ap_const_logic_1)))) then
                hw_cos_val_8_15_V_1_data_reg <= hw_cos_val_8_i_V_15_14_fu_42515_p18;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_cos_val_8_1_V_1_vld_reg = ap_const_logic_0) and (hw_cos_val_8_1_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hw_cos_val_8_1_V_1_vld_in = ap_const_logic_1) and (hw_cos_val_8_1_V_1_vld_reg = ap_const_logic_1)))) then
                hw_cos_val_8_1_V_1_data_reg <= hw_cos_val_8_i_V_1_14_fu_42193_p18;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_cos_val_8_2_V_1_vld_reg = ap_const_logic_0) and (hw_cos_val_8_2_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hw_cos_val_8_2_V_1_vld_in = ap_const_logic_1) and (hw_cos_val_8_2_V_1_vld_reg = ap_const_logic_1)))) then
                hw_cos_val_8_2_V_1_data_reg <= hw_cos_val_8_i_V_2_14_fu_42216_p18;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_cos_val_8_3_V_1_vld_reg = ap_const_logic_0) and (hw_cos_val_8_3_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hw_cos_val_8_3_V_1_vld_in = ap_const_logic_1) and (hw_cos_val_8_3_V_1_vld_reg = ap_const_logic_1)))) then
                hw_cos_val_8_3_V_1_data_reg <= hw_cos_val_8_i_V_3_14_fu_42239_p18;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_cos_val_8_4_V_1_vld_reg = ap_const_logic_0) and (hw_cos_val_8_4_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hw_cos_val_8_4_V_1_vld_in = ap_const_logic_1) and (hw_cos_val_8_4_V_1_vld_reg = ap_const_logic_1)))) then
                hw_cos_val_8_4_V_1_data_reg <= hw_cos_val_8_i_V_4_14_fu_42262_p18;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_cos_val_8_5_V_1_vld_reg = ap_const_logic_0) and (hw_cos_val_8_5_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hw_cos_val_8_5_V_1_vld_in = ap_const_logic_1) and (hw_cos_val_8_5_V_1_vld_reg = ap_const_logic_1)))) then
                hw_cos_val_8_5_V_1_data_reg <= hw_cos_val_8_i_V_5_14_fu_42285_p18;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_cos_val_8_6_V_1_vld_reg = ap_const_logic_0) and (hw_cos_val_8_6_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hw_cos_val_8_6_V_1_vld_in = ap_const_logic_1) and (hw_cos_val_8_6_V_1_vld_reg = ap_const_logic_1)))) then
                hw_cos_val_8_6_V_1_data_reg <= hw_cos_val_8_i_V_6_14_fu_42308_p18;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_cos_val_8_7_V_1_vld_reg = ap_const_logic_0) and (hw_cos_val_8_7_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hw_cos_val_8_7_V_1_vld_in = ap_const_logic_1) and (hw_cos_val_8_7_V_1_vld_reg = ap_const_logic_1)))) then
                hw_cos_val_8_7_V_1_data_reg <= hw_cos_val_8_i_V_7_14_fu_42331_p18;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_cos_val_8_8_V_1_vld_reg = ap_const_logic_0) and (hw_cos_val_8_8_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hw_cos_val_8_8_V_1_vld_in = ap_const_logic_1) and (hw_cos_val_8_8_V_1_vld_reg = ap_const_logic_1)))) then
                hw_cos_val_8_8_V_1_data_reg <= hw_cos_val_8_i_V_8_14_fu_42354_p18;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_cos_val_8_9_V_1_vld_reg = ap_const_logic_0) and (hw_cos_val_8_9_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hw_cos_val_8_9_V_1_vld_in = ap_const_logic_1) and (hw_cos_val_8_9_V_1_vld_reg = ap_const_logic_1)))) then
                hw_cos_val_8_9_V_1_data_reg <= hw_cos_val_8_i_V_9_14_fu_42377_p18;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_16_0_V_1_vld_reg = ap_const_logic_0) and (hw_sin_val_16_0_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hw_sin_val_16_0_V_1_vld_in = ap_const_logic_1) and (hw_sin_val_16_0_V_1_vld_reg = ap_const_logic_1)))) then
                hw_sin_val_16_0_V_1_data_reg <= ap_phi_mux_hw_sin_val_16_i_V_0_15_phi_fu_24254_p32;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_16_10_V_1_vld_reg = ap_const_logic_0) and (hw_sin_val_16_10_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hw_sin_val_16_10_V_1_vld_in = ap_const_logic_1) and (hw_sin_val_16_10_V_1_vld_reg = ap_const_logic_1)))) then
                hw_sin_val_16_10_V_1_data_reg <= ap_phi_mux_hw_sin_val_16_i_V_10_15_phi_fu_23694_p32;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_16_11_V_1_vld_reg = ap_const_logic_0) and (hw_sin_val_16_11_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hw_sin_val_16_11_V_1_vld_in = ap_const_logic_1) and (hw_sin_val_16_11_V_1_vld_reg = ap_const_logic_1)))) then
                hw_sin_val_16_11_V_1_data_reg <= ap_phi_mux_hw_sin_val_16_i_V_11_15_phi_fu_23638_p32;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_16_12_V_1_vld_reg = ap_const_logic_0) and (hw_sin_val_16_12_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hw_sin_val_16_12_V_1_vld_in = ap_const_logic_1) and (hw_sin_val_16_12_V_1_vld_reg = ap_const_logic_1)))) then
                hw_sin_val_16_12_V_1_data_reg <= ap_phi_mux_hw_sin_val_16_i_V_12_15_phi_fu_23582_p32;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_16_13_V_1_vld_reg = ap_const_logic_0) and (hw_sin_val_16_13_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hw_sin_val_16_13_V_1_vld_in = ap_const_logic_1) and (hw_sin_val_16_13_V_1_vld_reg = ap_const_logic_1)))) then
                hw_sin_val_16_13_V_1_data_reg <= ap_phi_mux_hw_sin_val_16_i_V_13_15_phi_fu_23526_p32;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_16_14_V_1_vld_reg = ap_const_logic_0) and (hw_sin_val_16_14_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hw_sin_val_16_14_V_1_vld_in = ap_const_logic_1) and (hw_sin_val_16_14_V_1_vld_reg = ap_const_logic_1)))) then
                hw_sin_val_16_14_V_1_data_reg <= ap_phi_mux_hw_sin_val_16_i_V_14_15_phi_fu_23470_p32;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_16_15_V_1_vld_reg = ap_const_logic_0) and (hw_sin_val_16_15_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hw_sin_val_16_15_V_1_vld_in = ap_const_logic_1) and (hw_sin_val_16_15_V_1_vld_reg = ap_const_logic_1)))) then
                hw_sin_val_16_15_V_1_data_reg <= ap_phi_mux_hw_sin_val_16_i_V_15_15_phi_fu_23414_p32;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_16_1_V_1_vld_reg = ap_const_logic_0) and (hw_sin_val_16_1_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hw_sin_val_16_1_V_1_vld_in = ap_const_logic_1) and (hw_sin_val_16_1_V_1_vld_reg = ap_const_logic_1)))) then
                hw_sin_val_16_1_V_1_data_reg <= ap_phi_mux_hw_sin_val_16_i_V_1_15_phi_fu_24198_p32;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_16_2_V_1_vld_reg = ap_const_logic_0) and (hw_sin_val_16_2_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hw_sin_val_16_2_V_1_vld_in = ap_const_logic_1) and (hw_sin_val_16_2_V_1_vld_reg = ap_const_logic_1)))) then
                hw_sin_val_16_2_V_1_data_reg <= ap_phi_mux_hw_sin_val_16_i_V_2_15_phi_fu_24142_p32;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_16_3_V_1_vld_reg = ap_const_logic_0) and (hw_sin_val_16_3_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hw_sin_val_16_3_V_1_vld_in = ap_const_logic_1) and (hw_sin_val_16_3_V_1_vld_reg = ap_const_logic_1)))) then
                hw_sin_val_16_3_V_1_data_reg <= ap_phi_mux_hw_sin_val_16_i_V_3_15_phi_fu_24086_p32;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_16_4_V_1_vld_reg = ap_const_logic_0) and (hw_sin_val_16_4_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hw_sin_val_16_4_V_1_vld_in = ap_const_logic_1) and (hw_sin_val_16_4_V_1_vld_reg = ap_const_logic_1)))) then
                hw_sin_val_16_4_V_1_data_reg <= ap_phi_mux_hw_sin_val_16_i_V_4_15_phi_fu_24030_p32;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_16_5_V_1_vld_reg = ap_const_logic_0) and (hw_sin_val_16_5_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hw_sin_val_16_5_V_1_vld_in = ap_const_logic_1) and (hw_sin_val_16_5_V_1_vld_reg = ap_const_logic_1)))) then
                hw_sin_val_16_5_V_1_data_reg <= ap_phi_mux_hw_sin_val_16_i_V_5_15_phi_fu_23974_p32;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_16_6_V_1_vld_reg = ap_const_logic_0) and (hw_sin_val_16_6_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hw_sin_val_16_6_V_1_vld_in = ap_const_logic_1) and (hw_sin_val_16_6_V_1_vld_reg = ap_const_logic_1)))) then
                hw_sin_val_16_6_V_1_data_reg <= ap_phi_mux_hw_sin_val_16_i_V_6_15_phi_fu_23918_p32;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_16_7_V_1_vld_reg = ap_const_logic_0) and (hw_sin_val_16_7_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hw_sin_val_16_7_V_1_vld_in = ap_const_logic_1) and (hw_sin_val_16_7_V_1_vld_reg = ap_const_logic_1)))) then
                hw_sin_val_16_7_V_1_data_reg <= ap_phi_mux_hw_sin_val_16_i_V_7_15_phi_fu_23862_p32;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_16_8_V_1_vld_reg = ap_const_logic_0) and (hw_sin_val_16_8_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hw_sin_val_16_8_V_1_vld_in = ap_const_logic_1) and (hw_sin_val_16_8_V_1_vld_reg = ap_const_logic_1)))) then
                hw_sin_val_16_8_V_1_data_reg <= ap_phi_mux_hw_sin_val_16_i_V_8_15_phi_fu_23806_p32;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_16_9_V_1_vld_reg = ap_const_logic_0) and (hw_sin_val_16_9_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hw_sin_val_16_9_V_1_vld_in = ap_const_logic_1) and (hw_sin_val_16_9_V_1_vld_reg = ap_const_logic_1)))) then
                hw_sin_val_16_9_V_1_data_reg <= ap_phi_mux_hw_sin_val_16_i_V_9_15_phi_fu_23750_p32;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_8_0_V_1_vld_reg = ap_const_logic_0) and (hw_sin_val_8_0_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_8_0_V_1_vld_in = ap_const_logic_1) and (hw_sin_val_8_0_V_1_vld_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_const_logic_1)))) then
                hw_sin_val_8_0_V_1_data_reg <= hw_sin_val_8_i_V_0_14_fu_41788_p18;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_8_10_V_1_vld_reg = ap_const_logic_0) and (hw_sin_val_8_10_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_8_10_V_1_vld_in = ap_const_logic_1) and (hw_sin_val_8_10_V_1_vld_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_const_logic_1)))) then
                hw_sin_val_8_10_V_1_data_reg <= hw_sin_val_8_i_V_10_14_fu_42018_p18;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_8_11_V_1_vld_reg = ap_const_logic_0) and (hw_sin_val_8_11_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hw_sin_val_8_11_V_1_vld_in = ap_const_logic_1) and (hw_sin_val_8_11_V_1_vld_reg = ap_const_logic_1)))) then
                hw_sin_val_8_11_V_1_data_reg <= hw_sin_val_8_i_V_11_14_fu_42041_p18;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_8_12_V_1_vld_reg = ap_const_logic_0) and (hw_sin_val_8_12_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hw_sin_val_8_12_V_1_vld_in = ap_const_logic_1) and (hw_sin_val_8_12_V_1_vld_reg = ap_const_logic_1)))) then
                hw_sin_val_8_12_V_1_data_reg <= hw_sin_val_8_i_V_12_14_fu_42064_p18;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_8_13_V_1_vld_reg = ap_const_logic_0) and (hw_sin_val_8_13_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hw_sin_val_8_13_V_1_vld_in = ap_const_logic_1) and (hw_sin_val_8_13_V_1_vld_reg = ap_const_logic_1)))) then
                hw_sin_val_8_13_V_1_data_reg <= hw_sin_val_8_i_V_13_14_fu_42087_p18;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_8_14_V_1_vld_reg = ap_const_logic_0) and (hw_sin_val_8_14_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hw_sin_val_8_14_V_1_vld_in = ap_const_logic_1) and (hw_sin_val_8_14_V_1_vld_reg = ap_const_logic_1)))) then
                hw_sin_val_8_14_V_1_data_reg <= hw_sin_val_8_i_V_14_14_fu_42110_p18;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_8_15_V_1_vld_reg = ap_const_logic_0) and (hw_sin_val_8_15_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hw_sin_val_8_15_V_1_vld_in = ap_const_logic_1) and (hw_sin_val_8_15_V_1_vld_reg = ap_const_logic_1)))) then
                hw_sin_val_8_15_V_1_data_reg <= hw_sin_val_8_i_V_15_14_fu_42133_p18;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_8_1_V_1_vld_reg = ap_const_logic_0) and (hw_sin_val_8_1_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hw_sin_val_8_1_V_1_vld_in = ap_const_logic_1) and (hw_sin_val_8_1_V_1_vld_reg = ap_const_logic_1)))) then
                hw_sin_val_8_1_V_1_data_reg <= hw_sin_val_8_i_V_1_14_fu_41811_p18;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_8_2_V_1_vld_reg = ap_const_logic_0) and (hw_sin_val_8_2_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hw_sin_val_8_2_V_1_vld_in = ap_const_logic_1) and (hw_sin_val_8_2_V_1_vld_reg = ap_const_logic_1)))) then
                hw_sin_val_8_2_V_1_data_reg <= hw_sin_val_8_i_V_2_14_fu_41834_p18;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_8_3_V_1_vld_reg = ap_const_logic_0) and (hw_sin_val_8_3_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hw_sin_val_8_3_V_1_vld_in = ap_const_logic_1) and (hw_sin_val_8_3_V_1_vld_reg = ap_const_logic_1)))) then
                hw_sin_val_8_3_V_1_data_reg <= hw_sin_val_8_i_V_3_14_fu_41857_p18;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_8_4_V_1_vld_reg = ap_const_logic_0) and (hw_sin_val_8_4_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_8_4_V_1_vld_in = ap_const_logic_1) and (hw_sin_val_8_4_V_1_vld_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_const_logic_1)))) then
                hw_sin_val_8_4_V_1_data_reg <= hw_sin_val_8_i_V_4_14_fu_41880_p18;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_8_5_V_1_vld_reg = ap_const_logic_0) and (hw_sin_val_8_5_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_8_5_V_1_vld_in = ap_const_logic_1) and (hw_sin_val_8_5_V_1_vld_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_const_logic_1)))) then
                hw_sin_val_8_5_V_1_data_reg <= hw_sin_val_8_i_V_5_14_fu_41903_p18;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_8_6_V_1_vld_reg = ap_const_logic_0) and (hw_sin_val_8_6_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_8_6_V_1_vld_in = ap_const_logic_1) and (hw_sin_val_8_6_V_1_vld_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_const_logic_1)))) then
                hw_sin_val_8_6_V_1_data_reg <= hw_sin_val_8_i_V_6_14_fu_41926_p18;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_8_7_V_1_vld_reg = ap_const_logic_0) and (hw_sin_val_8_7_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_8_7_V_1_vld_in = ap_const_logic_1) and (hw_sin_val_8_7_V_1_vld_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_const_logic_1)))) then
                hw_sin_val_8_7_V_1_data_reg <= hw_sin_val_8_i_V_7_14_fu_41949_p18;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_8_8_V_1_vld_reg = ap_const_logic_0) and (hw_sin_val_8_8_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_8_8_V_1_vld_in = ap_const_logic_1) and (hw_sin_val_8_8_V_1_vld_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_const_logic_1)))) then
                hw_sin_val_8_8_V_1_data_reg <= hw_sin_val_8_i_V_8_14_fu_41972_p18;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_8_9_V_1_vld_reg = ap_const_logic_0) and (hw_sin_val_8_9_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hw_sin_val_8_9_V_1_vld_in = ap_const_logic_1) and (hw_sin_val_8_9_V_1_vld_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_const_logic_1)))) then
                hw_sin_val_8_9_V_1_data_reg <= hw_sin_val_8_i_V_9_14_fu_41995_p18;
            end if;
        end if;
    end process;
    hw_sin_val_8_0_V_1_state(1 downto 0) <= "00";
    hw_sin_val_8_1_V_1_state(1 downto 0) <= "00";
    hw_sin_val_8_2_V_1_state(1 downto 0) <= "00";
    hw_sin_val_8_3_V_1_state(1 downto 0) <= "00";
    hw_sin_val_8_4_V_1_state(1 downto 0) <= "00";
    hw_sin_val_8_5_V_1_state(1 downto 0) <= "00";
    hw_sin_val_8_6_V_1_state(1 downto 0) <= "00";
    hw_sin_val_8_7_V_1_state(1 downto 0) <= "00";
    hw_sin_val_8_8_V_1_state(1 downto 0) <= "00";
    hw_sin_val_8_9_V_1_state(1 downto 0) <= "00";
    hw_sin_val_8_10_V_1_state(1 downto 0) <= "00";
    hw_sin_val_8_11_V_1_state(1 downto 0) <= "00";
    hw_sin_val_8_12_V_1_state(1 downto 0) <= "00";
    hw_sin_val_8_13_V_1_state(1 downto 0) <= "00";
    hw_sin_val_8_14_V_1_state(1 downto 0) <= "00";
    hw_sin_val_8_15_V_1_state(1 downto 0) <= "00";
    hw_sin_val_16_0_V_1_state(1 downto 0) <= "00";
    hw_sin_val_16_1_V_1_state(1 downto 0) <= "00";
    hw_sin_val_16_2_V_1_state(1 downto 0) <= "00";
    hw_sin_val_16_3_V_1_state(1 downto 0) <= "00";
    hw_sin_val_16_4_V_1_state(1 downto 0) <= "00";
    hw_sin_val_16_5_V_1_state(1 downto 0) <= "00";
    hw_sin_val_16_6_V_1_state(1 downto 0) <= "00";
    hw_sin_val_16_7_V_1_state(1 downto 0) <= "00";
    hw_sin_val_16_8_V_1_state(1 downto 0) <= "00";
    hw_sin_val_16_9_V_1_state(1 downto 0) <= "00";
    hw_sin_val_16_10_V_1_state(1 downto 0) <= "00";
    hw_sin_val_16_11_V_1_state(1 downto 0) <= "00";
    hw_sin_val_16_12_V_1_state(1 downto 0) <= "00";
    hw_sin_val_16_13_V_1_state(1 downto 0) <= "00";
    hw_sin_val_16_14_V_1_state(1 downto 0) <= "00";
    hw_sin_val_16_15_V_1_state(1 downto 0) <= "00";
    hw_cos_val_8_0_V_1_state(1 downto 0) <= "00";
    hw_cos_val_8_1_V_1_state(1 downto 0) <= "00";
    hw_cos_val_8_2_V_1_state(1 downto 0) <= "00";
    hw_cos_val_8_3_V_1_state(1 downto 0) <= "00";
    hw_cos_val_8_4_V_1_state(1 downto 0) <= "00";
    hw_cos_val_8_5_V_1_state(1 downto 0) <= "00";
    hw_cos_val_8_6_V_1_state(1 downto 0) <= "00";
    hw_cos_val_8_7_V_1_state(1 downto 0) <= "00";
    hw_cos_val_8_8_V_1_state(1 downto 0) <= "00";
    hw_cos_val_8_9_V_1_state(1 downto 0) <= "00";
    hw_cos_val_8_10_V_1_state(1 downto 0) <= "00";
    hw_cos_val_8_11_V_1_state(1 downto 0) <= "00";
    hw_cos_val_8_12_V_1_state(1 downto 0) <= "00";
    hw_cos_val_8_13_V_1_state(1 downto 0) <= "00";
    hw_cos_val_8_14_V_1_state(1 downto 0) <= "00";
    hw_cos_val_8_15_V_1_state(1 downto 0) <= "00";
    hw_cos_val_16_0_V_1_state(1 downto 0) <= "00";
    hw_cos_val_16_1_V_1_state(1 downto 0) <= "00";
    hw_cos_val_16_2_V_1_state(1 downto 0) <= "00";
    hw_cos_val_16_3_V_1_state(1 downto 0) <= "00";
    hw_cos_val_16_4_V_1_state(1 downto 0) <= "00";
    hw_cos_val_16_5_V_1_state(1 downto 0) <= "00";
    hw_cos_val_16_6_V_1_state(1 downto 0) <= "00";
    hw_cos_val_16_7_V_1_state(1 downto 0) <= "00";
    hw_cos_val_16_8_V_1_state(1 downto 0) <= "00";
    hw_cos_val_16_9_V_1_state(1 downto 0) <= "00";
    hw_cos_val_16_10_V_1_state(1 downto 0) <= "00";
    hw_cos_val_16_11_V_1_state(1 downto 0) <= "00";
    hw_cos_val_16_12_V_1_state(1 downto 0) <= "00";
    hw_cos_val_16_13_V_1_state(1 downto 0) <= "00";
    hw_cos_val_16_14_V_1_state(1 downto 0) <= "00";
    hw_cos_val_16_15_V_1_state(1 downto 0) <= "00";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter9, hw_sin_val_8_0_V_1_state, hw_sin_val_8_1_V_1_state, hw_sin_val_8_2_V_1_state, hw_sin_val_8_3_V_1_state, hw_sin_val_8_4_V_1_state, hw_sin_val_8_5_V_1_state, hw_sin_val_8_6_V_1_state, hw_sin_val_8_7_V_1_state, hw_sin_val_8_8_V_1_state, hw_sin_val_8_9_V_1_state, hw_sin_val_8_10_V_1_state, hw_sin_val_8_11_V_1_state, hw_sin_val_8_12_V_1_state, hw_sin_val_8_13_V_1_state, hw_sin_val_8_14_V_1_state, hw_sin_val_8_15_V_1_state, hw_sin_val_16_0_V_1_state, hw_sin_val_16_1_V_1_state, hw_sin_val_16_2_V_1_state, hw_sin_val_16_3_V_1_state, hw_sin_val_16_4_V_1_state, hw_sin_val_16_5_V_1_state, hw_sin_val_16_6_V_1_state, hw_sin_val_16_7_V_1_state, hw_sin_val_16_8_V_1_state, hw_sin_val_16_9_V_1_state, hw_sin_val_16_10_V_1_state, hw_sin_val_16_11_V_1_state, hw_sin_val_16_12_V_1_state, hw_sin_val_16_13_V_1_state, hw_sin_val_16_14_V_1_state, hw_sin_val_16_15_V_1_state, hw_cos_val_8_0_V_1_state, hw_cos_val_8_1_V_1_state, hw_cos_val_8_2_V_1_state, hw_cos_val_8_3_V_1_state, hw_cos_val_8_4_V_1_state, hw_cos_val_8_5_V_1_state, hw_cos_val_8_6_V_1_state, hw_cos_val_8_7_V_1_state, hw_cos_val_8_8_V_1_state, hw_cos_val_8_9_V_1_state, hw_cos_val_8_10_V_1_state, hw_cos_val_8_11_V_1_state, hw_cos_val_8_12_V_1_state, hw_cos_val_8_13_V_1_state, hw_cos_val_8_14_V_1_state, hw_cos_val_8_15_V_1_state, hw_cos_val_16_0_V_1_state, hw_cos_val_16_1_V_1_state, hw_cos_val_16_2_V_1_state, hw_cos_val_16_3_V_1_state, hw_cos_val_16_4_V_1_state, hw_cos_val_16_5_V_1_state, hw_cos_val_16_6_V_1_state, hw_cos_val_16_7_V_1_state, hw_cos_val_16_8_V_1_state, hw_cos_val_16_9_V_1_state, hw_cos_val_16_10_V_1_state, hw_cos_val_16_11_V_1_state, hw_cos_val_16_12_V_1_state, hw_cos_val_16_13_V_1_state, hw_cos_val_16_14_V_1_state, hw_cos_val_16_15_V_1_state)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and ((hw_sin_val_8_2_V_1_state = ap_const_lv2_1) or (hw_sin_val_8_1_V_1_state = ap_const_lv2_1) or (hw_cos_val_16_15_V_1_state = ap_const_lv2_1) or (hw_cos_val_16_14_V_1_state = ap_const_lv2_1) or (hw_cos_val_16_13_V_1_state = ap_const_lv2_1) or (hw_cos_val_16_12_V_1_state = ap_const_lv2_1) or (hw_cos_val_16_11_V_1_state = ap_const_lv2_1) or (hw_cos_val_16_10_V_1_state = ap_const_lv2_1) or (hw_cos_val_16_9_V_1_state = ap_const_lv2_1) or (hw_cos_val_16_8_V_1_state = ap_const_lv2_1) or (hw_cos_val_16_7_V_1_state = ap_const_lv2_1) or (hw_cos_val_16_6_V_1_state = ap_const_lv2_1) or (hw_cos_val_16_5_V_1_state = ap_const_lv2_1) or (hw_cos_val_16_4_V_1_state = ap_const_lv2_1) or (hw_cos_val_16_3_V_1_state = ap_const_lv2_1) or (hw_cos_val_16_2_V_1_state = ap_const_lv2_1) or (hw_cos_val_16_1_V_1_state = ap_const_lv2_1) or (hw_cos_val_16_0_V_1_state = ap_const_lv2_1) or (hw_cos_val_8_15_V_1_state = ap_const_lv2_1) or (hw_cos_val_8_14_V_1_state = ap_const_lv2_1) or (hw_cos_val_8_13_V_1_state = ap_const_lv2_1) or (hw_cos_val_8_12_V_1_state = ap_const_lv2_1) or (hw_cos_val_8_11_V_1_state = ap_const_lv2_1) or (hw_cos_val_8_10_V_1_state = ap_const_lv2_1) or (hw_cos_val_8_9_V_1_state = ap_const_lv2_1) or (hw_cos_val_8_8_V_1_state = ap_const_lv2_1) or (hw_cos_val_8_7_V_1_state = ap_const_lv2_1) or (hw_cos_val_8_6_V_1_state = ap_const_lv2_1) or (hw_cos_val_8_5_V_1_state = ap_const_lv2_1) or (hw_cos_val_8_4_V_1_state = ap_const_lv2_1) or (hw_cos_val_8_3_V_1_state = ap_const_lv2_1) or (hw_cos_val_8_2_V_1_state = ap_const_lv2_1) or (hw_cos_val_8_1_V_1_state = ap_const_lv2_1) or (hw_cos_val_8_0_V_1_state = ap_const_lv2_1) or (hw_sin_val_16_15_V_1_state = ap_const_lv2_1) or (hw_sin_val_16_14_V_1_state = ap_const_lv2_1) or (hw_sin_val_16_13_V_1_state = ap_const_lv2_1) or (hw_sin_val_16_12_V_1_state = ap_const_lv2_1) or (hw_sin_val_16_11_V_1_state = ap_const_lv2_1) or (hw_sin_val_16_10_V_1_state = ap_const_lv2_1) or (hw_sin_val_16_9_V_1_state = ap_const_lv2_1) or (hw_sin_val_16_8_V_1_state = ap_const_lv2_1) or (hw_sin_val_16_7_V_1_state = ap_const_lv2_1) or (hw_sin_val_16_6_V_1_state = ap_const_lv2_1) or (hw_sin_val_16_5_V_1_state = ap_const_lv2_1) or (hw_sin_val_16_4_V_1_state = ap_const_lv2_1) or (hw_sin_val_16_3_V_1_state = ap_const_lv2_1) or (hw_sin_val_16_2_V_1_state = ap_const_lv2_1) or (hw_sin_val_16_1_V_1_state = ap_const_lv2_1) or (hw_sin_val_16_0_V_1_state = ap_const_lv2_1) or (hw_sin_val_8_15_V_1_state = ap_const_lv2_1) or (hw_sin_val_8_14_V_1_state = ap_const_lv2_1) or (hw_sin_val_8_13_V_1_state = ap_const_lv2_1) or (hw_sin_val_8_12_V_1_state = ap_const_lv2_1) or (hw_sin_val_8_11_V_1_state = ap_const_lv2_1) or (hw_sin_val_8_10_V_1_state = ap_const_lv2_1) or (hw_sin_val_8_9_V_1_state = ap_const_lv2_1) or (hw_sin_val_8_8_V_1_state = ap_const_lv2_1) or (hw_sin_val_8_7_V_1_state = ap_const_lv2_1) or (hw_sin_val_8_6_V_1_state = ap_const_lv2_1) or (hw_sin_val_8_5_V_1_state = ap_const_lv2_1) or (hw_sin_val_8_4_V_1_state = ap_const_lv2_1) or (hw_sin_val_8_3_V_1_state = ap_const_lv2_1) or (hw_sin_val_8_0_V_1_state = ap_const_lv2_1) or ((hw_sin_val_8_2_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_8_1_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_8_0_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_16_15_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_16_14_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_16_13_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_16_12_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_16_11_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_16_10_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_16_9_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_16_8_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_16_7_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_16_6_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_16_5_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_16_4_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_16_3_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_16_2_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_16_1_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_16_0_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_8_15_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_8_14_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_8_13_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_8_12_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_8_11_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_8_10_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_8_9_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_8_8_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_8_7_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_8_6_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_8_5_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_8_4_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_8_3_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_8_2_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_8_1_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_8_0_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_16_15_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_16_14_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_16_13_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_16_12_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_16_11_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_16_10_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_16_9_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_16_8_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_16_7_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_16_6_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_16_5_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_16_4_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_16_3_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_16_2_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_16_1_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_16_0_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_8_15_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_8_14_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_8_13_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_8_12_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_8_11_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_8_10_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_8_9_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_8_8_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_8_7_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_8_6_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_8_5_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_8_4_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_8_3_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter9, hw_sin_val_8_0_V_1_state, hw_sin_val_8_1_V_1_state, hw_sin_val_8_2_V_1_state, hw_sin_val_8_3_V_1_state, hw_sin_val_8_4_V_1_state, hw_sin_val_8_5_V_1_state, hw_sin_val_8_6_V_1_state, hw_sin_val_8_7_V_1_state, hw_sin_val_8_8_V_1_state, hw_sin_val_8_9_V_1_state, hw_sin_val_8_10_V_1_state, hw_sin_val_8_11_V_1_state, hw_sin_val_8_12_V_1_state, hw_sin_val_8_13_V_1_state, hw_sin_val_8_14_V_1_state, hw_sin_val_8_15_V_1_state, hw_sin_val_16_0_V_1_state, hw_sin_val_16_1_V_1_state, hw_sin_val_16_2_V_1_state, hw_sin_val_16_3_V_1_state, hw_sin_val_16_4_V_1_state, hw_sin_val_16_5_V_1_state, hw_sin_val_16_6_V_1_state, hw_sin_val_16_7_V_1_state, hw_sin_val_16_8_V_1_state, hw_sin_val_16_9_V_1_state, hw_sin_val_16_10_V_1_state, hw_sin_val_16_11_V_1_state, hw_sin_val_16_12_V_1_state, hw_sin_val_16_13_V_1_state, hw_sin_val_16_14_V_1_state, hw_sin_val_16_15_V_1_state, hw_cos_val_8_0_V_1_state, hw_cos_val_8_1_V_1_state, hw_cos_val_8_2_V_1_state, hw_cos_val_8_3_V_1_state, hw_cos_val_8_4_V_1_state, hw_cos_val_8_5_V_1_state, hw_cos_val_8_6_V_1_state, hw_cos_val_8_7_V_1_state, hw_cos_val_8_8_V_1_state, hw_cos_val_8_9_V_1_state, hw_cos_val_8_10_V_1_state, hw_cos_val_8_11_V_1_state, hw_cos_val_8_12_V_1_state, hw_cos_val_8_13_V_1_state, hw_cos_val_8_14_V_1_state, hw_cos_val_8_15_V_1_state, hw_cos_val_16_0_V_1_state, hw_cos_val_16_1_V_1_state, hw_cos_val_16_2_V_1_state, hw_cos_val_16_3_V_1_state, hw_cos_val_16_4_V_1_state, hw_cos_val_16_5_V_1_state, hw_cos_val_16_6_V_1_state, hw_cos_val_16_7_V_1_state, hw_cos_val_16_8_V_1_state, hw_cos_val_16_9_V_1_state, hw_cos_val_16_10_V_1_state, hw_cos_val_16_11_V_1_state, hw_cos_val_16_12_V_1_state, hw_cos_val_16_13_V_1_state, hw_cos_val_16_14_V_1_state, hw_cos_val_16_15_V_1_state)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and ((hw_sin_val_8_2_V_1_state = ap_const_lv2_1) or (hw_sin_val_8_1_V_1_state = ap_const_lv2_1) or (hw_cos_val_16_15_V_1_state = ap_const_lv2_1) or (hw_cos_val_16_14_V_1_state = ap_const_lv2_1) or (hw_cos_val_16_13_V_1_state = ap_const_lv2_1) or (hw_cos_val_16_12_V_1_state = ap_const_lv2_1) or (hw_cos_val_16_11_V_1_state = ap_const_lv2_1) or (hw_cos_val_16_10_V_1_state = ap_const_lv2_1) or (hw_cos_val_16_9_V_1_state = ap_const_lv2_1) or (hw_cos_val_16_8_V_1_state = ap_const_lv2_1) or (hw_cos_val_16_7_V_1_state = ap_const_lv2_1) or (hw_cos_val_16_6_V_1_state = ap_const_lv2_1) or (hw_cos_val_16_5_V_1_state = ap_const_lv2_1) or (hw_cos_val_16_4_V_1_state = ap_const_lv2_1) or (hw_cos_val_16_3_V_1_state = ap_const_lv2_1) or (hw_cos_val_16_2_V_1_state = ap_const_lv2_1) or (hw_cos_val_16_1_V_1_state = ap_const_lv2_1) or (hw_cos_val_16_0_V_1_state = ap_const_lv2_1) or (hw_cos_val_8_15_V_1_state = ap_const_lv2_1) or (hw_cos_val_8_14_V_1_state = ap_const_lv2_1) or (hw_cos_val_8_13_V_1_state = ap_const_lv2_1) or (hw_cos_val_8_12_V_1_state = ap_const_lv2_1) or (hw_cos_val_8_11_V_1_state = ap_const_lv2_1) or (hw_cos_val_8_10_V_1_state = ap_const_lv2_1) or (hw_cos_val_8_9_V_1_state = ap_const_lv2_1) or (hw_cos_val_8_8_V_1_state = ap_const_lv2_1) or (hw_cos_val_8_7_V_1_state = ap_const_lv2_1) or (hw_cos_val_8_6_V_1_state = ap_const_lv2_1) or (hw_cos_val_8_5_V_1_state = ap_const_lv2_1) or (hw_cos_val_8_4_V_1_state = ap_const_lv2_1) or (hw_cos_val_8_3_V_1_state = ap_const_lv2_1) or (hw_cos_val_8_2_V_1_state = ap_const_lv2_1) or (hw_cos_val_8_1_V_1_state = ap_const_lv2_1) or (hw_cos_val_8_0_V_1_state = ap_const_lv2_1) or (hw_sin_val_16_15_V_1_state = ap_const_lv2_1) or (hw_sin_val_16_14_V_1_state = ap_const_lv2_1) or (hw_sin_val_16_13_V_1_state = ap_const_lv2_1) or (hw_sin_val_16_12_V_1_state = ap_const_lv2_1) or (hw_sin_val_16_11_V_1_state = ap_const_lv2_1) or (hw_sin_val_16_10_V_1_state = ap_const_lv2_1) or (hw_sin_val_16_9_V_1_state = ap_const_lv2_1) or (hw_sin_val_16_8_V_1_state = ap_const_lv2_1) or (hw_sin_val_16_7_V_1_state = ap_const_lv2_1) or (hw_sin_val_16_6_V_1_state = ap_const_lv2_1) or (hw_sin_val_16_5_V_1_state = ap_const_lv2_1) or (hw_sin_val_16_4_V_1_state = ap_const_lv2_1) or (hw_sin_val_16_3_V_1_state = ap_const_lv2_1) or (hw_sin_val_16_2_V_1_state = ap_const_lv2_1) or (hw_sin_val_16_1_V_1_state = ap_const_lv2_1) or (hw_sin_val_16_0_V_1_state = ap_const_lv2_1) or (hw_sin_val_8_15_V_1_state = ap_const_lv2_1) or (hw_sin_val_8_14_V_1_state = ap_const_lv2_1) or (hw_sin_val_8_13_V_1_state = ap_const_lv2_1) or (hw_sin_val_8_12_V_1_state = ap_const_lv2_1) or (hw_sin_val_8_11_V_1_state = ap_const_lv2_1) or (hw_sin_val_8_10_V_1_state = ap_const_lv2_1) or (hw_sin_val_8_9_V_1_state = ap_const_lv2_1) or (hw_sin_val_8_8_V_1_state = ap_const_lv2_1) or (hw_sin_val_8_7_V_1_state = ap_const_lv2_1) or (hw_sin_val_8_6_V_1_state = ap_const_lv2_1) or (hw_sin_val_8_5_V_1_state = ap_const_lv2_1) or (hw_sin_val_8_4_V_1_state = ap_const_lv2_1) or (hw_sin_val_8_3_V_1_state = ap_const_lv2_1) or (hw_sin_val_8_0_V_1_state = ap_const_lv2_1) or ((hw_sin_val_8_2_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_8_1_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_8_0_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_16_15_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_16_14_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_16_13_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_16_12_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_16_11_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_16_10_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_16_9_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_16_8_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_16_7_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_16_6_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_16_5_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_16_4_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_16_3_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_16_2_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_16_1_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_16_0_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_8_15_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_8_14_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_8_13_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_8_12_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_8_11_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_8_10_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_8_9_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_8_8_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_8_7_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_8_6_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_8_5_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_8_4_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_8_3_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_8_2_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_8_1_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_8_0_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_16_15_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_16_14_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_16_13_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_16_12_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_16_11_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_16_10_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_16_9_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_16_8_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_16_7_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_16_6_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_16_5_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_16_4_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_16_3_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_16_2_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_16_1_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_16_0_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_8_15_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_8_14_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_8_13_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_8_12_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_8_11_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_8_10_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_8_9_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_8_8_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_8_7_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_8_6_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_8_5_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_8_4_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_8_3_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter9, hw_sin_val_8_0_V_1_state, hw_sin_val_8_1_V_1_state, hw_sin_val_8_2_V_1_state, hw_sin_val_8_3_V_1_state, hw_sin_val_8_4_V_1_state, hw_sin_val_8_5_V_1_state, hw_sin_val_8_6_V_1_state, hw_sin_val_8_7_V_1_state, hw_sin_val_8_8_V_1_state, hw_sin_val_8_9_V_1_state, hw_sin_val_8_10_V_1_state, hw_sin_val_8_11_V_1_state, hw_sin_val_8_12_V_1_state, hw_sin_val_8_13_V_1_state, hw_sin_val_8_14_V_1_state, hw_sin_val_8_15_V_1_state, hw_sin_val_16_0_V_1_state, hw_sin_val_16_1_V_1_state, hw_sin_val_16_2_V_1_state, hw_sin_val_16_3_V_1_state, hw_sin_val_16_4_V_1_state, hw_sin_val_16_5_V_1_state, hw_sin_val_16_6_V_1_state, hw_sin_val_16_7_V_1_state, hw_sin_val_16_8_V_1_state, hw_sin_val_16_9_V_1_state, hw_sin_val_16_10_V_1_state, hw_sin_val_16_11_V_1_state, hw_sin_val_16_12_V_1_state, hw_sin_val_16_13_V_1_state, hw_sin_val_16_14_V_1_state, hw_sin_val_16_15_V_1_state, hw_cos_val_8_0_V_1_state, hw_cos_val_8_1_V_1_state, hw_cos_val_8_2_V_1_state, hw_cos_val_8_3_V_1_state, hw_cos_val_8_4_V_1_state, hw_cos_val_8_5_V_1_state, hw_cos_val_8_6_V_1_state, hw_cos_val_8_7_V_1_state, hw_cos_val_8_8_V_1_state, hw_cos_val_8_9_V_1_state, hw_cos_val_8_10_V_1_state, hw_cos_val_8_11_V_1_state, hw_cos_val_8_12_V_1_state, hw_cos_val_8_13_V_1_state, hw_cos_val_8_14_V_1_state, hw_cos_val_8_15_V_1_state, hw_cos_val_16_0_V_1_state, hw_cos_val_16_1_V_1_state, hw_cos_val_16_2_V_1_state, hw_cos_val_16_3_V_1_state, hw_cos_val_16_4_V_1_state, hw_cos_val_16_5_V_1_state, hw_cos_val_16_6_V_1_state, hw_cos_val_16_7_V_1_state, hw_cos_val_16_8_V_1_state, hw_cos_val_16_9_V_1_state, hw_cos_val_16_10_V_1_state, hw_cos_val_16_11_V_1_state, hw_cos_val_16_12_V_1_state, hw_cos_val_16_13_V_1_state, hw_cos_val_16_14_V_1_state, hw_cos_val_16_15_V_1_state)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and ((hw_sin_val_8_2_V_1_state = ap_const_lv2_1) or (hw_sin_val_8_1_V_1_state = ap_const_lv2_1) or (hw_cos_val_16_15_V_1_state = ap_const_lv2_1) or (hw_cos_val_16_14_V_1_state = ap_const_lv2_1) or (hw_cos_val_16_13_V_1_state = ap_const_lv2_1) or (hw_cos_val_16_12_V_1_state = ap_const_lv2_1) or (hw_cos_val_16_11_V_1_state = ap_const_lv2_1) or (hw_cos_val_16_10_V_1_state = ap_const_lv2_1) or (hw_cos_val_16_9_V_1_state = ap_const_lv2_1) or (hw_cos_val_16_8_V_1_state = ap_const_lv2_1) or (hw_cos_val_16_7_V_1_state = ap_const_lv2_1) or (hw_cos_val_16_6_V_1_state = ap_const_lv2_1) or (hw_cos_val_16_5_V_1_state = ap_const_lv2_1) or (hw_cos_val_16_4_V_1_state = ap_const_lv2_1) or (hw_cos_val_16_3_V_1_state = ap_const_lv2_1) or (hw_cos_val_16_2_V_1_state = ap_const_lv2_1) or (hw_cos_val_16_1_V_1_state = ap_const_lv2_1) or (hw_cos_val_16_0_V_1_state = ap_const_lv2_1) or (hw_cos_val_8_15_V_1_state = ap_const_lv2_1) or (hw_cos_val_8_14_V_1_state = ap_const_lv2_1) or (hw_cos_val_8_13_V_1_state = ap_const_lv2_1) or (hw_cos_val_8_12_V_1_state = ap_const_lv2_1) or (hw_cos_val_8_11_V_1_state = ap_const_lv2_1) or (hw_cos_val_8_10_V_1_state = ap_const_lv2_1) or (hw_cos_val_8_9_V_1_state = ap_const_lv2_1) or (hw_cos_val_8_8_V_1_state = ap_const_lv2_1) or (hw_cos_val_8_7_V_1_state = ap_const_lv2_1) or (hw_cos_val_8_6_V_1_state = ap_const_lv2_1) or (hw_cos_val_8_5_V_1_state = ap_const_lv2_1) or (hw_cos_val_8_4_V_1_state = ap_const_lv2_1) or (hw_cos_val_8_3_V_1_state = ap_const_lv2_1) or (hw_cos_val_8_2_V_1_state = ap_const_lv2_1) or (hw_cos_val_8_1_V_1_state = ap_const_lv2_1) or (hw_cos_val_8_0_V_1_state = ap_const_lv2_1) or (hw_sin_val_16_15_V_1_state = ap_const_lv2_1) or (hw_sin_val_16_14_V_1_state = ap_const_lv2_1) or (hw_sin_val_16_13_V_1_state = ap_const_lv2_1) or (hw_sin_val_16_12_V_1_state = ap_const_lv2_1) or (hw_sin_val_16_11_V_1_state = ap_const_lv2_1) or (hw_sin_val_16_10_V_1_state = ap_const_lv2_1) or (hw_sin_val_16_9_V_1_state = ap_const_lv2_1) or (hw_sin_val_16_8_V_1_state = ap_const_lv2_1) or (hw_sin_val_16_7_V_1_state = ap_const_lv2_1) or (hw_sin_val_16_6_V_1_state = ap_const_lv2_1) or (hw_sin_val_16_5_V_1_state = ap_const_lv2_1) or (hw_sin_val_16_4_V_1_state = ap_const_lv2_1) or (hw_sin_val_16_3_V_1_state = ap_const_lv2_1) or (hw_sin_val_16_2_V_1_state = ap_const_lv2_1) or (hw_sin_val_16_1_V_1_state = ap_const_lv2_1) or (hw_sin_val_16_0_V_1_state = ap_const_lv2_1) or (hw_sin_val_8_15_V_1_state = ap_const_lv2_1) or (hw_sin_val_8_14_V_1_state = ap_const_lv2_1) or (hw_sin_val_8_13_V_1_state = ap_const_lv2_1) or (hw_sin_val_8_12_V_1_state = ap_const_lv2_1) or (hw_sin_val_8_11_V_1_state = ap_const_lv2_1) or (hw_sin_val_8_10_V_1_state = ap_const_lv2_1) or (hw_sin_val_8_9_V_1_state = ap_const_lv2_1) or (hw_sin_val_8_8_V_1_state = ap_const_lv2_1) or (hw_sin_val_8_7_V_1_state = ap_const_lv2_1) or (hw_sin_val_8_6_V_1_state = ap_const_lv2_1) or (hw_sin_val_8_5_V_1_state = ap_const_lv2_1) or (hw_sin_val_8_4_V_1_state = ap_const_lv2_1) or (hw_sin_val_8_3_V_1_state = ap_const_lv2_1) or (hw_sin_val_8_0_V_1_state = ap_const_lv2_1) or ((hw_sin_val_8_2_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_8_1_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_8_0_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_16_15_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_16_14_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_16_13_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_16_12_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_16_11_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_16_10_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_16_9_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_16_8_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_16_7_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_16_6_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_16_5_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_16_4_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_16_3_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_16_2_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_16_1_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_16_0_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_8_15_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_8_14_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_8_13_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_8_12_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_8_11_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_8_10_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_8_9_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_8_8_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_8_7_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_8_6_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_8_5_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_8_4_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_8_3_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_8_2_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_8_1_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_8_0_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_16_15_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_16_14_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_16_13_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_16_12_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_16_11_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_16_10_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_16_9_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_16_8_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_16_7_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_16_6_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_16_5_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_16_4_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_16_3_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_16_2_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_16_1_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_16_0_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_8_15_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_8_14_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_8_13_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_8_12_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_8_11_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_8_10_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_8_9_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_8_8_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_8_7_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_8_6_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_8_5_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_8_4_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_8_3_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)))));
    end process;


    ap_block_state10_pp0_stage0_iter9_assign_proc : process(hw_sin_val_8_0_V_1_state, hw_sin_val_8_1_V_1_state, hw_sin_val_8_2_V_1_state, hw_sin_val_8_3_V_1_state, hw_sin_val_8_4_V_1_state, hw_sin_val_8_5_V_1_state, hw_sin_val_8_6_V_1_state, hw_sin_val_8_7_V_1_state, hw_sin_val_8_8_V_1_state, hw_sin_val_8_9_V_1_state, hw_sin_val_8_10_V_1_state, hw_sin_val_8_11_V_1_state, hw_sin_val_8_12_V_1_state, hw_sin_val_8_13_V_1_state, hw_sin_val_8_14_V_1_state, hw_sin_val_8_15_V_1_state, hw_sin_val_16_0_V_1_state, hw_sin_val_16_1_V_1_state, hw_sin_val_16_2_V_1_state, hw_sin_val_16_3_V_1_state, hw_sin_val_16_4_V_1_state, hw_sin_val_16_5_V_1_state, hw_sin_val_16_6_V_1_state, hw_sin_val_16_7_V_1_state, hw_sin_val_16_8_V_1_state, hw_sin_val_16_9_V_1_state, hw_sin_val_16_10_V_1_state, hw_sin_val_16_11_V_1_state, hw_sin_val_16_12_V_1_state, hw_sin_val_16_13_V_1_state, hw_sin_val_16_14_V_1_state, hw_sin_val_16_15_V_1_state, hw_cos_val_8_0_V_1_state, hw_cos_val_8_1_V_1_state, hw_cos_val_8_2_V_1_state, hw_cos_val_8_3_V_1_state, hw_cos_val_8_4_V_1_state, hw_cos_val_8_5_V_1_state, hw_cos_val_8_6_V_1_state, hw_cos_val_8_7_V_1_state, hw_cos_val_8_8_V_1_state, hw_cos_val_8_9_V_1_state, hw_cos_val_8_10_V_1_state, hw_cos_val_8_11_V_1_state, hw_cos_val_8_12_V_1_state, hw_cos_val_8_13_V_1_state, hw_cos_val_8_14_V_1_state, hw_cos_val_8_15_V_1_state, hw_cos_val_16_0_V_1_state, hw_cos_val_16_1_V_1_state, hw_cos_val_16_2_V_1_state, hw_cos_val_16_3_V_1_state, hw_cos_val_16_4_V_1_state, hw_cos_val_16_5_V_1_state, hw_cos_val_16_6_V_1_state, hw_cos_val_16_7_V_1_state, hw_cos_val_16_8_V_1_state, hw_cos_val_16_9_V_1_state, hw_cos_val_16_10_V_1_state, hw_cos_val_16_11_V_1_state, hw_cos_val_16_12_V_1_state, hw_cos_val_16_13_V_1_state, hw_cos_val_16_14_V_1_state, hw_cos_val_16_15_V_1_state)
    begin
                ap_block_state10_pp0_stage0_iter9 <= ((hw_sin_val_8_2_V_1_state = ap_const_lv2_1) or (hw_sin_val_8_1_V_1_state = ap_const_lv2_1) or (hw_cos_val_16_15_V_1_state = ap_const_lv2_1) or (hw_cos_val_16_14_V_1_state = ap_const_lv2_1) or (hw_cos_val_16_13_V_1_state = ap_const_lv2_1) or (hw_cos_val_16_12_V_1_state = ap_const_lv2_1) or (hw_cos_val_16_11_V_1_state = ap_const_lv2_1) or (hw_cos_val_16_10_V_1_state = ap_const_lv2_1) or (hw_cos_val_16_9_V_1_state = ap_const_lv2_1) or (hw_cos_val_16_8_V_1_state = ap_const_lv2_1) or (hw_cos_val_16_7_V_1_state = ap_const_lv2_1) or (hw_cos_val_16_6_V_1_state = ap_const_lv2_1) or (hw_cos_val_16_5_V_1_state = ap_const_lv2_1) or (hw_cos_val_16_4_V_1_state = ap_const_lv2_1) or (hw_cos_val_16_3_V_1_state = ap_const_lv2_1) or (hw_cos_val_16_2_V_1_state = ap_const_lv2_1) or (hw_cos_val_16_1_V_1_state = ap_const_lv2_1) or (hw_cos_val_16_0_V_1_state = ap_const_lv2_1) or (hw_cos_val_8_15_V_1_state = ap_const_lv2_1) or (hw_cos_val_8_14_V_1_state = ap_const_lv2_1) or (hw_cos_val_8_13_V_1_state = ap_const_lv2_1) or (hw_cos_val_8_12_V_1_state = ap_const_lv2_1) or (hw_cos_val_8_11_V_1_state = ap_const_lv2_1) or (hw_cos_val_8_10_V_1_state = ap_const_lv2_1) or (hw_cos_val_8_9_V_1_state = ap_const_lv2_1) or (hw_cos_val_8_8_V_1_state = ap_const_lv2_1) or (hw_cos_val_8_7_V_1_state = ap_const_lv2_1) or (hw_cos_val_8_6_V_1_state = ap_const_lv2_1) or (hw_cos_val_8_5_V_1_state = ap_const_lv2_1) or (hw_cos_val_8_4_V_1_state = ap_const_lv2_1) or (hw_cos_val_8_3_V_1_state = ap_const_lv2_1) or (hw_cos_val_8_2_V_1_state = ap_const_lv2_1) or (hw_cos_val_8_1_V_1_state = ap_const_lv2_1) or (hw_cos_val_8_0_V_1_state = ap_const_lv2_1) or (hw_sin_val_16_15_V_1_state = ap_const_lv2_1) or (hw_sin_val_16_14_V_1_state = ap_const_lv2_1) or (hw_sin_val_16_13_V_1_state = ap_const_lv2_1) or (hw_sin_val_16_12_V_1_state = ap_const_lv2_1) or (hw_sin_val_16_11_V_1_state = ap_const_lv2_1) or (hw_sin_val_16_10_V_1_state = ap_const_lv2_1) or (hw_sin_val_16_9_V_1_state = ap_const_lv2_1) or (hw_sin_val_16_8_V_1_state = ap_const_lv2_1) or (hw_sin_val_16_7_V_1_state = ap_const_lv2_1) or (hw_sin_val_16_6_V_1_state = ap_const_lv2_1) or (hw_sin_val_16_5_V_1_state = ap_const_lv2_1) or (hw_sin_val_16_4_V_1_state = ap_const_lv2_1) or (hw_sin_val_16_3_V_1_state = ap_const_lv2_1) or (hw_sin_val_16_2_V_1_state = ap_const_lv2_1) or (hw_sin_val_16_1_V_1_state = ap_const_lv2_1) or (hw_sin_val_16_0_V_1_state = ap_const_lv2_1) or (hw_sin_val_8_15_V_1_state = ap_const_lv2_1) or (hw_sin_val_8_14_V_1_state = ap_const_lv2_1) or (hw_sin_val_8_13_V_1_state = ap_const_lv2_1) or (hw_sin_val_8_12_V_1_state = ap_const_lv2_1) or (hw_sin_val_8_11_V_1_state = ap_const_lv2_1) or (hw_sin_val_8_10_V_1_state = ap_const_lv2_1) or (hw_sin_val_8_9_V_1_state = ap_const_lv2_1) or (hw_sin_val_8_8_V_1_state = ap_const_lv2_1) or (hw_sin_val_8_7_V_1_state = ap_const_lv2_1) or (hw_sin_val_8_6_V_1_state = ap_const_lv2_1) or (hw_sin_val_8_5_V_1_state = ap_const_lv2_1) or (hw_sin_val_8_4_V_1_state = ap_const_lv2_1) or (hw_sin_val_8_3_V_1_state = ap_const_lv2_1) or (hw_sin_val_8_0_V_1_state = ap_const_lv2_1) or ((hw_sin_val_8_2_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_8_1_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_8_0_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_16_15_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_16_14_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_16_13_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_16_12_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_16_11_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_16_10_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_16_9_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_16_8_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_16_7_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_16_6_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_16_5_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_16_4_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_16_3_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_16_2_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_16_1_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_16_0_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_8_15_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_8_14_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_8_13_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_8_12_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_8_11_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_8_10_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_8_9_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_8_8_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_8_7_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_8_6_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_8_5_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_8_4_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_8_3_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_8_2_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_8_1_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_cos_val_8_0_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_16_15_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_16_14_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_16_13_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_16_12_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_16_11_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_16_10_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_16_9_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_16_8_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_16_7_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_16_6_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_16_5_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_16_4_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_16_3_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_16_2_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_16_1_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_16_0_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_8_15_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_8_14_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_8_13_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_8_12_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_8_11_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_8_10_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_8_9_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_8_8_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_8_7_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_8_6_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_8_5_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_8_4_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)) or ((hw_sin_val_8_3_V_1_state = ap_const_lv2_3) and (ap_const_logic_1 = ap_const_logic_0)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start = ap_const_logic_0);
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to8_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to8 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to8 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_0_10_phi_fu_18336_p32_assign_proc : process(ap_enable_reg_pp0_iter6, cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg, hw_cos_val_16_i_0_V_10_reg_46046, ap_block_pp0_stage0, ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_0_9_reg_17486, ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_0_10_reg_18333)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_0_10_phi_fu_18336_p32 <= hw_cos_val_16_i_0_V_10_reg_46046;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_0_10_phi_fu_18336_p32 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_0_9_reg_17486;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_0_10_phi_fu_18336_p32 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_0_10_reg_18333;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_0_12_phi_fu_21696_p32_assign_proc : process(ap_enable_reg_pp0_iter7, cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg, hw_cos_val_16_i_0_V_12_reg_46799, ap_block_pp0_stage0, ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_0_11_reg_20846, ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_0_12_reg_21693)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_0_12_phi_fu_21696_p32 <= hw_cos_val_16_i_0_V_12_reg_46799;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_0_12_phi_fu_21696_p32 <= ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_0_11_reg_20846;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_0_12_phi_fu_21696_p32 <= ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_0_12_reg_21693;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_0_14_phi_fu_25921_p32_assign_proc : process(ap_enable_reg_pp0_iter8, cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg, hw_cos_val_16_i_0_V_14_reg_47492, ap_block_pp0_stage0, ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_0_13_reg_25086, ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_0_14_reg_25918)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_0_14_phi_fu_25921_p32 <= hw_cos_val_16_i_0_V_14_reg_47492;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_0_14_phi_fu_25921_p32 <= ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_0_13_reg_25086;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_0_14_phi_fu_25921_p32 <= ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_0_14_reg_25918;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_0_15_phi_fu_26814_p32_assign_proc : process(ap_enable_reg_pp0_iter8, cos_tables_low_V_15_q0, cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg, ap_block_pp0_stage0, ap_phi_mux_hw_cos_val_16_i_V_0_14_phi_fu_25921_p32, ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_0_15_reg_26810)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_0_15_phi_fu_26814_p32 <= cos_tables_low_V_15_q0;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_0_15_phi_fu_26814_p32 <= ap_phi_mux_hw_cos_val_16_i_V_0_14_phi_fu_25921_p32;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_0_15_phi_fu_26814_p32 <= ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_0_15_reg_26810;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_0_2_phi_fu_4896_p32_assign_proc : process(ap_enable_reg_pp0_iter2, cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg, hw_cos_val_16_i_0_V_2_reg_44165, ap_block_pp0_stage0, ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_0_1_reg_4061, ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_0_2_reg_4893)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_0_2_phi_fu_4896_p32 <= hw_cos_val_16_i_0_V_2_reg_44165;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_0_2_phi_fu_4896_p32 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_0_1_reg_4061;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_0_2_phi_fu_4896_p32 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_0_2_reg_4893;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_0_4_phi_fu_8256_p32_assign_proc : process(ap_enable_reg_pp0_iter3, cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg, hw_cos_val_16_i_0_V_4_reg_44579, ap_block_pp0_stage0, ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_0_3_reg_7406, ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_0_4_reg_8253)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_0_4_phi_fu_8256_p32 <= hw_cos_val_16_i_0_V_4_reg_44579;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_0_4_phi_fu_8256_p32 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_0_3_reg_7406;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_0_4_phi_fu_8256_p32 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_0_4_reg_8253;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_0_6_phi_fu_11616_p32_assign_proc : process(ap_enable_reg_pp0_iter4, cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg, hw_cos_val_16_i_0_V_6_reg_44749, ap_block_pp0_stage0, ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_0_5_reg_10766, ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_0_6_reg_11613)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_0_6_phi_fu_11616_p32 <= hw_cos_val_16_i_0_V_6_reg_44749;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_0_6_phi_fu_11616_p32 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_0_5_reg_10766;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_0_6_phi_fu_11616_p32 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_0_6_reg_11613;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_0_8_phi_fu_14976_p32_assign_proc : process(ap_enable_reg_pp0_iter5, cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg, hw_cos_val_16_i_0_V_8_reg_45233, ap_block_pp0_stage0, ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_0_7_reg_14126, ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_0_8_reg_14973)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_0_8_phi_fu_14976_p32 <= hw_cos_val_16_i_0_V_8_reg_45233;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_0_8_phi_fu_14976_p32 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_0_7_reg_14126;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_0_8_phi_fu_14976_p32 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_0_8_reg_14973;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_10_10_phi_fu_17806_p32_assign_proc : process(ap_enable_reg_pp0_iter6, cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg, hw_cos_val_16_i_0_V_10_reg_46046, ap_block_pp0_stage0, ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_10_9_reg_16966, ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_10_10_reg_17803)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_10_10_phi_fu_17806_p32 <= hw_cos_val_16_i_0_V_10_reg_46046;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_10_10_phi_fu_17806_p32 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_10_9_reg_16966;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_10_10_phi_fu_17806_p32 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_10_10_reg_17803;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_10_12_phi_fu_21166_p32_assign_proc : process(ap_enable_reg_pp0_iter7, cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg, hw_cos_val_16_i_0_V_12_reg_46799, ap_block_pp0_stage0, ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_10_11_reg_20326, ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_10_12_reg_21163)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_10_12_phi_fu_21166_p32 <= hw_cos_val_16_i_0_V_12_reg_46799;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_10_12_phi_fu_21166_p32 <= ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_10_11_reg_20326;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_10_12_phi_fu_21166_p32 <= ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_10_12_reg_21163;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_10_14_phi_fu_25401_p32_assign_proc : process(ap_enable_reg_pp0_iter8, cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg, hw_cos_val_16_i_0_V_14_reg_47492, ap_block_pp0_stage0, ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_10_13_reg_24566, ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_10_14_reg_25398)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_10_14_phi_fu_25401_p32 <= hw_cos_val_16_i_0_V_14_reg_47492;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_10_14_phi_fu_25401_p32 <= ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_10_13_reg_24566;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_10_14_phi_fu_25401_p32 <= ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_10_14_reg_25398;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_10_15_phi_fu_26254_p32_assign_proc : process(ap_enable_reg_pp0_iter8, cos_tables_low_V_15_q0, cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg, ap_block_pp0_stage0, ap_phi_mux_hw_cos_val_16_i_V_10_14_phi_fu_25401_p32, ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_10_15_reg_26250)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_10_15_phi_fu_26254_p32 <= cos_tables_low_V_15_q0;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_10_15_phi_fu_26254_p32 <= ap_phi_mux_hw_cos_val_16_i_V_10_14_phi_fu_25401_p32;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_10_15_phi_fu_26254_p32 <= ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_10_15_reg_26250;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_10_2_phi_fu_4366_p32_assign_proc : process(ap_enable_reg_pp0_iter2, cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg, hw_cos_val_16_i_0_V_2_reg_44165, ap_block_pp0_stage0, ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_10_1_reg_3691, ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_10_2_reg_4363)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_10_2_phi_fu_4366_p32 <= hw_cos_val_16_i_0_V_2_reg_44165;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_10_2_phi_fu_4366_p32 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_10_1_reg_3691;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_10_2_phi_fu_4366_p32 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_10_2_reg_4363;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_10_4_phi_fu_7726_p32_assign_proc : process(ap_enable_reg_pp0_iter3, cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg, hw_cos_val_16_i_0_V_4_reg_44579, ap_block_pp0_stage0, ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_10_3_reg_6886, ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_10_4_reg_7723)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_10_4_phi_fu_7726_p32 <= hw_cos_val_16_i_0_V_4_reg_44579;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_10_4_phi_fu_7726_p32 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_10_3_reg_6886;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_10_4_phi_fu_7726_p32 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_10_4_reg_7723;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_10_6_phi_fu_11086_p32_assign_proc : process(ap_enable_reg_pp0_iter4, cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg, hw_cos_val_16_i_0_V_6_reg_44749, ap_block_pp0_stage0, ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_10_5_reg_10246, ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_10_6_reg_11083)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_10_6_phi_fu_11086_p32 <= hw_cos_val_16_i_0_V_6_reg_44749;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_10_6_phi_fu_11086_p32 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_10_5_reg_10246;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_10_6_phi_fu_11086_p32 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_10_6_reg_11083;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_10_8_phi_fu_14446_p32_assign_proc : process(ap_enable_reg_pp0_iter5, cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg, hw_cos_val_16_i_0_V_8_reg_45233, ap_block_pp0_stage0, ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_10_7_reg_13606, ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_10_8_reg_14443)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_10_8_phi_fu_14446_p32 <= hw_cos_val_16_i_0_V_8_reg_45233;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_10_8_phi_fu_14446_p32 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_10_7_reg_13606;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_10_8_phi_fu_14446_p32 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_10_8_reg_14443;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_11_10_phi_fu_17753_p32_assign_proc : process(ap_enable_reg_pp0_iter6, cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg, hw_cos_val_16_i_0_V_10_reg_46046, ap_block_pp0_stage0, ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_11_9_reg_16914, ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_11_10_reg_17750)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_11_10_phi_fu_17753_p32 <= hw_cos_val_16_i_0_V_10_reg_46046;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_11_10_phi_fu_17753_p32 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_11_9_reg_16914;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_11_10_phi_fu_17753_p32 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_11_10_reg_17750;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_11_12_phi_fu_21113_p32_assign_proc : process(ap_enable_reg_pp0_iter7, cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg, hw_cos_val_16_i_0_V_12_reg_46799, ap_block_pp0_stage0, ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_11_11_reg_20274, ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_11_12_reg_21110)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_11_12_phi_fu_21113_p32 <= hw_cos_val_16_i_0_V_12_reg_46799;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_11_12_phi_fu_21113_p32 <= ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_11_11_reg_20274;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_11_12_phi_fu_21113_p32 <= ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_11_12_reg_21110;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_11_14_phi_fu_25349_p32_assign_proc : process(ap_enable_reg_pp0_iter8, cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg, hw_cos_val_16_i_0_V_14_reg_47492, ap_block_pp0_stage0, ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_11_13_reg_24514, ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_11_14_reg_25346)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_11_14_phi_fu_25349_p32 <= hw_cos_val_16_i_0_V_14_reg_47492;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_11_14_phi_fu_25349_p32 <= ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_11_13_reg_24514;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_11_14_phi_fu_25349_p32 <= ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_11_14_reg_25346;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_11_15_phi_fu_26198_p32_assign_proc : process(ap_enable_reg_pp0_iter8, cos_tables_low_V_15_q0, cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg, ap_block_pp0_stage0, ap_phi_mux_hw_cos_val_16_i_V_11_14_phi_fu_25349_p32, ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_11_15_reg_26194)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_11_15_phi_fu_26198_p32 <= cos_tables_low_V_15_q0;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_11_15_phi_fu_26198_p32 <= ap_phi_mux_hw_cos_val_16_i_V_11_14_phi_fu_25349_p32;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_11_15_phi_fu_26198_p32 <= ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_11_15_reg_26194;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_11_2_phi_fu_4313_p32_assign_proc : process(ap_enable_reg_pp0_iter2, cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg, hw_cos_val_16_i_0_V_2_reg_44165, ap_block_pp0_stage0, ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_11_1_reg_3654, ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_11_2_reg_4310)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_11_2_phi_fu_4313_p32 <= hw_cos_val_16_i_0_V_2_reg_44165;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_11_2_phi_fu_4313_p32 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_11_1_reg_3654;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_11_2_phi_fu_4313_p32 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_11_2_reg_4310;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_11_4_phi_fu_7673_p32_assign_proc : process(ap_enable_reg_pp0_iter3, cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg, hw_cos_val_16_i_0_V_4_reg_44579, ap_block_pp0_stage0, ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_11_3_reg_6834, ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_11_4_reg_7670)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_11_4_phi_fu_7673_p32 <= hw_cos_val_16_i_0_V_4_reg_44579;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_11_4_phi_fu_7673_p32 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_11_3_reg_6834;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_11_4_phi_fu_7673_p32 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_11_4_reg_7670;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_11_6_phi_fu_11033_p32_assign_proc : process(ap_enable_reg_pp0_iter4, cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg, hw_cos_val_16_i_0_V_6_reg_44749, ap_block_pp0_stage0, ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_11_5_reg_10194, ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_11_6_reg_11030)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_11_6_phi_fu_11033_p32 <= hw_cos_val_16_i_0_V_6_reg_44749;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_11_6_phi_fu_11033_p32 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_11_5_reg_10194;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_11_6_phi_fu_11033_p32 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_11_6_reg_11030;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_11_8_phi_fu_14393_p32_assign_proc : process(ap_enable_reg_pp0_iter5, cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg, hw_cos_val_16_i_0_V_8_reg_45233, ap_block_pp0_stage0, ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_11_7_reg_13554, ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_11_8_reg_14390)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_11_8_phi_fu_14393_p32 <= hw_cos_val_16_i_0_V_8_reg_45233;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_11_8_phi_fu_14393_p32 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_11_7_reg_13554;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_11_8_phi_fu_14393_p32 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_11_8_reg_14390;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_12_10_phi_fu_17700_p32_assign_proc : process(ap_enable_reg_pp0_iter6, cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg, hw_cos_val_16_i_0_V_10_reg_46046, ap_block_pp0_stage0, ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_12_9_reg_16862, ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_12_10_reg_17697)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_12_10_phi_fu_17700_p32 <= hw_cos_val_16_i_0_V_10_reg_46046;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_12_10_phi_fu_17700_p32 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_12_9_reg_16862;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_12_10_phi_fu_17700_p32 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_12_10_reg_17697;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_12_12_phi_fu_21060_p32_assign_proc : process(ap_enable_reg_pp0_iter7, cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg, hw_cos_val_16_i_0_V_12_reg_46799, ap_block_pp0_stage0, ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_12_11_reg_20222, ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_12_12_reg_21057)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_12_12_phi_fu_21060_p32 <= hw_cos_val_16_i_0_V_12_reg_46799;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_12_12_phi_fu_21060_p32 <= ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_12_11_reg_20222;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_12_12_phi_fu_21060_p32 <= ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_12_12_reg_21057;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_12_14_phi_fu_25297_p32_assign_proc : process(ap_enable_reg_pp0_iter8, cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg, hw_cos_val_16_i_0_V_14_reg_47492, ap_block_pp0_stage0, ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_12_13_reg_24462, ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_12_14_reg_25294)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_12_14_phi_fu_25297_p32 <= hw_cos_val_16_i_0_V_14_reg_47492;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_12_14_phi_fu_25297_p32 <= ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_12_13_reg_24462;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_12_14_phi_fu_25297_p32 <= ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_12_14_reg_25294;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_12_15_phi_fu_26142_p32_assign_proc : process(ap_enable_reg_pp0_iter8, cos_tables_low_V_15_q0, cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg, ap_block_pp0_stage0, ap_phi_mux_hw_cos_val_16_i_V_12_14_phi_fu_25297_p32, ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_12_15_reg_26138)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_12_15_phi_fu_26142_p32 <= cos_tables_low_V_15_q0;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_12_15_phi_fu_26142_p32 <= ap_phi_mux_hw_cos_val_16_i_V_12_14_phi_fu_25297_p32;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_12_15_phi_fu_26142_p32 <= ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_12_15_reg_26138;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_12_2_phi_fu_4260_p32_assign_proc : process(ap_enable_reg_pp0_iter2, cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg, hw_cos_val_16_i_0_V_2_reg_44165, ap_block_pp0_stage0, ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_12_1_reg_3617, ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_12_2_reg_4257)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_12_2_phi_fu_4260_p32 <= hw_cos_val_16_i_0_V_2_reg_44165;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_12_2_phi_fu_4260_p32 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_12_1_reg_3617;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_12_2_phi_fu_4260_p32 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_12_2_reg_4257;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_12_4_phi_fu_7620_p32_assign_proc : process(ap_enable_reg_pp0_iter3, cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg, hw_cos_val_16_i_0_V_4_reg_44579, ap_block_pp0_stage0, ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_12_3_reg_6782, ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_12_4_reg_7617)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_12_4_phi_fu_7620_p32 <= hw_cos_val_16_i_0_V_4_reg_44579;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_12_4_phi_fu_7620_p32 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_12_3_reg_6782;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_12_4_phi_fu_7620_p32 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_12_4_reg_7617;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_12_6_phi_fu_10980_p32_assign_proc : process(ap_enable_reg_pp0_iter4, cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg, hw_cos_val_16_i_0_V_6_reg_44749, ap_block_pp0_stage0, ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_12_5_reg_10142, ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_12_6_reg_10977)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_12_6_phi_fu_10980_p32 <= hw_cos_val_16_i_0_V_6_reg_44749;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_12_6_phi_fu_10980_p32 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_12_5_reg_10142;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_12_6_phi_fu_10980_p32 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_12_6_reg_10977;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_12_8_phi_fu_14340_p32_assign_proc : process(ap_enable_reg_pp0_iter5, cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg, hw_cos_val_16_i_0_V_8_reg_45233, ap_block_pp0_stage0, ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_12_7_reg_13502, ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_12_8_reg_14337)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_12_8_phi_fu_14340_p32 <= hw_cos_val_16_i_0_V_8_reg_45233;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_12_8_phi_fu_14340_p32 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_12_7_reg_13502;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_12_8_phi_fu_14340_p32 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_12_8_reg_14337;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_13_10_phi_fu_17647_p32_assign_proc : process(ap_enable_reg_pp0_iter6, cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg, hw_cos_val_16_i_0_V_10_reg_46046, ap_block_pp0_stage0, ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_13_9_reg_16810, ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_13_10_reg_17644)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_13_10_phi_fu_17647_p32 <= hw_cos_val_16_i_0_V_10_reg_46046;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_13_10_phi_fu_17647_p32 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_13_9_reg_16810;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_13_10_phi_fu_17647_p32 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_13_10_reg_17644;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_13_12_phi_fu_21007_p32_assign_proc : process(ap_enable_reg_pp0_iter7, cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg, hw_cos_val_16_i_0_V_12_reg_46799, ap_block_pp0_stage0, ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_13_11_reg_20170, ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_13_12_reg_21004)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_13_12_phi_fu_21007_p32 <= hw_cos_val_16_i_0_V_12_reg_46799;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_13_12_phi_fu_21007_p32 <= ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_13_11_reg_20170;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_13_12_phi_fu_21007_p32 <= ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_13_12_reg_21004;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_13_14_phi_fu_25245_p32_assign_proc : process(ap_enable_reg_pp0_iter8, cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg, hw_cos_val_16_i_0_V_14_reg_47492, ap_block_pp0_stage0, ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_13_13_reg_24410, ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_13_14_reg_25242)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_13_14_phi_fu_25245_p32 <= hw_cos_val_16_i_0_V_14_reg_47492;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_13_14_phi_fu_25245_p32 <= ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_13_13_reg_24410;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_13_14_phi_fu_25245_p32 <= ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_13_14_reg_25242;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_13_15_phi_fu_26086_p32_assign_proc : process(ap_enable_reg_pp0_iter8, cos_tables_low_V_15_q0, cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg, ap_block_pp0_stage0, ap_phi_mux_hw_cos_val_16_i_V_13_14_phi_fu_25245_p32, ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_13_15_reg_26082)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_13_15_phi_fu_26086_p32 <= cos_tables_low_V_15_q0;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_13_15_phi_fu_26086_p32 <= ap_phi_mux_hw_cos_val_16_i_V_13_14_phi_fu_25245_p32;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_13_15_phi_fu_26086_p32 <= ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_13_15_reg_26082;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_13_2_phi_fu_4207_p32_assign_proc : process(ap_enable_reg_pp0_iter2, cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg, hw_cos_val_16_i_0_V_2_reg_44165, ap_block_pp0_stage0, ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_13_1_reg_3580, ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_13_2_reg_4204)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_13_2_phi_fu_4207_p32 <= hw_cos_val_16_i_0_V_2_reg_44165;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_13_2_phi_fu_4207_p32 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_13_1_reg_3580;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_13_2_phi_fu_4207_p32 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_13_2_reg_4204;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_13_4_phi_fu_7567_p32_assign_proc : process(ap_enable_reg_pp0_iter3, cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg, hw_cos_val_16_i_0_V_4_reg_44579, ap_block_pp0_stage0, ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_13_3_reg_6730, ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_13_4_reg_7564)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_13_4_phi_fu_7567_p32 <= hw_cos_val_16_i_0_V_4_reg_44579;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_13_4_phi_fu_7567_p32 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_13_3_reg_6730;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_13_4_phi_fu_7567_p32 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_13_4_reg_7564;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_13_6_phi_fu_10927_p32_assign_proc : process(ap_enable_reg_pp0_iter4, cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg, hw_cos_val_16_i_0_V_6_reg_44749, ap_block_pp0_stage0, ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_13_5_reg_10090, ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_13_6_reg_10924)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_13_6_phi_fu_10927_p32 <= hw_cos_val_16_i_0_V_6_reg_44749;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_13_6_phi_fu_10927_p32 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_13_5_reg_10090;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_13_6_phi_fu_10927_p32 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_13_6_reg_10924;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_13_8_phi_fu_14287_p32_assign_proc : process(ap_enable_reg_pp0_iter5, cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg, hw_cos_val_16_i_0_V_8_reg_45233, ap_block_pp0_stage0, ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_13_7_reg_13450, ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_13_8_reg_14284)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_13_8_phi_fu_14287_p32 <= hw_cos_val_16_i_0_V_8_reg_45233;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_13_8_phi_fu_14287_p32 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_13_7_reg_13450;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_13_8_phi_fu_14287_p32 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_13_8_reg_14284;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_14_10_phi_fu_17594_p32_assign_proc : process(ap_enable_reg_pp0_iter6, cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg, hw_cos_val_16_i_0_V_10_reg_46046, ap_block_pp0_stage0, ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_14_9_reg_16758, ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_14_10_reg_17591)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_14_10_phi_fu_17594_p32 <= hw_cos_val_16_i_0_V_10_reg_46046;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_14_10_phi_fu_17594_p32 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_14_9_reg_16758;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_14_10_phi_fu_17594_p32 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_14_10_reg_17591;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_14_12_phi_fu_20954_p32_assign_proc : process(ap_enable_reg_pp0_iter7, cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg, hw_cos_val_16_i_0_V_12_reg_46799, ap_block_pp0_stage0, ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_14_11_reg_20118, ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_14_12_reg_20951)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_14_12_phi_fu_20954_p32 <= hw_cos_val_16_i_0_V_12_reg_46799;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_14_12_phi_fu_20954_p32 <= ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_14_11_reg_20118;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_14_12_phi_fu_20954_p32 <= ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_14_12_reg_20951;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_14_14_phi_fu_25193_p32_assign_proc : process(ap_enable_reg_pp0_iter8, cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg, hw_cos_val_16_i_0_V_14_reg_47492, ap_block_pp0_stage0, ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_14_13_reg_24358, ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_14_14_reg_25190)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_14_14_phi_fu_25193_p32 <= hw_cos_val_16_i_0_V_14_reg_47492;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_14_14_phi_fu_25193_p32 <= ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_14_13_reg_24358;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_14_14_phi_fu_25193_p32 <= ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_14_14_reg_25190;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_14_15_phi_fu_26030_p32_assign_proc : process(ap_enable_reg_pp0_iter8, cos_tables_low_V_15_q0, cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg, ap_block_pp0_stage0, ap_phi_mux_hw_cos_val_16_i_V_14_14_phi_fu_25193_p32, ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_14_15_reg_26026)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_14_15_phi_fu_26030_p32 <= cos_tables_low_V_15_q0;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_14_15_phi_fu_26030_p32 <= ap_phi_mux_hw_cos_val_16_i_V_14_14_phi_fu_25193_p32;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_14_15_phi_fu_26030_p32 <= ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_14_15_reg_26026;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_14_2_phi_fu_4154_p32_assign_proc : process(ap_enable_reg_pp0_iter2, cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg, hw_cos_val_16_i_0_V_2_reg_44165, ap_block_pp0_stage0, ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_14_1_reg_3543, ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_14_2_reg_4151)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_14_2_phi_fu_4154_p32 <= hw_cos_val_16_i_0_V_2_reg_44165;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_14_2_phi_fu_4154_p32 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_14_1_reg_3543;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_14_2_phi_fu_4154_p32 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_14_2_reg_4151;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_14_4_phi_fu_7514_p32_assign_proc : process(ap_enable_reg_pp0_iter3, cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg, hw_cos_val_16_i_0_V_4_reg_44579, ap_block_pp0_stage0, ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_14_3_reg_6678, ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_14_4_reg_7511)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_14_4_phi_fu_7514_p32 <= hw_cos_val_16_i_0_V_4_reg_44579;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_14_4_phi_fu_7514_p32 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_14_3_reg_6678;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_14_4_phi_fu_7514_p32 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_14_4_reg_7511;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_14_6_phi_fu_10874_p32_assign_proc : process(ap_enable_reg_pp0_iter4, cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg, hw_cos_val_16_i_0_V_6_reg_44749, ap_block_pp0_stage0, ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_14_5_reg_10038, ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_14_6_reg_10871)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_14_6_phi_fu_10874_p32 <= hw_cos_val_16_i_0_V_6_reg_44749;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_14_6_phi_fu_10874_p32 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_14_5_reg_10038;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_14_6_phi_fu_10874_p32 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_14_6_reg_10871;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_14_8_phi_fu_14234_p32_assign_proc : process(ap_enable_reg_pp0_iter5, cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg, hw_cos_val_16_i_0_V_8_reg_45233, ap_block_pp0_stage0, ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_14_7_reg_13398, ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_14_8_reg_14231)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_14_8_phi_fu_14234_p32 <= hw_cos_val_16_i_0_V_8_reg_45233;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_14_8_phi_fu_14234_p32 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_14_7_reg_13398;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_14_8_phi_fu_14234_p32 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_14_8_reg_14231;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_15_10_phi_fu_17541_p32_assign_proc : process(ap_enable_reg_pp0_iter6, cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg, hw_cos_val_16_i_0_V_10_reg_46046, ap_block_pp0_stage0, ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_15_9_reg_16706, ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_15_10_reg_17538)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_15_10_phi_fu_17541_p32 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_15_9_reg_16706;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_15_10_phi_fu_17541_p32 <= hw_cos_val_16_i_0_V_10_reg_46046;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_15_10_phi_fu_17541_p32 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_15_10_reg_17538;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_15_12_phi_fu_20901_p32_assign_proc : process(ap_enable_reg_pp0_iter7, cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg, hw_cos_val_16_i_0_V_12_reg_46799, ap_block_pp0_stage0, ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_15_11_reg_20066, ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_15_12_reg_20898)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_15_12_phi_fu_20901_p32 <= ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_15_11_reg_20066;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_15_12_phi_fu_20901_p32 <= hw_cos_val_16_i_0_V_12_reg_46799;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_15_12_phi_fu_20901_p32 <= ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_15_12_reg_20898;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_15_14_phi_fu_25141_p32_assign_proc : process(ap_enable_reg_pp0_iter8, cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg, hw_cos_val_16_i_0_V_14_reg_47492, ap_block_pp0_stage0, ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_15_13_reg_24306, ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_15_14_reg_25138)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_15_14_phi_fu_25141_p32 <= ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_15_13_reg_24306;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_15_14_phi_fu_25141_p32 <= hw_cos_val_16_i_0_V_14_reg_47492;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_15_14_phi_fu_25141_p32 <= ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_15_14_reg_25138;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_15_15_phi_fu_25974_p32_assign_proc : process(ap_enable_reg_pp0_iter8, cos_tables_low_V_15_q0, cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg, ap_block_pp0_stage0, ap_phi_mux_hw_cos_val_16_i_V_15_14_phi_fu_25141_p32, ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_15_15_reg_25970)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_15_15_phi_fu_25974_p32 <= ap_phi_mux_hw_cos_val_16_i_V_15_14_phi_fu_25141_p32;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_15_15_phi_fu_25974_p32 <= cos_tables_low_V_15_q0;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_15_15_phi_fu_25974_p32 <= ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_15_15_reg_25970;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_15_2_phi_fu_4101_p32_assign_proc : process(ap_enable_reg_pp0_iter2, cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg, hw_cos_val_16_i_0_V_2_reg_44165, ap_block_pp0_stage0, ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_15_1_reg_3506, ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_15_2_reg_4098)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_15_2_phi_fu_4101_p32 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_15_1_reg_3506;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_15_2_phi_fu_4101_p32 <= hw_cos_val_16_i_0_V_2_reg_44165;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_15_2_phi_fu_4101_p32 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_15_2_reg_4098;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_15_4_phi_fu_7461_p32_assign_proc : process(ap_enable_reg_pp0_iter3, cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg, hw_cos_val_16_i_0_V_4_reg_44579, ap_block_pp0_stage0, ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_15_3_reg_6626, ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_15_4_reg_7458)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_15_4_phi_fu_7461_p32 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_15_3_reg_6626;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_15_4_phi_fu_7461_p32 <= hw_cos_val_16_i_0_V_4_reg_44579;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_15_4_phi_fu_7461_p32 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_15_4_reg_7458;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_15_6_phi_fu_10821_p32_assign_proc : process(ap_enable_reg_pp0_iter4, cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg, hw_cos_val_16_i_0_V_6_reg_44749, ap_block_pp0_stage0, ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_15_5_reg_9986, ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_15_6_reg_10818)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_15_6_phi_fu_10821_p32 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_15_5_reg_9986;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_15_6_phi_fu_10821_p32 <= hw_cos_val_16_i_0_V_6_reg_44749;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_15_6_phi_fu_10821_p32 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_15_6_reg_10818;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_15_8_phi_fu_14181_p32_assign_proc : process(ap_enable_reg_pp0_iter5, cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg, hw_cos_val_16_i_0_V_8_reg_45233, ap_block_pp0_stage0, ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_15_7_reg_13346, ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_15_8_reg_14178)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_15_8_phi_fu_14181_p32 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_15_7_reg_13346;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_15_8_phi_fu_14181_p32 <= hw_cos_val_16_i_0_V_8_reg_45233;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_15_8_phi_fu_14181_p32 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_15_8_reg_14178;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_1_10_phi_fu_18283_p32_assign_proc : process(ap_enable_reg_pp0_iter6, cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg, hw_cos_val_16_i_0_V_10_reg_46046, ap_block_pp0_stage0, ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_1_9_reg_17434, ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_1_10_reg_18280)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_1_10_phi_fu_18283_p32 <= hw_cos_val_16_i_0_V_10_reg_46046;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_1_10_phi_fu_18283_p32 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_1_9_reg_17434;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_1_10_phi_fu_18283_p32 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_1_10_reg_18280;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_1_12_phi_fu_21643_p32_assign_proc : process(ap_enable_reg_pp0_iter7, cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg, hw_cos_val_16_i_0_V_12_reg_46799, ap_block_pp0_stage0, ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_1_11_reg_20794, ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_1_12_reg_21640)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_1_12_phi_fu_21643_p32 <= hw_cos_val_16_i_0_V_12_reg_46799;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_1_12_phi_fu_21643_p32 <= ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_1_11_reg_20794;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_1_12_phi_fu_21643_p32 <= ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_1_12_reg_21640;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_1_14_phi_fu_25869_p32_assign_proc : process(ap_enable_reg_pp0_iter8, cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg, hw_cos_val_16_i_0_V_14_reg_47492, ap_block_pp0_stage0, ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_1_13_reg_25034, ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_1_14_reg_25866)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_1_14_phi_fu_25869_p32 <= hw_cos_val_16_i_0_V_14_reg_47492;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_1_14_phi_fu_25869_p32 <= ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_1_13_reg_25034;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_1_14_phi_fu_25869_p32 <= ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_1_14_reg_25866;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_1_15_phi_fu_26758_p32_assign_proc : process(ap_enable_reg_pp0_iter8, cos_tables_low_V_15_q0, cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg, ap_block_pp0_stage0, ap_phi_mux_hw_cos_val_16_i_V_1_14_phi_fu_25869_p32, ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_1_15_reg_26754)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_1_15_phi_fu_26758_p32 <= cos_tables_low_V_15_q0;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_1_15_phi_fu_26758_p32 <= ap_phi_mux_hw_cos_val_16_i_V_1_14_phi_fu_25869_p32;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_1_15_phi_fu_26758_p32 <= ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_1_15_reg_26754;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_1_2_phi_fu_4843_p32_assign_proc : process(ap_enable_reg_pp0_iter2, cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg, hw_cos_val_16_i_0_V_2_reg_44165, ap_block_pp0_stage0, ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_1_1_reg_4024, ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_1_2_reg_4840)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_1_2_phi_fu_4843_p32 <= hw_cos_val_16_i_0_V_2_reg_44165;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_1_2_phi_fu_4843_p32 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_1_1_reg_4024;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_1_2_phi_fu_4843_p32 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_1_2_reg_4840;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_1_4_phi_fu_8203_p32_assign_proc : process(ap_enable_reg_pp0_iter3, cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg, hw_cos_val_16_i_0_V_4_reg_44579, ap_block_pp0_stage0, ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_1_3_reg_7354, ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_1_4_reg_8200)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_1_4_phi_fu_8203_p32 <= hw_cos_val_16_i_0_V_4_reg_44579;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_1_4_phi_fu_8203_p32 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_1_3_reg_7354;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_1_4_phi_fu_8203_p32 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_1_4_reg_8200;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_1_6_phi_fu_11563_p32_assign_proc : process(ap_enable_reg_pp0_iter4, cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg, hw_cos_val_16_i_0_V_6_reg_44749, ap_block_pp0_stage0, ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_1_5_reg_10714, ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_1_6_reg_11560)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_1_6_phi_fu_11563_p32 <= hw_cos_val_16_i_0_V_6_reg_44749;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_1_6_phi_fu_11563_p32 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_1_5_reg_10714;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_1_6_phi_fu_11563_p32 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_1_6_reg_11560;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_1_8_phi_fu_14923_p32_assign_proc : process(ap_enable_reg_pp0_iter5, cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg, hw_cos_val_16_i_0_V_8_reg_45233, ap_block_pp0_stage0, ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_1_7_reg_14074, ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_1_8_reg_14920)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_1_8_phi_fu_14923_p32 <= hw_cos_val_16_i_0_V_8_reg_45233;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_1_8_phi_fu_14923_p32 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_1_7_reg_14074;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_1_8_phi_fu_14923_p32 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_1_8_reg_14920;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_2_10_phi_fu_18230_p32_assign_proc : process(ap_enable_reg_pp0_iter6, cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg, hw_cos_val_16_i_0_V_10_reg_46046, ap_block_pp0_stage0, ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_2_9_reg_17382, ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_2_10_reg_18227)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_2_10_phi_fu_18230_p32 <= hw_cos_val_16_i_0_V_10_reg_46046;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_2_10_phi_fu_18230_p32 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_2_9_reg_17382;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_2_10_phi_fu_18230_p32 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_2_10_reg_18227;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_2_12_phi_fu_21590_p32_assign_proc : process(ap_enable_reg_pp0_iter7, cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg, hw_cos_val_16_i_0_V_12_reg_46799, ap_block_pp0_stage0, ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_2_11_reg_20742, ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_2_12_reg_21587)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_2_12_phi_fu_21590_p32 <= hw_cos_val_16_i_0_V_12_reg_46799;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_2_12_phi_fu_21590_p32 <= ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_2_11_reg_20742;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_2_12_phi_fu_21590_p32 <= ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_2_12_reg_21587;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_2_14_phi_fu_25817_p32_assign_proc : process(ap_enable_reg_pp0_iter8, cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg, hw_cos_val_16_i_0_V_14_reg_47492, ap_block_pp0_stage0, ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_2_13_reg_24982, ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_2_14_reg_25814)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_2_14_phi_fu_25817_p32 <= hw_cos_val_16_i_0_V_14_reg_47492;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_2_14_phi_fu_25817_p32 <= ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_2_13_reg_24982;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_2_14_phi_fu_25817_p32 <= ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_2_14_reg_25814;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_2_15_phi_fu_26702_p32_assign_proc : process(ap_enable_reg_pp0_iter8, cos_tables_low_V_15_q0, cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg, ap_block_pp0_stage0, ap_phi_mux_hw_cos_val_16_i_V_2_14_phi_fu_25817_p32, ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_2_15_reg_26698)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_2_15_phi_fu_26702_p32 <= cos_tables_low_V_15_q0;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_2_15_phi_fu_26702_p32 <= ap_phi_mux_hw_cos_val_16_i_V_2_14_phi_fu_25817_p32;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_2_15_phi_fu_26702_p32 <= ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_2_15_reg_26698;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_2_2_phi_fu_4790_p32_assign_proc : process(ap_enable_reg_pp0_iter2, cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg, hw_cos_val_16_i_0_V_2_reg_44165, ap_block_pp0_stage0, ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_2_1_reg_3987, ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_2_2_reg_4787)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_2_2_phi_fu_4790_p32 <= hw_cos_val_16_i_0_V_2_reg_44165;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_2_2_phi_fu_4790_p32 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_2_1_reg_3987;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_2_2_phi_fu_4790_p32 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_2_2_reg_4787;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_2_4_phi_fu_8150_p32_assign_proc : process(ap_enable_reg_pp0_iter3, cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg, hw_cos_val_16_i_0_V_4_reg_44579, ap_block_pp0_stage0, ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_2_3_reg_7302, ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_2_4_reg_8147)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_2_4_phi_fu_8150_p32 <= hw_cos_val_16_i_0_V_4_reg_44579;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_2_4_phi_fu_8150_p32 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_2_3_reg_7302;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_2_4_phi_fu_8150_p32 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_2_4_reg_8147;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_2_6_phi_fu_11510_p32_assign_proc : process(ap_enable_reg_pp0_iter4, cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg, hw_cos_val_16_i_0_V_6_reg_44749, ap_block_pp0_stage0, ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_2_5_reg_10662, ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_2_6_reg_11507)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_2_6_phi_fu_11510_p32 <= hw_cos_val_16_i_0_V_6_reg_44749;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_2_6_phi_fu_11510_p32 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_2_5_reg_10662;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_2_6_phi_fu_11510_p32 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_2_6_reg_11507;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_2_8_phi_fu_14870_p32_assign_proc : process(ap_enable_reg_pp0_iter5, cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg, hw_cos_val_16_i_0_V_8_reg_45233, ap_block_pp0_stage0, ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_2_7_reg_14022, ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_2_8_reg_14867)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_2_8_phi_fu_14870_p32 <= hw_cos_val_16_i_0_V_8_reg_45233;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_2_8_phi_fu_14870_p32 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_2_7_reg_14022;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_2_8_phi_fu_14870_p32 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_2_8_reg_14867;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_3_10_phi_fu_18177_p32_assign_proc : process(ap_enable_reg_pp0_iter6, cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg, hw_cos_val_16_i_0_V_10_reg_46046, ap_block_pp0_stage0, ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_3_9_reg_17330, ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_3_10_reg_18174)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_3_10_phi_fu_18177_p32 <= hw_cos_val_16_i_0_V_10_reg_46046;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_3_10_phi_fu_18177_p32 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_3_9_reg_17330;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_3_10_phi_fu_18177_p32 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_3_10_reg_18174;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_3_12_phi_fu_21537_p32_assign_proc : process(ap_enable_reg_pp0_iter7, cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg, hw_cos_val_16_i_0_V_12_reg_46799, ap_block_pp0_stage0, ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_3_11_reg_20690, ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_3_12_reg_21534)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_3_12_phi_fu_21537_p32 <= hw_cos_val_16_i_0_V_12_reg_46799;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_3_12_phi_fu_21537_p32 <= ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_3_11_reg_20690;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_3_12_phi_fu_21537_p32 <= ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_3_12_reg_21534;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_3_14_phi_fu_25765_p32_assign_proc : process(ap_enable_reg_pp0_iter8, cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg, hw_cos_val_16_i_0_V_14_reg_47492, ap_block_pp0_stage0, ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_3_13_reg_24930, ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_3_14_reg_25762)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_3_14_phi_fu_25765_p32 <= hw_cos_val_16_i_0_V_14_reg_47492;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_3_14_phi_fu_25765_p32 <= ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_3_13_reg_24930;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_3_14_phi_fu_25765_p32 <= ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_3_14_reg_25762;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_3_15_phi_fu_26646_p32_assign_proc : process(ap_enable_reg_pp0_iter8, cos_tables_low_V_15_q0, cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg, ap_block_pp0_stage0, ap_phi_mux_hw_cos_val_16_i_V_3_14_phi_fu_25765_p32, ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_3_15_reg_26642)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_3_15_phi_fu_26646_p32 <= cos_tables_low_V_15_q0;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_3_15_phi_fu_26646_p32 <= ap_phi_mux_hw_cos_val_16_i_V_3_14_phi_fu_25765_p32;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_3_15_phi_fu_26646_p32 <= ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_3_15_reg_26642;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_3_2_phi_fu_4737_p32_assign_proc : process(ap_enable_reg_pp0_iter2, cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg, hw_cos_val_16_i_0_V_2_reg_44165, ap_block_pp0_stage0, ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_3_1_reg_3950, ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_3_2_reg_4734)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_3_2_phi_fu_4737_p32 <= hw_cos_val_16_i_0_V_2_reg_44165;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_3_2_phi_fu_4737_p32 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_3_1_reg_3950;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_3_2_phi_fu_4737_p32 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_3_2_reg_4734;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_3_4_phi_fu_8097_p32_assign_proc : process(ap_enable_reg_pp0_iter3, cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg, hw_cos_val_16_i_0_V_4_reg_44579, ap_block_pp0_stage0, ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_3_3_reg_7250, ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_3_4_reg_8094)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_3_4_phi_fu_8097_p32 <= hw_cos_val_16_i_0_V_4_reg_44579;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_3_4_phi_fu_8097_p32 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_3_3_reg_7250;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_3_4_phi_fu_8097_p32 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_3_4_reg_8094;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_3_6_phi_fu_11457_p32_assign_proc : process(ap_enable_reg_pp0_iter4, cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg, hw_cos_val_16_i_0_V_6_reg_44749, ap_block_pp0_stage0, ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_3_5_reg_10610, ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_3_6_reg_11454)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_3_6_phi_fu_11457_p32 <= hw_cos_val_16_i_0_V_6_reg_44749;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_3_6_phi_fu_11457_p32 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_3_5_reg_10610;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_3_6_phi_fu_11457_p32 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_3_6_reg_11454;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_3_8_phi_fu_14817_p32_assign_proc : process(ap_enable_reg_pp0_iter5, cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg, hw_cos_val_16_i_0_V_8_reg_45233, ap_block_pp0_stage0, ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_3_7_reg_13970, ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_3_8_reg_14814)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_3_8_phi_fu_14817_p32 <= hw_cos_val_16_i_0_V_8_reg_45233;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_3_8_phi_fu_14817_p32 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_3_7_reg_13970;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_3_8_phi_fu_14817_p32 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_3_8_reg_14814;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_4_10_phi_fu_18124_p32_assign_proc : process(ap_enable_reg_pp0_iter6, cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg, hw_cos_val_16_i_0_V_10_reg_46046, ap_block_pp0_stage0, ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_4_9_reg_17278, ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_4_10_reg_18121)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_4_10_phi_fu_18124_p32 <= hw_cos_val_16_i_0_V_10_reg_46046;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_4_10_phi_fu_18124_p32 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_4_9_reg_17278;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_4_10_phi_fu_18124_p32 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_4_10_reg_18121;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_4_12_phi_fu_21484_p32_assign_proc : process(ap_enable_reg_pp0_iter7, cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg, hw_cos_val_16_i_0_V_12_reg_46799, ap_block_pp0_stage0, ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_4_11_reg_20638, ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_4_12_reg_21481)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_4_12_phi_fu_21484_p32 <= hw_cos_val_16_i_0_V_12_reg_46799;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_4_12_phi_fu_21484_p32 <= ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_4_11_reg_20638;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_4_12_phi_fu_21484_p32 <= ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_4_12_reg_21481;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_4_14_phi_fu_25713_p32_assign_proc : process(ap_enable_reg_pp0_iter8, cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg, hw_cos_val_16_i_0_V_14_reg_47492, ap_block_pp0_stage0, ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_4_13_reg_24878, ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_4_14_reg_25710)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_4_14_phi_fu_25713_p32 <= hw_cos_val_16_i_0_V_14_reg_47492;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_4_14_phi_fu_25713_p32 <= ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_4_13_reg_24878;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_4_14_phi_fu_25713_p32 <= ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_4_14_reg_25710;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_4_15_phi_fu_26590_p32_assign_proc : process(ap_enable_reg_pp0_iter8, cos_tables_low_V_15_q0, cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg, ap_block_pp0_stage0, ap_phi_mux_hw_cos_val_16_i_V_4_14_phi_fu_25713_p32, ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_4_15_reg_26586)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_4_15_phi_fu_26590_p32 <= cos_tables_low_V_15_q0;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_4_15_phi_fu_26590_p32 <= ap_phi_mux_hw_cos_val_16_i_V_4_14_phi_fu_25713_p32;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_4_15_phi_fu_26590_p32 <= ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_4_15_reg_26586;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_4_2_phi_fu_4684_p32_assign_proc : process(ap_enable_reg_pp0_iter2, cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg, hw_cos_val_16_i_0_V_2_reg_44165, ap_block_pp0_stage0, ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_4_1_reg_3913, ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_4_2_reg_4681)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_4_2_phi_fu_4684_p32 <= hw_cos_val_16_i_0_V_2_reg_44165;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_4_2_phi_fu_4684_p32 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_4_1_reg_3913;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_4_2_phi_fu_4684_p32 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_4_2_reg_4681;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_4_4_phi_fu_8044_p32_assign_proc : process(ap_enable_reg_pp0_iter3, cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg, hw_cos_val_16_i_0_V_4_reg_44579, ap_block_pp0_stage0, ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_4_3_reg_7198, ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_4_4_reg_8041)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_4_4_phi_fu_8044_p32 <= hw_cos_val_16_i_0_V_4_reg_44579;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_4_4_phi_fu_8044_p32 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_4_3_reg_7198;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_4_4_phi_fu_8044_p32 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_4_4_reg_8041;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_4_6_phi_fu_11404_p32_assign_proc : process(ap_enable_reg_pp0_iter4, cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg, hw_cos_val_16_i_0_V_6_reg_44749, ap_block_pp0_stage0, ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_4_5_reg_10558, ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_4_6_reg_11401)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_4_6_phi_fu_11404_p32 <= hw_cos_val_16_i_0_V_6_reg_44749;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_4_6_phi_fu_11404_p32 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_4_5_reg_10558;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_4_6_phi_fu_11404_p32 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_4_6_reg_11401;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_4_8_phi_fu_14764_p32_assign_proc : process(ap_enable_reg_pp0_iter5, cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg, hw_cos_val_16_i_0_V_8_reg_45233, ap_block_pp0_stage0, ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_4_7_reg_13918, ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_4_8_reg_14761)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_4_8_phi_fu_14764_p32 <= hw_cos_val_16_i_0_V_8_reg_45233;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_4_8_phi_fu_14764_p32 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_4_7_reg_13918;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_4_8_phi_fu_14764_p32 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_4_8_reg_14761;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_5_10_phi_fu_18071_p32_assign_proc : process(ap_enable_reg_pp0_iter6, cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg, hw_cos_val_16_i_0_V_10_reg_46046, ap_block_pp0_stage0, ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_5_9_reg_17226, ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_5_10_reg_18068)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_5_10_phi_fu_18071_p32 <= hw_cos_val_16_i_0_V_10_reg_46046;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_5_10_phi_fu_18071_p32 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_5_9_reg_17226;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_5_10_phi_fu_18071_p32 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_5_10_reg_18068;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_5_12_phi_fu_21431_p32_assign_proc : process(ap_enable_reg_pp0_iter7, cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg, hw_cos_val_16_i_0_V_12_reg_46799, ap_block_pp0_stage0, ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_5_11_reg_20586, ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_5_12_reg_21428)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_5_12_phi_fu_21431_p32 <= hw_cos_val_16_i_0_V_12_reg_46799;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_5_12_phi_fu_21431_p32 <= ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_5_11_reg_20586;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_5_12_phi_fu_21431_p32 <= ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_5_12_reg_21428;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_5_14_phi_fu_25661_p32_assign_proc : process(ap_enable_reg_pp0_iter8, cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg, hw_cos_val_16_i_0_V_14_reg_47492, ap_block_pp0_stage0, ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_5_13_reg_24826, ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_5_14_reg_25658)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_5_14_phi_fu_25661_p32 <= hw_cos_val_16_i_0_V_14_reg_47492;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_5_14_phi_fu_25661_p32 <= ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_5_13_reg_24826;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_5_14_phi_fu_25661_p32 <= ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_5_14_reg_25658;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_5_15_phi_fu_26534_p32_assign_proc : process(ap_enable_reg_pp0_iter8, cos_tables_low_V_15_q0, cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg, ap_block_pp0_stage0, ap_phi_mux_hw_cos_val_16_i_V_5_14_phi_fu_25661_p32, ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_5_15_reg_26530)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_5_15_phi_fu_26534_p32 <= cos_tables_low_V_15_q0;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_5_15_phi_fu_26534_p32 <= ap_phi_mux_hw_cos_val_16_i_V_5_14_phi_fu_25661_p32;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_5_15_phi_fu_26534_p32 <= ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_5_15_reg_26530;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_5_2_phi_fu_4631_p32_assign_proc : process(ap_enable_reg_pp0_iter2, cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg, hw_cos_val_16_i_0_V_2_reg_44165, ap_block_pp0_stage0, ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_5_1_reg_3876, ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_5_2_reg_4628)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_5_2_phi_fu_4631_p32 <= hw_cos_val_16_i_0_V_2_reg_44165;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_5_2_phi_fu_4631_p32 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_5_1_reg_3876;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_5_2_phi_fu_4631_p32 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_5_2_reg_4628;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_5_4_phi_fu_7991_p32_assign_proc : process(ap_enable_reg_pp0_iter3, cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg, hw_cos_val_16_i_0_V_4_reg_44579, ap_block_pp0_stage0, ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_5_3_reg_7146, ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_5_4_reg_7988)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_5_4_phi_fu_7991_p32 <= hw_cos_val_16_i_0_V_4_reg_44579;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_5_4_phi_fu_7991_p32 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_5_3_reg_7146;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_5_4_phi_fu_7991_p32 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_5_4_reg_7988;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_5_6_phi_fu_11351_p32_assign_proc : process(ap_enable_reg_pp0_iter4, cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg, hw_cos_val_16_i_0_V_6_reg_44749, ap_block_pp0_stage0, ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_5_5_reg_10506, ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_5_6_reg_11348)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_5_6_phi_fu_11351_p32 <= hw_cos_val_16_i_0_V_6_reg_44749;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_5_6_phi_fu_11351_p32 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_5_5_reg_10506;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_5_6_phi_fu_11351_p32 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_5_6_reg_11348;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_5_8_phi_fu_14711_p32_assign_proc : process(ap_enable_reg_pp0_iter5, cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg, hw_cos_val_16_i_0_V_8_reg_45233, ap_block_pp0_stage0, ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_5_7_reg_13866, ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_5_8_reg_14708)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_5_8_phi_fu_14711_p32 <= hw_cos_val_16_i_0_V_8_reg_45233;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_5_8_phi_fu_14711_p32 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_5_7_reg_13866;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_5_8_phi_fu_14711_p32 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_5_8_reg_14708;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_6_10_phi_fu_18018_p32_assign_proc : process(ap_enable_reg_pp0_iter6, cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg, hw_cos_val_16_i_0_V_10_reg_46046, ap_block_pp0_stage0, ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_6_9_reg_17174, ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_6_10_reg_18015)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_6_10_phi_fu_18018_p32 <= hw_cos_val_16_i_0_V_10_reg_46046;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_6_10_phi_fu_18018_p32 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_6_9_reg_17174;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_6_10_phi_fu_18018_p32 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_6_10_reg_18015;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_6_12_phi_fu_21378_p32_assign_proc : process(ap_enable_reg_pp0_iter7, cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg, hw_cos_val_16_i_0_V_12_reg_46799, ap_block_pp0_stage0, ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_6_11_reg_20534, ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_6_12_reg_21375)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_6_12_phi_fu_21378_p32 <= hw_cos_val_16_i_0_V_12_reg_46799;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_6_12_phi_fu_21378_p32 <= ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_6_11_reg_20534;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_6_12_phi_fu_21378_p32 <= ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_6_12_reg_21375;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_6_14_phi_fu_25609_p32_assign_proc : process(ap_enable_reg_pp0_iter8, cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg, hw_cos_val_16_i_0_V_14_reg_47492, ap_block_pp0_stage0, ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_6_13_reg_24774, ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_6_14_reg_25606)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_6_14_phi_fu_25609_p32 <= hw_cos_val_16_i_0_V_14_reg_47492;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_6_14_phi_fu_25609_p32 <= ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_6_13_reg_24774;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_6_14_phi_fu_25609_p32 <= ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_6_14_reg_25606;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_6_15_phi_fu_26478_p32_assign_proc : process(ap_enable_reg_pp0_iter8, cos_tables_low_V_15_q0, cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg, ap_block_pp0_stage0, ap_phi_mux_hw_cos_val_16_i_V_6_14_phi_fu_25609_p32, ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_6_15_reg_26474)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_6_15_phi_fu_26478_p32 <= cos_tables_low_V_15_q0;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_6_15_phi_fu_26478_p32 <= ap_phi_mux_hw_cos_val_16_i_V_6_14_phi_fu_25609_p32;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_6_15_phi_fu_26478_p32 <= ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_6_15_reg_26474;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_6_2_phi_fu_4578_p32_assign_proc : process(ap_enable_reg_pp0_iter2, cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg, hw_cos_val_16_i_0_V_2_reg_44165, ap_block_pp0_stage0, ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_6_1_reg_3839, ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_6_2_reg_4575)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_6_2_phi_fu_4578_p32 <= hw_cos_val_16_i_0_V_2_reg_44165;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_6_2_phi_fu_4578_p32 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_6_1_reg_3839;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_6_2_phi_fu_4578_p32 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_6_2_reg_4575;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_6_4_phi_fu_7938_p32_assign_proc : process(ap_enable_reg_pp0_iter3, cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg, hw_cos_val_16_i_0_V_4_reg_44579, ap_block_pp0_stage0, ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_6_3_reg_7094, ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_6_4_reg_7935)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_6_4_phi_fu_7938_p32 <= hw_cos_val_16_i_0_V_4_reg_44579;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_6_4_phi_fu_7938_p32 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_6_3_reg_7094;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_6_4_phi_fu_7938_p32 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_6_4_reg_7935;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_6_6_phi_fu_11298_p32_assign_proc : process(ap_enable_reg_pp0_iter4, cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg, hw_cos_val_16_i_0_V_6_reg_44749, ap_block_pp0_stage0, ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_6_5_reg_10454, ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_6_6_reg_11295)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_6_6_phi_fu_11298_p32 <= hw_cos_val_16_i_0_V_6_reg_44749;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_6_6_phi_fu_11298_p32 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_6_5_reg_10454;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_6_6_phi_fu_11298_p32 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_6_6_reg_11295;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_6_8_phi_fu_14658_p32_assign_proc : process(ap_enable_reg_pp0_iter5, cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg, hw_cos_val_16_i_0_V_8_reg_45233, ap_block_pp0_stage0, ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_6_7_reg_13814, ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_6_8_reg_14655)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_6_8_phi_fu_14658_p32 <= hw_cos_val_16_i_0_V_8_reg_45233;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_6_8_phi_fu_14658_p32 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_6_7_reg_13814;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_6_8_phi_fu_14658_p32 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_6_8_reg_14655;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_7_10_phi_fu_17965_p32_assign_proc : process(ap_enable_reg_pp0_iter6, cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg, hw_cos_val_16_i_0_V_10_reg_46046, ap_block_pp0_stage0, ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_7_9_reg_17122, ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_7_10_reg_17962)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_7_10_phi_fu_17965_p32 <= hw_cos_val_16_i_0_V_10_reg_46046;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_7_10_phi_fu_17965_p32 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_7_9_reg_17122;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_7_10_phi_fu_17965_p32 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_7_10_reg_17962;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_7_12_phi_fu_21325_p32_assign_proc : process(ap_enable_reg_pp0_iter7, cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg, hw_cos_val_16_i_0_V_12_reg_46799, ap_block_pp0_stage0, ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_7_11_reg_20482, ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_7_12_reg_21322)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_7_12_phi_fu_21325_p32 <= hw_cos_val_16_i_0_V_12_reg_46799;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_7_12_phi_fu_21325_p32 <= ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_7_11_reg_20482;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_7_12_phi_fu_21325_p32 <= ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_7_12_reg_21322;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_7_14_phi_fu_25557_p32_assign_proc : process(ap_enable_reg_pp0_iter8, cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg, hw_cos_val_16_i_0_V_14_reg_47492, ap_block_pp0_stage0, ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_7_13_reg_24722, ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_7_14_reg_25554)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_7_14_phi_fu_25557_p32 <= hw_cos_val_16_i_0_V_14_reg_47492;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_7_14_phi_fu_25557_p32 <= ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_7_13_reg_24722;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_7_14_phi_fu_25557_p32 <= ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_7_14_reg_25554;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_7_15_phi_fu_26422_p32_assign_proc : process(ap_enable_reg_pp0_iter8, cos_tables_low_V_15_q0, cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg, ap_block_pp0_stage0, ap_phi_mux_hw_cos_val_16_i_V_7_14_phi_fu_25557_p32, ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_7_15_reg_26418)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_7_15_phi_fu_26422_p32 <= cos_tables_low_V_15_q0;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_7_15_phi_fu_26422_p32 <= ap_phi_mux_hw_cos_val_16_i_V_7_14_phi_fu_25557_p32;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_7_15_phi_fu_26422_p32 <= ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_7_15_reg_26418;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_7_2_phi_fu_4525_p32_assign_proc : process(ap_enable_reg_pp0_iter2, cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg, hw_cos_val_16_i_0_V_2_reg_44165, ap_block_pp0_stage0, ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_7_1_reg_3802, ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_7_2_reg_4522)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_7_2_phi_fu_4525_p32 <= hw_cos_val_16_i_0_V_2_reg_44165;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_7_2_phi_fu_4525_p32 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_7_1_reg_3802;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_7_2_phi_fu_4525_p32 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_7_2_reg_4522;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_7_4_phi_fu_7885_p32_assign_proc : process(ap_enable_reg_pp0_iter3, cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg, hw_cos_val_16_i_0_V_4_reg_44579, ap_block_pp0_stage0, ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_7_3_reg_7042, ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_7_4_reg_7882)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_7_4_phi_fu_7885_p32 <= hw_cos_val_16_i_0_V_4_reg_44579;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_7_4_phi_fu_7885_p32 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_7_3_reg_7042;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_7_4_phi_fu_7885_p32 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_7_4_reg_7882;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_7_6_phi_fu_11245_p32_assign_proc : process(ap_enable_reg_pp0_iter4, cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg, hw_cos_val_16_i_0_V_6_reg_44749, ap_block_pp0_stage0, ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_7_5_reg_10402, ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_7_6_reg_11242)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_7_6_phi_fu_11245_p32 <= hw_cos_val_16_i_0_V_6_reg_44749;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_7_6_phi_fu_11245_p32 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_7_5_reg_10402;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_7_6_phi_fu_11245_p32 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_7_6_reg_11242;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_7_8_phi_fu_14605_p32_assign_proc : process(ap_enable_reg_pp0_iter5, cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg, hw_cos_val_16_i_0_V_8_reg_45233, ap_block_pp0_stage0, ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_7_7_reg_13762, ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_7_8_reg_14602)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_7_8_phi_fu_14605_p32 <= hw_cos_val_16_i_0_V_8_reg_45233;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_7_8_phi_fu_14605_p32 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_7_7_reg_13762;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_7_8_phi_fu_14605_p32 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_7_8_reg_14602;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_8_10_phi_fu_17912_p32_assign_proc : process(ap_enable_reg_pp0_iter6, cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg, hw_cos_val_16_i_0_V_10_reg_46046, ap_block_pp0_stage0, ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_8_9_reg_17070, ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_8_10_reg_17909)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_8_10_phi_fu_17912_p32 <= hw_cos_val_16_i_0_V_10_reg_46046;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_8_10_phi_fu_17912_p32 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_8_9_reg_17070;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_8_10_phi_fu_17912_p32 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_8_10_reg_17909;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_8_12_phi_fu_21272_p32_assign_proc : process(ap_enable_reg_pp0_iter7, cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg, hw_cos_val_16_i_0_V_12_reg_46799, ap_block_pp0_stage0, ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_8_11_reg_20430, ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_8_12_reg_21269)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_8_12_phi_fu_21272_p32 <= hw_cos_val_16_i_0_V_12_reg_46799;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_8_12_phi_fu_21272_p32 <= ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_8_11_reg_20430;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_8_12_phi_fu_21272_p32 <= ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_8_12_reg_21269;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_8_14_phi_fu_25505_p32_assign_proc : process(ap_enable_reg_pp0_iter8, cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg, hw_cos_val_16_i_0_V_14_reg_47492, ap_block_pp0_stage0, ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_8_13_reg_24670, ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_8_14_reg_25502)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_8_14_phi_fu_25505_p32 <= hw_cos_val_16_i_0_V_14_reg_47492;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_8_14_phi_fu_25505_p32 <= ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_8_13_reg_24670;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_8_14_phi_fu_25505_p32 <= ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_8_14_reg_25502;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_8_15_phi_fu_26366_p32_assign_proc : process(ap_enable_reg_pp0_iter8, cos_tables_low_V_15_q0, cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg, ap_block_pp0_stage0, ap_phi_mux_hw_cos_val_16_i_V_8_14_phi_fu_25505_p32, ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_8_15_reg_26362)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_8_15_phi_fu_26366_p32 <= cos_tables_low_V_15_q0;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_8_15_phi_fu_26366_p32 <= ap_phi_mux_hw_cos_val_16_i_V_8_14_phi_fu_25505_p32;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_8_15_phi_fu_26366_p32 <= ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_8_15_reg_26362;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_8_2_phi_fu_4472_p32_assign_proc : process(ap_enable_reg_pp0_iter2, cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg, hw_cos_val_16_i_0_V_2_reg_44165, ap_block_pp0_stage0, ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_8_1_reg_3765, ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_8_2_reg_4469)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_8_2_phi_fu_4472_p32 <= hw_cos_val_16_i_0_V_2_reg_44165;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_8_2_phi_fu_4472_p32 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_8_1_reg_3765;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_8_2_phi_fu_4472_p32 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_8_2_reg_4469;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_8_4_phi_fu_7832_p32_assign_proc : process(ap_enable_reg_pp0_iter3, cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg, hw_cos_val_16_i_0_V_4_reg_44579, ap_block_pp0_stage0, ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_8_3_reg_6990, ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_8_4_reg_7829)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_8_4_phi_fu_7832_p32 <= hw_cos_val_16_i_0_V_4_reg_44579;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_8_4_phi_fu_7832_p32 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_8_3_reg_6990;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_8_4_phi_fu_7832_p32 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_8_4_reg_7829;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_8_6_phi_fu_11192_p32_assign_proc : process(ap_enable_reg_pp0_iter4, cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg, hw_cos_val_16_i_0_V_6_reg_44749, ap_block_pp0_stage0, ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_8_5_reg_10350, ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_8_6_reg_11189)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_8_6_phi_fu_11192_p32 <= hw_cos_val_16_i_0_V_6_reg_44749;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_8_6_phi_fu_11192_p32 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_8_5_reg_10350;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_8_6_phi_fu_11192_p32 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_8_6_reg_11189;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_8_8_phi_fu_14552_p32_assign_proc : process(ap_enable_reg_pp0_iter5, cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg, hw_cos_val_16_i_0_V_8_reg_45233, ap_block_pp0_stage0, ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_8_7_reg_13710, ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_8_8_reg_14549)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_8_8_phi_fu_14552_p32 <= hw_cos_val_16_i_0_V_8_reg_45233;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_8_8_phi_fu_14552_p32 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_8_7_reg_13710;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_8_8_phi_fu_14552_p32 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_8_8_reg_14549;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_9_10_phi_fu_17859_p32_assign_proc : process(ap_enable_reg_pp0_iter6, cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg, hw_cos_val_16_i_0_V_10_reg_46046, ap_block_pp0_stage0, ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_9_9_reg_17018, ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_9_10_reg_17856)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_9_10_phi_fu_17859_p32 <= hw_cos_val_16_i_0_V_10_reg_46046;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_10_V_rea_reg_42638_pp0_iter5_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_9_10_phi_fu_17859_p32 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_9_9_reg_17018;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_9_10_phi_fu_17859_p32 <= ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_9_10_reg_17856;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_9_12_phi_fu_21219_p32_assign_proc : process(ap_enable_reg_pp0_iter7, cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg, hw_cos_val_16_i_0_V_12_reg_46799, ap_block_pp0_stage0, ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_9_11_reg_20378, ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_9_12_reg_21216)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_9_12_phi_fu_21219_p32 <= hw_cos_val_16_i_0_V_12_reg_46799;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_12_V_rea_reg_42598_pp0_iter6_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_9_12_phi_fu_21219_p32 <= ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_9_11_reg_20378;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_9_12_phi_fu_21219_p32 <= ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_9_12_reg_21216;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_9_14_phi_fu_25453_p32_assign_proc : process(ap_enable_reg_pp0_iter8, cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg, hw_cos_val_16_i_0_V_14_reg_47492, ap_block_pp0_stage0, ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_9_13_reg_24618, ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_9_14_reg_25450)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_9_14_phi_fu_25453_p32 <= hw_cos_val_16_i_0_V_14_reg_47492;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_14_V_rea_reg_42558_pp0_iter7_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_9_14_phi_fu_25453_p32 <= ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_9_13_reg_24618;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_9_14_phi_fu_25453_p32 <= ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_9_14_reg_25450;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_9_15_phi_fu_26310_p32_assign_proc : process(ap_enable_reg_pp0_iter8, cos_tables_low_V_15_q0, cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg, ap_block_pp0_stage0, ap_phi_mux_hw_cos_val_16_i_V_9_14_phi_fu_25453_p32, ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_9_15_reg_26306)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_9_15_phi_fu_26310_p32 <= cos_tables_low_V_15_q0;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_15_V_rea_reg_42538_pp0_iter7_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_9_15_phi_fu_26310_p32 <= ap_phi_mux_hw_cos_val_16_i_V_9_14_phi_fu_25453_p32;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_9_15_phi_fu_26310_p32 <= ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_9_15_reg_26306;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_9_2_phi_fu_4419_p32_assign_proc : process(ap_enable_reg_pp0_iter2, cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg, hw_cos_val_16_i_0_V_2_reg_44165, ap_block_pp0_stage0, ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_9_1_reg_3728, ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_9_2_reg_4416)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_9_2_phi_fu_4419_p32 <= hw_cos_val_16_i_0_V_2_reg_44165;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_2_V_read_reg_42798_pp0_iter1_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_9_2_phi_fu_4419_p32 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_9_1_reg_3728;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_9_2_phi_fu_4419_p32 <= ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_9_2_reg_4416;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_9_4_phi_fu_7779_p32_assign_proc : process(ap_enable_reg_pp0_iter3, cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg, hw_cos_val_16_i_0_V_4_reg_44579, ap_block_pp0_stage0, ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_9_3_reg_6938, ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_9_4_reg_7776)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_9_4_phi_fu_7779_p32 <= hw_cos_val_16_i_0_V_4_reg_44579;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_4_V_read_reg_42758_pp0_iter2_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_9_4_phi_fu_7779_p32 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_9_3_reg_6938;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_9_4_phi_fu_7779_p32 <= ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_9_4_reg_7776;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_9_6_phi_fu_11139_p32_assign_proc : process(ap_enable_reg_pp0_iter4, cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg, hw_cos_val_16_i_0_V_6_reg_44749, ap_block_pp0_stage0, ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_9_5_reg_10298, ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_9_6_reg_11136)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_9_6_phi_fu_11139_p32 <= hw_cos_val_16_i_0_V_6_reg_44749;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_6_V_read_reg_42718_pp0_iter3_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_9_6_phi_fu_11139_p32 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_9_5_reg_10298;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_9_6_phi_fu_11139_p32 <= ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_9_6_reg_11136;
        end if; 
    end process;


    ap_phi_mux_hw_cos_val_16_i_V_9_8_phi_fu_14499_p32_assign_proc : process(ap_enable_reg_pp0_iter5, cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg, hw_cos_val_16_i_0_V_8_reg_45233, ap_block_pp0_stage0, ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_9_7_reg_13658, ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_9_8_reg_14496)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_phi_mux_hw_cos_val_16_i_V_9_8_phi_fu_14499_p32 <= hw_cos_val_16_i_0_V_8_reg_45233;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (cos_rom_sel_8_V_read_reg_42678_pp0_iter4_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_cos_val_16_i_V_9_8_phi_fu_14499_p32 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_9_7_reg_13658;
        else 
            ap_phi_mux_hw_cos_val_16_i_V_9_8_phi_fu_14499_p32 <= ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_9_8_reg_14496;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_0_10_phi_fu_16656_p32_assign_proc : process(ap_enable_reg_pp0_iter6, sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg, hw_sin_val_16_i_0_V_10_reg_45632, ap_block_pp0_stage0, ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_0_9_reg_15806, ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_0_10_reg_16653)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_0_10_phi_fu_16656_p32 <= hw_sin_val_16_i_0_V_10_reg_45632;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_0_10_phi_fu_16656_p32 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_0_9_reg_15806;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_0_10_phi_fu_16656_p32 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_0_10_reg_16653;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_0_12_phi_fu_20016_p32_assign_proc : process(ap_enable_reg_pp0_iter7, sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg, hw_sin_val_16_i_0_V_12_reg_46440, ap_block_pp0_stage0, ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_0_11_reg_19166, ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_0_12_reg_20013)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_0_12_phi_fu_20016_p32 <= hw_sin_val_16_i_0_V_12_reg_46440;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_0_12_phi_fu_20016_p32 <= ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_0_11_reg_19166;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_0_12_phi_fu_20016_p32 <= ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_0_12_reg_20013;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_0_14_phi_fu_23361_p32_assign_proc : process(ap_enable_reg_pp0_iter8, sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg, hw_sin_val_16_i_0_V_14_reg_47158, ap_block_pp0_stage0, ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_0_13_reg_22526, ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_0_14_reg_23358)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_0_14_phi_fu_23361_p32 <= hw_sin_val_16_i_0_V_14_reg_47158;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_0_14_phi_fu_23361_p32 <= ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_0_13_reg_22526;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_0_14_phi_fu_23361_p32 <= ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_0_14_reg_23358;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_0_15_phi_fu_24254_p32_assign_proc : process(ap_enable_reg_pp0_iter8, sin_tables_low_V_15_q0, sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg, ap_block_pp0_stage0, ap_phi_mux_hw_sin_val_16_i_V_0_14_phi_fu_23361_p32, ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_0_15_reg_24250)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_0_15_phi_fu_24254_p32 <= sin_tables_low_V_15_q0;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_0_15_phi_fu_24254_p32 <= ap_phi_mux_hw_sin_val_16_i_V_0_14_phi_fu_23361_p32;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_0_15_phi_fu_24254_p32 <= ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_0_15_reg_24250;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_0_2_phi_fu_3456_p32_assign_proc : process(ap_enable_reg_pp0_iter2, sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg, hw_sin_val_16_i_0_V_2_reg_43592, ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_0_1_reg_2621, ap_block_pp0_stage0, ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_0_2_reg_3453)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_0_2_phi_fu_3456_p32 <= hw_sin_val_16_i_0_V_2_reg_43592;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_0_2_phi_fu_3456_p32 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_0_1_reg_2621;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_0_2_phi_fu_3456_p32 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_0_2_reg_3453;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_0_4_phi_fu_6576_p32_assign_proc : process(ap_enable_reg_pp0_iter3, sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg, hw_sin_val_16_i_0_V_4_reg_44494, ap_block_pp0_stage0, ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_0_3_reg_5726, ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_0_4_reg_6573)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_0_4_phi_fu_6576_p32 <= hw_sin_val_16_i_0_V_4_reg_44494;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_0_4_phi_fu_6576_p32 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_0_3_reg_5726;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_0_4_phi_fu_6576_p32 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_0_4_reg_6573;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_0_6_phi_fu_9936_p32_assign_proc : process(ap_enable_reg_pp0_iter4, sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg, hw_sin_val_16_i_0_V_6_reg_44664, ap_block_pp0_stage0, ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_0_5_reg_9086, ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_0_6_reg_9933)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_0_6_phi_fu_9936_p32 <= hw_sin_val_16_i_0_V_6_reg_44664;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_0_6_phi_fu_9936_p32 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_0_5_reg_9086;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_0_6_phi_fu_9936_p32 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_0_6_reg_9933;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_0_8_phi_fu_13296_p32_assign_proc : process(ap_enable_reg_pp0_iter5, sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg, hw_sin_val_16_i_0_V_8_reg_44834, ap_block_pp0_stage0, ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_0_7_reg_12446, ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_0_8_reg_13293)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_0_8_phi_fu_13296_p32 <= hw_sin_val_16_i_0_V_8_reg_44834;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_0_8_phi_fu_13296_p32 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_0_7_reg_12446;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_0_8_phi_fu_13296_p32 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_0_8_reg_13293;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_10_10_phi_fu_16126_p32_assign_proc : process(ap_enable_reg_pp0_iter6, sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg, hw_sin_val_16_i_0_V_10_reg_45632, ap_block_pp0_stage0, ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_10_9_reg_15286, ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_10_10_reg_16123)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_10_10_phi_fu_16126_p32 <= hw_sin_val_16_i_0_V_10_reg_45632;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_10_10_phi_fu_16126_p32 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_10_9_reg_15286;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_10_10_phi_fu_16126_p32 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_10_10_reg_16123;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_10_12_phi_fu_19486_p32_assign_proc : process(ap_enable_reg_pp0_iter7, sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg, hw_sin_val_16_i_0_V_12_reg_46440, ap_block_pp0_stage0, ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_10_11_reg_18646, ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_10_12_reg_19483)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_10_12_phi_fu_19486_p32 <= hw_sin_val_16_i_0_V_12_reg_46440;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_10_12_phi_fu_19486_p32 <= ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_10_11_reg_18646;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_10_12_phi_fu_19486_p32 <= ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_10_12_reg_19483;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_10_14_phi_fu_22841_p32_assign_proc : process(ap_enable_reg_pp0_iter8, sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg, hw_sin_val_16_i_0_V_14_reg_47158, ap_block_pp0_stage0, ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_10_13_reg_22006, ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_10_14_reg_22838)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_10_14_phi_fu_22841_p32 <= hw_sin_val_16_i_0_V_14_reg_47158;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_10_14_phi_fu_22841_p32 <= ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_10_13_reg_22006;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_10_14_phi_fu_22841_p32 <= ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_10_14_reg_22838;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_10_15_phi_fu_23694_p32_assign_proc : process(ap_enable_reg_pp0_iter8, sin_tables_low_V_15_q0, sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg, ap_block_pp0_stage0, ap_phi_mux_hw_sin_val_16_i_V_10_14_phi_fu_22841_p32, ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_10_15_reg_23690)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_10_15_phi_fu_23694_p32 <= sin_tables_low_V_15_q0;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_10_15_phi_fu_23694_p32 <= ap_phi_mux_hw_sin_val_16_i_V_10_14_phi_fu_22841_p32;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_10_15_phi_fu_23694_p32 <= ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_10_15_reg_23690;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_10_2_phi_fu_2926_p32_assign_proc : process(ap_enable_reg_pp0_iter2, sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg, hw_sin_val_16_i_0_V_2_reg_43592, ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_10_1_reg_2251, ap_block_pp0_stage0, ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_10_2_reg_2923)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_10_2_phi_fu_2926_p32 <= hw_sin_val_16_i_0_V_2_reg_43592;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_10_2_phi_fu_2926_p32 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_10_1_reg_2251;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_10_2_phi_fu_2926_p32 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_10_2_reg_2923;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_10_4_phi_fu_6046_p32_assign_proc : process(ap_enable_reg_pp0_iter3, sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg, hw_sin_val_16_i_0_V_4_reg_44494, ap_block_pp0_stage0, ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_10_3_reg_5206, ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_10_4_reg_6043)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_10_4_phi_fu_6046_p32 <= hw_sin_val_16_i_0_V_4_reg_44494;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_10_4_phi_fu_6046_p32 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_10_3_reg_5206;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_10_4_phi_fu_6046_p32 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_10_4_reg_6043;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_10_6_phi_fu_9406_p32_assign_proc : process(ap_enable_reg_pp0_iter4, sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg, hw_sin_val_16_i_0_V_6_reg_44664, ap_block_pp0_stage0, ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_10_5_reg_8566, ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_10_6_reg_9403)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_10_6_phi_fu_9406_p32 <= hw_sin_val_16_i_0_V_6_reg_44664;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_10_6_phi_fu_9406_p32 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_10_5_reg_8566;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_10_6_phi_fu_9406_p32 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_10_6_reg_9403;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_10_8_phi_fu_12766_p32_assign_proc : process(ap_enable_reg_pp0_iter5, sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg, hw_sin_val_16_i_0_V_8_reg_44834, ap_block_pp0_stage0, ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_10_7_reg_11926, ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_10_8_reg_12763)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_10_8_phi_fu_12766_p32 <= hw_sin_val_16_i_0_V_8_reg_44834;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_10_8_phi_fu_12766_p32 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_10_7_reg_11926;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_10_8_phi_fu_12766_p32 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_10_8_reg_12763;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_11_10_phi_fu_16073_p32_assign_proc : process(ap_enable_reg_pp0_iter6, sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg, hw_sin_val_16_i_0_V_10_reg_45632, ap_block_pp0_stage0, ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_11_9_reg_15234, ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_11_10_reg_16070)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_11_10_phi_fu_16073_p32 <= hw_sin_val_16_i_0_V_10_reg_45632;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_11_10_phi_fu_16073_p32 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_11_9_reg_15234;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_11_10_phi_fu_16073_p32 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_11_10_reg_16070;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_11_12_phi_fu_19433_p32_assign_proc : process(ap_enable_reg_pp0_iter7, sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg, hw_sin_val_16_i_0_V_12_reg_46440, ap_block_pp0_stage0, ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_11_11_reg_18594, ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_11_12_reg_19430)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_11_12_phi_fu_19433_p32 <= hw_sin_val_16_i_0_V_12_reg_46440;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_11_12_phi_fu_19433_p32 <= ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_11_11_reg_18594;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_11_12_phi_fu_19433_p32 <= ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_11_12_reg_19430;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_11_14_phi_fu_22789_p32_assign_proc : process(ap_enable_reg_pp0_iter8, sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg, hw_sin_val_16_i_0_V_14_reg_47158, ap_block_pp0_stage0, ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_11_13_reg_21954, ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_11_14_reg_22786)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_11_14_phi_fu_22789_p32 <= hw_sin_val_16_i_0_V_14_reg_47158;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_11_14_phi_fu_22789_p32 <= ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_11_13_reg_21954;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_11_14_phi_fu_22789_p32 <= ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_11_14_reg_22786;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_11_15_phi_fu_23638_p32_assign_proc : process(ap_enable_reg_pp0_iter8, sin_tables_low_V_15_q0, sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg, ap_block_pp0_stage0, ap_phi_mux_hw_sin_val_16_i_V_11_14_phi_fu_22789_p32, ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_11_15_reg_23634)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_11_15_phi_fu_23638_p32 <= sin_tables_low_V_15_q0;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_11_15_phi_fu_23638_p32 <= ap_phi_mux_hw_sin_val_16_i_V_11_14_phi_fu_22789_p32;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_11_15_phi_fu_23638_p32 <= ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_11_15_reg_23634;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_11_2_phi_fu_2873_p32_assign_proc : process(ap_enable_reg_pp0_iter2, sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg, hw_sin_val_16_i_0_V_2_reg_43592, ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_11_1_reg_2214, ap_block_pp0_stage0, ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_11_2_reg_2870)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_11_2_phi_fu_2873_p32 <= hw_sin_val_16_i_0_V_2_reg_43592;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_11_2_phi_fu_2873_p32 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_11_1_reg_2214;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_11_2_phi_fu_2873_p32 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_11_2_reg_2870;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_11_4_phi_fu_5993_p32_assign_proc : process(ap_enable_reg_pp0_iter3, sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg, hw_sin_val_16_i_0_V_4_reg_44494, ap_block_pp0_stage0, ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_11_3_reg_5154, ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_11_4_reg_5990)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_11_4_phi_fu_5993_p32 <= hw_sin_val_16_i_0_V_4_reg_44494;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_11_4_phi_fu_5993_p32 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_11_3_reg_5154;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_11_4_phi_fu_5993_p32 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_11_4_reg_5990;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_11_6_phi_fu_9353_p32_assign_proc : process(ap_enable_reg_pp0_iter4, sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg, hw_sin_val_16_i_0_V_6_reg_44664, ap_block_pp0_stage0, ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_11_5_reg_8514, ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_11_6_reg_9350)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_11_6_phi_fu_9353_p32 <= hw_sin_val_16_i_0_V_6_reg_44664;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_11_6_phi_fu_9353_p32 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_11_5_reg_8514;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_11_6_phi_fu_9353_p32 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_11_6_reg_9350;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_11_8_phi_fu_12713_p32_assign_proc : process(ap_enable_reg_pp0_iter5, sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg, hw_sin_val_16_i_0_V_8_reg_44834, ap_block_pp0_stage0, ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_11_7_reg_11874, ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_11_8_reg_12710)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_11_8_phi_fu_12713_p32 <= hw_sin_val_16_i_0_V_8_reg_44834;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_11_8_phi_fu_12713_p32 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_11_7_reg_11874;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_11_8_phi_fu_12713_p32 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_11_8_reg_12710;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_12_10_phi_fu_16020_p32_assign_proc : process(ap_enable_reg_pp0_iter6, sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg, hw_sin_val_16_i_0_V_10_reg_45632, ap_block_pp0_stage0, ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_12_9_reg_15182, ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_12_10_reg_16017)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_12_10_phi_fu_16020_p32 <= hw_sin_val_16_i_0_V_10_reg_45632;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_12_10_phi_fu_16020_p32 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_12_9_reg_15182;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_12_10_phi_fu_16020_p32 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_12_10_reg_16017;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_12_12_phi_fu_19380_p32_assign_proc : process(ap_enable_reg_pp0_iter7, sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg, hw_sin_val_16_i_0_V_12_reg_46440, ap_block_pp0_stage0, ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_12_11_reg_18542, ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_12_12_reg_19377)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_12_12_phi_fu_19380_p32 <= hw_sin_val_16_i_0_V_12_reg_46440;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_12_12_phi_fu_19380_p32 <= ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_12_11_reg_18542;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_12_12_phi_fu_19380_p32 <= ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_12_12_reg_19377;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_12_14_phi_fu_22737_p32_assign_proc : process(ap_enable_reg_pp0_iter8, sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg, hw_sin_val_16_i_0_V_14_reg_47158, ap_block_pp0_stage0, ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_12_13_reg_21902, ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_12_14_reg_22734)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_12_14_phi_fu_22737_p32 <= hw_sin_val_16_i_0_V_14_reg_47158;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_12_14_phi_fu_22737_p32 <= ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_12_13_reg_21902;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_12_14_phi_fu_22737_p32 <= ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_12_14_reg_22734;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_12_15_phi_fu_23582_p32_assign_proc : process(ap_enable_reg_pp0_iter8, sin_tables_low_V_15_q0, sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg, ap_block_pp0_stage0, ap_phi_mux_hw_sin_val_16_i_V_12_14_phi_fu_22737_p32, ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_12_15_reg_23578)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_12_15_phi_fu_23582_p32 <= sin_tables_low_V_15_q0;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_12_15_phi_fu_23582_p32 <= ap_phi_mux_hw_sin_val_16_i_V_12_14_phi_fu_22737_p32;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_12_15_phi_fu_23582_p32 <= ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_12_15_reg_23578;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_12_2_phi_fu_2820_p32_assign_proc : process(ap_enable_reg_pp0_iter2, sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg, hw_sin_val_16_i_0_V_2_reg_43592, ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_12_1_reg_2177, ap_block_pp0_stage0, ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_12_2_reg_2817)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_12_2_phi_fu_2820_p32 <= hw_sin_val_16_i_0_V_2_reg_43592;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_12_2_phi_fu_2820_p32 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_12_1_reg_2177;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_12_2_phi_fu_2820_p32 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_12_2_reg_2817;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_12_4_phi_fu_5940_p32_assign_proc : process(ap_enable_reg_pp0_iter3, sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg, hw_sin_val_16_i_0_V_4_reg_44494, ap_block_pp0_stage0, ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_12_3_reg_5102, ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_12_4_reg_5937)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_12_4_phi_fu_5940_p32 <= hw_sin_val_16_i_0_V_4_reg_44494;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_12_4_phi_fu_5940_p32 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_12_3_reg_5102;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_12_4_phi_fu_5940_p32 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_12_4_reg_5937;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_12_6_phi_fu_9300_p32_assign_proc : process(ap_enable_reg_pp0_iter4, sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg, hw_sin_val_16_i_0_V_6_reg_44664, ap_block_pp0_stage0, ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_12_5_reg_8462, ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_12_6_reg_9297)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_12_6_phi_fu_9300_p32 <= hw_sin_val_16_i_0_V_6_reg_44664;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_12_6_phi_fu_9300_p32 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_12_5_reg_8462;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_12_6_phi_fu_9300_p32 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_12_6_reg_9297;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_12_8_phi_fu_12660_p32_assign_proc : process(ap_enable_reg_pp0_iter5, sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg, hw_sin_val_16_i_0_V_8_reg_44834, ap_block_pp0_stage0, ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_12_7_reg_11822, ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_12_8_reg_12657)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_12_8_phi_fu_12660_p32 <= hw_sin_val_16_i_0_V_8_reg_44834;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_12_8_phi_fu_12660_p32 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_12_7_reg_11822;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_12_8_phi_fu_12660_p32 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_12_8_reg_12657;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_13_10_phi_fu_15967_p32_assign_proc : process(ap_enable_reg_pp0_iter6, sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg, hw_sin_val_16_i_0_V_10_reg_45632, ap_block_pp0_stage0, ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_13_9_reg_15130, ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_13_10_reg_15964)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_13_10_phi_fu_15967_p32 <= hw_sin_val_16_i_0_V_10_reg_45632;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_13_10_phi_fu_15967_p32 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_13_9_reg_15130;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_13_10_phi_fu_15967_p32 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_13_10_reg_15964;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_13_12_phi_fu_19327_p32_assign_proc : process(ap_enable_reg_pp0_iter7, sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg, hw_sin_val_16_i_0_V_12_reg_46440, ap_block_pp0_stage0, ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_13_11_reg_18490, ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_13_12_reg_19324)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_13_12_phi_fu_19327_p32 <= hw_sin_val_16_i_0_V_12_reg_46440;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_13_12_phi_fu_19327_p32 <= ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_13_11_reg_18490;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_13_12_phi_fu_19327_p32 <= ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_13_12_reg_19324;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_13_14_phi_fu_22685_p32_assign_proc : process(ap_enable_reg_pp0_iter8, sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg, hw_sin_val_16_i_0_V_14_reg_47158, ap_block_pp0_stage0, ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_13_13_reg_21850, ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_13_14_reg_22682)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_13_14_phi_fu_22685_p32 <= hw_sin_val_16_i_0_V_14_reg_47158;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_13_14_phi_fu_22685_p32 <= ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_13_13_reg_21850;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_13_14_phi_fu_22685_p32 <= ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_13_14_reg_22682;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_13_15_phi_fu_23526_p32_assign_proc : process(ap_enable_reg_pp0_iter8, sin_tables_low_V_15_q0, sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg, ap_block_pp0_stage0, ap_phi_mux_hw_sin_val_16_i_V_13_14_phi_fu_22685_p32, ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_13_15_reg_23522)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_13_15_phi_fu_23526_p32 <= sin_tables_low_V_15_q0;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_13_15_phi_fu_23526_p32 <= ap_phi_mux_hw_sin_val_16_i_V_13_14_phi_fu_22685_p32;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_13_15_phi_fu_23526_p32 <= ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_13_15_reg_23522;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_13_2_phi_fu_2767_p32_assign_proc : process(ap_enable_reg_pp0_iter2, sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg, hw_sin_val_16_i_0_V_2_reg_43592, ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_13_1_reg_2140, ap_block_pp0_stage0, ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_13_2_reg_2764)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_13_2_phi_fu_2767_p32 <= hw_sin_val_16_i_0_V_2_reg_43592;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_13_2_phi_fu_2767_p32 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_13_1_reg_2140;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_13_2_phi_fu_2767_p32 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_13_2_reg_2764;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_13_4_phi_fu_5887_p32_assign_proc : process(ap_enable_reg_pp0_iter3, sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg, hw_sin_val_16_i_0_V_4_reg_44494, ap_block_pp0_stage0, ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_13_3_reg_5050, ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_13_4_reg_5884)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_13_4_phi_fu_5887_p32 <= hw_sin_val_16_i_0_V_4_reg_44494;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_13_4_phi_fu_5887_p32 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_13_3_reg_5050;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_13_4_phi_fu_5887_p32 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_13_4_reg_5884;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_13_6_phi_fu_9247_p32_assign_proc : process(ap_enable_reg_pp0_iter4, sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg, hw_sin_val_16_i_0_V_6_reg_44664, ap_block_pp0_stage0, ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_13_5_reg_8410, ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_13_6_reg_9244)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_13_6_phi_fu_9247_p32 <= hw_sin_val_16_i_0_V_6_reg_44664;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_13_6_phi_fu_9247_p32 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_13_5_reg_8410;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_13_6_phi_fu_9247_p32 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_13_6_reg_9244;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_13_8_phi_fu_12607_p32_assign_proc : process(ap_enable_reg_pp0_iter5, sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg, hw_sin_val_16_i_0_V_8_reg_44834, ap_block_pp0_stage0, ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_13_7_reg_11770, ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_13_8_reg_12604)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_13_8_phi_fu_12607_p32 <= hw_sin_val_16_i_0_V_8_reg_44834;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_13_8_phi_fu_12607_p32 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_13_7_reg_11770;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_13_8_phi_fu_12607_p32 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_13_8_reg_12604;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_14_10_phi_fu_15914_p32_assign_proc : process(ap_enable_reg_pp0_iter6, sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg, hw_sin_val_16_i_0_V_10_reg_45632, ap_block_pp0_stage0, ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_14_9_reg_15078, ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_14_10_reg_15911)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_14_10_phi_fu_15914_p32 <= hw_sin_val_16_i_0_V_10_reg_45632;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_14_10_phi_fu_15914_p32 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_14_9_reg_15078;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_14_10_phi_fu_15914_p32 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_14_10_reg_15911;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_14_12_phi_fu_19274_p32_assign_proc : process(ap_enable_reg_pp0_iter7, sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg, hw_sin_val_16_i_0_V_12_reg_46440, ap_block_pp0_stage0, ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_14_11_reg_18438, ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_14_12_reg_19271)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_14_12_phi_fu_19274_p32 <= hw_sin_val_16_i_0_V_12_reg_46440;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_14_12_phi_fu_19274_p32 <= ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_14_11_reg_18438;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_14_12_phi_fu_19274_p32 <= ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_14_12_reg_19271;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_14_14_phi_fu_22633_p32_assign_proc : process(ap_enable_reg_pp0_iter8, sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg, hw_sin_val_16_i_0_V_14_reg_47158, ap_block_pp0_stage0, ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_14_13_reg_21798, ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_14_14_reg_22630)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_14_14_phi_fu_22633_p32 <= hw_sin_val_16_i_0_V_14_reg_47158;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_14_14_phi_fu_22633_p32 <= ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_14_13_reg_21798;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_14_14_phi_fu_22633_p32 <= ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_14_14_reg_22630;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_14_15_phi_fu_23470_p32_assign_proc : process(ap_enable_reg_pp0_iter8, sin_tables_low_V_15_q0, sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg, ap_block_pp0_stage0, ap_phi_mux_hw_sin_val_16_i_V_14_14_phi_fu_22633_p32, ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_14_15_reg_23466)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_14_15_phi_fu_23470_p32 <= sin_tables_low_V_15_q0;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_14_15_phi_fu_23470_p32 <= ap_phi_mux_hw_sin_val_16_i_V_14_14_phi_fu_22633_p32;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_14_15_phi_fu_23470_p32 <= ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_14_15_reg_23466;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_14_2_phi_fu_2714_p32_assign_proc : process(ap_enable_reg_pp0_iter2, sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg, hw_sin_val_16_i_0_V_2_reg_43592, ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_14_1_reg_2103, ap_block_pp0_stage0, ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_14_2_reg_2711)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_14_2_phi_fu_2714_p32 <= hw_sin_val_16_i_0_V_2_reg_43592;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_14_2_phi_fu_2714_p32 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_14_1_reg_2103;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_14_2_phi_fu_2714_p32 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_14_2_reg_2711;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_14_4_phi_fu_5834_p32_assign_proc : process(ap_enable_reg_pp0_iter3, sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg, hw_sin_val_16_i_0_V_4_reg_44494, ap_block_pp0_stage0, ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_14_3_reg_4998, ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_14_4_reg_5831)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_14_4_phi_fu_5834_p32 <= hw_sin_val_16_i_0_V_4_reg_44494;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_14_4_phi_fu_5834_p32 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_14_3_reg_4998;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_14_4_phi_fu_5834_p32 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_14_4_reg_5831;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_14_6_phi_fu_9194_p32_assign_proc : process(ap_enable_reg_pp0_iter4, sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg, hw_sin_val_16_i_0_V_6_reg_44664, ap_block_pp0_stage0, ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_14_5_reg_8358, ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_14_6_reg_9191)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_14_6_phi_fu_9194_p32 <= hw_sin_val_16_i_0_V_6_reg_44664;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_14_6_phi_fu_9194_p32 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_14_5_reg_8358;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_14_6_phi_fu_9194_p32 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_14_6_reg_9191;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_14_8_phi_fu_12554_p32_assign_proc : process(ap_enable_reg_pp0_iter5, sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg, hw_sin_val_16_i_0_V_8_reg_44834, ap_block_pp0_stage0, ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_14_7_reg_11718, ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_14_8_reg_12551)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_14_8_phi_fu_12554_p32 <= hw_sin_val_16_i_0_V_8_reg_44834;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_14_8_phi_fu_12554_p32 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_14_7_reg_11718;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_14_8_phi_fu_12554_p32 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_14_8_reg_12551;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_15_10_phi_fu_15861_p32_assign_proc : process(ap_enable_reg_pp0_iter6, sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg, hw_sin_val_16_i_0_V_10_reg_45632, ap_block_pp0_stage0, ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_15_9_reg_15026, ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_15_10_reg_15858)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_15_10_phi_fu_15861_p32 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_15_9_reg_15026;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_15_10_phi_fu_15861_p32 <= hw_sin_val_16_i_0_V_10_reg_45632;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_15_10_phi_fu_15861_p32 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_15_10_reg_15858;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_15_12_phi_fu_19221_p32_assign_proc : process(ap_enable_reg_pp0_iter7, sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg, hw_sin_val_16_i_0_V_12_reg_46440, ap_block_pp0_stage0, ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_15_11_reg_18386, ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_15_12_reg_19218)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_15_12_phi_fu_19221_p32 <= ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_15_11_reg_18386;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_15_12_phi_fu_19221_p32 <= hw_sin_val_16_i_0_V_12_reg_46440;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_15_12_phi_fu_19221_p32 <= ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_15_12_reg_19218;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_15_14_phi_fu_22581_p32_assign_proc : process(ap_enable_reg_pp0_iter8, sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg, hw_sin_val_16_i_0_V_14_reg_47158, ap_block_pp0_stage0, ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_15_13_reg_21746, ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_15_14_reg_22578)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_15_14_phi_fu_22581_p32 <= ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_15_13_reg_21746;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_15_14_phi_fu_22581_p32 <= hw_sin_val_16_i_0_V_14_reg_47158;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_15_14_phi_fu_22581_p32 <= ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_15_14_reg_22578;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_15_15_phi_fu_23414_p32_assign_proc : process(ap_enable_reg_pp0_iter8, sin_tables_low_V_15_q0, sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg, ap_block_pp0_stage0, ap_phi_mux_hw_sin_val_16_i_V_15_14_phi_fu_22581_p32, ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_15_15_reg_23410)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_15_15_phi_fu_23414_p32 <= ap_phi_mux_hw_sin_val_16_i_V_15_14_phi_fu_22581_p32;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_15_15_phi_fu_23414_p32 <= sin_tables_low_V_15_q0;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_15_15_phi_fu_23414_p32 <= ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_15_15_reg_23410;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_15_2_phi_fu_2661_p32_assign_proc : process(ap_enable_reg_pp0_iter2, sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg, hw_sin_val_16_i_0_V_2_reg_43592, ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_15_1_reg_2066, ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_15_2_reg_2658, ap_block_pp0_stage0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_15_2_phi_fu_2661_p32 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_15_1_reg_2066;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_15_2_phi_fu_2661_p32 <= hw_sin_val_16_i_0_V_2_reg_43592;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_15_2_phi_fu_2661_p32 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_15_2_reg_2658;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_15_4_phi_fu_5781_p32_assign_proc : process(ap_enable_reg_pp0_iter3, sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg, hw_sin_val_16_i_0_V_4_reg_44494, ap_block_pp0_stage0, ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_15_3_reg_4946, ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_15_4_reg_5778)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_15_4_phi_fu_5781_p32 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_15_3_reg_4946;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_15_4_phi_fu_5781_p32 <= hw_sin_val_16_i_0_V_4_reg_44494;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_15_4_phi_fu_5781_p32 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_15_4_reg_5778;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_15_6_phi_fu_9141_p32_assign_proc : process(ap_enable_reg_pp0_iter4, sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg, hw_sin_val_16_i_0_V_6_reg_44664, ap_block_pp0_stage0, ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_15_5_reg_8306, ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_15_6_reg_9138)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_15_6_phi_fu_9141_p32 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_15_5_reg_8306;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_15_6_phi_fu_9141_p32 <= hw_sin_val_16_i_0_V_6_reg_44664;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_15_6_phi_fu_9141_p32 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_15_6_reg_9138;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_15_8_phi_fu_12501_p32_assign_proc : process(ap_enable_reg_pp0_iter5, sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg, hw_sin_val_16_i_0_V_8_reg_44834, ap_block_pp0_stage0, ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_15_7_reg_11666, ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_15_8_reg_12498)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_15_8_phi_fu_12501_p32 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_15_7_reg_11666;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_15_8_phi_fu_12501_p32 <= hw_sin_val_16_i_0_V_8_reg_44834;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_15_8_phi_fu_12501_p32 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_15_8_reg_12498;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_1_10_phi_fu_16603_p32_assign_proc : process(ap_enable_reg_pp0_iter6, sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg, hw_sin_val_16_i_0_V_10_reg_45632, ap_block_pp0_stage0, ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_1_9_reg_15754, ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_1_10_reg_16600)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_1_10_phi_fu_16603_p32 <= hw_sin_val_16_i_0_V_10_reg_45632;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_1_10_phi_fu_16603_p32 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_1_9_reg_15754;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_1_10_phi_fu_16603_p32 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_1_10_reg_16600;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_1_12_phi_fu_19963_p32_assign_proc : process(ap_enable_reg_pp0_iter7, sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg, hw_sin_val_16_i_0_V_12_reg_46440, ap_block_pp0_stage0, ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_1_11_reg_19114, ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_1_12_reg_19960)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_1_12_phi_fu_19963_p32 <= hw_sin_val_16_i_0_V_12_reg_46440;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_1_12_phi_fu_19963_p32 <= ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_1_11_reg_19114;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_1_12_phi_fu_19963_p32 <= ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_1_12_reg_19960;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_1_14_phi_fu_23309_p32_assign_proc : process(ap_enable_reg_pp0_iter8, sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg, hw_sin_val_16_i_0_V_14_reg_47158, ap_block_pp0_stage0, ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_1_13_reg_22474, ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_1_14_reg_23306)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_1_14_phi_fu_23309_p32 <= hw_sin_val_16_i_0_V_14_reg_47158;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_1_14_phi_fu_23309_p32 <= ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_1_13_reg_22474;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_1_14_phi_fu_23309_p32 <= ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_1_14_reg_23306;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_1_15_phi_fu_24198_p32_assign_proc : process(ap_enable_reg_pp0_iter8, sin_tables_low_V_15_q0, sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg, ap_block_pp0_stage0, ap_phi_mux_hw_sin_val_16_i_V_1_14_phi_fu_23309_p32, ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_1_15_reg_24194)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_1_15_phi_fu_24198_p32 <= sin_tables_low_V_15_q0;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_1_15_phi_fu_24198_p32 <= ap_phi_mux_hw_sin_val_16_i_V_1_14_phi_fu_23309_p32;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_1_15_phi_fu_24198_p32 <= ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_1_15_reg_24194;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_1_2_phi_fu_3403_p32_assign_proc : process(ap_enable_reg_pp0_iter2, sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg, hw_sin_val_16_i_0_V_2_reg_43592, ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_1_1_reg_2584, ap_block_pp0_stage0, ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_1_2_reg_3400)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_1_2_phi_fu_3403_p32 <= hw_sin_val_16_i_0_V_2_reg_43592;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_1_2_phi_fu_3403_p32 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_1_1_reg_2584;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_1_2_phi_fu_3403_p32 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_1_2_reg_3400;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_1_4_phi_fu_6523_p32_assign_proc : process(ap_enable_reg_pp0_iter3, sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg, hw_sin_val_16_i_0_V_4_reg_44494, ap_block_pp0_stage0, ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_1_3_reg_5674, ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_1_4_reg_6520)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_1_4_phi_fu_6523_p32 <= hw_sin_val_16_i_0_V_4_reg_44494;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_1_4_phi_fu_6523_p32 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_1_3_reg_5674;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_1_4_phi_fu_6523_p32 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_1_4_reg_6520;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_1_6_phi_fu_9883_p32_assign_proc : process(ap_enable_reg_pp0_iter4, sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg, hw_sin_val_16_i_0_V_6_reg_44664, ap_block_pp0_stage0, ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_1_5_reg_9034, ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_1_6_reg_9880)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_1_6_phi_fu_9883_p32 <= hw_sin_val_16_i_0_V_6_reg_44664;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_1_6_phi_fu_9883_p32 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_1_5_reg_9034;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_1_6_phi_fu_9883_p32 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_1_6_reg_9880;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_1_8_phi_fu_13243_p32_assign_proc : process(ap_enable_reg_pp0_iter5, sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg, hw_sin_val_16_i_0_V_8_reg_44834, ap_block_pp0_stage0, ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_1_7_reg_12394, ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_1_8_reg_13240)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_1_8_phi_fu_13243_p32 <= hw_sin_val_16_i_0_V_8_reg_44834;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_1_8_phi_fu_13243_p32 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_1_7_reg_12394;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_1_8_phi_fu_13243_p32 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_1_8_reg_13240;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_2_10_phi_fu_16550_p32_assign_proc : process(ap_enable_reg_pp0_iter6, sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg, hw_sin_val_16_i_0_V_10_reg_45632, ap_block_pp0_stage0, ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_2_9_reg_15702, ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_2_10_reg_16547)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_2_10_phi_fu_16550_p32 <= hw_sin_val_16_i_0_V_10_reg_45632;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_2_10_phi_fu_16550_p32 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_2_9_reg_15702;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_2_10_phi_fu_16550_p32 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_2_10_reg_16547;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_2_12_phi_fu_19910_p32_assign_proc : process(ap_enable_reg_pp0_iter7, sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg, hw_sin_val_16_i_0_V_12_reg_46440, ap_block_pp0_stage0, ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_2_11_reg_19062, ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_2_12_reg_19907)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_2_12_phi_fu_19910_p32 <= hw_sin_val_16_i_0_V_12_reg_46440;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_2_12_phi_fu_19910_p32 <= ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_2_11_reg_19062;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_2_12_phi_fu_19910_p32 <= ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_2_12_reg_19907;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_2_14_phi_fu_23257_p32_assign_proc : process(ap_enable_reg_pp0_iter8, sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg, hw_sin_val_16_i_0_V_14_reg_47158, ap_block_pp0_stage0, ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_2_13_reg_22422, ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_2_14_reg_23254)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_2_14_phi_fu_23257_p32 <= hw_sin_val_16_i_0_V_14_reg_47158;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_2_14_phi_fu_23257_p32 <= ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_2_13_reg_22422;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_2_14_phi_fu_23257_p32 <= ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_2_14_reg_23254;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_2_15_phi_fu_24142_p32_assign_proc : process(ap_enable_reg_pp0_iter8, sin_tables_low_V_15_q0, sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg, ap_block_pp0_stage0, ap_phi_mux_hw_sin_val_16_i_V_2_14_phi_fu_23257_p32, ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_2_15_reg_24138)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_2_15_phi_fu_24142_p32 <= sin_tables_low_V_15_q0;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_2_15_phi_fu_24142_p32 <= ap_phi_mux_hw_sin_val_16_i_V_2_14_phi_fu_23257_p32;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_2_15_phi_fu_24142_p32 <= ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_2_15_reg_24138;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_2_2_phi_fu_3350_p32_assign_proc : process(ap_enable_reg_pp0_iter2, sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg, hw_sin_val_16_i_0_V_2_reg_43592, ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_2_1_reg_2547, ap_block_pp0_stage0, ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_2_2_reg_3347)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_2_2_phi_fu_3350_p32 <= hw_sin_val_16_i_0_V_2_reg_43592;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_2_2_phi_fu_3350_p32 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_2_1_reg_2547;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_2_2_phi_fu_3350_p32 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_2_2_reg_3347;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_2_4_phi_fu_6470_p32_assign_proc : process(ap_enable_reg_pp0_iter3, sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg, hw_sin_val_16_i_0_V_4_reg_44494, ap_block_pp0_stage0, ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_2_3_reg_5622, ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_2_4_reg_6467)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_2_4_phi_fu_6470_p32 <= hw_sin_val_16_i_0_V_4_reg_44494;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_2_4_phi_fu_6470_p32 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_2_3_reg_5622;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_2_4_phi_fu_6470_p32 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_2_4_reg_6467;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_2_6_phi_fu_9830_p32_assign_proc : process(ap_enable_reg_pp0_iter4, sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg, hw_sin_val_16_i_0_V_6_reg_44664, ap_block_pp0_stage0, ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_2_5_reg_8982, ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_2_6_reg_9827)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_2_6_phi_fu_9830_p32 <= hw_sin_val_16_i_0_V_6_reg_44664;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_2_6_phi_fu_9830_p32 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_2_5_reg_8982;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_2_6_phi_fu_9830_p32 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_2_6_reg_9827;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_2_8_phi_fu_13190_p32_assign_proc : process(ap_enable_reg_pp0_iter5, sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg, hw_sin_val_16_i_0_V_8_reg_44834, ap_block_pp0_stage0, ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_2_7_reg_12342, ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_2_8_reg_13187)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_2_8_phi_fu_13190_p32 <= hw_sin_val_16_i_0_V_8_reg_44834;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_2_8_phi_fu_13190_p32 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_2_7_reg_12342;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_2_8_phi_fu_13190_p32 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_2_8_reg_13187;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_3_10_phi_fu_16497_p32_assign_proc : process(ap_enable_reg_pp0_iter6, sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg, hw_sin_val_16_i_0_V_10_reg_45632, ap_block_pp0_stage0, ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_3_9_reg_15650, ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_3_10_reg_16494)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_3_10_phi_fu_16497_p32 <= hw_sin_val_16_i_0_V_10_reg_45632;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_3_10_phi_fu_16497_p32 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_3_9_reg_15650;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_3_10_phi_fu_16497_p32 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_3_10_reg_16494;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_3_12_phi_fu_19857_p32_assign_proc : process(ap_enable_reg_pp0_iter7, sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg, hw_sin_val_16_i_0_V_12_reg_46440, ap_block_pp0_stage0, ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_3_11_reg_19010, ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_3_12_reg_19854)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_3_12_phi_fu_19857_p32 <= hw_sin_val_16_i_0_V_12_reg_46440;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_3_12_phi_fu_19857_p32 <= ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_3_11_reg_19010;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_3_12_phi_fu_19857_p32 <= ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_3_12_reg_19854;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_3_14_phi_fu_23205_p32_assign_proc : process(ap_enable_reg_pp0_iter8, sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg, hw_sin_val_16_i_0_V_14_reg_47158, ap_block_pp0_stage0, ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_3_13_reg_22370, ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_3_14_reg_23202)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_3_14_phi_fu_23205_p32 <= hw_sin_val_16_i_0_V_14_reg_47158;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_3_14_phi_fu_23205_p32 <= ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_3_13_reg_22370;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_3_14_phi_fu_23205_p32 <= ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_3_14_reg_23202;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_3_15_phi_fu_24086_p32_assign_proc : process(ap_enable_reg_pp0_iter8, sin_tables_low_V_15_q0, sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg, ap_block_pp0_stage0, ap_phi_mux_hw_sin_val_16_i_V_3_14_phi_fu_23205_p32, ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_3_15_reg_24082)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_3_15_phi_fu_24086_p32 <= sin_tables_low_V_15_q0;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_3_15_phi_fu_24086_p32 <= ap_phi_mux_hw_sin_val_16_i_V_3_14_phi_fu_23205_p32;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_3_15_phi_fu_24086_p32 <= ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_3_15_reg_24082;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_3_2_phi_fu_3297_p32_assign_proc : process(ap_enable_reg_pp0_iter2, sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg, hw_sin_val_16_i_0_V_2_reg_43592, ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_3_1_reg_2510, ap_block_pp0_stage0, ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_3_2_reg_3294)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_3_2_phi_fu_3297_p32 <= hw_sin_val_16_i_0_V_2_reg_43592;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_3_2_phi_fu_3297_p32 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_3_1_reg_2510;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_3_2_phi_fu_3297_p32 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_3_2_reg_3294;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_3_4_phi_fu_6417_p32_assign_proc : process(ap_enable_reg_pp0_iter3, sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg, hw_sin_val_16_i_0_V_4_reg_44494, ap_block_pp0_stage0, ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_3_3_reg_5570, ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_3_4_reg_6414)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_3_4_phi_fu_6417_p32 <= hw_sin_val_16_i_0_V_4_reg_44494;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_3_4_phi_fu_6417_p32 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_3_3_reg_5570;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_3_4_phi_fu_6417_p32 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_3_4_reg_6414;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_3_6_phi_fu_9777_p32_assign_proc : process(ap_enable_reg_pp0_iter4, sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg, hw_sin_val_16_i_0_V_6_reg_44664, ap_block_pp0_stage0, ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_3_5_reg_8930, ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_3_6_reg_9774)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_3_6_phi_fu_9777_p32 <= hw_sin_val_16_i_0_V_6_reg_44664;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_3_6_phi_fu_9777_p32 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_3_5_reg_8930;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_3_6_phi_fu_9777_p32 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_3_6_reg_9774;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_3_8_phi_fu_13137_p32_assign_proc : process(ap_enable_reg_pp0_iter5, sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg, hw_sin_val_16_i_0_V_8_reg_44834, ap_block_pp0_stage0, ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_3_7_reg_12290, ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_3_8_reg_13134)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_3_8_phi_fu_13137_p32 <= hw_sin_val_16_i_0_V_8_reg_44834;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_3_8_phi_fu_13137_p32 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_3_7_reg_12290;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_3_8_phi_fu_13137_p32 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_3_8_reg_13134;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_4_10_phi_fu_16444_p32_assign_proc : process(ap_enable_reg_pp0_iter6, sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg, hw_sin_val_16_i_0_V_10_reg_45632, ap_block_pp0_stage0, ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_4_9_reg_15598, ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_4_10_reg_16441)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_4_10_phi_fu_16444_p32 <= hw_sin_val_16_i_0_V_10_reg_45632;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_4_10_phi_fu_16444_p32 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_4_9_reg_15598;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_4_10_phi_fu_16444_p32 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_4_10_reg_16441;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_4_12_phi_fu_19804_p32_assign_proc : process(ap_enable_reg_pp0_iter7, sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg, hw_sin_val_16_i_0_V_12_reg_46440, ap_block_pp0_stage0, ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_4_11_reg_18958, ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_4_12_reg_19801)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_4_12_phi_fu_19804_p32 <= hw_sin_val_16_i_0_V_12_reg_46440;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_4_12_phi_fu_19804_p32 <= ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_4_11_reg_18958;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_4_12_phi_fu_19804_p32 <= ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_4_12_reg_19801;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_4_14_phi_fu_23153_p32_assign_proc : process(ap_enable_reg_pp0_iter8, sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg, hw_sin_val_16_i_0_V_14_reg_47158, ap_block_pp0_stage0, ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_4_13_reg_22318, ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_4_14_reg_23150)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_4_14_phi_fu_23153_p32 <= hw_sin_val_16_i_0_V_14_reg_47158;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_4_14_phi_fu_23153_p32 <= ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_4_13_reg_22318;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_4_14_phi_fu_23153_p32 <= ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_4_14_reg_23150;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_4_15_phi_fu_24030_p32_assign_proc : process(ap_enable_reg_pp0_iter8, sin_tables_low_V_15_q0, sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg, ap_block_pp0_stage0, ap_phi_mux_hw_sin_val_16_i_V_4_14_phi_fu_23153_p32, ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_4_15_reg_24026)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_4_15_phi_fu_24030_p32 <= sin_tables_low_V_15_q0;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_4_15_phi_fu_24030_p32 <= ap_phi_mux_hw_sin_val_16_i_V_4_14_phi_fu_23153_p32;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_4_15_phi_fu_24030_p32 <= ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_4_15_reg_24026;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_4_2_phi_fu_3244_p32_assign_proc : process(ap_enable_reg_pp0_iter2, sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg, hw_sin_val_16_i_0_V_2_reg_43592, ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_4_1_reg_2473, ap_block_pp0_stage0, ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_4_2_reg_3241)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_4_2_phi_fu_3244_p32 <= hw_sin_val_16_i_0_V_2_reg_43592;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_4_2_phi_fu_3244_p32 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_4_1_reg_2473;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_4_2_phi_fu_3244_p32 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_4_2_reg_3241;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_4_4_phi_fu_6364_p32_assign_proc : process(ap_enable_reg_pp0_iter3, sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg, hw_sin_val_16_i_0_V_4_reg_44494, ap_block_pp0_stage0, ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_4_3_reg_5518, ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_4_4_reg_6361)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_4_4_phi_fu_6364_p32 <= hw_sin_val_16_i_0_V_4_reg_44494;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_4_4_phi_fu_6364_p32 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_4_3_reg_5518;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_4_4_phi_fu_6364_p32 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_4_4_reg_6361;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_4_6_phi_fu_9724_p32_assign_proc : process(ap_enable_reg_pp0_iter4, sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg, hw_sin_val_16_i_0_V_6_reg_44664, ap_block_pp0_stage0, ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_4_5_reg_8878, ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_4_6_reg_9721)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_4_6_phi_fu_9724_p32 <= hw_sin_val_16_i_0_V_6_reg_44664;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_4_6_phi_fu_9724_p32 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_4_5_reg_8878;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_4_6_phi_fu_9724_p32 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_4_6_reg_9721;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_4_8_phi_fu_13084_p32_assign_proc : process(ap_enable_reg_pp0_iter5, sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg, hw_sin_val_16_i_0_V_8_reg_44834, ap_block_pp0_stage0, ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_4_7_reg_12238, ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_4_8_reg_13081)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_4_8_phi_fu_13084_p32 <= hw_sin_val_16_i_0_V_8_reg_44834;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_4_8_phi_fu_13084_p32 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_4_7_reg_12238;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_4_8_phi_fu_13084_p32 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_4_8_reg_13081;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_5_10_phi_fu_16391_p32_assign_proc : process(ap_enable_reg_pp0_iter6, sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg, hw_sin_val_16_i_0_V_10_reg_45632, ap_block_pp0_stage0, ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_5_9_reg_15546, ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_5_10_reg_16388)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_5_10_phi_fu_16391_p32 <= hw_sin_val_16_i_0_V_10_reg_45632;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_5_10_phi_fu_16391_p32 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_5_9_reg_15546;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_5_10_phi_fu_16391_p32 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_5_10_reg_16388;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_5_12_phi_fu_19751_p32_assign_proc : process(ap_enable_reg_pp0_iter7, sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg, hw_sin_val_16_i_0_V_12_reg_46440, ap_block_pp0_stage0, ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_5_11_reg_18906, ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_5_12_reg_19748)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_5_12_phi_fu_19751_p32 <= hw_sin_val_16_i_0_V_12_reg_46440;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_5_12_phi_fu_19751_p32 <= ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_5_11_reg_18906;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_5_12_phi_fu_19751_p32 <= ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_5_12_reg_19748;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_5_14_phi_fu_23101_p32_assign_proc : process(ap_enable_reg_pp0_iter8, sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg, hw_sin_val_16_i_0_V_14_reg_47158, ap_block_pp0_stage0, ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_5_13_reg_22266, ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_5_14_reg_23098)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_5_14_phi_fu_23101_p32 <= hw_sin_val_16_i_0_V_14_reg_47158;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_5_14_phi_fu_23101_p32 <= ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_5_13_reg_22266;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_5_14_phi_fu_23101_p32 <= ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_5_14_reg_23098;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_5_15_phi_fu_23974_p32_assign_proc : process(ap_enable_reg_pp0_iter8, sin_tables_low_V_15_q0, sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg, ap_block_pp0_stage0, ap_phi_mux_hw_sin_val_16_i_V_5_14_phi_fu_23101_p32, ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_5_15_reg_23970)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_5_15_phi_fu_23974_p32 <= sin_tables_low_V_15_q0;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_5_15_phi_fu_23974_p32 <= ap_phi_mux_hw_sin_val_16_i_V_5_14_phi_fu_23101_p32;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_5_15_phi_fu_23974_p32 <= ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_5_15_reg_23970;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_5_2_phi_fu_3191_p32_assign_proc : process(ap_enable_reg_pp0_iter2, sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg, hw_sin_val_16_i_0_V_2_reg_43592, ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_5_1_reg_2436, ap_block_pp0_stage0, ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_5_2_reg_3188)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_5_2_phi_fu_3191_p32 <= hw_sin_val_16_i_0_V_2_reg_43592;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_5_2_phi_fu_3191_p32 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_5_1_reg_2436;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_5_2_phi_fu_3191_p32 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_5_2_reg_3188;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_5_4_phi_fu_6311_p32_assign_proc : process(ap_enable_reg_pp0_iter3, sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg, hw_sin_val_16_i_0_V_4_reg_44494, ap_block_pp0_stage0, ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_5_3_reg_5466, ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_5_4_reg_6308)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_5_4_phi_fu_6311_p32 <= hw_sin_val_16_i_0_V_4_reg_44494;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_5_4_phi_fu_6311_p32 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_5_3_reg_5466;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_5_4_phi_fu_6311_p32 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_5_4_reg_6308;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_5_6_phi_fu_9671_p32_assign_proc : process(ap_enable_reg_pp0_iter4, sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg, hw_sin_val_16_i_0_V_6_reg_44664, ap_block_pp0_stage0, ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_5_5_reg_8826, ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_5_6_reg_9668)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_5_6_phi_fu_9671_p32 <= hw_sin_val_16_i_0_V_6_reg_44664;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_5_6_phi_fu_9671_p32 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_5_5_reg_8826;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_5_6_phi_fu_9671_p32 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_5_6_reg_9668;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_5_8_phi_fu_13031_p32_assign_proc : process(ap_enable_reg_pp0_iter5, sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg, hw_sin_val_16_i_0_V_8_reg_44834, ap_block_pp0_stage0, ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_5_7_reg_12186, ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_5_8_reg_13028)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_5_8_phi_fu_13031_p32 <= hw_sin_val_16_i_0_V_8_reg_44834;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_5_8_phi_fu_13031_p32 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_5_7_reg_12186;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_5_8_phi_fu_13031_p32 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_5_8_reg_13028;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_6_10_phi_fu_16338_p32_assign_proc : process(ap_enable_reg_pp0_iter6, sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg, hw_sin_val_16_i_0_V_10_reg_45632, ap_block_pp0_stage0, ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_6_9_reg_15494, ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_6_10_reg_16335)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_6_10_phi_fu_16338_p32 <= hw_sin_val_16_i_0_V_10_reg_45632;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_6_10_phi_fu_16338_p32 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_6_9_reg_15494;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_6_10_phi_fu_16338_p32 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_6_10_reg_16335;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_6_12_phi_fu_19698_p32_assign_proc : process(ap_enable_reg_pp0_iter7, sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg, hw_sin_val_16_i_0_V_12_reg_46440, ap_block_pp0_stage0, ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_6_11_reg_18854, ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_6_12_reg_19695)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_6_12_phi_fu_19698_p32 <= hw_sin_val_16_i_0_V_12_reg_46440;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_6_12_phi_fu_19698_p32 <= ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_6_11_reg_18854;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_6_12_phi_fu_19698_p32 <= ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_6_12_reg_19695;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_6_14_phi_fu_23049_p32_assign_proc : process(ap_enable_reg_pp0_iter8, sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg, hw_sin_val_16_i_0_V_14_reg_47158, ap_block_pp0_stage0, ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_6_13_reg_22214, ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_6_14_reg_23046)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_6_14_phi_fu_23049_p32 <= hw_sin_val_16_i_0_V_14_reg_47158;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_6_14_phi_fu_23049_p32 <= ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_6_13_reg_22214;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_6_14_phi_fu_23049_p32 <= ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_6_14_reg_23046;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_6_15_phi_fu_23918_p32_assign_proc : process(ap_enable_reg_pp0_iter8, sin_tables_low_V_15_q0, sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg, ap_block_pp0_stage0, ap_phi_mux_hw_sin_val_16_i_V_6_14_phi_fu_23049_p32, ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_6_15_reg_23914)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_6_15_phi_fu_23918_p32 <= sin_tables_low_V_15_q0;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_6_15_phi_fu_23918_p32 <= ap_phi_mux_hw_sin_val_16_i_V_6_14_phi_fu_23049_p32;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_6_15_phi_fu_23918_p32 <= ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_6_15_reg_23914;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_6_2_phi_fu_3138_p32_assign_proc : process(ap_enable_reg_pp0_iter2, sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg, hw_sin_val_16_i_0_V_2_reg_43592, ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_6_1_reg_2399, ap_block_pp0_stage0, ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_6_2_reg_3135)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_6_2_phi_fu_3138_p32 <= hw_sin_val_16_i_0_V_2_reg_43592;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_6_2_phi_fu_3138_p32 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_6_1_reg_2399;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_6_2_phi_fu_3138_p32 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_6_2_reg_3135;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_6_4_phi_fu_6258_p32_assign_proc : process(ap_enable_reg_pp0_iter3, sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg, hw_sin_val_16_i_0_V_4_reg_44494, ap_block_pp0_stage0, ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_6_3_reg_5414, ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_6_4_reg_6255)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_6_4_phi_fu_6258_p32 <= hw_sin_val_16_i_0_V_4_reg_44494;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_6_4_phi_fu_6258_p32 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_6_3_reg_5414;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_6_4_phi_fu_6258_p32 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_6_4_reg_6255;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_6_6_phi_fu_9618_p32_assign_proc : process(ap_enable_reg_pp0_iter4, sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg, hw_sin_val_16_i_0_V_6_reg_44664, ap_block_pp0_stage0, ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_6_5_reg_8774, ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_6_6_reg_9615)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_6_6_phi_fu_9618_p32 <= hw_sin_val_16_i_0_V_6_reg_44664;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_6_6_phi_fu_9618_p32 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_6_5_reg_8774;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_6_6_phi_fu_9618_p32 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_6_6_reg_9615;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_6_8_phi_fu_12978_p32_assign_proc : process(ap_enable_reg_pp0_iter5, sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg, hw_sin_val_16_i_0_V_8_reg_44834, ap_block_pp0_stage0, ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_6_7_reg_12134, ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_6_8_reg_12975)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_6_8_phi_fu_12978_p32 <= hw_sin_val_16_i_0_V_8_reg_44834;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_6_8_phi_fu_12978_p32 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_6_7_reg_12134;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_6_8_phi_fu_12978_p32 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_6_8_reg_12975;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_7_10_phi_fu_16285_p32_assign_proc : process(ap_enable_reg_pp0_iter6, sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg, hw_sin_val_16_i_0_V_10_reg_45632, ap_block_pp0_stage0, ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_7_9_reg_15442, ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_7_10_reg_16282)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_7_10_phi_fu_16285_p32 <= hw_sin_val_16_i_0_V_10_reg_45632;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_7_10_phi_fu_16285_p32 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_7_9_reg_15442;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_7_10_phi_fu_16285_p32 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_7_10_reg_16282;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_7_12_phi_fu_19645_p32_assign_proc : process(ap_enable_reg_pp0_iter7, sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg, hw_sin_val_16_i_0_V_12_reg_46440, ap_block_pp0_stage0, ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_7_11_reg_18802, ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_7_12_reg_19642)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_7_12_phi_fu_19645_p32 <= hw_sin_val_16_i_0_V_12_reg_46440;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_7_12_phi_fu_19645_p32 <= ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_7_11_reg_18802;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_7_12_phi_fu_19645_p32 <= ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_7_12_reg_19642;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_7_14_phi_fu_22997_p32_assign_proc : process(ap_enable_reg_pp0_iter8, sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg, hw_sin_val_16_i_0_V_14_reg_47158, ap_block_pp0_stage0, ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_7_13_reg_22162, ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_7_14_reg_22994)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_7_14_phi_fu_22997_p32 <= hw_sin_val_16_i_0_V_14_reg_47158;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_7_14_phi_fu_22997_p32 <= ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_7_13_reg_22162;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_7_14_phi_fu_22997_p32 <= ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_7_14_reg_22994;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_7_15_phi_fu_23862_p32_assign_proc : process(ap_enable_reg_pp0_iter8, sin_tables_low_V_15_q0, sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg, ap_block_pp0_stage0, ap_phi_mux_hw_sin_val_16_i_V_7_14_phi_fu_22997_p32, ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_7_15_reg_23858)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_7_15_phi_fu_23862_p32 <= sin_tables_low_V_15_q0;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_7_15_phi_fu_23862_p32 <= ap_phi_mux_hw_sin_val_16_i_V_7_14_phi_fu_22997_p32;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_7_15_phi_fu_23862_p32 <= ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_7_15_reg_23858;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_7_2_phi_fu_3085_p32_assign_proc : process(ap_enable_reg_pp0_iter2, sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg, hw_sin_val_16_i_0_V_2_reg_43592, ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_7_1_reg_2362, ap_block_pp0_stage0, ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_7_2_reg_3082)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_7_2_phi_fu_3085_p32 <= hw_sin_val_16_i_0_V_2_reg_43592;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_7_2_phi_fu_3085_p32 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_7_1_reg_2362;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_7_2_phi_fu_3085_p32 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_7_2_reg_3082;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_7_4_phi_fu_6205_p32_assign_proc : process(ap_enable_reg_pp0_iter3, sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg, hw_sin_val_16_i_0_V_4_reg_44494, ap_block_pp0_stage0, ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_7_3_reg_5362, ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_7_4_reg_6202)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_7_4_phi_fu_6205_p32 <= hw_sin_val_16_i_0_V_4_reg_44494;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_7_4_phi_fu_6205_p32 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_7_3_reg_5362;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_7_4_phi_fu_6205_p32 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_7_4_reg_6202;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_7_6_phi_fu_9565_p32_assign_proc : process(ap_enable_reg_pp0_iter4, sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg, hw_sin_val_16_i_0_V_6_reg_44664, ap_block_pp0_stage0, ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_7_5_reg_8722, ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_7_6_reg_9562)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_7_6_phi_fu_9565_p32 <= hw_sin_val_16_i_0_V_6_reg_44664;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_7_6_phi_fu_9565_p32 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_7_5_reg_8722;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_7_6_phi_fu_9565_p32 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_7_6_reg_9562;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_7_8_phi_fu_12925_p32_assign_proc : process(ap_enable_reg_pp0_iter5, sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg, hw_sin_val_16_i_0_V_8_reg_44834, ap_block_pp0_stage0, ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_7_7_reg_12082, ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_7_8_reg_12922)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_7_8_phi_fu_12925_p32 <= hw_sin_val_16_i_0_V_8_reg_44834;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_7_8_phi_fu_12925_p32 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_7_7_reg_12082;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_7_8_phi_fu_12925_p32 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_7_8_reg_12922;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_8_10_phi_fu_16232_p32_assign_proc : process(ap_enable_reg_pp0_iter6, sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg, hw_sin_val_16_i_0_V_10_reg_45632, ap_block_pp0_stage0, ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_8_9_reg_15390, ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_8_10_reg_16229)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_8_10_phi_fu_16232_p32 <= hw_sin_val_16_i_0_V_10_reg_45632;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_8_10_phi_fu_16232_p32 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_8_9_reg_15390;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_8_10_phi_fu_16232_p32 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_8_10_reg_16229;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_8_12_phi_fu_19592_p32_assign_proc : process(ap_enable_reg_pp0_iter7, sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg, hw_sin_val_16_i_0_V_12_reg_46440, ap_block_pp0_stage0, ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_8_11_reg_18750, ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_8_12_reg_19589)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_8_12_phi_fu_19592_p32 <= hw_sin_val_16_i_0_V_12_reg_46440;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_8_12_phi_fu_19592_p32 <= ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_8_11_reg_18750;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_8_12_phi_fu_19592_p32 <= ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_8_12_reg_19589;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_8_14_phi_fu_22945_p32_assign_proc : process(ap_enable_reg_pp0_iter8, sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg, hw_sin_val_16_i_0_V_14_reg_47158, ap_block_pp0_stage0, ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_8_13_reg_22110, ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_8_14_reg_22942)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_8_14_phi_fu_22945_p32 <= hw_sin_val_16_i_0_V_14_reg_47158;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_8_14_phi_fu_22945_p32 <= ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_8_13_reg_22110;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_8_14_phi_fu_22945_p32 <= ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_8_14_reg_22942;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_8_15_phi_fu_23806_p32_assign_proc : process(ap_enable_reg_pp0_iter8, sin_tables_low_V_15_q0, sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg, ap_block_pp0_stage0, ap_phi_mux_hw_sin_val_16_i_V_8_14_phi_fu_22945_p32, ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_8_15_reg_23802)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_8_15_phi_fu_23806_p32 <= sin_tables_low_V_15_q0;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_8_15_phi_fu_23806_p32 <= ap_phi_mux_hw_sin_val_16_i_V_8_14_phi_fu_22945_p32;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_8_15_phi_fu_23806_p32 <= ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_8_15_reg_23802;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_8_2_phi_fu_3032_p32_assign_proc : process(ap_enable_reg_pp0_iter2, sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg, hw_sin_val_16_i_0_V_2_reg_43592, ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_8_1_reg_2325, ap_block_pp0_stage0, ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_8_2_reg_3029)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_8_2_phi_fu_3032_p32 <= hw_sin_val_16_i_0_V_2_reg_43592;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_8_2_phi_fu_3032_p32 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_8_1_reg_2325;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_8_2_phi_fu_3032_p32 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_8_2_reg_3029;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_8_4_phi_fu_6152_p32_assign_proc : process(ap_enable_reg_pp0_iter3, sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg, hw_sin_val_16_i_0_V_4_reg_44494, ap_block_pp0_stage0, ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_8_3_reg_5310, ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_8_4_reg_6149)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_8_4_phi_fu_6152_p32 <= hw_sin_val_16_i_0_V_4_reg_44494;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_8_4_phi_fu_6152_p32 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_8_3_reg_5310;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_8_4_phi_fu_6152_p32 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_8_4_reg_6149;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_8_6_phi_fu_9512_p32_assign_proc : process(ap_enable_reg_pp0_iter4, sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg, hw_sin_val_16_i_0_V_6_reg_44664, ap_block_pp0_stage0, ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_8_5_reg_8670, ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_8_6_reg_9509)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_8_6_phi_fu_9512_p32 <= hw_sin_val_16_i_0_V_6_reg_44664;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_8_6_phi_fu_9512_p32 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_8_5_reg_8670;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_8_6_phi_fu_9512_p32 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_8_6_reg_9509;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_8_8_phi_fu_12872_p32_assign_proc : process(ap_enable_reg_pp0_iter5, sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg, hw_sin_val_16_i_0_V_8_reg_44834, ap_block_pp0_stage0, ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_8_7_reg_12030, ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_8_8_reg_12869)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_8_8_phi_fu_12872_p32 <= hw_sin_val_16_i_0_V_8_reg_44834;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_8_8_phi_fu_12872_p32 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_8_7_reg_12030;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_8_8_phi_fu_12872_p32 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_8_8_reg_12869;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_9_10_phi_fu_16179_p32_assign_proc : process(ap_enable_reg_pp0_iter6, sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg, hw_sin_val_16_i_0_V_10_reg_45632, ap_block_pp0_stage0, ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_9_9_reg_15338, ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_9_10_reg_16176)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_9_10_phi_fu_16179_p32 <= hw_sin_val_16_i_0_V_10_reg_45632;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_10_V_rea_reg_43003_pp0_iter5_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_9_10_phi_fu_16179_p32 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_9_9_reg_15338;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_9_10_phi_fu_16179_p32 <= ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_9_10_reg_16176;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_9_12_phi_fu_19539_p32_assign_proc : process(ap_enable_reg_pp0_iter7, sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg, hw_sin_val_16_i_0_V_12_reg_46440, ap_block_pp0_stage0, ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_9_11_reg_18698, ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_9_12_reg_19536)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_9_12_phi_fu_19539_p32 <= hw_sin_val_16_i_0_V_12_reg_46440;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_12_V_rea_reg_42963_pp0_iter6_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_9_12_phi_fu_19539_p32 <= ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_9_11_reg_18698;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_9_12_phi_fu_19539_p32 <= ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_9_12_reg_19536;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_9_14_phi_fu_22893_p32_assign_proc : process(ap_enable_reg_pp0_iter8, sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg, hw_sin_val_16_i_0_V_14_reg_47158, ap_block_pp0_stage0, ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_9_13_reg_22058, ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_9_14_reg_22890)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_9_14_phi_fu_22893_p32 <= hw_sin_val_16_i_0_V_14_reg_47158;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_14_V_rea_reg_42923_pp0_iter7_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_9_14_phi_fu_22893_p32 <= ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_9_13_reg_22058;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_9_14_phi_fu_22893_p32 <= ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_9_14_reg_22890;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_9_15_phi_fu_23750_p32_assign_proc : process(ap_enable_reg_pp0_iter8, sin_tables_low_V_15_q0, sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg, ap_block_pp0_stage0, ap_phi_mux_hw_sin_val_16_i_V_9_14_phi_fu_22893_p32, ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_9_15_reg_23746)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_9_15_phi_fu_23750_p32 <= sin_tables_low_V_15_q0;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_15_V_rea_reg_42903_pp0_iter7_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_9_15_phi_fu_23750_p32 <= ap_phi_mux_hw_sin_val_16_i_V_9_14_phi_fu_22893_p32;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_9_15_phi_fu_23750_p32 <= ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_9_15_reg_23746;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_9_2_phi_fu_2979_p32_assign_proc : process(ap_enable_reg_pp0_iter2, sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg, hw_sin_val_16_i_0_V_2_reg_43592, ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_9_1_reg_2288, ap_block_pp0_stage0, ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_9_2_reg_2976)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_9_2_phi_fu_2979_p32 <= hw_sin_val_16_i_0_V_2_reg_43592;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_2_V_read_reg_43163_pp0_iter1_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_9_2_phi_fu_2979_p32 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_9_1_reg_2288;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_9_2_phi_fu_2979_p32 <= ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_9_2_reg_2976;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_9_4_phi_fu_6099_p32_assign_proc : process(ap_enable_reg_pp0_iter3, sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg, hw_sin_val_16_i_0_V_4_reg_44494, ap_block_pp0_stage0, ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_9_3_reg_5258, ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_9_4_reg_6096)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_9_4_phi_fu_6099_p32 <= hw_sin_val_16_i_0_V_4_reg_44494;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_4_V_read_reg_43123_pp0_iter2_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_9_4_phi_fu_6099_p32 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_9_3_reg_5258;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_9_4_phi_fu_6099_p32 <= ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_9_4_reg_6096;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_9_6_phi_fu_9459_p32_assign_proc : process(ap_enable_reg_pp0_iter4, sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg, hw_sin_val_16_i_0_V_6_reg_44664, ap_block_pp0_stage0, ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_9_5_reg_8618, ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_9_6_reg_9456)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_9_6_phi_fu_9459_p32 <= hw_sin_val_16_i_0_V_6_reg_44664;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_6_V_read_reg_43083_pp0_iter3_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_9_6_phi_fu_9459_p32 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_9_5_reg_8618;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_9_6_phi_fu_9459_p32 <= ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_9_6_reg_9456;
        end if; 
    end process;


    ap_phi_mux_hw_sin_val_16_i_V_9_8_phi_fu_12819_p32_assign_proc : process(ap_enable_reg_pp0_iter5, sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg, hw_sin_val_16_i_0_V_8_reg_44834, ap_block_pp0_stage0, ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_9_7_reg_11978, ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_9_8_reg_12816)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_phi_mux_hw_sin_val_16_i_V_9_8_phi_fu_12819_p32 <= hw_sin_val_16_i_0_V_8_reg_44834;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (sin_rom_sel_8_V_read_reg_43043_pp0_iter4_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
            ap_phi_mux_hw_sin_val_16_i_V_9_8_phi_fu_12819_p32 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_9_7_reg_11978;
        else 
            ap_phi_mux_hw_sin_val_16_i_V_9_8_phi_fu_12819_p32 <= ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_9_8_reg_12816;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_0_11_reg_20846 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_0_13_reg_25086 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_0_1_reg_4061 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_0_3_reg_7406 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_0_5_reg_10766 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_0_7_reg_14126 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_0_9_reg_17486 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_10_11_reg_20326 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_10_13_reg_24566 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_10_1_reg_3691 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_10_3_reg_6886 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_10_5_reg_10246 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_10_7_reg_13606 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_10_9_reg_16966 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_11_11_reg_20274 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_11_13_reg_24514 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_11_1_reg_3654 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_11_3_reg_6834 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_11_5_reg_10194 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_11_7_reg_13554 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_11_9_reg_16914 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_12_11_reg_20222 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_12_13_reg_24462 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_12_1_reg_3617 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_12_3_reg_6782 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_12_5_reg_10142 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_12_7_reg_13502 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_12_9_reg_16862 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_13_11_reg_20170 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_13_13_reg_24410 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_13_1_reg_3580 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_13_3_reg_6730 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_13_5_reg_10090 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_13_7_reg_13450 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_13_9_reg_16810 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_14_11_reg_20118 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_14_13_reg_24358 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_14_1_reg_3543 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_14_3_reg_6678 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_14_5_reg_10038 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_14_7_reg_13398 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_14_9_reg_16758 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_15_11_reg_20066 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_15_13_reg_24306 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_15_1_reg_3506 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_15_3_reg_6626 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_15_5_reg_9986 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_15_7_reg_13346 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_15_9_reg_16706 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_1_11_reg_20794 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_1_13_reg_25034 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_1_1_reg_4024 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_1_3_reg_7354 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_1_5_reg_10714 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_1_7_reg_14074 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_1_9_reg_17434 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_2_11_reg_20742 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_2_13_reg_24982 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_2_1_reg_3987 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_2_3_reg_7302 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_2_5_reg_10662 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_2_7_reg_14022 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_2_9_reg_17382 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_3_11_reg_20690 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_3_13_reg_24930 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_3_1_reg_3950 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_3_3_reg_7250 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_3_5_reg_10610 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_3_7_reg_13970 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_3_9_reg_17330 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_4_11_reg_20638 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_4_13_reg_24878 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_4_1_reg_3913 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_4_3_reg_7198 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_4_5_reg_10558 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_4_7_reg_13918 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_4_9_reg_17278 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_5_11_reg_20586 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_5_13_reg_24826 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_5_1_reg_3876 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_5_3_reg_7146 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_5_5_reg_10506 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_5_7_reg_13866 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_5_9_reg_17226 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_6_11_reg_20534 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_6_13_reg_24774 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_6_1_reg_3839 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_6_3_reg_7094 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_6_5_reg_10454 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_6_7_reg_13814 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_6_9_reg_17174 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_7_11_reg_20482 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_7_13_reg_24722 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_7_1_reg_3802 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_7_3_reg_7042 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_7_5_reg_10402 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_7_7_reg_13762 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_7_9_reg_17122 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_8_11_reg_20430 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_8_13_reg_24670 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_8_1_reg_3765 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_8_3_reg_6990 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_8_5_reg_10350 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_8_7_reg_13710 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_8_9_reg_17070 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_9_11_reg_20378 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_9_13_reg_24618 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_9_1_reg_3728 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_9_3_reg_6938 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_9_5_reg_10298 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_9_7_reg_13658 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_cos_val_16_i_V_9_9_reg_17018 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_0_11_reg_19166 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_0_13_reg_22526 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_0_1_reg_2621 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_0_3_reg_5726 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_0_5_reg_9086 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_0_7_reg_12446 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_0_9_reg_15806 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_10_11_reg_18646 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_10_13_reg_22006 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_10_1_reg_2251 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_10_3_reg_5206 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_10_5_reg_8566 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_10_7_reg_11926 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_10_9_reg_15286 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_11_11_reg_18594 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_11_13_reg_21954 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_11_1_reg_2214 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_11_3_reg_5154 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_11_5_reg_8514 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_11_7_reg_11874 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_11_9_reg_15234 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_12_11_reg_18542 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_12_13_reg_21902 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_12_1_reg_2177 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_12_3_reg_5102 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_12_5_reg_8462 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_12_7_reg_11822 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_12_9_reg_15182 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_13_11_reg_18490 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_13_13_reg_21850 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_13_1_reg_2140 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_13_3_reg_5050 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_13_5_reg_8410 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_13_7_reg_11770 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_13_9_reg_15130 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_14_11_reg_18438 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_14_13_reg_21798 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_14_1_reg_2103 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_14_3_reg_4998 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_14_5_reg_8358 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_14_7_reg_11718 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_14_9_reg_15078 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_15_11_reg_18386 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_15_13_reg_21746 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_15_1_reg_2066 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_15_3_reg_4946 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_15_5_reg_8306 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_15_7_reg_11666 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_15_9_reg_15026 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_1_11_reg_19114 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_1_13_reg_22474 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_1_1_reg_2584 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_1_3_reg_5674 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_1_5_reg_9034 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_1_7_reg_12394 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_1_9_reg_15754 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_2_11_reg_19062 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_2_13_reg_22422 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_2_1_reg_2547 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_2_3_reg_5622 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_2_5_reg_8982 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_2_7_reg_12342 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_2_9_reg_15702 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_3_11_reg_19010 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_3_13_reg_22370 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_3_1_reg_2510 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_3_3_reg_5570 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_3_5_reg_8930 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_3_7_reg_12290 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_3_9_reg_15650 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_4_11_reg_18958 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_4_13_reg_22318 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_4_1_reg_2473 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_4_3_reg_5518 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_4_5_reg_8878 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_4_7_reg_12238 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_4_9_reg_15598 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_5_11_reg_18906 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_5_13_reg_22266 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_5_1_reg_2436 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_5_3_reg_5466 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_5_5_reg_8826 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_5_7_reg_12186 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_5_9_reg_15546 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_6_11_reg_18854 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_6_13_reg_22214 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_6_1_reg_2399 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_6_3_reg_5414 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_6_5_reg_8774 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_6_7_reg_12134 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_6_9_reg_15494 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_7_11_reg_18802 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_7_13_reg_22162 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_7_1_reg_2362 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_7_3_reg_5362 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_7_5_reg_8722 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_7_7_reg_12082 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_7_9_reg_15442 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_8_11_reg_18750 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_8_13_reg_22110 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_8_1_reg_2325 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_8_3_reg_5310 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_8_5_reg_8670 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_8_7_reg_12030 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_8_9_reg_15390 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_9_11_reg_18698 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_9_13_reg_22058 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_9_1_reg_2288 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_9_3_reg_5258 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_9_5_reg_8618 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_9_7_reg_11978 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hw_sin_val_16_i_V_9_9_reg_15338 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_0_2_reg_4893 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_10_2_reg_4363 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_11_2_reg_4310 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_12_2_reg_4257 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_13_2_reg_4204 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_14_2_reg_4151 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_15_2_reg_4098 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_1_2_reg_4840 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_2_2_reg_4787 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_3_2_reg_4734 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_4_2_reg_4681 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_5_2_reg_4628 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_6_2_reg_4575 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_7_2_reg_4522 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_8_2_reg_4469 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_hw_cos_val_16_i_V_9_2_reg_4416 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_0_2_reg_3453 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_10_2_reg_2923 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_11_2_reg_2870 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_12_2_reg_2817 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_13_2_reg_2764 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_14_2_reg_2711 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_15_2_reg_2658 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_1_2_reg_3400 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_2_2_reg_3347 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_3_2_reg_3294 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_4_2_reg_3241 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_5_2_reg_3188 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_6_2_reg_3135 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_7_2_reg_3082 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_8_2_reg_3029 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_hw_sin_val_16_i_V_9_2_reg_2976 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_0_4_reg_8253 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_10_4_reg_7723 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_11_4_reg_7670 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_12_4_reg_7617 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_13_4_reg_7564 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_14_4_reg_7511 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_15_4_reg_7458 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_1_4_reg_8200 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_2_4_reg_8147 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_3_4_reg_8094 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_4_4_reg_8041 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_5_4_reg_7988 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_6_4_reg_7935 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_7_4_reg_7882 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_8_4_reg_7829 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter3_hw_cos_val_16_i_V_9_4_reg_7776 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_0_4_reg_6573 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_10_4_reg_6043 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_11_4_reg_5990 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_12_4_reg_5937 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_13_4_reg_5884 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_14_4_reg_5831 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_15_4_reg_5778 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_1_4_reg_6520 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_2_4_reg_6467 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_3_4_reg_6414 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_4_4_reg_6361 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_5_4_reg_6308 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_6_4_reg_6255 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_7_4_reg_6202 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_8_4_reg_6149 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter3_hw_sin_val_16_i_V_9_4_reg_6096 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_0_6_reg_11613 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_10_6_reg_11083 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_11_6_reg_11030 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_12_6_reg_10977 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_13_6_reg_10924 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_14_6_reg_10871 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_15_6_reg_10818 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_1_6_reg_11560 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_2_6_reg_11507 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_3_6_reg_11454 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_4_6_reg_11401 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_5_6_reg_11348 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_6_6_reg_11295 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_7_6_reg_11242 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_8_6_reg_11189 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_hw_cos_val_16_i_V_9_6_reg_11136 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_0_6_reg_9933 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_10_6_reg_9403 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_11_6_reg_9350 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_12_6_reg_9297 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_13_6_reg_9244 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_14_6_reg_9191 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_15_6_reg_9138 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_1_6_reg_9880 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_2_6_reg_9827 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_3_6_reg_9774 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_4_6_reg_9721 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_5_6_reg_9668 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_6_6_reg_9615 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_7_6_reg_9562 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_8_6_reg_9509 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_hw_sin_val_16_i_V_9_6_reg_9456 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_0_8_reg_14973 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_10_8_reg_14443 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_11_8_reg_14390 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_12_8_reg_14337 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_13_8_reg_14284 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_14_8_reg_14231 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_15_8_reg_14178 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_1_8_reg_14920 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_2_8_reg_14867 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_3_8_reg_14814 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_4_8_reg_14761 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_5_8_reg_14708 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_6_8_reg_14655 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_7_8_reg_14602 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_8_8_reg_14549 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter5_hw_cos_val_16_i_V_9_8_reg_14496 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_0_8_reg_13293 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_10_8_reg_12763 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_11_8_reg_12710 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_12_8_reg_12657 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_13_8_reg_12604 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_14_8_reg_12551 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_15_8_reg_12498 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_1_8_reg_13240 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_2_8_reg_13187 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_3_8_reg_13134 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_4_8_reg_13081 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_5_8_reg_13028 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_6_8_reg_12975 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_7_8_reg_12922 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_8_8_reg_12869 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter5_hw_sin_val_16_i_V_9_8_reg_12816 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_0_10_reg_18333 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_10_10_reg_17803 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_11_10_reg_17750 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_12_10_reg_17697 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_13_10_reg_17644 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_14_10_reg_17591 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_15_10_reg_17538 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_1_10_reg_18280 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_2_10_reg_18227 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_3_10_reg_18174 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_4_10_reg_18121 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_5_10_reg_18068 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_6_10_reg_18015 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_7_10_reg_17962 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_8_10_reg_17909 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter6_hw_cos_val_16_i_V_9_10_reg_17856 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_0_10_reg_16653 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_10_10_reg_16123 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_11_10_reg_16070 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_12_10_reg_16017 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_13_10_reg_15964 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_14_10_reg_15911 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_15_10_reg_15858 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_1_10_reg_16600 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_2_10_reg_16547 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_3_10_reg_16494 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_4_10_reg_16441 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_5_10_reg_16388 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_6_10_reg_16335 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_7_10_reg_16282 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_8_10_reg_16229 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter6_hw_sin_val_16_i_V_9_10_reg_16176 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_0_12_reg_21693 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_10_12_reg_21163 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_11_12_reg_21110 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_12_12_reg_21057 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_13_12_reg_21004 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_14_12_reg_20951 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_15_12_reg_20898 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_1_12_reg_21640 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_2_12_reg_21587 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_3_12_reg_21534 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_4_12_reg_21481 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_5_12_reg_21428 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_6_12_reg_21375 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_7_12_reg_21322 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_8_12_reg_21269 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter7_hw_cos_val_16_i_V_9_12_reg_21216 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_0_12_reg_20013 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_10_12_reg_19483 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_11_12_reg_19430 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_12_12_reg_19377 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_13_12_reg_19324 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_14_12_reg_19271 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_15_12_reg_19218 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_1_12_reg_19960 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_2_12_reg_19907 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_3_12_reg_19854 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_4_12_reg_19801 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_5_12_reg_19748 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_6_12_reg_19695 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_7_12_reg_19642 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_8_12_reg_19589 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter7_hw_sin_val_16_i_V_9_12_reg_19536 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_0_14_reg_25918 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_0_15_reg_26810 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_10_14_reg_25398 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_10_15_reg_26250 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_11_14_reg_25346 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_11_15_reg_26194 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_12_14_reg_25294 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_12_15_reg_26138 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_13_14_reg_25242 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_13_15_reg_26082 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_14_14_reg_25190 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_14_15_reg_26026 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_15_14_reg_25138 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_15_15_reg_25970 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_1_14_reg_25866 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_1_15_reg_26754 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_2_14_reg_25814 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_2_15_reg_26698 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_3_14_reg_25762 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_3_15_reg_26642 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_4_14_reg_25710 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_4_15_reg_26586 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_5_14_reg_25658 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_5_15_reg_26530 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_6_14_reg_25606 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_6_15_reg_26474 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_7_14_reg_25554 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_7_15_reg_26418 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_8_14_reg_25502 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_8_15_reg_26362 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_9_14_reg_25450 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter8_hw_cos_val_16_i_V_9_15_reg_26306 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_0_14_reg_23358 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_0_15_reg_24250 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_10_14_reg_22838 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_10_15_reg_23690 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_11_14_reg_22786 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_11_15_reg_23634 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_12_14_reg_22734 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_12_15_reg_23578 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_13_14_reg_22682 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_13_15_reg_23522 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_14_14_reg_22630 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_14_15_reg_23466 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_15_14_reg_22578 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_15_15_reg_23410 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_1_14_reg_23306 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_1_15_reg_24194 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_2_14_reg_23254 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_2_15_reg_24138 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_3_14_reg_23202 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_3_15_reg_24082 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_4_14_reg_23150 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_4_15_reg_24026 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_5_14_reg_23098 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_5_15_reg_23970 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_6_14_reg_23046 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_6_15_reg_23914 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_7_14_reg_22994 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_7_15_reg_23858 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_8_14_reg_22942 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_8_15_reg_23802 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_9_14_reg_22890 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter8_hw_sin_val_16_i_V_9_15_reg_23746 <= "XXXXXXXXXXXXXXXX";

    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to8)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to8 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    cos_tables_high_V_0_address0 <= zext_ln544_16_fu_26884_p1(10 - 1 downto 0);
    cos_tables_high_V_0_address1 <= zext_ln544_17_fu_26890_p1(10 - 1 downto 0);

    cos_tables_high_V_0_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            cos_tables_high_V_0_ce0 <= ap_const_logic_1;
        else 
            cos_tables_high_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cos_tables_high_V_0_ce1_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            cos_tables_high_V_0_ce1 <= ap_const_logic_1;
        else 
            cos_tables_high_V_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    cos_tables_high_V_1_address0 <= zext_ln544_18_fu_26896_p1(10 - 1 downto 0);
    cos_tables_high_V_1_address1 <= zext_ln544_19_fu_26930_p1(10 - 1 downto 0);

    cos_tables_high_V_1_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            cos_tables_high_V_1_ce0 <= ap_const_logic_1;
        else 
            cos_tables_high_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cos_tables_high_V_1_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            cos_tables_high_V_1_ce1 <= ap_const_logic_1;
        else 
            cos_tables_high_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    cos_tables_high_V_2_address0 <= zext_ln544_20_fu_26935_p1(10 - 1 downto 0);
    cos_tables_high_V_2_address1 <= zext_ln544_21_fu_26982_p1(10 - 1 downto 0);

    cos_tables_high_V_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            cos_tables_high_V_2_ce0 <= ap_const_logic_1;
        else 
            cos_tables_high_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cos_tables_high_V_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            cos_tables_high_V_2_ce1 <= ap_const_logic_1;
        else 
            cos_tables_high_V_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    cos_tables_high_V_3_address0 <= zext_ln544_22_fu_26987_p1(10 - 1 downto 0);
    cos_tables_high_V_3_address1 <= zext_ln544_23_fu_27030_p1(10 - 1 downto 0);

    cos_tables_high_V_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            cos_tables_high_V_3_ce0 <= ap_const_logic_1;
        else 
            cos_tables_high_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cos_tables_high_V_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            cos_tables_high_V_3_ce1 <= ap_const_logic_1;
        else 
            cos_tables_high_V_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    cos_tables_high_V_4_address0 <= zext_ln544_24_fu_27035_p1(10 - 1 downto 0);
    cos_tables_high_V_4_address1 <= zext_ln544_25_fu_29185_p1(10 - 1 downto 0);

    cos_tables_high_V_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            cos_tables_high_V_4_ce0 <= ap_const_logic_1;
        else 
            cos_tables_high_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cos_tables_high_V_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            cos_tables_high_V_4_ce1 <= ap_const_logic_1;
        else 
            cos_tables_high_V_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    cos_tables_high_V_5_address0 <= zext_ln544_26_fu_29190_p1(10 - 1 downto 0);
    cos_tables_high_V_5_address1 <= zext_ln544_27_fu_29195_p1(10 - 1 downto 0);

    cos_tables_high_V_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            cos_tables_high_V_5_ce0 <= ap_const_logic_1;
        else 
            cos_tables_high_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cos_tables_high_V_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            cos_tables_high_V_5_ce1 <= ap_const_logic_1;
        else 
            cos_tables_high_V_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    cos_tables_high_V_6_address0 <= zext_ln544_28_fu_33452_p1(10 - 1 downto 0);
    cos_tables_high_V_6_address1 <= zext_ln544_29_fu_33457_p1(10 - 1 downto 0);

    cos_tables_high_V_6_ce0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            cos_tables_high_V_6_ce0 <= ap_const_logic_1;
        else 
            cos_tables_high_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cos_tables_high_V_6_ce1_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            cos_tables_high_V_6_ce1 <= ap_const_logic_1;
        else 
            cos_tables_high_V_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    cos_tables_high_V_7_address0 <= zext_ln544_30_fu_37725_p1(10 - 1 downto 0);
    cos_tables_high_V_7_address1 <= zext_ln544_31_fu_40818_p1(10 - 1 downto 0);

    cos_tables_high_V_7_ce0_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            cos_tables_high_V_7_ce0 <= ap_const_logic_1;
        else 
            cos_tables_high_V_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cos_tables_high_V_7_ce1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            cos_tables_high_V_7_ce1 <= ap_const_logic_1;
        else 
            cos_tables_high_V_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    cos_tables_low_V_0_address0 <= zext_ln544_16_fu_26884_p1(10 - 1 downto 0);

    cos_tables_low_V_0_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            cos_tables_low_V_0_ce0 <= ap_const_logic_1;
        else 
            cos_tables_low_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cos_tables_low_V_10_address0 <= zext_ln544_26_fu_29190_p1(10 - 1 downto 0);

    cos_tables_low_V_10_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            cos_tables_low_V_10_ce0 <= ap_const_logic_1;
        else 
            cos_tables_low_V_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cos_tables_low_V_11_address0 <= zext_ln544_27_fu_29195_p1(10 - 1 downto 0);

    cos_tables_low_V_11_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            cos_tables_low_V_11_ce0 <= ap_const_logic_1;
        else 
            cos_tables_low_V_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cos_tables_low_V_12_address0 <= zext_ln544_28_fu_33452_p1(10 - 1 downto 0);

    cos_tables_low_V_12_ce0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            cos_tables_low_V_12_ce0 <= ap_const_logic_1;
        else 
            cos_tables_low_V_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cos_tables_low_V_13_address0 <= zext_ln544_29_fu_33457_p1(10 - 1 downto 0);

    cos_tables_low_V_13_ce0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            cos_tables_low_V_13_ce0 <= ap_const_logic_1;
        else 
            cos_tables_low_V_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cos_tables_low_V_14_address0 <= zext_ln544_30_fu_37725_p1(10 - 1 downto 0);

    cos_tables_low_V_14_ce0_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            cos_tables_low_V_14_ce0 <= ap_const_logic_1;
        else 
            cos_tables_low_V_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cos_tables_low_V_15_address0 <= zext_ln544_31_fu_40818_p1(10 - 1 downto 0);

    cos_tables_low_V_15_ce0_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            cos_tables_low_V_15_ce0 <= ap_const_logic_1;
        else 
            cos_tables_low_V_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cos_tables_low_V_1_address0 <= zext_ln544_17_fu_26890_p1(10 - 1 downto 0);

    cos_tables_low_V_1_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            cos_tables_low_V_1_ce0 <= ap_const_logic_1;
        else 
            cos_tables_low_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cos_tables_low_V_2_address0 <= zext_ln544_18_fu_26896_p1(10 - 1 downto 0);

    cos_tables_low_V_2_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            cos_tables_low_V_2_ce0 <= ap_const_logic_1;
        else 
            cos_tables_low_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cos_tables_low_V_3_address0 <= zext_ln544_19_fu_26930_p1(10 - 1 downto 0);

    cos_tables_low_V_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            cos_tables_low_V_3_ce0 <= ap_const_logic_1;
        else 
            cos_tables_low_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cos_tables_low_V_4_address0 <= zext_ln544_20_fu_26935_p1(10 - 1 downto 0);

    cos_tables_low_V_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            cos_tables_low_V_4_ce0 <= ap_const_logic_1;
        else 
            cos_tables_low_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cos_tables_low_V_5_address0 <= zext_ln544_21_fu_26982_p1(10 - 1 downto 0);

    cos_tables_low_V_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            cos_tables_low_V_5_ce0 <= ap_const_logic_1;
        else 
            cos_tables_low_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cos_tables_low_V_6_address0 <= zext_ln544_22_fu_26987_p1(10 - 1 downto 0);

    cos_tables_low_V_6_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            cos_tables_low_V_6_ce0 <= ap_const_logic_1;
        else 
            cos_tables_low_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cos_tables_low_V_7_address0 <= zext_ln544_23_fu_27030_p1(10 - 1 downto 0);

    cos_tables_low_V_7_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            cos_tables_low_V_7_ce0 <= ap_const_logic_1;
        else 
            cos_tables_low_V_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cos_tables_low_V_8_address0 <= zext_ln544_24_fu_27035_p1(10 - 1 downto 0);

    cos_tables_low_V_8_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            cos_tables_low_V_8_ce0 <= ap_const_logic_1;
        else 
            cos_tables_low_V_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cos_tables_low_V_9_address0 <= zext_ln544_25_fu_29185_p1(10 - 1 downto 0);

    cos_tables_low_V_9_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            cos_tables_low_V_9_ce0 <= ap_const_logic_1;
        else 
            cos_tables_low_V_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    hw_cos_val_16_0_V <= hw_cos_val_16_0_V_1_data_reg;

    hw_cos_val_16_0_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            hw_cos_val_16_0_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_cos_val_16_0_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_cos_val_16_0_V_ap_vld <= hw_cos_val_16_0_V_1_vld_reg;
    hw_cos_val_16_10_V <= hw_cos_val_16_10_V_1_data_reg;

    hw_cos_val_16_10_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            hw_cos_val_16_10_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_cos_val_16_10_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_cos_val_16_10_V_ap_vld <= hw_cos_val_16_10_V_1_vld_reg;
    hw_cos_val_16_11_V <= hw_cos_val_16_11_V_1_data_reg;

    hw_cos_val_16_11_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            hw_cos_val_16_11_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_cos_val_16_11_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_cos_val_16_11_V_ap_vld <= hw_cos_val_16_11_V_1_vld_reg;
    hw_cos_val_16_12_V <= hw_cos_val_16_12_V_1_data_reg;

    hw_cos_val_16_12_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            hw_cos_val_16_12_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_cos_val_16_12_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_cos_val_16_12_V_ap_vld <= hw_cos_val_16_12_V_1_vld_reg;
    hw_cos_val_16_13_V <= hw_cos_val_16_13_V_1_data_reg;

    hw_cos_val_16_13_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            hw_cos_val_16_13_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_cos_val_16_13_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_cos_val_16_13_V_ap_vld <= hw_cos_val_16_13_V_1_vld_reg;
    hw_cos_val_16_14_V <= hw_cos_val_16_14_V_1_data_reg;

    hw_cos_val_16_14_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            hw_cos_val_16_14_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_cos_val_16_14_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_cos_val_16_14_V_ap_vld <= hw_cos_val_16_14_V_1_vld_reg;
    hw_cos_val_16_15_V <= hw_cos_val_16_15_V_1_data_reg;

    hw_cos_val_16_15_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            hw_cos_val_16_15_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_cos_val_16_15_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_cos_val_16_15_V_ap_vld <= hw_cos_val_16_15_V_1_vld_reg;
    hw_cos_val_16_1_V <= hw_cos_val_16_1_V_1_data_reg;

    hw_cos_val_16_1_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            hw_cos_val_16_1_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_cos_val_16_1_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_cos_val_16_1_V_ap_vld <= hw_cos_val_16_1_V_1_vld_reg;
    hw_cos_val_16_2_V <= hw_cos_val_16_2_V_1_data_reg;

    hw_cos_val_16_2_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            hw_cos_val_16_2_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_cos_val_16_2_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_cos_val_16_2_V_ap_vld <= hw_cos_val_16_2_V_1_vld_reg;
    hw_cos_val_16_3_V <= hw_cos_val_16_3_V_1_data_reg;

    hw_cos_val_16_3_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            hw_cos_val_16_3_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_cos_val_16_3_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_cos_val_16_3_V_ap_vld <= hw_cos_val_16_3_V_1_vld_reg;
    hw_cos_val_16_4_V <= hw_cos_val_16_4_V_1_data_reg;

    hw_cos_val_16_4_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            hw_cos_val_16_4_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_cos_val_16_4_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_cos_val_16_4_V_ap_vld <= hw_cos_val_16_4_V_1_vld_reg;
    hw_cos_val_16_5_V <= hw_cos_val_16_5_V_1_data_reg;

    hw_cos_val_16_5_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            hw_cos_val_16_5_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_cos_val_16_5_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_cos_val_16_5_V_ap_vld <= hw_cos_val_16_5_V_1_vld_reg;
    hw_cos_val_16_6_V <= hw_cos_val_16_6_V_1_data_reg;

    hw_cos_val_16_6_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            hw_cos_val_16_6_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_cos_val_16_6_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_cos_val_16_6_V_ap_vld <= hw_cos_val_16_6_V_1_vld_reg;
    hw_cos_val_16_7_V <= hw_cos_val_16_7_V_1_data_reg;

    hw_cos_val_16_7_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            hw_cos_val_16_7_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_cos_val_16_7_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_cos_val_16_7_V_ap_vld <= hw_cos_val_16_7_V_1_vld_reg;
    hw_cos_val_16_8_V <= hw_cos_val_16_8_V_1_data_reg;

    hw_cos_val_16_8_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            hw_cos_val_16_8_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_cos_val_16_8_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_cos_val_16_8_V_ap_vld <= hw_cos_val_16_8_V_1_vld_reg;
    hw_cos_val_16_9_V <= hw_cos_val_16_9_V_1_data_reg;

    hw_cos_val_16_9_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            hw_cos_val_16_9_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_cos_val_16_9_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_cos_val_16_9_V_ap_vld <= hw_cos_val_16_9_V_1_vld_reg;
    hw_cos_val_8_0_V <= hw_cos_val_8_0_V_1_data_reg;

    hw_cos_val_8_0_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            hw_cos_val_8_0_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_cos_val_8_0_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_cos_val_8_0_V_ap_vld <= hw_cos_val_8_0_V_1_vld_reg;
    hw_cos_val_8_10_V <= hw_cos_val_8_10_V_1_data_reg;

    hw_cos_val_8_10_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            hw_cos_val_8_10_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_cos_val_8_10_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_cos_val_8_10_V_ap_vld <= hw_cos_val_8_10_V_1_vld_reg;
    hw_cos_val_8_11_V <= hw_cos_val_8_11_V_1_data_reg;

    hw_cos_val_8_11_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            hw_cos_val_8_11_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_cos_val_8_11_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_cos_val_8_11_V_ap_vld <= hw_cos_val_8_11_V_1_vld_reg;
    hw_cos_val_8_12_V <= hw_cos_val_8_12_V_1_data_reg;

    hw_cos_val_8_12_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            hw_cos_val_8_12_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_cos_val_8_12_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_cos_val_8_12_V_ap_vld <= hw_cos_val_8_12_V_1_vld_reg;
    hw_cos_val_8_13_V <= hw_cos_val_8_13_V_1_data_reg;

    hw_cos_val_8_13_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            hw_cos_val_8_13_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_cos_val_8_13_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_cos_val_8_13_V_ap_vld <= hw_cos_val_8_13_V_1_vld_reg;
    hw_cos_val_8_14_V <= hw_cos_val_8_14_V_1_data_reg;

    hw_cos_val_8_14_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            hw_cos_val_8_14_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_cos_val_8_14_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_cos_val_8_14_V_ap_vld <= hw_cos_val_8_14_V_1_vld_reg;
    hw_cos_val_8_15_V <= hw_cos_val_8_15_V_1_data_reg;

    hw_cos_val_8_15_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            hw_cos_val_8_15_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_cos_val_8_15_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_cos_val_8_15_V_ap_vld <= hw_cos_val_8_15_V_1_vld_reg;
    hw_cos_val_8_1_V <= hw_cos_val_8_1_V_1_data_reg;

    hw_cos_val_8_1_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            hw_cos_val_8_1_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_cos_val_8_1_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_cos_val_8_1_V_ap_vld <= hw_cos_val_8_1_V_1_vld_reg;
    hw_cos_val_8_2_V <= hw_cos_val_8_2_V_1_data_reg;

    hw_cos_val_8_2_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            hw_cos_val_8_2_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_cos_val_8_2_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_cos_val_8_2_V_ap_vld <= hw_cos_val_8_2_V_1_vld_reg;
    hw_cos_val_8_3_V <= hw_cos_val_8_3_V_1_data_reg;

    hw_cos_val_8_3_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            hw_cos_val_8_3_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_cos_val_8_3_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_cos_val_8_3_V_ap_vld <= hw_cos_val_8_3_V_1_vld_reg;
    hw_cos_val_8_4_V <= hw_cos_val_8_4_V_1_data_reg;

    hw_cos_val_8_4_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            hw_cos_val_8_4_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_cos_val_8_4_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_cos_val_8_4_V_ap_vld <= hw_cos_val_8_4_V_1_vld_reg;
    hw_cos_val_8_5_V <= hw_cos_val_8_5_V_1_data_reg;

    hw_cos_val_8_5_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            hw_cos_val_8_5_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_cos_val_8_5_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_cos_val_8_5_V_ap_vld <= hw_cos_val_8_5_V_1_vld_reg;
    hw_cos_val_8_6_V <= hw_cos_val_8_6_V_1_data_reg;

    hw_cos_val_8_6_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            hw_cos_val_8_6_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_cos_val_8_6_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_cos_val_8_6_V_ap_vld <= hw_cos_val_8_6_V_1_vld_reg;
    hw_cos_val_8_7_V <= hw_cos_val_8_7_V_1_data_reg;

    hw_cos_val_8_7_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            hw_cos_val_8_7_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_cos_val_8_7_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_cos_val_8_7_V_ap_vld <= hw_cos_val_8_7_V_1_vld_reg;
    hw_cos_val_8_8_V <= hw_cos_val_8_8_V_1_data_reg;

    hw_cos_val_8_8_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            hw_cos_val_8_8_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_cos_val_8_8_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_cos_val_8_8_V_ap_vld <= hw_cos_val_8_8_V_1_vld_reg;
    hw_cos_val_8_9_V <= hw_cos_val_8_9_V_1_data_reg;

    hw_cos_val_8_9_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            hw_cos_val_8_9_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_cos_val_8_9_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_cos_val_8_9_V_ap_vld <= hw_cos_val_8_9_V_1_vld_reg;
    hw_sin_val_16_0_V <= hw_sin_val_16_0_V_1_data_reg;

    hw_sin_val_16_0_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            hw_sin_val_16_0_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_sin_val_16_0_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_sin_val_16_0_V_ap_vld <= hw_sin_val_16_0_V_1_vld_reg;
    hw_sin_val_16_10_V <= hw_sin_val_16_10_V_1_data_reg;

    hw_sin_val_16_10_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            hw_sin_val_16_10_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_sin_val_16_10_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_sin_val_16_10_V_ap_vld <= hw_sin_val_16_10_V_1_vld_reg;
    hw_sin_val_16_11_V <= hw_sin_val_16_11_V_1_data_reg;

    hw_sin_val_16_11_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            hw_sin_val_16_11_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_sin_val_16_11_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_sin_val_16_11_V_ap_vld <= hw_sin_val_16_11_V_1_vld_reg;
    hw_sin_val_16_12_V <= hw_sin_val_16_12_V_1_data_reg;

    hw_sin_val_16_12_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            hw_sin_val_16_12_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_sin_val_16_12_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_sin_val_16_12_V_ap_vld <= hw_sin_val_16_12_V_1_vld_reg;
    hw_sin_val_16_13_V <= hw_sin_val_16_13_V_1_data_reg;

    hw_sin_val_16_13_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            hw_sin_val_16_13_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_sin_val_16_13_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_sin_val_16_13_V_ap_vld <= hw_sin_val_16_13_V_1_vld_reg;
    hw_sin_val_16_14_V <= hw_sin_val_16_14_V_1_data_reg;

    hw_sin_val_16_14_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            hw_sin_val_16_14_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_sin_val_16_14_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_sin_val_16_14_V_ap_vld <= hw_sin_val_16_14_V_1_vld_reg;
    hw_sin_val_16_15_V <= hw_sin_val_16_15_V_1_data_reg;

    hw_sin_val_16_15_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            hw_sin_val_16_15_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_sin_val_16_15_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_sin_val_16_15_V_ap_vld <= hw_sin_val_16_15_V_1_vld_reg;
    hw_sin_val_16_1_V <= hw_sin_val_16_1_V_1_data_reg;

    hw_sin_val_16_1_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            hw_sin_val_16_1_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_sin_val_16_1_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_sin_val_16_1_V_ap_vld <= hw_sin_val_16_1_V_1_vld_reg;
    hw_sin_val_16_2_V <= hw_sin_val_16_2_V_1_data_reg;

    hw_sin_val_16_2_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            hw_sin_val_16_2_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_sin_val_16_2_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_sin_val_16_2_V_ap_vld <= hw_sin_val_16_2_V_1_vld_reg;
    hw_sin_val_16_3_V <= hw_sin_val_16_3_V_1_data_reg;

    hw_sin_val_16_3_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            hw_sin_val_16_3_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_sin_val_16_3_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_sin_val_16_3_V_ap_vld <= hw_sin_val_16_3_V_1_vld_reg;
    hw_sin_val_16_4_V <= hw_sin_val_16_4_V_1_data_reg;

    hw_sin_val_16_4_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            hw_sin_val_16_4_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_sin_val_16_4_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_sin_val_16_4_V_ap_vld <= hw_sin_val_16_4_V_1_vld_reg;
    hw_sin_val_16_5_V <= hw_sin_val_16_5_V_1_data_reg;

    hw_sin_val_16_5_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            hw_sin_val_16_5_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_sin_val_16_5_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_sin_val_16_5_V_ap_vld <= hw_sin_val_16_5_V_1_vld_reg;
    hw_sin_val_16_6_V <= hw_sin_val_16_6_V_1_data_reg;

    hw_sin_val_16_6_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            hw_sin_val_16_6_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_sin_val_16_6_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_sin_val_16_6_V_ap_vld <= hw_sin_val_16_6_V_1_vld_reg;
    hw_sin_val_16_7_V <= hw_sin_val_16_7_V_1_data_reg;

    hw_sin_val_16_7_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            hw_sin_val_16_7_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_sin_val_16_7_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_sin_val_16_7_V_ap_vld <= hw_sin_val_16_7_V_1_vld_reg;
    hw_sin_val_16_8_V <= hw_sin_val_16_8_V_1_data_reg;

    hw_sin_val_16_8_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            hw_sin_val_16_8_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_sin_val_16_8_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_sin_val_16_8_V_ap_vld <= hw_sin_val_16_8_V_1_vld_reg;
    hw_sin_val_16_9_V <= hw_sin_val_16_9_V_1_data_reg;

    hw_sin_val_16_9_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            hw_sin_val_16_9_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_sin_val_16_9_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_sin_val_16_9_V_ap_vld <= hw_sin_val_16_9_V_1_vld_reg;
    hw_sin_val_8_0_V <= hw_sin_val_8_0_V_1_data_reg;

    hw_sin_val_8_0_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            hw_sin_val_8_0_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_sin_val_8_0_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_sin_val_8_0_V_ap_vld <= hw_sin_val_8_0_V_1_vld_reg;
    hw_sin_val_8_10_V <= hw_sin_val_8_10_V_1_data_reg;

    hw_sin_val_8_10_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            hw_sin_val_8_10_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_sin_val_8_10_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_sin_val_8_10_V_ap_vld <= hw_sin_val_8_10_V_1_vld_reg;
    hw_sin_val_8_11_V <= hw_sin_val_8_11_V_1_data_reg;

    hw_sin_val_8_11_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            hw_sin_val_8_11_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_sin_val_8_11_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_sin_val_8_11_V_ap_vld <= hw_sin_val_8_11_V_1_vld_reg;
    hw_sin_val_8_12_V <= hw_sin_val_8_12_V_1_data_reg;

    hw_sin_val_8_12_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            hw_sin_val_8_12_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_sin_val_8_12_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_sin_val_8_12_V_ap_vld <= hw_sin_val_8_12_V_1_vld_reg;
    hw_sin_val_8_13_V <= hw_sin_val_8_13_V_1_data_reg;

    hw_sin_val_8_13_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            hw_sin_val_8_13_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_sin_val_8_13_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_sin_val_8_13_V_ap_vld <= hw_sin_val_8_13_V_1_vld_reg;
    hw_sin_val_8_14_V <= hw_sin_val_8_14_V_1_data_reg;

    hw_sin_val_8_14_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            hw_sin_val_8_14_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_sin_val_8_14_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_sin_val_8_14_V_ap_vld <= hw_sin_val_8_14_V_1_vld_reg;
    hw_sin_val_8_15_V <= hw_sin_val_8_15_V_1_data_reg;

    hw_sin_val_8_15_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            hw_sin_val_8_15_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_sin_val_8_15_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_sin_val_8_15_V_ap_vld <= hw_sin_val_8_15_V_1_vld_reg;
    hw_sin_val_8_1_V <= hw_sin_val_8_1_V_1_data_reg;

    hw_sin_val_8_1_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            hw_sin_val_8_1_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_sin_val_8_1_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_sin_val_8_1_V_ap_vld <= hw_sin_val_8_1_V_1_vld_reg;
    hw_sin_val_8_2_V <= hw_sin_val_8_2_V_1_data_reg;

    hw_sin_val_8_2_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            hw_sin_val_8_2_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_sin_val_8_2_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_sin_val_8_2_V_ap_vld <= hw_sin_val_8_2_V_1_vld_reg;
    hw_sin_val_8_3_V <= hw_sin_val_8_3_V_1_data_reg;

    hw_sin_val_8_3_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            hw_sin_val_8_3_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_sin_val_8_3_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_sin_val_8_3_V_ap_vld <= hw_sin_val_8_3_V_1_vld_reg;
    hw_sin_val_8_4_V <= hw_sin_val_8_4_V_1_data_reg;

    hw_sin_val_8_4_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            hw_sin_val_8_4_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_sin_val_8_4_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_sin_val_8_4_V_ap_vld <= hw_sin_val_8_4_V_1_vld_reg;
    hw_sin_val_8_5_V <= hw_sin_val_8_5_V_1_data_reg;

    hw_sin_val_8_5_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            hw_sin_val_8_5_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_sin_val_8_5_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_sin_val_8_5_V_ap_vld <= hw_sin_val_8_5_V_1_vld_reg;
    hw_sin_val_8_6_V <= hw_sin_val_8_6_V_1_data_reg;

    hw_sin_val_8_6_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            hw_sin_val_8_6_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_sin_val_8_6_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_sin_val_8_6_V_ap_vld <= hw_sin_val_8_6_V_1_vld_reg;
    hw_sin_val_8_7_V <= hw_sin_val_8_7_V_1_data_reg;

    hw_sin_val_8_7_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            hw_sin_val_8_7_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_sin_val_8_7_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_sin_val_8_7_V_ap_vld <= hw_sin_val_8_7_V_1_vld_reg;
    hw_sin_val_8_8_V <= hw_sin_val_8_8_V_1_data_reg;

    hw_sin_val_8_8_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            hw_sin_val_8_8_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_sin_val_8_8_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_sin_val_8_8_V_ap_vld <= hw_sin_val_8_8_V_1_vld_reg;
    hw_sin_val_8_9_V <= hw_sin_val_8_9_V_1_data_reg;

    hw_sin_val_8_9_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            hw_sin_val_8_9_V_1_vld_in <= ap_const_logic_1;
        else 
            hw_sin_val_8_9_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hw_sin_val_8_9_V_ap_vld <= hw_sin_val_8_9_V_1_vld_reg;
        sext_ln647_10_fu_33462_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_25_reg_44779_pp0_iter4_reg),8));

        sext_ln647_11_fu_34393_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_26_reg_45572),8));

        sext_ln647_12_fu_37730_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_27_reg_46400),8));

        sext_ln647_13_fu_38661_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_28_reg_46425),8));

        sext_ln647_14_fu_40823_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_29_reg_47148),8));

        sext_ln647_15_fu_42166_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_30_fu_42156_p4),8));

        sext_ln647_1_fu_28000_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_16_reg_44524_pp0_iter3_reg),8));

        sext_ln647_2_fu_31326_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_17_reg_44694_pp0_iter4_reg),8));

        sext_ln647_3_fu_32257_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_18_reg_45173),8));

        sext_ln647_4_fu_35593_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_19_reg_45986),8));

        sext_ln647_5_fu_36524_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_20_reg_46011),8));

        sext_ln647_6_fu_39867_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_21_reg_46789),8));

        sext_ln647_7_fu_41784_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_22_fu_41774_p4),8));

        sext_ln647_8_fu_29200_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_23_reg_44439_pp0_iter3_reg),8));

        sext_ln647_9_fu_30131_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_24_reg_44609_pp0_iter3_reg),8));

        sext_ln647_fu_27069_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_15_reg_43866_pp0_iter3_reg),8));

    sin_tables_high_V_0_address0 <= zext_ln544_fu_26866_p1(10 - 1 downto 0);
    sin_tables_high_V_0_address1 <= zext_ln544_1_fu_26872_p1(10 - 1 downto 0);

    sin_tables_high_V_0_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sin_tables_high_V_0_ce0 <= ap_const_logic_1;
        else 
            sin_tables_high_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sin_tables_high_V_0_ce1_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sin_tables_high_V_0_ce1 <= ap_const_logic_1;
        else 
            sin_tables_high_V_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    sin_tables_high_V_1_address0 <= zext_ln544_2_fu_26878_p1(10 - 1 downto 0);
    sin_tables_high_V_1_address1 <= zext_ln544_3_fu_26902_p1(10 - 1 downto 0);

    sin_tables_high_V_1_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sin_tables_high_V_1_ce0 <= ap_const_logic_1;
        else 
            sin_tables_high_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sin_tables_high_V_1_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sin_tables_high_V_1_ce1 <= ap_const_logic_1;
        else 
            sin_tables_high_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    sin_tables_high_V_2_address0 <= zext_ln544_4_fu_26907_p1(10 - 1 downto 0);
    sin_tables_high_V_2_address1 <= zext_ln544_5_fu_26958_p1(10 - 1 downto 0);

    sin_tables_high_V_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sin_tables_high_V_2_ce0 <= ap_const_logic_1;
        else 
            sin_tables_high_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sin_tables_high_V_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            sin_tables_high_V_2_ce1 <= ap_const_logic_1;
        else 
            sin_tables_high_V_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    sin_tables_high_V_3_address0 <= zext_ln544_6_fu_26963_p1(10 - 1 downto 0);
    sin_tables_high_V_3_address1 <= zext_ln544_7_fu_27006_p1(10 - 1 downto 0);

    sin_tables_high_V_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            sin_tables_high_V_3_ce0 <= ap_const_logic_1;
        else 
            sin_tables_high_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sin_tables_high_V_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            sin_tables_high_V_3_ce1 <= ap_const_logic_1;
        else 
            sin_tables_high_V_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    sin_tables_high_V_4_address0 <= zext_ln544_8_fu_27011_p1(10 - 1 downto 0);
    sin_tables_high_V_4_address1 <= zext_ln544_9_fu_27054_p1(10 - 1 downto 0);

    sin_tables_high_V_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            sin_tables_high_V_4_ce0 <= ap_const_logic_1;
        else 
            sin_tables_high_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sin_tables_high_V_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            sin_tables_high_V_4_ce1 <= ap_const_logic_1;
        else 
            sin_tables_high_V_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    sin_tables_high_V_5_address0 <= zext_ln544_10_fu_27059_p1(10 - 1 downto 0);
    sin_tables_high_V_5_address1 <= zext_ln544_11_fu_27064_p1(10 - 1 downto 0);

    sin_tables_high_V_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            sin_tables_high_V_5_ce0 <= ap_const_logic_1;
        else 
            sin_tables_high_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sin_tables_high_V_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            sin_tables_high_V_5_ce1 <= ap_const_logic_1;
        else 
            sin_tables_high_V_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    sin_tables_high_V_6_address0 <= zext_ln544_12_fu_31316_p1(10 - 1 downto 0);
    sin_tables_high_V_6_address1 <= zext_ln544_13_fu_31321_p1(10 - 1 downto 0);

    sin_tables_high_V_6_ce0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            sin_tables_high_V_6_ce0 <= ap_const_logic_1;
        else 
            sin_tables_high_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sin_tables_high_V_6_ce1_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            sin_tables_high_V_6_ce1 <= ap_const_logic_1;
        else 
            sin_tables_high_V_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    sin_tables_high_V_7_address0 <= zext_ln544_14_fu_35588_p1(10 - 1 downto 0);
    sin_tables_high_V_7_address1 <= zext_ln544_15_fu_39862_p1(10 - 1 downto 0);

    sin_tables_high_V_7_ce0_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            sin_tables_high_V_7_ce0 <= ap_const_logic_1;
        else 
            sin_tables_high_V_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sin_tables_high_V_7_ce1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            sin_tables_high_V_7_ce1 <= ap_const_logic_1;
        else 
            sin_tables_high_V_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    sin_tables_low_V_0_address0 <= zext_ln544_fu_26866_p1(10 - 1 downto 0);

    sin_tables_low_V_0_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sin_tables_low_V_0_ce0 <= ap_const_logic_1;
        else 
            sin_tables_low_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    sin_tables_low_V_10_address0 <= zext_ln544_10_fu_27059_p1(10 - 1 downto 0);

    sin_tables_low_V_10_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            sin_tables_low_V_10_ce0 <= ap_const_logic_1;
        else 
            sin_tables_low_V_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    sin_tables_low_V_11_address0 <= zext_ln544_11_fu_27064_p1(10 - 1 downto 0);

    sin_tables_low_V_11_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            sin_tables_low_V_11_ce0 <= ap_const_logic_1;
        else 
            sin_tables_low_V_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    sin_tables_low_V_12_address0 <= zext_ln544_12_fu_31316_p1(10 - 1 downto 0);

    sin_tables_low_V_12_ce0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            sin_tables_low_V_12_ce0 <= ap_const_logic_1;
        else 
            sin_tables_low_V_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    sin_tables_low_V_13_address0 <= zext_ln544_13_fu_31321_p1(10 - 1 downto 0);

    sin_tables_low_V_13_ce0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            sin_tables_low_V_13_ce0 <= ap_const_logic_1;
        else 
            sin_tables_low_V_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    sin_tables_low_V_14_address0 <= zext_ln544_14_fu_35588_p1(10 - 1 downto 0);

    sin_tables_low_V_14_ce0_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            sin_tables_low_V_14_ce0 <= ap_const_logic_1;
        else 
            sin_tables_low_V_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    sin_tables_low_V_15_address0 <= zext_ln544_15_fu_39862_p1(10 - 1 downto 0);

    sin_tables_low_V_15_ce0_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            sin_tables_low_V_15_ce0 <= ap_const_logic_1;
        else 
            sin_tables_low_V_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    sin_tables_low_V_1_address0 <= zext_ln544_1_fu_26872_p1(10 - 1 downto 0);

    sin_tables_low_V_1_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sin_tables_low_V_1_ce0 <= ap_const_logic_1;
        else 
            sin_tables_low_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    sin_tables_low_V_2_address0 <= zext_ln544_2_fu_26878_p1(10 - 1 downto 0);

    sin_tables_low_V_2_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sin_tables_low_V_2_ce0 <= ap_const_logic_1;
        else 
            sin_tables_low_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    sin_tables_low_V_3_address0 <= zext_ln544_3_fu_26902_p1(10 - 1 downto 0);

    sin_tables_low_V_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sin_tables_low_V_3_ce0 <= ap_const_logic_1;
        else 
            sin_tables_low_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    sin_tables_low_V_4_address0 <= zext_ln544_4_fu_26907_p1(10 - 1 downto 0);

    sin_tables_low_V_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sin_tables_low_V_4_ce0 <= ap_const_logic_1;
        else 
            sin_tables_low_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    sin_tables_low_V_5_address0 <= zext_ln544_5_fu_26958_p1(10 - 1 downto 0);

    sin_tables_low_V_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            sin_tables_low_V_5_ce0 <= ap_const_logic_1;
        else 
            sin_tables_low_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    sin_tables_low_V_6_address0 <= zext_ln544_6_fu_26963_p1(10 - 1 downto 0);

    sin_tables_low_V_6_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            sin_tables_low_V_6_ce0 <= ap_const_logic_1;
        else 
            sin_tables_low_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    sin_tables_low_V_7_address0 <= zext_ln544_7_fu_27006_p1(10 - 1 downto 0);

    sin_tables_low_V_7_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            sin_tables_low_V_7_ce0 <= ap_const_logic_1;
        else 
            sin_tables_low_V_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    sin_tables_low_V_8_address0 <= zext_ln544_8_fu_27011_p1(10 - 1 downto 0);

    sin_tables_low_V_8_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            sin_tables_low_V_8_ce0 <= ap_const_logic_1;
        else 
            sin_tables_low_V_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    sin_tables_low_V_9_address0 <= zext_ln544_9_fu_27054_p1(10 - 1 downto 0);

    sin_tables_low_V_9_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            sin_tables_low_V_9_ce0 <= ap_const_logic_1;
        else 
            sin_tables_low_V_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_22_fu_41774_p4 <= sin_tables_high_V_7_q1(12 downto 8);
    tmp_30_fu_42156_p4 <= cos_tables_high_V_7_q1(12 downto 8);
    trunc_ln647_10_fu_27002_p1 <= cos_tables_high_V_2_q0(8 - 1 downto 0);
    trunc_ln647_11_fu_27050_p1 <= cos_tables_high_V_3_q0(8 - 1 downto 0);
    trunc_ln647_12_fu_31312_p1 <= cos_tables_high_V_4_q0(8 - 1 downto 0);
    trunc_ln647_13_fu_35574_p1 <= cos_tables_high_V_5_q0(8 - 1 downto 0);
    trunc_ln647_14_fu_39256_p1 <= cos_tables_high_V_6_q0(8 - 1 downto 0);
    trunc_ln647_15_fu_41178_p1 <= cos_tables_high_V_7_q0(8 - 1 downto 0);
    trunc_ln647_1_fu_26926_p1 <= sin_tables_high_V_1_q0(8 - 1 downto 0);
    trunc_ln647_2_fu_26978_p1 <= sin_tables_high_V_2_q0(8 - 1 downto 0);
    trunc_ln647_3_fu_27026_p1 <= sin_tables_high_V_3_q0(8 - 1 downto 0);
    trunc_ln647_4_fu_29181_p1 <= sin_tables_high_V_4_q0(8 - 1 downto 0);
    trunc_ln647_5_fu_33438_p1 <= sin_tables_high_V_5_q0(8 - 1 downto 0);
    trunc_ln647_6_fu_37119_p1 <= sin_tables_high_V_6_q0(8 - 1 downto 0);
    trunc_ln647_7_fu_40222_p1 <= sin_tables_high_V_7_q0(8 - 1 downto 0);
    trunc_ln647_8_fu_26940_p1 <= cos_tables_high_V_0_q0(8 - 1 downto 0);
    trunc_ln647_9_fu_26954_p1 <= cos_tables_high_V_1_q0(8 - 1 downto 0);
    trunc_ln647_fu_26912_p1 <= sin_tables_high_V_0_q0(8 - 1 downto 0);
    zext_ln544_10_fu_27059_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sin_addr_base_10_V_r_reg_43228_pp0_iter3_reg),64));
    zext_ln544_11_fu_27064_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sin_addr_base_11_V_r_reg_43223_pp0_iter3_reg),64));
    zext_ln544_12_fu_31316_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sin_addr_base_12_V_r_reg_43218_pp0_iter4_reg),64));
    zext_ln544_13_fu_31321_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sin_addr_base_13_V_r_reg_43213_pp0_iter4_reg),64));
    zext_ln544_14_fu_35588_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sin_addr_base_14_V_r_reg_43208_pp0_iter5_reg),64));
    zext_ln544_15_fu_39862_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sin_addr_base_15_V_r_reg_43203_pp0_iter6_reg),64));
    zext_ln544_16_fu_26884_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cos_addr_base_0_V),64));
    zext_ln544_17_fu_26890_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cos_addr_base_1_V),64));
    zext_ln544_18_fu_26896_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cos_addr_base_2_V),64));
    zext_ln544_19_fu_26930_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cos_addr_base_3_V_re_reg_42898),64));
    zext_ln544_1_fu_26872_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sin_addr_base_1_V),64));
    zext_ln544_20_fu_26935_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cos_addr_base_4_V_re_reg_42893),64));
    zext_ln544_21_fu_26982_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cos_addr_base_5_V_re_reg_42888_pp0_iter1_reg),64));
    zext_ln544_22_fu_26987_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cos_addr_base_6_V_re_reg_42883_pp0_iter1_reg),64));
    zext_ln544_23_fu_27030_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cos_addr_base_7_V_re_reg_42878_pp0_iter2_reg),64));
    zext_ln544_24_fu_27035_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cos_addr_base_8_V_re_reg_42873_pp0_iter2_reg),64));
    zext_ln544_25_fu_29185_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cos_addr_base_9_V_re_reg_42868_pp0_iter3_reg),64));
    zext_ln544_26_fu_29190_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cos_addr_base_10_V_r_reg_42863_pp0_iter3_reg),64));
    zext_ln544_27_fu_29195_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cos_addr_base_11_V_r_reg_42858_pp0_iter3_reg),64));
    zext_ln544_28_fu_33452_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cos_addr_base_12_V_r_reg_42853_pp0_iter4_reg),64));
    zext_ln544_29_fu_33457_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cos_addr_base_13_V_r_reg_42848_pp0_iter4_reg),64));
    zext_ln544_2_fu_26878_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sin_addr_base_2_V),64));
    zext_ln544_30_fu_37725_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cos_addr_base_14_V_r_reg_42843_pp0_iter5_reg),64));
    zext_ln544_31_fu_40818_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cos_addr_base_15_V_r_reg_42838_pp0_iter6_reg),64));
    zext_ln544_3_fu_26902_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sin_addr_base_3_V_re_reg_43263),64));
    zext_ln544_4_fu_26907_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sin_addr_base_4_V_re_reg_43258),64));
    zext_ln544_5_fu_26958_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sin_addr_base_5_V_re_reg_43253_pp0_iter1_reg),64));
    zext_ln544_6_fu_26963_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sin_addr_base_6_V_re_reg_43248_pp0_iter1_reg),64));
    zext_ln544_7_fu_27006_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sin_addr_base_7_V_re_reg_43243_pp0_iter2_reg),64));
    zext_ln544_8_fu_27011_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sin_addr_base_8_V_re_reg_43238_pp0_iter2_reg),64));
    zext_ln544_9_fu_27054_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sin_addr_base_9_V_re_reg_43233_pp0_iter3_reg),64));
    zext_ln544_fu_26866_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sin_addr_base_0_V),64));
end behav;
