--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2I
-n 3 -fastpaths -xml dryer.twx dryer.ncd -o dryer.twr dryer.pcf

Design file:              dryer.ncd
Physical constraint file: dryer.pcf
Device,package,speed:     xa7a100t,csg324,I,-2I (PRELIMINARY 1.07 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock rst to Pad
-------------+-----------------+------------+-----------------+------------+---------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                     | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)    | Phase  |
-------------+-----------------+------------+-----------------+------------+---------------------+--------+
curr_state<0>|         9.391(F)|      SLOW  |         3.995(F)|      FAST  |rst_state[0]_AND_26_o|   0.000|
curr_state<1>|         9.874(F)|      SLOW  |         4.234(F)|      FAST  |rst_state[1]_AND_24_o|   0.000|
curr_state<2>|         9.650(F)|      SLOW  |         4.148(F)|      FAST  |rst_state[2]_AND_22_o|   0.000|
curr_state<3>|         9.438(F)|      SLOW  |         4.055(F)|      FAST  |rst_state[3]_AND_20_o|   0.000|
-------------+-----------------+------------+-----------------+------------+---------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.980|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
rst            |         |         |    1.194|    1.194|
---------------+---------+---------+---------+---------+


Analysis completed Fri Jun 10 11:30:18 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4998 MB



