// Seed: 4077542298
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_7;
  always @(posedge (id_6 == id_1)) id_2 = id_6 == id_7 - 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_8;
  module_0(
      id_8, id_6, id_2, id_2, id_5, id_2
  );
  tri0 id_9;
  assign id_9 = (1 < id_1);
endmodule
