# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 20
attribute \top 1
attribute \src "dut.sv:1.1-31.10"
module \top
  attribute \src "dut.sv:2.18-2.19"
  wire width 32 input 1 \a
  attribute \src "dut.sv:3.23-3.25"
  wire width 32 output 2 \ox
  attribute \src "dut.sv:3.27-3.29"
  wire width 32 output 3 \oy
  attribute \src "dut.sv:3.31-3.33"
  wire width 32 output 4 \oz
  attribute \src "dut.sv:5.13-5.14"
  wire width 32 signed \x
  attribute \src "dut.sv:5.16-5.17"
  wire width 32 signed \y
  attribute \src "dut.sv:5.19-5.20"
  wire width 32 signed \z
  attribute \unused_bits "32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63"
  wire width 64 $auto$expression.cpp:2059:import_operation$18
  attribute \unused_bits "32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63"
  wire width 64 $auto$expression.cpp:2059:import_operation$16
  attribute \unused_bits "32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63"
  wire width 64 $auto$expression.cpp:2059:import_operation$14
  wire width 32 $auto$expression.cpp:1620:import_operation$12
  wire width 32 $auto$expression.cpp:1620:import_operation$10
  wire width 32 $auto$process.cpp:4214:import_statement_comb$8
  wire width 32 $auto$process.cpp:4214:import_statement_comb$2
  cell $add $auto$process.cpp:4216:import_statement_comb$3
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \a
    connect \B 1
    connect \Y $auto$process.cpp:4214:import_statement_comb$2
  end
  cell $add $add$dut.sv:22$19
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $auto$expression.cpp:2059:import_operation$16 [31:0]
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \Y { $auto$expression.cpp:2059:import_operation$18 [63:32] \ox }
  end
  cell $add $add$dut.sv:22$17
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $auto$expression.cpp:2059:import_operation$14 [31:0]
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \Y $auto$expression.cpp:2059:import_operation$16
  end
  cell $sub $auto$process.cpp:4218:import_statement_comb$9
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $auto$process.cpp:4214:import_statement_comb$2
    connect \B 1
    connect \Y $auto$process.cpp:4214:import_statement_comb$8
  end
  cell $add $auto$expression.cpp:1623:import_operation$11
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $auto$process.cpp:4214:import_statement_comb$8
    connect \B 1
    connect \Y $auto$expression.cpp:1620:import_operation$10
  end
  cell $sub $auto$expression.cpp:1625:import_operation$13
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $auto$expression.cpp:1620:import_operation$10
    connect \B 1
    connect \Y $auto$expression.cpp:1620:import_operation$12
  end
  cell $add $add$dut.sv:22$15
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $auto$expression.cpp:1620:import_operation$12
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \Y $auto$expression.cpp:2059:import_operation$14
  end
  connect $auto$expression.cpp:2059:import_operation$18 [31:0] \ox
  connect \z \ox
  connect \y \ox
  connect \x \ox
  connect \oz \ox
  connect \oy \ox
end
