<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.3"/>
<title>axivdma: XAxiVdma Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">axivdma
   </div>
   <div id="projectbrief">Xilinx Vitis Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.3 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Overview</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="globals.html"><span>APIs</span></a></li>
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="pages.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('struct_x_axi_vdma.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">XAxiVdma Struct Reference<div class="ingroups"><a class="el" href="group__axivdma__v6__11.html">Axivdma_v6_11</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>The <a class="el" href="struct_x_axi_vdma.html" title="The XAxiVdma driver instance data.">XAxiVdma</a> driver instance data.  
 <a href="struct_x_axi_vdma.html#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ga593206ce099f13c6a62e8c1c95f65b0c"><td class="memItemLeft" align="right" valign="top">UINTPTR&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axivdma__v6__11.html#ga593206ce099f13c6a62e8c1c95f65b0c">BaseAddr</a></td></tr>
<tr class="memdesc:ga593206ce099f13c6a62e8c1c95f65b0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory address for this device.  <a href="group__axivdma__v6__11.html#ga593206ce099f13c6a62e8c1c95f65b0c"></a><br/></td></tr>
<tr class="separator:ga593206ce099f13c6a62e8c1c95f65b0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad116974229d0e33b61767742f42d9584"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axivdma__v6__11.html#gad116974229d0e33b61767742f42d9584">HasSG</a></td></tr>
<tr class="memdesc:gad116974229d0e33b61767742f42d9584"><td class="mdescLeft">&#160;</td><td class="mdescRight">Whether hardware has SG engine.  <a href="group__axivdma__v6__11.html#gad116974229d0e33b61767742f42d9584"></a><br/></td></tr>
<tr class="separator:gad116974229d0e33b61767742f42d9584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b4441757224aa73135d6ed334bacdb5"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axivdma__v6__11.html#ga8b4441757224aa73135d6ed334bacdb5">IsReady</a></td></tr>
<tr class="memdesc:ga8b4441757224aa73135d6ed334bacdb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Whether driver is initialized.  <a href="group__axivdma__v6__11.html#ga8b4441757224aa73135d6ed334bacdb5"></a><br/></td></tr>
<tr class="separator:ga8b4441757224aa73135d6ed334bacdb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5420b0f3823998ce975acbaf1c174b2"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axivdma__v6__11.html#gac5420b0f3823998ce975acbaf1c174b2">MaxNumFrames</a></td></tr>
<tr class="memdesc:gac5420b0f3823998ce975acbaf1c174b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of frames to work on.  <a href="group__axivdma__v6__11.html#gac5420b0f3823998ce975acbaf1c174b2"></a><br/></td></tr>
<tr class="separator:gac5420b0f3823998ce975acbaf1c174b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5806353d2211d78f4c963dd7b018ac9"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axivdma__v6__11.html#gac5806353d2211d78f4c963dd7b018ac9">HasMm2S</a></td></tr>
<tr class="memdesc:gac5806353d2211d78f4c963dd7b018ac9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Whether hw build has read channel.  <a href="group__axivdma__v6__11.html#gac5806353d2211d78f4c963dd7b018ac9"></a><br/></td></tr>
<tr class="separator:gac5806353d2211d78f4c963dd7b018ac9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d5c38336cb3bf54211299867efeef2e"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axivdma__v6__11.html#ga1d5c38336cb3bf54211299867efeef2e">HasMm2SDRE</a></td></tr>
<tr class="memdesc:ga1d5c38336cb3bf54211299867efeef2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Whether read channel has DRE.  <a href="group__axivdma__v6__11.html#ga1d5c38336cb3bf54211299867efeef2e"></a><br/></td></tr>
<tr class="separator:ga1d5c38336cb3bf54211299867efeef2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22a700bda0eb14878a0c343fbac77456"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axivdma__v6__11.html#ga22a700bda0eb14878a0c343fbac77456">HasS2Mm</a></td></tr>
<tr class="memdesc:ga22a700bda0eb14878a0c343fbac77456"><td class="mdescLeft">&#160;</td><td class="mdescRight">Whether hw build has write channel.  <a href="group__axivdma__v6__11.html#ga22a700bda0eb14878a0c343fbac77456"></a><br/></td></tr>
<tr class="separator:ga22a700bda0eb14878a0c343fbac77456"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac30944eb3c6ea9b1677f5fb916eb6e19"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axivdma__v6__11.html#gac30944eb3c6ea9b1677f5fb916eb6e19">HasS2MmDRE</a></td></tr>
<tr class="memdesc:gac30944eb3c6ea9b1677f5fb916eb6e19"><td class="mdescLeft">&#160;</td><td class="mdescRight">Whether write channel has DRE.  <a href="group__axivdma__v6__11.html#gac30944eb3c6ea9b1677f5fb916eb6e19"></a><br/></td></tr>
<tr class="separator:gac30944eb3c6ea9b1677f5fb916eb6e19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64be95b7a55ba43f997c7879ef23a492"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axivdma__v6__11.html#ga64be95b7a55ba43f997c7879ef23a492">EnableVIDParamRead</a></td></tr>
<tr class="memdesc:ga64be95b7a55ba43f997c7879ef23a492"><td class="mdescLeft">&#160;</td><td class="mdescRight"><pre class="fragment">            Read Enable for video parameters in
</pre><p> direct register mode  <a href="group__axivdma__v6__11.html#ga64be95b7a55ba43f997c7879ef23a492"></a><br/></td></tr>
<tr class="separator:ga64be95b7a55ba43f997c7879ef23a492"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2158cdab0215f4079c14741e1af43c5d"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axivdma__v6__11.html#ga2158cdab0215f4079c14741e1af43c5d">UseFsync</a></td></tr>
<tr class="memdesc:ga2158cdab0215f4079c14741e1af43c5d"><td class="mdescLeft">&#160;</td><td class="mdescRight"><pre class="fragment">             DMA operations synchronized to
</pre><p> Frame Sync  <a href="group__axivdma__v6__11.html#ga2158cdab0215f4079c14741e1af43c5d"></a><br/></td></tr>
<tr class="separator:ga2158cdab0215f4079c14741e1af43c5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3af417807133e29a55867f9c853fa25b"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axivdma__v6__11.html#ga3af417807133e29a55867f9c853fa25b">InternalGenLock</a></td></tr>
<tr class="memdesc:ga3af417807133e29a55867f9c853fa25b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal Gen Lock.  <a href="group__axivdma__v6__11.html#ga3af417807133e29a55867f9c853fa25b"></a><br/></td></tr>
<tr class="separator:ga3af417807133e29a55867f9c853fa25b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2cdde8d751e11e934ecea898574e99a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_x_axi_vdma___channel_call_back.html">XAxiVdma_ChannelCallBack</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axivdma__v6__11.html#gac2cdde8d751e11e934ecea898574e99a">ReadCallBack</a></td></tr>
<tr class="memdesc:gac2cdde8d751e11e934ecea898574e99a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Call back for read channel.  <a href="group__axivdma__v6__11.html#gac2cdde8d751e11e934ecea898574e99a"></a><br/></td></tr>
<tr class="separator:gac2cdde8d751e11e934ecea898574e99a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae92ec1b3f2075167e0f552a75ecfde46"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_x_axi_vdma___channel_call_back.html">XAxiVdma_ChannelCallBack</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axivdma__v6__11.html#gae92ec1b3f2075167e0f552a75ecfde46">WriteCallBack</a></td></tr>
<tr class="memdesc:gae92ec1b3f2075167e0f552a75ecfde46"><td class="mdescLeft">&#160;</td><td class="mdescRight">Call back for write channel.  <a href="group__axivdma__v6__11.html#gae92ec1b3f2075167e0f552a75ecfde46"></a><br/></td></tr>
<tr class="separator:gae92ec1b3f2075167e0f552a75ecfde46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1534da961a034f0aa6ea9fee0702e7f0"><td class="memItemLeft" align="right" valign="top">XAxiVdma_Channel&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axivdma__v6__11.html#ga1534da961a034f0aa6ea9fee0702e7f0">ReadChannel</a></td></tr>
<tr class="memdesc:ga1534da961a034f0aa6ea9fee0702e7f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel to read from memory.  <a href="group__axivdma__v6__11.html#ga1534da961a034f0aa6ea9fee0702e7f0"></a><br/></td></tr>
<tr class="separator:ga1534da961a034f0aa6ea9fee0702e7f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga606f7921a2a8cf10cfdcf34ee2e82d0a"><td class="memItemLeft" align="right" valign="top">XAxiVdma_Channel&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axivdma__v6__11.html#ga606f7921a2a8cf10cfdcf34ee2e82d0a">WriteChannel</a></td></tr>
<tr class="memdesc:ga606f7921a2a8cf10cfdcf34ee2e82d0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel to write to memory.  <a href="group__axivdma__v6__11.html#ga606f7921a2a8cf10cfdcf34ee2e82d0a"></a><br/></td></tr>
<tr class="separator:ga606f7921a2a8cf10cfdcf34ee2e82d0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49f2cc215d38001d678803c690aa6dd5"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axivdma__v6__11.html#ga49f2cc215d38001d678803c690aa6dd5">AddrWidth</a></td></tr>
<tr class="memdesc:ga49f2cc215d38001d678803c690aa6dd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Address Width.  <a href="group__axivdma__v6__11.html#ga49f2cc215d38001d678803c690aa6dd5"></a><br/></td></tr>
<tr class="separator:ga49f2cc215d38001d678803c690aa6dd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>The <a class="el" href="struct_x_axi_vdma.html" title="The XAxiVdma driver instance data.">XAxiVdma</a> driver instance data. </p>
</div></div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Copyright &copy; 2015 Xilinx Inc. All rights reserved.</li>
  </ul>
</div>
</body>
</html>
