`default_nettype none

module eFPGA_Config #(
    parameter integer NumberOfRows = 16,
    parameter integer RowSelectWidth = 5,
    parameter integer FrameBitsPerRow = 32,
    parameter integer desync_flag = 20
) (
    input CLK,
    input resetn,
    // UART configuration port
    input Rx,
    output ComActive,
    output ReceiveLED,
    // BitBang configuration port
    input s_clk,
    input s_data,
    // Parallel configuration port
    input [31:0] SelfWriteData,
    input SelfWriteStrobe,
    output [31:0] ConfigWriteData,
    output ConfigWriteStrobe,
    output [FrameBitsPerRow-1:0] FrameAddressRegister,
    output LongFrameStrobe,
    output [RowSelectWidth-1:0] RowSelect
);

    wire [7:0] Command;
    wire [31:0] UART_WriteData;
    wire UART_WriteStrobe;
    wire [31:0] UART_WriteData_Mux;
    wire UART_WriteStrobe_Mux;
    wire UART_ComActive;
    wire UART_LED;

    wire [31:0] BitBangWriteData;
    wire BitBangWriteStrobe;
    wire [31:0] BitBangWriteData_Mux;
    wire BitBangWriteStrobe_Mux;
    wire BitBangActive;

    wire fsm_reset;

    config_UART INST_config_UART (
        .CLK(CLK),
        .reset_n(resetn),
        .Rx(Rx),
        .WriteData(UART_WriteData),
        .ComActive(UART_ComActive),
        .WriteStrobe(UART_WriteStrobe),
        .Command(Command),
        .ReceiveLED(UART_LED)
    );

    // BitBang
    bitbang inst_bit_bang (
        .s_clk(s_clk),
        .s_data(s_data),
        .strobe(BitBangWriteStrobe),
        .data(BitBangWriteData),
        .active(BitBangActive),
        .clk(CLK),
        .reset_n(resetn)
    );

    // Configuration port priority (highest to lowest): UART > BitBang > Parallel

    assign BitBangWriteData_Mux = BitBangActive ? BitBangWriteData : SelfWriteData;
    assign BitBangWriteStrobe_Mux = BitBangActive ? BitBangWriteStrobe : SelfWriteStrobe;

    assign UART_WriteData_Mux = UART_ComActive ? UART_WriteData : BitBangWriteData_Mux;
    assign UART_WriteStrobe_Mux = UART_ComActive ? UART_WriteStrobe : BitBangWriteStrobe_Mux;

    assign ConfigWriteData = UART_WriteData_Mux;
    assign ConfigWriteStrobe = UART_WriteStrobe_Mux;

    assign fsm_reset = UART_ComActive || BitBangActive;

    assign ComActive = UART_ComActive;
    assign ReceiveLED = UART_LED ^ BitBangWriteStrobe;

    ConfigFSM #(
        .NumberOfRows(NumberOfRows),
        .RowSelectWidth(RowSelectWidth),
        .FrameBitsPerRow(FrameBitsPerRow),
        .desync_flag(desync_flag)
    ) ConfigFSM_inst (
        .CLK(CLK),
        .reset_n(resetn),
        .write_data(UART_WriteData_Mux),
        .write_strobe(UART_WriteStrobe_Mux),
        .fsm_reset(fsm_reset),
        .frame_address_register(FrameAddressRegister),
        .long_frame_strobe(LongFrameStrobe),
        .row_select(RowSelect)
    );

endmodule
`default_nettype wire
