Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/Users/Admin/Desktop/HDL_programs/Gates/and_gate_tb_isim_beh.exe" -prj "C:/Users/Admin/Desktop/HDL_programs/Gates/and_gate_tb_beh.prj" "work.and_gate_tb" "work.glbl" 
ISim O.61xd (signature 0x1cce1bb2)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file \"C:/Users/Admin/Desktop/HDL_programs/Gates/and_gate.v\" into library work
Analyzing Verilog file \"C:/Users/Admin/Desktop/HDL_programs/Gates/and_gate_tb.v\" into library work
Analyzing Verilog file \"C:/Xilinx/13.2/ISE_DS/ISE//verilog/src/glbl.v\" into library work
Starting static elaboration
Completed static elaboration
Compiling module and_gate
Compiling module and_gate_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable C:/Users/Admin/Desktop/HDL_programs/Gates/and_gate_tb_isim_beh.exe
Fuse Memory Usage: 17272 KB
Fuse CPU Usage: 234 ms
