
*** Running vivado
    with args -log CPU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source CPU.tcl -notrace
Command: synth_design -top CPU -part xc7a100tlcsg324-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100tl'
INFO: [Device 21-403] Loading part xc7a100tlcsg324-2L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1244
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1013.113 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CPU' [E:/vivadoproject/CPU_Design.srcs/sources_1/new/CPU_Design.v:492]
INFO: [Synth 8-6157] synthesizing module 'PC' [E:/vivadoproject/CPU_Design.srcs/sources_1/new/CPU_Design.v:22]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [E:/vivadoproject/CPU_Design.srcs/sources_1/new/CPU_Design.v:22]
INFO: [Synth 8-6157] synthesizing module 'PC_ADD' [E:/vivadoproject/CPU_Design.srcs/sources_1/new/CPU_Design.v:40]
INFO: [Synth 8-6155] done synthesizing module 'PC_ADD' (2#1) [E:/vivadoproject/CPU_Design.srcs/sources_1/new/CPU_Design.v:40]
INFO: [Synth 8-6157] synthesizing module 'ROM_B' [E:/vivadoproject/CPU_Design.runs/synth_1/.Xil/Vivado-18900-DESKTOP-J89QRPS/realtime/ROM_B_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ROM_B' (3#1) [E:/vivadoproject/CPU_Design.runs/synth_1/.Xil/Vivado-18900-DESKTOP-J89QRPS/realtime/ROM_B_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'IR_Register' [E:/vivadoproject/CPU_Design.srcs/sources_1/new/CPU_Design.v:49]
INFO: [Synth 8-6155] done synthesizing module 'IR_Register' (4#1) [E:/vivadoproject/CPU_Design.srcs/sources_1/new/CPU_Design.v:49]
INFO: [Synth 8-6157] synthesizing module 'Code_Translation' [E:/vivadoproject/CPU_Design.srcs/sources_1/new/CPU_Design.v:68]
INFO: [Synth 8-6155] done synthesizing module 'Code_Translation' (5#1) [E:/vivadoproject/CPU_Design.srcs/sources_1/new/CPU_Design.v:68]
INFO: [Synth 8-6157] synthesizing module 'ID2' [E:/vivadoproject/CPU_Design.srcs/sources_1/new/CPU_Design.v:123]
INFO: [Synth 8-6155] done synthesizing module 'ID2' (6#1) [E:/vivadoproject/CPU_Design.srcs/sources_1/new/CPU_Design.v:123]
INFO: [Synth 8-6157] synthesizing module 'CU' [E:/vivadoproject/CPU_Design.srcs/sources_1/new/CPU_Design.v:184]
	Parameter Idle bound to: 3'b000 
	Parameter S1 bound to: 3'b001 
	Parameter S2 bound to: 3'b010 
	Parameter S3 bound to: 3'b011 
	Parameter S4 bound to: 3'b100 
	Parameter S5 bound to: 3'b101 
	Parameter S6 bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivadoproject/CPU_Design.srcs/sources_1/new/CPU_Design.v:229]
INFO: [Synth 8-6155] done synthesizing module 'CU' (7#1) [E:/vivadoproject/CPU_Design.srcs/sources_1/new/CPU_Design.v:184]
INFO: [Synth 8-6157] synthesizing module 'immU' [E:/vivadoproject/CPU_Design.srcs/sources_1/new/CPU_Design.v:101]
INFO: [Synth 8-6155] done synthesizing module 'immU' (8#1) [E:/vivadoproject/CPU_Design.srcs/sources_1/new/CPU_Design.v:101]
INFO: [Synth 8-6157] synthesizing module 'Regs' [E:/vivadoproject/CPU_Design.srcs/sources_1/new/CPU_Design.v:283]
INFO: [Synth 8-6155] done synthesizing module 'Regs' (9#1) [E:/vivadoproject/CPU_Design.srcs/sources_1/new/CPU_Design.v:283]
INFO: [Synth 8-6157] synthesizing module 'Register_A_B' [E:/vivadoproject/CPU_Design.srcs/sources_1/new/CPU_Design.v:303]
INFO: [Synth 8-6155] done synthesizing module 'Register_A_B' (10#1) [E:/vivadoproject/CPU_Design.srcs/sources_1/new/CPU_Design.v:303]
INFO: [Synth 8-6157] synthesizing module 'ALU' [E:/vivadoproject/CPU_Design.srcs/sources_1/new/CPU_Design.v:323]
	Parameter ADD bound to: 4'b0000 
	Parameter SLL bound to: 4'b0001 
	Parameter SLT bound to: 4'b0010 
	Parameter SLTU bound to: 4'b0011 
	Parameter XOR bound to: 4'b0100 
	Parameter SRL bound to: 4'b0101 
	Parameter OR bound to: 4'b0110 
	Parameter AND bound to: 4'b0111 
	Parameter SUB bound to: 4'b1000 
	Parameter SRA bound to: 4'b1101 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (11#1) [E:/vivadoproject/CPU_Design.srcs/sources_1/new/CPU_Design.v:323]
INFO: [Synth 8-6157] synthesizing module 'Register_F' [E:/vivadoproject/CPU_Design.srcs/sources_1/new/CPU_Design.v:402]
INFO: [Synth 8-6155] done synthesizing module 'Register_F' (12#1) [E:/vivadoproject/CPU_Design.srcs/sources_1/new/CPU_Design.v:402]
INFO: [Synth 8-6157] synthesizing module 'Div' [E:/vivadoproject/CPU_Design.srcs/sources_1/new/CPU_Design.v:421]
INFO: [Synth 8-6155] done synthesizing module 'Div' (13#1) [E:/vivadoproject/CPU_Design.srcs/sources_1/new/CPU_Design.v:421]
INFO: [Synth 8-6157] synthesizing module 'Display' [E:/vivadoproject/CPU_Design.srcs/sources_1/new/CPU_Design.v:445]
INFO: [Synth 8-6155] done synthesizing module 'Display' (14#1) [E:/vivadoproject/CPU_Design.srcs/sources_1/new/CPU_Design.v:445]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (15#1) [E:/vivadoproject/CPU_Design.srcs/sources_1/new/CPU_Design.v:492]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1013.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1013.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1013.113 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1013.113 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/vivadoproject/CPU_Design.srcs/sources_1/ip/ROM_B/ROM_B/ROM_B_in_context.xdc] for cell 'uut3'
Finished Parsing XDC File [e:/vivadoproject/CPU_Design.srcs/sources_1/ip/ROM_B/ROM_B/ROM_B_in_context.xdc] for cell 'uut3'
Parsing XDC File [E:/vivadoproject/CPU_Design.srcs/constrs_1/new/CPU_Design.xdc]
WARNING: [Vivado 12-507] No nets matched 'rst_n_IBUF'. [E:/vivadoproject/CPU_Design.srcs/constrs_1/new/CPU_Design.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'clk_IBUF'. [E:/vivadoproject/CPU_Design.srcs/constrs_1/new/CPU_Design.xdc:8]
Finished Parsing XDC File [E:/vivadoproject/CPU_Design.srcs/constrs_1/new/CPU_Design.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/vivadoproject/CPU_Design.srcs/constrs_1/new/CPU_Design.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/CPU_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/vivadoproject/CPU_Design.srcs/constrs_1/new/CPU_Design.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CPU_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CPU_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1013.113 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1013.113 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1013.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tlcsg324-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1013.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for uut3. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1013.113 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'ST_reg' in module 'CU'
WARNING: [Synth 8-327] inferring latch for variable 'I_fmt_reg' [E:/vivadoproject/CPU_Design.srcs/sources_1/new/CPU_Design.v:86]
WARNING: [Synth 8-327] inferring latch for variable 'IS_R_reg' [E:/vivadoproject/CPU_Design.srcs/sources_1/new/CPU_Design.v:132]
WARNING: [Synth 8-327] inferring latch for variable 'IS_IMM_reg' [E:/vivadoproject/CPU_Design.srcs/sources_1/new/CPU_Design.v:133]
WARNING: [Synth 8-327] inferring latch for variable 'IS_LUI_reg' [E:/vivadoproject/CPU_Design.srcs/sources_1/new/CPU_Design.v:134]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                              000 |                              000
                      S1 |                              001 |                              001
                      S6 |                              010 |                              110
                      S2 |                              011 |                              010
                      S5 |                              100 |                              101
                      S3 |                              101 |                              011
                      S4 |                              110 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ST_reg' using encoding 'sequential' in module 'CU'
WARNING: [Synth 8-327] inferring latch for variable 'imm32_reg' [E:/vivadoproject/CPU_Design.srcs/sources_1/new/CPU_Design.v:108]
WARNING: [Synth 8-327] inferring latch for variable 'res_F_reg' [E:/vivadoproject/CPU_Design.srcs/sources_1/new/CPU_Design.v:347]
WARNING: [Synth 8-327] inferring latch for variable 'F_reg' [E:/vivadoproject/CPU_Design.srcs/sources_1/new/CPU_Design.v:346]
WARNING: [Synth 8-327] inferring latch for variable 'CF_reg' [E:/vivadoproject/CPU_Design.srcs/sources_1/new/CPU_Design.v:390]
WARNING: [Synth 8-327] inferring latch for variable 'OF_reg' [E:/vivadoproject/CPU_Design.srcs/sources_1/new/CPU_Design.v:391]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg' [E:/vivadoproject/CPU_Design.srcs/sources_1/new/CPU_Design.v:621]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1013.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   33 Bit       Adders := 1     
	   3 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 2     
	   2 Input   26 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input     33 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 37    
	               26 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	   8 Input   32 Bit        Muxes := 2     
	   2 Input   26 Bit        Muxes := 2     
	   8 Input    8 Bit        Muxes := 1     
	   7 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   7 Input    4 Bit        Muxes := 1     
	  11 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	   7 Input    3 Bit        Muxes := 2     
	   8 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	  11 Input    1 Bit        Muxes := 2     
	   8 Input    1 Bit        Muxes := 2     
	   7 Input    1 Bit        Muxes := 7     
	   2 Input    1 Bit        Muxes := 34    
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1013.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1013.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1013.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1027.223 ; gain = 14.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1033.875 ; gain = 20.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1033.875 ; gain = 20.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1033.875 ; gain = 20.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1033.875 ; gain = 20.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1033.875 ; gain = 20.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1033.875 ; gain = 20.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ROM_B         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |ROM_B  |     1|
|2     |BUFG   |     5|
|3     |CARRY4 |    44|
|4     |LUT1   |     4|
|5     |LUT2   |    37|
|6     |LUT3   |   116|
|7     |LUT4   |    83|
|8     |LUT5   |   270|
|9     |LUT6   |  1048|
|10    |MUXF7  |   256|
|11    |FDCE   |   211|
|12    |FDPE   |     9|
|13    |FDRE   |   992|
|14    |LD     |   108|
|15    |IBUF   |     6|
|16    |OBUF   |    20|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1033.875 ; gain = 20.762
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1033.875 ; gain = 20.762
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1033.875 ; gain = 20.762
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1033.875 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 408 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1033.875 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 108 instances were transformed.
  LD => LDCE: 108 instances

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1033.875 ; gain = 20.762
INFO: [Common 17-1381] The checkpoint 'E:/vivadoproject/CPU_Design.runs/synth_1/CPU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CPU_utilization_synth.rpt -pb CPU_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jun 19 03:40:46 2021...
