Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Sep 27 18:40:04 2023
| Host         : ECEB-3022-16 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file slc3_sramtop_timing_summary_routed.rpt -pb slc3_sramtop_timing_summary_routed.pb -rpx slc3_sramtop_timing_summary_routed.rpx -warn_on_violation
| Design       : slc3_sramtop
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   43          
TIMING-20  Warning   Non-clocked latch               16          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (19)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: slc/state_controller/FSM_onehot_State_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: slc/state_controller/FSM_onehot_State_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.455        0.000                      0                  212        0.171        0.000                      0                  212        4.500        0.000                       0                   122  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
Clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk                 4.455        0.000                      0                  212        0.171        0.000                      0                  212        4.500        0.000                       0                   122  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        Clk                         
(none)                      Clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk
  To Clock:  Clk

Setup :            0  Failing Endpoints,  Worst Slack        4.455ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.455ns  (required time - arrival time)
  Source:                 instaRam/address_reg_rep[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 0.890ns (18.628%)  route 3.888ns (81.372%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.665ns = ( 14.665 - 10.000 ) 
    Source Clock Delay      (SCD):    4.909ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.541     4.909    instaRam/CLK
    SLICE_X56Y73         FDCE                                         r  instaRam/address_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDCE (Prop_fdce_C_Q)         0.518     5.427 r  instaRam/address_reg_rep[1]/Q
                         net (fo=48, routed)          1.907     7.334    instaRam/address[1]
    SLICE_X55Y79         LUT6 (Prop_lut6_I2_O)        0.124     7.458 r  instaRam/ram1_i_76/O
                         net (fo=1, routed)           0.402     7.860    instaRam/ram1_i_76_n_0
    SLICE_X55Y79         LUT5 (Prop_lut5_I0_O)        0.124     7.984 r  instaRam/ram1_i_40/O
                         net (fo=1, routed)           1.179     9.163    instaRam/ram1_i_40_n_0
    SLICE_X59Y77         LUT5 (Prop_lut5_I0_O)        0.124     9.287 r  instaRam/ram1_i_23/O
                         net (fo=1, routed)           0.399     9.687    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[5]
    RAMB18_X2Y30         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.468    14.665    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y30         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.249    14.914    
                         clock uncertainty           -0.035    14.879    
    RAMB18_X2Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[5])
                                                     -0.737    14.142    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.142    
                         arrival time                          -9.687    
  -------------------------------------------------------------------
                         slack                                  4.455    

Slack (MET) :             4.463ns  (required time - arrival time)
  Source:                 instaRam/address_reg_rep[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.770ns  (logic 0.890ns (18.657%)  route 3.880ns (81.343%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.665ns = ( 14.665 - 10.000 ) 
    Source Clock Delay      (SCD):    4.909ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.541     4.909    instaRam/CLK
    SLICE_X56Y73         FDCE                                         r  instaRam/address_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDCE (Prop_fdce_C_Q)         0.518     5.427 r  instaRam/address_reg_rep[2]/Q
                         net (fo=48, routed)          2.214     7.641    instaRam/address[2]
    SLICE_X57Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.765 r  instaRam/ram1_i_49/O
                         net (fo=1, routed)           0.670     8.436    instaRam/ram1_i_49_n_0
    SLICE_X57Y79         LUT5 (Prop_lut5_I0_O)        0.124     8.560 r  instaRam/ram1_i_31/O
                         net (fo=1, routed)           0.551     9.111    instaRam/ram1_i_31_n_0
    SLICE_X57Y77         LUT5 (Prop_lut5_I0_O)        0.124     9.235 r  instaRam/ram1_i_14/O
                         net (fo=1, routed)           0.444     9.679    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[14]
    RAMB18_X2Y30         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.468    14.665    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y30         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.249    14.914    
                         clock uncertainty           -0.035    14.879    
    RAMB18_X2Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[14])
                                                     -0.737    14.142    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.142    
                         arrival time                          -9.679    
  -------------------------------------------------------------------
                         slack                                  4.463    

Slack (MET) :             4.616ns  (required time - arrival time)
  Source:                 instaRam/address_reg_rep[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.617ns  (logic 0.890ns (19.276%)  route 3.727ns (80.724%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.665ns = ( 14.665 - 10.000 ) 
    Source Clock Delay      (SCD):    4.909ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.541     4.909    instaRam/CLK
    SLICE_X56Y73         FDCE                                         r  instaRam/address_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDCE (Prop_fdce_C_Q)         0.518     5.427 r  instaRam/address_reg_rep[2]/Q
                         net (fo=48, routed)          1.479     6.905    instaRam/address[2]
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.124     7.029 r  instaRam/ram1_i_67/O
                         net (fo=1, routed)           0.670     7.700    instaRam/ram1_i_67_n_0
    SLICE_X55Y76         LUT5 (Prop_lut5_I0_O)        0.124     7.824 r  instaRam/ram1_i_37/O
                         net (fo=1, routed)           1.041     8.865    instaRam/ram1_i_37_n_0
    SLICE_X60Y76         LUT5 (Prop_lut5_I0_O)        0.124     8.989 r  instaRam/ram1_i_20/O
                         net (fo=1, routed)           0.537     9.526    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[8]
    RAMB18_X2Y30         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.468    14.665    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y30         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.249    14.914    
                         clock uncertainty           -0.035    14.879    
    RAMB18_X2Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[8])
                                                     -0.737    14.142    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.142    
                         arrival time                          -9.526    
  -------------------------------------------------------------------
                         slack                                  4.616    

Slack (MET) :             4.684ns  (required time - arrival time)
  Source:                 instaRam/address_reg_rep[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.549ns  (logic 0.890ns (19.564%)  route 3.659ns (80.436%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.665ns = ( 14.665 - 10.000 ) 
    Source Clock Delay      (SCD):    4.909ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.541     4.909    instaRam/CLK
    SLICE_X56Y73         FDCE                                         r  instaRam/address_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDCE (Prop_fdce_C_Q)         0.518     5.427 r  instaRam/address_reg_rep[2]/Q
                         net (fo=48, routed)          1.824     7.251    instaRam/address[2]
    SLICE_X56Y78         LUT6 (Prop_lut6_I0_O)        0.124     7.375 r  instaRam/ram1_i_73/O
                         net (fo=1, routed)           0.689     8.064    instaRam/ram1_i_73_n_0
    SLICE_X56Y78         LUT5 (Prop_lut5_I0_O)        0.124     8.188 r  instaRam/ram1_i_39/O
                         net (fo=1, routed)           0.529     8.717    instaRam/ram1_i_39_n_0
    SLICE_X59Y77         LUT5 (Prop_lut5_I0_O)        0.124     8.841 r  instaRam/ram1_i_22/O
                         net (fo=1, routed)           0.617     9.458    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB18_X2Y30         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.468    14.665    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y30         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.249    14.914    
                         clock uncertainty           -0.035    14.879    
    RAMB18_X2Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.737    14.142    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.142    
                         arrival time                          -9.458    
  -------------------------------------------------------------------
                         slack                                  4.684    

Slack (MET) :             4.692ns  (required time - arrival time)
  Source:                 instaRam/address_reg_rep[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.541ns  (logic 0.890ns (19.600%)  route 3.651ns (80.400%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.665ns = ( 14.665 - 10.000 ) 
    Source Clock Delay      (SCD):    4.909ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.541     4.909    instaRam/CLK
    SLICE_X56Y73         FDCE                                         r  instaRam/address_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDCE (Prop_fdce_C_Q)         0.518     5.427 r  instaRam/address_reg_rep[1]/Q
                         net (fo=48, routed)          1.772     7.199    instaRam/address[1]
    SLICE_X54Y78         LUT6 (Prop_lut6_I3_O)        0.124     7.323 r  instaRam/ram1_i_52/O
                         net (fo=1, routed)           0.689     8.013    instaRam/ram1_i_52_n_0
    SLICE_X54Y78         LUT5 (Prop_lut5_I0_O)        0.124     8.137 r  instaRam/ram1_i_32/O
                         net (fo=1, routed)           0.662     8.799    instaRam/ram1_i_32_n_0
    SLICE_X61Y76         LUT5 (Prop_lut5_I0_O)        0.124     8.923 r  instaRam/ram1_i_15/O
                         net (fo=1, routed)           0.527     9.450    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[13]
    RAMB18_X2Y30         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.468    14.665    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y30         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.249    14.914    
                         clock uncertainty           -0.035    14.879    
    RAMB18_X2Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[13])
                                                     -0.737    14.142    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.142    
                         arrival time                          -9.450    
  -------------------------------------------------------------------
                         slack                                  4.692    

Slack (MET) :             4.736ns  (required time - arrival time)
  Source:                 instaRam/address_reg_rep[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.497ns  (logic 0.890ns (19.793%)  route 3.607ns (80.207%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.665ns = ( 14.665 - 10.000 ) 
    Source Clock Delay      (SCD):    4.909ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.541     4.909    instaRam/CLK
    SLICE_X56Y73         FDCE                                         r  instaRam/address_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDCE (Prop_fdce_C_Q)         0.518     5.427 r  instaRam/address_reg_rep[2]/Q
                         net (fo=48, routed)          1.834     7.261    instaRam/address[2]
    SLICE_X55Y78         LUT6 (Prop_lut6_I0_O)        0.124     7.385 r  instaRam/ram1_i_81/O
                         net (fo=1, routed)           0.433     7.818    instaRam/ram1_i_81_n_0
    SLICE_X55Y78         LUT5 (Prop_lut5_I4_O)        0.124     7.942 r  instaRam/ram1_i_41/O
                         net (fo=1, routed)           0.814     8.756    instaRam/ram1_i_41_n_0
    SLICE_X60Y76         LUT5 (Prop_lut5_I0_O)        0.124     8.880 r  instaRam/ram1_i_24/O
                         net (fo=1, routed)           0.525     9.405    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB18_X2Y30         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.468    14.665    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y30         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.249    14.914    
                         clock uncertainty           -0.035    14.879    
    RAMB18_X2Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.737    14.142    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.142    
                         arrival time                          -9.405    
  -------------------------------------------------------------------
                         slack                                  4.736    

Slack (MET) :             4.802ns  (required time - arrival time)
  Source:                 instaRam/address_reg_rep[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.431ns  (logic 0.890ns (20.087%)  route 3.541ns (79.913%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.665ns = ( 14.665 - 10.000 ) 
    Source Clock Delay      (SCD):    4.909ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.541     4.909    instaRam/CLK
    SLICE_X56Y73         FDCE                                         r  instaRam/address_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDCE (Prop_fdce_C_Q)         0.518     5.427 r  instaRam/address_reg_rep[2]/Q
                         net (fo=48, routed)          2.010     7.437    instaRam/address[2]
    SLICE_X56Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.561 r  instaRam/ram1_i_70/O
                         net (fo=1, routed)           0.689     8.251    instaRam/ram1_i_70_n_0
    SLICE_X56Y79         LUT5 (Prop_lut5_I0_O)        0.124     8.375 r  instaRam/ram1_i_38/O
                         net (fo=1, routed)           0.403     8.778    instaRam/ram1_i_38_n_0
    SLICE_X57Y77         LUT5 (Prop_lut5_I0_O)        0.124     8.902 r  instaRam/ram1_i_21/O
                         net (fo=1, routed)           0.438     9.339    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB18_X2Y30         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.468    14.665    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y30         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.249    14.914    
                         clock uncertainty           -0.035    14.879    
    RAMB18_X2Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[7])
                                                     -0.737    14.142    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.142    
                         arrival time                          -9.339    
  -------------------------------------------------------------------
                         slack                                  4.802    

Slack (MET) :             4.814ns  (required time - arrival time)
  Source:                 instaRam/address_reg_rep[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.419ns  (logic 0.890ns (20.141%)  route 3.529ns (79.859%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.665ns = ( 14.665 - 10.000 ) 
    Source Clock Delay      (SCD):    4.909ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.541     4.909    instaRam/CLK
    SLICE_X56Y73         FDCE                                         r  instaRam/address_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDCE (Prop_fdce_C_Q)         0.518     5.427 r  instaRam/address_reg_rep[2]/Q
                         net (fo=48, routed)          1.494     6.920    instaRam/address[2]
    SLICE_X54Y76         LUT6 (Prop_lut6_I0_O)        0.124     7.044 r  instaRam/ram1_i_61/O
                         net (fo=1, routed)           0.689     7.734    instaRam/ram1_i_61_n_0
    SLICE_X54Y76         LUT5 (Prop_lut5_I0_O)        0.124     7.858 r  instaRam/ram1_i_35/O
                         net (fo=1, routed)           0.815     8.673    instaRam/ram1_i_35_n_0
    SLICE_X58Y75         LUT5 (Prop_lut5_I0_O)        0.124     8.797 r  instaRam/ram1_i_18/O
                         net (fo=1, routed)           0.531     9.328    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[10]
    RAMB18_X2Y30         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.468    14.665    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y30         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.249    14.914    
                         clock uncertainty           -0.035    14.879    
    RAMB18_X2Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[10])
                                                     -0.737    14.142    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.142    
                         arrival time                          -9.328    
  -------------------------------------------------------------------
                         slack                                  4.814    

Slack (MET) :             4.927ns  (required time - arrival time)
  Source:                 instaRam/address_reg_rep[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.306ns  (logic 0.890ns (20.668%)  route 3.416ns (79.332%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.665ns = ( 14.665 - 10.000 ) 
    Source Clock Delay      (SCD):    4.909ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.541     4.909    instaRam/CLK
    SLICE_X56Y73         FDCE                                         r  instaRam/address_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDCE (Prop_fdce_C_Q)         0.518     5.427 r  instaRam/address_reg_rep[2]/Q
                         net (fo=48, routed)          1.789     7.216    instaRam/address[2]
    SLICE_X56Y77         LUT6 (Prop_lut6_I0_O)        0.124     7.340 r  instaRam/ram1_i_55/O
                         net (fo=1, routed)           0.689     8.029    instaRam/ram1_i_55_n_0
    SLICE_X56Y77         LUT5 (Prop_lut5_I0_O)        0.124     8.153 r  instaRam/ram1_i_33/O
                         net (fo=1, routed)           0.500     8.653    instaRam/ram1_i_33_n_0
    SLICE_X57Y77         LUT5 (Prop_lut5_I0_O)        0.124     8.777 r  instaRam/ram1_i_16/O
                         net (fo=1, routed)           0.438     9.215    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[12]
    RAMB18_X2Y30         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.468    14.665    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y30         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.249    14.914    
                         clock uncertainty           -0.035    14.879    
    RAMB18_X2Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[12])
                                                     -0.737    14.142    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.142    
                         arrival time                          -9.215    
  -------------------------------------------------------------------
                         slack                                  4.927    

Slack (MET) :             4.945ns  (required time - arrival time)
  Source:                 instaRam/address_reg_rep[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.288ns  (logic 0.890ns (20.754%)  route 3.398ns (79.246%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.665ns = ( 14.665 - 10.000 ) 
    Source Clock Delay      (SCD):    4.909ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.541     4.909    instaRam/CLK
    SLICE_X56Y73         FDCE                                         r  instaRam/address_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDCE (Prop_fdce_C_Q)         0.518     5.427 r  instaRam/address_reg_rep[2]/Q
                         net (fo=48, routed)          1.805     7.232    instaRam/address[2]
    SLICE_X57Y78         LUT6 (Prop_lut6_I0_O)        0.124     7.356 r  instaRam/ram1_i_46/O
                         net (fo=1, routed)           0.670     8.026    instaRam/ram1_i_46_n_0
    SLICE_X57Y78         LUT5 (Prop_lut5_I0_O)        0.124     8.150 r  instaRam/ram1_i_29/O
                         net (fo=1, routed)           0.531     8.681    instaRam/ram1_i_29_n_0
    SLICE_X58Y77         LUT5 (Prop_lut5_I0_O)        0.124     8.805 r  instaRam/ram1_i_13/O
                         net (fo=1, routed)           0.392     9.197    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[15]
    RAMB18_X2Y30         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.468    14.665    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y30         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.249    14.914    
                         clock uncertainty           -0.035    14.879    
    RAMB18_X2Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[15])
                                                     -0.737    14.142    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.142    
                         arrival time                          -9.197    
  -------------------------------------------------------------------
                         slack                                  4.945    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 slc/MDR_register/Dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.209ns (40.469%)  route 0.307ns (59.531%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.288ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.582     1.619    slc/MDR_register/CLK
    SLICE_X60Y77         FDRE                                         r  slc/MDR_register/Dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y77         FDRE (Prop_fdre_C_Q)         0.164     1.783 r  slc/MDR_register/Dout_reg[5]/Q
                         net (fo=2, routed)           0.107     1.891    instaRam/Q[5]
    SLICE_X59Y77         LUT5 (Prop_lut5_I4_O)        0.045     1.936 r  instaRam/ram1_i_23/O
                         net (fo=1, routed)           0.200     2.136    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[5]
    RAMB18_X2Y30         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.865     2.288    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y30         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.619     1.669    
    RAMB18_X2Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.296     1.965    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 instaRam/address_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instaRam/address_reg_rep[6]/D
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.252ns (79.170%)  route 0.066ns (20.830%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.638ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.553     1.590    instaRam/CLK
    SLICE_X57Y74         FDCE                                         r  instaRam/address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDCE (Prop_fdce_C_Q)         0.141     1.731 r  instaRam/address_reg[6]/Q
                         net (fo=4, routed)           0.066     1.798    instaRam/init_ADDR[6]
    SLICE_X56Y74         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.909 r  instaRam/address_reg_rep[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.909    instaRam/address_reg_rep[7]_i_1_n_6
    SLICE_X56Y74         FDCE                                         r  instaRam/address_reg_rep[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.818     2.241    instaRam/CLK
    SLICE_X56Y74         FDCE                                         r  instaRam/address_reg_rep[6]/C
                         clock pessimism             -0.638     1.603    
    SLICE_X56Y74         FDCE (Hold_fdce_C_D)         0.134     1.737    instaRam/address_reg_rep[6]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 instaRam/address_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instaRam/address_reg_rep[2]/D
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.252ns (76.263%)  route 0.078ns (23.737%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.638ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.554     1.591    instaRam/CLK
    SLICE_X57Y73         FDCE                                         r  instaRam/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y73         FDCE (Prop_fdce_C_Q)         0.141     1.732 r  instaRam/address_reg[2]/Q
                         net (fo=4, routed)           0.078     1.811    instaRam/init_ADDR[2]
    SLICE_X56Y73         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.922 r  instaRam/address_reg_rep[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.922    instaRam/address_reg_rep[4]_i_1_n_6
    SLICE_X56Y73         FDCE                                         r  instaRam/address_reg_rep[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.819     2.242    instaRam/CLK
    SLICE_X56Y73         FDCE                                         r  instaRam/address_reg_rep[2]/C
                         clock pessimism             -0.638     1.604    
    SLICE_X56Y73         FDCE (Hold_fdce_C_D)         0.134     1.738    instaRam/address_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 instaRam/address_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instaRam/address_reg_rep[4]/D
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.250ns (65.359%)  route 0.133ns (34.641%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.638ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.553     1.590    instaRam/CLK
    SLICE_X57Y74         FDCE                                         r  instaRam/address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDCE (Prop_fdce_C_Q)         0.141     1.731 r  instaRam/address_reg[4]/Q
                         net (fo=4, routed)           0.133     1.864    instaRam/init_ADDR[4]
    SLICE_X56Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.973 r  instaRam/address_reg_rep[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.973    instaRam/address_reg_rep[4]_i_1_n_4
    SLICE_X56Y73         FDCE                                         r  instaRam/address_reg_rep[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.819     2.242    instaRam/CLK
    SLICE_X56Y73         FDCE                                         r  instaRam/address_reg_rep[4]/C
                         clock pessimism             -0.638     1.604    
    SLICE_X56Y73         FDCE (Hold_fdce_C_D)         0.134     1.738    instaRam/address_reg_rep[4]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 instaRam/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.209ns (35.072%)  route 0.387ns (64.928%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.288ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.638ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.554     1.591    instaRam/CLK
    SLICE_X56Y76         FDCE                                         r  instaRam/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y76         FDCE (Prop_fdce_C_Q)         0.164     1.755 r  instaRam/FSM_sequential_state_reg[0]/Q
                         net (fo=30, routed)          0.281     2.036    instaRam/state[0]
    SLICE_X56Y75         LUT5 (Prop_lut5_I2_O)        0.045     2.081 r  instaRam/ram1_i_17/O
                         net (fo=1, routed)           0.106     2.187    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[11]
    RAMB18_X2Y30         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.865     2.288    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y30         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.638     1.650    
    RAMB18_X2Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[11])
                                                      0.296     1.946    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 instaRam/address_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instaRam/address_reg_rep[7]/D
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.251ns (64.417%)  route 0.139ns (35.583%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.638ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.553     1.590    instaRam/CLK
    SLICE_X57Y74         FDCE                                         r  instaRam/address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDCE (Prop_fdce_C_Q)         0.141     1.731 r  instaRam/address_reg[7]/Q
                         net (fo=4, routed)           0.139     1.870    instaRam/init_ADDR[7]
    SLICE_X56Y74         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.980 r  instaRam/address_reg_rep[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.980    instaRam/address_reg_rep[7]_i_1_n_5
    SLICE_X56Y74         FDCE                                         r  instaRam/address_reg_rep[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.818     2.241    instaRam/CLK
    SLICE_X56Y74         FDCE                                         r  instaRam/address_reg_rep[7]/C
                         clock pessimism             -0.638     1.603    
    SLICE_X56Y74         FDCE (Hold_fdce_C_D)         0.134     1.737    instaRam/address_reg_rep[7]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 instaRam/address_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instaRam/address_reg_rep[3]/D
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.251ns (64.417%)  route 0.139ns (35.583%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.638ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.554     1.591    instaRam/CLK
    SLICE_X57Y73         FDCE                                         r  instaRam/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y73         FDCE (Prop_fdce_C_Q)         0.141     1.732 r  instaRam/address_reg[3]/Q
                         net (fo=4, routed)           0.139     1.871    instaRam/init_ADDR[3]
    SLICE_X56Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.981 r  instaRam/address_reg_rep[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.981    instaRam/address_reg_rep[4]_i_1_n_5
    SLICE_X56Y73         FDCE                                         r  instaRam/address_reg_rep[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.819     2.242    instaRam/CLK
    SLICE_X56Y73         FDCE                                         r  instaRam/address_reg_rep[3]/C
                         clock pessimism             -0.638     1.604    
    SLICE_X56Y73         FDCE (Hold_fdce_C_D)         0.134     1.738    instaRam/address_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 slc/state_controller/FSM_onehot_State_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/state_controller/FSM_onehot_State_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.988%)  route 0.180ns (56.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.640ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.583     1.620    slc/state_controller/CLK
    SLICE_X65Y77         FDRE                                         r  slc/state_controller/FSM_onehot_State_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.141     1.761 r  slc/state_controller/FSM_onehot_State_reg[3]/Q
                         net (fo=4, routed)           0.180     1.941    slc/state_controller/FSM_onehot_State_reg_n_0_[3]
    SLICE_X64Y77         FDRE                                         r  slc/state_controller/FSM_onehot_State_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.850     2.273    slc/state_controller/CLK
    SLICE_X64Y77         FDRE                                         r  slc/state_controller/FSM_onehot_State_reg[4]/C
                         clock pessimism             -0.640     1.633    
    SLICE_X64Y77         FDRE (Hold_fdre_C_D)         0.059     1.692    slc/state_controller/FSM_onehot_State_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slc/HexA/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/HexA/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.583     1.620    slc/HexA/CLK
    SLICE_X63Y72         FDRE                                         r  slc/HexA/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y72         FDRE (Prop_fdre_C_Q)         0.141     1.761 r  slc/HexA/counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.870    slc/HexA/counter_reg_n_0_[11]
    SLICE_X63Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.978 r  slc/HexA/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.978    slc/HexA/counter_reg[8]_i_1_n_4
    SLICE_X63Y72         FDRE                                         r  slc/HexA/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.850     2.273    slc/HexA/CLK
    SLICE_X63Y72         FDRE                                         r  slc/HexA/counter_reg[11]/C
                         clock pessimism             -0.653     1.620    
    SLICE_X63Y72         FDRE (Hold_fdre_C_D)         0.105     1.725    slc/HexA/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slc/HexA/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/HexA/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.584     1.621    slc/HexA/CLK
    SLICE_X63Y70         FDRE                                         r  slc/HexA/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.141     1.762 r  slc/HexA/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.871    slc/HexA/counter_reg_n_0_[3]
    SLICE_X63Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.979 r  slc/HexA/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.979    slc/HexA/counter_reg[0]_i_1_n_4
    SLICE_X63Y70         FDRE                                         r  slc/HexA/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.852     2.275    slc/HexA/CLK
    SLICE_X63Y70         FDRE                                         r  slc/HexA/counter_reg[3]/C
                         clock pessimism             -0.654     1.621    
    SLICE_X63Y70         FDRE (Hold_fdre_C_D)         0.105     1.726    slc/HexA/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y30   ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y30   ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y72   button_sync[0]/q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y73   button_sync[1]/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X56Y76   instaRam/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X58Y77   instaRam/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X57Y73   instaRam/address_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X57Y75   instaRam/address_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X57Y75   instaRam/address_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y72   button_sync[0]/q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y72   button_sync[0]/q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y73   button_sync[1]/q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y73   button_sync[1]/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y76   instaRam/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y76   instaRam/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y77   instaRam/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y77   instaRam/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y73   instaRam/address_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y73   instaRam/address_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y72   button_sync[0]/q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y72   button_sync[0]/q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y73   button_sync[1]/q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y73   button_sync[1]/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y76   instaRam/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y76   instaRam/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y77   instaRam/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y77   instaRam/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y73   instaRam/address_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y73   instaRam/address_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.288ns  (logic 4.356ns (46.903%)  route 4.931ns (53.097%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=135, routed)         2.822     4.138    slc/IR_register/Reset_IBUF
    SLICE_X62Y78         LUT4 (Prop_lut4_I0_O)        0.124     4.262 r  slc/IR_register/hex_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.109     6.372    hex_seg_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         2.916     9.288 r  hex_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.288    hex_seg[4]
    D7                                                                r  hex_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.204ns  (logic 4.340ns (47.158%)  route 4.863ns (52.842%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=135, routed)         2.802     4.118    slc/IR_register/Reset_IBUF
    SLICE_X64Y78         LUT4 (Prop_lut4_I0_O)        0.124     4.242 r  slc/IR_register/hex_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.062     6.304    hex_seg_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         2.900     9.204 r  hex_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.204    hex_seg[0]
    E6                                                                r  hex_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.095ns  (logic 4.345ns (47.773%)  route 4.750ns (52.227%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=135, routed)         2.696     4.012    slc/IR_register/Reset_IBUF
    SLICE_X64Y78         LUT4 (Prop_lut4_I0_O)        0.124     4.136 r  slc/IR_register/hex_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.055     6.191    hex_seg_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         2.905     9.095 r  hex_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.095    hex_seg[5]
    D6                                                                r  hex_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.031ns  (logic 4.355ns (48.223%)  route 4.676ns (51.777%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=135, routed)         2.640     3.957    slc/IR_register/Reset_IBUF
    SLICE_X62Y78         LUT4 (Prop_lut4_I0_O)        0.124     4.081 r  slc/IR_register/hex_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.036     6.116    hex_seg_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         2.914     9.031 r  hex_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.031    hex_seg[6]
    C4                                                                r  hex_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.969ns  (logic 4.348ns (48.478%)  route 4.621ns (51.522%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=135, routed)         2.366     3.682    slc/IR_register/Reset_IBUF
    SLICE_X64Y77         LUT4 (Prop_lut4_I0_O)        0.124     3.806 r  slc/IR_register/hex_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.255     6.062    hex_seg_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         2.908     8.969 r  hex_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.969    hex_seg[3]
    C5                                                                r  hex_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_segB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.756ns  (logic 4.346ns (49.634%)  route 4.410ns (50.366%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=135, routed)         2.353     3.670    slc/PC_register/Reset_IBUF
    SLICE_X62Y76         LUT4 (Prop_lut4_I0_O)        0.124     3.794 r  slc/PC_register/hex_segB_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.057     5.851    hex_segB_OBUF[6]
    E5                   OBUF (Prop_obuf_I_O)         2.906     8.756 r  hex_segB_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.756    hex_segB[6]
    E5                                                                r  hex_segB[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_segB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.755ns  (logic 4.338ns (49.546%)  route 4.417ns (50.454%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=135, routed)         2.010     3.326    slc/PC_register/Reset_IBUF
    SLICE_X62Y73         LUT4 (Prop_lut4_I0_O)        0.124     3.450 r  slc/PC_register/hex_segB_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.408     5.858    hex_segB_OBUF[3]
    H4                   OBUF (Prop_obuf_I_O)         2.898     8.755 r  hex_segB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.755    hex_segB[3]
    H4                                                                r  hex_segB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.739ns  (logic 4.358ns (49.867%)  route 4.381ns (50.133%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=135, routed)         2.500     3.816    slc/IR_register/Reset_IBUF
    SLICE_X65Y78         LUT4 (Prop_lut4_I0_O)        0.124     3.940 r  slc/IR_register/hex_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.881     5.821    hex_seg_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         2.917     8.739 r  hex_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.739    hex_seg[1]
    B4                                                                r  hex_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_grid[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.729ns  (logic 4.576ns (52.418%)  route 4.154ns (47.582%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=135, routed)         1.704     3.020    slc/HexA/Reset_IBUF
    SLICE_X64Y72         LUT3 (Prop_lut3_I2_O)        0.148     3.168 r  slc/HexA/hex_grid_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           2.450     5.618    hex_gridB_OBUF[0]
    G6                   OBUF (Prop_obuf_I_O)         3.111     8.729 r  hex_grid_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.729    hex_grid[0]
    G6                                                                r  hex_grid[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_grid[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.623ns  (logic 4.341ns (50.342%)  route 4.282ns (49.658%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=135, routed)         1.704     3.020    slc/HexA/Reset_IBUF
    SLICE_X64Y72         LUT3 (Prop_lut3_I1_O)        0.124     3.144 r  slc/HexA/hex_grid_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.578     5.723    hex_gridB_OBUF[1]
    H6                   OBUF (Prop_obuf_I_O)         2.900     8.623 r  hex_grid_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.623    hex_grid[1]
    H6                                                                r  hex_grid[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_gridB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.653ns  (logic 1.603ns (60.422%)  route 1.050ns (39.578%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=135, routed)         0.616     1.009    slc/HexA/Reset_IBUF
    SLICE_X64Y72         LUT3 (Prop_lut3_I2_O)        0.045     1.054 r  slc/HexA/hex_grid_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.434     1.489    hex_gridB_OBUF[2]
    F5                   OBUF (Prop_obuf_I_O)         1.164     2.653 r  hex_gridB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.653    hex_gridB[2]
    F5                                                                r  hex_gridB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_segB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.697ns  (logic 1.621ns (60.111%)  route 1.076ns (39.889%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=135, routed)         0.695     1.089    slc/PC_register/Reset_IBUF
    SLICE_X64Y73         LUT4 (Prop_lut4_I0_O)        0.045     1.134 r  slc/PC_register/hex_segB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.380     1.514    hex_segB_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         1.182     2.697 r  hex_segB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.697    hex_segB[0]
    F3                                                                r  hex_segB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_gridB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.703ns  (logic 1.623ns (60.058%)  route 1.080ns (39.942%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=135, routed)         0.688     1.081    slc/HexA/Reset_IBUF
    SLICE_X64Y72         LUT3 (Prop_lut3_I1_O)        0.045     1.126 r  slc/HexA/hex_grid_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.392     1.518    hex_gridB_OBUF[1]
    E3                   OBUF (Prop_obuf_I_O)         1.185     2.703 r  hex_gridB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.703    hex_gridB[1]
    E3                                                                r  hex_gridB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_gridB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.708ns  (logic 1.679ns (61.997%)  route 1.029ns (38.003%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=135, routed)         0.688     1.081    slc/HexA/Reset_IBUF
    SLICE_X64Y72         LUT3 (Prop_lut3_I2_O)        0.043     1.124 r  slc/HexA/hex_grid_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.342     1.466    hex_gridB_OBUF[0]
    E4                   OBUF (Prop_obuf_I_O)         1.243     2.708 r  hex_gridB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.708    hex_gridB[0]
    E4                                                                r  hex_gridB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_grid[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.718ns  (logic 1.614ns (59.371%)  route 1.104ns (40.629%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=135, routed)         0.616     1.009    slc/HexA/Reset_IBUF
    SLICE_X64Y72         LUT3 (Prop_lut3_I2_O)        0.045     1.054 r  slc/HexA/hex_grid_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.489     1.543    hex_gridB_OBUF[2]
    C3                   OBUF (Prop_obuf_I_O)         1.175     2.718 r  hex_grid_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.718    hex_grid[2]
    C3                                                                r  hex_grid[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_segB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.808ns  (logic 1.581ns (56.320%)  route 1.226ns (43.680%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=135, routed)         0.715     1.109    slc/PC_register/Reset_IBUF
    SLICE_X60Y73         LUT4 (Prop_lut4_I0_O)        0.045     1.154 r  slc/PC_register/hex_segB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.511     1.665    hex_segB_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         1.143     2.808 r  hex_segB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.808    hex_segB[2]
    J3                                                                r  hex_segB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_gridB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.852ns  (logic 1.678ns (58.846%)  route 1.174ns (41.154%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=135, routed)         0.616     1.009    slc/HexA/Reset_IBUF
    SLICE_X64Y72         LUT3 (Prop_lut3_I0_O)        0.048     1.057 r  slc/HexA/hex_grid_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.558     1.615    hex_gridB_OBUF[3]
    H5                   OBUF (Prop_obuf_I_O)         1.237     2.852 r  hex_gridB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.852    hex_gridB[3]
    H5                                                                r  hex_gridB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_grid[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.865ns  (logic 1.695ns (59.161%)  route 1.170ns (40.839%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=135, routed)         0.616     1.009    slc/HexA/Reset_IBUF
    SLICE_X64Y72         LUT3 (Prop_lut3_I0_O)        0.048     1.057 r  slc/HexA/hex_grid_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.554     1.612    hex_gridB_OBUF[3]
    B3                   OBUF (Prop_obuf_I_O)         1.253     2.865 r  hex_grid_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.865    hex_grid[3]
    B3                                                                r  hex_grid[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_segB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.882ns  (logic 1.604ns (55.653%)  route 1.278ns (44.347%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=135, routed)         0.771     1.165    slc/PC_register/Reset_IBUF
    SLICE_X64Y73         LUT4 (Prop_lut4_I0_O)        0.045     1.210 r  slc/PC_register/hex_segB_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.507     1.717    hex_segB_OBUF[5]
    H3                   OBUF (Prop_obuf_I_O)         1.165     2.882 r  hex_segB_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.882    hex_segB[5]
    H3                                                                r  hex_segB[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_segB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.889ns  (logic 1.617ns (55.985%)  route 1.271ns (44.015%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=135, routed)         0.895     1.289    slc/PC_register/Reset_IBUF
    SLICE_X62Y74         LUT4 (Prop_lut4_I0_O)        0.045     1.334 r  slc/PC_register/hex_segB_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.376     1.710    hex_segB_OBUF[4]
    F4                   OBUF (Prop_obuf_I_O)         1.179     2.889 r  hex_segB_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.889    hex_segB[4]
    F4                                                                r  hex_segB[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Clk
  To Clock:  

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slc/PC_register/Dout_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.863ns  (logic 3.965ns (44.740%)  route 4.897ns (55.260%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.605     4.973    slc/PC_register/CLK
    SLICE_X59Y75         FDRE                                         r  slc/PC_register/Dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y75         FDRE (Prop_fdre_C_Q)         0.456     5.429 r  slc/PC_register/Dout_reg[14]/Q
                         net (fo=9, routed)           1.049     6.477    slc/PC_register/PC[14]
    SLICE_X60Y74         LUT4 (Prop_lut4_I1_O)        0.153     6.630 f  slc/PC_register/hex_segB_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.692     7.323    slc/PC_register/hex_segB_OBUF[5]_inst_i_4_n_0
    SLICE_X60Y74         LUT6 (Prop_lut6_I5_O)        0.331     7.654 r  slc/PC_register/hex_segB_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           1.080     8.734    slc/PC_register/hex_segB_OBUF[5]_inst_i_2_n_0
    SLICE_X64Y73         LUT4 (Prop_lut4_I1_O)        0.124     8.858 r  slc/PC_register/hex_segB_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.077    10.934    hex_segB_OBUF[5]
    H3                   OBUF (Prop_obuf_I_O)         2.901    13.835 r  hex_segB_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.835    hex_segB[5]
    H3                                                                r  hex_segB[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/PC_register/Dout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.798ns  (logic 3.959ns (44.994%)  route 4.839ns (55.006%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.605     4.973    slc/PC_register/CLK
    SLICE_X59Y74         FDRE                                         r  slc/PC_register/Dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDRE (Prop_fdre_C_Q)         0.456     5.429 r  slc/PC_register/Dout_reg[9]/Q
                         net (fo=9, routed)           0.979     6.408    slc/PC_register/PC[9]
    SLICE_X61Y74         LUT4 (Prop_lut4_I2_O)        0.154     6.562 f  slc/PC_register/hex_segB_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.811     7.372    slc/PC_register/hex_segB_OBUF[3]_inst_i_5_n_0
    SLICE_X61Y73         LUT6 (Prop_lut6_I5_O)        0.327     7.699 r  slc/PC_register/hex_segB_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.642     8.342    slc/PC_register/hex_segB_OBUF[3]_inst_i_3_n_0
    SLICE_X62Y73         LUT4 (Prop_lut4_I3_O)        0.124     8.466 r  slc/PC_register/hex_segB_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.408    10.873    hex_segB_OBUF[3]
    H4                   OBUF (Prop_obuf_I_O)         2.898    13.771 r  hex_segB_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.771    hex_segB[3]
    H4                                                                r  hex_segB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/PC_register/Dout_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.670ns  (logic 3.958ns (45.646%)  route 4.713ns (54.354%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.605     4.973    slc/PC_register/CLK
    SLICE_X59Y75         FDRE                                         r  slc/PC_register/Dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y75         FDRE (Prop_fdre_C_Q)         0.456     5.429 r  slc/PC_register/Dout_reg[13]/Q
                         net (fo=9, routed)           0.832     6.261    slc/PC_register/PC[13]
    SLICE_X61Y75         LUT4 (Prop_lut4_I1_O)        0.152     6.413 f  slc/PC_register/hex_segB_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           1.198     7.611    slc/PC_register/hex_segB_OBUF[1]_inst_i_4_n_0
    SLICE_X62Y73         LUT6 (Prop_lut6_I5_O)        0.326     7.937 r  slc/PC_register/hex_segB_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.669     8.606    slc/PC_register/hex_segB_OBUF[1]_inst_i_2_n_0
    SLICE_X62Y73         LUT4 (Prop_lut4_I1_O)        0.124     8.730 r  slc/PC_register/hex_segB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.014    10.743    hex_segB_OBUF[1]
    G5                   OBUF (Prop_obuf_I_O)         2.900    13.643 r  hex_segB_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.643    hex_segB[1]
    G5                                                                r  hex_segB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/IR_register/Dout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.490ns  (logic 3.966ns (46.709%)  route 4.525ns (53.291%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.608     4.976    slc/IR_register/CLK
    SLICE_X63Y76         FDRE                                         r  slc/IR_register/Dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDRE (Prop_fdre_C_Q)         0.456     5.432 r  slc/IR_register/Dout_reg[11]/Q
                         net (fo=7, routed)           0.668     6.100    slc/IR_register/Dout_reg_n_0_[11]
    SLICE_X63Y76         LUT4 (Prop_lut4_I0_O)        0.152     6.252 f  slc/IR_register/hex_seg_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.806     7.058    slc/IR_register/hex_seg_OBUF[3]_inst_i_5_n_0
    SLICE_X64Y76         LUT6 (Prop_lut6_I5_O)        0.326     7.384 r  slc/IR_register/hex_seg_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.795     8.179    slc/IR_register/hex_seg_OBUF[3]_inst_i_3_n_0
    SLICE_X64Y77         LUT4 (Prop_lut4_I3_O)        0.124     8.303 r  slc/IR_register/hex_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.255    10.558    hex_seg_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         2.908    13.466 r  hex_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.466    hex_seg[3]
    C5                                                                r  hex_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.468ns  (logic 3.604ns (42.558%)  route 4.864ns (57.442%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.606     4.974    slc/HexA/CLK
    SLICE_X63Y74         FDRE                                         r  slc/HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDRE (Prop_fdre_C_Q)         0.456     5.430 r  slc/HexA/counter_reg[16]/Q
                         net (fo=33, routed)          2.132     7.562    slc/IR_register/p_0_in[1]
    SLICE_X64Y78         LUT6 (Prop_lut6_I4_O)        0.124     7.686 r  slc/IR_register/hex_seg_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.670     8.356    slc/IR_register/hex_seg_OBUF[0]_inst_i_3_n_0
    SLICE_X64Y78         LUT4 (Prop_lut4_I3_O)        0.124     8.480 r  slc/IR_register/hex_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.062    10.542    hex_seg_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         2.900    13.442 r  hex_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.442    hex_seg[0]
    E6                                                                r  hex_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/PC_register/Dout_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.386ns  (logic 3.734ns (44.519%)  route 4.653ns (55.481%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.605     4.973    slc/PC_register/CLK
    SLICE_X59Y75         FDRE                                         r  slc/PC_register/Dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y75         FDRE (Prop_fdre_C_Q)         0.456     5.429 r  slc/PC_register/Dout_reg[14]/Q
                         net (fo=9, routed)           0.890     6.319    slc/PC_register/PC[14]
    SLICE_X60Y75         LUT4 (Prop_lut4_I2_O)        0.124     6.443 f  slc/PC_register/hex_segB_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.670     7.113    slc/PC_register/hex_segB_OBUF[6]_inst_i_4_n_0
    SLICE_X60Y75         LUT6 (Prop_lut6_I5_O)        0.124     7.237 r  slc/PC_register/hex_segB_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           1.036     8.273    slc/PC_register/hex_segB_OBUF[6]_inst_i_2_n_0
    SLICE_X62Y76         LUT4 (Prop_lut4_I1_O)        0.124     8.397 r  slc/PC_register/hex_segB_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.057    10.454    hex_segB_OBUF[6]
    E5                   OBUF (Prop_obuf_I_O)         2.906    13.359 r  hex_segB_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.359    hex_segB[6]
    E5                                                                r  hex_segB[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/IR_register/Dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.256ns  (logic 3.609ns (43.711%)  route 4.647ns (56.289%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.608     4.976    slc/IR_register/CLK
    SLICE_X62Y76         FDRE                                         r  slc/IR_register/Dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y76         FDRE (Prop_fdre_C_Q)         0.456     5.432 r  slc/IR_register/Dout_reg[1]/Q
                         net (fo=7, routed)           1.630     7.062    slc/IR_register/Dout_reg_n_0_[1]
    SLICE_X63Y78         LUT6 (Prop_lut6_I0_O)        0.124     7.186 r  slc/IR_register/hex_seg_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.962     8.148    slc/IR_register/hex_seg_OBUF[5]_inst_i_3_n_0
    SLICE_X64Y78         LUT4 (Prop_lut4_I3_O)        0.124     8.272 r  slc/IR_register/hex_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.055    10.327    hex_seg_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         2.905    13.231 r  hex_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.231    hex_seg[5]
    D6                                                                r  hex_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.194ns  (logic 3.620ns (44.174%)  route 4.574ns (55.826%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.606     4.974    slc/HexA/CLK
    SLICE_X63Y74         FDRE                                         r  slc/HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDRE (Prop_fdre_C_Q)         0.456     5.430 r  slc/HexA/counter_reg[16]/Q
                         net (fo=33, routed)          1.796     7.226    slc/IR_register/p_0_in[1]
    SLICE_X62Y78         LUT6 (Prop_lut6_I4_O)        0.124     7.350 r  slc/IR_register/hex_seg_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.669     8.019    slc/IR_register/hex_seg_OBUF[4]_inst_i_3_n_0
    SLICE_X62Y78         LUT4 (Prop_lut4_I3_O)        0.124     8.143 r  slc/IR_register/hex_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.109    10.252    hex_seg_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         2.916    13.168 r  hex_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.168    hex_seg[4]
    D7                                                                r  hex_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/PC_register/Dout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.195ns  (logic 3.746ns (45.716%)  route 4.449ns (54.284%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.605     4.973    slc/PC_register/CLK
    SLICE_X59Y74         FDRE                                         r  slc/PC_register/Dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDRE (Prop_fdre_C_Q)         0.456     5.429 r  slc/PC_register/Dout_reg[9]/Q
                         net (fo=9, routed)           1.168     6.597    slc/PC_register/PC[9]
    SLICE_X61Y74         LUT4 (Prop_lut4_I2_O)        0.124     6.721 f  slc/PC_register/hex_segB_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.797     7.519    slc/PC_register/hex_segB_OBUF[0]_inst_i_5_n_0
    SLICE_X61Y73         LUT6 (Prop_lut6_I5_O)        0.124     7.643 r  slc/PC_register/hex_segB_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.670     8.312    slc/PC_register/hex_segB_OBUF[0]_inst_i_3_n_0
    SLICE_X64Y73         LUT4 (Prop_lut4_I3_O)        0.124     8.436 r  slc/PC_register/hex_segB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.813    10.249    hex_segB_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         2.918    13.168 r  hex_segB_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.168    hex_segB[0]
    F3                                                                r  hex_segB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/IR_register/Dout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.175ns  (logic 3.973ns (48.604%)  route 4.202ns (51.396%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.608     4.976    slc/IR_register/CLK
    SLICE_X63Y76         FDRE                                         r  slc/IR_register/Dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDRE (Prop_fdre_C_Q)         0.456     5.432 r  slc/IR_register/Dout_reg[8]/Q
                         net (fo=7, routed)           0.859     6.290    slc/IR_register/Dout_reg_n_0_[8]
    SLICE_X63Y78         LUT4 (Prop_lut4_I2_O)        0.150     6.440 f  slc/IR_register/hex_seg_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.806     7.246    slc/IR_register/hex_seg_OBUF[1]_inst_i_5_n_0
    SLICE_X64Y78         LUT6 (Prop_lut6_I5_O)        0.326     7.572 r  slc/IR_register/hex_seg_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.656     8.228    slc/IR_register/hex_seg_OBUF[1]_inst_i_3_n_0
    SLICE_X65Y78         LUT4 (Prop_lut4_I3_O)        0.124     8.352 r  slc/IR_register/hex_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.881    10.233    hex_seg_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         2.917    13.151 r  hex_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.151    hex_seg[1]
    B4                                                                r  hex_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slc/MDR_register/Dout_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/bus_mux/myOutput_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.209ns (57.476%)  route 0.155ns (42.524%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.581     1.618    slc/MDR_register/CLK
    SLICE_X64Y76         FDRE                                         r  slc/MDR_register/Dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDRE (Prop_fdre_C_Q)         0.164     1.782 r  slc/MDR_register/Dout_reg[13]/Q
                         net (fo=2, routed)           0.155     1.937    slc/PC_register/Dout_reg[15]_0[13]
    SLICE_X61Y76         LUT3 (Prop_lut3_I2_O)        0.045     1.982 r  slc/PC_register/myOutput_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     1.982    slc/bus_mux/D[13]
    SLICE_X61Y76         LDCE                                         r  slc/bus_mux/myOutput_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/MDR_register/Dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/bus_mux/myOutput_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.183ns (45.144%)  route 0.222ns (54.856%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.582     1.619    slc/MDR_register/CLK
    SLICE_X61Y77         FDRE                                         r  slc/MDR_register/Dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.141     1.760 r  slc/MDR_register/Dout_reg[12]/Q
                         net (fo=2, routed)           0.222     1.983    slc/PC_register/Dout_reg[15]_0[12]
    SLICE_X61Y76         LUT3 (Prop_lut3_I2_O)        0.042     2.025 r  slc/PC_register/myOutput_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     2.025    slc/bus_mux/D[12]
    SLICE_X61Y76         LDCE                                         r  slc/bus_mux/myOutput_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/MDR_register/Dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/bus_mux/myOutput_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.186ns (45.135%)  route 0.226ns (54.865%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.582     1.619    slc/MDR_register/CLK
    SLICE_X61Y77         FDRE                                         r  slc/MDR_register/Dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.141     1.760 r  slc/MDR_register/Dout_reg[7]/Q
                         net (fo=2, routed)           0.226     1.986    slc/PC_register/Dout_reg[15]_0[7]
    SLICE_X61Y76         LUT3 (Prop_lut3_I2_O)        0.045     2.031 r  slc/PC_register/myOutput_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.031    slc/bus_mux/D[7]
    SLICE_X61Y76         LDCE                                         r  slc/bus_mux/myOutput_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/PC_register/Dout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/bus_mux/myOutput_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.425ns  (logic 0.186ns (43.730%)  route 0.239ns (56.270%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.579     1.616    slc/PC_register/CLK
    SLICE_X59Y74         FDRE                                         r  slc/PC_register/Dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDRE (Prop_fdre_C_Q)         0.141     1.757 r  slc/PC_register/Dout_reg[10]/Q
                         net (fo=9, routed)           0.239     1.997    slc/PC_register/PC[10]
    SLICE_X58Y75         LUT3 (Prop_lut3_I0_O)        0.045     2.042 r  slc/PC_register/myOutput_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     2.042    slc/bus_mux/D[10]
    SLICE_X58Y75         LDCE                                         r  slc/bus_mux/myOutput_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/MDR_register/Dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/bus_mux/myOutput_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.464ns  (logic 0.190ns (40.904%)  route 0.274ns (59.096%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.580     1.617    slc/MDR_register/CLK
    SLICE_X62Y75         FDRE                                         r  slc/MDR_register/Dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDRE (Prop_fdre_C_Q)         0.141     1.758 r  slc/MDR_register/Dout_reg[2]/Q
                         net (fo=2, routed)           0.155     1.913    slc/PC_register/Dout_reg[15]_0[2]
    SLICE_X61Y75         LUT3 (Prop_lut3_I2_O)        0.049     1.962 r  slc/PC_register/myOutput_reg[2]_i_1/O
                         net (fo=1, routed)           0.120     2.082    slc/bus_mux/D[2]
    SLICE_X61Y75         LDCE                                         r  slc/bus_mux/myOutput_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/MDR_register/Dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/bus_mux/myOutput_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.480ns  (logic 0.212ns (44.193%)  route 0.268ns (55.807%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.582     1.619    slc/MDR_register/CLK
    SLICE_X60Y77         FDRE                                         r  slc/MDR_register/Dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y77         FDRE (Prop_fdre_C_Q)         0.164     1.783 r  slc/MDR_register/Dout_reg[6]/Q
                         net (fo=2, routed)           0.148     1.932    slc/PC_register/Dout_reg[15]_0[6]
    SLICE_X61Y78         LUT3 (Prop_lut3_I2_O)        0.048     1.980 r  slc/PC_register/myOutput_reg[6]_i_1/O
                         net (fo=1, routed)           0.119     2.099    slc/bus_mux/D[6]
    SLICE_X61Y78         LDCE                                         r  slc/bus_mux/myOutput_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/MDR_register/Dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/bus_mux/myOutput_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.496ns  (logic 0.209ns (42.111%)  route 0.287ns (57.889%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.582     1.619    slc/MDR_register/CLK
    SLICE_X60Y77         FDRE                                         r  slc/MDR_register/Dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y77         FDRE (Prop_fdre_C_Q)         0.164     1.783 r  slc/MDR_register/Dout_reg[5]/Q
                         net (fo=2, routed)           0.287     2.071    slc/PC_register/Dout_reg[15]_0[5]
    SLICE_X61Y78         LUT3 (Prop_lut3_I2_O)        0.045     2.116 r  slc/PC_register/myOutput_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.116    slc/bus_mux/D[5]
    SLICE_X61Y78         LDCE                                         r  slc/bus_mux/myOutput_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/MDR_register/Dout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/bus_mux/myOutput_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.500ns  (logic 0.186ns (37.168%)  route 0.314ns (62.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.580     1.617    slc/MDR_register/CLK
    SLICE_X63Y75         FDRE                                         r  slc/MDR_register/Dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.141     1.758 r  slc/MDR_register/Dout_reg[11]/Q
                         net (fo=2, routed)           0.205     1.964    slc/PC_register/Dout_reg[15]_0[11]
    SLICE_X61Y76         LUT3 (Prop_lut3_I2_O)        0.045     2.009 r  slc/PC_register/myOutput_reg[11]_i_1/O
                         net (fo=1, routed)           0.109     2.118    slc/bus_mux/D[11]
    SLICE_X61Y75         LDCE                                         r  slc/bus_mux/myOutput_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/MDR_register/Dout_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/bus_mux/myOutput_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.534ns  (logic 0.209ns (39.150%)  route 0.325ns (60.850%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.582     1.619    slc/MDR_register/CLK
    SLICE_X60Y77         FDRE                                         r  slc/MDR_register/Dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y77         FDRE (Prop_fdre_C_Q)         0.164     1.783 r  slc/MDR_register/Dout_reg[15]/Q
                         net (fo=2, routed)           0.212     1.995    slc/PC_register/Dout_reg[15]_0[15]
    SLICE_X59Y77         LUT3 (Prop_lut3_I2_O)        0.045     2.040 r  slc/PC_register/myOutput_reg[15]_i_1/O
                         net (fo=1, routed)           0.113     2.153    slc/bus_mux/D[15]
    SLICE_X59Y77         LDCE                                         r  slc/bus_mux/myOutput_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/PC_register/Dout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/bus_mux/myOutput_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.567ns  (logic 0.183ns (32.274%)  route 0.384ns (67.727%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.579     1.616    slc/PC_register/CLK
    SLICE_X59Y74         FDRE                                         r  slc/PC_register/Dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDRE (Prop_fdre_C_Q)         0.141     1.757 r  slc/PC_register/Dout_reg[9]/Q
                         net (fo=9, routed)           0.265     2.022    slc/PC_register/PC[9]
    SLICE_X58Y75         LUT3 (Prop_lut3_I0_O)        0.042     2.064 r  slc/PC_register/myOutput_reg[9]_i_1/O
                         net (fo=1, routed)           0.119     2.183    slc/bus_mux/D[9]
    SLICE_X58Y75         LDCE                                         r  slc/bus_mux/myOutput_reg[9]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  Clk

Max Delay           167 Endpoints
Min Delay           167 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/IR_register/Dout_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.599ns  (logic 1.316ns (28.626%)  route 3.282ns (71.374%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.692ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=135, routed)         3.282     4.599    slc/IR_register/Reset_IBUF
    SLICE_X62Y77         FDRE                                         r  slc/IR_register/Dout_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.495     4.692    slc/IR_register/CLK
    SLICE_X62Y77         FDRE                                         r  slc/IR_register/Dout_reg[7]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            instaRam/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.321ns  (logic 1.316ns (30.467%)  route 3.005ns (69.533%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.691ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  Reset_IBUF_inst/O
                         net (fo=135, routed)         3.005     4.321    instaRam/Reset_IBUF
    SLICE_X58Y77         FDCE                                         f  instaRam/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.494     4.691    instaRam/CLK
    SLICE_X58Y77         FDCE                                         r  instaRam/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/MAR_register/Dout_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.173ns  (logic 1.316ns (31.549%)  route 2.856ns (68.451%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=135, routed)         2.856     4.173    slc/MAR_register/Reset_IBUF
    SLICE_X58Y76         FDRE                                         r  slc/MAR_register/Dout_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.493     4.690    slc/MAR_register/CLK
    SLICE_X58Y76         FDRE                                         r  slc/MAR_register/Dout_reg[12]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/MAR_register/Dout_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.173ns  (logic 1.316ns (31.549%)  route 2.856ns (68.451%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=135, routed)         2.856     4.173    slc/MAR_register/Reset_IBUF
    SLICE_X58Y76         FDRE                                         r  slc/MAR_register/Dout_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.493     4.690    slc/MAR_register/CLK
    SLICE_X58Y76         FDRE                                         r  slc/MAR_register/Dout_reg[13]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/MAR_register/Dout_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.173ns  (logic 1.316ns (31.549%)  route 2.856ns (68.451%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=135, routed)         2.856     4.173    slc/MAR_register/Reset_IBUF
    SLICE_X58Y76         FDRE                                         r  slc/MAR_register/Dout_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.493     4.690    slc/MAR_register/CLK
    SLICE_X58Y76         FDRE                                         r  slc/MAR_register/Dout_reg[14]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/MAR_register/Dout_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.173ns  (logic 1.316ns (31.549%)  route 2.856ns (68.451%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=135, routed)         2.856     4.173    slc/MAR_register/Reset_IBUF
    SLICE_X58Y76         FDRE                                         r  slc/MAR_register/Dout_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.493     4.690    slc/MAR_register/CLK
    SLICE_X58Y76         FDRE                                         r  slc/MAR_register/Dout_reg[15]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/MAR_register/Dout_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.173ns  (logic 1.316ns (31.549%)  route 2.856ns (68.451%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=135, routed)         2.856     4.173    slc/MAR_register/Reset_IBUF
    SLICE_X58Y76         FDRE                                         r  slc/MAR_register/Dout_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.493     4.690    slc/MAR_register/CLK
    SLICE_X58Y76         FDRE                                         r  slc/MAR_register/Dout_reg[6]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/MAR_register/Dout_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.168ns  (logic 1.316ns (31.582%)  route 2.852ns (68.418%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=135, routed)         2.852     4.168    slc/MAR_register/Reset_IBUF
    SLICE_X59Y76         FDRE                                         r  slc/MAR_register/Dout_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.493     4.690    slc/MAR_register/CLK
    SLICE_X59Y76         FDRE                                         r  slc/MAR_register/Dout_reg[11]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/MAR_register/Dout_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.168ns  (logic 1.316ns (31.582%)  route 2.852ns (68.418%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=135, routed)         2.852     4.168    slc/MAR_register/Reset_IBUF
    SLICE_X59Y76         FDRE                                         r  slc/MAR_register/Dout_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.493     4.690    slc/MAR_register/CLK
    SLICE_X59Y76         FDRE                                         r  slc/MAR_register/Dout_reg[2]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/MAR_register/Dout_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.168ns  (logic 1.316ns (31.582%)  route 2.852ns (68.418%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=135, routed)         2.852     4.168    slc/MAR_register/Reset_IBUF
    SLICE_X59Y76         FDRE                                         r  slc/MAR_register/Dout_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.493     4.690    slc/MAR_register/CLK
    SLICE_X59Y76         FDRE                                         r  slc/MAR_register/Dout_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slc/bus_mux/myOutput_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            slc/IR_register/Dout_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.158ns (58.540%)  route 0.112ns (41.460%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         LDCE                         0.000     0.000 r  slc/bus_mux/myOutput_reg[15]/G
    SLICE_X59Y77         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  slc/bus_mux/myOutput_reg[15]/Q
                         net (fo=3, routed)           0.112     0.270    slc/IR_register/Dout_reg[15]_0[15]
    SLICE_X60Y76         FDRE                                         r  slc/IR_register/Dout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.846     2.269    slc/IR_register/CLK
    SLICE_X60Y76         FDRE                                         r  slc/IR_register/Dout_reg[15]/C

Slack:                    inf
  Source:                 slc/bus_mux/myOutput_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            slc/MAR_register/Dout_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.282ns  (logic 0.158ns (55.974%)  route 0.124ns (44.026%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         LDCE                         0.000     0.000 r  slc/bus_mux/myOutput_reg[8]/G
    SLICE_X61Y76         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  slc/bus_mux/myOutput_reg[8]/Q
                         net (fo=3, routed)           0.124     0.282    slc/MAR_register/Q[8]
    SLICE_X59Y76         FDRE                                         r  slc/MAR_register/Dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.846     2.269    slc/MAR_register/CLK
    SLICE_X59Y76         FDRE                                         r  slc/MAR_register/Dout_reg[8]/C

Slack:                    inf
  Source:                 slc/bus_mux/myOutput_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            slc/MAR_register/Dout_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.289ns  (logic 0.158ns (54.625%)  route 0.131ns (45.375%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         LDCE                         0.000     0.000 r  slc/bus_mux/myOutput_reg[15]/G
    SLICE_X59Y77         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  slc/bus_mux/myOutput_reg[15]/Q
                         net (fo=3, routed)           0.131     0.289    slc/MAR_register/Q[15]
    SLICE_X58Y76         FDRE                                         r  slc/MAR_register/Dout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.846     2.269    slc/MAR_register/CLK
    SLICE_X58Y76         FDRE                                         r  slc/MAR_register/Dout_reg[15]/C

Slack:                    inf
  Source:                 slc/bus_mux/myOutput_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            slc/IR_register/Dout_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.158ns (53.528%)  route 0.137ns (46.472%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         LDCE                         0.000     0.000 r  slc/bus_mux/myOutput_reg[8]/G
    SLICE_X61Y76         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  slc/bus_mux/myOutput_reg[8]/Q
                         net (fo=3, routed)           0.137     0.295    slc/IR_register/Dout_reg[15]_0[8]
    SLICE_X63Y76         FDRE                                         r  slc/IR_register/Dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.848     2.271    slc/IR_register/CLK
    SLICE_X63Y76         FDRE                                         r  slc/IR_register/Dout_reg[8]/C

Slack:                    inf
  Source:                 slc/bus_mux/myOutput_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            slc/MAR_register/Dout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.158ns (48.875%)  route 0.165ns (51.125%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         LDCE                         0.000     0.000 r  slc/bus_mux/myOutput_reg[5]/G
    SLICE_X61Y78         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  slc/bus_mux/myOutput_reg[5]/Q
                         net (fo=3, routed)           0.165     0.323    slc/MAR_register/Q[5]
    SLICE_X59Y76         FDRE                                         r  slc/MAR_register/Dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.846     2.269    slc/MAR_register/CLK
    SLICE_X59Y76         FDRE                                         r  slc/MAR_register/Dout_reg[5]/C

Slack:                    inf
  Source:                 slc/bus_mux/myOutput_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            slc/MAR_register/Dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.158ns (47.675%)  route 0.173ns (52.325%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         LDCE                         0.000     0.000 r  slc/bus_mux/myOutput_reg[7]/G
    SLICE_X61Y76         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  slc/bus_mux/myOutput_reg[7]/Q
                         net (fo=3, routed)           0.173     0.331    slc/MAR_register/Q[7]
    SLICE_X59Y76         FDRE                                         r  slc/MAR_register/Dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.846     2.269    slc/MAR_register/CLK
    SLICE_X59Y76         FDRE                                         r  slc/MAR_register/Dout_reg[7]/C

Slack:                    inf
  Source:                 slc/bus_mux/myOutput_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            slc/IR_register/Dout_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.158ns (47.625%)  route 0.174ns (52.375%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         LDCE                         0.000     0.000 r  slc/bus_mux/myOutput_reg[14]/G
    SLICE_X61Y75         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  slc/bus_mux/myOutput_reg[14]/Q
                         net (fo=3, routed)           0.174     0.332    slc/IR_register/Dout_reg[15]_0[14]
    SLICE_X60Y76         FDRE                                         r  slc/IR_register/Dout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.846     2.269    slc/IR_register/CLK
    SLICE_X60Y76         FDRE                                         r  slc/IR_register/Dout_reg[14]/C

Slack:                    inf
  Source:                 slc/bus_mux/myOutput_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            slc/MAR_register/Dout_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.335ns  (logic 0.158ns (47.098%)  route 0.177ns (52.902%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         LDCE                         0.000     0.000 r  slc/bus_mux/myOutput_reg[13]/G
    SLICE_X61Y76         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  slc/bus_mux/myOutput_reg[13]/Q
                         net (fo=3, routed)           0.177     0.335    slc/MAR_register/Q[13]
    SLICE_X58Y76         FDRE                                         r  slc/MAR_register/Dout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.846     2.269    slc/MAR_register/CLK
    SLICE_X58Y76         FDRE                                         r  slc/MAR_register/Dout_reg[13]/C

Slack:                    inf
  Source:                 slc/bus_mux/myOutput_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            slc/MDR_register/Dout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.203ns (59.687%)  route 0.137ns (40.313%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         LDCE                         0.000     0.000 r  slc/bus_mux/myOutput_reg[2]/G
    SLICE_X61Y75         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  slc/bus_mux/myOutput_reg[2]/Q
                         net (fo=3, routed)           0.137     0.295    slc/MAR_register/Q[2]
    SLICE_X62Y75         LUT5 (Prop_lut5_I4_O)        0.045     0.340 r  slc/MAR_register/Dout[2]_i_1/O
                         net (fo=1, routed)           0.000     0.340    slc/MDR_register/D[2]
    SLICE_X62Y75         FDRE                                         r  slc/MDR_register/Dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.847     2.270    slc/MDR_register/CLK
    SLICE_X62Y75         FDRE                                         r  slc/MDR_register/Dout_reg[2]/C

Slack:                    inf
  Source:                 slc/bus_mux/myOutput_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            slc/MAR_register/Dout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.342ns  (logic 0.158ns (46.229%)  route 0.184ns (53.771%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         LDCE                         0.000     0.000 r  slc/bus_mux/myOutput_reg[10]/G
    SLICE_X58Y75         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  slc/bus_mux/myOutput_reg[10]/Q
                         net (fo=3, routed)           0.184     0.342    slc/MAR_register/Q[10]
    SLICE_X59Y75         FDRE                                         r  slc/MAR_register/Dout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.845     2.268    slc/MAR_register/CLK
    SLICE_X59Y75         FDRE                                         r  slc/MAR_register/Dout_reg[10]/C





