<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/pll_clock_generator_pll_0.vo"
   type="VERILOG"
   library="pll_0" />
 <file path="simulation/pll_clock_generator.v" type="VERILOG" />
 <topLevel name="pll_clock_generator" />
 <deviceFamily name="arriav" />
</simPackage>
