###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID caddy13)
#  Generated on:      Mon Jul 19 16:36:06 2021
#  Design:            sar_adc_controller
#  Command:           report_ccopt_clock_trees -filename reports/cts.clock_trees.rpt
###############################################################

Clock DAG stats:
================

------------------------------------------------------------
Cell type                     Count    Area      Capacitance
------------------------------------------------------------
Buffers                         0       0.000       0.000
Inverters                       2      13.763       0.016
Integrated Clock Gates          1      22.522       0.004
Non-Integrated Clock Gates      0       0.000       0.000
Clock Logic                     0       0.000       0.000
All                             3      36.285       0.021
------------------------------------------------------------


Clock DAG wire lengths:
=======================

--------------------
Type     Wire Length
--------------------
Top          0.000
Trunk       87.845
Leaf       148.550
Total      236.395
--------------------


Clock DAG hp wire lengths:
==========================

-----------------------
Type     hp Wire Length
-----------------------
Top           0.000
Trunk         5.900
Leaf         86.980
Total        92.880
-----------------------


Clock DAG capacitances:
=======================

--------------------------------
Type     Gate     Wire     Total
--------------------------------
Top      0.000    0.000    0.000
Trunk    0.021    0.015    0.036
Leaf     0.038    0.029    0.067
Total    0.058    0.044    0.102
--------------------------------


Clock DAG sink capacitances:
============================

--------------------------------------------------------
Count    Total    Average    Std. Dev.    Min      Max
--------------------------------------------------------
 20      0.038     0.002       0.000      0.002    0.002
--------------------------------------------------------


Clock DAG net violations:
=========================

None


Clock DAG primary half-corner transition distribution:
======================================================

--------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
--------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.134       2       0.085       0.040      0.057    0.113    {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}         -
Leaf        0.134       2       0.089       0.006      0.085    0.093    {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}         -
--------------------------------------------------------------------------------------------------------------------------------------------------------------


Clock DAG library cell distribution:
====================================

-------------------------------------------------------------
Name                          Type        Inst     Inst Area 
                                          Count    (um^2)
-------------------------------------------------------------
sky130_fd_sc_hd__clkinv_4     inverter      1         8.758
sky130_fd_sc_hd__clkinv_2     inverter      1         5.005
sky130_fd_sc_hd__sdlclkp_4    icg           1        22.522
-------------------------------------------------------------



Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.

Clock Tree Summary:
===================

----------------------------------------------------------------------------------------------------------------------
Clock Tree   Clock  Bufs  Invs  Other  Max       Max     Max     Max          Standard   Wire   Gate   Clock Tree Root
Name         Gates              Clock  Non-leaf  Leaf    Length  Source-sink  cell area  cap    cap    
                                Cells  Fanout    Fanout  (um)    Resistance   (um^2)     (pF)   (pF)   
                                                                 (Ohms)                                
----------------------------------------------------------------------------------------------------------------------
ideal_clock    1     0     2      0       2        12    83.085    414.672     36.285    0.044  0.058  clk
----------------------------------------------------------------------------------------------------------------------

Clock Sink Summary:
===================

--------------------------------------------------------------------------------------------------------------------------------------------
Clock Tree   Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
Name         exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                                           Pins    Sinks   Sinks       
--------------------------------------------------------------------------------------------------------------------------------------------
ideal_clock       0             0             0            0           0          0        20        0       0       0         0         0
--------------------------------------------------------------------------------------------------------------------------------------------

Summary across all clock trees:
===============================

-----------------------------------------------------------------------------------------------------------
Clock  Bufs  Invs  Other  Max       Average   Max     Average  Max     Max          Standard   Wire   Gate
Gates              Clock  Non-leaf  Non-leaf  Leaf    Leaf     Length  Source-sink  cell area  cap    cap
                   Cells  Fanout    Fanout    Fanout  Fanout   (um)    Resistance   (um^2)     (pF)   (pF)
                                                                       (Ohms)                         
-----------------------------------------------------------------------------------------------------------
  1     0     2      0       2        1.5       12      10     83.085    41.467      36.285    0.044  0.058
-----------------------------------------------------------------------------------------------------------

Clock Sink Summary across all clock trees:
==========================================

-------------------------------------------------------------------------------------------------------------------------------
Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                              Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------
     0             0             0            0           0          0        20        0       0       0         0         0
-------------------------------------------------------------------------------------------------------------------------------

Physical metrics across all clock trees:
========================================

-----------------------------------------------------------------------
Metric                               Minimum  Average  Maximum  Std.dev
-----------------------------------------------------------------------
Source-sink routed net length (um)    5.265   35.567   83.085   29.004
Source-sink manhattan distance (um)   6.140   35.803   84.250   29.227
Source-sink resistance (Ohm)         17.782   31.131   41.467    8.542
-----------------------------------------------------------------------

Transition distribution for half-corner delay_default:both.late:
================================================================

--------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
--------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.134       2       0.085       0.040      0.057    0.113    {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}         -
Leaf        0.134       2       0.089       0.006      0.085    0.093    {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}         -
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Count of violations across all clock trees:
===========================================

----------------------------------------------------------------------------------------
Clock Tree   # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
Name         violations         violations        violations    violations    violations
----------------------------------------------------------------------------------------
ideal_clock          0                 0               0             0            0
----------------------------------------------------------------------------------------
Total                0                 0               0             0            0
----------------------------------------------------------------------------------------

Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.

Found a total of 0 clock tree pins with max capacitance violations.
Found a total of 0 clock tree nets with max resistance violations.
Found a total of 0 clock tree nets with max length violations.
Found a total of 0 clock tree nets with max fanout violations.
Found a total of 0 clock tree pins with a slew violation.

Report for clock tree: ideal_clock:
===================================

Clock Tree Gating Structure (Logical):

# Full cycle clock gates   :  1
Minimum clock gating depth :  1
Maximum clock gating depth :  1
Clock gate area (um^2)     : 22.522

Clock Tree Buffering Structure (Logical):

# Buffers             :  0
# Inverters           :  2
  Total               :  2
Minimum depth         :  1
Maximum depth         :  2
Buffering area (um^2) : 13.763

Clock Tree Level Structure (Logical):

-----------------------------------------------------------------
Level  Full   Posedge  Negedge  Memory  Enable  Non enable  Other
       Cycle  Flops    Flops    Clock   Latch   Latch       Sinks
                                Pins    Sinks   Sinks       
-----------------------------------------------------------------
root     1      12        0       0       0         0         0
  1      0       8        0       0       0         0         0
-----------------------------------------------------------------
Total    1      20        0       0       0         0         0
-----------------------------------------------------------------

Target and measured clock slews (in ns):

---------------------------------------------------------------------------------------------------------------------------------------
Timing Corner             Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew      Leaf Slew  Trunk Slew     Trunk Slew
                          Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type    Target     Target Type    Target
---------------------------------------------------------------------------------------------------------------------------------------
delay_default:both.early     0.070          0.072         0.081          0.050      ignored            -      ignored            -
delay_default:both.late      0.093          0.080         0.113          0.057      auto computed   0.134     auto computed   0.134
---------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.

