
swaw_slave_flame_detector.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003710  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000004c  080037d0  080037d0  000137d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800381c  0800381c  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  0800381c  0800381c  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800381c  0800381c  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800381c  0800381c  0001381c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003820  08003820  00013820  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08003824  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000160  2000000c  08003830  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000016c  08003830  0002016c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f14e  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002704  00000000  00000000  0002f182  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d38  00000000  00000000  00031888  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c10  00000000  00000000  000325c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a666  00000000  00000000  000331d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011ac3  00000000  00000000  0004d836  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00095b52  00000000  00000000  0005f2f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f4e4b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002dc8  00000000  00000000  000f4e9c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080037b8 	.word	0x080037b8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	080037b8 	.word	0x080037b8

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <MX_ADC_Init>:

ADC_HandleTypeDef hadc;

/* ADC init function */
void MX_ADC_Init(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b084      	sub	sp, #16
 8000224:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000226:	1d3b      	adds	r3, r7, #4
 8000228:	0018      	movs	r0, r3
 800022a:	230c      	movs	r3, #12
 800022c:	001a      	movs	r2, r3
 800022e:	2100      	movs	r1, #0
 8000230:	f003 fab9 	bl	80037a6 <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8000234:	4b1b      	ldr	r3, [pc, #108]	; (80002a4 <MX_ADC_Init+0x84>)
 8000236:	4a1c      	ldr	r2, [pc, #112]	; (80002a8 <MX_ADC_Init+0x88>)
 8000238:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800023a:	4b1a      	ldr	r3, [pc, #104]	; (80002a4 <MX_ADC_Init+0x84>)
 800023c:	2200      	movs	r2, #0
 800023e:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000240:	4b18      	ldr	r3, [pc, #96]	; (80002a4 <MX_ADC_Init+0x84>)
 8000242:	2200      	movs	r2, #0
 8000244:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000246:	4b17      	ldr	r3, [pc, #92]	; (80002a4 <MX_ADC_Init+0x84>)
 8000248:	2200      	movs	r2, #0
 800024a:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 800024c:	4b15      	ldr	r3, [pc, #84]	; (80002a4 <MX_ADC_Init+0x84>)
 800024e:	2201      	movs	r2, #1
 8000250:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000252:	4b14      	ldr	r3, [pc, #80]	; (80002a4 <MX_ADC_Init+0x84>)
 8000254:	2204      	movs	r2, #4
 8000256:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8000258:	4b12      	ldr	r3, [pc, #72]	; (80002a4 <MX_ADC_Init+0x84>)
 800025a:	2200      	movs	r2, #0
 800025c:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 800025e:	4b11      	ldr	r3, [pc, #68]	; (80002a4 <MX_ADC_Init+0x84>)
 8000260:	2200      	movs	r2, #0
 8000262:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 8000264:	4b0f      	ldr	r3, [pc, #60]	; (80002a4 <MX_ADC_Init+0x84>)
 8000266:	2200      	movs	r2, #0
 8000268:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 800026a:	4b0e      	ldr	r3, [pc, #56]	; (80002a4 <MX_ADC_Init+0x84>)
 800026c:	2200      	movs	r2, #0
 800026e:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000270:	4b0c      	ldr	r3, [pc, #48]	; (80002a4 <MX_ADC_Init+0x84>)
 8000272:	22c2      	movs	r2, #194	; 0xc2
 8000274:	32ff      	adds	r2, #255	; 0xff
 8000276:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000278:	4b0a      	ldr	r3, [pc, #40]	; (80002a4 <MX_ADC_Init+0x84>)
 800027a:	2200      	movs	r2, #0
 800027c:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 800027e:	4b09      	ldr	r3, [pc, #36]	; (80002a4 <MX_ADC_Init+0x84>)
 8000280:	2224      	movs	r2, #36	; 0x24
 8000282:	2100      	movs	r1, #0
 8000284:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000286:	4b07      	ldr	r3, [pc, #28]	; (80002a4 <MX_ADC_Init+0x84>)
 8000288:	2200      	movs	r2, #0
 800028a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 800028c:	4b05      	ldr	r3, [pc, #20]	; (80002a4 <MX_ADC_Init+0x84>)
 800028e:	0018      	movs	r0, r3
 8000290:	f000 ff70 	bl	8001174 <HAL_ADC_Init>
 8000294:	1e03      	subs	r3, r0, #0
 8000296:	d001      	beq.n	800029c <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 8000298:	f000 fbdc 	bl	8000a54 <Error_Handler>
//  }
  /* USER CODE BEGIN ADC_Init 2 */
//
  /* USER CODE END ADC_Init 2 */

}
 800029c:	46c0      	nop			; (mov r8, r8)
 800029e:	46bd      	mov	sp, r7
 80002a0:	b004      	add	sp, #16
 80002a2:	bd80      	pop	{r7, pc}
 80002a4:	20000028 	.word	0x20000028
 80002a8:	40012400 	.word	0x40012400

080002ac <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80002ac:	b590      	push	{r4, r7, lr}
 80002ae:	b08b      	sub	sp, #44	; 0x2c
 80002b0:	af00      	add	r7, sp, #0
 80002b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002b4:	2414      	movs	r4, #20
 80002b6:	193b      	adds	r3, r7, r4
 80002b8:	0018      	movs	r0, r3
 80002ba:	2314      	movs	r3, #20
 80002bc:	001a      	movs	r2, r3
 80002be:	2100      	movs	r1, #0
 80002c0:	f003 fa71 	bl	80037a6 <memset>
  if(adcHandle->Instance==ADC1)
 80002c4:	687b      	ldr	r3, [r7, #4]
 80002c6:	681b      	ldr	r3, [r3, #0]
 80002c8:	4a19      	ldr	r2, [pc, #100]	; (8000330 <HAL_ADC_MspInit+0x84>)
 80002ca:	4293      	cmp	r3, r2
 80002cc:	d12b      	bne.n	8000326 <HAL_ADC_MspInit+0x7a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80002ce:	4b19      	ldr	r3, [pc, #100]	; (8000334 <HAL_ADC_MspInit+0x88>)
 80002d0:	699a      	ldr	r2, [r3, #24]
 80002d2:	4b18      	ldr	r3, [pc, #96]	; (8000334 <HAL_ADC_MspInit+0x88>)
 80002d4:	2180      	movs	r1, #128	; 0x80
 80002d6:	0089      	lsls	r1, r1, #2
 80002d8:	430a      	orrs	r2, r1
 80002da:	619a      	str	r2, [r3, #24]
 80002dc:	4b15      	ldr	r3, [pc, #84]	; (8000334 <HAL_ADC_MspInit+0x88>)
 80002de:	699a      	ldr	r2, [r3, #24]
 80002e0:	2380      	movs	r3, #128	; 0x80
 80002e2:	009b      	lsls	r3, r3, #2
 80002e4:	4013      	ands	r3, r2
 80002e6:	613b      	str	r3, [r7, #16]
 80002e8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80002ea:	4b12      	ldr	r3, [pc, #72]	; (8000334 <HAL_ADC_MspInit+0x88>)
 80002ec:	695a      	ldr	r2, [r3, #20]
 80002ee:	4b11      	ldr	r3, [pc, #68]	; (8000334 <HAL_ADC_MspInit+0x88>)
 80002f0:	2180      	movs	r1, #128	; 0x80
 80002f2:	0289      	lsls	r1, r1, #10
 80002f4:	430a      	orrs	r2, r1
 80002f6:	615a      	str	r2, [r3, #20]
 80002f8:	4b0e      	ldr	r3, [pc, #56]	; (8000334 <HAL_ADC_MspInit+0x88>)
 80002fa:	695a      	ldr	r2, [r3, #20]
 80002fc:	2380      	movs	r3, #128	; 0x80
 80002fe:	029b      	lsls	r3, r3, #10
 8000300:	4013      	ands	r3, r2
 8000302:	60fb      	str	r3, [r7, #12]
 8000304:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA4     ------> ADC_IN4
    PA5     ------> ADC_IN5
    */
    GPIO_InitStruct.Pin = FLAME_SENS_ADC_PIN_Pin|GAS_SENS_ADC_PIN_Pin;
 8000306:	193b      	adds	r3, r7, r4
 8000308:	2230      	movs	r2, #48	; 0x30
 800030a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800030c:	193b      	adds	r3, r7, r4
 800030e:	2203      	movs	r2, #3
 8000310:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000312:	193b      	adds	r3, r7, r4
 8000314:	2200      	movs	r2, #0
 8000316:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000318:	193a      	adds	r2, r7, r4
 800031a:	2390      	movs	r3, #144	; 0x90
 800031c:	05db      	lsls	r3, r3, #23
 800031e:	0011      	movs	r1, r2
 8000320:	0018      	movs	r0, r3
 8000322:	f001 feb5 	bl	8002090 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000326:	46c0      	nop			; (mov r8, r8)
 8000328:	46bd      	mov	sp, r7
 800032a:	b00b      	add	sp, #44	; 0x2c
 800032c:	bd90      	pop	{r4, r7, pc}
 800032e:	46c0      	nop			; (mov r8, r8)
 8000330:	40012400 	.word	0x40012400
 8000334:	40021000 	.word	0x40021000

08000338 <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 8000338:	b580      	push	{r7, lr}
 800033a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 800033c:	4b17      	ldr	r3, [pc, #92]	; (800039c <MX_CAN_Init+0x64>)
 800033e:	4a18      	ldr	r2, [pc, #96]	; (80003a0 <MX_CAN_Init+0x68>)
 8000340:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 100;
 8000342:	4b16      	ldr	r3, [pc, #88]	; (800039c <MX_CAN_Init+0x64>)
 8000344:	2264      	movs	r2, #100	; 0x64
 8000346:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000348:	4b14      	ldr	r3, [pc, #80]	; (800039c <MX_CAN_Init+0x64>)
 800034a:	2200      	movs	r2, #0
 800034c:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800034e:	4b13      	ldr	r3, [pc, #76]	; (800039c <MX_CAN_Init+0x64>)
 8000350:	2200      	movs	r2, #0
 8000352:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_2TQ;
 8000354:	4b11      	ldr	r3, [pc, #68]	; (800039c <MX_CAN_Init+0x64>)
 8000356:	2280      	movs	r2, #128	; 0x80
 8000358:	0252      	lsls	r2, r2, #9
 800035a:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 800035c:	4b0f      	ldr	r3, [pc, #60]	; (800039c <MX_CAN_Init+0x64>)
 800035e:	2200      	movs	r2, #0
 8000360:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000362:	4b0e      	ldr	r3, [pc, #56]	; (800039c <MX_CAN_Init+0x64>)
 8000364:	2200      	movs	r2, #0
 8000366:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8000368:	4b0c      	ldr	r3, [pc, #48]	; (800039c <MX_CAN_Init+0x64>)
 800036a:	2200      	movs	r2, #0
 800036c:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 800036e:	4b0b      	ldr	r3, [pc, #44]	; (800039c <MX_CAN_Init+0x64>)
 8000370:	2200      	movs	r2, #0
 8000372:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8000374:	4b09      	ldr	r3, [pc, #36]	; (800039c <MX_CAN_Init+0x64>)
 8000376:	2200      	movs	r2, #0
 8000378:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 800037a:	4b08      	ldr	r3, [pc, #32]	; (800039c <MX_CAN_Init+0x64>)
 800037c:	2200      	movs	r2, #0
 800037e:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8000380:	4b06      	ldr	r3, [pc, #24]	; (800039c <MX_CAN_Init+0x64>)
 8000382:	2200      	movs	r2, #0
 8000384:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000386:	4b05      	ldr	r3, [pc, #20]	; (800039c <MX_CAN_Init+0x64>)
 8000388:	0018      	movs	r0, r3
 800038a:	f001 fbc4 	bl	8001b16 <HAL_CAN_Init>
 800038e:	1e03      	subs	r3, r0, #0
 8000390:	d001      	beq.n	8000396 <MX_CAN_Init+0x5e>
  {
    Error_Handler();
 8000392:	f000 fb5f 	bl	8000a54 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8000396:	46c0      	nop			; (mov r8, r8)
 8000398:	46bd      	mov	sp, r7
 800039a:	bd80      	pop	{r7, pc}
 800039c:	20000068 	.word	0x20000068
 80003a0:	40006400 	.word	0x40006400

080003a4 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 80003a4:	b590      	push	{r4, r7, lr}
 80003a6:	b08b      	sub	sp, #44	; 0x2c
 80003a8:	af00      	add	r7, sp, #0
 80003aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003ac:	2414      	movs	r4, #20
 80003ae:	193b      	adds	r3, r7, r4
 80003b0:	0018      	movs	r0, r3
 80003b2:	2314      	movs	r3, #20
 80003b4:	001a      	movs	r2, r3
 80003b6:	2100      	movs	r1, #0
 80003b8:	f003 f9f5 	bl	80037a6 <memset>
  if(canHandle->Instance==CAN)
 80003bc:	687b      	ldr	r3, [r7, #4]
 80003be:	681b      	ldr	r3, [r3, #0]
 80003c0:	4a2f      	ldr	r2, [pc, #188]	; (8000480 <HAL_CAN_MspInit+0xdc>)
 80003c2:	4293      	cmp	r3, r2
 80003c4:	d157      	bne.n	8000476 <HAL_CAN_MspInit+0xd2>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* CAN clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80003c6:	4b2f      	ldr	r3, [pc, #188]	; (8000484 <HAL_CAN_MspInit+0xe0>)
 80003c8:	69da      	ldr	r2, [r3, #28]
 80003ca:	4b2e      	ldr	r3, [pc, #184]	; (8000484 <HAL_CAN_MspInit+0xe0>)
 80003cc:	2180      	movs	r1, #128	; 0x80
 80003ce:	0489      	lsls	r1, r1, #18
 80003d0:	430a      	orrs	r2, r1
 80003d2:	61da      	str	r2, [r3, #28]
 80003d4:	4b2b      	ldr	r3, [pc, #172]	; (8000484 <HAL_CAN_MspInit+0xe0>)
 80003d6:	69da      	ldr	r2, [r3, #28]
 80003d8:	2380      	movs	r3, #128	; 0x80
 80003da:	049b      	lsls	r3, r3, #18
 80003dc:	4013      	ands	r3, r2
 80003de:	613b      	str	r3, [r7, #16]
 80003e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80003e2:	4b28      	ldr	r3, [pc, #160]	; (8000484 <HAL_CAN_MspInit+0xe0>)
 80003e4:	695a      	ldr	r2, [r3, #20]
 80003e6:	4b27      	ldr	r3, [pc, #156]	; (8000484 <HAL_CAN_MspInit+0xe0>)
 80003e8:	2180      	movs	r1, #128	; 0x80
 80003ea:	02c9      	lsls	r1, r1, #11
 80003ec:	430a      	orrs	r2, r1
 80003ee:	615a      	str	r2, [r3, #20]
 80003f0:	4b24      	ldr	r3, [pc, #144]	; (8000484 <HAL_CAN_MspInit+0xe0>)
 80003f2:	695a      	ldr	r2, [r3, #20]
 80003f4:	2380      	movs	r3, #128	; 0x80
 80003f6:	02db      	lsls	r3, r3, #11
 80003f8:	4013      	ands	r3, r2
 80003fa:	60fb      	str	r3, [r7, #12]
 80003fc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80003fe:	4b21      	ldr	r3, [pc, #132]	; (8000484 <HAL_CAN_MspInit+0xe0>)
 8000400:	695a      	ldr	r2, [r3, #20]
 8000402:	4b20      	ldr	r3, [pc, #128]	; (8000484 <HAL_CAN_MspInit+0xe0>)
 8000404:	2180      	movs	r1, #128	; 0x80
 8000406:	0289      	lsls	r1, r1, #10
 8000408:	430a      	orrs	r2, r1
 800040a:	615a      	str	r2, [r3, #20]
 800040c:	4b1d      	ldr	r3, [pc, #116]	; (8000484 <HAL_CAN_MspInit+0xe0>)
 800040e:	695a      	ldr	r2, [r3, #20]
 8000410:	2380      	movs	r3, #128	; 0x80
 8000412:	029b      	lsls	r3, r3, #10
 8000414:	4013      	ands	r3, r2
 8000416:	60bb      	str	r3, [r7, #8]
 8000418:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PB8     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = CAN_RX_PIN_Pin;
 800041a:	193b      	adds	r3, r7, r4
 800041c:	2280      	movs	r2, #128	; 0x80
 800041e:	0052      	lsls	r2, r2, #1
 8000420:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000422:	193b      	adds	r3, r7, r4
 8000424:	2202      	movs	r2, #2
 8000426:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000428:	193b      	adds	r3, r7, r4
 800042a:	2200      	movs	r2, #0
 800042c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800042e:	193b      	adds	r3, r7, r4
 8000430:	2203      	movs	r2, #3
 8000432:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_CAN;
 8000434:	193b      	adds	r3, r7, r4
 8000436:	2204      	movs	r2, #4
 8000438:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(CAN_RX_PIN_GPIO_Port, &GPIO_InitStruct);
 800043a:	193b      	adds	r3, r7, r4
 800043c:	4a12      	ldr	r2, [pc, #72]	; (8000488 <HAL_CAN_MspInit+0xe4>)
 800043e:	0019      	movs	r1, r3
 8000440:	0010      	movs	r0, r2
 8000442:	f001 fe25 	bl	8002090 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CAN_TX_PIN_Pin;
 8000446:	0021      	movs	r1, r4
 8000448:	187b      	adds	r3, r7, r1
 800044a:	2280      	movs	r2, #128	; 0x80
 800044c:	0152      	lsls	r2, r2, #5
 800044e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000450:	187b      	adds	r3, r7, r1
 8000452:	2202      	movs	r2, #2
 8000454:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000456:	187b      	adds	r3, r7, r1
 8000458:	2200      	movs	r2, #0
 800045a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800045c:	187b      	adds	r3, r7, r1
 800045e:	2203      	movs	r2, #3
 8000460:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_CAN;
 8000462:	187b      	adds	r3, r7, r1
 8000464:	2204      	movs	r2, #4
 8000466:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(CAN_TX_PIN_GPIO_Port, &GPIO_InitStruct);
 8000468:	187a      	adds	r2, r7, r1
 800046a:	2390      	movs	r3, #144	; 0x90
 800046c:	05db      	lsls	r3, r3, #23
 800046e:	0011      	movs	r1, r2
 8000470:	0018      	movs	r0, r3
 8000472:	f001 fe0d 	bl	8002090 <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }
}
 8000476:	46c0      	nop			; (mov r8, r8)
 8000478:	46bd      	mov	sp, r7
 800047a:	b00b      	add	sp, #44	; 0x2c
 800047c:	bd90      	pop	{r4, r7, pc}
 800047e:	46c0      	nop			; (mov r8, r8)
 8000480:	40006400 	.word	0x40006400
 8000484:	40021000 	.word	0x40021000
 8000488:	48000400 	.word	0x48000400

0800048c <ds18b20_init>:

#define DS18B20_CONVERT_T          0x44
#define DS18B20_READ_SCRATCHPAD    0xBE

HAL_StatusTypeDef ds18b20_init(void)
{
 800048c:	b580      	push	{r7, lr}
 800048e:	af00      	add	r7, sp, #0
  return wire_init();
 8000490:	f000 fc4a 	bl	8000d28 <wire_init>
 8000494:	0003      	movs	r3, r0
}
 8000496:	0018      	movs	r0, r3
 8000498:	46bd      	mov	sp, r7
 800049a:	bd80      	pop	{r7, pc}

0800049c <ds18b20_read_address>:

HAL_StatusTypeDef ds18b20_read_address(uint8_t* rom_code)
{
 800049c:	b5b0      	push	{r4, r5, r7, lr}
 800049e:	b084      	sub	sp, #16
 80004a0:	af00      	add	r7, sp, #0
 80004a2:	6078      	str	r0, [r7, #4]
  int i;
  uint8_t crc;

  if (wire_reset() != HAL_OK)
 80004a4:	f000 fc62 	bl	8000d6c <wire_reset>
 80004a8:	1e03      	subs	r3, r0, #0
 80004aa:	d001      	beq.n	80004b0 <ds18b20_read_address+0x14>
    return HAL_ERROR;
 80004ac:	2301      	movs	r3, #1
 80004ae:	e025      	b.n	80004fc <ds18b20_read_address+0x60>

  wire_write(DS18B20_READ_ROM);
 80004b0:	2033      	movs	r0, #51	; 0x33
 80004b2:	f000 fd17 	bl	8000ee4 <wire_write>

  for (i = 0; i < DS18B20_ROM_CODE_SIZE; i++)
 80004b6:	2300      	movs	r3, #0
 80004b8:	60fb      	str	r3, [r7, #12]
 80004ba:	e009      	b.n	80004d0 <ds18b20_read_address+0x34>
    rom_code[i] = wire_read();
 80004bc:	68fb      	ldr	r3, [r7, #12]
 80004be:	687a      	ldr	r2, [r7, #4]
 80004c0:	18d4      	adds	r4, r2, r3
 80004c2:	f000 fcb2 	bl	8000e2a <wire_read>
 80004c6:	0003      	movs	r3, r0
 80004c8:	7023      	strb	r3, [r4, #0]
  for (i = 0; i < DS18B20_ROM_CODE_SIZE; i++)
 80004ca:	68fb      	ldr	r3, [r7, #12]
 80004cc:	3301      	adds	r3, #1
 80004ce:	60fb      	str	r3, [r7, #12]
 80004d0:	68fb      	ldr	r3, [r7, #12]
 80004d2:	2b07      	cmp	r3, #7
 80004d4:	ddf2      	ble.n	80004bc <ds18b20_read_address+0x20>

  crc = wire_crc(rom_code, DS18B20_ROM_CODE_SIZE - 1);
 80004d6:	250b      	movs	r5, #11
 80004d8:	197c      	adds	r4, r7, r5
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	2107      	movs	r1, #7
 80004de:	0018      	movs	r0, r3
 80004e0:	f000 fd56 	bl	8000f90 <wire_crc>
 80004e4:	0003      	movs	r3, r0
 80004e6:	7023      	strb	r3, [r4, #0]
  if (rom_code[DS18B20_ROM_CODE_SIZE - 1] == crc)
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	3307      	adds	r3, #7
 80004ec:	781b      	ldrb	r3, [r3, #0]
 80004ee:	197a      	adds	r2, r7, r5
 80004f0:	7812      	ldrb	r2, [r2, #0]
 80004f2:	429a      	cmp	r2, r3
 80004f4:	d101      	bne.n	80004fa <ds18b20_read_address+0x5e>
    return HAL_OK;
 80004f6:	2300      	movs	r3, #0
 80004f8:	e000      	b.n	80004fc <ds18b20_read_address+0x60>
  else
    return HAL_ERROR;
 80004fa:	2301      	movs	r3, #1
}
 80004fc:	0018      	movs	r0, r3
 80004fe:	46bd      	mov	sp, r7
 8000500:	b004      	add	sp, #16
 8000502:	bdb0      	pop	{r4, r5, r7, pc}

08000504 <send_cmd>:
static HAL_StatusTypeDef send_cmd(const uint8_t* rom_code, uint8_t cmd)
{
 8000504:	b580      	push	{r7, lr}
 8000506:	b084      	sub	sp, #16
 8000508:	af00      	add	r7, sp, #0
 800050a:	6078      	str	r0, [r7, #4]
 800050c:	000a      	movs	r2, r1
 800050e:	1cfb      	adds	r3, r7, #3
 8000510:	701a      	strb	r2, [r3, #0]
  int i;

  if (wire_reset() != HAL_OK)
 8000512:	f000 fc2b 	bl	8000d6c <wire_reset>
 8000516:	1e03      	subs	r3, r0, #0
 8000518:	d001      	beq.n	800051e <send_cmd+0x1a>
    return HAL_ERROR;
 800051a:	2301      	movs	r3, #1
 800051c:	e01f      	b.n	800055e <send_cmd+0x5a>

  if (!rom_code) {
 800051e:	687b      	ldr	r3, [r7, #4]
 8000520:	2b00      	cmp	r3, #0
 8000522:	d103      	bne.n	800052c <send_cmd+0x28>
    wire_write(DS18B20_SKIP_ROM);
 8000524:	20cc      	movs	r0, #204	; 0xcc
 8000526:	f000 fcdd 	bl	8000ee4 <wire_write>
 800052a:	e012      	b.n	8000552 <send_cmd+0x4e>
  } else {
    wire_write(DS18B20_MATCH_ROM);
 800052c:	2055      	movs	r0, #85	; 0x55
 800052e:	f000 fcd9 	bl	8000ee4 <wire_write>
    for (i = 0; i < DS18B20_ROM_CODE_SIZE; i++)
 8000532:	2300      	movs	r3, #0
 8000534:	60fb      	str	r3, [r7, #12]
 8000536:	e009      	b.n	800054c <send_cmd+0x48>
      wire_write(rom_code[i]);
 8000538:	68fb      	ldr	r3, [r7, #12]
 800053a:	687a      	ldr	r2, [r7, #4]
 800053c:	18d3      	adds	r3, r2, r3
 800053e:	781b      	ldrb	r3, [r3, #0]
 8000540:	0018      	movs	r0, r3
 8000542:	f000 fccf 	bl	8000ee4 <wire_write>
    for (i = 0; i < DS18B20_ROM_CODE_SIZE; i++)
 8000546:	68fb      	ldr	r3, [r7, #12]
 8000548:	3301      	adds	r3, #1
 800054a:	60fb      	str	r3, [r7, #12]
 800054c:	68fb      	ldr	r3, [r7, #12]
 800054e:	2b07      	cmp	r3, #7
 8000550:	ddf2      	ble.n	8000538 <send_cmd+0x34>
  }
  wire_write(cmd);
 8000552:	1cfb      	adds	r3, r7, #3
 8000554:	781b      	ldrb	r3, [r3, #0]
 8000556:	0018      	movs	r0, r3
 8000558:	f000 fcc4 	bl	8000ee4 <wire_write>
  return HAL_OK;
 800055c:	2300      	movs	r3, #0
}
 800055e:	0018      	movs	r0, r3
 8000560:	46bd      	mov	sp, r7
 8000562:	b004      	add	sp, #16
 8000564:	bd80      	pop	{r7, pc}

08000566 <ds18b20_start_measure>:

HAL_StatusTypeDef ds18b20_start_measure(const uint8_t* rom_code)
{
 8000566:	b580      	push	{r7, lr}
 8000568:	b082      	sub	sp, #8
 800056a:	af00      	add	r7, sp, #0
 800056c:	6078      	str	r0, [r7, #4]
  return send_cmd(rom_code, DS18B20_CONVERT_T);
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	2144      	movs	r1, #68	; 0x44
 8000572:	0018      	movs	r0, r3
 8000574:	f7ff ffc6 	bl	8000504 <send_cmd>
 8000578:	0003      	movs	r3, r0
}
 800057a:	0018      	movs	r0, r3
 800057c:	46bd      	mov	sp, r7
 800057e:	b002      	add	sp, #8
 8000580:	bd80      	pop	{r7, pc}

08000582 <ds18b20_read_scratchpad>:


static HAL_StatusTypeDef ds18b20_read_scratchpad(const uint8_t* rom_code, uint8_t* scratchpad)
{
 8000582:	b5b0      	push	{r4, r5, r7, lr}
 8000584:	b084      	sub	sp, #16
 8000586:	af00      	add	r7, sp, #0
 8000588:	6078      	str	r0, [r7, #4]
 800058a:	6039      	str	r1, [r7, #0]
  int i;
  uint8_t crc;

  if (send_cmd(rom_code, DS18B20_READ_SCRATCHPAD) != HAL_OK)
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	21be      	movs	r1, #190	; 0xbe
 8000590:	0018      	movs	r0, r3
 8000592:	f7ff ffb7 	bl	8000504 <send_cmd>
 8000596:	1e03      	subs	r3, r0, #0
 8000598:	d001      	beq.n	800059e <ds18b20_read_scratchpad+0x1c>
    return HAL_ERROR;
 800059a:	2301      	movs	r3, #1
 800059c:	e022      	b.n	80005e4 <ds18b20_read_scratchpad+0x62>

  for (i = 0; i < DS18B20_SCRATCHPAD_SIZE; i++)
 800059e:	2300      	movs	r3, #0
 80005a0:	60fb      	str	r3, [r7, #12]
 80005a2:	e009      	b.n	80005b8 <ds18b20_read_scratchpad+0x36>
    scratchpad[i] = wire_read();
 80005a4:	68fb      	ldr	r3, [r7, #12]
 80005a6:	683a      	ldr	r2, [r7, #0]
 80005a8:	18d4      	adds	r4, r2, r3
 80005aa:	f000 fc3e 	bl	8000e2a <wire_read>
 80005ae:	0003      	movs	r3, r0
 80005b0:	7023      	strb	r3, [r4, #0]
  for (i = 0; i < DS18B20_SCRATCHPAD_SIZE; i++)
 80005b2:	68fb      	ldr	r3, [r7, #12]
 80005b4:	3301      	adds	r3, #1
 80005b6:	60fb      	str	r3, [r7, #12]
 80005b8:	68fb      	ldr	r3, [r7, #12]
 80005ba:	2b08      	cmp	r3, #8
 80005bc:	ddf2      	ble.n	80005a4 <ds18b20_read_scratchpad+0x22>

  crc = wire_crc(scratchpad, DS18B20_SCRATCHPAD_SIZE - 1);
 80005be:	250b      	movs	r5, #11
 80005c0:	197c      	adds	r4, r7, r5
 80005c2:	683b      	ldr	r3, [r7, #0]
 80005c4:	2108      	movs	r1, #8
 80005c6:	0018      	movs	r0, r3
 80005c8:	f000 fce2 	bl	8000f90 <wire_crc>
 80005cc:	0003      	movs	r3, r0
 80005ce:	7023      	strb	r3, [r4, #0]
  if (scratchpad[DS18B20_SCRATCHPAD_SIZE - 1] == crc)
 80005d0:	683b      	ldr	r3, [r7, #0]
 80005d2:	3308      	adds	r3, #8
 80005d4:	781b      	ldrb	r3, [r3, #0]
 80005d6:	197a      	adds	r2, r7, r5
 80005d8:	7812      	ldrb	r2, [r2, #0]
 80005da:	429a      	cmp	r2, r3
 80005dc:	d101      	bne.n	80005e2 <ds18b20_read_scratchpad+0x60>
    return HAL_OK;
 80005de:	2300      	movs	r3, #0
 80005e0:	e000      	b.n	80005e4 <ds18b20_read_scratchpad+0x62>
  else
    return HAL_ERROR;
 80005e2:	2301      	movs	r3, #1
}
 80005e4:	0018      	movs	r0, r3
 80005e6:	46bd      	mov	sp, r7
 80005e8:	b004      	add	sp, #16
 80005ea:	bdb0      	pop	{r4, r5, r7, pc}

080005ec <ds18b20_get_temp>:

int16_t ds18b20_get_temp(const uint8_t* rom_code)
{
 80005ec:	b590      	push	{r4, r7, lr}
 80005ee:	b087      	sub	sp, #28
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
  uint8_t scratchpad[DS18B20_SCRATCHPAD_SIZE];
  int16_t temp;

  if (ds18b20_read_scratchpad(rom_code, scratchpad) != HAL_OK)
 80005f4:	230c      	movs	r3, #12
 80005f6:	18fa      	adds	r2, r7, r3
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	0011      	movs	r1, r2
 80005fc:	0018      	movs	r0, r3
 80005fe:	f7ff ffc0 	bl	8000582 <ds18b20_read_scratchpad>
 8000602:	1e03      	subs	r3, r0, #0
 8000604:	d002      	beq.n	800060c <ds18b20_get_temp+0x20>
    return 1360;
 8000606:	23aa      	movs	r3, #170	; 0xaa
 8000608:	00db      	lsls	r3, r3, #3
 800060a:	e00a      	b.n	8000622 <ds18b20_get_temp+0x36>

  memcpy(&temp, &scratchpad[0], sizeof(temp));
 800060c:	230c      	movs	r3, #12
 800060e:	18f9      	adds	r1, r7, r3
 8000610:	240a      	movs	r4, #10
 8000612:	193b      	adds	r3, r7, r4
 8000614:	2202      	movs	r2, #2
 8000616:	0018      	movs	r0, r3
 8000618:	f003 f8bc 	bl	8003794 <memcpy>

  return temp;
 800061c:	193b      	adds	r3, r7, r4
 800061e:	2200      	movs	r2, #0
 8000620:	5e9b      	ldrsh	r3, [r3, r2]
}
 8000622:	0018      	movs	r0, r3
 8000624:	46bd      	mov	sp, r7
 8000626:	b007      	add	sp, #28
 8000628:	bd90      	pop	{r4, r7, pc}
	...

0800062c <flame_sensor_read>:
#include "adc.h"

HAL_StatusTypeDef flame_sensor_read(uint16_t* flame_ptr){
 800062c:	b590      	push	{r4, r7, lr}
 800062e:	b087      	sub	sp, #28
 8000630:	af00      	add	r7, sp, #0
 8000632:	6078      	str	r0, [r7, #4]
	  ADC_ChannelConfTypeDef sConfig_4 = {0};
 8000634:	2408      	movs	r4, #8
 8000636:	193b      	adds	r3, r7, r4
 8000638:	0018      	movs	r0, r3
 800063a:	230c      	movs	r3, #12
 800063c:	001a      	movs	r2, r3
 800063e:	2100      	movs	r1, #0
 8000640:	f003 f8b1 	bl	80037a6 <memset>
	  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	  */
	  sConfig_4.Channel = ADC_CHANNEL_4;
 8000644:	193b      	adds	r3, r7, r4
 8000646:	2204      	movs	r2, #4
 8000648:	601a      	str	r2, [r3, #0]
	  sConfig_4.Rank = 1;
 800064a:	193b      	adds	r3, r7, r4
 800064c:	2201      	movs	r2, #1
 800064e:	605a      	str	r2, [r3, #4]
	  sConfig_4.SamplingTime = ADC_SAMPLETIME_28CYCLES_5;
 8000650:	193b      	adds	r3, r7, r4
 8000652:	2203      	movs	r2, #3
 8000654:	609a      	str	r2, [r3, #8]
	  if (HAL_ADC_ConfigChannel(&hadc, &sConfig_4) != HAL_OK)
 8000656:	193a      	adds	r2, r7, r4
 8000658:	4b21      	ldr	r3, [pc, #132]	; (80006e0 <flame_sensor_read+0xb4>)
 800065a:	0011      	movs	r1, r2
 800065c:	0018      	movs	r0, r3
 800065e:	f001 f801 	bl	8001664 <HAL_ADC_ConfigChannel>
 8000662:	1e03      	subs	r3, r0, #0
 8000664:	d001      	beq.n	800066a <flame_sensor_read+0x3e>
	  {
		Error_Handler();
 8000666:	f000 f9f5 	bl	8000a54 <Error_Handler>
	  }
	  HAL_ADC_Start(&hadc);
 800066a:	4b1d      	ldr	r3, [pc, #116]	; (80006e0 <flame_sensor_read+0xb4>)
 800066c:	0018      	movs	r0, r3
 800066e:	f000 fec1 	bl	80013f4 <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY);
 8000672:	2301      	movs	r3, #1
 8000674:	425a      	negs	r2, r3
 8000676:	4b1a      	ldr	r3, [pc, #104]	; (80006e0 <flame_sensor_read+0xb4>)
 8000678:	0011      	movs	r1, r2
 800067a:	0018      	movs	r0, r3
 800067c:	f000 ff4e 	bl	800151c <HAL_ADC_PollForConversion>
	  while(HAL_ADC_GetState(&hadc)== HAL_ADC_STATE_BUSY){}
 8000680:	46c0      	nop			; (mov r8, r8)
 8000682:	4b17      	ldr	r3, [pc, #92]	; (80006e0 <flame_sensor_read+0xb4>)
 8000684:	0018      	movs	r0, r3
 8000686:	f001 f8fb 	bl	8001880 <HAL_ADC_GetState>
 800068a:	0003      	movs	r3, r0
 800068c:	2b02      	cmp	r3, #2
 800068e:	d0f8      	beq.n	8000682 <flame_sensor_read+0x56>
	  uint16_t adcValue = (uint16_t)HAL_ADC_GetValue(&hadc);
 8000690:	4b13      	ldr	r3, [pc, #76]	; (80006e0 <flame_sensor_read+0xb4>)
 8000692:	0018      	movs	r0, r3
 8000694:	f000 ffda 	bl	800164c <HAL_ADC_GetValue>
 8000698:	0002      	movs	r2, r0
 800069a:	2316      	movs	r3, #22
 800069c:	18fb      	adds	r3, r7, r3
 800069e:	801a      	strh	r2, [r3, #0]
	  HAL_ADC_Stop(&hadc);
 80006a0:	4b0f      	ldr	r3, [pc, #60]	; (80006e0 <flame_sensor_read+0xb4>)
 80006a2:	0018      	movs	r0, r3
 80006a4:	f000 fefa 	bl	800149c <HAL_ADC_Stop>

	  sConfig_4.Rank = ADC_RANK_NONE;
 80006a8:	2108      	movs	r1, #8
 80006aa:	187b      	adds	r3, r7, r1
 80006ac:	4a0d      	ldr	r2, [pc, #52]	; (80006e4 <flame_sensor_read+0xb8>)
 80006ae:	605a      	str	r2, [r3, #4]
	  if (HAL_ADC_ConfigChannel(&hadc, &sConfig_4) != HAL_OK)
 80006b0:	187a      	adds	r2, r7, r1
 80006b2:	4b0b      	ldr	r3, [pc, #44]	; (80006e0 <flame_sensor_read+0xb4>)
 80006b4:	0011      	movs	r1, r2
 80006b6:	0018      	movs	r0, r3
 80006b8:	f000 ffd4 	bl	8001664 <HAL_ADC_ConfigChannel>
 80006bc:	1e03      	subs	r3, r0, #0
 80006be:	d001      	beq.n	80006c4 <flame_sensor_read+0x98>
	  {
		Error_Handler();
 80006c0:	f000 f9c8 	bl	8000a54 <Error_Handler>
	  }


	  HAL_Delay(100);
 80006c4:	2064      	movs	r0, #100	; 0x64
 80006c6:	f000 fd31 	bl	800112c <HAL_Delay>
	  *flame_ptr = adcValue;
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	2216      	movs	r2, #22
 80006ce:	18ba      	adds	r2, r7, r2
 80006d0:	8812      	ldrh	r2, [r2, #0]
 80006d2:	801a      	strh	r2, [r3, #0]

	  return HAL_OK;
 80006d4:	2300      	movs	r3, #0

}
 80006d6:	0018      	movs	r0, r3
 80006d8:	46bd      	mov	sp, r7
 80006da:	b007      	add	sp, #28
 80006dc:	bd90      	pop	{r4, r7, pc}
 80006de:	46c0      	nop			; (mov r8, r8)
 80006e0:	20000028 	.word	0x20000028
 80006e4:	00001001 	.word	0x00001001

080006e8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80006e8:	b590      	push	{r4, r7, lr}
 80006ea:	b089      	sub	sp, #36	; 0x24
 80006ec:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006ee:	240c      	movs	r4, #12
 80006f0:	193b      	adds	r3, r7, r4
 80006f2:	0018      	movs	r0, r3
 80006f4:	2314      	movs	r3, #20
 80006f6:	001a      	movs	r2, r3
 80006f8:	2100      	movs	r1, #0
 80006fa:	f003 f854 	bl	80037a6 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006fe:	4b3e      	ldr	r3, [pc, #248]	; (80007f8 <MX_GPIO_Init+0x110>)
 8000700:	695a      	ldr	r2, [r3, #20]
 8000702:	4b3d      	ldr	r3, [pc, #244]	; (80007f8 <MX_GPIO_Init+0x110>)
 8000704:	2180      	movs	r1, #128	; 0x80
 8000706:	02c9      	lsls	r1, r1, #11
 8000708:	430a      	orrs	r2, r1
 800070a:	615a      	str	r2, [r3, #20]
 800070c:	4b3a      	ldr	r3, [pc, #232]	; (80007f8 <MX_GPIO_Init+0x110>)
 800070e:	695a      	ldr	r2, [r3, #20]
 8000710:	2380      	movs	r3, #128	; 0x80
 8000712:	02db      	lsls	r3, r3, #11
 8000714:	4013      	ands	r3, r2
 8000716:	60bb      	str	r3, [r7, #8]
 8000718:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800071a:	4b37      	ldr	r3, [pc, #220]	; (80007f8 <MX_GPIO_Init+0x110>)
 800071c:	695a      	ldr	r2, [r3, #20]
 800071e:	4b36      	ldr	r3, [pc, #216]	; (80007f8 <MX_GPIO_Init+0x110>)
 8000720:	2180      	movs	r1, #128	; 0x80
 8000722:	03c9      	lsls	r1, r1, #15
 8000724:	430a      	orrs	r2, r1
 8000726:	615a      	str	r2, [r3, #20]
 8000728:	4b33      	ldr	r3, [pc, #204]	; (80007f8 <MX_GPIO_Init+0x110>)
 800072a:	695a      	ldr	r2, [r3, #20]
 800072c:	2380      	movs	r3, #128	; 0x80
 800072e:	03db      	lsls	r3, r3, #15
 8000730:	4013      	ands	r3, r2
 8000732:	607b      	str	r3, [r7, #4]
 8000734:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000736:	4b30      	ldr	r3, [pc, #192]	; (80007f8 <MX_GPIO_Init+0x110>)
 8000738:	695a      	ldr	r2, [r3, #20]
 800073a:	4b2f      	ldr	r3, [pc, #188]	; (80007f8 <MX_GPIO_Init+0x110>)
 800073c:	2180      	movs	r1, #128	; 0x80
 800073e:	0289      	lsls	r1, r1, #10
 8000740:	430a      	orrs	r2, r1
 8000742:	615a      	str	r2, [r3, #20]
 8000744:	4b2c      	ldr	r3, [pc, #176]	; (80007f8 <MX_GPIO_Init+0x110>)
 8000746:	695a      	ldr	r2, [r3, #20]
 8000748:	2380      	movs	r3, #128	; 0x80
 800074a:	029b      	lsls	r3, r3, #10
 800074c:	4013      	ands	r3, r2
 800074e:	603b      	str	r3, [r7, #0]
 8000750:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED1_Pin|LED2_Pin|ID_0_PIN_Pin|ID_1_PIN_Pin, GPIO_PIN_RESET);
 8000752:	2390      	movs	r3, #144	; 0x90
 8000754:	05db      	lsls	r3, r3, #23
 8000756:	2200      	movs	r2, #0
 8000758:	21c3      	movs	r1, #195	; 0xc3
 800075a:	0018      	movs	r0, r3
 800075c:	f001 fe1d 	bl	800239a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ID_2_PIN_GPIO_Port, ID_2_PIN_Pin, GPIO_PIN_RESET);
 8000760:	4b26      	ldr	r3, [pc, #152]	; (80007fc <MX_GPIO_Init+0x114>)
 8000762:	2200      	movs	r2, #0
 8000764:	2102      	movs	r1, #2
 8000766:	0018      	movs	r0, r3
 8000768:	f001 fe17 	bl	800239a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ONE_WIRE_GPIO_Port, ONE_WIRE_Pin, GPIO_PIN_SET);
 800076c:	2380      	movs	r3, #128	; 0x80
 800076e:	0119      	lsls	r1, r3, #4
 8000770:	2390      	movs	r3, #144	; 0x90
 8000772:	05db      	lsls	r3, r3, #23
 8000774:	2201      	movs	r2, #1
 8000776:	0018      	movs	r0, r3
 8000778:	f001 fe0f 	bl	800239a <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|ID_0_PIN_Pin|ID_1_PIN_Pin;
 800077c:	193b      	adds	r3, r7, r4
 800077e:	22c3      	movs	r2, #195	; 0xc3
 8000780:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000782:	193b      	adds	r3, r7, r4
 8000784:	2201      	movs	r2, #1
 8000786:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000788:	193b      	adds	r3, r7, r4
 800078a:	2200      	movs	r2, #0
 800078c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800078e:	193b      	adds	r3, r7, r4
 8000790:	2200      	movs	r2, #0
 8000792:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000794:	193a      	adds	r2, r7, r4
 8000796:	2390      	movs	r3, #144	; 0x90
 8000798:	05db      	lsls	r3, r3, #23
 800079a:	0011      	movs	r1, r2
 800079c:	0018      	movs	r0, r3
 800079e:	f001 fc77 	bl	8002090 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ID_2_PIN_Pin;
 80007a2:	193b      	adds	r3, r7, r4
 80007a4:	2202      	movs	r2, #2
 80007a6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007a8:	193b      	adds	r3, r7, r4
 80007aa:	2201      	movs	r2, #1
 80007ac:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ae:	193b      	adds	r3, r7, r4
 80007b0:	2200      	movs	r2, #0
 80007b2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007b4:	193b      	adds	r3, r7, r4
 80007b6:	2200      	movs	r2, #0
 80007b8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(ID_2_PIN_GPIO_Port, &GPIO_InitStruct);
 80007ba:	193b      	adds	r3, r7, r4
 80007bc:	4a0f      	ldr	r2, [pc, #60]	; (80007fc <MX_GPIO_Init+0x114>)
 80007be:	0019      	movs	r1, r3
 80007c0:	0010      	movs	r0, r2
 80007c2:	f001 fc65 	bl	8002090 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ONE_WIRE_Pin;
 80007c6:	0021      	movs	r1, r4
 80007c8:	187b      	adds	r3, r7, r1
 80007ca:	2280      	movs	r2, #128	; 0x80
 80007cc:	0112      	lsls	r2, r2, #4
 80007ce:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80007d0:	187b      	adds	r3, r7, r1
 80007d2:	2211      	movs	r2, #17
 80007d4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007d6:	187b      	adds	r3, r7, r1
 80007d8:	2200      	movs	r2, #0
 80007da:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007dc:	187b      	adds	r3, r7, r1
 80007de:	2200      	movs	r2, #0
 80007e0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(ONE_WIRE_GPIO_Port, &GPIO_InitStruct);
 80007e2:	187a      	adds	r2, r7, r1
 80007e4:	2390      	movs	r3, #144	; 0x90
 80007e6:	05db      	lsls	r3, r3, #23
 80007e8:	0011      	movs	r1, r2
 80007ea:	0018      	movs	r0, r3
 80007ec:	f001 fc50 	bl	8002090 <HAL_GPIO_Init>

}
 80007f0:	46c0      	nop			; (mov r8, r8)
 80007f2:	46bd      	mov	sp, r7
 80007f4:	b009      	add	sp, #36	; 0x24
 80007f6:	bd90      	pop	{r4, r7, pc}
 80007f8:	40021000 	.word	0x40021000
 80007fc:	48000400 	.word	0x48000400

08000800 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000800:	b590      	push	{r4, r7, lr}
 8000802:	b09d      	sub	sp, #116	; 0x74
 8000804:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	uint8_t slave_id = 0;
 8000806:	236f      	movs	r3, #111	; 0x6f
 8000808:	18fb      	adds	r3, r7, r3
 800080a:	2200      	movs	r2, #0
 800080c:	701a      	strb	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800080e:	f000 fc29 	bl	8001064 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000812:	f000 f8d1 	bl	80009b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000816:	f7ff ff67 	bl	80006e8 <MX_GPIO_Init>
  MX_ADC_Init();
 800081a:	f7ff fd01 	bl	8000220 <MX_ADC_Init>
  MX_CAN_Init();
 800081e:	f7ff fd8b 	bl	8000338 <MX_CAN_Init>
  MX_USART2_UART_Init();
 8000822:	f000 fa05 	bl	8000c30 <MX_USART2_UART_Init>
  MX_TIM17_Init();
 8000826:	f000 f9bb 	bl	8000ba0 <MX_TIM17_Init>
  /* USER CODE BEGIN 2 */
  uint8_t Test[] = "Hello World !!!\r\n"; //Data to send
 800082a:	2350      	movs	r3, #80	; 0x50
 800082c:	18fb      	adds	r3, r7, r3
 800082e:	4a5c      	ldr	r2, [pc, #368]	; (80009a0 <main+0x1a0>)
 8000830:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000832:	c313      	stmia	r3!, {r0, r1, r4}
 8000834:	6811      	ldr	r1, [r2, #0]
 8000836:	6019      	str	r1, [r3, #0]
 8000838:	8892      	ldrh	r2, [r2, #4]
 800083a:	809a      	strh	r2, [r3, #4]
  uint8_t txbuf[32];

  if (ds18b20_init() != HAL_OK) {
 800083c:	f7ff fe26 	bl	800048c <ds18b20_init>
 8000840:	1e03      	subs	r3, r0, #0
 8000842:	d001      	beq.n	8000848 <main+0x48>
    Error_Handler();
 8000844:	f000 f906 	bl	8000a54 <Error_Handler>
  }

  uint8_t ds1[DS18B20_ROM_CODE_SIZE];

  if (ds18b20_read_address(ds1) != HAL_OK) {
 8000848:	2328      	movs	r3, #40	; 0x28
 800084a:	18fb      	adds	r3, r7, r3
 800084c:	0018      	movs	r0, r3
 800084e:	f7ff fe25 	bl	800049c <ds18b20_read_address>
 8000852:	1e03      	subs	r3, r0, #0
 8000854:	d001      	beq.n	800085a <main+0x5a>
    Error_Handler();
 8000856:	f000 f8fd 	bl	8000a54 <Error_Handler>
  }
  //dip switch slave id read
  int tmp_id;
  tmp_id =HAL_GPIO_ReadPin(ID_0_PIN_GPIO_Port, ID_0_PIN_Pin);
 800085a:	2390      	movs	r3, #144	; 0x90
 800085c:	05db      	lsls	r3, r3, #23
 800085e:	2140      	movs	r1, #64	; 0x40
 8000860:	0018      	movs	r0, r3
 8000862:	f001 fd7d 	bl	8002360 <HAL_GPIO_ReadPin>
 8000866:	0003      	movs	r3, r0
 8000868:	66bb      	str	r3, [r7, #104]	; 0x68
  slave_id |= tmp_id;
 800086a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800086c:	b25a      	sxtb	r2, r3
 800086e:	246f      	movs	r4, #111	; 0x6f
 8000870:	193b      	adds	r3, r7, r4
 8000872:	781b      	ldrb	r3, [r3, #0]
 8000874:	b25b      	sxtb	r3, r3
 8000876:	4313      	orrs	r3, r2
 8000878:	b25a      	sxtb	r2, r3
 800087a:	193b      	adds	r3, r7, r4
 800087c:	701a      	strb	r2, [r3, #0]
  tmp_id =HAL_GPIO_ReadPin(ID_1_PIN_GPIO_Port, ID_1_PIN_Pin);
 800087e:	2390      	movs	r3, #144	; 0x90
 8000880:	05db      	lsls	r3, r3, #23
 8000882:	2180      	movs	r1, #128	; 0x80
 8000884:	0018      	movs	r0, r3
 8000886:	f001 fd6b 	bl	8002360 <HAL_GPIO_ReadPin>
 800088a:	0003      	movs	r3, r0
 800088c:	66bb      	str	r3, [r7, #104]	; 0x68
  slave_id |= (tmp_id<<1);
 800088e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000890:	005b      	lsls	r3, r3, #1
 8000892:	b25a      	sxtb	r2, r3
 8000894:	193b      	adds	r3, r7, r4
 8000896:	781b      	ldrb	r3, [r3, #0]
 8000898:	b25b      	sxtb	r3, r3
 800089a:	4313      	orrs	r3, r2
 800089c:	b25a      	sxtb	r2, r3
 800089e:	193b      	adds	r3, r7, r4
 80008a0:	701a      	strb	r2, [r3, #0]
  tmp_id =HAL_GPIO_ReadPin(ID_2_PIN_GPIO_Port, ID_2_PIN_Pin);
 80008a2:	4b40      	ldr	r3, [pc, #256]	; (80009a4 <main+0x1a4>)
 80008a4:	2102      	movs	r1, #2
 80008a6:	0018      	movs	r0, r3
 80008a8:	f001 fd5a 	bl	8002360 <HAL_GPIO_ReadPin>
 80008ac:	0003      	movs	r3, r0
 80008ae:	66bb      	str	r3, [r7, #104]	; 0x68
  slave_id |= (tmp_id<<2);
 80008b0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80008b2:	009b      	lsls	r3, r3, #2
 80008b4:	b25a      	sxtb	r2, r3
 80008b6:	193b      	adds	r3, r7, r4
 80008b8:	781b      	ldrb	r3, [r3, #0]
 80008ba:	b25b      	sxtb	r3, r3
 80008bc:	4313      	orrs	r3, r2
 80008be:	b25a      	sxtb	r2, r3
 80008c0:	193b      	adds	r3, r7, r4
 80008c2:	701a      	strb	r2, [r3, #0]
  HAL_Delay(1000);
 80008c4:	23fa      	movs	r3, #250	; 0xfa
 80008c6:	009b      	lsls	r3, r3, #2
 80008c8:	0018      	movs	r0, r3
 80008ca:	f000 fc2f 	bl	800112c <HAL_Delay>


  // struct for can
  CAN_TxHeaderTypeDef txHeader;
  uint32_t              TxMailbox;
  uint32_t can_node_id_base = slave_id << 8;
 80008ce:	193b      	adds	r3, r7, r4
 80008d0:	781b      	ldrb	r3, [r3, #0]
 80008d2:	021b      	lsls	r3, r3, #8
 80008d4:	667b      	str	r3, [r7, #100]	; 0x64
  //connect to master frame

  uint8_t connect_byte = 0xff;
 80008d6:	200b      	movs	r0, #11
 80008d8:	183b      	adds	r3, r7, r0
 80008da:	22ff      	movs	r2, #255	; 0xff
 80008dc:	701a      	strb	r2, [r3, #0]
  txHeader.StdId = can_node_id_base;
 80008de:	2110      	movs	r1, #16
 80008e0:	187b      	adds	r3, r7, r1
 80008e2:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80008e4:	601a      	str	r2, [r3, #0]
  txHeader.ExtId = 0;      // ID rozszerzone (0 dla ramki standardowej)
 80008e6:	187b      	adds	r3, r7, r1
 80008e8:	2200      	movs	r2, #0
 80008ea:	605a      	str	r2, [r3, #4]
  txHeader.RTR = CAN_RTR_DATA;  // Tryb transmisji - dane
 80008ec:	187b      	adds	r3, r7, r1
 80008ee:	2200      	movs	r2, #0
 80008f0:	60da      	str	r2, [r3, #12]
  txHeader.IDE = CAN_ID_STD;    // Format identyfikatora - standardowy
 80008f2:	187b      	adds	r3, r7, r1
 80008f4:	2200      	movs	r2, #0
 80008f6:	609a      	str	r2, [r3, #8]
  txHeader.DLC = 1;  // Długość danych (w bajtach)
 80008f8:	187b      	adds	r3, r7, r1
 80008fa:	2201      	movs	r2, #1
 80008fc:	611a      	str	r2, [r3, #16]

  if (HAL_CAN_AddTxMessage(&hcan, &txHeader, &connect_byte, &TxMailbox) == HAL_OK) {
 80008fe:	230c      	movs	r3, #12
 8000900:	18fb      	adds	r3, r7, r3
 8000902:	183a      	adds	r2, r7, r0
 8000904:	000c      	movs	r4, r1
 8000906:	1879      	adds	r1, r7, r1
 8000908:	4827      	ldr	r0, [pc, #156]	; (80009a8 <main+0x1a8>)
 800090a:	f001 fa02 	bl	8001d12 <HAL_CAN_AddTxMessage>
 	  } else {
 	    // Błąd podczas dodawania wiadomości do kolejki transmisji
 	  }

 	  // Czekanie na zakończenie transmisji
 	  if (HAL_CAN_GetTxMailboxesFreeLevel(&hcan) == 3) {
 800090e:	4b26      	ldr	r3, [pc, #152]	; (80009a8 <main+0x1a8>)
 8000910:	0018      	movs	r0, r3
 8000912:	f001 fad0 	bl	8001eb6 <HAL_CAN_GetTxMailboxesFreeLevel>



  uint8_t tx_can_data[6];

  txHeader.StdId = can_node_id_base | 0x1;  // Node ID
 8000916:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000918:	2201      	movs	r2, #1
 800091a:	431a      	orrs	r2, r3
 800091c:	0021      	movs	r1, r4
 800091e:	187b      	adds	r3, r7, r1
 8000920:	601a      	str	r2, [r3, #0]

  txHeader.ExtId = 0;      // ID rozszerzone (0 dla ramki standardowej)
 8000922:	187b      	adds	r3, r7, r1
 8000924:	2200      	movs	r2, #0
 8000926:	605a      	str	r2, [r3, #4]
  txHeader.RTR = CAN_RTR_DATA;  // Tryb transmisji - dane
 8000928:	187b      	adds	r3, r7, r1
 800092a:	2200      	movs	r2, #0
 800092c:	60da      	str	r2, [r3, #12]
  txHeader.IDE = CAN_ID_STD;    // Format identyfikatora - standardowy
 800092e:	187b      	adds	r3, r7, r1
 8000930:	2200      	movs	r2, #0
 8000932:	609a      	str	r2, [r3, #8]
  txHeader.DLC = 6;  // Długość danych (w bajtach)
 8000934:	187b      	adds	r3, r7, r1
 8000936:	2206      	movs	r2, #6
 8000938:	611a      	str	r2, [r3, #16]
//	  sprintf((char*)txbuf, "ID: %d\r\n", slave_id);
//	  HAL_UART_Transmit(&huart2,txbuf,strlen(txbuf),10);// Sending in normal mode
	  while (1)
	  {

	    ds18b20_start_measure(NULL);
 800093a:	2000      	movs	r0, #0
 800093c:	f7ff fe13 	bl	8000566 <ds18b20_start_measure>
	    HAL_Delay(750);
 8000940:	4b1a      	ldr	r3, [pc, #104]	; (80009ac <main+0x1ac>)
 8000942:	0018      	movs	r0, r3
 8000944:	f000 fbf2 	bl	800112c <HAL_Delay>
	    payload_slv.temp_val = ds18b20_get_temp(NULL);
 8000948:	2000      	movs	r0, #0
 800094a:	f7ff fe4f 	bl	80005ec <ds18b20_get_temp>
 800094e:	0003      	movs	r3, r0
 8000950:	001a      	movs	r2, r3
 8000952:	4b17      	ldr	r3, [pc, #92]	; (80009b0 <main+0x1b0>)
 8000954:	809a      	strh	r2, [r3, #4]
//	  sprintf((char*)txbuf, "Temp vlaue: %d\r\n", payload_slv.temp_val);
//	  HAL_UART_Transmit(&huart2,txbuf,strlen(txbuf),10);// Sending in normal mode
//
//
//
	  flame_sensor_read(&payload_slv.flame_val);
 8000956:	4b17      	ldr	r3, [pc, #92]	; (80009b4 <main+0x1b4>)
 8000958:	0018      	movs	r0, r3
 800095a:	f7ff fe67 	bl	800062c <flame_sensor_read>
//	  sprintf((char*)txbuf, "Flame vlaue: %d\r\n", payload_slv.flame_val);
//	  HAL_UART_Transmit(&huart2,txbuf,strlen(txbuf),10);// Sending in normal mode
	  HAL_Delay(1000);
 800095e:	23fa      	movs	r3, #250	; 0xfa
 8000960:	009b      	lsls	r3, r3, #2
 8000962:	0018      	movs	r0, r3
 8000964:	f000 fbe2 	bl	800112c <HAL_Delay>
	  smoke_sensor_read(&payload_slv.smoke_val);
 8000968:	4b11      	ldr	r3, [pc, #68]	; (80009b0 <main+0x1b0>)
 800096a:	0018      	movs	r0, r3
 800096c:	f000 f878 	bl	8000a60 <smoke_sensor_read>
//	  sprintf((char*)txbuf, "Smoke vlaue: %d\r\n", payload_slv.smoke_val);
//	  HAL_UART_Transmit(&huart2,txbuf,strlen(txbuf),10);// Sending in normal mode
//
//
//	  HAL_UART_Transmit(&huart2,Test,strlen(Test),10);// Sending in normal mode
	  memcpy(tx_can_data, &payload_slv, sizeof(payload_slv));
 8000970:	1d3b      	adds	r3, r7, #4
 8000972:	4a0f      	ldr	r2, [pc, #60]	; (80009b0 <main+0x1b0>)
 8000974:	6811      	ldr	r1, [r2, #0]
 8000976:	6019      	str	r1, [r3, #0]
 8000978:	8892      	ldrh	r2, [r2, #4]
 800097a:	809a      	strh	r2, [r3, #4]

	  if (HAL_CAN_AddTxMessage(&hcan, &txHeader, tx_can_data, &TxMailbox) == HAL_OK) {
 800097c:	230c      	movs	r3, #12
 800097e:	18fb      	adds	r3, r7, r3
 8000980:	1d3a      	adds	r2, r7, #4
 8000982:	2110      	movs	r1, #16
 8000984:	1879      	adds	r1, r7, r1
 8000986:	4808      	ldr	r0, [pc, #32]	; (80009a8 <main+0x1a8>)
 8000988:	f001 f9c3 	bl	8001d12 <HAL_CAN_AddTxMessage>
	  } else {
	    // Błąd podczas dodawania wiadomości do kolejki transmisji
	  }

	  // Czekanie na zakończenie transmisji
	  if (HAL_CAN_GetTxMailboxesFreeLevel(&hcan) == 3) {
 800098c:	4b06      	ldr	r3, [pc, #24]	; (80009a8 <main+0x1a8>)
 800098e:	0018      	movs	r0, r3
 8000990:	f001 fa91 	bl	8001eb6 <HAL_CAN_GetTxMailboxesFreeLevel>
	    // Wszystkie skrzynki nadawcze są wolne, transmisja zakończona
	  }


	  HAL_Delay(1000);
 8000994:	23fa      	movs	r3, #250	; 0xfa
 8000996:	009b      	lsls	r3, r3, #2
 8000998:	0018      	movs	r0, r3
 800099a:	f000 fbc7 	bl	800112c <HAL_Delay>
	    ds18b20_start_measure(NULL);
 800099e:	e7cc      	b.n	800093a <main+0x13a>
 80009a0:	080037d0 	.word	0x080037d0
 80009a4:	48000400 	.word	0x48000400
 80009a8:	20000068 	.word	0x20000068
 80009ac:	000002ee 	.word	0x000002ee
 80009b0:	20000090 	.word	0x20000090
 80009b4:	20000092 	.word	0x20000092

080009b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009b8:	b590      	push	{r4, r7, lr}
 80009ba:	b093      	sub	sp, #76	; 0x4c
 80009bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009be:	2414      	movs	r4, #20
 80009c0:	193b      	adds	r3, r7, r4
 80009c2:	0018      	movs	r0, r3
 80009c4:	2334      	movs	r3, #52	; 0x34
 80009c6:	001a      	movs	r2, r3
 80009c8:	2100      	movs	r1, #0
 80009ca:	f002 feec 	bl	80037a6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009ce:	1d3b      	adds	r3, r7, #4
 80009d0:	0018      	movs	r0, r3
 80009d2:	2310      	movs	r3, #16
 80009d4:	001a      	movs	r2, r3
 80009d6:	2100      	movs	r1, #0
 80009d8:	f002 fee5 	bl	80037a6 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI14|RCC_OSCILLATORTYPE_HSI48;
 80009dc:	0021      	movs	r1, r4
 80009de:	187b      	adds	r3, r7, r1
 80009e0:	2230      	movs	r2, #48	; 0x30
 80009e2:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80009e4:	187b      	adds	r3, r7, r1
 80009e6:	2201      	movs	r2, #1
 80009e8:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 80009ea:	187b      	adds	r3, r7, r1
 80009ec:	2201      	movs	r2, #1
 80009ee:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 80009f0:	187b      	adds	r3, r7, r1
 80009f2:	2210      	movs	r2, #16
 80009f4:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009f6:	187b      	adds	r3, r7, r1
 80009f8:	2202      	movs	r2, #2
 80009fa:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI48;
 80009fc:	187b      	adds	r3, r7, r1
 80009fe:	22c0      	movs	r2, #192	; 0xc0
 8000a00:	0252      	lsls	r2, r2, #9
 8000a02:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL5;
 8000a04:	187b      	adds	r3, r7, r1
 8000a06:	22c0      	movs	r2, #192	; 0xc0
 8000a08:	0312      	lsls	r2, r2, #12
 8000a0a:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV6;
 8000a0c:	187b      	adds	r3, r7, r1
 8000a0e:	2205      	movs	r2, #5
 8000a10:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a12:	187b      	adds	r3, r7, r1
 8000a14:	0018      	movs	r0, r3
 8000a16:	f001 fcdd 	bl	80023d4 <HAL_RCC_OscConfig>
 8000a1a:	1e03      	subs	r3, r0, #0
 8000a1c:	d001      	beq.n	8000a22 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8000a1e:	f000 f819 	bl	8000a54 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a22:	1d3b      	adds	r3, r7, #4
 8000a24:	2207      	movs	r2, #7
 8000a26:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a28:	1d3b      	adds	r3, r7, #4
 8000a2a:	2202      	movs	r2, #2
 8000a2c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a2e:	1d3b      	adds	r3, r7, #4
 8000a30:	2200      	movs	r2, #0
 8000a32:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a34:	1d3b      	adds	r3, r7, #4
 8000a36:	2200      	movs	r2, #0
 8000a38:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000a3a:	1d3b      	adds	r3, r7, #4
 8000a3c:	2101      	movs	r1, #1
 8000a3e:	0018      	movs	r0, r3
 8000a40:	f002 f84e 	bl	8002ae0 <HAL_RCC_ClockConfig>
 8000a44:	1e03      	subs	r3, r0, #0
 8000a46:	d001      	beq.n	8000a4c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000a48:	f000 f804 	bl	8000a54 <Error_Handler>
  }
}
 8000a4c:	46c0      	nop			; (mov r8, r8)
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	b013      	add	sp, #76	; 0x4c
 8000a52:	bd90      	pop	{r4, r7, pc}

08000a54 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a58:	b672      	cpsid	i
}
 8000a5a:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a5c:	e7fe      	b.n	8000a5c <Error_Handler+0x8>
	...

08000a60 <smoke_sensor_read>:
#include "adc.h"


HAL_StatusTypeDef smoke_sensor_read(uint16_t* smoke_ptr){
 8000a60:	b590      	push	{r4, r7, lr}
 8000a62:	b087      	sub	sp, #28
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	6078      	str	r0, [r7, #4]
	  ADC_ChannelConfTypeDef sConfig = {0};
 8000a68:	2408      	movs	r4, #8
 8000a6a:	193b      	adds	r3, r7, r4
 8000a6c:	0018      	movs	r0, r3
 8000a6e:	230c      	movs	r3, #12
 8000a70:	001a      	movs	r2, r3
 8000a72:	2100      	movs	r1, #0
 8000a74:	f002 fe97 	bl	80037a6 <memset>
	  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	  */
	  sConfig.Channel = ADC_CHANNEL_5;
 8000a78:	0021      	movs	r1, r4
 8000a7a:	187b      	adds	r3, r7, r1
 8000a7c:	2205      	movs	r2, #5
 8000a7e:	601a      	str	r2, [r3, #0]
	  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000a80:	187b      	adds	r3, r7, r1
 8000a82:	2280      	movs	r2, #128	; 0x80
 8000a84:	0152      	lsls	r2, r2, #5
 8000a86:	605a      	str	r2, [r3, #4]
	  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES_5;
 8000a88:	187b      	adds	r3, r7, r1
 8000a8a:	2203      	movs	r2, #3
 8000a8c:	609a      	str	r2, [r3, #8]
	  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000a8e:	187a      	adds	r2, r7, r1
 8000a90:	4b1d      	ldr	r3, [pc, #116]	; (8000b08 <smoke_sensor_read+0xa8>)
 8000a92:	0011      	movs	r1, r2
 8000a94:	0018      	movs	r0, r3
 8000a96:	f000 fde5 	bl	8001664 <HAL_ADC_ConfigChannel>
 8000a9a:	1e03      	subs	r3, r0, #0
 8000a9c:	d001      	beq.n	8000aa2 <smoke_sensor_read+0x42>
	  {
		Error_Handler();
 8000a9e:	f7ff ffd9 	bl	8000a54 <Error_Handler>
	  }

	  HAL_ADC_Start(&hadc);
 8000aa2:	4b19      	ldr	r3, [pc, #100]	; (8000b08 <smoke_sensor_read+0xa8>)
 8000aa4:	0018      	movs	r0, r3
 8000aa6:	f000 fca5 	bl	80013f4 <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY);
 8000aaa:	2301      	movs	r3, #1
 8000aac:	425a      	negs	r2, r3
 8000aae:	4b16      	ldr	r3, [pc, #88]	; (8000b08 <smoke_sensor_read+0xa8>)
 8000ab0:	0011      	movs	r1, r2
 8000ab2:	0018      	movs	r0, r3
 8000ab4:	f000 fd32 	bl	800151c <HAL_ADC_PollForConversion>
	  uint16_t adcValue = (uint16_t)HAL_ADC_GetValue(&hadc);
 8000ab8:	4b13      	ldr	r3, [pc, #76]	; (8000b08 <smoke_sensor_read+0xa8>)
 8000aba:	0018      	movs	r0, r3
 8000abc:	f000 fdc6 	bl	800164c <HAL_ADC_GetValue>
 8000ac0:	0002      	movs	r2, r0
 8000ac2:	2316      	movs	r3, #22
 8000ac4:	18fb      	adds	r3, r7, r3
 8000ac6:	801a      	strh	r2, [r3, #0]
	  HAL_ADC_Stop(&hadc);
 8000ac8:	4b0f      	ldr	r3, [pc, #60]	; (8000b08 <smoke_sensor_read+0xa8>)
 8000aca:	0018      	movs	r0, r3
 8000acc:	f000 fce6 	bl	800149c <HAL_ADC_Stop>

	  sConfig.Rank = ADC_RANK_NONE;
 8000ad0:	2108      	movs	r1, #8
 8000ad2:	187b      	adds	r3, r7, r1
 8000ad4:	4a0d      	ldr	r2, [pc, #52]	; (8000b0c <smoke_sensor_read+0xac>)
 8000ad6:	605a      	str	r2, [r3, #4]
	  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000ad8:	187a      	adds	r2, r7, r1
 8000ada:	4b0b      	ldr	r3, [pc, #44]	; (8000b08 <smoke_sensor_read+0xa8>)
 8000adc:	0011      	movs	r1, r2
 8000ade:	0018      	movs	r0, r3
 8000ae0:	f000 fdc0 	bl	8001664 <HAL_ADC_ConfigChannel>
 8000ae4:	1e03      	subs	r3, r0, #0
 8000ae6:	d001      	beq.n	8000aec <smoke_sensor_read+0x8c>
	  {
		Error_Handler();
 8000ae8:	f7ff ffb4 	bl	8000a54 <Error_Handler>
	  }

	  HAL_Delay(100);
 8000aec:	2064      	movs	r0, #100	; 0x64
 8000aee:	f000 fb1d 	bl	800112c <HAL_Delay>

	  *smoke_ptr = adcValue;
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	2216      	movs	r2, #22
 8000af6:	18ba      	adds	r2, r7, r2
 8000af8:	8812      	ldrh	r2, [r2, #0]
 8000afa:	801a      	strh	r2, [r3, #0]

	  return HAL_OK;
 8000afc:	2300      	movs	r3, #0

}
 8000afe:	0018      	movs	r0, r3
 8000b00:	46bd      	mov	sp, r7
 8000b02:	b007      	add	sp, #28
 8000b04:	bd90      	pop	{r4, r7, pc}
 8000b06:	46c0      	nop			; (mov r8, r8)
 8000b08:	20000028 	.word	0x20000028
 8000b0c:	00001001 	.word	0x00001001

08000b10 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b082      	sub	sp, #8
 8000b14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b16:	4b12      	ldr	r3, [pc, #72]	; (8000b60 <HAL_MspInit+0x50>)
 8000b18:	699a      	ldr	r2, [r3, #24]
 8000b1a:	4b11      	ldr	r3, [pc, #68]	; (8000b60 <HAL_MspInit+0x50>)
 8000b1c:	2101      	movs	r1, #1
 8000b1e:	430a      	orrs	r2, r1
 8000b20:	619a      	str	r2, [r3, #24]
 8000b22:	4b0f      	ldr	r3, [pc, #60]	; (8000b60 <HAL_MspInit+0x50>)
 8000b24:	699b      	ldr	r3, [r3, #24]
 8000b26:	2201      	movs	r2, #1
 8000b28:	4013      	ands	r3, r2
 8000b2a:	607b      	str	r3, [r7, #4]
 8000b2c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b2e:	4b0c      	ldr	r3, [pc, #48]	; (8000b60 <HAL_MspInit+0x50>)
 8000b30:	69da      	ldr	r2, [r3, #28]
 8000b32:	4b0b      	ldr	r3, [pc, #44]	; (8000b60 <HAL_MspInit+0x50>)
 8000b34:	2180      	movs	r1, #128	; 0x80
 8000b36:	0549      	lsls	r1, r1, #21
 8000b38:	430a      	orrs	r2, r1
 8000b3a:	61da      	str	r2, [r3, #28]
 8000b3c:	4b08      	ldr	r3, [pc, #32]	; (8000b60 <HAL_MspInit+0x50>)
 8000b3e:	69da      	ldr	r2, [r3, #28]
 8000b40:	2380      	movs	r3, #128	; 0x80
 8000b42:	055b      	lsls	r3, r3, #21
 8000b44:	4013      	ands	r3, r2
 8000b46:	603b      	str	r3, [r7, #0]
 8000b48:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  __HAL_REMAP_PIN_ENABLE(HAL_REMAP_PA11_PA12);
 8000b4a:	4b06      	ldr	r3, [pc, #24]	; (8000b64 <HAL_MspInit+0x54>)
 8000b4c:	681a      	ldr	r2, [r3, #0]
 8000b4e:	4b05      	ldr	r3, [pc, #20]	; (8000b64 <HAL_MspInit+0x54>)
 8000b50:	2110      	movs	r1, #16
 8000b52:	430a      	orrs	r2, r1
 8000b54:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b56:	46c0      	nop			; (mov r8, r8)
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	b002      	add	sp, #8
 8000b5c:	bd80      	pop	{r7, pc}
 8000b5e:	46c0      	nop			; (mov r8, r8)
 8000b60:	40021000 	.word	0x40021000
 8000b64:	40010000 	.word	0x40010000

08000b68 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b6c:	e7fe      	b.n	8000b6c <NMI_Handler+0x4>

08000b6e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b6e:	b580      	push	{r7, lr}
 8000b70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b72:	e7fe      	b.n	8000b72 <HardFault_Handler+0x4>

08000b74 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000b78:	46c0      	nop			; (mov r8, r8)
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	bd80      	pop	{r7, pc}

08000b7e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b7e:	b580      	push	{r7, lr}
 8000b80:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b82:	46c0      	nop			; (mov r8, r8)
 8000b84:	46bd      	mov	sp, r7
 8000b86:	bd80      	pop	{r7, pc}

08000b88 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b8c:	f000 fab2 	bl	80010f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b90:	46c0      	nop			; (mov r8, r8)
 8000b92:	46bd      	mov	sp, r7
 8000b94:	bd80      	pop	{r7, pc}

08000b96 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b96:	b580      	push	{r7, lr}
 8000b98:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000b9a:	46c0      	nop			; (mov r8, r8)
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	bd80      	pop	{r7, pc}

08000ba0 <MX_TIM17_Init>:

TIM_HandleTypeDef htim17;

/* TIM17 init function */
void MX_TIM17_Init(void)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	af00      	add	r7, sp, #0
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8000ba4:	4b0f      	ldr	r3, [pc, #60]	; (8000be4 <MX_TIM17_Init+0x44>)
 8000ba6:	4a10      	ldr	r2, [pc, #64]	; (8000be8 <MX_TIM17_Init+0x48>)
 8000ba8:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 39;
 8000baa:	4b0e      	ldr	r3, [pc, #56]	; (8000be4 <MX_TIM17_Init+0x44>)
 8000bac:	2227      	movs	r2, #39	; 0x27
 8000bae:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bb0:	4b0c      	ldr	r3, [pc, #48]	; (8000be4 <MX_TIM17_Init+0x44>)
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 65535;
 8000bb6:	4b0b      	ldr	r3, [pc, #44]	; (8000be4 <MX_TIM17_Init+0x44>)
 8000bb8:	4a0c      	ldr	r2, [pc, #48]	; (8000bec <MX_TIM17_Init+0x4c>)
 8000bba:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000bbc:	4b09      	ldr	r3, [pc, #36]	; (8000be4 <MX_TIM17_Init+0x44>)
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8000bc2:	4b08      	ldr	r3, [pc, #32]	; (8000be4 <MX_TIM17_Init+0x44>)
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000bc8:	4b06      	ldr	r3, [pc, #24]	; (8000be4 <MX_TIM17_Init+0x44>)
 8000bca:	2200      	movs	r2, #0
 8000bcc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8000bce:	4b05      	ldr	r3, [pc, #20]	; (8000be4 <MX_TIM17_Init+0x44>)
 8000bd0:	0018      	movs	r0, r3
 8000bd2:	f002 f8f3 	bl	8002dbc <HAL_TIM_Base_Init>
 8000bd6:	1e03      	subs	r3, r0, #0
 8000bd8:	d001      	beq.n	8000bde <MX_TIM17_Init+0x3e>
  {
    Error_Handler();
 8000bda:	f7ff ff3b 	bl	8000a54 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 8000bde:	46c0      	nop			; (mov r8, r8)
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bd80      	pop	{r7, pc}
 8000be4:	20000098 	.word	0x20000098
 8000be8:	40014800 	.word	0x40014800
 8000bec:	0000ffff 	.word	0x0000ffff

08000bf0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b084      	sub	sp, #16
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM17)
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	4a0a      	ldr	r2, [pc, #40]	; (8000c28 <HAL_TIM_Base_MspInit+0x38>)
 8000bfe:	4293      	cmp	r3, r2
 8000c00:	d10d      	bne.n	8000c1e <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM17_MspInit 0 */

  /* USER CODE END TIM17_MspInit 0 */
    /* TIM17 clock enable */
    __HAL_RCC_TIM17_CLK_ENABLE();
 8000c02:	4b0a      	ldr	r3, [pc, #40]	; (8000c2c <HAL_TIM_Base_MspInit+0x3c>)
 8000c04:	699a      	ldr	r2, [r3, #24]
 8000c06:	4b09      	ldr	r3, [pc, #36]	; (8000c2c <HAL_TIM_Base_MspInit+0x3c>)
 8000c08:	2180      	movs	r1, #128	; 0x80
 8000c0a:	02c9      	lsls	r1, r1, #11
 8000c0c:	430a      	orrs	r2, r1
 8000c0e:	619a      	str	r2, [r3, #24]
 8000c10:	4b06      	ldr	r3, [pc, #24]	; (8000c2c <HAL_TIM_Base_MspInit+0x3c>)
 8000c12:	699a      	ldr	r2, [r3, #24]
 8000c14:	2380      	movs	r3, #128	; 0x80
 8000c16:	02db      	lsls	r3, r3, #11
 8000c18:	4013      	ands	r3, r2
 8000c1a:	60fb      	str	r3, [r7, #12]
 8000c1c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 8000c1e:	46c0      	nop			; (mov r8, r8)
 8000c20:	46bd      	mov	sp, r7
 8000c22:	b004      	add	sp, #16
 8000c24:	bd80      	pop	{r7, pc}
 8000c26:	46c0      	nop			; (mov r8, r8)
 8000c28:	40014800 	.word	0x40014800
 8000c2c:	40021000 	.word	0x40021000

08000c30 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000c34:	4b14      	ldr	r3, [pc, #80]	; (8000c88 <MX_USART2_UART_Init+0x58>)
 8000c36:	4a15      	ldr	r2, [pc, #84]	; (8000c8c <MX_USART2_UART_Init+0x5c>)
 8000c38:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000c3a:	4b13      	ldr	r3, [pc, #76]	; (8000c88 <MX_USART2_UART_Init+0x58>)
 8000c3c:	22e1      	movs	r2, #225	; 0xe1
 8000c3e:	0252      	lsls	r2, r2, #9
 8000c40:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000c42:	4b11      	ldr	r3, [pc, #68]	; (8000c88 <MX_USART2_UART_Init+0x58>)
 8000c44:	2200      	movs	r2, #0
 8000c46:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000c48:	4b0f      	ldr	r3, [pc, #60]	; (8000c88 <MX_USART2_UART_Init+0x58>)
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000c4e:	4b0e      	ldr	r3, [pc, #56]	; (8000c88 <MX_USART2_UART_Init+0x58>)
 8000c50:	2200      	movs	r2, #0
 8000c52:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000c54:	4b0c      	ldr	r3, [pc, #48]	; (8000c88 <MX_USART2_UART_Init+0x58>)
 8000c56:	220c      	movs	r2, #12
 8000c58:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c5a:	4b0b      	ldr	r3, [pc, #44]	; (8000c88 <MX_USART2_UART_Init+0x58>)
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c60:	4b09      	ldr	r3, [pc, #36]	; (8000c88 <MX_USART2_UART_Init+0x58>)
 8000c62:	2200      	movs	r2, #0
 8000c64:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c66:	4b08      	ldr	r3, [pc, #32]	; (8000c88 <MX_USART2_UART_Init+0x58>)
 8000c68:	2200      	movs	r2, #0
 8000c6a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c6c:	4b06      	ldr	r3, [pc, #24]	; (8000c88 <MX_USART2_UART_Init+0x58>)
 8000c6e:	2200      	movs	r2, #0
 8000c70:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000c72:	4b05      	ldr	r3, [pc, #20]	; (8000c88 <MX_USART2_UART_Init+0x58>)
 8000c74:	0018      	movs	r0, r3
 8000c76:	f002 f9ab 	bl	8002fd0 <HAL_UART_Init>
 8000c7a:	1e03      	subs	r3, r0, #0
 8000c7c:	d001      	beq.n	8000c82 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000c7e:	f7ff fee9 	bl	8000a54 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000c82:	46c0      	nop			; (mov r8, r8)
 8000c84:	46bd      	mov	sp, r7
 8000c86:	bd80      	pop	{r7, pc}
 8000c88:	200000e0 	.word	0x200000e0
 8000c8c:	40004400 	.word	0x40004400

08000c90 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000c90:	b590      	push	{r4, r7, lr}
 8000c92:	b08b      	sub	sp, #44	; 0x2c
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c98:	2414      	movs	r4, #20
 8000c9a:	193b      	adds	r3, r7, r4
 8000c9c:	0018      	movs	r0, r3
 8000c9e:	2314      	movs	r3, #20
 8000ca0:	001a      	movs	r2, r3
 8000ca2:	2100      	movs	r1, #0
 8000ca4:	f002 fd7f 	bl	80037a6 <memset>
  if(uartHandle->Instance==USART2)
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	4a1c      	ldr	r2, [pc, #112]	; (8000d20 <HAL_UART_MspInit+0x90>)
 8000cae:	4293      	cmp	r3, r2
 8000cb0:	d132      	bne.n	8000d18 <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000cb2:	4b1c      	ldr	r3, [pc, #112]	; (8000d24 <HAL_UART_MspInit+0x94>)
 8000cb4:	69da      	ldr	r2, [r3, #28]
 8000cb6:	4b1b      	ldr	r3, [pc, #108]	; (8000d24 <HAL_UART_MspInit+0x94>)
 8000cb8:	2180      	movs	r1, #128	; 0x80
 8000cba:	0289      	lsls	r1, r1, #10
 8000cbc:	430a      	orrs	r2, r1
 8000cbe:	61da      	str	r2, [r3, #28]
 8000cc0:	4b18      	ldr	r3, [pc, #96]	; (8000d24 <HAL_UART_MspInit+0x94>)
 8000cc2:	69da      	ldr	r2, [r3, #28]
 8000cc4:	2380      	movs	r3, #128	; 0x80
 8000cc6:	029b      	lsls	r3, r3, #10
 8000cc8:	4013      	ands	r3, r2
 8000cca:	613b      	str	r3, [r7, #16]
 8000ccc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cce:	4b15      	ldr	r3, [pc, #84]	; (8000d24 <HAL_UART_MspInit+0x94>)
 8000cd0:	695a      	ldr	r2, [r3, #20]
 8000cd2:	4b14      	ldr	r3, [pc, #80]	; (8000d24 <HAL_UART_MspInit+0x94>)
 8000cd4:	2180      	movs	r1, #128	; 0x80
 8000cd6:	0289      	lsls	r1, r1, #10
 8000cd8:	430a      	orrs	r2, r1
 8000cda:	615a      	str	r2, [r3, #20]
 8000cdc:	4b11      	ldr	r3, [pc, #68]	; (8000d24 <HAL_UART_MspInit+0x94>)
 8000cde:	695a      	ldr	r2, [r3, #20]
 8000ce0:	2380      	movs	r3, #128	; 0x80
 8000ce2:	029b      	lsls	r3, r3, #10
 8000ce4:	4013      	ands	r3, r2
 8000ce6:	60fb      	str	r3, [r7, #12]
 8000ce8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000cea:	0021      	movs	r1, r4
 8000cec:	187b      	adds	r3, r7, r1
 8000cee:	220c      	movs	r2, #12
 8000cf0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cf2:	187b      	adds	r3, r7, r1
 8000cf4:	2202      	movs	r2, #2
 8000cf6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf8:	187b      	adds	r3, r7, r1
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000cfe:	187b      	adds	r3, r7, r1
 8000d00:	2203      	movs	r2, #3
 8000d02:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000d04:	187b      	adds	r3, r7, r1
 8000d06:	2201      	movs	r2, #1
 8000d08:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d0a:	187a      	adds	r2, r7, r1
 8000d0c:	2390      	movs	r3, #144	; 0x90
 8000d0e:	05db      	lsls	r3, r3, #23
 8000d10:	0011      	movs	r1, r2
 8000d12:	0018      	movs	r0, r3
 8000d14:	f001 f9bc 	bl	8002090 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000d18:	46c0      	nop			; (mov r8, r8)
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	b00b      	add	sp, #44	; 0x2c
 8000d1e:	bd90      	pop	{r4, r7, pc}
 8000d20:	40004400 	.word	0x40004400
 8000d24:	40021000 	.word	0x40021000

08000d28 <wire_init>:
#include "wire.h"
#include "gpio.h"
#include "tim.h"

HAL_StatusTypeDef wire_init(void)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	af00      	add	r7, sp, #0
  return HAL_TIM_Base_Start(&htim17);
 8000d2c:	4b03      	ldr	r3, [pc, #12]	; (8000d3c <wire_init+0x14>)
 8000d2e:	0018      	movs	r0, r3
 8000d30:	f002 f894 	bl	8002e5c <HAL_TIM_Base_Start>
 8000d34:	0003      	movs	r3, r0
}
 8000d36:	0018      	movs	r0, r3
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	bd80      	pop	{r7, pc}
 8000d3c:	20000098 	.word	0x20000098

08000d40 <delay_us>:

static void delay_us(uint32_t us)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b082      	sub	sp, #8
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]
  __HAL_TIM_SET_COUNTER(&htim17, 0);
 8000d48:	4b07      	ldr	r3, [pc, #28]	; (8000d68 <delay_us+0x28>)
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	625a      	str	r2, [r3, #36]	; 0x24

  while (__HAL_TIM_GET_COUNTER(&htim17) < us) {}
 8000d50:	46c0      	nop			; (mov r8, r8)
 8000d52:	4b05      	ldr	r3, [pc, #20]	; (8000d68 <delay_us+0x28>)
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d58:	687a      	ldr	r2, [r7, #4]
 8000d5a:	429a      	cmp	r2, r3
 8000d5c:	d8f9      	bhi.n	8000d52 <delay_us+0x12>
}
 8000d5e:	46c0      	nop			; (mov r8, r8)
 8000d60:	46c0      	nop			; (mov r8, r8)
 8000d62:	46bd      	mov	sp, r7
 8000d64:	b002      	add	sp, #8
 8000d66:	bd80      	pop	{r7, pc}
 8000d68:	20000098 	.word	0x20000098

08000d6c <wire_reset>:

HAL_StatusTypeDef wire_reset(void)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b082      	sub	sp, #8
 8000d70:	af00      	add	r7, sp, #0
  int rc;

  HAL_GPIO_WritePin(ONE_WIRE_GPIO_Port, ONE_WIRE_Pin, GPIO_PIN_RESET);
 8000d72:	2380      	movs	r3, #128	; 0x80
 8000d74:	0119      	lsls	r1, r3, #4
 8000d76:	2390      	movs	r3, #144	; 0x90
 8000d78:	05db      	lsls	r3, r3, #23
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	0018      	movs	r0, r3
 8000d7e:	f001 fb0c 	bl	800239a <HAL_GPIO_WritePin>
  delay_us(480);
 8000d82:	23f0      	movs	r3, #240	; 0xf0
 8000d84:	005b      	lsls	r3, r3, #1
 8000d86:	0018      	movs	r0, r3
 8000d88:	f7ff ffda 	bl	8000d40 <delay_us>
  HAL_GPIO_WritePin(ONE_WIRE_GPIO_Port, ONE_WIRE_Pin, GPIO_PIN_SET);
 8000d8c:	2380      	movs	r3, #128	; 0x80
 8000d8e:	0119      	lsls	r1, r3, #4
 8000d90:	2390      	movs	r3, #144	; 0x90
 8000d92:	05db      	lsls	r3, r3, #23
 8000d94:	2201      	movs	r2, #1
 8000d96:	0018      	movs	r0, r3
 8000d98:	f001 faff 	bl	800239a <HAL_GPIO_WritePin>
  delay_us(70);
 8000d9c:	2046      	movs	r0, #70	; 0x46
 8000d9e:	f7ff ffcf 	bl	8000d40 <delay_us>
  rc = HAL_GPIO_ReadPin(ONE_WIRE_GPIO_Port, ONE_WIRE_Pin);
 8000da2:	2380      	movs	r3, #128	; 0x80
 8000da4:	011a      	lsls	r2, r3, #4
 8000da6:	2390      	movs	r3, #144	; 0x90
 8000da8:	05db      	lsls	r3, r3, #23
 8000daa:	0011      	movs	r1, r2
 8000dac:	0018      	movs	r0, r3
 8000dae:	f001 fad7 	bl	8002360 <HAL_GPIO_ReadPin>
 8000db2:	0003      	movs	r3, r0
 8000db4:	607b      	str	r3, [r7, #4]
  delay_us(410);
 8000db6:	23cd      	movs	r3, #205	; 0xcd
 8000db8:	005b      	lsls	r3, r3, #1
 8000dba:	0018      	movs	r0, r3
 8000dbc:	f7ff ffc0 	bl	8000d40 <delay_us>

  if (rc == 0)
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d101      	bne.n	8000dca <wire_reset+0x5e>
    return HAL_OK;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	e000      	b.n	8000dcc <wire_reset+0x60>
  else
    return HAL_ERROR;
 8000dca:	2301      	movs	r3, #1
}
 8000dcc:	0018      	movs	r0, r3
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	b002      	add	sp, #8
 8000dd2:	bd80      	pop	{r7, pc}

08000dd4 <read_bit>:

static int read_bit(void)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b082      	sub	sp, #8
 8000dd8:	af00      	add	r7, sp, #0
  int rc;
  HAL_GPIO_WritePin(ONE_WIRE_GPIO_Port, ONE_WIRE_Pin, GPIO_PIN_RESET);
 8000dda:	2380      	movs	r3, #128	; 0x80
 8000ddc:	0119      	lsls	r1, r3, #4
 8000dde:	2390      	movs	r3, #144	; 0x90
 8000de0:	05db      	lsls	r3, r3, #23
 8000de2:	2200      	movs	r2, #0
 8000de4:	0018      	movs	r0, r3
 8000de6:	f001 fad8 	bl	800239a <HAL_GPIO_WritePin>
  delay_us(6);
 8000dea:	2006      	movs	r0, #6
 8000dec:	f7ff ffa8 	bl	8000d40 <delay_us>
  HAL_GPIO_WritePin(ONE_WIRE_GPIO_Port, ONE_WIRE_Pin, GPIO_PIN_SET);
 8000df0:	2380      	movs	r3, #128	; 0x80
 8000df2:	0119      	lsls	r1, r3, #4
 8000df4:	2390      	movs	r3, #144	; 0x90
 8000df6:	05db      	lsls	r3, r3, #23
 8000df8:	2201      	movs	r2, #1
 8000dfa:	0018      	movs	r0, r3
 8000dfc:	f001 facd 	bl	800239a <HAL_GPIO_WritePin>
  delay_us(9);
 8000e00:	2009      	movs	r0, #9
 8000e02:	f7ff ff9d 	bl	8000d40 <delay_us>
  rc = HAL_GPIO_ReadPin(ONE_WIRE_GPIO_Port, ONE_WIRE_Pin);
 8000e06:	2380      	movs	r3, #128	; 0x80
 8000e08:	011a      	lsls	r2, r3, #4
 8000e0a:	2390      	movs	r3, #144	; 0x90
 8000e0c:	05db      	lsls	r3, r3, #23
 8000e0e:	0011      	movs	r1, r2
 8000e10:	0018      	movs	r0, r3
 8000e12:	f001 faa5 	bl	8002360 <HAL_GPIO_ReadPin>
 8000e16:	0003      	movs	r3, r0
 8000e18:	607b      	str	r3, [r7, #4]
  delay_us(55);
 8000e1a:	2037      	movs	r0, #55	; 0x37
 8000e1c:	f7ff ff90 	bl	8000d40 <delay_us>
  return rc;
 8000e20:	687b      	ldr	r3, [r7, #4]
}
 8000e22:	0018      	movs	r0, r3
 8000e24:	46bd      	mov	sp, r7
 8000e26:	b002      	add	sp, #8
 8000e28:	bd80      	pop	{r7, pc}

08000e2a <wire_read>:

uint8_t wire_read(void)
{
 8000e2a:	b580      	push	{r7, lr}
 8000e2c:	b082      	sub	sp, #8
 8000e2e:	af00      	add	r7, sp, #0
  uint8_t value = 0;
 8000e30:	1dfb      	adds	r3, r7, #7
 8000e32:	2200      	movs	r2, #0
 8000e34:	701a      	strb	r2, [r3, #0]
  int i;
  for (i = 0; i < 8; i++) {
 8000e36:	2300      	movs	r3, #0
 8000e38:	603b      	str	r3, [r7, #0]
 8000e3a:	e012      	b.n	8000e62 <wire_read+0x38>
    value >>= 1;
 8000e3c:	1dfb      	adds	r3, r7, #7
 8000e3e:	1dfa      	adds	r2, r7, #7
 8000e40:	7812      	ldrb	r2, [r2, #0]
 8000e42:	0852      	lsrs	r2, r2, #1
 8000e44:	701a      	strb	r2, [r3, #0]
    if (read_bit())
 8000e46:	f7ff ffc5 	bl	8000dd4 <read_bit>
 8000e4a:	1e03      	subs	r3, r0, #0
 8000e4c:	d006      	beq.n	8000e5c <wire_read+0x32>
      value |= 0x80;
 8000e4e:	1dfb      	adds	r3, r7, #7
 8000e50:	1dfa      	adds	r2, r7, #7
 8000e52:	7812      	ldrb	r2, [r2, #0]
 8000e54:	2180      	movs	r1, #128	; 0x80
 8000e56:	4249      	negs	r1, r1
 8000e58:	430a      	orrs	r2, r1
 8000e5a:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < 8; i++) {
 8000e5c:	683b      	ldr	r3, [r7, #0]
 8000e5e:	3301      	adds	r3, #1
 8000e60:	603b      	str	r3, [r7, #0]
 8000e62:	683b      	ldr	r3, [r7, #0]
 8000e64:	2b07      	cmp	r3, #7
 8000e66:	dde9      	ble.n	8000e3c <wire_read+0x12>
  }
  return value;
 8000e68:	1dfb      	adds	r3, r7, #7
 8000e6a:	781b      	ldrb	r3, [r3, #0]
}
 8000e6c:	0018      	movs	r0, r3
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	b002      	add	sp, #8
 8000e72:	bd80      	pop	{r7, pc}

08000e74 <write_bit>:

static void write_bit(int value)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b082      	sub	sp, #8
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
  if (value) {
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d016      	beq.n	8000eb0 <write_bit+0x3c>
    HAL_GPIO_WritePin(ONE_WIRE_GPIO_Port, ONE_WIRE_Pin, GPIO_PIN_RESET);
 8000e82:	2380      	movs	r3, #128	; 0x80
 8000e84:	0119      	lsls	r1, r3, #4
 8000e86:	2390      	movs	r3, #144	; 0x90
 8000e88:	05db      	lsls	r3, r3, #23
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	0018      	movs	r0, r3
 8000e8e:	f001 fa84 	bl	800239a <HAL_GPIO_WritePin>
    delay_us(6);
 8000e92:	2006      	movs	r0, #6
 8000e94:	f7ff ff54 	bl	8000d40 <delay_us>
    HAL_GPIO_WritePin(ONE_WIRE_GPIO_Port, ONE_WIRE_Pin, GPIO_PIN_SET);
 8000e98:	2380      	movs	r3, #128	; 0x80
 8000e9a:	0119      	lsls	r1, r3, #4
 8000e9c:	2390      	movs	r3, #144	; 0x90
 8000e9e:	05db      	lsls	r3, r3, #23
 8000ea0:	2201      	movs	r2, #1
 8000ea2:	0018      	movs	r0, r3
 8000ea4:	f001 fa79 	bl	800239a <HAL_GPIO_WritePin>
    delay_us(64);
 8000ea8:	2040      	movs	r0, #64	; 0x40
 8000eaa:	f7ff ff49 	bl	8000d40 <delay_us>
    HAL_GPIO_WritePin(ONE_WIRE_GPIO_Port, ONE_WIRE_Pin, GPIO_PIN_RESET);
    delay_us(60);
    HAL_GPIO_WritePin(ONE_WIRE_GPIO_Port, ONE_WIRE_Pin, GPIO_PIN_SET);
    delay_us(10);
  }
}
 8000eae:	e015      	b.n	8000edc <write_bit+0x68>
    HAL_GPIO_WritePin(ONE_WIRE_GPIO_Port, ONE_WIRE_Pin, GPIO_PIN_RESET);
 8000eb0:	2380      	movs	r3, #128	; 0x80
 8000eb2:	0119      	lsls	r1, r3, #4
 8000eb4:	2390      	movs	r3, #144	; 0x90
 8000eb6:	05db      	lsls	r3, r3, #23
 8000eb8:	2200      	movs	r2, #0
 8000eba:	0018      	movs	r0, r3
 8000ebc:	f001 fa6d 	bl	800239a <HAL_GPIO_WritePin>
    delay_us(60);
 8000ec0:	203c      	movs	r0, #60	; 0x3c
 8000ec2:	f7ff ff3d 	bl	8000d40 <delay_us>
    HAL_GPIO_WritePin(ONE_WIRE_GPIO_Port, ONE_WIRE_Pin, GPIO_PIN_SET);
 8000ec6:	2380      	movs	r3, #128	; 0x80
 8000ec8:	0119      	lsls	r1, r3, #4
 8000eca:	2390      	movs	r3, #144	; 0x90
 8000ecc:	05db      	lsls	r3, r3, #23
 8000ece:	2201      	movs	r2, #1
 8000ed0:	0018      	movs	r0, r3
 8000ed2:	f001 fa62 	bl	800239a <HAL_GPIO_WritePin>
    delay_us(10);
 8000ed6:	200a      	movs	r0, #10
 8000ed8:	f7ff ff32 	bl	8000d40 <delay_us>
}
 8000edc:	46c0      	nop			; (mov r8, r8)
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	b002      	add	sp, #8
 8000ee2:	bd80      	pop	{r7, pc}

08000ee4 <wire_write>:

void wire_write(uint8_t byte)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b084      	sub	sp, #16
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	0002      	movs	r2, r0
 8000eec:	1dfb      	adds	r3, r7, #7
 8000eee:	701a      	strb	r2, [r3, #0]
  int i;
  for (i = 0; i < 8; i++) {
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	60fb      	str	r3, [r7, #12]
 8000ef4:	e00e      	b.n	8000f14 <wire_write+0x30>
    write_bit(byte & 0x01);
 8000ef6:	1dfb      	adds	r3, r7, #7
 8000ef8:	781b      	ldrb	r3, [r3, #0]
 8000efa:	2201      	movs	r2, #1
 8000efc:	4013      	ands	r3, r2
 8000efe:	0018      	movs	r0, r3
 8000f00:	f7ff ffb8 	bl	8000e74 <write_bit>
    byte >>= 1;
 8000f04:	1dfb      	adds	r3, r7, #7
 8000f06:	1dfa      	adds	r2, r7, #7
 8000f08:	7812      	ldrb	r2, [r2, #0]
 8000f0a:	0852      	lsrs	r2, r2, #1
 8000f0c:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < 8; i++) {
 8000f0e:	68fb      	ldr	r3, [r7, #12]
 8000f10:	3301      	adds	r3, #1
 8000f12:	60fb      	str	r3, [r7, #12]
 8000f14:	68fb      	ldr	r3, [r7, #12]
 8000f16:	2b07      	cmp	r3, #7
 8000f18:	dded      	ble.n	8000ef6 <wire_write+0x12>
  }
}
 8000f1a:	46c0      	nop			; (mov r8, r8)
 8000f1c:	46c0      	nop			; (mov r8, r8)
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	b004      	add	sp, #16
 8000f22:	bd80      	pop	{r7, pc}

08000f24 <byte_crc>:

static uint8_t byte_crc(uint8_t crc, uint8_t byte)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b084      	sub	sp, #16
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	0002      	movs	r2, r0
 8000f2c:	1dfb      	adds	r3, r7, #7
 8000f2e:	701a      	strb	r2, [r3, #0]
 8000f30:	1dbb      	adds	r3, r7, #6
 8000f32:	1c0a      	adds	r2, r1, #0
 8000f34:	701a      	strb	r2, [r3, #0]
  int i;
  for (i = 0; i < 8; i++) {
 8000f36:	2300      	movs	r3, #0
 8000f38:	60fb      	str	r3, [r7, #12]
 8000f3a:	e020      	b.n	8000f7e <byte_crc+0x5a>
    uint8_t b = crc ^ byte;
 8000f3c:	200b      	movs	r0, #11
 8000f3e:	183b      	adds	r3, r7, r0
 8000f40:	1df9      	adds	r1, r7, #7
 8000f42:	1dba      	adds	r2, r7, #6
 8000f44:	7809      	ldrb	r1, [r1, #0]
 8000f46:	7812      	ldrb	r2, [r2, #0]
 8000f48:	404a      	eors	r2, r1
 8000f4a:	701a      	strb	r2, [r3, #0]
    crc >>= 1;
 8000f4c:	1dfb      	adds	r3, r7, #7
 8000f4e:	1dfa      	adds	r2, r7, #7
 8000f50:	7812      	ldrb	r2, [r2, #0]
 8000f52:	0852      	lsrs	r2, r2, #1
 8000f54:	701a      	strb	r2, [r3, #0]
    if (b & 0x01)
 8000f56:	183b      	adds	r3, r7, r0
 8000f58:	781b      	ldrb	r3, [r3, #0]
 8000f5a:	2201      	movs	r2, #1
 8000f5c:	4013      	ands	r3, r2
 8000f5e:	d006      	beq.n	8000f6e <byte_crc+0x4a>
      crc ^= 0x8c;
 8000f60:	1dfb      	adds	r3, r7, #7
 8000f62:	1dfa      	adds	r2, r7, #7
 8000f64:	7812      	ldrb	r2, [r2, #0]
 8000f66:	2174      	movs	r1, #116	; 0x74
 8000f68:	4249      	negs	r1, r1
 8000f6a:	404a      	eors	r2, r1
 8000f6c:	701a      	strb	r2, [r3, #0]
    byte >>= 1;
 8000f6e:	1dbb      	adds	r3, r7, #6
 8000f70:	1dba      	adds	r2, r7, #6
 8000f72:	7812      	ldrb	r2, [r2, #0]
 8000f74:	0852      	lsrs	r2, r2, #1
 8000f76:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < 8; i++) {
 8000f78:	68fb      	ldr	r3, [r7, #12]
 8000f7a:	3301      	adds	r3, #1
 8000f7c:	60fb      	str	r3, [r7, #12]
 8000f7e:	68fb      	ldr	r3, [r7, #12]
 8000f80:	2b07      	cmp	r3, #7
 8000f82:	dddb      	ble.n	8000f3c <byte_crc+0x18>
  }
  return crc;
 8000f84:	1dfb      	adds	r3, r7, #7
 8000f86:	781b      	ldrb	r3, [r3, #0]
}
 8000f88:	0018      	movs	r0, r3
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	b004      	add	sp, #16
 8000f8e:	bd80      	pop	{r7, pc}

08000f90 <wire_crc>:

uint8_t wire_crc(const uint8_t* data, int len)
{
 8000f90:	b590      	push	{r4, r7, lr}
 8000f92:	b085      	sub	sp, #20
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
 8000f98:	6039      	str	r1, [r7, #0]
  int i;
    uint8_t crc = 0;
 8000f9a:	230b      	movs	r3, #11
 8000f9c:	18fb      	adds	r3, r7, r3
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	701a      	strb	r2, [r3, #0]

    for (i = 0; i < len; i++)
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	60fb      	str	r3, [r7, #12]
 8000fa6:	e010      	b.n	8000fca <wire_crc+0x3a>
      crc = byte_crc(crc, data[i]);
 8000fa8:	68fb      	ldr	r3, [r7, #12]
 8000faa:	687a      	ldr	r2, [r7, #4]
 8000fac:	18d3      	adds	r3, r2, r3
 8000fae:	781a      	ldrb	r2, [r3, #0]
 8000fb0:	230b      	movs	r3, #11
 8000fb2:	18fc      	adds	r4, r7, r3
 8000fb4:	18fb      	adds	r3, r7, r3
 8000fb6:	781b      	ldrb	r3, [r3, #0]
 8000fb8:	0011      	movs	r1, r2
 8000fba:	0018      	movs	r0, r3
 8000fbc:	f7ff ffb2 	bl	8000f24 <byte_crc>
 8000fc0:	0003      	movs	r3, r0
 8000fc2:	7023      	strb	r3, [r4, #0]
    for (i = 0; i < len; i++)
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	3301      	adds	r3, #1
 8000fc8:	60fb      	str	r3, [r7, #12]
 8000fca:	68fa      	ldr	r2, [r7, #12]
 8000fcc:	683b      	ldr	r3, [r7, #0]
 8000fce:	429a      	cmp	r2, r3
 8000fd0:	dbea      	blt.n	8000fa8 <wire_crc+0x18>

    return crc;
 8000fd2:	230b      	movs	r3, #11
 8000fd4:	18fb      	adds	r3, r7, r3
 8000fd6:	781b      	ldrb	r3, [r3, #0]
}
 8000fd8:	0018      	movs	r0, r3
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	b005      	add	sp, #20
 8000fde:	bd90      	pop	{r4, r7, pc}

08000fe0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000fe0:	4813      	ldr	r0, [pc, #76]	; (8001030 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000fe2:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000fe4:	f7ff fdd7 	bl	8000b96 <SystemInit>

/*Check if boot space corresponds to test memory*/
 
    LDR R0,=0x00000004
 8000fe8:	4812      	ldr	r0, [pc, #72]	; (8001034 <LoopForever+0x6>)
    LDR R1, [R0]
 8000fea:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8000fec:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 8000fee:	4a12      	ldr	r2, [pc, #72]	; (8001038 <LoopForever+0xa>)
    CMP R1, R2
 8000ff0:	4291      	cmp	r1, r2
    BNE ApplicationStart
 8000ff2:	d105      	bne.n	8001000 <ApplicationStart>

 /*SYSCFG clock enable*/

    LDR R0,=0x40021018
 8000ff4:	4811      	ldr	r0, [pc, #68]	; (800103c <LoopForever+0xe>)
    LDR R1,=0x00000001
 8000ff6:	4912      	ldr	r1, [pc, #72]	; (8001040 <LoopForever+0x12>)
    STR R1, [R0]
 8000ff8:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 8000ffa:	4812      	ldr	r0, [pc, #72]	; (8001044 <LoopForever+0x16>)
    LDR R1,=0x00000000
 8000ffc:	4912      	ldr	r1, [pc, #72]	; (8001048 <LoopForever+0x1a>)
    STR R1, [R0]
 8000ffe:	6001      	str	r1, [r0, #0]

08001000 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001000:	4812      	ldr	r0, [pc, #72]	; (800104c <LoopForever+0x1e>)
  ldr r1, =_edata
 8001002:	4913      	ldr	r1, [pc, #76]	; (8001050 <LoopForever+0x22>)
  ldr r2, =_sidata
 8001004:	4a13      	ldr	r2, [pc, #76]	; (8001054 <LoopForever+0x26>)
  movs r3, #0
 8001006:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001008:	e002      	b.n	8001010 <LoopCopyDataInit>

0800100a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800100a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800100c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800100e:	3304      	adds	r3, #4

08001010 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001010:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001012:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001014:	d3f9      	bcc.n	800100a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001016:	4a10      	ldr	r2, [pc, #64]	; (8001058 <LoopForever+0x2a>)
  ldr r4, =_ebss
 8001018:	4c10      	ldr	r4, [pc, #64]	; (800105c <LoopForever+0x2e>)
  movs r3, #0
 800101a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800101c:	e001      	b.n	8001022 <LoopFillZerobss>

0800101e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800101e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001020:	3204      	adds	r2, #4

08001022 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001022:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001024:	d3fb      	bcc.n	800101e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001026:	f002 fb91 	bl	800374c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800102a:	f7ff fbe9 	bl	8000800 <main>

0800102e <LoopForever>:

LoopForever:
    b LoopForever
 800102e:	e7fe      	b.n	800102e <LoopForever>
  ldr   r0, =_estack
 8001030:	20001800 	.word	0x20001800
    LDR R0,=0x00000004
 8001034:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 8001038:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021018
 800103c:	40021018 	.word	0x40021018
    LDR R1,=0x00000001
 8001040:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 8001044:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 8001048:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 800104c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001050:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001054:	08003824 	.word	0x08003824
  ldr r2, =_sbss
 8001058:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800105c:	2000016c 	.word	0x2000016c

08001060 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001060:	e7fe      	b.n	8001060 <ADC1_IRQHandler>
	...

08001064 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001068:	4b07      	ldr	r3, [pc, #28]	; (8001088 <HAL_Init+0x24>)
 800106a:	681a      	ldr	r2, [r3, #0]
 800106c:	4b06      	ldr	r3, [pc, #24]	; (8001088 <HAL_Init+0x24>)
 800106e:	2110      	movs	r1, #16
 8001070:	430a      	orrs	r2, r1
 8001072:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8001074:	2003      	movs	r0, #3
 8001076:	f000 f809 	bl	800108c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800107a:	f7ff fd49 	bl	8000b10 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800107e:	2300      	movs	r3, #0
}
 8001080:	0018      	movs	r0, r3
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}
 8001086:	46c0      	nop			; (mov r8, r8)
 8001088:	40022000 	.word	0x40022000

0800108c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800108c:	b590      	push	{r4, r7, lr}
 800108e:	b083      	sub	sp, #12
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001094:	4b14      	ldr	r3, [pc, #80]	; (80010e8 <HAL_InitTick+0x5c>)
 8001096:	681c      	ldr	r4, [r3, #0]
 8001098:	4b14      	ldr	r3, [pc, #80]	; (80010ec <HAL_InitTick+0x60>)
 800109a:	781b      	ldrb	r3, [r3, #0]
 800109c:	0019      	movs	r1, r3
 800109e:	23fa      	movs	r3, #250	; 0xfa
 80010a0:	0098      	lsls	r0, r3, #2
 80010a2:	f7ff f831 	bl	8000108 <__udivsi3>
 80010a6:	0003      	movs	r3, r0
 80010a8:	0019      	movs	r1, r3
 80010aa:	0020      	movs	r0, r4
 80010ac:	f7ff f82c 	bl	8000108 <__udivsi3>
 80010b0:	0003      	movs	r3, r0
 80010b2:	0018      	movs	r0, r3
 80010b4:	f000 ffdf 	bl	8002076 <HAL_SYSTICK_Config>
 80010b8:	1e03      	subs	r3, r0, #0
 80010ba:	d001      	beq.n	80010c0 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80010bc:	2301      	movs	r3, #1
 80010be:	e00f      	b.n	80010e0 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	2b03      	cmp	r3, #3
 80010c4:	d80b      	bhi.n	80010de <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010c6:	6879      	ldr	r1, [r7, #4]
 80010c8:	2301      	movs	r3, #1
 80010ca:	425b      	negs	r3, r3
 80010cc:	2200      	movs	r2, #0
 80010ce:	0018      	movs	r0, r3
 80010d0:	f000 ffbc 	bl	800204c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80010d4:	4b06      	ldr	r3, [pc, #24]	; (80010f0 <HAL_InitTick+0x64>)
 80010d6:	687a      	ldr	r2, [r7, #4]
 80010d8:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80010da:	2300      	movs	r3, #0
 80010dc:	e000      	b.n	80010e0 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80010de:	2301      	movs	r3, #1
}
 80010e0:	0018      	movs	r0, r3
 80010e2:	46bd      	mov	sp, r7
 80010e4:	b003      	add	sp, #12
 80010e6:	bd90      	pop	{r4, r7, pc}
 80010e8:	20000000 	.word	0x20000000
 80010ec:	20000008 	.word	0x20000008
 80010f0:	20000004 	.word	0x20000004

080010f4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80010f8:	4b05      	ldr	r3, [pc, #20]	; (8001110 <HAL_IncTick+0x1c>)
 80010fa:	781b      	ldrb	r3, [r3, #0]
 80010fc:	001a      	movs	r2, r3
 80010fe:	4b05      	ldr	r3, [pc, #20]	; (8001114 <HAL_IncTick+0x20>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	18d2      	adds	r2, r2, r3
 8001104:	4b03      	ldr	r3, [pc, #12]	; (8001114 <HAL_IncTick+0x20>)
 8001106:	601a      	str	r2, [r3, #0]
}
 8001108:	46c0      	nop			; (mov r8, r8)
 800110a:	46bd      	mov	sp, r7
 800110c:	bd80      	pop	{r7, pc}
 800110e:	46c0      	nop			; (mov r8, r8)
 8001110:	20000008 	.word	0x20000008
 8001114:	20000168 	.word	0x20000168

08001118 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	af00      	add	r7, sp, #0
  return uwTick;
 800111c:	4b02      	ldr	r3, [pc, #8]	; (8001128 <HAL_GetTick+0x10>)
 800111e:	681b      	ldr	r3, [r3, #0]
}
 8001120:	0018      	movs	r0, r3
 8001122:	46bd      	mov	sp, r7
 8001124:	bd80      	pop	{r7, pc}
 8001126:	46c0      	nop			; (mov r8, r8)
 8001128:	20000168 	.word	0x20000168

0800112c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b084      	sub	sp, #16
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001134:	f7ff fff0 	bl	8001118 <HAL_GetTick>
 8001138:	0003      	movs	r3, r0
 800113a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	3301      	adds	r3, #1
 8001144:	d005      	beq.n	8001152 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001146:	4b0a      	ldr	r3, [pc, #40]	; (8001170 <HAL_Delay+0x44>)
 8001148:	781b      	ldrb	r3, [r3, #0]
 800114a:	001a      	movs	r2, r3
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	189b      	adds	r3, r3, r2
 8001150:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001152:	46c0      	nop			; (mov r8, r8)
 8001154:	f7ff ffe0 	bl	8001118 <HAL_GetTick>
 8001158:	0002      	movs	r2, r0
 800115a:	68bb      	ldr	r3, [r7, #8]
 800115c:	1ad3      	subs	r3, r2, r3
 800115e:	68fa      	ldr	r2, [r7, #12]
 8001160:	429a      	cmp	r2, r3
 8001162:	d8f7      	bhi.n	8001154 <HAL_Delay+0x28>
  {
  }
}
 8001164:	46c0      	nop			; (mov r8, r8)
 8001166:	46c0      	nop			; (mov r8, r8)
 8001168:	46bd      	mov	sp, r7
 800116a:	b004      	add	sp, #16
 800116c:	bd80      	pop	{r7, pc}
 800116e:	46c0      	nop			; (mov r8, r8)
 8001170:	20000008 	.word	0x20000008

08001174 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b084      	sub	sp, #16
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800117c:	230f      	movs	r3, #15
 800117e:	18fb      	adds	r3, r7, r3
 8001180:	2200      	movs	r2, #0
 8001182:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8001184:	2300      	movs	r3, #0
 8001186:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	2b00      	cmp	r3, #0
 800118c:	d101      	bne.n	8001192 <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 800118e:	2301      	movs	r3, #1
 8001190:	e125      	b.n	80013de <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001196:	2b00      	cmp	r3, #0
 8001198:	d10a      	bne.n	80011b0 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	2200      	movs	r2, #0
 800119e:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	2234      	movs	r2, #52	; 0x34
 80011a4:	2100      	movs	r1, #0
 80011a6:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	0018      	movs	r0, r3
 80011ac:	f7ff f87e 	bl	80002ac <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80011b4:	2210      	movs	r2, #16
 80011b6:	4013      	ands	r3, r2
 80011b8:	d000      	beq.n	80011bc <HAL_ADC_Init+0x48>
 80011ba:	e103      	b.n	80013c4 <HAL_ADC_Init+0x250>
 80011bc:	230f      	movs	r3, #15
 80011be:	18fb      	adds	r3, r7, r3
 80011c0:	781b      	ldrb	r3, [r3, #0]
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d000      	beq.n	80011c8 <HAL_ADC_Init+0x54>
 80011c6:	e0fd      	b.n	80013c4 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	689b      	ldr	r3, [r3, #8]
 80011ce:	2204      	movs	r2, #4
 80011d0:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 80011d2:	d000      	beq.n	80011d6 <HAL_ADC_Init+0x62>
 80011d4:	e0f6      	b.n	80013c4 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80011da:	4a83      	ldr	r2, [pc, #524]	; (80013e8 <HAL_ADC_Init+0x274>)
 80011dc:	4013      	ands	r3, r2
 80011de:	2202      	movs	r2, #2
 80011e0:	431a      	orrs	r2, r3
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	689b      	ldr	r3, [r3, #8]
 80011ec:	2203      	movs	r2, #3
 80011ee:	4013      	ands	r3, r2
 80011f0:	2b01      	cmp	r3, #1
 80011f2:	d112      	bne.n	800121a <HAL_ADC_Init+0xa6>
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	2201      	movs	r2, #1
 80011fc:	4013      	ands	r3, r2
 80011fe:	2b01      	cmp	r3, #1
 8001200:	d009      	beq.n	8001216 <HAL_ADC_Init+0xa2>
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	68da      	ldr	r2, [r3, #12]
 8001208:	2380      	movs	r3, #128	; 0x80
 800120a:	021b      	lsls	r3, r3, #8
 800120c:	401a      	ands	r2, r3
 800120e:	2380      	movs	r3, #128	; 0x80
 8001210:	021b      	lsls	r3, r3, #8
 8001212:	429a      	cmp	r2, r3
 8001214:	d101      	bne.n	800121a <HAL_ADC_Init+0xa6>
 8001216:	2301      	movs	r3, #1
 8001218:	e000      	b.n	800121c <HAL_ADC_Init+0xa8>
 800121a:	2300      	movs	r3, #0
 800121c:	2b00      	cmp	r3, #0
 800121e:	d116      	bne.n	800124e <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	68db      	ldr	r3, [r3, #12]
 8001226:	2218      	movs	r2, #24
 8001228:	4393      	bics	r3, r2
 800122a:	0019      	movs	r1, r3
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	689a      	ldr	r2, [r3, #8]
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	430a      	orrs	r2, r1
 8001236:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	691b      	ldr	r3, [r3, #16]
 800123e:	009b      	lsls	r3, r3, #2
 8001240:	0899      	lsrs	r1, r3, #2
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	685a      	ldr	r2, [r3, #4]
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	430a      	orrs	r2, r1
 800124c:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	68da      	ldr	r2, [r3, #12]
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	4964      	ldr	r1, [pc, #400]	; (80013ec <HAL_ADC_Init+0x278>)
 800125a:	400a      	ands	r2, r1
 800125c:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	7e1b      	ldrb	r3, [r3, #24]
 8001262:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	7e5b      	ldrb	r3, [r3, #25]
 8001268:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800126a:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	7e9b      	ldrb	r3, [r3, #26]
 8001270:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8001272:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001278:	2b01      	cmp	r3, #1
 800127a:	d002      	beq.n	8001282 <HAL_ADC_Init+0x10e>
 800127c:	2380      	movs	r3, #128	; 0x80
 800127e:	015b      	lsls	r3, r3, #5
 8001280:	e000      	b.n	8001284 <HAL_ADC_Init+0x110>
 8001282:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001284:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 800128a:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	691b      	ldr	r3, [r3, #16]
 8001290:	2b02      	cmp	r3, #2
 8001292:	d101      	bne.n	8001298 <HAL_ADC_Init+0x124>
 8001294:	2304      	movs	r3, #4
 8001296:	e000      	b.n	800129a <HAL_ADC_Init+0x126>
 8001298:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 800129a:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	2124      	movs	r1, #36	; 0x24
 80012a0:	5c5b      	ldrb	r3, [r3, r1]
 80012a2:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80012a4:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80012a6:	68ba      	ldr	r2, [r7, #8]
 80012a8:	4313      	orrs	r3, r2
 80012aa:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	7edb      	ldrb	r3, [r3, #27]
 80012b0:	2b01      	cmp	r3, #1
 80012b2:	d115      	bne.n	80012e0 <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	7e9b      	ldrb	r3, [r3, #26]
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d105      	bne.n	80012c8 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 80012bc:	68bb      	ldr	r3, [r7, #8]
 80012be:	2280      	movs	r2, #128	; 0x80
 80012c0:	0252      	lsls	r2, r2, #9
 80012c2:	4313      	orrs	r3, r2
 80012c4:	60bb      	str	r3, [r7, #8]
 80012c6:	e00b      	b.n	80012e0 <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80012cc:	2220      	movs	r2, #32
 80012ce:	431a      	orrs	r2, r3
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80012d8:	2201      	movs	r2, #1
 80012da:	431a      	orrs	r2, r3
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	69da      	ldr	r2, [r3, #28]
 80012e4:	23c2      	movs	r3, #194	; 0xc2
 80012e6:	33ff      	adds	r3, #255	; 0xff
 80012e8:	429a      	cmp	r2, r3
 80012ea:	d007      	beq.n	80012fc <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 80012f4:	4313      	orrs	r3, r2
 80012f6:	68ba      	ldr	r2, [r7, #8]
 80012f8:	4313      	orrs	r3, r2
 80012fa:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	68d9      	ldr	r1, [r3, #12]
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	68ba      	ldr	r2, [r7, #8]
 8001308:	430a      	orrs	r2, r1
 800130a:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001310:	2380      	movs	r3, #128	; 0x80
 8001312:	055b      	lsls	r3, r3, #21
 8001314:	429a      	cmp	r2, r3
 8001316:	d01b      	beq.n	8001350 <HAL_ADC_Init+0x1dc>
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800131c:	2b01      	cmp	r3, #1
 800131e:	d017      	beq.n	8001350 <HAL_ADC_Init+0x1dc>
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001324:	2b02      	cmp	r3, #2
 8001326:	d013      	beq.n	8001350 <HAL_ADC_Init+0x1dc>
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800132c:	2b03      	cmp	r3, #3
 800132e:	d00f      	beq.n	8001350 <HAL_ADC_Init+0x1dc>
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001334:	2b04      	cmp	r3, #4
 8001336:	d00b      	beq.n	8001350 <HAL_ADC_Init+0x1dc>
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800133c:	2b05      	cmp	r3, #5
 800133e:	d007      	beq.n	8001350 <HAL_ADC_Init+0x1dc>
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001344:	2b06      	cmp	r3, #6
 8001346:	d003      	beq.n	8001350 <HAL_ADC_Init+0x1dc>
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800134c:	2b07      	cmp	r3, #7
 800134e:	d112      	bne.n	8001376 <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	695a      	ldr	r2, [r3, #20]
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	2107      	movs	r1, #7
 800135c:	438a      	bics	r2, r1
 800135e:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	6959      	ldr	r1, [r3, #20]
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800136a:	2207      	movs	r2, #7
 800136c:	401a      	ands	r2, r3
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	430a      	orrs	r2, r1
 8001374:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	68db      	ldr	r3, [r3, #12]
 800137c:	4a1c      	ldr	r2, [pc, #112]	; (80013f0 <HAL_ADC_Init+0x27c>)
 800137e:	4013      	ands	r3, r2
 8001380:	68ba      	ldr	r2, [r7, #8]
 8001382:	429a      	cmp	r2, r3
 8001384:	d10b      	bne.n	800139e <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	2200      	movs	r2, #0
 800138a:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001390:	2203      	movs	r2, #3
 8001392:	4393      	bics	r3, r2
 8001394:	2201      	movs	r2, #1
 8001396:	431a      	orrs	r2, r3
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 800139c:	e01c      	b.n	80013d8 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80013a2:	2212      	movs	r2, #18
 80013a4:	4393      	bics	r3, r2
 80013a6:	2210      	movs	r2, #16
 80013a8:	431a      	orrs	r2, r3
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80013b2:	2201      	movs	r2, #1
 80013b4:	431a      	orrs	r2, r3
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 80013ba:	230f      	movs	r3, #15
 80013bc:	18fb      	adds	r3, r7, r3
 80013be:	2201      	movs	r2, #1
 80013c0:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80013c2:	e009      	b.n	80013d8 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80013c8:	2210      	movs	r2, #16
 80013ca:	431a      	orrs	r2, r3
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 80013d0:	230f      	movs	r3, #15
 80013d2:	18fb      	adds	r3, r7, r3
 80013d4:	2201      	movs	r2, #1
 80013d6:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80013d8:	230f      	movs	r3, #15
 80013da:	18fb      	adds	r3, r7, r3
 80013dc:	781b      	ldrb	r3, [r3, #0]
}
 80013de:	0018      	movs	r0, r3
 80013e0:	46bd      	mov	sp, r7
 80013e2:	b004      	add	sp, #16
 80013e4:	bd80      	pop	{r7, pc}
 80013e6:	46c0      	nop			; (mov r8, r8)
 80013e8:	fffffefd 	.word	0xfffffefd
 80013ec:	fffe0219 	.word	0xfffe0219
 80013f0:	833fffe7 	.word	0x833fffe7

080013f4 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80013f4:	b590      	push	{r4, r7, lr}
 80013f6:	b085      	sub	sp, #20
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80013fc:	230f      	movs	r3, #15
 80013fe:	18fb      	adds	r3, r7, r3
 8001400:	2200      	movs	r2, #0
 8001402:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	689b      	ldr	r3, [r3, #8]
 800140a:	2204      	movs	r2, #4
 800140c:	4013      	ands	r3, r2
 800140e:	d138      	bne.n	8001482 <HAL_ADC_Start+0x8e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	2234      	movs	r2, #52	; 0x34
 8001414:	5c9b      	ldrb	r3, [r3, r2]
 8001416:	2b01      	cmp	r3, #1
 8001418:	d101      	bne.n	800141e <HAL_ADC_Start+0x2a>
 800141a:	2302      	movs	r3, #2
 800141c:	e038      	b.n	8001490 <HAL_ADC_Start+0x9c>
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	2234      	movs	r2, #52	; 0x34
 8001422:	2101      	movs	r1, #1
 8001424:	5499      	strb	r1, [r3, r2]
      
    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	7e5b      	ldrb	r3, [r3, #25]
 800142a:	2b01      	cmp	r3, #1
 800142c:	d007      	beq.n	800143e <HAL_ADC_Start+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 800142e:	230f      	movs	r3, #15
 8001430:	18fc      	adds	r4, r7, r3
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	0018      	movs	r0, r3
 8001436:	f000 fa2d 	bl	8001894 <ADC_Enable>
 800143a:	0003      	movs	r3, r0
 800143c:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800143e:	230f      	movs	r3, #15
 8001440:	18fb      	adds	r3, r7, r3
 8001442:	781b      	ldrb	r3, [r3, #0]
 8001444:	2b00      	cmp	r3, #0
 8001446:	d120      	bne.n	800148a <HAL_ADC_Start+0x96>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800144c:	4a12      	ldr	r2, [pc, #72]	; (8001498 <HAL_ADC_Start+0xa4>)
 800144e:	4013      	ands	r3, r2
 8001450:	2280      	movs	r2, #128	; 0x80
 8001452:	0052      	lsls	r2, r2, #1
 8001454:	431a      	orrs	r2, r3
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	2200      	movs	r2, #0
 800145e:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	2234      	movs	r2, #52	; 0x34
 8001464:	2100      	movs	r1, #0
 8001466:	5499      	strb	r1, [r3, r2]
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	221c      	movs	r2, #28
 800146e:	601a      	str	r2, [r3, #0]
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	689a      	ldr	r2, [r3, #8]
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	2104      	movs	r1, #4
 800147c:	430a      	orrs	r2, r1
 800147e:	609a      	str	r2, [r3, #8]
 8001480:	e003      	b.n	800148a <HAL_ADC_Start+0x96>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001482:	230f      	movs	r3, #15
 8001484:	18fb      	adds	r3, r7, r3
 8001486:	2202      	movs	r2, #2
 8001488:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800148a:	230f      	movs	r3, #15
 800148c:	18fb      	adds	r3, r7, r3
 800148e:	781b      	ldrb	r3, [r3, #0]
}
 8001490:	0018      	movs	r0, r3
 8001492:	46bd      	mov	sp, r7
 8001494:	b005      	add	sp, #20
 8001496:	bd90      	pop	{r4, r7, pc}
 8001498:	fffff0fe 	.word	0xfffff0fe

0800149c <HAL_ADC_Stop>:
  * @brief  Stop ADC conversion of regular group, disable ADC peripheral.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{ 
 800149c:	b5b0      	push	{r4, r5, r7, lr}
 800149e:	b084      	sub	sp, #16
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80014a4:	230f      	movs	r3, #15
 80014a6:	18fb      	adds	r3, r7, r3
 80014a8:	2200      	movs	r2, #0
 80014aa:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	2234      	movs	r2, #52	; 0x34
 80014b0:	5c9b      	ldrb	r3, [r3, r2]
 80014b2:	2b01      	cmp	r3, #1
 80014b4:	d101      	bne.n	80014ba <HAL_ADC_Stop+0x1e>
 80014b6:	2302      	movs	r3, #2
 80014b8:	e029      	b.n	800150e <HAL_ADC_Stop+0x72>
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	2234      	movs	r2, #52	; 0x34
 80014be:	2101      	movs	r1, #1
 80014c0:	5499      	strb	r1, [r3, r2]
  
  /* 1. Stop potential conversion on going, on regular group */
  tmp_hal_status = ADC_ConversionStop(hadc);
 80014c2:	250f      	movs	r5, #15
 80014c4:	197c      	adds	r4, r7, r5
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	0018      	movs	r0, r3
 80014ca:	f000 fad8 	bl	8001a7e <ADC_ConversionStop>
 80014ce:	0003      	movs	r3, r0
 80014d0:	7023      	strb	r3, [r4, #0]
  
  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80014d2:	197b      	adds	r3, r7, r5
 80014d4:	781b      	ldrb	r3, [r3, #0]
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d112      	bne.n	8001500 <HAL_ADC_Stop+0x64>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80014da:	197c      	adds	r4, r7, r5
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	0018      	movs	r0, r3
 80014e0:	f000 fa5c 	bl	800199c <ADC_Disable>
 80014e4:	0003      	movs	r3, r0
 80014e6:	7023      	strb	r3, [r4, #0]
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80014e8:	197b      	adds	r3, r7, r5
 80014ea:	781b      	ldrb	r3, [r3, #0]
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d107      	bne.n	8001500 <HAL_ADC_Stop+0x64>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80014f4:	4a08      	ldr	r2, [pc, #32]	; (8001518 <HAL_ADC_Stop+0x7c>)
 80014f6:	4013      	ands	r3, r2
 80014f8:	2201      	movs	r2, #1
 80014fa:	431a      	orrs	r2, r3
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	2234      	movs	r2, #52	; 0x34
 8001504:	2100      	movs	r1, #0
 8001506:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8001508:	230f      	movs	r3, #15
 800150a:	18fb      	adds	r3, r7, r3
 800150c:	781b      	ldrb	r3, [r3, #0]
}
 800150e:	0018      	movs	r0, r3
 8001510:	46bd      	mov	sp, r7
 8001512:	b004      	add	sp, #16
 8001514:	bdb0      	pop	{r4, r5, r7, pc}
 8001516:	46c0      	nop			; (mov r8, r8)
 8001518:	fffffefe 	.word	0xfffffefe

0800151c <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b084      	sub	sp, #16
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
 8001524:	6039      	str	r1, [r7, #0]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	695b      	ldr	r3, [r3, #20]
 800152a:	2b08      	cmp	r3, #8
 800152c:	d102      	bne.n	8001534 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 800152e:	2308      	movs	r3, #8
 8001530:	60fb      	str	r3, [r7, #12]
 8001532:	e014      	b.n	800155e <HAL_ADC_PollForConversion+0x42>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	68db      	ldr	r3, [r3, #12]
 800153a:	2201      	movs	r2, #1
 800153c:	4013      	ands	r3, r2
 800153e:	2b01      	cmp	r3, #1
 8001540:	d10b      	bne.n	800155a <HAL_ADC_PollForConversion+0x3e>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001546:	2220      	movs	r2, #32
 8001548:	431a      	orrs	r2, r3
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	639a      	str	r2, [r3, #56]	; 0x38
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	2234      	movs	r2, #52	; 0x34
 8001552:	2100      	movs	r1, #0
 8001554:	5499      	strb	r1, [r3, r2]
      
      return HAL_ERROR;
 8001556:	2301      	movs	r3, #1
 8001558:	e071      	b.n	800163e <HAL_ADC_PollForConversion+0x122>
    }
    else
    {
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 800155a:	230c      	movs	r3, #12
 800155c:	60fb      	str	r3, [r7, #12]
    }
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 800155e:	f7ff fddb 	bl	8001118 <HAL_GetTick>
 8001562:	0003      	movs	r3, r0
 8001564:	60bb      	str	r3, [r7, #8]
  
  /* Wait until End of Conversion flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001566:	e01f      	b.n	80015a8 <HAL_ADC_PollForConversion+0x8c>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8001568:	683b      	ldr	r3, [r7, #0]
 800156a:	3301      	adds	r3, #1
 800156c:	d01c      	beq.n	80015a8 <HAL_ADC_PollForConversion+0x8c>
    {
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 800156e:	683b      	ldr	r3, [r7, #0]
 8001570:	2b00      	cmp	r3, #0
 8001572:	d007      	beq.n	8001584 <HAL_ADC_PollForConversion+0x68>
 8001574:	f7ff fdd0 	bl	8001118 <HAL_GetTick>
 8001578:	0002      	movs	r2, r0
 800157a:	68bb      	ldr	r3, [r7, #8]
 800157c:	1ad3      	subs	r3, r2, r3
 800157e:	683a      	ldr	r2, [r7, #0]
 8001580:	429a      	cmp	r2, r3
 8001582:	d211      	bcs.n	80015a8 <HAL_ADC_PollForConversion+0x8c>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	68fa      	ldr	r2, [r7, #12]
 800158c:	4013      	ands	r3, r2
 800158e:	d10b      	bne.n	80015a8 <HAL_ADC_PollForConversion+0x8c>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001594:	2204      	movs	r2, #4
 8001596:	431a      	orrs	r2, r3
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	639a      	str	r2, [r3, #56]	; 0x38

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	2234      	movs	r2, #52	; 0x34
 80015a0:	2100      	movs	r1, #0
 80015a2:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80015a4:	2303      	movs	r3, #3
 80015a6:	e04a      	b.n	800163e <HAL_ADC_PollForConversion+0x122>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	68fa      	ldr	r2, [r7, #12]
 80015b0:	4013      	ands	r3, r2
 80015b2:	d0d9      	beq.n	8001568 <HAL_ADC_PollForConversion+0x4c>
      }
    }
  }
    
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80015b8:	2280      	movs	r2, #128	; 0x80
 80015ba:	0092      	lsls	r2, r2, #2
 80015bc:	431a      	orrs	r2, r3
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	68da      	ldr	r2, [r3, #12]
 80015c8:	23c0      	movs	r3, #192	; 0xc0
 80015ca:	011b      	lsls	r3, r3, #4
 80015cc:	4013      	ands	r3, r2
 80015ce:	d12d      	bne.n	800162c <HAL_ADC_PollForConversion+0x110>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	7e9b      	ldrb	r3, [r3, #26]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d129      	bne.n	800162c <HAL_ADC_PollForConversion+0x110>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	2208      	movs	r2, #8
 80015e0:	4013      	ands	r3, r2
 80015e2:	2b08      	cmp	r3, #8
 80015e4:	d122      	bne.n	800162c <HAL_ADC_PollForConversion+0x110>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	689b      	ldr	r3, [r3, #8]
 80015ec:	2204      	movs	r2, #4
 80015ee:	4013      	ands	r3, r2
 80015f0:	d110      	bne.n	8001614 <HAL_ADC_PollForConversion+0xf8>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	685a      	ldr	r2, [r3, #4]
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	210c      	movs	r1, #12
 80015fe:	438a      	bics	r2, r1
 8001600:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001606:	4a10      	ldr	r2, [pc, #64]	; (8001648 <HAL_ADC_PollForConversion+0x12c>)
 8001608:	4013      	ands	r3, r2
 800160a:	2201      	movs	r2, #1
 800160c:	431a      	orrs	r2, r3
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	639a      	str	r2, [r3, #56]	; 0x38
 8001612:	e00b      	b.n	800162c <HAL_ADC_PollForConversion+0x110>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001618:	2220      	movs	r2, #32
 800161a:	431a      	orrs	r2, r3
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001624:	2201      	movs	r2, #1
 8001626:	431a      	orrs	r2, r3
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	7e1b      	ldrb	r3, [r3, #24]
 8001630:	2b00      	cmp	r3, #0
 8001632:	d103      	bne.n	800163c <HAL_ADC_PollForConversion+0x120>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	220c      	movs	r2, #12
 800163a:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 800163c:	2300      	movs	r3, #0
}
 800163e:	0018      	movs	r0, r3
 8001640:	46bd      	mov	sp, r7
 8001642:	b004      	add	sp, #16
 8001644:	bd80      	pop	{r7, pc}
 8001646:	46c0      	nop			; (mov r8, r8)
 8001648:	fffffefe 	.word	0xfffffefe

0800164c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b082      	sub	sp, #8
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 800165a:	0018      	movs	r0, r3
 800165c:	46bd      	mov	sp, r7
 800165e:	b002      	add	sp, #8
 8001660:	bd80      	pop	{r7, pc}
	...

08001664 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b084      	sub	sp, #16
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
 800166c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800166e:	230f      	movs	r3, #15
 8001670:	18fb      	adds	r3, r7, r3
 8001672:	2200      	movs	r2, #0
 8001674:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 8001676:	2300      	movs	r3, #0
 8001678:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800167e:	2380      	movs	r3, #128	; 0x80
 8001680:	055b      	lsls	r3, r3, #21
 8001682:	429a      	cmp	r2, r3
 8001684:	d011      	beq.n	80016aa <HAL_ADC_ConfigChannel+0x46>
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800168a:	2b01      	cmp	r3, #1
 800168c:	d00d      	beq.n	80016aa <HAL_ADC_ConfigChannel+0x46>
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001692:	2b02      	cmp	r3, #2
 8001694:	d009      	beq.n	80016aa <HAL_ADC_ConfigChannel+0x46>
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800169a:	2b03      	cmp	r3, #3
 800169c:	d005      	beq.n	80016aa <HAL_ADC_ConfigChannel+0x46>
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016a2:	2b04      	cmp	r3, #4
 80016a4:	d001      	beq.n	80016aa <HAL_ADC_ConfigChannel+0x46>
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	2234      	movs	r2, #52	; 0x34
 80016ae:	5c9b      	ldrb	r3, [r3, r2]
 80016b0:	2b01      	cmp	r3, #1
 80016b2:	d101      	bne.n	80016b8 <HAL_ADC_ConfigChannel+0x54>
 80016b4:	2302      	movs	r3, #2
 80016b6:	e0d0      	b.n	800185a <HAL_ADC_ConfigChannel+0x1f6>
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	2234      	movs	r2, #52	; 0x34
 80016bc:	2101      	movs	r1, #1
 80016be:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	689b      	ldr	r3, [r3, #8]
 80016c6:	2204      	movs	r2, #4
 80016c8:	4013      	ands	r3, r2
 80016ca:	d000      	beq.n	80016ce <HAL_ADC_ConfigChannel+0x6a>
 80016cc:	e0b4      	b.n	8001838 <HAL_ADC_ConfigChannel+0x1d4>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 80016ce:	683b      	ldr	r3, [r7, #0]
 80016d0:	685b      	ldr	r3, [r3, #4]
 80016d2:	4a64      	ldr	r2, [pc, #400]	; (8001864 <HAL_ADC_ConfigChannel+0x200>)
 80016d4:	4293      	cmp	r3, r2
 80016d6:	d100      	bne.n	80016da <HAL_ADC_ConfigChannel+0x76>
 80016d8:	e082      	b.n	80017e0 <HAL_ADC_ConfigChannel+0x17c>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80016e0:	683b      	ldr	r3, [r7, #0]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	2201      	movs	r2, #1
 80016e6:	409a      	lsls	r2, r3
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	430a      	orrs	r2, r1
 80016ee:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80016f4:	2380      	movs	r3, #128	; 0x80
 80016f6:	055b      	lsls	r3, r3, #21
 80016f8:	429a      	cmp	r2, r3
 80016fa:	d037      	beq.n	800176c <HAL_ADC_ConfigChannel+0x108>
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001700:	2b01      	cmp	r3, #1
 8001702:	d033      	beq.n	800176c <HAL_ADC_ConfigChannel+0x108>
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001708:	2b02      	cmp	r3, #2
 800170a:	d02f      	beq.n	800176c <HAL_ADC_ConfigChannel+0x108>
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001710:	2b03      	cmp	r3, #3
 8001712:	d02b      	beq.n	800176c <HAL_ADC_ConfigChannel+0x108>
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001718:	2b04      	cmp	r3, #4
 800171a:	d027      	beq.n	800176c <HAL_ADC_ConfigChannel+0x108>
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001720:	2b05      	cmp	r3, #5
 8001722:	d023      	beq.n	800176c <HAL_ADC_ConfigChannel+0x108>
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001728:	2b06      	cmp	r3, #6
 800172a:	d01f      	beq.n	800176c <HAL_ADC_ConfigChannel+0x108>
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001730:	2b07      	cmp	r3, #7
 8001732:	d01b      	beq.n	800176c <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of recurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8001734:	683b      	ldr	r3, [r7, #0]
 8001736:	689a      	ldr	r2, [r3, #8]
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	695b      	ldr	r3, [r3, #20]
 800173e:	2107      	movs	r1, #7
 8001740:	400b      	ands	r3, r1
 8001742:	429a      	cmp	r2, r3
 8001744:	d012      	beq.n	800176c <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	695a      	ldr	r2, [r3, #20]
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	2107      	movs	r1, #7
 8001752:	438a      	bics	r2, r1
 8001754:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	6959      	ldr	r1, [r3, #20]
 800175c:	683b      	ldr	r3, [r7, #0]
 800175e:	689b      	ldr	r3, [r3, #8]
 8001760:	2207      	movs	r2, #7
 8001762:	401a      	ands	r2, r3
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	430a      	orrs	r2, r1
 800176a:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	2b10      	cmp	r3, #16
 8001772:	d007      	beq.n	8001784 <HAL_ADC_ConfigChannel+0x120>
 8001774:	683b      	ldr	r3, [r7, #0]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	2b11      	cmp	r3, #17
 800177a:	d003      	beq.n	8001784 <HAL_ADC_ConfigChannel+0x120>
 800177c:	683b      	ldr	r3, [r7, #0]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	2b12      	cmp	r3, #18
 8001782:	d163      	bne.n	800184c <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8001784:	4b38      	ldr	r3, [pc, #224]	; (8001868 <HAL_ADC_ConfigChannel+0x204>)
 8001786:	6819      	ldr	r1, [r3, #0]
 8001788:	683b      	ldr	r3, [r7, #0]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	2b10      	cmp	r3, #16
 800178e:	d009      	beq.n	80017a4 <HAL_ADC_ConfigChannel+0x140>
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	2b11      	cmp	r3, #17
 8001796:	d102      	bne.n	800179e <HAL_ADC_ConfigChannel+0x13a>
 8001798:	2380      	movs	r3, #128	; 0x80
 800179a:	03db      	lsls	r3, r3, #15
 800179c:	e004      	b.n	80017a8 <HAL_ADC_ConfigChannel+0x144>
 800179e:	2380      	movs	r3, #128	; 0x80
 80017a0:	045b      	lsls	r3, r3, #17
 80017a2:	e001      	b.n	80017a8 <HAL_ADC_ConfigChannel+0x144>
 80017a4:	2380      	movs	r3, #128	; 0x80
 80017a6:	041b      	lsls	r3, r3, #16
 80017a8:	4a2f      	ldr	r2, [pc, #188]	; (8001868 <HAL_ADC_ConfigChannel+0x204>)
 80017aa:	430b      	orrs	r3, r1
 80017ac:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80017ae:	683b      	ldr	r3, [r7, #0]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	2b10      	cmp	r3, #16
 80017b4:	d14a      	bne.n	800184c <HAL_ADC_ConfigChannel+0x1e8>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80017b6:	4b2d      	ldr	r3, [pc, #180]	; (800186c <HAL_ADC_ConfigChannel+0x208>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	492d      	ldr	r1, [pc, #180]	; (8001870 <HAL_ADC_ConfigChannel+0x20c>)
 80017bc:	0018      	movs	r0, r3
 80017be:	f7fe fca3 	bl	8000108 <__udivsi3>
 80017c2:	0003      	movs	r3, r0
 80017c4:	001a      	movs	r2, r3
 80017c6:	0013      	movs	r3, r2
 80017c8:	009b      	lsls	r3, r3, #2
 80017ca:	189b      	adds	r3, r3, r2
 80017cc:	005b      	lsls	r3, r3, #1
 80017ce:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80017d0:	e002      	b.n	80017d8 <HAL_ADC_ConfigChannel+0x174>
          {
            wait_loop_index--;
 80017d2:	68bb      	ldr	r3, [r7, #8]
 80017d4:	3b01      	subs	r3, #1
 80017d6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80017d8:	68bb      	ldr	r3, [r7, #8]
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d1f9      	bne.n	80017d2 <HAL_ADC_ConfigChannel+0x16e>
 80017de:	e035      	b.n	800184c <HAL_ADC_ConfigChannel+0x1e8>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	2101      	movs	r1, #1
 80017ec:	4099      	lsls	r1, r3
 80017ee:	000b      	movs	r3, r1
 80017f0:	43d9      	mvns	r1, r3
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	400a      	ands	r2, r1
 80017f8:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80017fa:	683b      	ldr	r3, [r7, #0]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	2b10      	cmp	r3, #16
 8001800:	d007      	beq.n	8001812 <HAL_ADC_ConfigChannel+0x1ae>
 8001802:	683b      	ldr	r3, [r7, #0]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	2b11      	cmp	r3, #17
 8001808:	d003      	beq.n	8001812 <HAL_ADC_ConfigChannel+0x1ae>
 800180a:	683b      	ldr	r3, [r7, #0]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	2b12      	cmp	r3, #18
 8001810:	d11c      	bne.n	800184c <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8001812:	4b15      	ldr	r3, [pc, #84]	; (8001868 <HAL_ADC_ConfigChannel+0x204>)
 8001814:	6819      	ldr	r1, [r3, #0]
 8001816:	683b      	ldr	r3, [r7, #0]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	2b10      	cmp	r3, #16
 800181c:	d007      	beq.n	800182e <HAL_ADC_ConfigChannel+0x1ca>
 800181e:	683b      	ldr	r3, [r7, #0]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	2b11      	cmp	r3, #17
 8001824:	d101      	bne.n	800182a <HAL_ADC_ConfigChannel+0x1c6>
 8001826:	4b13      	ldr	r3, [pc, #76]	; (8001874 <HAL_ADC_ConfigChannel+0x210>)
 8001828:	e002      	b.n	8001830 <HAL_ADC_ConfigChannel+0x1cc>
 800182a:	4b13      	ldr	r3, [pc, #76]	; (8001878 <HAL_ADC_ConfigChannel+0x214>)
 800182c:	e000      	b.n	8001830 <HAL_ADC_ConfigChannel+0x1cc>
 800182e:	4b13      	ldr	r3, [pc, #76]	; (800187c <HAL_ADC_ConfigChannel+0x218>)
 8001830:	4a0d      	ldr	r2, [pc, #52]	; (8001868 <HAL_ADC_ConfigChannel+0x204>)
 8001832:	400b      	ands	r3, r1
 8001834:	6013      	str	r3, [r2, #0]
 8001836:	e009      	b.n	800184c <HAL_ADC_ConfigChannel+0x1e8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800183c:	2220      	movs	r2, #32
 800183e:	431a      	orrs	r2, r3
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 8001844:	230f      	movs	r3, #15
 8001846:	18fb      	adds	r3, r7, r3
 8001848:	2201      	movs	r2, #1
 800184a:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	2234      	movs	r2, #52	; 0x34
 8001850:	2100      	movs	r1, #0
 8001852:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8001854:	230f      	movs	r3, #15
 8001856:	18fb      	adds	r3, r7, r3
 8001858:	781b      	ldrb	r3, [r3, #0]
}
 800185a:	0018      	movs	r0, r3
 800185c:	46bd      	mov	sp, r7
 800185e:	b004      	add	sp, #16
 8001860:	bd80      	pop	{r7, pc}
 8001862:	46c0      	nop			; (mov r8, r8)
 8001864:	00001001 	.word	0x00001001
 8001868:	40012708 	.word	0x40012708
 800186c:	20000000 	.word	0x20000000
 8001870:	000f4240 	.word	0x000f4240
 8001874:	ffbfffff 	.word	0xffbfffff
 8001878:	feffffff 	.word	0xfeffffff
 800187c:	ff7fffff 	.word	0xff7fffff

08001880 <HAL_ADC_GetState>:
  *           " if (HAL_IS_BIT_SET(HAL_ADC_GetState(hadc1), HAL_ADC_STATE_AWD1)    ) "
  * @param  hadc ADC handle
  * @retval HAL state
  */
uint32_t HAL_ADC_GetState(ADC_HandleTypeDef* hadc)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b082      	sub	sp, #8
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Return ADC state */
  return hadc->State;
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
}
 800188c:	0018      	movs	r0, r3
 800188e:	46bd      	mov	sp, r7
 8001890:	b002      	add	sp, #8
 8001892:	bd80      	pop	{r7, pc}

08001894 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b084      	sub	sp, #16
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800189c:	2300      	movs	r3, #0
 800189e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80018a0:	2300      	movs	r3, #0
 80018a2:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	689b      	ldr	r3, [r3, #8]
 80018aa:	2203      	movs	r2, #3
 80018ac:	4013      	ands	r3, r2
 80018ae:	2b01      	cmp	r3, #1
 80018b0:	d112      	bne.n	80018d8 <ADC_Enable+0x44>
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	2201      	movs	r2, #1
 80018ba:	4013      	ands	r3, r2
 80018bc:	2b01      	cmp	r3, #1
 80018be:	d009      	beq.n	80018d4 <ADC_Enable+0x40>
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	68da      	ldr	r2, [r3, #12]
 80018c6:	2380      	movs	r3, #128	; 0x80
 80018c8:	021b      	lsls	r3, r3, #8
 80018ca:	401a      	ands	r2, r3
 80018cc:	2380      	movs	r3, #128	; 0x80
 80018ce:	021b      	lsls	r3, r3, #8
 80018d0:	429a      	cmp	r2, r3
 80018d2:	d101      	bne.n	80018d8 <ADC_Enable+0x44>
 80018d4:	2301      	movs	r3, #1
 80018d6:	e000      	b.n	80018da <ADC_Enable+0x46>
 80018d8:	2300      	movs	r3, #0
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d152      	bne.n	8001984 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	689b      	ldr	r3, [r3, #8]
 80018e4:	4a2a      	ldr	r2, [pc, #168]	; (8001990 <ADC_Enable+0xfc>)
 80018e6:	4013      	ands	r3, r2
 80018e8:	d00d      	beq.n	8001906 <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80018ee:	2210      	movs	r2, #16
 80018f0:	431a      	orrs	r2, r3
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	639a      	str	r2, [r3, #56]	; 0x38
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80018fa:	2201      	movs	r2, #1
 80018fc:	431a      	orrs	r2, r3
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	63da      	str	r2, [r3, #60]	; 0x3c
      
      return HAL_ERROR;
 8001902:	2301      	movs	r3, #1
 8001904:	e03f      	b.n	8001986 <ADC_Enable+0xf2>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	689a      	ldr	r2, [r3, #8]
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	2101      	movs	r1, #1
 8001912:	430a      	orrs	r2, r1
 8001914:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001916:	4b1f      	ldr	r3, [pc, #124]	; (8001994 <ADC_Enable+0x100>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	491f      	ldr	r1, [pc, #124]	; (8001998 <ADC_Enable+0x104>)
 800191c:	0018      	movs	r0, r3
 800191e:	f7fe fbf3 	bl	8000108 <__udivsi3>
 8001922:	0003      	movs	r3, r0
 8001924:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001926:	e002      	b.n	800192e <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 8001928:	68bb      	ldr	r3, [r7, #8]
 800192a:	3b01      	subs	r3, #1
 800192c:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800192e:	68bb      	ldr	r3, [r7, #8]
 8001930:	2b00      	cmp	r3, #0
 8001932:	d1f9      	bne.n	8001928 <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 8001934:	f7ff fbf0 	bl	8001118 <HAL_GetTick>
 8001938:	0003      	movs	r3, r0
 800193a:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800193c:	e01b      	b.n	8001976 <ADC_Enable+0xe2>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800193e:	f7ff fbeb 	bl	8001118 <HAL_GetTick>
 8001942:	0002      	movs	r2, r0
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	1ad3      	subs	r3, r2, r3
 8001948:	2b02      	cmp	r3, #2
 800194a:	d914      	bls.n	8001976 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	2201      	movs	r2, #1
 8001954:	4013      	ands	r3, r2
 8001956:	2b01      	cmp	r3, #1
 8001958:	d00d      	beq.n	8001976 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800195e:	2210      	movs	r2, #16
 8001960:	431a      	orrs	r2, r3
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800196a:	2201      	movs	r2, #1
 800196c:	431a      	orrs	r2, r3
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8001972:	2301      	movs	r3, #1
 8001974:	e007      	b.n	8001986 <ADC_Enable+0xf2>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	2201      	movs	r2, #1
 800197e:	4013      	ands	r3, r2
 8001980:	2b01      	cmp	r3, #1
 8001982:	d1dc      	bne.n	800193e <ADC_Enable+0xaa>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001984:	2300      	movs	r3, #0
}
 8001986:	0018      	movs	r0, r3
 8001988:	46bd      	mov	sp, r7
 800198a:	b004      	add	sp, #16
 800198c:	bd80      	pop	{r7, pc}
 800198e:	46c0      	nop			; (mov r8, r8)
 8001990:	80000017 	.word	0x80000017
 8001994:	20000000 	.word	0x20000000
 8001998:	000f4240 	.word	0x000f4240

0800199c <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b084      	sub	sp, #16
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80019a4:	2300      	movs	r3, #0
 80019a6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	689b      	ldr	r3, [r3, #8]
 80019ae:	2203      	movs	r2, #3
 80019b0:	4013      	ands	r3, r2
 80019b2:	2b01      	cmp	r3, #1
 80019b4:	d112      	bne.n	80019dc <ADC_Disable+0x40>
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	2201      	movs	r2, #1
 80019be:	4013      	ands	r3, r2
 80019c0:	2b01      	cmp	r3, #1
 80019c2:	d009      	beq.n	80019d8 <ADC_Disable+0x3c>
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	68da      	ldr	r2, [r3, #12]
 80019ca:	2380      	movs	r3, #128	; 0x80
 80019cc:	021b      	lsls	r3, r3, #8
 80019ce:	401a      	ands	r2, r3
 80019d0:	2380      	movs	r3, #128	; 0x80
 80019d2:	021b      	lsls	r3, r3, #8
 80019d4:	429a      	cmp	r2, r3
 80019d6:	d101      	bne.n	80019dc <ADC_Disable+0x40>
 80019d8:	2301      	movs	r3, #1
 80019da:	e000      	b.n	80019de <ADC_Disable+0x42>
 80019dc:	2300      	movs	r3, #0
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d048      	beq.n	8001a74 <ADC_Disable+0xd8>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	689b      	ldr	r3, [r3, #8]
 80019e8:	2205      	movs	r2, #5
 80019ea:	4013      	ands	r3, r2
 80019ec:	2b01      	cmp	r3, #1
 80019ee:	d110      	bne.n	8001a12 <ADC_Disable+0x76>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	689a      	ldr	r2, [r3, #8]
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	2102      	movs	r1, #2
 80019fc:	430a      	orrs	r2, r1
 80019fe:	609a      	str	r2, [r3, #8]
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	2203      	movs	r2, #3
 8001a06:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001a08:	f7ff fb86 	bl	8001118 <HAL_GetTick>
 8001a0c:	0003      	movs	r3, r0
 8001a0e:	60fb      	str	r3, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001a10:	e029      	b.n	8001a66 <ADC_Disable+0xca>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a16:	2210      	movs	r2, #16
 8001a18:	431a      	orrs	r2, r3
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	639a      	str	r2, [r3, #56]	; 0x38
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a22:	2201      	movs	r2, #1
 8001a24:	431a      	orrs	r2, r3
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	63da      	str	r2, [r3, #60]	; 0x3c
      return HAL_ERROR;
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	e023      	b.n	8001a76 <ADC_Disable+0xda>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001a2e:	f7ff fb73 	bl	8001118 <HAL_GetTick>
 8001a32:	0002      	movs	r2, r0
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	1ad3      	subs	r3, r2, r3
 8001a38:	2b02      	cmp	r3, #2
 8001a3a:	d914      	bls.n	8001a66 <ADC_Disable+0xca>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	689b      	ldr	r3, [r3, #8]
 8001a42:	2201      	movs	r2, #1
 8001a44:	4013      	ands	r3, r2
 8001a46:	2b01      	cmp	r3, #1
 8001a48:	d10d      	bne.n	8001a66 <ADC_Disable+0xca>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a4e:	2210      	movs	r2, #16
 8001a50:	431a      	orrs	r2, r3
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a5a:	2201      	movs	r2, #1
 8001a5c:	431a      	orrs	r2, r3
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8001a62:	2301      	movs	r3, #1
 8001a64:	e007      	b.n	8001a76 <ADC_Disable+0xda>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	689b      	ldr	r3, [r3, #8]
 8001a6c:	2201      	movs	r2, #1
 8001a6e:	4013      	ands	r3, r2
 8001a70:	2b01      	cmp	r3, #1
 8001a72:	d0dc      	beq.n	8001a2e <ADC_Disable+0x92>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001a74:	2300      	movs	r3, #0
}
 8001a76:	0018      	movs	r0, r3
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	b004      	add	sp, #16
 8001a7c:	bd80      	pop	{r7, pc}

08001a7e <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef* hadc)
{
 8001a7e:	b580      	push	{r7, lr}
 8001a80:	b084      	sub	sp, #16
 8001a82:	af00      	add	r7, sp, #0
 8001a84:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001a86:	2300      	movs	r3, #0
 8001a88:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
    
  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	689b      	ldr	r3, [r3, #8]
 8001a90:	2204      	movs	r2, #4
 8001a92:	4013      	ands	r3, r2
 8001a94:	d03a      	beq.n	8001b0c <ADC_ConversionStop+0x8e>
  {
    
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	689b      	ldr	r3, [r3, #8]
 8001a9c:	2204      	movs	r2, #4
 8001a9e:	4013      	ands	r3, r2
 8001aa0:	2b04      	cmp	r3, #4
 8001aa2:	d10d      	bne.n	8001ac0 <ADC_ConversionStop+0x42>
        HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)                  )
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	689b      	ldr	r3, [r3, #8]
 8001aaa:	2202      	movs	r2, #2
 8001aac:	4013      	ands	r3, r2
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8001aae:	d107      	bne.n	8001ac0 <ADC_ConversionStop+0x42>
    {
      /* Stop conversions on regular group */
      hadc->Instance->CR |= ADC_CR_ADSTP;
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	689a      	ldr	r2, [r3, #8]
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	2110      	movs	r1, #16
 8001abc:	430a      	orrs	r2, r1
 8001abe:	609a      	str	r2, [r3, #8]
    }
    
    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001ac0:	f7ff fb2a 	bl	8001118 <HAL_GetTick>
 8001ac4:	0003      	movs	r3, r0
 8001ac6:	60fb      	str	r3, [r7, #12]
      
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8001ac8:	e01a      	b.n	8001b00 <ADC_ConversionStop+0x82>
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8001aca:	f7ff fb25 	bl	8001118 <HAL_GetTick>
 8001ace:	0002      	movs	r2, r0
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	1ad3      	subs	r3, r2, r3
 8001ad4:	2b02      	cmp	r3, #2
 8001ad6:	d913      	bls.n	8001b00 <ADC_ConversionStop+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	689b      	ldr	r3, [r3, #8]
 8001ade:	2204      	movs	r2, #4
 8001ae0:	4013      	ands	r3, r2
 8001ae2:	d00d      	beq.n	8001b00 <ADC_ConversionStop+0x82>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ae8:	2210      	movs	r2, #16
 8001aea:	431a      	orrs	r2, r3
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001af4:	2201      	movs	r2, #1
 8001af6:	431a      	orrs	r2, r3
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8001afc:	2301      	movs	r3, #1
 8001afe:	e006      	b.n	8001b0e <ADC_ConversionStop+0x90>
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	689b      	ldr	r3, [r3, #8]
 8001b06:	2204      	movs	r2, #4
 8001b08:	4013      	ands	r3, r2
 8001b0a:	d1de      	bne.n	8001aca <ADC_ConversionStop+0x4c>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001b0c:	2300      	movs	r3, #0
}
 8001b0e:	0018      	movs	r0, r3
 8001b10:	46bd      	mov	sp, r7
 8001b12:	b004      	add	sp, #16
 8001b14:	bd80      	pop	{r7, pc}

08001b16 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001b16:	b580      	push	{r7, lr}
 8001b18:	b084      	sub	sp, #16
 8001b1a:	af00      	add	r7, sp, #0
 8001b1c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d101      	bne.n	8001b28 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001b24:	2301      	movs	r3, #1
 8001b26:	e0f0      	b.n	8001d0a <HAL_CAN_Init+0x1f4>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	2220      	movs	r2, #32
 8001b2c:	5c9b      	ldrb	r3, [r3, r2]
 8001b2e:	b2db      	uxtb	r3, r3
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d103      	bne.n	8001b3c <HAL_CAN_Init+0x26>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	0018      	movs	r0, r3
 8001b38:	f7fe fc34 	bl	80003a4 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	681a      	ldr	r2, [r3, #0]
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	2101      	movs	r1, #1
 8001b48:	430a      	orrs	r2, r1
 8001b4a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001b4c:	f7ff fae4 	bl	8001118 <HAL_GetTick>
 8001b50:	0003      	movs	r3, r0
 8001b52:	60fb      	str	r3, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001b54:	e013      	b.n	8001b7e <HAL_CAN_Init+0x68>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001b56:	f7ff fadf 	bl	8001118 <HAL_GetTick>
 8001b5a:	0002      	movs	r2, r0
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	1ad3      	subs	r3, r2, r3
 8001b60:	2b0a      	cmp	r3, #10
 8001b62:	d90c      	bls.n	8001b7e <HAL_CAN_Init+0x68>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b68:	2280      	movs	r2, #128	; 0x80
 8001b6a:	0292      	lsls	r2, r2, #10
 8001b6c:	431a      	orrs	r2, r3
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	2220      	movs	r2, #32
 8001b76:	2105      	movs	r1, #5
 8001b78:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	e0c5      	b.n	8001d0a <HAL_CAN_Init+0x1f4>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	685b      	ldr	r3, [r3, #4]
 8001b84:	2201      	movs	r2, #1
 8001b86:	4013      	ands	r3, r2
 8001b88:	d0e5      	beq.n	8001b56 <HAL_CAN_Init+0x40>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	681a      	ldr	r2, [r3, #0]
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	2102      	movs	r1, #2
 8001b96:	438a      	bics	r2, r1
 8001b98:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001b9a:	f7ff fabd 	bl	8001118 <HAL_GetTick>
 8001b9e:	0003      	movs	r3, r0
 8001ba0:	60fb      	str	r3, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001ba2:	e013      	b.n	8001bcc <HAL_CAN_Init+0xb6>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001ba4:	f7ff fab8 	bl	8001118 <HAL_GetTick>
 8001ba8:	0002      	movs	r2, r0
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	1ad3      	subs	r3, r2, r3
 8001bae:	2b0a      	cmp	r3, #10
 8001bb0:	d90c      	bls.n	8001bcc <HAL_CAN_Init+0xb6>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bb6:	2280      	movs	r2, #128	; 0x80
 8001bb8:	0292      	lsls	r2, r2, #10
 8001bba:	431a      	orrs	r2, r3
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	2220      	movs	r2, #32
 8001bc4:	2105      	movs	r1, #5
 8001bc6:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8001bc8:	2301      	movs	r3, #1
 8001bca:	e09e      	b.n	8001d0a <HAL_CAN_Init+0x1f4>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	685b      	ldr	r3, [r3, #4]
 8001bd2:	2202      	movs	r2, #2
 8001bd4:	4013      	ands	r3, r2
 8001bd6:	d1e5      	bne.n	8001ba4 <HAL_CAN_Init+0x8e>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	7e1b      	ldrb	r3, [r3, #24]
 8001bdc:	2b01      	cmp	r3, #1
 8001bde:	d108      	bne.n	8001bf2 <HAL_CAN_Init+0xdc>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	681a      	ldr	r2, [r3, #0]
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	2180      	movs	r1, #128	; 0x80
 8001bec:	430a      	orrs	r2, r1
 8001bee:	601a      	str	r2, [r3, #0]
 8001bf0:	e007      	b.n	8001c02 <HAL_CAN_Init+0xec>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	681a      	ldr	r2, [r3, #0]
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	2180      	movs	r1, #128	; 0x80
 8001bfe:	438a      	bics	r2, r1
 8001c00:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	7e5b      	ldrb	r3, [r3, #25]
 8001c06:	2b01      	cmp	r3, #1
 8001c08:	d108      	bne.n	8001c1c <HAL_CAN_Init+0x106>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	681a      	ldr	r2, [r3, #0]
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	2140      	movs	r1, #64	; 0x40
 8001c16:	430a      	orrs	r2, r1
 8001c18:	601a      	str	r2, [r3, #0]
 8001c1a:	e007      	b.n	8001c2c <HAL_CAN_Init+0x116>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	681a      	ldr	r2, [r3, #0]
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	2140      	movs	r1, #64	; 0x40
 8001c28:	438a      	bics	r2, r1
 8001c2a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	7e9b      	ldrb	r3, [r3, #26]
 8001c30:	2b01      	cmp	r3, #1
 8001c32:	d108      	bne.n	8001c46 <HAL_CAN_Init+0x130>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	681a      	ldr	r2, [r3, #0]
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	2120      	movs	r1, #32
 8001c40:	430a      	orrs	r2, r1
 8001c42:	601a      	str	r2, [r3, #0]
 8001c44:	e007      	b.n	8001c56 <HAL_CAN_Init+0x140>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	681a      	ldr	r2, [r3, #0]
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	2120      	movs	r1, #32
 8001c52:	438a      	bics	r2, r1
 8001c54:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	7edb      	ldrb	r3, [r3, #27]
 8001c5a:	2b01      	cmp	r3, #1
 8001c5c:	d108      	bne.n	8001c70 <HAL_CAN_Init+0x15a>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	681a      	ldr	r2, [r3, #0]
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	2110      	movs	r1, #16
 8001c6a:	438a      	bics	r2, r1
 8001c6c:	601a      	str	r2, [r3, #0]
 8001c6e:	e007      	b.n	8001c80 <HAL_CAN_Init+0x16a>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	681a      	ldr	r2, [r3, #0]
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	2110      	movs	r1, #16
 8001c7c:	430a      	orrs	r2, r1
 8001c7e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	7f1b      	ldrb	r3, [r3, #28]
 8001c84:	2b01      	cmp	r3, #1
 8001c86:	d108      	bne.n	8001c9a <HAL_CAN_Init+0x184>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	681a      	ldr	r2, [r3, #0]
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	2108      	movs	r1, #8
 8001c94:	430a      	orrs	r2, r1
 8001c96:	601a      	str	r2, [r3, #0]
 8001c98:	e007      	b.n	8001caa <HAL_CAN_Init+0x194>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	681a      	ldr	r2, [r3, #0]
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	2108      	movs	r1, #8
 8001ca6:	438a      	bics	r2, r1
 8001ca8:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	7f5b      	ldrb	r3, [r3, #29]
 8001cae:	2b01      	cmp	r3, #1
 8001cb0:	d108      	bne.n	8001cc4 <HAL_CAN_Init+0x1ae>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	681a      	ldr	r2, [r3, #0]
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	2104      	movs	r1, #4
 8001cbe:	430a      	orrs	r2, r1
 8001cc0:	601a      	str	r2, [r3, #0]
 8001cc2:	e007      	b.n	8001cd4 <HAL_CAN_Init+0x1be>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	681a      	ldr	r2, [r3, #0]
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	2104      	movs	r1, #4
 8001cd0:	438a      	bics	r2, r1
 8001cd2:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	689a      	ldr	r2, [r3, #8]
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	68db      	ldr	r3, [r3, #12]
 8001cdc:	431a      	orrs	r2, r3
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	691b      	ldr	r3, [r3, #16]
 8001ce2:	431a      	orrs	r2, r3
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	695b      	ldr	r3, [r3, #20]
 8001ce8:	431a      	orrs	r2, r3
 8001cea:	0011      	movs	r1, r2
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	685b      	ldr	r3, [r3, #4]
 8001cf0:	1e5a      	subs	r2, r3, #1
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	430a      	orrs	r2, r1
 8001cf8:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	2220      	movs	r2, #32
 8001d04:	2101      	movs	r1, #1
 8001d06:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8001d08:	2300      	movs	r3, #0
}
 8001d0a:	0018      	movs	r0, r3
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	b004      	add	sp, #16
 8001d10:	bd80      	pop	{r7, pc}

08001d12 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8001d12:	b580      	push	{r7, lr}
 8001d14:	b088      	sub	sp, #32
 8001d16:	af00      	add	r7, sp, #0
 8001d18:	60f8      	str	r0, [r7, #12]
 8001d1a:	60b9      	str	r1, [r7, #8]
 8001d1c:	607a      	str	r2, [r7, #4]
 8001d1e:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001d20:	201f      	movs	r0, #31
 8001d22:	183b      	adds	r3, r7, r0
 8001d24:	68fa      	ldr	r2, [r7, #12]
 8001d26:	2120      	movs	r1, #32
 8001d28:	5c52      	ldrb	r2, [r2, r1]
 8001d2a:	701a      	strb	r2, [r3, #0]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	689b      	ldr	r3, [r3, #8]
 8001d32:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8001d34:	183b      	adds	r3, r7, r0
 8001d36:	781b      	ldrb	r3, [r3, #0]
 8001d38:	2b01      	cmp	r3, #1
 8001d3a:	d004      	beq.n	8001d46 <HAL_CAN_AddTxMessage+0x34>
 8001d3c:	183b      	adds	r3, r7, r0
 8001d3e:	781b      	ldrb	r3, [r3, #0]
 8001d40:	2b02      	cmp	r3, #2
 8001d42:	d000      	beq.n	8001d46 <HAL_CAN_AddTxMessage+0x34>
 8001d44:	e0ab      	b.n	8001e9e <HAL_CAN_AddTxMessage+0x18c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001d46:	69ba      	ldr	r2, [r7, #24]
 8001d48:	2380      	movs	r3, #128	; 0x80
 8001d4a:	04db      	lsls	r3, r3, #19
 8001d4c:	4013      	ands	r3, r2
 8001d4e:	d10a      	bne.n	8001d66 <HAL_CAN_AddTxMessage+0x54>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001d50:	69ba      	ldr	r2, [r7, #24]
 8001d52:	2380      	movs	r3, #128	; 0x80
 8001d54:	051b      	lsls	r3, r3, #20
 8001d56:	4013      	ands	r3, r2
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001d58:	d105      	bne.n	8001d66 <HAL_CAN_AddTxMessage+0x54>
        ((tsr & CAN_TSR_TME2) != 0U))
 8001d5a:	69ba      	ldr	r2, [r7, #24]
 8001d5c:	2380      	movs	r3, #128	; 0x80
 8001d5e:	055b      	lsls	r3, r3, #21
 8001d60:	4013      	ands	r3, r2
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001d62:	d100      	bne.n	8001d66 <HAL_CAN_AddTxMessage+0x54>
 8001d64:	e092      	b.n	8001e8c <HAL_CAN_AddTxMessage+0x17a>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8001d66:	69bb      	ldr	r3, [r7, #24]
 8001d68:	0e1b      	lsrs	r3, r3, #24
 8001d6a:	2203      	movs	r2, #3
 8001d6c:	4013      	ands	r3, r2
 8001d6e:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8001d70:	2201      	movs	r2, #1
 8001d72:	697b      	ldr	r3, [r7, #20]
 8001d74:	409a      	lsls	r2, r3
 8001d76:	683b      	ldr	r3, [r7, #0]
 8001d78:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8001d7a:	68bb      	ldr	r3, [r7, #8]
 8001d7c:	689b      	ldr	r3, [r3, #8]
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d10c      	bne.n	8001d9c <HAL_CAN_AddTxMessage+0x8a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001d82:	68bb      	ldr	r3, [r7, #8]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	0559      	lsls	r1, r3, #21
                                                           pHeader->RTR);
 8001d88:	68bb      	ldr	r3, [r7, #8]
 8001d8a:	68da      	ldr	r2, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	4311      	orrs	r1, r2
 8001d92:	697a      	ldr	r2, [r7, #20]
 8001d94:	3218      	adds	r2, #24
 8001d96:	0112      	lsls	r2, r2, #4
 8001d98:	50d1      	str	r1, [r2, r3]
 8001d9a:	e00f      	b.n	8001dbc <HAL_CAN_AddTxMessage+0xaa>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001d9c:	68bb      	ldr	r3, [r7, #8]
 8001d9e:	685b      	ldr	r3, [r3, #4]
 8001da0:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8001da2:	68bb      	ldr	r3, [r7, #8]
 8001da4:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001da6:	431a      	orrs	r2, r3
 8001da8:	0011      	movs	r1, r2
                                                           pHeader->RTR);
 8001daa:	68bb      	ldr	r3, [r7, #8]
 8001dac:	68da      	ldr	r2, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	681b      	ldr	r3, [r3, #0]
                                                           pHeader->IDE |
 8001db2:	4311      	orrs	r1, r2
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001db4:	697a      	ldr	r2, [r7, #20]
 8001db6:	3218      	adds	r2, #24
 8001db8:	0112      	lsls	r2, r2, #4
 8001dba:	50d1      	str	r1, [r2, r3]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	6819      	ldr	r1, [r3, #0]
 8001dc0:	68bb      	ldr	r3, [r7, #8]
 8001dc2:	691a      	ldr	r2, [r3, #16]
 8001dc4:	697b      	ldr	r3, [r7, #20]
 8001dc6:	3318      	adds	r3, #24
 8001dc8:	011b      	lsls	r3, r3, #4
 8001dca:	18cb      	adds	r3, r1, r3
 8001dcc:	3304      	adds	r3, #4
 8001dce:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8001dd0:	68bb      	ldr	r3, [r7, #8]
 8001dd2:	7d1b      	ldrb	r3, [r3, #20]
 8001dd4:	2b01      	cmp	r3, #1
 8001dd6:	d112      	bne.n	8001dfe <HAL_CAN_AddTxMessage+0xec>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	681a      	ldr	r2, [r3, #0]
 8001ddc:	697b      	ldr	r3, [r7, #20]
 8001dde:	3318      	adds	r3, #24
 8001de0:	011b      	lsls	r3, r3, #4
 8001de2:	18d3      	adds	r3, r2, r3
 8001de4:	3304      	adds	r3, #4
 8001de6:	681a      	ldr	r2, [r3, #0]
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	6819      	ldr	r1, [r3, #0]
 8001dec:	2380      	movs	r3, #128	; 0x80
 8001dee:	005b      	lsls	r3, r3, #1
 8001df0:	431a      	orrs	r2, r3
 8001df2:	697b      	ldr	r3, [r7, #20]
 8001df4:	3318      	adds	r3, #24
 8001df6:	011b      	lsls	r3, r3, #4
 8001df8:	18cb      	adds	r3, r1, r3
 8001dfa:	3304      	adds	r3, #4
 8001dfc:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	3307      	adds	r3, #7
 8001e02:	781b      	ldrb	r3, [r3, #0]
 8001e04:	061a      	lsls	r2, r3, #24
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	3306      	adds	r3, #6
 8001e0a:	781b      	ldrb	r3, [r3, #0]
 8001e0c:	041b      	lsls	r3, r3, #16
 8001e0e:	431a      	orrs	r2, r3
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	3305      	adds	r3, #5
 8001e14:	781b      	ldrb	r3, [r3, #0]
 8001e16:	021b      	lsls	r3, r3, #8
 8001e18:	431a      	orrs	r2, r3
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	3304      	adds	r3, #4
 8001e1e:	781b      	ldrb	r3, [r3, #0]
 8001e20:	0019      	movs	r1, r3
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	6818      	ldr	r0, [r3, #0]
 8001e26:	430a      	orrs	r2, r1
 8001e28:	6979      	ldr	r1, [r7, #20]
 8001e2a:	23c6      	movs	r3, #198	; 0xc6
 8001e2c:	005b      	lsls	r3, r3, #1
 8001e2e:	0109      	lsls	r1, r1, #4
 8001e30:	1841      	adds	r1, r0, r1
 8001e32:	18cb      	adds	r3, r1, r3
 8001e34:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	3303      	adds	r3, #3
 8001e3a:	781b      	ldrb	r3, [r3, #0]
 8001e3c:	061a      	lsls	r2, r3, #24
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	3302      	adds	r3, #2
 8001e42:	781b      	ldrb	r3, [r3, #0]
 8001e44:	041b      	lsls	r3, r3, #16
 8001e46:	431a      	orrs	r2, r3
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	3301      	adds	r3, #1
 8001e4c:	781b      	ldrb	r3, [r3, #0]
 8001e4e:	021b      	lsls	r3, r3, #8
 8001e50:	431a      	orrs	r2, r3
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	781b      	ldrb	r3, [r3, #0]
 8001e56:	0019      	movs	r1, r3
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	6818      	ldr	r0, [r3, #0]
 8001e5c:	430a      	orrs	r2, r1
 8001e5e:	6979      	ldr	r1, [r7, #20]
 8001e60:	23c4      	movs	r3, #196	; 0xc4
 8001e62:	005b      	lsls	r3, r3, #1
 8001e64:	0109      	lsls	r1, r1, #4
 8001e66:	1841      	adds	r1, r0, r1
 8001e68:	18cb      	adds	r3, r1, r3
 8001e6a:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	697a      	ldr	r2, [r7, #20]
 8001e72:	3218      	adds	r2, #24
 8001e74:	0112      	lsls	r2, r2, #4
 8001e76:	58d2      	ldr	r2, [r2, r3]
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	2101      	movs	r1, #1
 8001e7e:	4311      	orrs	r1, r2
 8001e80:	697a      	ldr	r2, [r7, #20]
 8001e82:	3218      	adds	r2, #24
 8001e84:	0112      	lsls	r2, r2, #4
 8001e86:	50d1      	str	r1, [r2, r3]

      /* Return function status */
      return HAL_OK;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	e010      	b.n	8001eae <HAL_CAN_AddTxMessage+0x19c>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e90:	2280      	movs	r2, #128	; 0x80
 8001e92:	0392      	lsls	r2, r2, #14
 8001e94:	431a      	orrs	r2, r3
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8001e9a:	2301      	movs	r3, #1
 8001e9c:	e007      	b.n	8001eae <HAL_CAN_AddTxMessage+0x19c>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ea2:	2280      	movs	r2, #128	; 0x80
 8001ea4:	02d2      	lsls	r2, r2, #11
 8001ea6:	431a      	orrs	r2, r3
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001eac:	2301      	movs	r3, #1
  }
}
 8001eae:	0018      	movs	r0, r3
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	b008      	add	sp, #32
 8001eb4:	bd80      	pop	{r7, pc}

08001eb6 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 8001eb6:	b580      	push	{r7, lr}
 8001eb8:	b084      	sub	sp, #16
 8001eba:	af00      	add	r7, sp, #0
 8001ebc:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001ec2:	200b      	movs	r0, #11
 8001ec4:	183b      	adds	r3, r7, r0
 8001ec6:	687a      	ldr	r2, [r7, #4]
 8001ec8:	2120      	movs	r1, #32
 8001eca:	5c52      	ldrb	r2, [r2, r1]
 8001ecc:	701a      	strb	r2, [r3, #0]

  if ((state == HAL_CAN_STATE_READY) ||
 8001ece:	0002      	movs	r2, r0
 8001ed0:	18bb      	adds	r3, r7, r2
 8001ed2:	781b      	ldrb	r3, [r3, #0]
 8001ed4:	2b01      	cmp	r3, #1
 8001ed6:	d003      	beq.n	8001ee0 <HAL_CAN_GetTxMailboxesFreeLevel+0x2a>
 8001ed8:	18bb      	adds	r3, r7, r2
 8001eda:	781b      	ldrb	r3, [r3, #0]
 8001edc:	2b02      	cmp	r3, #2
 8001ede:	d11d      	bne.n	8001f1c <HAL_CAN_GetTxMailboxesFreeLevel+0x66>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	689a      	ldr	r2, [r3, #8]
 8001ee6:	2380      	movs	r3, #128	; 0x80
 8001ee8:	04db      	lsls	r3, r3, #19
 8001eea:	4013      	ands	r3, r2
 8001eec:	d002      	beq.n	8001ef4 <HAL_CAN_GetTxMailboxesFreeLevel+0x3e>
    {
      freelevel++;
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	3301      	adds	r3, #1
 8001ef2:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	689a      	ldr	r2, [r3, #8]
 8001efa:	2380      	movs	r3, #128	; 0x80
 8001efc:	051b      	lsls	r3, r3, #20
 8001efe:	4013      	ands	r3, r2
 8001f00:	d002      	beq.n	8001f08 <HAL_CAN_GetTxMailboxesFreeLevel+0x52>
    {
      freelevel++;
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	3301      	adds	r3, #1
 8001f06:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	689a      	ldr	r2, [r3, #8]
 8001f0e:	2380      	movs	r3, #128	; 0x80
 8001f10:	055b      	lsls	r3, r3, #21
 8001f12:	4013      	ands	r3, r2
 8001f14:	d002      	beq.n	8001f1c <HAL_CAN_GetTxMailboxesFreeLevel+0x66>
    {
      freelevel++;
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	3301      	adds	r3, #1
 8001f1a:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8001f1c:	68fb      	ldr	r3, [r7, #12]
}
 8001f1e:	0018      	movs	r0, r3
 8001f20:	46bd      	mov	sp, r7
 8001f22:	b004      	add	sp, #16
 8001f24:	bd80      	pop	{r7, pc}
	...

08001f28 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f28:	b590      	push	{r4, r7, lr}
 8001f2a:	b083      	sub	sp, #12
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	0002      	movs	r2, r0
 8001f30:	6039      	str	r1, [r7, #0]
 8001f32:	1dfb      	adds	r3, r7, #7
 8001f34:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001f36:	1dfb      	adds	r3, r7, #7
 8001f38:	781b      	ldrb	r3, [r3, #0]
 8001f3a:	2b7f      	cmp	r3, #127	; 0x7f
 8001f3c:	d828      	bhi.n	8001f90 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001f3e:	4a2f      	ldr	r2, [pc, #188]	; (8001ffc <__NVIC_SetPriority+0xd4>)
 8001f40:	1dfb      	adds	r3, r7, #7
 8001f42:	781b      	ldrb	r3, [r3, #0]
 8001f44:	b25b      	sxtb	r3, r3
 8001f46:	089b      	lsrs	r3, r3, #2
 8001f48:	33c0      	adds	r3, #192	; 0xc0
 8001f4a:	009b      	lsls	r3, r3, #2
 8001f4c:	589b      	ldr	r3, [r3, r2]
 8001f4e:	1dfa      	adds	r2, r7, #7
 8001f50:	7812      	ldrb	r2, [r2, #0]
 8001f52:	0011      	movs	r1, r2
 8001f54:	2203      	movs	r2, #3
 8001f56:	400a      	ands	r2, r1
 8001f58:	00d2      	lsls	r2, r2, #3
 8001f5a:	21ff      	movs	r1, #255	; 0xff
 8001f5c:	4091      	lsls	r1, r2
 8001f5e:	000a      	movs	r2, r1
 8001f60:	43d2      	mvns	r2, r2
 8001f62:	401a      	ands	r2, r3
 8001f64:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	019b      	lsls	r3, r3, #6
 8001f6a:	22ff      	movs	r2, #255	; 0xff
 8001f6c:	401a      	ands	r2, r3
 8001f6e:	1dfb      	adds	r3, r7, #7
 8001f70:	781b      	ldrb	r3, [r3, #0]
 8001f72:	0018      	movs	r0, r3
 8001f74:	2303      	movs	r3, #3
 8001f76:	4003      	ands	r3, r0
 8001f78:	00db      	lsls	r3, r3, #3
 8001f7a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001f7c:	481f      	ldr	r0, [pc, #124]	; (8001ffc <__NVIC_SetPriority+0xd4>)
 8001f7e:	1dfb      	adds	r3, r7, #7
 8001f80:	781b      	ldrb	r3, [r3, #0]
 8001f82:	b25b      	sxtb	r3, r3
 8001f84:	089b      	lsrs	r3, r3, #2
 8001f86:	430a      	orrs	r2, r1
 8001f88:	33c0      	adds	r3, #192	; 0xc0
 8001f8a:	009b      	lsls	r3, r3, #2
 8001f8c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001f8e:	e031      	b.n	8001ff4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001f90:	4a1b      	ldr	r2, [pc, #108]	; (8002000 <__NVIC_SetPriority+0xd8>)
 8001f92:	1dfb      	adds	r3, r7, #7
 8001f94:	781b      	ldrb	r3, [r3, #0]
 8001f96:	0019      	movs	r1, r3
 8001f98:	230f      	movs	r3, #15
 8001f9a:	400b      	ands	r3, r1
 8001f9c:	3b08      	subs	r3, #8
 8001f9e:	089b      	lsrs	r3, r3, #2
 8001fa0:	3306      	adds	r3, #6
 8001fa2:	009b      	lsls	r3, r3, #2
 8001fa4:	18d3      	adds	r3, r2, r3
 8001fa6:	3304      	adds	r3, #4
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	1dfa      	adds	r2, r7, #7
 8001fac:	7812      	ldrb	r2, [r2, #0]
 8001fae:	0011      	movs	r1, r2
 8001fb0:	2203      	movs	r2, #3
 8001fb2:	400a      	ands	r2, r1
 8001fb4:	00d2      	lsls	r2, r2, #3
 8001fb6:	21ff      	movs	r1, #255	; 0xff
 8001fb8:	4091      	lsls	r1, r2
 8001fba:	000a      	movs	r2, r1
 8001fbc:	43d2      	mvns	r2, r2
 8001fbe:	401a      	ands	r2, r3
 8001fc0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001fc2:	683b      	ldr	r3, [r7, #0]
 8001fc4:	019b      	lsls	r3, r3, #6
 8001fc6:	22ff      	movs	r2, #255	; 0xff
 8001fc8:	401a      	ands	r2, r3
 8001fca:	1dfb      	adds	r3, r7, #7
 8001fcc:	781b      	ldrb	r3, [r3, #0]
 8001fce:	0018      	movs	r0, r3
 8001fd0:	2303      	movs	r3, #3
 8001fd2:	4003      	ands	r3, r0
 8001fd4:	00db      	lsls	r3, r3, #3
 8001fd6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001fd8:	4809      	ldr	r0, [pc, #36]	; (8002000 <__NVIC_SetPriority+0xd8>)
 8001fda:	1dfb      	adds	r3, r7, #7
 8001fdc:	781b      	ldrb	r3, [r3, #0]
 8001fde:	001c      	movs	r4, r3
 8001fe0:	230f      	movs	r3, #15
 8001fe2:	4023      	ands	r3, r4
 8001fe4:	3b08      	subs	r3, #8
 8001fe6:	089b      	lsrs	r3, r3, #2
 8001fe8:	430a      	orrs	r2, r1
 8001fea:	3306      	adds	r3, #6
 8001fec:	009b      	lsls	r3, r3, #2
 8001fee:	18c3      	adds	r3, r0, r3
 8001ff0:	3304      	adds	r3, #4
 8001ff2:	601a      	str	r2, [r3, #0]
}
 8001ff4:	46c0      	nop			; (mov r8, r8)
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	b003      	add	sp, #12
 8001ffa:	bd90      	pop	{r4, r7, pc}
 8001ffc:	e000e100 	.word	0xe000e100
 8002000:	e000ed00 	.word	0xe000ed00

08002004 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b082      	sub	sp, #8
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	1e5a      	subs	r2, r3, #1
 8002010:	2380      	movs	r3, #128	; 0x80
 8002012:	045b      	lsls	r3, r3, #17
 8002014:	429a      	cmp	r2, r3
 8002016:	d301      	bcc.n	800201c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002018:	2301      	movs	r3, #1
 800201a:	e010      	b.n	800203e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800201c:	4b0a      	ldr	r3, [pc, #40]	; (8002048 <SysTick_Config+0x44>)
 800201e:	687a      	ldr	r2, [r7, #4]
 8002020:	3a01      	subs	r2, #1
 8002022:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002024:	2301      	movs	r3, #1
 8002026:	425b      	negs	r3, r3
 8002028:	2103      	movs	r1, #3
 800202a:	0018      	movs	r0, r3
 800202c:	f7ff ff7c 	bl	8001f28 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002030:	4b05      	ldr	r3, [pc, #20]	; (8002048 <SysTick_Config+0x44>)
 8002032:	2200      	movs	r2, #0
 8002034:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002036:	4b04      	ldr	r3, [pc, #16]	; (8002048 <SysTick_Config+0x44>)
 8002038:	2207      	movs	r2, #7
 800203a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800203c:	2300      	movs	r3, #0
}
 800203e:	0018      	movs	r0, r3
 8002040:	46bd      	mov	sp, r7
 8002042:	b002      	add	sp, #8
 8002044:	bd80      	pop	{r7, pc}
 8002046:	46c0      	nop			; (mov r8, r8)
 8002048:	e000e010 	.word	0xe000e010

0800204c <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800204c:	b580      	push	{r7, lr}
 800204e:	b084      	sub	sp, #16
 8002050:	af00      	add	r7, sp, #0
 8002052:	60b9      	str	r1, [r7, #8]
 8002054:	607a      	str	r2, [r7, #4]
 8002056:	210f      	movs	r1, #15
 8002058:	187b      	adds	r3, r7, r1
 800205a:	1c02      	adds	r2, r0, #0
 800205c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800205e:	68ba      	ldr	r2, [r7, #8]
 8002060:	187b      	adds	r3, r7, r1
 8002062:	781b      	ldrb	r3, [r3, #0]
 8002064:	b25b      	sxtb	r3, r3
 8002066:	0011      	movs	r1, r2
 8002068:	0018      	movs	r0, r3
 800206a:	f7ff ff5d 	bl	8001f28 <__NVIC_SetPriority>
}
 800206e:	46c0      	nop			; (mov r8, r8)
 8002070:	46bd      	mov	sp, r7
 8002072:	b004      	add	sp, #16
 8002074:	bd80      	pop	{r7, pc}

08002076 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002076:	b580      	push	{r7, lr}
 8002078:	b082      	sub	sp, #8
 800207a:	af00      	add	r7, sp, #0
 800207c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	0018      	movs	r0, r3
 8002082:	f7ff ffbf 	bl	8002004 <SysTick_Config>
 8002086:	0003      	movs	r3, r0
}
 8002088:	0018      	movs	r0, r3
 800208a:	46bd      	mov	sp, r7
 800208c:	b002      	add	sp, #8
 800208e:	bd80      	pop	{r7, pc}

08002090 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b086      	sub	sp, #24
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
 8002098:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800209a:	2300      	movs	r3, #0
 800209c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800209e:	e149      	b.n	8002334 <HAL_GPIO_Init+0x2a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80020a0:	683b      	ldr	r3, [r7, #0]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	2101      	movs	r1, #1
 80020a6:	697a      	ldr	r2, [r7, #20]
 80020a8:	4091      	lsls	r1, r2
 80020aa:	000a      	movs	r2, r1
 80020ac:	4013      	ands	r3, r2
 80020ae:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d100      	bne.n	80020b8 <HAL_GPIO_Init+0x28>
 80020b6:	e13a      	b.n	800232e <HAL_GPIO_Init+0x29e>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	685b      	ldr	r3, [r3, #4]
 80020bc:	2203      	movs	r2, #3
 80020be:	4013      	ands	r3, r2
 80020c0:	2b01      	cmp	r3, #1
 80020c2:	d005      	beq.n	80020d0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	2203      	movs	r2, #3
 80020ca:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80020cc:	2b02      	cmp	r3, #2
 80020ce:	d130      	bne.n	8002132 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	689b      	ldr	r3, [r3, #8]
 80020d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80020d6:	697b      	ldr	r3, [r7, #20]
 80020d8:	005b      	lsls	r3, r3, #1
 80020da:	2203      	movs	r2, #3
 80020dc:	409a      	lsls	r2, r3
 80020de:	0013      	movs	r3, r2
 80020e0:	43da      	mvns	r2, r3
 80020e2:	693b      	ldr	r3, [r7, #16]
 80020e4:	4013      	ands	r3, r2
 80020e6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80020e8:	683b      	ldr	r3, [r7, #0]
 80020ea:	68da      	ldr	r2, [r3, #12]
 80020ec:	697b      	ldr	r3, [r7, #20]
 80020ee:	005b      	lsls	r3, r3, #1
 80020f0:	409a      	lsls	r2, r3
 80020f2:	0013      	movs	r3, r2
 80020f4:	693a      	ldr	r2, [r7, #16]
 80020f6:	4313      	orrs	r3, r2
 80020f8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	693a      	ldr	r2, [r7, #16]
 80020fe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	685b      	ldr	r3, [r3, #4]
 8002104:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002106:	2201      	movs	r2, #1
 8002108:	697b      	ldr	r3, [r7, #20]
 800210a:	409a      	lsls	r2, r3
 800210c:	0013      	movs	r3, r2
 800210e:	43da      	mvns	r2, r3
 8002110:	693b      	ldr	r3, [r7, #16]
 8002112:	4013      	ands	r3, r2
 8002114:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	685b      	ldr	r3, [r3, #4]
 800211a:	091b      	lsrs	r3, r3, #4
 800211c:	2201      	movs	r2, #1
 800211e:	401a      	ands	r2, r3
 8002120:	697b      	ldr	r3, [r7, #20]
 8002122:	409a      	lsls	r2, r3
 8002124:	0013      	movs	r3, r2
 8002126:	693a      	ldr	r2, [r7, #16]
 8002128:	4313      	orrs	r3, r2
 800212a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	693a      	ldr	r2, [r7, #16]
 8002130:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002132:	683b      	ldr	r3, [r7, #0]
 8002134:	685b      	ldr	r3, [r3, #4]
 8002136:	2203      	movs	r2, #3
 8002138:	4013      	ands	r3, r2
 800213a:	2b03      	cmp	r3, #3
 800213c:	d017      	beq.n	800216e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	68db      	ldr	r3, [r3, #12]
 8002142:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002144:	697b      	ldr	r3, [r7, #20]
 8002146:	005b      	lsls	r3, r3, #1
 8002148:	2203      	movs	r2, #3
 800214a:	409a      	lsls	r2, r3
 800214c:	0013      	movs	r3, r2
 800214e:	43da      	mvns	r2, r3
 8002150:	693b      	ldr	r3, [r7, #16]
 8002152:	4013      	ands	r3, r2
 8002154:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002156:	683b      	ldr	r3, [r7, #0]
 8002158:	689a      	ldr	r2, [r3, #8]
 800215a:	697b      	ldr	r3, [r7, #20]
 800215c:	005b      	lsls	r3, r3, #1
 800215e:	409a      	lsls	r2, r3
 8002160:	0013      	movs	r3, r2
 8002162:	693a      	ldr	r2, [r7, #16]
 8002164:	4313      	orrs	r3, r2
 8002166:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	693a      	ldr	r2, [r7, #16]
 800216c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	685b      	ldr	r3, [r3, #4]
 8002172:	2203      	movs	r2, #3
 8002174:	4013      	ands	r3, r2
 8002176:	2b02      	cmp	r3, #2
 8002178:	d123      	bne.n	80021c2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800217a:	697b      	ldr	r3, [r7, #20]
 800217c:	08da      	lsrs	r2, r3, #3
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	3208      	adds	r2, #8
 8002182:	0092      	lsls	r2, r2, #2
 8002184:	58d3      	ldr	r3, [r2, r3]
 8002186:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002188:	697b      	ldr	r3, [r7, #20]
 800218a:	2207      	movs	r2, #7
 800218c:	4013      	ands	r3, r2
 800218e:	009b      	lsls	r3, r3, #2
 8002190:	220f      	movs	r2, #15
 8002192:	409a      	lsls	r2, r3
 8002194:	0013      	movs	r3, r2
 8002196:	43da      	mvns	r2, r3
 8002198:	693b      	ldr	r3, [r7, #16]
 800219a:	4013      	ands	r3, r2
 800219c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800219e:	683b      	ldr	r3, [r7, #0]
 80021a0:	691a      	ldr	r2, [r3, #16]
 80021a2:	697b      	ldr	r3, [r7, #20]
 80021a4:	2107      	movs	r1, #7
 80021a6:	400b      	ands	r3, r1
 80021a8:	009b      	lsls	r3, r3, #2
 80021aa:	409a      	lsls	r2, r3
 80021ac:	0013      	movs	r3, r2
 80021ae:	693a      	ldr	r2, [r7, #16]
 80021b0:	4313      	orrs	r3, r2
 80021b2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80021b4:	697b      	ldr	r3, [r7, #20]
 80021b6:	08da      	lsrs	r2, r3, #3
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	3208      	adds	r2, #8
 80021bc:	0092      	lsls	r2, r2, #2
 80021be:	6939      	ldr	r1, [r7, #16]
 80021c0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80021c8:	697b      	ldr	r3, [r7, #20]
 80021ca:	005b      	lsls	r3, r3, #1
 80021cc:	2203      	movs	r2, #3
 80021ce:	409a      	lsls	r2, r3
 80021d0:	0013      	movs	r3, r2
 80021d2:	43da      	mvns	r2, r3
 80021d4:	693b      	ldr	r3, [r7, #16]
 80021d6:	4013      	ands	r3, r2
 80021d8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80021da:	683b      	ldr	r3, [r7, #0]
 80021dc:	685b      	ldr	r3, [r3, #4]
 80021de:	2203      	movs	r2, #3
 80021e0:	401a      	ands	r2, r3
 80021e2:	697b      	ldr	r3, [r7, #20]
 80021e4:	005b      	lsls	r3, r3, #1
 80021e6:	409a      	lsls	r2, r3
 80021e8:	0013      	movs	r3, r2
 80021ea:	693a      	ldr	r2, [r7, #16]
 80021ec:	4313      	orrs	r3, r2
 80021ee:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	693a      	ldr	r2, [r7, #16]
 80021f4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	685a      	ldr	r2, [r3, #4]
 80021fa:	23c0      	movs	r3, #192	; 0xc0
 80021fc:	029b      	lsls	r3, r3, #10
 80021fe:	4013      	ands	r3, r2
 8002200:	d100      	bne.n	8002204 <HAL_GPIO_Init+0x174>
 8002202:	e094      	b.n	800232e <HAL_GPIO_Init+0x29e>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002204:	4b51      	ldr	r3, [pc, #324]	; (800234c <HAL_GPIO_Init+0x2bc>)
 8002206:	699a      	ldr	r2, [r3, #24]
 8002208:	4b50      	ldr	r3, [pc, #320]	; (800234c <HAL_GPIO_Init+0x2bc>)
 800220a:	2101      	movs	r1, #1
 800220c:	430a      	orrs	r2, r1
 800220e:	619a      	str	r2, [r3, #24]
 8002210:	4b4e      	ldr	r3, [pc, #312]	; (800234c <HAL_GPIO_Init+0x2bc>)
 8002212:	699b      	ldr	r3, [r3, #24]
 8002214:	2201      	movs	r2, #1
 8002216:	4013      	ands	r3, r2
 8002218:	60bb      	str	r3, [r7, #8]
 800221a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800221c:	4a4c      	ldr	r2, [pc, #304]	; (8002350 <HAL_GPIO_Init+0x2c0>)
 800221e:	697b      	ldr	r3, [r7, #20]
 8002220:	089b      	lsrs	r3, r3, #2
 8002222:	3302      	adds	r3, #2
 8002224:	009b      	lsls	r3, r3, #2
 8002226:	589b      	ldr	r3, [r3, r2]
 8002228:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800222a:	697b      	ldr	r3, [r7, #20]
 800222c:	2203      	movs	r2, #3
 800222e:	4013      	ands	r3, r2
 8002230:	009b      	lsls	r3, r3, #2
 8002232:	220f      	movs	r2, #15
 8002234:	409a      	lsls	r2, r3
 8002236:	0013      	movs	r3, r2
 8002238:	43da      	mvns	r2, r3
 800223a:	693b      	ldr	r3, [r7, #16]
 800223c:	4013      	ands	r3, r2
 800223e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002240:	687a      	ldr	r2, [r7, #4]
 8002242:	2390      	movs	r3, #144	; 0x90
 8002244:	05db      	lsls	r3, r3, #23
 8002246:	429a      	cmp	r2, r3
 8002248:	d00d      	beq.n	8002266 <HAL_GPIO_Init+0x1d6>
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	4a41      	ldr	r2, [pc, #260]	; (8002354 <HAL_GPIO_Init+0x2c4>)
 800224e:	4293      	cmp	r3, r2
 8002250:	d007      	beq.n	8002262 <HAL_GPIO_Init+0x1d2>
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	4a40      	ldr	r2, [pc, #256]	; (8002358 <HAL_GPIO_Init+0x2c8>)
 8002256:	4293      	cmp	r3, r2
 8002258:	d101      	bne.n	800225e <HAL_GPIO_Init+0x1ce>
 800225a:	2302      	movs	r3, #2
 800225c:	e004      	b.n	8002268 <HAL_GPIO_Init+0x1d8>
 800225e:	2305      	movs	r3, #5
 8002260:	e002      	b.n	8002268 <HAL_GPIO_Init+0x1d8>
 8002262:	2301      	movs	r3, #1
 8002264:	e000      	b.n	8002268 <HAL_GPIO_Init+0x1d8>
 8002266:	2300      	movs	r3, #0
 8002268:	697a      	ldr	r2, [r7, #20]
 800226a:	2103      	movs	r1, #3
 800226c:	400a      	ands	r2, r1
 800226e:	0092      	lsls	r2, r2, #2
 8002270:	4093      	lsls	r3, r2
 8002272:	693a      	ldr	r2, [r7, #16]
 8002274:	4313      	orrs	r3, r2
 8002276:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002278:	4935      	ldr	r1, [pc, #212]	; (8002350 <HAL_GPIO_Init+0x2c0>)
 800227a:	697b      	ldr	r3, [r7, #20]
 800227c:	089b      	lsrs	r3, r3, #2
 800227e:	3302      	adds	r3, #2
 8002280:	009b      	lsls	r3, r3, #2
 8002282:	693a      	ldr	r2, [r7, #16]
 8002284:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002286:	4b35      	ldr	r3, [pc, #212]	; (800235c <HAL_GPIO_Init+0x2cc>)
 8002288:	689b      	ldr	r3, [r3, #8]
 800228a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	43da      	mvns	r2, r3
 8002290:	693b      	ldr	r3, [r7, #16]
 8002292:	4013      	ands	r3, r2
 8002294:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002296:	683b      	ldr	r3, [r7, #0]
 8002298:	685a      	ldr	r2, [r3, #4]
 800229a:	2380      	movs	r3, #128	; 0x80
 800229c:	035b      	lsls	r3, r3, #13
 800229e:	4013      	ands	r3, r2
 80022a0:	d003      	beq.n	80022aa <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 80022a2:	693a      	ldr	r2, [r7, #16]
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	4313      	orrs	r3, r2
 80022a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80022aa:	4b2c      	ldr	r3, [pc, #176]	; (800235c <HAL_GPIO_Init+0x2cc>)
 80022ac:	693a      	ldr	r2, [r7, #16]
 80022ae:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80022b0:	4b2a      	ldr	r3, [pc, #168]	; (800235c <HAL_GPIO_Init+0x2cc>)
 80022b2:	68db      	ldr	r3, [r3, #12]
 80022b4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	43da      	mvns	r2, r3
 80022ba:	693b      	ldr	r3, [r7, #16]
 80022bc:	4013      	ands	r3, r2
 80022be:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80022c0:	683b      	ldr	r3, [r7, #0]
 80022c2:	685a      	ldr	r2, [r3, #4]
 80022c4:	2380      	movs	r3, #128	; 0x80
 80022c6:	039b      	lsls	r3, r3, #14
 80022c8:	4013      	ands	r3, r2
 80022ca:	d003      	beq.n	80022d4 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 80022cc:	693a      	ldr	r2, [r7, #16]
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	4313      	orrs	r3, r2
 80022d2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80022d4:	4b21      	ldr	r3, [pc, #132]	; (800235c <HAL_GPIO_Init+0x2cc>)
 80022d6:	693a      	ldr	r2, [r7, #16]
 80022d8:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 80022da:	4b20      	ldr	r3, [pc, #128]	; (800235c <HAL_GPIO_Init+0x2cc>)
 80022dc:	685b      	ldr	r3, [r3, #4]
 80022de:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	43da      	mvns	r2, r3
 80022e4:	693b      	ldr	r3, [r7, #16]
 80022e6:	4013      	ands	r3, r2
 80022e8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	685a      	ldr	r2, [r3, #4]
 80022ee:	2380      	movs	r3, #128	; 0x80
 80022f0:	029b      	lsls	r3, r3, #10
 80022f2:	4013      	ands	r3, r2
 80022f4:	d003      	beq.n	80022fe <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 80022f6:	693a      	ldr	r2, [r7, #16]
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	4313      	orrs	r3, r2
 80022fc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80022fe:	4b17      	ldr	r3, [pc, #92]	; (800235c <HAL_GPIO_Init+0x2cc>)
 8002300:	693a      	ldr	r2, [r7, #16]
 8002302:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8002304:	4b15      	ldr	r3, [pc, #84]	; (800235c <HAL_GPIO_Init+0x2cc>)
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	43da      	mvns	r2, r3
 800230e:	693b      	ldr	r3, [r7, #16]
 8002310:	4013      	ands	r3, r2
 8002312:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	685a      	ldr	r2, [r3, #4]
 8002318:	2380      	movs	r3, #128	; 0x80
 800231a:	025b      	lsls	r3, r3, #9
 800231c:	4013      	ands	r3, r2
 800231e:	d003      	beq.n	8002328 <HAL_GPIO_Init+0x298>
        {
          temp |= iocurrent;
 8002320:	693a      	ldr	r2, [r7, #16]
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	4313      	orrs	r3, r2
 8002326:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002328:	4b0c      	ldr	r3, [pc, #48]	; (800235c <HAL_GPIO_Init+0x2cc>)
 800232a:	693a      	ldr	r2, [r7, #16]
 800232c:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800232e:	697b      	ldr	r3, [r7, #20]
 8002330:	3301      	adds	r3, #1
 8002332:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	681a      	ldr	r2, [r3, #0]
 8002338:	697b      	ldr	r3, [r7, #20]
 800233a:	40da      	lsrs	r2, r3
 800233c:	1e13      	subs	r3, r2, #0
 800233e:	d000      	beq.n	8002342 <HAL_GPIO_Init+0x2b2>
 8002340:	e6ae      	b.n	80020a0 <HAL_GPIO_Init+0x10>
  } 
}
 8002342:	46c0      	nop			; (mov r8, r8)
 8002344:	46c0      	nop			; (mov r8, r8)
 8002346:	46bd      	mov	sp, r7
 8002348:	b006      	add	sp, #24
 800234a:	bd80      	pop	{r7, pc}
 800234c:	40021000 	.word	0x40021000
 8002350:	40010000 	.word	0x40010000
 8002354:	48000400 	.word	0x48000400
 8002358:	48000800 	.word	0x48000800
 800235c:	40010400 	.word	0x40010400

08002360 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b084      	sub	sp, #16
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
 8002368:	000a      	movs	r2, r1
 800236a:	1cbb      	adds	r3, r7, #2
 800236c:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	691b      	ldr	r3, [r3, #16]
 8002372:	1cba      	adds	r2, r7, #2
 8002374:	8812      	ldrh	r2, [r2, #0]
 8002376:	4013      	ands	r3, r2
 8002378:	d004      	beq.n	8002384 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 800237a:	230f      	movs	r3, #15
 800237c:	18fb      	adds	r3, r7, r3
 800237e:	2201      	movs	r2, #1
 8002380:	701a      	strb	r2, [r3, #0]
 8002382:	e003      	b.n	800238c <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002384:	230f      	movs	r3, #15
 8002386:	18fb      	adds	r3, r7, r3
 8002388:	2200      	movs	r2, #0
 800238a:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 800238c:	230f      	movs	r3, #15
 800238e:	18fb      	adds	r3, r7, r3
 8002390:	781b      	ldrb	r3, [r3, #0]
  }
 8002392:	0018      	movs	r0, r3
 8002394:	46bd      	mov	sp, r7
 8002396:	b004      	add	sp, #16
 8002398:	bd80      	pop	{r7, pc}

0800239a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800239a:	b580      	push	{r7, lr}
 800239c:	b082      	sub	sp, #8
 800239e:	af00      	add	r7, sp, #0
 80023a0:	6078      	str	r0, [r7, #4]
 80023a2:	0008      	movs	r0, r1
 80023a4:	0011      	movs	r1, r2
 80023a6:	1cbb      	adds	r3, r7, #2
 80023a8:	1c02      	adds	r2, r0, #0
 80023aa:	801a      	strh	r2, [r3, #0]
 80023ac:	1c7b      	adds	r3, r7, #1
 80023ae:	1c0a      	adds	r2, r1, #0
 80023b0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80023b2:	1c7b      	adds	r3, r7, #1
 80023b4:	781b      	ldrb	r3, [r3, #0]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d004      	beq.n	80023c4 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80023ba:	1cbb      	adds	r3, r7, #2
 80023bc:	881a      	ldrh	r2, [r3, #0]
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80023c2:	e003      	b.n	80023cc <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80023c4:	1cbb      	adds	r3, r7, #2
 80023c6:	881a      	ldrh	r2, [r3, #0]
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	629a      	str	r2, [r3, #40]	; 0x28
}
 80023cc:	46c0      	nop			; (mov r8, r8)
 80023ce:	46bd      	mov	sp, r7
 80023d0:	b002      	add	sp, #8
 80023d2:	bd80      	pop	{r7, pc}

080023d4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b088      	sub	sp, #32
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d102      	bne.n	80023e8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80023e2:	2301      	movs	r3, #1
 80023e4:	f000 fb76 	bl	8002ad4 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	2201      	movs	r2, #1
 80023ee:	4013      	ands	r3, r2
 80023f0:	d100      	bne.n	80023f4 <HAL_RCC_OscConfig+0x20>
 80023f2:	e08e      	b.n	8002512 <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80023f4:	4bc5      	ldr	r3, [pc, #788]	; (800270c <HAL_RCC_OscConfig+0x338>)
 80023f6:	685b      	ldr	r3, [r3, #4]
 80023f8:	220c      	movs	r2, #12
 80023fa:	4013      	ands	r3, r2
 80023fc:	2b04      	cmp	r3, #4
 80023fe:	d00e      	beq.n	800241e <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002400:	4bc2      	ldr	r3, [pc, #776]	; (800270c <HAL_RCC_OscConfig+0x338>)
 8002402:	685b      	ldr	r3, [r3, #4]
 8002404:	220c      	movs	r2, #12
 8002406:	4013      	ands	r3, r2
 8002408:	2b08      	cmp	r3, #8
 800240a:	d117      	bne.n	800243c <HAL_RCC_OscConfig+0x68>
 800240c:	4bbf      	ldr	r3, [pc, #764]	; (800270c <HAL_RCC_OscConfig+0x338>)
 800240e:	685a      	ldr	r2, [r3, #4]
 8002410:	23c0      	movs	r3, #192	; 0xc0
 8002412:	025b      	lsls	r3, r3, #9
 8002414:	401a      	ands	r2, r3
 8002416:	2380      	movs	r3, #128	; 0x80
 8002418:	025b      	lsls	r3, r3, #9
 800241a:	429a      	cmp	r2, r3
 800241c:	d10e      	bne.n	800243c <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800241e:	4bbb      	ldr	r3, [pc, #748]	; (800270c <HAL_RCC_OscConfig+0x338>)
 8002420:	681a      	ldr	r2, [r3, #0]
 8002422:	2380      	movs	r3, #128	; 0x80
 8002424:	029b      	lsls	r3, r3, #10
 8002426:	4013      	ands	r3, r2
 8002428:	d100      	bne.n	800242c <HAL_RCC_OscConfig+0x58>
 800242a:	e071      	b.n	8002510 <HAL_RCC_OscConfig+0x13c>
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	685b      	ldr	r3, [r3, #4]
 8002430:	2b00      	cmp	r3, #0
 8002432:	d000      	beq.n	8002436 <HAL_RCC_OscConfig+0x62>
 8002434:	e06c      	b.n	8002510 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8002436:	2301      	movs	r3, #1
 8002438:	f000 fb4c 	bl	8002ad4 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	685b      	ldr	r3, [r3, #4]
 8002440:	2b01      	cmp	r3, #1
 8002442:	d107      	bne.n	8002454 <HAL_RCC_OscConfig+0x80>
 8002444:	4bb1      	ldr	r3, [pc, #708]	; (800270c <HAL_RCC_OscConfig+0x338>)
 8002446:	681a      	ldr	r2, [r3, #0]
 8002448:	4bb0      	ldr	r3, [pc, #704]	; (800270c <HAL_RCC_OscConfig+0x338>)
 800244a:	2180      	movs	r1, #128	; 0x80
 800244c:	0249      	lsls	r1, r1, #9
 800244e:	430a      	orrs	r2, r1
 8002450:	601a      	str	r2, [r3, #0]
 8002452:	e02f      	b.n	80024b4 <HAL_RCC_OscConfig+0xe0>
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	685b      	ldr	r3, [r3, #4]
 8002458:	2b00      	cmp	r3, #0
 800245a:	d10c      	bne.n	8002476 <HAL_RCC_OscConfig+0xa2>
 800245c:	4bab      	ldr	r3, [pc, #684]	; (800270c <HAL_RCC_OscConfig+0x338>)
 800245e:	681a      	ldr	r2, [r3, #0]
 8002460:	4baa      	ldr	r3, [pc, #680]	; (800270c <HAL_RCC_OscConfig+0x338>)
 8002462:	49ab      	ldr	r1, [pc, #684]	; (8002710 <HAL_RCC_OscConfig+0x33c>)
 8002464:	400a      	ands	r2, r1
 8002466:	601a      	str	r2, [r3, #0]
 8002468:	4ba8      	ldr	r3, [pc, #672]	; (800270c <HAL_RCC_OscConfig+0x338>)
 800246a:	681a      	ldr	r2, [r3, #0]
 800246c:	4ba7      	ldr	r3, [pc, #668]	; (800270c <HAL_RCC_OscConfig+0x338>)
 800246e:	49a9      	ldr	r1, [pc, #676]	; (8002714 <HAL_RCC_OscConfig+0x340>)
 8002470:	400a      	ands	r2, r1
 8002472:	601a      	str	r2, [r3, #0]
 8002474:	e01e      	b.n	80024b4 <HAL_RCC_OscConfig+0xe0>
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	685b      	ldr	r3, [r3, #4]
 800247a:	2b05      	cmp	r3, #5
 800247c:	d10e      	bne.n	800249c <HAL_RCC_OscConfig+0xc8>
 800247e:	4ba3      	ldr	r3, [pc, #652]	; (800270c <HAL_RCC_OscConfig+0x338>)
 8002480:	681a      	ldr	r2, [r3, #0]
 8002482:	4ba2      	ldr	r3, [pc, #648]	; (800270c <HAL_RCC_OscConfig+0x338>)
 8002484:	2180      	movs	r1, #128	; 0x80
 8002486:	02c9      	lsls	r1, r1, #11
 8002488:	430a      	orrs	r2, r1
 800248a:	601a      	str	r2, [r3, #0]
 800248c:	4b9f      	ldr	r3, [pc, #636]	; (800270c <HAL_RCC_OscConfig+0x338>)
 800248e:	681a      	ldr	r2, [r3, #0]
 8002490:	4b9e      	ldr	r3, [pc, #632]	; (800270c <HAL_RCC_OscConfig+0x338>)
 8002492:	2180      	movs	r1, #128	; 0x80
 8002494:	0249      	lsls	r1, r1, #9
 8002496:	430a      	orrs	r2, r1
 8002498:	601a      	str	r2, [r3, #0]
 800249a:	e00b      	b.n	80024b4 <HAL_RCC_OscConfig+0xe0>
 800249c:	4b9b      	ldr	r3, [pc, #620]	; (800270c <HAL_RCC_OscConfig+0x338>)
 800249e:	681a      	ldr	r2, [r3, #0]
 80024a0:	4b9a      	ldr	r3, [pc, #616]	; (800270c <HAL_RCC_OscConfig+0x338>)
 80024a2:	499b      	ldr	r1, [pc, #620]	; (8002710 <HAL_RCC_OscConfig+0x33c>)
 80024a4:	400a      	ands	r2, r1
 80024a6:	601a      	str	r2, [r3, #0]
 80024a8:	4b98      	ldr	r3, [pc, #608]	; (800270c <HAL_RCC_OscConfig+0x338>)
 80024aa:	681a      	ldr	r2, [r3, #0]
 80024ac:	4b97      	ldr	r3, [pc, #604]	; (800270c <HAL_RCC_OscConfig+0x338>)
 80024ae:	4999      	ldr	r1, [pc, #612]	; (8002714 <HAL_RCC_OscConfig+0x340>)
 80024b0:	400a      	ands	r2, r1
 80024b2:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	685b      	ldr	r3, [r3, #4]
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d014      	beq.n	80024e6 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024bc:	f7fe fe2c 	bl	8001118 <HAL_GetTick>
 80024c0:	0003      	movs	r3, r0
 80024c2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024c4:	e008      	b.n	80024d8 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80024c6:	f7fe fe27 	bl	8001118 <HAL_GetTick>
 80024ca:	0002      	movs	r2, r0
 80024cc:	69bb      	ldr	r3, [r7, #24]
 80024ce:	1ad3      	subs	r3, r2, r3
 80024d0:	2b64      	cmp	r3, #100	; 0x64
 80024d2:	d901      	bls.n	80024d8 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 80024d4:	2303      	movs	r3, #3
 80024d6:	e2fd      	b.n	8002ad4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024d8:	4b8c      	ldr	r3, [pc, #560]	; (800270c <HAL_RCC_OscConfig+0x338>)
 80024da:	681a      	ldr	r2, [r3, #0]
 80024dc:	2380      	movs	r3, #128	; 0x80
 80024de:	029b      	lsls	r3, r3, #10
 80024e0:	4013      	ands	r3, r2
 80024e2:	d0f0      	beq.n	80024c6 <HAL_RCC_OscConfig+0xf2>
 80024e4:	e015      	b.n	8002512 <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024e6:	f7fe fe17 	bl	8001118 <HAL_GetTick>
 80024ea:	0003      	movs	r3, r0
 80024ec:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80024ee:	e008      	b.n	8002502 <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80024f0:	f7fe fe12 	bl	8001118 <HAL_GetTick>
 80024f4:	0002      	movs	r2, r0
 80024f6:	69bb      	ldr	r3, [r7, #24]
 80024f8:	1ad3      	subs	r3, r2, r3
 80024fa:	2b64      	cmp	r3, #100	; 0x64
 80024fc:	d901      	bls.n	8002502 <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 80024fe:	2303      	movs	r3, #3
 8002500:	e2e8      	b.n	8002ad4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002502:	4b82      	ldr	r3, [pc, #520]	; (800270c <HAL_RCC_OscConfig+0x338>)
 8002504:	681a      	ldr	r2, [r3, #0]
 8002506:	2380      	movs	r3, #128	; 0x80
 8002508:	029b      	lsls	r3, r3, #10
 800250a:	4013      	ands	r3, r2
 800250c:	d1f0      	bne.n	80024f0 <HAL_RCC_OscConfig+0x11c>
 800250e:	e000      	b.n	8002512 <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002510:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	2202      	movs	r2, #2
 8002518:	4013      	ands	r3, r2
 800251a:	d100      	bne.n	800251e <HAL_RCC_OscConfig+0x14a>
 800251c:	e06c      	b.n	80025f8 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800251e:	4b7b      	ldr	r3, [pc, #492]	; (800270c <HAL_RCC_OscConfig+0x338>)
 8002520:	685b      	ldr	r3, [r3, #4]
 8002522:	220c      	movs	r2, #12
 8002524:	4013      	ands	r3, r2
 8002526:	d00e      	beq.n	8002546 <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002528:	4b78      	ldr	r3, [pc, #480]	; (800270c <HAL_RCC_OscConfig+0x338>)
 800252a:	685b      	ldr	r3, [r3, #4]
 800252c:	220c      	movs	r2, #12
 800252e:	4013      	ands	r3, r2
 8002530:	2b08      	cmp	r3, #8
 8002532:	d11f      	bne.n	8002574 <HAL_RCC_OscConfig+0x1a0>
 8002534:	4b75      	ldr	r3, [pc, #468]	; (800270c <HAL_RCC_OscConfig+0x338>)
 8002536:	685a      	ldr	r2, [r3, #4]
 8002538:	23c0      	movs	r3, #192	; 0xc0
 800253a:	025b      	lsls	r3, r3, #9
 800253c:	401a      	ands	r2, r3
 800253e:	2380      	movs	r3, #128	; 0x80
 8002540:	021b      	lsls	r3, r3, #8
 8002542:	429a      	cmp	r2, r3
 8002544:	d116      	bne.n	8002574 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002546:	4b71      	ldr	r3, [pc, #452]	; (800270c <HAL_RCC_OscConfig+0x338>)
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	2202      	movs	r2, #2
 800254c:	4013      	ands	r3, r2
 800254e:	d005      	beq.n	800255c <HAL_RCC_OscConfig+0x188>
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	68db      	ldr	r3, [r3, #12]
 8002554:	2b01      	cmp	r3, #1
 8002556:	d001      	beq.n	800255c <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8002558:	2301      	movs	r3, #1
 800255a:	e2bb      	b.n	8002ad4 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800255c:	4b6b      	ldr	r3, [pc, #428]	; (800270c <HAL_RCC_OscConfig+0x338>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	22f8      	movs	r2, #248	; 0xf8
 8002562:	4393      	bics	r3, r2
 8002564:	0019      	movs	r1, r3
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	691b      	ldr	r3, [r3, #16]
 800256a:	00da      	lsls	r2, r3, #3
 800256c:	4b67      	ldr	r3, [pc, #412]	; (800270c <HAL_RCC_OscConfig+0x338>)
 800256e:	430a      	orrs	r2, r1
 8002570:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002572:	e041      	b.n	80025f8 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	68db      	ldr	r3, [r3, #12]
 8002578:	2b00      	cmp	r3, #0
 800257a:	d024      	beq.n	80025c6 <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800257c:	4b63      	ldr	r3, [pc, #396]	; (800270c <HAL_RCC_OscConfig+0x338>)
 800257e:	681a      	ldr	r2, [r3, #0]
 8002580:	4b62      	ldr	r3, [pc, #392]	; (800270c <HAL_RCC_OscConfig+0x338>)
 8002582:	2101      	movs	r1, #1
 8002584:	430a      	orrs	r2, r1
 8002586:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002588:	f7fe fdc6 	bl	8001118 <HAL_GetTick>
 800258c:	0003      	movs	r3, r0
 800258e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002590:	e008      	b.n	80025a4 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002592:	f7fe fdc1 	bl	8001118 <HAL_GetTick>
 8002596:	0002      	movs	r2, r0
 8002598:	69bb      	ldr	r3, [r7, #24]
 800259a:	1ad3      	subs	r3, r2, r3
 800259c:	2b02      	cmp	r3, #2
 800259e:	d901      	bls.n	80025a4 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80025a0:	2303      	movs	r3, #3
 80025a2:	e297      	b.n	8002ad4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025a4:	4b59      	ldr	r3, [pc, #356]	; (800270c <HAL_RCC_OscConfig+0x338>)
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	2202      	movs	r2, #2
 80025aa:	4013      	ands	r3, r2
 80025ac:	d0f1      	beq.n	8002592 <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025ae:	4b57      	ldr	r3, [pc, #348]	; (800270c <HAL_RCC_OscConfig+0x338>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	22f8      	movs	r2, #248	; 0xf8
 80025b4:	4393      	bics	r3, r2
 80025b6:	0019      	movs	r1, r3
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	691b      	ldr	r3, [r3, #16]
 80025bc:	00da      	lsls	r2, r3, #3
 80025be:	4b53      	ldr	r3, [pc, #332]	; (800270c <HAL_RCC_OscConfig+0x338>)
 80025c0:	430a      	orrs	r2, r1
 80025c2:	601a      	str	r2, [r3, #0]
 80025c4:	e018      	b.n	80025f8 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80025c6:	4b51      	ldr	r3, [pc, #324]	; (800270c <HAL_RCC_OscConfig+0x338>)
 80025c8:	681a      	ldr	r2, [r3, #0]
 80025ca:	4b50      	ldr	r3, [pc, #320]	; (800270c <HAL_RCC_OscConfig+0x338>)
 80025cc:	2101      	movs	r1, #1
 80025ce:	438a      	bics	r2, r1
 80025d0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025d2:	f7fe fda1 	bl	8001118 <HAL_GetTick>
 80025d6:	0003      	movs	r3, r0
 80025d8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025da:	e008      	b.n	80025ee <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80025dc:	f7fe fd9c 	bl	8001118 <HAL_GetTick>
 80025e0:	0002      	movs	r2, r0
 80025e2:	69bb      	ldr	r3, [r7, #24]
 80025e4:	1ad3      	subs	r3, r2, r3
 80025e6:	2b02      	cmp	r3, #2
 80025e8:	d901      	bls.n	80025ee <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 80025ea:	2303      	movs	r3, #3
 80025ec:	e272      	b.n	8002ad4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025ee:	4b47      	ldr	r3, [pc, #284]	; (800270c <HAL_RCC_OscConfig+0x338>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	2202      	movs	r2, #2
 80025f4:	4013      	ands	r3, r2
 80025f6:	d1f1      	bne.n	80025dc <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	2208      	movs	r2, #8
 80025fe:	4013      	ands	r3, r2
 8002600:	d036      	beq.n	8002670 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	69db      	ldr	r3, [r3, #28]
 8002606:	2b00      	cmp	r3, #0
 8002608:	d019      	beq.n	800263e <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800260a:	4b40      	ldr	r3, [pc, #256]	; (800270c <HAL_RCC_OscConfig+0x338>)
 800260c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800260e:	4b3f      	ldr	r3, [pc, #252]	; (800270c <HAL_RCC_OscConfig+0x338>)
 8002610:	2101      	movs	r1, #1
 8002612:	430a      	orrs	r2, r1
 8002614:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002616:	f7fe fd7f 	bl	8001118 <HAL_GetTick>
 800261a:	0003      	movs	r3, r0
 800261c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800261e:	e008      	b.n	8002632 <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002620:	f7fe fd7a 	bl	8001118 <HAL_GetTick>
 8002624:	0002      	movs	r2, r0
 8002626:	69bb      	ldr	r3, [r7, #24]
 8002628:	1ad3      	subs	r3, r2, r3
 800262a:	2b02      	cmp	r3, #2
 800262c:	d901      	bls.n	8002632 <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 800262e:	2303      	movs	r3, #3
 8002630:	e250      	b.n	8002ad4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002632:	4b36      	ldr	r3, [pc, #216]	; (800270c <HAL_RCC_OscConfig+0x338>)
 8002634:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002636:	2202      	movs	r2, #2
 8002638:	4013      	ands	r3, r2
 800263a:	d0f1      	beq.n	8002620 <HAL_RCC_OscConfig+0x24c>
 800263c:	e018      	b.n	8002670 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800263e:	4b33      	ldr	r3, [pc, #204]	; (800270c <HAL_RCC_OscConfig+0x338>)
 8002640:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002642:	4b32      	ldr	r3, [pc, #200]	; (800270c <HAL_RCC_OscConfig+0x338>)
 8002644:	2101      	movs	r1, #1
 8002646:	438a      	bics	r2, r1
 8002648:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800264a:	f7fe fd65 	bl	8001118 <HAL_GetTick>
 800264e:	0003      	movs	r3, r0
 8002650:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002652:	e008      	b.n	8002666 <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002654:	f7fe fd60 	bl	8001118 <HAL_GetTick>
 8002658:	0002      	movs	r2, r0
 800265a:	69bb      	ldr	r3, [r7, #24]
 800265c:	1ad3      	subs	r3, r2, r3
 800265e:	2b02      	cmp	r3, #2
 8002660:	d901      	bls.n	8002666 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8002662:	2303      	movs	r3, #3
 8002664:	e236      	b.n	8002ad4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002666:	4b29      	ldr	r3, [pc, #164]	; (800270c <HAL_RCC_OscConfig+0x338>)
 8002668:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800266a:	2202      	movs	r2, #2
 800266c:	4013      	ands	r3, r2
 800266e:	d1f1      	bne.n	8002654 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	2204      	movs	r2, #4
 8002676:	4013      	ands	r3, r2
 8002678:	d100      	bne.n	800267c <HAL_RCC_OscConfig+0x2a8>
 800267a:	e0b5      	b.n	80027e8 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 800267c:	201f      	movs	r0, #31
 800267e:	183b      	adds	r3, r7, r0
 8002680:	2200      	movs	r2, #0
 8002682:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002684:	4b21      	ldr	r3, [pc, #132]	; (800270c <HAL_RCC_OscConfig+0x338>)
 8002686:	69da      	ldr	r2, [r3, #28]
 8002688:	2380      	movs	r3, #128	; 0x80
 800268a:	055b      	lsls	r3, r3, #21
 800268c:	4013      	ands	r3, r2
 800268e:	d110      	bne.n	80026b2 <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002690:	4b1e      	ldr	r3, [pc, #120]	; (800270c <HAL_RCC_OscConfig+0x338>)
 8002692:	69da      	ldr	r2, [r3, #28]
 8002694:	4b1d      	ldr	r3, [pc, #116]	; (800270c <HAL_RCC_OscConfig+0x338>)
 8002696:	2180      	movs	r1, #128	; 0x80
 8002698:	0549      	lsls	r1, r1, #21
 800269a:	430a      	orrs	r2, r1
 800269c:	61da      	str	r2, [r3, #28]
 800269e:	4b1b      	ldr	r3, [pc, #108]	; (800270c <HAL_RCC_OscConfig+0x338>)
 80026a0:	69da      	ldr	r2, [r3, #28]
 80026a2:	2380      	movs	r3, #128	; 0x80
 80026a4:	055b      	lsls	r3, r3, #21
 80026a6:	4013      	ands	r3, r2
 80026a8:	60fb      	str	r3, [r7, #12]
 80026aa:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80026ac:	183b      	adds	r3, r7, r0
 80026ae:	2201      	movs	r2, #1
 80026b0:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026b2:	4b19      	ldr	r3, [pc, #100]	; (8002718 <HAL_RCC_OscConfig+0x344>)
 80026b4:	681a      	ldr	r2, [r3, #0]
 80026b6:	2380      	movs	r3, #128	; 0x80
 80026b8:	005b      	lsls	r3, r3, #1
 80026ba:	4013      	ands	r3, r2
 80026bc:	d11a      	bne.n	80026f4 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80026be:	4b16      	ldr	r3, [pc, #88]	; (8002718 <HAL_RCC_OscConfig+0x344>)
 80026c0:	681a      	ldr	r2, [r3, #0]
 80026c2:	4b15      	ldr	r3, [pc, #84]	; (8002718 <HAL_RCC_OscConfig+0x344>)
 80026c4:	2180      	movs	r1, #128	; 0x80
 80026c6:	0049      	lsls	r1, r1, #1
 80026c8:	430a      	orrs	r2, r1
 80026ca:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80026cc:	f7fe fd24 	bl	8001118 <HAL_GetTick>
 80026d0:	0003      	movs	r3, r0
 80026d2:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026d4:	e008      	b.n	80026e8 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026d6:	f7fe fd1f 	bl	8001118 <HAL_GetTick>
 80026da:	0002      	movs	r2, r0
 80026dc:	69bb      	ldr	r3, [r7, #24]
 80026de:	1ad3      	subs	r3, r2, r3
 80026e0:	2b64      	cmp	r3, #100	; 0x64
 80026e2:	d901      	bls.n	80026e8 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 80026e4:	2303      	movs	r3, #3
 80026e6:	e1f5      	b.n	8002ad4 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026e8:	4b0b      	ldr	r3, [pc, #44]	; (8002718 <HAL_RCC_OscConfig+0x344>)
 80026ea:	681a      	ldr	r2, [r3, #0]
 80026ec:	2380      	movs	r3, #128	; 0x80
 80026ee:	005b      	lsls	r3, r3, #1
 80026f0:	4013      	ands	r3, r2
 80026f2:	d0f0      	beq.n	80026d6 <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	689b      	ldr	r3, [r3, #8]
 80026f8:	2b01      	cmp	r3, #1
 80026fa:	d10f      	bne.n	800271c <HAL_RCC_OscConfig+0x348>
 80026fc:	4b03      	ldr	r3, [pc, #12]	; (800270c <HAL_RCC_OscConfig+0x338>)
 80026fe:	6a1a      	ldr	r2, [r3, #32]
 8002700:	4b02      	ldr	r3, [pc, #8]	; (800270c <HAL_RCC_OscConfig+0x338>)
 8002702:	2101      	movs	r1, #1
 8002704:	430a      	orrs	r2, r1
 8002706:	621a      	str	r2, [r3, #32]
 8002708:	e036      	b.n	8002778 <HAL_RCC_OscConfig+0x3a4>
 800270a:	46c0      	nop			; (mov r8, r8)
 800270c:	40021000 	.word	0x40021000
 8002710:	fffeffff 	.word	0xfffeffff
 8002714:	fffbffff 	.word	0xfffbffff
 8002718:	40007000 	.word	0x40007000
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	689b      	ldr	r3, [r3, #8]
 8002720:	2b00      	cmp	r3, #0
 8002722:	d10c      	bne.n	800273e <HAL_RCC_OscConfig+0x36a>
 8002724:	4bca      	ldr	r3, [pc, #808]	; (8002a50 <HAL_RCC_OscConfig+0x67c>)
 8002726:	6a1a      	ldr	r2, [r3, #32]
 8002728:	4bc9      	ldr	r3, [pc, #804]	; (8002a50 <HAL_RCC_OscConfig+0x67c>)
 800272a:	2101      	movs	r1, #1
 800272c:	438a      	bics	r2, r1
 800272e:	621a      	str	r2, [r3, #32]
 8002730:	4bc7      	ldr	r3, [pc, #796]	; (8002a50 <HAL_RCC_OscConfig+0x67c>)
 8002732:	6a1a      	ldr	r2, [r3, #32]
 8002734:	4bc6      	ldr	r3, [pc, #792]	; (8002a50 <HAL_RCC_OscConfig+0x67c>)
 8002736:	2104      	movs	r1, #4
 8002738:	438a      	bics	r2, r1
 800273a:	621a      	str	r2, [r3, #32]
 800273c:	e01c      	b.n	8002778 <HAL_RCC_OscConfig+0x3a4>
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	689b      	ldr	r3, [r3, #8]
 8002742:	2b05      	cmp	r3, #5
 8002744:	d10c      	bne.n	8002760 <HAL_RCC_OscConfig+0x38c>
 8002746:	4bc2      	ldr	r3, [pc, #776]	; (8002a50 <HAL_RCC_OscConfig+0x67c>)
 8002748:	6a1a      	ldr	r2, [r3, #32]
 800274a:	4bc1      	ldr	r3, [pc, #772]	; (8002a50 <HAL_RCC_OscConfig+0x67c>)
 800274c:	2104      	movs	r1, #4
 800274e:	430a      	orrs	r2, r1
 8002750:	621a      	str	r2, [r3, #32]
 8002752:	4bbf      	ldr	r3, [pc, #764]	; (8002a50 <HAL_RCC_OscConfig+0x67c>)
 8002754:	6a1a      	ldr	r2, [r3, #32]
 8002756:	4bbe      	ldr	r3, [pc, #760]	; (8002a50 <HAL_RCC_OscConfig+0x67c>)
 8002758:	2101      	movs	r1, #1
 800275a:	430a      	orrs	r2, r1
 800275c:	621a      	str	r2, [r3, #32]
 800275e:	e00b      	b.n	8002778 <HAL_RCC_OscConfig+0x3a4>
 8002760:	4bbb      	ldr	r3, [pc, #748]	; (8002a50 <HAL_RCC_OscConfig+0x67c>)
 8002762:	6a1a      	ldr	r2, [r3, #32]
 8002764:	4bba      	ldr	r3, [pc, #744]	; (8002a50 <HAL_RCC_OscConfig+0x67c>)
 8002766:	2101      	movs	r1, #1
 8002768:	438a      	bics	r2, r1
 800276a:	621a      	str	r2, [r3, #32]
 800276c:	4bb8      	ldr	r3, [pc, #736]	; (8002a50 <HAL_RCC_OscConfig+0x67c>)
 800276e:	6a1a      	ldr	r2, [r3, #32]
 8002770:	4bb7      	ldr	r3, [pc, #732]	; (8002a50 <HAL_RCC_OscConfig+0x67c>)
 8002772:	2104      	movs	r1, #4
 8002774:	438a      	bics	r2, r1
 8002776:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	689b      	ldr	r3, [r3, #8]
 800277c:	2b00      	cmp	r3, #0
 800277e:	d014      	beq.n	80027aa <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002780:	f7fe fcca 	bl	8001118 <HAL_GetTick>
 8002784:	0003      	movs	r3, r0
 8002786:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002788:	e009      	b.n	800279e <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800278a:	f7fe fcc5 	bl	8001118 <HAL_GetTick>
 800278e:	0002      	movs	r2, r0
 8002790:	69bb      	ldr	r3, [r7, #24]
 8002792:	1ad3      	subs	r3, r2, r3
 8002794:	4aaf      	ldr	r2, [pc, #700]	; (8002a54 <HAL_RCC_OscConfig+0x680>)
 8002796:	4293      	cmp	r3, r2
 8002798:	d901      	bls.n	800279e <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 800279a:	2303      	movs	r3, #3
 800279c:	e19a      	b.n	8002ad4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800279e:	4bac      	ldr	r3, [pc, #688]	; (8002a50 <HAL_RCC_OscConfig+0x67c>)
 80027a0:	6a1b      	ldr	r3, [r3, #32]
 80027a2:	2202      	movs	r2, #2
 80027a4:	4013      	ands	r3, r2
 80027a6:	d0f0      	beq.n	800278a <HAL_RCC_OscConfig+0x3b6>
 80027a8:	e013      	b.n	80027d2 <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027aa:	f7fe fcb5 	bl	8001118 <HAL_GetTick>
 80027ae:	0003      	movs	r3, r0
 80027b0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027b2:	e009      	b.n	80027c8 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80027b4:	f7fe fcb0 	bl	8001118 <HAL_GetTick>
 80027b8:	0002      	movs	r2, r0
 80027ba:	69bb      	ldr	r3, [r7, #24]
 80027bc:	1ad3      	subs	r3, r2, r3
 80027be:	4aa5      	ldr	r2, [pc, #660]	; (8002a54 <HAL_RCC_OscConfig+0x680>)
 80027c0:	4293      	cmp	r3, r2
 80027c2:	d901      	bls.n	80027c8 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 80027c4:	2303      	movs	r3, #3
 80027c6:	e185      	b.n	8002ad4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027c8:	4ba1      	ldr	r3, [pc, #644]	; (8002a50 <HAL_RCC_OscConfig+0x67c>)
 80027ca:	6a1b      	ldr	r3, [r3, #32]
 80027cc:	2202      	movs	r2, #2
 80027ce:	4013      	ands	r3, r2
 80027d0:	d1f0      	bne.n	80027b4 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80027d2:	231f      	movs	r3, #31
 80027d4:	18fb      	adds	r3, r7, r3
 80027d6:	781b      	ldrb	r3, [r3, #0]
 80027d8:	2b01      	cmp	r3, #1
 80027da:	d105      	bne.n	80027e8 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80027dc:	4b9c      	ldr	r3, [pc, #624]	; (8002a50 <HAL_RCC_OscConfig+0x67c>)
 80027de:	69da      	ldr	r2, [r3, #28]
 80027e0:	4b9b      	ldr	r3, [pc, #620]	; (8002a50 <HAL_RCC_OscConfig+0x67c>)
 80027e2:	499d      	ldr	r1, [pc, #628]	; (8002a58 <HAL_RCC_OscConfig+0x684>)
 80027e4:	400a      	ands	r2, r1
 80027e6:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	2210      	movs	r2, #16
 80027ee:	4013      	ands	r3, r2
 80027f0:	d063      	beq.n	80028ba <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	695b      	ldr	r3, [r3, #20]
 80027f6:	2b01      	cmp	r3, #1
 80027f8:	d12a      	bne.n	8002850 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80027fa:	4b95      	ldr	r3, [pc, #596]	; (8002a50 <HAL_RCC_OscConfig+0x67c>)
 80027fc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80027fe:	4b94      	ldr	r3, [pc, #592]	; (8002a50 <HAL_RCC_OscConfig+0x67c>)
 8002800:	2104      	movs	r1, #4
 8002802:	430a      	orrs	r2, r1
 8002804:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8002806:	4b92      	ldr	r3, [pc, #584]	; (8002a50 <HAL_RCC_OscConfig+0x67c>)
 8002808:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800280a:	4b91      	ldr	r3, [pc, #580]	; (8002a50 <HAL_RCC_OscConfig+0x67c>)
 800280c:	2101      	movs	r1, #1
 800280e:	430a      	orrs	r2, r1
 8002810:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002812:	f7fe fc81 	bl	8001118 <HAL_GetTick>
 8002816:	0003      	movs	r3, r0
 8002818:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800281a:	e008      	b.n	800282e <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800281c:	f7fe fc7c 	bl	8001118 <HAL_GetTick>
 8002820:	0002      	movs	r2, r0
 8002822:	69bb      	ldr	r3, [r7, #24]
 8002824:	1ad3      	subs	r3, r2, r3
 8002826:	2b02      	cmp	r3, #2
 8002828:	d901      	bls.n	800282e <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 800282a:	2303      	movs	r3, #3
 800282c:	e152      	b.n	8002ad4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800282e:	4b88      	ldr	r3, [pc, #544]	; (8002a50 <HAL_RCC_OscConfig+0x67c>)
 8002830:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002832:	2202      	movs	r2, #2
 8002834:	4013      	ands	r3, r2
 8002836:	d0f1      	beq.n	800281c <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002838:	4b85      	ldr	r3, [pc, #532]	; (8002a50 <HAL_RCC_OscConfig+0x67c>)
 800283a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800283c:	22f8      	movs	r2, #248	; 0xf8
 800283e:	4393      	bics	r3, r2
 8002840:	0019      	movs	r1, r3
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	699b      	ldr	r3, [r3, #24]
 8002846:	00da      	lsls	r2, r3, #3
 8002848:	4b81      	ldr	r3, [pc, #516]	; (8002a50 <HAL_RCC_OscConfig+0x67c>)
 800284a:	430a      	orrs	r2, r1
 800284c:	635a      	str	r2, [r3, #52]	; 0x34
 800284e:	e034      	b.n	80028ba <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	695b      	ldr	r3, [r3, #20]
 8002854:	3305      	adds	r3, #5
 8002856:	d111      	bne.n	800287c <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8002858:	4b7d      	ldr	r3, [pc, #500]	; (8002a50 <HAL_RCC_OscConfig+0x67c>)
 800285a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800285c:	4b7c      	ldr	r3, [pc, #496]	; (8002a50 <HAL_RCC_OscConfig+0x67c>)
 800285e:	2104      	movs	r1, #4
 8002860:	438a      	bics	r2, r1
 8002862:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002864:	4b7a      	ldr	r3, [pc, #488]	; (8002a50 <HAL_RCC_OscConfig+0x67c>)
 8002866:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002868:	22f8      	movs	r2, #248	; 0xf8
 800286a:	4393      	bics	r3, r2
 800286c:	0019      	movs	r1, r3
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	699b      	ldr	r3, [r3, #24]
 8002872:	00da      	lsls	r2, r3, #3
 8002874:	4b76      	ldr	r3, [pc, #472]	; (8002a50 <HAL_RCC_OscConfig+0x67c>)
 8002876:	430a      	orrs	r2, r1
 8002878:	635a      	str	r2, [r3, #52]	; 0x34
 800287a:	e01e      	b.n	80028ba <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800287c:	4b74      	ldr	r3, [pc, #464]	; (8002a50 <HAL_RCC_OscConfig+0x67c>)
 800287e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002880:	4b73      	ldr	r3, [pc, #460]	; (8002a50 <HAL_RCC_OscConfig+0x67c>)
 8002882:	2104      	movs	r1, #4
 8002884:	430a      	orrs	r2, r1
 8002886:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8002888:	4b71      	ldr	r3, [pc, #452]	; (8002a50 <HAL_RCC_OscConfig+0x67c>)
 800288a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800288c:	4b70      	ldr	r3, [pc, #448]	; (8002a50 <HAL_RCC_OscConfig+0x67c>)
 800288e:	2101      	movs	r1, #1
 8002890:	438a      	bics	r2, r1
 8002892:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002894:	f7fe fc40 	bl	8001118 <HAL_GetTick>
 8002898:	0003      	movs	r3, r0
 800289a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800289c:	e008      	b.n	80028b0 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800289e:	f7fe fc3b 	bl	8001118 <HAL_GetTick>
 80028a2:	0002      	movs	r2, r0
 80028a4:	69bb      	ldr	r3, [r7, #24]
 80028a6:	1ad3      	subs	r3, r2, r3
 80028a8:	2b02      	cmp	r3, #2
 80028aa:	d901      	bls.n	80028b0 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 80028ac:	2303      	movs	r3, #3
 80028ae:	e111      	b.n	8002ad4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80028b0:	4b67      	ldr	r3, [pc, #412]	; (8002a50 <HAL_RCC_OscConfig+0x67c>)
 80028b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028b4:	2202      	movs	r2, #2
 80028b6:	4013      	ands	r3, r2
 80028b8:	d1f1      	bne.n	800289e <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	2220      	movs	r2, #32
 80028c0:	4013      	ands	r3, r2
 80028c2:	d05c      	beq.n	800297e <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80028c4:	4b62      	ldr	r3, [pc, #392]	; (8002a50 <HAL_RCC_OscConfig+0x67c>)
 80028c6:	685b      	ldr	r3, [r3, #4]
 80028c8:	220c      	movs	r2, #12
 80028ca:	4013      	ands	r3, r2
 80028cc:	2b0c      	cmp	r3, #12
 80028ce:	d00e      	beq.n	80028ee <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80028d0:	4b5f      	ldr	r3, [pc, #380]	; (8002a50 <HAL_RCC_OscConfig+0x67c>)
 80028d2:	685b      	ldr	r3, [r3, #4]
 80028d4:	220c      	movs	r2, #12
 80028d6:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80028d8:	2b08      	cmp	r3, #8
 80028da:	d114      	bne.n	8002906 <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80028dc:	4b5c      	ldr	r3, [pc, #368]	; (8002a50 <HAL_RCC_OscConfig+0x67c>)
 80028de:	685a      	ldr	r2, [r3, #4]
 80028e0:	23c0      	movs	r3, #192	; 0xc0
 80028e2:	025b      	lsls	r3, r3, #9
 80028e4:	401a      	ands	r2, r3
 80028e6:	23c0      	movs	r3, #192	; 0xc0
 80028e8:	025b      	lsls	r3, r3, #9
 80028ea:	429a      	cmp	r2, r3
 80028ec:	d10b      	bne.n	8002906 <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 80028ee:	4b58      	ldr	r3, [pc, #352]	; (8002a50 <HAL_RCC_OscConfig+0x67c>)
 80028f0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80028f2:	2380      	movs	r3, #128	; 0x80
 80028f4:	029b      	lsls	r3, r3, #10
 80028f6:	4013      	ands	r3, r2
 80028f8:	d040      	beq.n	800297c <HAL_RCC_OscConfig+0x5a8>
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6a1b      	ldr	r3, [r3, #32]
 80028fe:	2b01      	cmp	r3, #1
 8002900:	d03c      	beq.n	800297c <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8002902:	2301      	movs	r3, #1
 8002904:	e0e6      	b.n	8002ad4 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6a1b      	ldr	r3, [r3, #32]
 800290a:	2b00      	cmp	r3, #0
 800290c:	d01b      	beq.n	8002946 <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 800290e:	4b50      	ldr	r3, [pc, #320]	; (8002a50 <HAL_RCC_OscConfig+0x67c>)
 8002910:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002912:	4b4f      	ldr	r3, [pc, #316]	; (8002a50 <HAL_RCC_OscConfig+0x67c>)
 8002914:	2180      	movs	r1, #128	; 0x80
 8002916:	0249      	lsls	r1, r1, #9
 8002918:	430a      	orrs	r2, r1
 800291a:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800291c:	f7fe fbfc 	bl	8001118 <HAL_GetTick>
 8002920:	0003      	movs	r3, r0
 8002922:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002924:	e008      	b.n	8002938 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002926:	f7fe fbf7 	bl	8001118 <HAL_GetTick>
 800292a:	0002      	movs	r2, r0
 800292c:	69bb      	ldr	r3, [r7, #24]
 800292e:	1ad3      	subs	r3, r2, r3
 8002930:	2b02      	cmp	r3, #2
 8002932:	d901      	bls.n	8002938 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8002934:	2303      	movs	r3, #3
 8002936:	e0cd      	b.n	8002ad4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002938:	4b45      	ldr	r3, [pc, #276]	; (8002a50 <HAL_RCC_OscConfig+0x67c>)
 800293a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800293c:	2380      	movs	r3, #128	; 0x80
 800293e:	029b      	lsls	r3, r3, #10
 8002940:	4013      	ands	r3, r2
 8002942:	d0f0      	beq.n	8002926 <HAL_RCC_OscConfig+0x552>
 8002944:	e01b      	b.n	800297e <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8002946:	4b42      	ldr	r3, [pc, #264]	; (8002a50 <HAL_RCC_OscConfig+0x67c>)
 8002948:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800294a:	4b41      	ldr	r3, [pc, #260]	; (8002a50 <HAL_RCC_OscConfig+0x67c>)
 800294c:	4943      	ldr	r1, [pc, #268]	; (8002a5c <HAL_RCC_OscConfig+0x688>)
 800294e:	400a      	ands	r2, r1
 8002950:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002952:	f7fe fbe1 	bl	8001118 <HAL_GetTick>
 8002956:	0003      	movs	r3, r0
 8002958:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 800295a:	e008      	b.n	800296e <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800295c:	f7fe fbdc 	bl	8001118 <HAL_GetTick>
 8002960:	0002      	movs	r2, r0
 8002962:	69bb      	ldr	r3, [r7, #24]
 8002964:	1ad3      	subs	r3, r2, r3
 8002966:	2b02      	cmp	r3, #2
 8002968:	d901      	bls.n	800296e <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 800296a:	2303      	movs	r3, #3
 800296c:	e0b2      	b.n	8002ad4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 800296e:	4b38      	ldr	r3, [pc, #224]	; (8002a50 <HAL_RCC_OscConfig+0x67c>)
 8002970:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002972:	2380      	movs	r3, #128	; 0x80
 8002974:	029b      	lsls	r3, r3, #10
 8002976:	4013      	ands	r3, r2
 8002978:	d1f0      	bne.n	800295c <HAL_RCC_OscConfig+0x588>
 800297a:	e000      	b.n	800297e <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 800297c:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002982:	2b00      	cmp	r3, #0
 8002984:	d100      	bne.n	8002988 <HAL_RCC_OscConfig+0x5b4>
 8002986:	e0a4      	b.n	8002ad2 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002988:	4b31      	ldr	r3, [pc, #196]	; (8002a50 <HAL_RCC_OscConfig+0x67c>)
 800298a:	685b      	ldr	r3, [r3, #4]
 800298c:	220c      	movs	r2, #12
 800298e:	4013      	ands	r3, r2
 8002990:	2b08      	cmp	r3, #8
 8002992:	d100      	bne.n	8002996 <HAL_RCC_OscConfig+0x5c2>
 8002994:	e078      	b.n	8002a88 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800299a:	2b02      	cmp	r3, #2
 800299c:	d14c      	bne.n	8002a38 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800299e:	4b2c      	ldr	r3, [pc, #176]	; (8002a50 <HAL_RCC_OscConfig+0x67c>)
 80029a0:	681a      	ldr	r2, [r3, #0]
 80029a2:	4b2b      	ldr	r3, [pc, #172]	; (8002a50 <HAL_RCC_OscConfig+0x67c>)
 80029a4:	492e      	ldr	r1, [pc, #184]	; (8002a60 <HAL_RCC_OscConfig+0x68c>)
 80029a6:	400a      	ands	r2, r1
 80029a8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029aa:	f7fe fbb5 	bl	8001118 <HAL_GetTick>
 80029ae:	0003      	movs	r3, r0
 80029b0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029b2:	e008      	b.n	80029c6 <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80029b4:	f7fe fbb0 	bl	8001118 <HAL_GetTick>
 80029b8:	0002      	movs	r2, r0
 80029ba:	69bb      	ldr	r3, [r7, #24]
 80029bc:	1ad3      	subs	r3, r2, r3
 80029be:	2b02      	cmp	r3, #2
 80029c0:	d901      	bls.n	80029c6 <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 80029c2:	2303      	movs	r3, #3
 80029c4:	e086      	b.n	8002ad4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029c6:	4b22      	ldr	r3, [pc, #136]	; (8002a50 <HAL_RCC_OscConfig+0x67c>)
 80029c8:	681a      	ldr	r2, [r3, #0]
 80029ca:	2380      	movs	r3, #128	; 0x80
 80029cc:	049b      	lsls	r3, r3, #18
 80029ce:	4013      	ands	r3, r2
 80029d0:	d1f0      	bne.n	80029b4 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80029d2:	4b1f      	ldr	r3, [pc, #124]	; (8002a50 <HAL_RCC_OscConfig+0x67c>)
 80029d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029d6:	220f      	movs	r2, #15
 80029d8:	4393      	bics	r3, r2
 80029da:	0019      	movs	r1, r3
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80029e0:	4b1b      	ldr	r3, [pc, #108]	; (8002a50 <HAL_RCC_OscConfig+0x67c>)
 80029e2:	430a      	orrs	r2, r1
 80029e4:	62da      	str	r2, [r3, #44]	; 0x2c
 80029e6:	4b1a      	ldr	r3, [pc, #104]	; (8002a50 <HAL_RCC_OscConfig+0x67c>)
 80029e8:	685b      	ldr	r3, [r3, #4]
 80029ea:	4a1e      	ldr	r2, [pc, #120]	; (8002a64 <HAL_RCC_OscConfig+0x690>)
 80029ec:	4013      	ands	r3, r2
 80029ee:	0019      	movs	r1, r3
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029f8:	431a      	orrs	r2, r3
 80029fa:	4b15      	ldr	r3, [pc, #84]	; (8002a50 <HAL_RCC_OscConfig+0x67c>)
 80029fc:	430a      	orrs	r2, r1
 80029fe:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a00:	4b13      	ldr	r3, [pc, #76]	; (8002a50 <HAL_RCC_OscConfig+0x67c>)
 8002a02:	681a      	ldr	r2, [r3, #0]
 8002a04:	4b12      	ldr	r3, [pc, #72]	; (8002a50 <HAL_RCC_OscConfig+0x67c>)
 8002a06:	2180      	movs	r1, #128	; 0x80
 8002a08:	0449      	lsls	r1, r1, #17
 8002a0a:	430a      	orrs	r2, r1
 8002a0c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a0e:	f7fe fb83 	bl	8001118 <HAL_GetTick>
 8002a12:	0003      	movs	r3, r0
 8002a14:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002a16:	e008      	b.n	8002a2a <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a18:	f7fe fb7e 	bl	8001118 <HAL_GetTick>
 8002a1c:	0002      	movs	r2, r0
 8002a1e:	69bb      	ldr	r3, [r7, #24]
 8002a20:	1ad3      	subs	r3, r2, r3
 8002a22:	2b02      	cmp	r3, #2
 8002a24:	d901      	bls.n	8002a2a <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 8002a26:	2303      	movs	r3, #3
 8002a28:	e054      	b.n	8002ad4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002a2a:	4b09      	ldr	r3, [pc, #36]	; (8002a50 <HAL_RCC_OscConfig+0x67c>)
 8002a2c:	681a      	ldr	r2, [r3, #0]
 8002a2e:	2380      	movs	r3, #128	; 0x80
 8002a30:	049b      	lsls	r3, r3, #18
 8002a32:	4013      	ands	r3, r2
 8002a34:	d0f0      	beq.n	8002a18 <HAL_RCC_OscConfig+0x644>
 8002a36:	e04c      	b.n	8002ad2 <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a38:	4b05      	ldr	r3, [pc, #20]	; (8002a50 <HAL_RCC_OscConfig+0x67c>)
 8002a3a:	681a      	ldr	r2, [r3, #0]
 8002a3c:	4b04      	ldr	r3, [pc, #16]	; (8002a50 <HAL_RCC_OscConfig+0x67c>)
 8002a3e:	4908      	ldr	r1, [pc, #32]	; (8002a60 <HAL_RCC_OscConfig+0x68c>)
 8002a40:	400a      	ands	r2, r1
 8002a42:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a44:	f7fe fb68 	bl	8001118 <HAL_GetTick>
 8002a48:	0003      	movs	r3, r0
 8002a4a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a4c:	e015      	b.n	8002a7a <HAL_RCC_OscConfig+0x6a6>
 8002a4e:	46c0      	nop			; (mov r8, r8)
 8002a50:	40021000 	.word	0x40021000
 8002a54:	00001388 	.word	0x00001388
 8002a58:	efffffff 	.word	0xefffffff
 8002a5c:	fffeffff 	.word	0xfffeffff
 8002a60:	feffffff 	.word	0xfeffffff
 8002a64:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a68:	f7fe fb56 	bl	8001118 <HAL_GetTick>
 8002a6c:	0002      	movs	r2, r0
 8002a6e:	69bb      	ldr	r3, [r7, #24]
 8002a70:	1ad3      	subs	r3, r2, r3
 8002a72:	2b02      	cmp	r3, #2
 8002a74:	d901      	bls.n	8002a7a <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8002a76:	2303      	movs	r3, #3
 8002a78:	e02c      	b.n	8002ad4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a7a:	4b18      	ldr	r3, [pc, #96]	; (8002adc <HAL_RCC_OscConfig+0x708>)
 8002a7c:	681a      	ldr	r2, [r3, #0]
 8002a7e:	2380      	movs	r3, #128	; 0x80
 8002a80:	049b      	lsls	r3, r3, #18
 8002a82:	4013      	ands	r3, r2
 8002a84:	d1f0      	bne.n	8002a68 <HAL_RCC_OscConfig+0x694>
 8002a86:	e024      	b.n	8002ad2 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a8c:	2b01      	cmp	r3, #1
 8002a8e:	d101      	bne.n	8002a94 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8002a90:	2301      	movs	r3, #1
 8002a92:	e01f      	b.n	8002ad4 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8002a94:	4b11      	ldr	r3, [pc, #68]	; (8002adc <HAL_RCC_OscConfig+0x708>)
 8002a96:	685b      	ldr	r3, [r3, #4]
 8002a98:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8002a9a:	4b10      	ldr	r3, [pc, #64]	; (8002adc <HAL_RCC_OscConfig+0x708>)
 8002a9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a9e:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002aa0:	697a      	ldr	r2, [r7, #20]
 8002aa2:	23c0      	movs	r3, #192	; 0xc0
 8002aa4:	025b      	lsls	r3, r3, #9
 8002aa6:	401a      	ands	r2, r3
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002aac:	429a      	cmp	r2, r3
 8002aae:	d10e      	bne.n	8002ace <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002ab0:	693b      	ldr	r3, [r7, #16]
 8002ab2:	220f      	movs	r2, #15
 8002ab4:	401a      	ands	r2, r3
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002aba:	429a      	cmp	r2, r3
 8002abc:	d107      	bne.n	8002ace <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8002abe:	697a      	ldr	r2, [r7, #20]
 8002ac0:	23f0      	movs	r3, #240	; 0xf0
 8002ac2:	039b      	lsls	r3, r3, #14
 8002ac4:	401a      	ands	r2, r3
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002aca:	429a      	cmp	r2, r3
 8002acc:	d001      	beq.n	8002ad2 <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8002ace:	2301      	movs	r3, #1
 8002ad0:	e000      	b.n	8002ad4 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8002ad2:	2300      	movs	r3, #0
}
 8002ad4:	0018      	movs	r0, r3
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	b008      	add	sp, #32
 8002ada:	bd80      	pop	{r7, pc}
 8002adc:	40021000 	.word	0x40021000

08002ae0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b084      	sub	sp, #16
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
 8002ae8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d101      	bne.n	8002af4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002af0:	2301      	movs	r3, #1
 8002af2:	e0bf      	b.n	8002c74 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002af4:	4b61      	ldr	r3, [pc, #388]	; (8002c7c <HAL_RCC_ClockConfig+0x19c>)
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	2201      	movs	r2, #1
 8002afa:	4013      	ands	r3, r2
 8002afc:	683a      	ldr	r2, [r7, #0]
 8002afe:	429a      	cmp	r2, r3
 8002b00:	d911      	bls.n	8002b26 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b02:	4b5e      	ldr	r3, [pc, #376]	; (8002c7c <HAL_RCC_ClockConfig+0x19c>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	2201      	movs	r2, #1
 8002b08:	4393      	bics	r3, r2
 8002b0a:	0019      	movs	r1, r3
 8002b0c:	4b5b      	ldr	r3, [pc, #364]	; (8002c7c <HAL_RCC_ClockConfig+0x19c>)
 8002b0e:	683a      	ldr	r2, [r7, #0]
 8002b10:	430a      	orrs	r2, r1
 8002b12:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b14:	4b59      	ldr	r3, [pc, #356]	; (8002c7c <HAL_RCC_ClockConfig+0x19c>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	2201      	movs	r2, #1
 8002b1a:	4013      	ands	r3, r2
 8002b1c:	683a      	ldr	r2, [r7, #0]
 8002b1e:	429a      	cmp	r2, r3
 8002b20:	d001      	beq.n	8002b26 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8002b22:	2301      	movs	r3, #1
 8002b24:	e0a6      	b.n	8002c74 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	2202      	movs	r2, #2
 8002b2c:	4013      	ands	r3, r2
 8002b2e:	d015      	beq.n	8002b5c <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	2204      	movs	r2, #4
 8002b36:	4013      	ands	r3, r2
 8002b38:	d006      	beq.n	8002b48 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002b3a:	4b51      	ldr	r3, [pc, #324]	; (8002c80 <HAL_RCC_ClockConfig+0x1a0>)
 8002b3c:	685a      	ldr	r2, [r3, #4]
 8002b3e:	4b50      	ldr	r3, [pc, #320]	; (8002c80 <HAL_RCC_ClockConfig+0x1a0>)
 8002b40:	21e0      	movs	r1, #224	; 0xe0
 8002b42:	00c9      	lsls	r1, r1, #3
 8002b44:	430a      	orrs	r2, r1
 8002b46:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b48:	4b4d      	ldr	r3, [pc, #308]	; (8002c80 <HAL_RCC_ClockConfig+0x1a0>)
 8002b4a:	685b      	ldr	r3, [r3, #4]
 8002b4c:	22f0      	movs	r2, #240	; 0xf0
 8002b4e:	4393      	bics	r3, r2
 8002b50:	0019      	movs	r1, r3
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	689a      	ldr	r2, [r3, #8]
 8002b56:	4b4a      	ldr	r3, [pc, #296]	; (8002c80 <HAL_RCC_ClockConfig+0x1a0>)
 8002b58:	430a      	orrs	r2, r1
 8002b5a:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	2201      	movs	r2, #1
 8002b62:	4013      	ands	r3, r2
 8002b64:	d04c      	beq.n	8002c00 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	685b      	ldr	r3, [r3, #4]
 8002b6a:	2b01      	cmp	r3, #1
 8002b6c:	d107      	bne.n	8002b7e <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b6e:	4b44      	ldr	r3, [pc, #272]	; (8002c80 <HAL_RCC_ClockConfig+0x1a0>)
 8002b70:	681a      	ldr	r2, [r3, #0]
 8002b72:	2380      	movs	r3, #128	; 0x80
 8002b74:	029b      	lsls	r3, r3, #10
 8002b76:	4013      	ands	r3, r2
 8002b78:	d120      	bne.n	8002bbc <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	e07a      	b.n	8002c74 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	685b      	ldr	r3, [r3, #4]
 8002b82:	2b02      	cmp	r3, #2
 8002b84:	d107      	bne.n	8002b96 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b86:	4b3e      	ldr	r3, [pc, #248]	; (8002c80 <HAL_RCC_ClockConfig+0x1a0>)
 8002b88:	681a      	ldr	r2, [r3, #0]
 8002b8a:	2380      	movs	r3, #128	; 0x80
 8002b8c:	049b      	lsls	r3, r3, #18
 8002b8e:	4013      	ands	r3, r2
 8002b90:	d114      	bne.n	8002bbc <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002b92:	2301      	movs	r3, #1
 8002b94:	e06e      	b.n	8002c74 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	685b      	ldr	r3, [r3, #4]
 8002b9a:	2b03      	cmp	r3, #3
 8002b9c:	d107      	bne.n	8002bae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002b9e:	4b38      	ldr	r3, [pc, #224]	; (8002c80 <HAL_RCC_ClockConfig+0x1a0>)
 8002ba0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002ba2:	2380      	movs	r3, #128	; 0x80
 8002ba4:	029b      	lsls	r3, r3, #10
 8002ba6:	4013      	ands	r3, r2
 8002ba8:	d108      	bne.n	8002bbc <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002baa:	2301      	movs	r3, #1
 8002bac:	e062      	b.n	8002c74 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bae:	4b34      	ldr	r3, [pc, #208]	; (8002c80 <HAL_RCC_ClockConfig+0x1a0>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	2202      	movs	r2, #2
 8002bb4:	4013      	ands	r3, r2
 8002bb6:	d101      	bne.n	8002bbc <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002bb8:	2301      	movs	r3, #1
 8002bba:	e05b      	b.n	8002c74 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002bbc:	4b30      	ldr	r3, [pc, #192]	; (8002c80 <HAL_RCC_ClockConfig+0x1a0>)
 8002bbe:	685b      	ldr	r3, [r3, #4]
 8002bc0:	2203      	movs	r2, #3
 8002bc2:	4393      	bics	r3, r2
 8002bc4:	0019      	movs	r1, r3
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	685a      	ldr	r2, [r3, #4]
 8002bca:	4b2d      	ldr	r3, [pc, #180]	; (8002c80 <HAL_RCC_ClockConfig+0x1a0>)
 8002bcc:	430a      	orrs	r2, r1
 8002bce:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002bd0:	f7fe faa2 	bl	8001118 <HAL_GetTick>
 8002bd4:	0003      	movs	r3, r0
 8002bd6:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bd8:	e009      	b.n	8002bee <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002bda:	f7fe fa9d 	bl	8001118 <HAL_GetTick>
 8002bde:	0002      	movs	r2, r0
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	1ad3      	subs	r3, r2, r3
 8002be4:	4a27      	ldr	r2, [pc, #156]	; (8002c84 <HAL_RCC_ClockConfig+0x1a4>)
 8002be6:	4293      	cmp	r3, r2
 8002be8:	d901      	bls.n	8002bee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002bea:	2303      	movs	r3, #3
 8002bec:	e042      	b.n	8002c74 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bee:	4b24      	ldr	r3, [pc, #144]	; (8002c80 <HAL_RCC_ClockConfig+0x1a0>)
 8002bf0:	685b      	ldr	r3, [r3, #4]
 8002bf2:	220c      	movs	r2, #12
 8002bf4:	401a      	ands	r2, r3
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	685b      	ldr	r3, [r3, #4]
 8002bfa:	009b      	lsls	r3, r3, #2
 8002bfc:	429a      	cmp	r2, r3
 8002bfe:	d1ec      	bne.n	8002bda <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002c00:	4b1e      	ldr	r3, [pc, #120]	; (8002c7c <HAL_RCC_ClockConfig+0x19c>)
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	2201      	movs	r2, #1
 8002c06:	4013      	ands	r3, r2
 8002c08:	683a      	ldr	r2, [r7, #0]
 8002c0a:	429a      	cmp	r2, r3
 8002c0c:	d211      	bcs.n	8002c32 <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c0e:	4b1b      	ldr	r3, [pc, #108]	; (8002c7c <HAL_RCC_ClockConfig+0x19c>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	2201      	movs	r2, #1
 8002c14:	4393      	bics	r3, r2
 8002c16:	0019      	movs	r1, r3
 8002c18:	4b18      	ldr	r3, [pc, #96]	; (8002c7c <HAL_RCC_ClockConfig+0x19c>)
 8002c1a:	683a      	ldr	r2, [r7, #0]
 8002c1c:	430a      	orrs	r2, r1
 8002c1e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c20:	4b16      	ldr	r3, [pc, #88]	; (8002c7c <HAL_RCC_ClockConfig+0x19c>)
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	2201      	movs	r2, #1
 8002c26:	4013      	ands	r3, r2
 8002c28:	683a      	ldr	r2, [r7, #0]
 8002c2a:	429a      	cmp	r2, r3
 8002c2c:	d001      	beq.n	8002c32 <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8002c2e:	2301      	movs	r3, #1
 8002c30:	e020      	b.n	8002c74 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	2204      	movs	r2, #4
 8002c38:	4013      	ands	r3, r2
 8002c3a:	d009      	beq.n	8002c50 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002c3c:	4b10      	ldr	r3, [pc, #64]	; (8002c80 <HAL_RCC_ClockConfig+0x1a0>)
 8002c3e:	685b      	ldr	r3, [r3, #4]
 8002c40:	4a11      	ldr	r2, [pc, #68]	; (8002c88 <HAL_RCC_ClockConfig+0x1a8>)
 8002c42:	4013      	ands	r3, r2
 8002c44:	0019      	movs	r1, r3
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	68da      	ldr	r2, [r3, #12]
 8002c4a:	4b0d      	ldr	r3, [pc, #52]	; (8002c80 <HAL_RCC_ClockConfig+0x1a0>)
 8002c4c:	430a      	orrs	r2, r1
 8002c4e:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002c50:	f000 f820 	bl	8002c94 <HAL_RCC_GetSysClockFreq>
 8002c54:	0001      	movs	r1, r0
 8002c56:	4b0a      	ldr	r3, [pc, #40]	; (8002c80 <HAL_RCC_ClockConfig+0x1a0>)
 8002c58:	685b      	ldr	r3, [r3, #4]
 8002c5a:	091b      	lsrs	r3, r3, #4
 8002c5c:	220f      	movs	r2, #15
 8002c5e:	4013      	ands	r3, r2
 8002c60:	4a0a      	ldr	r2, [pc, #40]	; (8002c8c <HAL_RCC_ClockConfig+0x1ac>)
 8002c62:	5cd3      	ldrb	r3, [r2, r3]
 8002c64:	000a      	movs	r2, r1
 8002c66:	40da      	lsrs	r2, r3
 8002c68:	4b09      	ldr	r3, [pc, #36]	; (8002c90 <HAL_RCC_ClockConfig+0x1b0>)
 8002c6a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002c6c:	2003      	movs	r0, #3
 8002c6e:	f7fe fa0d 	bl	800108c <HAL_InitTick>
  
  return HAL_OK;
 8002c72:	2300      	movs	r3, #0
}
 8002c74:	0018      	movs	r0, r3
 8002c76:	46bd      	mov	sp, r7
 8002c78:	b004      	add	sp, #16
 8002c7a:	bd80      	pop	{r7, pc}
 8002c7c:	40022000 	.word	0x40022000
 8002c80:	40021000 	.word	0x40021000
 8002c84:	00001388 	.word	0x00001388
 8002c88:	fffff8ff 	.word	0xfffff8ff
 8002c8c:	080037e4 	.word	0x080037e4
 8002c90:	20000000 	.word	0x20000000

08002c94 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	b086      	sub	sp, #24
 8002c98:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	60fb      	str	r3, [r7, #12]
 8002c9e:	2300      	movs	r3, #0
 8002ca0:	60bb      	str	r3, [r7, #8]
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	617b      	str	r3, [r7, #20]
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002caa:	2300      	movs	r3, #0
 8002cac:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8002cae:	4b2d      	ldr	r3, [pc, #180]	; (8002d64 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002cb0:	685b      	ldr	r3, [r3, #4]
 8002cb2:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	220c      	movs	r2, #12
 8002cb8:	4013      	ands	r3, r2
 8002cba:	2b0c      	cmp	r3, #12
 8002cbc:	d046      	beq.n	8002d4c <HAL_RCC_GetSysClockFreq+0xb8>
 8002cbe:	d848      	bhi.n	8002d52 <HAL_RCC_GetSysClockFreq+0xbe>
 8002cc0:	2b04      	cmp	r3, #4
 8002cc2:	d002      	beq.n	8002cca <HAL_RCC_GetSysClockFreq+0x36>
 8002cc4:	2b08      	cmp	r3, #8
 8002cc6:	d003      	beq.n	8002cd0 <HAL_RCC_GetSysClockFreq+0x3c>
 8002cc8:	e043      	b.n	8002d52 <HAL_RCC_GetSysClockFreq+0xbe>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002cca:	4b27      	ldr	r3, [pc, #156]	; (8002d68 <HAL_RCC_GetSysClockFreq+0xd4>)
 8002ccc:	613b      	str	r3, [r7, #16]
      break;
 8002cce:	e043      	b.n	8002d58 <HAL_RCC_GetSysClockFreq+0xc4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	0c9b      	lsrs	r3, r3, #18
 8002cd4:	220f      	movs	r2, #15
 8002cd6:	4013      	ands	r3, r2
 8002cd8:	4a24      	ldr	r2, [pc, #144]	; (8002d6c <HAL_RCC_GetSysClockFreq+0xd8>)
 8002cda:	5cd3      	ldrb	r3, [r2, r3]
 8002cdc:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002cde:	4b21      	ldr	r3, [pc, #132]	; (8002d64 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002ce0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ce2:	220f      	movs	r2, #15
 8002ce4:	4013      	ands	r3, r2
 8002ce6:	4a22      	ldr	r2, [pc, #136]	; (8002d70 <HAL_RCC_GetSysClockFreq+0xdc>)
 8002ce8:	5cd3      	ldrb	r3, [r2, r3]
 8002cea:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002cec:	68fa      	ldr	r2, [r7, #12]
 8002cee:	23c0      	movs	r3, #192	; 0xc0
 8002cf0:	025b      	lsls	r3, r3, #9
 8002cf2:	401a      	ands	r2, r3
 8002cf4:	2380      	movs	r3, #128	; 0x80
 8002cf6:	025b      	lsls	r3, r3, #9
 8002cf8:	429a      	cmp	r2, r3
 8002cfa:	d109      	bne.n	8002d10 <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002cfc:	68b9      	ldr	r1, [r7, #8]
 8002cfe:	481a      	ldr	r0, [pc, #104]	; (8002d68 <HAL_RCC_GetSysClockFreq+0xd4>)
 8002d00:	f7fd fa02 	bl	8000108 <__udivsi3>
 8002d04:	0003      	movs	r3, r0
 8002d06:	001a      	movs	r2, r3
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	4353      	muls	r3, r2
 8002d0c:	617b      	str	r3, [r7, #20]
 8002d0e:	e01a      	b.n	8002d46 <HAL_RCC_GetSysClockFreq+0xb2>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8002d10:	68fa      	ldr	r2, [r7, #12]
 8002d12:	23c0      	movs	r3, #192	; 0xc0
 8002d14:	025b      	lsls	r3, r3, #9
 8002d16:	401a      	ands	r2, r3
 8002d18:	23c0      	movs	r3, #192	; 0xc0
 8002d1a:	025b      	lsls	r3, r3, #9
 8002d1c:	429a      	cmp	r2, r3
 8002d1e:	d109      	bne.n	8002d34 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002d20:	68b9      	ldr	r1, [r7, #8]
 8002d22:	4814      	ldr	r0, [pc, #80]	; (8002d74 <HAL_RCC_GetSysClockFreq+0xe0>)
 8002d24:	f7fd f9f0 	bl	8000108 <__udivsi3>
 8002d28:	0003      	movs	r3, r0
 8002d2a:	001a      	movs	r2, r3
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	4353      	muls	r3, r2
 8002d30:	617b      	str	r3, [r7, #20]
 8002d32:	e008      	b.n	8002d46 <HAL_RCC_GetSysClockFreq+0xb2>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002d34:	68b9      	ldr	r1, [r7, #8]
 8002d36:	4810      	ldr	r0, [pc, #64]	; (8002d78 <HAL_RCC_GetSysClockFreq+0xe4>)
 8002d38:	f7fd f9e6 	bl	8000108 <__udivsi3>
 8002d3c:	0003      	movs	r3, r0
 8002d3e:	001a      	movs	r2, r3
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	4353      	muls	r3, r2
 8002d44:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8002d46:	697b      	ldr	r3, [r7, #20]
 8002d48:	613b      	str	r3, [r7, #16]
      break;
 8002d4a:	e005      	b.n	8002d58 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8002d4c:	4b09      	ldr	r3, [pc, #36]	; (8002d74 <HAL_RCC_GetSysClockFreq+0xe0>)
 8002d4e:	613b      	str	r3, [r7, #16]
      break;
 8002d50:	e002      	b.n	8002d58 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002d52:	4b09      	ldr	r3, [pc, #36]	; (8002d78 <HAL_RCC_GetSysClockFreq+0xe4>)
 8002d54:	613b      	str	r3, [r7, #16]
      break;
 8002d56:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002d58:	693b      	ldr	r3, [r7, #16]
}
 8002d5a:	0018      	movs	r0, r3
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	b006      	add	sp, #24
 8002d60:	bd80      	pop	{r7, pc}
 8002d62:	46c0      	nop			; (mov r8, r8)
 8002d64:	40021000 	.word	0x40021000
 8002d68:	00f42400 	.word	0x00f42400
 8002d6c:	080037fc 	.word	0x080037fc
 8002d70:	0800380c 	.word	0x0800380c
 8002d74:	02dc6c00 	.word	0x02dc6c00
 8002d78:	007a1200 	.word	0x007a1200

08002d7c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002d80:	4b02      	ldr	r3, [pc, #8]	; (8002d8c <HAL_RCC_GetHCLKFreq+0x10>)
 8002d82:	681b      	ldr	r3, [r3, #0]
}
 8002d84:	0018      	movs	r0, r3
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bd80      	pop	{r7, pc}
 8002d8a:	46c0      	nop			; (mov r8, r8)
 8002d8c:	20000000 	.word	0x20000000

08002d90 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8002d94:	f7ff fff2 	bl	8002d7c <HAL_RCC_GetHCLKFreq>
 8002d98:	0001      	movs	r1, r0
 8002d9a:	4b06      	ldr	r3, [pc, #24]	; (8002db4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002d9c:	685b      	ldr	r3, [r3, #4]
 8002d9e:	0a1b      	lsrs	r3, r3, #8
 8002da0:	2207      	movs	r2, #7
 8002da2:	4013      	ands	r3, r2
 8002da4:	4a04      	ldr	r2, [pc, #16]	; (8002db8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002da6:	5cd3      	ldrb	r3, [r2, r3]
 8002da8:	40d9      	lsrs	r1, r3
 8002daa:	000b      	movs	r3, r1
}    
 8002dac:	0018      	movs	r0, r3
 8002dae:	46bd      	mov	sp, r7
 8002db0:	bd80      	pop	{r7, pc}
 8002db2:	46c0      	nop			; (mov r8, r8)
 8002db4:	40021000 	.word	0x40021000
 8002db8:	080037f4 	.word	0x080037f4

08002dbc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b082      	sub	sp, #8
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d101      	bne.n	8002dce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002dca:	2301      	movs	r3, #1
 8002dcc:	e042      	b.n	8002e54 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	223d      	movs	r2, #61	; 0x3d
 8002dd2:	5c9b      	ldrb	r3, [r3, r2]
 8002dd4:	b2db      	uxtb	r3, r3
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d107      	bne.n	8002dea <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	223c      	movs	r2, #60	; 0x3c
 8002dde:	2100      	movs	r1, #0
 8002de0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	0018      	movs	r0, r3
 8002de6:	f7fd ff03 	bl	8000bf0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	223d      	movs	r2, #61	; 0x3d
 8002dee:	2102      	movs	r1, #2
 8002df0:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681a      	ldr	r2, [r3, #0]
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	3304      	adds	r3, #4
 8002dfa:	0019      	movs	r1, r3
 8002dfc:	0010      	movs	r0, r2
 8002dfe:	f000 f871 	bl	8002ee4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	2246      	movs	r2, #70	; 0x46
 8002e06:	2101      	movs	r1, #1
 8002e08:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	223e      	movs	r2, #62	; 0x3e
 8002e0e:	2101      	movs	r1, #1
 8002e10:	5499      	strb	r1, [r3, r2]
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	223f      	movs	r2, #63	; 0x3f
 8002e16:	2101      	movs	r1, #1
 8002e18:	5499      	strb	r1, [r3, r2]
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	2240      	movs	r2, #64	; 0x40
 8002e1e:	2101      	movs	r1, #1
 8002e20:	5499      	strb	r1, [r3, r2]
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	2241      	movs	r2, #65	; 0x41
 8002e26:	2101      	movs	r1, #1
 8002e28:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	2242      	movs	r2, #66	; 0x42
 8002e2e:	2101      	movs	r1, #1
 8002e30:	5499      	strb	r1, [r3, r2]
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	2243      	movs	r2, #67	; 0x43
 8002e36:	2101      	movs	r1, #1
 8002e38:	5499      	strb	r1, [r3, r2]
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	2244      	movs	r2, #68	; 0x44
 8002e3e:	2101      	movs	r1, #1
 8002e40:	5499      	strb	r1, [r3, r2]
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	2245      	movs	r2, #69	; 0x45
 8002e46:	2101      	movs	r1, #1
 8002e48:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	223d      	movs	r2, #61	; 0x3d
 8002e4e:	2101      	movs	r1, #1
 8002e50:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002e52:	2300      	movs	r3, #0
}
 8002e54:	0018      	movs	r0, r3
 8002e56:	46bd      	mov	sp, r7
 8002e58:	b002      	add	sp, #8
 8002e5a:	bd80      	pop	{r7, pc}

08002e5c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b084      	sub	sp, #16
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	223d      	movs	r2, #61	; 0x3d
 8002e68:	5c9b      	ldrb	r3, [r3, r2]
 8002e6a:	b2db      	uxtb	r3, r3
 8002e6c:	2b01      	cmp	r3, #1
 8002e6e:	d001      	beq.n	8002e74 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002e70:	2301      	movs	r3, #1
 8002e72:	e02e      	b.n	8002ed2 <HAL_TIM_Base_Start+0x76>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	223d      	movs	r2, #61	; 0x3d
 8002e78:	2102      	movs	r1, #2
 8002e7a:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	4a16      	ldr	r2, [pc, #88]	; (8002edc <HAL_TIM_Base_Start+0x80>)
 8002e82:	4293      	cmp	r3, r2
 8002e84:	d00a      	beq.n	8002e9c <HAL_TIM_Base_Start+0x40>
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681a      	ldr	r2, [r3, #0]
 8002e8a:	2380      	movs	r3, #128	; 0x80
 8002e8c:	05db      	lsls	r3, r3, #23
 8002e8e:	429a      	cmp	r2, r3
 8002e90:	d004      	beq.n	8002e9c <HAL_TIM_Base_Start+0x40>
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	4a12      	ldr	r2, [pc, #72]	; (8002ee0 <HAL_TIM_Base_Start+0x84>)
 8002e98:	4293      	cmp	r3, r2
 8002e9a:	d111      	bne.n	8002ec0 <HAL_TIM_Base_Start+0x64>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	689b      	ldr	r3, [r3, #8]
 8002ea2:	2207      	movs	r2, #7
 8002ea4:	4013      	ands	r3, r2
 8002ea6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	2b06      	cmp	r3, #6
 8002eac:	d010      	beq.n	8002ed0 <HAL_TIM_Base_Start+0x74>
    {
      __HAL_TIM_ENABLE(htim);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	681a      	ldr	r2, [r3, #0]
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	2101      	movs	r1, #1
 8002eba:	430a      	orrs	r2, r1
 8002ebc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ebe:	e007      	b.n	8002ed0 <HAL_TIM_Base_Start+0x74>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	681a      	ldr	r2, [r3, #0]
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	2101      	movs	r1, #1
 8002ecc:	430a      	orrs	r2, r1
 8002ece:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002ed0:	2300      	movs	r3, #0
}
 8002ed2:	0018      	movs	r0, r3
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	b004      	add	sp, #16
 8002ed8:	bd80      	pop	{r7, pc}
 8002eda:	46c0      	nop			; (mov r8, r8)
 8002edc:	40012c00 	.word	0x40012c00
 8002ee0:	40000400 	.word	0x40000400

08002ee4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b084      	sub	sp, #16
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
 8002eec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	4a30      	ldr	r2, [pc, #192]	; (8002fb8 <TIM_Base_SetConfig+0xd4>)
 8002ef8:	4293      	cmp	r3, r2
 8002efa:	d008      	beq.n	8002f0e <TIM_Base_SetConfig+0x2a>
 8002efc:	687a      	ldr	r2, [r7, #4]
 8002efe:	2380      	movs	r3, #128	; 0x80
 8002f00:	05db      	lsls	r3, r3, #23
 8002f02:	429a      	cmp	r2, r3
 8002f04:	d003      	beq.n	8002f0e <TIM_Base_SetConfig+0x2a>
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	4a2c      	ldr	r2, [pc, #176]	; (8002fbc <TIM_Base_SetConfig+0xd8>)
 8002f0a:	4293      	cmp	r3, r2
 8002f0c:	d108      	bne.n	8002f20 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	2270      	movs	r2, #112	; 0x70
 8002f12:	4393      	bics	r3, r2
 8002f14:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002f16:	683b      	ldr	r3, [r7, #0]
 8002f18:	685b      	ldr	r3, [r3, #4]
 8002f1a:	68fa      	ldr	r2, [r7, #12]
 8002f1c:	4313      	orrs	r3, r2
 8002f1e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	4a25      	ldr	r2, [pc, #148]	; (8002fb8 <TIM_Base_SetConfig+0xd4>)
 8002f24:	4293      	cmp	r3, r2
 8002f26:	d014      	beq.n	8002f52 <TIM_Base_SetConfig+0x6e>
 8002f28:	687a      	ldr	r2, [r7, #4]
 8002f2a:	2380      	movs	r3, #128	; 0x80
 8002f2c:	05db      	lsls	r3, r3, #23
 8002f2e:	429a      	cmp	r2, r3
 8002f30:	d00f      	beq.n	8002f52 <TIM_Base_SetConfig+0x6e>
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	4a21      	ldr	r2, [pc, #132]	; (8002fbc <TIM_Base_SetConfig+0xd8>)
 8002f36:	4293      	cmp	r3, r2
 8002f38:	d00b      	beq.n	8002f52 <TIM_Base_SetConfig+0x6e>
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	4a20      	ldr	r2, [pc, #128]	; (8002fc0 <TIM_Base_SetConfig+0xdc>)
 8002f3e:	4293      	cmp	r3, r2
 8002f40:	d007      	beq.n	8002f52 <TIM_Base_SetConfig+0x6e>
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	4a1f      	ldr	r2, [pc, #124]	; (8002fc4 <TIM_Base_SetConfig+0xe0>)
 8002f46:	4293      	cmp	r3, r2
 8002f48:	d003      	beq.n	8002f52 <TIM_Base_SetConfig+0x6e>
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	4a1e      	ldr	r2, [pc, #120]	; (8002fc8 <TIM_Base_SetConfig+0xe4>)
 8002f4e:	4293      	cmp	r3, r2
 8002f50:	d108      	bne.n	8002f64 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	4a1d      	ldr	r2, [pc, #116]	; (8002fcc <TIM_Base_SetConfig+0xe8>)
 8002f56:	4013      	ands	r3, r2
 8002f58:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002f5a:	683b      	ldr	r3, [r7, #0]
 8002f5c:	68db      	ldr	r3, [r3, #12]
 8002f5e:	68fa      	ldr	r2, [r7, #12]
 8002f60:	4313      	orrs	r3, r2
 8002f62:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	2280      	movs	r2, #128	; 0x80
 8002f68:	4393      	bics	r3, r2
 8002f6a:	001a      	movs	r2, r3
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	695b      	ldr	r3, [r3, #20]
 8002f70:	4313      	orrs	r3, r2
 8002f72:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	68fa      	ldr	r2, [r7, #12]
 8002f78:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002f7a:	683b      	ldr	r3, [r7, #0]
 8002f7c:	689a      	ldr	r2, [r3, #8]
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	681a      	ldr	r2, [r3, #0]
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	4a0a      	ldr	r2, [pc, #40]	; (8002fb8 <TIM_Base_SetConfig+0xd4>)
 8002f8e:	4293      	cmp	r3, r2
 8002f90:	d007      	beq.n	8002fa2 <TIM_Base_SetConfig+0xbe>
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	4a0b      	ldr	r2, [pc, #44]	; (8002fc4 <TIM_Base_SetConfig+0xe0>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d003      	beq.n	8002fa2 <TIM_Base_SetConfig+0xbe>
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	4a0a      	ldr	r2, [pc, #40]	; (8002fc8 <TIM_Base_SetConfig+0xe4>)
 8002f9e:	4293      	cmp	r3, r2
 8002fa0:	d103      	bne.n	8002faa <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002fa2:	683b      	ldr	r3, [r7, #0]
 8002fa4:	691a      	ldr	r2, [r3, #16]
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	2201      	movs	r2, #1
 8002fae:	615a      	str	r2, [r3, #20]
}
 8002fb0:	46c0      	nop			; (mov r8, r8)
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	b004      	add	sp, #16
 8002fb6:	bd80      	pop	{r7, pc}
 8002fb8:	40012c00 	.word	0x40012c00
 8002fbc:	40000400 	.word	0x40000400
 8002fc0:	40002000 	.word	0x40002000
 8002fc4:	40014400 	.word	0x40014400
 8002fc8:	40014800 	.word	0x40014800
 8002fcc:	fffffcff 	.word	0xfffffcff

08002fd0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b082      	sub	sp, #8
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d101      	bne.n	8002fe2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002fde:	2301      	movs	r3, #1
 8002fe0:	e044      	b.n	800306c <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d107      	bne.n	8002ffa <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	2278      	movs	r2, #120	; 0x78
 8002fee:	2100      	movs	r1, #0
 8002ff0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	0018      	movs	r0, r3
 8002ff6:	f7fd fe4b 	bl	8000c90 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	2224      	movs	r2, #36	; 0x24
 8002ffe:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	681a      	ldr	r2, [r3, #0]
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	2101      	movs	r1, #1
 800300c:	438a      	bics	r2, r1
 800300e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	0018      	movs	r0, r3
 8003014:	f000 f830 	bl	8003078 <UART_SetConfig>
 8003018:	0003      	movs	r3, r0
 800301a:	2b01      	cmp	r3, #1
 800301c:	d101      	bne.n	8003022 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800301e:	2301      	movs	r3, #1
 8003020:	e024      	b.n	800306c <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003026:	2b00      	cmp	r3, #0
 8003028:	d003      	beq.n	8003032 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	0018      	movs	r0, r3
 800302e:	f000 f963 	bl	80032f8 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	685a      	ldr	r2, [r3, #4]
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	490d      	ldr	r1, [pc, #52]	; (8003074 <HAL_UART_Init+0xa4>)
 800303e:	400a      	ands	r2, r1
 8003040:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	689a      	ldr	r2, [r3, #8]
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	212a      	movs	r1, #42	; 0x2a
 800304e:	438a      	bics	r2, r1
 8003050:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	681a      	ldr	r2, [r3, #0]
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	2101      	movs	r1, #1
 800305e:	430a      	orrs	r2, r1
 8003060:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	0018      	movs	r0, r3
 8003066:	f000 f9fb 	bl	8003460 <UART_CheckIdleState>
 800306a:	0003      	movs	r3, r0
}
 800306c:	0018      	movs	r0, r3
 800306e:	46bd      	mov	sp, r7
 8003070:	b002      	add	sp, #8
 8003072:	bd80      	pop	{r7, pc}
 8003074:	ffffb7ff 	.word	0xffffb7ff

08003078 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b088      	sub	sp, #32
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003080:	231e      	movs	r3, #30
 8003082:	18fb      	adds	r3, r7, r3
 8003084:	2200      	movs	r2, #0
 8003086:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	689a      	ldr	r2, [r3, #8]
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	691b      	ldr	r3, [r3, #16]
 8003090:	431a      	orrs	r2, r3
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	695b      	ldr	r3, [r3, #20]
 8003096:	431a      	orrs	r2, r3
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	69db      	ldr	r3, [r3, #28]
 800309c:	4313      	orrs	r3, r2
 800309e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	4a8d      	ldr	r2, [pc, #564]	; (80032dc <UART_SetConfig+0x264>)
 80030a8:	4013      	ands	r3, r2
 80030aa:	0019      	movs	r1, r3
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	697a      	ldr	r2, [r7, #20]
 80030b2:	430a      	orrs	r2, r1
 80030b4:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	685b      	ldr	r3, [r3, #4]
 80030bc:	4a88      	ldr	r2, [pc, #544]	; (80032e0 <UART_SetConfig+0x268>)
 80030be:	4013      	ands	r3, r2
 80030c0:	0019      	movs	r1, r3
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	68da      	ldr	r2, [r3, #12]
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	430a      	orrs	r2, r1
 80030cc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	699b      	ldr	r3, [r3, #24]
 80030d2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6a1b      	ldr	r3, [r3, #32]
 80030d8:	697a      	ldr	r2, [r7, #20]
 80030da:	4313      	orrs	r3, r2
 80030dc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	689b      	ldr	r3, [r3, #8]
 80030e4:	4a7f      	ldr	r2, [pc, #508]	; (80032e4 <UART_SetConfig+0x26c>)
 80030e6:	4013      	ands	r3, r2
 80030e8:	0019      	movs	r1, r3
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	697a      	ldr	r2, [r7, #20]
 80030f0:	430a      	orrs	r2, r1
 80030f2:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	4a7b      	ldr	r2, [pc, #492]	; (80032e8 <UART_SetConfig+0x270>)
 80030fa:	4293      	cmp	r3, r2
 80030fc:	d127      	bne.n	800314e <UART_SetConfig+0xd6>
 80030fe:	4b7b      	ldr	r3, [pc, #492]	; (80032ec <UART_SetConfig+0x274>)
 8003100:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003102:	2203      	movs	r2, #3
 8003104:	4013      	ands	r3, r2
 8003106:	2b03      	cmp	r3, #3
 8003108:	d00d      	beq.n	8003126 <UART_SetConfig+0xae>
 800310a:	d81b      	bhi.n	8003144 <UART_SetConfig+0xcc>
 800310c:	2b02      	cmp	r3, #2
 800310e:	d014      	beq.n	800313a <UART_SetConfig+0xc2>
 8003110:	d818      	bhi.n	8003144 <UART_SetConfig+0xcc>
 8003112:	2b00      	cmp	r3, #0
 8003114:	d002      	beq.n	800311c <UART_SetConfig+0xa4>
 8003116:	2b01      	cmp	r3, #1
 8003118:	d00a      	beq.n	8003130 <UART_SetConfig+0xb8>
 800311a:	e013      	b.n	8003144 <UART_SetConfig+0xcc>
 800311c:	231f      	movs	r3, #31
 800311e:	18fb      	adds	r3, r7, r3
 8003120:	2200      	movs	r2, #0
 8003122:	701a      	strb	r2, [r3, #0]
 8003124:	e021      	b.n	800316a <UART_SetConfig+0xf2>
 8003126:	231f      	movs	r3, #31
 8003128:	18fb      	adds	r3, r7, r3
 800312a:	2202      	movs	r2, #2
 800312c:	701a      	strb	r2, [r3, #0]
 800312e:	e01c      	b.n	800316a <UART_SetConfig+0xf2>
 8003130:	231f      	movs	r3, #31
 8003132:	18fb      	adds	r3, r7, r3
 8003134:	2204      	movs	r2, #4
 8003136:	701a      	strb	r2, [r3, #0]
 8003138:	e017      	b.n	800316a <UART_SetConfig+0xf2>
 800313a:	231f      	movs	r3, #31
 800313c:	18fb      	adds	r3, r7, r3
 800313e:	2208      	movs	r2, #8
 8003140:	701a      	strb	r2, [r3, #0]
 8003142:	e012      	b.n	800316a <UART_SetConfig+0xf2>
 8003144:	231f      	movs	r3, #31
 8003146:	18fb      	adds	r3, r7, r3
 8003148:	2210      	movs	r2, #16
 800314a:	701a      	strb	r2, [r3, #0]
 800314c:	e00d      	b.n	800316a <UART_SetConfig+0xf2>
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	4a67      	ldr	r2, [pc, #412]	; (80032f0 <UART_SetConfig+0x278>)
 8003154:	4293      	cmp	r3, r2
 8003156:	d104      	bne.n	8003162 <UART_SetConfig+0xea>
 8003158:	231f      	movs	r3, #31
 800315a:	18fb      	adds	r3, r7, r3
 800315c:	2200      	movs	r2, #0
 800315e:	701a      	strb	r2, [r3, #0]
 8003160:	e003      	b.n	800316a <UART_SetConfig+0xf2>
 8003162:	231f      	movs	r3, #31
 8003164:	18fb      	adds	r3, r7, r3
 8003166:	2210      	movs	r2, #16
 8003168:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	69da      	ldr	r2, [r3, #28]
 800316e:	2380      	movs	r3, #128	; 0x80
 8003170:	021b      	lsls	r3, r3, #8
 8003172:	429a      	cmp	r2, r3
 8003174:	d15c      	bne.n	8003230 <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 8003176:	231f      	movs	r3, #31
 8003178:	18fb      	adds	r3, r7, r3
 800317a:	781b      	ldrb	r3, [r3, #0]
 800317c:	2b08      	cmp	r3, #8
 800317e:	d015      	beq.n	80031ac <UART_SetConfig+0x134>
 8003180:	dc18      	bgt.n	80031b4 <UART_SetConfig+0x13c>
 8003182:	2b04      	cmp	r3, #4
 8003184:	d00d      	beq.n	80031a2 <UART_SetConfig+0x12a>
 8003186:	dc15      	bgt.n	80031b4 <UART_SetConfig+0x13c>
 8003188:	2b00      	cmp	r3, #0
 800318a:	d002      	beq.n	8003192 <UART_SetConfig+0x11a>
 800318c:	2b02      	cmp	r3, #2
 800318e:	d005      	beq.n	800319c <UART_SetConfig+0x124>
 8003190:	e010      	b.n	80031b4 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003192:	f7ff fdfd 	bl	8002d90 <HAL_RCC_GetPCLK1Freq>
 8003196:	0003      	movs	r3, r0
 8003198:	61bb      	str	r3, [r7, #24]
        break;
 800319a:	e012      	b.n	80031c2 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800319c:	4b55      	ldr	r3, [pc, #340]	; (80032f4 <UART_SetConfig+0x27c>)
 800319e:	61bb      	str	r3, [r7, #24]
        break;
 80031a0:	e00f      	b.n	80031c2 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80031a2:	f7ff fd77 	bl	8002c94 <HAL_RCC_GetSysClockFreq>
 80031a6:	0003      	movs	r3, r0
 80031a8:	61bb      	str	r3, [r7, #24]
        break;
 80031aa:	e00a      	b.n	80031c2 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80031ac:	2380      	movs	r3, #128	; 0x80
 80031ae:	021b      	lsls	r3, r3, #8
 80031b0:	61bb      	str	r3, [r7, #24]
        break;
 80031b2:	e006      	b.n	80031c2 <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 80031b4:	2300      	movs	r3, #0
 80031b6:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80031b8:	231e      	movs	r3, #30
 80031ba:	18fb      	adds	r3, r7, r3
 80031bc:	2201      	movs	r2, #1
 80031be:	701a      	strb	r2, [r3, #0]
        break;
 80031c0:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80031c2:	69bb      	ldr	r3, [r7, #24]
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d100      	bne.n	80031ca <UART_SetConfig+0x152>
 80031c8:	e07a      	b.n	80032c0 <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80031ca:	69bb      	ldr	r3, [r7, #24]
 80031cc:	005a      	lsls	r2, r3, #1
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	685b      	ldr	r3, [r3, #4]
 80031d2:	085b      	lsrs	r3, r3, #1
 80031d4:	18d2      	adds	r2, r2, r3
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	685b      	ldr	r3, [r3, #4]
 80031da:	0019      	movs	r1, r3
 80031dc:	0010      	movs	r0, r2
 80031de:	f7fc ff93 	bl	8000108 <__udivsi3>
 80031e2:	0003      	movs	r3, r0
 80031e4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80031e6:	693b      	ldr	r3, [r7, #16]
 80031e8:	2b0f      	cmp	r3, #15
 80031ea:	d91c      	bls.n	8003226 <UART_SetConfig+0x1ae>
 80031ec:	693a      	ldr	r2, [r7, #16]
 80031ee:	2380      	movs	r3, #128	; 0x80
 80031f0:	025b      	lsls	r3, r3, #9
 80031f2:	429a      	cmp	r2, r3
 80031f4:	d217      	bcs.n	8003226 <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80031f6:	693b      	ldr	r3, [r7, #16]
 80031f8:	b29a      	uxth	r2, r3
 80031fa:	200e      	movs	r0, #14
 80031fc:	183b      	adds	r3, r7, r0
 80031fe:	210f      	movs	r1, #15
 8003200:	438a      	bics	r2, r1
 8003202:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003204:	693b      	ldr	r3, [r7, #16]
 8003206:	085b      	lsrs	r3, r3, #1
 8003208:	b29b      	uxth	r3, r3
 800320a:	2207      	movs	r2, #7
 800320c:	4013      	ands	r3, r2
 800320e:	b299      	uxth	r1, r3
 8003210:	183b      	adds	r3, r7, r0
 8003212:	183a      	adds	r2, r7, r0
 8003214:	8812      	ldrh	r2, [r2, #0]
 8003216:	430a      	orrs	r2, r1
 8003218:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	183a      	adds	r2, r7, r0
 8003220:	8812      	ldrh	r2, [r2, #0]
 8003222:	60da      	str	r2, [r3, #12]
 8003224:	e04c      	b.n	80032c0 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8003226:	231e      	movs	r3, #30
 8003228:	18fb      	adds	r3, r7, r3
 800322a:	2201      	movs	r2, #1
 800322c:	701a      	strb	r2, [r3, #0]
 800322e:	e047      	b.n	80032c0 <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003230:	231f      	movs	r3, #31
 8003232:	18fb      	adds	r3, r7, r3
 8003234:	781b      	ldrb	r3, [r3, #0]
 8003236:	2b08      	cmp	r3, #8
 8003238:	d015      	beq.n	8003266 <UART_SetConfig+0x1ee>
 800323a:	dc18      	bgt.n	800326e <UART_SetConfig+0x1f6>
 800323c:	2b04      	cmp	r3, #4
 800323e:	d00d      	beq.n	800325c <UART_SetConfig+0x1e4>
 8003240:	dc15      	bgt.n	800326e <UART_SetConfig+0x1f6>
 8003242:	2b00      	cmp	r3, #0
 8003244:	d002      	beq.n	800324c <UART_SetConfig+0x1d4>
 8003246:	2b02      	cmp	r3, #2
 8003248:	d005      	beq.n	8003256 <UART_SetConfig+0x1de>
 800324a:	e010      	b.n	800326e <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800324c:	f7ff fda0 	bl	8002d90 <HAL_RCC_GetPCLK1Freq>
 8003250:	0003      	movs	r3, r0
 8003252:	61bb      	str	r3, [r7, #24]
        break;
 8003254:	e012      	b.n	800327c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003256:	4b27      	ldr	r3, [pc, #156]	; (80032f4 <UART_SetConfig+0x27c>)
 8003258:	61bb      	str	r3, [r7, #24]
        break;
 800325a:	e00f      	b.n	800327c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800325c:	f7ff fd1a 	bl	8002c94 <HAL_RCC_GetSysClockFreq>
 8003260:	0003      	movs	r3, r0
 8003262:	61bb      	str	r3, [r7, #24]
        break;
 8003264:	e00a      	b.n	800327c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003266:	2380      	movs	r3, #128	; 0x80
 8003268:	021b      	lsls	r3, r3, #8
 800326a:	61bb      	str	r3, [r7, #24]
        break;
 800326c:	e006      	b.n	800327c <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 800326e:	2300      	movs	r3, #0
 8003270:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003272:	231e      	movs	r3, #30
 8003274:	18fb      	adds	r3, r7, r3
 8003276:	2201      	movs	r2, #1
 8003278:	701a      	strb	r2, [r3, #0]
        break;
 800327a:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800327c:	69bb      	ldr	r3, [r7, #24]
 800327e:	2b00      	cmp	r3, #0
 8003280:	d01e      	beq.n	80032c0 <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	685b      	ldr	r3, [r3, #4]
 8003286:	085a      	lsrs	r2, r3, #1
 8003288:	69bb      	ldr	r3, [r7, #24]
 800328a:	18d2      	adds	r2, r2, r3
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	685b      	ldr	r3, [r3, #4]
 8003290:	0019      	movs	r1, r3
 8003292:	0010      	movs	r0, r2
 8003294:	f7fc ff38 	bl	8000108 <__udivsi3>
 8003298:	0003      	movs	r3, r0
 800329a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800329c:	693b      	ldr	r3, [r7, #16]
 800329e:	2b0f      	cmp	r3, #15
 80032a0:	d90a      	bls.n	80032b8 <UART_SetConfig+0x240>
 80032a2:	693a      	ldr	r2, [r7, #16]
 80032a4:	2380      	movs	r3, #128	; 0x80
 80032a6:	025b      	lsls	r3, r3, #9
 80032a8:	429a      	cmp	r2, r3
 80032aa:	d205      	bcs.n	80032b8 <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80032ac:	693b      	ldr	r3, [r7, #16]
 80032ae:	b29a      	uxth	r2, r3
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	60da      	str	r2, [r3, #12]
 80032b6:	e003      	b.n	80032c0 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 80032b8:	231e      	movs	r3, #30
 80032ba:	18fb      	adds	r3, r7, r3
 80032bc:	2201      	movs	r2, #1
 80032be:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	2200      	movs	r2, #0
 80032c4:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	2200      	movs	r2, #0
 80032ca:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80032cc:	231e      	movs	r3, #30
 80032ce:	18fb      	adds	r3, r7, r3
 80032d0:	781b      	ldrb	r3, [r3, #0]
}
 80032d2:	0018      	movs	r0, r3
 80032d4:	46bd      	mov	sp, r7
 80032d6:	b008      	add	sp, #32
 80032d8:	bd80      	pop	{r7, pc}
 80032da:	46c0      	nop			; (mov r8, r8)
 80032dc:	efff69f3 	.word	0xefff69f3
 80032e0:	ffffcfff 	.word	0xffffcfff
 80032e4:	fffff4ff 	.word	0xfffff4ff
 80032e8:	40013800 	.word	0x40013800
 80032ec:	40021000 	.word	0x40021000
 80032f0:	40004400 	.word	0x40004400
 80032f4:	007a1200 	.word	0x007a1200

080032f8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b082      	sub	sp, #8
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003304:	2201      	movs	r2, #1
 8003306:	4013      	ands	r3, r2
 8003308:	d00b      	beq.n	8003322 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	685b      	ldr	r3, [r3, #4]
 8003310:	4a4a      	ldr	r2, [pc, #296]	; (800343c <UART_AdvFeatureConfig+0x144>)
 8003312:	4013      	ands	r3, r2
 8003314:	0019      	movs	r1, r3
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	430a      	orrs	r2, r1
 8003320:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003326:	2202      	movs	r2, #2
 8003328:	4013      	ands	r3, r2
 800332a:	d00b      	beq.n	8003344 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	685b      	ldr	r3, [r3, #4]
 8003332:	4a43      	ldr	r2, [pc, #268]	; (8003440 <UART_AdvFeatureConfig+0x148>)
 8003334:	4013      	ands	r3, r2
 8003336:	0019      	movs	r1, r3
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	430a      	orrs	r2, r1
 8003342:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003348:	2204      	movs	r2, #4
 800334a:	4013      	ands	r3, r2
 800334c:	d00b      	beq.n	8003366 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	685b      	ldr	r3, [r3, #4]
 8003354:	4a3b      	ldr	r2, [pc, #236]	; (8003444 <UART_AdvFeatureConfig+0x14c>)
 8003356:	4013      	ands	r3, r2
 8003358:	0019      	movs	r1, r3
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	430a      	orrs	r2, r1
 8003364:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800336a:	2208      	movs	r2, #8
 800336c:	4013      	ands	r3, r2
 800336e:	d00b      	beq.n	8003388 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	685b      	ldr	r3, [r3, #4]
 8003376:	4a34      	ldr	r2, [pc, #208]	; (8003448 <UART_AdvFeatureConfig+0x150>)
 8003378:	4013      	ands	r3, r2
 800337a:	0019      	movs	r1, r3
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	430a      	orrs	r2, r1
 8003386:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800338c:	2210      	movs	r2, #16
 800338e:	4013      	ands	r3, r2
 8003390:	d00b      	beq.n	80033aa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	689b      	ldr	r3, [r3, #8]
 8003398:	4a2c      	ldr	r2, [pc, #176]	; (800344c <UART_AdvFeatureConfig+0x154>)
 800339a:	4013      	ands	r3, r2
 800339c:	0019      	movs	r1, r3
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	430a      	orrs	r2, r1
 80033a8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033ae:	2220      	movs	r2, #32
 80033b0:	4013      	ands	r3, r2
 80033b2:	d00b      	beq.n	80033cc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	689b      	ldr	r3, [r3, #8]
 80033ba:	4a25      	ldr	r2, [pc, #148]	; (8003450 <UART_AdvFeatureConfig+0x158>)
 80033bc:	4013      	ands	r3, r2
 80033be:	0019      	movs	r1, r3
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	430a      	orrs	r2, r1
 80033ca:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033d0:	2240      	movs	r2, #64	; 0x40
 80033d2:	4013      	ands	r3, r2
 80033d4:	d01d      	beq.n	8003412 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	685b      	ldr	r3, [r3, #4]
 80033dc:	4a1d      	ldr	r2, [pc, #116]	; (8003454 <UART_AdvFeatureConfig+0x15c>)
 80033de:	4013      	ands	r3, r2
 80033e0:	0019      	movs	r1, r3
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	430a      	orrs	r2, r1
 80033ec:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80033f2:	2380      	movs	r3, #128	; 0x80
 80033f4:	035b      	lsls	r3, r3, #13
 80033f6:	429a      	cmp	r2, r3
 80033f8:	d10b      	bne.n	8003412 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	4a15      	ldr	r2, [pc, #84]	; (8003458 <UART_AdvFeatureConfig+0x160>)
 8003402:	4013      	ands	r3, r2
 8003404:	0019      	movs	r1, r3
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	430a      	orrs	r2, r1
 8003410:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003416:	2280      	movs	r2, #128	; 0x80
 8003418:	4013      	ands	r3, r2
 800341a:	d00b      	beq.n	8003434 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	685b      	ldr	r3, [r3, #4]
 8003422:	4a0e      	ldr	r2, [pc, #56]	; (800345c <UART_AdvFeatureConfig+0x164>)
 8003424:	4013      	ands	r3, r2
 8003426:	0019      	movs	r1, r3
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	430a      	orrs	r2, r1
 8003432:	605a      	str	r2, [r3, #4]
  }
}
 8003434:	46c0      	nop			; (mov r8, r8)
 8003436:	46bd      	mov	sp, r7
 8003438:	b002      	add	sp, #8
 800343a:	bd80      	pop	{r7, pc}
 800343c:	fffdffff 	.word	0xfffdffff
 8003440:	fffeffff 	.word	0xfffeffff
 8003444:	fffbffff 	.word	0xfffbffff
 8003448:	ffff7fff 	.word	0xffff7fff
 800344c:	ffffefff 	.word	0xffffefff
 8003450:	ffffdfff 	.word	0xffffdfff
 8003454:	ffefffff 	.word	0xffefffff
 8003458:	ff9fffff 	.word	0xff9fffff
 800345c:	fff7ffff 	.word	0xfff7ffff

08003460 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003460:	b580      	push	{r7, lr}
 8003462:	b092      	sub	sp, #72	; 0x48
 8003464:	af02      	add	r7, sp, #8
 8003466:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	2284      	movs	r2, #132	; 0x84
 800346c:	2100      	movs	r1, #0
 800346e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003470:	f7fd fe52 	bl	8001118 <HAL_GetTick>
 8003474:	0003      	movs	r3, r0
 8003476:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	2208      	movs	r2, #8
 8003480:	4013      	ands	r3, r2
 8003482:	2b08      	cmp	r3, #8
 8003484:	d12c      	bne.n	80034e0 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003486:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003488:	2280      	movs	r2, #128	; 0x80
 800348a:	0391      	lsls	r1, r2, #14
 800348c:	6878      	ldr	r0, [r7, #4]
 800348e:	4a46      	ldr	r2, [pc, #280]	; (80035a8 <UART_CheckIdleState+0x148>)
 8003490:	9200      	str	r2, [sp, #0]
 8003492:	2200      	movs	r2, #0
 8003494:	f000 f88c 	bl	80035b0 <UART_WaitOnFlagUntilTimeout>
 8003498:	1e03      	subs	r3, r0, #0
 800349a:	d021      	beq.n	80034e0 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800349c:	f3ef 8310 	mrs	r3, PRIMASK
 80034a0:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80034a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80034a4:	63bb      	str	r3, [r7, #56]	; 0x38
 80034a6:	2301      	movs	r3, #1
 80034a8:	62bb      	str	r3, [r7, #40]	; 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034ac:	f383 8810 	msr	PRIMASK, r3
}
 80034b0:	46c0      	nop			; (mov r8, r8)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	681a      	ldr	r2, [r3, #0]
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	2180      	movs	r1, #128	; 0x80
 80034be:	438a      	bics	r2, r1
 80034c0:	601a      	str	r2, [r3, #0]
 80034c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80034c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034c8:	f383 8810 	msr	PRIMASK, r3
}
 80034cc:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	2220      	movs	r2, #32
 80034d2:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	2278      	movs	r2, #120	; 0x78
 80034d8:	2100      	movs	r1, #0
 80034da:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80034dc:	2303      	movs	r3, #3
 80034de:	e05f      	b.n	80035a0 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	2204      	movs	r2, #4
 80034e8:	4013      	ands	r3, r2
 80034ea:	2b04      	cmp	r3, #4
 80034ec:	d146      	bne.n	800357c <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80034ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80034f0:	2280      	movs	r2, #128	; 0x80
 80034f2:	03d1      	lsls	r1, r2, #15
 80034f4:	6878      	ldr	r0, [r7, #4]
 80034f6:	4a2c      	ldr	r2, [pc, #176]	; (80035a8 <UART_CheckIdleState+0x148>)
 80034f8:	9200      	str	r2, [sp, #0]
 80034fa:	2200      	movs	r2, #0
 80034fc:	f000 f858 	bl	80035b0 <UART_WaitOnFlagUntilTimeout>
 8003500:	1e03      	subs	r3, r0, #0
 8003502:	d03b      	beq.n	800357c <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003504:	f3ef 8310 	mrs	r3, PRIMASK
 8003508:	60fb      	str	r3, [r7, #12]
  return(result);
 800350a:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800350c:	637b      	str	r3, [r7, #52]	; 0x34
 800350e:	2301      	movs	r3, #1
 8003510:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003512:	693b      	ldr	r3, [r7, #16]
 8003514:	f383 8810 	msr	PRIMASK, r3
}
 8003518:	46c0      	nop			; (mov r8, r8)
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	681a      	ldr	r2, [r3, #0]
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	4921      	ldr	r1, [pc, #132]	; (80035ac <UART_CheckIdleState+0x14c>)
 8003526:	400a      	ands	r2, r1
 8003528:	601a      	str	r2, [r3, #0]
 800352a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800352c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800352e:	697b      	ldr	r3, [r7, #20]
 8003530:	f383 8810 	msr	PRIMASK, r3
}
 8003534:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003536:	f3ef 8310 	mrs	r3, PRIMASK
 800353a:	61bb      	str	r3, [r7, #24]
  return(result);
 800353c:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800353e:	633b      	str	r3, [r7, #48]	; 0x30
 8003540:	2301      	movs	r3, #1
 8003542:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003544:	69fb      	ldr	r3, [r7, #28]
 8003546:	f383 8810 	msr	PRIMASK, r3
}
 800354a:	46c0      	nop			; (mov r8, r8)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	689a      	ldr	r2, [r3, #8]
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	2101      	movs	r1, #1
 8003558:	438a      	bics	r2, r1
 800355a:	609a      	str	r2, [r3, #8]
 800355c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800355e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003560:	6a3b      	ldr	r3, [r7, #32]
 8003562:	f383 8810 	msr	PRIMASK, r3
}
 8003566:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	2280      	movs	r2, #128	; 0x80
 800356c:	2120      	movs	r1, #32
 800356e:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	2278      	movs	r2, #120	; 0x78
 8003574:	2100      	movs	r1, #0
 8003576:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003578:	2303      	movs	r3, #3
 800357a:	e011      	b.n	80035a0 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2220      	movs	r2, #32
 8003580:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2280      	movs	r2, #128	; 0x80
 8003586:	2120      	movs	r1, #32
 8003588:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	2200      	movs	r2, #0
 800358e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2200      	movs	r2, #0
 8003594:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	2278      	movs	r2, #120	; 0x78
 800359a:	2100      	movs	r1, #0
 800359c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800359e:	2300      	movs	r3, #0
}
 80035a0:	0018      	movs	r0, r3
 80035a2:	46bd      	mov	sp, r7
 80035a4:	b010      	add	sp, #64	; 0x40
 80035a6:	bd80      	pop	{r7, pc}
 80035a8:	01ffffff 	.word	0x01ffffff
 80035ac:	fffffedf 	.word	0xfffffedf

080035b0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b084      	sub	sp, #16
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	60f8      	str	r0, [r7, #12]
 80035b8:	60b9      	str	r1, [r7, #8]
 80035ba:	603b      	str	r3, [r7, #0]
 80035bc:	1dfb      	adds	r3, r7, #7
 80035be:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80035c0:	e04b      	b.n	800365a <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035c2:	69bb      	ldr	r3, [r7, #24]
 80035c4:	3301      	adds	r3, #1
 80035c6:	d048      	beq.n	800365a <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035c8:	f7fd fda6 	bl	8001118 <HAL_GetTick>
 80035cc:	0002      	movs	r2, r0
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	1ad3      	subs	r3, r2, r3
 80035d2:	69ba      	ldr	r2, [r7, #24]
 80035d4:	429a      	cmp	r2, r3
 80035d6:	d302      	bcc.n	80035de <UART_WaitOnFlagUntilTimeout+0x2e>
 80035d8:	69bb      	ldr	r3, [r7, #24]
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d101      	bne.n	80035e2 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80035de:	2303      	movs	r3, #3
 80035e0:	e04b      	b.n	800367a <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	2204      	movs	r2, #4
 80035ea:	4013      	ands	r3, r2
 80035ec:	d035      	beq.n	800365a <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	69db      	ldr	r3, [r3, #28]
 80035f4:	2208      	movs	r2, #8
 80035f6:	4013      	ands	r3, r2
 80035f8:	2b08      	cmp	r3, #8
 80035fa:	d111      	bne.n	8003620 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	2208      	movs	r2, #8
 8003602:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	0018      	movs	r0, r3
 8003608:	f000 f83c 	bl	8003684 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	2284      	movs	r2, #132	; 0x84
 8003610:	2108      	movs	r1, #8
 8003612:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	2278      	movs	r2, #120	; 0x78
 8003618:	2100      	movs	r1, #0
 800361a:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 800361c:	2301      	movs	r3, #1
 800361e:	e02c      	b.n	800367a <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	69da      	ldr	r2, [r3, #28]
 8003626:	2380      	movs	r3, #128	; 0x80
 8003628:	011b      	lsls	r3, r3, #4
 800362a:	401a      	ands	r2, r3
 800362c:	2380      	movs	r3, #128	; 0x80
 800362e:	011b      	lsls	r3, r3, #4
 8003630:	429a      	cmp	r2, r3
 8003632:	d112      	bne.n	800365a <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	2280      	movs	r2, #128	; 0x80
 800363a:	0112      	lsls	r2, r2, #4
 800363c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	0018      	movs	r0, r3
 8003642:	f000 f81f 	bl	8003684 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	2284      	movs	r2, #132	; 0x84
 800364a:	2120      	movs	r1, #32
 800364c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	2278      	movs	r2, #120	; 0x78
 8003652:	2100      	movs	r1, #0
 8003654:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003656:	2303      	movs	r3, #3
 8003658:	e00f      	b.n	800367a <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	69db      	ldr	r3, [r3, #28]
 8003660:	68ba      	ldr	r2, [r7, #8]
 8003662:	4013      	ands	r3, r2
 8003664:	68ba      	ldr	r2, [r7, #8]
 8003666:	1ad3      	subs	r3, r2, r3
 8003668:	425a      	negs	r2, r3
 800366a:	4153      	adcs	r3, r2
 800366c:	b2db      	uxtb	r3, r3
 800366e:	001a      	movs	r2, r3
 8003670:	1dfb      	adds	r3, r7, #7
 8003672:	781b      	ldrb	r3, [r3, #0]
 8003674:	429a      	cmp	r2, r3
 8003676:	d0a4      	beq.n	80035c2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003678:	2300      	movs	r3, #0
}
 800367a:	0018      	movs	r0, r3
 800367c:	46bd      	mov	sp, r7
 800367e:	b004      	add	sp, #16
 8003680:	bd80      	pop	{r7, pc}
	...

08003684 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003684:	b580      	push	{r7, lr}
 8003686:	b08e      	sub	sp, #56	; 0x38
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800368c:	f3ef 8310 	mrs	r3, PRIMASK
 8003690:	617b      	str	r3, [r7, #20]
  return(result);
 8003692:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003694:	637b      	str	r3, [r7, #52]	; 0x34
 8003696:	2301      	movs	r3, #1
 8003698:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800369a:	69bb      	ldr	r3, [r7, #24]
 800369c:	f383 8810 	msr	PRIMASK, r3
}
 80036a0:	46c0      	nop			; (mov r8, r8)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	681a      	ldr	r2, [r3, #0]
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	4926      	ldr	r1, [pc, #152]	; (8003748 <UART_EndRxTransfer+0xc4>)
 80036ae:	400a      	ands	r2, r1
 80036b0:	601a      	str	r2, [r3, #0]
 80036b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80036b4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036b6:	69fb      	ldr	r3, [r7, #28]
 80036b8:	f383 8810 	msr	PRIMASK, r3
}
 80036bc:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80036be:	f3ef 8310 	mrs	r3, PRIMASK
 80036c2:	623b      	str	r3, [r7, #32]
  return(result);
 80036c4:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80036c6:	633b      	str	r3, [r7, #48]	; 0x30
 80036c8:	2301      	movs	r3, #1
 80036ca:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036ce:	f383 8810 	msr	PRIMASK, r3
}
 80036d2:	46c0      	nop			; (mov r8, r8)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	689a      	ldr	r2, [r3, #8]
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	2101      	movs	r1, #1
 80036e0:	438a      	bics	r2, r1
 80036e2:	609a      	str	r2, [r3, #8]
 80036e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036e6:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036ea:	f383 8810 	msr	PRIMASK, r3
}
 80036ee:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80036f4:	2b01      	cmp	r3, #1
 80036f6:	d118      	bne.n	800372a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80036f8:	f3ef 8310 	mrs	r3, PRIMASK
 80036fc:	60bb      	str	r3, [r7, #8]
  return(result);
 80036fe:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003700:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003702:	2301      	movs	r3, #1
 8003704:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	f383 8810 	msr	PRIMASK, r3
}
 800370c:	46c0      	nop			; (mov r8, r8)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	681a      	ldr	r2, [r3, #0]
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	2110      	movs	r1, #16
 800371a:	438a      	bics	r2, r1
 800371c:	601a      	str	r2, [r3, #0]
 800371e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003720:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003722:	693b      	ldr	r3, [r7, #16]
 8003724:	f383 8810 	msr	PRIMASK, r3
}
 8003728:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	2280      	movs	r2, #128	; 0x80
 800372e:	2120      	movs	r1, #32
 8003730:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	2200      	movs	r2, #0
 8003736:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2200      	movs	r2, #0
 800373c:	669a      	str	r2, [r3, #104]	; 0x68
}
 800373e:	46c0      	nop			; (mov r8, r8)
 8003740:	46bd      	mov	sp, r7
 8003742:	b00e      	add	sp, #56	; 0x38
 8003744:	bd80      	pop	{r7, pc}
 8003746:	46c0      	nop			; (mov r8, r8)
 8003748:	fffffedf 	.word	0xfffffedf

0800374c <__libc_init_array>:
 800374c:	b570      	push	{r4, r5, r6, lr}
 800374e:	2600      	movs	r6, #0
 8003750:	4d0c      	ldr	r5, [pc, #48]	; (8003784 <__libc_init_array+0x38>)
 8003752:	4c0d      	ldr	r4, [pc, #52]	; (8003788 <__libc_init_array+0x3c>)
 8003754:	1b64      	subs	r4, r4, r5
 8003756:	10a4      	asrs	r4, r4, #2
 8003758:	42a6      	cmp	r6, r4
 800375a:	d109      	bne.n	8003770 <__libc_init_array+0x24>
 800375c:	2600      	movs	r6, #0
 800375e:	f000 f82b 	bl	80037b8 <_init>
 8003762:	4d0a      	ldr	r5, [pc, #40]	; (800378c <__libc_init_array+0x40>)
 8003764:	4c0a      	ldr	r4, [pc, #40]	; (8003790 <__libc_init_array+0x44>)
 8003766:	1b64      	subs	r4, r4, r5
 8003768:	10a4      	asrs	r4, r4, #2
 800376a:	42a6      	cmp	r6, r4
 800376c:	d105      	bne.n	800377a <__libc_init_array+0x2e>
 800376e:	bd70      	pop	{r4, r5, r6, pc}
 8003770:	00b3      	lsls	r3, r6, #2
 8003772:	58eb      	ldr	r3, [r5, r3]
 8003774:	4798      	blx	r3
 8003776:	3601      	adds	r6, #1
 8003778:	e7ee      	b.n	8003758 <__libc_init_array+0xc>
 800377a:	00b3      	lsls	r3, r6, #2
 800377c:	58eb      	ldr	r3, [r5, r3]
 800377e:	4798      	blx	r3
 8003780:	3601      	adds	r6, #1
 8003782:	e7f2      	b.n	800376a <__libc_init_array+0x1e>
 8003784:	0800381c 	.word	0x0800381c
 8003788:	0800381c 	.word	0x0800381c
 800378c:	0800381c 	.word	0x0800381c
 8003790:	08003820 	.word	0x08003820

08003794 <memcpy>:
 8003794:	2300      	movs	r3, #0
 8003796:	b510      	push	{r4, lr}
 8003798:	429a      	cmp	r2, r3
 800379a:	d100      	bne.n	800379e <memcpy+0xa>
 800379c:	bd10      	pop	{r4, pc}
 800379e:	5ccc      	ldrb	r4, [r1, r3]
 80037a0:	54c4      	strb	r4, [r0, r3]
 80037a2:	3301      	adds	r3, #1
 80037a4:	e7f8      	b.n	8003798 <memcpy+0x4>

080037a6 <memset>:
 80037a6:	0003      	movs	r3, r0
 80037a8:	1882      	adds	r2, r0, r2
 80037aa:	4293      	cmp	r3, r2
 80037ac:	d100      	bne.n	80037b0 <memset+0xa>
 80037ae:	4770      	bx	lr
 80037b0:	7019      	strb	r1, [r3, #0]
 80037b2:	3301      	adds	r3, #1
 80037b4:	e7f9      	b.n	80037aa <memset+0x4>
	...

080037b8 <_init>:
 80037b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037ba:	46c0      	nop			; (mov r8, r8)
 80037bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80037be:	bc08      	pop	{r3}
 80037c0:	469e      	mov	lr, r3
 80037c2:	4770      	bx	lr

080037c4 <_fini>:
 80037c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037c6:	46c0      	nop			; (mov r8, r8)
 80037c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80037ca:	bc08      	pop	{r3}
 80037cc:	469e      	mov	lr, r3
 80037ce:	4770      	bx	lr
