# Design-Layout-and-Performance-Analysis-of-a-Configurable-Logic-Block-CLB-Using-90nm-Technology
Design and implementation of a 3:1 Configurable Logic Block (CLB) in 90 nm CMOS using Cadence Virtuoso. Includes LUT, MUX, SRAM, and D flip-flop, verified via DRC/LVS. Features performance analysis for delay, frequency, area, and energy, achieving optimized Figure of Merit for FPGA applications.
