library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity converter is 
port( sign_mag : in std_logic_vector (3 downto 0);
      twos_comp : out std_logic_vector (3 downto 0));

end converter; 


architecture converter_arch of converter is

signal sign : std_logic_vector (3 downto 0);

begin 
        process (sign_mag)
            begin
             if (sign_mag(3) = '0') then
              
              sign <= sign_mag;

             else 
                sign <= (sign_mag (3) & (not sign_mag (2 downto 0)+ "001"));
             
             end if;
             end process;

twos_comp <= sign;

end converter_arch;

