{
  test for 4 port serial driver
  assumes P0 connected to P4, P1 to P5 and P2 to P6
}
con
  _clkmode = xtal1 + pll16x '
  _xinfreq = 6_000_000 '

obj
  uartsin  : "pcFullDuplexSerial4FC"  '1 COG for 4 serial ports
  uartsout : "pcFullDuplexSerial4FC1" '1 COG for 4 serial ports, generated by copying pcFullDuplexSerial4FC.spin unchanged to new filename 
  debug    : "pcFullDuplexSerial"
  
pub main | i,j,k
  waitcnt(clkfreq*3 + cnt)

  debug.start(31,30,0,115200)
     
'must start tx before rx, otherwise pins are not in correct state       
  uartsout.Init
  uartsout.AddPort(0,UARTSOUT#PINNOTUSED,4,UARTSOUT#PINNOTUSED,UARTSOUT#PINNOTUSED,UARTSOUT#DEFAULTTHRESHOLD, {
} UARTSOUT#NOMODE,UARTSOUT#BAUD115200)
  uartsout.AddPort(1,UARTSOUT#PINNOTUSED,5,UARTSOUT#PINNOTUSED,UARTSOUT#PINNOTUSED,UARTSOUT#DEFAULTTHRESHOLD, {
} UARTSOUT#NOMODE,UARTSOUT#BAUD115200)
  uartsout.AddPort(2,UARTSOUT#PINNOTUSED,6,UARTSOUT#PINNOTUSED,UARTSOUT#PINNOTUSED,UARTSOUT#DEFAULTTHRESHOLD, {
} UARTSOUT#NOMODE,UARTSOUT#BAUD115200)
  uartsout.Start                                        'Start the ports

  uartsin.Init
  uartsin.AddPort(0,0,UARTSIN#PINNOTUSED,UARTSIN#PINNOTUSED,UARTSIN#PINNOTUSED,UARTSIN#DEFAULTTHRESHOLD, {
} UARTSIN#NOMODE,UARTSIN#BAUD115200)
  uartsin.AddPort(1,1,UARTSIN#PINNOTUSED,UARTSIN#PINNOTUSED,UARTSIN#PINNOTUSED,UARTSIN#DEFAULTTHRESHOLD, {
} UARTSIN#NOMODE,UARTSIN#BAUD115200)
  uartsin.AddPort(2,2,UARTSIN#PINNOTUSED,UARTSIN#PINNOTUSED,UARTSIN#PINNOTUSED,UARTSIN#DEFAULTTHRESHOLD, {
} UARTSIN#NOMODE,UARTSIN#BAUD115200)
  uartsin.Start                                         'Start the ports

  debug.str(string("serial test1",13))

  i := 0  

  repeat
    repeat j from 0 to 2
      uartsout.tx(j, i)                                 'tx on each port
    waitcnt(clkfreq/10 + cnt)                           'give enough time to receive
    repeat j from 0 to 2                                'for each port
      debug.dec(j)                                      'print port we are checking
      debug.tx(":")
      debug.dec(i)                                      'print expected number
      debug.tx(":")
      k := uartsin.rxcheck(j)                           'should have something
      repeat while k <> -1
        debug.dec(k)                                    'print what we got
        debug.tx(" ")
        k := uartsin.rxcheck(j)                         'see if anything else (shouldn't be)
      debug.tx(13)                                      'next line for next port
    i++
              