# Synchronous FIFO

This folder contains the Verilog implementation of a synchronous FIFO and its self-checking testbench. This module is reused in the main design with minor changes for synchronization
