#! /usr/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x557278c7fa40 .scope module, "testbench" "testbench" 2 3;
 .timescale 0 0;
P_0x557278c0f4e0 .param/l "num_cycles" 0 2 20, +C4<00000000000000000000000011001000>;
v0x557278cebca0_0 .var "Clk", 0 0;
v0x557278cebd60_0 .var "Reset", 0 0;
v0x557278cebe20_0 .var "Start", 0 0;
v0x557278cebec0_0 .var "address", 26 0;
v0x557278cebf60_0 .var/i "counter", 31 0;
v0x557278cec040_0 .net "cpu_mem_addr", 31 0, L_0x557278d01160;  1 drivers
v0x557278cec100_0 .net "cpu_mem_data", 255 0, L_0x557278d01290;  1 drivers
v0x557278cec1c0_0 .net "cpu_mem_enable", 0 0, L_0x557278d00c30;  1 drivers
v0x557278cec260_0 .net "cpu_mem_write", 0 0, L_0x557278d01390;  1 drivers
v0x557278cec390_0 .var "flag", 0 0;
v0x557278cec450_0 .var/i "i", 31 0;
v0x557278cec530_0 .var "index", 3 0;
v0x557278cec610_0 .var/i "j", 31 0;
v0x557278cec6f0_0 .net "mem_cpu_ack", 0 0, L_0x557278d05060;  1 drivers
v0x557278cec790_0 .net "mem_cpu_data", 255 0, v0x557278ceb370_0;  1 drivers
v0x557278cec850_0 .var/i "outfile", 31 0;
v0x557278cec930_0 .var/i "outfile2", 31 0;
v0x557278cecb20_0 .var "tag", 23 0;
S_0x557278c7a180 .scope module, "CPU" "CPU" 2 24, 3 1 0, S_0x557278c7fa40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 256 "mem_data_i";
    .port_info 4 /INPUT 1 "mem_ack_i";
    .port_info 5 /OUTPUT 256 "mem_data_o";
    .port_info 6 /OUTPUT 32 "mem_addr_o";
    .port_info 7 /OUTPUT 1 "mem_enable_o";
    .port_info 8 /OUTPUT 1 "mem_write_o";
    .port_info 9 /NODIR 0 "";
v0x557278ce6420_0 .net "ALUCtrl", 3 0, v0x557278c8b8c0_0;  1 drivers
v0x557278ce6500_0 .net "ALU_Res", 31 0, v0x557278c8c1f0_0;  1 drivers
v0x557278ce6610_0 .net "CacheCtrl_MEMWB_Data", 31 0, L_0x557278d002c0;  1 drivers
v0x557278ce66b0_0 .net "CacheCtrl_Stall", 0 0, L_0x557278d00200;  1 drivers
v0x557278ce6750_0 .net "Ctrl_ALUOp", 1 0, v0x557278ccd410_0;  1 drivers
v0x557278ce6890_0 .net "Ctrl_ALUSrc", 0 0, v0x557278ccd510_0;  1 drivers
v0x557278ce6980_0 .net "Ctrl_Branch", 0 0, v0x557278ccd5d0_0;  1 drivers
v0x557278ce6a70_0 .net "Ctrl_MemRead", 0 0, v0x557278ccd6d0_0;  1 drivers
v0x557278ce6b60_0 .net "Ctrl_MemWrite", 0 0, v0x557278ccd770_0;  1 drivers
v0x557278ce6c90_0 .net "Ctrl_MemtoReg", 0 0, v0x557278ccd860_0;  1 drivers
v0x557278ce6d80_0 .net "Ctrl_RegWrite", 0 0, v0x557278ccdac0_0;  1 drivers
v0x557278ce6e70_0 .net "EXMEM_ALU_Res", 31 0, v0x557278cd4190_0;  1 drivers
v0x557278ce6f30_0 .net "EXMEM_MemRead", 0 0, v0x557278cd4320_0;  1 drivers
v0x557278ce7020_0 .net "EXMEM_MemWrite", 0 0, v0x557278cd46a0_0;  1 drivers
v0x557278ce7110_0 .net "EXMEM_MemWrite_Data", 31 0, v0x557278cd4500_0;  1 drivers
v0x557278ce7220_0 .net "EXMEM_MemtoReg", 0 0, v0x557278cd4820_0;  1 drivers
v0x557278ce7310_0 .net "EXMEM_RDaddr", 4 0, v0x557278cd49a0_0;  1 drivers
v0x557278ce73d0_0 .net "EXMEM_RegWrite", 0 0, v0x557278cd4ae0_0;  1 drivers
v0x557278ce7470_0 .net "Equal_Res", 0 0, L_0x557278cfcf10;  1 drivers
v0x557278ce7560_0 .net "Flush", 0 0, L_0x557278c85ce0;  1 drivers
v0x557278ce7600_0 .net "ForwardA_MUX_Res", 31 0, L_0x557278cffbb0;  1 drivers
v0x557278ce7710_0 .net "ForwardB_MUX_Res", 31 0, v0x557278ccf1d0_0;  1 drivers
v0x557278ce77d0_0 .net "Forward_A", 1 0, L_0x557278cffad0;  1 drivers
v0x557278ce78e0_0 .net "Forward_B", 1 0, L_0x557278cffb40;  1 drivers
v0x557278ce79f0_0 .net "IDEX_ALUOp", 1 0, v0x557278cd5520_0;  1 drivers
v0x557278ce7b00_0 .net "IDEX_ALUSrc", 0 0, v0x557278cd56f0_0;  1 drivers
v0x557278ce7bf0_0 .net "IDEX_MemRead", 0 0, v0x557278cd58b0_0;  1 drivers
v0x557278ce7c90_0 .net "IDEX_MemWrite", 0 0, v0x557278cd5a40_0;  1 drivers
v0x557278ce7d80_0 .net "IDEX_MemtoReg", 0 0, v0x557278cd5be0_0;  1 drivers
v0x557278ce7e70_0 .net "IDEX_RDaddr", 4 0, v0x557278cd5d50_0;  1 drivers
v0x557278ce7f30_0 .net "IDEX_RS1Addr", 4 0, v0x557278cd5e90_0;  1 drivers
v0x557278ce8040_0 .net "IDEX_RS1Data", 31 0, v0x557278cd6000_0;  1 drivers
v0x557278ce8150_0 .net "IDEX_RS2Addr", 4 0, v0x557278cd6280_0;  1 drivers
v0x557278ce8470_0 .net "IDEX_RS2Data", 31 0, v0x557278cd6420_0;  1 drivers
v0x557278ce8580_0 .net "IDEX_RegWrite", 0 0, v0x557278cd65c0_0;  1 drivers
v0x557278ce8670_0 .net "IDEX_SignExtend_Res", 31 0, v0x557278cd6730_0;  1 drivers
v0x557278ce8780_0 .net "IDEX_funct", 9 0, v0x557278cd6990_0;  1 drivers
v0x557278ce8890_0 .net "IFID_PC", 31 0, v0x557278cd7760_0;  1 drivers
v0x557278ce89a0_0 .net "IFID_instr", 31 0, v0x557278cd75d0_0;  1 drivers
v0x557278ce8ab0_0 .net "MEMWB_ALU_Res", 31 0, v0x557278cd7e10_0;  1 drivers
v0x557278ce8bc0_0 .net "MEMWB_MemRead_Data", 31 0, v0x557278cd7fd0_0;  1 drivers
v0x557278ce8cd0_0 .net "MEMWB_MemtoReg", 0 0, v0x557278cd81b0_0;  1 drivers
v0x557278ce8dc0_0 .net "MEMWB_RDaddr", 4 0, v0x557278cd8370_0;  1 drivers
v0x557278ce8e80_0 .net "MEMWB_RegWrite", 0 0, v0x557278cd84b0_0;  1 drivers
v0x557278ce8f20_0 .net "MUX_ALUSrc_Res", 31 0, L_0x557278cfd590;  1 drivers
v0x557278ce9030_0 .net "MUX_MemtoReg_Res", 31 0, L_0x557278cfd8f0;  1 drivers
v0x557278ce90f0_0 .net "MUX_PC_Res", 31 0, L_0x557278cfdc50;  1 drivers
o0x7faeaa35a9b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x557278ce91b0_0 .net "MemRead_Res", 31 0, o0x7faeaa35a9b8;  0 drivers
v0x557278ce9270_0 .net "NoOp", 0 0, v0x557278cd0740_0;  1 drivers
v0x557278ce9360_0 .net "PCWrite", 0 0, v0x557278cd0830_0;  1 drivers
v0x557278ce9450_0 .net "PC_branch", 31 0, L_0x557278cfccb0;  1 drivers
v0x557278ce9540_0 .net "PC_four", 31 0, L_0x557278cecc00;  1 drivers
v0x557278ce9650_0 .net "PC_now", 31 0, v0x557278cd3850_0;  1 drivers
v0x557278ce97a0_0 .net "RS1Data", 31 0, L_0x557278cfe700;  1 drivers
v0x557278ce9860_0 .net "RS2Data", 31 0, L_0x557278cff0c0;  1 drivers
v0x557278ce9920_0 .net "ShiftLeft_Res", 31 0, L_0x557278cfdf90;  1 drivers
v0x557278ce99e0_0 .net "SignExtend_Res", 31 0, v0x557278cdafe0_0;  1 drivers
v0x557278ce9aa0_0 .net "Stall", 0 0, v0x557278cd0bb0_0;  1 drivers
v0x557278ce9b90_0 .net *"_ivl_11", 2 0, L_0x557278cff610;  1 drivers
v0x557278ce9c70_0 .net *"_ivl_9", 6 0, L_0x557278cff570;  1 drivers
v0x557278ce9d50_0 .net "clk_i", 0 0, v0x557278cebca0_0;  1 drivers
v0x557278ce9df0_0 .net "instr", 31 0, L_0x557278cc0e60;  1 drivers
v0x557278ce9f00_0 .net "mem_ack_i", 0 0, L_0x557278d05060;  alias, 1 drivers
v0x557278ce9fa0_0 .net "mem_addr_o", 31 0, L_0x557278d01160;  alias, 1 drivers
v0x557278cea040_0 .net "mem_data_i", 255 0, v0x557278ceb370_0;  alias, 1 drivers
v0x557278cea0e0_0 .net "mem_data_o", 255 0, L_0x557278d01290;  alias, 1 drivers
v0x557278cea180_0 .net "mem_enable_o", 0 0, L_0x557278d00c30;  alias, 1 drivers
v0x557278cea220_0 .net "mem_write_o", 0 0, L_0x557278d01390;  alias, 1 drivers
v0x557278cea2c0_0 .net "rst_i", 0 0, v0x557278cebd60_0;  1 drivers
v0x557278cea360_0 .net "start_i", 0 0, v0x557278cebe20_0;  1 drivers
L_0x557278cff270 .part v0x557278cd75d0_0, 15, 5;
L_0x557278cff310 .part v0x557278cd75d0_0, 20, 5;
L_0x557278cff4d0 .part v0x557278cd75d0_0, 0, 7;
L_0x557278cff570 .part v0x557278cd75d0_0, 25, 7;
L_0x557278cff610 .part v0x557278cd75d0_0, 12, 3;
L_0x557278cff6b0 .concat [ 3 7 0 0], L_0x557278cff610, L_0x557278cff570;
L_0x557278cff790 .part v0x557278cd75d0_0, 7, 5;
L_0x557278cff940 .part v0x557278cd75d0_0, 15, 5;
L_0x557278cffa30 .part v0x557278cd75d0_0, 20, 5;
L_0x557278cffc90 .part v0x557278cd75d0_0, 15, 5;
L_0x557278cffd90 .part v0x557278cd75d0_0, 20, 5;
S_0x557278c7b360 .scope module, "ALU" "ALU" 3 184, 4 13 0, S_0x557278c7a180;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 4 "ALUCtrl_i";
    .port_info 3 /OUTPUT 32 "data_o";
    .port_info 4 /NODIR 0 "";
v0x557278c99820_0 .net "ALUCtrl_i", 3 0, v0x557278c8b8c0_0;  alias, 1 drivers
v0x557278c91a40_0 .net "data1_i", 31 0, L_0x557278cffbb0;  alias, 1 drivers
v0x557278c91110_0 .net "data2_i", 31 0, L_0x557278cfd590;  alias, 1 drivers
v0x557278c8c1f0_0 .var "data_o", 31 0;
E_0x557278b89f50 .event edge, v0x557278c99820_0, v0x557278c91a40_0, v0x557278c91110_0;
S_0x557278c7b6d0 .scope module, "ALU_Control" "ALU_Control" 3 191, 5 17 0, S_0x557278c7a180;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "funct_i";
    .port_info 1 /INPUT 2 "ALUOp_i";
    .port_info 2 /OUTPUT 4 "ALUCtrl_o";
v0x557278c8b8c0_0 .var "ALUCtrl_o", 3 0;
v0x557278c85d80_0 .net "ALUOp_i", 1 0, v0x557278cd5520_0;  alias, 1 drivers
v0x557278c854e0_0 .net "funct_i", 9 0, v0x557278cd6990_0;  alias, 1 drivers
E_0x557278b6f5c0 .event edge, v0x557278c85d80_0, v0x557278c854e0_0;
S_0x557278c7b9c0 .scope module, "Add_Branch" "Adder" 3 111, 6 1 0, S_0x557278c7a180;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in";
    .port_info 1 /INPUT 32 "data2_in";
    .port_info 2 /OUTPUT 32 "data_o";
v0x557278ccc7d0_0 .net "data1_in", 31 0, L_0x557278cfdf90;  alias, 1 drivers
v0x557278ccc8b0_0 .net "data2_in", 31 0, v0x557278cd7760_0;  alias, 1 drivers
v0x557278ccc990_0 .net "data_o", 31 0, L_0x557278cfccb0;  alias, 1 drivers
L_0x557278cfccb0 .arith/sum 32, L_0x557278cfdf90, v0x557278cd7760_0;
S_0x557278c7cf80 .scope module, "Add_PC" "Adder" 3 105, 6 1 0, S_0x557278c7a180;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in";
    .port_info 1 /INPUT 32 "data2_in";
    .port_info 2 /OUTPUT 32 "data_o";
v0x557278cccb70_0 .net "data1_in", 31 0, v0x557278cd3850_0;  alias, 1 drivers
L_0x7faeaa30f018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x557278cccc70_0 .net "data2_in", 31 0, L_0x7faeaa30f018;  1 drivers
v0x557278cccd50_0 .net "data_o", 31 0, L_0x557278cecc00;  alias, 1 drivers
L_0x557278cecc00 .arith/sum 32, v0x557278cd3850_0, L_0x7faeaa30f018;
S_0x557278c7eed0 .scope module, "And" "AND" 3 117, 7 1 0, S_0x557278c7a180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data1_in";
    .port_info 1 /INPUT 1 "data2_in";
    .port_info 2 /OUTPUT 1 "data_o";
L_0x557278c85ce0 .functor AND 1, v0x557278ccd5d0_0, L_0x557278cfcf10, C4<1>, C4<1>;
v0x557278cccfb0_0 .net "data1_in", 0 0, v0x557278ccd5d0_0;  alias, 1 drivers
v0x557278ccd090_0 .net "data2_in", 0 0, L_0x557278cfcf10;  alias, 1 drivers
v0x557278ccd150_0 .net "data_o", 0 0, L_0x557278c85ce0;  alias, 1 drivers
S_0x557278c7f2b0 .scope module, "Control" "Control" 3 208, 8 11 0, S_0x557278c7a180;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Op_i";
    .port_info 1 /INPUT 1 "NoOp_i";
    .port_info 2 /OUTPUT 1 "RegWrite_o";
    .port_info 3 /OUTPUT 1 "MemtoReg_o";
    .port_info 4 /OUTPUT 1 "MemRead_o";
    .port_info 5 /OUTPUT 1 "MemWrite_o";
    .port_info 6 /OUTPUT 2 "ALUOp_o";
    .port_info 7 /OUTPUT 1 "ALUSrc_o";
    .port_info 8 /OUTPUT 1 "Branch_o";
v0x557278ccd410_0 .var "ALUOp_o", 1 0;
v0x557278ccd510_0 .var "ALUSrc_o", 0 0;
v0x557278ccd5d0_0 .var "Branch_o", 0 0;
v0x557278ccd6d0_0 .var "MemRead_o", 0 0;
v0x557278ccd770_0 .var "MemWrite_o", 0 0;
v0x557278ccd860_0 .var "MemtoReg_o", 0 0;
v0x557278ccd920_0 .net "NoOp_i", 0 0, v0x557278cd0740_0;  alias, 1 drivers
v0x557278ccd9e0_0 .net "Op_i", 6 0, L_0x557278cff4d0;  1 drivers
v0x557278ccdac0_0 .var "RegWrite_o", 0 0;
E_0x557278cc23c0 .event edge, v0x557278ccd920_0, v0x557278ccd9e0_0;
S_0x557278ccdca0 .scope module, "Equal" "Equal" 3 123, 9 1 0, S_0x557278c7a180;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in";
    .port_info 1 /INPUT 32 "data2_in";
    .port_info 2 /OUTPUT 1 "data_o";
v0x557278ccdea0_0 .net *"_ivl_0", 0 0, L_0x557278cfcd50;  1 drivers
L_0x7faeaa30f060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557278ccdf80_0 .net/2u *"_ivl_2", 0 0, L_0x7faeaa30f060;  1 drivers
L_0x7faeaa30f0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557278cce060_0 .net/2u *"_ivl_4", 0 0, L_0x7faeaa30f0a8;  1 drivers
v0x557278cce120_0 .net "data1_in", 31 0, L_0x557278cfe700;  alias, 1 drivers
v0x557278cce200_0 .net "data2_in", 31 0, L_0x557278cff0c0;  alias, 1 drivers
v0x557278cce330_0 .net "data_o", 0 0, L_0x557278cfcf10;  alias, 1 drivers
L_0x557278cfcd50 .cmp/eq 32, L_0x557278cfe700, L_0x557278cff0c0;
L_0x557278cfcf10 .functor MUXZ 1, L_0x7faeaa30f0a8, L_0x7faeaa30f060, L_0x557278cfcd50, C4<>;
S_0x557278cce430 .scope module, "ForwardA_MUX" "MUX32_4i" 3 329, 10 1 0, S_0x557278c7a180;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Forward_in";
    .port_info 1 /INPUT 32 "EXRS_Data_in";
    .port_info 2 /INPUT 32 "MEM_ALU_Res_in";
    .port_info 3 /INPUT 32 "WB_WriteData_in";
    .port_info 4 /OUTPUT 32 "MUX_Res_o";
L_0x557278cffbb0 .functor BUFZ 32, v0x557278cce940_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x557278cce670_0 .net "EXRS_Data_in", 31 0, v0x557278cd6000_0;  alias, 1 drivers
v0x557278cce770_0 .net "Forward_in", 1 0, L_0x557278cffad0;  alias, 1 drivers
v0x557278cce850_0 .net "MEM_ALU_Res_in", 31 0, v0x557278cd4190_0;  alias, 1 drivers
v0x557278cce940_0 .var "MUX_Res", 31 0;
v0x557278ccea20_0 .net "MUX_Res_o", 31 0, L_0x557278cffbb0;  alias, 1 drivers
v0x557278cceb30_0 .net "WB_WriteData_in", 31 0, L_0x557278cfd8f0;  alias, 1 drivers
E_0x557278cc3d90 .event edge, v0x557278cce770_0, v0x557278cce670_0, v0x557278cceb30_0, v0x557278cce850_0;
S_0x557278ccecc0 .scope module, "ForwardB_MUX" "MUX32_4i" 3 337, 10 1 0, S_0x557278c7a180;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Forward_in";
    .port_info 1 /INPUT 32 "EXRS_Data_in";
    .port_info 2 /INPUT 32 "MEM_ALU_Res_in";
    .port_info 3 /INPUT 32 "WB_WriteData_in";
    .port_info 4 /OUTPUT 32 "MUX_Res_o";
v0x557278cceef0_0 .net "EXRS_Data_in", 31 0, v0x557278cd6420_0;  alias, 1 drivers
v0x557278cceff0_0 .net "Forward_in", 1 0, L_0x557278cffb40;  alias, 1 drivers
v0x557278ccf0d0_0 .net "MEM_ALU_Res_in", 31 0, v0x557278cd4190_0;  alias, 1 drivers
v0x557278ccf1d0_0 .var "MUX_Res", 31 0;
v0x557278ccf290_0 .net "MUX_Res_o", 31 0, v0x557278ccf1d0_0;  alias, 1 drivers
v0x557278ccf370_0 .net "WB_WriteData_in", 31 0, L_0x557278cfd8f0;  alias, 1 drivers
E_0x557278cc15b0 .event edge, v0x557278cceff0_0, v0x557278cceef0_0, v0x557278cceb30_0, v0x557278cce850_0;
S_0x557278ccf4e0 .scope module, "Forwarding_Unit" "Forwarding_Unit" 3 318, 11 1 0, S_0x557278c7a180;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "EX_RS1_i";
    .port_info 1 /INPUT 5 "EX_RS2_i";
    .port_info 2 /INPUT 1 "MEM_RegWrite_i";
    .port_info 3 /INPUT 5 "MEM_Rd_i";
    .port_info 4 /INPUT 1 "WB_RegWrite_i";
    .port_info 5 /INPUT 5 "WB_Rd_i";
    .port_info 6 /OUTPUT 2 "Forward_A_o";
    .port_info 7 /OUTPUT 2 "Forward_B_o";
L_0x557278cffad0 .functor BUFZ 2, v0x557278ccfb00_0, C4<00>, C4<00>, C4<00>;
L_0x557278cffb40 .functor BUFZ 2, v0x557278ccfcd0_0, C4<00>, C4<00>, C4<00>;
v0x557278ccf850_0 .net "EX_RS1_i", 4 0, v0x557278cd5e90_0;  alias, 1 drivers
v0x557278ccf950_0 .net "EX_RS2_i", 4 0, v0x557278cd6280_0;  alias, 1 drivers
v0x557278ccfa30_0 .net "Forward_A_o", 1 0, L_0x557278cffad0;  alias, 1 drivers
v0x557278ccfb00_0 .var "Forward_A_res", 1 0;
v0x557278ccfbc0_0 .net "Forward_B_o", 1 0, L_0x557278cffb40;  alias, 1 drivers
v0x557278ccfcd0_0 .var "Forward_B_res", 1 0;
v0x557278ccfd90_0 .net "MEM_Rd_i", 4 0, v0x557278cd49a0_0;  alias, 1 drivers
v0x557278ccfe70_0 .net "MEM_RegWrite_i", 0 0, v0x557278cd4ae0_0;  alias, 1 drivers
v0x557278ccff30_0 .net "WB_Rd_i", 4 0, v0x557278cd8370_0;  alias, 1 drivers
v0x557278cd0010_0 .net "WB_RegWrite_i", 0 0, v0x557278cd84b0_0;  alias, 1 drivers
v0x557278cd00d0_0 .var "flag_A", 0 0;
v0x557278cd0190_0 .var "flag_B", 0 0;
E_0x557278cc2400/0 .event edge, v0x557278ccfe70_0, v0x557278ccfd90_0, v0x557278ccf850_0, v0x557278ccf950_0;
E_0x557278cc2400/1 .event edge, v0x557278cd0010_0, v0x557278ccff30_0, v0x557278cd00d0_0, v0x557278cd0190_0;
E_0x557278cc2400 .event/or E_0x557278cc2400/0, E_0x557278cc2400/1;
S_0x557278cd0350 .scope module, "Hazard_Detection" "Hazard_Detection" 3 345, 12 1 0, S_0x557278c7a180;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "RS1addr_i";
    .port_info 1 /INPUT 5 "RS2addr_i";
    .port_info 2 /INPUT 1 "MemRead_i";
    .port_info 3 /INPUT 5 "RDaddr_i";
    .port_info 4 /OUTPUT 1 "PCWrite_o";
    .port_info 5 /OUTPUT 1 "Stall_o";
    .port_info 6 /OUTPUT 1 "NoOp_o";
v0x557278cd0660_0 .net "MemRead_i", 0 0, v0x557278cd58b0_0;  alias, 1 drivers
v0x557278cd0740_0 .var "NoOp_o", 0 0;
v0x557278cd0830_0 .var "PCWrite_o", 0 0;
v0x557278cd0900_0 .net "RDaddr_i", 4 0, v0x557278cd5d50_0;  alias, 1 drivers
v0x557278cd09a0_0 .net "RS1addr_i", 4 0, L_0x557278cffc90;  1 drivers
v0x557278cd0ad0_0 .net "RS2addr_i", 4 0, L_0x557278cffd90;  1 drivers
v0x557278cd0bb0_0 .var "Stall_o", 0 0;
E_0x557278cd05d0 .event edge, v0x557278cd0660_0, v0x557278cd0900_0, v0x557278cd09a0_0, v0x557278cd0ad0_0;
S_0x557278cd0d90 .scope module, "Instruction_Memory" "Instruction_Memory" 3 139, 13 1 0, S_0x557278c7a180;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_0x557278cc0e60 .functor BUFZ 32, L_0x557278cfd040, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x557278cd0f90_0 .net *"_ivl_0", 31 0, L_0x557278cfd040;  1 drivers
v0x557278cd1090_0 .net *"_ivl_2", 31 0, L_0x557278cfd180;  1 drivers
v0x557278cd1170_0 .net *"_ivl_4", 29 0, L_0x557278cfd0e0;  1 drivers
L_0x7faeaa30f0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557278cd1230_0 .net *"_ivl_6", 1 0, L_0x7faeaa30f0f0;  1 drivers
v0x557278cd1310_0 .net "addr_i", 31 0, v0x557278cd3850_0;  alias, 1 drivers
v0x557278cd1420_0 .net "instr_o", 31 0, L_0x557278cc0e60;  alias, 1 drivers
v0x557278cd14e0 .array "memory", 255 0, 31 0;
L_0x557278cfd040 .array/port v0x557278cd14e0, L_0x557278cfd180;
L_0x557278cfd0e0 .part v0x557278cd3850_0, 2, 30;
L_0x557278cfd180 .concat [ 30 2 0 0], L_0x557278cfd0e0, L_0x7faeaa30f0f0;
S_0x557278cd1600 .scope module, "MUX_ALUSrc" "MUX32" 3 153, 14 1 0, S_0x557278c7a180;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x557278cd1810_0 .net *"_ivl_0", 31 0, L_0x557278cfd310;  1 drivers
L_0x7faeaa30f138 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557278cd18f0_0 .net *"_ivl_3", 30 0, L_0x7faeaa30f138;  1 drivers
L_0x7faeaa30f180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557278cd19d0_0 .net/2u *"_ivl_4", 31 0, L_0x7faeaa30f180;  1 drivers
v0x557278cd1ac0_0 .net *"_ivl_6", 0 0, L_0x557278cfd450;  1 drivers
v0x557278cd1b80_0 .net "data1_i", 31 0, v0x557278ccf1d0_0;  alias, 1 drivers
v0x557278cd1c90_0 .net "data2_i", 31 0, v0x557278cd6730_0;  alias, 1 drivers
v0x557278cd1d50_0 .net "data_o", 31 0, L_0x557278cfd590;  alias, 1 drivers
v0x557278cd1e40_0 .net "select_i", 0 0, v0x557278cd56f0_0;  alias, 1 drivers
L_0x557278cfd310 .concat [ 1 31 0 0], v0x557278cd56f0_0, L_0x7faeaa30f138;
L_0x557278cfd450 .cmp/eq 32, L_0x557278cfd310, L_0x7faeaa30f180;
L_0x557278cfd590 .functor MUXZ 32, v0x557278cd6730_0, v0x557278ccf1d0_0, L_0x557278cfd450, C4<>;
S_0x557278cd1f90 .scope module, "MUX_MemtoReg" "MUX32" 3 160, 14 1 0, S_0x557278c7a180;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x557278cd2170_0 .net *"_ivl_0", 31 0, L_0x557278cfd710;  1 drivers
L_0x7faeaa30f1c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557278cd2270_0 .net *"_ivl_3", 30 0, L_0x7faeaa30f1c8;  1 drivers
L_0x7faeaa30f210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557278cd2350_0 .net/2u *"_ivl_4", 31 0, L_0x7faeaa30f210;  1 drivers
v0x557278cd2440_0 .net *"_ivl_6", 0 0, L_0x557278cfd7b0;  1 drivers
v0x557278cd2500_0 .net "data1_i", 31 0, v0x557278cd7e10_0;  alias, 1 drivers
v0x557278cd2630_0 .net "data2_i", 31 0, v0x557278cd7fd0_0;  alias, 1 drivers
v0x557278cd2710_0 .net "data_o", 31 0, L_0x557278cfd8f0;  alias, 1 drivers
v0x557278cd2820_0 .net "select_i", 0 0, v0x557278cd81b0_0;  alias, 1 drivers
L_0x557278cfd710 .concat [ 1 31 0 0], v0x557278cd81b0_0, L_0x7faeaa30f1c8;
L_0x557278cfd7b0 .cmp/eq 32, L_0x557278cfd710, L_0x7faeaa30f210;
L_0x557278cfd8f0 .functor MUXZ 32, v0x557278cd7fd0_0, v0x557278cd7e10_0, L_0x557278cfd7b0, C4<>;
S_0x557278cd2960 .scope module, "MUX_PC" "MUX32" 3 167, 14 1 0, S_0x557278c7a180;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x557278cd2b40_0 .net *"_ivl_0", 31 0, L_0x557278cfd9e0;  1 drivers
L_0x7faeaa30f258 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557278cd2c40_0 .net *"_ivl_3", 30 0, L_0x7faeaa30f258;  1 drivers
L_0x7faeaa30f2a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557278cd2d20_0 .net/2u *"_ivl_4", 31 0, L_0x7faeaa30f2a0;  1 drivers
v0x557278cd2de0_0 .net *"_ivl_6", 0 0, L_0x557278cfdb60;  1 drivers
v0x557278cd2ea0_0 .net "data1_i", 31 0, L_0x557278cecc00;  alias, 1 drivers
v0x557278cd2fb0_0 .net "data2_i", 31 0, L_0x557278cfccb0;  alias, 1 drivers
v0x557278cd3080_0 .net "data_o", 31 0, L_0x557278cfdc50;  alias, 1 drivers
v0x557278cd3140_0 .net "select_i", 0 0, L_0x557278c85ce0;  alias, 1 drivers
L_0x557278cfd9e0 .concat [ 1 31 0 0], L_0x557278c85ce0, L_0x7faeaa30f258;
L_0x557278cfdb60 .cmp/eq 32, L_0x557278cfd9e0, L_0x7faeaa30f2a0;
L_0x557278cfdc50 .functor MUXZ 32, L_0x557278cfccb0, L_0x557278cecc00, L_0x557278cfdb60, C4<>;
S_0x557278cd32a0 .scope module, "PC" "PC" 3 129, 15 1 0, S_0x557278c7a180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 1 "stall_i";
    .port_info 4 /INPUT 1 "PCWrite_i";
    .port_info 5 /INPUT 32 "pc_i";
    .port_info 6 /OUTPUT 32 "pc_o";
v0x557278cd35f0_0 .net "PCWrite_i", 0 0, v0x557278cd0830_0;  alias, 1 drivers
v0x557278cd36b0_0 .net "clk_i", 0 0, v0x557278cebca0_0;  alias, 1 drivers
v0x557278cd3750_0 .net "pc_i", 31 0, L_0x557278cfdc50;  alias, 1 drivers
v0x557278cd3850_0 .var "pc_o", 31 0;
v0x557278cd3940_0 .net "rst_i", 0 0, v0x557278cebd60_0;  alias, 1 drivers
v0x557278cd3a50_0 .net "stall_i", 0 0, L_0x557278d00200;  alias, 1 drivers
v0x557278cd3b10_0 .net "start_i", 0 0, v0x557278cebe20_0;  alias, 1 drivers
E_0x557278cd3570 .event posedge, v0x557278cd3940_0, v0x557278cd36b0_0;
S_0x557278cd3cf0 .scope module, "Register_EXMEM" "Register_EXMEM" 3 273, 16 1 0, S_0x557278c7a180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 1 "stall_i";
    .port_info 3 /INPUT 32 "ALU_Res_i";
    .port_info 4 /OUTPUT 32 "ALU_Res_o";
    .port_info 5 /INPUT 32 "MemWrite_Data_i";
    .port_info 6 /OUTPUT 32 "MemWrite_Data_o";
    .port_info 7 /INPUT 5 "RDaddr_i";
    .port_info 8 /OUTPUT 5 "RDaddr_o";
    .port_info 9 /INPUT 1 "RegWrite_i";
    .port_info 10 /INPUT 1 "MemtoReg_i";
    .port_info 11 /INPUT 1 "MemRead_i";
    .port_info 12 /INPUT 1 "MemWrite_i";
    .port_info 13 /OUTPUT 1 "RegWrite_o";
    .port_info 14 /OUTPUT 1 "MemtoReg_o";
    .port_info 15 /OUTPUT 1 "MemRead_o";
    .port_info 16 /OUTPUT 1 "MemWrite_o";
v0x557278cd40b0_0 .net "ALU_Res_i", 31 0, v0x557278c8c1f0_0;  alias, 1 drivers
v0x557278cd4190_0 .var "ALU_Res_o", 31 0;
v0x557278cd4280_0 .net "MemRead_i", 0 0, v0x557278cd58b0_0;  alias, 1 drivers
v0x557278cd4320_0 .var "MemRead_o", 0 0;
v0x557278cd43c0_0 .net "MemWrite_Data_i", 31 0, v0x557278ccf1d0_0;  alias, 1 drivers
v0x557278cd4500_0 .var "MemWrite_Data_o", 31 0;
v0x557278cd45e0_0 .net "MemWrite_i", 0 0, v0x557278cd5a40_0;  alias, 1 drivers
v0x557278cd46a0_0 .var "MemWrite_o", 0 0;
v0x557278cd4760_0 .net "MemtoReg_i", 0 0, v0x557278cd5be0_0;  alias, 1 drivers
v0x557278cd4820_0 .var "MemtoReg_o", 0 0;
v0x557278cd48e0_0 .net "RDaddr_i", 4 0, v0x557278cd5d50_0;  alias, 1 drivers
v0x557278cd49a0_0 .var "RDaddr_o", 4 0;
v0x557278cd4a40_0 .net "RegWrite_i", 0 0, v0x557278cd65c0_0;  alias, 1 drivers
v0x557278cd4ae0_0 .var "RegWrite_o", 0 0;
v0x557278cd4bb0_0 .net "clk_i", 0 0, v0x557278cebca0_0;  alias, 1 drivers
v0x557278cd4c80_0 .net "stall_i", 0 0, L_0x557278d00200;  alias, 1 drivers
v0x557278cd4d50_0 .net "start_i", 0 0, v0x557278cebe20_0;  alias, 1 drivers
E_0x557278cd3480 .event posedge, v0x557278cd36b0_0;
S_0x557278cd4fc0 .scope module, "Register_IDEX" "Register_IDEX" 3 234, 17 1 0, S_0x557278c7a180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 1 "stall_i";
    .port_info 3 /INPUT 32 "RS1Data_i";
    .port_info 4 /INPUT 32 "RS2Data_i";
    .port_info 5 /OUTPUT 32 "RS1Data_o";
    .port_info 6 /OUTPUT 32 "RS2Data_o";
    .port_info 7 /INPUT 32 "SignExtend_Res_i";
    .port_info 8 /OUTPUT 32 "SignExtend_Res_o";
    .port_info 9 /INPUT 10 "funct_i";
    .port_info 10 /OUTPUT 10 "funct_o";
    .port_info 11 /INPUT 5 "RDaddr_i";
    .port_info 12 /OUTPUT 5 "RDaddr_o";
    .port_info 13 /INPUT 5 "RS1Addr_i";
    .port_info 14 /INPUT 5 "RS2Addr_i";
    .port_info 15 /OUTPUT 5 "RS1Addr_o";
    .port_info 16 /OUTPUT 5 "RS2Addr_o";
    .port_info 17 /INPUT 1 "RegWrite_i";
    .port_info 18 /INPUT 1 "MemtoReg_i";
    .port_info 19 /INPUT 1 "MemRead_i";
    .port_info 20 /INPUT 1 "MemWrite_i";
    .port_info 21 /INPUT 2 "ALUOp_i";
    .port_info 22 /INPUT 1 "ALUSrc_i";
    .port_info 23 /OUTPUT 1 "RegWrite_o";
    .port_info 24 /OUTPUT 1 "MemtoReg_o";
    .port_info 25 /OUTPUT 1 "MemRead_o";
    .port_info 26 /OUTPUT 1 "MemWrite_o";
    .port_info 27 /OUTPUT 2 "ALUOp_o";
    .port_info 28 /OUTPUT 1 "ALUSrc_o";
v0x557278cd5410_0 .net "ALUOp_i", 1 0, v0x557278ccd410_0;  alias, 1 drivers
v0x557278cd5520_0 .var "ALUOp_o", 1 0;
v0x557278cd55f0_0 .net "ALUSrc_i", 0 0, v0x557278ccd510_0;  alias, 1 drivers
v0x557278cd56f0_0 .var "ALUSrc_o", 0 0;
v0x557278cd57c0_0 .net "MemRead_i", 0 0, v0x557278ccd6d0_0;  alias, 1 drivers
v0x557278cd58b0_0 .var "MemRead_o", 0 0;
v0x557278cd59a0_0 .net "MemWrite_i", 0 0, v0x557278ccd770_0;  alias, 1 drivers
v0x557278cd5a40_0 .var "MemWrite_o", 0 0;
v0x557278cd5b10_0 .net "MemtoReg_i", 0 0, v0x557278ccd860_0;  alias, 1 drivers
v0x557278cd5be0_0 .var "MemtoReg_o", 0 0;
v0x557278cd5cb0_0 .net "RDaddr_i", 4 0, L_0x557278cff790;  1 drivers
v0x557278cd5d50_0 .var "RDaddr_o", 4 0;
v0x557278cd5df0_0 .net "RS1Addr_i", 4 0, L_0x557278cff940;  1 drivers
v0x557278cd5e90_0 .var "RS1Addr_o", 4 0;
v0x557278cd5f30_0 .net "RS1Data_i", 31 0, L_0x557278cfe700;  alias, 1 drivers
v0x557278cd6000_0 .var "RS1Data_o", 31 0;
v0x557278cd60d0_0 .net "RS2Addr_i", 4 0, L_0x557278cffa30;  1 drivers
v0x557278cd6280_0 .var "RS2Addr_o", 4 0;
v0x557278cd6350_0 .net "RS2Data_i", 31 0, L_0x557278cff0c0;  alias, 1 drivers
v0x557278cd6420_0 .var "RS2Data_o", 31 0;
v0x557278cd64f0_0 .net "RegWrite_i", 0 0, v0x557278ccdac0_0;  alias, 1 drivers
v0x557278cd65c0_0 .var "RegWrite_o", 0 0;
v0x557278cd6690_0 .net "SignExtend_Res_i", 31 0, v0x557278cdafe0_0;  alias, 1 drivers
v0x557278cd6730_0 .var "SignExtend_Res_o", 31 0;
v0x557278cd6800_0 .net "clk_i", 0 0, v0x557278cebca0_0;  alias, 1 drivers
v0x557278cd68f0_0 .net "funct_i", 9 0, L_0x557278cff6b0;  1 drivers
v0x557278cd6990_0 .var "funct_o", 9 0;
v0x557278cd6a50_0 .net "stall_i", 0 0, L_0x557278d00200;  alias, 1 drivers
v0x557278cd6b40_0 .net "start_i", 0 0, v0x557278cebe20_0;  alias, 1 drivers
S_0x557278cd6fb0 .scope module, "Register_IFID" "Register_IFID" 3 220, 18 1 0, S_0x557278c7a180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 1 "stall_i";
    .port_info 3 /INPUT 32 "instr_i";
    .port_info 4 /INPUT 32 "pc_i";
    .port_info 5 /OUTPUT 32 "instr_o";
    .port_info 6 /OUTPUT 32 "pc_o";
    .port_info 7 /INPUT 1 "Stall_i";
    .port_info 8 /INPUT 1 "Flush_i";
v0x557278cd72c0_0 .net "Flush_i", 0 0, L_0x557278c85ce0;  alias, 1 drivers
v0x557278cd73d0_0 .net "Stall_i", 0 0, v0x557278cd0bb0_0;  alias, 1 drivers
v0x557278cd7490_0 .net "clk_i", 0 0, v0x557278cebca0_0;  alias, 1 drivers
v0x557278cd7530_0 .net "instr_i", 31 0, L_0x557278cc0e60;  alias, 1 drivers
v0x557278cd75d0_0 .var "instr_o", 31 0;
v0x557278cd76c0_0 .net "pc_i", 31 0, v0x557278cd3850_0;  alias, 1 drivers
v0x557278cd7760_0 .var "pc_o", 31 0;
v0x557278cd7820_0 .net "stall_i", 0 0, L_0x557278d00200;  alias, 1 drivers
v0x557278cd78c0_0 .net "start_i", 0 0, v0x557278cebe20_0;  alias, 1 drivers
S_0x557278cd7a60 .scope module, "Register_MEMWB" "Register_MEMWB" 3 298, 19 1 0, S_0x557278c7a180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 1 "stall_i";
    .port_info 3 /INPUT 32 "MemAddr_i";
    .port_info 4 /INPUT 32 "MemRead_Data_i";
    .port_info 5 /INPUT 5 "RDaddr_i";
    .port_info 6 /OUTPUT 32 "MemAddr_o";
    .port_info 7 /OUTPUT 32 "MemRead_Data_o";
    .port_info 8 /OUTPUT 5 "RDaddr_o";
    .port_info 9 /INPUT 1 "RegWrite_i";
    .port_info 10 /INPUT 1 "MemtoReg_i";
    .port_info 11 /OUTPUT 1 "RegWrite_o";
    .port_info 12 /OUTPUT 1 "MemtoReg_o";
v0x557278cd7d30_0 .net "MemAddr_i", 31 0, v0x557278cd4190_0;  alias, 1 drivers
v0x557278cd7e10_0 .var "MemAddr_o", 31 0;
v0x557278cd7f00_0 .net "MemRead_Data_i", 31 0, o0x7faeaa35a9b8;  alias, 0 drivers
v0x557278cd7fd0_0 .var "MemRead_Data_o", 31 0;
v0x557278cd80c0_0 .net "MemtoReg_i", 0 0, v0x557278cd4820_0;  alias, 1 drivers
v0x557278cd81b0_0 .var "MemtoReg_o", 0 0;
v0x557278cd8280_0 .net "RDaddr_i", 4 0, v0x557278cd49a0_0;  alias, 1 drivers
v0x557278cd8370_0 .var "RDaddr_o", 4 0;
v0x557278cd8410_0 .net "RegWrite_i", 0 0, v0x557278cd4ae0_0;  alias, 1 drivers
v0x557278cd84b0_0 .var "RegWrite_o", 0 0;
v0x557278cd8550_0 .net "clk_i", 0 0, v0x557278cebca0_0;  alias, 1 drivers
v0x557278cd85f0_0 .net "stall_i", 0 0, L_0x557278d00200;  alias, 1 drivers
v0x557278cd8720_0 .net "start_i", 0 0, v0x557278cebe20_0;  alias, 1 drivers
S_0x557278cd8990 .scope module, "Registers" "Registers" 3 197, 20 1 0, S_0x557278c7a180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 5 "RS1addr_i";
    .port_info 2 /INPUT 5 "RS2addr_i";
    .port_info 3 /INPUT 5 "RDaddr_i";
    .port_info 4 /INPUT 32 "RDdata_i";
    .port_info 5 /INPUT 1 "RegWrite_i";
    .port_info 6 /OUTPUT 32 "RS1data_o";
    .port_info 7 /OUTPUT 32 "RS2data_o";
L_0x557278cc0ed0 .functor AND 1, L_0x557278cfe0c0, v0x557278cd84b0_0, C4<1>, C4<1>;
L_0x557278cfe410 .functor AND 1, L_0x557278cc0ed0, L_0x557278cfe320, C4<1>, C4<1>;
L_0x557278cfe920 .functor AND 1, L_0x557278cfe880, v0x557278cd84b0_0, C4<1>, C4<1>;
L_0x557278cfecb0 .functor AND 1, L_0x557278cfe920, L_0x557278cfeb70, C4<1>, C4<1>;
v0x557278cd8bf0_0 .net "RDaddr_i", 4 0, v0x557278cd8370_0;  alias, 1 drivers
v0x557278cd8cd0_0 .net "RDdata_i", 31 0, L_0x557278cfd8f0;  alias, 1 drivers
v0x557278cd8d90_0 .net "RS1addr_i", 4 0, L_0x557278cff270;  1 drivers
v0x557278cd8e50_0 .net "RS1data_o", 31 0, L_0x557278cfe700;  alias, 1 drivers
v0x557278cd8f60_0 .net "RS2addr_i", 4 0, L_0x557278cff310;  1 drivers
v0x557278cd9090_0 .net "RS2data_o", 31 0, L_0x557278cff0c0;  alias, 1 drivers
v0x557278cd91a0_0 .net "RegWrite_i", 0 0, v0x557278cd84b0_0;  alias, 1 drivers
v0x557278cd9290_0 .net *"_ivl_0", 0 0, L_0x557278cfe0c0;  1 drivers
v0x557278cd9350_0 .net *"_ivl_10", 0 0, L_0x557278cfe320;  1 drivers
v0x557278cd94a0_0 .net *"_ivl_13", 0 0, L_0x557278cfe410;  1 drivers
v0x557278cd9560_0 .net *"_ivl_14", 31 0, L_0x557278cfe520;  1 drivers
v0x557278cd9640_0 .net *"_ivl_16", 6 0, L_0x557278cfe5c0;  1 drivers
L_0x7faeaa30f3c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557278cd9720_0 .net *"_ivl_19", 1 0, L_0x7faeaa30f3c0;  1 drivers
v0x557278cd9800_0 .net *"_ivl_22", 0 0, L_0x557278cfe880;  1 drivers
v0x557278cd98c0_0 .net *"_ivl_25", 0 0, L_0x557278cfe920;  1 drivers
v0x557278cd9980_0 .net *"_ivl_26", 31 0, L_0x557278cfe9e0;  1 drivers
L_0x7faeaa30f408 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557278cd9a60_0 .net *"_ivl_29", 26 0, L_0x7faeaa30f408;  1 drivers
v0x557278cd9c50_0 .net *"_ivl_3", 0 0, L_0x557278cc0ed0;  1 drivers
L_0x7faeaa30f450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557278cd9d10_0 .net/2u *"_ivl_30", 31 0, L_0x7faeaa30f450;  1 drivers
v0x557278cd9df0_0 .net *"_ivl_32", 0 0, L_0x557278cfeb70;  1 drivers
v0x557278cd9eb0_0 .net *"_ivl_35", 0 0, L_0x557278cfecb0;  1 drivers
v0x557278cd9f70_0 .net *"_ivl_36", 31 0, L_0x557278cfedc0;  1 drivers
v0x557278cda050_0 .net *"_ivl_38", 6 0, L_0x557278cfeec0;  1 drivers
v0x557278cda130_0 .net *"_ivl_4", 31 0, L_0x557278cfe280;  1 drivers
L_0x7faeaa30f498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557278cda210_0 .net *"_ivl_41", 1 0, L_0x7faeaa30f498;  1 drivers
L_0x7faeaa30f330 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557278cda2f0_0 .net *"_ivl_7", 26 0, L_0x7faeaa30f330;  1 drivers
L_0x7faeaa30f378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557278cda3d0_0 .net/2u *"_ivl_8", 31 0, L_0x7faeaa30f378;  1 drivers
v0x557278cda4b0_0 .net "clk_i", 0 0, v0x557278cebca0_0;  alias, 1 drivers
v0x557278cda550 .array/s "register", 31 0, 31 0;
L_0x557278cfe0c0 .cmp/eq 5, L_0x557278cff270, v0x557278cd8370_0;
L_0x557278cfe280 .concat [ 5 27 0 0], L_0x557278cff270, L_0x7faeaa30f330;
L_0x557278cfe320 .cmp/ne 32, L_0x557278cfe280, L_0x7faeaa30f378;
L_0x557278cfe520 .array/port v0x557278cda550, L_0x557278cfe5c0;
L_0x557278cfe5c0 .concat [ 5 2 0 0], L_0x557278cff270, L_0x7faeaa30f3c0;
L_0x557278cfe700 .functor MUXZ 32, L_0x557278cfe520, L_0x557278cfd8f0, L_0x557278cfe410, C4<>;
L_0x557278cfe880 .cmp/eq 5, L_0x557278cff310, v0x557278cd8370_0;
L_0x557278cfe9e0 .concat [ 5 27 0 0], L_0x557278cff310, L_0x7faeaa30f408;
L_0x557278cfeb70 .cmp/ne 32, L_0x557278cfe9e0, L_0x7faeaa30f450;
L_0x557278cfedc0 .array/port v0x557278cda550, L_0x557278cfeec0;
L_0x557278cfeec0 .concat [ 5 2 0 0], L_0x557278cff310, L_0x7faeaa30f498;
L_0x557278cff0c0 .functor MUXZ 32, L_0x557278cfedc0, L_0x557278cfd8f0, L_0x557278cfecb0, C4<>;
S_0x557278cda710 .scope module, "ShiftLeft" "Shift_Left" 3 179, 21 1 0, S_0x557278c7a180;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x557278cda900_0 .net *"_ivl_2", 30 0, L_0x557278cfde60;  1 drivers
L_0x7faeaa30f2e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557278cdaa00_0 .net *"_ivl_4", 0 0, L_0x7faeaa30f2e8;  1 drivers
v0x557278cdaae0_0 .net "data_i", 31 0, v0x557278cdafe0_0;  alias, 1 drivers
v0x557278cdab80_0 .net "data_o", 31 0, L_0x557278cfdf90;  alias, 1 drivers
L_0x557278cfde60 .part v0x557278cdafe0_0, 0, 31;
L_0x557278cfdf90 .concat [ 1 31 0 0], L_0x7faeaa30f2e8, L_0x557278cfde60;
S_0x557278cdac60 .scope module, "Sign_Extend" "Sign_Extend" 3 174, 22 7 0, S_0x557278c7a180;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x557278cdaf00_0 .net "data_i", 31 0, v0x557278cd75d0_0;  alias, 1 drivers
v0x557278cdafe0_0 .var "data_o", 31 0;
E_0x557278cdae80 .event edge, v0x557278cd75d0_0;
S_0x557278cdb130 .scope module, "dcache" "dcache_controller" 3 355, 23 1 0, S_0x557278c7a180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 256 "mem_data_i";
    .port_info 3 /INPUT 1 "mem_ack_i";
    .port_info 4 /OUTPUT 256 "mem_data_o";
    .port_info 5 /OUTPUT 32 "mem_addr_o";
    .port_info 6 /OUTPUT 1 "mem_enable_o";
    .port_info 7 /OUTPUT 1 "mem_write_o";
    .port_info 8 /INPUT 32 "cpu_data_i";
    .port_info 9 /INPUT 32 "cpu_addr_i";
    .port_info 10 /INPUT 1 "cpu_MemRead_i";
    .port_info 11 /INPUT 1 "cpu_MemWrite_i";
    .port_info 12 /OUTPUT 32 "cpu_data_o";
    .port_info 13 /OUTPUT 1 "cpu_stall_o";
P_0x557278cb12d0 .param/l "STATE_IDLE" 0 23 69, C4<000>;
P_0x557278cb1310 .param/l "STATE_MISS" 0 23 73, C4<100>;
P_0x557278cb1350 .param/l "STATE_READMISS" 0 23 70, C4<001>;
P_0x557278cb1390 .param/l "STATE_READMISSOK" 0 23 71, C4<010>;
P_0x557278cb13d0 .param/l "STATE_WRITEBACK" 0 23 72, C4<011>;
L_0x557278cffe30 .functor OR 1, v0x557278cd4320_0, v0x557278cd46a0_0, C4<0>, C4<0>;
L_0x557278d00190 .functor NOT 1, L_0x557278d04150, C4<0>, C4<0>, C4<0>;
L_0x557278d00200 .functor AND 1, L_0x557278d00190, L_0x557278cffe30, C4<1>, C4<1>;
L_0x557278d002c0 .functor BUFZ 32, v0x557278ce4c10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x557278d00690 .functor BUFZ 4, L_0x557278cfff40, C4<0000>, C4<0000>, C4<0000>;
L_0x557278d007a0 .functor BUFZ 1, L_0x557278cffe30, C4<0>, C4<0>, C4<0>;
L_0x557278d008a0 .functor OR 1, v0x557278ce4890_0, L_0x557278d014f0, C4<0>, C4<0>;
L_0x557278d00c30 .functor BUFZ 1, v0x557278ce5650_0, C4<0>, C4<0>, C4<0>;
L_0x557278d01290 .functor BUFZ 256, L_0x557278d06580, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x557278d01390 .functor BUFZ 1, v0x557278ce57d0_0, C4<0>, C4<0>, C4<0>;
L_0x557278d014f0 .functor AND 1, L_0x557278d04150, v0x557278cd46a0_0, C4<1>, C4<1>;
L_0x557278d01680 .functor BUFZ 1, L_0x557278d014f0, C4<0>, C4<0>, C4<0>;
v0x557278ce3bc0_0 .net *"_ivl_19", 22 0, L_0x557278d00510;  1 drivers
L_0x7faeaa30f4e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557278ce3cc0_0 .net/2u *"_ivl_28", 0 0, L_0x7faeaa30f4e0;  1 drivers
L_0x7faeaa30f528 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x557278ce3da0_0 .net/2u *"_ivl_36", 4 0, L_0x7faeaa30f528;  1 drivers
v0x557278ce3e90_0 .net *"_ivl_38", 30 0, L_0x557278d00d80;  1 drivers
v0x557278ce3f70_0 .net *"_ivl_40", 31 0, L_0x557278d00e80;  1 drivers
L_0x7faeaa30f570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557278ce4050_0 .net *"_ivl_43", 0 0, L_0x7faeaa30f570;  1 drivers
L_0x7faeaa30f5b8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x557278ce4130_0 .net/2u *"_ivl_44", 4 0, L_0x7faeaa30f5b8;  1 drivers
v0x557278ce4210_0 .net *"_ivl_46", 31 0, L_0x557278d00f70;  1 drivers
v0x557278ce42f0_0 .net *"_ivl_8", 0 0, L_0x557278d00190;  1 drivers
v0x557278ce43d0_0 .net "cache_dirty", 0 0, L_0x557278d01680;  1 drivers
v0x557278ce4490_0 .net "cache_sram_data", 255 0, L_0x557278d00b40;  1 drivers
v0x557278ce4550_0 .net "cache_sram_enable", 0 0, L_0x557278d007a0;  1 drivers
v0x557278ce4620_0 .net "cache_sram_index", 3 0, L_0x557278d00690;  1 drivers
v0x557278ce46f0_0 .net "cache_sram_tag", 24 0, L_0x557278d00960;  1 drivers
v0x557278ce47c0_0 .net "cache_sram_write", 0 0, L_0x557278d008a0;  1 drivers
v0x557278ce4890_0 .var "cache_write", 0 0;
v0x557278ce4930_0 .net "clk_i", 0 0, v0x557278cebca0_0;  alias, 1 drivers
v0x557278ce49d0_0 .net "cpu_MemRead_i", 0 0, v0x557278cd4320_0;  alias, 1 drivers
v0x557278ce4aa0_0 .net "cpu_MemWrite_i", 0 0, v0x557278cd46a0_0;  alias, 1 drivers
v0x557278ce4b70_0 .net "cpu_addr_i", 31 0, v0x557278cd4190_0;  alias, 1 drivers
v0x557278ce4c10_0 .var "cpu_data", 31 0;
v0x557278ce4cb0_0 .net "cpu_data_i", 31 0, v0x557278cd4500_0;  alias, 1 drivers
v0x557278ce4d80_0 .net "cpu_data_o", 31 0, L_0x557278d002c0;  alias, 1 drivers
v0x557278ce4e40_0 .net "cpu_index", 3 0, L_0x557278cfff40;  1 drivers
v0x557278ce4f20_0 .net "cpu_offset", 4 0, L_0x557278cfffe0;  1 drivers
v0x557278ce5000_0 .net "cpu_req", 0 0, L_0x557278cffe30;  1 drivers
v0x557278ce50c0_0 .net "cpu_stall_o", 0 0, L_0x557278d00200;  alias, 1 drivers
v0x557278ce5160_0 .net "cpu_tag", 22 0, L_0x557278cffea0;  1 drivers
v0x557278ce5240_0 .net "hit", 0 0, L_0x557278d04150;  1 drivers
v0x557278ce5310_0 .net "mem_ack_i", 0 0, L_0x557278d05060;  alias, 1 drivers
v0x557278ce53b0_0 .net "mem_addr_o", 31 0, L_0x557278d01160;  alias, 1 drivers
v0x557278ce5490_0 .net "mem_data_i", 255 0, v0x557278ceb370_0;  alias, 1 drivers
v0x557278ce5570_0 .net "mem_data_o", 255 0, L_0x557278d01290;  alias, 1 drivers
v0x557278ce5650_0 .var "mem_enable", 0 0;
v0x557278ce5710_0 .net "mem_enable_o", 0 0, L_0x557278d00c30;  alias, 1 drivers
v0x557278ce57d0_0 .var "mem_write", 0 0;
v0x557278ce5890_0 .net "mem_write_o", 0 0, L_0x557278d01390;  alias, 1 drivers
v0x557278ce5950_0 .net "r_hit_data", 255 0, L_0x557278d01760;  1 drivers
v0x557278ce5a30_0 .net "rst_i", 0 0, v0x557278cebd60_0;  alias, 1 drivers
v0x557278ce5ad0_0 .net "sram_cache_data", 255 0, L_0x557278d06580;  1 drivers
v0x557278ce5b90_0 .net "sram_cache_tag", 24 0, L_0x557278d09460;  1 drivers
v0x557278ce5c60_0 .net "sram_dirty", 0 0, L_0x557278d00470;  1 drivers
v0x557278ce5d00_0 .net "sram_tag", 21 0, L_0x557278d005f0;  1 drivers
v0x557278ce5de0_0 .net "sram_valid", 0 0, L_0x557278d00380;  1 drivers
v0x557278ce5ea0_0 .var "state", 2 0;
v0x557278ce5f80_0 .var "w_hit_data", 255 0;
v0x557278ce6060_0 .var "write_back", 0 0;
v0x557278ce6120_0 .net "write_hit", 0 0, L_0x557278d014f0;  1 drivers
E_0x557278cdb720 .event edge, v0x557278cd4500_0, v0x557278ce5950_0, v0x557278ce4f20_0;
E_0x557278cdb780 .event edge, v0x557278ce5950_0, v0x557278ce4f20_0;
L_0x557278cffea0 .part v0x557278cd4190_0, 9, 23;
L_0x557278cfff40 .part v0x557278cd4190_0, 5, 4;
L_0x557278cfffe0 .part v0x557278cd4190_0, 0, 5;
L_0x557278d00380 .part L_0x557278d09460, 24, 1;
L_0x557278d00470 .part L_0x557278d09460, 23, 1;
L_0x557278d00510 .part L_0x557278d09460, 0, 23;
L_0x557278d005f0 .part L_0x557278d00510, 0, 22;
L_0x557278d00960 .concat [ 23 1 1 0], L_0x557278cffea0, L_0x557278d01680, L_0x7faeaa30f4e0;
L_0x557278d00b40 .functor MUXZ 256, v0x557278ceb370_0, v0x557278ce5f80_0, L_0x557278d04150, C4<>;
L_0x557278d00d80 .concat [ 5 4 22 0], L_0x7faeaa30f528, L_0x557278cfff40, L_0x557278d005f0;
L_0x557278d00e80 .concat [ 31 1 0 0], L_0x557278d00d80, L_0x7faeaa30f570;
L_0x557278d00f70 .concat [ 5 4 23 0], L_0x7faeaa30f5b8, L_0x557278cfff40, L_0x557278cffea0;
L_0x557278d01160 .functor MUXZ 32, L_0x557278d00f70, L_0x557278d00e80, v0x557278ce6060_0, C4<>;
L_0x557278d01760 .functor MUXZ 256, v0x557278ceb370_0, L_0x557278d06580, L_0x557278d04150, C4<>;
S_0x557278cdb7e0 .scope module, "dcache_sram" "dcache_sram" 23 217, 24 1 0, S_0x557278cdb130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 4 "addr_i";
    .port_info 3 /INPUT 25 "tag_i";
    .port_info 4 /INPUT 256 "data_i";
    .port_info 5 /INPUT 1 "enable_i";
    .port_info 6 /INPUT 1 "write_i";
    .port_info 7 /OUTPUT 25 "tag_o";
    .port_info 8 /OUTPUT 256 "data_o";
    .port_info 9 /OUTPUT 1 "hit_o";
L_0x557278d02530 .functor AND 1, L_0x557278d01f50, L_0x557278d03400, C4<1>, C4<1>;
L_0x557278d010f0 .functor AND 1, L_0x557278d02ca0, L_0x557278d03ec0, C4<1>, C4<1>;
L_0x557278d04150 .functor OR 1, L_0x557278d02530, L_0x557278d010f0, C4<0>, C4<0>;
v0x557278cdbae0_0 .var "LRU", 15 0;
v0x557278cdbbe0_0 .net *"_ivl_1", 22 0, L_0x557278d01880;  1 drivers
L_0x7faeaa30fac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557278cdbcc0_0 .net *"_ivl_100", 0 0, L_0x7faeaa30fac8;  1 drivers
v0x557278cdbd80_0 .net *"_ivl_101", 9 0, L_0x557278d03b50;  1 drivers
L_0x7faeaa310380 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x557278cdbe60_0 .net/2u *"_ivl_105", 9 0, L_0x7faeaa310380;  1 drivers
v0x557278cdbf90_0 .net *"_ivl_106", 9 0, L_0x557278d03d80;  1 drivers
v0x557278cdc070_0 .net *"_ivl_109", 0 0, L_0x557278d03ec0;  1 drivers
L_0x7faeaa30f648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557278cdc150_0 .net *"_ivl_11", 0 0, L_0x7faeaa30f648;  1 drivers
v0x557278cdc230_0 .net *"_ivl_114", 255 0, L_0x557278d04260;  1 drivers
v0x557278cdc310_0 .net *"_ivl_116", 7 0, L_0x557278d04300;  1 drivers
L_0x7faeaa30fb10 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x557278cdc3f0_0 .net *"_ivl_119", 3 0, L_0x7faeaa30fb10;  1 drivers
L_0x7faeaa30f690 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x557278cdc4d0_0 .net/2u *"_ivl_12", 8 0, L_0x7faeaa30f690;  1 drivers
v0x557278cdc5b0_0 .net *"_ivl_120", 8 0, L_0x557278d04500;  1 drivers
L_0x7faeaa30fb58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557278cdc690_0 .net *"_ivl_123", 0 0, L_0x7faeaa30fb58;  1 drivers
L_0x7faeaa30fba0 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x557278cdc770_0 .net/2u *"_ivl_124", 8 0, L_0x7faeaa30fba0;  1 drivers
v0x557278cdc850_0 .net *"_ivl_127", 8 0, L_0x557278d04640;  1 drivers
v0x557278cdc930_0 .net *"_ivl_128", 255 0, L_0x557278d048f0;  1 drivers
v0x557278cdcb20_0 .net *"_ivl_130", 7 0, L_0x557278d04990;  1 drivers
L_0x7faeaa30fbe8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x557278cdcc00_0 .net *"_ivl_133", 3 0, L_0x7faeaa30fbe8;  1 drivers
v0x557278cdcce0_0 .net *"_ivl_134", 8 0, L_0x557278d04820;  1 drivers
L_0x7faeaa30fc30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557278cdcdc0_0 .net *"_ivl_137", 0 0, L_0x7faeaa30fc30;  1 drivers
L_0x7faeaa30fc78 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x557278cdcea0_0 .net/2u *"_ivl_138", 8 0, L_0x7faeaa30fc78;  1 drivers
v0x557278cdcf80_0 .net *"_ivl_141", 8 0, L_0x557278d04c00;  1 drivers
L_0x7faeaa30fcc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557278cdd060_0 .net *"_ivl_146", 0 0, L_0x7faeaa30fcc0;  1 drivers
v0x557278cdd140_0 .net *"_ivl_147", 9 0, L_0x557278d04e80;  1 drivers
v0x557278cdd220_0 .net *"_ivl_15", 8 0, L_0x557278d01b50;  1 drivers
L_0x7faeaa3103c8 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x557278cdd300_0 .net/2u *"_ivl_151", 9 0, L_0x7faeaa3103c8;  1 drivers
v0x557278cdd3e0_0 .net *"_ivl_152", 9 0, L_0x557278d04fc0;  1 drivers
v0x557278cdd4c0_0 .net *"_ivl_154", 255 0, L_0x557278d052c0;  1 drivers
v0x557278cdd5a0_0 .net *"_ivl_156", 255 0, L_0x557278d05400;  1 drivers
v0x557278cdd680_0 .net *"_ivl_158", 7 0, L_0x557278d05600;  1 drivers
L_0x7faeaa30fd08 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x557278cdd760_0 .net *"_ivl_161", 3 0, L_0x7faeaa30fd08;  1 drivers
v0x557278cdd840_0 .net *"_ivl_162", 8 0, L_0x557278d056f0;  1 drivers
L_0x7faeaa30fd50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557278cddb30_0 .net *"_ivl_165", 0 0, L_0x7faeaa30fd50;  1 drivers
L_0x7faeaa30fd98 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x557278cddc10_0 .net/2u *"_ivl_166", 8 0, L_0x7faeaa30fd98;  1 drivers
v0x557278cddcf0_0 .net *"_ivl_169", 8 0, L_0x557278d059a0;  1 drivers
v0x557278cdddd0_0 .net *"_ivl_17", 22 0, L_0x557278d01ce0;  1 drivers
v0x557278cddeb0_0 .net *"_ivl_171", 0 0, L_0x557278d05ae0;  1 drivers
v0x557278cddf90_0 .net *"_ivl_172", 2 0, L_0x557278d05d00;  1 drivers
L_0x7faeaa30fde0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557278cde070_0 .net *"_ivl_175", 1 0, L_0x7faeaa30fde0;  1 drivers
L_0x7faeaa30fe28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557278cde150_0 .net *"_ivl_178", 0 0, L_0x7faeaa30fe28;  1 drivers
v0x557278cde230_0 .net *"_ivl_179", 9 0, L_0x557278d05e40;  1 drivers
v0x557278cde310_0 .net *"_ivl_18", 0 0, L_0x557278d01e10;  1 drivers
L_0x7faeaa30fe70 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x557278cde3d0_0 .net *"_ivl_182", 6 0, L_0x7faeaa30fe70;  1 drivers
v0x557278cde4b0_0 .net *"_ivl_183", 9 0, L_0x557278d06110;  1 drivers
v0x557278cde590_0 .net *"_ivl_184", 9 0, L_0x557278d06250;  1 drivers
v0x557278cde670_0 .net *"_ivl_188", 24 0, L_0x557278d06670;  1 drivers
v0x557278cde750_0 .net *"_ivl_190", 7 0, L_0x557278d068c0;  1 drivers
L_0x7faeaa30feb8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x557278cde830_0 .net *"_ivl_193", 3 0, L_0x7faeaa30feb8;  1 drivers
v0x557278cde910_0 .net *"_ivl_194", 8 0, L_0x557278d069b0;  1 drivers
L_0x7faeaa30ff00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557278cde9f0_0 .net *"_ivl_197", 0 0, L_0x7faeaa30ff00;  1 drivers
L_0x7faeaa30ff48 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x557278cdead0_0 .net/2u *"_ivl_198", 8 0, L_0x7faeaa30ff48;  1 drivers
v0x557278cdebb0_0 .net *"_ivl_2", 24 0, L_0x557278d01920;  1 drivers
L_0x7faeaa30f6d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557278cdec90_0 .net/2u *"_ivl_20", 0 0, L_0x7faeaa30f6d8;  1 drivers
v0x557278cded70_0 .net *"_ivl_201", 8 0, L_0x557278d06cb0;  1 drivers
v0x557278cdee50_0 .net *"_ivl_202", 24 0, L_0x557278d06e40;  1 drivers
v0x557278cdef30_0 .net *"_ivl_204", 7 0, L_0x557278d070b0;  1 drivers
L_0x7faeaa30ff90 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x557278cdf010_0 .net *"_ivl_207", 3 0, L_0x7faeaa30ff90;  1 drivers
v0x557278cdf0f0_0 .net *"_ivl_208", 8 0, L_0x557278d071a0;  1 drivers
L_0x7faeaa30ffd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557278cdf1d0_0 .net *"_ivl_211", 0 0, L_0x7faeaa30ffd8;  1 drivers
L_0x7faeaa310020 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x557278cdf2b0_0 .net/2u *"_ivl_212", 8 0, L_0x7faeaa310020;  1 drivers
v0x557278cdf390_0 .net *"_ivl_215", 8 0, L_0x557278d074c0;  1 drivers
L_0x7faeaa30f720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557278cdf470_0 .net/2u *"_ivl_22", 0 0, L_0x7faeaa30f720;  1 drivers
L_0x7faeaa310068 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557278cdf550_0 .net *"_ivl_220", 0 0, L_0x7faeaa310068;  1 drivers
v0x557278cdf630_0 .net *"_ivl_221", 9 0, L_0x557278d07600;  1 drivers
L_0x7faeaa310410 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x557278cdf710_0 .net/2u *"_ivl_225", 9 0, L_0x7faeaa310410;  1 drivers
v0x557278cdf7f0_0 .net *"_ivl_226", 9 0, L_0x557278d07930;  1 drivers
v0x557278cdf8d0_0 .net *"_ivl_228", 24 0, L_0x557278d07a70;  1 drivers
v0x557278cdf9b0_0 .net *"_ivl_230", 24 0, L_0x557278d07d60;  1 drivers
v0x557278cdfa90_0 .net *"_ivl_232", 7 0, L_0x557278d07e00;  1 drivers
L_0x7faeaa3100b0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x557278cdfb70_0 .net *"_ivl_235", 3 0, L_0x7faeaa3100b0;  1 drivers
v0x557278cdfc50_0 .net *"_ivl_236", 8 0, L_0x557278d08100;  1 drivers
L_0x7faeaa3100f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557278cdfd30_0 .net *"_ivl_239", 0 0, L_0x7faeaa3100f8;  1 drivers
L_0x7faeaa310140 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x557278cdfe10_0 .net/2u *"_ivl_240", 8 0, L_0x7faeaa310140;  1 drivers
v0x557278cdfef0_0 .net *"_ivl_243", 8 0, L_0x557278d08240;  1 drivers
v0x557278cdffd0_0 .net *"_ivl_245", 0 0, L_0x557278d085a0;  1 drivers
v0x557278ce00b0_0 .net *"_ivl_246", 2 0, L_0x557278d08690;  1 drivers
L_0x7faeaa310188 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557278ce0190_0 .net *"_ivl_249", 1 0, L_0x7faeaa310188;  1 drivers
L_0x7faeaa3101d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557278ce0270_0 .net *"_ivl_252", 0 0, L_0x7faeaa3101d0;  1 drivers
v0x557278ce0350_0 .net *"_ivl_253", 9 0, L_0x557278d08a00;  1 drivers
L_0x7faeaa310218 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x557278ce0430_0 .net *"_ivl_256", 6 0, L_0x7faeaa310218;  1 drivers
v0x557278ce0510_0 .net *"_ivl_257", 9 0, L_0x557278d08b40;  1 drivers
v0x557278ce05f0_0 .net *"_ivl_258", 9 0, L_0x557278d092d0;  1 drivers
v0x557278ce06d0_0 .net *"_ivl_27", 22 0, L_0x557278d02130;  1 drivers
v0x557278ce07b0_0 .net *"_ivl_28", 24 0, L_0x557278d02260;  1 drivers
v0x557278ce0890_0 .net *"_ivl_30", 7 0, L_0x557278d02360;  1 drivers
L_0x7faeaa30f768 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x557278ce0970_0 .net *"_ivl_33", 3 0, L_0x7faeaa30f768;  1 drivers
v0x557278ce0a50_0 .net *"_ivl_34", 8 0, L_0x557278d02490;  1 drivers
L_0x7faeaa30f7b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557278ce0b30_0 .net *"_ivl_37", 0 0, L_0x7faeaa30f7b0;  1 drivers
L_0x7faeaa30f7f8 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x557278ce0c10_0 .net/2u *"_ivl_38", 8 0, L_0x7faeaa30f7f8;  1 drivers
v0x557278ce0cf0_0 .net *"_ivl_4", 7 0, L_0x557278d019c0;  1 drivers
v0x557278ce0dd0_0 .net *"_ivl_41", 8 0, L_0x557278d025a0;  1 drivers
L_0x7faeaa30f840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557278ce0eb0_0 .net *"_ivl_46", 0 0, L_0x7faeaa30f840;  1 drivers
v0x557278ce0f90_0 .net *"_ivl_47", 9 0, L_0x557278d026e0;  1 drivers
L_0x7faeaa310338 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x557278ce1070_0 .net/2u *"_ivl_51", 9 0, L_0x7faeaa310338;  1 drivers
v0x557278ce1150_0 .net *"_ivl_52", 9 0, L_0x557278d028a0;  1 drivers
v0x557278ce1230_0 .net *"_ivl_55", 22 0, L_0x557278d029e0;  1 drivers
v0x557278ce1310_0 .net *"_ivl_56", 0 0, L_0x557278d02b60;  1 drivers
L_0x7faeaa30f888 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557278ce13d0_0 .net/2u *"_ivl_58", 0 0, L_0x7faeaa30f888;  1 drivers
L_0x7faeaa30f8d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557278ce14b0_0 .net/2u *"_ivl_60", 0 0, L_0x7faeaa30f8d0;  1 drivers
v0x557278ce1590_0 .net *"_ivl_64", 24 0, L_0x557278d02ed0;  1 drivers
v0x557278ce1670_0 .net *"_ivl_66", 7 0, L_0x557278d02f70;  1 drivers
L_0x7faeaa30f918 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x557278ce1750_0 .net *"_ivl_69", 3 0, L_0x7faeaa30f918;  1 drivers
L_0x7faeaa30f600 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x557278ce1830_0 .net *"_ivl_7", 3 0, L_0x7faeaa30f600;  1 drivers
v0x557278ce1910_0 .net *"_ivl_70", 8 0, L_0x557278d02d40;  1 drivers
L_0x7faeaa30f960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557278ce19f0_0 .net *"_ivl_73", 0 0, L_0x7faeaa30f960;  1 drivers
L_0x7faeaa30f9a8 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x557278ce1ad0_0 .net/2u *"_ivl_74", 8 0, L_0x7faeaa30f9a8;  1 drivers
v0x557278ce1bb0_0 .net *"_ivl_77", 8 0, L_0x557278d031b0;  1 drivers
v0x557278ce1c90_0 .net *"_ivl_79", 0 0, L_0x557278d03400;  1 drivers
v0x557278ce1d70_0 .net *"_ivl_8", 8 0, L_0x557278d01a60;  1 drivers
v0x557278ce1e50_0 .net *"_ivl_82", 24 0, L_0x557278d03590;  1 drivers
v0x557278ce1f30_0 .net *"_ivl_84", 7 0, L_0x557278d03700;  1 drivers
L_0x7faeaa30f9f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x557278ce2010_0 .net *"_ivl_87", 3 0, L_0x7faeaa30f9f0;  1 drivers
v0x557278ce20f0_0 .net *"_ivl_88", 8 0, L_0x557278d037f0;  1 drivers
L_0x7faeaa30fa38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557278ce21d0_0 .net *"_ivl_91", 0 0, L_0x7faeaa30fa38;  1 drivers
L_0x7faeaa30fa80 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x557278ce22b0_0 .net/2u *"_ivl_92", 8 0, L_0x7faeaa30fa80;  1 drivers
v0x557278ce2390_0 .net *"_ivl_95", 8 0, L_0x557278d03a10;  1 drivers
v0x557278ce2470_0 .net "addr_i", 3 0, L_0x557278d00690;  alias, 1 drivers
v0x557278ce2550_0 .net "clk_i", 0 0, v0x557278cebca0_0;  alias, 1 drivers
v0x557278ce25f0 .array "data", 31 0, 255 0;
v0x557278ce26b0_0 .net "data_i", 255 0, L_0x557278d00b40;  alias, 1 drivers
v0x557278ce2790_0 .net "data_o", 255 0, L_0x557278d06580;  alias, 1 drivers
v0x557278ce2870_0 .net "enable_i", 0 0, L_0x557278d007a0;  alias, 1 drivers
v0x557278ce2930_0 .net "equal_1", 0 0, L_0x557278d01f50;  1 drivers
v0x557278ce29f0_0 .net "equal_2", 0 0, L_0x557278d02ca0;  1 drivers
v0x557278ce2ab0_0 .net "hit_o", 0 0, L_0x557278d04150;  alias, 1 drivers
v0x557278ce2b70_0 .var/i "i", 31 0;
v0x557278ce2c50_0 .var/i "j", 31 0;
v0x557278ce2d30_0 .net "res_1", 0 0, L_0x557278d02530;  1 drivers
v0x557278ce3600_0 .net "res_2", 0 0, L_0x557278d010f0;  1 drivers
v0x557278ce36c0_0 .net "rst_i", 0 0, v0x557278cebd60_0;  alias, 1 drivers
v0x557278ce3760 .array "tag", 31 0, 24 0;
v0x557278ce3800_0 .net "tag_i", 24 0, L_0x557278d00960;  alias, 1 drivers
v0x557278ce38e0_0 .net "tag_o", 24 0, L_0x557278d09460;  alias, 1 drivers
v0x557278ce39c0_0 .net "write_i", 0 0, L_0x557278d008a0;  alias, 1 drivers
L_0x557278d01880 .part L_0x557278d00960, 0, 23;
L_0x557278d01920 .array/port v0x557278ce3760, L_0x557278d01b50;
L_0x557278d019c0 .concat [ 4 4 0 0], L_0x557278d00690, L_0x7faeaa30f600;
L_0x557278d01a60 .concat [ 8 1 0 0], L_0x557278d019c0, L_0x7faeaa30f648;
L_0x557278d01b50 .arith/mult 9, L_0x557278d01a60, L_0x7faeaa30f690;
L_0x557278d01ce0 .part L_0x557278d01920, 0, 23;
L_0x557278d01e10 .cmp/eq 23, L_0x557278d01880, L_0x557278d01ce0;
L_0x557278d01f50 .functor MUXZ 1, L_0x7faeaa30f720, L_0x7faeaa30f6d8, L_0x557278d01e10, C4<>;
L_0x557278d02130 .part L_0x557278d00960, 0, 23;
L_0x557278d02260 .array/port v0x557278ce3760, L_0x557278d028a0;
L_0x557278d02360 .concat [ 4 4 0 0], L_0x557278d00690, L_0x7faeaa30f768;
L_0x557278d02490 .concat [ 8 1 0 0], L_0x557278d02360, L_0x7faeaa30f7b0;
L_0x557278d025a0 .arith/mult 9, L_0x557278d02490, L_0x7faeaa30f7f8;
L_0x557278d026e0 .concat [ 9 1 0 0], L_0x557278d025a0, L_0x7faeaa30f840;
L_0x557278d028a0 .arith/sum 10, L_0x557278d026e0, L_0x7faeaa310338;
L_0x557278d029e0 .part L_0x557278d02260, 0, 23;
L_0x557278d02b60 .cmp/eq 23, L_0x557278d02130, L_0x557278d029e0;
L_0x557278d02ca0 .functor MUXZ 1, L_0x7faeaa30f8d0, L_0x7faeaa30f888, L_0x557278d02b60, C4<>;
L_0x557278d02ed0 .array/port v0x557278ce3760, L_0x557278d031b0;
L_0x557278d02f70 .concat [ 4 4 0 0], L_0x557278d00690, L_0x7faeaa30f918;
L_0x557278d02d40 .concat [ 8 1 0 0], L_0x557278d02f70, L_0x7faeaa30f960;
L_0x557278d031b0 .arith/mult 9, L_0x557278d02d40, L_0x7faeaa30f9a8;
L_0x557278d03400 .part L_0x557278d02ed0, 24, 1;
L_0x557278d03590 .array/port v0x557278ce3760, L_0x557278d03d80;
L_0x557278d03700 .concat [ 4 4 0 0], L_0x557278d00690, L_0x7faeaa30f9f0;
L_0x557278d037f0 .concat [ 8 1 0 0], L_0x557278d03700, L_0x7faeaa30fa38;
L_0x557278d03a10 .arith/mult 9, L_0x557278d037f0, L_0x7faeaa30fa80;
L_0x557278d03b50 .concat [ 9 1 0 0], L_0x557278d03a10, L_0x7faeaa30fac8;
L_0x557278d03d80 .arith/sum 10, L_0x557278d03b50, L_0x7faeaa310380;
L_0x557278d03ec0 .part L_0x557278d03590, 24, 1;
L_0x557278d04260 .array/port v0x557278ce25f0, L_0x557278d04640;
L_0x557278d04300 .concat [ 4 4 0 0], L_0x557278d00690, L_0x7faeaa30fb10;
L_0x557278d04500 .concat [ 8 1 0 0], L_0x557278d04300, L_0x7faeaa30fb58;
L_0x557278d04640 .arith/mult 9, L_0x557278d04500, L_0x7faeaa30fba0;
L_0x557278d048f0 .array/port v0x557278ce25f0, L_0x557278d04fc0;
L_0x557278d04990 .concat [ 4 4 0 0], L_0x557278d00690, L_0x7faeaa30fbe8;
L_0x557278d04820 .concat [ 8 1 0 0], L_0x557278d04990, L_0x7faeaa30fc30;
L_0x557278d04c00 .arith/mult 9, L_0x557278d04820, L_0x7faeaa30fc78;
L_0x557278d04e80 .concat [ 9 1 0 0], L_0x557278d04c00, L_0x7faeaa30fcc0;
L_0x557278d04fc0 .arith/sum 10, L_0x557278d04e80, L_0x7faeaa3103c8;
L_0x557278d052c0 .functor MUXZ 256, L_0x557278d048f0, L_0x557278d04260, L_0x557278d02530, C4<>;
L_0x557278d05400 .array/port v0x557278ce25f0, L_0x557278d06250;
L_0x557278d05600 .concat [ 4 4 0 0], L_0x557278d00690, L_0x7faeaa30fd08;
L_0x557278d056f0 .concat [ 8 1 0 0], L_0x557278d05600, L_0x7faeaa30fd50;
L_0x557278d059a0 .arith/mult 9, L_0x557278d056f0, L_0x7faeaa30fd98;
L_0x557278d05ae0 .part/v v0x557278cdbae0_0, L_0x557278d00690, 1;
L_0x557278d05d00 .concat [ 1 2 0 0], L_0x557278d05ae0, L_0x7faeaa30fde0;
L_0x557278d05e40 .concat [ 9 1 0 0], L_0x557278d059a0, L_0x7faeaa30fe28;
L_0x557278d06110 .concat [ 3 7 0 0], L_0x557278d05d00, L_0x7faeaa30fe70;
L_0x557278d06250 .arith/sum 10, L_0x557278d05e40, L_0x557278d06110;
L_0x557278d06580 .functor MUXZ 256, L_0x557278d05400, L_0x557278d052c0, L_0x557278d04150, C4<>;
L_0x557278d06670 .array/port v0x557278ce3760, L_0x557278d06cb0;
L_0x557278d068c0 .concat [ 4 4 0 0], L_0x557278d00690, L_0x7faeaa30feb8;
L_0x557278d069b0 .concat [ 8 1 0 0], L_0x557278d068c0, L_0x7faeaa30ff00;
L_0x557278d06cb0 .arith/mult 9, L_0x557278d069b0, L_0x7faeaa30ff48;
L_0x557278d06e40 .array/port v0x557278ce3760, L_0x557278d07930;
L_0x557278d070b0 .concat [ 4 4 0 0], L_0x557278d00690, L_0x7faeaa30ff90;
L_0x557278d071a0 .concat [ 8 1 0 0], L_0x557278d070b0, L_0x7faeaa30ffd8;
L_0x557278d074c0 .arith/mult 9, L_0x557278d071a0, L_0x7faeaa310020;
L_0x557278d07600 .concat [ 9 1 0 0], L_0x557278d074c0, L_0x7faeaa310068;
L_0x557278d07930 .arith/sum 10, L_0x557278d07600, L_0x7faeaa310410;
L_0x557278d07a70 .functor MUXZ 25, L_0x557278d06e40, L_0x557278d06670, L_0x557278d02530, C4<>;
L_0x557278d07d60 .array/port v0x557278ce3760, L_0x557278d092d0;
L_0x557278d07e00 .concat [ 4 4 0 0], L_0x557278d00690, L_0x7faeaa3100b0;
L_0x557278d08100 .concat [ 8 1 0 0], L_0x557278d07e00, L_0x7faeaa3100f8;
L_0x557278d08240 .arith/mult 9, L_0x557278d08100, L_0x7faeaa310140;
L_0x557278d085a0 .part/v v0x557278cdbae0_0, L_0x557278d00690, 1;
L_0x557278d08690 .concat [ 1 2 0 0], L_0x557278d085a0, L_0x7faeaa310188;
L_0x557278d08a00 .concat [ 9 1 0 0], L_0x557278d08240, L_0x7faeaa3101d0;
L_0x557278d08b40 .concat [ 3 7 0 0], L_0x557278d08690, L_0x7faeaa310218;
L_0x557278d092d0 .arith/sum 10, L_0x557278d08a00, L_0x557278d08b40;
L_0x557278d09460 .functor MUXZ 25, L_0x557278d07d60, L_0x557278d07a70, L_0x557278d04150, C4<>;
S_0x557278cea510 .scope module, "Data_Memory" "Data_Memory" 2 37, 25 1 0, S_0x557278c7fa40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 32 "addr_i";
    .port_info 3 /INPUT 256 "data_i";
    .port_info 4 /INPUT 1 "enable_i";
    .port_info 5 /INPUT 1 "write_i";
    .port_info 6 /OUTPUT 1 "ack_o";
    .port_info 7 /OUTPUT 256 "data_o";
P_0x557278cb5570 .param/l "STATE_IDLE" 0 25 31, C4<0>;
P_0x557278cb55b0 .param/l "STATE_WAIT" 0 25 32, C4<1>;
L_0x557278d05060 .functor AND 1, L_0x557278d097f0, L_0x557278d098e0, C4<1>, C4<1>;
L_0x7faeaa310260 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x557278cea8c0_0 .net/2u *"_ivl_0", 1 0, L_0x7faeaa310260;  1 drivers
v0x557278cea9a0_0 .net *"_ivl_10", 31 0, L_0x557278d09ac0;  1 drivers
v0x557278ceaa80_0 .net *"_ivl_12", 26 0, L_0x557278d09a20;  1 drivers
L_0x7faeaa3102f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x557278ceab40_0 .net *"_ivl_14", 4 0, L_0x7faeaa3102f0;  1 drivers
v0x557278ceac20_0 .net *"_ivl_2", 0 0, L_0x557278d097f0;  1 drivers
L_0x7faeaa3102a8 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x557278cead30_0 .net/2u *"_ivl_4", 3 0, L_0x7faeaa3102a8;  1 drivers
v0x557278ceae10_0 .net *"_ivl_6", 0 0, L_0x557278d098e0;  1 drivers
v0x557278ceaed0_0 .net "ack_o", 0 0, L_0x557278d05060;  alias, 1 drivers
v0x557278ceafc0_0 .net "addr", 26 0, L_0x557278d09c00;  1 drivers
v0x557278ceb130_0 .net "addr_i", 31 0, L_0x557278d01160;  alias, 1 drivers
v0x557278ceb1f0_0 .net "clk_i", 0 0, v0x557278cebca0_0;  alias, 1 drivers
v0x557278ceb290_0 .var "count", 3 0;
v0x557278ceb370_0 .var "data", 255 0;
v0x557278ceb450_0 .net "data_i", 255 0, L_0x557278d01290;  alias, 1 drivers
v0x557278ceb560_0 .net "data_o", 255 0, v0x557278ceb370_0;  alias, 1 drivers
v0x557278ceb670_0 .net "enable_i", 0 0, L_0x557278d00c30;  alias, 1 drivers
v0x557278ceb760 .array "memory", 511 0, 255 0;
v0x557278ceb930_0 .net "rst_i", 0 0, v0x557278cebd60_0;  alias, 1 drivers
v0x557278ceb9d0_0 .var "state", 1 0;
v0x557278cebab0_0 .net "write_i", 0 0, L_0x557278d01390;  alias, 1 drivers
L_0x557278d097f0 .cmp/eq 2, v0x557278ceb9d0_0, L_0x7faeaa310260;
L_0x557278d098e0 .cmp/eq 4, v0x557278ceb290_0, L_0x7faeaa3102a8;
L_0x557278d09a20 .part L_0x557278d01160, 5, 27;
L_0x557278d09ac0 .concat [ 27 5 0 0], L_0x557278d09a20, L_0x7faeaa3102f0;
L_0x557278d09c00 .part L_0x557278d09ac0, 0, 27;
    .scope S_0x557278cd32a0;
T_0 ;
    %wait E_0x557278cd3570;
    %load/vec4 v0x557278cd3940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557278cd3850_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x557278cd3a50_0;
    %inv;
    %load/vec4 v0x557278cd35f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x557278cd3b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x557278cd3750_0;
    %assign/vec4 v0x557278cd3850_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557278cd3850_0, 0;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x557278cdac60;
T_1 ;
    %wait E_0x557278cdae80;
    %load/vec4 v0x557278cdaf00_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557278cdafe0_0, 0, 32;
    %jmp T_1.6;
T_1.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557278cdafe0_0, 0, 32;
    %jmp T_1.6;
T_1.1 ;
    %load/vec4 v0x557278cdaf00_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x557278cdaf00_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x557278cdafe0_0, 0, 32;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v0x557278cdaf00_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x557278cdaf00_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x557278cdafe0_0, 0, 32;
    %jmp T_1.6;
T_1.3 ;
    %load/vec4 v0x557278cdaf00_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x557278cdafe0_0, 4, 20;
    %load/vec4 v0x557278cdaf00_0;
    %parti/s 7, 25, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x557278cdafe0_0, 4, 7;
    %load/vec4 v0x557278cdaf00_0;
    %parti/s 5, 7, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x557278cdafe0_0, 4, 5;
    %jmp T_1.6;
T_1.4 ;
    %load/vec4 v0x557278cdaf00_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x557278cdafe0_0, 4, 21;
    %load/vec4 v0x557278cdaf00_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x557278cdafe0_0, 4, 1;
    %load/vec4 v0x557278cdaf00_0;
    %parti/s 6, 25, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x557278cdafe0_0, 4, 6;
    %load/vec4 v0x557278cdaf00_0;
    %parti/s 4, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x557278cdafe0_0, 4, 4;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x557278c7b360;
T_2 ;
    %wait E_0x557278b89f50;
    %load/vec4 v0x557278c99820_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557278c8c1f0_0, 0;
    %jmp T_2.12;
T_2.0 ;
    %load/vec4 v0x557278c91a40_0;
    %load/vec4 v0x557278c91110_0;
    %and;
    %assign/vec4 v0x557278c8c1f0_0, 0;
    %jmp T_2.12;
T_2.1 ;
    %load/vec4 v0x557278c91a40_0;
    %load/vec4 v0x557278c91110_0;
    %xor;
    %assign/vec4 v0x557278c8c1f0_0, 0;
    %jmp T_2.12;
T_2.2 ;
    %load/vec4 v0x557278c91a40_0;
    %ix/getv 4, v0x557278c91110_0;
    %shiftl 4;
    %assign/vec4 v0x557278c8c1f0_0, 0;
    %jmp T_2.12;
T_2.3 ;
    %load/vec4 v0x557278c91a40_0;
    %load/vec4 v0x557278c91110_0;
    %add;
    %assign/vec4 v0x557278c8c1f0_0, 0;
    %jmp T_2.12;
T_2.4 ;
    %load/vec4 v0x557278c91a40_0;
    %load/vec4 v0x557278c91110_0;
    %sub;
    %assign/vec4 v0x557278c8c1f0_0, 0;
    %jmp T_2.12;
T_2.5 ;
    %load/vec4 v0x557278c91a40_0;
    %load/vec4 v0x557278c91110_0;
    %mul;
    %assign/vec4 v0x557278c8c1f0_0, 0;
    %jmp T_2.12;
T_2.6 ;
    %load/vec4 v0x557278c91a40_0;
    %load/vec4 v0x557278c91110_0;
    %add;
    %assign/vec4 v0x557278c8c1f0_0, 0;
    %jmp T_2.12;
T_2.7 ;
    %load/vec4 v0x557278c91a40_0;
    %load/vec4 v0x557278c91110_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %assign/vec4 v0x557278c8c1f0_0, 0;
    %jmp T_2.12;
T_2.8 ;
    %load/vec4 v0x557278c91a40_0;
    %load/vec4 v0x557278c91110_0;
    %add;
    %assign/vec4 v0x557278c8c1f0_0, 0;
    %jmp T_2.12;
T_2.9 ;
    %load/vec4 v0x557278c91a40_0;
    %load/vec4 v0x557278c91110_0;
    %add;
    %assign/vec4 v0x557278c8c1f0_0, 0;
    %jmp T_2.12;
T_2.10 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557278c8c1f0_0, 0;
    %jmp T_2.12;
T_2.12 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x557278c7b6d0;
T_3 ;
    %wait E_0x557278b6f5c0;
    %load/vec4 v0x557278c85d80_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0x557278c854e0_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x557278c8b8c0_0, 0;
    %jmp T_3.12;
T_3.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x557278c8b8c0_0, 0;
    %jmp T_3.12;
T_3.6 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x557278c8b8c0_0, 0;
    %jmp T_3.12;
T_3.7 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x557278c8b8c0_0, 0;
    %jmp T_3.12;
T_3.8 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x557278c8b8c0_0, 0;
    %jmp T_3.12;
T_3.9 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x557278c8b8c0_0, 0;
    %jmp T_3.12;
T_3.10 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x557278c8b8c0_0, 0;
    %jmp T_3.12;
T_3.12 ;
    %pop/vec4 1;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0x557278c854e0_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x557278c8b8c0_0, 0;
    %jmp T_3.17;
T_3.13 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x557278c8b8c0_0, 0;
    %jmp T_3.17;
T_3.14 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x557278c8b8c0_0, 0;
    %jmp T_3.17;
T_3.15 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x557278c8b8c0_0, 0;
    %jmp T_3.17;
T_3.17 ;
    %pop/vec4 1;
    %jmp T_3.4;
T_3.2 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x557278c8b8c0_0, 0;
    %jmp T_3.4;
T_3.3 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x557278c8b8c0_0, 0;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x557278cd8990;
T_4 ;
    %wait E_0x557278cd3480;
    %load/vec4 v0x557278cd91a0_0;
    %load/vec4 v0x557278cd8bf0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x557278cd8cd0_0;
    %load/vec4 v0x557278cd8bf0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557278cda550, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x557278c7f2b0;
T_5 ;
    %wait E_0x557278cc23c0;
    %load/vec4 v0x557278ccd920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557278ccdac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557278ccd860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557278ccd6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557278ccd770_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x557278ccd410_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557278ccd510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557278ccd5d0_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x557278ccd9e0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557278ccdac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557278ccd860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557278ccd6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557278ccd770_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x557278ccd410_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557278ccd510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557278ccd5d0_0, 0, 1;
    %jmp T_5.8;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557278ccdac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557278ccd860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557278ccd6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557278ccd770_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x557278ccd410_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557278ccd510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557278ccd5d0_0, 0, 1;
    %jmp T_5.8;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557278ccdac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557278ccd860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557278ccd6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557278ccd770_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557278ccd410_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557278ccd510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557278ccd5d0_0, 0, 1;
    %jmp T_5.8;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557278ccdac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557278ccd860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557278ccd6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557278ccd770_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557278ccd410_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557278ccd510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557278ccd5d0_0, 0, 1;
    %jmp T_5.8;
T_5.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557278ccdac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557278ccd860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557278ccd6d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557278ccd770_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x557278ccd410_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557278ccd510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557278ccd5d0_0, 0, 1;
    %jmp T_5.8;
T_5.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557278ccdac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557278ccd860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557278ccd6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557278ccd770_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x557278ccd410_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557278ccd510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557278ccd5d0_0, 0, 1;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x557278cd6fb0;
T_6 ;
    %wait E_0x557278cd3480;
    %load/vec4 v0x557278cd7820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x557278cd78c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557278cd75d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557278cd7760_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x557278cd72c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557278cd75d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557278cd7760_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x557278cd73d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %load/vec4 v0x557278cd75d0_0;
    %assign/vec4 v0x557278cd75d0_0, 0;
    %load/vec4 v0x557278cd7760_0;
    %assign/vec4 v0x557278cd7760_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0x557278cd7530_0;
    %assign/vec4 v0x557278cd75d0_0, 0;
    %load/vec4 v0x557278cd76c0_0;
    %assign/vec4 v0x557278cd7760_0, 0;
T_6.7 ;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x557278cd4fc0;
T_7 ;
    %wait E_0x557278cd3480;
    %load/vec4 v0x557278cd6a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x557278cd6b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x557278cd5f30_0;
    %assign/vec4 v0x557278cd6000_0, 0;
    %load/vec4 v0x557278cd6350_0;
    %assign/vec4 v0x557278cd6420_0, 0;
    %load/vec4 v0x557278cd6690_0;
    %assign/vec4 v0x557278cd6730_0, 0;
    %load/vec4 v0x557278cd68f0_0;
    %assign/vec4 v0x557278cd6990_0, 0;
    %load/vec4 v0x557278cd5cb0_0;
    %assign/vec4 v0x557278cd5d50_0, 0;
    %load/vec4 v0x557278cd5df0_0;
    %assign/vec4 v0x557278cd5e90_0, 0;
    %load/vec4 v0x557278cd60d0_0;
    %assign/vec4 v0x557278cd6280_0, 0;
    %load/vec4 v0x557278cd64f0_0;
    %assign/vec4 v0x557278cd65c0_0, 0;
    %load/vec4 v0x557278cd5b10_0;
    %assign/vec4 v0x557278cd5be0_0, 0;
    %load/vec4 v0x557278cd57c0_0;
    %assign/vec4 v0x557278cd58b0_0, 0;
    %load/vec4 v0x557278cd59a0_0;
    %assign/vec4 v0x557278cd5a40_0, 0;
    %load/vec4 v0x557278cd5410_0;
    %assign/vec4 v0x557278cd5520_0, 0;
    %load/vec4 v0x557278cd55f0_0;
    %assign/vec4 v0x557278cd56f0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x557278cd6000_0;
    %assign/vec4 v0x557278cd6000_0, 0;
    %load/vec4 v0x557278cd6420_0;
    %assign/vec4 v0x557278cd6420_0, 0;
    %load/vec4 v0x557278cd6730_0;
    %assign/vec4 v0x557278cd6730_0, 0;
    %load/vec4 v0x557278cd6990_0;
    %assign/vec4 v0x557278cd6990_0, 0;
    %load/vec4 v0x557278cd5d50_0;
    %assign/vec4 v0x557278cd5d50_0, 0;
    %load/vec4 v0x557278cd5e90_0;
    %assign/vec4 v0x557278cd5e90_0, 0;
    %load/vec4 v0x557278cd6280_0;
    %assign/vec4 v0x557278cd6280_0, 0;
    %load/vec4 v0x557278cd65c0_0;
    %assign/vec4 v0x557278cd65c0_0, 0;
    %load/vec4 v0x557278cd5be0_0;
    %assign/vec4 v0x557278cd5be0_0, 0;
    %load/vec4 v0x557278cd58b0_0;
    %assign/vec4 v0x557278cd58b0_0, 0;
    %load/vec4 v0x557278cd5a40_0;
    %assign/vec4 v0x557278cd5a40_0, 0;
    %load/vec4 v0x557278cd5520_0;
    %assign/vec4 v0x557278cd5520_0, 0;
    %load/vec4 v0x557278cd56f0_0;
    %assign/vec4 v0x557278cd56f0_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x557278cd3cf0;
T_8 ;
    %wait E_0x557278cd3480;
    %load/vec4 v0x557278cd4c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x557278cd4d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x557278cd40b0_0;
    %assign/vec4 v0x557278cd4190_0, 0;
    %load/vec4 v0x557278cd43c0_0;
    %assign/vec4 v0x557278cd4500_0, 0;
    %load/vec4 v0x557278cd48e0_0;
    %assign/vec4 v0x557278cd49a0_0, 0;
    %load/vec4 v0x557278cd4a40_0;
    %assign/vec4 v0x557278cd4ae0_0, 0;
    %load/vec4 v0x557278cd4760_0;
    %assign/vec4 v0x557278cd4820_0, 0;
    %load/vec4 v0x557278cd4280_0;
    %assign/vec4 v0x557278cd4320_0, 0;
    %load/vec4 v0x557278cd45e0_0;
    %assign/vec4 v0x557278cd46a0_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x557278cd4190_0;
    %assign/vec4 v0x557278cd4190_0, 0;
    %load/vec4 v0x557278cd4500_0;
    %assign/vec4 v0x557278cd4500_0, 0;
    %load/vec4 v0x557278cd49a0_0;
    %assign/vec4 v0x557278cd49a0_0, 0;
    %load/vec4 v0x557278cd4ae0_0;
    %assign/vec4 v0x557278cd4ae0_0, 0;
    %load/vec4 v0x557278cd4820_0;
    %assign/vec4 v0x557278cd4820_0, 0;
    %load/vec4 v0x557278cd4320_0;
    %assign/vec4 v0x557278cd4320_0, 0;
    %load/vec4 v0x557278cd46a0_0;
    %assign/vec4 v0x557278cd46a0_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x557278cd7a60;
T_9 ;
    %wait E_0x557278cd3480;
    %load/vec4 v0x557278cd85f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x557278cd8720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x557278cd7d30_0;
    %assign/vec4 v0x557278cd7e10_0, 0;
    %load/vec4 v0x557278cd7f00_0;
    %assign/vec4 v0x557278cd7fd0_0, 0;
    %load/vec4 v0x557278cd8280_0;
    %assign/vec4 v0x557278cd8370_0, 0;
    %load/vec4 v0x557278cd8410_0;
    %assign/vec4 v0x557278cd84b0_0, 0;
    %load/vec4 v0x557278cd80c0_0;
    %assign/vec4 v0x557278cd81b0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x557278cd7e10_0;
    %assign/vec4 v0x557278cd7e10_0, 0;
    %load/vec4 v0x557278cd7fd0_0;
    %assign/vec4 v0x557278cd7fd0_0, 0;
    %load/vec4 v0x557278cd8370_0;
    %assign/vec4 v0x557278cd8370_0, 0;
    %load/vec4 v0x557278cd84b0_0;
    %assign/vec4 v0x557278cd84b0_0, 0;
    %load/vec4 v0x557278cd81b0_0;
    %assign/vec4 v0x557278cd81b0_0, 0;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x557278ccf4e0;
T_10 ;
    %wait E_0x557278cc2400;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557278ccfb00_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557278ccfcd0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557278cd00d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557278cd0190_0, 0, 1;
    %load/vec4 v0x557278ccfe70_0;
    %load/vec4 v0x557278ccfd90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x557278ccf850_0;
    %load/vec4 v0x557278ccfd90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x557278ccfb00_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557278cd00d0_0, 0, 1;
T_10.0 ;
    %load/vec4 v0x557278ccfe70_0;
    %load/vec4 v0x557278ccfd90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x557278ccf950_0;
    %load/vec4 v0x557278ccfd90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x557278ccfcd0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557278cd0190_0, 0, 1;
T_10.2 ;
    %load/vec4 v0x557278cd0010_0;
    %load/vec4 v0x557278ccff30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x557278cd00d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x557278ccf850_0;
    %load/vec4 v0x557278ccff30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x557278ccfb00_0, 0, 2;
T_10.4 ;
    %load/vec4 v0x557278cd0010_0;
    %load/vec4 v0x557278ccff30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x557278cd0190_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x557278ccf950_0;
    %load/vec4 v0x557278ccff30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x557278ccfcd0_0, 0, 2;
T_10.6 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x557278cce430;
T_11 ;
    %wait E_0x557278cc3d90;
    %load/vec4 v0x557278cce770_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %load/vec4 v0x557278cce670_0;
    %store/vec4 v0x557278cce940_0, 0, 32;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v0x557278cce670_0;
    %store/vec4 v0x557278cce940_0, 0, 32;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v0x557278cceb30_0;
    %store/vec4 v0x557278cce940_0, 0, 32;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v0x557278cce850_0;
    %store/vec4 v0x557278cce940_0, 0, 32;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x557278ccecc0;
T_12 ;
    %wait E_0x557278cc15b0;
    %load/vec4 v0x557278cceff0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %load/vec4 v0x557278cceef0_0;
    %store/vec4 v0x557278ccf1d0_0, 0, 32;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v0x557278cceef0_0;
    %store/vec4 v0x557278ccf1d0_0, 0, 32;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v0x557278ccf370_0;
    %store/vec4 v0x557278ccf1d0_0, 0, 32;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v0x557278ccf0d0_0;
    %store/vec4 v0x557278ccf1d0_0, 0, 32;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x557278cd0350;
T_13 ;
    %wait E_0x557278cd05d0;
    %load/vec4 v0x557278cd0660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x557278cd0900_0;
    %load/vec4 v0x557278cd09a0_0;
    %cmp/e;
    %jmp/0xz  T_13.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557278cd0830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557278cd0bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557278cd0740_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x557278cd0900_0;
    %load/vec4 v0x557278cd0ad0_0;
    %cmp/e;
    %jmp/0xz  T_13.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557278cd0830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557278cd0bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557278cd0740_0, 0;
    %jmp T_13.5;
T_13.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557278cd0830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557278cd0bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557278cd0740_0, 0;
T_13.5 ;
T_13.3 ;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557278cd0830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557278cd0bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557278cd0740_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x557278cdb7e0;
T_14 ;
    %wait E_0x557278cd3570;
    %load/vec4 v0x557278ce36c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557278ce2b70_0, 0, 32;
T_14.2 ;
    %load/vec4 v0x557278ce2b70_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_14.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557278ce2c50_0, 0, 32;
T_14.4 ;
    %load/vec4 v0x557278ce2c50_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_14.5, 5;
    %pushi/vec4 0, 0, 25;
    %load/vec4 v0x557278ce2b70_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x557278ce2c50_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557278ce3760, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x557278ce2b70_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x557278ce2c50_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557278ce25f0, 0, 4;
    %load/vec4 v0x557278ce2c50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x557278ce2c50_0, 0, 32;
    %jmp T_14.4;
T_14.5 ;
    %load/vec4 v0x557278ce2b70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x557278ce2b70_0, 0, 32;
    %jmp T_14.2;
T_14.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x557278cdbae0_0, 0;
T_14.0 ;
    %load/vec4 v0x557278ce2870_0;
    %load/vec4 v0x557278ce39c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x557278ce2470_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x557278ce3760, 4;
    %parti/s 23, 0, 2;
    %load/vec4 v0x557278ce3800_0;
    %parti/s 23, 0, 2;
    %cmp/e;
    %jmp/0xz  T_14.8, 4;
    %load/vec4 v0x557278ce26b0_0;
    %load/vec4 v0x557278ce2470_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557278ce25f0, 0, 4;
    %load/vec4 v0x557278ce3800_0;
    %load/vec4 v0x557278ce2470_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557278ce3760, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x557278ce2470_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 23, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x557278ce3760, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x557278ce2470_0;
    %assign/vec4/off/d v0x557278cdbae0_0, 4, 5;
    %jmp T_14.9;
T_14.8 ;
    %load/vec4 v0x557278ce2470_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x557278ce3760, 4;
    %parti/s 23, 0, 2;
    %load/vec4 v0x557278ce3800_0;
    %parti/s 23, 0, 2;
    %cmp/e;
    %jmp/0xz  T_14.10, 4;
    %load/vec4 v0x557278ce26b0_0;
    %load/vec4 v0x557278ce2470_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557278ce25f0, 0, 4;
    %load/vec4 v0x557278ce3800_0;
    %load/vec4 v0x557278ce2470_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557278ce3760, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x557278ce2470_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 23, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x557278ce3760, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x557278ce2470_0;
    %assign/vec4/off/d v0x557278cdbae0_0, 4, 5;
    %jmp T_14.11;
T_14.10 ;
    %load/vec4 v0x557278ce26b0_0;
    %load/vec4 v0x557278ce2470_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %load/vec4 v0x557278cdbae0_0;
    %load/vec4 v0x557278ce2470_0;
    %part/u 1;
    %pad/u 3;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557278ce25f0, 0, 4;
    %load/vec4 v0x557278ce3800_0;
    %load/vec4 v0x557278ce2470_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %load/vec4 v0x557278cdbae0_0;
    %load/vec4 v0x557278ce2470_0;
    %part/u 1;
    %pad/u 3;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557278ce3760, 0, 4;
    %load/vec4 v0x557278cdbae0_0;
    %load/vec4 v0x557278ce2470_0;
    %part/u 1;
    %inv;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x557278ce2470_0;
    %assign/vec4/off/d v0x557278cdbae0_0, 4, 5;
T_14.11 ;
T_14.9 ;
T_14.6 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x557278cdb7e0;
T_15 ;
    %wait E_0x557278cd3570;
    %load/vec4 v0x557278ce2ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x557278ce2d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x557278ce2470_0;
    %assign/vec4/off/d v0x557278cdbae0_0, 4, 5;
    %jmp T_15.3;
T_15.2 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x557278ce2470_0;
    %assign/vec4/off/d v0x557278cdbae0_0, 4, 5;
T_15.3 ;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x557278cdb130;
T_16 ;
    %wait E_0x557278cdb780;
    %load/vec4 v0x557278ce5950_0;
    %load/vec4 v0x557278ce4f20_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %part/u 32;
    %assign/vec4 v0x557278ce4c10_0, 0;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x557278cdb130;
T_17 ;
    %wait E_0x557278cdb720;
    %load/vec4 v0x557278ce5950_0;
    %assign/vec4 v0x557278ce5f80_0, 0;
    %load/vec4 v0x557278ce4cb0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0x557278ce4f20_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0x557278ce5f80_0, 4, 5;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x557278cdb130;
T_18 ;
    %wait E_0x557278cd3570;
    %load/vec4 v0x557278ce5a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557278ce5ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557278ce5650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557278ce57d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557278ce4890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557278ce6060_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x557278ce5ea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %jmp T_18.7;
T_18.2 ;
    %load/vec4 v0x557278ce5000_0;
    %load/vec4 v0x557278ce5240_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.8, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x557278ce5ea0_0, 0;
    %jmp T_18.9;
T_18.8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557278ce5ea0_0, 0;
T_18.9 ;
    %jmp T_18.7;
T_18.3 ;
    %load/vec4 v0x557278ce5c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.10, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x557278ce5ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557278ce5650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557278ce57d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557278ce4890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557278ce6060_0, 0;
    %jmp T_18.11;
T_18.10 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x557278ce5ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557278ce5650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557278ce57d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557278ce4890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557278ce6060_0, 0;
T_18.11 ;
    %jmp T_18.7;
T_18.4 ;
    %load/vec4 v0x557278ce5310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.12, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x557278ce5ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557278ce5650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557278ce57d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557278ce4890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557278ce6060_0, 0;
    %jmp T_18.13;
T_18.12 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x557278ce5ea0_0, 0;
T_18.13 ;
    %jmp T_18.7;
T_18.5 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557278ce5ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557278ce5650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557278ce57d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557278ce4890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557278ce6060_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x557278ce5310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.14, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x557278ce5ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557278ce5650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557278ce57d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557278ce4890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557278ce6060_0, 0;
    %jmp T_18.15;
T_18.14 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x557278ce5ea0_0, 0;
T_18.15 ;
    %jmp T_18.7;
T_18.7 ;
    %pop/vec4 1;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x557278cea510;
T_19 ;
    %wait E_0x557278cd3570;
    %load/vec4 v0x557278ceb930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x557278ceb9d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x557278ceb290_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x557278ceb9d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %jmp T_19.4;
T_19.2 ;
    %load/vec4 v0x557278ceb670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.5, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x557278ceb9d0_0, 0;
    %load/vec4 v0x557278ceb290_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x557278ceb290_0, 0;
T_19.5 ;
    %jmp T_19.4;
T_19.3 ;
    %load/vec4 v0x557278ceb290_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_19.7, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x557278ceb9d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x557278ceb290_0, 0;
    %jmp T_19.8;
T_19.7 ;
    %load/vec4 v0x557278ceb290_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x557278ceb290_0, 0;
T_19.8 ;
    %jmp T_19.4;
T_19.4 ;
    %pop/vec4 1;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x557278cea510;
T_20 ;
    %wait E_0x557278cd3480;
    %load/vec4 v0x557278ceaed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x557278cebab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x557278ceb450_0;
    %ix/getv 3, v0x557278ceafc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557278ceb760, 0, 4;
    %load/vec4 v0x557278ceb450_0;
    %assign/vec4 v0x557278ceb370_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %ix/getv 4, v0x557278ceafc0_0;
    %load/vec4a v0x557278ceb760, 4;
    %store/vec4 v0x557278ceb370_0, 0, 256;
T_20.3 ;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x557278c7fa40;
T_21 ;
    %delay 25, 0;
    %load/vec4 v0x557278cebca0_0;
    %inv;
    %store/vec4 v0x557278cebca0_0, 0, 1;
    %jmp T_21;
    .thread T_21;
    .scope S_0x557278c7fa40;
T_22 ;
    %vpi_call 2 50 "$dumpfile", "CPU.vcd" {0 0 0};
    %vpi_call 2 51 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557278cebf60_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557278cebca0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557278cebd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557278cebe20_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557278cebd60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557278cebe20_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557278cec450_0, 0, 32;
T_22.0 ;
    %load/vec4 v0x557278cec450_0;
    %cmpi/s 255, 0, 32;
    %jmp/0xz T_22.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x557278cec450_0;
    %store/vec4a v0x557278cd14e0, 4, 0;
    %load/vec4 v0x557278cec450_0;
    %addi 1, 0, 32;
    %store/vec4 v0x557278cec450_0, 0, 32;
    %jmp T_22.0;
T_22.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557278cec610_0, 0, 32;
T_22.2 ;
    %load/vec4 v0x557278cec610_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_22.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557278cec450_0, 0, 32;
T_22.4 ;
    %load/vec4 v0x557278cec450_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_22.5, 5;
    %pushi/vec4 0, 0, 25;
    %load/vec4 v0x557278cec450_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x557278cec610_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x557278ce3760, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x557278cec450_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x557278cec610_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x557278ce25f0, 4, 0;
    %load/vec4 v0x557278cec450_0;
    %addi 1, 0, 32;
    %store/vec4 v0x557278cec450_0, 0, 32;
    %jmp T_22.4;
T_22.5 ;
    %load/vec4 v0x557278cec610_0;
    %addi 1, 0, 32;
    %store/vec4 v0x557278cec610_0, 0, 32;
    %jmp T_22.2;
T_22.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557278cec450_0, 0, 32;
T_22.6 ;
    %load/vec4 v0x557278cec450_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_22.7, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x557278cec450_0;
    %store/vec4a v0x557278cda550, 4, 0;
    %load/vec4 v0x557278cec450_0;
    %addi 1, 0, 32;
    %store/vec4 v0x557278cec450_0, 0, 32;
    %jmp T_22.6;
T_22.7 ;
    %vpi_call 2 85 "$readmemb", "instruction.txt", v0x557278cd14e0 {0 0 0};
    %vpi_func 2 89 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x557278cec850_0, 0, 32;
    %vpi_func 2 91 "$fopen" 32, "cache.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x557278cec930_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557278cec450_0, 0, 32;
T_22.8 ;
    %load/vec4 v0x557278cec450_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_22.9, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x557278cec450_0;
    %store/vec4a v0x557278ceb760, 4, 0;
    %load/vec4 v0x557278cec450_0;
    %addi 1, 0, 32;
    %store/vec4 v0x557278cec450_0, 0, 32;
    %jmp T_22.8;
T_22.9 ;
    %pushi/vec4 2290684177, 0, 51;
    %concati/vec4 2577015330, 0, 32;
    %concati/vec4 2863346483, 0, 32;
    %concati/vec4 3149677636, 0, 32;
    %concati/vec4 3436008789, 0, 32;
    %concati/vec4 3722339942, 0, 32;
    %concati/vec4 4008671095, 0, 32;
    %concati/vec4 8191, 0, 13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557278ceb760, 4, 0;
    %pushi/vec4 2290653593, 0, 32;
    %concati/vec4 2863315899, 0, 32;
    %concati/vec4 3435978205, 0, 32;
    %concati/vec4 4008640511, 0, 32;
    %concati/vec4 4008627404, 0, 33;
    %concati/vec4 2863302792, 0, 32;
    %concati/vec4 3435956360, 0, 33;
    %concati/vec4 286326784, 0, 30;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557278ceb760, 4, 0;
    %pushi/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557278ceb760, 4, 0;
    %pushi/vec4 2443359172, 0, 39;
    %concati/vec4 3588683775, 0, 32;
    %concati/vec4 3703216246, 0, 33;
    %concati/vec4 2825134082, 0, 33;
    %concati/vec4 2367004198, 0, 33;
    %concati/vec4 2939666427, 0, 32;
    %concati/vec4 3855926194, 0, 33;
    %concati/vec4 1323536, 0, 21;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557278ceb760, 4, 0;
    %pushi/vec4 2148073489, 0, 51;
    %concati/vec4 2149187618, 0, 32;
    %concati/vec4 2150301747, 0, 32;
    %concati/vec4 2151415876, 0, 32;
    %concati/vec4 2152530005, 0, 32;
    %concati/vec4 2153644134, 0, 32;
    %concati/vec4 2154758263, 0, 32;
    %concati/vec4 4111, 0, 13;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557278ceb760, 4, 0;
    %end;
    .thread T_22;
    .scope S_0x557278c7fa40;
T_23 ;
    %wait E_0x557278cd3480;
    %load/vec4 v0x557278cebf60_0;
    %cmpi/e 200, 0, 32;
    %jmp/0xz  T_23.0, 4;
    %vpi_call 2 109 "$fdisplay", v0x557278cec850_0, "Flush Cache! \012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557278cec610_0, 0, 32;
T_23.2 ;
    %load/vec4 v0x557278cec610_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_23.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557278cec450_0, 0, 32;
T_23.4 ;
    %load/vec4 v0x557278cec450_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_23.5, 5;
    %load/vec4 v0x557278cec450_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x557278cec610_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x557278ce3760, 4;
    %pad/u 24;
    %store/vec4 v0x557278cecb20_0, 0, 24;
    %load/vec4 v0x557278cec450_0;
    %pad/s 4;
    %store/vec4 v0x557278cec530_0, 0, 4;
    %load/vec4 v0x557278cecb20_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0x557278cec530_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x557278cebec0_0, 0, 27;
    %load/vec4 v0x557278cec450_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x557278cec610_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x557278ce25f0, 4;
    %ix/getv 4, v0x557278cebec0_0;
    %store/vec4a v0x557278ceb760, 4, 0;
    %load/vec4 v0x557278cec450_0;
    %addi 1, 0, 32;
    %store/vec4 v0x557278cec450_0, 0, 32;
    %jmp T_23.4;
T_23.5 ;
    %load/vec4 v0x557278cec610_0;
    %addi 1, 0, 32;
    %store/vec4 v0x557278cec610_0, 0, 32;
    %jmp T_23.2;
T_23.3 ;
T_23.0 ;
    %load/vec4 v0x557278cebf60_0;
    %cmpi/s 200, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_23.6, 5;
    %vpi_call 2 120 "$finish" {0 0 0};
T_23.6 ;
    %vpi_call 2 124 "$fdisplay", v0x557278cec850_0, "cycle = %0d, Start = %b\012PC = %d", v0x557278cebf60_0, v0x557278cebe20_0, v0x557278cd3850_0 {0 0 0};
    %vpi_call 2 128 "$fdisplay", v0x557278cec850_0, "Registers" {0 0 0};
    %vpi_call 2 129 "$fdisplay", v0x557278cec850_0, "x0 = %h, x8  = %h, x16 = %h, x24 = %h", &A<v0x557278cda550, 0>, &A<v0x557278cda550, 8>, &A<v0x557278cda550, 16>, &A<v0x557278cda550, 24> {0 0 0};
    %vpi_call 2 130 "$fdisplay", v0x557278cec850_0, "x1 = %h, x9  = %h, x17 = %h, x25 = %h", &A<v0x557278cda550, 1>, &A<v0x557278cda550, 9>, &A<v0x557278cda550, 17>, &A<v0x557278cda550, 25> {0 0 0};
    %vpi_call 2 131 "$fdisplay", v0x557278cec850_0, "x2 = %h, x10 = %h, x18 = %h, x26 = %h", &A<v0x557278cda550, 2>, &A<v0x557278cda550, 10>, &A<v0x557278cda550, 18>, &A<v0x557278cda550, 26> {0 0 0};
    %vpi_call 2 132 "$fdisplay", v0x557278cec850_0, "x3 = %h, x11 = %h, x19 = %h, x27 = %h", &A<v0x557278cda550, 3>, &A<v0x557278cda550, 11>, &A<v0x557278cda550, 19>, &A<v0x557278cda550, 27> {0 0 0};
    %vpi_call 2 133 "$fdisplay", v0x557278cec850_0, "x4 = %h, x12 = %h, x20 = %h, x28 = %h", &A<v0x557278cda550, 4>, &A<v0x557278cda550, 12>, &A<v0x557278cda550, 20>, &A<v0x557278cda550, 28> {0 0 0};
    %vpi_call 2 134 "$fdisplay", v0x557278cec850_0, "x5 = %h, x13 = %h, x21 = %h, x29 = %h", &A<v0x557278cda550, 5>, &A<v0x557278cda550, 13>, &A<v0x557278cda550, 21>, &A<v0x557278cda550, 29> {0 0 0};
    %vpi_call 2 135 "$fdisplay", v0x557278cec850_0, "x6 = %h, x14 = %h, x22 = %h, x30 = %h", &A<v0x557278cda550, 6>, &A<v0x557278cda550, 14>, &A<v0x557278cda550, 22>, &A<v0x557278cda550, 30> {0 0 0};
    %vpi_call 2 136 "$fdisplay", v0x557278cec850_0, "x7 = %h, x15 = %h, x23 = %h, x31 = %h", &A<v0x557278cda550, 7>, &A<v0x557278cda550, 15>, &A<v0x557278cda550, 23>, &A<v0x557278cda550, 31> {0 0 0};
    %vpi_call 2 140 "$fdisplay", v0x557278cec850_0, "Data Memory: 0x0000 = %h", &A<v0x557278ceb760, 0> {0 0 0};
    %vpi_call 2 141 "$fdisplay", v0x557278cec850_0, "Data Memory: 0x0020 = %h", &A<v0x557278ceb760, 1> {0 0 0};
    %vpi_call 2 142 "$fdisplay", v0x557278cec850_0, "Data Memory: 0x0040 = %h", &A<v0x557278ceb760, 2> {0 0 0};
    %vpi_call 2 143 "$fdisplay", v0x557278cec850_0, "Data Memory: 0x0200 = %h", &A<v0x557278ceb760, 16> {0 0 0};
    %vpi_call 2 144 "$fdisplay", v0x557278cec850_0, "Data Memory: 0x0220 = %h", &A<v0x557278ceb760, 17> {0 0 0};
    %vpi_call 2 145 "$fdisplay", v0x557278cec850_0, "Data Memory: 0x0240 = %h", &A<v0x557278ceb760, 18> {0 0 0};
    %vpi_call 2 146 "$fdisplay", v0x557278cec850_0, "Data Memory: 0x0400 = %h", &A<v0x557278ceb760, 32> {0 0 0};
    %vpi_call 2 147 "$fdisplay", v0x557278cec850_0, "Data Memory: 0x0420 = %h", &A<v0x557278ceb760, 33> {0 0 0};
    %vpi_call 2 148 "$fdisplay", v0x557278cec850_0, "Data Memory: 0x0440 = %h", &A<v0x557278ceb760, 34> {0 0 0};
    %vpi_call 2 150 "$fdisplay", v0x557278cec850_0, "\012" {0 0 0};
    %load/vec4 v0x557278ce50c0_0;
    %load/vec4 v0x557278ce5ea0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.8, 8;
    %load/vec4 v0x557278ce5c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.10, 8;
    %load/vec4 v0x557278ce4aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.12, 8;
    %vpi_call 2 157 "$fdisplay", v0x557278cec930_0, "Cycle: %d, Write Miss, Address: %h, Write Data: %h (Write Back!)", v0x557278cebf60_0, v0x557278ce4b70_0, v0x557278ce4cb0_0 {0 0 0};
    %jmp T_23.13;
T_23.12 ;
    %load/vec4 v0x557278ce49d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.14, 8;
    %vpi_call 2 159 "$fdisplay", v0x557278cec930_0, "Cycle: %d, Read Miss , Address: %h, Read Data : %h (Write Back!)", v0x557278cebf60_0, v0x557278ce4b70_0, v0x557278ce4d80_0 {0 0 0};
T_23.14 ;
T_23.13 ;
    %jmp T_23.11;
T_23.10 ;
    %load/vec4 v0x557278ce4aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.16, 8;
    %vpi_call 2 163 "$fdisplay", v0x557278cec930_0, "Cycle: %d, Write Miss, Address: %h, Write Data: %h", v0x557278cebf60_0, v0x557278ce4b70_0, v0x557278ce4cb0_0 {0 0 0};
    %jmp T_23.17;
T_23.16 ;
    %load/vec4 v0x557278ce49d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.18, 8;
    %vpi_call 2 165 "$fdisplay", v0x557278cec930_0, "Cycle: %d, Read Miss , Address: %h, Read Data : %h", v0x557278cebf60_0, v0x557278ce4b70_0, v0x557278ce4d80_0 {0 0 0};
T_23.18 ;
T_23.17 ;
T_23.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557278cec390_0, 0, 1;
    %jmp T_23.9;
T_23.8 ;
    %load/vec4 v0x557278ce50c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.20, 8;
    %load/vec4 v0x557278cec390_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.22, 8;
    %load/vec4 v0x557278ce4aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.24, 8;
    %vpi_call 2 172 "$fdisplay", v0x557278cec930_0, "Cycle: %d, Write Hit , Address: %h, Write Data: %h", v0x557278cebf60_0, v0x557278ce4b70_0, v0x557278ce4cb0_0 {0 0 0};
    %jmp T_23.25;
T_23.24 ;
    %load/vec4 v0x557278ce49d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.26, 8;
    %vpi_call 2 174 "$fdisplay", v0x557278cec930_0, "Cycle: %d, Read Hit  , Address: %h, Read Data : %h", v0x557278cebf60_0, v0x557278ce4b70_0, v0x557278ce4d80_0 {0 0 0};
T_23.26 ;
T_23.25 ;
T_23.22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557278cec390_0, 0, 1;
T_23.20 ;
T_23.9 ;
    %load/vec4 v0x557278cebf60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x557278cebf60_0, 0, 32;
    %jmp T_23;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 26;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "AND.v";
    "Control.v";
    "Equal.v";
    "MUX32_4i.v";
    "Forwarding_Unit.v";
    "Hazard_Detection.v";
    "Instruction_Memory.v";
    "MUX32.v";
    "PC.v";
    "Register_EXMEM.v";
    "Register_IDEX.v";
    "Register_IFID.v";
    "Register_MEMWB.v";
    "Registers.v";
    "Shift_Left.v";
    "Sign_Extend.v";
    "dcache_controller.v";
    "dcache_sram.v";
    "Data_Memory.v";
