# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../Up_counter.vhd" \
"../../../../../controller.vhd" \
"../../../../../lib.vhd" \
"../../../../../convolution_image.vhd" \
"../../../../../datapath.vhd" \
"../../../../../memory.vhd" \
"../../../../../reg.vhd" \
"../../../../../tb_convolution_image.vhd" \

# Do not sort compile order
nosort
