Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Apr  3 18:55:07 2023
| Host         : LAPTOP-OF-FLYNN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file FIFO_control_sets_placed.rpt
| Design       : FIFO
| Device       : xc7vx485t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    11 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               5 |            2 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              68 |           18 |
| Yes          | No                    | Yes                    |               4 |            1 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------------+-----------------------+------------------+----------------+
|  Clock Signal  |    Enable Signal    |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------+---------------------+-----------------------+------------------+----------------+
|  clk_IBUF_BUFG | flag                | write_addr[2]_i_2_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | data_out[3]_i_1_n_0 |                       |                4 |              4 |
|  clk_IBUF_BUFG |                     | write_addr[2]_i_2_n_0 |                2 |              5 |
|  clk_IBUF_BUFG | mem[4][7]_i_1_n_0   |                       |                1 |              8 |
|  clk_IBUF_BUFG | mem[5][7]_i_1_n_0   |                       |                3 |              8 |
|  clk_IBUF_BUFG | mem[6][7]_i_1_n_0   |                       |                2 |              8 |
|  clk_IBUF_BUFG | mem[3][7]_i_1_n_0   |                       |                2 |              8 |
|  clk_IBUF_BUFG | mem[2][7]_i_1_n_0   |                       |                1 |              8 |
|  clk_IBUF_BUFG | mem[7][7]_i_1_n_0   |                       |                2 |              8 |
|  clk_IBUF_BUFG | mem[1][7]_i_1_n_0   |                       |                1 |              8 |
|  clk_IBUF_BUFG | mem[0][7]_i_1_n_0   |                       |                2 |              8 |
+----------------+---------------------+-----------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     2 |
| 5      |                     1 |
| 8      |                     8 |
+--------+-----------------------+


