{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1491164451781 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1491164451782 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 02 16:20:51 2017 " "Processing started: Sun Apr 02 16:20:51 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1491164451782 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1491164451782 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off finalProject -c finalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off finalProject -c finalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1491164451782 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1491164452243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase4-bdf_type " "Found design unit 1: phase4-bdf_type" {  } { { "phase4.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452907 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase4 " "Found entity 1: phase4" {  } { { "phase4.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164452907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase3-bdf_type " "Found design unit 1: phase3-bdf_type" {  } { { "phase3.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase3.vhd" 137 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452912 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase3 " "Found entity 1: phase3" {  } { { "phase3.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase3.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164452912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-behavioral " "Found design unit 1: control_unit-behavioral" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452919 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164452919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_64_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_64_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_64_tb-register_64_tb_arch " "Found design unit 1: register_64_tb-register_64_tb_arch" {  } { { "reg_64_tb.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/reg_64_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452924 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_64_tb " "Found entity 1: register_64_tb" {  } { { "reg_64_tb.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/reg_64_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164452924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_r0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_r0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_R0-behavioral " "Found design unit 1: register_R0-behavioral" {  } { { "register_R0.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/register_R0.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452929 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_R0 " "Found entity 1: register_R0" {  } { { "register_R0.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/register_R0.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164452929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_encode_logic_sel_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file select_encode_logic_sel_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 select_encode_logic_sel_tb-select_encode_logic_sel_tb_arch " "Found design unit 1: select_encode_logic_sel_tb-select_encode_logic_sel_tb_arch" {  } { { "select_encode_logic_sel_tb.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/select_encode_logic_sel_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452933 ""} { "Info" "ISGN_ENTITY_NAME" "1 select_encode_logic_sel_tb " "Found entity 1: select_encode_logic_sel_tb" {  } { { "select_encode_logic_sel_tb.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/select_encode_logic_sel_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164452933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_encode_logic_sel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file select_encode_logic_sel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 select_encode_logic_sel-behavioral " "Found design unit 1: select_encode_logic_sel-behavioral" {  } { { "select_encode_logic_sel.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/select_encode_logic_sel.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452937 ""} { "Info" "ISGN_ENTITY_NAME" "1 select_encode_logic_sel " "Found entity 1: select_encode_logic_sel" {  } { { "select_encode_logic_sel.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/select_encode_logic_sel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164452937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z_split.vhd 2 1 " "Found 2 design units, including 1 entities, in source file z_split.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Z_split-behavioral " "Found design unit 1: Z_split-behavioral" {  } { { "Z_split.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/Z_split.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452941 ""} { "Info" "ISGN_ENTITY_NAME" "1 Z_split " "Found entity 1: Z_split" {  } { { "Z_split.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/Z_split.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164452941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_64-behavioral " "Found design unit 1: register_64-behavioral" {  } { { "register_64.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/register_64.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452945 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_64 " "Found entity 1: register_64" {  } { { "register_64.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/register_64.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164452945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_32-behavioral " "Found design unit 1: register_32-behavioral" {  } { { "register_32.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/register_32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452949 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_32 " "Found entity 1: register_32" {  } { { "register_32.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/register_32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164452949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mdmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MDMUX-behavioral " "Found design unit 1: MDMUX-behavioral" {  } { { "MDMux.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/MDMux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452954 ""} { "Info" "ISGN_ENTITY_NAME" "1 MDMUX " "Found entity 1: MDMUX" {  } { { "MDMux.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/MDMux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164452954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_32_to_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encoder_32_to_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder_32_to_5-behavioral " "Found design unit 1: encoder_32_to_5-behavioral" {  } { { "encoder_32_to_5.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/encoder_32_to_5.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452959 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder_32_to_5 " "Found entity 1: encoder_32_to_5" {  } { { "encoder_32_to_5.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/encoder_32_to_5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164452959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_mux_32_to_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bus_mux_32_to_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_mux_32_to_1-behavioral " "Found design unit 1: bus_mux_32_to_1-behavioral" {  } { { "bus_mux_32_to_1.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/bus_mux_32_to_1.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452963 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_mux_32_to_1 " "Found entity 1: bus_mux_32_to_1" {  } { { "bus_mux_32_to_1.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/bus_mux_32_to_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164452963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behavioral " "Found design unit 1: ALU-behavioral" {  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452968 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164452968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "con_ff_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file con_ff_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 con_ff_logic-behavioral " "Found design unit 1: con_ff_logic-behavioral" {  } { { "con_ff_logic.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/con_ff_logic.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452973 ""} { "Info" "ISGN_ENTITY_NAME" "1 con_ff_logic " "Found entity 1: con_ff_logic" {  } { { "con_ff_logic.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/con_ff_logic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164452973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_flipflop-behavioral " "Found design unit 1: d_flipflop-behavioral" {  } { { "D_flipflop.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/D_flipflop.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452978 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop " "Found entity 1: d_flipflop" {  } { { "D_flipflop.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/D_flipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164452978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "con_ff_logic_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file con_ff_logic_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 con_ff_logic_tb-con_ff_logic_tb_arch " "Found design unit 1: con_ff_logic_tb-con_ff_logic_tb_arch" {  } { { "con_ff_logic_tb.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/con_ff_logic_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452983 ""} { "Info" "ISGN_ENTITY_NAME" "1 con_ff_logic_tb " "Found entity 1: con_ff_logic_tb" {  } { { "con_ff_logic_tb.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/con_ff_logic_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164452983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar_splicer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mar_splicer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAR_splicer-behavioral " "Found design unit 1: MAR_splicer-behavioral" {  } { { "MAR_splicer.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/MAR_splicer.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452987 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAR_splicer " "Found entity 1: MAR_splicer" {  } { { "MAR_splicer.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/MAR_splicer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164452987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selecencodelogic_r_splitter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selecencodelogic_r_splitter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SelectEncodeLogic_R_splitter-behavioral " "Found design unit 1: SelectEncodeLogic_R_splitter-behavioral" {  } { { "SelecEncodeLogic_R_splitter.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/SelecEncodeLogic_R_splitter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452991 ""} { "Info" "ISGN_ENTITY_NAME" "1 SelectEncodeLogic_R_splitter " "Found entity 1: SelectEncodeLogic_R_splitter" {  } { { "SelecEncodeLogic_R_splitter.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/SelecEncodeLogic_R_splitter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164452991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir_conff_split.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir_conff_split.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR_ConFF_Split-behavioral " "Found design unit 1: IR_ConFF_Split-behavioral" {  } { { "IR_ConFF_Split.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/IR_ConFF_Split.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452995 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR_ConFF_Split " "Found entity 1: IR_ConFF_Split" {  } { { "IR_ConFF_Split.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/IR_ConFF_Split.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164452995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_ta.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_ta.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_ta-SYN " "Found design unit 1: ram_ta-SYN" {  } { { "ram_TA.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ram_TA.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452999 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_TA " "Found entity 1: ram_TA" {  } { { "ram_TA.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ram_TA.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164452999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_add_sub0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub0-SYN " "Found design unit 1: lpm_add_sub0-SYN" {  } { { "lpm_add_sub0.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/lpm_add_sub0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164453004 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub0 " "Found entity 1: lpm_add_sub0" {  } { { "lpm_add_sub0.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/lpm_add_sub0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164453004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164453004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incpc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file incpc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IncPC-behavioral " "Found design unit 1: IncPC-behavioral" {  } { { "IncPC.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/IncPC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164453007 ""} { "Info" "ISGN_ENTITY_NAME" "1 IncPC " "Found entity 1: IncPC" {  } { { "IncPC.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/IncPC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164453007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164453007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r14mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file r14mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 R14MUX-behavioral " "Found design unit 1: R14MUX-behavioral" {  } { { "R14MUX.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/R14MUX.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164453011 ""} { "Info" "ISGN_ENTITY_NAME" "1 R14MUX " "Found entity 1: R14MUX" {  } { { "R14MUX.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/R14MUX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164453011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164453011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_port_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file in_port_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 in_port_reg-behavioral " "Found design unit 1: in_port_reg-behavioral" {  } { { "in_port_reg.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/in_port_reg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164453014 ""} { "Info" "ISGN_ENTITY_NAME" "1 in_port_reg " "Found entity 1: in_port_reg" {  } { { "in_port_reg.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/in_port_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164453014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164453014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase3_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase3_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase3_tb-phase3_tb_arch " "Found design unit 1: phase3_tb-phase3_tb_arch" {  } { { "phase3_tb.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase3_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164453018 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase3_tb " "Found entity 1: phase3_tb" {  } { { "phase3_tb.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase3_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164453018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164453018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_display_out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_seg_display_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Seven_Seg_Display_Out-Behavior " "Found design unit 1: Seven_Seg_Display_Out-Behavior" {  } { { "Seven_Seg_Display_Out.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/Seven_Seg_Display_Out.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164453022 ""} { "Info" "ISGN_ENTITY_NAME" "1 Seven_Seg_Display_Out " "Found entity 1: Seven_Seg_Display_Out" {  } { { "Seven_Seg_Display_Out.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/Seven_Seg_Display_Out.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164453022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164453022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_splitter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_splitter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_splitter-behavioral " "Found design unit 1: display_splitter-behavioral" {  } { { "display_splitter.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/display_splitter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164453025 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_splitter " "Found entity 1: display_splitter" {  } { { "display_splitter.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/display_splitter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164453025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164453025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-Behavioral " "Found design unit 1: clock_divider-Behavioral" {  } { { "clock_divider.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/clock_divider.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164453028 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/clock_divider.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164453028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164453028 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "phase4 " "Elaborating entity \"phase4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1491164453142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_32 register_32:b2v_C_sign_extended " "Elaborating entity \"register_32\" for hierarchy \"register_32:b2v_C_sign_extended\"" {  } { { "phase4.vhd" "b2v_C_sign_extended" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_32_to_5 encoder_32_to_5:b2v_inst " "Elaborating entity \"encoder_32_to_5\" for hierarchy \"encoder_32_to_5:b2v_inst\"" {  } { { "phase4.vhd" "b2v_inst" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_mux_32_to_1 bus_mux_32_to_1:b2v_inst1 " "Elaborating entity \"bus_mux_32_to_1\" for hierarchy \"bus_mux_32_to_1:b2v_inst1\"" {  } { { "phase4.vhd" "b2v_inst1" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IncPC IncPC:b2v_inst10 " "Elaborating entity \"IncPC\" for hierarchy \"IncPC:b2v_inst10\"" {  } { { "phase4.vhd" "b2v_inst10" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:b2v_inst11 " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:b2v_inst11\"" {  } { { "phase4.vhd" "b2v_inst11" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453296 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stop control_unit.vhd(63) " "VHDL Process Statement warning at control_unit.vhd(63): signal \"stop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1491164453307 "|phase3|control_unit:b2v_inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clear control_unit.vhd(534) " "VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable \"clear\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491164453307 "|phase3|control_unit:b2v_inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "run control_unit.vhd(534) " "VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable \"run\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491164453307 "|phase3|control_unit:b2v_inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Gra control_unit.vhd(534) " "VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable \"Gra\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491164453308 "|phase3|control_unit:b2v_inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Grb control_unit.vhd(534) " "VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable \"Grb\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491164453308 "|phase3|control_unit:b2v_inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Grc control_unit.vhd(534) " "VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable \"Grc\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491164453308 "|phase3|control_unit:b2v_inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Rin control_unit.vhd(534) " "VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable \"Rin\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491164453308 "|phase3|control_unit:b2v_inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Rout control_unit.vhd(534) " "VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable \"Rout\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491164453308 "|phase3|control_unit:b2v_inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MDRout control_unit.vhd(534) " "VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable \"MDRout\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491164453308 "|phase3|control_unit:b2v_inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Zhighout control_unit.vhd(534) " "VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable \"Zhighout\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491164453308 "|phase3|control_unit:b2v_inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Zlowout control_unit.vhd(534) " "VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable \"Zlowout\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491164453308 "|phase3|control_unit:b2v_inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HIout control_unit.vhd(534) " "VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable \"HIout\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491164453308 "|phase3|control_unit:b2v_inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LOout control_unit.vhd(534) " "VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable \"LOout\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491164453308 "|phase3|control_unit:b2v_inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "In_portout control_unit.vhd(534) " "VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable \"In_portout\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491164453309 "|phase3|control_unit:b2v_inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Cout control_unit.vhd(534) " "VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable \"Cout\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491164453309 "|phase3|control_unit:b2v_inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HIin control_unit.vhd(534) " "VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable \"HIin\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491164453309 "|phase3|control_unit:b2v_inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LOin control_unit.vhd(534) " "VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable \"LOin\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491164453309 "|phase3|control_unit:b2v_inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Con_in control_unit.vhd(534) " "VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable \"Con_in\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491164453309 "|phase3|control_unit:b2v_inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PCin control_unit.vhd(534) " "VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable \"PCin\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491164453309 "|phase3|control_unit:b2v_inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IRin control_unit.vhd(534) " "VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable \"IRin\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491164453309 "|phase3|control_unit:b2v_inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Yin control_unit.vhd(534) " "VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable \"Yin\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491164453309 "|phase3|control_unit:b2v_inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Zin control_unit.vhd(534) " "VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable \"Zin\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491164453309 "|phase3|control_unit:b2v_inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MDRin control_unit.vhd(534) " "VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable \"MDRin\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491164453310 "|phase3|control_unit:b2v_inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Out_portin control_unit.vhd(534) " "VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable \"Out_portin\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491164453310 "|phase3|control_unit:b2v_inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BAout control_unit.vhd(534) " "VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable \"BAout\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491164453310 "|phase3|control_unit:b2v_inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R14MUX_enable control_unit.vhd(534) " "VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable \"R14MUX_enable\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491164453310 "|phase3|control_unit:b2v_inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IncPC_enable control_unit.vhd(534) " "VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable \"IncPC_enable\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491164453310 "|phase3|control_unit:b2v_inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "write_signal control_unit.vhd(534) " "VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable \"write_signal\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491164453310 "|phase3|control_unit:b2v_inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "read_signal control_unit.vhd(534) " "VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable \"read_signal\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491164453310 "|phase3|control_unit:b2v_inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PCout control_unit.vhd(534) " "VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable \"PCout\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491164453310 "|phase3|control_unit:b2v_inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MARin control_unit.vhd(534) " "VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable \"MARin\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491164453310 "|phase3|control_unit:b2v_inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Cin control_unit.vhd(534) " "VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable \"Cin\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491164453310 "|phase3|control_unit:b2v_inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_cs control_unit.vhd(534) " "VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable \"ALU_cs\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491164453310 "|phase3|control_unit:b2v_inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Zhighin control_unit.vhd(534) " "VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable \"Zhighin\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491164453310 "|phase3|control_unit:b2v_inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ZLowin control_unit.vhd(534) " "VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable \"ZLowin\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491164453310 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZLowin control_unit.vhd(534) " "Inferred latch for \"ZLowin\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453311 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zhighin control_unit.vhd(534) " "Inferred latch for \"Zhighin\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453311 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_cs\[0\] control_unit.vhd(534) " "Inferred latch for \"ALU_cs\[0\]\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453311 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_cs\[1\] control_unit.vhd(534) " "Inferred latch for \"ALU_cs\[1\]\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453311 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_cs\[2\] control_unit.vhd(534) " "Inferred latch for \"ALU_cs\[2\]\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453311 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_cs\[3\] control_unit.vhd(534) " "Inferred latch for \"ALU_cs\[3\]\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453311 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cin control_unit.vhd(534) " "Inferred latch for \"Cin\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453311 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARin control_unit.vhd(534) " "Inferred latch for \"MARin\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453311 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout control_unit.vhd(534) " "Inferred latch for \"PCout\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453311 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_signal control_unit.vhd(534) " "Inferred latch for \"read_signal\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453311 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_signal control_unit.vhd(534) " "Inferred latch for \"write_signal\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453311 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IncPC_enable control_unit.vhd(534) " "Inferred latch for \"IncPC_enable\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453311 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R14MUX_enable control_unit.vhd(534) " "Inferred latch for \"R14MUX_enable\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453311 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BAout control_unit.vhd(534) " "Inferred latch for \"BAout\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453311 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_portin control_unit.vhd(534) " "Inferred latch for \"Out_portin\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453311 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRin control_unit.vhd(534) " "Inferred latch for \"MDRin\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453311 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zin control_unit.vhd(534) " "Inferred latch for \"Zin\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453311 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yin control_unit.vhd(534) " "Inferred latch for \"Yin\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453311 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRin control_unit.vhd(534) " "Inferred latch for \"IRin\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453312 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCin control_unit.vhd(534) " "Inferred latch for \"PCin\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453312 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Con_in control_unit.vhd(534) " "Inferred latch for \"Con_in\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453312 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOin control_unit.vhd(534) " "Inferred latch for \"LOin\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453312 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HIin control_unit.vhd(534) " "Inferred latch for \"HIin\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453312 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cout control_unit.vhd(534) " "Inferred latch for \"Cout\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453312 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "In_portout control_unit.vhd(534) " "Inferred latch for \"In_portout\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453312 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOout control_unit.vhd(534) " "Inferred latch for \"LOout\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453312 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HIout control_unit.vhd(534) " "Inferred latch for \"HIout\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453312 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zlowout control_unit.vhd(534) " "Inferred latch for \"Zlowout\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453312 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zhighout control_unit.vhd(534) " "Inferred latch for \"Zhighout\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453312 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRout control_unit.vhd(534) " "Inferred latch for \"MDRout\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453312 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout control_unit.vhd(534) " "Inferred latch for \"Rout\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453312 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rin control_unit.vhd(534) " "Inferred latch for \"Rin\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453312 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Grc control_unit.vhd(534) " "Inferred latch for \"Grc\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453312 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Grb control_unit.vhd(534) " "Inferred latch for \"Grb\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453312 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gra control_unit.vhd(534) " "Inferred latch for \"Gra\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453312 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "run control_unit.vhd(534) " "Inferred latch for \"run\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453313 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clear control_unit.vhd(534) " "Inferred latch for \"clear\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453313 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "present_state " "Can't recognize finite state machine \"present_state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Quartus II" 0 -1 1491164453313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R14MUX R14MUX:b2v_inst12 " "Elaborating entity \"R14MUX\" for hierarchy \"R14MUX:b2v_inst12\"" {  } { { "phase4.vhd" "b2v_inst12" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in_port_reg in_port_reg:b2v_inst13 " "Elaborating entity \"in_port_reg\" for hierarchy \"in_port_reg:b2v_inst13\"" {  } { { "phase4.vhd" "b2v_inst13" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seven_Seg_Display_Out Seven_Seg_Display_Out:b2v_inst14 " "Elaborating entity \"Seven_Seg_Display_Out\" for hierarchy \"Seven_Seg_Display_Out:b2v_inst14\"" {  } { { "phase4.vhd" "b2v_inst14" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_R0 register_R0:b2v_inst16 " "Elaborating entity \"register_R0\" for hierarchy \"register_R0:b2v_inst16\"" {  } { { "phase4.vhd" "b2v_inst16" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "con_ff_logic con_ff_logic:b2v_inst17 " "Elaborating entity \"con_ff_logic\" for hierarchy \"con_ff_logic:b2v_inst17\"" {  } { { "phase4.vhd" "b2v_inst17" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flipflop con_ff_logic:b2v_inst17\|d_flipflop:d_ff_con " "Elaborating entity \"d_flipflop\" for hierarchy \"con_ff_logic:b2v_inst17\|d_flipflop:d_ff_con\"" {  } { { "con_ff_logic.vhd" "d_ff_con" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/con_ff_logic.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453349 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable D_flipflop.vhd(14) " "VHDL Process Statement warning at D_flipflop.vhd(14): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "D_flipflop.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/D_flipflop.vhd" 14 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1491164453351 "|phase3|con_ff_logic:b2v_inst17|d_flipflop:d_ff_con"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR_ConFF_Split IR_ConFF_Split:b2v_inst18 " "Elaborating entity \"IR_ConFF_Split\" for hierarchy \"IR_ConFF_Split:b2v_inst18\"" {  } { { "phase4.vhd" "b2v_inst18" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_splitter display_splitter:b2v_inst19 " "Elaborating entity \"display_splitter\" for hierarchy \"display_splitter:b2v_inst19\"" {  } { { "phase4.vhd" "b2v_inst19" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_TA ram_TA:b2v_inst2 " "Elaborating entity \"ram_TA\" for hierarchy \"ram_TA:b2v_inst2\"" {  } { { "phase4.vhd" "b2v_inst2" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram_TA:b2v_inst2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram_TA:b2v_inst2\|altsyncram:altsyncram_component\"" {  } { { "ram_TA.vhd" "altsyncram_component" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ram_TA.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453447 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_TA:b2v_inst2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram_TA:b2v_inst2\|altsyncram:altsyncram_component\"" {  } { { "ram_TA.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ram_TA.vhd" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164453449 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_TA:b2v_inst2\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram_TA:b2v_inst2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram_mif.mif " "Parameter \"init_file\" = \"ram_mif.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453451 ""}  } { { "ram_TA.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ram_TA.vhd" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1491164453451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k7i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k7i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k7i1 " "Found entity 1: altsyncram_k7i1" {  } { { "db/altsyncram_k7i1.tdf" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/db/altsyncram_k7i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164453547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164453547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k7i1 ram_TA:b2v_inst2\|altsyncram:altsyncram_component\|altsyncram_k7i1:auto_generated " "Elaborating entity \"altsyncram_k7i1\" for hierarchy \"ram_TA:b2v_inst2\|altsyncram:altsyncram_component\|altsyncram_k7i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:b2v_inst21 " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:b2v_inst21\"" {  } { { "phase4.vhd" "b2v_inst21" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453556 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp clock_divider.vhd(27) " "VHDL Process Statement warning at clock_divider.vhd(27): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_divider.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/clock_divider.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1491164453606 "|phase4|clock_divider:b2v_inst21"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:b2v_inst3 " "Elaborating entity \"ALU\" for hierarchy \"ALU:b2v_inst3\"" {  } { { "phase4.vhd" "b2v_inst3" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453632 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp_C ALU.vhd(15) " "VHDL Process Statement warning at ALU.vhd(15): inferring latch(es) for signal or variable \"temp_C\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491164453635 "|phase3|ALU:b2v_inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Z_split Z_split:b2v_inst4 " "Elaborating entity \"Z_split\" for hierarchy \"Z_split:b2v_inst4\"" {  } { { "phase4.vhd" "b2v_inst4" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select_encode_logic_sel select_encode_logic_sel:b2v_inst5 " "Elaborating entity \"select_encode_logic_sel\" for hierarchy \"select_encode_logic_sel:b2v_inst5\"" {  } { { "phase4.vhd" "b2v_inst5" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDMUX MDMUX:b2v_inst6 " "Elaborating entity \"MDMUX\" for hierarchy \"MDMUX:b2v_inst6\"" {  } { { "phase4.vhd" "b2v_inst6" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR_splicer MAR_splicer:b2v_inst7 " "Elaborating entity \"MAR_splicer\" for hierarchy \"MAR_splicer:b2v_inst7\"" {  } { { "phase4.vhd" "b2v_inst7" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SelectEncodeLogic_R_splitter SelectEncodeLogic_R_splitter:b2v_inst8 " "Elaborating entity \"SelectEncodeLogic_R_splitter\" for hierarchy \"SelectEncodeLogic_R_splitter:b2v_inst8\"" {  } { { "phase4.vhd" "b2v_inst8" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_64 register_64:b2v_Z " "Elaborating entity \"register_64\" for hierarchy \"register_64:b2v_Z\"" {  } { { "phase4.vhd" "b2v_Z" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453691 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ALU:b2v_inst3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ALU:b2v_inst3\|Mult0\"" {  } { { "ALU.vhd" "Mult0" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164464922 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:b2v_inst3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:b2v_inst3\|Div0\"" {  } { { "ALU.vhd" "Div0" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164464922 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:b2v_inst3\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:b2v_inst3\|Mod0\"" {  } { { "ALU.vhd" "Mod0" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164464922 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1491164464922 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:b2v_inst3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ALU:b2v_inst3\|lpm_mult:Mult0\"" {  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164464972 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:b2v_inst3\|lpm_mult:Mult0 " "Instantiated megafunction \"ALU:b2v_inst3\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164464972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164464972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164464972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164464972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164464972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164464972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164464972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164464972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164464972 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1491164464972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_r4t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_r4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_r4t " "Found entity 1: mult_r4t" {  } { { "db/mult_r4t.tdf" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/db/mult_r4t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164465071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164465071 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:b2v_inst3\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ALU:b2v_inst3\|lpm_divide:Div0\"" {  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164465122 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:b2v_inst3\|lpm_divide:Div0 " "Instantiated megafunction \"ALU:b2v_inst3\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164465122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164465122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164465122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164465122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164465122 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1491164465122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_01p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_01p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_01p " "Found entity 1: lpm_divide_01p" {  } { { "db/lpm_divide_01p.tdf" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/db/lpm_divide_01p.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164465194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164465194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164465228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164465228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_t8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_t8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_t8f " "Found entity 1: alt_u_div_t8f" {  } { { "db/alt_u_div_t8f.tdf" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/db/alt_u_div_t8f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164465355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164465355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164465473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164465473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164465563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164465563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_9v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_9v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_9v9 " "Found entity 1: lpm_abs_9v9" {  } { { "db/lpm_abs_9v9.tdf" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/db/lpm_abs_9v9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164465578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164465578 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:b2v_inst3\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ALU:b2v_inst3\|lpm_divide:Mod0\"" {  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164465592 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:b2v_inst3\|lpm_divide:Mod0 " "Instantiated megafunction \"ALU:b2v_inst3\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164465592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164465592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164465592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164465592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164465592 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1491164465592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3po.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3po.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3po " "Found entity 1: lpm_divide_3po" {  } { { "db/lpm_divide_3po.tdf" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/db/lpm_divide_3po.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164465677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164465677 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "372 " "Ignored 372 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "124 " "Ignored 124 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1491164468561 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "248 " "Ignored 248 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1491164468561 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1491164468561 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "control_unit:b2v_inst11\|HIin control_unit:b2v_inst11\|Zhighout " "Duplicate LATCH primitive \"control_unit:b2v_inst11\|HIin\" merged with LATCH primitive \"control_unit:b2v_inst11\|Zhighout\"" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 11 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164468787 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "control_unit:b2v_inst11\|Zhighin control_unit:b2v_inst11\|ZLowin " "Duplicate LATCH primitive \"control_unit:b2v_inst11\|Zhighin\" merged with LATCH primitive \"control_unit:b2v_inst11\|ZLowin\"" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 11 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164468787 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1491164468787 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "control_unit:b2v_inst11\|present_state.halt control_unit:b2v_inst11\|present_state.halt~_emulated control_unit:b2v_inst11\|present_state.halt~1 " "Register \"control_unit:b2v_inst11\|present_state.halt\" is converted into an equivalent circuit using register \"control_unit:b2v_inst11\|present_state.halt~_emulated\" and latch \"control_unit:b2v_inst11\|present_state.halt~1\"" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 57 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1491164468849 "|phase4|control_unit:b2v_inst11|present_state.halt"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "control_unit:b2v_inst11\|present_state.reset_statea control_unit:b2v_inst11\|present_state.reset_statea~_emulated control_unit:b2v_inst11\|present_state.reset_statea~1 " "Register \"control_unit:b2v_inst11\|present_state.reset_statea\" is converted into an equivalent circuit using register \"control_unit:b2v_inst11\|present_state.reset_statea~_emulated\" and latch \"control_unit:b2v_inst11\|present_state.reset_statea~1\"" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 57 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1491164468849 "|phase4|control_unit:b2v_inst11|present_state.reset_statea"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1491164468849 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "run VCC " "Pin \"run\" is stuck at VCC" {  } { { "phase4.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491164480552 "|phase4|run"} { "Warning" "WMLS_MLS_STUCK_PIN" "output1\[7\] VCC " "Pin \"output1\[7\]\" is stuck at VCC" {  } { { "phase4.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491164480552 "|phase4|output1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output2\[7\] VCC " "Pin \"output2\[7\]\" is stuck at VCC" {  } { { "phase4.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491164480552 "|phase4|output2[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1491164480552 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1491164481536 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1491164489623 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164489623 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6171 " "Implemented 6171 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1491164490145 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1491164490145 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6079 " "Implemented 6079 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1491164490145 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1491164490145 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1491164490145 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1491164490145 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "569 " "Peak virtual memory: 569 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1491164490191 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 02 16:21:30 2017 " "Processing ended: Sun Apr 02 16:21:30 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1491164490191 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1491164490191 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1491164490191 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1491164490191 ""}
