 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : ipreg
Version: V-2023.12-SP5
Date   : Thu Nov  7 23:47:15 2024
****************************************

Operating Conditions: tt0p85v25c   Library: saed32lvt_tt0p85v25c
Wire Load Model Mode: enclosed

  Startpoint: nextip_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: nextip_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ipreg              16000                 saed32lvt_tt0p85v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  nextip_reg[0]/CLK (DFFX1_LVT)            0.00       0.00 r
  nextip_reg[0]/QN (DFFX1_LVT)             0.05       0.05 f
  U26/Y (AO222X1_LVT)                      0.05       0.11 f
  nextip_reg[0]/D (DFFX1_LVT)              0.01       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  nextip_reg[0]/CLK (DFFX1_LVT)            0.00       0.00 r
  library hold time                       -0.01      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.12


1
