#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Mar 10 16:51:59 2021
# Process ID: 9516
# Current directory: D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11032 D:\SeniorProject\Oscilloscope_Senior_Project\Verilog\FullSystem\FullSystem.xpr
# Log file: D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/vivado.log
# Journal file: D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 759.418 ; gain = 86.836
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/ADCInterface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADCInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/Buffer_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Buffer_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/DataSimulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSimulation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/FIFO_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/RAM_ReadEngine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_ReadEngine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/RAM_WriteEngine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_WriteEngine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/SPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/TimingGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TimingGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/TriggerLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TriggerLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.sim/sim_1/behav/xsim'
"xelab -wto 341c3404caa142bba025c86c654bfe13 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 341c3404caa142bba025c86c654bfe13 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'Triggered' on this module [D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/Top.v:109]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 831.527 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/ADCInterface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADCInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/Buffer_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Buffer_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/DataSimulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSimulation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/FIFO_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/RAM_ReadEngine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_ReadEngine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/RAM_WriteEngine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_WriteEngine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/SPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/TimingGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TimingGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/TriggerLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TriggerLogic
ERROR: [VRFC 10-2989] 'triggered' is not declared [D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/TriggerLogic.v:55]
ERROR: [VRFC 10-2989] 'triggered' is not declared [D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/TriggerLogic.v:66]
ERROR: [VRFC 10-2989] 'triggered' is not declared [D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/TriggerLogic.v:74]
ERROR: [VRFC 10-2989] 'triggered' is not declared [D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/TriggerLogic.v:89]
ERROR: [VRFC 10-2989] 'triggered' is not declared [D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/TriggerLogic.v:97]
ERROR: [VRFC 10-2865] module 'TriggerLogic' ignored due to previous errors [D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/TriggerLogic.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/ADCInterface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADCInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/Buffer_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Buffer_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/DataSimulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSimulation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/FIFO_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/RAM_ReadEngine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_ReadEngine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/RAM_WriteEngine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_WriteEngine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/SPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/TimingGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TimingGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/TriggerLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TriggerLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.sim/sim_1/behav/xsim'
"xelab -wto 341c3404caa142bba025c86c654bfe13 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 341c3404caa142bba025c86c654bfe13 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'ADC_InData' [D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/Top.v:113]
WARNING: [VRFC 10-3705] select index 5 into 'commandArray' is out of bounds [D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sim_1/new/testbench.v:113]
WARNING: [VRFC 10-3705] select index 6 into 'commandArray' is out of bounds [D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sim_1/new/testbench.v:114]
WARNING: [VRFC 10-3705] select index 7 into 'commandArray' is out of bounds [D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sim_1/new/testbench.v:115]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DataSimulation
Compiling module xil_defaultlib.TimingGen
Compiling module xil_defaultlib.ADCInterface
Compiling module xil_defaultlib.TriggerLogic
Compiling module xil_defaultlib.RAM_WriteEngine
Compiling module xil_defaultlib.RAM_ReadEngine
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.FIFO_RAM
Compiling module xil_defaultlib.Buffer_FIFO
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Mar 10 19:05:03 2021. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 10 19:05:03 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 874.031 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/testbench_behav.wcfg
WARNING: Simulation object /testbench/u_Top/u_TriggerLogic/triggered was not found in the design.
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 collision detected at time: 95000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B read address: 0
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 950.812 ; gain = 76.781
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 950.812 ; gain = 76.781
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 950.812 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/ADCInterface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADCInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/Buffer_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Buffer_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/DataSimulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSimulation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/FIFO_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/RAM_ReadEngine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_ReadEngine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/RAM_WriteEngine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_WriteEngine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/SPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/TimingGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TimingGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/TriggerLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TriggerLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.sim/sim_1/behav/xsim'
"xelab -wto 341c3404caa142bba025c86c654bfe13 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 341c3404caa142bba025c86c654bfe13 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'ADC_InData' [D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/Top.v:113]
WARNING: [VRFC 10-3705] select index 5 into 'commandArray' is out of bounds [D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sim_1/new/testbench.v:113]
WARNING: [VRFC 10-3705] select index 6 into 'commandArray' is out of bounds [D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sim_1/new/testbench.v:114]
WARNING: [VRFC 10-3705] select index 7 into 'commandArray' is out of bounds [D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sim_1/new/testbench.v:115]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DataSimulation
Compiling module xil_defaultlib.TimingGen
Compiling module xil_defaultlib.ADCInterface
Compiling module xil_defaultlib.TriggerLogic
Compiling module xil_defaultlib.RAM_WriteEngine
Compiling module xil_defaultlib.RAM_ReadEngine
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.FIFO_RAM
Compiling module xil_defaultlib.Buffer_FIFO
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
Block Memory Generator module testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 collision detected at time: 95000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B read address: 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 950.812 ; gain = 0.000
run .1 ms
blk_mem_gen_v8_4_3 collision detected at time: 42815000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B read address: 0
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/ADCInterface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADCInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/Buffer_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Buffer_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/DataSimulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSimulation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/FIFO_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/RAM_ReadEngine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_ReadEngine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/RAM_WriteEngine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_WriteEngine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/SPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/TimingGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TimingGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/TriggerLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TriggerLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.sim/sim_1/behav/xsim'
"xelab -wto 341c3404caa142bba025c86c654bfe13 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 341c3404caa142bba025c86c654bfe13 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'ADC_InData' [D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/Top.v:113]
WARNING: [VRFC 10-3705] select index 5 into 'commandArray' is out of bounds [D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sim_1/new/testbench.v:113]
WARNING: [VRFC 10-3705] select index 6 into 'commandArray' is out of bounds [D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sim_1/new/testbench.v:114]
WARNING: [VRFC 10-3705] select index 7 into 'commandArray' is out of bounds [D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sim_1/new/testbench.v:115]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DataSimulation
Compiling module xil_defaultlib.TimingGen
Compiling module xil_defaultlib.ADCInterface
Compiling module xil_defaultlib.TriggerLogic
Compiling module xil_defaultlib.RAM_WriteEngine
Compiling module xil_defaultlib.RAM_ReadEngine
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.FIFO_RAM
Compiling module xil_defaultlib.Buffer_FIFO
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
Block Memory Generator module testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 collision detected at time: 95000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B read address: 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 950.812 ; gain = 0.000
run .1 ms
blk_mem_gen_v8_4_3 collision detected at time: 42815000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B read address: 0
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/ADCInterface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADCInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/Buffer_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Buffer_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/DataSimulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSimulation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/FIFO_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/RAM_ReadEngine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_ReadEngine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/RAM_WriteEngine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_WriteEngine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/SPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/TimingGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TimingGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/TriggerLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TriggerLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.sim/sim_1/behav/xsim'
"xelab -wto 341c3404caa142bba025c86c654bfe13 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 341c3404caa142bba025c86c654bfe13 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'ADC_InData' [D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/Top.v:113]
WARNING: [VRFC 10-3705] select index 5 into 'commandArray' is out of bounds [D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sim_1/new/testbench.v:113]
WARNING: [VRFC 10-3705] select index 6 into 'commandArray' is out of bounds [D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sim_1/new/testbench.v:114]
WARNING: [VRFC 10-3705] select index 7 into 'commandArray' is out of bounds [D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sim_1/new/testbench.v:115]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DataSimulation
Compiling module xil_defaultlib.TimingGen
Compiling module xil_defaultlib.ADCInterface
Compiling module xil_defaultlib.TriggerLogic
Compiling module xil_defaultlib.RAM_WriteEngine
Compiling module xil_defaultlib.RAM_ReadEngine
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.FIFO_RAM
Compiling module xil_defaultlib.Buffer_FIFO
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
Block Memory Generator module testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 collision detected at time: 95000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B read address: 0
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 950.812 ; gain = 0.000
run .1 ms
blk_mem_gen_v8_4_3 collision detected at time: 42815000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B read address: 0
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/ADCInterface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADCInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/Buffer_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Buffer_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/DataSimulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSimulation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/FIFO_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/RAM_ReadEngine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_ReadEngine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/RAM_WriteEngine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_WriteEngine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/SPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/TimingGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TimingGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/TriggerLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TriggerLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.sim/sim_1/behav/xsim'
"xelab -wto 341c3404caa142bba025c86c654bfe13 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 341c3404caa142bba025c86c654bfe13 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'ADC_InData' [D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/Top.v:113]
WARNING: [VRFC 10-3705] select index 5 into 'commandArray' is out of bounds [D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sim_1/new/testbench.v:113]
WARNING: [VRFC 10-3705] select index 6 into 'commandArray' is out of bounds [D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sim_1/new/testbench.v:114]
WARNING: [VRFC 10-3705] select index 7 into 'commandArray' is out of bounds [D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sim_1/new/testbench.v:115]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DataSimulation
Compiling module xil_defaultlib.TimingGen
Compiling module xil_defaultlib.ADCInterface
Compiling module xil_defaultlib.TriggerLogic
Compiling module xil_defaultlib.RAM_WriteEngine
Compiling module xil_defaultlib.RAM_ReadEngine
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.FIFO_RAM
Compiling module xil_defaultlib.Buffer_FIFO
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
Block Memory Generator module testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 collision detected at time: 95000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B read address: 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 950.812 ; gain = 0.000
run .1 ms
blk_mem_gen_v8_4_3 collision detected at time: 33055000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_3 collision detected at time: 33135000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_3 collision detected at time: 33215000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_3 collision detected at time: 33295000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_3 collision detected at time: 33375000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_3 collision detected at time: 33455000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_3 collision detected at time: 33535000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_3 collision detected at time: 33615000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_3 collision detected at time: 33695000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_3 collision detected at time: 33775000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_3 collision detected at time: 33855000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_3 collision detected at time: 33935000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_3 collision detected at time: 34015000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_3 collision detected at time: 34095000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_3 collision detected at time: 34175000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_3 collision detected at time: 34255000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_3 collision detected at time: 34415000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_3 collision detected at time: 34495000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_3 collision detected at time: 34575000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_3 collision detected at time: 34655000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_3 collision detected at time: 34735000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_3 collision detected at time: 34815000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_3 collision detected at time: 34895000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_3 collision detected at time: 34975000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_3 collision detected at time: 35055000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_3 collision detected at time: 35135000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_3 collision detected at time: 35215000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_3 collision detected at time: 35295000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_3 collision detected at time: 35375000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_3 collision detected at time: 35455000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_3 collision detected at time: 35535000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_3 collision detected at time: 35695000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_3 collision detected at time: 35775000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_3 collision detected at time: 35855000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_3 collision detected at time: 35935000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_3 collision detected at time: 36015000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_3 collision detected at time: 36095000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_3 collision detected at time: 36175000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_3 collision detected at time: 36255000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_3 collision detected at time: 36335000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_3 collision detected at time: 36415000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_3 collision detected at time: 36495000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_3 collision detected at time: 36575000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_3 collision detected at time: 36655000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_3 collision detected at time: 36735000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_3 collision detected at time: 36815000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_3 collision detected at time: 36975000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_3 collision detected at time: 37055000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_3 collision detected at time: 37135000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_3 collision detected at time: 37215000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_3 collision detected at time: 37295000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_3 collision detected at time: 37375000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_3 collision detected at time: 37455000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_3 collision detected at time: 37535000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_3 collision detected at time: 37615000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_3 collision detected at time: 37695000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_3 collision detected at time: 37775000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_3 collision detected at time: 37855000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_3 collision detected at time: 37935000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_3 collision detected at time: 38015000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_3 collision detected at time: 38095000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_3 collision detected at time: 38255000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_3 collision detected at time: 38335000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_3 collision detected at time: 38415000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_3 collision detected at time: 38495000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_3 collision detected at time: 38575000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_3 collision detected at time: 38655000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_3 collision detected at time: 38735000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_3 collision detected at time: 38815000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_3 collision detected at time: 38895000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_3 collision detected at time: 38975000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_3 collision detected at time: 39055000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_3 collision detected at time: 39135000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_3 collision detected at time: 39215000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_3 collision detected at time: 39295000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_3 collision detected at time: 39375000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_3 collision detected at time: 39535000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 21, B read address: 21
blk_mem_gen_v8_4_3 collision detected at time: 42815000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 51215000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: a, B read address: a
blk_mem_gen_v8_4_3 collision detected at time: 51295000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: a, B read address: a
blk_mem_gen_v8_4_3 collision detected at time: 51375000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: a, B read address: a
blk_mem_gen_v8_4_3 collision detected at time: 51455000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: a, B read address: a
blk_mem_gen_v8_4_3 collision detected at time: 51535000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: a, B read address: a
blk_mem_gen_v8_4_3 collision detected at time: 51615000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: a, B read address: a
blk_mem_gen_v8_4_3 collision detected at time: 51695000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: a, B read address: a
blk_mem_gen_v8_4_3 collision detected at time: 51775000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: a, B read address: a
blk_mem_gen_v8_4_3 collision detected at time: 51855000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: a, B read address: a
blk_mem_gen_v8_4_3 collision detected at time: 51935000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: a, B read address: a
blk_mem_gen_v8_4_3 collision detected at time: 52015000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: a, B read address: a
blk_mem_gen_v8_4_3 collision detected at time: 52095000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: a, B read address: a
blk_mem_gen_v8_4_3 collision detected at time: 52175000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: a, B read address: a
blk_mem_gen_v8_4_3 collision detected at time: 52255000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: a, B read address: a
blk_mem_gen_v8_4_3 collision detected at time: 52335000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: a, B read address: a
blk_mem_gen_v8_4_3 collision detected at time: 52415000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: a, B read address: a
blk_mem_gen_v8_4_3 collision detected at time: 52655000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: b, B read address: b
blk_mem_gen_v8_4_3 collision detected at time: 52735000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: b, B read address: b
blk_mem_gen_v8_4_3 collision detected at time: 52815000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: b, B read address: b
blk_mem_gen_v8_4_3 collision detected at time: 52895000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: b, B read address: b
blk_mem_gen_v8_4_3 collision detected at time: 52975000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: b, B read address: b
blk_mem_gen_v8_4_3 collision detected at time: 53055000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: b, B read address: b
blk_mem_gen_v8_4_3 collision detected at time: 53135000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: b, B read address: b
blk_mem_gen_v8_4_3 collision detected at time: 53215000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: b, B read address: b
blk_mem_gen_v8_4_3 collision detected at time: 53295000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: b, B read address: b
blk_mem_gen_v8_4_3 collision detected at time: 53375000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: b, B read address: b
blk_mem_gen_v8_4_3 collision detected at time: 53455000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: b, B read address: b
blk_mem_gen_v8_4_3 collision detected at time: 53535000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: b, B read address: b
blk_mem_gen_v8_4_3 collision detected at time: 53615000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: b, B read address: b
blk_mem_gen_v8_4_3 collision detected at time: 53695000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: b, B read address: b
blk_mem_gen_v8_4_3 collision detected at time: 53935000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: c, B read address: c
blk_mem_gen_v8_4_3 collision detected at time: 54015000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: c, B read address: c
blk_mem_gen_v8_4_3 collision detected at time: 54095000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: c, B read address: c
blk_mem_gen_v8_4_3 collision detected at time: 54175000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: c, B read address: c
blk_mem_gen_v8_4_3 collision detected at time: 54255000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: c, B read address: c
blk_mem_gen_v8_4_3 collision detected at time: 54335000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: c, B read address: c
blk_mem_gen_v8_4_3 collision detected at time: 54415000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: c, B read address: c
blk_mem_gen_v8_4_3 collision detected at time: 54495000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: c, B read address: c
blk_mem_gen_v8_4_3 collision detected at time: 54575000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: c, B read address: c
blk_mem_gen_v8_4_3 collision detected at time: 54655000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: c, B read address: c
blk_mem_gen_v8_4_3 collision detected at time: 54735000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: c, B read address: c
blk_mem_gen_v8_4_3 collision detected at time: 54815000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: c, B read address: c
blk_mem_gen_v8_4_3 collision detected at time: 54895000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: c, B read address: c
blk_mem_gen_v8_4_3 collision detected at time: 54975000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: c, B read address: c
blk_mem_gen_v8_4_3 collision detected at time: 55215000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: d, B read address: d
blk_mem_gen_v8_4_3 collision detected at time: 55295000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: d, B read address: d
blk_mem_gen_v8_4_3 collision detected at time: 55375000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: d, B read address: d
blk_mem_gen_v8_4_3 collision detected at time: 55455000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: d, B read address: d
blk_mem_gen_v8_4_3 collision detected at time: 55535000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: d, B read address: d
blk_mem_gen_v8_4_3 collision detected at time: 55615000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: d, B read address: d
blk_mem_gen_v8_4_3 collision detected at time: 55695000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: d, B read address: d
blk_mem_gen_v8_4_3 collision detected at time: 55775000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: d, B read address: d
blk_mem_gen_v8_4_3 collision detected at time: 55855000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: d, B read address: d
blk_mem_gen_v8_4_3 collision detected at time: 55935000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: d, B read address: d
blk_mem_gen_v8_4_3 collision detected at time: 56015000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: d, B read address: d
blk_mem_gen_v8_4_3 collision detected at time: 56095000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: d, B read address: d
blk_mem_gen_v8_4_3 collision detected at time: 56175000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: d, B read address: d
blk_mem_gen_v8_4_3 collision detected at time: 56255000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: d, B read address: d
blk_mem_gen_v8_4_3 collision detected at time: 56495000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: e, B read address: e
blk_mem_gen_v8_4_3 collision detected at time: 56575000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: e, B read address: e
blk_mem_gen_v8_4_3 collision detected at time: 56655000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: e, B read address: e
blk_mem_gen_v8_4_3 collision detected at time: 56735000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: e, B read address: e
blk_mem_gen_v8_4_3 collision detected at time: 56815000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: e, B read address: e
blk_mem_gen_v8_4_3 collision detected at time: 56895000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: e, B read address: e
blk_mem_gen_v8_4_3 collision detected at time: 56975000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: e, B read address: e
blk_mem_gen_v8_4_3 collision detected at time: 57055000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: e, B read address: e
blk_mem_gen_v8_4_3 collision detected at time: 57135000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: e, B read address: e
blk_mem_gen_v8_4_3 collision detected at time: 57215000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: e, B read address: e
blk_mem_gen_v8_4_3 collision detected at time: 57295000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: e, B read address: e
blk_mem_gen_v8_4_3 collision detected at time: 57375000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: e, B read address: e
blk_mem_gen_v8_4_3 collision detected at time: 57455000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: e, B read address: e
blk_mem_gen_v8_4_3 collision detected at time: 57535000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: e, B read address: e
blk_mem_gen_v8_4_3 collision detected at time: 57775000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: f, B read address: f
blk_mem_gen_v8_4_3 collision detected at time: 57855000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: f, B read address: f
blk_mem_gen_v8_4_3 collision detected at time: 57935000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: f, B read address: f
blk_mem_gen_v8_4_3 collision detected at time: 58015000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: f, B read address: f
blk_mem_gen_v8_4_3 collision detected at time: 58095000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: f, B read address: f
blk_mem_gen_v8_4_3 collision detected at time: 58175000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: f, B read address: f
blk_mem_gen_v8_4_3 collision detected at time: 58255000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: f, B read address: f
blk_mem_gen_v8_4_3 collision detected at time: 58335000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: f, B read address: f
blk_mem_gen_v8_4_3 collision detected at time: 58415000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: f, B read address: f
blk_mem_gen_v8_4_3 collision detected at time: 58495000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: f, B read address: f
blk_mem_gen_v8_4_3 collision detected at time: 58575000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: f, B read address: f
blk_mem_gen_v8_4_3 collision detected at time: 58655000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: f, B read address: f
blk_mem_gen_v8_4_3 collision detected at time: 58735000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: f, B read address: f
blk_mem_gen_v8_4_3 collision detected at time: 58815000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: f, B read address: f
blk_mem_gen_v8_4_3 collision detected at time: 59055000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 10, B read address: 10
blk_mem_gen_v8_4_3 collision detected at time: 59135000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 10, B read address: 10
blk_mem_gen_v8_4_3 collision detected at time: 59215000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 10, B read address: 10
blk_mem_gen_v8_4_3 collision detected at time: 59295000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 10, B read address: 10
blk_mem_gen_v8_4_3 collision detected at time: 59375000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 10, B read address: 10
blk_mem_gen_v8_4_3 collision detected at time: 59455000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 10, B read address: 10
blk_mem_gen_v8_4_3 collision detected at time: 59535000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 10, B read address: 10
blk_mem_gen_v8_4_3 collision detected at time: 59615000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 10, B read address: 10
blk_mem_gen_v8_4_3 collision detected at time: 59695000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 10, B read address: 10
blk_mem_gen_v8_4_3 collision detected at time: 59775000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 10, B read address: 10
blk_mem_gen_v8_4_3 collision detected at time: 59855000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 10, B read address: 10
blk_mem_gen_v8_4_3 collision detected at time: 59935000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 10, B read address: 10
blk_mem_gen_v8_4_3 collision detected at time: 60015000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 10, B read address: 10
blk_mem_gen_v8_4_3 collision detected at time: 60095000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 10, B read address: 10
blk_mem_gen_v8_4_3 collision detected at time: 60335000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 11, B read address: 11
blk_mem_gen_v8_4_3 collision detected at time: 60415000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 11, B read address: 11
blk_mem_gen_v8_4_3 collision detected at time: 60495000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 11, B read address: 11
blk_mem_gen_v8_4_3 collision detected at time: 60575000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 11, B read address: 11
blk_mem_gen_v8_4_3 collision detected at time: 60655000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 11, B read address: 11
blk_mem_gen_v8_4_3 collision detected at time: 60735000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 11, B read address: 11
blk_mem_gen_v8_4_3 collision detected at time: 60815000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 11, B read address: 11
blk_mem_gen_v8_4_3 collision detected at time: 60895000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 11, B read address: 11
blk_mem_gen_v8_4_3 collision detected at time: 60975000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 11, B read address: 11
blk_mem_gen_v8_4_3 collision detected at time: 61055000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 11, B read address: 11
blk_mem_gen_v8_4_3 collision detected at time: 61135000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 11, B read address: 11
blk_mem_gen_v8_4_3 collision detected at time: 61215000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 11, B read address: 11
blk_mem_gen_v8_4_3 collision detected at time: 61295000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 11, B read address: 11
blk_mem_gen_v8_4_3 collision detected at time: 61375000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 11, B read address: 11
blk_mem_gen_v8_4_3 collision detected at time: 61615000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 12, B read address: 12
blk_mem_gen_v8_4_3 collision detected at time: 61695000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 12, B read address: 12
blk_mem_gen_v8_4_3 collision detected at time: 61775000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 12, B read address: 12
blk_mem_gen_v8_4_3 collision detected at time: 61855000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 12, B read address: 12
blk_mem_gen_v8_4_3 collision detected at time: 61935000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 12, B read address: 12
blk_mem_gen_v8_4_3 collision detected at time: 62015000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 12, B read address: 12
blk_mem_gen_v8_4_3 collision detected at time: 62095000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 12, B read address: 12
blk_mem_gen_v8_4_3 collision detected at time: 62175000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 12, B read address: 12
blk_mem_gen_v8_4_3 collision detected at time: 62255000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 12, B read address: 12
blk_mem_gen_v8_4_3 collision detected at time: 62335000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 12, B read address: 12
blk_mem_gen_v8_4_3 collision detected at time: 62415000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 12, B read address: 12
blk_mem_gen_v8_4_3 collision detected at time: 62495000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 12, B read address: 12
blk_mem_gen_v8_4_3 collision detected at time: 62575000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 12, B read address: 12
blk_mem_gen_v8_4_3 collision detected at time: 62655000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 12, B read address: 12
blk_mem_gen_v8_4_3 collision detected at time: 62895000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 13, B read address: 13
blk_mem_gen_v8_4_3 collision detected at time: 62975000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 13, B read address: 13
blk_mem_gen_v8_4_3 collision detected at time: 63055000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 13, B read address: 13
blk_mem_gen_v8_4_3 collision detected at time: 63135000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 13, B read address: 13
blk_mem_gen_v8_4_3 collision detected at time: 63215000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 13, B read address: 13
blk_mem_gen_v8_4_3 collision detected at time: 63295000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 13, B read address: 13
blk_mem_gen_v8_4_3 collision detected at time: 63375000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 13, B read address: 13
blk_mem_gen_v8_4_3 collision detected at time: 63455000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 13, B read address: 13
blk_mem_gen_v8_4_3 collision detected at time: 63535000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 13, B read address: 13
blk_mem_gen_v8_4_3 collision detected at time: 63615000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 13, B read address: 13
blk_mem_gen_v8_4_3 collision detected at time: 63695000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 13, B read address: 13
blk_mem_gen_v8_4_3 collision detected at time: 63775000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 13, B read address: 13
blk_mem_gen_v8_4_3 collision detected at time: 63855000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 13, B read address: 13
blk_mem_gen_v8_4_3 collision detected at time: 63935000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 13, B read address: 13
blk_mem_gen_v8_4_3 collision detected at time: 64175000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 14, B read address: 14
blk_mem_gen_v8_4_3 collision detected at time: 64255000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 14, B read address: 14
blk_mem_gen_v8_4_3 collision detected at time: 64335000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 14, B read address: 14
blk_mem_gen_v8_4_3 collision detected at time: 64415000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 14, B read address: 14
blk_mem_gen_v8_4_3 collision detected at time: 64495000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 14, B read address: 14
blk_mem_gen_v8_4_3 collision detected at time: 64575000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 14, B read address: 14
blk_mem_gen_v8_4_3 collision detected at time: 64655000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 14, B read address: 14
blk_mem_gen_v8_4_3 collision detected at time: 64735000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 14, B read address: 14
blk_mem_gen_v8_4_3 collision detected at time: 64815000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 14, B read address: 14
blk_mem_gen_v8_4_3 collision detected at time: 64895000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 14, B read address: 14
blk_mem_gen_v8_4_3 collision detected at time: 64975000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 14, B read address: 14
blk_mem_gen_v8_4_3 collision detected at time: 65055000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 14, B read address: 14
blk_mem_gen_v8_4_3 collision detected at time: 65135000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 14, B read address: 14
blk_mem_gen_v8_4_3 collision detected at time: 65215000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 14, B read address: 14
blk_mem_gen_v8_4_3 collision detected at time: 65455000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 15, B read address: 15
blk_mem_gen_v8_4_3 collision detected at time: 65535000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 15, B read address: 15
blk_mem_gen_v8_4_3 collision detected at time: 65615000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 15, B read address: 15
blk_mem_gen_v8_4_3 collision detected at time: 65695000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 15, B read address: 15
blk_mem_gen_v8_4_3 collision detected at time: 65775000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 15, B read address: 15
blk_mem_gen_v8_4_3 collision detected at time: 65855000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 15, B read address: 15
blk_mem_gen_v8_4_3 collision detected at time: 65935000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 15, B read address: 15
blk_mem_gen_v8_4_3 collision detected at time: 66015000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 15, B read address: 15
blk_mem_gen_v8_4_3 collision detected at time: 66095000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 15, B read address: 15
blk_mem_gen_v8_4_3 collision detected at time: 66175000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 15, B read address: 15
blk_mem_gen_v8_4_3 collision detected at time: 66255000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 15, B read address: 15
blk_mem_gen_v8_4_3 collision detected at time: 66335000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 15, B read address: 15
blk_mem_gen_v8_4_3 collision detected at time: 66415000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 15, B read address: 15
blk_mem_gen_v8_4_3 collision detected at time: 66495000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 15, B read address: 15
blk_mem_gen_v8_4_3 collision detected at time: 66735000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 16, B read address: 16
blk_mem_gen_v8_4_3 collision detected at time: 66815000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 16, B read address: 16
blk_mem_gen_v8_4_3 collision detected at time: 66895000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 16, B read address: 16
blk_mem_gen_v8_4_3 collision detected at time: 66975000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 16, B read address: 16
blk_mem_gen_v8_4_3 collision detected at time: 67055000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 16, B read address: 16
blk_mem_gen_v8_4_3 collision detected at time: 67135000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 16, B read address: 16
blk_mem_gen_v8_4_3 collision detected at time: 67215000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 16, B read address: 16
blk_mem_gen_v8_4_3 collision detected at time: 67295000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 16, B read address: 16
blk_mem_gen_v8_4_3 collision detected at time: 67375000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 16, B read address: 16
blk_mem_gen_v8_4_3 collision detected at time: 67455000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 16, B read address: 16
blk_mem_gen_v8_4_3 collision detected at time: 67535000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 16, B read address: 16
blk_mem_gen_v8_4_3 collision detected at time: 67615000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 16, B read address: 16
blk_mem_gen_v8_4_3 collision detected at time: 67695000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 16, B read address: 16
blk_mem_gen_v8_4_3 collision detected at time: 67775000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 16, B read address: 16
blk_mem_gen_v8_4_3 collision detected at time: 68015000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 17, B read address: 17
blk_mem_gen_v8_4_3 collision detected at time: 68095000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 17, B read address: 17
blk_mem_gen_v8_4_3 collision detected at time: 68175000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 17, B read address: 17
blk_mem_gen_v8_4_3 collision detected at time: 68255000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 17, B read address: 17
blk_mem_gen_v8_4_3 collision detected at time: 68335000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 17, B read address: 17
blk_mem_gen_v8_4_3 collision detected at time: 68415000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 17, B read address: 17
blk_mem_gen_v8_4_3 collision detected at time: 68495000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 17, B read address: 17
blk_mem_gen_v8_4_3 collision detected at time: 68575000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 17, B read address: 17
blk_mem_gen_v8_4_3 collision detected at time: 68655000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 17, B read address: 17
blk_mem_gen_v8_4_3 collision detected at time: 68735000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 17, B read address: 17
blk_mem_gen_v8_4_3 collision detected at time: 68815000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 17, B read address: 17
blk_mem_gen_v8_4_3 collision detected at time: 68895000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 17, B read address: 17
blk_mem_gen_v8_4_3 collision detected at time: 68975000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 17, B read address: 17
blk_mem_gen_v8_4_3 collision detected at time: 69055000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 17, B read address: 17
blk_mem_gen_v8_4_3 collision detected at time: 69295000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 18, B read address: 18
blk_mem_gen_v8_4_3 collision detected at time: 69375000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 18, B read address: 18
blk_mem_gen_v8_4_3 collision detected at time: 69455000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 18, B read address: 18
blk_mem_gen_v8_4_3 collision detected at time: 69535000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 18, B read address: 18
blk_mem_gen_v8_4_3 collision detected at time: 69615000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 18, B read address: 18
blk_mem_gen_v8_4_3 collision detected at time: 69695000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 18, B read address: 18
blk_mem_gen_v8_4_3 collision detected at time: 69775000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 18, B read address: 18
blk_mem_gen_v8_4_3 collision detected at time: 69855000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 18, B read address: 18
blk_mem_gen_v8_4_3 collision detected at time: 69935000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 18, B read address: 18
blk_mem_gen_v8_4_3 collision detected at time: 70015000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 18, B read address: 18
blk_mem_gen_v8_4_3 collision detected at time: 70095000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 18, B read address: 18
blk_mem_gen_v8_4_3 collision detected at time: 70175000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 18, B read address: 18
blk_mem_gen_v8_4_3 collision detected at time: 70255000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 18, B read address: 18
blk_mem_gen_v8_4_3 collision detected at time: 70335000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 18, B read address: 18
blk_mem_gen_v8_4_3 collision detected at time: 70575000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 19, B read address: 19
blk_mem_gen_v8_4_3 collision detected at time: 70655000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 19, B read address: 19
blk_mem_gen_v8_4_3 collision detected at time: 70735000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 19, B read address: 19
blk_mem_gen_v8_4_3 collision detected at time: 70815000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 19, B read address: 19
blk_mem_gen_v8_4_3 collision detected at time: 70895000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 19, B read address: 19
blk_mem_gen_v8_4_3 collision detected at time: 70975000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 19, B read address: 19
blk_mem_gen_v8_4_3 collision detected at time: 71055000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 19, B read address: 19
blk_mem_gen_v8_4_3 collision detected at time: 71135000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 19, B read address: 19
blk_mem_gen_v8_4_3 collision detected at time: 71215000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 19, B read address: 19
blk_mem_gen_v8_4_3 collision detected at time: 71295000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 19, B read address: 19
blk_mem_gen_v8_4_3 collision detected at time: 71375000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 19, B read address: 19
blk_mem_gen_v8_4_3 collision detected at time: 71455000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 19, B read address: 19
blk_mem_gen_v8_4_3 collision detected at time: 71535000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 19, B read address: 19
blk_mem_gen_v8_4_3 collision detected at time: 71615000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 19, B read address: 19
blk_mem_gen_v8_4_3 collision detected at time: 71855000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1a, B read address: 1a
blk_mem_gen_v8_4_3 collision detected at time: 71935000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1a, B read address: 1a
blk_mem_gen_v8_4_3 collision detected at time: 72015000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1a, B read address: 1a
blk_mem_gen_v8_4_3 collision detected at time: 72095000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1a, B read address: 1a
blk_mem_gen_v8_4_3 collision detected at time: 72175000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1a, B read address: 1a
blk_mem_gen_v8_4_3 collision detected at time: 72255000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1a, B read address: 1a
blk_mem_gen_v8_4_3 collision detected at time: 72335000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1a, B read address: 1a
blk_mem_gen_v8_4_3 collision detected at time: 72415000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1a, B read address: 1a
blk_mem_gen_v8_4_3 collision detected at time: 72495000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1a, B read address: 1a
blk_mem_gen_v8_4_3 collision detected at time: 72575000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1a, B read address: 1a
blk_mem_gen_v8_4_3 collision detected at time: 72655000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1a, B read address: 1a
blk_mem_gen_v8_4_3 collision detected at time: 72735000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1a, B read address: 1a
blk_mem_gen_v8_4_3 collision detected at time: 72815000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1a, B read address: 1a
blk_mem_gen_v8_4_3 collision detected at time: 72895000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1a, B read address: 1a
blk_mem_gen_v8_4_3 collision detected at time: 73135000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1b, B read address: 1b
blk_mem_gen_v8_4_3 collision detected at time: 73215000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1b, B read address: 1b
blk_mem_gen_v8_4_3 collision detected at time: 73295000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1b, B read address: 1b
blk_mem_gen_v8_4_3 collision detected at time: 73375000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1b, B read address: 1b
blk_mem_gen_v8_4_3 collision detected at time: 73455000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1b, B read address: 1b
blk_mem_gen_v8_4_3 collision detected at time: 73535000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1b, B read address: 1b
blk_mem_gen_v8_4_3 collision detected at time: 73615000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1b, B read address: 1b
blk_mem_gen_v8_4_3 collision detected at time: 73695000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1b, B read address: 1b
blk_mem_gen_v8_4_3 collision detected at time: 73775000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1b, B read address: 1b
blk_mem_gen_v8_4_3 collision detected at time: 73855000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1b, B read address: 1b
blk_mem_gen_v8_4_3 collision detected at time: 73935000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1b, B read address: 1b
blk_mem_gen_v8_4_3 collision detected at time: 74015000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1b, B read address: 1b
blk_mem_gen_v8_4_3 collision detected at time: 74095000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1b, B read address: 1b
blk_mem_gen_v8_4_3 collision detected at time: 74175000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1b, B read address: 1b
blk_mem_gen_v8_4_3 collision detected at time: 74415000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_3 collision detected at time: 74495000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_3 collision detected at time: 74575000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_3 collision detected at time: 74655000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_3 collision detected at time: 74735000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_3 collision detected at time: 74815000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_3 collision detected at time: 74895000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_3 collision detected at time: 74975000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_3 collision detected at time: 75055000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_3 collision detected at time: 75135000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_3 collision detected at time: 75215000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_3 collision detected at time: 75295000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_3 collision detected at time: 75375000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_3 collision detected at time: 75455000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_3 collision detected at time: 75695000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_3 collision detected at time: 75775000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_3 collision detected at time: 75855000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_3 collision detected at time: 75935000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_3 collision detected at time: 76015000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_3 collision detected at time: 76095000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_3 collision detected at time: 76175000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_3 collision detected at time: 76255000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_3 collision detected at time: 76335000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_3 collision detected at time: 76415000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_3 collision detected at time: 76495000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_3 collision detected at time: 76575000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_3 collision detected at time: 76655000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_3 collision detected at time: 76735000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_3 collision detected at time: 76975000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_3 collision detected at time: 77055000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_3 collision detected at time: 77135000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_3 collision detected at time: 77215000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_3 collision detected at time: 77295000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_3 collision detected at time: 77375000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_3 collision detected at time: 77455000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_3 collision detected at time: 77535000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_3 collision detected at time: 77615000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_3 collision detected at time: 77695000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_3 collision detected at time: 77775000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_3 collision detected at time: 77855000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_3 collision detected at time: 77935000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_3 collision detected at time: 78015000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_3 collision detected at time: 78255000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_3 collision detected at time: 78335000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_3 collision detected at time: 78415000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_3 collision detected at time: 78495000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_3 collision detected at time: 78575000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_3 collision detected at time: 78655000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_3 collision detected at time: 78735000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_3 collision detected at time: 78815000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_3 collision detected at time: 78895000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_3 collision detected at time: 78975000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_3 collision detected at time: 79055000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_3 collision detected at time: 79135000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_3 collision detected at time: 79215000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_3 collision detected at time: 79295000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_3 collision detected at time: 79535000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_3 collision detected at time: 79615000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_3 collision detected at time: 79695000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_3 collision detected at time: 79775000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_3 collision detected at time: 79855000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_3 collision detected at time: 79935000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_3 collision detected at time: 80015000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_3 collision detected at time: 80095000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_3 collision detected at time: 80175000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_3 collision detected at time: 80255000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_3 collision detected at time: 80335000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_3 collision detected at time: 80415000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_3 collision detected at time: 80495000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_3 collision detected at time: 80575000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_3 collision detected at time: 80815000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 21, B read address: 21
save_wave_config {D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/ADCInterface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADCInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/Buffer_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Buffer_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/DataSimulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSimulation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/FIFO_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/RAM_ReadEngine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_ReadEngine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/RAM_WriteEngine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_WriteEngine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/SPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/TimingGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TimingGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/TriggerLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TriggerLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.sim/sim_1/behav/xsim'
"xelab -wto 341c3404caa142bba025c86c654bfe13 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 341c3404caa142bba025c86c654bfe13 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'ADC_InData' [D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/Top.v:113]
WARNING: [VRFC 10-3705] select index 5 into 'commandArray' is out of bounds [D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sim_1/new/testbench.v:113]
WARNING: [VRFC 10-3705] select index 6 into 'commandArray' is out of bounds [D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sim_1/new/testbench.v:114]
WARNING: [VRFC 10-3705] select index 7 into 'commandArray' is out of bounds [D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sim_1/new/testbench.v:115]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DataSimulation
Compiling module xil_defaultlib.TimingGen
Compiling module xil_defaultlib.ADCInterface
Compiling module xil_defaultlib.TriggerLogic
Compiling module xil_defaultlib.RAM_WriteEngine
Compiling module xil_defaultlib.RAM_ReadEngine
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.FIFO_RAM
Compiling module xil_defaultlib.Buffer_FIFO
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 collision detected at time: 95000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B read address: 0
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 950.812 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 950.812 ; gain = 0.000
run .1 ms
blk_mem_gen_v8_4_3 collision detected at time: 33055000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_3 collision detected at time: 33135000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_3 collision detected at time: 33215000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_3 collision detected at time: 33295000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_3 collision detected at time: 33375000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_3 collision detected at time: 33455000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_3 collision detected at time: 33535000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_3 collision detected at time: 33615000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_3 collision detected at time: 33695000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_3 collision detected at time: 33775000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_3 collision detected at time: 33855000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_3 collision detected at time: 33935000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_3 collision detected at time: 34015000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_3 collision detected at time: 34095000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_3 collision detected at time: 34175000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_3 collision detected at time: 34255000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_3 collision detected at time: 34415000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_3 collision detected at time: 34495000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_3 collision detected at time: 34575000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_3 collision detected at time: 34655000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_3 collision detected at time: 34735000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_3 collision detected at time: 34815000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_3 collision detected at time: 34895000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_3 collision detected at time: 34975000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_3 collision detected at time: 35055000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_3 collision detected at time: 35135000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_3 collision detected at time: 35215000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_3 collision detected at time: 35295000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_3 collision detected at time: 35375000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_3 collision detected at time: 35455000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_3 collision detected at time: 35535000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_3 collision detected at time: 35695000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_3 collision detected at time: 35775000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_3 collision detected at time: 35855000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_3 collision detected at time: 35935000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_3 collision detected at time: 36015000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_3 collision detected at time: 36095000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_3 collision detected at time: 36175000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_3 collision detected at time: 36255000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_3 collision detected at time: 36335000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_3 collision detected at time: 36415000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_3 collision detected at time: 36495000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_3 collision detected at time: 36575000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_3 collision detected at time: 36655000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_3 collision detected at time: 36735000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_3 collision detected at time: 36815000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_3 collision detected at time: 36975000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_3 collision detected at time: 37055000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_3 collision detected at time: 37135000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_3 collision detected at time: 37215000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_3 collision detected at time: 37295000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_3 collision detected at time: 37375000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_3 collision detected at time: 37455000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_3 collision detected at time: 37535000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_3 collision detected at time: 37615000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_3 collision detected at time: 37695000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_3 collision detected at time: 37775000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_3 collision detected at time: 37855000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_3 collision detected at time: 37935000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_3 collision detected at time: 38015000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_3 collision detected at time: 38095000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_3 collision detected at time: 38255000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_3 collision detected at time: 38335000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_3 collision detected at time: 38415000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_3 collision detected at time: 38495000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_3 collision detected at time: 38575000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_3 collision detected at time: 38655000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_3 collision detected at time: 38735000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_3 collision detected at time: 38815000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_3 collision detected at time: 38895000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_3 collision detected at time: 38975000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_3 collision detected at time: 39055000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_3 collision detected at time: 39135000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_3 collision detected at time: 39215000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_3 collision detected at time: 39295000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_3 collision detected at time: 39375000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_3 collision detected at time: 39535000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 21, B read address: 21
blk_mem_gen_v8_4_3 collision detected at time: 42815000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 51215000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: a, B read address: a
blk_mem_gen_v8_4_3 collision detected at time: 51295000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: a, B read address: a
blk_mem_gen_v8_4_3 collision detected at time: 51375000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: a, B read address: a
blk_mem_gen_v8_4_3 collision detected at time: 51455000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: a, B read address: a
blk_mem_gen_v8_4_3 collision detected at time: 51535000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: a, B read address: a
blk_mem_gen_v8_4_3 collision detected at time: 51615000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: a, B read address: a
blk_mem_gen_v8_4_3 collision detected at time: 51695000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: a, B read address: a
blk_mem_gen_v8_4_3 collision detected at time: 51775000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: a, B read address: a
blk_mem_gen_v8_4_3 collision detected at time: 51855000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: a, B read address: a
blk_mem_gen_v8_4_3 collision detected at time: 51935000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: a, B read address: a
blk_mem_gen_v8_4_3 collision detected at time: 52015000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: a, B read address: a
blk_mem_gen_v8_4_3 collision detected at time: 52095000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: a, B read address: a
blk_mem_gen_v8_4_3 collision detected at time: 52175000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: a, B read address: a
blk_mem_gen_v8_4_3 collision detected at time: 52255000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: a, B read address: a
blk_mem_gen_v8_4_3 collision detected at time: 52335000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: a, B read address: a
blk_mem_gen_v8_4_3 collision detected at time: 52415000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: a, B read address: a
blk_mem_gen_v8_4_3 collision detected at time: 52655000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: b, B read address: b
blk_mem_gen_v8_4_3 collision detected at time: 52735000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: b, B read address: b
blk_mem_gen_v8_4_3 collision detected at time: 52815000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: b, B read address: b
blk_mem_gen_v8_4_3 collision detected at time: 52895000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: b, B read address: b
blk_mem_gen_v8_4_3 collision detected at time: 52975000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: b, B read address: b
blk_mem_gen_v8_4_3 collision detected at time: 53055000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: b, B read address: b
blk_mem_gen_v8_4_3 collision detected at time: 53135000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: b, B read address: b
blk_mem_gen_v8_4_3 collision detected at time: 53215000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: b, B read address: b
blk_mem_gen_v8_4_3 collision detected at time: 53295000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: b, B read address: b
blk_mem_gen_v8_4_3 collision detected at time: 53375000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: b, B read address: b
blk_mem_gen_v8_4_3 collision detected at time: 53455000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: b, B read address: b
blk_mem_gen_v8_4_3 collision detected at time: 53535000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: b, B read address: b
blk_mem_gen_v8_4_3 collision detected at time: 53615000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: b, B read address: b
blk_mem_gen_v8_4_3 collision detected at time: 53695000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: b, B read address: b
blk_mem_gen_v8_4_3 collision detected at time: 53935000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: c, B read address: c
blk_mem_gen_v8_4_3 collision detected at time: 54015000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: c, B read address: c
blk_mem_gen_v8_4_3 collision detected at time: 54095000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: c, B read address: c
blk_mem_gen_v8_4_3 collision detected at time: 54175000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: c, B read address: c
blk_mem_gen_v8_4_3 collision detected at time: 54255000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: c, B read address: c
blk_mem_gen_v8_4_3 collision detected at time: 54335000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: c, B read address: c
blk_mem_gen_v8_4_3 collision detected at time: 54415000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: c, B read address: c
blk_mem_gen_v8_4_3 collision detected at time: 54495000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: c, B read address: c
blk_mem_gen_v8_4_3 collision detected at time: 54575000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: c, B read address: c
blk_mem_gen_v8_4_3 collision detected at time: 54655000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: c, B read address: c
blk_mem_gen_v8_4_3 collision detected at time: 54735000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: c, B read address: c
blk_mem_gen_v8_4_3 collision detected at time: 54815000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: c, B read address: c
blk_mem_gen_v8_4_3 collision detected at time: 54895000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: c, B read address: c
blk_mem_gen_v8_4_3 collision detected at time: 54975000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: c, B read address: c
blk_mem_gen_v8_4_3 collision detected at time: 55215000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: d, B read address: d
blk_mem_gen_v8_4_3 collision detected at time: 55295000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: d, B read address: d
blk_mem_gen_v8_4_3 collision detected at time: 55375000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: d, B read address: d
blk_mem_gen_v8_4_3 collision detected at time: 55455000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: d, B read address: d
blk_mem_gen_v8_4_3 collision detected at time: 55535000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: d, B read address: d
blk_mem_gen_v8_4_3 collision detected at time: 55615000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: d, B read address: d
blk_mem_gen_v8_4_3 collision detected at time: 55695000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: d, B read address: d
blk_mem_gen_v8_4_3 collision detected at time: 55775000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: d, B read address: d
blk_mem_gen_v8_4_3 collision detected at time: 55855000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: d, B read address: d
blk_mem_gen_v8_4_3 collision detected at time: 55935000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: d, B read address: d
blk_mem_gen_v8_4_3 collision detected at time: 56015000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: d, B read address: d
blk_mem_gen_v8_4_3 collision detected at time: 56095000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: d, B read address: d
blk_mem_gen_v8_4_3 collision detected at time: 56175000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: d, B read address: d
blk_mem_gen_v8_4_3 collision detected at time: 56255000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: d, B read address: d
blk_mem_gen_v8_4_3 collision detected at time: 56495000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: e, B read address: e
blk_mem_gen_v8_4_3 collision detected at time: 56575000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: e, B read address: e
blk_mem_gen_v8_4_3 collision detected at time: 56655000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: e, B read address: e
blk_mem_gen_v8_4_3 collision detected at time: 56735000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: e, B read address: e
blk_mem_gen_v8_4_3 collision detected at time: 56815000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: e, B read address: e
blk_mem_gen_v8_4_3 collision detected at time: 56895000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: e, B read address: e
blk_mem_gen_v8_4_3 collision detected at time: 56975000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: e, B read address: e
blk_mem_gen_v8_4_3 collision detected at time: 57055000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: e, B read address: e
blk_mem_gen_v8_4_3 collision detected at time: 57135000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: e, B read address: e
blk_mem_gen_v8_4_3 collision detected at time: 57215000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: e, B read address: e
blk_mem_gen_v8_4_3 collision detected at time: 57295000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: e, B read address: e
blk_mem_gen_v8_4_3 collision detected at time: 57375000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: e, B read address: e
blk_mem_gen_v8_4_3 collision detected at time: 57455000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: e, B read address: e
blk_mem_gen_v8_4_3 collision detected at time: 57535000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: e, B read address: e
blk_mem_gen_v8_4_3 collision detected at time: 57775000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: f, B read address: f
blk_mem_gen_v8_4_3 collision detected at time: 57855000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: f, B read address: f
blk_mem_gen_v8_4_3 collision detected at time: 57935000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: f, B read address: f
blk_mem_gen_v8_4_3 collision detected at time: 58015000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: f, B read address: f
blk_mem_gen_v8_4_3 collision detected at time: 58095000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: f, B read address: f
blk_mem_gen_v8_4_3 collision detected at time: 58175000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: f, B read address: f
blk_mem_gen_v8_4_3 collision detected at time: 58255000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: f, B read address: f
blk_mem_gen_v8_4_3 collision detected at time: 58335000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: f, B read address: f
blk_mem_gen_v8_4_3 collision detected at time: 58415000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: f, B read address: f
blk_mem_gen_v8_4_3 collision detected at time: 58495000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: f, B read address: f
blk_mem_gen_v8_4_3 collision detected at time: 58575000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: f, B read address: f
blk_mem_gen_v8_4_3 collision detected at time: 58655000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: f, B read address: f
blk_mem_gen_v8_4_3 collision detected at time: 58735000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: f, B read address: f
blk_mem_gen_v8_4_3 collision detected at time: 58815000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: f, B read address: f
blk_mem_gen_v8_4_3 collision detected at time: 59055000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 10, B read address: 10
blk_mem_gen_v8_4_3 collision detected at time: 59135000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 10, B read address: 10
blk_mem_gen_v8_4_3 collision detected at time: 59215000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 10, B read address: 10
blk_mem_gen_v8_4_3 collision detected at time: 59295000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 10, B read address: 10
blk_mem_gen_v8_4_3 collision detected at time: 59375000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 10, B read address: 10
blk_mem_gen_v8_4_3 collision detected at time: 59455000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 10, B read address: 10
blk_mem_gen_v8_4_3 collision detected at time: 59535000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 10, B read address: 10
blk_mem_gen_v8_4_3 collision detected at time: 59615000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 10, B read address: 10
blk_mem_gen_v8_4_3 collision detected at time: 59695000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 10, B read address: 10
blk_mem_gen_v8_4_3 collision detected at time: 59775000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 10, B read address: 10
blk_mem_gen_v8_4_3 collision detected at time: 59855000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 10, B read address: 10
blk_mem_gen_v8_4_3 collision detected at time: 59935000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 10, B read address: 10
blk_mem_gen_v8_4_3 collision detected at time: 60015000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 10, B read address: 10
blk_mem_gen_v8_4_3 collision detected at time: 60095000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 10, B read address: 10
blk_mem_gen_v8_4_3 collision detected at time: 60335000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 11, B read address: 11
blk_mem_gen_v8_4_3 collision detected at time: 60415000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 11, B read address: 11
blk_mem_gen_v8_4_3 collision detected at time: 60495000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 11, B read address: 11
blk_mem_gen_v8_4_3 collision detected at time: 60575000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 11, B read address: 11
blk_mem_gen_v8_4_3 collision detected at time: 60655000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 11, B read address: 11
blk_mem_gen_v8_4_3 collision detected at time: 60735000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 11, B read address: 11
blk_mem_gen_v8_4_3 collision detected at time: 60815000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 11, B read address: 11
blk_mem_gen_v8_4_3 collision detected at time: 60895000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 11, B read address: 11
blk_mem_gen_v8_4_3 collision detected at time: 60975000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 11, B read address: 11
blk_mem_gen_v8_4_3 collision detected at time: 61055000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 11, B read address: 11
blk_mem_gen_v8_4_3 collision detected at time: 61135000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 11, B read address: 11
blk_mem_gen_v8_4_3 collision detected at time: 61215000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 11, B read address: 11
blk_mem_gen_v8_4_3 collision detected at time: 61295000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 11, B read address: 11
blk_mem_gen_v8_4_3 collision detected at time: 61375000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 11, B read address: 11
blk_mem_gen_v8_4_3 collision detected at time: 61615000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 12, B read address: 12
blk_mem_gen_v8_4_3 collision detected at time: 61695000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 12, B read address: 12
blk_mem_gen_v8_4_3 collision detected at time: 61775000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 12, B read address: 12
blk_mem_gen_v8_4_3 collision detected at time: 61855000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 12, B read address: 12
blk_mem_gen_v8_4_3 collision detected at time: 61935000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 12, B read address: 12
blk_mem_gen_v8_4_3 collision detected at time: 62015000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 12, B read address: 12
blk_mem_gen_v8_4_3 collision detected at time: 62095000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 12, B read address: 12
blk_mem_gen_v8_4_3 collision detected at time: 62175000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 12, B read address: 12
blk_mem_gen_v8_4_3 collision detected at time: 62255000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 12, B read address: 12
blk_mem_gen_v8_4_3 collision detected at time: 62335000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 12, B read address: 12
blk_mem_gen_v8_4_3 collision detected at time: 62415000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 12, B read address: 12
blk_mem_gen_v8_4_3 collision detected at time: 62495000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 12, B read address: 12
blk_mem_gen_v8_4_3 collision detected at time: 62575000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 12, B read address: 12
blk_mem_gen_v8_4_3 collision detected at time: 62655000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 12, B read address: 12
blk_mem_gen_v8_4_3 collision detected at time: 62895000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 13, B read address: 13
blk_mem_gen_v8_4_3 collision detected at time: 62975000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 13, B read address: 13
blk_mem_gen_v8_4_3 collision detected at time: 63055000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 13, B read address: 13
blk_mem_gen_v8_4_3 collision detected at time: 63135000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 13, B read address: 13
blk_mem_gen_v8_4_3 collision detected at time: 63215000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 13, B read address: 13
blk_mem_gen_v8_4_3 collision detected at time: 63295000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 13, B read address: 13
blk_mem_gen_v8_4_3 collision detected at time: 63375000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 13, B read address: 13
blk_mem_gen_v8_4_3 collision detected at time: 63455000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 13, B read address: 13
blk_mem_gen_v8_4_3 collision detected at time: 63535000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 13, B read address: 13
blk_mem_gen_v8_4_3 collision detected at time: 63615000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 13, B read address: 13
blk_mem_gen_v8_4_3 collision detected at time: 63695000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 13, B read address: 13
blk_mem_gen_v8_4_3 collision detected at time: 63775000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 13, B read address: 13
blk_mem_gen_v8_4_3 collision detected at time: 63855000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 13, B read address: 13
blk_mem_gen_v8_4_3 collision detected at time: 63935000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 13, B read address: 13
blk_mem_gen_v8_4_3 collision detected at time: 64175000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 14, B read address: 14
blk_mem_gen_v8_4_3 collision detected at time: 64255000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 14, B read address: 14
blk_mem_gen_v8_4_3 collision detected at time: 64335000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 14, B read address: 14
blk_mem_gen_v8_4_3 collision detected at time: 64415000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 14, B read address: 14
blk_mem_gen_v8_4_3 collision detected at time: 64495000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 14, B read address: 14
blk_mem_gen_v8_4_3 collision detected at time: 64575000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 14, B read address: 14
blk_mem_gen_v8_4_3 collision detected at time: 64655000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 14, B read address: 14
blk_mem_gen_v8_4_3 collision detected at time: 64735000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 14, B read address: 14
blk_mem_gen_v8_4_3 collision detected at time: 64815000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 14, B read address: 14
blk_mem_gen_v8_4_3 collision detected at time: 64895000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 14, B read address: 14
blk_mem_gen_v8_4_3 collision detected at time: 64975000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 14, B read address: 14
blk_mem_gen_v8_4_3 collision detected at time: 65055000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 14, B read address: 14
blk_mem_gen_v8_4_3 collision detected at time: 65135000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 14, B read address: 14
blk_mem_gen_v8_4_3 collision detected at time: 65215000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 14, B read address: 14
blk_mem_gen_v8_4_3 collision detected at time: 65455000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 15, B read address: 15
blk_mem_gen_v8_4_3 collision detected at time: 65535000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 15, B read address: 15
blk_mem_gen_v8_4_3 collision detected at time: 65615000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 15, B read address: 15
blk_mem_gen_v8_4_3 collision detected at time: 65695000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 15, B read address: 15
blk_mem_gen_v8_4_3 collision detected at time: 65775000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 15, B read address: 15
blk_mem_gen_v8_4_3 collision detected at time: 65855000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 15, B read address: 15
blk_mem_gen_v8_4_3 collision detected at time: 65935000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 15, B read address: 15
blk_mem_gen_v8_4_3 collision detected at time: 66015000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 15, B read address: 15
blk_mem_gen_v8_4_3 collision detected at time: 66095000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 15, B read address: 15
blk_mem_gen_v8_4_3 collision detected at time: 66175000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 15, B read address: 15
blk_mem_gen_v8_4_3 collision detected at time: 66255000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 15, B read address: 15
blk_mem_gen_v8_4_3 collision detected at time: 66335000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 15, B read address: 15
blk_mem_gen_v8_4_3 collision detected at time: 66415000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 15, B read address: 15
blk_mem_gen_v8_4_3 collision detected at time: 66495000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 15, B read address: 15
blk_mem_gen_v8_4_3 collision detected at time: 66735000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 16, B read address: 16
blk_mem_gen_v8_4_3 collision detected at time: 66815000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 16, B read address: 16
blk_mem_gen_v8_4_3 collision detected at time: 66895000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 16, B read address: 16
blk_mem_gen_v8_4_3 collision detected at time: 66975000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 16, B read address: 16
blk_mem_gen_v8_4_3 collision detected at time: 67055000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 16, B read address: 16
blk_mem_gen_v8_4_3 collision detected at time: 67135000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 16, B read address: 16
blk_mem_gen_v8_4_3 collision detected at time: 67215000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 16, B read address: 16
blk_mem_gen_v8_4_3 collision detected at time: 67295000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 16, B read address: 16
blk_mem_gen_v8_4_3 collision detected at time: 67375000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 16, B read address: 16
blk_mem_gen_v8_4_3 collision detected at time: 67455000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 16, B read address: 16
blk_mem_gen_v8_4_3 collision detected at time: 67535000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 16, B read address: 16
blk_mem_gen_v8_4_3 collision detected at time: 67615000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 16, B read address: 16
blk_mem_gen_v8_4_3 collision detected at time: 67695000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 16, B read address: 16
blk_mem_gen_v8_4_3 collision detected at time: 67775000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 16, B read address: 16
blk_mem_gen_v8_4_3 collision detected at time: 68015000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 17, B read address: 17
blk_mem_gen_v8_4_3 collision detected at time: 68095000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 17, B read address: 17
blk_mem_gen_v8_4_3 collision detected at time: 68175000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 17, B read address: 17
blk_mem_gen_v8_4_3 collision detected at time: 68255000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 17, B read address: 17
blk_mem_gen_v8_4_3 collision detected at time: 68335000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 17, B read address: 17
blk_mem_gen_v8_4_3 collision detected at time: 68415000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 17, B read address: 17
blk_mem_gen_v8_4_3 collision detected at time: 68495000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 17, B read address: 17
blk_mem_gen_v8_4_3 collision detected at time: 68575000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 17, B read address: 17
blk_mem_gen_v8_4_3 collision detected at time: 68655000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 17, B read address: 17
blk_mem_gen_v8_4_3 collision detected at time: 68735000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 17, B read address: 17
blk_mem_gen_v8_4_3 collision detected at time: 68815000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 17, B read address: 17
blk_mem_gen_v8_4_3 collision detected at time: 68895000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 17, B read address: 17
blk_mem_gen_v8_4_3 collision detected at time: 68975000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 17, B read address: 17
blk_mem_gen_v8_4_3 collision detected at time: 69055000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 17, B read address: 17
blk_mem_gen_v8_4_3 collision detected at time: 69295000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 18, B read address: 18
blk_mem_gen_v8_4_3 collision detected at time: 69375000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 18, B read address: 18
blk_mem_gen_v8_4_3 collision detected at time: 69455000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 18, B read address: 18
blk_mem_gen_v8_4_3 collision detected at time: 69535000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 18, B read address: 18
blk_mem_gen_v8_4_3 collision detected at time: 69615000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 18, B read address: 18
blk_mem_gen_v8_4_3 collision detected at time: 69695000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 18, B read address: 18
blk_mem_gen_v8_4_3 collision detected at time: 69775000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 18, B read address: 18
blk_mem_gen_v8_4_3 collision detected at time: 69855000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 18, B read address: 18
blk_mem_gen_v8_4_3 collision detected at time: 69935000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 18, B read address: 18
blk_mem_gen_v8_4_3 collision detected at time: 70015000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 18, B read address: 18
blk_mem_gen_v8_4_3 collision detected at time: 70095000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 18, B read address: 18
blk_mem_gen_v8_4_3 collision detected at time: 70175000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 18, B read address: 18
blk_mem_gen_v8_4_3 collision detected at time: 70255000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 18, B read address: 18
blk_mem_gen_v8_4_3 collision detected at time: 70335000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 18, B read address: 18
blk_mem_gen_v8_4_3 collision detected at time: 70575000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 19, B read address: 19
blk_mem_gen_v8_4_3 collision detected at time: 70655000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 19, B read address: 19
blk_mem_gen_v8_4_3 collision detected at time: 70735000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 19, B read address: 19
blk_mem_gen_v8_4_3 collision detected at time: 70815000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 19, B read address: 19
blk_mem_gen_v8_4_3 collision detected at time: 70895000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 19, B read address: 19
blk_mem_gen_v8_4_3 collision detected at time: 70975000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 19, B read address: 19
blk_mem_gen_v8_4_3 collision detected at time: 71055000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 19, B read address: 19
blk_mem_gen_v8_4_3 collision detected at time: 71135000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 19, B read address: 19
blk_mem_gen_v8_4_3 collision detected at time: 71215000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 19, B read address: 19
blk_mem_gen_v8_4_3 collision detected at time: 71295000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 19, B read address: 19
blk_mem_gen_v8_4_3 collision detected at time: 71375000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 19, B read address: 19
blk_mem_gen_v8_4_3 collision detected at time: 71455000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 19, B read address: 19
blk_mem_gen_v8_4_3 collision detected at time: 71535000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 19, B read address: 19
blk_mem_gen_v8_4_3 collision detected at time: 71615000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 19, B read address: 19
blk_mem_gen_v8_4_3 collision detected at time: 71855000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1a, B read address: 1a
blk_mem_gen_v8_4_3 collision detected at time: 71935000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1a, B read address: 1a
blk_mem_gen_v8_4_3 collision detected at time: 72015000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1a, B read address: 1a
blk_mem_gen_v8_4_3 collision detected at time: 72095000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1a, B read address: 1a
blk_mem_gen_v8_4_3 collision detected at time: 72175000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1a, B read address: 1a
blk_mem_gen_v8_4_3 collision detected at time: 72255000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1a, B read address: 1a
blk_mem_gen_v8_4_3 collision detected at time: 72335000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1a, B read address: 1a
blk_mem_gen_v8_4_3 collision detected at time: 72415000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1a, B read address: 1a
blk_mem_gen_v8_4_3 collision detected at time: 72495000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1a, B read address: 1a
blk_mem_gen_v8_4_3 collision detected at time: 72575000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1a, B read address: 1a
blk_mem_gen_v8_4_3 collision detected at time: 72655000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1a, B read address: 1a
blk_mem_gen_v8_4_3 collision detected at time: 72735000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1a, B read address: 1a
blk_mem_gen_v8_4_3 collision detected at time: 72815000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1a, B read address: 1a
blk_mem_gen_v8_4_3 collision detected at time: 72895000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1a, B read address: 1a
blk_mem_gen_v8_4_3 collision detected at time: 73135000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1b, B read address: 1b
blk_mem_gen_v8_4_3 collision detected at time: 73215000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1b, B read address: 1b
blk_mem_gen_v8_4_3 collision detected at time: 73295000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1b, B read address: 1b
blk_mem_gen_v8_4_3 collision detected at time: 73375000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1b, B read address: 1b
blk_mem_gen_v8_4_3 collision detected at time: 73455000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1b, B read address: 1b
blk_mem_gen_v8_4_3 collision detected at time: 73535000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1b, B read address: 1b
blk_mem_gen_v8_4_3 collision detected at time: 73615000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1b, B read address: 1b
blk_mem_gen_v8_4_3 collision detected at time: 73695000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1b, B read address: 1b
blk_mem_gen_v8_4_3 collision detected at time: 73775000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1b, B read address: 1b
blk_mem_gen_v8_4_3 collision detected at time: 73855000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1b, B read address: 1b
blk_mem_gen_v8_4_3 collision detected at time: 73935000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1b, B read address: 1b
blk_mem_gen_v8_4_3 collision detected at time: 74015000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1b, B read address: 1b
blk_mem_gen_v8_4_3 collision detected at time: 74095000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1b, B read address: 1b
blk_mem_gen_v8_4_3 collision detected at time: 74175000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1b, B read address: 1b
blk_mem_gen_v8_4_3 collision detected at time: 74415000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_3 collision detected at time: 74495000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_3 collision detected at time: 74575000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_3 collision detected at time: 74655000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_3 collision detected at time: 74735000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_3 collision detected at time: 74815000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_3 collision detected at time: 74895000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_3 collision detected at time: 74975000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_3 collision detected at time: 75055000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_3 collision detected at time: 75135000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_3 collision detected at time: 75215000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_3 collision detected at time: 75295000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_3 collision detected at time: 75375000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_3 collision detected at time: 75455000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_3 collision detected at time: 75695000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_3 collision detected at time: 75775000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_3 collision detected at time: 75855000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_3 collision detected at time: 75935000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_3 collision detected at time: 76015000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_3 collision detected at time: 76095000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_3 collision detected at time: 76175000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_3 collision detected at time: 76255000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_3 collision detected at time: 76335000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_3 collision detected at time: 76415000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_3 collision detected at time: 76495000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_3 collision detected at time: 76575000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_3 collision detected at time: 76655000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_3 collision detected at time: 76735000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_3 collision detected at time: 76975000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_3 collision detected at time: 77055000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_3 collision detected at time: 77135000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_3 collision detected at time: 77215000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_3 collision detected at time: 77295000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_3 collision detected at time: 77375000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_3 collision detected at time: 77455000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_3 collision detected at time: 77535000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_3 collision detected at time: 77615000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_3 collision detected at time: 77695000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_3 collision detected at time: 77775000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_3 collision detected at time: 77855000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_3 collision detected at time: 77935000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_3 collision detected at time: 78015000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_3 collision detected at time: 78255000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_3 collision detected at time: 78335000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_3 collision detected at time: 78415000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_3 collision detected at time: 78495000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_3 collision detected at time: 78575000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_3 collision detected at time: 78655000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_3 collision detected at time: 78735000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_3 collision detected at time: 78815000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_3 collision detected at time: 78895000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_3 collision detected at time: 78975000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_3 collision detected at time: 79055000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_3 collision detected at time: 79135000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_3 collision detected at time: 79215000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_3 collision detected at time: 79295000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_3 collision detected at time: 79535000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_3 collision detected at time: 79615000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_3 collision detected at time: 79695000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_3 collision detected at time: 79775000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_3 collision detected at time: 79855000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_3 collision detected at time: 79935000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_3 collision detected at time: 80015000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_3 collision detected at time: 80095000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_3 collision detected at time: 80175000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_3 collision detected at time: 80255000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_3 collision detected at time: 80335000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_3 collision detected at time: 80415000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_3 collision detected at time: 80495000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_3 collision detected at time: 80575000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_3 collision detected at time: 80815000, Instance: testbench.u_Top.u_blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 21, B read address: 21
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar 11 20:54:29 2021] Launched synth_1...
Run output will be captured here: D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.runs/synth_1/runme.log
[Thu Mar 11 20:54:29 2021] Launched impl_1...
Run output will be captured here: D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1379.453 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292745191A
set_property PROGRAM.FILE {D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.runs/impl_1/Top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.runs/impl_1/Top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2140.238 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292745191A
set_property PROGRAM.FILE {D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.runs/impl_1/Top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.runs/impl_1/Top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292745191A
