<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="d2.cpp:22:2" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="mem" VarName="arg1" LoopLoc="d2.cpp:22:2" LoopName="ARRAY_1_READ" ParentFunc="test(unsigned long*, unsigned long*, unsigned long*)" Length="9" Direction="read" AccessID="arg186seq" OrigID="for.inc.load.23" OrigAccess-DebugLoc="d2.cpp:24:15" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="d2.cpp:29:2" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="mem" VarName="arg2" LoopLoc="d2.cpp:29:2" LoopName="ARRAY_2_READ" ParentFunc="test(unsigned long*, unsigned long*, unsigned long*)" Length="9" Direction="read" AccessID="arg287seq" OrigID="for.inc12.load.23" OrigAccess-DebugLoc="d2.cpp:31:15" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="d2.cpp:36:20" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 3 has been inferred" BundleName="mem" VarName="arg1" LoopLoc="d2.cpp:36:20" LoopName="VITIS_LOOP_36_1" ParentFunc="test(unsigned long*, unsigned long*, unsigned long*)" Length="3" Direction="read" AccessID="scevgepseq" OrigID="islist for.body29.load.513 for.body29.load.274 for.body29.load.35" OrigAccess-DebugLoc="isList d2.cpp:50:36 d2.cpp:50:36 d2.cpp:50:36" OrigDirection="islist read read read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="d2.cpp:36:20" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 3 has been inferred" BundleName="mem" VarName="arg2" LoopLoc="d2.cpp:36:20" LoopName="VITIS_LOOP_36_1" ParentFunc="test(unsigned long*, unsigned long*, unsigned long*)" Length="3" Direction="read" AccessID="scevgep88seq" OrigID="islist for.body29.load.54 for.body29.load.285 for.body29.load.524" OrigAccess-DebugLoc="isList d2.cpp:52:54 d2.cpp:52:54 d2.cpp:52:54" OrigDirection="islist read read read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="d2.cpp:82:2" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 9 has been inferred" BundleName="mem" VarName="out1" LoopLoc="d2.cpp:82:2" LoopName="ARRAY_WRITE" ParentFunc="test(unsigned long*, unsigned long*, unsigned long*)" Length="9" Direction="write" AccessID="out189seq" OrigID="for.inc389.store.6" OrigAccess-DebugLoc="d2.cpp:84:11" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessClobberedMissed" src_info="d2.cpp:52:54" msg_id="214-231" msg_severity="INFO" msg_body="Access is clobbered by load" resolution="214-231" BundleName="mem" VarName="arg2" ParentFunc="test(unsigned long*, unsigned long*, unsigned long*)" OrigID="scevgep88seq" OrigAccess-DebugLoc="d2.cpp:52:54" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="d2.cpp:36:20" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="mem" VarName="arg2" LoopLoc="d2.cpp:36:20" LoopName="VITIS_LOOP_36_1" ParentFunc="test(unsigned long*, unsigned long*, unsigned long*)" OrigID="for.body29.load.73" OrigAccess-DebugLoc="d2.cpp:50:52" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="d2.cpp:36:20" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="mem" VarName="arg2" LoopLoc="d2.cpp:36:20" LoopName="VITIS_LOOP_36_1" ParentFunc="test(unsigned long*, unsigned long*, unsigned long*)" OrigID="for.body29.load.86" OrigAccess-DebugLoc="d2.cpp:52:54" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="d2.cpp:36:20" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="mem" VarName="arg2" LoopLoc="d2.cpp:36:20" LoopName="VITIS_LOOP_36_1" ParentFunc="test(unsigned long*, unsigned long*, unsigned long*)" OrigID="for.body29.load.113" OrigAccess-DebugLoc="d2.cpp:50:52" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="d2.cpp:36:20" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="mem" VarName="arg2" LoopLoc="d2.cpp:36:20" LoopName="VITIS_LOOP_36_1" ParentFunc="test(unsigned long*, unsigned long*, unsigned long*)" OrigID="for.body29.load.126" OrigAccess-DebugLoc="d2.cpp:52:54" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="d2.cpp:36:20" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="mem" VarName="arg2" LoopLoc="d2.cpp:36:20" LoopName="VITIS_LOOP_36_1" ParentFunc="test(unsigned long*, unsigned long*, unsigned long*)" OrigID="for.body29.load.144" OrigAccess-DebugLoc="d2.cpp:50:52" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="d2.cpp:36:20" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="mem" VarName="arg2" LoopLoc="d2.cpp:36:20" LoopName="VITIS_LOOP_36_1" ParentFunc="test(unsigned long*, unsigned long*, unsigned long*)" OrigID="for.body29.load.157" OrigAccess-DebugLoc="d2.cpp:52:54" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="d2.cpp:36:20" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="mem" VarName="arg2" LoopLoc="d2.cpp:36:20" LoopName="VITIS_LOOP_36_1" ParentFunc="test(unsigned long*, unsigned long*, unsigned long*)" OrigID="for.body29.load.184" OrigAccess-DebugLoc="d2.cpp:50:52" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="d2.cpp:36:20" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="mem" VarName="arg2" LoopLoc="d2.cpp:36:20" LoopName="VITIS_LOOP_36_1" ParentFunc="test(unsigned long*, unsigned long*, unsigned long*)" OrigID="for.body29.load.197" OrigAccess-DebugLoc="d2.cpp:52:54" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="d2.cpp:36:20" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="mem" VarName="arg2" LoopLoc="d2.cpp:36:20" LoopName="VITIS_LOOP_36_1" ParentFunc="test(unsigned long*, unsigned long*, unsigned long*)" OrigID="for.body29.load.215" OrigAccess-DebugLoc="d2.cpp:50:52" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="d2.cpp:36:20" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="mem" VarName="arg2" LoopLoc="d2.cpp:36:20" LoopName="VITIS_LOOP_36_1" ParentFunc="test(unsigned long*, unsigned long*, unsigned long*)" OrigID="for.body29.load.228" OrigAccess-DebugLoc="d2.cpp:52:54" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="d2.cpp:36:20" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="mem" VarName="arg2" LoopLoc="d2.cpp:36:20" LoopName="VITIS_LOOP_36_1" ParentFunc="test(unsigned long*, unsigned long*, unsigned long*)" OrigID="for.body29.load.248" OrigAccess-DebugLoc="d2.cpp:50:52" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="d2.cpp:36:20" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="mem" VarName="arg2" LoopLoc="d2.cpp:36:20" LoopName="VITIS_LOOP_36_1" ParentFunc="test(unsigned long*, unsigned long*, unsigned long*)" OrigID="for.body29.load.260" OrigAccess-DebugLoc="d2.cpp:50:52" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="d2.cpp:36:20" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="mem" VarName="arg2" LoopLoc="d2.cpp:36:20" LoopName="VITIS_LOOP_36_1" ParentFunc="test(unsigned long*, unsigned long*, unsigned long*)" OrigID="for.body29.load.293" OrigAccess-DebugLoc="d2.cpp:50:52" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="d2.cpp:36:20" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="mem" VarName="arg2" LoopLoc="d2.cpp:36:20" LoopName="VITIS_LOOP_36_1" ParentFunc="test(unsigned long*, unsigned long*, unsigned long*)" OrigID="for.body29.load.329" OrigAccess-DebugLoc="d2.cpp:50:52" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="d2.cpp:36:20" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="mem" VarName="arg2" LoopLoc="d2.cpp:36:20" LoopName="VITIS_LOOP_36_1" ParentFunc="test(unsigned long*, unsigned long*, unsigned long*)" OrigID="for.body29.load.342" OrigAccess-DebugLoc="d2.cpp:52:54" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="d2.cpp:36:20" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="mem" VarName="arg2" LoopLoc="d2.cpp:36:20" LoopName="VITIS_LOOP_36_1" ParentFunc="test(unsigned long*, unsigned long*, unsigned long*)" OrigID="for.body29.load.360" OrigAccess-DebugLoc="d2.cpp:50:52" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="d2.cpp:36:20" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="mem" VarName="arg2" LoopLoc="d2.cpp:36:20" LoopName="VITIS_LOOP_36_1" ParentFunc="test(unsigned long*, unsigned long*, unsigned long*)" OrigID="for.body29.load.373" OrigAccess-DebugLoc="d2.cpp:52:54" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="d2.cpp:36:20" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="mem" VarName="arg2" LoopLoc="d2.cpp:36:20" LoopName="VITIS_LOOP_36_1" ParentFunc="test(unsigned long*, unsigned long*, unsigned long*)" OrigID="for.body29.load.400" OrigAccess-DebugLoc="d2.cpp:50:52" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="d2.cpp:36:20" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="mem" VarName="arg2" LoopLoc="d2.cpp:36:20" LoopName="VITIS_LOOP_36_1" ParentFunc="test(unsigned long*, unsigned long*, unsigned long*)" OrigID="for.body29.load.413" OrigAccess-DebugLoc="d2.cpp:52:54" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="d2.cpp:36:20" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="mem" VarName="arg2" LoopLoc="d2.cpp:36:20" LoopName="VITIS_LOOP_36_1" ParentFunc="test(unsigned long*, unsigned long*, unsigned long*)" OrigID="for.body29.load.431" OrigAccess-DebugLoc="d2.cpp:50:52" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="d2.cpp:36:20" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="mem" VarName="arg2" LoopLoc="d2.cpp:36:20" LoopName="VITIS_LOOP_36_1" ParentFunc="test(unsigned long*, unsigned long*, unsigned long*)" OrigID="for.body29.load.444" OrigAccess-DebugLoc="d2.cpp:52:54" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="d2.cpp:36:20" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="mem" VarName="arg2" LoopLoc="d2.cpp:36:20" LoopName="VITIS_LOOP_36_1" ParentFunc="test(unsigned long*, unsigned long*, unsigned long*)" OrigID="for.body29.load.471" OrigAccess-DebugLoc="d2.cpp:50:52" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="d2.cpp:36:20" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="mem" VarName="arg2" LoopLoc="d2.cpp:36:20" LoopName="VITIS_LOOP_36_1" ParentFunc="test(unsigned long*, unsigned long*, unsigned long*)" OrigID="for.body29.load.484" OrigAccess-DebugLoc="d2.cpp:52:54" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="d2.cpp:36:20" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="mem" VarName="arg2" LoopLoc="d2.cpp:36:20" LoopName="VITIS_LOOP_36_1" ParentFunc="test(unsigned long*, unsigned long*, unsigned long*)" OrigID="for.body29.load.498" OrigAccess-DebugLoc="d2.cpp:50:52" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="d2.cpp:36:20" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="mem" VarName="arg2" LoopLoc="d2.cpp:36:20" LoopName="VITIS_LOOP_36_1" ParentFunc="test(unsigned long*, unsigned long*, unsigned long*)" OrigID="for.body29.load.568" OrigAccess-DebugLoc="d2.cpp:50:52" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="d2.cpp:36:20" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="mem" VarName="arg2" LoopLoc="d2.cpp:36:20" LoopName="VITIS_LOOP_36_1" ParentFunc="test(unsigned long*, unsigned long*, unsigned long*)" OrigID="for.body29.load.581" OrigAccess-DebugLoc="d2.cpp:52:54" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="d2.cpp:36:20" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="mem" VarName="arg2" LoopLoc="d2.cpp:36:20" LoopName="VITIS_LOOP_36_1" ParentFunc="test(unsigned long*, unsigned long*, unsigned long*)" OrigID="for.body29.load.608" OrigAccess-DebugLoc="d2.cpp:50:52" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="d2.cpp:36:20" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="mem" VarName="arg2" LoopLoc="d2.cpp:36:20" LoopName="VITIS_LOOP_36_1" ParentFunc="test(unsigned long*, unsigned long*, unsigned long*)" OrigID="for.body29.load.621" OrigAccess-DebugLoc="d2.cpp:52:54" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="d2.cpp:36:20" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="mem" VarName="arg2" LoopLoc="d2.cpp:36:20" LoopName="VITIS_LOOP_36_1" ParentFunc="test(unsigned long*, unsigned long*, unsigned long*)" OrigID="for.body29.load.639" OrigAccess-DebugLoc="d2.cpp:50:52" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="d2.cpp:36:20" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="mem" VarName="arg2" LoopLoc="d2.cpp:36:20" LoopName="VITIS_LOOP_36_1" ParentFunc="test(unsigned long*, unsigned long*, unsigned long*)" OrigID="for.body29.load.652" OrigAccess-DebugLoc="d2.cpp:52:54" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="d2.cpp:36:20" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="mem" VarName="arg2" LoopLoc="d2.cpp:36:20" LoopName="VITIS_LOOP_36_1" ParentFunc="test(unsigned long*, unsigned long*, unsigned long*)" OrigID="for.body29.load.679" OrigAccess-DebugLoc="d2.cpp:50:52" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="d2.cpp:36:20" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="mem" VarName="arg2" LoopLoc="d2.cpp:36:20" LoopName="VITIS_LOOP_36_1" ParentFunc="test(unsigned long*, unsigned long*, unsigned long*)" OrigID="for.body29.load.692" OrigAccess-DebugLoc="d2.cpp:52:54" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="d2.cpp:36:20" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="mem" VarName="arg2" LoopLoc="d2.cpp:36:20" LoopName="VITIS_LOOP_36_1" ParentFunc="test(unsigned long*, unsigned long*, unsigned long*)" OrigID="for.body29.load.710" OrigAccess-DebugLoc="d2.cpp:50:52" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="d2.cpp:36:20" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="mem" VarName="arg2" LoopLoc="d2.cpp:36:20" LoopName="VITIS_LOOP_36_1" ParentFunc="test(unsigned long*, unsigned long*, unsigned long*)" OrigID="for.body29.load.721" OrigAccess-DebugLoc="d2.cpp:52:54" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="d2.cpp:36:20" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="mem" VarName="arg1" LoopLoc="d2.cpp:36:20" LoopName="VITIS_LOOP_36_1" ParentFunc="test(unsigned long*, unsigned long*, unsigned long*)" OrigID="scevgepseq" OrigAccess-DebugLoc="d2.cpp:50:36" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="d2.cpp:82:2" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="mem" VarName="out1" LoopLoc="d2.cpp:82:2" LoopName="ARRAY_WRITE" ParentFunc="test(unsigned long*, unsigned long*, unsigned long*)" OrigID="out189seq" OrigAccess-DebugLoc="d2.cpp:82:2" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="d2.cpp:50:36" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="mem" VarName="arg1" ParentFunc="test(unsigned long*, unsigned long*, unsigned long*)" OrigID="scevgepseq" OrigAccess-DebugLoc="d2.cpp:50:36" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="d2.cpp:52:54" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="mem" VarName="arg2" ParentFunc="test(unsigned long*, unsigned long*, unsigned long*)" OrigID="scevgep88seq" OrigAccess-DebugLoc="d2.cpp:52:54" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="d2.cpp:29:2" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="mem" VarName="arg2" LoopLoc="d2.cpp:29:2" LoopName="ARRAY_2_READ" ParentFunc="test(unsigned long*, unsigned long*, unsigned long*)" OrigID="arg287seq" OrigAccess-DebugLoc="d2.cpp:29:2" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="d2.cpp:22:2" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="mem" VarName="arg1" LoopLoc="d2.cpp:22:2" LoopName="ARRAY_1_READ" ParentFunc="test(unsigned long*, unsigned long*, unsigned long*)" OrigID="arg186seq" OrigAccess-DebugLoc="d2.cpp:22:2" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="d2.cpp:22:2" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 64 in loop 'ARRAY_1_READ' has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="mem" LoopLoc="d2.cpp:22:2" LoopName="ARRAY_1_READ" Length="9" Width="64" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="d2.cpp:29:2" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 64 in loop 'ARRAY_2_READ' has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="mem" LoopLoc="d2.cpp:29:2" LoopName="ARRAY_2_READ" Length="9" Width="64" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="d2.cpp:50:36" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 3 and bit width 64 has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="mem" Length="3" Width="64" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="d2.cpp:52:54" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 3 and bit width 64 has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="mem" Length="3" Width="64" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="d2.cpp:82:2" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 9 and bit width 64 in loop 'ARRAY_WRITE' has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="mem" LoopLoc="d2.cpp:82:2" LoopName="ARRAY_WRITE" Length="9" Width="64" Direction="write"/>
</VitisHLS:BurstInfo>

