{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1487548233533 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1487548233533 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 19 18:50:33 2017 " "Processing started: Sun Feb 19 18:50:33 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1487548233533 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1487548233533 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off finalProject -c finalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off finalProject -c finalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1487548233534 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1487548233874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase1-bdf_type " "Found design unit 1: phase1-bdf_type" {  } { { "phase1.vhd" "" { Text "C:/Users/lukea/Downloads/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/phase1.vhd" 118 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487548234454 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase1 " "Found entity 1: phase1" {  } { { "phase1.vhd" "" { Text "C:/Users/lukea/Downloads/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/phase1.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487548234454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487548234454 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "€ phase1_tb.vhd(203) " "VHDL syntax error at phase1_tb.vhd(203) near text €" {  } { { "phase1_tb.vhd" "" { Text "C:/Users/lukea/Downloads/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/phase1_tb.vhd" 203 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1487548234458 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"€\";  expecting \";\" phase1_tb.vhd(203) " "VHDL syntax error at phase1_tb.vhd(203) near text \"€\";  expecting \";\"" {  } { { "phase1_tb.vhd" "" { Text "C:/Users/lukea/Downloads/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/phase1_tb.vhd" 203 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1487548234458 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "˜ phase1_tb.vhd(203) " "VHDL syntax error at phase1_tb.vhd(203) near text ˜" {  } { { "phase1_tb.vhd" "" { Text "C:/Users/lukea/Downloads/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/phase1_tb.vhd" 203 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1487548234458 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "™ phase1_tb.vhd(203) " "VHDL syntax error at phase1_tb.vhd(203) near text ™" {  } { { "phase1_tb.vhd" "" { Text "C:/Users/lukea/Downloads/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/phase1_tb.vhd" 203 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1487548234458 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "€ phase1_tb.vhd(209) " "VHDL syntax error at phase1_tb.vhd(209) near text €" {  } { { "phase1_tb.vhd" "" { Text "C:/Users/lukea/Downloads/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/phase1_tb.vhd" 209 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1487548234459 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"€\";  expecting \")\", or \",\" phase1_tb.vhd(209) " "VHDL syntax error at phase1_tb.vhd(209) near text \"€\";  expecting \")\", or \",\"" {  } { { "phase1_tb.vhd" "" { Text "C:/Users/lukea/Downloads/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/phase1_tb.vhd" 209 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1487548234459 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "˜ phase1_tb.vhd(209) " "VHDL syntax error at phase1_tb.vhd(209) near text ˜" {  } { { "phase1_tb.vhd" "" { Text "C:/Users/lukea/Downloads/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/phase1_tb.vhd" 209 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1487548234459 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "™ phase1_tb.vhd(209) " "VHDL syntax error at phase1_tb.vhd(209) near text ™" {  } { { "phase1_tb.vhd" "" { Text "C:/Users/lukea/Downloads/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/phase1_tb.vhd" 209 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1487548234459 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "€ phase1_tb.vhd(296) " "VHDL syntax error at phase1_tb.vhd(296) near text €" {  } { { "phase1_tb.vhd" "" { Text "C:/Users/lukea/Downloads/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/phase1_tb.vhd" 296 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1487548234459 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"€\";  expecting \";\" phase1_tb.vhd(296) " "VHDL syntax error at phase1_tb.vhd(296) near text \"€\";  expecting \";\"" {  } { { "phase1_tb.vhd" "" { Text "C:/Users/lukea/Downloads/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/phase1_tb.vhd" 296 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1487548234459 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "˜ phase1_tb.vhd(296) " "VHDL syntax error at phase1_tb.vhd(296) near text ˜" {  } { { "phase1_tb.vhd" "" { Text "C:/Users/lukea/Downloads/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/phase1_tb.vhd" 296 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1487548234459 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "™ phase1_tb.vhd(296) " "VHDL syntax error at phase1_tb.vhd(296) near text ™" {  } { { "phase1_tb.vhd" "" { Text "C:/Users/lukea/Downloads/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/phase1_tb.vhd" 296 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1487548234459 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "€ phase1_tb.vhd(297) " "VHDL syntax error at phase1_tb.vhd(297) near text €" {  } { { "phase1_tb.vhd" "" { Text "C:/Users/lukea/Downloads/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/phase1_tb.vhd" 297 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1487548234459 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"€\";  expecting \";\" phase1_tb.vhd(297) " "VHDL syntax error at phase1_tb.vhd(297) near text \"€\";  expecting \";\"" {  } { { "phase1_tb.vhd" "" { Text "C:/Users/lukea/Downloads/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/phase1_tb.vhd" 297 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1487548234459 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "˜ phase1_tb.vhd(297) " "VHDL syntax error at phase1_tb.vhd(297) near text ˜" {  } { { "phase1_tb.vhd" "" { Text "C:/Users/lukea/Downloads/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/phase1_tb.vhd" 297 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1487548234459 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "™ phase1_tb.vhd(297) " "VHDL syntax error at phase1_tb.vhd(297) near text ™" {  } { { "phase1_tb.vhd" "" { Text "C:/Users/lukea/Downloads/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/phase1_tb.vhd" 297 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1487548234459 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "€ phase1_tb.vhd(298) " "VHDL syntax error at phase1_tb.vhd(298) near text €" {  } { { "phase1_tb.vhd" "" { Text "C:/Users/lukea/Downloads/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/phase1_tb.vhd" 298 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1487548234459 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"€\";  expecting \";\" phase1_tb.vhd(298) " "VHDL syntax error at phase1_tb.vhd(298) near text \"€\";  expecting \";\"" {  } { { "phase1_tb.vhd" "" { Text "C:/Users/lukea/Downloads/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/phase1_tb.vhd" 298 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1487548234459 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "˜ phase1_tb.vhd(298) " "VHDL syntax error at phase1_tb.vhd(298) near text ˜" {  } { { "phase1_tb.vhd" "" { Text "C:/Users/lukea/Downloads/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/phase1_tb.vhd" 298 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1487548234459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase1_tb.vhd 0 0 " "Found 0 design units, including 0 entities, in source file phase1_tb.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487548234460 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "501 " "Peak virtual memory: 501 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1487548234601 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Feb 19 18:50:34 2017 " "Processing ended: Sun Feb 19 18:50:34 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1487548234601 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1487548234601 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1487548234601 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1487548234601 ""}
