<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Robobo: src/CMSIS/Device/ATMEL/sam3n/include/component/component_dacc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Robobo
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('a00510_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">component_dacc.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *         SAM Software Package License</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Copyright (c) 2012, Atmel Corporation</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * modification, are permitted provided that the following condition is met:</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * - Redistributions of source code must retain the above copyright notice,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * this list of conditions and the disclaimer below.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Atmel&#39;s name may not be used to endorse or promote products derived from</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * DISCLAIMER: THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#ifndef _SAM3N_DACC_COMPONENT_</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define _SAM3N_DACC_COMPONENT_</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="a00100.html">   41</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="a00100.html#ac5276244e42e9697e475113f3b9a9548">   42</a></span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="a00100.html#ac5276244e42e9697e475113f3b9a9548">DACC_CR</a>;       </div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="a00100.html#a4b4f5f81205131d6dd133a7863a278b4">   43</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="a00100.html#a4b4f5f81205131d6dd133a7863a278b4">DACC_MR</a>;       </div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="a00100.html#a097bc0df260b9cd8404b21cb298f66a8">   44</a></span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="a00100.html#a097bc0df260b9cd8404b21cb298f66a8">DACC_CDR</a>;      </div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="a00100.html#a1d008547ca0325efbaf67e20ba854065">   45</a></span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="a00100.html#a1d008547ca0325efbaf67e20ba854065">DACC_IER</a>;      </div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="a00100.html#a64bddc21bb332218be48a60a25bf09f4">   46</a></span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="a00100.html#a64bddc21bb332218be48a60a25bf09f4">DACC_IDR</a>;      </div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="a00100.html#aac537da3a84247254c2b547df781a893">   47</a></span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="a00100.html#aac537da3a84247254c2b547df781a893">DACC_IMR</a>;      </div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="a00100.html#a41dcfdf9185ebd794e9bffd456805a2a">   48</a></span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="a00100.html#a41dcfdf9185ebd794e9bffd456805a2a">DACC_ISR</a>;      </div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved1[50];</div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="a00100.html#ad371d16c855843b1371ced90c3d648d1">   50</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="a00100.html#ad371d16c855843b1371ced90c3d648d1">DACC_WPMR</a>;     </div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="a00100.html#a5896bc3cb23fff7a2284cd08cd42a0b3">   51</a></span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="a00100.html#a5896bc3cb23fff7a2284cd08cd42a0b3">DACC_WPSR</a>;     </div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved2[7];</div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="a00100.html#a8c0bbeaa0fc66d397a5911f47abf8e83">   53</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="a00100.html#a8c0bbeaa0fc66d397a5911f47abf8e83">DACC_TPR</a>;      </div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="a00100.html#a0288e4568fd51bbf2acd556e8f47afb8">   54</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="a00100.html#a0288e4568fd51bbf2acd556e8f47afb8">DACC_TCR</a>;      </div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved3[2];</div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="a00100.html#ae77796019008f20cc8d67e59d5258b2b">   56</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="a00100.html#ae77796019008f20cc8d67e59d5258b2b">DACC_TNPR</a>;     </div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="a00100.html#a31d7ef8152e287ecda7bff9d0e2950ad">   57</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="a00100.html#a31d7ef8152e287ecda7bff9d0e2950ad">DACC_TNCR</a>;     </div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="a00100.html#a81fb6316a0930038257977725ee48302">   58</a></span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="a00100.html#a81fb6316a0930038257977725ee48302">DACC_PTCR</a>;     </div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="a00100.html#a0387f268720c3d9fbf3ed2e010632c37">   59</a></span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="a00100.html#a0387f268720c3d9fbf3ed2e010632c37">DACC_PTSR</a>;     </div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;} <a class="code" href="a00100.html">Dacc</a>;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">/* -------- DACC_CR : (DACC Offset: 0x00) Control Register -------- */</span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="a01282.html#gaa8176bc1ae37b9ba55f9033d46d79fa5">   63</a></span>&#160;<span class="preprocessor">#define DACC_CR_SWRST (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DACC_MR : (DACC Offset: 0x04) Mode Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="a01282.html#ga2e75c0d702b0a67a02fa4daa0df1df67">   65</a></span>&#160;<span class="preprocessor">#define DACC_MR_TRGEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define DACC_MR_TRGSEL_Pos 1</span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="a01282.html#ga4b5351b0d1740156b685e2ad9c5f0764">   67</a></span>&#160;<span class="preprocessor">#define DACC_MR_TRGSEL_Msk (0x7u &lt;&lt; DACC_MR_TRGSEL_Pos) </span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="a01282.html#ga3fc8c69c6f12b65fb09889c0c65f1c36">   68</a></span>&#160;<span class="preprocessor">#define   DACC_MR_TRGSEL_TRGSEL0 (0x0u &lt;&lt; 1) </span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="a01282.html#ga67068888647b0aee59bc06223ba0dea1">   69</a></span>&#160;<span class="preprocessor">#define   DACC_MR_TRGSEL_TRGSEL1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="a01282.html#gac88d5d7e858f475de2da7f1e8c2cf48a">   70</a></span>&#160;<span class="preprocessor">#define   DACC_MR_TRGSEL_TRGSEL2 (0x2u &lt;&lt; 1) </span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="a01282.html#gaf650067c45fade66837fdbf3295060b2">   71</a></span>&#160;<span class="preprocessor">#define   DACC_MR_TRGSEL_TRGSEL3 (0x3u &lt;&lt; 1) </span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="a01282.html#gaecfd457e31a3166b1cca965dc69ffcf5">   72</a></span>&#160;<span class="preprocessor">#define DACC_MR_DACEN (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="a01282.html#gae6ede753603ae1989dc7a498acb3edb7">   73</a></span>&#160;<span class="preprocessor">#define DACC_MR_WORD (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define DACC_MR_STARTUP_Pos 8</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="a01282.html#ga0890d8983c176b692d75907fe689abd0">   75</a></span>&#160;<span class="preprocessor">#define DACC_MR_STARTUP_Msk (0xffu &lt;&lt; DACC_MR_STARTUP_Pos) </span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define DACC_MR_STARTUP(value) ((DACC_MR_STARTUP_Msk &amp; ((value) &lt;&lt; DACC_MR_STARTUP_Pos)))</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define DACC_MR_CLKDIV_Pos 16</span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="a01282.html#ga6d327e38f10f52cc3ef4cb9cef05b823">   78</a></span>&#160;<span class="preprocessor">#define DACC_MR_CLKDIV_Msk (0xffffu &lt;&lt; DACC_MR_CLKDIV_Pos) </span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define DACC_MR_CLKDIV(value) ((DACC_MR_CLKDIV_Msk &amp; ((value) &lt;&lt; DACC_MR_CLKDIV_Pos)))</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">/* -------- DACC_CDR : (DACC Offset: 0x08) Conversion Data Register -------- */</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define DACC_CDR_DATA_Pos 0</span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="a01282.html#ga62f992664dc6603bf0758ea6a8e617e4">   82</a></span>&#160;<span class="preprocessor">#define DACC_CDR_DATA_Msk (0xffffffffu &lt;&lt; DACC_CDR_DATA_Pos) </span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define DACC_CDR_DATA(value) ((DACC_CDR_DATA_Msk &amp; ((value) &lt;&lt; DACC_CDR_DATA_Pos)))</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">/* -------- DACC_IER : (DACC Offset: 0x0C) Interrupt Enable Register -------- */</span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="a01282.html#gac6fd5cc661f5fcbbd0a777517aeca76b">   85</a></span>&#160;<span class="preprocessor">#define DACC_IER_TXRDY (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="a01282.html#ga8b87d1019a2a275c9ce3d6d651b6d368">   86</a></span>&#160;<span class="preprocessor">#define DACC_IER_ENDTX (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="a01282.html#gab8741053d46bbde83dd359ea63da92e5">   87</a></span>&#160;<span class="preprocessor">#define DACC_IER_TXBUFE (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DACC_IDR : (DACC Offset: 0x10) Interrupt Disable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="a01282.html#ga56a7ae6aed98adb164459e35201afe15">   89</a></span>&#160;<span class="preprocessor">#define DACC_IDR_TXRDY (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="a01282.html#gae649c9ab64a9e105b688008b3b7c7c5a">   90</a></span>&#160;<span class="preprocessor">#define DACC_IDR_ENDTX (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="a01282.html#gac591b7045d30c5778af6b83820877c6d">   91</a></span>&#160;<span class="preprocessor">#define DACC_IDR_TXBUFE (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DACC_IMR : (DACC Offset: 0x14) Interrupt Mask Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="a01282.html#ga95daf14be63e2c6c3a732c00bda95942">   93</a></span>&#160;<span class="preprocessor">#define DACC_IMR_TXRDY (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="a01282.html#ga628db22b29fc433a4b2ac4519bc26b32">   94</a></span>&#160;<span class="preprocessor">#define DACC_IMR_ENDTX (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="a01282.html#gaea6209916c7529689a9ef16a0d93d11c">   95</a></span>&#160;<span class="preprocessor">#define DACC_IMR_TXBUFE (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DACC_ISR : (DACC Offset: 0x18) Interrupt Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="a01282.html#ga426c0a1cd867a8be891f59267d6b00af">   97</a></span>&#160;<span class="preprocessor">#define DACC_ISR_TXRDY (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="a01282.html#ga1138aac292f20d7d5633e79e458e4499">   98</a></span>&#160;<span class="preprocessor">#define DACC_ISR_ENDTX (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="a01282.html#ga6bee4820c88c9b849a821f0a3d1c7be8">   99</a></span>&#160;<span class="preprocessor">#define DACC_ISR_TXBUFE (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DACC_WPMR : (DACC Offset: 0xE4) Write Protect Mode Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="a01282.html#gad0c6e53d0e18a3eb85089900bcdb5858">  101</a></span>&#160;<span class="preprocessor">#define DACC_WPMR_WPEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define DACC_WPMR_WPKEY_Pos 8</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="a01282.html#ga2fc886a375d5f556ca61dc734837691d">  103</a></span>&#160;<span class="preprocessor">#define DACC_WPMR_WPKEY_Msk (0xffffffu &lt;&lt; DACC_WPMR_WPKEY_Pos) </span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define DACC_WPMR_WPKEY(value) ((DACC_WPMR_WPKEY_Msk &amp; ((value) &lt;&lt; DACC_WPMR_WPKEY_Pos)))</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">/* -------- DACC_WPSR : (DACC Offset: 0xE8) Write Protect Status Register -------- */</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="a01282.html#gacbe9db4c608648ae98a694ebc2e396df">  106</a></span>&#160;<span class="preprocessor">#define DACC_WPSR_WPROTERR (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define DACC_WPSR_WPROTADDR_Pos 8</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="a01282.html#ga45d48bdb98db3a2a712e0156ea7067cc">  108</a></span>&#160;<span class="preprocessor">#define DACC_WPSR_WPROTADDR_Msk (0xffu &lt;&lt; DACC_WPSR_WPROTADDR_Pos) </span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DACC_TPR : (DACC Offset: 0x108) Transmit Pointer Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define DACC_TPR_TXPTR_Pos 0</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="a01282.html#ga55a8d42238e4432368ed62638ddccee0">  111</a></span>&#160;<span class="preprocessor">#define DACC_TPR_TXPTR_Msk (0xffffffffu &lt;&lt; DACC_TPR_TXPTR_Pos) </span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define DACC_TPR_TXPTR(value) ((DACC_TPR_TXPTR_Msk &amp; ((value) &lt;&lt; DACC_TPR_TXPTR_Pos)))</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">/* -------- DACC_TCR : (DACC Offset: 0x10C) Transmit Counter Register -------- */</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define DACC_TCR_TXCTR_Pos 0</span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="a01282.html#gaead23d78ecf853248be0bec8be3dd9e3">  115</a></span>&#160;<span class="preprocessor">#define DACC_TCR_TXCTR_Msk (0xffffu &lt;&lt; DACC_TCR_TXCTR_Pos) </span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define DACC_TCR_TXCTR(value) ((DACC_TCR_TXCTR_Msk &amp; ((value) &lt;&lt; DACC_TCR_TXCTR_Pos)))</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">/* -------- DACC_TNPR : (DACC Offset: 0x118) Transmit Next Pointer Register -------- */</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define DACC_TNPR_TXNPTR_Pos 0</span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="a01282.html#gaffa4f2d4219457d07ddb287cf222901f">  119</a></span>&#160;<span class="preprocessor">#define DACC_TNPR_TXNPTR_Msk (0xffffffffu &lt;&lt; DACC_TNPR_TXNPTR_Pos) </span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define DACC_TNPR_TXNPTR(value) ((DACC_TNPR_TXNPTR_Msk &amp; ((value) &lt;&lt; DACC_TNPR_TXNPTR_Pos)))</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">/* -------- DACC_TNCR : (DACC Offset: 0x11C) Transmit Next Counter Register -------- */</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define DACC_TNCR_TXNCTR_Pos 0</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="a01282.html#ga37a4cb2194d678530d2a3233d3f696e7">  123</a></span>&#160;<span class="preprocessor">#define DACC_TNCR_TXNCTR_Msk (0xffffu &lt;&lt; DACC_TNCR_TXNCTR_Pos) </span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define DACC_TNCR_TXNCTR(value) ((DACC_TNCR_TXNCTR_Msk &amp; ((value) &lt;&lt; DACC_TNCR_TXNCTR_Pos)))</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">/* -------- DACC_PTCR : (DACC Offset: 0x120) Transfer Control Register -------- */</span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="a01282.html#ga72b8c3bf6e69f6ed97f462c75217ff6a">  126</a></span>&#160;<span class="preprocessor">#define DACC_PTCR_RXTEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="a01282.html#ga28bf18e9cd9573e23e947634c9247422">  127</a></span>&#160;<span class="preprocessor">#define DACC_PTCR_RXTDIS (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="a01282.html#ga7b9ba2cd18907ea66bb9da1e6c8e0ea8">  128</a></span>&#160;<span class="preprocessor">#define DACC_PTCR_TXTEN (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="a01282.html#ga407ddb833295bde0e27e336e9f77c979">  129</a></span>&#160;<span class="preprocessor">#define DACC_PTCR_TXTDIS (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DACC_PTSR : (DACC Offset: 0x124) Transfer Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="a01282.html#ga488378983bb9ef1f9484e83716386748">  131</a></span>&#160;<span class="preprocessor">#define DACC_PTSR_RXTEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="a01282.html#gac4e0f29155b639f9cbe017d205e65170">  132</a></span>&#160;<span class="preprocessor">#define DACC_PTSR_TXTEN (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAM3N_DACC_COMPONENT_ */</span><span class="preprocessor"></span></div><div class="ttc" id="a00100_html_a31d7ef8152e287ecda7bff9d0e2950ad"><div class="ttname"><a href="a00100.html#a31d7ef8152e287ecda7bff9d0e2950ad">Dacc::DACC_TNCR</a></div><div class="ttdeci">RwReg DACC_TNCR</div><div class="ttdoc">(Dacc Offset: 0x11C) Transmit Next Counter Register </div><div class="ttdef"><b>Definition:</b> component_dacc.h:57</div></div>
<div class="ttc" id="a00100_html_a64bddc21bb332218be48a60a25bf09f4"><div class="ttname"><a href="a00100.html#a64bddc21bb332218be48a60a25bf09f4">Dacc::DACC_IDR</a></div><div class="ttdeci">WoReg DACC_IDR</div><div class="ttdoc">(Dacc Offset: 0x10) Interrupt Disable Register </div><div class="ttdef"><b>Definition:</b> component_dacc.h:46</div></div>
<div class="ttc" id="a01300_html_gacf1496e3bbe303e55f627fc7558a68c7"><div class="ttname"><a href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a></div><div class="ttdeci">volatile uint32_t RwReg</div><div class="ttdef"><b>Definition:</b> sam3n00a.h:54</div></div>
<div class="ttc" id="a00100_html_a097bc0df260b9cd8404b21cb298f66a8"><div class="ttname"><a href="a00100.html#a097bc0df260b9cd8404b21cb298f66a8">Dacc::DACC_CDR</a></div><div class="ttdeci">WoReg DACC_CDR</div><div class="ttdoc">(Dacc Offset: 0x08) Conversion Data Register </div><div class="ttdef"><b>Definition:</b> component_dacc.h:44</div></div>
<div class="ttc" id="a01300_html_gac0f96d4e8018367b38f527007cf0eafd"><div class="ttname"><a href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a></div><div class="ttdeci">volatile uint32_t WoReg</div><div class="ttdef"><b>Definition:</b> sam3n00a.h:53</div></div>
<div class="ttc" id="a00100_html_a0387f268720c3d9fbf3ed2e010632c37"><div class="ttname"><a href="a00100.html#a0387f268720c3d9fbf3ed2e010632c37">Dacc::DACC_PTSR</a></div><div class="ttdeci">RoReg DACC_PTSR</div><div class="ttdoc">(Dacc Offset: 0x124) Transfer Status Register </div><div class="ttdef"><b>Definition:</b> component_dacc.h:59</div></div>
<div class="ttc" id="a00100_html_ac5276244e42e9697e475113f3b9a9548"><div class="ttname"><a href="a00100.html#ac5276244e42e9697e475113f3b9a9548">Dacc::DACC_CR</a></div><div class="ttdeci">WoReg DACC_CR</div><div class="ttdoc">(Dacc Offset: 0x00) Control Register </div><div class="ttdef"><b>Definition:</b> component_dacc.h:42</div></div>
<div class="ttc" id="a00100_html_ad371d16c855843b1371ced90c3d648d1"><div class="ttname"><a href="a00100.html#ad371d16c855843b1371ced90c3d648d1">Dacc::DACC_WPMR</a></div><div class="ttdeci">RwReg DACC_WPMR</div><div class="ttdoc">(Dacc Offset: 0xE4) Write Protect Mode Register </div><div class="ttdef"><b>Definition:</b> component_dacc.h:50</div></div>
<div class="ttc" id="a00100_html_aac537da3a84247254c2b547df781a893"><div class="ttname"><a href="a00100.html#aac537da3a84247254c2b547df781a893">Dacc::DACC_IMR</a></div><div class="ttdeci">RoReg DACC_IMR</div><div class="ttdoc">(Dacc Offset: 0x14) Interrupt Mask Register </div><div class="ttdef"><b>Definition:</b> component_dacc.h:47</div></div>
<div class="ttc" id="a00100_html"><div class="ttname"><a href="a00100.html">Dacc</a></div><div class="ttdoc">Dacc hardware registers. </div><div class="ttdef"><b>Definition:</b> component_dacc.h:41</div></div>
<div class="ttc" id="a00100_html_ae77796019008f20cc8d67e59d5258b2b"><div class="ttname"><a href="a00100.html#ae77796019008f20cc8d67e59d5258b2b">Dacc::DACC_TNPR</a></div><div class="ttdeci">RwReg DACC_TNPR</div><div class="ttdoc">(Dacc Offset: 0x118) Transmit Next Pointer Register </div><div class="ttdef"><b>Definition:</b> component_dacc.h:56</div></div>
<div class="ttc" id="a00100_html_a0288e4568fd51bbf2acd556e8f47afb8"><div class="ttname"><a href="a00100.html#a0288e4568fd51bbf2acd556e8f47afb8">Dacc::DACC_TCR</a></div><div class="ttdeci">RwReg DACC_TCR</div><div class="ttdoc">(Dacc Offset: 0x10C) Transmit Counter Register </div><div class="ttdef"><b>Definition:</b> component_dacc.h:54</div></div>
<div class="ttc" id="a00100_html_a4b4f5f81205131d6dd133a7863a278b4"><div class="ttname"><a href="a00100.html#a4b4f5f81205131d6dd133a7863a278b4">Dacc::DACC_MR</a></div><div class="ttdeci">RwReg DACC_MR</div><div class="ttdoc">(Dacc Offset: 0x04) Mode Register </div><div class="ttdef"><b>Definition:</b> component_dacc.h:43</div></div>
<div class="ttc" id="a00100_html_a5896bc3cb23fff7a2284cd08cd42a0b3"><div class="ttname"><a href="a00100.html#a5896bc3cb23fff7a2284cd08cd42a0b3">Dacc::DACC_WPSR</a></div><div class="ttdeci">RoReg DACC_WPSR</div><div class="ttdoc">(Dacc Offset: 0xE8) Write Protect Status Register </div><div class="ttdef"><b>Definition:</b> component_dacc.h:51</div></div>
<div class="ttc" id="a01300_html_ga5d556f8391af4141be23f7334ac9dd68"><div class="ttname"><a href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a></div><div class="ttdeci">volatile const uint32_t RoReg</div><div class="ttdef"><b>Definition:</b> sam3n00a.h:49</div></div>
<div class="ttc" id="a00100_html_a8c0bbeaa0fc66d397a5911f47abf8e83"><div class="ttname"><a href="a00100.html#a8c0bbeaa0fc66d397a5911f47abf8e83">Dacc::DACC_TPR</a></div><div class="ttdeci">RwReg DACC_TPR</div><div class="ttdoc">(Dacc Offset: 0x108) Transmit Pointer Register </div><div class="ttdef"><b>Definition:</b> component_dacc.h:53</div></div>
<div class="ttc" id="a00100_html_a81fb6316a0930038257977725ee48302"><div class="ttname"><a href="a00100.html#a81fb6316a0930038257977725ee48302">Dacc::DACC_PTCR</a></div><div class="ttdeci">WoReg DACC_PTCR</div><div class="ttdoc">(Dacc Offset: 0x120) Transfer Control Register </div><div class="ttdef"><b>Definition:</b> component_dacc.h:58</div></div>
<div class="ttc" id="a00100_html_a1d008547ca0325efbaf67e20ba854065"><div class="ttname"><a href="a00100.html#a1d008547ca0325efbaf67e20ba854065">Dacc::DACC_IER</a></div><div class="ttdeci">WoReg DACC_IER</div><div class="ttdoc">(Dacc Offset: 0x0C) Interrupt Enable Register </div><div class="ttdef"><b>Definition:</b> component_dacc.h:45</div></div>
<div class="ttc" id="a00100_html_a41dcfdf9185ebd794e9bffd456805a2a"><div class="ttname"><a href="a00100.html#a41dcfdf9185ebd794e9bffd456805a2a">Dacc::DACC_ISR</a></div><div class="ttdeci">RoReg DACC_ISR</div><div class="ttdoc">(Dacc Offset: 0x18) Interrupt Status Register </div><div class="ttdef"><b>Definition:</b> component_dacc.h:48</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_aa91b471be3929d389112c1a38461b52.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_229331c2a0f67b9540d04d63b18e09c4.html">Device</a></li><li class="navelem"><a class="el" href="dir_6611863d838e2554ab277020077e2f0c.html">ATMEL</a></li><li class="navelem"><a class="el" href="dir_1a0de793c2c7ab5f299c8c8577e9f6cd.html">sam3n</a></li><li class="navelem"><a class="el" href="dir_68eb87dbc528707c1e2212a94f8f3a01.html">include</a></li><li class="navelem"><a class="el" href="dir_0a3f726dc4ed910cee0850e9b2c524b0.html">component</a></li><li class="navelem"><b>component_dacc.h</b></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
