Amit Agarwal , Jason Cong , Brian Tagiku, Fault tolerant placement and defect reconfiguration for nano-FPGAs, Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design, November 10-13, 2008, San Jose, California
Bareisa, E., Jusas, V., Motiejunas, K., and Seinauskas, R. 2004. Testing of FPGA logic cells. Elektronika IR Elektrotechnica.
Vaughn Betz , Jonathan Rose , Alexander Marquardt, Architecture and CAD for Deep-Submicron FPGAs, Kluwer Academic Publishers, Norwell, MA, 1999
Chean, M. and Fortes, J. 1990. A taxonomy of reconfiguration techniques for fault-tolerant processor arrays. Computer 23, 1, 55--69.
Jason A. Cheatham , John M. Emmert , Stan Baumgart, A survey of fault tolerant methodologies for FPGAs, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.11 n.2, p.501-533, April 2006[doi>10.1145/1142155.1142167]
Chen, G. and Cong, J. 2004. Simultaneous timing-driven clustering and placement for FPGAs. In Proceedings of the International Conference on Field Programmable Logic and Its Applications.
Gang Chen , Jason Cong, Simultaneous timing-driven placement and duplication, Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays, February 20-22, 2005, Monterey, California, USA[doi>10.1145/1046192.1046200]
Chen, Y., Jung, G., Ohlberg, D. A. A., Li, X., Stewart, D. R., Jeppesen, J. O., Nielsen, K. A., Stoddart, J. F., and Williams, R. S. 2003. Nanoscale molecular-switch crossbar circuits. Nanotechnology 14, 4, 462--468.
Durand, S. and Piguet, C. 1994. FPGA with selfrepair capabilities. In Proceedings of the ACM International Workshop on FPGAs.
Emmert, J. and Bhatia, D. 1998. Incremental routing in FPGAs. In Proceedings of the 11th Annual IEEE International ASIC Conference.
John M. Emmert , Charles E. Stroud , Miron Abramovici, Online fault tolerance for FPGA logic blocks, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.15 n.2, p.216-226, February 2007[doi>10.1109/TVLSI.2007.891102]
Garey, M. R. and Johnson, D. S. 1979. Computers and Intractability: A Guide to the Theory of NP-Completeness. W.H. Freeman and Company.
Fran Hancheck , Shantanu Dutt, Design Methodologies for Tolerating Cell and Interconnect Faults in FPGAs, Proceedings of the 1996 International Conference on Computer Design, VLSI in Computers and Processors, p.326-331, October 07-09, 1996
Fran Hanchek , Shantanu Dutt, Node-Covering Based Defect and Fault Tolerance Methods for Increased Yield in FPGAs, Proceedings of the 9th International Conference on VLSI Design: VLSI in Mobile Communication, p.225, January 03-06, 1996
Hatori, F., Sakurai, T., et al. 1993. Introducing redundancy in field programmable gate arrays. In Proceedings of the IEEE Custom Integrated Circuits Conference. Vol. 7. 1--4.
Howard, N. J., Tyrell, A. M., and Allison, N. 1994. The yield enhancement of field programmable gate arrays. IEEE Trans. VLSI Syst. 2, 1, 115--123.
Huang, Y., Duan, X., Wei, Q., and Lieber, C. M. 2001. Directed assembly of one-dimensional nanostructures into functional networks. Science 291, 5504, 630--633.
Baback A. Izadi , Füsun Özgüner, Enhanced Cluster k-Ary n-Cube, A Fault-Tolerant Multiprocessor, IEEE Transactions on Computers, v.52 n.11, p.1443-1453, November 2003[doi>10.1109/TC.2003.1244942]
Koren, I. and Koren, Z. 1998. Defect tolerance in VLSI circuits: techniques and yield analysis. Proc. IEEE 86, 9, 1819--1838.
Koren, I. and Singh, A. D. 1990. Fault tolerance in VLSI circuits. IEEE Comput. 23, 73--83.
Vijay Lakamraju , Russell Tessier, Tolerating operational faults in cluster-based FPGAs, Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays, p.187-194, February 10-11, 2000, Monterey, California, USA[doi>10.1145/329166.329205]
Libeskind-Hadas, R., Hasan, N., Cong, J., McKinley, P. K., and Liu, C. L. 1992. Fault Covering Problems in Reconfigurable VLSI Systems. Kluwer.
Lu, S., Yesh, F., and Shih, J. 2002. Fault detection and fault diagnosis techniques for lookup table FPGAs. VLSI Design 15, 1, 397--406.
Alexander (Sandy) Marquardt , Vaughn Betz , Jonathan Rose, Using cluster-based logic blocks and timing-driven packing to improve FPGA speed and density, Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays, p.37-46, February 21-23, 1999, Monterey, California, USA[doi>10.1145/296399.296426]
Alexander Marquardt , Vaughn Betz , Jonathan Rose, Timing-driven placement for FPGAs, Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays, p.203-213, February 10-11, 2000, Monterey, California, USA[doi>10.1145/329166.329208]
Anmol Mathur , C. L. Liu, Timing Driven Placement Reconfiguration for Fault Tolerance and Yield Enhancement in FPGAs, Proceedings of the 1996 European conference on Design and Test, p.165, March 11-14, 1996
Mishra, M. and Goldstein, S. 2003. Defect tolerance at the end of the roadmap. In Proceedings of the International Test Conference.
Narasimham, J., Nakajima, K., Rim, C., and Dahbura, A. 1994. Yield enhancement of programmable asic arrays by reconfiguration of circuit placements. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 13, 8, 976--986.
Edward A. Stott , Justin S.J. Wong , Pete Sedcole , Peter Y.K. Cheung, Degradation in FPGAs: measurement and modelling, Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays, February 21-23, 2010, Monterey, California, USA[doi>10.1145/1723112.1723152]
Nobuo Tsuda, Fault-Tolerant Processor Arrays Using Additional Bypass Linking Allocated by Graph-Node Coloring, IEEE Transactions on Computers, v.49 n.5, p.431-442, May 2000[doi>10.1109/12.859538]
Nobuo Tsuda, Fault-Tolerant Ring- and Toroidal Mesh-Connected Processor Arrays Able to Enhance Emulation of Hypercubes, Proceedings of the 15th IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems, p.222-230, October 25-27, 2000
Nobuo Tsuda , Tatsuyuki Shimizu, Reconfigurable Mesh-Connected Processor Arrays Using Row-Column Bypassing and Direct Replacement, Proceedings of the 2000 International Symposium on Parallel Architectures, Algorithms and Networks, p.24, December 07-07, 2000
Wu, C. and Wu, C. 1999. Fault detection and location of dynamic reconfigurable FPGAs. In Proceedings of the International Symposium on VLSI Technology, Systems, and Applications.
