{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571923581007 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571923581023 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 24 16:26:20 2019 " "Processing started: Thu Oct 24 16:26:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571923581023 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571923581023 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Multipelexer -c Multipelexer " "Command: quartus_map --read_settings_files=on --write_settings_files=off Multipelexer -c Multipelexer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571923581023 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1571923582977 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571923582977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipelexer4_1.v 1 1 " "Found 1 design units, including 1 entities, in source file multipelexer4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 multipelexer4_1 " "Found entity 1: multipelexer4_1" {  } { { "multipelexer4_1.v" "" { Text "E:/Embedded/FPGA/S9/multipelexer4_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571923606743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571923606743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "word_and.v 1 1 " "Found 1 design units, including 1 entities, in source file word_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 word_and " "Found entity 1: word_and" {  } { { "word_and.v" "" { Text "E:/Embedded/FPGA/S9/word_and.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571923606751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571923606751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "word_or.v 1 1 " "Found 1 design units, including 1 entities, in source file word_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 word_or " "Found entity 1: word_or" {  } { { "word_or.v" "" { Text "E:/Embedded/FPGA/S9/word_or.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571923606760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571923606760 ""}
{ "Error" "EVRFX_VERI_2101_UNCONVERTED" "word_and.v(1) " "Verilog HDL error at word_and.v(1): declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" {  } { { "word_and.v" "" { Text "E:/Embedded/FPGA/S9/word_and.v" 1 0 0 } }  } 0 10773 "Verilog HDL error at %1!s!: declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" 0 0 "Analysis & Synthesis" 0 -1 1571923606761 ""}
{ "Error" "EVRFX_VERI_2101_UNCONVERTED" "word_and.v(2) " "Verilog HDL error at word_and.v(2): declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" {  } { { "word_and.v" "" { Text "E:/Embedded/FPGA/S9/word_and.v" 2 0 0 } }  } 0 10773 "Verilog HDL error at %1!s!: declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" 0 0 "Analysis & Synthesis" 0 -1 1571923606761 ""}
{ "Error" "EVRFX_VERI_2101_UNCONVERTED" "word_and.v(3) " "Verilog HDL error at word_and.v(3): declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" {  } { { "word_and.v" "" { Text "E:/Embedded/FPGA/S9/word_and.v" 3 0 0 } }  } 0 10773 "Verilog HDL error at %1!s!: declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" 0 0 "Analysis & Synthesis" 0 -1 1571923606762 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4711 " "Peak virtual memory: 4711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571923607060 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 24 16:26:47 2019 " "Processing ended: Thu Oct 24 16:26:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571923607060 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571923607060 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571923607060 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571923607060 ""}
