# vsim adder_tb -c -do "run -all;exit;" 
# Start time: 11:39:03 on May 16,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: sequence.sv(19): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.top_sv_unit(fast)
# Loading work.adder_tb(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.fa_if(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test test...
# UVM_INFO sequence.sv(20) @ 0: uvm_test_top.e.a.seqr@@gen [GEN] Data send to Driver a :0 , b :1 , cin=1 
# UVM_INFO driver.sv(30) @ 0: uvm_test_top.e.a.d [DRV] Trigger DUT a: 0 ,b :  1, c : 1
# UVM_INFO monitor.sv(35) @ 10: uvm_test_top.e.a.m [MON] Data send to Scoreboard a : 0 , b : 1, c : 1 and sum : 0, carry :1
# UVM_INFO scoreboard.sv(25) @ 10: uvm_test_top.e.s [SCO] Data rcvd from Monitor a: 0 , b : 1 c: 1 and sum : 0, carry
#     : 1
# UVM_INFO scoreboard.sv(28) @ 10: uvm_test_top.e.s [SCO] Test Passed
# UVM_INFO sequence.sv(20) @ 10: uvm_test_top.e.a.seqr@@gen [GEN] Data send to Driver a :1 , b :1 , cin=0 
# UVM_INFO driver.sv(30) @ 10: uvm_test_top.e.a.d [DRV] Trigger DUT a: 1 ,b :  1, c : 0
# UVM_INFO monitor.sv(35) @ 20: uvm_test_top.e.a.m [MON] Data send to Scoreboard a : 1 , b : 1, c : 0 and sum : 0, carry :1
# UVM_INFO scoreboard.sv(25) @ 20: uvm_test_top.e.s [SCO] Data rcvd from Monitor a: 1 , b : 1 c: 0 and sum : 0, carry
#     : 1
# UVM_INFO scoreboard.sv(28) @ 20: uvm_test_top.e.s [SCO] Test Passed
# UVM_INFO sequence.sv(20) @ 20: uvm_test_top.e.a.seqr@@gen [GEN] Data send to Driver a :0 , b :1 , cin=0 
# UVM_INFO driver.sv(30) @ 20: uvm_test_top.e.a.d [DRV] Trigger DUT a: 0 ,b :  1, c : 0
# UVM_INFO monitor.sv(35) @ 30: uvm_test_top.e.a.m [MON] Data send to Scoreboard a : 0 , b : 1, c : 0 and sum : 1, carry :0
# UVM_INFO scoreboard.sv(25) @ 30: uvm_test_top.e.s [SCO] Data rcvd from Monitor a: 0 , b : 1 c: 0 and sum : 1, carry
#     : 0
# UVM_INFO scoreboard.sv(28) @ 30: uvm_test_top.e.s [SCO] Test Passed
# UVM_INFO sequence.sv(20) @ 30: uvm_test_top.e.a.seqr@@gen [GEN] Data send to Driver a :1 , b :0 , cin=0 
# UVM_INFO driver.sv(30) @ 30: uvm_test_top.e.a.d [DRV] Trigger DUT a: 1 ,b :  0, c : 0
# UVM_INFO monitor.sv(35) @ 40: uvm_test_top.e.a.m [MON] Data send to Scoreboard a : 1 , b : 0, c : 0 and sum : 1, carry :0
# UVM_INFO scoreboard.sv(25) @ 40: uvm_test_top.e.s [SCO] Data rcvd from Monitor a: 1 , b : 0 c: 0 and sum : 1, carry
#     : 0
# UVM_INFO scoreboard.sv(28) @ 40: uvm_test_top.e.s [SCO] Test Passed
# UVM_INFO sequence.sv(20) @ 40: uvm_test_top.e.a.seqr@@gen [GEN] Data send to Driver a :1 , b :1 , cin=0 
# UVM_INFO driver.sv(30) @ 40: uvm_test_top.e.a.d [DRV] Trigger DUT a: 1 ,b :  1, c : 0
# UVM_INFO monitor.sv(35) @ 50: uvm_test_top.e.a.m [MON] Data send to Scoreboard a : 1 , b : 1, c : 0 and sum : 0, carry :1
# UVM_INFO scoreboard.sv(25) @ 50: uvm_test_top.e.s [SCO] Data rcvd from Monitor a: 1 , b : 1 c: 0 and sum : 0, carry
#     : 1
# UVM_INFO scoreboard.sv(28) @ 50: uvm_test_top.e.s [SCO] Test Passed
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 50: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   29
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [DRV]     5
# [GEN]     5
# [MON]     5
# [Questa UVM]     2
# [RNTST]     1
# [SCO]    10
# [TEST_DONE]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 50 ns  Iteration: 54  Instance: /adder_tb
# End time: 11:39:12 on May 16,2023, Elapsed time: 0:00:09
# Errors: 0, Warnings: 1
