<stg><name>dut_perform_conv</name>


<trans_list>

<trans id="488" from="1" to="2">
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="2" to="3">
<condition id="244">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="2" to="2">
<condition id="246">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="3" to="4">
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="4" to="5">
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="5" to="6">
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="6" to="7">
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="7" to="8">
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="8" to="9">
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="9" to="10">
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="10" to="11">
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="11" to="12">
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="12" to="13">
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="13" to="14">
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="14" to="15">
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="15" to="16">
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="16" to="17">
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="17" to="18">
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="18" to="19">
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="19" to="20">
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="20" to="21">
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="21" to="22">
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="22" to="23">
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="23" to="29">
<condition id="332">
<or_exp><and_exp><literal name="exitcond_flatten4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="23" to="24">
<condition id="338">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="24" to="25">
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="25" to="26">
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="26" to="27">
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="27" to="28">
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="28" to="3">
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="29" to="30">
<condition id="297">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="30" to="31">
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="31" to="32">
<condition id="302">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="31" to="29">
<condition id="311">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="32" to="31">
<condition id="304">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="32" to="33">
<condition id="305">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="33" to="34">
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="34" to="32">
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:0  %t_V = phi i10 [ 0, %0 ], [ %i_V, %2 ]

]]></node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %exitcond1 = icmp eq i10 %t_V, -224

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 800, i64 800, i64 800)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %i_V = add i10 %t_V, 1

]]></node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond1, label %.preheader1169, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="16" bw="64" op_0_bw="10">
<![CDATA[
:0  %tmp_2 = zext i10 %t_V to i64

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="17" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %output_V_addr = getelementptr [800 x i32]* %output_V, i64 0, i64 %tmp_2

]]></node>
<StgValue><ssdm name="output_V_addr"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:2  store i32 0, i32* %output_V_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader1169:0  %indvar_flatten3 = phi i10 [ %indvar_flatten_next4, %.preheader1172 ], [ 0, %1 ]

]]></node>
<StgValue><ssdm name="indvar_flatten3"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader1169:1  %t_V_1 = phi i6 [ %t_V_1_mid2, %.preheader1172 ], [ 0, %1 ]

]]></node>
<StgValue><ssdm name="t_V_1"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader1169:2  %indvar_flatten4 = phi i6 [ %indvar_flatten_next3, %.preheader1172 ], [ 0, %1 ]

]]></node>
<StgValue><ssdm name="indvar_flatten4"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.preheader1169:3  %t_V_3 = phi i1 [ %t_V_3_mid2, %.preheader1172 ], [ false, %1 ]

]]></node>
<StgValue><ssdm name="t_V_3"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader1169:4  %indvar_flatten = phi i6 [ %indvar_flatten_next, %.preheader1172 ], [ 0, %1 ]

]]></node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader1169:6  %t_V_7 = phi i3 [ %y_V_1, %.preheader1172 ], [ 0, %1 ]

]]></node>
<StgValue><ssdm name="t_V_7"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="6" op_0_bw="1">
<![CDATA[
.preheader1169:9  %t_V_3_cast = zext i1 %t_V_3 to i6

]]></node>
<StgValue><ssdm name="t_V_3_cast"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1169:10  %tmp_6 = add i6 %t_V_3_cast, %t_V_1

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="9" op_0_bw="6">
<![CDATA[
.preheader1169:11  %tmp_6_cast2 = zext i6 %tmp_6 to i9

]]></node>
<StgValue><ssdm name="tmp_6_cast2"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="5" op_0_bw="6">
<![CDATA[
.preheader1169:12  %tmp_29 = trunc i6 %tmp_6 to i5

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader1169:13  %p_shl = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_29, i3 0)

]]></node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="9" op_0_bw="8">
<![CDATA[
.preheader1169:14  %p_shl_cast = zext i8 %p_shl to i9

]]></node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1169:15  %tmp_7 = add i9 %tmp_6_cast2, %p_shl_cast

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1169:20  %exitcond_flatten4 = icmp eq i10 %indvar_flatten3, -224

]]></node>
<StgValue><ssdm name="exitcond_flatten4"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1169:21  %indvar_flatten_next4 = add i10 1, %indvar_flatten3

]]></node>
<StgValue><ssdm name="indvar_flatten_next4"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1172:2  %exitcond_flatten = icmp eq i6 %indvar_flatten4, 25

]]></node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1172:3  %not_exitcond_flatten = xor i1 %exitcond_flatten, true

]]></node>
<StgValue><ssdm name="not_exitcond_flatten"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1172:4  %t_V_3_mid = and i1 %t_V_3, %not_exitcond_flatten

]]></node>
<StgValue><ssdm name="t_V_3_mid"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1172:5  %n_V = add i6 1, %t_V_1

]]></node>
<StgValue><ssdm name="n_V"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1172:9  %not_exitcond_flatten1 = xor i1 %exitcond_flatten, true

]]></node>
<StgValue><ssdm name="not_exitcond_flatten1"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1172:10  %p_3_cast_mid = and i1 %t_V_3, %not_exitcond_flatten1

]]></node>
<StgValue><ssdm name="p_3_cast_mid"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="9" op_0_bw="6">
<![CDATA[
.preheader1172:11  %tmp_6_cast2_mid = zext i6 %n_V to i9

]]></node>
<StgValue><ssdm name="tmp_6_cast2_mid"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="5" op_0_bw="6">
<![CDATA[
.preheader1172:12  %tmp_31 = trunc i6 %n_V to i5

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader1172:13  %p_shl_mid = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_31, i3 0)

]]></node>
<StgValue><ssdm name="p_shl_mid"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="9" op_0_bw="8">
<![CDATA[
.preheader1172:14  %p_shl_cast_mid = zext i8 %p_shl_mid to i9

]]></node>
<StgValue><ssdm name="p_shl_cast_mid"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1172:15  %tmp_7_mid = add i9 %tmp_6_cast2_mid, %p_shl_cast_mid

]]></node>
<StgValue><ssdm name="tmp_7_mid"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader1172:16  %OP2_V_cast_mid2159_v_v = select i1 %exitcond_flatten, i9 %tmp_7_mid, i9 %tmp_7

]]></node>
<StgValue><ssdm name="OP2_V_cast_mid2159_v_v"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1172:18  %exitcond4 = icmp eq i3 %t_V_7, -3

]]></node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1172:19  %exitcond7_mid = and i1 %exitcond4, %not_exitcond_flatten

]]></node>
<StgValue><ssdm name="exitcond7_mid"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1172:20  %exitcond_flatten2 = icmp eq i6 %indvar_flatten, 25

]]></node>
<StgValue><ssdm name="exitcond_flatten2"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1172:21  %exitcond_flatten_mid = and i1 %exitcond_flatten2, %not_exitcond_flatten

]]></node>
<StgValue><ssdm name="exitcond_flatten_mid"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1172:22  %t_V_1_mid2 = select i1 %exitcond_flatten, i6 %n_V, i6 %t_V_1

]]></node>
<StgValue><ssdm name="t_V_1_mid2"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1172:23  %t_V_3_not = xor i1 %t_V_3, true

]]></node>
<StgValue><ssdm name="t_V_3_not"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1172:24  %m_V = or i1 %exitcond_flatten, %t_V_3_not

]]></node>
<StgValue><ssdm name="m_V"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1172:26  %tmp_24 = or i1 %exitcond_flatten_mid, %exitcond_flatten

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="6" op_0_bw="1">
<![CDATA[
.preheader1172:28  %t_V_3_cast_mid1 = zext i1 %m_V to i6

]]></node>
<StgValue><ssdm name="t_V_3_cast_mid1"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader1172:29  %p_3_cast_mid2 = select i1 %exitcond_flatten_mid, i1 %m_V, i1 %p_3_cast_mid

]]></node>
<StgValue><ssdm name="p_3_cast_mid2"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="3" op_0_bw="1">
<![CDATA[
.preheader1172:30  %p_3_cast_mid2_cast = zext i1 %p_3_cast_mid2 to i3

]]></node>
<StgValue><ssdm name="p_3_cast_mid2_cast"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1172:31  %tmp_6_mid1 = add i6 %t_V_3_cast_mid1, %t_V_1_mid2

]]></node>
<StgValue><ssdm name="tmp_6_mid1"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="9" op_0_bw="6">
<![CDATA[
.preheader1172:32  %tmp_6_cast2_mid1 = zext i6 %tmp_6_mid1 to i9

]]></node>
<StgValue><ssdm name="tmp_6_cast2_mid1"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="5" op_0_bw="6">
<![CDATA[
.preheader1172:33  %tmp_32 = trunc i6 %tmp_6_mid1 to i5

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader1172:34  %p_shl_mid1 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_32, i3 0)

]]></node>
<StgValue><ssdm name="p_shl_mid1"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="9" op_0_bw="8">
<![CDATA[
.preheader1172:35  %p_shl_cast_mid1 = zext i8 %p_shl_mid1 to i9

]]></node>
<StgValue><ssdm name="p_shl_cast_mid1"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1172:36  %tmp_7_mid1 = add i9 %tmp_6_cast2_mid1, %p_shl_cast_mid1

]]></node>
<StgValue><ssdm name="tmp_7_mid1"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader1172:37  %OP2_V_cast_mid2_v_v = select i1 %exitcond_flatten_mid, i9 %tmp_7_mid1, i9 %OP2_V_cast_mid2159_v_v

]]></node>
<StgValue><ssdm name="OP2_V_cast_mid2_v_v"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1172:85  %exitcond_flatten_not = xor i1 %exitcond_flatten2, true

]]></node>
<StgValue><ssdm name="exitcond_flatten_not"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1172:86  %not_exitcond_flatten_mid = or i1 %exitcond_flatten, %exitcond_flatten_not

]]></node>
<StgValue><ssdm name="not_exitcond_flatten_mid"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1172:87  %exitcond7_mid2 = and i1 %exitcond7_mid, %not_exitcond_flatten_mid

]]></node>
<StgValue><ssdm name="exitcond7_mid2"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader1172:88  %t_V_3_mid2 = select i1 %exitcond_flatten_mid, i1 %m_V, i1 %t_V_3_mid

]]></node>
<StgValue><ssdm name="t_V_3_mid2"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1172:91  %tmp_25 = or i1 %exitcond7_mid2, %exitcond_flatten_mid

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1172:92  %tmp_33 = or i1 %tmp_25, %exitcond_flatten

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader1172:93  %t_V_7_mid2 = select i1 %tmp_33, i3 0, i3 %t_V_7

]]></node>
<StgValue><ssdm name="t_V_7_mid2"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1172:112  %tmp2 = add i3 %p_3_cast_mid2_cast, %t_V_7_mid2

]]></node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1172:259  %indvar_flatten_op = add i6 1, %indvar_flatten

]]></node>
<StgValue><ssdm name="indvar_flatten_op"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1172:260  %indvar_flatten_next = select i1 %tmp_24, i6 1, i6 %indvar_flatten_op

]]></node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="306" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1172:261  %indvar_flatten40_op = add i6 1, %indvar_flatten4

]]></node>
<StgValue><ssdm name="indvar_flatten40_op"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="307" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1172:262  %indvar_flatten_next3 = select i1 %exitcond_flatten, i6 1, i6 %indvar_flatten40_op

]]></node>
<StgValue><ssdm name="indvar_flatten_next3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader1169:5  %t_V_5 = phi i3 [ %t_V_5_cast3_mid2, %.preheader1172 ], [ 0, %1 ]

]]></node>
<StgValue><ssdm name="t_V_5"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader1172:27  %t_V_5_mid = select i1 %tmp_24, i3 0, i3 %t_V_5

]]></node>
<StgValue><ssdm name="t_V_5_mid"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1172:42  %OP2_V_0_1_mid2_v_v = add i9 3, %OP2_V_cast_mid2_v_v

]]></node>
<StgValue><ssdm name="OP2_V_0_1_mid2_v_v"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="64" op_0_bw="9">
<![CDATA[
.preheader1172:43  %OP2_V_0_1_mid2_v = zext i9 %OP2_V_0_1_mid2_v_v to i64

]]></node>
<StgValue><ssdm name="OP2_V_0_1_mid2_v"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="13" op_0_bw="30" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:44  %w_conv1_0_addr_1 = getelementptr [4608 x i30]* @w_conv1_0, i64 0, i64 %OP2_V_0_1_mid2_v

]]></node>
<StgValue><ssdm name="w_conv1_0_addr_1"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:45  %w_conv1_0_load_1 = load i30* %w_conv1_0_addr_1, align 4

]]></node>
<StgValue><ssdm name="w_conv1_0_load_1"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1172:89  %x_V_2_dup = add i3 1, %t_V_5_mid

]]></node>
<StgValue><ssdm name="x_V_2_dup"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader1172:95  %t_V_5_cast3_mid2 = select i1 %exitcond7_mid2, i3 %x_V_2_dup, i3 %t_V_5_mid

]]></node>
<StgValue><ssdm name="t_V_5_cast3_mid2"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="6" op_0_bw="3">
<![CDATA[
.preheader1172:96  %t_V_5_cast3_mid2_cast = zext i3 %t_V_5_cast3_mid2 to i6

]]></node>
<StgValue><ssdm name="t_V_5_cast3_mid2_cast"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="9" op_0_bw="3">
<![CDATA[
.preheader1172:97  %t_V_5_cast24_cast_mid2_cast = zext i3 %t_V_5_cast3_mid2 to i9

]]></node>
<StgValue><ssdm name="t_V_5_cast24_cast_mid2_cast"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="7" op_0_bw="3">
<![CDATA[
.preheader1172:113  %tmp2_cast1 = zext i3 %tmp2 to i7

]]></node>
<StgValue><ssdm name="tmp2_cast1"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader1172:114  %p_shl3 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp2, i3 0)

]]></node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="7" op_0_bw="6">
<![CDATA[
.preheader1172:115  %p_shl3_cast = zext i6 %p_shl3 to i7

]]></node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1172:116  %tmp1 = sub i7 %p_shl3_cast, %tmp2_cast1

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="9" op_0_bw="7">
<![CDATA[
.preheader1172:117  %tmp1_cast19_cast = sext i7 %tmp1 to i9

]]></node>
<StgValue><ssdm name="tmp1_cast19_cast"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1172:118  %i_index_V = add i9 %tmp1_cast19_cast, %t_V_5_cast24_cast_mid2_cast

]]></node>
<StgValue><ssdm name="i_index_V"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="13" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1172:124  %newIndex6 = urem i9 %i_index_V, 200

]]></node>
<StgValue><ssdm name="newIndex6"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="6" op_0_bw="7">
<![CDATA[
.preheader1172:137  %tmp_35 = trunc i7 %tmp1 to i6

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1172:138  %tmp1_0_1_cast = add i6 7, %tmp_35

]]></node>
<StgValue><ssdm name="tmp1_0_1_cast"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1172:139  %i_index_V_0_1 = add i6 %tmp1_0_1_cast, %t_V_5_cast3_mid2_cast

]]></node>
<StgValue><ssdm name="i_index_V_0_1"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="64" op_0_bw="6">
<![CDATA[
.preheader1172:140  %newIndex = zext i6 %i_index_V_0_1 to i64

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:141  %input_0_V_addr_1 = getelementptr [200 x i32]* %input_0_V, i64 0, i64 %newIndex

]]></node>
<StgValue><ssdm name="input_0_V_addr_1"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:142  %input_0_V_load_1 = load i32* %input_0_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="input_0_V_load_1"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1172:150  %tmp1_0_2_cast = add i6 14, %tmp_35

]]></node>
<StgValue><ssdm name="tmp1_0_2_cast"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1172:151  %i_index_V_0_2 = add i6 %tmp1_0_2_cast, %t_V_5_cast3_mid2_cast

]]></node>
<StgValue><ssdm name="i_index_V_0_2"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="64" op_0_bw="6">
<![CDATA[
.preheader1172:152  %newIndex1 = zext i6 %i_index_V_0_2 to i64

]]></node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:153  %input_0_V_addr_2 = getelementptr [200 x i32]* %input_0_V, i64 0, i64 %newIndex1

]]></node>
<StgValue><ssdm name="input_0_V_addr_2"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:154  %input_0_V_load_2 = load i32* %input_0_V_addr_2, align 4

]]></node>
<StgValue><ssdm name="input_0_V_load_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="130" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="exitcond7_mid2" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1169:17  %x_V_2 = add i3 1, %t_V_5

]]></node>
<StgValue><ssdm name="x_V_2"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp><literal name="exitcond7_mid2" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1169:18  %tmp_15_2 = add i3 2, %t_V_5

]]></node>
<StgValue><ssdm name="tmp_15_2"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:45  %w_conv1_0_load_1 = load i30* %w_conv1_0_addr_1, align 4

]]></node>
<StgValue><ssdm name="w_conv1_0_load_1"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1172:47  %OP2_V_0_2_mid2_v_v = add i9 6, %OP2_V_cast_mid2_v_v

]]></node>
<StgValue><ssdm name="OP2_V_0_2_mid2_v_v"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="64" op_0_bw="9">
<![CDATA[
.preheader1172:48  %OP2_V_0_2_mid2_v = zext i9 %OP2_V_0_2_mid2_v_v to i64

]]></node>
<StgValue><ssdm name="OP2_V_0_2_mid2_v"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="13" op_0_bw="30" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:49  %w_conv1_0_addr_2 = getelementptr [4608 x i30]* @w_conv1_0, i64 0, i64 %OP2_V_0_2_mid2_v

]]></node>
<StgValue><ssdm name="w_conv1_0_addr_2"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:50  %w_conv1_0_load_2 = load i30* %w_conv1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="w_conv1_0_load_2"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond7_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader1172:82  %tmp_15_1_cast_mid = select i1 %tmp_24, i3 1, i3 %x_V_2

]]></node>
<StgValue><ssdm name="tmp_15_1_cast_mid"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond7_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader1172:83  %tmp_15_2_cast_mid = select i1 %tmp_24, i3 2, i3 %tmp_15_2

]]></node>
<StgValue><ssdm name="tmp_15_2_cast_mid"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond7_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1172:98  %x_V_2_mid1 = add i3 2, %t_V_5_mid

]]></node>
<StgValue><ssdm name="x_V_2_mid1"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader1172:99  %tmp_15_1_cast_mid2 = select i1 %exitcond7_mid2, i3 %x_V_2_mid1, i3 %tmp_15_1_cast_mid

]]></node>
<StgValue><ssdm name="tmp_15_1_cast_mid2"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="6" op_0_bw="3">
<![CDATA[
.preheader1172:100  %tmp_15_1_cast_mid2_cast = zext i3 %tmp_15_1_cast_mid2 to i6

]]></node>
<StgValue><ssdm name="tmp_15_1_cast_mid2_cast"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="9" op_0_bw="3">
<![CDATA[
.preheader1172:101  %tmp_15_1_cast_cast_mid2_cast = zext i3 %tmp_15_1_cast_mid2 to i9

]]></node>
<StgValue><ssdm name="tmp_15_1_cast_cast_mid2_cast"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond7_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1172:102  %tmp_15_2_mid1 = add i3 3, %t_V_5_mid

]]></node>
<StgValue><ssdm name="tmp_15_2_mid1"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader1172:103  %tmp_15_2_cast_mid2 = select i1 %exitcond7_mid2, i3 %tmp_15_2_mid1, i3 %tmp_15_2_cast_mid

]]></node>
<StgValue><ssdm name="tmp_15_2_cast_mid2"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="6" op_0_bw="3">
<![CDATA[
.preheader1172:104  %tmp_15_2_cast_mid2_cast = zext i3 %tmp_15_2_cast_mid2 to i6

]]></node>
<StgValue><ssdm name="tmp_15_2_cast_mid2_cast"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="9" op_0_bw="3">
<![CDATA[
.preheader1172:105  %tmp_15_2_cast_cast_mid2_cast = zext i3 %tmp_15_2_cast_mid2 to i9

]]></node>
<StgValue><ssdm name="tmp_15_2_cast_cast_mid2_cast"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="12" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1172:124  %newIndex6 = urem i9 %i_index_V, 200

]]></node>
<StgValue><ssdm name="newIndex6"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:142  %input_0_V_load_1 = load i32* %input_0_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="input_0_V_load_1"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:154  %input_0_V_load_2 = load i32* %input_0_V_addr_2, align 4

]]></node>
<StgValue><ssdm name="input_0_V_load_2"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1172:161  %i_index_V_1 = add i9 %tmp1_cast19_cast, %tmp_15_1_cast_cast_mid2_cast

]]></node>
<StgValue><ssdm name="i_index_V_1"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="13" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1172:167  %newIndex2 = urem i9 %i_index_V_1, 200

]]></node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1172:184  %i_index_V_1_1 = add i6 %tmp1_0_1_cast, %tmp_15_1_cast_mid2_cast

]]></node>
<StgValue><ssdm name="i_index_V_1_1"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="64" op_0_bw="6">
<![CDATA[
.preheader1172:185  %newIndex4 = zext i6 %i_index_V_1_1 to i64

]]></node>
<StgValue><ssdm name="newIndex4"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:186  %input_0_V_addr_4 = getelementptr [200 x i32]* %input_0_V, i64 0, i64 %newIndex4

]]></node>
<StgValue><ssdm name="input_0_V_addr_4"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:187  %input_0_V_load_4 = load i32* %input_0_V_addr_4, align 4

]]></node>
<StgValue><ssdm name="input_0_V_load_4"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1172:194  %i_index_V_1_2 = add i6 %tmp1_0_2_cast, %tmp_15_1_cast_mid2_cast

]]></node>
<StgValue><ssdm name="i_index_V_1_2"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="64" op_0_bw="6">
<![CDATA[
.preheader1172:195  %newIndex5 = zext i6 %i_index_V_1_2 to i64

]]></node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:196  %input_0_V_addr_5 = getelementptr [200 x i32]* %input_0_V, i64 0, i64 %newIndex5

]]></node>
<StgValue><ssdm name="input_0_V_addr_5"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:197  %input_0_V_load_5 = load i32* %input_0_V_addr_5, align 4

]]></node>
<StgValue><ssdm name="input_0_V_load_5"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1172:204  %i_index_V_2 = add i9 %tmp1_cast19_cast, %tmp_15_2_cast_cast_mid2_cast

]]></node>
<StgValue><ssdm name="i_index_V_2"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1172:227  %i_index_V_2_1 = add i6 %tmp1_0_1_cast, %tmp_15_2_cast_mid2_cast

]]></node>
<StgValue><ssdm name="i_index_V_2_1"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1172:237  %i_index_V_2_2 = add i6 %tmp1_0_2_cast, %tmp_15_2_cast_mid2_cast

]]></node>
<StgValue><ssdm name="i_index_V_2_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="163" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="61" op_0_bw="30">
<![CDATA[
.preheader1172:46  %OP2_V_0_1_mid2_cast = sext i30 %w_conv1_0_load_1 to i61

]]></node>
<StgValue><ssdm name="OP2_V_0_1_mid2_cast"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:50  %w_conv1_0_load_2 = load i30* %w_conv1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="w_conv1_0_load_2"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="61" op_0_bw="30">
<![CDATA[
.preheader1172:51  %OP2_V_0_2_mid2_cast = sext i30 %w_conv1_0_load_2 to i61

]]></node>
<StgValue><ssdm name="OP2_V_0_2_mid2_cast"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1172:57  %OP2_V_1_1_mid2_v_v = add i9 4, %OP2_V_cast_mid2_v_v

]]></node>
<StgValue><ssdm name="OP2_V_1_1_mid2_v_v"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="64" op_0_bw="9">
<![CDATA[
.preheader1172:58  %OP2_V_1_1_mid2_v = zext i9 %OP2_V_1_1_mid2_v_v to i64

]]></node>
<StgValue><ssdm name="OP2_V_1_1_mid2_v"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="13" op_0_bw="30" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:59  %w_conv1_0_addr_4 = getelementptr [4608 x i30]* @w_conv1_0, i64 0, i64 %OP2_V_1_1_mid2_v

]]></node>
<StgValue><ssdm name="w_conv1_0_addr_4"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:60  %w_conv1_0_load_4 = load i30* %w_conv1_0_addr_4, align 4

]]></node>
<StgValue><ssdm name="w_conv1_0_load_4"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1172:62  %OP2_V_1_2_mid2_v_v = add i9 7, %OP2_V_cast_mid2_v_v

]]></node>
<StgValue><ssdm name="OP2_V_1_2_mid2_v_v"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="64" op_0_bw="9">
<![CDATA[
.preheader1172:63  %OP2_V_1_2_mid2_v = zext i9 %OP2_V_1_2_mid2_v_v to i64

]]></node>
<StgValue><ssdm name="OP2_V_1_2_mid2_v"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="13" op_0_bw="30" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:64  %w_conv1_0_addr_5 = getelementptr [4608 x i30]* @w_conv1_0, i64 0, i64 %OP2_V_1_2_mid2_v

]]></node>
<StgValue><ssdm name="w_conv1_0_addr_5"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:65  %w_conv1_0_load_5 = load i30* %w_conv1_0_addr_5, align 4

]]></node>
<StgValue><ssdm name="w_conv1_0_load_5"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="11" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1172:124  %newIndex6 = urem i9 %i_index_V, 200

]]></node>
<StgValue><ssdm name="newIndex6"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="61" op_0_bw="32">
<![CDATA[
.preheader1172:143  %OP1_V_0_1_cast = sext i32 %input_0_V_load_1 to i61

]]></node>
<StgValue><ssdm name="OP1_V_0_1_cast"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:144  %p_Val2_7_0_1 = mul i61 %OP1_V_0_1_cast, %OP2_V_0_1_mid2_cast

]]></node>
<StgValue><ssdm name="p_Val2_7_0_1"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="61" op_0_bw="32">
<![CDATA[
.preheader1172:155  %OP1_V_0_2_cast = sext i32 %input_0_V_load_2 to i61

]]></node>
<StgValue><ssdm name="OP1_V_0_2_cast"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:156  %p_Val2_7_0_2 = mul i61 %OP1_V_0_2_cast, %OP2_V_0_2_mid2_cast

]]></node>
<StgValue><ssdm name="p_Val2_7_0_2"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="12" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1172:167  %newIndex2 = urem i9 %i_index_V_1, 200

]]></node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:187  %input_0_V_load_4 = load i32* %input_0_V_addr_4, align 4

]]></node>
<StgValue><ssdm name="input_0_V_load_4"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:197  %input_0_V_load_5 = load i32* %input_0_V_addr_5, align 4

]]></node>
<StgValue><ssdm name="input_0_V_load_5"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="13" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1172:210  %newIndex9 = urem i9 %i_index_V_2, 200

]]></node>
<StgValue><ssdm name="newIndex9"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="64" op_0_bw="6">
<![CDATA[
.preheader1172:228  %newIndex11 = zext i6 %i_index_V_2_1 to i64

]]></node>
<StgValue><ssdm name="newIndex11"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:229  %input_0_V_addr_7 = getelementptr [200 x i32]* %input_0_V, i64 0, i64 %newIndex11

]]></node>
<StgValue><ssdm name="input_0_V_addr_7"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:230  %input_0_V_load_7 = load i32* %input_0_V_addr_7, align 4

]]></node>
<StgValue><ssdm name="input_0_V_load_7"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="186" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:60  %w_conv1_0_load_4 = load i30* %w_conv1_0_addr_4, align 4

]]></node>
<StgValue><ssdm name="w_conv1_0_load_4"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="61" op_0_bw="30">
<![CDATA[
.preheader1172:61  %OP2_V_1_1_mid2_cast = sext i30 %w_conv1_0_load_4 to i61

]]></node>
<StgValue><ssdm name="OP2_V_1_1_mid2_cast"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:65  %w_conv1_0_load_5 = load i30* %w_conv1_0_addr_5, align 4

]]></node>
<StgValue><ssdm name="w_conv1_0_load_5"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="61" op_0_bw="30">
<![CDATA[
.preheader1172:66  %OP2_V_1_2_mid2_cast = sext i30 %w_conv1_0_load_5 to i61

]]></node>
<StgValue><ssdm name="OP2_V_1_2_mid2_cast"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1172:72  %OP2_V_2_1_mid2_v_v = add i9 5, %OP2_V_cast_mid2_v_v

]]></node>
<StgValue><ssdm name="OP2_V_2_1_mid2_v_v"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="64" op_0_bw="9">
<![CDATA[
.preheader1172:73  %OP2_V_2_1_mid2_v = zext i9 %OP2_V_2_1_mid2_v_v to i64

]]></node>
<StgValue><ssdm name="OP2_V_2_1_mid2_v"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="13" op_0_bw="30" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:74  %w_conv1_0_addr_7 = getelementptr [4608 x i30]* @w_conv1_0, i64 0, i64 %OP2_V_2_1_mid2_v

]]></node>
<StgValue><ssdm name="w_conv1_0_addr_7"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:75  %w_conv1_0_load_7 = load i30* %w_conv1_0_addr_7, align 4

]]></node>
<StgValue><ssdm name="w_conv1_0_load_7"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="10" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1172:124  %newIndex6 = urem i9 %i_index_V, 200

]]></node>
<StgValue><ssdm name="newIndex6"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:144  %p_Val2_7_0_1 = mul i61 %OP1_V_0_1_cast, %OP2_V_0_1_mid2_cast

]]></node>
<StgValue><ssdm name="p_Val2_7_0_1"/></StgValue>
</operation>

<operation id="196" st_id="7" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:156  %p_Val2_7_0_2 = mul i61 %OP1_V_0_2_cast, %OP2_V_0_2_mid2_cast

]]></node>
<StgValue><ssdm name="p_Val2_7_0_2"/></StgValue>
</operation>

<operation id="197" st_id="7" stage="11" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1172:167  %newIndex2 = urem i9 %i_index_V_1, 200

]]></node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>

<operation id="198" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="61" op_0_bw="32">
<![CDATA[
.preheader1172:188  %OP1_V_1_1_cast = sext i32 %input_0_V_load_4 to i61

]]></node>
<StgValue><ssdm name="OP1_V_1_1_cast"/></StgValue>
</operation>

<operation id="199" st_id="7" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:189  %p_Val2_7_1_1 = mul i61 %OP1_V_1_1_cast, %OP2_V_1_1_mid2_cast

]]></node>
<StgValue><ssdm name="p_Val2_7_1_1"/></StgValue>
</operation>

<operation id="200" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="61" op_0_bw="32">
<![CDATA[
.preheader1172:198  %OP1_V_1_2_cast = sext i32 %input_0_V_load_5 to i61

]]></node>
<StgValue><ssdm name="OP1_V_1_2_cast"/></StgValue>
</operation>

<operation id="201" st_id="7" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:199  %p_Val2_7_1_2 = mul i61 %OP1_V_1_2_cast, %OP2_V_1_2_mid2_cast

]]></node>
<StgValue><ssdm name="p_Val2_7_1_2"/></StgValue>
</operation>

<operation id="202" st_id="7" stage="12" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1172:210  %newIndex9 = urem i9 %i_index_V_2, 200

]]></node>
<StgValue><ssdm name="newIndex9"/></StgValue>
</operation>

<operation id="203" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:230  %input_0_V_load_7 = load i32* %input_0_V_addr_7, align 4

]]></node>
<StgValue><ssdm name="input_0_V_load_7"/></StgValue>
</operation>

<operation id="204" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="64" op_0_bw="6">
<![CDATA[
.preheader1172:238  %newIndex7 = zext i6 %i_index_V_2_2 to i64

]]></node>
<StgValue><ssdm name="newIndex7"/></StgValue>
</operation>

<operation id="205" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:239  %input_0_V_addr_8 = getelementptr [200 x i32]* %input_0_V, i64 0, i64 %newIndex7

]]></node>
<StgValue><ssdm name="input_0_V_addr_8"/></StgValue>
</operation>

<operation id="206" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:240  %input_0_V_load_8 = load i32* %input_0_V_addr_8, align 4

]]></node>
<StgValue><ssdm name="input_0_V_load_8"/></StgValue>
</operation>

<operation id="207" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1172:258  %y_V_1 = add i3 1, %t_V_7_mid2

]]></node>
<StgValue><ssdm name="y_V_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="208" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:75  %w_conv1_0_load_7 = load i30* %w_conv1_0_addr_7, align 4

]]></node>
<StgValue><ssdm name="w_conv1_0_load_7"/></StgValue>
</operation>

<operation id="209" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="61" op_0_bw="30">
<![CDATA[
.preheader1172:76  %OP2_V_2_1_mid2_cast = sext i30 %w_conv1_0_load_7 to i61

]]></node>
<StgValue><ssdm name="OP2_V_2_1_mid2_cast"/></StgValue>
</operation>

<operation id="210" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1172:77  %OP2_V_2_2_mid2_v_v = add i9 8, %OP2_V_cast_mid2_v_v

]]></node>
<StgValue><ssdm name="OP2_V_2_2_mid2_v_v"/></StgValue>
</operation>

<operation id="211" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="64" op_0_bw="9">
<![CDATA[
.preheader1172:78  %OP2_V_2_2_mid2_v = zext i9 %OP2_V_2_2_mid2_v_v to i64

]]></node>
<StgValue><ssdm name="OP2_V_2_2_mid2_v"/></StgValue>
</operation>

<operation id="212" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="13" op_0_bw="30" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:79  %w_conv1_0_addr_8 = getelementptr [4608 x i30]* @w_conv1_0, i64 0, i64 %OP2_V_2_2_mid2_v

]]></node>
<StgValue><ssdm name="w_conv1_0_addr_8"/></StgValue>
</operation>

<operation id="213" st_id="8" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:80  %w_conv1_0_load_8 = load i30* %w_conv1_0_addr_8, align 4

]]></node>
<StgValue><ssdm name="w_conv1_0_load_8"/></StgValue>
</operation>

<operation id="214" st_id="8" stage="9" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1172:124  %newIndex6 = urem i9 %i_index_V, 200

]]></node>
<StgValue><ssdm name="newIndex6"/></StgValue>
</operation>

<operation id="215" st_id="8" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:144  %p_Val2_7_0_1 = mul i61 %OP1_V_0_1_cast, %OP2_V_0_1_mid2_cast

]]></node>
<StgValue><ssdm name="p_Val2_7_0_1"/></StgValue>
</operation>

<operation id="216" st_id="8" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:156  %p_Val2_7_0_2 = mul i61 %OP1_V_0_2_cast, %OP2_V_0_2_mid2_cast

]]></node>
<StgValue><ssdm name="p_Val2_7_0_2"/></StgValue>
</operation>

<operation id="217" st_id="8" stage="10" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1172:167  %newIndex2 = urem i9 %i_index_V_1, 200

]]></node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:189  %p_Val2_7_1_1 = mul i61 %OP1_V_1_1_cast, %OP2_V_1_1_mid2_cast

]]></node>
<StgValue><ssdm name="p_Val2_7_1_1"/></StgValue>
</operation>

<operation id="219" st_id="8" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:199  %p_Val2_7_1_2 = mul i61 %OP1_V_1_2_cast, %OP2_V_1_2_mid2_cast

]]></node>
<StgValue><ssdm name="p_Val2_7_1_2"/></StgValue>
</operation>

<operation id="220" st_id="8" stage="11" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1172:210  %newIndex9 = urem i9 %i_index_V_2, 200

]]></node>
<StgValue><ssdm name="newIndex9"/></StgValue>
</operation>

<operation id="221" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="61" op_0_bw="32">
<![CDATA[
.preheader1172:231  %OP1_V_2_1_cast = sext i32 %input_0_V_load_7 to i61

]]></node>
<StgValue><ssdm name="OP1_V_2_1_cast"/></StgValue>
</operation>

<operation id="222" st_id="8" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:232  %p_Val2_7_2_1 = mul i61 %OP1_V_2_1_cast, %OP2_V_2_1_mid2_cast

]]></node>
<StgValue><ssdm name="p_Val2_7_2_1"/></StgValue>
</operation>

<operation id="223" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:240  %input_0_V_load_8 = load i32* %input_0_V_addr_8, align 4

]]></node>
<StgValue><ssdm name="input_0_V_load_8"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="224" st_id="9" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:80  %w_conv1_0_load_8 = load i30* %w_conv1_0_addr_8, align 4

]]></node>
<StgValue><ssdm name="w_conv1_0_load_8"/></StgValue>
</operation>

<operation id="225" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="61" op_0_bw="30">
<![CDATA[
.preheader1172:81  %OP2_V_2_2_mid2_cast = sext i30 %w_conv1_0_load_8 to i61

]]></node>
<StgValue><ssdm name="OP2_V_2_2_mid2_cast"/></StgValue>
</operation>

<operation id="226" st_id="9" stage="8" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1172:124  %newIndex6 = urem i9 %i_index_V, 200

]]></node>
<StgValue><ssdm name="newIndex6"/></StgValue>
</operation>

<operation id="227" st_id="9" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:144  %p_Val2_7_0_1 = mul i61 %OP1_V_0_1_cast, %OP2_V_0_1_mid2_cast

]]></node>
<StgValue><ssdm name="p_Val2_7_0_1"/></StgValue>
</operation>

<operation id="228" st_id="9" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:156  %p_Val2_7_0_2 = mul i61 %OP1_V_0_2_cast, %OP2_V_0_2_mid2_cast

]]></node>
<StgValue><ssdm name="p_Val2_7_0_2"/></StgValue>
</operation>

<operation id="229" st_id="9" stage="9" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1172:167  %newIndex2 = urem i9 %i_index_V_1, 200

]]></node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>

<operation id="230" st_id="9" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:189  %p_Val2_7_1_1 = mul i61 %OP1_V_1_1_cast, %OP2_V_1_1_mid2_cast

]]></node>
<StgValue><ssdm name="p_Val2_7_1_1"/></StgValue>
</operation>

<operation id="231" st_id="9" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:199  %p_Val2_7_1_2 = mul i61 %OP1_V_1_2_cast, %OP2_V_1_2_mid2_cast

]]></node>
<StgValue><ssdm name="p_Val2_7_1_2"/></StgValue>
</operation>

<operation id="232" st_id="9" stage="10" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1172:210  %newIndex9 = urem i9 %i_index_V_2, 200

]]></node>
<StgValue><ssdm name="newIndex9"/></StgValue>
</operation>

<operation id="233" st_id="9" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:232  %p_Val2_7_2_1 = mul i61 %OP1_V_2_1_cast, %OP2_V_2_1_mid2_cast

]]></node>
<StgValue><ssdm name="p_Val2_7_2_1"/></StgValue>
</operation>

<operation id="234" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="61" op_0_bw="32">
<![CDATA[
.preheader1172:241  %OP1_V_2_2_cast = sext i32 %input_0_V_load_8 to i61

]]></node>
<StgValue><ssdm name="OP1_V_2_2_cast"/></StgValue>
</operation>

<operation id="235" st_id="9" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:242  %p_Val2_7_2_2 = mul i61 %OP1_V_2_2_cast, %OP2_V_2_2_mid2_cast

]]></node>
<StgValue><ssdm name="p_Val2_7_2_2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="236" st_id="10" stage="7" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1172:124  %newIndex6 = urem i9 %i_index_V, 200

]]></node>
<StgValue><ssdm name="newIndex6"/></StgValue>
</operation>

<operation id="237" st_id="10" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:144  %p_Val2_7_0_1 = mul i61 %OP1_V_0_1_cast, %OP2_V_0_1_mid2_cast

]]></node>
<StgValue><ssdm name="p_Val2_7_0_1"/></StgValue>
</operation>

<operation id="238" st_id="10" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:156  %p_Val2_7_0_2 = mul i61 %OP1_V_0_2_cast, %OP2_V_0_2_mid2_cast

]]></node>
<StgValue><ssdm name="p_Val2_7_0_2"/></StgValue>
</operation>

<operation id="239" st_id="10" stage="8" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1172:167  %newIndex2 = urem i9 %i_index_V_1, 200

]]></node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>

<operation id="240" st_id="10" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:189  %p_Val2_7_1_1 = mul i61 %OP1_V_1_1_cast, %OP2_V_1_1_mid2_cast

]]></node>
<StgValue><ssdm name="p_Val2_7_1_1"/></StgValue>
</operation>

<operation id="241" st_id="10" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:199  %p_Val2_7_1_2 = mul i61 %OP1_V_1_2_cast, %OP2_V_1_2_mid2_cast

]]></node>
<StgValue><ssdm name="p_Val2_7_1_2"/></StgValue>
</operation>

<operation id="242" st_id="10" stage="9" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1172:210  %newIndex9 = urem i9 %i_index_V_2, 200

]]></node>
<StgValue><ssdm name="newIndex9"/></StgValue>
</operation>

<operation id="243" st_id="10" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:232  %p_Val2_7_2_1 = mul i61 %OP1_V_2_1_cast, %OP2_V_2_1_mid2_cast

]]></node>
<StgValue><ssdm name="p_Val2_7_2_1"/></StgValue>
</operation>

<operation id="244" st_id="10" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:242  %p_Val2_7_2_2 = mul i61 %OP1_V_2_2_cast, %OP2_V_2_2_mid2_cast

]]></node>
<StgValue><ssdm name="p_Val2_7_2_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="245" st_id="11" stage="6" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1172:124  %newIndex6 = urem i9 %i_index_V, 200

]]></node>
<StgValue><ssdm name="newIndex6"/></StgValue>
</operation>

<operation id="246" st_id="11" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:144  %p_Val2_7_0_1 = mul i61 %OP1_V_0_1_cast, %OP2_V_0_1_mid2_cast

]]></node>
<StgValue><ssdm name="p_Val2_7_0_1"/></StgValue>
</operation>

<operation id="247" st_id="11" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:156  %p_Val2_7_0_2 = mul i61 %OP1_V_0_2_cast, %OP2_V_0_2_mid2_cast

]]></node>
<StgValue><ssdm name="p_Val2_7_0_2"/></StgValue>
</operation>

<operation id="248" st_id="11" stage="7" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1172:167  %newIndex2 = urem i9 %i_index_V_1, 200

]]></node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>

<operation id="249" st_id="11" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:189  %p_Val2_7_1_1 = mul i61 %OP1_V_1_1_cast, %OP2_V_1_1_mid2_cast

]]></node>
<StgValue><ssdm name="p_Val2_7_1_1"/></StgValue>
</operation>

<operation id="250" st_id="11" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:199  %p_Val2_7_1_2 = mul i61 %OP1_V_1_2_cast, %OP2_V_1_2_mid2_cast

]]></node>
<StgValue><ssdm name="p_Val2_7_1_2"/></StgValue>
</operation>

<operation id="251" st_id="11" stage="8" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1172:210  %newIndex9 = urem i9 %i_index_V_2, 200

]]></node>
<StgValue><ssdm name="newIndex9"/></StgValue>
</operation>

<operation id="252" st_id="11" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:232  %p_Val2_7_2_1 = mul i61 %OP1_V_2_1_cast, %OP2_V_2_1_mid2_cast

]]></node>
<StgValue><ssdm name="p_Val2_7_2_1"/></StgValue>
</operation>

<operation id="253" st_id="11" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:242  %p_Val2_7_2_2 = mul i61 %OP1_V_2_2_cast, %OP2_V_2_2_mid2_cast

]]></node>
<StgValue><ssdm name="p_Val2_7_2_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="254" st_id="12" stage="5" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1172:124  %newIndex6 = urem i9 %i_index_V, 200

]]></node>
<StgValue><ssdm name="newIndex6"/></StgValue>
</operation>

<operation id="255" st_id="12" stage="6" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1172:167  %newIndex2 = urem i9 %i_index_V_1, 200

]]></node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>

<operation id="256" st_id="12" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:189  %p_Val2_7_1_1 = mul i61 %OP1_V_1_1_cast, %OP2_V_1_1_mid2_cast

]]></node>
<StgValue><ssdm name="p_Val2_7_1_1"/></StgValue>
</operation>

<operation id="257" st_id="12" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:199  %p_Val2_7_1_2 = mul i61 %OP1_V_1_2_cast, %OP2_V_1_2_mid2_cast

]]></node>
<StgValue><ssdm name="p_Val2_7_1_2"/></StgValue>
</operation>

<operation id="258" st_id="12" stage="7" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1172:210  %newIndex9 = urem i9 %i_index_V_2, 200

]]></node>
<StgValue><ssdm name="newIndex9"/></StgValue>
</operation>

<operation id="259" st_id="12" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:232  %p_Val2_7_2_1 = mul i61 %OP1_V_2_1_cast, %OP2_V_2_1_mid2_cast

]]></node>
<StgValue><ssdm name="p_Val2_7_2_1"/></StgValue>
</operation>

<operation id="260" st_id="12" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:242  %p_Val2_7_2_2 = mul i61 %OP1_V_2_2_cast, %OP2_V_2_2_mid2_cast

]]></node>
<StgValue><ssdm name="p_Val2_7_2_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="261" st_id="13" stage="4" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1172:124  %newIndex6 = urem i9 %i_index_V, 200

]]></node>
<StgValue><ssdm name="newIndex6"/></StgValue>
</operation>

<operation id="262" st_id="13" stage="5" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1172:167  %newIndex2 = urem i9 %i_index_V_1, 200

]]></node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>

<operation id="263" st_id="13" stage="6" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1172:210  %newIndex9 = urem i9 %i_index_V_2, 200

]]></node>
<StgValue><ssdm name="newIndex9"/></StgValue>
</operation>

<operation id="264" st_id="13" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:232  %p_Val2_7_2_1 = mul i61 %OP1_V_2_1_cast, %OP2_V_2_1_mid2_cast

]]></node>
<StgValue><ssdm name="p_Val2_7_2_1"/></StgValue>
</operation>

<operation id="265" st_id="13" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:242  %p_Val2_7_2_2 = mul i61 %OP1_V_2_2_cast, %OP2_V_2_2_mid2_cast

]]></node>
<StgValue><ssdm name="p_Val2_7_2_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="266" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="64" op_0_bw="9">
<![CDATA[
.preheader1172:38  %OP2_V_cast_mid2_v = zext i9 %OP2_V_cast_mid2_v_v to i64

]]></node>
<StgValue><ssdm name="OP2_V_cast_mid2_v"/></StgValue>
</operation>

<operation id="267" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="13" op_0_bw="30" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:39  %w_conv1_0_addr = getelementptr [4608 x i30]* @w_conv1_0, i64 0, i64 %OP2_V_cast_mid2_v

]]></node>
<StgValue><ssdm name="w_conv1_0_addr"/></StgValue>
</operation>

<operation id="268" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:40  %w_conv1_0_load = load i30* %w_conv1_0_addr, align 4

]]></node>
<StgValue><ssdm name="w_conv1_0_load"/></StgValue>
</operation>

<operation id="269" st_id="14" stage="3" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1172:124  %newIndex6 = urem i9 %i_index_V, 200

]]></node>
<StgValue><ssdm name="newIndex6"/></StgValue>
</operation>

<operation id="270" st_id="14" stage="4" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1172:167  %newIndex2 = urem i9 %i_index_V_1, 200

]]></node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>

<operation id="271" st_id="14" stage="5" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1172:210  %newIndex9 = urem i9 %i_index_V_2, 200

]]></node>
<StgValue><ssdm name="newIndex9"/></StgValue>
</operation>

<operation id="272" st_id="14" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:242  %p_Val2_7_2_2 = mul i61 %OP1_V_2_2_cast, %OP2_V_2_2_mid2_cast

]]></node>
<StgValue><ssdm name="p_Val2_7_2_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="273" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:40  %w_conv1_0_load = load i30* %w_conv1_0_addr, align 4

]]></node>
<StgValue><ssdm name="w_conv1_0_load"/></StgValue>
</operation>

<operation id="274" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1172:52  %OP2_V_1_mid2_v_v = add i9 1, %OP2_V_cast_mid2_v_v

]]></node>
<StgValue><ssdm name="OP2_V_1_mid2_v_v"/></StgValue>
</operation>

<operation id="275" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="64" op_0_bw="9">
<![CDATA[
.preheader1172:53  %OP2_V_1_mid2_v = zext i9 %OP2_V_1_mid2_v_v to i64

]]></node>
<StgValue><ssdm name="OP2_V_1_mid2_v"/></StgValue>
</operation>

<operation id="276" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="13" op_0_bw="30" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:54  %w_conv1_0_addr_3 = getelementptr [4608 x i30]* @w_conv1_0, i64 0, i64 %OP2_V_1_mid2_v

]]></node>
<StgValue><ssdm name="w_conv1_0_addr_3"/></StgValue>
</operation>

<operation id="277" st_id="15" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:55  %w_conv1_0_load_3 = load i30* %w_conv1_0_addr_3, align 4

]]></node>
<StgValue><ssdm name="w_conv1_0_load_3"/></StgValue>
</operation>

<operation id="278" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="20" op_0_bw="9">
<![CDATA[
.preheader1172:119  %zext3_cast = zext i9 %i_index_V to i20

]]></node>
<StgValue><ssdm name="zext3_cast"/></StgValue>
</operation>

<operation id="279" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader1172:120  %mul3 = mul i20 656, %zext3_cast

]]></node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="280" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="3" op_0_bw="3" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1172:121  %tmp_34 = call i3 @_ssdm_op_PartSelect.i3.i20.i32.i32(i20 %mul3, i32 17, i32 19)

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="281" st_id="15" stage="2" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1172:124  %newIndex6 = urem i9 %i_index_V, 200

]]></node>
<StgValue><ssdm name="newIndex6"/></StgValue>
</operation>

<operation id="282" st_id="15" stage="3" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1172:167  %newIndex2 = urem i9 %i_index_V_1, 200

]]></node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>

<operation id="283" st_id="15" stage="4" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1172:210  %newIndex9 = urem i9 %i_index_V_2, 200

]]></node>
<StgValue><ssdm name="newIndex9"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="284" st_id="16" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:55  %w_conv1_0_load_3 = load i30* %w_conv1_0_addr_3, align 4

]]></node>
<StgValue><ssdm name="w_conv1_0_load_3"/></StgValue>
</operation>

<operation id="285" st_id="16" stage="1" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1172:124  %newIndex6 = urem i9 %i_index_V, 200

]]></node>
<StgValue><ssdm name="newIndex6"/></StgValue>
</operation>

<operation id="286" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="64" op_0_bw="9">
<![CDATA[
.preheader1172:125  %newIndex8 = zext i9 %newIndex6 to i64

]]></node>
<StgValue><ssdm name="newIndex8"/></StgValue>
</operation>

<operation id="287" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:126  %input_0_V_addr = getelementptr [200 x i32]* %input_0_V, i64 0, i64 %newIndex8

]]></node>
<StgValue><ssdm name="input_0_V_addr"/></StgValue>
</operation>

<operation id="288" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:127  %input_0_V_load = load i32* %input_0_V_addr, align 4

]]></node>
<StgValue><ssdm name="input_0_V_load"/></StgValue>
</operation>

<operation id="289" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:128  %input_1_V_addr = getelementptr [200 x i32]* %input_1_V, i64 0, i64 %newIndex8

]]></node>
<StgValue><ssdm name="input_1_V_addr"/></StgValue>
</operation>

<operation id="290" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:129  %input_1_V_load = load i32* %input_1_V_addr, align 4

]]></node>
<StgValue><ssdm name="input_1_V_load"/></StgValue>
</operation>

<operation id="291" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:130  %input_2_V_addr = getelementptr [200 x i32]* %input_2_V, i64 0, i64 %newIndex8

]]></node>
<StgValue><ssdm name="input_2_V_addr"/></StgValue>
</operation>

<operation id="292" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:131  %input_2_V_load = load i32* %input_2_V_addr, align 4

]]></node>
<StgValue><ssdm name="input_2_V_load"/></StgValue>
</operation>

<operation id="293" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:132  %input_3_V_addr = getelementptr [200 x i32]* %input_3_V, i64 0, i64 %newIndex8

]]></node>
<StgValue><ssdm name="input_3_V_addr"/></StgValue>
</operation>

<operation id="294" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:133  %input_3_V_load = load i32* %input_3_V_addr, align 4

]]></node>
<StgValue><ssdm name="input_3_V_load"/></StgValue>
</operation>

<operation id="295" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="20" op_0_bw="9">
<![CDATA[
.preheader1172:162  %zext4_cast = zext i9 %i_index_V_1 to i20

]]></node>
<StgValue><ssdm name="zext4_cast"/></StgValue>
</operation>

<operation id="296" st_id="16" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader1172:163  %mul4 = mul i20 656, %zext4_cast

]]></node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="297" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="3" op_0_bw="3" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1172:164  %tmp_38 = call i3 @_ssdm_op_PartSelect.i3.i20.i32.i32(i20 %mul4, i32 17, i32 19)

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="298" st_id="16" stage="2" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1172:167  %newIndex2 = urem i9 %i_index_V_1, 200

]]></node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>

<operation id="299" st_id="16" stage="3" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1172:210  %newIndex9 = urem i9 %i_index_V_2, 200

]]></node>
<StgValue><ssdm name="newIndex9"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="300" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1172:67  %OP2_V_2_mid2_v_v = add i9 2, %OP2_V_cast_mid2_v_v

]]></node>
<StgValue><ssdm name="OP2_V_2_mid2_v_v"/></StgValue>
</operation>

<operation id="301" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="64" op_0_bw="9">
<![CDATA[
.preheader1172:68  %OP2_V_2_mid2_v = zext i9 %OP2_V_2_mid2_v_v to i64

]]></node>
<StgValue><ssdm name="OP2_V_2_mid2_v"/></StgValue>
</operation>

<operation id="302" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="13" op_0_bw="30" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:69  %w_conv1_0_addr_6 = getelementptr [4608 x i30]* @w_conv1_0, i64 0, i64 %OP2_V_2_mid2_v

]]></node>
<StgValue><ssdm name="w_conv1_0_addr_6"/></StgValue>
</operation>

<operation id="303" st_id="17" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:70  %w_conv1_0_load_6 = load i30* %w_conv1_0_addr_6, align 4

]]></node>
<StgValue><ssdm name="w_conv1_0_load_6"/></StgValue>
</operation>

<operation id="304" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="9" op_0_bw="3">
<![CDATA[
.preheader1172:122  %arrayNo2 = sext i3 %tmp_34 to i9

]]></node>
<StgValue><ssdm name="arrayNo2"/></StgValue>
</operation>

<operation id="305" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="9">
<![CDATA[
.preheader1172:123  %arrayNo2_cast = zext i9 %arrayNo2 to i32

]]></node>
<StgValue><ssdm name="arrayNo2_cast"/></StgValue>
</operation>

<operation id="306" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:127  %input_0_V_load = load i32* %input_0_V_addr, align 4

]]></node>
<StgValue><ssdm name="input_0_V_load"/></StgValue>
</operation>

<operation id="307" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:129  %input_1_V_load = load i32* %input_1_V_addr, align 4

]]></node>
<StgValue><ssdm name="input_1_V_load"/></StgValue>
</operation>

<operation id="308" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:131  %input_2_V_load = load i32* %input_2_V_addr, align 4

]]></node>
<StgValue><ssdm name="input_2_V_load"/></StgValue>
</operation>

<operation id="309" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:133  %input_3_V_load = load i32* %input_3_V_addr, align 4

]]></node>
<StgValue><ssdm name="input_3_V_load"/></StgValue>
</operation>

<operation id="310" st_id="17" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader1172:134  %tmp_s = call i32 @_ssdm_op_Mux.ap_auto.4i32.i32(i32 %input_0_V_load, i32 %input_1_V_load, i32 %input_2_V_load, i32 %input_3_V_load, i32 %arrayNo2_cast)

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="311" st_id="17" stage="1" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1172:167  %newIndex2 = urem i9 %i_index_V_1, 200

]]></node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>

<operation id="312" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="64" op_0_bw="9">
<![CDATA[
.preheader1172:168  %newIndex3 = zext i9 %newIndex2 to i64

]]></node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>

<operation id="313" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:169  %input_0_V_addr_3 = getelementptr [200 x i32]* %input_0_V, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="input_0_V_addr_3"/></StgValue>
</operation>

<operation id="314" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:170  %input_0_V_load_3 = load i32* %input_0_V_addr_3, align 4

]]></node>
<StgValue><ssdm name="input_0_V_load_3"/></StgValue>
</operation>

<operation id="315" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:171  %input_1_V_addr_1 = getelementptr [200 x i32]* %input_1_V, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="input_1_V_addr_1"/></StgValue>
</operation>

<operation id="316" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:172  %input_1_V_load_1 = load i32* %input_1_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="input_1_V_load_1"/></StgValue>
</operation>

<operation id="317" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:173  %input_2_V_addr_1 = getelementptr [200 x i32]* %input_2_V, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="input_2_V_addr_1"/></StgValue>
</operation>

<operation id="318" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:174  %input_2_V_load_1 = load i32* %input_2_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="input_2_V_load_1"/></StgValue>
</operation>

<operation id="319" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:175  %input_3_V_addr_1 = getelementptr [200 x i32]* %input_3_V, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="input_3_V_addr_1"/></StgValue>
</operation>

<operation id="320" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:176  %input_3_V_load_1 = load i32* %input_3_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="input_3_V_load_1"/></StgValue>
</operation>

<operation id="321" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="20" op_0_bw="9">
<![CDATA[
.preheader1172:205  %zext_cast = zext i9 %i_index_V_2 to i20

]]></node>
<StgValue><ssdm name="zext_cast"/></StgValue>
</operation>

<operation id="322" st_id="17" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader1172:206  %mul = mul i20 656, %zext_cast

]]></node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="323" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="3" op_0_bw="3" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1172:207  %tmp_39 = call i3 @_ssdm_op_PartSelect.i3.i20.i32.i32(i20 %mul, i32 17, i32 19)

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="324" st_id="17" stage="2" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1172:210  %newIndex9 = urem i9 %i_index_V_2, 200

]]></node>
<StgValue><ssdm name="newIndex9"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="325" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="61" op_0_bw="30">
<![CDATA[
.preheader1172:41  %OP2_V_cast_mid2_cast = sext i30 %w_conv1_0_load to i61

]]></node>
<StgValue><ssdm name="OP2_V_cast_mid2_cast"/></StgValue>
</operation>

<operation id="326" st_id="18" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:70  %w_conv1_0_load_6 = load i30* %w_conv1_0_addr_6, align 4

]]></node>
<StgValue><ssdm name="w_conv1_0_load_6"/></StgValue>
</operation>

<operation id="327" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="61" op_0_bw="32">
<![CDATA[
.preheader1172:135  %OP1_V_cast_cast = sext i32 %tmp_s to i61

]]></node>
<StgValue><ssdm name="OP1_V_cast_cast"/></StgValue>
</operation>

<operation id="328" st_id="18" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:136  %p_Val2_7 = mul i61 %OP1_V_cast_cast, %OP2_V_cast_mid2_cast

]]></node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="329" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="9" op_0_bw="3">
<![CDATA[
.preheader1172:165  %arrayNo8 = sext i3 %tmp_38 to i9

]]></node>
<StgValue><ssdm name="arrayNo8"/></StgValue>
</operation>

<operation id="330" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="32" op_0_bw="9">
<![CDATA[
.preheader1172:166  %arrayNo8_cast = zext i9 %arrayNo8 to i32

]]></node>
<StgValue><ssdm name="arrayNo8_cast"/></StgValue>
</operation>

<operation id="331" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:170  %input_0_V_load_3 = load i32* %input_0_V_addr_3, align 4

]]></node>
<StgValue><ssdm name="input_0_V_load_3"/></StgValue>
</operation>

<operation id="332" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:172  %input_1_V_load_1 = load i32* %input_1_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="input_1_V_load_1"/></StgValue>
</operation>

<operation id="333" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:174  %input_2_V_load_1 = load i32* %input_2_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="input_2_V_load_1"/></StgValue>
</operation>

<operation id="334" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:176  %input_3_V_load_1 = load i32* %input_3_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="input_3_V_load_1"/></StgValue>
</operation>

<operation id="335" st_id="18" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader1172:177  %tmp_10 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i32(i32 %input_0_V_load_3, i32 %input_1_V_load_1, i32 %input_2_V_load_1, i32 %input_3_V_load_1, i32 %arrayNo8_cast)

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="336" st_id="18" stage="1" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1172:210  %newIndex9 = urem i9 %i_index_V_2, 200

]]></node>
<StgValue><ssdm name="newIndex9"/></StgValue>
</operation>

<operation id="337" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="64" op_0_bw="9">
<![CDATA[
.preheader1172:211  %newIndex10 = zext i9 %newIndex9 to i64

]]></node>
<StgValue><ssdm name="newIndex10"/></StgValue>
</operation>

<operation id="338" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:212  %input_0_V_addr_6 = getelementptr [200 x i32]* %input_0_V, i64 0, i64 %newIndex10

]]></node>
<StgValue><ssdm name="input_0_V_addr_6"/></StgValue>
</operation>

<operation id="339" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:213  %input_0_V_load_6 = load i32* %input_0_V_addr_6, align 4

]]></node>
<StgValue><ssdm name="input_0_V_load_6"/></StgValue>
</operation>

<operation id="340" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:214  %input_1_V_addr_2 = getelementptr [200 x i32]* %input_1_V, i64 0, i64 %newIndex10

]]></node>
<StgValue><ssdm name="input_1_V_addr_2"/></StgValue>
</operation>

<operation id="341" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:215  %input_1_V_load_2 = load i32* %input_1_V_addr_2, align 4

]]></node>
<StgValue><ssdm name="input_1_V_load_2"/></StgValue>
</operation>

<operation id="342" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:216  %input_2_V_addr_2 = getelementptr [200 x i32]* %input_2_V, i64 0, i64 %newIndex10

]]></node>
<StgValue><ssdm name="input_2_V_addr_2"/></StgValue>
</operation>

<operation id="343" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:217  %input_2_V_load_2 = load i32* %input_2_V_addr_2, align 4

]]></node>
<StgValue><ssdm name="input_2_V_load_2"/></StgValue>
</operation>

<operation id="344" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:218  %input_3_V_addr_2 = getelementptr [200 x i32]* %input_3_V, i64 0, i64 %newIndex10

]]></node>
<StgValue><ssdm name="input_3_V_addr_2"/></StgValue>
</operation>

<operation id="345" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:219  %input_3_V_load_2 = load i32* %input_3_V_addr_2, align 4

]]></node>
<StgValue><ssdm name="input_3_V_load_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="346" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="61" op_0_bw="30">
<![CDATA[
.preheader1172:56  %OP2_V_1_mid2_cast = sext i30 %w_conv1_0_load_3 to i61

]]></node>
<StgValue><ssdm name="OP2_V_1_mid2_cast"/></StgValue>
</operation>

<operation id="347" st_id="19" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:136  %p_Val2_7 = mul i61 %OP1_V_cast_cast, %OP2_V_cast_mid2_cast

]]></node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="348" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="61" op_0_bw="32">
<![CDATA[
.preheader1172:178  %OP1_V_1_cast = sext i32 %tmp_10 to i61

]]></node>
<StgValue><ssdm name="OP1_V_1_cast"/></StgValue>
</operation>

<operation id="349" st_id="19" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:179  %p_Val2_7_1 = mul i61 %OP1_V_1_cast, %OP2_V_1_mid2_cast

]]></node>
<StgValue><ssdm name="p_Val2_7_1"/></StgValue>
</operation>

<operation id="350" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="9" op_0_bw="3">
<![CDATA[
.preheader1172:208  %arrayNo = sext i3 %tmp_39 to i9

]]></node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>

<operation id="351" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="32" op_0_bw="9">
<![CDATA[
.preheader1172:209  %arrayNo15_cast = zext i9 %arrayNo to i32

]]></node>
<StgValue><ssdm name="arrayNo15_cast"/></StgValue>
</operation>

<operation id="352" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:213  %input_0_V_load_6 = load i32* %input_0_V_addr_6, align 4

]]></node>
<StgValue><ssdm name="input_0_V_load_6"/></StgValue>
</operation>

<operation id="353" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:215  %input_1_V_load_2 = load i32* %input_1_V_addr_2, align 4

]]></node>
<StgValue><ssdm name="input_1_V_load_2"/></StgValue>
</operation>

<operation id="354" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:217  %input_2_V_load_2 = load i32* %input_2_V_addr_2, align 4

]]></node>
<StgValue><ssdm name="input_2_V_load_2"/></StgValue>
</operation>

<operation id="355" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:219  %input_3_V_load_2 = load i32* %input_3_V_addr_2, align 4

]]></node>
<StgValue><ssdm name="input_3_V_load_2"/></StgValue>
</operation>

<operation id="356" st_id="19" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.preheader1172:220  %tmp_11 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i32(i32 %input_0_V_load_6, i32 %input_1_V_load_2, i32 %input_2_V_load_2, i32 %input_3_V_load_2, i32 %arrayNo15_cast)

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="357" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="61" op_0_bw="30">
<![CDATA[
.preheader1172:71  %OP2_V_2_mid2_cast = sext i30 %w_conv1_0_load_6 to i61

]]></node>
<StgValue><ssdm name="OP2_V_2_mid2_cast"/></StgValue>
</operation>

<operation id="358" st_id="20" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:136  %p_Val2_7 = mul i61 %OP1_V_cast_cast, %OP2_V_cast_mid2_cast

]]></node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="359" st_id="20" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:179  %p_Val2_7_1 = mul i61 %OP1_V_1_cast, %OP2_V_1_mid2_cast

]]></node>
<StgValue><ssdm name="p_Val2_7_1"/></StgValue>
</operation>

<operation id="360" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="61" op_0_bw="32">
<![CDATA[
.preheader1172:221  %OP1_V_2_cast = sext i32 %tmp_11 to i61

]]></node>
<StgValue><ssdm name="OP1_V_2_cast"/></StgValue>
</operation>

<operation id="361" st_id="20" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:222  %p_Val2_7_2 = mul i61 %OP1_V_2_cast, %OP2_V_2_mid2_cast

]]></node>
<StgValue><ssdm name="p_Val2_7_2"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="362" st_id="21" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:136  %p_Val2_7 = mul i61 %OP1_V_cast_cast, %OP2_V_cast_mid2_cast

]]></node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="363" st_id="21" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:179  %p_Val2_7_1 = mul i61 %OP1_V_1_cast, %OP2_V_1_mid2_cast

]]></node>
<StgValue><ssdm name="p_Val2_7_1"/></StgValue>
</operation>

<operation id="364" st_id="21" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:222  %p_Val2_7_2 = mul i61 %OP1_V_2_cast, %OP2_V_2_mid2_cast

]]></node>
<StgValue><ssdm name="p_Val2_7_2"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="365" st_id="22" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:136  %p_Val2_7 = mul i61 %OP1_V_cast_cast, %OP2_V_cast_mid2_cast

]]></node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="366" st_id="22" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:179  %p_Val2_7_1 = mul i61 %OP1_V_1_cast, %OP2_V_1_mid2_cast

]]></node>
<StgValue><ssdm name="p_Val2_7_1"/></StgValue>
</operation>

<operation id="367" st_id="22" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:222  %p_Val2_7_2 = mul i61 %OP1_V_2_cast, %OP2_V_2_mid2_cast

]]></node>
<StgValue><ssdm name="p_Val2_7_2"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="368" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="10" op_0_bw="6">
<![CDATA[
.preheader1169:7  %t_V_1_cast = zext i6 %t_V_1 to i10

]]></node>
<StgValue><ssdm name="t_V_1_cast"/></StgValue>
</operation>

<operation id="369" st_id="23" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1169:8  %p_1 = mul i10 25, %t_V_1_cast

]]></node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="370" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp><literal name="exitcond_flatten_mid" val="0"/>
<literal name="exitcond_flatten" val="0"/>
<literal name="exitcond7_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="10" op_0_bw="3">
<![CDATA[
.preheader1169:16  %t_V_5_cast = zext i3 %t_V_5 to i10

]]></node>
<StgValue><ssdm name="t_V_5_cast"/></StgValue>
</operation>

<operation id="371" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp><literal name="exitcond_flatten_mid" val="0"/>
<literal name="exitcond_flatten" val="0"/>
<literal name="exitcond7_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1169:19  %tmp4 = add i10 %p_1, %t_V_5_cast

]]></node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="372" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1169:22  br i1 %exitcond_flatten4, label %.preheader1167, label %.preheader1172

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="373" st_id="23" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:136  %p_Val2_7 = mul i61 %OP1_V_cast_cast, %OP2_V_cast_mid2_cast

]]></node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="374" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="31" op_0_bw="31" op_1_bw="61" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1172:146  %tmp_36 = call i31 @_ssdm_op_PartSelect.i31.i61.i32.i32(i61 %p_Val2_7, i32 30, i32 60)

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="375" st_id="23" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:179  %p_Val2_7_1 = mul i61 %OP1_V_1_cast, %OP2_V_1_mid2_cast

]]></node>
<StgValue><ssdm name="p_Val2_7_1"/></StgValue>
</operation>

<operation id="376" st_id="23" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:222  %p_Val2_7_2 = mul i61 %OP1_V_2_cast, %OP2_V_2_mid2_cast

]]></node>
<StgValue><ssdm name="p_Val2_7_2"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="377" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="10" op_0_bw="6">
<![CDATA[
.preheader1172:6  %t_V_1_cast_mid1 = zext i6 %n_V to i10

]]></node>
<StgValue><ssdm name="t_V_1_cast_mid1"/></StgValue>
</operation>

<operation id="378" st_id="24" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1172:7  %p_1_mid1 = mul i10 25, %t_V_1_cast_mid1

]]></node>
<StgValue><ssdm name="p_1_mid1"/></StgValue>
</operation>

<operation id="379" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="62" op_0_bw="61">
<![CDATA[
.preheader1172:145  %p_Val2_7_0_1_cast = sext i61 %p_Val2_7_0_1 to i62

]]></node>
<StgValue><ssdm name="p_Val2_7_0_1_cast"/></StgValue>
</operation>

<operation id="380" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="61" op_0_bw="61" op_1_bw="31" op_2_bw="30">
<![CDATA[
.preheader1172:147  %tmp_37 = call i61 @_ssdm_op_BitConcatenate.i61.i31.i30(i31 %tmp_36, i30 0)

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="381" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="193" bw="62" op_0_bw="61">
<![CDATA[
.preheader1172:148  %tmp_20_0_1 = sext i61 %tmp_37 to i62

]]></node>
<StgValue><ssdm name="tmp_20_0_1"/></StgValue>
</operation>

<operation id="382" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:149  %p_Val2_8_0_1 = add i62 %p_Val2_7_0_1_cast, %tmp_20_0_1

]]></node>
<StgValue><ssdm name="p_Val2_8_0_1"/></StgValue>
</operation>

<operation id="383" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="62" op_0_bw="61">
<![CDATA[
.preheader1172:157  %p_Val2_7_0_2_cast = sext i61 %p_Val2_7_0_2 to i62

]]></node>
<StgValue><ssdm name="p_Val2_7_0_2_cast"/></StgValue>
</operation>

<operation id="384" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="32" op_0_bw="32" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1172:158  %tmp_26 = call i32 @_ssdm_op_PartSelect.i32.i62.i32.i32(i62 %p_Val2_8_0_1, i32 30, i32 61)

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="385" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="62" op_0_bw="62" op_1_bw="32" op_2_bw="30">
<![CDATA[
.preheader1172:159  %tmp_20_0_2 = call i62 @_ssdm_op_BitConcatenate.i62.i32.i30(i32 %tmp_26, i30 0)

]]></node>
<StgValue><ssdm name="tmp_20_0_2"/></StgValue>
</operation>

<operation id="386" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:160  %p_Val2_8_0_2 = add i62 %p_Val2_7_0_2_cast, %tmp_20_0_2

]]></node>
<StgValue><ssdm name="p_Val2_8_0_2"/></StgValue>
</operation>

<operation id="387" st_id="24" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:179  %p_Val2_7_1 = mul i61 %OP1_V_1_cast, %OP2_V_1_mid2_cast

]]></node>
<StgValue><ssdm name="p_Val2_7_1"/></StgValue>
</operation>

<operation id="388" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="32" op_0_bw="32" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1172:181  %tmp_27 = call i32 @_ssdm_op_PartSelect.i32.i62.i32.i32(i62 %p_Val2_8_0_2, i32 30, i32 61)

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="389" st_id="24" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:222  %p_Val2_7_2 = mul i61 %OP1_V_2_cast, %OP2_V_2_mid2_cast

]]></node>
<StgValue><ssdm name="p_Val2_7_2"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="390" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1172:8  %p_1_mid2 = select i1 %exitcond_flatten, i10 %p_1_mid1, i10 %p_1

]]></node>
<StgValue><ssdm name="p_1_mid2"/></StgValue>
</operation>

<operation id="391" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond_flatten_mid" val="0"/>
<literal name="exitcond7_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1172:17  %tmp4_mid = select i1 %exitcond_flatten, i10 %p_1_mid1, i10 %tmp4

]]></node>
<StgValue><ssdm name="tmp4_mid"/></StgValue>
</operation>

<operation id="392" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond7_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1172:84  %tmp4_mid3 = select i1 %exitcond_flatten_mid, i10 %p_1_mid2, i10 %tmp4_mid

]]></node>
<StgValue><ssdm name="tmp4_mid3"/></StgValue>
</operation>

<operation id="393" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond7_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="10" op_0_bw="3">
<![CDATA[
.preheader1172:94  %t_V_5_cast_mid1 = zext i3 %x_V_2_dup to i10

]]></node>
<StgValue><ssdm name="t_V_5_cast_mid1"/></StgValue>
</operation>

<operation id="394" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond7_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1172:106  %tmp4_mid1 = add i10 %p_1_mid2, %t_V_5_cast_mid1

]]></node>
<StgValue><ssdm name="tmp4_mid1"/></StgValue>
</operation>

<operation id="395" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1172:107  %tmp4_mid2 = select i1 %exitcond7_mid2, i10 %tmp4_mid1, i10 %tmp4_mid3

]]></node>
<StgValue><ssdm name="tmp4_mid2"/></StgValue>
</operation>

<operation id="396" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="5" op_0_bw="3">
<![CDATA[
.preheader1172:108  %t_V_7_cast = zext i3 %t_V_7_mid2 to i5

]]></node>
<StgValue><ssdm name="t_V_7_cast"/></StgValue>
</operation>

<operation id="397" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="62" op_0_bw="61">
<![CDATA[
.preheader1172:180  %p_Val2_7_1_cast = sext i61 %p_Val2_7_1 to i62

]]></node>
<StgValue><ssdm name="p_Val2_7_1_cast"/></StgValue>
</operation>

<operation id="398" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="62" op_0_bw="62" op_1_bw="32" op_2_bw="30">
<![CDATA[
.preheader1172:182  %tmp_20_1 = call i62 @_ssdm_op_BitConcatenate.i62.i32.i30(i32 %tmp_27, i30 0)

]]></node>
<StgValue><ssdm name="tmp_20_1"/></StgValue>
</operation>

<operation id="399" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:183  %p_Val2_8_1 = add i62 %p_Val2_7_1_cast, %tmp_20_1

]]></node>
<StgValue><ssdm name="p_Val2_8_1"/></StgValue>
</operation>

<operation id="400" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="62" op_0_bw="61">
<![CDATA[
.preheader1172:190  %p_Val2_7_1_1_cast = sext i61 %p_Val2_7_1_1 to i62

]]></node>
<StgValue><ssdm name="p_Val2_7_1_1_cast"/></StgValue>
</operation>

<operation id="401" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="32" op_0_bw="32" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1172:191  %tmp_28 = call i32 @_ssdm_op_PartSelect.i32.i62.i32.i32(i62 %p_Val2_8_1, i32 30, i32 61)

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="402" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="62" op_0_bw="62" op_1_bw="32" op_2_bw="30">
<![CDATA[
.preheader1172:192  %tmp_20_1_1 = call i62 @_ssdm_op_BitConcatenate.i62.i32.i30(i32 %tmp_28, i30 0)

]]></node>
<StgValue><ssdm name="tmp_20_1_1"/></StgValue>
</operation>

<operation id="403" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:193  %p_Val2_8_1_1 = add i62 %p_Val2_7_1_1_cast, %tmp_20_1_1

]]></node>
<StgValue><ssdm name="p_Val2_8_1_1"/></StgValue>
</operation>

<operation id="404" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="32" op_0_bw="32" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1172:201  %tmp_30 = call i32 @_ssdm_op_PartSelect.i32.i62.i32.i32(i62 %p_Val2_8_1_1, i32 30, i32 61)

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="405" st_id="25" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:222  %p_Val2_7_2 = mul i61 %OP1_V_2_cast, %OP2_V_2_mid2_cast

]]></node>
<StgValue><ssdm name="p_Val2_7_2"/></StgValue>
</operation>

<operation id="406" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader1172:248  %p_shl2 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %t_V_7_mid2, i2 0)

]]></node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="407" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader1172:249  %tmp3 = add i5 %t_V_7_cast, %p_shl2

]]></node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="408" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="10" op_0_bw="5">
<![CDATA[
.preheader1172:250  %tmp3_cast = zext i5 %tmp3 to i10

]]></node>
<StgValue><ssdm name="tmp3_cast"/></StgValue>
</operation>

<operation id="409" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1172:251  %o_index_V = add i10 %tmp3_cast, %tmp4_mid2

]]></node>
<StgValue><ssdm name="o_index_V"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="410" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="62" op_0_bw="61">
<![CDATA[
.preheader1172:200  %p_Val2_7_1_2_cast = sext i61 %p_Val2_7_1_2 to i62

]]></node>
<StgValue><ssdm name="p_Val2_7_1_2_cast"/></StgValue>
</operation>

<operation id="411" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="62" op_0_bw="62" op_1_bw="32" op_2_bw="30">
<![CDATA[
.preheader1172:202  %tmp_20_1_2 = call i62 @_ssdm_op_BitConcatenate.i62.i32.i30(i32 %tmp_30, i30 0)

]]></node>
<StgValue><ssdm name="tmp_20_1_2"/></StgValue>
</operation>

<operation id="412" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:203  %p_Val2_8_1_2 = add i62 %p_Val2_7_1_2_cast, %tmp_20_1_2

]]></node>
<StgValue><ssdm name="p_Val2_8_1_2"/></StgValue>
</operation>

<operation id="413" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="62" op_0_bw="61">
<![CDATA[
.preheader1172:223  %p_Val2_7_2_cast = sext i61 %p_Val2_7_2 to i62

]]></node>
<StgValue><ssdm name="p_Val2_7_2_cast"/></StgValue>
</operation>

<operation id="414" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="32" op_0_bw="32" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1172:224  %tmp_40 = call i32 @_ssdm_op_PartSelect.i32.i62.i32.i32(i62 %p_Val2_8_1_2, i32 30, i32 61)

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="415" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="62" op_0_bw="62" op_1_bw="32" op_2_bw="30">
<![CDATA[
.preheader1172:225  %tmp_20_2 = call i62 @_ssdm_op_BitConcatenate.i62.i32.i30(i32 %tmp_40, i30 0)

]]></node>
<StgValue><ssdm name="tmp_20_2"/></StgValue>
</operation>

<operation id="416" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="271" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:226  %p_Val2_8_2 = add i62 %p_Val2_7_2_cast, %tmp_20_2

]]></node>
<StgValue><ssdm name="p_Val2_8_2"/></StgValue>
</operation>

<operation id="417" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="32" op_0_bw="32" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1172:234  %tmp_41 = call i32 @_ssdm_op_PartSelect.i32.i62.i32.i32(i62 %p_Val2_8_2, i32 30, i32 61)

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="418" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="62" op_0_bw="61">
<![CDATA[
.preheader1172:233  %p_Val2_7_2_1_cast = sext i61 %p_Val2_7_2_1 to i62

]]></node>
<StgValue><ssdm name="p_Val2_7_2_1_cast"/></StgValue>
</operation>

<operation id="419" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="62" op_0_bw="62" op_1_bw="32" op_2_bw="30">
<![CDATA[
.preheader1172:235  %tmp_20_2_1 = call i62 @_ssdm_op_BitConcatenate.i62.i32.i30(i32 %tmp_41, i30 0)

]]></node>
<StgValue><ssdm name="tmp_20_2_1"/></StgValue>
</operation>

<operation id="420" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:236  %p_Val2_8_2_1 = add i62 %p_Val2_7_2_1_cast, %tmp_20_2_1

]]></node>
<StgValue><ssdm name="p_Val2_8_2_1"/></StgValue>
</operation>

<operation id="421" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="62" op_0_bw="61">
<![CDATA[
.preheader1172:243  %p_Val2_7_2_2_cast = sext i61 %p_Val2_7_2_2 to i62

]]></node>
<StgValue><ssdm name="p_Val2_7_2_2_cast"/></StgValue>
</operation>

<operation id="422" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="32" op_0_bw="32" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1172:244  %tmp_42 = call i32 @_ssdm_op_PartSelect.i32.i62.i32.i32(i62 %p_Val2_8_2_1, i32 30, i32 61)

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="423" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="62" op_0_bw="62" op_1_bw="32" op_2_bw="30">
<![CDATA[
.preheader1172:245  %tmp_20_2_2 = call i62 @_ssdm_op_BitConcatenate.i62.i32.i30(i32 %tmp_42, i30 0)

]]></node>
<StgValue><ssdm name="tmp_20_2_2"/></StgValue>
</operation>

<operation id="424" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="291" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:246  %p_Val2_8_2_2 = add i62 %p_Val2_7_2_2_cast, %tmp_20_2_2

]]></node>
<StgValue><ssdm name="p_Val2_8_2_2"/></StgValue>
</operation>

<operation id="425" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="32" op_0_bw="32" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1172:247  %sum_V_2_2 = call i32 @_ssdm_op_PartSelect.i32.i62.i32.i32(i62 %p_Val2_8_2_2, i32 30, i32 61)

]]></node>
<StgValue><ssdm name="sum_V_2_2"/></StgValue>
</operation>

<operation id="426" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="64" op_0_bw="10">
<![CDATA[
.preheader1172:252  %tmp_3 = zext i10 %o_index_V to i64

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="427" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:253  %output_V_addr_2 = getelementptr [800 x i32]* %output_V, i64 0, i64 %tmp_3

]]></node>
<StgValue><ssdm name="output_V_addr_2"/></StgValue>
</operation>

<operation id="428" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="32" op_0_bw="10">
<![CDATA[
.preheader1172:254  %p_Val2_3 = load i32* %output_V_addr_2, align 4

]]></node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="429" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader1172:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @L_L_LOOP1_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="430" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1172:1  %empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 800, i64 800, i64 800)

]]></node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="431" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader1172:25  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @L_L_LOOP1_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="432" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader1172:90  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @L_LOOP1_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="433" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader1172:109  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="434" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader1172:110  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="435" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader1172:111  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str5) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="436" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="32" op_0_bw="10">
<![CDATA[
.preheader1172:254  %p_Val2_3 = load i32* %output_V_addr_2, align 4

]]></node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="437" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1172:255  %p_Val2_5 = add i32 %sum_V_2_2, %p_Val2_3

]]></node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="438" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.preheader1172:256  store i32 %p_Val2_5, i32* %output_V_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="439" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader1172:257  %empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str, i32 %tmp_5)

]]></node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="440" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="308" bw="0" op_0_bw="0">
<![CDATA[
.preheader1172:263  br label %.preheader1169

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="441" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="310" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader1167:0  %t_V_2 = phi i6 [ %n_V_1, %4 ], [ 0, %.preheader1169 ]

]]></node>
<StgValue><ssdm name="t_V_2"/></StgValue>
</operation>

<operation id="442" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="311" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader1167:1  %phi_mul = phi i10 [ %next_mul, %4 ], [ 0, %.preheader1169 ]

]]></node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="443" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="312" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1167:2  %next_mul = add i10 %phi_mul, 25

]]></node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="444" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="313" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1167:3  %exitcond3 = icmp eq i6 %t_V_2, -32

]]></node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="445" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="314" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1167:4  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="446" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="315" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1167:5  %n_V_1 = add i6 %t_V_2, 1

]]></node>
<StgValue><ssdm name="n_V_1"/></StgValue>
</operation>

<operation id="447" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="316" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1167:6  br i1 %exitcond3, label %5, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="448" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="64" op_0_bw="6">
<![CDATA[
:2  %tmp_4 = zext i6 %t_V_2 to i64

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="449" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="6" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %b_conv1_addr = getelementptr [64 x i28]* @b_conv1, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="b_conv1_addr"/></StgValue>
</operation>

<operation id="450" st_id="29" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="28" op_0_bw="6">
<![CDATA[
:4  %p_Val2_4 = load i28* %b_conv1_addr, align 4

]]></node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="451" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="361" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="452" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="318" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str6) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="453" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="319" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str6)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="454" st_id="30" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="322" bw="28" op_0_bw="6">
<![CDATA[
:4  %p_Val2_4 = load i28* %b_conv1_addr, align 4

]]></node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="455" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="323" bw="32" op_0_bw="28">
<![CDATA[
:5  %p_Val2_3_cast = zext i28 %p_Val2_4 to i32

]]></node>
<StgValue><ssdm name="p_Val2_3_cast"/></StgValue>
</operation>

<operation id="456" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="324" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="457" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="326" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.loopexit:0  %t_V_4 = phi i3 [ 0, %3 ], [ %x_V, %.preheader ]

]]></node>
<StgValue><ssdm name="t_V_4"/></StgValue>
</operation>

<operation id="458" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="327" bw="10" op_0_bw="3">
<![CDATA[
.loopexit:1  %t_V_4_cast8 = zext i3 %t_V_4 to i10

]]></node>
<StgValue><ssdm name="t_V_4_cast8"/></StgValue>
</operation>

<operation id="459" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="328" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:2  %exitcond5 = icmp eq i3 %t_V_4, -3

]]></node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="460" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="329" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:3  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="461" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="330" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:4  %x_V = add i3 %t_V_4, 1

]]></node>
<StgValue><ssdm name="x_V"/></StgValue>
</operation>

<operation id="462" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="331" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:5  br i1 %exitcond5, label %4, label %.preheader.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="463" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="333" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:0  %tmp6 = add i10 %t_V_4_cast8, %phi_mul

]]></node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="464" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:1  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="465" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str6, i32 %tmp)

]]></node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="466" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="359" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader1167

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="467" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="336" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader:0  %t_V_6 = phi i3 [ %y_V, %._crit_edge ], [ 0, %.preheader.preheader ]

]]></node>
<StgValue><ssdm name="t_V_6"/></StgValue>
</operation>

<operation id="468" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="337" bw="5" op_0_bw="3">
<![CDATA[
.preheader:1  %t_V_6_cast7 = zext i3 %t_V_6 to i5

]]></node>
<StgValue><ssdm name="t_V_6_cast7"/></StgValue>
</operation>

<operation id="469" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="338" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:2  %exitcond = icmp eq i3 %t_V_6, -3

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="470" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="339" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="471" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="340" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:4  %y_V = add i3 %t_V_6, 1

]]></node>
<StgValue><ssdm name="y_V"/></StgValue>
</operation>

<operation id="472" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="341" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond, label %.loopexit, label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="473" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="343" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
._crit_edge:0  %p_shl4 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %t_V_6, i2 0)

]]></node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="474" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="344" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge:1  %tmp5 = add i5 %p_shl4, %t_V_6_cast7

]]></node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="475" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="345" bw="10" op_0_bw="5">
<![CDATA[
._crit_edge:2  %tmp5_cast = zext i5 %tmp5 to i10

]]></node>
<StgValue><ssdm name="tmp5_cast"/></StgValue>
</operation>

<operation id="476" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="346" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge:3  %index_V = add i10 %tmp6, %tmp5_cast

]]></node>
<StgValue><ssdm name="index_V"/></StgValue>
</operation>

<operation id="477" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge:4  %tmp_1 = zext i10 %index_V to i64

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="478" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="348" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:5  %output_V_addr_1 = getelementptr [800 x i32]* %output_V, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="output_V_addr_1"/></StgValue>
</operation>

<operation id="479" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="349" bw="32" op_0_bw="10">
<![CDATA[
._crit_edge:6  %p_Val2_s = load i32* %output_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="480" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="349" bw="32" op_0_bw="10">
<![CDATA[
._crit_edge:6  %p_Val2_s = load i32* %output_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="481" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:7  %biased_V = add i32 %p_Val2_s, %p_Val2_3_cast

]]></node>
<StgValue><ssdm name="biased_V"/></StgValue>
</operation>

<operation id="482" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="351" bw="31" op_0_bw="32">
<![CDATA[
._crit_edge:8  %tmp_43 = trunc i32 %biased_V to i31

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="483" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="352" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:9  %tmp_8 = icmp sgt i32 %biased_V, 0

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="484" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="353" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
._crit_edge:10  %p_Val2_2_s = select i1 %tmp_8, i31 %tmp_43, i31 0

]]></node>
<StgValue><ssdm name="p_Val2_2_s"/></StgValue>
</operation>

<operation id="485" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="354" bw="32" op_0_bw="31">
<![CDATA[
._crit_edge:11  %p_Val2_2_cast = zext i31 %p_Val2_2_s to i32

]]></node>
<StgValue><ssdm name="p_Val2_2_cast"/></StgValue>
</operation>

<operation id="486" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="355" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
._crit_edge:12  store i32 %p_Val2_2_cast, i32* %output_V_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="487" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="356" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:13  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
