# VHDL Exercises
Github repository to store the VHDL exercises that I'm doing.

The exercises are tested with Modelsim.
