
build/ch.elf:     file format elf32-littlearm


Disassembly of section .vectors:

00200000 <_vectors>:
  200000:	20000400 	.word	0x20000400
  200004:	002002d9 	.word	0x002002d9
  200008:	002002db 	.word	0x002002db
  20000c:	002002db 	.word	0x002002db
  200010:	002002db 	.word	0x002002db
  200014:	002002db 	.word	0x002002db
  200018:	002002db 	.word	0x002002db
  20001c:	002002db 	.word	0x002002db
  200020:	002002db 	.word	0x002002db
  200024:	002002db 	.word	0x002002db
  200028:	002002db 	.word	0x002002db
  20002c:	00203fb1 	.word	0x00203fb1
  200030:	002002db 	.word	0x002002db
  200034:	002002db 	.word	0x002002db
  200038:	002002db 	.word	0x002002db
  20003c:	002002db 	.word	0x002002db
  200040:	002002db 	.word	0x002002db
  200044:	002002db 	.word	0x002002db
  200048:	002002db 	.word	0x002002db
  20004c:	002002db 	.word	0x002002db
  200050:	002002db 	.word	0x002002db
  200054:	002002db 	.word	0x002002db
  200058:	00202151 	.word	0x00202151
  20005c:	002021c1 	.word	0x002021c1
  200060:	00202231 	.word	0x00202231
  200064:	002022a1 	.word	0x002022a1
  200068:	00202311 	.word	0x00202311
  20006c:	00202a11 	.word	0x00202a11
  200070:	00202a81 	.word	0x00202a81
  200074:	00202af1 	.word	0x00202af1
  200078:	00202b61 	.word	0x00202b61
  20007c:	00202bd1 	.word	0x00202bd1
  200080:	00202c41 	.word	0x00202c41
  200084:	00202cb1 	.word	0x00202cb1
  200088:	002002db 	.word	0x002002db
  20008c:	002002db 	.word	0x002002db
  200090:	002002db 	.word	0x002002db
  200094:	002002db 	.word	0x002002db
  200098:	002002db 	.word	0x002002db
  20009c:	00202381 	.word	0x00202381
  2000a0:	00202681 	.word	0x00202681
  2000a4:	002026d1 	.word	0x002026d1
  2000a8:	00202731 	.word	0x00202731
  2000ac:	00202781 	.word	0x00202781
  2000b0:	002027e1 	.word	0x002027e1
  2000b4:	002028d1 	.word	0x002028d1
  2000b8:	00202971 	.word	0x00202971
  2000bc:	002002db 	.word	0x002002db
  2000c0:	002002db 	.word	0x002002db
  2000c4:	002002db 	.word	0x002002db
  2000c8:	002002db 	.word	0x002002db
  2000cc:	002002db 	.word	0x002002db
  2000d0:	002002db 	.word	0x002002db
  2000d4:	002002db 	.word	0x002002db
  2000d8:	002002db 	.word	0x002002db
  2000dc:	00202461 	.word	0x00202461
  2000e0:	002023f1 	.word	0x002023f1
  2000e4:	002002db 	.word	0x002002db
  2000e8:	002002db 	.word	0x002002db
  2000ec:	002002db 	.word	0x002002db
  2000f0:	002002db 	.word	0x002002db
  2000f4:	002002db 	.word	0x002002db
  2000f8:	002002db 	.word	0x002002db
  2000fc:	00202d21 	.word	0x00202d21
  200100:	002002db 	.word	0x002002db
  200104:	002002db 	.word	0x002002db
  200108:	002002db 	.word	0x002002db
  20010c:	002002db 	.word	0x002002db
  200110:	002002db 	.word	0x002002db
  200114:	002002db 	.word	0x002002db
  200118:	002002db 	.word	0x002002db
  20011c:	002002db 	.word	0x002002db
  200120:	00202d91 	.word	0x00202d91
  200124:	00202e01 	.word	0x00202e01
  200128:	00202e71 	.word	0x00202e71
  20012c:	00202ee1 	.word	0x00202ee1
  200130:	00202f51 	.word	0x00202f51
  200134:	002002db 	.word	0x002002db
  200138:	002002db 	.word	0x002002db
  20013c:	002002db 	.word	0x002002db
  200140:	002002db 	.word	0x002002db
  200144:	002002db 	.word	0x002002db
  200148:	002002db 	.word	0x002002db
  20014c:	002002db 	.word	0x002002db
  200150:	00202fc1 	.word	0x00202fc1
  200154:	00203031 	.word	0x00203031
  200158:	002030a1 	.word	0x002030a1
  20015c:	002002db 	.word	0x002002db
  200160:	002002db 	.word	0x002002db
  200164:	002002db 	.word	0x002002db
  200168:	002002db 	.word	0x002002db
  20016c:	002002db 	.word	0x002002db
  200170:	002002db 	.word	0x002002db
  200174:	002002db 	.word	0x002002db
  200178:	002002db 	.word	0x002002db
  20017c:	002002db 	.word	0x002002db
  200180:	002002db 	.word	0x002002db
  200184:	002002db 	.word	0x002002db
  200188:	002002db 	.word	0x002002db
  20018c:	002002db 	.word	0x002002db
  200190:	002002db 	.word	0x002002db
  200194:	002002db 	.word	0x002002db
  200198:	002002db 	.word	0x002002db
  20019c:	002002db 	.word	0x002002db
  2001a0:	002002db 	.word	0x002002db
  2001a4:	002002db 	.word	0x002002db
  2001a8:	002002db 	.word	0x002002db
  2001ac:	002002db 	.word	0x002002db
  2001b0:	002002db 	.word	0x002002db
  2001b4:	002002db 	.word	0x002002db
  2001b8:	002002db 	.word	0x002002db
  2001bc:	002002db 	.word	0x002002db
  2001c0:	002002db 	.word	0x002002db
  2001c4:	002002db 	.word	0x002002db
  2001c8:	002002db 	.word	0x002002db
  2001cc:	002002db 	.word	0x002002db
  2001d0:	002002db 	.word	0x002002db
  2001d4:	002002db 	.word	0x002002db
  2001d8:	002002db 	.word	0x002002db
  2001dc:	002002db 	.word	0x002002db
  2001e0:	002002db 	.word	0x002002db
  2001e4:	002002db 	.word	0x002002db
  2001e8:	002002db 	.word	0x002002db
  2001ec:	002002db 	.word	0x002002db
  2001f0:	002002db 	.word	0x002002db
  2001f4:	002002db 	.word	0x002002db
  2001f8:	002002db 	.word	0x002002db
  2001fc:	002002db 	.word	0x002002db

Disassembly of section .text:

00200200 <_crt0_entry>:
                .align  2
                .thumb_func
                .global _crt0_entry
_crt0_entry:
                /* Interrupts are globally masked initially.*/
                cpsid   i
  200200:	b672      	cpsid	i

#if CRT0_FORCE_MSP_INIT == TRUE
                /* MSP stack pointers initialization.*/
                ldr     r0, =__main_stack_end__
  200202:	4827      	ldr	r0, [pc, #156]	; (2002a0 <endfiniloop+0x4>)
                msr     MSP, r0
  200204:	f380 8808 	msr	MSP, r0
#endif

                /* PSP stack pointers initialization.*/
                ldr     r0, =__process_stack_end__
  200208:	4826      	ldr	r0, [pc, #152]	; (2002a4 <endfiniloop+0x8>)
                msr     PSP, r0
  20020a:	f380 8809 	msr	PSP, r0

#if CRT0_VTOR_INIT == TRUE
                ldr     r0, =_vectors
  20020e:	4826      	ldr	r0, [pc, #152]	; (2002a8 <endfiniloop+0xc>)
                movw    r1, #SCB_VTOR & 0xFFFF
  200210:	f64e 5108 	movw	r1, #60680	; 0xed08
                movt    r1, #SCB_VTOR >> 16
  200214:	f2ce 0100 	movt	r1, #57344	; 0xe000
                str     r0, [r1]
  200218:	6008      	str	r0, [r1, #0]

                /* Enforcing FPCA bit in the CONTROL register.*/
                movs    r0, #CRT0_CONTROL_INIT | CONTROL_FPCA

#else
                movs    r0, #CRT0_CONTROL_INIT
  20021a:	2002      	movs	r0, #2
#endif

                /* CONTROL register initialization as configured.*/
                msr     CONTROL, r0
  20021c:	f380 8814 	msr	CONTROL, r0
                isb
  200220:	f3bf 8f6f 	isb	sy

#if CRT0_INIT_CORE == TRUE
                /* Core initialization.*/
                bl      __core_init
  200224:	f001 ff0c 	bl	202040 <__core_init>
#endif

                /* Early initialization.*/
                bl      __early_init
  200228:	f002 ff72 	bl	203110 <__early_init>

#if CRT0_INIT_STACKS == TRUE
                ldr     r0, =CRT0_STACKS_FILL_PATTERN
  20022c:	f04f 3055 	mov.w	r0, #1431655765	; 0x55555555
                /* Main Stack initialization. Note, it assumes that the
                   stack size is a multiple of 4 so the linker file must
                   ensure this.*/
                ldr     r1, =__main_stack_base__
  200230:	491e      	ldr	r1, [pc, #120]	; (2002ac <endfiniloop+0x10>)
                ldr     r2, =__main_stack_end__
  200232:	4a1b      	ldr	r2, [pc, #108]	; (2002a0 <endfiniloop+0x4>)

00200234 <msloop>:
msloop:
                cmp     r1, r2
  200234:	4291      	cmp	r1, r2
                itt     lo
  200236:	bf3c      	itt	cc
                strlo   r0, [r1], #4
  200238:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     msloop
  20023c:	e7fa      	bcc.n	200234 <msloop>

                /* Process Stack initialization. Note, it assumes that the
                   stack size is a multiple of 4 so the linker file must
                   ensure this.*/
                ldr     r1, =__process_stack_base__
  20023e:	491c      	ldr	r1, [pc, #112]	; (2002b0 <endfiniloop+0x14>)
                ldr     r2, =__process_stack_end__
  200240:	4a18      	ldr	r2, [pc, #96]	; (2002a4 <endfiniloop+0x8>)

00200242 <psloop>:
psloop:
                cmp     r1, r2
  200242:	4291      	cmp	r1, r2
                itt     lo
  200244:	bf3c      	itt	cc
                strlo   r0, [r1], #4
  200246:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     psloop
  20024a:	e7fa      	bcc.n	200242 <psloop>
#endif

#if CRT0_INIT_DATA == TRUE
                /* Data initialization. Note, it assumes that the DATA size
                  is a multiple of 4 so the linker file must ensure this.*/
                ldr     r1, =__textdata_base__
  20024c:	4919      	ldr	r1, [pc, #100]	; (2002b4 <endfiniloop+0x18>)
                ldr     r2, =__data_base__
  20024e:	4a1a      	ldr	r2, [pc, #104]	; (2002b8 <endfiniloop+0x1c>)
                ldr     r3, =__data_end__
  200250:	4b1a      	ldr	r3, [pc, #104]	; (2002bc <endfiniloop+0x20>)

00200252 <dloop>:
dloop:
                cmp     r2, r3
  200252:	429a      	cmp	r2, r3
                ittt    lo
  200254:	bf3e      	ittt	cc
                ldrlo   r0, [r1], #4
  200256:	f851 0b04 	ldrcc.w	r0, [r1], #4
                strlo   r0, [r2], #4
  20025a:	f842 0b04 	strcc.w	r0, [r2], #4
                blo     dloop
  20025e:	e7f8      	bcc.n	200252 <dloop>
#endif

#if CRT0_INIT_BSS == TRUE
                /* BSS initialization. Note, it assumes that the DATA size
                  is a multiple of 4 so the linker file must ensure this.*/
                movs    r0, #0
  200260:	2000      	movs	r0, #0
                ldr     r1, =__bss_base__
  200262:	4917      	ldr	r1, [pc, #92]	; (2002c0 <endfiniloop+0x24>)
                ldr     r2, =__bss_end__
  200264:	4a17      	ldr	r2, [pc, #92]	; (2002c4 <endfiniloop+0x28>)

00200266 <bloop>:
bloop:
                cmp     r1, r2
  200266:	4291      	cmp	r1, r2
                itt     lo
  200268:	bf3c      	itt	cc
                strlo   r0, [r1], #4
  20026a:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     bloop
  20026e:	e7fa      	bcc.n	200266 <bloop>
#endif

#if CRT0_INIT_RAM_AREAS == TRUE
                /* RAM areas initialization.*/
                bl      __init_ram_areas
  200270:	f001 ff36 	bl	2020e0 <__init_ram_areas>
#endif

                /* Late initialization..*/
                bl      __late_init
  200274:	f001 ff24 	bl	2020c0 <__late_init>

#if CRT0_CALL_CONSTRUCTORS == TRUE
                /* Constructors invocation.*/
                ldr     r4, =__init_array_base__
  200278:	4c13      	ldr	r4, [pc, #76]	; (2002c8 <endfiniloop+0x2c>)
                ldr     r5, =__init_array_end__
  20027a:	4d14      	ldr	r5, [pc, #80]	; (2002cc <endfiniloop+0x30>)

0020027c <initloop>:
initloop:
                cmp     r4, r5
  20027c:	42ac      	cmp	r4, r5
                bge     endinitloop
  20027e:	da03      	bge.n	200288 <endinitloop>
                ldr     r1, [r4], #4
  200280:	f854 1b04 	ldr.w	r1, [r4], #4
                blx     r1
  200284:	4788      	blx	r1
                b       initloop
  200286:	e7f9      	b.n	20027c <initloop>

00200288 <endinitloop>:
endinitloop:
#endif

                /* Main program invocation, r0 contains the returned value.*/
                bl      main
  200288:	f003 fea2 	bl	203fd0 <main>

#if CRT0_CALL_DESTRUCTORS == TRUE
                /* Destructors invocation.*/
                ldr     r4, =__fini_array_base__
  20028c:	4c10      	ldr	r4, [pc, #64]	; (2002d0 <endfiniloop+0x34>)
                ldr     r5, =__fini_array_end__
  20028e:	4d11      	ldr	r5, [pc, #68]	; (2002d4 <endfiniloop+0x38>)

00200290 <finiloop>:
finiloop:
                cmp     r4, r5
  200290:	42ac      	cmp	r4, r5
                bge     endfiniloop
  200292:	da03      	bge.n	20029c <endfiniloop>
                ldr     r1, [r4], #4
  200294:	f854 1b04 	ldr.w	r1, [r4], #4
                blx     r1
  200298:	4788      	blx	r1
                b       finiloop
  20029a:	e7f9      	b.n	200290 <finiloop>

0020029c <endfiniloop>:
endfiniloop:
#endif

                /* Branching to the defined exit handler.*/
                b       __default_exit
  20029c:	f001 bf18 	b.w	2020d0 <__default_exit>
                ldr     r0, =__main_stack_end__
  2002a0:	20000400 	.word	0x20000400
                ldr     r0, =__process_stack_end__
  2002a4:	20000800 	.word	0x20000800
                ldr     r0, =_vectors
  2002a8:	00200000 	.word	0x00200000
                ldr     r1, =__main_stack_base__
  2002ac:	20000000 	.word	0x20000000
                ldr     r1, =__process_stack_base__
  2002b0:	20000400 	.word	0x20000400
                ldr     r1, =__textdata_base__
  2002b4:	08005cec 	.word	0x08005cec
                ldr     r2, =__data_base__
  2002b8:	20020000 	.word	0x20020000
                ldr     r3, =__data_end__
  2002bc:	200200cc 	.word	0x200200cc
                ldr     r1, =__bss_base__
  2002c0:	20000800 	.word	0x20000800
                ldr     r2, =__bss_end__
  2002c4:	20001e34 	.word	0x20001e34
                ldr     r4, =__init_array_base__
  2002c8:	00200200 	.word	0x00200200
                ldr     r5, =__init_array_end__
  2002cc:	00200200 	.word	0x00200200
                ldr     r4, =__fini_array_base__
  2002d0:	00200200 	.word	0x00200200
                ldr     r5, =__fini_array_end__
  2002d4:	00200200 	.word	0x00200200

002002d8 <Reset_Handler>:

        .align      2
        .thumb_func
        .weak       Reset_Handler
Reset_Handler:
         b          _crt0_entry
  2002d8:	e792      	b.n	200200 <_crt0_entry>

002002da <BusFault_Handler>:
        .thumb_func
Vector3F8:
        .thumb_func
Vector3FC:
#endif
        bl          _unhandled_exception
  2002da:	f000 f800 	bl	2002de <_unhandled_exception>

002002de <_unhandled_exception>:

        .thumb_func
        .weak       _unhandled_exception
_unhandled_exception:
.stay:
        b           .stay
  2002de:	e7fe      	b.n	2002de <_unhandled_exception>

002002e0 <_port_switch>:
 * Performs a context switch between two threads.
 *--------------------------------------------------------------------------*/
                .thumb_func
                .globl  _port_switch
_port_switch:
                push    {r4, r5, r6, r7, r8, r9, r10, r11, lr}
  2002e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
#if PORT_SWITCHED_REGIONS_NUMBER == 4
                push    {r4, r5, r6, r7, r8, r9, r10, r11}
#endif
#endif

                str     sp, [r1, #CONTEXT_OFFSET]
  2002e4:	f8c1 d00c 	str.w	sp, [r1, #12]
                /* Workaround for ARM errata 752419, only applied if
                   condition exists for it to be triggered.*/
                ldr     r3, [r0, #CONTEXT_OFFSET]
                mov     sp, r3
#else
                ldr     sp, [r0, #CONTEXT_OFFSET]
  2002e8:	f8d0 d00c 	ldr.w	sp, [r0, #12]

#if CORTEX_USE_FPU
                /* Restoring FPU context.*/
                vpop    {s16-s31}
#endif
                pop     {r4, r5, r6, r7, r8, r9, r10, r11, pc}
  2002ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

002002f0 <_port_thread_start>:
                bl      _stats_stop_measure_crit_thd
#endif
#if CORTEX_SIMPLIFIED_PRIORITY
                cpsie   i
#else
                movs    r3, #0              /* CORTEX_BASEPRI_DISABLED */
  2002f0:	2300      	movs	r3, #0
                msr     BASEPRI, r3
  2002f2:	f383 8811 	msr	BASEPRI, r3
#endif
                mov     r0, r5
  2002f6:	4628      	mov	r0, r5
                blx     r4
  2002f8:	47a0      	blx	r4
                movs    r0, #0              /* MSG_OK */
  2002fa:	2000      	movs	r0, #0
                bl      chThdExit
  2002fc:	f003 fe18 	bl	203f30 <chThdExit>

00200300 <_zombies>:
_zombies:       b       _zombies
  200300:	e7fe      	b.n	200300 <_zombies>

00200302 <_port_switch_from_isr>:
                bl      _stats_start_measure_crit_thd
#endif
#if CH_DBG_SYSTEM_STATE_CHECK
                bl      _dbg_check_lock
#endif
                bl      chSchDoReschedule
  200302:	f003 f885 	bl	203410 <chSchDoReschedule>

00200306 <_port_exit_from_isr>:
                movt    r3, #:upper16:SCB_ICSR
                mov     r2, ICSR_PENDSVSET
                str     r2, [r3, #0]
                cpsie   i
#else /* !CORTEX_SIMPLIFIED_PRIORITY */
                svc     #0
  200306:	df00      	svc	0
#endif /* !CORTEX_SIMPLIFIED_PRIORITY */
.L1:            b       .L1
  200308:	e7fe      	b.n	200308 <_port_exit_from_isr+0x2>
  20030a:	0000      	movs	r0, r0
  20030c:	0000      	movs	r0, r0
	...

00200310 <memchr>:
  200310:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  200314:	2a10      	cmp	r2, #16
  200316:	db2b      	blt.n	200370 <memchr+0x60>
  200318:	f010 0f07 	tst.w	r0, #7
  20031c:	d008      	beq.n	200330 <memchr+0x20>
  20031e:	f810 3b01 	ldrb.w	r3, [r0], #1
  200322:	3a01      	subs	r2, #1
  200324:	428b      	cmp	r3, r1
  200326:	d02d      	beq.n	200384 <memchr+0x74>
  200328:	f010 0f07 	tst.w	r0, #7
  20032c:	b342      	cbz	r2, 200380 <memchr+0x70>
  20032e:	d1f6      	bne.n	20031e <memchr+0xe>
  200330:	b4f0      	push	{r4, r5, r6, r7}
  200332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  200336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  20033a:	f022 0407 	bic.w	r4, r2, #7
  20033e:	f07f 0700 	mvns.w	r7, #0
  200342:	2300      	movs	r3, #0
  200344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  200348:	3c08      	subs	r4, #8
  20034a:	ea85 0501 	eor.w	r5, r5, r1
  20034e:	ea86 0601 	eor.w	r6, r6, r1
  200352:	fa85 f547 	uadd8	r5, r5, r7
  200356:	faa3 f587 	sel	r5, r3, r7
  20035a:	fa86 f647 	uadd8	r6, r6, r7
  20035e:	faa5 f687 	sel	r6, r5, r7
  200362:	b98e      	cbnz	r6, 200388 <memchr+0x78>
  200364:	d1ee      	bne.n	200344 <memchr+0x34>
  200366:	bcf0      	pop	{r4, r5, r6, r7}
  200368:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  20036c:	f002 0207 	and.w	r2, r2, #7
  200370:	b132      	cbz	r2, 200380 <memchr+0x70>
  200372:	f810 3b01 	ldrb.w	r3, [r0], #1
  200376:	3a01      	subs	r2, #1
  200378:	ea83 0301 	eor.w	r3, r3, r1
  20037c:	b113      	cbz	r3, 200384 <memchr+0x74>
  20037e:	d1f8      	bne.n	200372 <memchr+0x62>
  200380:	2000      	movs	r0, #0
  200382:	4770      	bx	lr
  200384:	3801      	subs	r0, #1
  200386:	4770      	bx	lr
  200388:	2d00      	cmp	r5, #0
  20038a:	bf06      	itte	eq
  20038c:	4635      	moveq	r5, r6
  20038e:	3803      	subeq	r0, #3
  200390:	3807      	subne	r0, #7
  200392:	f015 0f01 	tst.w	r5, #1
  200396:	d107      	bne.n	2003a8 <memchr+0x98>
  200398:	3001      	adds	r0, #1
  20039a:	f415 7f80 	tst.w	r5, #256	; 0x100
  20039e:	bf02      	ittt	eq
  2003a0:	3001      	addeq	r0, #1
  2003a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  2003a6:	3001      	addeq	r0, #1
  2003a8:	bcf0      	pop	{r4, r5, r6, r7}
  2003aa:	3801      	subs	r0, #1
  2003ac:	4770      	bx	lr
  2003ae:	bf00      	nop

002003b0 <_ctl>:
#else
    break;
#endif
  }
  return MSG_OK;
}
  2003b0:	2000      	movs	r0, #0
  2003b2:	4770      	bx	lr
	...

002003c0 <_port_irq_epilogue>:
  \details Assigns the given value to the Base Priority register.
  \param [in]    basePri  Base Priority value to set
 */
__STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  2003c0:	2320      	movs	r3, #32
  2003c2:	f383 8811 	msr	BASEPRI, r3
 * @brief   Exception exit redirection to _port_switch_from_isr().
 */
void _port_irq_epilogue(void) {

  port_lock_from_isr();
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  2003c6:	4b0d      	ldr	r3, [pc, #52]	; (2003fc <_port_irq_epilogue+0x3c>)
  2003c8:	685b      	ldr	r3, [r3, #4]
  2003ca:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  2003ce:	d102      	bne.n	2003d6 <_port_irq_epilogue+0x16>
  2003d0:	f383 8811 	msr	BASEPRI, r3
    /* Note, returning without unlocking is intentional, this is done in
       order to keep the rest of the context switch atomic.*/
    return;
  }
  port_unlock_from_isr();
}
  2003d4:	4770      	bx	lr
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  2003d6:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  2003da:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  2003de:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  2003e0:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  2003e2:	f383 8809 	msr	PSP, r3
 * @retval false        if preemption is not required.
 *
 * @special
 */
bool chSchIsPreemptionRequired(void) {
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  2003e6:	4a06      	ldr	r2, [pc, #24]	; (200400 <_port_irq_epilogue+0x40>)
  2003e8:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  2003ea:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  2003ec:	6889      	ldr	r1, [r1, #8]
  2003ee:	6892      	ldr	r2, [r2, #8]
  2003f0:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  2003f2:	bf8c      	ite	hi
  2003f4:	4a03      	ldrhi	r2, [pc, #12]	; (200404 <_port_irq_epilogue+0x44>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  2003f6:	4a04      	ldrls	r2, [pc, #16]	; (200408 <_port_irq_epilogue+0x48>)
  2003f8:	619a      	str	r2, [r3, #24]
  2003fa:	4770      	bx	lr
  2003fc:	e000ed00 	.word	0xe000ed00
  200400:	2000096c 	.word	0x2000096c
  200404:	00200303 	.word	0x00200303
  200408:	00200306 	.word	0x00200306
  20040c:	00000000 	.word	0x00000000

00200410 <_pal_lld_setgroupmode>:
 *
 * @notapi
 */
void _pal_lld_setgroupmode(ioportid_t port,
                           ioportmask_t mask,
                           iomode_t mode) {
  200410:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

  uint32_t moder   = (mode & PAL_STM32_MODE_MASK) >> 0;
  200414:	f002 0803 	and.w	r8, r2, #3
  uint32_t otyper  = (mode & PAL_STM32_OTYPE_MASK) >> 2;
  uint32_t ospeedr = (mode & PAL_STM32_OSPEED_MASK) >> 3;
  uint32_t pupdr   = (mode & PAL_STM32_PUPDR_MASK) >> 5;
  200418:	f3c2 1541 	ubfx	r5, r2, #5, #2
  uint32_t altr    = (mode & PAL_STM32_ALTERNATE_MASK) >> 7;
  20041c:	09d6      	lsrs	r6, r2, #7
      uint32_t altrmask, m1, m2, m4;

      altrmask = altr << ((bit & 7) * 4);
      m1 = 1 << bit;
      m2 = 3 << (bit * 2);
      m4 = 15 << ((bit & 7) * 4);
  20041e:	f04f 0b0f 	mov.w	fp, #15
  uint32_t bit     = 0;
  200422:	2200      	movs	r2, #0
  uint32_t moder   = (mode & PAL_STM32_MODE_MASK) >> 0;
  200424:	4644      	mov	r4, r8
      m1 = 1 << bit;
  200426:	f04f 0a01 	mov.w	sl, #1
      m2 = 3 << (bit * 2);
  20042a:	f04f 0903 	mov.w	r9, #3
  20042e:	e013      	b.n	200458 <_pal_lld_setgroupmode+0x48>
        port->MODER   = (port->MODER & ~m2) | moder;
      }
      else {
        /* If going into a non-alternate mode then the mode is switched
           before setting the alternate mode in order to avoid glitches.*/
        port->MODER   = (port->MODER & ~m2) | moder;
  200430:	f8d0 e000 	ldr.w	lr, [r0]
        if (bit < 8)
  200434:	2a07      	cmp	r2, #7
        port->MODER   = (port->MODER & ~m2) | moder;
  200436:	ea03 030e 	and.w	r3, r3, lr
  20043a:	ea43 0304 	orr.w	r3, r3, r4
  20043e:	6003      	str	r3, [r0, #0]
        if (bit < 8)
  200440:	d844      	bhi.n	2004cc <_pal_lld_setgroupmode+0xbc>
          port->AFRL = (port->AFRL & ~m4) | altrmask;
  200442:	6a03      	ldr	r3, [r0, #32]
  200444:	ea23 0c0c 	bic.w	ip, r3, ip
  200448:	ea4c 0707 	orr.w	r7, ip, r7
  20044c:	6207      	str	r7, [r0, #32]
        else
          port->AFRH = (port->AFRH & ~m4) | altrmask;
      }
    }
    mask >>= 1;
    if (!mask)
  20044e:	0849      	lsrs	r1, r1, #1
  200450:	d03a      	beq.n	2004c8 <_pal_lld_setgroupmode+0xb8>
      return;
    otyper <<= 1;
    ospeedr <<= 2;
    pupdr <<= 2;
  200452:	00ad      	lsls	r5, r5, #2
    moder <<= 2;
    bit++;
  200454:	3201      	adds	r2, #1
    moder <<= 2;
  200456:	00a4      	lsls	r4, r4, #2
    if ((mask & 1) != 0) {
  200458:	07cb      	lsls	r3, r1, #31
  20045a:	d5f8      	bpl.n	20044e <_pal_lld_setgroupmode+0x3e>
      port->OTYPER  = (port->OTYPER & ~m1) | otyper;
  20045c:	6843      	ldr	r3, [r0, #4]
      m1 = 1 << bit;
  20045e:	fa0a fe02 	lsl.w	lr, sl, r2
      altrmask = altr << ((bit & 7) * 4);
  200462:	f002 0c07 	and.w	ip, r2, #7
      if ((mode & PAL_STM32_MODE_MASK) == PAL_STM32_MODE_ALTERNATE) {
  200466:	f1b8 0f02 	cmp.w	r8, #2
      port->OTYPER  = (port->OTYPER & ~m1) | otyper;
  20046a:	ea23 030e 	bic.w	r3, r3, lr
      altrmask = altr << ((bit & 7) * 4);
  20046e:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
      port->OTYPER  = (port->OTYPER & ~m1) | otyper;
  200472:	6043      	str	r3, [r0, #4]
      m2 = 3 << (bit * 2);
  200474:	ea4f 0342 	mov.w	r3, r2, lsl #1
      port->OSPEEDR = (port->OSPEEDR & ~m2) | ospeedr;
  200478:	f8d0 e008 	ldr.w	lr, [r0, #8]
      altrmask = altr << ((bit & 7) * 4);
  20047c:	fa06 f70c 	lsl.w	r7, r6, ip
      m2 = 3 << (bit * 2);
  200480:	fa09 f303 	lsl.w	r3, r9, r3
      m4 = 15 << ((bit & 7) * 4);
  200484:	fa0b fc0c 	lsl.w	ip, fp, ip
      port->OSPEEDR = (port->OSPEEDR & ~m2) | ospeedr;
  200488:	ea2e 0e03 	bic.w	lr, lr, r3
  20048c:	f8c0 e008 	str.w	lr, [r0, #8]
      port->PUPDR   = (port->PUPDR & ~m2) | pupdr;
  200490:	f8d0 e00c 	ldr.w	lr, [r0, #12]
  200494:	ea2e 0e03 	bic.w	lr, lr, r3
      port->OSPEEDR = (port->OSPEEDR & ~m2) | ospeedr;
  200498:	ea6f 0303 	mvn.w	r3, r3
      port->PUPDR   = (port->PUPDR & ~m2) | pupdr;
  20049c:	ea4e 0e05 	orr.w	lr, lr, r5
  2004a0:	f8c0 e00c 	str.w	lr, [r0, #12]
      if ((mode & PAL_STM32_MODE_MASK) == PAL_STM32_MODE_ALTERNATE) {
  2004a4:	d1c4      	bne.n	200430 <_pal_lld_setgroupmode+0x20>
        if (bit < 8)
  2004a6:	2a07      	cmp	r2, #7
  2004a8:	d817      	bhi.n	2004da <_pal_lld_setgroupmode+0xca>
          port->AFRL = (port->AFRL & ~m4) | altrmask;
  2004aa:	f8d0 e020 	ldr.w	lr, [r0, #32]
  2004ae:	ea2e 0c0c 	bic.w	ip, lr, ip
  2004b2:	ea4c 0707 	orr.w	r7, ip, r7
  2004b6:	6207      	str	r7, [r0, #32]
        port->MODER   = (port->MODER & ~m2) | moder;
  2004b8:	6807      	ldr	r7, [r0, #0]
    if (!mask)
  2004ba:	0849      	lsrs	r1, r1, #1
        port->MODER   = (port->MODER & ~m2) | moder;
  2004bc:	ea03 0307 	and.w	r3, r3, r7
  2004c0:	ea43 0304 	orr.w	r3, r3, r4
  2004c4:	6003      	str	r3, [r0, #0]
    if (!mask)
  2004c6:	d1c4      	bne.n	200452 <_pal_lld_setgroupmode+0x42>
  }
}
  2004c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
          port->AFRH = (port->AFRH & ~m4) | altrmask;
  2004cc:	6a43      	ldr	r3, [r0, #36]	; 0x24
  2004ce:	ea23 0c0c 	bic.w	ip, r3, ip
  2004d2:	ea4c 0707 	orr.w	r7, ip, r7
  2004d6:	6247      	str	r7, [r0, #36]	; 0x24
  2004d8:	e7b9      	b.n	20044e <_pal_lld_setgroupmode+0x3e>
          port->AFRH = (port->AFRH & ~m4) | altrmask;
  2004da:	f8d0 e024 	ldr.w	lr, [r0, #36]	; 0x24
  2004de:	ea2e 0c0c 	bic.w	ip, lr, ip
  2004e2:	ea4c 0707 	orr.w	r7, ip, r7
  2004e6:	6247      	str	r7, [r0, #36]	; 0x24
  2004e8:	e7e6      	b.n	2004b8 <_pal_lld_setgroupmode+0xa8>
  2004ea:	bf00      	nop
  2004ec:	0000      	movs	r0, r0
	...

002004f0 <_pal_lld_enablepadevent>:
                             ioeventmode_t mode) {

  uint32_t padmask, cridx, croff, crmask, portidx;

  /* Mask of the pad.*/
  padmask = 1U << (uint32_t)pad;
  2004f0:	2301      	movs	r3, #1
  portidx = (((uint32_t)port - (uint32_t)GPIOA) >> 10U) & 0xFU;

  /* Index and mask of the CR register to be used.*/
  cridx  = (uint32_t)pad >> 2U;
#if STM32_EXTI_HAS_CR == FALSE
  croff  = ((uint32_t)pad & 3U) * 4U;
  2004f2:	f001 0c03 	and.w	ip, r1, #3
  portidx = (((uint32_t)port - (uint32_t)GPIOA) >> 10U) & 0xFU;
  2004f6:	f3c0 2083 	ubfx	r0, r0, #10, #4
  /* Programming edge registers.*/
  if (mode & PAL_EVENT_MODE_RISING_EDGE)
    EXTI->RTSR1 |= padmask;
  else
    EXTI->RTSR1 &= ~padmask;
  if (mode & PAL_EVENT_MODE_FALLING_EDGE)
  2004fa:	f012 0f02 	tst.w	r2, #2
  padmask = 1U << (uint32_t)pad;
  2004fe:	fa03 f301 	lsl.w	r3, r3, r1
  croff  = ((uint32_t)pad & 3U) * 4U;
  200502:	f021 0103 	bic.w	r1, r1, #3
  200506:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
                             ioeventmode_t mode) {
  20050a:	b410      	push	{r4}
  20050c:	4c11      	ldr	r4, [pc, #68]	; (200554 <_pal_lld_enablepadevent+0x64>)
  SYSCFG->EXTICR[cridx] = (SYSCFG->EXTICR[cridx] & crmask) | (portidx << croff);
  20050e:	fa00 f00c 	lsl.w	r0, r0, ip
  200512:	440c      	add	r4, r1
  crmask = ~(0xFU << croff);
  200514:	f04f 010f 	mov.w	r1, #15
  200518:	fa01 fc0c 	lsl.w	ip, r1, ip
  SYSCFG->EXTICR[cridx] = (SYSCFG->EXTICR[cridx] & crmask) | (portidx << croff);
  20051c:	68a1      	ldr	r1, [r4, #8]
  20051e:	ea21 0c0c 	bic.w	ip, r1, ip
    EXTI->RTSR1 |= padmask;
  200522:	490d      	ldr	r1, [pc, #52]	; (200558 <_pal_lld_enablepadevent+0x68>)
  SYSCFG->EXTICR[cridx] = (SYSCFG->EXTICR[cridx] & crmask) | (portidx << croff);
  200524:	ea40 000c 	orr.w	r0, r0, ip
  200528:	60a0      	str	r0, [r4, #8]
    EXTI->RTSR1 |= padmask;
  20052a:	6888      	ldr	r0, [r1, #8]
  EXTI_D1->EMR1 &= ~padmask;
#else
  EXTI->IMR1 |= padmask;
  EXTI->EMR1 &= ~padmask;
#endif
}
  20052c:	bc10      	pop	{r4}
    EXTI->RTSR1 |= padmask;
  20052e:	ea40 0003 	orr.w	r0, r0, r3
  200532:	6088      	str	r0, [r1, #8]
    EXTI->FTSR1 &= ~padmask;
  200534:	ea6f 0003 	mvn.w	r0, r3
    EXTI->FTSR1 |= padmask;
  200538:	68ca      	ldr	r2, [r1, #12]
  20053a:	bf14      	ite	ne
  20053c:	431a      	orrne	r2, r3
    EXTI->FTSR1 &= ~padmask;
  20053e:	439a      	biceq	r2, r3
  200540:	60ca      	str	r2, [r1, #12]
  EXTI->IMR1 |= padmask;
  200542:	4a05      	ldr	r2, [pc, #20]	; (200558 <_pal_lld_enablepadevent+0x68>)
  200544:	6811      	ldr	r1, [r2, #0]
  200546:	430b      	orrs	r3, r1
  200548:	6013      	str	r3, [r2, #0]
  EXTI->EMR1 &= ~padmask;
  20054a:	6853      	ldr	r3, [r2, #4]
  20054c:	4003      	ands	r3, r0
  20054e:	6053      	str	r3, [r2, #4]
}
  200550:	4770      	bx	lr
  200552:	bf00      	nop
  200554:	40013800 	.word	0x40013800
  200558:	40013c00 	.word	0x40013c00
  20055c:	00000000 	.word	0x00000000

00200560 <gpt_lld_start>:
 *
 * @param[in] gptp      pointer to the @p GPTDriver object
 *
 * @notapi
 */
void gpt_lld_start(GPTDriver *gptp) {
  200560:	b410      	push	{r4}
  uint16_t psc;

  if (gptp->state == GPT_STOP) {
  200562:	7803      	ldrb	r3, [r0, #0]
  200564:	2b01      	cmp	r3, #1
  200566:	d013      	beq.n	200590 <gpt_lld_start+0x30>
  psc = (uint16_t)((gptp->clock / gptp->config->frequency) - 1);
  osalDbgAssert(((uint32_t)(psc + 1) * gptp->config->frequency) == gptp->clock,
                "invalid frequency");

  /* Timer configuration.*/
  gptp->tim->CR1  = 0;                          /* Initially stopped.       */
  200568:	68c2      	ldr	r2, [r0, #12]
  psc = (uint16_t)((gptp->clock / gptp->config->frequency) - 1);
  20056a:	e9d0 1301 	ldrd	r1, r3, [r0, #4]
  gptp->tim->CR1  = 0;                          /* Initially stopped.       */
  20056e:	2000      	movs	r0, #0
  psc = (uint16_t)((gptp->clock / gptp->config->frequency) - 1);
  200570:	680c      	ldr	r4, [r1, #0]
  gptp->tim->CR1  = 0;                          /* Initially stopped.       */
  200572:	6010      	str	r0, [r2, #0]
  psc = (uint16_t)((gptp->clock / gptp->config->frequency) - 1);
  200574:	fbb3 f3f4 	udiv	r3, r3, r4
  gptp->tim->CR2  = gptp->config->cr2;
  gptp->tim->PSC  = psc;                        /* Prescaler value.         */
  gptp->tim->SR   = 0;                          /* Clear pending IRQs.      */
  gptp->tim->DIER = gptp->config->dier &        /* DMA-related DIER bits.   */
  200578:	e9d1 4102 	ldrd	r4, r1, [r1, #8]
  psc = (uint16_t)((gptp->clock / gptp->config->frequency) - 1);
  20057c:	3b01      	subs	r3, #1
  gptp->tim->DIER = gptp->config->dier &        /* DMA-related DIER bits.   */
  20057e:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
  gptp->tim->CR2  = gptp->config->cr2;
  200582:	6054      	str	r4, [r2, #4]
  psc = (uint16_t)((gptp->clock / gptp->config->frequency) - 1);
  200584:	b29b      	uxth	r3, r3
                    ~STM32_TIM_DIER_IRQ_MASK;
}
  200586:	bc10      	pop	{r4}
  gptp->tim->PSC  = psc;                        /* Prescaler value.         */
  200588:	6293      	str	r3, [r2, #40]	; 0x28
  gptp->tim->SR   = 0;                          /* Clear pending IRQs.      */
  20058a:	6110      	str	r0, [r2, #16]
  gptp->tim->DIER = gptp->config->dier &        /* DMA-related DIER bits.   */
  20058c:	60d1      	str	r1, [r2, #12]
}
  20058e:	4770      	bx	lr
    if (&GPTD3 == gptp) {
  200590:	4b18      	ldr	r3, [pc, #96]	; (2005f4 <gpt_lld_start+0x94>)
  200592:	4298      	cmp	r0, r3
  200594:	d018      	beq.n	2005c8 <gpt_lld_start+0x68>
    if (&GPTD4 == gptp) {
  200596:	4b18      	ldr	r3, [pc, #96]	; (2005f8 <gpt_lld_start+0x98>)
  200598:	4298      	cmp	r0, r3
  20059a:	d1e5      	bne.n	200568 <gpt_lld_start+0x8>
      rccEnableTIM4(true);
  20059c:	4b17      	ldr	r3, [pc, #92]	; (2005fc <gpt_lld_start+0x9c>)
      gptp->clock = STM32_TIMCLK1;
  20059e:	4918      	ldr	r1, [pc, #96]	; (200600 <gpt_lld_start+0xa0>)
      rccEnableTIM4(true);
  2005a0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  2005a2:	f042 0204 	orr.w	r2, r2, #4
  2005a6:	641a      	str	r2, [r3, #64]	; 0x40
  2005a8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
  2005aa:	f042 0204 	orr.w	r2, r2, #4
  2005ae:	661a      	str	r2, [r3, #96]	; 0x60
  2005b0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
      rccResetTIM4();
  2005b2:	6a1a      	ldr	r2, [r3, #32]
  2005b4:	f042 0204 	orr.w	r2, r2, #4
  2005b8:	621a      	str	r2, [r3, #32]
  2005ba:	6a1a      	ldr	r2, [r3, #32]
  2005bc:	f022 0204 	bic.w	r2, r2, #4
  2005c0:	621a      	str	r2, [r3, #32]
  2005c2:	6a1b      	ldr	r3, [r3, #32]
      gptp->clock = STM32_TIMCLK1;
  2005c4:	6081      	str	r1, [r0, #8]
  2005c6:	e7cf      	b.n	200568 <gpt_lld_start+0x8>
      rccEnableTIM3(true);
  2005c8:	4b0c      	ldr	r3, [pc, #48]	; (2005fc <gpt_lld_start+0x9c>)
      gptp->clock = STM32_TIMCLK1;
  2005ca:	490d      	ldr	r1, [pc, #52]	; (200600 <gpt_lld_start+0xa0>)
      rccEnableTIM3(true);
  2005cc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  2005ce:	f042 0202 	orr.w	r2, r2, #2
  2005d2:	641a      	str	r2, [r3, #64]	; 0x40
  2005d4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
  2005d6:	f042 0202 	orr.w	r2, r2, #2
  2005da:	661a      	str	r2, [r3, #96]	; 0x60
  2005dc:	6e1a      	ldr	r2, [r3, #96]	; 0x60
      rccResetTIM3();
  2005de:	6a1a      	ldr	r2, [r3, #32]
  2005e0:	f042 0202 	orr.w	r2, r2, #2
  2005e4:	621a      	str	r2, [r3, #32]
  2005e6:	6a1a      	ldr	r2, [r3, #32]
  2005e8:	f022 0202 	bic.w	r2, r2, #2
  2005ec:	621a      	str	r2, [r3, #32]
  2005ee:	6a1b      	ldr	r3, [r3, #32]
      gptp->clock = STM32_TIMCLK1;
  2005f0:	6081      	str	r1, [r0, #8]
    if (&GPTD4 == gptp) {
  2005f2:	e7b9      	b.n	200568 <gpt_lld_start+0x8>
  2005f4:	20000800 	.word	0x20000800
  2005f8:	20000810 	.word	0x20000810
  2005fc:	40023800 	.word	0x40023800
  200600:	066ff300 	.word	0x066ff300
	...

00200610 <notify3>:

#if STM32_SERIAL_USE_USART3 || defined(__DOXYGEN__)
static void notify3(io_queue_t *qp) {

  (void)qp;
  USART3->CR1 |= USART_CR1_TXEIE | USART_CR1_TCIE;
  200610:	4a02      	ldr	r2, [pc, #8]	; (20061c <notify3+0xc>)
  200612:	6813      	ldr	r3, [r2, #0]
  200614:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
  200618:	6013      	str	r3, [r2, #0]
}
  20061a:	4770      	bx	lr
  20061c:	40004800 	.word	0x40004800

00200620 <_idle_thread>:
__STATIC_FORCEINLINE void port_wait_for_interrupt(void) {

#if CORTEX_ENABLE_WFI_IDLE == TRUE
  __WFI();
#endif
}
  200620:	e7fe      	b.n	200620 <_idle_thread>
  200622:	bf00      	nop
	...

00200630 <wakeup>:
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  200630:	2320      	movs	r3, #32
  200632:	f383 8811 	msr	BASEPRI, r3
  switch (tp->state) {
  200636:	f890 3020 	ldrb.w	r3, [r0, #32]
  20063a:	2b07      	cmp	r3, #7
  20063c:	d80d      	bhi.n	20065a <wakeup+0x2a>
  20063e:	e8df f003 	tbb	[pc, r3]
  200642:	0c27      	.short	0x0c27
  200644:	0408230c 	.word	0x0408230c
  200648:	080c      	.short	0x080c
    chSemFastSignalI(tp->u.wtsemp);
  20064a:	6a42      	ldr	r2, [r0, #36]	; 0x24
 */
static inline void chSemFastSignalI(semaphore_t *sp) {

  chDbgCheckClassI();

  sp->cnt++;
  20064c:	6893      	ldr	r3, [r2, #8]
  20064e:	3301      	adds	r3, #1
  200650:	6093      	str	r3, [r2, #8]
 *
 * @notapi
 */
static inline ch_queue_t *ch_queue_dequeue(ch_queue_t *p) {

  p->prev->next = p->next;
  200652:	e9d0 3200 	ldrd	r3, r2, [r0]
  200656:	6013      	str	r3, [r2, #0]
  p->next->prev = p->prev;
  200658:	605a      	str	r2, [r3, #4]
  tp->state = CH_STATE_READY;
  20065a:	2200      	movs	r2, #0
                                                           ch_priority_queue_t *p) {

  /* Scanning priority queue.*/
  do {
    pqp = pqp->next;
  } while (pqp->prio >= p->prio);
  20065c:	6881      	ldr	r1, [r0, #8]
  20065e:	4b0e      	ldr	r3, [pc, #56]	; (200698 <wakeup+0x68>)
  200660:	f880 2020 	strb.w	r2, [r0, #32]
static void wakeup(void *p) {
  200664:	b410      	push	{r4}
  tp->u.rdymsg = MSG_TIMEOUT;
  200666:	f04f 34ff 	mov.w	r4, #4294967295
  20066a:	6244      	str	r4, [r0, #36]	; 0x24
    pqp = pqp->next;
  20066c:	681b      	ldr	r3, [r3, #0]
  } while (pqp->prio >= p->prio);
  20066e:	689a      	ldr	r2, [r3, #8]
  200670:	428a      	cmp	r2, r1
  200672:	d2fb      	bcs.n	20066c <wakeup+0x3c>

  /* Insertion on prev.*/
  p->next       = pqp;
  p->prev       = pqp->prev;
  200674:	685a      	ldr	r2, [r3, #4]
  200676:	2100      	movs	r1, #0
  p->next       = pqp;
  200678:	6003      	str	r3, [r0, #0]
  p->prev       = pqp->prev;
  20067a:	6042      	str	r2, [r0, #4]
  p->prev->next = p;
  20067c:	6010      	str	r0, [r2, #0]
  pqp->prev     = p;
  20067e:	6058      	str	r0, [r3, #4]
  200680:	f381 8811 	msr	BASEPRI, r1
}
  200684:	bc10      	pop	{r4}
  200686:	4770      	bx	lr
    *tp->u.wttrp = NULL;
  200688:	6a43      	ldr	r3, [r0, #36]	; 0x24
  20068a:	2200      	movs	r2, #0
  20068c:	601a      	str	r2, [r3, #0]
    break;
  20068e:	e7e4      	b.n	20065a <wakeup+0x2a>
  200690:	2300      	movs	r3, #0
  200692:	f383 8811 	msr	BASEPRI, r3
  200696:	4770      	bx	lr
  200698:	2000096c 	.word	0x2000096c
  20069c:	00000000 	.word	0x00000000

002006a0 <chTMStartMeasurementX>:
 *
 * @return              The realtime counter value.
 */
__STATIC_FORCEINLINE rtcnt_t port_rt_get_counter_value(void) {

  return DWT->CYCCNT;
  2006a0:	4b01      	ldr	r3, [pc, #4]	; (2006a8 <chTMStartMeasurementX+0x8>)
  2006a2:	685b      	ldr	r3, [r3, #4]
 *
 * @xclass
 */
NOINLINE void chTMStartMeasurementX(time_measurement_t *tmp) {

  tmp->last = chSysGetRealtimeCounterX();
  2006a4:	6083      	str	r3, [r0, #8]
}
  2006a6:	4770      	bx	lr
  2006a8:	e0001000 	.word	0xe0001000
  2006ac:	00000000 	.word	0x00000000

002006b0 <chTMStopMeasurementX>:
 *
 * @xclass
 */
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {

  tm_stop(tmp, chSysGetRealtimeCounterX(), ch.tm.offset);
  2006b0:	4a0e      	ldr	r2, [pc, #56]	; (2006ec <chTMStopMeasurementX+0x3c>)
  2006b2:	4b0f      	ldr	r3, [pc, #60]	; (2006f0 <chTMStopMeasurementX+0x40>)
  tmp->last = (now - tmp->last) - offset;
  2006b4:	6881      	ldr	r1, [r0, #8]
  2006b6:	685b      	ldr	r3, [r3, #4]
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {
  2006b8:	b410      	push	{r4}
  tm_stop(tmp, chSysGetRealtimeCounterX(), ch.tm.offset);
  2006ba:	6f54      	ldr	r4, [r2, #116]	; 0x74
  tmp->cumulative += (rttime_t)tmp->last;
  2006bc:	6902      	ldr	r2, [r0, #16]
  tmp->last = (now - tmp->last) - offset;
  2006be:	1b1b      	subs	r3, r3, r4
  tmp->n++;
  2006c0:	68c4      	ldr	r4, [r0, #12]
  tmp->last = (now - tmp->last) - offset;
  2006c2:	1a5b      	subs	r3, r3, r1
  tmp->cumulative += (rttime_t)tmp->last;
  2006c4:	6941      	ldr	r1, [r0, #20]
  tmp->n++;
  2006c6:	3401      	adds	r4, #1
  tmp->cumulative += (rttime_t)tmp->last;
  2006c8:	18d2      	adds	r2, r2, r3
  2006ca:	6102      	str	r2, [r0, #16]
  2006cc:	f141 0100 	adc.w	r1, r1, #0
  if (tmp->last > tmp->worst) {
  2006d0:	6842      	ldr	r2, [r0, #4]
  tmp->cumulative += (rttime_t)tmp->last;
  2006d2:	6141      	str	r1, [r0, #20]
  if (tmp->last > tmp->worst) {
  2006d4:	4293      	cmp	r3, r2
  if (tmp->last < tmp->best) {
  2006d6:	6802      	ldr	r2, [r0, #0]
    tmp->worst = tmp->last;
  2006d8:	bf88      	it	hi
  2006da:	6043      	strhi	r3, [r0, #4]
  if (tmp->last < tmp->best) {
  2006dc:	4293      	cmp	r3, r2
  tmp->n++;
  2006de:	e9c0 3402 	strd	r3, r4, [r0, #8]
    tmp->best = tmp->last;
  2006e2:	bf38      	it	cc
  2006e4:	6003      	strcc	r3, [r0, #0]
}
  2006e6:	bc10      	pop	{r4}
  2006e8:	4770      	bx	lr
  2006ea:	bf00      	nop
  2006ec:	2000096c 	.word	0x2000096c
  2006f0:	e0001000 	.word	0xe0001000
	...

00200700 <chCoreAllocFromTop>:
  200700:	2320      	movs	r3, #32
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @api
 */
void *chCoreAllocFromTop(size_t size, unsigned align, size_t offset) {
  200702:	b410      	push	{r4}
  200704:	f383 8811 	msr	BASEPRI, r3
  p = (uint8_t *)MEM_ALIGN_PREV(ch_memcore.topmem - size, align);
  200708:	4b0b      	ldr	r3, [pc, #44]	; (200738 <chCoreAllocFromTop+0x38>)
  20070a:	4249      	negs	r1, r1
  20070c:	685c      	ldr	r4, [r3, #4]
  20070e:	1a20      	subs	r0, r4, r0
  200710:	4008      	ands	r0, r1
  if ((prev < ch_memcore.basemem) || (prev > ch_memcore.topmem)) {
  200712:	6819      	ldr	r1, [r3, #0]
  prev = p - offset;
  200714:	1a82      	subs	r2, r0, r2
  if ((prev < ch_memcore.basemem) || (prev > ch_memcore.topmem)) {
  200716:	428a      	cmp	r2, r1
  200718:	d307      	bcc.n	20072a <chCoreAllocFromTop+0x2a>
  20071a:	4294      	cmp	r4, r2
  20071c:	d305      	bcc.n	20072a <chCoreAllocFromTop+0x2a>
  ch_memcore.topmem = prev;
  20071e:	605a      	str	r2, [r3, #4]
  200720:	2300      	movs	r3, #0
  200722:	f383 8811 	msr	BASEPRI, r3
  chSysLock();
  p = chCoreAllocFromTopI(size, align, offset);
  chSysUnlock();

  return p;
}
  200726:	bc10      	pop	{r4}
  200728:	4770      	bx	lr
    return NULL;
  20072a:	2000      	movs	r0, #0
  20072c:	2300      	movs	r3, #0
  20072e:	f383 8811 	msr	BASEPRI, r3
}
  200732:	bc10      	pop	{r4}
  200734:	4770      	bx	lr
  200736:	bf00      	nop
  200738:	20000b08 	.word	0x20000b08
  20073c:	00000000 	.word	0x00000000

00200740 <chCoreAllocAlignedI>:
  p = (uint8_t *)MEM_ALIGN_PREV(ch_memcore.topmem - size, align);
  200740:	4b06      	ldr	r3, [pc, #24]	; (20075c <chCoreAllocAlignedI+0x1c>)
  200742:	4249      	negs	r1, r1
  200744:	685a      	ldr	r2, [r3, #4]
  200746:	1a10      	subs	r0, r2, r0
  200748:	4008      	ands	r0, r1
  if ((prev < ch_memcore.basemem) || (prev > ch_memcore.topmem)) {
  20074a:	6819      	ldr	r1, [r3, #0]
  20074c:	4288      	cmp	r0, r1
  20074e:	d303      	bcc.n	200758 <chCoreAllocAlignedI+0x18>
  200750:	4282      	cmp	r2, r0
  200752:	d301      	bcc.n	200758 <chCoreAllocAlignedI+0x18>
  ch_memcore.topmem = prev;
  200754:	6058      	str	r0, [r3, #4]
  return p;
  200756:	4770      	bx	lr
    return NULL;
  200758:	2000      	movs	r0, #0
 * @iclass
 */
static inline void *chCoreAllocAlignedI(size_t size, unsigned align) {

  return chCoreAllocAlignedWithOffsetI(size, align, 0U);
}
  20075a:	4770      	bx	lr
  20075c:	20000b08 	.word	0x20000b08

00200760 <Holl>:
void Holl(void* args)
{
    // Преобразование аргумента к требуемому типу, в данному случае к uint8_t
    uint8_t arg = *((uint8_t*) args);
    // Проверка, что передача аргумента работает
      if(palReadPad(GPIOB,8u)==1)
  200760:	4b13      	ldr	r3, [pc, #76]	; (2007b0 <Holl+0x50>)
  200762:	691a      	ldr	r2, [r3, #16]
  200764:	05d2      	lsls	r2, r2, #23
  200766:	d50a      	bpl.n	20077e <Holl+0x1e>
      {
        if(palReadPad(GPIOB,9u)==1)
  200768:	691b      	ldr	r3, [r3, #16]
  20076a:	059b      	lsls	r3, r3, #22
  20076c:	d503      	bpl.n	200776 <Holl+0x16>
        {
          holl_speed++;
  20076e:	4a11      	ldr	r2, [pc, #68]	; (2007b4 <Holl+0x54>)
  200770:	8813      	ldrh	r3, [r2, #0]
  200772:	3301      	adds	r3, #1
  200774:	8013      	strh	r3, [r2, #0]
        }
        if(palReadPad(GPIOB,9u)==0)
  200776:	4b0e      	ldr	r3, [pc, #56]	; (2007b0 <Holl+0x50>)
  200778:	691b      	ldr	r3, [r3, #16]
  20077a:	0598      	lsls	r0, r3, #22
  20077c:	d513      	bpl.n	2007a6 <Holl+0x46>
        {
          holl_speed--;
        }
      }

      if(palReadPad(GPIOB,8u)==0)
  20077e:	4b0c      	ldr	r3, [pc, #48]	; (2007b0 <Holl+0x50>)
  200780:	691a      	ldr	r2, [r3, #16]
  200782:	05d1      	lsls	r1, r2, #23
  200784:	d40e      	bmi.n	2007a4 <Holl+0x44>
      {
        if(palReadPad(GPIOB,9u)==0)
  200786:	691b      	ldr	r3, [r3, #16]
  200788:	059a      	lsls	r2, r3, #22
  20078a:	d403      	bmi.n	200794 <Holl+0x34>
        {
          holl_speed++;
  20078c:	4a09      	ldr	r2, [pc, #36]	; (2007b4 <Holl+0x54>)
  20078e:	8813      	ldrh	r3, [r2, #0]
  200790:	3301      	adds	r3, #1
  200792:	8013      	strh	r3, [r2, #0]
        }
        if(palReadPad(GPIOB,9u)==1)
  200794:	4b06      	ldr	r3, [pc, #24]	; (2007b0 <Holl+0x50>)
  200796:	691b      	ldr	r3, [r3, #16]
  200798:	059b      	lsls	r3, r3, #22
  20079a:	d503      	bpl.n	2007a4 <Holl+0x44>
        {
          holl_speed--;
  20079c:	4a05      	ldr	r2, [pc, #20]	; (2007b4 <Holl+0x54>)
  20079e:	8813      	ldrh	r3, [r2, #0]
  2007a0:	3b01      	subs	r3, #1
  2007a2:	8013      	strh	r3, [r2, #0]
        }
      }

}
  2007a4:	4770      	bx	lr
          holl_speed--;
  2007a6:	4a03      	ldr	r2, [pc, #12]	; (2007b4 <Holl+0x54>)
  2007a8:	8813      	ldrh	r3, [r2, #0]
  2007aa:	3b01      	subs	r3, #1
  2007ac:	8013      	strh	r3, [r2, #0]
  2007ae:	e7e6      	b.n	20077e <Holl+0x1e>
  2007b0:	40020400 	.word	0x40020400
  2007b4:	200010f0 	.word	0x200010f0
	...

002007c0 <chMBPostI.isra.0>:

  chDbgCheckClassI();
  chDbgCheck(mbp != NULL);

  /* If the mailbox is in reset state then returns immediately.*/
  if (mbp->reset) {
  2007c0:	7d03      	ldrb	r3, [r0, #20]
  2007c2:	bb4b      	cbnz	r3, 200818 <chMBPostI.isra.0+0x58>
 */
static inline size_t chMBGetUsedCountI(const mailbox_t *mbp) {

  chDbgCheckClassI();

  return mbp->cnt;
  2007c4:	6903      	ldr	r3, [r0, #16]
msg_t chMBPostI(mailbox_t *mbp, msg_t msg) {
  2007c6:	b470      	push	{r4, r5, r6}
  return (size_t)(mbp->top - mbp->buffer);
  2007c8:	e9d0 6200 	ldrd	r6, r2, [r0]
  2007cc:	1b94      	subs	r4, r2, r6
    return MSG_RESET;
  }

  /* Is there a free message slot in queue? if so then post.*/
  if (chMBGetFreeCountI(mbp) > (size_t)0) {
  2007ce:	ebb3 0fa4 	cmp.w	r3, r4, asr #2
  2007d2:	d01f      	beq.n	200814 <chMBPostI.isra.0+0x54>
    *mbp->wrptr++ = msg;
  2007d4:	6885      	ldr	r5, [r0, #8]
    if (mbp->wrptr >= mbp->top) {
      mbp->wrptr = mbp->buffer;
    }
    mbp->cnt++;
  2007d6:	3301      	adds	r3, #1
    *mbp->wrptr++ = msg;
  2007d8:	1d2c      	adds	r4, r5, #4
    if (mbp->wrptr >= mbp->top) {
  2007da:	42a2      	cmp	r2, r4
    *mbp->wrptr++ = msg;
  2007dc:	6084      	str	r4, [r0, #8]

    /* If there is a reader waiting then makes it ready.*/
    chThdDequeueNextI(&mbp->qr, MSG_OK);
  2007de:	f100 0220 	add.w	r2, r0, #32
    *mbp->wrptr++ = msg;
  2007e2:	6029      	str	r1, [r5, #0]
  return (bool)(qp->next != qp);
  2007e4:	6a01      	ldr	r1, [r0, #32]
      mbp->wrptr = mbp->buffer;
  2007e6:	bf98      	it	ls
  2007e8:	6086      	strls	r6, [r0, #8]
 *
 * @iclass
 */
void chThdDequeueNextI(threads_queue_t *tqp, msg_t msg) {

  if (ch_queue_notempty(&tqp->queue)) {
  2007ea:	428a      	cmp	r2, r1
    mbp->cnt++;
  2007ec:	6103      	str	r3, [r0, #16]
  2007ee:	d011      	beq.n	200814 <chMBPostI.isra.0+0x54>
  qp->next       = p->next;
  2007f0:	680b      	ldr	r3, [r1, #0]

  tp = (thread_t *)ch_queue_fifo_remove(&tqp->queue);

  chDbgAssert(tp->state == CH_STATE_QUEUED, "invalid state");

  tp->u.rdymsg = msg;
  2007f2:	2400      	movs	r4, #0
  2007f4:	6203      	str	r3, [r0, #32]
  qp->next->prev = qp;
  2007f6:	605a      	str	r2, [r3, #4]
  } while (pqp->prio >= p->prio);
  2007f8:	6888      	ldr	r0, [r1, #8]
  2007fa:	4b08      	ldr	r3, [pc, #32]	; (20081c <chMBPostI.isra.0+0x5c>)
  2007fc:	624c      	str	r4, [r1, #36]	; 0x24
  tp->state = CH_STATE_READY;
  2007fe:	f881 4020 	strb.w	r4, [r1, #32]
    pqp = pqp->next;
  200802:	681b      	ldr	r3, [r3, #0]
  } while (pqp->prio >= p->prio);
  200804:	689a      	ldr	r2, [r3, #8]
  200806:	4282      	cmp	r2, r0
  200808:	d2fb      	bcs.n	200802 <chMBPostI.isra.0+0x42>
  p->prev       = pqp->prev;
  20080a:	685a      	ldr	r2, [r3, #4]
  20080c:	e9c1 3200 	strd	r3, r2, [r1]
  p->prev->next = p;
  200810:	6011      	str	r1, [r2, #0]
  pqp->prev     = p;
  200812:	6059      	str	r1, [r3, #4]
    return MSG_OK;
  }

  /* No space, immediate timeout.*/
  return MSG_TIMEOUT;
}
  200814:	bc70      	pop	{r4, r5, r6}
  200816:	4770      	bx	lr
  200818:	4770      	bx	lr
  20081a:	bf00      	nop
  20081c:	2000096c 	.word	0x2000096c

00200820 <cbgptfun3>:
// callback функция таймера 3
void cbgptfun3(GPTDriver *gptp)
{
    (void)gptp;
    int16_t speed_sensor=0;
    palToggleLine(LINE_LED1);
  200820:	4920      	ldr	r1, [pc, #128]	; (2008a4 <cbgptfun3+0x84>)
  if (mbp->reset) {
  200822:	4b21      	ldr	r3, [pc, #132]	; (2008a8 <cbgptfun3+0x88>)
  200824:	694a      	ldr	r2, [r1, #20]


int16_t Get_Holl_Sensor(void)
{
  return holl_speed;
  200826:	4821      	ldr	r0, [pc, #132]	; (2008ac <cbgptfun3+0x8c>)
  200828:	f082 0201 	eor.w	r2, r2, #1
{
  20082c:	b570      	push	{r4, r5, r6, lr}
    palToggleLine(LINE_LED1);
  20082e:	614a      	str	r2, [r1, #20]
}

void Clear_Holl_Sensor(void)
{
  holl_speed=0;
  200830:	2400      	movs	r4, #0
  200832:	7d1a      	ldrb	r2, [r3, #20]
  return holl_speed;
  200834:	f9b0 1000 	ldrsh.w	r1, [r0]
  holl_speed=0;
  200838:	8004      	strh	r4, [r0, #0]
  20083a:	bb2a      	cbnz	r2, 200888 <cbgptfun3+0x68>
  return mbp->cnt;
  20083c:	691a      	ldr	r2, [r3, #16]
  return (size_t)(mbp->top - mbp->buffer);
  20083e:	e9d3 6000 	ldrd	r6, r0, [r3]
  200842:	1b84      	subs	r4, r0, r6
  if (chMBGetFreeCountI(mbp) > (size_t)0) {
  200844:	ebb2 0fa4 	cmp.w	r2, r4, asr #2
  200848:	d01e      	beq.n	200888 <cbgptfun3+0x68>
    *mbp->wrptr++ = msg;
  20084a:	689d      	ldr	r5, [r3, #8]
    mbp->cnt++;
  20084c:	3201      	adds	r2, #1
    *mbp->wrptr++ = msg;
  20084e:	1d2c      	adds	r4, r5, #4
    if (mbp->wrptr >= mbp->top) {
  200850:	42a0      	cmp	r0, r4
    *mbp->wrptr++ = msg;
  200852:	609c      	str	r4, [r3, #8]
  return (bool)(qp->next != qp);
  200854:	6a18      	ldr	r0, [r3, #32]
  200856:	4c16      	ldr	r4, [pc, #88]	; (2008b0 <cbgptfun3+0x90>)
  200858:	6029      	str	r1, [r5, #0]
      mbp->wrptr = mbp->buffer;
  20085a:	bf98      	it	ls
  20085c:	609e      	strls	r6, [r3, #8]
  20085e:	42a0      	cmp	r0, r4
    mbp->cnt++;
  200860:	611a      	str	r2, [r3, #16]
  200862:	d011      	beq.n	200888 <cbgptfun3+0x68>
  qp->next       = p->next;
  200864:	6805      	ldr	r5, [r0, #0]
  200866:	2200      	movs	r2, #0
  200868:	621d      	str	r5, [r3, #32]
  qp->next->prev = qp;
  20086a:	606c      	str	r4, [r5, #4]
  } while (pqp->prio >= p->prio);
  20086c:	4b11      	ldr	r3, [pc, #68]	; (2008b4 <cbgptfun3+0x94>)
  20086e:	6884      	ldr	r4, [r0, #8]
  200870:	6242      	str	r2, [r0, #36]	; 0x24
  200872:	f880 2020 	strb.w	r2, [r0, #32]
    pqp = pqp->next;
  200876:	681b      	ldr	r3, [r3, #0]
  } while (pqp->prio >= p->prio);
  200878:	689a      	ldr	r2, [r3, #8]
  20087a:	42a2      	cmp	r2, r4
  20087c:	d2fb      	bcs.n	200876 <cbgptfun3+0x56>
  p->prev       = pqp->prev;
  20087e:	685a      	ldr	r2, [r3, #4]
  200880:	e9c0 3200 	strd	r3, r2, [r0]
  p->prev->next = p;
  200884:	6010      	str	r0, [r2, #0]
  pqp->prev     = p;
  200886:	6058      	str	r0, [r3, #4]
    speed_sensor=Get_Holl_Sensor();
    Clear_Holl_Sensor();
    chMBPostI(&pid_mb, speed_sensor);
    angle++;
  200888:	4c0b      	ldr	r4, [pc, #44]	; (2008b8 <cbgptfun3+0x98>)
  20088a:	7823      	ldrb	r3, [r4, #0]
  20088c:	3301      	adds	r3, #1
  20088e:	b2db      	uxtb	r3, r3
    if(angle>1)
  200890:	2b01      	cmp	r3, #1
    angle++;
  200892:	7023      	strb	r3, [r4, #0]
    if(angle>1)
  200894:	d800      	bhi.n	200898 <cbgptfun3+0x78>
    {
      chMBPostI(&holl_mb, speed_sensor);
      angle=0;
    }
}
  200896:	bd70      	pop	{r4, r5, r6, pc}
      chMBPostI(&holl_mb, speed_sensor);
  200898:	4808      	ldr	r0, [pc, #32]	; (2008bc <cbgptfun3+0x9c>)
  20089a:	f7ff ff91 	bl	2007c0 <chMBPostI.isra.0>
      angle=0;
  20089e:	2300      	movs	r3, #0
  2008a0:	7023      	strb	r3, [r4, #0]
}
  2008a2:	bd70      	pop	{r4, r5, r6, pc}
  2008a4:	40020400 	.word	0x40020400
  2008a8:	20001970 	.word	0x20001970
  2008ac:	200010f0 	.word	0x200010f0
  2008b0:	20001990 	.word	0x20001990
  2008b4:	2000096c 	.word	0x2000096c
  2008b8:	20000968 	.word	0x20000968
  2008bc:	20000f38 	.word	0x20000f38

002008c0 <cbgptfun4>:
// callback функция таймера 4
void cbgptfun4(GPTDriver *gptp)
{
    (void)gptp;
    uint8_t arg = 5;
    if(right_flag_ext)
  2008c0:	4a67      	ldr	r2, [pc, #412]	; (200a60 <cbgptfun4+0x1a0>)
    uint8_t arg = 5;
  2008c2:	2105      	movs	r1, #5
{
  2008c4:	b430      	push	{r4, r5}
  2008c6:	b082      	sub	sp, #8
    if(right_flag_ext)
  2008c8:	7813      	ldrb	r3, [r2, #0]
    uint8_t arg = 5;
  2008ca:	f88d 1007 	strb.w	r1, [sp, #7]
    if(right_flag_ext)
  2008ce:	b97b      	cbnz	r3, 2008f0 <cbgptfun4+0x30>
      palEnablePadEventI(RIGHT_GPIO_Port, RIGHT_Pin, PAL_EVENT_MODE_RISING_EDGE);
      palSetPadCallbackI(RIGHT_GPIO_Port, RIGHT_Pin, right_button, &arg);
      gptStopTimerI(timer4);
      right_flag_ext=0;
    }
    if(left_flag_ext)
  2008d0:	4a64      	ldr	r2, [pc, #400]	; (200a64 <cbgptfun4+0x1a4>)
  2008d2:	7813      	ldrb	r3, [r2, #0]
  2008d4:	2b00      	cmp	r3, #0
  2008d6:	d139      	bne.n	20094c <cbgptfun4+0x8c>
      palEnablePadEventI(LEFT_GPIO_Port, LEFT_Pin, PAL_EVENT_MODE_RISING_EDGE);
      palSetPadCallbackI(LEFT_GPIO_Port, LEFT_Pin, left_button, &arg);
      gptStopTimerI(timer4);
      left_flag_ext=0;
    }
    if(up_flag_ext)
  2008d8:	4a63      	ldr	r2, [pc, #396]	; (200a68 <cbgptfun4+0x1a8>)
  2008da:	7813      	ldrb	r3, [r2, #0]
  2008dc:	2b00      	cmp	r3, #0
  2008de:	d163      	bne.n	2009a8 <cbgptfun4+0xe8>
      palEnablePadEventI(UP_GPIO_Port, UP_Pin, PAL_EVENT_MODE_RISING_EDGE);
      palSetPadCallbackI(UP_GPIO_Port, UP_Pin, up_button, &arg);
      gptStopTimerI(timer4);
      up_flag_ext=0;
    }
    if(down_flag_ext)
  2008e0:	4a62      	ldr	r2, [pc, #392]	; (200a6c <cbgptfun4+0x1ac>)
  2008e2:	7813      	ldrb	r3, [r2, #0]
  2008e4:	2b00      	cmp	r3, #0
  2008e6:	f040 808e 	bne.w	200a06 <cbgptfun4+0x146>
      palEnablePadEventI(DOWN_GPIO_Port, DOWN_Pin, PAL_EVENT_MODE_RISING_EDGE);
      palSetPadCallbackI(DOWN_GPIO_Port, DOWN_Pin, down_button, &arg);
      gptStopTimerI(timer4);
      down_flag_ext=0;
    }
}
  2008ea:	b002      	add	sp, #8
  2008ec:	bc30      	pop	{r4, r5}
  2008ee:	4770      	bx	lr
  SYSCFG->EXTICR[cridx] = (SYSCFG->EXTICR[cridx] & crmask) | (portidx << croff);
  2008f0:	485f      	ldr	r0, [pc, #380]	; (200a70 <cbgptfun4+0x1b0>)
    EXTI->RTSR1 |= padmask;
  2008f2:	4b60      	ldr	r3, [pc, #384]	; (200a74 <cbgptfun4+0x1b4>)
  SYSCFG->EXTICR[cridx] = (SYSCFG->EXTICR[cridx] & crmask) | (portidx << croff);
  2008f4:	68c1      	ldr	r1, [r0, #12]
 */
void palSetPadCallbackI(ioportid_t port, iopadid_t pad,
                        palcallback_t cb, void *arg) {

  palevent_t *pep = pal_lld_get_pad_event(port, pad);
  pep->cb = cb;
  2008f6:	4c60      	ldr	r4, [pc, #384]	; (200a78 <cbgptfun4+0x1b8>)
  2008f8:	f021 01f0 	bic.w	r1, r1, #240	; 0xf0
  2008fc:	4d5f      	ldr	r5, [pc, #380]	; (200a7c <cbgptfun4+0x1bc>)
  2008fe:	f041 0150 	orr.w	r1, r1, #80	; 0x50
  200902:	62a5      	str	r5, [r4, #40]	; 0x28
  pep->arg = arg;
  200904:	f10d 0507 	add.w	r5, sp, #7
  200908:	60c1      	str	r1, [r0, #12]
    EXTI->RTSR1 |= padmask;
  20090a:	6899      	ldr	r1, [r3, #8]
  20090c:	62e5      	str	r5, [r4, #44]	; 0x2c
  osalDbgCheck(gptp != NULL);
  osalDbgAssert((gptp->state == GPT_READY) || (gptp->state == GPT_CONTINUOUS) ||
                (gptp->state == GPT_ONESHOT),
                "invalid state");

  gptp->state = GPT_READY;
  20090e:	2402      	movs	r4, #2
  200910:	f041 0120 	orr.w	r1, r1, #32
  200914:	485a      	ldr	r0, [pc, #360]	; (200a80 <cbgptfun4+0x1c0>)
  200916:	6099      	str	r1, [r3, #8]
    EXTI->FTSR1 &= ~padmask;
  200918:	68d9      	ldr	r1, [r3, #12]
  20091a:	f021 0120 	bic.w	r1, r1, #32
  20091e:	60d9      	str	r1, [r3, #12]
  EXTI->IMR1 |= padmask;
  200920:	6819      	ldr	r1, [r3, #0]
  200922:	f041 0120 	orr.w	r1, r1, #32
  200926:	6019      	str	r1, [r3, #0]
  EXTI->EMR1 &= ~padmask;
  200928:	6859      	ldr	r1, [r3, #4]
  20092a:	f021 0120 	bic.w	r1, r1, #32
  20092e:	6059      	str	r1, [r3, #4]
  200930:	68c3      	ldr	r3, [r0, #12]
  200932:	7004      	strb	r4, [r0, #0]
 *
 * @notapi
 */
void gpt_lld_stop_timer(GPTDriver *gptp) {

  gptp->tim->CR1 = 0;                           /* Initially stopped.       */
  200934:	2000      	movs	r0, #0
  200936:	6018      	str	r0, [r3, #0]
  gptp->tim->SR = 0;                            /* Clear pending IRQs.      */
  200938:	6118      	str	r0, [r3, #16]

  /* All interrupts disabled.*/
  gptp->tim->DIER &= ~STM32_TIM_DIER_IRQ_MASK;
  20093a:	68d9      	ldr	r1, [r3, #12]
      right_flag_ext=0;
  20093c:	7010      	strb	r0, [r2, #0]
  20093e:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
    if(left_flag_ext)
  200942:	4a48      	ldr	r2, [pc, #288]	; (200a64 <cbgptfun4+0x1a4>)
  200944:	60d9      	str	r1, [r3, #12]
  200946:	7813      	ldrb	r3, [r2, #0]
  200948:	2b00      	cmp	r3, #0
  20094a:	d0c5      	beq.n	2008d8 <cbgptfun4+0x18>
  SYSCFG->EXTICR[cridx] = (SYSCFG->EXTICR[cridx] & crmask) | (portidx << croff);
  20094c:	4d48      	ldr	r5, [pc, #288]	; (200a70 <cbgptfun4+0x1b0>)
    EXTI->RTSR1 |= padmask;
  20094e:	4b49      	ldr	r3, [pc, #292]	; (200a74 <cbgptfun4+0x1b4>)
  SYSCFG->EXTICR[cridx] = (SYSCFG->EXTICR[cridx] & crmask) | (portidx << croff);
  200950:	68a9      	ldr	r1, [r5, #8]
  pep->cb = cb;
  200952:	4849      	ldr	r0, [pc, #292]	; (200a78 <cbgptfun4+0x1b8>)
  200954:	f021 010f 	bic.w	r1, r1, #15
  200958:	4c4a      	ldr	r4, [pc, #296]	; (200a84 <cbgptfun4+0x1c4>)
  20095a:	f041 0102 	orr.w	r1, r1, #2
  20095e:	60a9      	str	r1, [r5, #8]
  200960:	2502      	movs	r5, #2
    EXTI->RTSR1 |= padmask;
  200962:	6899      	ldr	r1, [r3, #8]
  200964:	f041 0101 	orr.w	r1, r1, #1
  200968:	6099      	str	r1, [r3, #8]
    EXTI->FTSR1 &= ~padmask;
  20096a:	68d9      	ldr	r1, [r3, #12]
  20096c:	f021 0101 	bic.w	r1, r1, #1
  200970:	60d9      	str	r1, [r3, #12]
  EXTI->IMR1 |= padmask;
  200972:	6819      	ldr	r1, [r3, #0]
  200974:	f041 0101 	orr.w	r1, r1, #1
  200978:	6019      	str	r1, [r3, #0]
  EXTI->EMR1 &= ~padmask;
  20097a:	6859      	ldr	r1, [r3, #4]
  20097c:	f021 0101 	bic.w	r1, r1, #1
  200980:	6059      	str	r1, [r3, #4]
  pep->arg = arg;
  200982:	f10d 0107 	add.w	r1, sp, #7
  200986:	4b3e      	ldr	r3, [pc, #248]	; (200a80 <cbgptfun4+0x1c0>)
  200988:	6041      	str	r1, [r0, #4]
  20098a:	701d      	strb	r5, [r3, #0]
  pep->cb = cb;
  20098c:	6004      	str	r4, [r0, #0]
  gptp->tim->CR1 = 0;                           /* Initially stopped.       */
  20098e:	2000      	movs	r0, #0
  200990:	68db      	ldr	r3, [r3, #12]
      left_flag_ext=0;
  200992:	7010      	strb	r0, [r2, #0]
  200994:	6018      	str	r0, [r3, #0]
  gptp->tim->SR = 0;                            /* Clear pending IRQs.      */
  200996:	6118      	str	r0, [r3, #16]
  gptp->tim->DIER &= ~STM32_TIM_DIER_IRQ_MASK;
  200998:	68d9      	ldr	r1, [r3, #12]
    if(up_flag_ext)
  20099a:	4a33      	ldr	r2, [pc, #204]	; (200a68 <cbgptfun4+0x1a8>)
  20099c:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
  2009a0:	60d9      	str	r1, [r3, #12]
  2009a2:	7813      	ldrb	r3, [r2, #0]
  2009a4:	2b00      	cmp	r3, #0
  2009a6:	d09b      	beq.n	2008e0 <cbgptfun4+0x20>
  SYSCFG->EXTICR[cridx] = (SYSCFG->EXTICR[cridx] & crmask) | (portidx << croff);
  2009a8:	4831      	ldr	r0, [pc, #196]	; (200a70 <cbgptfun4+0x1b0>)
    EXTI->RTSR1 |= padmask;
  2009aa:	4b32      	ldr	r3, [pc, #200]	; (200a74 <cbgptfun4+0x1b4>)
  SYSCFG->EXTICR[cridx] = (SYSCFG->EXTICR[cridx] & crmask) | (portidx << croff);
  2009ac:	6901      	ldr	r1, [r0, #16]
  2009ae:	4c32      	ldr	r4, [pc, #200]	; (200a78 <cbgptfun4+0x1b8>)
  2009b0:	f421 6170 	bic.w	r1, r1, #3840	; 0xf00
  2009b4:	4d34      	ldr	r5, [pc, #208]	; (200a88 <cbgptfun4+0x1c8>)
  2009b6:	f441 61a0 	orr.w	r1, r1, #1280	; 0x500
  2009ba:	6525      	str	r5, [r4, #80]	; 0x50
  pep->arg = arg;
  2009bc:	f10d 0507 	add.w	r5, sp, #7
  2009c0:	6101      	str	r1, [r0, #16]
    EXTI->RTSR1 |= padmask;
  2009c2:	6899      	ldr	r1, [r3, #8]
  2009c4:	6565      	str	r5, [r4, #84]	; 0x54
  2009c6:	2402      	movs	r4, #2
  2009c8:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
  2009cc:	482c      	ldr	r0, [pc, #176]	; (200a80 <cbgptfun4+0x1c0>)
  2009ce:	6099      	str	r1, [r3, #8]
    EXTI->FTSR1 &= ~padmask;
  2009d0:	68d9      	ldr	r1, [r3, #12]
  2009d2:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
  2009d6:	60d9      	str	r1, [r3, #12]
  EXTI->IMR1 |= padmask;
  2009d8:	6819      	ldr	r1, [r3, #0]
  2009da:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
  2009de:	6019      	str	r1, [r3, #0]
  EXTI->EMR1 &= ~padmask;
  2009e0:	6859      	ldr	r1, [r3, #4]
  2009e2:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
  2009e6:	6059      	str	r1, [r3, #4]
  2009e8:	68c3      	ldr	r3, [r0, #12]
  2009ea:	7004      	strb	r4, [r0, #0]
  gptp->tim->CR1 = 0;                           /* Initially stopped.       */
  2009ec:	2000      	movs	r0, #0
  2009ee:	6018      	str	r0, [r3, #0]
  gptp->tim->SR = 0;                            /* Clear pending IRQs.      */
  2009f0:	6118      	str	r0, [r3, #16]
  gptp->tim->DIER &= ~STM32_TIM_DIER_IRQ_MASK;
  2009f2:	68d9      	ldr	r1, [r3, #12]
      up_flag_ext=0;
  2009f4:	7010      	strb	r0, [r2, #0]
  2009f6:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
    if(down_flag_ext)
  2009fa:	4a1c      	ldr	r2, [pc, #112]	; (200a6c <cbgptfun4+0x1ac>)
  2009fc:	60d9      	str	r1, [r3, #12]
  2009fe:	7813      	ldrb	r3, [r2, #0]
  200a00:	2b00      	cmp	r3, #0
  200a02:	f43f af72 	beq.w	2008ea <cbgptfun4+0x2a>
  SYSCFG->EXTICR[cridx] = (SYSCFG->EXTICR[cridx] & crmask) | (portidx << croff);
  200a06:	481a      	ldr	r0, [pc, #104]	; (200a70 <cbgptfun4+0x1b0>)
    EXTI->RTSR1 |= padmask;
  200a08:	4b1a      	ldr	r3, [pc, #104]	; (200a74 <cbgptfun4+0x1b4>)
  SYSCFG->EXTICR[cridx] = (SYSCFG->EXTICR[cridx] & crmask) | (portidx << croff);
  200a0a:	6881      	ldr	r1, [r0, #8]
  pep->cb = cb;
  200a0c:	4c1a      	ldr	r4, [pc, #104]	; (200a78 <cbgptfun4+0x1b8>)
  200a0e:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  200a12:	4d1e      	ldr	r5, [pc, #120]	; (200a8c <cbgptfun4+0x1cc>)
  200a14:	f441 41a0 	orr.w	r1, r1, #20480	; 0x5000
  200a18:	61a5      	str	r5, [r4, #24]
  pep->arg = arg;
  200a1a:	f10d 0507 	add.w	r5, sp, #7
  200a1e:	6081      	str	r1, [r0, #8]
    EXTI->RTSR1 |= padmask;
  200a20:	6899      	ldr	r1, [r3, #8]
  200a22:	61e5      	str	r5, [r4, #28]
  200a24:	2402      	movs	r4, #2
  200a26:	f041 0108 	orr.w	r1, r1, #8
  200a2a:	4815      	ldr	r0, [pc, #84]	; (200a80 <cbgptfun4+0x1c0>)
  200a2c:	6099      	str	r1, [r3, #8]
    EXTI->FTSR1 &= ~padmask;
  200a2e:	68d9      	ldr	r1, [r3, #12]
  200a30:	f021 0108 	bic.w	r1, r1, #8
  200a34:	60d9      	str	r1, [r3, #12]
  EXTI->IMR1 |= padmask;
  200a36:	6819      	ldr	r1, [r3, #0]
  200a38:	f041 0108 	orr.w	r1, r1, #8
  200a3c:	6019      	str	r1, [r3, #0]
  EXTI->EMR1 &= ~padmask;
  200a3e:	6859      	ldr	r1, [r3, #4]
  200a40:	f021 0108 	bic.w	r1, r1, #8
  200a44:	6059      	str	r1, [r3, #4]
  200a46:	68c3      	ldr	r3, [r0, #12]
  200a48:	7004      	strb	r4, [r0, #0]
  gptp->tim->CR1 = 0;                           /* Initially stopped.       */
  200a4a:	2000      	movs	r0, #0
  200a4c:	6018      	str	r0, [r3, #0]
  gptp->tim->SR = 0;                            /* Clear pending IRQs.      */
  200a4e:	6118      	str	r0, [r3, #16]
  gptp->tim->DIER &= ~STM32_TIM_DIER_IRQ_MASK;
  200a50:	68d9      	ldr	r1, [r3, #12]
      down_flag_ext=0;
  200a52:	7010      	strb	r0, [r2, #0]
  200a54:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
  200a58:	60d9      	str	r1, [r3, #12]
}
  200a5a:	b002      	add	sp, #8
  200a5c:	bc30      	pop	{r4, r5}
  200a5e:	4770      	bx	lr
  200a60:	20001b28 	.word	0x20001b28
  200a64:	200010f2 	.word	0x200010f2
  200a68:	20001e1c 	.word	0x20001e1c
  200a6c:	20000f34 	.word	0x20000f34
  200a70:	40013800 	.word	0x40013800
  200a74:	40013c00 	.word	0x40013c00
  200a78:	200008e8 	.word	0x200008e8
  200a7c:	00200cd1 	.word	0x00200cd1
  200a80:	20000810 	.word	0x20000810
  200a84:	00200c31 	.word	0x00200c31
  200a88:	00200af1 	.word	0x00200af1
  200a8c:	00200b91 	.word	0x00200b91

00200a90 <_pal_lld_disablepadevent.constprop.0>:
 * @notapi
 */
void _pal_lld_disablepadevent(ioportid_t port, iopadid_t pad) {
  uint32_t padmask, rtsr1, ftsr1;

  rtsr1 = EXTI->RTSR1;
  200a90:	4b13      	ldr	r3, [pc, #76]	; (200ae0 <_pal_lld_disablepadevent.constprop.0+0x50>)
  ftsr1 = EXTI->FTSR1;

  /* Mask of the pad.*/
  padmask = 1U << (uint32_t)pad;
  200a92:	2201      	movs	r2, #1
void _pal_lld_disablepadevent(ioportid_t port, iopadid_t pad) {
  200a94:	b470      	push	{r4, r5, r6}
  rtsr1 = EXTI->RTSR1;
  200a96:	689c      	ldr	r4, [r3, #8]
  padmask = 1U << (uint32_t)pad;
  200a98:	4082      	lsls	r2, r0
  ftsr1 = EXTI->FTSR1;
  200a9a:	68d9      	ldr	r1, [r3, #12]

  /* If either RTRS1 or FTSR1 is enabled then the channel is in use.*/
  if (((rtsr1 | ftsr1) & padmask) != 0U) {
  200a9c:	ea44 0501 	orr.w	r5, r4, r1
  200aa0:	4215      	tst	r5, r2
  200aa2:	d01a      	beq.n	200ada <_pal_lld_disablepadevent.constprop.0+0x4a>
    /* Port index is obtained assuming that GPIO ports are placed at regular
       0x400 intervals in memory space. So far this is true for all devices.*/
    portidx = (((uint32_t)port - (uint32_t)GPIOA) >> 10U) & 0xFU;

    /* Index and mask of the CR register to be used.*/
    cridx  = (uint32_t)pad >> 2U;
  200aa4:	0885      	lsrs	r5, r0, #2
#if STM32_EXTI_HAS_CR == FALSE
    croff  = ((uint32_t)pad & 3U) * 4U;
    crport = (SYSCFG->EXTICR[cridx] >> croff) & 0xFU;
  200aa6:	4e0f      	ldr	r6, [pc, #60]	; (200ae4 <_pal_lld_disablepadevent.constprop.0+0x54>)
#else
    /* Disabling channel.*/
    EXTI->IMR1  &= ~padmask;
    EXTI->EMR1  &= ~padmask;
    EXTI->RTSR1  = rtsr1 & ~padmask;
    EXTI->FTSR1  = ftsr1 & ~padmask;
  200aa8:	ea21 0102 	bic.w	r1, r1, r2
    EXTI->RTSR1  = rtsr1 & ~padmask;
  200aac:	ea24 0402 	bic.w	r4, r4, r2
    crport = (SYSCFG->EXTICR[cridx] >> croff) & 0xFU;
  200ab0:	3502      	adds	r5, #2
  200ab2:	f856 5025 	ldr.w	r5, [r6, r5, lsl #2]
    EXTI->IMR1  &= ~padmask;
  200ab6:	681d      	ldr	r5, [r3, #0]
#endif
#endif

#if PAL_USE_CALLBACKS || PAL_USE_WAIT
  /* Callback cleared and/or thread reset.*/
  _pal_clear_event(pad);
  200ab8:	4e0b      	ldr	r6, [pc, #44]	; (200ae8 <_pal_lld_disablepadevent.constprop.0+0x58>)
    EXTI->IMR1  &= ~padmask;
  200aba:	ea25 0502 	bic.w	r5, r5, r2
  200abe:	601d      	str	r5, [r3, #0]
    EXTI->EMR1  &= ~padmask;
  200ac0:	685d      	ldr	r5, [r3, #4]
  200ac2:	ea25 0502 	bic.w	r5, r5, r2
  200ac6:	605d      	str	r5, [r3, #4]
    EXTI->RTSR1  = rtsr1 & ~padmask;
  200ac8:	609c      	str	r4, [r3, #8]
    EXTI->FTSR1  = ftsr1 & ~padmask;
  200aca:	60d9      	str	r1, [r3, #12]
  _pal_clear_event(pad);
  200acc:	2100      	movs	r1, #0
    EXTI->PR1    = padmask;
  200ace:	615a      	str	r2, [r3, #20]
  _pal_clear_event(pad);
  200ad0:	eb06 03c0 	add.w	r3, r6, r0, lsl #3
  200ad4:	f846 1030 	str.w	r1, [r6, r0, lsl #3]
  200ad8:	6059      	str	r1, [r3, #4]
#endif
  }
}
  200ada:	bc70      	pop	{r4, r5, r6}
  200adc:	4770      	bx	lr
  200ade:	bf00      	nop
  200ae0:	40013c00 	.word	0x40013c00
  200ae4:	40013800 	.word	0x40013800
  200ae8:	200008e8 	.word	0x200008e8
  200aec:	00000000 	.word	0x00000000

00200af0 <up_button>:
    palDisablePadEventI(UP_GPIO_Port, UP_Pin);
  200af0:	200a      	movs	r0, #10
{
  200af2:	b570      	push	{r4, r5, r6, lr}
    palDisablePadEventI(UP_GPIO_Port, UP_Pin);
  200af4:	f7ff ffcc 	bl	200a90 <_pal_lld_disablepadevent.constprop.0>
  if (mbp->reset) {
  200af8:	4b20      	ldr	r3, [pc, #128]	; (200b7c <up_button+0x8c>)
  200afa:	7d1a      	ldrb	r2, [r3, #20]
  200afc:	bb32      	cbnz	r2, 200b4c <up_button+0x5c>
  return mbp->cnt;
  200afe:	691a      	ldr	r2, [r3, #16]
  return (size_t)(mbp->top - mbp->buffer);
  200b00:	e9d3 5100 	ldrd	r5, r1, [r3]
  200b04:	1b48      	subs	r0, r1, r5
  if (chMBGetFreeCountI(mbp) > (size_t)0) {
  200b06:	ebb2 0fa0 	cmp.w	r2, r0, asr #2
  200b0a:	d01f      	beq.n	200b4c <up_button+0x5c>
    *mbp->wrptr++ = msg;
  200b0c:	689c      	ldr	r4, [r3, #8]
  200b0e:	2601      	movs	r6, #1
    mbp->cnt++;
  200b10:	3201      	adds	r2, #1
    *mbp->wrptr++ = msg;
  200b12:	1d20      	adds	r0, r4, #4
    if (mbp->wrptr >= mbp->top) {
  200b14:	4281      	cmp	r1, r0
    *mbp->wrptr++ = msg;
  200b16:	6098      	str	r0, [r3, #8]
  return (bool)(qp->next != qp);
  200b18:	6a19      	ldr	r1, [r3, #32]
  200b1a:	4819      	ldr	r0, [pc, #100]	; (200b80 <up_button+0x90>)
  200b1c:	6026      	str	r6, [r4, #0]
      mbp->wrptr = mbp->buffer;
  200b1e:	bf98      	it	ls
  200b20:	609d      	strls	r5, [r3, #8]
  200b22:	4281      	cmp	r1, r0
    mbp->cnt++;
  200b24:	611a      	str	r2, [r3, #16]
  200b26:	d011      	beq.n	200b4c <up_button+0x5c>
  qp->next       = p->next;
  200b28:	680c      	ldr	r4, [r1, #0]
  200b2a:	2200      	movs	r2, #0
  200b2c:	621c      	str	r4, [r3, #32]
  qp->next->prev = qp;
  200b2e:	6060      	str	r0, [r4, #4]
  } while (pqp->prio >= p->prio);
  200b30:	4b14      	ldr	r3, [pc, #80]	; (200b84 <up_button+0x94>)
  200b32:	6888      	ldr	r0, [r1, #8]
  200b34:	624a      	str	r2, [r1, #36]	; 0x24
  200b36:	f881 2020 	strb.w	r2, [r1, #32]
    pqp = pqp->next;
  200b3a:	681b      	ldr	r3, [r3, #0]
  } while (pqp->prio >= p->prio);
  200b3c:	689a      	ldr	r2, [r3, #8]
  200b3e:	4282      	cmp	r2, r0
  200b40:	d2fb      	bcs.n	200b3a <up_button+0x4a>
  p->prev       = pqp->prev;
  200b42:	685a      	ldr	r2, [r3, #4]
  200b44:	e9c1 3200 	strd	r3, r2, [r1]
  p->prev->next = p;
  200b48:	6011      	str	r1, [r2, #0]
  pqp->prev     = p;
  200b4a:	6059      	str	r1, [r3, #4]
  gptp->state = GPT_CONTINUOUS;
  200b4c:	4b0e      	ldr	r3, [pc, #56]	; (200b88 <up_button+0x98>)
    up_flag_ext=1;
  200b4e:	2101      	movs	r1, #1
  200b50:	4c0e      	ldr	r4, [pc, #56]	; (200b8c <up_button+0x9c>)
  200b52:	2503      	movs	r5, #3
  200b54:	6858      	ldr	r0, [r3, #4]
  gptp->tim->CNT = 0;                           /* Reset counter.           */
  200b56:	2200      	movs	r2, #0
  200b58:	701d      	strb	r5, [r3, #0]
  if (NULL != gptp->config->callback)
  200b5a:	6840      	ldr	r0, [r0, #4]
  200b5c:	68db      	ldr	r3, [r3, #12]
  200b5e:	7021      	strb	r1, [r4, #0]
  gptp->tim->ARR = (uint32_t)(interval - 1U);   /* Time constant.           */
  200b60:	f246 14a7 	movw	r4, #24999	; 0x61a7
  200b64:	62dc      	str	r4, [r3, #44]	; 0x2c
  gptp->tim->EGR = STM32_TIM_EGR_UG;            /* Update event.            */
  200b66:	6159      	str	r1, [r3, #20]
  gptp->tim->CNT = 0;                           /* Reset counter.           */
  200b68:	625a      	str	r2, [r3, #36]	; 0x24
  gptp->tim->SR = 0;                            /* Clear pending IRQs.      */
  200b6a:	611a      	str	r2, [r3, #16]
  if (NULL != gptp->config->callback)
  200b6c:	b110      	cbz	r0, 200b74 <up_button+0x84>
    gptp->tim->DIER |= STM32_TIM_DIER_UIE;      /* Update Event IRQ enabled.*/
  200b6e:	68da      	ldr	r2, [r3, #12]
  200b70:	430a      	orrs	r2, r1
  200b72:	60da      	str	r2, [r3, #12]
  gptp->tim->CR1 = STM32_TIM_CR1_ARPE | STM32_TIM_CR1_URS | STM32_TIM_CR1_CEN;
  200b74:	2285      	movs	r2, #133	; 0x85
  200b76:	601a      	str	r2, [r3, #0]
}
  200b78:	bd70      	pop	{r4, r5, r6, pc}
  200b7a:	bf00      	nop
  200b7c:	200015e0 	.word	0x200015e0
  200b80:	20001600 	.word	0x20001600
  200b84:	2000096c 	.word	0x2000096c
  200b88:	20000810 	.word	0x20000810
  200b8c:	20001e1c 	.word	0x20001e1c

00200b90 <down_button>:
    palDisablePadEventI(DOWN_GPIO_Port, DOWN_Pin);
  200b90:	2003      	movs	r0, #3
{
  200b92:	b570      	push	{r4, r5, r6, lr}
    palDisablePadEventI(DOWN_GPIO_Port, DOWN_Pin);
  200b94:	f7ff ff7c 	bl	200a90 <_pal_lld_disablepadevent.constprop.0>
  if (mbp->reset) {
  200b98:	4b20      	ldr	r3, [pc, #128]	; (200c1c <down_button+0x8c>)
  200b9a:	7d1a      	ldrb	r2, [r3, #20]
  200b9c:	bb32      	cbnz	r2, 200bec <down_button+0x5c>
  return mbp->cnt;
  200b9e:	691a      	ldr	r2, [r3, #16]
  return (size_t)(mbp->top - mbp->buffer);
  200ba0:	e9d3 5100 	ldrd	r5, r1, [r3]
  200ba4:	1b48      	subs	r0, r1, r5
  if (chMBGetFreeCountI(mbp) > (size_t)0) {
  200ba6:	ebb2 0fa0 	cmp.w	r2, r0, asr #2
  200baa:	d01f      	beq.n	200bec <down_button+0x5c>
    *mbp->wrptr++ = msg;
  200bac:	689c      	ldr	r4, [r3, #8]
  200bae:	2602      	movs	r6, #2
    mbp->cnt++;
  200bb0:	3201      	adds	r2, #1
    *mbp->wrptr++ = msg;
  200bb2:	1d20      	adds	r0, r4, #4
    if (mbp->wrptr >= mbp->top) {
  200bb4:	4281      	cmp	r1, r0
    *mbp->wrptr++ = msg;
  200bb6:	6098      	str	r0, [r3, #8]
  return (bool)(qp->next != qp);
  200bb8:	6a19      	ldr	r1, [r3, #32]
  200bba:	4819      	ldr	r0, [pc, #100]	; (200c20 <down_button+0x90>)
  200bbc:	6026      	str	r6, [r4, #0]
      mbp->wrptr = mbp->buffer;
  200bbe:	bf98      	it	ls
  200bc0:	609d      	strls	r5, [r3, #8]
  200bc2:	4281      	cmp	r1, r0
    mbp->cnt++;
  200bc4:	611a      	str	r2, [r3, #16]
  200bc6:	d011      	beq.n	200bec <down_button+0x5c>
  qp->next       = p->next;
  200bc8:	680c      	ldr	r4, [r1, #0]
  200bca:	2200      	movs	r2, #0
  200bcc:	621c      	str	r4, [r3, #32]
  qp->next->prev = qp;
  200bce:	6060      	str	r0, [r4, #4]
  } while (pqp->prio >= p->prio);
  200bd0:	4b14      	ldr	r3, [pc, #80]	; (200c24 <down_button+0x94>)
  200bd2:	6888      	ldr	r0, [r1, #8]
  200bd4:	624a      	str	r2, [r1, #36]	; 0x24
  200bd6:	f881 2020 	strb.w	r2, [r1, #32]
    pqp = pqp->next;
  200bda:	681b      	ldr	r3, [r3, #0]
  } while (pqp->prio >= p->prio);
  200bdc:	689a      	ldr	r2, [r3, #8]
  200bde:	4282      	cmp	r2, r0
  200be0:	d2fb      	bcs.n	200bda <down_button+0x4a>
  p->prev       = pqp->prev;
  200be2:	685a      	ldr	r2, [r3, #4]
  200be4:	e9c1 3200 	strd	r3, r2, [r1]
  p->prev->next = p;
  200be8:	6011      	str	r1, [r2, #0]
  pqp->prev     = p;
  200bea:	6059      	str	r1, [r3, #4]
  200bec:	4b0e      	ldr	r3, [pc, #56]	; (200c28 <down_button+0x98>)
    down_flag_ext=1;
  200bee:	2101      	movs	r1, #1
  200bf0:	4c0e      	ldr	r4, [pc, #56]	; (200c2c <down_button+0x9c>)
  200bf2:	2503      	movs	r5, #3
  200bf4:	6858      	ldr	r0, [r3, #4]
  gptp->tim->CNT = 0;                           /* Reset counter.           */
  200bf6:	2200      	movs	r2, #0
  200bf8:	701d      	strb	r5, [r3, #0]
  if (NULL != gptp->config->callback)
  200bfa:	6840      	ldr	r0, [r0, #4]
  200bfc:	68db      	ldr	r3, [r3, #12]
  200bfe:	7021      	strb	r1, [r4, #0]
  gptp->tim->ARR = (uint32_t)(interval - 1U);   /* Time constant.           */
  200c00:	f246 14a7 	movw	r4, #24999	; 0x61a7
  200c04:	62dc      	str	r4, [r3, #44]	; 0x2c
  gptp->tim->EGR = STM32_TIM_EGR_UG;            /* Update event.            */
  200c06:	6159      	str	r1, [r3, #20]
  gptp->tim->CNT = 0;                           /* Reset counter.           */
  200c08:	625a      	str	r2, [r3, #36]	; 0x24
  gptp->tim->SR = 0;                            /* Clear pending IRQs.      */
  200c0a:	611a      	str	r2, [r3, #16]
  if (NULL != gptp->config->callback)
  200c0c:	b110      	cbz	r0, 200c14 <down_button+0x84>
    gptp->tim->DIER |= STM32_TIM_DIER_UIE;      /* Update Event IRQ enabled.*/
  200c0e:	68da      	ldr	r2, [r3, #12]
  200c10:	430a      	orrs	r2, r1
  200c12:	60da      	str	r2, [r3, #12]
  gptp->tim->CR1 = STM32_TIM_CR1_ARPE | STM32_TIM_CR1_URS | STM32_TIM_CR1_CEN;
  200c14:	2285      	movs	r2, #133	; 0x85
  200c16:	601a      	str	r2, [r3, #0]
}
  200c18:	bd70      	pop	{r4, r5, r6, pc}
  200c1a:	bf00      	nop
  200c1c:	200015e0 	.word	0x200015e0
  200c20:	20001600 	.word	0x20001600
  200c24:	2000096c 	.word	0x2000096c
  200c28:	20000810 	.word	0x20000810
  200c2c:	20000f34 	.word	0x20000f34

00200c30 <left_button>:
    palDisablePadEventI(LEFT_GPIO_Port, LEFT_Pin);
  200c30:	2000      	movs	r0, #0
{
  200c32:	b570      	push	{r4, r5, r6, lr}
    palDisablePadEventI(LEFT_GPIO_Port, LEFT_Pin);
  200c34:	f7ff ff2c 	bl	200a90 <_pal_lld_disablepadevent.constprop.0>
  if (mbp->reset) {
  200c38:	4b20      	ldr	r3, [pc, #128]	; (200cbc <left_button+0x8c>)
  200c3a:	7d1a      	ldrb	r2, [r3, #20]
  200c3c:	bb32      	cbnz	r2, 200c8c <left_button+0x5c>
  return mbp->cnt;
  200c3e:	691a      	ldr	r2, [r3, #16]
  return (size_t)(mbp->top - mbp->buffer);
  200c40:	e9d3 5100 	ldrd	r5, r1, [r3]
  200c44:	1b48      	subs	r0, r1, r5
  if (chMBGetFreeCountI(mbp) > (size_t)0) {
  200c46:	ebb2 0fa0 	cmp.w	r2, r0, asr #2
  200c4a:	d01f      	beq.n	200c8c <left_button+0x5c>
    *mbp->wrptr++ = msg;
  200c4c:	689c      	ldr	r4, [r3, #8]
  200c4e:	2604      	movs	r6, #4
    mbp->cnt++;
  200c50:	3201      	adds	r2, #1
    *mbp->wrptr++ = msg;
  200c52:	19a0      	adds	r0, r4, r6
    if (mbp->wrptr >= mbp->top) {
  200c54:	4281      	cmp	r1, r0
    *mbp->wrptr++ = msg;
  200c56:	6098      	str	r0, [r3, #8]
  return (bool)(qp->next != qp);
  200c58:	6a19      	ldr	r1, [r3, #32]
  200c5a:	4819      	ldr	r0, [pc, #100]	; (200cc0 <left_button+0x90>)
  200c5c:	6026      	str	r6, [r4, #0]
      mbp->wrptr = mbp->buffer;
  200c5e:	bf98      	it	ls
  200c60:	609d      	strls	r5, [r3, #8]
  200c62:	4281      	cmp	r1, r0
    mbp->cnt++;
  200c64:	611a      	str	r2, [r3, #16]
  200c66:	d011      	beq.n	200c8c <left_button+0x5c>
  qp->next       = p->next;
  200c68:	680c      	ldr	r4, [r1, #0]
  200c6a:	2200      	movs	r2, #0
  200c6c:	621c      	str	r4, [r3, #32]
  qp->next->prev = qp;
  200c6e:	6060      	str	r0, [r4, #4]
  } while (pqp->prio >= p->prio);
  200c70:	4b14      	ldr	r3, [pc, #80]	; (200cc4 <left_button+0x94>)
  200c72:	6888      	ldr	r0, [r1, #8]
  200c74:	624a      	str	r2, [r1, #36]	; 0x24
  200c76:	f881 2020 	strb.w	r2, [r1, #32]
    pqp = pqp->next;
  200c7a:	681b      	ldr	r3, [r3, #0]
  } while (pqp->prio >= p->prio);
  200c7c:	689a      	ldr	r2, [r3, #8]
  200c7e:	4282      	cmp	r2, r0
  200c80:	d2fb      	bcs.n	200c7a <left_button+0x4a>
  p->prev       = pqp->prev;
  200c82:	685a      	ldr	r2, [r3, #4]
  200c84:	e9c1 3200 	strd	r3, r2, [r1]
  p->prev->next = p;
  200c88:	6011      	str	r1, [r2, #0]
  pqp->prev     = p;
  200c8a:	6059      	str	r1, [r3, #4]
  200c8c:	4b0e      	ldr	r3, [pc, #56]	; (200cc8 <left_button+0x98>)
    left_flag_ext=1;
  200c8e:	2101      	movs	r1, #1
  200c90:	4c0e      	ldr	r4, [pc, #56]	; (200ccc <left_button+0x9c>)
  200c92:	2503      	movs	r5, #3
  200c94:	6858      	ldr	r0, [r3, #4]
  gptp->tim->CNT = 0;                           /* Reset counter.           */
  200c96:	2200      	movs	r2, #0
  200c98:	701d      	strb	r5, [r3, #0]
  if (NULL != gptp->config->callback)
  200c9a:	6840      	ldr	r0, [r0, #4]
  200c9c:	68db      	ldr	r3, [r3, #12]
  200c9e:	7021      	strb	r1, [r4, #0]
  gptp->tim->ARR = (uint32_t)(interval - 1U);   /* Time constant.           */
  200ca0:	f246 14a7 	movw	r4, #24999	; 0x61a7
  200ca4:	62dc      	str	r4, [r3, #44]	; 0x2c
  gptp->tim->EGR = STM32_TIM_EGR_UG;            /* Update event.            */
  200ca6:	6159      	str	r1, [r3, #20]
  gptp->tim->CNT = 0;                           /* Reset counter.           */
  200ca8:	625a      	str	r2, [r3, #36]	; 0x24
  gptp->tim->SR = 0;                            /* Clear pending IRQs.      */
  200caa:	611a      	str	r2, [r3, #16]
  if (NULL != gptp->config->callback)
  200cac:	b110      	cbz	r0, 200cb4 <left_button+0x84>
    gptp->tim->DIER |= STM32_TIM_DIER_UIE;      /* Update Event IRQ enabled.*/
  200cae:	68da      	ldr	r2, [r3, #12]
  200cb0:	430a      	orrs	r2, r1
  200cb2:	60da      	str	r2, [r3, #12]
  gptp->tim->CR1 = STM32_TIM_CR1_ARPE | STM32_TIM_CR1_URS | STM32_TIM_CR1_CEN;
  200cb4:	2285      	movs	r2, #133	; 0x85
  200cb6:	601a      	str	r2, [r3, #0]
}
  200cb8:	bd70      	pop	{r4, r5, r6, pc}
  200cba:	bf00      	nop
  200cbc:	200015e0 	.word	0x200015e0
  200cc0:	20001600 	.word	0x20001600
  200cc4:	2000096c 	.word	0x2000096c
  200cc8:	20000810 	.word	0x20000810
  200ccc:	200010f2 	.word	0x200010f2

00200cd0 <right_button>:
    palDisablePadEventI(RIGHT_GPIO_Port, RIGHT_Pin);
  200cd0:	2005      	movs	r0, #5
{
  200cd2:	b570      	push	{r4, r5, r6, lr}
    palDisablePadEventI(RIGHT_GPIO_Port, RIGHT_Pin);
  200cd4:	f7ff fedc 	bl	200a90 <_pal_lld_disablepadevent.constprop.0>
  if (mbp->reset) {
  200cd8:	4b20      	ldr	r3, [pc, #128]	; (200d5c <right_button+0x8c>)
  200cda:	7d1a      	ldrb	r2, [r3, #20]
  200cdc:	bb32      	cbnz	r2, 200d2c <right_button+0x5c>
  return mbp->cnt;
  200cde:	691a      	ldr	r2, [r3, #16]
  return (size_t)(mbp->top - mbp->buffer);
  200ce0:	e9d3 5100 	ldrd	r5, r1, [r3]
  200ce4:	1b48      	subs	r0, r1, r5
  if (chMBGetFreeCountI(mbp) > (size_t)0) {
  200ce6:	ebb2 0fa0 	cmp.w	r2, r0, asr #2
  200cea:	d01f      	beq.n	200d2c <right_button+0x5c>
    *mbp->wrptr++ = msg;
  200cec:	689c      	ldr	r4, [r3, #8]
  200cee:	2603      	movs	r6, #3
    mbp->cnt++;
  200cf0:	3201      	adds	r2, #1
    *mbp->wrptr++ = msg;
  200cf2:	1d20      	adds	r0, r4, #4
    if (mbp->wrptr >= mbp->top) {
  200cf4:	4281      	cmp	r1, r0
    *mbp->wrptr++ = msg;
  200cf6:	6098      	str	r0, [r3, #8]
  return (bool)(qp->next != qp);
  200cf8:	6a19      	ldr	r1, [r3, #32]
  200cfa:	4819      	ldr	r0, [pc, #100]	; (200d60 <right_button+0x90>)
  200cfc:	6026      	str	r6, [r4, #0]
      mbp->wrptr = mbp->buffer;
  200cfe:	bf98      	it	ls
  200d00:	609d      	strls	r5, [r3, #8]
  200d02:	4281      	cmp	r1, r0
    mbp->cnt++;
  200d04:	611a      	str	r2, [r3, #16]
  200d06:	d011      	beq.n	200d2c <right_button+0x5c>
  qp->next       = p->next;
  200d08:	680c      	ldr	r4, [r1, #0]
  200d0a:	2200      	movs	r2, #0
  200d0c:	621c      	str	r4, [r3, #32]
  qp->next->prev = qp;
  200d0e:	6060      	str	r0, [r4, #4]
  } while (pqp->prio >= p->prio);
  200d10:	4b14      	ldr	r3, [pc, #80]	; (200d64 <right_button+0x94>)
  200d12:	6888      	ldr	r0, [r1, #8]
  200d14:	624a      	str	r2, [r1, #36]	; 0x24
  200d16:	f881 2020 	strb.w	r2, [r1, #32]
    pqp = pqp->next;
  200d1a:	681b      	ldr	r3, [r3, #0]
  } while (pqp->prio >= p->prio);
  200d1c:	689a      	ldr	r2, [r3, #8]
  200d1e:	4282      	cmp	r2, r0
  200d20:	d2fb      	bcs.n	200d1a <right_button+0x4a>
  p->prev       = pqp->prev;
  200d22:	685a      	ldr	r2, [r3, #4]
  200d24:	e9c1 3200 	strd	r3, r2, [r1]
  p->prev->next = p;
  200d28:	6011      	str	r1, [r2, #0]
  pqp->prev     = p;
  200d2a:	6059      	str	r1, [r3, #4]
  200d2c:	4b0e      	ldr	r3, [pc, #56]	; (200d68 <right_button+0x98>)
    right_flag_ext=1;
  200d2e:	2101      	movs	r1, #1
  200d30:	4c0e      	ldr	r4, [pc, #56]	; (200d6c <right_button+0x9c>)
  200d32:	2503      	movs	r5, #3
  200d34:	6858      	ldr	r0, [r3, #4]
  gptp->tim->CNT = 0;                           /* Reset counter.           */
  200d36:	2200      	movs	r2, #0
  200d38:	701d      	strb	r5, [r3, #0]
  if (NULL != gptp->config->callback)
  200d3a:	6840      	ldr	r0, [r0, #4]
  200d3c:	68db      	ldr	r3, [r3, #12]
  200d3e:	7021      	strb	r1, [r4, #0]
  gptp->tim->ARR = (uint32_t)(interval - 1U);   /* Time constant.           */
  200d40:	f246 14a7 	movw	r4, #24999	; 0x61a7
  200d44:	62dc      	str	r4, [r3, #44]	; 0x2c
  gptp->tim->EGR = STM32_TIM_EGR_UG;            /* Update event.            */
  200d46:	6159      	str	r1, [r3, #20]
  gptp->tim->CNT = 0;                           /* Reset counter.           */
  200d48:	625a      	str	r2, [r3, #36]	; 0x24
  gptp->tim->SR = 0;                            /* Clear pending IRQs.      */
  200d4a:	611a      	str	r2, [r3, #16]
  if (NULL != gptp->config->callback)
  200d4c:	b110      	cbz	r0, 200d54 <right_button+0x84>
    gptp->tim->DIER |= STM32_TIM_DIER_UIE;      /* Update Event IRQ enabled.*/
  200d4e:	68da      	ldr	r2, [r3, #12]
  200d50:	430a      	orrs	r2, r1
  200d52:	60da      	str	r2, [r3, #12]
  gptp->tim->CR1 = STM32_TIM_CR1_ARPE | STM32_TIM_CR1_URS | STM32_TIM_CR1_CEN;
  200d54:	2285      	movs	r2, #133	; 0x85
  200d56:	601a      	str	r2, [r3, #0]
}
  200d58:	bd70      	pop	{r4, r5, r6, pc}
  200d5a:	bf00      	nop
  200d5c:	200015e0 	.word	0x200015e0
  200d60:	20001600 	.word	0x20001600
  200d64:	2000096c 	.word	0x2000096c
  200d68:	20000810 	.word	0x20000810
  200d6c:	20001b28 	.word	0x20001b28

00200d70 <pwm_lld_serve_interrupt.constprop.0>:
 *
 * @param[in] pwmp      pointer to a @p PWMDriver object
 *
 * @notapi
 */
void pwm_lld_serve_interrupt(PWMDriver *pwmp) {
  200d70:	b570      	push	{r4, r5, r6, lr}
  uint32_t sr;

  sr  = pwmp->tim->SR;
  200d72:	4d17      	ldr	r5, [pc, #92]	; (200dd0 <pwm_lld_serve_interrupt.constprop.0+0x60>)
  200d74:	69ab      	ldr	r3, [r5, #24]
  200d76:	691c      	ldr	r4, [r3, #16]
  sr &= pwmp->tim->DIER & STM32_TIM_DIER_IRQ_MASK;
  200d78:	68da      	ldr	r2, [r3, #12]
  200d7a:	4014      	ands	r4, r2
  200d7c:	b2e2      	uxtb	r2, r4
  pwmp->tim->SR = ~sr;
  if (((sr & STM32_TIM_SR_CC1IF) != 0) &&
  200d7e:	07a6      	lsls	r6, r4, #30
  pwmp->tim->SR = ~sr;
  200d80:	ea6f 0202 	mvn.w	r2, r2
  200d84:	611a      	str	r2, [r3, #16]
  if (((sr & STM32_TIM_SR_CC1IF) != 0) &&
  200d86:	d504      	bpl.n	200d92 <pwm_lld_serve_interrupt.constprop.0+0x22>
      (pwmp->config->channels[0].callback != NULL))
  200d88:	686b      	ldr	r3, [r5, #4]
  200d8a:	691b      	ldr	r3, [r3, #16]
  if (((sr & STM32_TIM_SR_CC1IF) != 0) &&
  200d8c:	b10b      	cbz	r3, 200d92 <pwm_lld_serve_interrupt.constprop.0+0x22>
    pwmp->config->channels[0].callback(pwmp);
  200d8e:	4628      	mov	r0, r5
  200d90:	4798      	blx	r3
  if (((sr & STM32_TIM_SR_CC2IF) != 0) &&
  200d92:	0760      	lsls	r0, r4, #29
  200d94:	d504      	bpl.n	200da0 <pwm_lld_serve_interrupt.constprop.0+0x30>
      (pwmp->config->channels[1].callback != NULL))
  200d96:	686b      	ldr	r3, [r5, #4]
  200d98:	699b      	ldr	r3, [r3, #24]
  if (((sr & STM32_TIM_SR_CC2IF) != 0) &&
  200d9a:	b10b      	cbz	r3, 200da0 <pwm_lld_serve_interrupt.constprop.0+0x30>
    pwmp->config->channels[1].callback(pwmp);
  200d9c:	480c      	ldr	r0, [pc, #48]	; (200dd0 <pwm_lld_serve_interrupt.constprop.0+0x60>)
  200d9e:	4798      	blx	r3
  if (((sr & STM32_TIM_SR_CC3IF) != 0) &&
  200da0:	0721      	lsls	r1, r4, #28
  200da2:	d504      	bpl.n	200dae <pwm_lld_serve_interrupt.constprop.0+0x3e>
      (pwmp->config->channels[2].callback != NULL))
  200da4:	686b      	ldr	r3, [r5, #4]
  200da6:	6a1b      	ldr	r3, [r3, #32]
  if (((sr & STM32_TIM_SR_CC3IF) != 0) &&
  200da8:	b10b      	cbz	r3, 200dae <pwm_lld_serve_interrupt.constprop.0+0x3e>
    pwmp->config->channels[2].callback(pwmp);
  200daa:	4809      	ldr	r0, [pc, #36]	; (200dd0 <pwm_lld_serve_interrupt.constprop.0+0x60>)
  200dac:	4798      	blx	r3
  if (((sr & STM32_TIM_SR_CC4IF) != 0) &&
  200dae:	06e2      	lsls	r2, r4, #27
  200db0:	d504      	bpl.n	200dbc <pwm_lld_serve_interrupt.constprop.0+0x4c>
      (pwmp->config->channels[3].callback != NULL))
  200db2:	686b      	ldr	r3, [r5, #4]
  200db4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  if (((sr & STM32_TIM_SR_CC4IF) != 0) &&
  200db6:	b10b      	cbz	r3, 200dbc <pwm_lld_serve_interrupt.constprop.0+0x4c>
    pwmp->config->channels[3].callback(pwmp);
  200db8:	4805      	ldr	r0, [pc, #20]	; (200dd0 <pwm_lld_serve_interrupt.constprop.0+0x60>)
  200dba:	4798      	blx	r3
  if (((sr & STM32_TIM_SR_UIF) != 0) && (pwmp->config->callback != NULL))
  200dbc:	07e3      	lsls	r3, r4, #31
  200dbe:	d506      	bpl.n	200dce <pwm_lld_serve_interrupt.constprop.0+0x5e>
  200dc0:	686b      	ldr	r3, [r5, #4]
  200dc2:	689b      	ldr	r3, [r3, #8]
  200dc4:	b11b      	cbz	r3, 200dce <pwm_lld_serve_interrupt.constprop.0+0x5e>
    pwmp->config->callback(pwmp);
  200dc6:	4802      	ldr	r0, [pc, #8]	; (200dd0 <pwm_lld_serve_interrupt.constprop.0+0x60>)
}
  200dc8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    pwmp->config->callback(pwmp);
  200dcc:	4718      	bx	r3
}
  200dce:	bd70      	pop	{r4, r5, r6, pc}
  200dd0:	20000828 	.word	0x20000828
	...

00200de0 <chEvtBroadcastFlagsI.constprop.0>:
 * @param[in] esp       pointer to the @p event_source_t structure
 * @param[in] flags     the flags set to be added to the listener flags mask
 *
 * @iclass
 */
void chEvtBroadcastFlagsI(event_source_t *esp, eventflags_t flags) {
  200de0:	b4f0      	push	{r4, r5, r6, r7}
  event_listener_t *elp;

  chDbgCheckClassI();
  chDbgCheck(esp != NULL);

  elp = esp->next;
  200de2:	4d1b      	ldr	r5, [pc, #108]	; (200e50 <chEvtBroadcastFlagsI.constprop.0+0x70>)
  200de4:	f855 3f04 	ldr.w	r3, [r5, #4]!
  /*lint -save -e9087 -e740 [11.3, 1.3] Cast required by list handling.*/
  while (elp != (event_listener_t *)esp) {
  200de8:	42ab      	cmp	r3, r5
  200dea:	d02a      	beq.n	200e42 <chEvtBroadcastFlagsI.constprop.0+0x62>
  /* Test on the AND/OR conditions wait states.*/
  if (((tp->state == CH_STATE_WTOREVT) &&
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
      ((tp->state == CH_STATE_WTANDEVT) &&
       ((tp->epending & tp->u.ewmask) == tp->u.ewmask))) {
    tp->u.rdymsg = MSG_OK;
  200dec:	2600      	movs	r6, #0
  200dee:	e004      	b.n	200dfa <chEvtBroadcastFlagsI.constprop.0+0x1a>
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
  200df0:	2c0b      	cmp	r4, #11
  200df2:	d028      	beq.n	200e46 <chEvtBroadcastFlagsI.constprop.0+0x66>
    elp = elp->next;
  200df4:	681b      	ldr	r3, [r3, #0]
  while (elp != (event_listener_t *)esp) {
  200df6:	42ab      	cmp	r3, r5
  200df8:	d023      	beq.n	200e42 <chEvtBroadcastFlagsI.constprop.0+0x62>
    elp->flags |= flags;
  200dfa:	68da      	ldr	r2, [r3, #12]
  200dfc:	4302      	orrs	r2, r0
  200dfe:	60da      	str	r2, [r3, #12]
    if ((flags == (eventflags_t)0) ||
  200e00:	b110      	cbz	r0, 200e08 <chEvtBroadcastFlagsI.constprop.0+0x28>
        ((flags & elp->wflags) != (eventflags_t)0)) {
  200e02:	691a      	ldr	r2, [r3, #16]
    if ((flags == (eventflags_t)0) ||
  200e04:	4210      	tst	r0, r2
  200e06:	d0f5      	beq.n	200df4 <chEvtBroadcastFlagsI.constprop.0+0x14>
  tp->epending |= events;
  200e08:	e9d3 1201 	ldrd	r1, r2, [r3, #4]
  200e0c:	6b4f      	ldr	r7, [r1, #52]	; 0x34
  if (((tp->state == CH_STATE_WTOREVT) &&
  200e0e:	f891 4020 	ldrb.w	r4, [r1, #32]
  tp->epending |= events;
  200e12:	433a      	orrs	r2, r7
  if (((tp->state == CH_STATE_WTOREVT) &&
  200e14:	2c0a      	cmp	r4, #10
  tp->epending |= events;
  200e16:	634a      	str	r2, [r1, #52]	; 0x34
  if (((tp->state == CH_STATE_WTOREVT) &&
  200e18:	d1ea      	bne.n	200df0 <chEvtBroadcastFlagsI.constprop.0+0x10>
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
  200e1a:	6a4c      	ldr	r4, [r1, #36]	; 0x24
  if (((tp->state == CH_STATE_WTOREVT) &&
  200e1c:	4222      	tst	r2, r4
  200e1e:	d0e9      	beq.n	200df4 <chEvtBroadcastFlagsI.constprop.0+0x14>
  } while (pqp->prio >= p->prio);
  200e20:	688c      	ldr	r4, [r1, #8]
  200e22:	4a0c      	ldr	r2, [pc, #48]	; (200e54 <chEvtBroadcastFlagsI.constprop.0+0x74>)
    tp->u.rdymsg = MSG_OK;
  200e24:	624e      	str	r6, [r1, #36]	; 0x24
  200e26:	f881 6020 	strb.w	r6, [r1, #32]
    pqp = pqp->next;
  200e2a:	6812      	ldr	r2, [r2, #0]
  } while (pqp->prio >= p->prio);
  200e2c:	6897      	ldr	r7, [r2, #8]
  200e2e:	42a7      	cmp	r7, r4
  200e30:	d2fb      	bcs.n	200e2a <chEvtBroadcastFlagsI.constprop.0+0x4a>
    elp = elp->next;
  200e32:	681b      	ldr	r3, [r3, #0]
  p->prev       = pqp->prev;
  200e34:	6854      	ldr	r4, [r2, #4]
  while (elp != (event_listener_t *)esp) {
  200e36:	42ab      	cmp	r3, r5
  200e38:	e9c1 2400 	strd	r2, r4, [r1]
  p->prev->next = p;
  200e3c:	6021      	str	r1, [r4, #0]
  pqp->prev     = p;
  200e3e:	6051      	str	r1, [r2, #4]
  200e40:	d1db      	bne.n	200dfa <chEvtBroadcastFlagsI.constprop.0+0x1a>
}
  200e42:	bcf0      	pop	{r4, r5, r6, r7}
  200e44:	4770      	bx	lr
       ((tp->epending & tp->u.ewmask) == tp->u.ewmask))) {
  200e46:	6a4c      	ldr	r4, [r1, #36]	; 0x24
      ((tp->state == CH_STATE_WTANDEVT) &&
  200e48:	ea34 0202 	bics.w	r2, r4, r2
  200e4c:	d1d2      	bne.n	200df4 <chEvtBroadcastFlagsI.constprop.0+0x14>
  200e4e:	e7e7      	b.n	200e20 <chEvtBroadcastFlagsI.constprop.0+0x40>
  200e50:	20000858 	.word	0x20000858
  200e54:	2000096c 	.word	0x2000096c
	...

00200e60 <chSchGoSleepTimeoutS>:
  if (TIME_INFINITE != timeout) {
  200e60:	1c4b      	adds	r3, r1, #1
msg_t chSchGoSleepTimeoutS(tstate_t newstate, sysinterval_t timeout) {
  200e62:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    chVTDoSetI(&vt, timeout, wakeup, currp);
  200e66:	4d60      	ldr	r5, [pc, #384]	; (200fe8 <chSchGoSleepTimeoutS+0x188>)
msg_t chSchGoSleepTimeoutS(tstate_t newstate, sysinterval_t timeout) {
  200e68:	b087      	sub	sp, #28
  if (TIME_INFINITE != timeout) {
  200e6a:	d054      	beq.n	200f16 <chSchGoSleepTimeoutS+0xb6>
    chVTDoSetI(&vt, timeout, wakeup, currp);
  200e6c:	2902      	cmp	r1, #2

  chDbgCheckClassI();
  chDbgCheck((vtp != NULL) && (vtfunc != NULL) && (delay != TIME_IMMEDIATE));

  vtp->par = par;
  vtp->func = vtfunc;
  200e6e:	4b5f      	ldr	r3, [pc, #380]	; (200fec <chSchGoSleepTimeoutS+0x18c>)
  return (bool)(dlhp == dlhp->next);
  200e70:	462f      	mov	r7, r5
 *
 * @notapi
 */
static inline systime_t st_lld_get_counter(void) {

  return (systime_t)STM32_ST_TIM->CNT;
  200e72:	f04f 4680 	mov.w	r6, #1073741824	; 0x40000000
  200e76:	bf38      	it	cc
  200e78:	2102      	movcc	r1, #2
  200e7a:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
  200e7e:	460c      	mov	r4, r1
  200e80:	69a9      	ldr	r1, [r5, #24]
  vtp->par = par;
  200e82:	e9cd 3104 	strd	r3, r1, [sp, #16]
  return (bool)(dlhp == dlhp->next);
  200e86:	f857 3f1c 	ldr.w	r3, [r7, #28]!
    if (delay < (sysinterval_t)CH_CFG_ST_TIMEDELTA) {
      delay = (sysinterval_t)CH_CFG_ST_TIMEDELTA;
    }

    /* Special case where the timers list is empty.*/
    if (is_vtlist_empty(&vtlp->dlist)) {
  200e8a:	42bb      	cmp	r3, r7
  200e8c:	f000 8092 	beq.w	200fb4 <chSchGoSleepTimeoutS+0x154>
      return;
    }

    /* Delay as delta from 'lasttime'. Note, it can overflow and the value
       becomes lower than 'deltanow'.*/
    deltanow = chTimeDiffX(vtlp->lasttime, now);
  200e90:	f8d5 e028 	ldr.w	lr, [r5, #40]	; 0x28
 */
static inline sysinterval_t chTimeDiffX(systime_t start, systime_t end) {

  /*lint -save -e9033 [10.8] This cast is required by the operation, it is
    known that the destination type can be wider.*/
  return (sysinterval_t)((systime_t)(end - start));
  200e94:	eba8 0c0e 	sub.w	ip, r8, lr
  200e98:	eb14 040c 	adds.w	r4, r4, ip
    delta    = deltanow + delay;
  200e9c:	4622      	mov	r2, r4

    /* Scenario where a very large delay exceeded the numeric range, it
       requires a special handling, the compression procedure.*/
    if (delta < deltanow) {
  200e9e:	d24d      	bcs.n	200f3c <chSchGoSleepTimeoutS+0xdc>
      vt_list_compress(vtlp, deltanow);
      delta -= deltanow;
    }
    else if (delta < vtlp->dlist.next->delta) {
  200ea0:	689c      	ldr	r4, [r3, #8]
  200ea2:	42a2      	cmp	r2, r4
  200ea4:	f0c0 8082 	bcc.w	200fac <chSchGoSleepTimeoutS+0x14c>
#endif /* CH_CFG_ST_TIMEDELTA == 0 */

  /* The delta list is scanned in order to find the correct position for
     this timer. */
  dlp = vtlp->dlist.next;
  while (dlp->delta < delta) {
  200ea8:	42a2      	cmp	r2, r4
  200eaa:	d904      	bls.n	200eb6 <chSchGoSleepTimeoutS+0x56>
    /* Debug assert if the timer is already in the list.*/
    chDbgAssert(dlp != &vtp->dlist, "timer already armed");

    delta -= dlp->delta;
    dlp = dlp->next;
  200eac:	681b      	ldr	r3, [r3, #0]
    delta -= dlp->delta;
  200eae:	1b12      	subs	r2, r2, r4
  while (dlp->delta < delta) {
  200eb0:	689c      	ldr	r4, [r3, #8]
  200eb2:	4294      	cmp	r4, r2
  200eb4:	d3fa      	bcc.n	200eac <chSchGoSleepTimeoutS+0x4c>
  }

  /* The timer is inserted in the delta list.*/
  vtp->dlist.next       = dlp;
  vtp->dlist.prev       = vtp->dlist.next->prev;
  200eb6:	685c      	ldr	r4, [r3, #4]
  vtp->dlist.prev->next = &vtp->dlist;
  200eb8:	f10d 0804 	add.w	r8, sp, #4
  vtp->dlist.next       = dlp;
  200ebc:	9301      	str	r3, [sp, #4]
  vtp->dlist.prev       = vtp->dlist.next->prev;
  200ebe:	9402      	str	r4, [sp, #8]
  vtp->dlist.prev->next = &vtp->dlist;
  200ec0:	f8c4 8000 	str.w	r8, [r4]
  dlp->prev             = &vtp->dlist;
  200ec4:	f8c3 8004 	str.w	r8, [r3, #4]
  vtp->dlist.delta      = delta;
  200ec8:	9203      	str	r2, [sp, #12]

  /* Calculate new delta for the following entry.*/
  dlp->delta -= delta;
  200eca:	689c      	ldr	r4, [r3, #8]
  200ecc:	1aa2      	subs	r2, r4, r2
  200ece:	609a      	str	r2, [r3, #8]

  /* Special case when the timer is in last position in the list, the
     value in the header must be restored.*/
  vtlp->dlist.delta = (sysinterval_t)-1;
  200ed0:	f04f 33ff 	mov.w	r3, #4294967295
  200ed4:	626b      	str	r3, [r5, #36]	; 0x24
  otp->state = newstate;
  200ed6:	f881 0020 	strb.w	r0, [r1, #32]
  currp->state = CH_STATE_CURRENT;
  200eda:	2201      	movs	r2, #1
  ch_priority_queue_t *p = pqp->next;
  200edc:	6828      	ldr	r0, [r5, #0]
  pqp->next       = p->next;
  200ede:	6803      	ldr	r3, [r0, #0]
  pqp->next->prev = pqp;
  200ee0:	605d      	str	r5, [r3, #4]
  200ee2:	f880 2020 	strb.w	r2, [r0, #32]
  pqp->next       = p->next;
  200ee6:	602b      	str	r3, [r5, #0]
  currp = (thread_t *)ch_pqueue_remove_highest(&ch.rlist.pqueue);
  200ee8:	61a8      	str	r0, [r5, #24]
  chSysSwitch(currp, otp);
  200eea:	f7ff f9f9 	bl	2002e0 <_port_switch>
    if (chVTIsArmedI(&vt)) {
  200eee:	9b04      	ldr	r3, [sp, #16]
  200ef0:	b163      	cbz	r3, 200f0c <chSchGoSleepTimeoutS+0xac>
#else /* CH_CFG_ST_TIMEDELTA > 0 */
  sysinterval_t nowdelta, delta;

  /* If the timer is not the first of the list then it is simply unlinked
     else the operation is more complex.*/
  if (!is_first_timer(&vtlp->dlist, &vtp->dlist)) {
  200ef2:	69eb      	ldr	r3, [r5, #28]
  200ef4:	4543      	cmp	r3, r8
  200ef6:	d03d      	beq.n	200f74 <chSchGoSleepTimeoutS+0x114>
    /* Removing the element from the delta list.*/
    vtp->dlist.prev->next = vtp->dlist.next;
  200ef8:	e9dd 3201 	ldrd	r3, r2, [sp, #4]
    vtp->dlist.next->prev = vtp->dlist.prev;
    vtp->func = NULL;

    /* Adding delta to the next element, if it is not the last one.*/
    if (is_timer(&vtlp->dlist, vtp->dlist.next))
  200efc:	42bb      	cmp	r3, r7
    vtp->dlist.prev->next = vtp->dlist.next;
  200efe:	6013      	str	r3, [r2, #0]
    vtp->dlist.next->prev = vtp->dlist.prev;
  200f00:	605a      	str	r2, [r3, #4]
    if (is_timer(&vtlp->dlist, vtp->dlist.next))
  200f02:	d003      	beq.n	200f0c <chSchGoSleepTimeoutS+0xac>
      vtp->dlist.next->delta += vtp->dlist.delta;
  200f04:	689a      	ldr	r2, [r3, #8]
  200f06:	9903      	ldr	r1, [sp, #12]
  200f08:	440a      	add	r2, r1
  200f0a:	609a      	str	r2, [r3, #8]
  return currp->u.rdymsg;
  200f0c:	69ab      	ldr	r3, [r5, #24]
  200f0e:	6a58      	ldr	r0, [r3, #36]	; 0x24
}
  200f10:	b007      	add	sp, #28
  200f12:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  ch_priority_queue_t *p = pqp->next;
  200f16:	682b      	ldr	r3, [r5, #0]
  currp->state = CH_STATE_CURRENT;
  200f18:	2401      	movs	r4, #1
  thread_t *otp = currp;
  200f1a:	69a9      	ldr	r1, [r5, #24]
  otp->state = newstate;
  200f1c:	f881 0020 	strb.w	r0, [r1, #32]
  chSysSwitch(currp, otp);
  200f20:	4618      	mov	r0, r3
  pqp->next       = p->next;
  200f22:	681a      	ldr	r2, [r3, #0]
  pqp->next->prev = pqp;
  200f24:	6055      	str	r5, [r2, #4]
  currp->state = CH_STATE_CURRENT;
  200f26:	f883 4020 	strb.w	r4, [r3, #32]
  currp = (thread_t *)ch_pqueue_remove_highest(&ch.rlist.pqueue);
  200f2a:	61ab      	str	r3, [r5, #24]
  pqp->next       = p->next;
  200f2c:	602a      	str	r2, [r5, #0]
  chSysSwitch(currp, otp);
  200f2e:	f7ff f9d7 	bl	2002e0 <_port_switch>
  return currp->u.rdymsg;
  200f32:	69ab      	ldr	r3, [r5, #24]
  200f34:	6a58      	ldr	r0, [r3, #36]	; 0x24
}
  200f36:	b007      	add	sp, #28
  200f38:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  while (dlp->delta < deltanow) {
  200f3c:	689e      	ldr	r6, [r3, #8]
  200f3e:	45b4      	cmp	ip, r6
  200f40:	d94d      	bls.n	200fde <chSchGoSleepTimeoutS+0x17e>
  200f42:	461a      	mov	r2, r3
    dlp->delta = (sysinterval_t)0;
  200f44:	f04f 0900 	mov.w	r9, #0
  200f48:	f8c2 9008 	str.w	r9, [r2, #8]
    deltanow  -= dlp->delta;
  200f4c:	ebac 0c06 	sub.w	ip, ip, r6
    dlp        = dlp->next;
  200f50:	6812      	ldr	r2, [r2, #0]
  while (dlp->delta < deltanow) {
  200f52:	6896      	ldr	r6, [r2, #8]
  200f54:	4566      	cmp	r6, ip
  200f56:	d3f7      	bcc.n	200f48 <chSchGoSleepTimeoutS+0xe8>
  vtlp->lasttime = vtlp->lasttime + deltanow;
  200f58:	eb0e 090c 	add.w	r9, lr, ip
  if (is_timer(&vtlp->dlist, dlp)) {
  200f5c:	42ba      	cmp	r2, r7
  vtlp->lasttime = vtlp->lasttime + deltanow;
  200f5e:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  if (is_timer(&vtlp->dlist, dlp)) {
  200f62:	d002      	beq.n	200f6a <chSchGoSleepTimeoutS+0x10a>
    dlp->delta -= deltanow;
  200f64:	eba6 060c 	sub.w	r6, r6, ip
  200f68:	6096      	str	r6, [r2, #8]
      delta -= deltanow;
  200f6a:	ebae 0208 	sub.w	r2, lr, r8
  200f6e:	4422      	add	r2, r4
  while (dlp->delta < delta) {
  200f70:	689c      	ldr	r4, [r3, #8]
  200f72:	e799      	b.n	200ea8 <chSchGoSleepTimeoutS+0x48>

    return;
  }

  /* Removing the first timer from the list.*/
  vtlp->dlist.next = vtp->dlist.next;
  200f74:	9b01      	ldr	r3, [sp, #4]
  vtlp->dlist.next->prev = &vtlp->dlist;
  vtp->func = NULL;
  200f76:	2200      	movs	r2, #0

  /* If the list become empty then the alarm timer is stopped and done.*/
  if (is_vtlist_empty(&vtlp->dlist)) {
  200f78:	42bb      	cmp	r3, r7
  vtlp->dlist.next = vtp->dlist.next;
  200f7a:	61eb      	str	r3, [r5, #28]
  vtlp->dlist.next->prev = &vtlp->dlist;
  200f7c:	605f      	str	r7, [r3, #4]
  vtp->func = NULL;
  200f7e:	9204      	str	r2, [sp, #16]
  if (is_vtlist_empty(&vtlp->dlist)) {
  200f80:	d029      	beq.n	200fd6 <chSchGoSleepTimeoutS+0x176>

    return;
  }

  /* The delta of the removed timer is added to the new first timer.*/
  vtlp->dlist.next->delta += vtp->dlist.delta;
  200f82:	689a      	ldr	r2, [r3, #8]
  200f84:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
  200f88:	9c03      	ldr	r4, [sp, #12]
/*  if (vtlp->dlist.next->delta == 0) {
    return;
  }*/

  /* Distance in ticks between the last alarm event and current time.*/
  nowdelta = chTimeDiffX(vtlp->lasttime, chVTGetSystemTimeX());
  200f8a:	6aa9      	ldr	r1, [r5, #40]	; 0x28
  vtlp->dlist.next->delta += vtp->dlist.delta;
  200f8c:	4422      	add	r2, r4
  200f8e:	609a      	str	r2, [r3, #8]
  200f90:	6a43      	ldr	r3, [r0, #36]	; 0x24
  200f92:	1a58      	subs	r0, r3, r1

  /* If the current time surpassed the time of the next element in list
     then the event interrupt is already pending, just return.*/
  if (nowdelta >= vtlp->dlist.next->delta) {
  200f94:	4282      	cmp	r2, r0
  200f96:	d9b9      	bls.n	200f0c <chSchGoSleepTimeoutS+0xac>
    return;
  }

  /* Distance from the next scheduled event and now.*/
  delta = vtlp->dlist.next->delta - nowdelta;
  200f98:	1acb      	subs	r3, r1, r3
  200f9a:	4413      	add	r3, r2

  /* Making sure to not schedule an event closer than CH_CFG_ST_TIMEDELTA
     ticks from now.*/
  if (delta < (sysinterval_t)CH_CFG_ST_TIMEDELTA) {
  200f9c:	2b01      	cmp	r3, #1
 *
 * @notapi
 */
static inline void st_lld_set_alarm(systime_t abstime) {

  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
  200f9e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    delta = nowdelta + (sysinterval_t)CH_CFG_ST_TIMEDELTA;
  200fa2:	bf98      	it	ls
  200fa4:	1c82      	addls	r2, r0, #2
  return systime + (systime_t)interval;
  200fa6:	440a      	add	r2, r1
  200fa8:	635a      	str	r2, [r3, #52]	; 0x34
void stSetAlarm(systime_t abstime) {

  osalDbgAssert(stIsAlarmActive() != false, "not active");

  st_lld_set_alarm(abstime);
}
  200faa:	e7af      	b.n	200f0c <chSchGoSleepTimeoutS+0xac>
  200fac:	4496      	add	lr, r2
  200fae:	f8c6 e034 	str.w	lr, [r6, #52]	; 0x34
  200fb2:	e779      	b.n	200ea8 <chSchGoSleepTimeoutS+0x48>
      vtlp->lasttime = now;
  200fb4:	f8c5 8028 	str.w	r8, [r5, #40]	; 0x28
  200fb8:	eb04 0308 	add.w	r3, r4, r8
      vtlp->dlist.next = &vtp->dlist;
  200fbc:	f10d 0804 	add.w	r8, sp, #4
      vtp->dlist.delta = delay;
  200fc0:	9403      	str	r4, [sp, #12]
      vtp->dlist.prev = &vtlp->dlist;
  200fc2:	e9cd 7701 	strd	r7, r7, [sp, #4]
      vtlp->dlist.prev = &vtp->dlist;
  200fc6:	e9c5 8807 	strd	r8, r8, [r5, #28]
  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
  200fca:	6373      	str	r3, [r6, #52]	; 0x34
  STM32_ST_TIM->SR     = 0;
  200fcc:	2300      	movs	r3, #0
  200fce:	6133      	str	r3, [r6, #16]
  STM32_ST_TIM->DIER   = STM32_TIM_DIER_CC1IE;
  200fd0:	2302      	movs	r3, #2
  200fd2:	60f3      	str	r3, [r6, #12]
}
  200fd4:	e77f      	b.n	200ed6 <chSchGoSleepTimeoutS+0x76>
  STM32_ST_TIM->DIER = 0U;
  200fd6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  200fda:	60da      	str	r2, [r3, #12]
    return;
  200fdc:	e796      	b.n	200f0c <chSchGoSleepTimeoutS+0xac>
  vtlp->lasttime = vtlp->lasttime + deltanow;
  200fde:	461a      	mov	r2, r3
  200fe0:	f8c5 8028 	str.w	r8, [r5, #40]	; 0x28
  200fe4:	e7be      	b.n	200f64 <chSchGoSleepTimeoutS+0x104>
  200fe6:	bf00      	nop
  200fe8:	2000096c 	.word	0x2000096c
  200fec:	00200631 	.word	0x00200631

00200ff0 <iqReadTimeout>:
 * @return              The number of bytes effectively transferred.
 *
 * @api
 */
size_t iqReadTimeout(input_queue_t *iqp, uint8_t *bp,
                     size_t n, sysinterval_t timeout) {
  200ff0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  200ff4:	b083      	sub	sp, #12
  200ff6:	4699      	mov	r9, r3
  qnotify_t nfy = iqp->q_notify;
  200ff8:	69c7      	ldr	r7, [r0, #28]
  200ffa:	f04f 0a20 	mov.w	sl, #32
                     size_t n, sysinterval_t timeout) {
  200ffe:	9201      	str	r2, [sp, #4]
  201000:	f38a 8811 	msr	BASEPRI, sl

  osalDbgCheck(n > 0U);

  osalSysLock();

  while (n > 0U) {
  201004:	b392      	cbz	r2, 20106c <iqReadTimeout+0x7c>
  201006:	4604      	mov	r4, r0
  201008:	460e      	mov	r6, r1
  20100a:	f8dd b004 	ldr.w	fp, [sp, #4]
  if (n > iqGetFullI(iqp)) {
  20100e:	68a2      	ldr	r2, [r4, #8]
  201010:	455a      	cmp	r2, fp
  201012:	d232      	bcs.n	20107a <iqReadTimeout+0x8a>
  s1 = (size_t)(iqp->q_top - iqp->q_rdptr);
  201014:	69a1      	ldr	r1, [r4, #24]
  201016:	6922      	ldr	r2, [r4, #16]
    n = iqGetFullI(iqp);
  201018:	68a5      	ldr	r5, [r4, #8]
  s1 = (size_t)(iqp->q_top - iqp->q_rdptr);
  20101a:	eba2 0801 	sub.w	r8, r2, r1
  if (n < s1) {
  20101e:	45a8      	cmp	r8, r5
  201020:	d832      	bhi.n	201088 <iqReadTimeout+0x98>
  else if (n > s1) {
  201022:	d256      	bcs.n	2010d2 <iqReadTimeout+0xe2>
    s2 = n - s1;
  201024:	eba5 0308 	sub.w	r3, r5, r8
    memcpy((void *)bp, (void *)iqp->q_rdptr, s1);
  201028:	4642      	mov	r2, r8
  20102a:	4630      	mov	r0, r6
    s2 = n - s1;
  20102c:	9300      	str	r3, [sp, #0]
    memcpy((void *)bp, (void *)iqp->q_rdptr, s1);
  20102e:	f003 ff4d 	bl	204ecc <memcpy>
    memcpy((void *)bp, (void *)iqp->q_buffer, s2);
  201032:	eb06 0008 	add.w	r0, r6, r8
  201036:	f8dd 8000 	ldr.w	r8, [sp]
  20103a:	68e1      	ldr	r1, [r4, #12]
  20103c:	4642      	mov	r2, r8
  20103e:	f003 ff45 	bl	204ecc <memcpy>
    iqp->q_rdptr = iqp->q_buffer + s2;
  201042:	68e2      	ldr	r2, [r4, #12]
  201044:	4442      	add	r2, r8
  201046:	61a2      	str	r2, [r4, #24]
  iqp->q_counter -= n;
  201048:	68a2      	ldr	r2, [r4, #8]
  20104a:	1b52      	subs	r2, r2, r5
  20104c:	60a2      	str	r2, [r4, #8]
    size_t done;

    done = iq_read(iqp, bp, n);
    if (done == (size_t)0) {
  20104e:	b33d      	cbz	r5, 2010a0 <iqReadTimeout+0xb0>
      }
    }
    else {
      /* Inform the low side that the queue has at least one empty slot
         available.*/
      if (nfy != NULL) {
  201050:	b10f      	cbz	r7, 201056 <iqReadTimeout+0x66>
        nfy(iqp);
  201052:	4620      	mov	r0, r4
  201054:	47b8      	blx	r7
  201056:	2300      	movs	r3, #0
  201058:	f383 8811 	msr	BASEPRI, r3
      }

      /* Giving a preemption chance in a controlled point.*/
      osalSysUnlock();

      n  -= done;
  20105c:	ebab 0b05 	sub.w	fp, fp, r5
      bp += done;
  201060:	442e      	add	r6, r5
  201062:	f38a 8811 	msr	BASEPRI, sl
  while (n > 0U) {
  201066:	f1bb 0f00 	cmp.w	fp, #0
  20106a:	d1d0      	bne.n	20100e <iqReadTimeout+0x1e>
  20106c:	9801      	ldr	r0, [sp, #4]
  20106e:	2300      	movs	r3, #0
  201070:	f383 8811 	msr	BASEPRI, r3
    }
  }

  osalSysUnlock();
  return max - n;
}
  201074:	b003      	add	sp, #12
  201076:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  s1 = (size_t)(iqp->q_top - iqp->q_rdptr);
  20107a:	69a1      	ldr	r1, [r4, #24]
  20107c:	465d      	mov	r5, fp
  20107e:	6922      	ldr	r2, [r4, #16]
  201080:	eba2 0801 	sub.w	r8, r2, r1
  if (n < s1) {
  201084:	45a8      	cmp	r8, r5
  201086:	d9cc      	bls.n	201022 <iqReadTimeout+0x32>
    memcpy((void *)bp, (void *)iqp->q_rdptr, n);
  201088:	462a      	mov	r2, r5
  20108a:	4630      	mov	r0, r6
  20108c:	f003 ff1e 	bl	204ecc <memcpy>
    iqp->q_rdptr += n;
  201090:	69a2      	ldr	r2, [r4, #24]
  201092:	442a      	add	r2, r5
  201094:	61a2      	str	r2, [r4, #24]
  iqp->q_counter -= n;
  201096:	68a2      	ldr	r2, [r4, #8]
  201098:	1b52      	subs	r2, r2, r5
  20109a:	60a2      	str	r2, [r4, #8]
    if (done == (size_t)0) {
  20109c:	2d00      	cmp	r5, #0
  20109e:	d1d7      	bne.n	201050 <iqReadTimeout+0x60>
  if (TIME_IMMEDIATE == timeout) {
  2010a0:	f1b9 0f00 	cmp.w	r9, #0
  2010a4:	d00c      	beq.n	2010c0 <iqReadTimeout+0xd0>
  ch_queue_insert(&currp->hdr.queue, &tqp->queue);
  2010a6:	4b0e      	ldr	r3, [pc, #56]	; (2010e0 <iqReadTimeout+0xf0>)
  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
  2010a8:	4649      	mov	r1, r9
  p->prev       = qp->prev;
  2010aa:	6860      	ldr	r0, [r4, #4]
  ch_queue_insert(&currp->hdr.queue, &tqp->queue);
  2010ac:	699a      	ldr	r2, [r3, #24]
  2010ae:	e9c2 4000 	strd	r4, r0, [r2]
  p->prev->next = p;
  2010b2:	6002      	str	r2, [r0, #0]
  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
  2010b4:	2004      	movs	r0, #4
  qp->prev      = p;
  2010b6:	6062      	str	r2, [r4, #4]
  2010b8:	f7ff fed2 	bl	200e60 <chSchGoSleepTimeoutS>
      if (msg != MSG_OK) {
  2010bc:	2800      	cmp	r0, #0
  2010be:	d0a6      	beq.n	20100e <iqReadTimeout+0x1e>
  return max - n;
  2010c0:	9b01      	ldr	r3, [sp, #4]
  2010c2:	eba3 000b 	sub.w	r0, r3, fp
  2010c6:	2300      	movs	r3, #0
  2010c8:	f383 8811 	msr	BASEPRI, r3
}
  2010cc:	b003      	add	sp, #12
  2010ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    memcpy((void *)bp, (void *)iqp->q_rdptr, n);
  2010d2:	462a      	mov	r2, r5
  2010d4:	4630      	mov	r0, r6
  2010d6:	f003 fef9 	bl	204ecc <memcpy>
    iqp->q_rdptr = iqp->q_buffer;
  2010da:	68e2      	ldr	r2, [r4, #12]
  2010dc:	61a2      	str	r2, [r4, #24]
  2010de:	e7b3      	b.n	201048 <iqReadTimeout+0x58>
  2010e0:	2000096c 	.word	0x2000096c
	...

002010f0 <_read>:
  return iqReadTimeout(&((SerialDriver *)ip)->iqueue, bp,
  2010f0:	f04f 33ff 	mov.w	r3, #4294967295
  2010f4:	300c      	adds	r0, #12
  2010f6:	f7ff bf7b 	b.w	200ff0 <iqReadTimeout>
  2010fa:	bf00      	nop
  2010fc:	0000      	movs	r0, r0
	...

00201100 <_readt>:
  return iqReadTimeout(&((SerialDriver *)ip)->iqueue, bp, n, timeout);
  201100:	300c      	adds	r0, #12
  201102:	f7ff bf75 	b.w	200ff0 <iqReadTimeout>
  201106:	bf00      	nop
	...

00201110 <iqGetTimeout>:
msg_t iqGetTimeout(input_queue_t *iqp, sysinterval_t timeout) {
  201110:	b570      	push	{r4, r5, r6, lr}
  201112:	2320      	movs	r3, #32
  201114:	4604      	mov	r4, r0
  201116:	460d      	mov	r5, r1
  201118:	f383 8811 	msr	BASEPRI, r3
  ch_queue_insert(&currp->hdr.queue, &tqp->queue);
  20111c:	4e16      	ldr	r6, [pc, #88]	; (201178 <iqGetTimeout+0x68>)
 * @special
 */
static inline void osalSysLock(void) {

  chSysLock();
}
  20111e:	e00a      	b.n	201136 <iqGetTimeout+0x26>
  if (TIME_IMMEDIATE == timeout) {
  201120:	b31d      	cbz	r5, 20116a <iqGetTimeout+0x5a>
  ch_queue_insert(&currp->hdr.queue, &tqp->queue);
  201122:	69b3      	ldr	r3, [r6, #24]
  p->prev       = qp->prev;
  201124:	6862      	ldr	r2, [r4, #4]
  201126:	e9c3 4200 	strd	r4, r2, [r3]
  p->prev->next = p;
  20112a:	6013      	str	r3, [r2, #0]
  qp->prev      = p;
  20112c:	6063      	str	r3, [r4, #4]
  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
  20112e:	f7ff fe97 	bl	200e60 <chSchGoSleepTimeoutS>
    if (msg < MSG_OK) {
  201132:	2800      	cmp	r0, #0
  201134:	db1b      	blt.n	20116e <iqGetTimeout+0x5e>
  while (iqIsEmptyI(iqp)) {
  201136:	68a3      	ldr	r3, [r4, #8]
  201138:	4629      	mov	r1, r5
  20113a:	2004      	movs	r0, #4
  20113c:	2b00      	cmp	r3, #0
  20113e:	d0ef      	beq.n	201120 <iqGetTimeout+0x10>
  iqp->q_counter--;
  201140:	68a3      	ldr	r3, [r4, #8]
  b = *iqp->q_rdptr++;
  201142:	69a1      	ldr	r1, [r4, #24]
  iqp->q_counter--;
  201144:	3b01      	subs	r3, #1
  b = *iqp->q_rdptr++;
  201146:	1c4a      	adds	r2, r1, #1
  iqp->q_counter--;
  201148:	60a3      	str	r3, [r4, #8]
  if (iqp->q_rdptr >= iqp->q_top) {
  20114a:	6923      	ldr	r3, [r4, #16]
  b = *iqp->q_rdptr++;
  20114c:	61a2      	str	r2, [r4, #24]
  if (iqp->q_rdptr >= iqp->q_top) {
  20114e:	429a      	cmp	r2, r3
  b = *iqp->q_rdptr++;
  201150:	780d      	ldrb	r5, [r1, #0]
  if (iqp->q_rdptr >= iqp->q_top) {
  201152:	d301      	bcc.n	201158 <iqGetTimeout+0x48>
    iqp->q_rdptr = iqp->q_buffer;
  201154:	68e3      	ldr	r3, [r4, #12]
  201156:	61a3      	str	r3, [r4, #24]
  if (iqp->q_notify != NULL) {
  201158:	69e3      	ldr	r3, [r4, #28]
  20115a:	b10b      	cbz	r3, 201160 <iqGetTimeout+0x50>
    iqp->q_notify(iqp);
  20115c:	4620      	mov	r0, r4
  20115e:	4798      	blx	r3
  201160:	2300      	movs	r3, #0
  201162:	f383 8811 	msr	BASEPRI, r3
  return (msg_t)b;
  201166:	4628      	mov	r0, r5
}
  201168:	bd70      	pop	{r4, r5, r6, pc}
    return MSG_TIMEOUT;
  20116a:	f04f 30ff 	mov.w	r0, #4294967295
  20116e:	2300      	movs	r3, #0
  201170:	f383 8811 	msr	BASEPRI, r3
  201174:	bd70      	pop	{r4, r5, r6, pc}
  201176:	bf00      	nop
  201178:	2000096c 	.word	0x2000096c
  20117c:	00000000 	.word	0x00000000

00201180 <_get>:
  return iqGetTimeout(&((SerialDriver *)ip)->iqueue, TIME_INFINITE);
  201180:	f04f 31ff 	mov.w	r1, #4294967295
  201184:	300c      	adds	r0, #12
  201186:	f7ff bfc3 	b.w	201110 <iqGetTimeout>
  20118a:	bf00      	nop
  20118c:	0000      	movs	r0, r0
	...

00201190 <_gett>:
  return iqGetTimeout(&((SerialDriver *)ip)->iqueue, timeout);
  201190:	300c      	adds	r0, #12
  201192:	f7ff bfbd 	b.w	201110 <iqGetTimeout>
  201196:	bf00      	nop
	...

002011a0 <oqPutTimeout>:
 * @retval MSG_TIMEOUT  if the specified time expired.
 * @retval MSG_RESET    if the queue has been reset.
 *
 * @api
 */
msg_t oqPutTimeout(output_queue_t *oqp, uint8_t b, sysinterval_t timeout) {
  2011a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  2011a4:	2320      	movs	r3, #32
  2011a6:	4604      	mov	r4, r0
  2011a8:	460f      	mov	r7, r1
  2011aa:	4616      	mov	r6, r2
  2011ac:	f383 8811 	msr	BASEPRI, r3
  ch_queue_insert(&currp->hdr.queue, &tqp->queue);
  2011b0:	f8df 8060 	ldr.w	r8, [pc, #96]	; 201214 <oqPutTimeout+0x74>
  2011b4:	e00b      	b.n	2011ce <oqPutTimeout+0x2e>
  if (TIME_IMMEDIATE == timeout) {
  2011b6:	b32e      	cbz	r6, 201204 <oqPutTimeout+0x64>
  ch_queue_insert(&currp->hdr.queue, &tqp->queue);
  2011b8:	f8d8 3018 	ldr.w	r3, [r8, #24]
  p->prev       = qp->prev;
  2011bc:	6865      	ldr	r5, [r4, #4]
  2011be:	e9c3 4500 	strd	r4, r5, [r3]
  p->prev->next = p;
  2011c2:	602b      	str	r3, [r5, #0]
  qp->prev      = p;
  2011c4:	6063      	str	r3, [r4, #4]
  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
  2011c6:	f7ff fe4b 	bl	200e60 <chSchGoSleepTimeoutS>
  osalSysLock();

  /* Waiting until there is a slot available or a timeout occurs.*/
  while (oqIsFullI(oqp)) {
    msg_t msg = osalThreadEnqueueTimeoutS(&oqp->q_waiting, timeout);
    if (msg < MSG_OK) {
  2011ca:	2800      	cmp	r0, #0
  2011cc:	db1c      	blt.n	201208 <oqPutTimeout+0x68>
  while (oqIsFullI(oqp)) {
  2011ce:	68a3      	ldr	r3, [r4, #8]
  2011d0:	4631      	mov	r1, r6
  2011d2:	2004      	movs	r0, #4
  2011d4:	2b00      	cmp	r3, #0
  2011d6:	d0ee      	beq.n	2011b6 <oqPutTimeout+0x16>
    }
  }

  /* Putting the character into the queue.*/
  oqp->q_counter--;
  *oqp->q_wrptr++ = b;
  2011d8:	6962      	ldr	r2, [r4, #20]
  oqp->q_counter--;
  2011da:	68a3      	ldr	r3, [r4, #8]
  *oqp->q_wrptr++ = b;
  2011dc:	1c51      	adds	r1, r2, #1
  oqp->q_counter--;
  2011de:	3b01      	subs	r3, #1
  *oqp->q_wrptr++ = b;
  2011e0:	6161      	str	r1, [r4, #20]
  oqp->q_counter--;
  2011e2:	60a3      	str	r3, [r4, #8]
  *oqp->q_wrptr++ = b;
  2011e4:	7017      	strb	r7, [r2, #0]
  if (oqp->q_wrptr >= oqp->q_top) {
  2011e6:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
  2011ea:	429a      	cmp	r2, r3
  2011ec:	d301      	bcc.n	2011f2 <oqPutTimeout+0x52>
    oqp->q_wrptr = oqp->q_buffer;
  2011ee:	68e3      	ldr	r3, [r4, #12]
  2011f0:	6163      	str	r3, [r4, #20]
  }

  /* Inform the low side that the queue has at least one character available.*/
  if (oqp->q_notify != NULL) {
  2011f2:	69e3      	ldr	r3, [r4, #28]
  2011f4:	b10b      	cbz	r3, 2011fa <oqPutTimeout+0x5a>
    oqp->q_notify(oqp);
  2011f6:	4620      	mov	r0, r4
  2011f8:	4798      	blx	r3
  2011fa:	2000      	movs	r0, #0
  2011fc:	f380 8811 	msr	BASEPRI, r0
  }

  osalSysUnlock();

  return MSG_OK;
}
  201200:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return MSG_TIMEOUT;
  201204:	f04f 30ff 	mov.w	r0, #4294967295
  201208:	2300      	movs	r3, #0
  20120a:	f383 8811 	msr	BASEPRI, r3
  20120e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  201212:	bf00      	nop
  201214:	2000096c 	.word	0x2000096c
	...

00201220 <_put>:
  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, TIME_INFINITE);
  201220:	f04f 32ff 	mov.w	r2, #4294967295
  201224:	3030      	adds	r0, #48	; 0x30
  201226:	f7ff bfbb 	b.w	2011a0 <oqPutTimeout>
  20122a:	bf00      	nop
  20122c:	0000      	movs	r0, r0
	...

00201230 <_putt>:
  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, timeout);
  201230:	3030      	adds	r0, #48	; 0x30
  201232:	f7ff bfb5 	b.w	2011a0 <oqPutTimeout>
  201236:	bf00      	nop
	...

00201240 <oqWriteTimeout>:
 * @return              The number of bytes effectively transferred.
 *
 * @api
 */
size_t oqWriteTimeout(output_queue_t *oqp, const uint8_t *bp,
                      size_t n, sysinterval_t timeout) {
  201240:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  201244:	b083      	sub	sp, #12
  201246:	4699      	mov	r9, r3
  qnotify_t nfy = oqp->q_notify;
  201248:	69c7      	ldr	r7, [r0, #28]
  20124a:	f04f 0a20 	mov.w	sl, #32
                      size_t n, sysinterval_t timeout) {
  20124e:	9201      	str	r2, [sp, #4]
  201250:	f38a 8811 	msr	BASEPRI, sl

  osalDbgCheck(n > 0U);

  osalSysLock();

  while (n > 0U) {
  201254:	b392      	cbz	r2, 2012bc <oqWriteTimeout+0x7c>
  201256:	4604      	mov	r4, r0
  201258:	460e      	mov	r6, r1
  20125a:	f8dd b004 	ldr.w	fp, [sp, #4]
  if (n > oqGetEmptyI(oqp)) {
  20125e:	68a2      	ldr	r2, [r4, #8]
  201260:	455a      	cmp	r2, fp
  201262:	d232      	bcs.n	2012ca <oqWriteTimeout+0x8a>
    n = oqGetEmptyI(oqp);
  201264:	68a5      	ldr	r5, [r4, #8]
  s1 = (size_t)(oqp->q_top - oqp->q_wrptr);
  201266:	e9d4 2004 	ldrd	r2, r0, [r4, #16]
  20126a:	eba2 0800 	sub.w	r8, r2, r0
  if (n < s1) {
  20126e:	45a8      	cmp	r8, r5
  201270:	d832      	bhi.n	2012d8 <oqWriteTimeout+0x98>
  else if (n > s1) {
  201272:	d256      	bcs.n	201322 <oqWriteTimeout+0xe2>
    s2 = n - s1;
  201274:	eba5 0308 	sub.w	r3, r5, r8
    memcpy((void *)oqp->q_wrptr, (const void *)bp, s1);
  201278:	4642      	mov	r2, r8
  20127a:	4631      	mov	r1, r6
    s2 = n - s1;
  20127c:	9300      	str	r3, [sp, #0]
    memcpy((void *)oqp->q_wrptr, (const void *)bp, s1);
  20127e:	f003 fe25 	bl	204ecc <memcpy>
    memcpy((void *)oqp->q_buffer, (const void *)bp, s2);
  201282:	eb06 0108 	add.w	r1, r6, r8
  201286:	f8dd 8000 	ldr.w	r8, [sp]
  20128a:	68e0      	ldr	r0, [r4, #12]
  20128c:	4642      	mov	r2, r8
  20128e:	f003 fe1d 	bl	204ecc <memcpy>
    oqp->q_wrptr = oqp->q_buffer + s2;
  201292:	68e2      	ldr	r2, [r4, #12]
  201294:	4442      	add	r2, r8
  201296:	6162      	str	r2, [r4, #20]
  oqp->q_counter -= n;
  201298:	68a2      	ldr	r2, [r4, #8]
  20129a:	1b52      	subs	r2, r2, r5
  20129c:	60a2      	str	r2, [r4, #8]
    size_t done;

    done = oq_write(oqp, bp, n);
    if (done == (size_t)0) {
  20129e:	b33d      	cbz	r5, 2012f0 <oqWriteTimeout+0xb0>
      }
    }
    else {
      /* Inform the low side that the queue has at least one character
         available.*/
      if (nfy != NULL) {
  2012a0:	b10f      	cbz	r7, 2012a6 <oqWriteTimeout+0x66>
        nfy(oqp);
  2012a2:	4620      	mov	r0, r4
  2012a4:	47b8      	blx	r7
  2012a6:	2300      	movs	r3, #0
  2012a8:	f383 8811 	msr	BASEPRI, r3
      }

      /* Giving a preemption chance in a controlled point.*/
      osalSysUnlock();

      n  -= done;
  2012ac:	ebab 0b05 	sub.w	fp, fp, r5
      bp += done;
  2012b0:	442e      	add	r6, r5
  2012b2:	f38a 8811 	msr	BASEPRI, sl
  while (n > 0U) {
  2012b6:	f1bb 0f00 	cmp.w	fp, #0
  2012ba:	d1d0      	bne.n	20125e <oqWriteTimeout+0x1e>
  2012bc:	9801      	ldr	r0, [sp, #4]
  2012be:	2300      	movs	r3, #0
  2012c0:	f383 8811 	msr	BASEPRI, r3
    }
  }

  osalSysUnlock();
  return max - n;
}
  2012c4:	b003      	add	sp, #12
  2012c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  s1 = (size_t)(oqp->q_top - oqp->q_wrptr);
  2012ca:	e9d4 2004 	ldrd	r2, r0, [r4, #16]
  2012ce:	465d      	mov	r5, fp
  2012d0:	eba2 0800 	sub.w	r8, r2, r0
  if (n < s1) {
  2012d4:	45a8      	cmp	r8, r5
  2012d6:	d9cc      	bls.n	201272 <oqWriteTimeout+0x32>
    memcpy((void *)oqp->q_wrptr, (const void *)bp, n);
  2012d8:	462a      	mov	r2, r5
  2012da:	4631      	mov	r1, r6
  2012dc:	f003 fdf6 	bl	204ecc <memcpy>
    oqp->q_wrptr += n;
  2012e0:	6962      	ldr	r2, [r4, #20]
  2012e2:	442a      	add	r2, r5
  2012e4:	6162      	str	r2, [r4, #20]
  oqp->q_counter -= n;
  2012e6:	68a2      	ldr	r2, [r4, #8]
  2012e8:	1b52      	subs	r2, r2, r5
  2012ea:	60a2      	str	r2, [r4, #8]
    if (done == (size_t)0) {
  2012ec:	2d00      	cmp	r5, #0
  2012ee:	d1d7      	bne.n	2012a0 <oqWriteTimeout+0x60>
  if (TIME_IMMEDIATE == timeout) {
  2012f0:	f1b9 0f00 	cmp.w	r9, #0
  2012f4:	d00c      	beq.n	201310 <oqWriteTimeout+0xd0>
  ch_queue_insert(&currp->hdr.queue, &tqp->queue);
  2012f6:	4b0e      	ldr	r3, [pc, #56]	; (201330 <oqWriteTimeout+0xf0>)
  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
  2012f8:	4649      	mov	r1, r9
  p->prev       = qp->prev;
  2012fa:	6860      	ldr	r0, [r4, #4]
  ch_queue_insert(&currp->hdr.queue, &tqp->queue);
  2012fc:	699a      	ldr	r2, [r3, #24]
  2012fe:	e9c2 4000 	strd	r4, r0, [r2]
  p->prev->next = p;
  201302:	6002      	str	r2, [r0, #0]
  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
  201304:	2004      	movs	r0, #4
  qp->prev      = p;
  201306:	6062      	str	r2, [r4, #4]
  201308:	f7ff fdaa 	bl	200e60 <chSchGoSleepTimeoutS>
      if (msg != MSG_OK) {
  20130c:	2800      	cmp	r0, #0
  20130e:	d0a6      	beq.n	20125e <oqWriteTimeout+0x1e>
  return max - n;
  201310:	9b01      	ldr	r3, [sp, #4]
  201312:	eba3 000b 	sub.w	r0, r3, fp
  201316:	2300      	movs	r3, #0
  201318:	f383 8811 	msr	BASEPRI, r3
}
  20131c:	b003      	add	sp, #12
  20131e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    memcpy((void *)oqp->q_wrptr, (const void *)bp, n);
  201322:	462a      	mov	r2, r5
  201324:	4631      	mov	r1, r6
  201326:	f003 fdd1 	bl	204ecc <memcpy>
    oqp->q_wrptr = oqp->q_buffer;
  20132a:	68e2      	ldr	r2, [r4, #12]
  20132c:	6162      	str	r2, [r4, #20]
  20132e:	e7b3      	b.n	201298 <oqWriteTimeout+0x58>
  201330:	2000096c 	.word	0x2000096c
	...

00201340 <_write>:
  return oqWriteTimeout(&((SerialDriver *)ip)->oqueue, bp,
  201340:	f04f 33ff 	mov.w	r3, #4294967295
  201344:	3030      	adds	r0, #48	; 0x30
  201346:	f7ff bf7b 	b.w	201240 <oqWriteTimeout>
  20134a:	bf00      	nop
  20134c:	0000      	movs	r0, r0
	...

00201350 <_writet>:
  return oqWriteTimeout(&((SerialDriver *)ip)->oqueue, bp, n, timeout);
  201350:	3030      	adds	r0, #48	; 0x30
  201352:	f7ff bf75 	b.w	201240 <oqWriteTimeout>
  201356:	bf00      	nop
	...

00201360 <TFT_Send_Cmd>:
  palSetPadMode(WR_GPIO_Port,WR_Pin,PAL_MODE_OUTPUT_PUSHPULL);
  palSetPadMode(RD_GPIO_Port,RD_Pin,PAL_MODE_OUTPUT_PUSHPULL);	
}

void TFT_Send_Cmd(uint8_t cmd)
{
  201360:	b570      	push	{r4, r5, r6, lr}
  DC_low;
  201362:	2240      	movs	r2, #64	; 0x40
  201364:	4c0b      	ldr	r4, [pc, #44]	; (201394 <TFT_Send_Cmd+0x34>)
  RD_Hi;
  201366:	2304      	movs	r3, #4
  CS_low;
  201368:	2510      	movs	r5, #16
  DC_low;
  20136a:	8362      	strh	r2, [r4, #26]
  WR_low;
  20136c:	2602      	movs	r6, #2
  RD_Hi;
  20136e:	8323      	strh	r3, [r4, #24]
  Data_Port=cmd;
  201370:	4b09      	ldr	r3, [pc, #36]	; (201398 <TFT_Send_Cmd+0x38>)
  CS_low;
  201372:	8365      	strh	r5, [r4, #26]
  WR_low;
  201374:	8366      	strh	r6, [r4, #26]
  Data_Port=cmd;
  201376:	6158      	str	r0, [r3, #20]
  201378:	2320      	movs	r3, #32
  20137a:	f383 8811 	msr	BASEPRI, r3
  (void) chSchGoSleepTimeoutS(CH_STATE_SLEEPING, ticks);
  20137e:	2101      	movs	r1, #1
  201380:	2008      	movs	r0, #8
  201382:	f7ff fd6d 	bl	200e60 <chSchGoSleepTimeoutS>
  201386:	2300      	movs	r3, #0
  201388:	f383 8811 	msr	BASEPRI, r3
  chThdSleepMicroseconds(1);
  WR_Hi;
  20138c:	8326      	strh	r6, [r4, #24]
  CS_Hi;
  20138e:	8325      	strh	r5, [r4, #24]
}
  201390:	bd70      	pop	{r4, r5, r6, pc}
  201392:	bf00      	nop
  201394:	40020400 	.word	0x40020400
  201398:	40020c00 	.word	0x40020c00
  20139c:	00000000 	.word	0x00000000

002013a0 <TFT_Write_Data>:

void TFT_Write_Data(uint8_t data)
{
  2013a0:	b570      	push	{r4, r5, r6, lr}
  DC_Hi;
  2013a2:	2240      	movs	r2, #64	; 0x40
  2013a4:	4c0b      	ldr	r4, [pc, #44]	; (2013d4 <TFT_Write_Data+0x34>)
  RD_Hi;
  2013a6:	2304      	movs	r3, #4
  CS_low;
  2013a8:	2510      	movs	r5, #16
  DC_Hi;
  2013aa:	8322      	strh	r2, [r4, #24]
  WR_low;
  2013ac:	2602      	movs	r6, #2
  RD_Hi;
  2013ae:	8323      	strh	r3, [r4, #24]
  Data_Port=data;
  2013b0:	4b09      	ldr	r3, [pc, #36]	; (2013d8 <TFT_Write_Data+0x38>)
  CS_low;
  2013b2:	8365      	strh	r5, [r4, #26]
  WR_low;
  2013b4:	8366      	strh	r6, [r4, #26]
  Data_Port=data;
  2013b6:	6158      	str	r0, [r3, #20]
  2013b8:	2320      	movs	r3, #32
  2013ba:	f383 8811 	msr	BASEPRI, r3
  2013be:	2101      	movs	r1, #1
  2013c0:	2008      	movs	r0, #8
  2013c2:	f7ff fd4d 	bl	200e60 <chSchGoSleepTimeoutS>
  2013c6:	2300      	movs	r3, #0
  2013c8:	f383 8811 	msr	BASEPRI, r3
  chThdSleepMicroseconds(1);
  WR_Hi;
  2013cc:	8326      	strh	r6, [r4, #24]
  CS_Hi;
  2013ce:	8325      	strh	r5, [r4, #24]
}
  2013d0:	bd70      	pop	{r4, r5, r6, pc}
  2013d2:	bf00      	nop
  2013d4:	40020400 	.word	0x40020400
  2013d8:	40020c00 	.word	0x40020c00
  2013dc:	00000000 	.word	0x00000000

002013e0 <TFT_Fill_Screen>:
/* Otris. color */
void TFT_Fill_Screen(uint16_t x_left, uint16_t x_right, uint16_t y_up, uint16_t y_down, uint16_t color)
{
	unsigned long  xy=0;
	unsigned long i=0;
	if(x_left > x_right)
  2013e0:	4288      	cmp	r0, r1
{
  2013e2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  2013e6:	4683      	mov	fp, r0
  2013e8:	b087      	sub	sp, #28
	if(x_left > x_right)
  2013ea:	d901      	bls.n	2013f0 <TFT_Fill_Screen+0x10>
  2013ec:	468b      	mov	fp, r1
  2013ee:	4601      	mov	r1, r0
	{	
		x_left = x_left^x_right;       
		x_right = x_left^x_right;      
		x_left = x_left^x_right;       
	}
	if(y_up > y_down)
  2013f0:	429a      	cmp	r2, r3
  2013f2:	d902      	bls.n	2013fa <TFT_Fill_Screen+0x1a>
  2013f4:	4610      	mov	r0, r2
  2013f6:	461a      	mov	r2, r3
  2013f8:	4603      	mov	r3, r0
		y_down = y_up^y_down;		
		y_up = y_up^y_down;		
	}
	
	
	x_left = constrain(x_left, MIN_X,MAX_X);
  2013fa:	48ad      	ldr	r0, [pc, #692]	; (2016b0 <TFT_Fill_Screen+0x2d0>)
  2013fc:	465c      	mov	r4, fp
  RD_Hi;
  2013fe:	f04f 0904 	mov.w	r9, #4
  CS_low;
  201402:	2510      	movs	r5, #16
	x_left = constrain(x_left, MIN_X,MAX_X);
  201404:	6800      	ldr	r0, [r0, #0]
  WR_low;
  201406:	f04f 0a02 	mov.w	sl, #2
  Data_Port=cmd;
  20140a:	f8df 82a8 	ldr.w	r8, [pc, #680]	; 2016b4 <TFT_Fill_Screen+0x2d4>
  20140e:	2620      	movs	r6, #32
  201410:	4583      	cmp	fp, r0
  DC_low;
  201412:	f04f 0b40 	mov.w	fp, #64	; 0x40
  201416:	bf28      	it	cs
  201418:	4604      	movcs	r4, r0
	if (c < a)
  20141a:	4288      	cmp	r0, r1
  20141c:	bf28      	it	cs
  20141e:	4608      	movcs	r0, r1
	x_right = constrain(x_right, MIN_X,MAX_X);
	y_up = constrain(y_up, MIN_Y,MAX_Y);
  201420:	49a5      	ldr	r1, [pc, #660]	; (2016b8 <TFT_Fill_Screen+0x2d8>)
	y_down = constrain(y_down, MIN_Y,MAX_Y);

	xy = (x_right - x_left+1);		
  201422:	9403      	str	r4, [sp, #12]
	y_up = constrain(y_up, MIN_Y,MAX_Y);
  201424:	6809      	ldr	r1, [r1, #0]
	xy = (x_right - x_left+1);		
  201426:	9002      	str	r0, [sp, #8]
  201428:	1b00      	subs	r0, r0, r4
  20142a:	428b      	cmp	r3, r1
  DC_low;
  20142c:	4ca3      	ldr	r4, [pc, #652]	; (2016bc <TFT_Fill_Screen+0x2dc>)
  20142e:	bf28      	it	cs
  201430:	460b      	movcs	r3, r1
  201432:	428a      	cmp	r2, r1
  201434:	bf28      	it	cs
  201436:	460a      	movcs	r2, r1
	xy = xy*(y_down - y_up+1);		
  201438:	1c59      	adds	r1, r3, #1
  20143a:	9305      	str	r3, [sp, #20]
  20143c:	1a89      	subs	r1, r1, r2
  20143e:	9204      	str	r2, [sp, #16]
  201440:	fb00 1301 	mla	r3, r0, r1, r1
  Data_Port=cmd;
  201444:	212a      	movs	r1, #42	; 0x2a
	xy = xy*(y_down - y_up+1);		
  201446:	9301      	str	r3, [sp, #4]
  DC_low;
  201448:	f8a4 b01a 	strh.w	fp, [r4, #26]
  RD_Hi;
  20144c:	f8a4 9018 	strh.w	r9, [r4, #24]
  CS_low;
  201450:	8365      	strh	r5, [r4, #26]
  WR_low;
  201452:	f8a4 a01a 	strh.w	sl, [r4, #26]
  Data_Port=cmd;
  201456:	f8c8 1014 	str.w	r1, [r8, #20]
  20145a:	f386 8811 	msr	BASEPRI, r6
  20145e:	2101      	movs	r1, #1
  201460:	2008      	movs	r0, #8
  201462:	f7ff fcfd 	bl	200e60 <chSchGoSleepTimeoutS>
  201466:	2700      	movs	r7, #0
  201468:	f387 8811 	msr	BASEPRI, r7
  20146c:	9a03      	ldr	r2, [sp, #12]
  WR_Hi;
  20146e:	f8a4 a018 	strh.w	sl, [r4, #24]
  201472:	f3c2 2107 	ubfx	r1, r2, #8, #8
  CS_Hi;
  201476:	8325      	strh	r5, [r4, #24]
  DC_Hi;
  201478:	f8a4 b018 	strh.w	fp, [r4, #24]
  RD_Hi;
  20147c:	f8a4 9018 	strh.w	r9, [r4, #24]
  CS_low;
  201480:	8365      	strh	r5, [r4, #26]
  WR_low;
  201482:	f8a4 a01a 	strh.w	sl, [r4, #26]
  Data_Port=data;
  201486:	f8c8 1014 	str.w	r1, [r8, #20]
  20148a:	f386 8811 	msr	BASEPRI, r6
  20148e:	2101      	movs	r1, #1
  201490:	2008      	movs	r0, #8
  201492:	f7ff fce5 	bl	200e60 <chSchGoSleepTimeoutS>
  201496:	f387 8811 	msr	BASEPRI, r7
  20149a:	f89d 000c 	ldrb.w	r0, [sp, #12]
  WR_Hi;
  20149e:	f8a4 a018 	strh.w	sl, [r4, #24]
  CS_Hi;
  2014a2:	8325      	strh	r5, [r4, #24]
  DC_Hi;
  2014a4:	f8a4 b018 	strh.w	fp, [r4, #24]
  RD_Hi;
  2014a8:	f8a4 9018 	strh.w	r9, [r4, #24]
  CS_low;
  2014ac:	8365      	strh	r5, [r4, #26]
  WR_low;
  2014ae:	f8a4 a01a 	strh.w	sl, [r4, #26]
  Data_Port=data;
  2014b2:	f8c8 0014 	str.w	r0, [r8, #20]
  2014b6:	f386 8811 	msr	BASEPRI, r6
  2014ba:	2101      	movs	r1, #1
  2014bc:	2008      	movs	r0, #8
  2014be:	f7ff fccf 	bl	200e60 <chSchGoSleepTimeoutS>
  2014c2:	f387 8811 	msr	BASEPRI, r7
  2014c6:	9902      	ldr	r1, [sp, #8]
  WR_Hi;
  2014c8:	f8a4 a018 	strh.w	sl, [r4, #24]
  2014cc:	f3c1 2107 	ubfx	r1, r1, #8, #8
  CS_Hi;
  2014d0:	8325      	strh	r5, [r4, #24]
  DC_Hi;
  2014d2:	f8a4 b018 	strh.w	fp, [r4, #24]
  RD_Hi;
  2014d6:	f8a4 9018 	strh.w	r9, [r4, #24]
  CS_low;
  2014da:	8365      	strh	r5, [r4, #26]
  WR_low;
  2014dc:	f8a4 a01a 	strh.w	sl, [r4, #26]
  Data_Port=data;
  2014e0:	f8c8 1014 	str.w	r1, [r8, #20]
  2014e4:	f386 8811 	msr	BASEPRI, r6
  2014e8:	2101      	movs	r1, #1
  2014ea:	2008      	movs	r0, #8
  2014ec:	f7ff fcb8 	bl	200e60 <chSchGoSleepTimeoutS>
  2014f0:	f387 8811 	msr	BASEPRI, r7
  2014f4:	f89d 1008 	ldrb.w	r1, [sp, #8]
  WR_Hi;
  2014f8:	f8a4 a018 	strh.w	sl, [r4, #24]
  CS_Hi;
  2014fc:	8325      	strh	r5, [r4, #24]
  DC_Hi;
  2014fe:	f8a4 b018 	strh.w	fp, [r4, #24]
  RD_Hi;
  201502:	f8a4 9018 	strh.w	r9, [r4, #24]
  CS_low;
  201506:	8365      	strh	r5, [r4, #26]
  WR_low;
  201508:	f8a4 a01a 	strh.w	sl, [r4, #26]
  Data_Port=data;
  20150c:	f8c8 1014 	str.w	r1, [r8, #20]
  201510:	f386 8811 	msr	BASEPRI, r6
  201514:	2101      	movs	r1, #1
  201516:	2008      	movs	r0, #8
  201518:	f7ff fca2 	bl	200e60 <chSchGoSleepTimeoutS>
  20151c:	f387 8811 	msr	BASEPRI, r7
  Data_Port=cmd;
  201520:	212b      	movs	r1, #43	; 0x2b
  WR_Hi;
  201522:	f8a4 a018 	strh.w	sl, [r4, #24]
  CS_Hi;
  201526:	8325      	strh	r5, [r4, #24]
  DC_low;
  201528:	f8a4 b01a 	strh.w	fp, [r4, #26]
  RD_Hi;
  20152c:	f8a4 9018 	strh.w	r9, [r4, #24]
  CS_low;
  201530:	8365      	strh	r5, [r4, #26]
  WR_low;
  201532:	f8a4 a01a 	strh.w	sl, [r4, #26]
  Data_Port=cmd;
  201536:	f8c8 1014 	str.w	r1, [r8, #20]
  20153a:	f386 8811 	msr	BASEPRI, r6
  20153e:	2101      	movs	r1, #1
  201540:	2008      	movs	r0, #8
  201542:	f7ff fc8d 	bl	200e60 <chSchGoSleepTimeoutS>
  201546:	f387 8811 	msr	BASEPRI, r7
  20154a:	9a04      	ldr	r2, [sp, #16]
  WR_Hi;
  20154c:	f8a4 a018 	strh.w	sl, [r4, #24]
  201550:	f3c2 2107 	ubfx	r1, r2, #8, #8
  CS_Hi;
  201554:	8325      	strh	r5, [r4, #24]
  DC_Hi;
  201556:	f8a4 b018 	strh.w	fp, [r4, #24]
  RD_Hi;
  20155a:	f8a4 9018 	strh.w	r9, [r4, #24]
  CS_low;
  20155e:	8365      	strh	r5, [r4, #26]
  WR_low;
  201560:	f8a4 a01a 	strh.w	sl, [r4, #26]
  201564:	9202      	str	r2, [sp, #8]
  Data_Port=data;
  201566:	f8c8 1014 	str.w	r1, [r8, #20]
  20156a:	f386 8811 	msr	BASEPRI, r6
  20156e:	2101      	movs	r1, #1
  201570:	2008      	movs	r0, #8
  201572:	f7ff fc75 	bl	200e60 <chSchGoSleepTimeoutS>
  201576:	f387 8811 	msr	BASEPRI, r7
  20157a:	9a02      	ldr	r2, [sp, #8]
  WR_Hi;
  20157c:	f8a4 a018 	strh.w	sl, [r4, #24]
  201580:	b2d2      	uxtb	r2, r2
  CS_Hi;
  201582:	8325      	strh	r5, [r4, #24]
  DC_Hi;
  201584:	f8a4 b018 	strh.w	fp, [r4, #24]
  RD_Hi;
  201588:	f8a4 9018 	strh.w	r9, [r4, #24]
  CS_low;
  20158c:	8365      	strh	r5, [r4, #26]
  WR_low;
  20158e:	f8a4 a01a 	strh.w	sl, [r4, #26]
  Data_Port=data;
  201592:	f8c8 2014 	str.w	r2, [r8, #20]
  201596:	f386 8811 	msr	BASEPRI, r6
  20159a:	2101      	movs	r1, #1
  20159c:	2008      	movs	r0, #8
  20159e:	f7ff fc5f 	bl	200e60 <chSchGoSleepTimeoutS>
  2015a2:	f387 8811 	msr	BASEPRI, r7
  2015a6:	9b05      	ldr	r3, [sp, #20]
  WR_Hi;
  2015a8:	f8a4 a018 	strh.w	sl, [r4, #24]
  2015ac:	f3c3 2207 	ubfx	r2, r3, #8, #8
  CS_Hi;
  2015b0:	8325      	strh	r5, [r4, #24]
  DC_Hi;
  2015b2:	f8a4 b018 	strh.w	fp, [r4, #24]
  RD_Hi;
  2015b6:	f8a4 9018 	strh.w	r9, [r4, #24]
  CS_low;
  2015ba:	8365      	strh	r5, [r4, #26]
  WR_low;
  2015bc:	f8a4 a01a 	strh.w	sl, [r4, #26]
  2015c0:	9302      	str	r3, [sp, #8]
  Data_Port=data;
  2015c2:	f8c8 2014 	str.w	r2, [r8, #20]
  2015c6:	f386 8811 	msr	BASEPRI, r6
  2015ca:	2101      	movs	r1, #1
  2015cc:	2008      	movs	r0, #8
  2015ce:	f7ff fc47 	bl	200e60 <chSchGoSleepTimeoutS>
  2015d2:	f387 8811 	msr	BASEPRI, r7
  2015d6:	9b02      	ldr	r3, [sp, #8]
  WR_Hi;
  2015d8:	f8a4 a018 	strh.w	sl, [r4, #24]
  2015dc:	b2db      	uxtb	r3, r3
  CS_Hi;
  2015de:	8325      	strh	r5, [r4, #24]
  DC_Hi;
  2015e0:	f8a4 b018 	strh.w	fp, [r4, #24]
  RD_Hi;
  2015e4:	f8a4 9018 	strh.w	r9, [r4, #24]
  CS_low;
  2015e8:	8365      	strh	r5, [r4, #26]
  WR_low;
  2015ea:	f8a4 a01a 	strh.w	sl, [r4, #26]
  Data_Port=data;
  2015ee:	f8c8 3014 	str.w	r3, [r8, #20]
  2015f2:	f386 8811 	msr	BASEPRI, r6
  2015f6:	2101      	movs	r1, #1
  2015f8:	2008      	movs	r0, #8
  2015fa:	f7ff fc31 	bl	200e60 <chSchGoSleepTimeoutS>
  2015fe:	f387 8811 	msr	BASEPRI, r7
  Data_Port=cmd;
  201602:	232c      	movs	r3, #44	; 0x2c
  WR_Hi;
  201604:	f8a4 a018 	strh.w	sl, [r4, #24]
  CS_Hi;
  201608:	8325      	strh	r5, [r4, #24]
  DC_low;
  20160a:	f8a4 b01a 	strh.w	fp, [r4, #26]
  RD_Hi;
  20160e:	f8a4 9018 	strh.w	r9, [r4, #24]
  CS_low;
  201612:	8365      	strh	r5, [r4, #26]
  WR_low;
  201614:	f8a4 a01a 	strh.w	sl, [r4, #26]
  Data_Port=cmd;
  201618:	f8c8 3014 	str.w	r3, [r8, #20]
  20161c:	f386 8811 	msr	BASEPRI, r6
  201620:	2101      	movs	r1, #1
  201622:	2008      	movs	r0, #8
  201624:	f7ff fc1c 	bl	200e60 <chSchGoSleepTimeoutS>
  201628:	f387 8811 	msr	BASEPRI, r7

	TFT_Set_Column(x_left,x_right);	        
	TFT_Set_Page(y_up, y_down);		
	TFT_Send_Cmd(0x2c);			
	
	for(i=0; i < xy; i++)
  20162c:	9b01      	ldr	r3, [sp, #4]
  WR_Hi;
  20162e:	f8a4 a018 	strh.w	sl, [r4, #24]
  CS_Hi;
  201632:	8325      	strh	r5, [r4, #24]
	for(i=0; i < xy; i++)
  201634:	2b00      	cmp	r3, #0
  201636:	d038      	beq.n	2016aa <TFT_Fill_Screen+0x2ca>
	uint8_t data1 = data>>8;
  201638:	9b10      	ldr	r3, [sp, #64]	; 0x40
  20163a:	0a1b      	lsrs	r3, r3, #8
  20163c:	9303      	str	r3, [sp, #12]
  20163e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  201640:	b2db      	uxtb	r3, r3
  201642:	9302      	str	r3, [sp, #8]
  DC_Hi;
  201644:	f04f 0340 	mov.w	r3, #64	; 0x40
  RD_Hi;
  201648:	2204      	movs	r2, #4
  CS_low;
  20164a:	2510      	movs	r5, #16
  WR_low;
  20164c:	2602      	movs	r6, #2
  DC_Hi;
  20164e:	8323      	strh	r3, [r4, #24]
  201650:	f04f 0920 	mov.w	r9, #32
  Data_Port=data;
  201654:	f8df a05c 	ldr.w	sl, [pc, #92]	; 2016b4 <TFT_Fill_Screen+0x2d4>
  201658:	9b03      	ldr	r3, [sp, #12]
  RD_Hi;
  20165a:	8322      	strh	r2, [r4, #24]
  CS_low;
  20165c:	8365      	strh	r5, [r4, #26]
  WR_low;
  20165e:	8366      	strh	r6, [r4, #26]
  Data_Port=data;
  201660:	f8ca 3014 	str.w	r3, [sl, #20]
  201664:	f389 8811 	msr	BASEPRI, r9
  201668:	2101      	movs	r1, #1
  20166a:	2008      	movs	r0, #8
  20166c:	f7ff fbf8 	bl	200e60 <chSchGoSleepTimeoutS>
  201670:	f04f 0800 	mov.w	r8, #0
  201674:	f388 8811 	msr	BASEPRI, r8
  RD_Hi;
  201678:	2204      	movs	r2, #4
  Data_Port=data;
  20167a:	9b02      	ldr	r3, [sp, #8]
  WR_Hi;
  20167c:	8326      	strh	r6, [r4, #24]
  CS_Hi;
  20167e:	8325      	strh	r5, [r4, #24]
  DC_Hi;
  201680:	f8a4 b018 	strh.w	fp, [r4, #24]
  RD_Hi;
  201684:	8322      	strh	r2, [r4, #24]
  CS_low;
  201686:	8365      	strh	r5, [r4, #26]
  WR_low;
  201688:	8366      	strh	r6, [r4, #26]
  Data_Port=data;
  20168a:	f8ca 3014 	str.w	r3, [sl, #20]
  20168e:	f389 8811 	msr	BASEPRI, r9
  201692:	2101      	movs	r1, #1
  201694:	2008      	movs	r0, #8
  201696:	f7ff fbe3 	bl	200e60 <chSchGoSleepTimeoutS>
  20169a:	f388 8811 	msr	BASEPRI, r8
	for(i=0; i < xy; i++)
  20169e:	3701      	adds	r7, #1
  2016a0:	9b01      	ldr	r3, [sp, #4]
  WR_Hi;
  2016a2:	8326      	strh	r6, [r4, #24]
	for(i=0; i < xy; i++)
  2016a4:	42bb      	cmp	r3, r7
  CS_Hi;
  2016a6:	8325      	strh	r5, [r4, #24]
	for(i=0; i < xy; i++)
  2016a8:	d1cc      	bne.n	201644 <TFT_Fill_Screen+0x264>
	{
		TFT_Send_Data(color);	
	}
}
  2016aa:	b007      	add	sp, #28
  2016ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  2016b0:	20000820 	.word	0x20000820
  2016b4:	40020c00 	.word	0x40020c00
  2016b8:	20000824 	.word	0x20000824
  2016bc:	40020400 	.word	0x40020400

002016c0 <TFT_Draw_Char.constprop.0>:
		TFT_Fill_Screen(x, x+length - 1, y, y+width - 1, color);
	}
	
}
/*Simvol*/
void TFT_Draw_Char(uint16_t x, uint16_t y, uint16_t color, uint16_t phone, uint8_t ascii, uint8_t size)
  2016c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  2016c4:	b089      	sub	sp, #36	; 0x24
{
	for (int i = 0; i < FONT_Y; i++ )
	{
		for(uint8_t f = 0; f < FONT_X; f++)
		{
			if(((simbols[ascii-0x20][i])>>(7-f))&0x01)
  2016c6:	3b20      	subs	r3, #32
void TFT_Draw_Char(uint16_t x, uint16_t y, uint16_t color, uint16_t phone, uint8_t ascii, uint8_t size)
  2016c8:	f89d 7048 	ldrb.w	r7, [sp, #72]	; 0x48
  2016cc:	9203      	str	r2, [sp, #12]
  2016ce:	eb01 0b07 	add.w	fp, r1, r7
  2016d2:	4a20      	ldr	r2, [pc, #128]	; (201754 <TFT_Draw_Char.constprop.0+0x94>)
  2016d4:	1e41      	subs	r1, r0, #1
  2016d6:	9006      	str	r0, [sp, #24]
  2016d8:	9107      	str	r1, [sp, #28]
  2016da:	f102 0108 	add.w	r1, r2, #8
  2016de:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
  2016e2:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
  2016e6:	9204      	str	r2, [sp, #16]
  2016e8:	9305      	str	r3, [sp, #20]
			if(((simbols[ascii-0x20][i])>>(7-f))&0x01)
  2016ea:	9b04      	ldr	r3, [sp, #16]
			{
				TFT_Fill_Rectangle(x+f*size, y+i*size, size, size, color);
			}
			else
			{
				TFT_Fill_Rectangle(x+f*size, y+i*size, size, size, phone);
  2016ec:	ebab 0907 	sub.w	r9, fp, r7
		TFT_Fill_Screen(x, x+length - 1, y, y+width - 1, color);
  2016f0:	f10b 38ff 	add.w	r8, fp, #4294967295
			if(((simbols[ascii-0x20][i])>>(7-f))&0x01)
  2016f4:	9d06      	ldr	r5, [sp, #24]
  2016f6:	f813 ab01 	ldrb.w	sl, [r3], #1
  2016fa:	2407      	movs	r4, #7
  2016fc:	9304      	str	r3, [sp, #16]
  2016fe:	9b07      	ldr	r3, [sp, #28]
  201700:	19de      	adds	r6, r3, r7
  201702:	e00a      	b.n	20171a <TFT_Draw_Char.constprop.0+0x5a>
		TFT_Fill_Screen(x, x+length - 1, y, y+width - 1, color);
  201704:	f8dd c00c 	ldr.w	ip, [sp, #12]
		for(uint8_t f = 0; f < FONT_X; f++)
  201708:	3c01      	subs	r4, #1
  20170a:	443d      	add	r5, r7
  20170c:	443e      	add	r6, r7
		TFT_Fill_Screen(x, x+length - 1, y, y+width - 1, color);
  20170e:	f8cd c000 	str.w	ip, [sp]
  201712:	f7ff fe65 	bl	2013e0 <TFT_Fill_Screen>
		for(uint8_t f = 0; f < FONT_X; f++)
  201716:	1c63      	adds	r3, r4, #1
  201718:	d013      	beq.n	201742 <TFT_Draw_Char.constprop.0+0x82>
			if(((simbols[ascii-0x20][i])>>(7-f))&0x01)
  20171a:	fa4a f004 	asr.w	r0, sl, r4
		TFT_Fill_Screen(x, x+length - 1, y, y+width - 1, color);
  20171e:	4643      	mov	r3, r8
  201720:	464a      	mov	r2, r9
  201722:	4631      	mov	r1, r6
			if(((simbols[ascii-0x20][i])>>(7-f))&0x01)
  201724:	f010 0f01 	tst.w	r0, #1
		TFT_Fill_Screen(x, x+length - 1, y, y+width - 1, color);
  201728:	4628      	mov	r0, r5
			if(((simbols[ascii-0x20][i])>>(7-f))&0x01)
  20172a:	d1eb      	bne.n	201704 <TFT_Draw_Char.constprop.0+0x44>
		TFT_Fill_Screen(x, x+length - 1, y, y+width - 1, color);
  20172c:	f64f 7cff 	movw	ip, #65535	; 0xffff
		for(uint8_t f = 0; f < FONT_X; f++)
  201730:	3c01      	subs	r4, #1
  201732:	443d      	add	r5, r7
  201734:	443e      	add	r6, r7
		TFT_Fill_Screen(x, x+length - 1, y, y+width - 1, color);
  201736:	f8cd c000 	str.w	ip, [sp]
  20173a:	f7ff fe51 	bl	2013e0 <TFT_Fill_Screen>
		for(uint8_t f = 0; f < FONT_X; f++)
  20173e:	1c63      	adds	r3, r4, #1
  201740:	d1eb      	bne.n	20171a <TFT_Draw_Char.constprop.0+0x5a>
	for (int i = 0; i < FONT_Y; i++ )
  201742:	44bb      	add	fp, r7
  201744:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
  201748:	4293      	cmp	r3, r2
  20174a:	d1ce      	bne.n	2016ea <TFT_Draw_Char.constprop.0+0x2a>
			}

		}

	}
}
  20174c:	b009      	add	sp, #36	; 0x24
  20174e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  201752:	bf00      	nop
  201754:	08005990 	.word	0x08005990
	...

00201760 <TFT_Draw_String.constprop.0>:
/*Stroka*/
void TFT_Draw_String(uint16_t x, uint16_t y, uint16_t color,uint16_t phone,char *string, uint8_t size)
  201760:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  201764:	461d      	mov	r5, r3
  201766:	b082      	sub	sp, #8
{
        
	while(*string)
  201768:	781b      	ldrb	r3, [r3, #0]
void TFT_Draw_String(uint16_t x, uint16_t y, uint16_t color,uint16_t phone,char *string, uint8_t size)
  20176a:	f89d 8028 	ldrb.w	r8, [sp, #40]	; 0x28
	while(*string)
  20176e:	b1d3      	cbz	r3, 2017a6 <TFT_Draw_String.constprop.0+0x46>
  201770:	4604      	mov	r4, r0
  201772:	468a      	mov	sl, r1
  201774:	4617      	mov	r7, r2
	{      
                
		if((x + FONT_X) > MAX_X)
		{
			x = 1;
			y = y + FONT_X*size;
  201776:	ea4f 06c8 	mov.w	r6, r8, lsl #3
  20177a:	f8df 9030 	ldr.w	r9, [pc, #48]	; 2017ac <TFT_Draw_String.constprop.0+0x4c>
		if((x + FONT_X) > MAX_X)
  20177e:	f104 0008 	add.w	r0, r4, #8
  201782:	f8d9 1000 	ldr.w	r1, [r9]
		}
		TFT_Draw_Char(x, y, color, phone,*string, size);
  201786:	463a      	mov	r2, r7
		if((x + FONT_X) > MAX_X)
  201788:	4288      	cmp	r0, r1
  20178a:	d901      	bls.n	201790 <TFT_Draw_String.constprop.0+0x30>
			x = 1;
  20178c:	2401      	movs	r4, #1
			y = y + FONT_X*size;
  20178e:	44b2      	add	sl, r6
		TFT_Draw_Char(x, y, color, phone,*string, size);
  201790:	4620      	mov	r0, r4
  201792:	4651      	mov	r1, sl
  201794:	f8cd 8000 	str.w	r8, [sp]
		x += FONT_X*size;     
  201798:	4434      	add	r4, r6
		TFT_Draw_Char(x, y, color, phone,*string, size);
  20179a:	f7ff ff91 	bl	2016c0 <TFT_Draw_Char.constprop.0>
	while(*string)
  20179e:	f815 3f01 	ldrb.w	r3, [r5, #1]!
  2017a2:	2b00      	cmp	r3, #0
  2017a4:	d1eb      	bne.n	20177e <TFT_Draw_String.constprop.0+0x1e>
		*string++;           
	}
}
  2017a6:	b002      	add	sp, #8
  2017a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  2017ac:	20000820 	.word	0x20000820

002017b0 <Cursor>:
    TFT_Draw_String(current->x_pos,current->y_pos, RED, WHITE, current->text, 2);
  2017b0:	4b12      	ldr	r3, [pc, #72]	; (2017fc <Cursor+0x4c>)
  2017b2:	681b      	ldr	r3, [r3, #0]
{
  2017b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    TFT_Draw_String(current->x_pos,current->y_pos, RED, WHITE, current->text, 2);
  2017b8:	681d      	ldr	r5, [r3, #0]
{
  2017ba:	b082      	sub	sp, #8
    TFT_Draw_String(current->x_pos,current->y_pos, RED, WHITE, current->text, 2);
  2017bc:	e9d3 4807 	ldrd	r4, r8, [r3, #28]
	while(*string)
  2017c0:	782b      	ldrb	r3, [r5, #0]
  2017c2:	b1bb      	cbz	r3, 2017f4 <Cursor+0x44>
  2017c4:	4f0e      	ldr	r7, [pc, #56]	; (201800 <Cursor+0x50>)
		TFT_Draw_Char(x, y, color, phone,*string, size);
  2017c6:	2602      	movs	r6, #2
  2017c8:	e00a      	b.n	2017e0 <Cursor+0x30>
		x += FONT_X*size;     
  2017ca:	4620      	mov	r0, r4
  2017cc:	3410      	adds	r4, #16
		TFT_Draw_Char(x, y, color, phone,*string, size);
  2017ce:	f44f 4278 	mov.w	r2, #63488	; 0xf800
  2017d2:	4641      	mov	r1, r8
  2017d4:	9600      	str	r6, [sp, #0]
  2017d6:	f7ff ff73 	bl	2016c0 <TFT_Draw_Char.constprop.0>
	while(*string)
  2017da:	f815 3f01 	ldrb.w	r3, [r5, #1]!
  2017de:	b14b      	cbz	r3, 2017f4 <Cursor+0x44>
		if((x + FONT_X) > MAX_X)
  2017e0:	f104 0208 	add.w	r2, r4, #8
  2017e4:	6839      	ldr	r1, [r7, #0]
			x = 1;
  2017e6:	2001      	movs	r0, #1
		if((x + FONT_X) > MAX_X)
  2017e8:	428a      	cmp	r2, r1
  2017ea:	d9ee      	bls.n	2017ca <Cursor+0x1a>
			y = y + FONT_X*size;
  2017ec:	f108 0810 	add.w	r8, r8, #16
  2017f0:	2411      	movs	r4, #17
  2017f2:	e7ec      	b.n	2017ce <Cursor+0x1e>
}
  2017f4:	b002      	add	sp, #8
  2017f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  2017fa:	bf00      	nop
  2017fc:	20000e90 	.word	0x20000e90
  201800:	20000820 	.word	0x20000820
	...

00201810 <TFT_Draw_Line.constprop.0>:
/* Line*/
void TFT_Draw_Line( uint16_t x0,uint16_t y0,uint16_t x1, uint16_t y1,uint16_t color)
  201810:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  201814:	b08f      	sub	sp, #60	; 0x3c
  201816:	461c      	mov	r4, r3
  DC_low;
  201818:	f04f 0b40 	mov.w	fp, #64	; 0x40
  Data_Port=cmd;
  20181c:	f8df a298 	ldr.w	sl, [pc, #664]	; 201ab8 <TFT_Draw_Line.constprop.0+0x2a8>
void TFT_Draw_Line( uint16_t x0,uint16_t y0,uint16_t x1, uint16_t y1,uint16_t color)
  201820:	930c      	str	r3, [sp, #48]	; 0x30
{

	int x = x1-x0;
	int y = y1-y0;
  201822:	1a5b      	subs	r3, r3, r1
void TFT_Draw_Line( uint16_t x0,uint16_t y0,uint16_t x1, uint16_t y1,uint16_t color)
  201824:	9209      	str	r2, [sp, #36]	; 0x24
	int dx = abs(x), sx = x0<x1 ? 1 : -1;
	int dy = -abs(y), sy = y0<y1 ? 1 : -1;
  201826:	ea83 75e3 	eor.w	r5, r3, r3, asr #31
void TFT_Draw_Line( uint16_t x0,uint16_t y0,uint16_t x1, uint16_t y1,uint16_t color)
  20182a:	9108      	str	r1, [sp, #32]
  20182c:	9000      	str	r0, [sp, #0]
	int dy = -abs(y), sy = y0<y1 ? 1 : -1;
  20182e:	eba5 75e3 	sub.w	r5, r5, r3, asr #31
	int x = x1-x0;
  201832:	1a13      	subs	r3, r2, r0
	int dx = abs(x), sx = x0<x1 ? 1 : -1;
  201834:	ea83 76e3 	eor.w	r6, r3, r3, asr #31
	int dy = -abs(y), sy = y0<y1 ? 1 : -1;
  201838:	950a      	str	r5, [sp, #40]	; 0x28
	int dx = abs(x), sx = x0<x1 ? 1 : -1;
  20183a:	eba6 76e3 	sub.w	r6, r6, r3, asr #31
  20183e:	4282      	cmp	r2, r0
  201840:	bf8c      	ite	hi
  201842:	2301      	movhi	r3, #1
  201844:	f04f 33ff 	movls.w	r3, #4294967295
	int dy = -abs(y), sy = y0<y1 ? 1 : -1;
  201848:	426a      	negs	r2, r5
	int dx = abs(x), sx = x0<x1 ? 1 : -1;
  20184a:	930b      	str	r3, [sp, #44]	; 0x2c
  20184c:	0a0b      	lsrs	r3, r1, #8
	int dy = -abs(y), sy = y0<y1 ? 1 : -1;
  20184e:	9206      	str	r2, [sp, #24]
  201850:	428c      	cmp	r4, r1
  201852:	bf8c      	ite	hi
  201854:	2201      	movhi	r2, #1
  201856:	f04f 32ff 	movls.w	r2, #4294967295
  20185a:	9305      	str	r3, [sp, #20]
  20185c:	b2cb      	uxtb	r3, r1
  20185e:	920d      	str	r2, [sp, #52]	; 0x34
  201860:	1b72      	subs	r2, r6, r5
  DC_low;
  201862:	4c96      	ldr	r4, [pc, #600]	; (201abc <TFT_Draw_Line.constprop.0+0x2ac>)
	int dx = abs(x), sx = x0<x1 ? 1 : -1;
  201864:	9607      	str	r6, [sp, #28]
  201866:	9301      	str	r3, [sp, #4]
  RD_Hi;
  201868:	f04f 0904 	mov.w	r9, #4
  CS_low;
  20186c:	2510      	movs	r5, #16
  WR_low;
  20186e:	2602      	movs	r6, #2
  Data_Port=cmd;
  201870:	232a      	movs	r3, #42	; 0x2a
  201872:	9204      	str	r2, [sp, #16]
  201874:	f04f 0820 	mov.w	r8, #32
  DC_low;
  201878:	f8a4 b01a 	strh.w	fp, [r4, #26]
  RD_Hi;
  20187c:	f8a4 9018 	strh.w	r9, [r4, #24]
  CS_low;
  201880:	8365      	strh	r5, [r4, #26]
  WR_low;
  201882:	8366      	strh	r6, [r4, #26]
  Data_Port=cmd;
  201884:	f8ca 3014 	str.w	r3, [sl, #20]
  201888:	f388 8811 	msr	BASEPRI, r8
  20188c:	2101      	movs	r1, #1
  20188e:	2008      	movs	r0, #8
  201890:	f7ff fae6 	bl	200e60 <chSchGoSleepTimeoutS>
  201894:	2700      	movs	r7, #0
  201896:	f387 8811 	msr	BASEPRI, r7
  20189a:	9800      	ldr	r0, [sp, #0]
  WR_Hi;
  20189c:	8326      	strh	r6, [r4, #24]
  20189e:	f3c0 2307 	ubfx	r3, r0, #8, #8
  CS_Hi;
  2018a2:	8325      	strh	r5, [r4, #24]
  DC_Hi;
  2018a4:	f8a4 b018 	strh.w	fp, [r4, #24]
  RD_Hi;
  2018a8:	f8a4 9018 	strh.w	r9, [r4, #24]
  CS_low;
  2018ac:	8365      	strh	r5, [r4, #26]
  WR_low;
  2018ae:	8366      	strh	r6, [r4, #26]
  Data_Port=data;
  2018b0:	9302      	str	r3, [sp, #8]
  2018b2:	f8ca 3014 	str.w	r3, [sl, #20]
  2018b6:	f388 8811 	msr	BASEPRI, r8
  2018ba:	2101      	movs	r1, #1
  2018bc:	2008      	movs	r0, #8
  2018be:	f7ff facf 	bl	200e60 <chSchGoSleepTimeoutS>
  2018c2:	f387 8811 	msr	BASEPRI, r7
  2018c6:	f89d 3000 	ldrb.w	r3, [sp]
  WR_Hi;
  2018ca:	8326      	strh	r6, [r4, #24]
  CS_Hi;
  2018cc:	8325      	strh	r5, [r4, #24]
  DC_Hi;
  2018ce:	f8a4 b018 	strh.w	fp, [r4, #24]
  RD_Hi;
  2018d2:	f8a4 9018 	strh.w	r9, [r4, #24]
  CS_low;
  2018d6:	8365      	strh	r5, [r4, #26]
  WR_low;
  2018d8:	8366      	strh	r6, [r4, #26]
  Data_Port=data;
  2018da:	f8ca 3014 	str.w	r3, [sl, #20]
  2018de:	9303      	str	r3, [sp, #12]
  2018e0:	f388 8811 	msr	BASEPRI, r8
  2018e4:	2101      	movs	r1, #1
  2018e6:	2008      	movs	r0, #8
  2018e8:	f7ff faba 	bl	200e60 <chSchGoSleepTimeoutS>
  2018ec:	f387 8811 	msr	BASEPRI, r7
  2018f0:	9b02      	ldr	r3, [sp, #8]
  WR_Hi;
  2018f2:	8326      	strh	r6, [r4, #24]
  CS_Hi;
  2018f4:	8325      	strh	r5, [r4, #24]
  DC_Hi;
  2018f6:	f8a4 b018 	strh.w	fp, [r4, #24]
  RD_Hi;
  2018fa:	f8a4 9018 	strh.w	r9, [r4, #24]
  CS_low;
  2018fe:	8365      	strh	r5, [r4, #26]
  WR_low;
  201900:	8366      	strh	r6, [r4, #26]
  Data_Port=data;
  201902:	f8ca 3014 	str.w	r3, [sl, #20]
  201906:	f388 8811 	msr	BASEPRI, r8
  20190a:	2101      	movs	r1, #1
  20190c:	2008      	movs	r0, #8
  20190e:	f7ff faa7 	bl	200e60 <chSchGoSleepTimeoutS>
  201912:	f387 8811 	msr	BASEPRI, r7
  201916:	9b03      	ldr	r3, [sp, #12]
  WR_Hi;
  201918:	8326      	strh	r6, [r4, #24]
  CS_Hi;
  20191a:	8325      	strh	r5, [r4, #24]
  DC_Hi;
  20191c:	f8a4 b018 	strh.w	fp, [r4, #24]
  RD_Hi;
  201920:	f8a4 9018 	strh.w	r9, [r4, #24]
  CS_low;
  201924:	8365      	strh	r5, [r4, #26]
  WR_low;
  201926:	8366      	strh	r6, [r4, #26]
  Data_Port=data;
  201928:	f8ca 3014 	str.w	r3, [sl, #20]
  20192c:	f388 8811 	msr	BASEPRI, r8
  201930:	2101      	movs	r1, #1
  201932:	2008      	movs	r0, #8
  201934:	f7ff fa94 	bl	200e60 <chSchGoSleepTimeoutS>
  201938:	f387 8811 	msr	BASEPRI, r7
  Data_Port=cmd;
  20193c:	232b      	movs	r3, #43	; 0x2b
  WR_Hi;
  20193e:	8326      	strh	r6, [r4, #24]
  CS_Hi;
  201940:	8325      	strh	r5, [r4, #24]
  DC_low;
  201942:	f8a4 b01a 	strh.w	fp, [r4, #26]
  RD_Hi;
  201946:	f8a4 9018 	strh.w	r9, [r4, #24]
  CS_low;
  20194a:	8365      	strh	r5, [r4, #26]
  WR_low;
  20194c:	8366      	strh	r6, [r4, #26]
  Data_Port=cmd;
  20194e:	f8ca 3014 	str.w	r3, [sl, #20]
  201952:	f388 8811 	msr	BASEPRI, r8
  201956:	2101      	movs	r1, #1
  201958:	2008      	movs	r0, #8
  20195a:	f7ff fa81 	bl	200e60 <chSchGoSleepTimeoutS>
  20195e:	f387 8811 	msr	BASEPRI, r7
  201962:	f89d 3014 	ldrb.w	r3, [sp, #20]
  WR_Hi;
  201966:	8326      	strh	r6, [r4, #24]
  CS_Hi;
  201968:	8325      	strh	r5, [r4, #24]
  DC_Hi;
  20196a:	f8a4 b018 	strh.w	fp, [r4, #24]
  RD_Hi;
  20196e:	f8a4 9018 	strh.w	r9, [r4, #24]
  CS_low;
  201972:	8365      	strh	r5, [r4, #26]
  WR_low;
  201974:	8366      	strh	r6, [r4, #26]
  Data_Port=data;
  201976:	f8ca 3014 	str.w	r3, [sl, #20]
  20197a:	9302      	str	r3, [sp, #8]
  20197c:	f388 8811 	msr	BASEPRI, r8
  201980:	2101      	movs	r1, #1
  201982:	2008      	movs	r0, #8
  201984:	f7ff fa6c 	bl	200e60 <chSchGoSleepTimeoutS>
  201988:	f387 8811 	msr	BASEPRI, r7
  20198c:	9b01      	ldr	r3, [sp, #4]
  WR_Hi;
  20198e:	8326      	strh	r6, [r4, #24]
  CS_Hi;
  201990:	8325      	strh	r5, [r4, #24]
  DC_Hi;
  201992:	f8a4 b018 	strh.w	fp, [r4, #24]
  RD_Hi;
  201996:	f8a4 9018 	strh.w	r9, [r4, #24]
  CS_low;
  20199a:	8365      	strh	r5, [r4, #26]
  WR_low;
  20199c:	8366      	strh	r6, [r4, #26]
  Data_Port=data;
  20199e:	f8ca 3014 	str.w	r3, [sl, #20]
  2019a2:	f388 8811 	msr	BASEPRI, r8
  2019a6:	2101      	movs	r1, #1
  2019a8:	2008      	movs	r0, #8
  2019aa:	f7ff fa59 	bl	200e60 <chSchGoSleepTimeoutS>
  2019ae:	f387 8811 	msr	BASEPRI, r7
  2019b2:	9b02      	ldr	r3, [sp, #8]
  WR_Hi;
  2019b4:	8326      	strh	r6, [r4, #24]
  CS_Hi;
  2019b6:	8325      	strh	r5, [r4, #24]
  DC_Hi;
  2019b8:	f8a4 b018 	strh.w	fp, [r4, #24]
  RD_Hi;
  2019bc:	f8a4 9018 	strh.w	r9, [r4, #24]
  CS_low;
  2019c0:	8365      	strh	r5, [r4, #26]
  WR_low;
  2019c2:	8366      	strh	r6, [r4, #26]
  Data_Port=data;
  2019c4:	f8ca 3014 	str.w	r3, [sl, #20]
  2019c8:	f388 8811 	msr	BASEPRI, r8
  2019cc:	2101      	movs	r1, #1
  2019ce:	2008      	movs	r0, #8
  2019d0:	f7ff fa46 	bl	200e60 <chSchGoSleepTimeoutS>
  2019d4:	f387 8811 	msr	BASEPRI, r7
  2019d8:	9b01      	ldr	r3, [sp, #4]
  WR_Hi;
  2019da:	8326      	strh	r6, [r4, #24]
  CS_Hi;
  2019dc:	8325      	strh	r5, [r4, #24]
  DC_Hi;
  2019de:	f8a4 b018 	strh.w	fp, [r4, #24]
  RD_Hi;
  2019e2:	f8a4 9018 	strh.w	r9, [r4, #24]
  CS_low;
  2019e6:	8365      	strh	r5, [r4, #26]
  WR_low;
  2019e8:	8366      	strh	r6, [r4, #26]
  Data_Port=data;
  2019ea:	f8ca 3014 	str.w	r3, [sl, #20]
  2019ee:	f388 8811 	msr	BASEPRI, r8
  2019f2:	2101      	movs	r1, #1
  2019f4:	2008      	movs	r0, #8
  2019f6:	f7ff fa33 	bl	200e60 <chSchGoSleepTimeoutS>
  2019fa:	f387 8811 	msr	BASEPRI, r7
  Data_Port=cmd;
  2019fe:	232c      	movs	r3, #44	; 0x2c
  WR_Hi;
  201a00:	8326      	strh	r6, [r4, #24]
  CS_Hi;
  201a02:	8325      	strh	r5, [r4, #24]
  DC_low;
  201a04:	f8a4 b01a 	strh.w	fp, [r4, #26]
  RD_Hi;
  201a08:	f8a4 9018 	strh.w	r9, [r4, #24]
  CS_low;
  201a0c:	8365      	strh	r5, [r4, #26]
  WR_low;
  201a0e:	8366      	strh	r6, [r4, #26]
  Data_Port=cmd;
  201a10:	f8ca 3014 	str.w	r3, [sl, #20]
  201a14:	f388 8811 	msr	BASEPRI, r8
  201a18:	2101      	movs	r1, #1
  201a1a:	2008      	movs	r0, #8
  201a1c:	f7ff fa20 	bl	200e60 <chSchGoSleepTimeoutS>
  201a20:	f387 8811 	msr	BASEPRI, r7
  WR_Hi;
  201a24:	8326      	strh	r6, [r4, #24]
  CS_Hi;
  201a26:	8325      	strh	r5, [r4, #24]
  DC_Hi;
  201a28:	f8a4 b018 	strh.w	fp, [r4, #24]
  RD_Hi;
  201a2c:	f8a4 9018 	strh.w	r9, [r4, #24]
  CS_low;
  201a30:	8365      	strh	r5, [r4, #26]
  WR_low;
  201a32:	8366      	strh	r6, [r4, #26]
  Data_Port=data;
  201a34:	f8ca 7014 	str.w	r7, [sl, #20]
  201a38:	f388 8811 	msr	BASEPRI, r8
  201a3c:	2101      	movs	r1, #1
  201a3e:	2008      	movs	r0, #8
  201a40:	f7ff fa0e 	bl	200e60 <chSchGoSleepTimeoutS>
  201a44:	f387 8811 	msr	BASEPRI, r7
  WR_Hi;
  201a48:	8326      	strh	r6, [r4, #24]
  CS_Hi;
  201a4a:	8325      	strh	r5, [r4, #24]
  DC_Hi;
  201a4c:	f8a4 b018 	strh.w	fp, [r4, #24]
  RD_Hi;
  201a50:	f8a4 9018 	strh.w	r9, [r4, #24]
  CS_low;
  201a54:	8365      	strh	r5, [r4, #26]
  WR_low;
  201a56:	8366      	strh	r6, [r4, #26]
  Data_Port=data;
  201a58:	f8ca 7014 	str.w	r7, [sl, #20]
  201a5c:	f388 8811 	msr	BASEPRI, r8
  201a60:	2101      	movs	r1, #1
  201a62:	2008      	movs	r0, #8
  201a64:	f7ff f9fc 	bl	200e60 <chSchGoSleepTimeoutS>
  201a68:	f387 8811 	msr	BASEPRI, r7
	int err = dx+dy, e2;
	for (;;){
		TFT_Draw_Pixel(x0,y0,color);
		e2 = 2*err;
  201a6c:	9a04      	ldr	r2, [sp, #16]
		if (e2 >= dy) {
  201a6e:	9906      	ldr	r1, [sp, #24]
  WR_Hi;
  201a70:	8326      	strh	r6, [r4, #24]
		e2 = 2*err;
  201a72:	0053      	lsls	r3, r2, #1
		if (e2 >= dy) {
  201a74:	ebb1 0f42 	cmp.w	r1, r2, lsl #1
  CS_Hi;
  201a78:	8325      	strh	r5, [r4, #24]
		if (e2 >= dy) {
  201a7a:	dc0c      	bgt.n	201a96 <TFT_Draw_Line.constprop.0+0x286>
			if (x0 == x1) break;
  201a7c:	9909      	ldr	r1, [sp, #36]	; 0x24
  201a7e:	9800      	ldr	r0, [sp, #0]
  201a80:	4281      	cmp	r1, r0
  201a82:	d016      	beq.n	201ab2 <TFT_Draw_Line.constprop.0+0x2a2>
  201a84:	990a      	ldr	r1, [sp, #40]	; 0x28
  201a86:	1a52      	subs	r2, r2, r1
			err += dy; x0 += sx;
  201a88:	990b      	ldr	r1, [sp, #44]	; 0x2c
  201a8a:	4408      	add	r0, r1
		}
		if (e2 <= dx) {
  201a8c:	9907      	ldr	r1, [sp, #28]
  201a8e:	4299      	cmp	r1, r3
			err += dy; x0 += sx;
  201a90:	9000      	str	r0, [sp, #0]
		if (e2 <= dx) {
  201a92:	f6ff aee9 	blt.w	201868 <TFT_Draw_Line.constprop.0+0x58>
			if (y0 == y1) break;
  201a96:	990c      	ldr	r1, [sp, #48]	; 0x30
  201a98:	9b08      	ldr	r3, [sp, #32]
  201a9a:	4299      	cmp	r1, r3
  201a9c:	d009      	beq.n	201ab2 <TFT_Draw_Line.constprop.0+0x2a2>
			err += dx; y0 += sy;
  201a9e:	990d      	ldr	r1, [sp, #52]	; 0x34
  201aa0:	440b      	add	r3, r1
  201aa2:	9907      	ldr	r1, [sp, #28]
  201aa4:	9308      	str	r3, [sp, #32]
  201aa6:	440a      	add	r2, r1
  201aa8:	0a19      	lsrs	r1, r3, #8
  201aaa:	b2db      	uxtb	r3, r3
  201aac:	9105      	str	r1, [sp, #20]
  201aae:	9301      	str	r3, [sp, #4]
  201ab0:	e6da      	b.n	201868 <TFT_Draw_Line.constprop.0+0x58>
		}
	}
}
  201ab2:	b00f      	add	sp, #60	; 0x3c
  201ab4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  201ab8:	40020c00 	.word	0x40020c00
  201abc:	40020400 	.word	0x40020400

00201ac0 <TFT_Draw_Triangle.constprop.0>:
	for(i=0; i<length; i++)
	TFT_Send_Data(color);
}

/*Treugol*/
void TFT_Draw_Triangle( uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2, uint16_t x3, uint16_t y3, uint16_t color)
  201ac0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  201ac4:	4616      	mov	r6, r2
  201ac6:	461f      	mov	r7, r3
  201ac8:	4604      	mov	r4, r0
  201aca:	460d      	mov	r5, r1
  201acc:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
{
	TFT_Draw_Line( x1, y1, x2, y2, color);
  201ad0:	f7ff fe9e 	bl	201810 <TFT_Draw_Line.constprop.0>
	TFT_Draw_Line( x2, y2, x3, y3, color);
  201ad4:	4639      	mov	r1, r7
  201ad6:	464b      	mov	r3, r9
  201ad8:	4642      	mov	r2, r8
  201ada:	4630      	mov	r0, r6
  201adc:	f7ff fe98 	bl	201810 <TFT_Draw_Line.constprop.0>
	TFT_Draw_Line( x3, y3, x1, y1, color);
  201ae0:	462b      	mov	r3, r5
  201ae2:	4622      	mov	r2, r4
  201ae4:	4649      	mov	r1, r9
  201ae6:	4640      	mov	r0, r8
}
  201ae8:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	TFT_Draw_Line( x3, y3, x1, y1, color);
  201aec:	f7ff be90 	b.w	201810 <TFT_Draw_Line.constprop.0>

00201af0 <TFT_Draw_Horizontal_Line.constprop.0>:
void  TFT_Draw_Horizontal_Line( uint16_t x, uint16_t y, uint16_t length,uint16_t color)
  201af0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  Data_Port=cmd;
  201af4:	222a      	movs	r2, #42	; 0x2a
  DC_low;
  201af6:	4c90      	ldr	r4, [pc, #576]	; (201d38 <TFT_Draw_Horizontal_Line.constprop.0+0x248>)
void  TFT_Draw_Horizontal_Line( uint16_t x, uint16_t y, uint16_t length,uint16_t color)
  201af8:	b083      	sub	sp, #12
  DC_low;
  201afa:	f04f 0a40 	mov.w	sl, #64	; 0x40
  RD_Hi;
  201afe:	f04f 0904 	mov.w	r9, #4
  CS_low;
  201b02:	2510      	movs	r5, #16
  WR_low;
  201b04:	f04f 0b02 	mov.w	fp, #2
  Data_Port=cmd;
  201b08:	4f8c      	ldr	r7, [pc, #560]	; (201d3c <TFT_Draw_Horizontal_Line.constprop.0+0x24c>)
void  TFT_Draw_Horizontal_Line( uint16_t x, uint16_t y, uint16_t length,uint16_t color)
  201b0a:	9001      	str	r0, [sp, #4]
  201b0c:	f04f 0820 	mov.w	r8, #32
  DC_low;
  201b10:	f8a4 a01a 	strh.w	sl, [r4, #26]
  RD_Hi;
  201b14:	f8a4 9018 	strh.w	r9, [r4, #24]
  CS_low;
  201b18:	8365      	strh	r5, [r4, #26]
  WR_low;
  201b1a:	f8a4 b01a 	strh.w	fp, [r4, #26]
  Data_Port=cmd;
  201b1e:	617a      	str	r2, [r7, #20]
  201b20:	f388 8811 	msr	BASEPRI, r8
  201b24:	2101      	movs	r1, #1
  201b26:	2008      	movs	r0, #8
  201b28:	f7ff f99a 	bl	200e60 <chSchGoSleepTimeoutS>
  201b2c:	2600      	movs	r6, #0
  201b2e:	f386 8811 	msr	BASEPRI, r6
  WR_Hi;
  201b32:	f8a4 b018 	strh.w	fp, [r4, #24]
  CS_Hi;
  201b36:	8325      	strh	r5, [r4, #24]
  DC_Hi;
  201b38:	f8a4 a018 	strh.w	sl, [r4, #24]
  RD_Hi;
  201b3c:	f8a4 9018 	strh.w	r9, [r4, #24]
  CS_low;
  201b40:	8365      	strh	r5, [r4, #26]
  WR_low;
  201b42:	f8a4 b01a 	strh.w	fp, [r4, #26]
  Data_Port=data;
  201b46:	617e      	str	r6, [r7, #20]
  201b48:	f388 8811 	msr	BASEPRI, r8
  201b4c:	2101      	movs	r1, #1
  201b4e:	2008      	movs	r0, #8
  201b50:	f7ff f986 	bl	200e60 <chSchGoSleepTimeoutS>
  201b54:	f386 8811 	msr	BASEPRI, r6
  WR_Hi;
  201b58:	f8a4 b018 	strh.w	fp, [r4, #24]
  CS_Hi;
  201b5c:	8325      	strh	r5, [r4, #24]
  DC_Hi;
  201b5e:	f8a4 a018 	strh.w	sl, [r4, #24]
  RD_Hi;
  201b62:	f8a4 9018 	strh.w	r9, [r4, #24]
  CS_low;
  201b66:	8365      	strh	r5, [r4, #26]
  WR_low;
  201b68:	f8a4 b01a 	strh.w	fp, [r4, #26]
  Data_Port=data;
  201b6c:	617e      	str	r6, [r7, #20]
  201b6e:	f388 8811 	msr	BASEPRI, r8
  201b72:	2101      	movs	r1, #1
  201b74:	2008      	movs	r0, #8
  201b76:	f7ff f973 	bl	200e60 <chSchGoSleepTimeoutS>
  201b7a:	f386 8811 	msr	BASEPRI, r6
  201b7e:	2701      	movs	r7, #1
  201b80:	4b6e      	ldr	r3, [pc, #440]	; (201d3c <TFT_Draw_Horizontal_Line.constprop.0+0x24c>)
  WR_Hi;
  201b82:	f8a4 b018 	strh.w	fp, [r4, #24]
  CS_Hi;
  201b86:	8325      	strh	r5, [r4, #24]
  DC_Hi;
  201b88:	f8a4 a018 	strh.w	sl, [r4, #24]
  RD_Hi;
  201b8c:	f8a4 9018 	strh.w	r9, [r4, #24]
  CS_low;
  201b90:	8365      	strh	r5, [r4, #26]
  WR_low;
  201b92:	f8a4 b01a 	strh.w	fp, [r4, #26]
  Data_Port=data;
  201b96:	615f      	str	r7, [r3, #20]
  201b98:	f388 8811 	msr	BASEPRI, r8
  201b9c:	2008      	movs	r0, #8
  201b9e:	4639      	mov	r1, r7
  201ba0:	f7ff f95e 	bl	200e60 <chSchGoSleepTimeoutS>
  201ba4:	f386 8811 	msr	BASEPRI, r6
  201ba8:	4b64      	ldr	r3, [pc, #400]	; (201d3c <TFT_Draw_Horizontal_Line.constprop.0+0x24c>)
  WR_Hi;
  201baa:	f8a4 b018 	strh.w	fp, [r4, #24]
  CS_Hi;
  201bae:	8325      	strh	r5, [r4, #24]
  DC_Hi;
  201bb0:	f8a4 a018 	strh.w	sl, [r4, #24]
  RD_Hi;
  201bb4:	f8a4 9018 	strh.w	r9, [r4, #24]
  CS_low;
  201bb8:	8365      	strh	r5, [r4, #26]
  WR_low;
  201bba:	f8a4 b01a 	strh.w	fp, [r4, #26]
  Data_Port=data;
  201bbe:	f8c3 a014 	str.w	sl, [r3, #20]
  201bc2:	f388 8811 	msr	BASEPRI, r8
  201bc6:	2008      	movs	r0, #8
  201bc8:	4639      	mov	r1, r7
  201bca:	f7ff f949 	bl	200e60 <chSchGoSleepTimeoutS>
  201bce:	f386 8811 	msr	BASEPRI, r6
  Data_Port=cmd;
  201bd2:	222b      	movs	r2, #43	; 0x2b
  201bd4:	4b59      	ldr	r3, [pc, #356]	; (201d3c <TFT_Draw_Horizontal_Line.constprop.0+0x24c>)
  WR_Hi;
  201bd6:	f8a4 b018 	strh.w	fp, [r4, #24]
  CS_Hi;
  201bda:	8325      	strh	r5, [r4, #24]
  DC_low;
  201bdc:	f8a4 a01a 	strh.w	sl, [r4, #26]
  RD_Hi;
  201be0:	f8a4 9018 	strh.w	r9, [r4, #24]
  CS_low;
  201be4:	8365      	strh	r5, [r4, #26]
  WR_low;
  201be6:	f8a4 b01a 	strh.w	fp, [r4, #26]
  Data_Port=cmd;
  201bea:	615a      	str	r2, [r3, #20]
  201bec:	f388 8811 	msr	BASEPRI, r8
  201bf0:	2008      	movs	r0, #8
  201bf2:	4639      	mov	r1, r7
  201bf4:	f7ff f934 	bl	200e60 <chSchGoSleepTimeoutS>
  201bf8:	f386 8811 	msr	BASEPRI, r6
  Data_Port=data;
  201bfc:	4b4f      	ldr	r3, [pc, #316]	; (201d3c <TFT_Draw_Horizontal_Line.constprop.0+0x24c>)
  WR_Hi;
  201bfe:	f8a4 b018 	strh.w	fp, [r4, #24]
  CS_Hi;
  201c02:	8325      	strh	r5, [r4, #24]
  DC_Hi;
  201c04:	f8a4 a018 	strh.w	sl, [r4, #24]
  RD_Hi;
  201c08:	f8a4 9018 	strh.w	r9, [r4, #24]
  CS_low;
  201c0c:	8365      	strh	r5, [r4, #26]
  WR_low;
  201c0e:	f8a4 b01a 	strh.w	fp, [r4, #26]
  Data_Port=data;
  201c12:	615e      	str	r6, [r3, #20]
  201c14:	f388 8811 	msr	BASEPRI, r8
  201c18:	2008      	movs	r0, #8
  201c1a:	4639      	mov	r1, r7
  201c1c:	f7ff f920 	bl	200e60 <chSchGoSleepTimeoutS>
  201c20:	f386 8811 	msr	BASEPRI, r6
  201c24:	4b45      	ldr	r3, [pc, #276]	; (201d3c <TFT_Draw_Horizontal_Line.constprop.0+0x24c>)
  201c26:	9a01      	ldr	r2, [sp, #4]
  WR_Hi;
  201c28:	f8a4 b018 	strh.w	fp, [r4, #24]
  CS_Hi;
  201c2c:	8325      	strh	r5, [r4, #24]
  DC_Hi;
  201c2e:	f8a4 a018 	strh.w	sl, [r4, #24]
  RD_Hi;
  201c32:	f8a4 9018 	strh.w	r9, [r4, #24]
  CS_low;
  201c36:	8365      	strh	r5, [r4, #26]
  WR_low;
  201c38:	f8a4 b01a 	strh.w	fp, [r4, #26]
  Data_Port=data;
  201c3c:	615a      	str	r2, [r3, #20]
  201c3e:	f388 8811 	msr	BASEPRI, r8
  201c42:	2008      	movs	r0, #8
  201c44:	4639      	mov	r1, r7
  201c46:	f7ff f90b 	bl	200e60 <chSchGoSleepTimeoutS>
  201c4a:	f386 8811 	msr	BASEPRI, r6
  201c4e:	4b3b      	ldr	r3, [pc, #236]	; (201d3c <TFT_Draw_Horizontal_Line.constprop.0+0x24c>)
  WR_Hi;
  201c50:	f8a4 b018 	strh.w	fp, [r4, #24]
  CS_Hi;
  201c54:	8325      	strh	r5, [r4, #24]
  DC_Hi;
  201c56:	f8a4 a018 	strh.w	sl, [r4, #24]
  RD_Hi;
  201c5a:	f8a4 9018 	strh.w	r9, [r4, #24]
  CS_low;
  201c5e:	8365      	strh	r5, [r4, #26]
  WR_low;
  201c60:	f8a4 b01a 	strh.w	fp, [r4, #26]
  Data_Port=data;
  201c64:	615e      	str	r6, [r3, #20]
  201c66:	f388 8811 	msr	BASEPRI, r8
  201c6a:	2008      	movs	r0, #8
  201c6c:	4639      	mov	r1, r7
  201c6e:	f7ff f8f7 	bl	200e60 <chSchGoSleepTimeoutS>
  201c72:	f386 8811 	msr	BASEPRI, r6
  201c76:	4b31      	ldr	r3, [pc, #196]	; (201d3c <TFT_Draw_Horizontal_Line.constprop.0+0x24c>)
  201c78:	9a01      	ldr	r2, [sp, #4]
  WR_Hi;
  201c7a:	f8a4 b018 	strh.w	fp, [r4, #24]
  CS_Hi;
  201c7e:	8325      	strh	r5, [r4, #24]
  DC_Hi;
  201c80:	f8a4 a018 	strh.w	sl, [r4, #24]
  RD_Hi;
  201c84:	f8a4 9018 	strh.w	r9, [r4, #24]
  CS_low;
  201c88:	8365      	strh	r5, [r4, #26]
  WR_low;
  201c8a:	f8a4 b01a 	strh.w	fp, [r4, #26]
  Data_Port=data;
  201c8e:	615a      	str	r2, [r3, #20]
  201c90:	f388 8811 	msr	BASEPRI, r8
  201c94:	2008      	movs	r0, #8
  201c96:	4639      	mov	r1, r7
  201c98:	f7ff f8e2 	bl	200e60 <chSchGoSleepTimeoutS>
  201c9c:	f386 8811 	msr	BASEPRI, r6
  Data_Port=cmd;
  201ca0:	222c      	movs	r2, #44	; 0x2c
  201ca2:	4b26      	ldr	r3, [pc, #152]	; (201d3c <TFT_Draw_Horizontal_Line.constprop.0+0x24c>)
  WR_Hi;
  201ca4:	f8a4 b018 	strh.w	fp, [r4, #24]
  CS_Hi;
  201ca8:	8325      	strh	r5, [r4, #24]
  DC_low;
  201caa:	f8a4 a01a 	strh.w	sl, [r4, #26]
  RD_Hi;
  201cae:	f8a4 9018 	strh.w	r9, [r4, #24]
  CS_low;
  201cb2:	8365      	strh	r5, [r4, #26]
  WR_low;
  201cb4:	f8a4 b01a 	strh.w	fp, [r4, #26]
  Data_Port=cmd;
  201cb8:	615a      	str	r2, [r3, #20]
  201cba:	f388 8811 	msr	BASEPRI, r8
  201cbe:	2008      	movs	r0, #8
  201cc0:	4639      	mov	r1, r7
  201cc2:	f7ff f8cd 	bl	200e60 <chSchGoSleepTimeoutS>
  201cc6:	f386 8811 	msr	BASEPRI, r6
  CS_Hi;
  201cca:	f44f 78a0 	mov.w	r8, #320	; 0x140
  WR_Hi;
  201cce:	f8a4 b018 	strh.w	fp, [r4, #24]
  CS_Hi;
  201cd2:	8325      	strh	r5, [r4, #24]
  RD_Hi;
  201cd4:	2204      	movs	r2, #4
  CS_low;
  201cd6:	2510      	movs	r5, #16
  WR_low;
  201cd8:	2602      	movs	r6, #2
  Data_Port=data;
  201cda:	f8df b060 	ldr.w	fp, [pc, #96]	; 201d3c <TFT_Draw_Horizontal_Line.constprop.0+0x24c>
  201cde:	2700      	movs	r7, #0
  DC_Hi;
  201ce0:	f04f 0340 	mov.w	r3, #64	; 0x40
  201ce4:	f04f 0920 	mov.w	r9, #32
  201ce8:	8323      	strh	r3, [r4, #24]
  RD_Hi;
  201cea:	8322      	strh	r2, [r4, #24]
  CS_low;
  201cec:	8365      	strh	r5, [r4, #26]
  WR_low;
  201cee:	8366      	strh	r6, [r4, #26]
  Data_Port=data;
  201cf0:	f8cb 7014 	str.w	r7, [fp, #20]
  201cf4:	f389 8811 	msr	BASEPRI, r9
  201cf8:	2101      	movs	r1, #1
  201cfa:	2008      	movs	r0, #8
  201cfc:	f7ff f8b0 	bl	200e60 <chSchGoSleepTimeoutS>
  201d00:	f387 8811 	msr	BASEPRI, r7
  RD_Hi;
  201d04:	2204      	movs	r2, #4
  WR_Hi;
  201d06:	8326      	strh	r6, [r4, #24]
  CS_Hi;
  201d08:	8325      	strh	r5, [r4, #24]
  DC_Hi;
  201d0a:	f8a4 a018 	strh.w	sl, [r4, #24]
  RD_Hi;
  201d0e:	8322      	strh	r2, [r4, #24]
  CS_low;
  201d10:	8365      	strh	r5, [r4, #26]
  WR_low;
  201d12:	8366      	strh	r6, [r4, #26]
  Data_Port=data;
  201d14:	f8cb 7014 	str.w	r7, [fp, #20]
  201d18:	f389 8811 	msr	BASEPRI, r9
  201d1c:	2101      	movs	r1, #1
  201d1e:	2008      	movs	r0, #8
  201d20:	f7ff f89e 	bl	200e60 <chSchGoSleepTimeoutS>
  201d24:	f387 8811 	msr	BASEPRI, r7
	for( i=0; i<length; i++)
  201d28:	f1b8 0801 	subs.w	r8, r8, #1
  WR_Hi;
  201d2c:	8326      	strh	r6, [r4, #24]
  CS_Hi;
  201d2e:	8325      	strh	r5, [r4, #24]
	for( i=0; i<length; i++)
  201d30:	d1d0      	bne.n	201cd4 <TFT_Draw_Horizontal_Line.constprop.0+0x1e4>
}
  201d32:	b003      	add	sp, #12
  201d34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  201d38:	40020400 	.word	0x40020400
  201d3c:	40020c00 	.word	0x40020c00

00201d40 <chSchWakeupS.constprop.0>:
  thread_t *otp = currp;
  201d40:	4a14      	ldr	r2, [pc, #80]	; (201d94 <chSchWakeupS.constprop.0+0x54>)
  201d42:	6991      	ldr	r1, [r2, #24]
void chSchWakeupS(thread_t *ntp, msg_t msg) {
  201d44:	b470      	push	{r4, r5, r6}
  if (ntp->hdr.pqueue.prio <= otp->hdr.pqueue.prio) {
  201d46:	6885      	ldr	r5, [r0, #8]
  ntp->u.rdymsg = msg;
  201d48:	2600      	movs	r6, #0
  if (ntp->hdr.pqueue.prio <= otp->hdr.pqueue.prio) {
  201d4a:	688c      	ldr	r4, [r1, #8]
  ntp->u.rdymsg = msg;
  201d4c:	6246      	str	r6, [r0, #36]	; 0x24
  if (ntp->hdr.pqueue.prio <= otp->hdr.pqueue.prio) {
  201d4e:	42a5      	cmp	r5, r4
  201d50:	d912      	bls.n	201d78 <chSchWakeupS.constprop.0+0x38>
  return (thread_t *)ch_pqueue_insert_ahead(&ch.rlist.pqueue,
  201d52:	4613      	mov	r3, r2
  tp->state = CH_STATE_READY;
  201d54:	f881 6020 	strb.w	r6, [r1, #32]
static inline ch_priority_queue_t *ch_pqueue_insert_ahead(ch_priority_queue_t *pqp,
                                                          ch_priority_queue_t *p) {

  /* Scanning priority queue.*/
  do {
    pqp = pqp->next;
  201d58:	681b      	ldr	r3, [r3, #0]
  } while (pqp->prio > p->prio);
  201d5a:	689d      	ldr	r5, [r3, #8]
  201d5c:	42ac      	cmp	r4, r5
  201d5e:	d3fb      	bcc.n	201d58 <chSchWakeupS.constprop.0+0x18>

  /* Insertion on prev.*/
  p->next       = pqp;
  p->prev       = pqp->prev;
  201d60:	685c      	ldr	r4, [r3, #4]
  201d62:	e9c1 3400 	strd	r3, r4, [r1]
  p->prev->next = p;
  201d66:	6021      	str	r1, [r4, #0]
    ntp->state = CH_STATE_CURRENT;
  201d68:	2401      	movs	r4, #1
  pqp->prev     = p;
  201d6a:	6059      	str	r1, [r3, #4]
  201d6c:	f880 4020 	strb.w	r4, [r0, #32]
    currp = ntp;
  201d70:	6190      	str	r0, [r2, #24]
}
  201d72:	bc70      	pop	{r4, r5, r6}
    chSysSwitch(ntp, otp);
  201d74:	f7fe bab4 	b.w	2002e0 <_port_switch>
  return (thread_t *)ch_pqueue_insert_behind(&ch.rlist.pqueue,
  201d78:	4613      	mov	r3, r2
  tp->state = CH_STATE_READY;
  201d7a:	f880 6020 	strb.w	r6, [r0, #32]
    pqp = pqp->next;
  201d7e:	681b      	ldr	r3, [r3, #0]
  } while (pqp->prio >= p->prio);
  201d80:	689a      	ldr	r2, [r3, #8]
  201d82:	4295      	cmp	r5, r2
  201d84:	d9fb      	bls.n	201d7e <chSchWakeupS.constprop.0+0x3e>
  p->prev       = pqp->prev;
  201d86:	685a      	ldr	r2, [r3, #4]
}
  201d88:	bc70      	pop	{r4, r5, r6}
  201d8a:	e9c0 3200 	strd	r3, r2, [r0]
  p->prev->next = p;
  201d8e:	6010      	str	r0, [r2, #0]
  pqp->prev     = p;
  201d90:	6058      	str	r0, [r3, #4]
  201d92:	4770      	bx	lr
  201d94:	2000096c 	.word	0x2000096c
	...

00201da0 <chThdCreateStatic.constprop.0.isra.0>:
thread_t *chThdCreateStatic(void *wsp, size_t size,
  201da0:	b570      	push	{r4, r5, r6, lr}
  201da2:	4605      	mov	r5, r0
  201da4:	2020      	movs	r0, #32
  201da6:	f380 8811 	msr	BASEPRI, r0
  tp = (thread_t *)((uint8_t *)wsp + size -
  201daa:	3948      	subs	r1, #72	; 0x48
  PORT_SETUP_CONTEXT(tp, wsp, tp, pf, arg);
  201dac:	4e14      	ldr	r6, [pc, #80]	; (201e00 <chThdCreateStatic.constprop.0.isra.0+0x60>)
  201dae:	2400      	movs	r4, #0
  tp = (thread_t *)((uint8_t *)wsp + size -
  201db0:	1868      	adds	r0, r5, r1
  PORT_SETUP_CONTEXT(tp, wsp, tp, pf, arg);
  201db2:	f1a0 0124 	sub.w	r1, r0, #36	; 0x24
  201db6:	f840 3c24 	str.w	r3, [r0, #-36]
  REG_INSERT(tp);
  201dba:	4b12      	ldr	r3, [pc, #72]	; (201e04 <chThdCreateStatic.constprop.0.isra.0+0x64>)
  tp->wabase = (stkalign_t *)wsp;
  201dbc:	61c5      	str	r5, [r0, #28]
  ch_list_init(&tp->waiting);
  201dbe:	f100 0528 	add.w	r5, r0, #40	; 0x28
  tp->realprio        = prio;
  201dc2:	63c2      	str	r2, [r0, #60]	; 0x3c
  PORT_SETUP_CONTEXT(tp, wsp, tp, pf, arg);
  201dc4:	f840 4c20 	str.w	r4, [r0, #-32]
  REG_INSERT(tp);
  201dc8:	6103      	str	r3, [r0, #16]
  PORT_SETUP_CONTEXT(tp, wsp, tp, pf, arg);
  201dca:	e9c0 2102 	strd	r2, r1, [r0, #8]
  tp->state           = CH_STATE_WTSTART;
  201dce:	2102      	movs	r1, #2
  ch_queue_init(&tp->msgqueue);
  201dd0:	f100 022c 	add.w	r2, r0, #44	; 0x2c
  tp->state           = CH_STATE_WTSTART;
  201dd4:	8401      	strh	r1, [r0, #32]
  REG_INSERT(tp);
  201dd6:	6959      	ldr	r1, [r3, #20]
  PORT_SETUP_CONTEXT(tp, wsp, tp, pf, arg);
  201dd8:	f840 6c04 	str.w	r6, [r0, #-4]
  tp->refs            = (trefs_t)1;
  201ddc:	2601      	movs	r6, #1
  REG_INSERT(tp);
  201dde:	6141      	str	r1, [r0, #20]
  tp->refs            = (trefs_t)1;
  201de0:	f880 6022 	strb.w	r6, [r0, #34]	; 0x22
  tp->name            = name;
  201de4:	4e08      	ldr	r6, [pc, #32]	; (201e08 <chThdCreateStatic.constprop.0.isra.0+0x68>)
  tp->epending        = (eventmask_t)0;
  201de6:	e9c0 440d 	strd	r4, r4, [r0, #52]	; 0x34
  tp->name            = name;
  201dea:	6186      	str	r6, [r0, #24]
  REG_INSERT(tp);
  201dec:	6108      	str	r0, [r1, #16]
  qp->prev = qp;
  201dee:	6302      	str	r2, [r0, #48]	; 0x30
  201df0:	6158      	str	r0, [r3, #20]
  qp->next = qp;
  201df2:	e9c0 520a 	strd	r5, r2, [r0, #40]	; 0x28
  chSchWakeupS(tp, MSG_OK);
  201df6:	f7ff ffa3 	bl	201d40 <chSchWakeupS.constprop.0>
  201dfa:	f384 8811 	msr	BASEPRI, r4
}
  201dfe:	bd70      	pop	{r4, r5, r6, pc}
  201e00:	002002f1 	.word	0x002002f1
  201e04:	2000096c 	.word	0x2000096c
  201e08:	08005748 	.word	0x08005748
  201e0c:	00000000 	.word	0x00000000

00201e10 <Menu_Disp>:
{
  201e10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  TFT_Fill_Screen(0,320,0,200,WHITE);
  201e14:	2200      	movs	r2, #0
{
  201e16:	b088      	sub	sp, #32
  TFT_Fill_Screen(0,320,0,200,WHITE);
  201e18:	f64f 74ff 	movw	r4, #65535	; 0xffff
  201e1c:	23c8      	movs	r3, #200	; 0xc8
  201e1e:	f44f 71a0 	mov.w	r1, #320	; 0x140
  201e22:	4610      	mov	r0, r2
  201e24:	9400      	str	r4, [sp, #0]
  201e26:	f7ff fadb 	bl	2013e0 <TFT_Fill_Screen>
  i=current;
  201e2a:	4b4c      	ldr	r3, [pc, #304]	; (201f5c <Menu_Disp+0x14c>)
  201e2c:	681b      	ldr	r3, [r3, #0]
  while(i->prev!=NULL)
  201e2e:	461f      	mov	r7, r3
  201e30:	68db      	ldr	r3, [r3, #12]
  201e32:	2b00      	cmp	r3, #0
  201e34:	d1fb      	bne.n	201e2e <Menu_Disp+0x1e>
  if(i->starttext!=NULL)
  201e36:	687d      	ldr	r5, [r7, #4]
  201e38:	b31d      	cbz	r5, 201e82 <Menu_Disp+0x72>
	while(*string)
  201e3a:	782b      	ldrb	r3, [r5, #0]
  201e3c:	b1db      	cbz	r3, 201e76 <Menu_Disp+0x66>
  201e3e:	260a      	movs	r6, #10
  201e40:	f8df 911c 	ldr.w	r9, [pc, #284]	; 201f60 <Menu_Disp+0x150>
		TFT_Draw_Char(x, y, color, phone,*string, size);
  201e44:	f04f 0802 	mov.w	r8, #2
	while(*string)
  201e48:	4634      	mov	r4, r6
  201e4a:	e00a      	b.n	201e62 <Menu_Disp+0x52>
		x += FONT_X*size;     
  201e4c:	4620      	mov	r0, r4
  201e4e:	3410      	adds	r4, #16
		TFT_Draw_Char(x, y, color, phone,*string, size);
  201e50:	2200      	movs	r2, #0
  201e52:	4631      	mov	r1, r6
  201e54:	f8cd 8000 	str.w	r8, [sp]
  201e58:	f7ff fc32 	bl	2016c0 <TFT_Draw_Char.constprop.0>
	while(*string)
  201e5c:	f815 3f01 	ldrb.w	r3, [r5, #1]!
  201e60:	b14b      	cbz	r3, 201e76 <Menu_Disp+0x66>
		if((x + FONT_X) > MAX_X)
  201e62:	f104 0208 	add.w	r2, r4, #8
  201e66:	f8d9 1000 	ldr.w	r1, [r9]
			x = 1;
  201e6a:	2001      	movs	r0, #1
		if((x + FONT_X) > MAX_X)
  201e6c:	428a      	cmp	r2, r1
  201e6e:	d9ed      	bls.n	201e4c <Menu_Disp+0x3c>
			y = y + FONT_X*size;
  201e70:	3610      	adds	r6, #16
  201e72:	2411      	movs	r4, #17
  201e74:	e7ec      	b.n	201e50 <Menu_Disp+0x40>
    TFT_Draw_Horizontal_Line(0,30,320,BLACK);
  201e76:	201e      	movs	r0, #30
  201e78:	f7ff fe3a 	bl	201af0 <TFT_Draw_Horizontal_Line.constprop.0>
    TFT_Draw_Horizontal_Line(0,31,320,BLACK);
  201e7c:	201f      	movs	r0, #31
  201e7e:	f7ff fe37 	bl	201af0 <TFT_Draw_Horizontal_Line.constprop.0>
  201e82:	4e37      	ldr	r6, [pc, #220]	; (201f60 <Menu_Disp+0x150>)
		TFT_Draw_Char(x, y, color, phone,*string, size);
  201e84:	f04f 0901 	mov.w	r9, #1
      if(i->bool_value!=NULL)
  201e88:	6a7d      	ldr	r5, [r7, #36]	; 0x24
  201e8a:	b1d5      	cbz	r5, 201ec2 <Menu_Disp+0xb2>
        TFT_Draw_String(i->x_pos+220,i->y_pos, BLUE, WHITE, i->bool_value, 1);
  201e8c:	69fc      	ldr	r4, [r7, #28]
	while(*string)
  201e8e:	782b      	ldrb	r3, [r5, #0]
  201e90:	f8d7 8020 	ldr.w	r8, [r7, #32]
  201e94:	34dc      	adds	r4, #220	; 0xdc
  201e96:	b1a3      	cbz	r3, 201ec2 <Menu_Disp+0xb2>
		if((x + FONT_X) > MAX_X)
  201e98:	f104 0208 	add.w	r2, r4, #8
  201e9c:	6831      	ldr	r1, [r6, #0]
  201e9e:	4620      	mov	r0, r4
  201ea0:	428a      	cmp	r2, r1
  201ea2:	4614      	mov	r4, r2
  201ea4:	d903      	bls.n	201eae <Menu_Disp+0x9e>
			y = y + FONT_X*size;
  201ea6:	f108 0808 	add.w	r8, r8, #8
  201eaa:	2409      	movs	r4, #9
			x = 1;
  201eac:	2001      	movs	r0, #1
		TFT_Draw_Char(x, y, color, phone,*string, size);
  201eae:	221f      	movs	r2, #31
  201eb0:	4641      	mov	r1, r8
  201eb2:	f8cd 9000 	str.w	r9, [sp]
  201eb6:	f7ff fc03 	bl	2016c0 <TFT_Draw_Char.constprop.0>
	while(*string)
  201eba:	f815 3f01 	ldrb.w	r3, [r5, #1]!
  201ebe:	2b00      	cmp	r3, #0
  201ec0:	d1ea      	bne.n	201e98 <Menu_Disp+0x88>
      if(i->menu_value!=-1)
  201ec2:	f9b7 2028 	ldrsh.w	r2, [r7, #40]	; 0x28
  201ec6:	1c53      	adds	r3, r2, #1
  201ec8:	d024      	beq.n	201f14 <Menu_Disp+0x104>
        sprintf(String,"%d",i->menu_value);
  201eca:	4926      	ldr	r1, [pc, #152]	; (201f64 <Menu_Disp+0x154>)
  201ecc:	a803      	add	r0, sp, #12
  201ece:	f003 f8c7 	bl	205060 <siprintf>
        TFT_Draw_String(i->x_pos+150,i->y_pos, BLUE, WHITE,String , 2);
  201ed2:	69fc      	ldr	r4, [r7, #28]
  201ed4:	f89d 300c 	ldrb.w	r3, [sp, #12]
  201ed8:	f8d7 a020 	ldr.w	sl, [r7, #32]
  201edc:	f104 0596 	add.w	r5, r4, #150	; 0x96
  201ee0:	b1d3      	cbz	r3, 201f18 <Menu_Disp+0x108>
  201ee2:	ac03      	add	r4, sp, #12
		TFT_Draw_Char(x, y, color, phone,*string, size);
  201ee4:	f04f 0802 	mov.w	r8, #2
  201ee8:	e00a      	b.n	201f00 <Menu_Disp+0xf0>
		x += FONT_X*size;     
  201eea:	4628      	mov	r0, r5
  201eec:	3510      	adds	r5, #16
		TFT_Draw_Char(x, y, color, phone,*string, size);
  201eee:	221f      	movs	r2, #31
  201ef0:	4651      	mov	r1, sl
  201ef2:	f8cd 8000 	str.w	r8, [sp]
  201ef6:	f7ff fbe3 	bl	2016c0 <TFT_Draw_Char.constprop.0>
	while(*string)
  201efa:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  201efe:	b14b      	cbz	r3, 201f14 <Menu_Disp+0x104>
		if((x + FONT_X) > MAX_X)
  201f00:	f105 0208 	add.w	r2, r5, #8
  201f04:	6831      	ldr	r1, [r6, #0]
			x = 1;
  201f06:	2001      	movs	r0, #1
		if((x + FONT_X) > MAX_X)
  201f08:	428a      	cmp	r2, r1
  201f0a:	d9ee      	bls.n	201eea <Menu_Disp+0xda>
			y = y + FONT_X*size;
  201f0c:	f10a 0a10 	add.w	sl, sl, #16
  201f10:	2511      	movs	r5, #17
  201f12:	e7ec      	b.n	201eee <Menu_Disp+0xde>
      TFT_Draw_String(i->x_pos,i->y_pos, BLACK, WHITE, i->text, 2);
  201f14:	e9d7 4a07 	ldrd	r4, sl, [r7, #28]
  201f18:	683d      	ldr	r5, [r7, #0]
	while(*string)
  201f1a:	782b      	ldrb	r3, [r5, #0]
  201f1c:	b1bb      	cbz	r3, 201f4e <Menu_Disp+0x13e>
		TFT_Draw_Char(x, y, color, phone,*string, size);
  201f1e:	f04f 0802 	mov.w	r8, #2
  201f22:	e00a      	b.n	201f3a <Menu_Disp+0x12a>
		x += FONT_X*size;     
  201f24:	4620      	mov	r0, r4
  201f26:	3410      	adds	r4, #16
		TFT_Draw_Char(x, y, color, phone,*string, size);
  201f28:	2200      	movs	r2, #0
  201f2a:	4651      	mov	r1, sl
  201f2c:	f8cd 8000 	str.w	r8, [sp]
  201f30:	f7ff fbc6 	bl	2016c0 <TFT_Draw_Char.constprop.0>
	while(*string)
  201f34:	f815 3f01 	ldrb.w	r3, [r5, #1]!
  201f38:	b14b      	cbz	r3, 201f4e <Menu_Disp+0x13e>
		if((x + FONT_X) > MAX_X)
  201f3a:	f104 0208 	add.w	r2, r4, #8
  201f3e:	6831      	ldr	r1, [r6, #0]
			x = 1;
  201f40:	2001      	movs	r0, #1
		if((x + FONT_X) > MAX_X)
  201f42:	428a      	cmp	r2, r1
  201f44:	d9ee      	bls.n	201f24 <Menu_Disp+0x114>
			y = y + FONT_X*size;
  201f46:	f10a 0a10 	add.w	sl, sl, #16
  201f4a:	2411      	movs	r4, #17
  201f4c:	e7ec      	b.n	201f28 <Menu_Disp+0x118>
      i=i->next;
  201f4e:	693f      	ldr	r7, [r7, #16]
  while(i!=NULL)
  201f50:	2f00      	cmp	r7, #0
  201f52:	d199      	bne.n	201e88 <Menu_Disp+0x78>
}
  201f54:	b008      	add	sp, #32
  201f56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  201f5a:	bf00      	nop
  201f5c:	20000e90 	.word	0x20000e90
  201f60:	20000820 	.word	0x20000820
  201f64:	08005750 	.word	0x08005750
	...

00201f70 <dbgprintf.constprop.0>:
  palClearPad( GPIOD, 9);
}


// Функция отправки строки в терминал
void dbgprintf( const char* format, ... )
  201f70:	b40f      	push	{r0, r1, r2, r3}
{
// Проверяем, что debug_stream_init() случился
    if ( !uart3_stream )
  201f72:	4b30      	ldr	r3, [pc, #192]	; (202034 <dbgprintf.constprop.0+0xc4>)
void dbgprintf( const char* format, ... )
  201f74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    if ( !uart3_stream )
  201f78:	681d      	ldr	r5, [r3, #0]
void dbgprintf( const char* format, ... )
  201f7a:	b084      	sub	sp, #16
    if ( !uart3_stream )
  201f7c:	2d00      	cmp	r5, #0
  201f7e:	d03f      	beq.n	202000 <dbgprintf.constprop.0+0x90>
    case 'i':
      if (is_long) {
        l = va_arg(ap, long);
      }
      else {
        l = va_arg(ap, int);
  201f80:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    return;

// Отправляем в chvprintf() данные и ждём чуда
    va_list ap;
    va_start(ap, format);
  201f82:	ab0b      	add	r3, sp, #44	; 0x2c
      }
      if (l < 0) {
  201f84:	2a00      	cmp	r2, #0
  201f86:	9300      	str	r3, [sp, #0]
  201f88:	db4c      	blt.n	202024 <dbgprintf.constprop.0+0xb4>
    p = tmpbuf;
  201f8a:	ac01      	add	r4, sp, #4
  201f8c:	4627      	mov	r7, r4
  q = p + MAX_FILLER;
  201f8e:	f107 0c0b 	add.w	ip, r7, #11
    i = (int)(l % radix);
  201f92:	f8df e0a4 	ldr.w	lr, [pc, #164]	; 202038 <dbgprintf.constprop.0+0xc8>
  q = p + MAX_FILLER;
  201f96:	4661      	mov	r1, ip
    i = (int)(l % radix);
  201f98:	fbae 0302 	umull	r0, r3, lr, r2
  201f9c:	4610      	mov	r0, r2
  201f9e:	08db      	lsrs	r3, r3, #3
  } while ((ll /= radix) != 0);
  201fa0:	2809      	cmp	r0, #9
    i = (int)(l % radix);
  201fa2:	eb03 0683 	add.w	r6, r3, r3, lsl #2
  201fa6:	461a      	mov	r2, r3
  201fa8:	eba0 0346 	sub.w	r3, r0, r6, lsl #1
    i += '0';
  201fac:	f103 0330 	add.w	r3, r3, #48	; 0x30
    *--q = i;
  201fb0:	b2db      	uxtb	r3, r3
  201fb2:	f801 3d01 	strb.w	r3, [r1, #-1]!
  } while ((ll /= radix) != 0);
  201fb6:	dcef      	bgt.n	201f98 <dbgprintf.constprop.0+0x28>
  i = (int)(p + MAX_FILLER - q);
  201fb8:	ebac 0201 	sub.w	r2, ip, r1
  201fbc:	443a      	add	r2, r7
  201fbe:	e001      	b.n	201fc4 <dbgprintf.constprop.0+0x54>
    *p++ = *q++;
  201fc0:	f811 3f01 	ldrb.w	r3, [r1, #1]!
  201fc4:	f807 3b01 	strb.w	r3, [r7], #1
  while (--i);
  201fc8:	4297      	cmp	r7, r2
  201fca:	d1f9      	bne.n	201fc0 <dbgprintf.constprop.0+0x50>
    default:
      *p++ = c;
      break;
    }
    i = (int)(p - s);
    if ((width -= i) < 0) {
  201fcc:	1be3      	subs	r3, r4, r7
    i = (int)(p - s);
  201fce:	1b3f      	subs	r7, r7, r4
  201fd0:	ea23 78e3 	bic.w	r8, r3, r3, asr #31
      width = 0;
    }
    if (left_align == false) {
      width = -width;
    }
    if (width < 0) {
  201fd4:	2b00      	cmp	r3, #0
      width = -width;
  201fd6:	f1c8 0800 	rsb	r8, r8, #0
    if (width < 0) {
  201fda:	dc16      	bgt.n	20200a <dbgprintf.constprop.0+0x9a>
      do {
        streamPut(chp, (uint8_t)filler);
        n++;
      } while (++width != 0);
    }
    while (--i >= 0) {
  201fdc:	3f01      	subs	r7, #1
  201fde:	d40f      	bmi.n	202000 <dbgprintf.constprop.0+0x90>
      if ((*s == '-' || *s == '+') && filler == '0') {
  201fe0:	f89d 6004 	ldrb.w	r6, [sp, #4]
  201fe4:	f10d 0303 	add.w	r3, sp, #3
  201fe8:	441f      	add	r7, r3
  201fea:	e001      	b.n	201ff0 <dbgprintf.constprop.0+0x80>
      streamPut(chp, (uint8_t)*s++);
  201fec:	f814 6f01 	ldrb.w	r6, [r4, #1]!
  201ff0:	682b      	ldr	r3, [r5, #0]
  201ff2:	4631      	mov	r1, r6
  201ff4:	4628      	mov	r0, r5
  201ff6:	68db      	ldr	r3, [r3, #12]
  201ff8:	4798      	blx	r3
  201ffa:	1b3b      	subs	r3, r7, r4
    while (--i >= 0) {
  201ffc:	2b00      	cmp	r3, #0
  201ffe:	daf5      	bge.n	201fec <dbgprintf.constprop.0+0x7c>
    chvprintf(uart3_stream, format, ap);
    va_end(ap);
}
  202000:	b004      	add	sp, #16
  202002:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  202006:	b004      	add	sp, #16
  202008:	4770      	bx	lr
      if ((*s == '-' || *s == '+') && filler == '0') {
  20200a:	f89d 6004 	ldrb.w	r6, [sp, #4]
        streamPut(chp, (uint8_t)filler);
  20200e:	682b      	ldr	r3, [r5, #0]
  202010:	2120      	movs	r1, #32
  202012:	4628      	mov	r0, r5
  202014:	68db      	ldr	r3, [r3, #12]
  202016:	4798      	blx	r3
      } while (++width != 0);
  202018:	f118 0801 	adds.w	r8, r8, #1
  20201c:	d1f7      	bne.n	20200e <dbgprintf.constprop.0+0x9e>
    while (--i >= 0) {
  20201e:	3f01      	subs	r7, #1
  202020:	d5e0      	bpl.n	201fe4 <dbgprintf.constprop.0+0x74>
  202022:	e7ed      	b.n	202000 <dbgprintf.constprop.0+0x90>
        *p++ = '-';
  202024:	232d      	movs	r3, #45	; 0x2d
        l = -l;
  202026:	4252      	negs	r2, r2
        *p++ = '-';
  202028:	f10d 0705 	add.w	r7, sp, #5
  20202c:	ac01      	add	r4, sp, #4
  20202e:	f88d 3004 	strb.w	r3, [sp, #4]
  202032:	e7ac      	b.n	201f8e <dbgprintf.constprop.0+0x1e>
  202034:	20001e18 	.word	0x20001e18
  202038:	cccccccd 	.word	0xcccccccd
  20203c:	00000000 	.word	0x00000000

00202040 <__core_init>:
 */
#if !defined(__DOXYGEN__)
__attribute__((weak))
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __core_init(void) {
  202040:	b510      	push	{r4, lr}
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
  202042:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  202046:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
  20204a:	481c      	ldr	r0, [pc, #112]	; (2020bc <__core_init+0x7c>)
  20204c:	2200      	movs	r2, #0
  20204e:	f8c0 2250 	str.w	r2, [r0, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
  202052:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  202056:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
  20205a:	6943      	ldr	r3, [r0, #20]
  20205c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  202060:	6143      	str	r3, [r0, #20]
  __ASM volatile ("dsb 0xF":::"memory");
  202062:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  202066:	f3bf 8f6f 	isb	sy
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
  20206a:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  20206e:	f3bf 8f4f 	dsb	sy
    __DSB();

    ccsidr = SCB->CCSIDR;
  202072:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
  202076:	f643 74e0 	movw	r4, #16352	; 0x3fe0
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
  20207a:	f3c3 3c4e 	ubfx	ip, r3, #13, #15
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
  20207e:	f3c3 0ec9 	ubfx	lr, r3, #3, #10
  202082:	ea4f 1c4c 	mov.w	ip, ip, lsl #5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
  202086:	ea0c 0104 	and.w	r1, ip, r4
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
  20208a:	4673      	mov	r3, lr
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
  20208c:	ea41 7283 	orr.w	r2, r1, r3, lsl #30
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
  202090:	3b01      	subs	r3, #1
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
  202092:	f8c0 2260 	str.w	r2, [r0, #608]	; 0x260
      } while (ways-- != 0U);
  202096:	1c5a      	adds	r2, r3, #1
  202098:	d1f8      	bne.n	20208c <__core_init+0x4c>
    } while(sets-- != 0U);
  20209a:	f1ac 0c20 	sub.w	ip, ip, #32
  20209e:	f11c 0f20 	cmn.w	ip, #32
  2020a2:	d1f0      	bne.n	202086 <__core_init+0x46>
  2020a4:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
  2020a8:	6943      	ldr	r3, [r0, #20]
  2020aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  2020ae:	6143      	str	r3, [r0, #20]
  2020b0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  2020b4:	f3bf 8f6f 	isb	sy

#if CORTEX_MODEL == 7
  SCB_EnableICache();
  SCB_EnableDCache();
#endif
}
  2020b8:	bd10      	pop	{r4, pc}
  2020ba:	bf00      	nop
  2020bc:	e000ed00 	.word	0xe000ed00

002020c0 <__late_init>:
 */
#if !defined(__DOXYGEN__)
__attribute__((weak))
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __late_init(void) {}
  2020c0:	4770      	bx	lr
  2020c2:	bf00      	nop
	...

002020d0 <__default_exit>:
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __default_exit(void) {
/*lint -restore*/

  while (true) {
  2020d0:	e7fe      	b.n	2020d0 <__default_exit>
  2020d2:	bf00      	nop
	...

002020e0 <__init_ram_areas>:
}

/**
 * @brief   Performs the initialization of the various RAM areas.
 */
void __init_ram_areas(void) {
  2020e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  2020e2:	4d15      	ldr	r5, [pc, #84]	; (202138 <__init_ram_areas+0x58>)
  2020e4:	4f15      	ldr	r7, [pc, #84]	; (20213c <__init_ram_areas+0x5c>)
  2020e6:	4916      	ldr	r1, [pc, #88]	; (202140 <__init_ram_areas+0x60>)
  2020e8:	f105 0470 	add.w	r4, r5, #112	; 0x70
  2020ec:	4815      	ldr	r0, [pc, #84]	; (202144 <__init_ram_areas+0x64>)
  2020ee:	4a16      	ldr	r2, [pc, #88]	; (202148 <__init_ram_areas+0x68>)
  do {
    uint32_t *tp = rap->init_text_area;
    uint32_t *p = rap->init_area;

    /* Copying initialization data.*/
    while (p < rap->clear_area) {
  2020f0:	4281      	cmp	r1, r0
  2020f2:	d90d      	bls.n	202110 <__init_ram_areas+0x30>
  2020f4:	3a04      	subs	r2, #4
  2020f6:	4603      	mov	r3, r0
      *p = *tp;
  2020f8:	f852 6f04 	ldr.w	r6, [r2, #4]!
  2020fc:	f843 6b04 	str.w	r6, [r3], #4
    while (p < rap->clear_area) {
  202100:	4299      	cmp	r1, r3
  202102:	d8f9      	bhi.n	2020f8 <__init_ram_areas+0x18>
      p++;
  202104:	1e4b      	subs	r3, r1, #1
  202106:	1a1b      	subs	r3, r3, r0
  202108:	f023 0303 	bic.w	r3, r3, #3
  20210c:	3304      	adds	r3, #4
  20210e:	4418      	add	r0, r3
      tp++;
    }

    /* Zeroing clear area.*/
    while (p < rap->no_init_area) {
  202110:	4287      	cmp	r7, r0
  202112:	d907      	bls.n	202124 <__init_ram_areas+0x44>
      *p = 0;
  202114:	3f01      	subs	r7, #1
  202116:	2100      	movs	r1, #0
  202118:	1a3f      	subs	r7, r7, r0
  20211a:	f027 0203 	bic.w	r2, r7, #3
  20211e:	3204      	adds	r2, #4
  202120:	f002 fee2 	bl	204ee8 <memset>
      p++;
    }
    rap++;
  }
  while (rap < &ram_areas[CRT1_AREAS_NUMBER]);
  202124:	42a5      	cmp	r5, r4
  202126:	d005      	beq.n	202134 <__init_ram_areas+0x54>
    uint32_t *p = rap->init_area;
  202128:	e9d5 2004 	ldrd	r2, r0, [r5, #16]
    while (p < rap->no_init_area) {
  20212c:	e9d5 1706 	ldrd	r1, r7, [r5, #24]
  202130:	3510      	adds	r5, #16
  202132:	e7dd      	b.n	2020f0 <__init_ram_areas+0x10>
#endif
}
  202134:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  202136:	bf00      	nop
  202138:	08005910 	.word	0x08005910
  20213c:	200200cc 	.word	0x200200cc
  202140:	200200cc 	.word	0x200200cc
  202144:	200200cc 	.word	0x200200cc
  202148:	08005db8 	.word	0x08005db8
  20214c:	00000000 	.word	0x00000000

00202150 <Vector58>:
OSAL_IRQ_HANDLER(STM32_EXTI0_HANDLER) {
  uint32_t pr;

  OSAL_IRQ_PROLOGUE();

  extiGetAndClearGroup1(1U << 0, pr);
  202150:	4a14      	ldr	r2, [pc, #80]	; (2021a4 <Vector58+0x54>)
OSAL_IRQ_HANDLER(STM32_EXTI0_HANDLER) {
  202152:	b508      	push	{r3, lr}
  extiGetAndClearGroup1(1U << 0, pr);
  202154:	6953      	ldr	r3, [r2, #20]
  202156:	f003 0301 	and.w	r3, r3, #1
  20215a:	6153      	str	r3, [r2, #20]

  exti_serve_irq(pr, 0);
  20215c:	b123      	cbz	r3, 202168 <Vector58+0x18>
  20215e:	4a12      	ldr	r2, [pc, #72]	; (2021a8 <Vector58+0x58>)
  202160:	6813      	ldr	r3, [r2, #0]
  202162:	b10b      	cbz	r3, 202168 <Vector58+0x18>
  202164:	6850      	ldr	r0, [r2, #4]
  202166:	4798      	blx	r3
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  202168:	2320      	movs	r3, #32
  20216a:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  20216e:	4b0f      	ldr	r3, [pc, #60]	; (2021ac <Vector58+0x5c>)
  202170:	685b      	ldr	r3, [r3, #4]
  202172:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  202176:	d102      	bne.n	20217e <Vector58+0x2e>
  202178:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
  20217c:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  20217e:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  202182:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  202186:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  202188:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  20218a:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  20218e:	4a08      	ldr	r2, [pc, #32]	; (2021b0 <Vector58+0x60>)
  202190:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  202192:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  202194:	6889      	ldr	r1, [r1, #8]
  202196:	6892      	ldr	r2, [r2, #8]
  202198:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  20219a:	bf8c      	ite	hi
  20219c:	4a05      	ldrhi	r2, [pc, #20]	; (2021b4 <Vector58+0x64>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  20219e:	4a06      	ldrls	r2, [pc, #24]	; (2021b8 <Vector58+0x68>)
  2021a0:	619a      	str	r2, [r3, #24]
  2021a2:	bd08      	pop	{r3, pc}
  2021a4:	40013c00 	.word	0x40013c00
  2021a8:	200008e8 	.word	0x200008e8
  2021ac:	e000ed00 	.word	0xe000ed00
  2021b0:	2000096c 	.word	0x2000096c
  2021b4:	00200303 	.word	0x00200303
  2021b8:	00200306 	.word	0x00200306
  2021bc:	00000000 	.word	0x00000000

002021c0 <Vector5C>:
OSAL_IRQ_HANDLER(STM32_EXTI1_HANDLER) {
  uint32_t pr;

  OSAL_IRQ_PROLOGUE();

  extiGetAndClearGroup1(1U << 1, pr);
  2021c0:	4a14      	ldr	r2, [pc, #80]	; (202214 <Vector5C+0x54>)
OSAL_IRQ_HANDLER(STM32_EXTI1_HANDLER) {
  2021c2:	b508      	push	{r3, lr}
  extiGetAndClearGroup1(1U << 1, pr);
  2021c4:	6953      	ldr	r3, [r2, #20]
  2021c6:	f003 0302 	and.w	r3, r3, #2
  2021ca:	6153      	str	r3, [r2, #20]

  exti_serve_irq(pr, 1);
  2021cc:	b123      	cbz	r3, 2021d8 <Vector5C+0x18>
  2021ce:	4a12      	ldr	r2, [pc, #72]	; (202218 <Vector5C+0x58>)
  2021d0:	6893      	ldr	r3, [r2, #8]
  2021d2:	b10b      	cbz	r3, 2021d8 <Vector5C+0x18>
  2021d4:	68d0      	ldr	r0, [r2, #12]
  2021d6:	4798      	blx	r3
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  2021d8:	2320      	movs	r3, #32
  2021da:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  2021de:	4b0f      	ldr	r3, [pc, #60]	; (20221c <Vector5C+0x5c>)
  2021e0:	685b      	ldr	r3, [r3, #4]
  2021e2:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  2021e6:	d102      	bne.n	2021ee <Vector5C+0x2e>
  2021e8:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
  2021ec:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  2021ee:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  2021f2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  2021f6:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  2021f8:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  2021fa:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  2021fe:	4a08      	ldr	r2, [pc, #32]	; (202220 <Vector5C+0x60>)
  202200:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  202202:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  202204:	6889      	ldr	r1, [r1, #8]
  202206:	6892      	ldr	r2, [r2, #8]
  202208:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  20220a:	bf8c      	ite	hi
  20220c:	4a05      	ldrhi	r2, [pc, #20]	; (202224 <Vector5C+0x64>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  20220e:	4a06      	ldrls	r2, [pc, #24]	; (202228 <Vector5C+0x68>)
  202210:	619a      	str	r2, [r3, #24]
  202212:	bd08      	pop	{r3, pc}
  202214:	40013c00 	.word	0x40013c00
  202218:	200008e8 	.word	0x200008e8
  20221c:	e000ed00 	.word	0xe000ed00
  202220:	2000096c 	.word	0x2000096c
  202224:	00200303 	.word	0x00200303
  202228:	00200306 	.word	0x00200306
  20222c:	00000000 	.word	0x00000000

00202230 <Vector60>:
OSAL_IRQ_HANDLER(STM32_EXTI2_HANDLER) {
  uint32_t pr;

  OSAL_IRQ_PROLOGUE();

  extiGetAndClearGroup1(1U << 2, pr);
  202230:	4a14      	ldr	r2, [pc, #80]	; (202284 <Vector60+0x54>)
OSAL_IRQ_HANDLER(STM32_EXTI2_HANDLER) {
  202232:	b508      	push	{r3, lr}
  extiGetAndClearGroup1(1U << 2, pr);
  202234:	6953      	ldr	r3, [r2, #20]
  202236:	f003 0304 	and.w	r3, r3, #4
  20223a:	6153      	str	r3, [r2, #20]

  exti_serve_irq(pr, 2);
  20223c:	b123      	cbz	r3, 202248 <Vector60+0x18>
  20223e:	4a12      	ldr	r2, [pc, #72]	; (202288 <Vector60+0x58>)
  202240:	6913      	ldr	r3, [r2, #16]
  202242:	b10b      	cbz	r3, 202248 <Vector60+0x18>
  202244:	6950      	ldr	r0, [r2, #20]
  202246:	4798      	blx	r3
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  202248:	2320      	movs	r3, #32
  20224a:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  20224e:	4b0f      	ldr	r3, [pc, #60]	; (20228c <Vector60+0x5c>)
  202250:	685b      	ldr	r3, [r3, #4]
  202252:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  202256:	d102      	bne.n	20225e <Vector60+0x2e>
  202258:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
  20225c:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  20225e:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  202262:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  202266:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  202268:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  20226a:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  20226e:	4a08      	ldr	r2, [pc, #32]	; (202290 <Vector60+0x60>)
  202270:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  202272:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  202274:	6889      	ldr	r1, [r1, #8]
  202276:	6892      	ldr	r2, [r2, #8]
  202278:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  20227a:	bf8c      	ite	hi
  20227c:	4a05      	ldrhi	r2, [pc, #20]	; (202294 <Vector60+0x64>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  20227e:	4a06      	ldrls	r2, [pc, #24]	; (202298 <Vector60+0x68>)
  202280:	619a      	str	r2, [r3, #24]
  202282:	bd08      	pop	{r3, pc}
  202284:	40013c00 	.word	0x40013c00
  202288:	200008e8 	.word	0x200008e8
  20228c:	e000ed00 	.word	0xe000ed00
  202290:	2000096c 	.word	0x2000096c
  202294:	00200303 	.word	0x00200303
  202298:	00200306 	.word	0x00200306
  20229c:	00000000 	.word	0x00000000

002022a0 <Vector64>:
OSAL_IRQ_HANDLER(STM32_EXTI3_HANDLER) {
  uint32_t pr;

  OSAL_IRQ_PROLOGUE();

  extiGetAndClearGroup1(1U << 3, pr);
  2022a0:	4a14      	ldr	r2, [pc, #80]	; (2022f4 <Vector64+0x54>)
OSAL_IRQ_HANDLER(STM32_EXTI3_HANDLER) {
  2022a2:	b508      	push	{r3, lr}
  extiGetAndClearGroup1(1U << 3, pr);
  2022a4:	6953      	ldr	r3, [r2, #20]
  2022a6:	f003 0308 	and.w	r3, r3, #8
  2022aa:	6153      	str	r3, [r2, #20]

  exti_serve_irq(pr, 3);
  2022ac:	b123      	cbz	r3, 2022b8 <Vector64+0x18>
  2022ae:	4a12      	ldr	r2, [pc, #72]	; (2022f8 <Vector64+0x58>)
  2022b0:	6993      	ldr	r3, [r2, #24]
  2022b2:	b10b      	cbz	r3, 2022b8 <Vector64+0x18>
  2022b4:	69d0      	ldr	r0, [r2, #28]
  2022b6:	4798      	blx	r3
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  2022b8:	2320      	movs	r3, #32
  2022ba:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  2022be:	4b0f      	ldr	r3, [pc, #60]	; (2022fc <Vector64+0x5c>)
  2022c0:	685b      	ldr	r3, [r3, #4]
  2022c2:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  2022c6:	d102      	bne.n	2022ce <Vector64+0x2e>
  2022c8:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
  2022cc:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  2022ce:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  2022d2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  2022d6:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  2022d8:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  2022da:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  2022de:	4a08      	ldr	r2, [pc, #32]	; (202300 <Vector64+0x60>)
  2022e0:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  2022e2:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  2022e4:	6889      	ldr	r1, [r1, #8]
  2022e6:	6892      	ldr	r2, [r2, #8]
  2022e8:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  2022ea:	bf8c      	ite	hi
  2022ec:	4a05      	ldrhi	r2, [pc, #20]	; (202304 <Vector64+0x64>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  2022ee:	4a06      	ldrls	r2, [pc, #24]	; (202308 <Vector64+0x68>)
  2022f0:	619a      	str	r2, [r3, #24]
  2022f2:	bd08      	pop	{r3, pc}
  2022f4:	40013c00 	.word	0x40013c00
  2022f8:	200008e8 	.word	0x200008e8
  2022fc:	e000ed00 	.word	0xe000ed00
  202300:	2000096c 	.word	0x2000096c
  202304:	00200303 	.word	0x00200303
  202308:	00200306 	.word	0x00200306
  20230c:	00000000 	.word	0x00000000

00202310 <Vector68>:
OSAL_IRQ_HANDLER(STM32_EXTI4_HANDLER) {
  uint32_t pr;

  OSAL_IRQ_PROLOGUE();

  extiGetAndClearGroup1(1U << 4, pr);
  202310:	4a14      	ldr	r2, [pc, #80]	; (202364 <Vector68+0x54>)
OSAL_IRQ_HANDLER(STM32_EXTI4_HANDLER) {
  202312:	b508      	push	{r3, lr}
  extiGetAndClearGroup1(1U << 4, pr);
  202314:	6953      	ldr	r3, [r2, #20]
  202316:	f003 0310 	and.w	r3, r3, #16
  20231a:	6153      	str	r3, [r2, #20]

  exti_serve_irq(pr, 4);
  20231c:	b123      	cbz	r3, 202328 <Vector68+0x18>
  20231e:	4a12      	ldr	r2, [pc, #72]	; (202368 <Vector68+0x58>)
  202320:	6a13      	ldr	r3, [r2, #32]
  202322:	b10b      	cbz	r3, 202328 <Vector68+0x18>
  202324:	6a50      	ldr	r0, [r2, #36]	; 0x24
  202326:	4798      	blx	r3
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  202328:	2320      	movs	r3, #32
  20232a:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  20232e:	4b0f      	ldr	r3, [pc, #60]	; (20236c <Vector68+0x5c>)
  202330:	685b      	ldr	r3, [r3, #4]
  202332:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  202336:	d102      	bne.n	20233e <Vector68+0x2e>
  202338:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
  20233c:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  20233e:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  202342:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  202346:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  202348:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  20234a:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  20234e:	4a08      	ldr	r2, [pc, #32]	; (202370 <Vector68+0x60>)
  202350:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  202352:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  202354:	6889      	ldr	r1, [r1, #8]
  202356:	6892      	ldr	r2, [r2, #8]
  202358:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  20235a:	bf8c      	ite	hi
  20235c:	4a05      	ldrhi	r2, [pc, #20]	; (202374 <Vector68+0x64>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  20235e:	4a06      	ldrls	r2, [pc, #24]	; (202378 <Vector68+0x68>)
  202360:	619a      	str	r2, [r3, #24]
  202362:	bd08      	pop	{r3, pc}
  202364:	40013c00 	.word	0x40013c00
  202368:	200008e8 	.word	0x200008e8
  20236c:	e000ed00 	.word	0xe000ed00
  202370:	2000096c 	.word	0x2000096c
  202374:	00200303 	.word	0x00200303
  202378:	00200306 	.word	0x00200306
  20237c:	00000000 	.word	0x00000000

00202380 <Vector9C>:
OSAL_IRQ_HANDLER(STM32_EXTI5_9_HANDLER) {
  uint32_t pr;

  OSAL_IRQ_PROLOGUE();

  extiGetAndClearGroup1((1U << 5) | (1U << 6) | (1U << 7) | (1U << 8) |
  202380:	4b16      	ldr	r3, [pc, #88]	; (2023dc <Vector9C+0x5c>)
OSAL_IRQ_HANDLER(STM32_EXTI5_9_HANDLER) {
  202382:	b510      	push	{r4, lr}
  extiGetAndClearGroup1((1U << 5) | (1U << 6) | (1U << 7) | (1U << 8) |
  202384:	695c      	ldr	r4, [r3, #20]
  202386:	f404 7278 	and.w	r2, r4, #992	; 0x3e0
  20238a:	615a      	str	r2, [r3, #20]
                        (1U << 9), pr);

  exti_serve_irq(pr, 5);
  20238c:	06a3      	lsls	r3, r4, #26
  20238e:	d504      	bpl.n	20239a <Vector9C+0x1a>
  202390:	4a13      	ldr	r2, [pc, #76]	; (2023e0 <Vector9C+0x60>)
  202392:	6a93      	ldr	r3, [r2, #40]	; 0x28
  202394:	b10b      	cbz	r3, 20239a <Vector9C+0x1a>
  202396:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  202398:	4798      	blx	r3
  exti_serve_irq(pr, 6);
  20239a:	0660      	lsls	r0, r4, #25
  20239c:	d504      	bpl.n	2023a8 <Vector9C+0x28>
  20239e:	4a10      	ldr	r2, [pc, #64]	; (2023e0 <Vector9C+0x60>)
  2023a0:	6b13      	ldr	r3, [r2, #48]	; 0x30
  2023a2:	b10b      	cbz	r3, 2023a8 <Vector9C+0x28>
  2023a4:	6b50      	ldr	r0, [r2, #52]	; 0x34
  2023a6:	4798      	blx	r3
  exti_serve_irq(pr, 7);
  2023a8:	0621      	lsls	r1, r4, #24
  2023aa:	d504      	bpl.n	2023b6 <Vector9C+0x36>
  2023ac:	4a0c      	ldr	r2, [pc, #48]	; (2023e0 <Vector9C+0x60>)
  2023ae:	6b93      	ldr	r3, [r2, #56]	; 0x38
  2023b0:	b10b      	cbz	r3, 2023b6 <Vector9C+0x36>
  2023b2:	6bd0      	ldr	r0, [r2, #60]	; 0x3c
  2023b4:	4798      	blx	r3
  exti_serve_irq(pr, 8);
  2023b6:	05e2      	lsls	r2, r4, #23
  2023b8:	d504      	bpl.n	2023c4 <Vector9C+0x44>
  2023ba:	4a09      	ldr	r2, [pc, #36]	; (2023e0 <Vector9C+0x60>)
  2023bc:	6c13      	ldr	r3, [r2, #64]	; 0x40
  2023be:	b10b      	cbz	r3, 2023c4 <Vector9C+0x44>
  2023c0:	6c50      	ldr	r0, [r2, #68]	; 0x44
  2023c2:	4798      	blx	r3
  exti_serve_irq(pr, 9);
  2023c4:	05a3      	lsls	r3, r4, #22
  2023c6:	d504      	bpl.n	2023d2 <Vector9C+0x52>
  2023c8:	4a05      	ldr	r2, [pc, #20]	; (2023e0 <Vector9C+0x60>)
  2023ca:	6c93      	ldr	r3, [r2, #72]	; 0x48
  2023cc:	b10b      	cbz	r3, 2023d2 <Vector9C+0x52>
  2023ce:	6cd0      	ldr	r0, [r2, #76]	; 0x4c
  2023d0:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
}
  2023d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
  2023d6:	f7fd bff3 	b.w	2003c0 <_port_irq_epilogue>
  2023da:	bf00      	nop
  2023dc:	40013c00 	.word	0x40013c00
  2023e0:	200008e8 	.word	0x200008e8
	...

002023f0 <VectorE0>:
OSAL_IRQ_HANDLER(STM32_EXTI10_15_HANDLER) {
  uint32_t pr;

  OSAL_IRQ_PROLOGUE();

  extiGetAndClearGroup1((1U << 10) | (1U << 11) | (1U << 12) | (1U << 13) |
  2023f0:	4b19      	ldr	r3, [pc, #100]	; (202458 <VectorE0+0x68>)
OSAL_IRQ_HANDLER(STM32_EXTI10_15_HANDLER) {
  2023f2:	b510      	push	{r4, lr}
  extiGetAndClearGroup1((1U << 10) | (1U << 11) | (1U << 12) | (1U << 13) |
  2023f4:	695c      	ldr	r4, [r3, #20]
  2023f6:	f404 427c 	and.w	r2, r4, #64512	; 0xfc00
  2023fa:	615a      	str	r2, [r3, #20]
                        (1U << 14) | (1U << 15), pr);

  exti_serve_irq(pr, 10);
  2023fc:	0562      	lsls	r2, r4, #21
  2023fe:	d504      	bpl.n	20240a <VectorE0+0x1a>
  202400:	4a16      	ldr	r2, [pc, #88]	; (20245c <VectorE0+0x6c>)
  202402:	6d13      	ldr	r3, [r2, #80]	; 0x50
  202404:	b10b      	cbz	r3, 20240a <VectorE0+0x1a>
  202406:	6d50      	ldr	r0, [r2, #84]	; 0x54
  202408:	4798      	blx	r3
  exti_serve_irq(pr, 11);
  20240a:	0523      	lsls	r3, r4, #20
  20240c:	d504      	bpl.n	202418 <VectorE0+0x28>
  20240e:	4a13      	ldr	r2, [pc, #76]	; (20245c <VectorE0+0x6c>)
  202410:	6d93      	ldr	r3, [r2, #88]	; 0x58
  202412:	b10b      	cbz	r3, 202418 <VectorE0+0x28>
  202414:	6dd0      	ldr	r0, [r2, #92]	; 0x5c
  202416:	4798      	blx	r3
  exti_serve_irq(pr, 12);
  202418:	04e0      	lsls	r0, r4, #19
  20241a:	d504      	bpl.n	202426 <VectorE0+0x36>
  20241c:	4a0f      	ldr	r2, [pc, #60]	; (20245c <VectorE0+0x6c>)
  20241e:	6e13      	ldr	r3, [r2, #96]	; 0x60
  202420:	b10b      	cbz	r3, 202426 <VectorE0+0x36>
  202422:	6e50      	ldr	r0, [r2, #100]	; 0x64
  202424:	4798      	blx	r3
  exti_serve_irq(pr, 13);
  202426:	04a1      	lsls	r1, r4, #18
  202428:	d504      	bpl.n	202434 <VectorE0+0x44>
  20242a:	4a0c      	ldr	r2, [pc, #48]	; (20245c <VectorE0+0x6c>)
  20242c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  20242e:	b10b      	cbz	r3, 202434 <VectorE0+0x44>
  202430:	6ed0      	ldr	r0, [r2, #108]	; 0x6c
  202432:	4798      	blx	r3
  exti_serve_irq(pr, 14);
  202434:	0462      	lsls	r2, r4, #17
  202436:	d504      	bpl.n	202442 <VectorE0+0x52>
  202438:	4a08      	ldr	r2, [pc, #32]	; (20245c <VectorE0+0x6c>)
  20243a:	6f13      	ldr	r3, [r2, #112]	; 0x70
  20243c:	b10b      	cbz	r3, 202442 <VectorE0+0x52>
  20243e:	6f50      	ldr	r0, [r2, #116]	; 0x74
  202440:	4798      	blx	r3
  exti_serve_irq(pr, 15);
  202442:	0423      	lsls	r3, r4, #16
  202444:	d504      	bpl.n	202450 <VectorE0+0x60>
  202446:	4a05      	ldr	r2, [pc, #20]	; (20245c <VectorE0+0x6c>)
  202448:	6f93      	ldr	r3, [r2, #120]	; 0x78
  20244a:	b10b      	cbz	r3, 202450 <VectorE0+0x60>
  20244c:	6fd0      	ldr	r0, [r2, #124]	; 0x7c
  20244e:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
}
  202450:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
  202454:	f7fd bfb4 	b.w	2003c0 <_port_irq_epilogue>
  202458:	40013c00 	.word	0x40013c00
  20245c:	200008e8 	.word	0x200008e8

00202460 <VectorDC>:
/**
 * @brief   USART3 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_USART3_HANDLER) {
  202460:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 * @brief   Common IRQ handler.
 *
 * @param[in] sdp       communication channel associated to the USART
 */
void sd_lld_serve_interrupt(SerialDriver *sdp) {
  USART_TypeDef *u = sdp->usart;
  202464:	4c7f      	ldr	r4, [pc, #508]	; (202664 <VectorDC+0x204>)
  202466:	f8d4 8054 	ldr.w	r8, [r4, #84]	; 0x54
  uint32_t cr1 = u->CR1;
  20246a:	f8d8 5000 	ldr.w	r5, [r8]
  uint32_t isr;

  /* Reading and clearing status.*/
  isr = u->ISR;
  20246e:	f8d8 601c 	ldr.w	r6, [r8, #28]
  u->ICR = isr;

  /* Error condition detection.*/
  if (isr & (USART_ISR_ORE | USART_ISR_NE | USART_ISR_FE  | USART_ISR_PE))
  202472:	0731      	lsls	r1, r6, #28
  u->ICR = isr;
  202474:	f8c8 6020 	str.w	r6, [r8, #32]
  if (isr & (USART_ISR_ORE | USART_ISR_NE | USART_ISR_FE  | USART_ISR_PE))
  202478:	f040 80ba 	bne.w	2025f0 <VectorDC+0x190>
    set_error(sdp, isr);

  /* Special case, LIN break detection.*/
  if (isr & USART_ISR_LBDF) {
  20247c:	05f1      	lsls	r1, r6, #23
  20247e:	f100 80ac 	bmi.w	2025da <VectorDC+0x17a>
  /* Data available, note it is a while in order to handle two situations:
     1) Another byte arrived after removing the previous one, this would cause
        an extra interrupt to serve.
     2) FIFO mode is enabled on devices that support it, we need to empty
        the FIFO.*/
  while (isr & USART_ISR_RXNE) {
  202482:	06b2      	lsls	r2, r6, #26
  202484:	d53a      	bpl.n	2024fc <VectorDC+0x9c>
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  202486:	2720      	movs	r7, #32
  if (ch_queue_notempty(&tqp->queue)) {
  202488:	f8df a1dc 	ldr.w	sl, [pc, #476]	; 202668 <VectorDC+0x208>
  tp->u.rdymsg = msg;
  20248c:	f04f 0900 	mov.w	r9, #0
  202490:	f387 8811 	msr	BASEPRI, r7
    osalSysLockFromISR();
    sdIncomingDataI(sdp, (uint8_t)u->RDR & sdp->rxmask);
  202494:	f8d8 2024 	ldr.w	r2, [r8, #36]	; 0x24
  202498:	f894 605c 	ldrb.w	r6, [r4, #92]	; 0x5c
void sdIncomingDataI(SerialDriver *sdp, uint8_t b) {

  osalDbgCheckClassI();
  osalDbgCheck(sdp != NULL);

  if (iqIsEmptyI(&sdp->iqueue))
  20249c:	6963      	ldr	r3, [r4, #20]
  20249e:	4016      	ands	r6, r2
  2024a0:	2b00      	cmp	r3, #0
  2024a2:	d072      	beq.n	20258a <VectorDC+0x12a>
  if (!iqIsFullI(iqp)) {
  2024a4:	e9d4 2308 	ldrd	r2, r3, [r4, #32]
  2024a8:	429a      	cmp	r2, r3
  2024aa:	d075      	beq.n	202598 <VectorDC+0x138>
    iqp->q_counter++;
  2024ac:	6963      	ldr	r3, [r4, #20]
    *iqp->q_wrptr++ = b;
  2024ae:	1c51      	adds	r1, r2, #1
    iqp->q_counter++;
  2024b0:	3301      	adds	r3, #1
    *iqp->q_wrptr++ = b;
  2024b2:	6221      	str	r1, [r4, #32]
    iqp->q_counter++;
  2024b4:	6163      	str	r3, [r4, #20]
    *iqp->q_wrptr++ = b;
  2024b6:	7016      	strb	r6, [r2, #0]
    if (iqp->q_wrptr >= iqp->q_top) {
  2024b8:	e9d4 3207 	ldrd	r3, r2, [r4, #28]
  2024bc:	429a      	cmp	r2, r3
  2024be:	d301      	bcc.n	2024c4 <VectorDC+0x64>
      iqp->q_wrptr = iqp->q_buffer;
  2024c0:	69a3      	ldr	r3, [r4, #24]
  2024c2:	6223      	str	r3, [r4, #32]
  return (bool)(qp->next != qp);
  2024c4:	68e1      	ldr	r1, [r4, #12]
  2024c6:	4551      	cmp	r1, sl
  2024c8:	d012      	beq.n	2024f0 <VectorDC+0x90>
  qp->next       = p->next;
  2024ca:	680a      	ldr	r2, [r1, #0]
  } while (pqp->prio >= p->prio);
  2024cc:	4b67      	ldr	r3, [pc, #412]	; (20266c <VectorDC+0x20c>)
  2024ce:	6888      	ldr	r0, [r1, #8]
  qp->next       = p->next;
  2024d0:	60e2      	str	r2, [r4, #12]
  qp->next->prev = qp;
  2024d2:	f8c2 a004 	str.w	sl, [r2, #4]
  2024d6:	f8c1 9024 	str.w	r9, [r1, #36]	; 0x24
  tp->state = CH_STATE_READY;
  2024da:	f881 9020 	strb.w	r9, [r1, #32]
    pqp = pqp->next;
  2024de:	681b      	ldr	r3, [r3, #0]
  } while (pqp->prio >= p->prio);
  2024e0:	689a      	ldr	r2, [r3, #8]
  2024e2:	4282      	cmp	r2, r0
  2024e4:	d2fb      	bcs.n	2024de <VectorDC+0x7e>
  p->prev       = pqp->prev;
  2024e6:	685a      	ldr	r2, [r3, #4]
  2024e8:	e9c1 3200 	strd	r3, r2, [r1]
  p->prev->next = p;
  2024ec:	6011      	str	r1, [r2, #0]
  pqp->prev     = p;
  2024ee:	6059      	str	r1, [r3, #4]
  2024f0:	f389 8811 	msr	BASEPRI, r9
    osalSysUnlockFromISR();

    isr = u->ISR;
  2024f4:	f8d8 601c 	ldr.w	r6, [r8, #28]
  while (isr & USART_ISR_RXNE) {
  2024f8:	06b3      	lsls	r3, r6, #26
  2024fa:	d4c9      	bmi.n	202490 <VectorDC+0x30>
     situations:
     1) The data registers has been emptied immediately after writing it, this
        would cause an extra interrupt to serve.
     2) FIFO mode is enabled on devices that support it, we need to fill
        the FIFO.*/
  if (cr1 & USART_CR1_TXEIE) {
  2024fc:	062f      	lsls	r7, r5, #24
  2024fe:	d534      	bpl.n	20256a <VectorDC+0x10a>
    while (isr & USART_ISR_TXE) {
  202500:	0630      	lsls	r0, r6, #24
  202502:	d532      	bpl.n	20256a <VectorDC+0x10a>
  202504:	f04f 0e20 	mov.w	lr, #32
  202508:	f8df c164 	ldr.w	ip, [pc, #356]	; 202670 <VectorDC+0x210>
  20250c:	2700      	movs	r7, #0
  20250e:	f38e 8811 	msr	BASEPRI, lr
  if (!oqIsEmptyI(oqp)) {
  202512:	e9d4 2311 	ldrd	r2, r3, [r4, #68]	; 0x44
  202516:	429a      	cmp	r2, r3
  202518:	d051      	beq.n	2025be <VectorDC+0x15e>
    oqp->q_counter++;
  20251a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
    b = *oqp->q_rdptr++;
  20251c:	1c58      	adds	r0, r3, #1
    if (oqp->q_rdptr >= oqp->q_top) {
  20251e:	6c22      	ldr	r2, [r4, #64]	; 0x40
    oqp->q_counter++;
  202520:	3101      	adds	r1, #1
    b = *oqp->q_rdptr++;
  202522:	64a0      	str	r0, [r4, #72]	; 0x48
    if (oqp->q_rdptr >= oqp->q_top) {
  202524:	4290      	cmp	r0, r2
    oqp->q_counter++;
  202526:	63a1      	str	r1, [r4, #56]	; 0x38
    b = *oqp->q_rdptr++;
  202528:	781e      	ldrb	r6, [r3, #0]
    if (oqp->q_rdptr >= oqp->q_top) {
  20252a:	d301      	bcc.n	202530 <VectorDC+0xd0>
      oqp->q_rdptr = oqp->q_buffer;
  20252c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  20252e:	64a3      	str	r3, [r4, #72]	; 0x48
  return (bool)(qp->next != qp);
  202530:	6b21      	ldr	r1, [r4, #48]	; 0x30
  202532:	4561      	cmp	r1, ip
  202534:	d011      	beq.n	20255a <VectorDC+0xfa>
  qp->next       = p->next;
  202536:	680b      	ldr	r3, [r1, #0]
  } while (pqp->prio >= p->prio);
  202538:	6888      	ldr	r0, [r1, #8]
  qp->next       = p->next;
  20253a:	6323      	str	r3, [r4, #48]	; 0x30
  qp->next->prev = qp;
  20253c:	f8c3 c004 	str.w	ip, [r3, #4]
  } while (pqp->prio >= p->prio);
  202540:	4b4a      	ldr	r3, [pc, #296]	; (20266c <VectorDC+0x20c>)
  202542:	624f      	str	r7, [r1, #36]	; 0x24
  202544:	f881 7020 	strb.w	r7, [r1, #32]
    pqp = pqp->next;
  202548:	681b      	ldr	r3, [r3, #0]
  } while (pqp->prio >= p->prio);
  20254a:	689a      	ldr	r2, [r3, #8]
  20254c:	4282      	cmp	r2, r0
  20254e:	d2fb      	bcs.n	202548 <VectorDC+0xe8>
  p->prev       = pqp->prev;
  202550:	685a      	ldr	r2, [r3, #4]
  202552:	e9c1 3200 	strd	r3, r2, [r1]
  p->prev->next = p;
  202556:	6011      	str	r1, [r2, #0]
  pqp->prev     = p;
  202558:	6059      	str	r1, [r3, #4]
        chnAddFlagsI(sdp, CHN_OUTPUT_EMPTY);
        u->CR1 = cr1 & ~USART_CR1_TXEIE;
        osalSysUnlockFromISR();
        break;
      }
      u->TDR = b;
  20255a:	f8c8 6028 	str.w	r6, [r8, #40]	; 0x28
  20255e:	f387 8811 	msr	BASEPRI, r7
      osalSysUnlockFromISR();

      isr = u->ISR;
  202562:	f8d8 601c 	ldr.w	r6, [r8, #28]
    while (isr & USART_ISR_TXE) {
  202566:	0633      	lsls	r3, r6, #24
  202568:	d4d1      	bmi.n	20250e <VectorDC+0xae>
    }
  }

  /* Physical transmission end.*/
  if ((cr1 & USART_CR1_TCIE) && (isr & USART_ISR_TC)) {
  20256a:	0669      	lsls	r1, r5, #25
  20256c:	d501      	bpl.n	202572 <VectorDC+0x112>
  20256e:	0672      	lsls	r2, r6, #25
  202570:	d41a      	bmi.n	2025a8 <VectorDC+0x148>
  202572:	2320      	movs	r3, #32
  202574:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  202578:	4b3e      	ldr	r3, [pc, #248]	; (202674 <VectorDC+0x214>)
  20257a:	685b      	ldr	r3, [r3, #4]
  20257c:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  202580:	d150      	bne.n	202624 <VectorDC+0x1c4>
  202582:	f383 8811 	msr	BASEPRI, r3
  uart_lld_serve_interrupt(&UARTD3);
#endif
#endif

  OSAL_IRQ_EPILOGUE();
}
  202586:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 * @iclass
 */
static inline void osalEventBroadcastFlagsI(event_source_t *esp,
                                            eventflags_t flags) {

  chEvtBroadcastFlagsI(esp, flags);
  20258a:	2004      	movs	r0, #4
  20258c:	f7fe fc28 	bl	200de0 <chEvtBroadcastFlagsI.constprop.0>
  if (!iqIsFullI(iqp)) {
  202590:	e9d4 2308 	ldrd	r2, r3, [r4, #32]
  202594:	429a      	cmp	r2, r3
  202596:	d189      	bne.n	2024ac <VectorDC+0x4c>
  202598:	6963      	ldr	r3, [r4, #20]
  20259a:	2b00      	cmp	r3, #0
  20259c:	d086      	beq.n	2024ac <VectorDC+0x4c>
  20259e:	f44f 6080 	mov.w	r0, #1024	; 0x400
  2025a2:	f7fe fc1d 	bl	200de0 <chEvtBroadcastFlagsI.constprop.0>
}
  2025a6:	e7a3      	b.n	2024f0 <VectorDC+0x90>
  2025a8:	2320      	movs	r3, #32
  2025aa:	f383 8811 	msr	BASEPRI, r3
    osalSysLockFromISR();
    if (oqIsEmptyI(&sdp->oqueue)) {
  2025ae:	e9d4 2311 	ldrd	r2, r3, [r4, #68]	; 0x44
  2025b2:	429a      	cmp	r2, r3
  2025b4:	d04a      	beq.n	20264c <VectorDC+0x1ec>
  2025b6:	2300      	movs	r3, #0
  2025b8:	f383 8811 	msr	BASEPRI, r3
}
  2025bc:	e7d9      	b.n	202572 <VectorDC+0x112>
  if (!oqIsEmptyI(oqp)) {
  2025be:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  2025c0:	2a00      	cmp	r2, #0
  2025c2:	d0aa      	beq.n	20251a <VectorDC+0xba>
  chEvtBroadcastFlagsI(esp, flags);
  2025c4:	2008      	movs	r0, #8
  2025c6:	f7fe fc0b 	bl	200de0 <chEvtBroadcastFlagsI.constprop.0>
        u->CR1 = cr1 & ~USART_CR1_TXEIE;
  2025ca:	f025 0380 	bic.w	r3, r5, #128	; 0x80
  2025ce:	f8c8 3000 	str.w	r3, [r8]
  2025d2:	2300      	movs	r3, #0
  2025d4:	f383 8811 	msr	BASEPRI, r3
}
  2025d8:	e7c7      	b.n	20256a <VectorDC+0x10a>
  2025da:	2320      	movs	r3, #32
  2025dc:	f383 8811 	msr	BASEPRI, r3
  chEvtBroadcastFlagsI(esp, flags);
  2025e0:	f44f 7000 	mov.w	r0, #512	; 0x200
  2025e4:	f7fe fbfc 	bl	200de0 <chEvtBroadcastFlagsI.constprop.0>
  2025e8:	2300      	movs	r3, #0
  2025ea:	f383 8811 	msr	BASEPRI, r3
}
  2025ee:	e748      	b.n	202482 <VectorDC+0x22>
    sts |= SD_OVERRUN_ERROR;
  2025f0:	f016 0008 	ands.w	r0, r6, #8
  2025f4:	bf18      	it	ne
  2025f6:	2080      	movne	r0, #128	; 0x80
  if (isr & USART_ISR_PE)
  2025f8:	07f2      	lsls	r2, r6, #31
    sts |= SD_PARITY_ERROR;
  2025fa:	bf48      	it	mi
  2025fc:	f040 0020 	orrmi.w	r0, r0, #32
  if (isr & USART_ISR_FE)
  202600:	07b3      	lsls	r3, r6, #30
  202602:	f04f 0320 	mov.w	r3, #32
    sts |= SD_FRAMING_ERROR;
  202606:	bf48      	it	mi
  202608:	f040 0040 	orrmi.w	r0, r0, #64	; 0x40
  if (isr & USART_ISR_NE)
  20260c:	0777      	lsls	r7, r6, #29
    sts |= SD_NOISE_ERROR;
  20260e:	bf48      	it	mi
  202610:	f440 7080 	orrmi.w	r0, r0, #256	; 0x100
  202614:	f383 8811 	msr	BASEPRI, r3
  chEvtBroadcastFlagsI(esp, flags);
  202618:	f7fe fbe2 	bl	200de0 <chEvtBroadcastFlagsI.constprop.0>
  20261c:	2300      	movs	r3, #0
  20261e:	f383 8811 	msr	BASEPRI, r3
}
  202622:	e72b      	b.n	20247c <VectorDC+0x1c>
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  202624:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  202628:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  20262c:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  20262e:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  202630:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  202634:	4a0d      	ldr	r2, [pc, #52]	; (20266c <VectorDC+0x20c>)
  202636:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  202638:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  20263a:	6889      	ldr	r1, [r1, #8]
  20263c:	6892      	ldr	r2, [r2, #8]
  20263e:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  202640:	bf8c      	ite	hi
  202642:	4a0d      	ldrhi	r2, [pc, #52]	; (202678 <VectorDC+0x218>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  202644:	4a0d      	ldrls	r2, [pc, #52]	; (20267c <VectorDC+0x21c>)
  202646:	619a      	str	r2, [r3, #24]
  202648:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if (oqIsEmptyI(&sdp->oqueue)) {
  20264c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  20264e:	2b00      	cmp	r3, #0
  202650:	d0b1      	beq.n	2025b6 <VectorDC+0x156>
      chnAddFlagsI(sdp, CHN_TRANSMISSION_END);
      u->CR1 = cr1 & ~USART_CR1_TCIE;
  202652:	f025 0540 	bic.w	r5, r5, #64	; 0x40
  202656:	2010      	movs	r0, #16
  202658:	f7fe fbc2 	bl	200de0 <chEvtBroadcastFlagsI.constprop.0>
  20265c:	f8c8 5000 	str.w	r5, [r8]
  202660:	e7a9      	b.n	2025b6 <VectorDC+0x156>
  202662:	bf00      	nop
  202664:	20000858 	.word	0x20000858
  202668:	20000864 	.word	0x20000864
  20266c:	2000096c 	.word	0x2000096c
  202670:	20000888 	.word	0x20000888
  202674:	e000ed00 	.word	0xe000ed00
  202678:	00200303 	.word	0x00200303
  20267c:	00200306 	.word	0x00200306

00202680 <VectorA0>:
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  202680:	2320      	movs	r3, #32
  202682:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  202686:	4b0d      	ldr	r3, [pc, #52]	; (2026bc <VectorA0+0x3c>)
  202688:	685b      	ldr	r3, [r3, #4]
  20268a:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  20268e:	d102      	bne.n	202696 <VectorA0+0x16>
  202690:	f383 8811 	msr	BASEPRI, r3
  st_lld_serve_interrupt();
#endif
#endif

  OSAL_IRQ_EPILOGUE();
}
  202694:	4770      	bx	lr
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  202696:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  20269a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  20269e:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  2026a0:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  2026a2:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  2026a6:	4a06      	ldr	r2, [pc, #24]	; (2026c0 <VectorA0+0x40>)
  2026a8:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  2026aa:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  2026ac:	6889      	ldr	r1, [r1, #8]
  2026ae:	6892      	ldr	r2, [r2, #8]
  2026b0:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  2026b2:	bf8c      	ite	hi
  2026b4:	4a03      	ldrhi	r2, [pc, #12]	; (2026c4 <VectorA0+0x44>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  2026b6:	4a04      	ldrls	r2, [pc, #16]	; (2026c8 <VectorA0+0x48>)
  2026b8:	619a      	str	r2, [r3, #24]
  2026ba:	4770      	bx	lr
  2026bc:	e000ed00 	.word	0xe000ed00
  2026c0:	2000096c 	.word	0x2000096c
  2026c4:	00200303 	.word	0x00200303
  2026c8:	00200306 	.word	0x00200306
  2026cc:	00000000 	.word	0x00000000

002026d0 <VectorA4>:
/**
 * @brief   TIM1-UP, TIM10 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_TIM1_UP_TIM10_HANDLER) {
  2026d0:	b508      	push	{r3, lr}
  icu_lld_serve_interrupt(&ICUD10);
#endif
#endif
#if HAL_USE_PWM
#if STM32_PWM_USE_TIM1
  pwm_lld_serve_interrupt(&PWMD1);
  2026d2:	f7fe fb4d 	bl	200d70 <pwm_lld_serve_interrupt.constprop.0>
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  2026d6:	2320      	movs	r3, #32
  2026d8:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  2026dc:	4b0d      	ldr	r3, [pc, #52]	; (202714 <VectorA4+0x44>)
  2026de:	685b      	ldr	r3, [r3, #4]
  2026e0:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  2026e4:	d102      	bne.n	2026ec <VectorA4+0x1c>
  2026e6:	f383 8811 	msr	BASEPRI, r3
  st_lld_serve_interrupt();
#endif
#endif

  OSAL_IRQ_EPILOGUE();
}
  2026ea:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  2026ec:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  2026f0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  2026f4:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  2026f6:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  2026f8:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  2026fc:	4a06      	ldr	r2, [pc, #24]	; (202718 <VectorA4+0x48>)
  2026fe:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  202700:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  202702:	6889      	ldr	r1, [r1, #8]
  202704:	6892      	ldr	r2, [r2, #8]
  202706:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  202708:	bf8c      	ite	hi
  20270a:	4a04      	ldrhi	r2, [pc, #16]	; (20271c <VectorA4+0x4c>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  20270c:	4a04      	ldrls	r2, [pc, #16]	; (202720 <VectorA4+0x50>)
  20270e:	619a      	str	r2, [r3, #24]
  202710:	bd08      	pop	{r3, pc}
  202712:	bf00      	nop
  202714:	e000ed00 	.word	0xe000ed00
  202718:	2000096c 	.word	0x2000096c
  20271c:	00200303 	.word	0x00200303
  202720:	00200306 	.word	0x00200306
	...

00202730 <VectorA8>:
  202730:	2320      	movs	r3, #32
  202732:	f383 8811 	msr	BASEPRI, r3
  202736:	4b0d      	ldr	r3, [pc, #52]	; (20276c <VectorA8+0x3c>)
  202738:	685b      	ldr	r3, [r3, #4]
  20273a:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  20273e:	d102      	bne.n	202746 <VectorA8+0x16>
  202740:	f383 8811 	msr	BASEPRI, r3
  202744:	4770      	bx	lr
  202746:	f3ef 8309 	mrs	r3, PSP
  20274a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  20274e:	3b20      	subs	r3, #32
  202750:	61da      	str	r2, [r3, #28]
  202752:	f383 8809 	msr	PSP, r3
  202756:	4a06      	ldr	r2, [pc, #24]	; (202770 <VectorA8+0x40>)
  202758:	6811      	ldr	r1, [r2, #0]
  20275a:	6992      	ldr	r2, [r2, #24]
  20275c:	6889      	ldr	r1, [r1, #8]
  20275e:	6892      	ldr	r2, [r2, #8]
  202760:	4291      	cmp	r1, r2
  202762:	bf8c      	ite	hi
  202764:	4a03      	ldrhi	r2, [pc, #12]	; (202774 <VectorA8+0x44>)
  202766:	4a04      	ldrls	r2, [pc, #16]	; (202778 <VectorA8+0x48>)
  202768:	619a      	str	r2, [r3, #24]
  20276a:	4770      	bx	lr
  20276c:	e000ed00 	.word	0xe000ed00
  202770:	2000096c 	.word	0x2000096c
  202774:	00200303 	.word	0x00200303
  202778:	00200306 	.word	0x00200306
  20277c:	00000000 	.word	0x00000000

00202780 <VectorAC>:
  202780:	b508      	push	{r3, lr}
  202782:	f7fe faf5 	bl	200d70 <pwm_lld_serve_interrupt.constprop.0>
  202786:	2320      	movs	r3, #32
  202788:	f383 8811 	msr	BASEPRI, r3
  20278c:	4b0d      	ldr	r3, [pc, #52]	; (2027c4 <VectorAC+0x44>)
  20278e:	685b      	ldr	r3, [r3, #4]
  202790:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  202794:	d102      	bne.n	20279c <VectorAC+0x1c>
  202796:	f383 8811 	msr	BASEPRI, r3
  20279a:	bd08      	pop	{r3, pc}
  20279c:	f3ef 8309 	mrs	r3, PSP
  2027a0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  2027a4:	3b20      	subs	r3, #32
  2027a6:	61da      	str	r2, [r3, #28]
  2027a8:	f383 8809 	msr	PSP, r3
  2027ac:	4a06      	ldr	r2, [pc, #24]	; (2027c8 <VectorAC+0x48>)
  2027ae:	6811      	ldr	r1, [r2, #0]
  2027b0:	6992      	ldr	r2, [r2, #24]
  2027b2:	6889      	ldr	r1, [r1, #8]
  2027b4:	6892      	ldr	r2, [r2, #8]
  2027b6:	4291      	cmp	r1, r2
  2027b8:	bf8c      	ite	hi
  2027ba:	4a04      	ldrhi	r2, [pc, #16]	; (2027cc <VectorAC+0x4c>)
  2027bc:	4a04      	ldrls	r2, [pc, #16]	; (2027d0 <VectorAC+0x50>)
  2027be:	619a      	str	r2, [r3, #24]
  2027c0:	bd08      	pop	{r3, pc}
  2027c2:	bf00      	nop
  2027c4:	e000ed00 	.word	0xe000ed00
  2027c8:	2000096c 	.word	0x2000096c
  2027cc:	00200303 	.word	0x00200303
  2027d0:	00200306 	.word	0x00200306
	...

002027e0 <VectorB0>:
/**
 * @brief   TIM2 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_TIM2_HANDLER) {
  2027e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
void st_lld_serve_interrupt(void) {
#if OSAL_ST_MODE == OSAL_ST_MODE_FREERUNNING
  uint32_t sr;
  stm32_tim_t *timp = STM32_ST_TIM;

  sr  = timp->SR;
  2027e4:	f04f 4680 	mov.w	r6, #1073741824	; 0x40000000
  2027e8:	6933      	ldr	r3, [r6, #16]
  sr &= timp->DIER & STM32_TIM_DIER_IRQ_MASK;
  2027ea:	68f2      	ldr	r2, [r6, #12]
  2027ec:	4013      	ands	r3, r2
  2027ee:	b2da      	uxtb	r2, r3
  timp->SR = ~sr;

  if ((sr & TIM_SR_CC1IF) != 0U)
  2027f0:	079b      	lsls	r3, r3, #30
  timp->SR = ~sr;
  2027f2:	ea6f 0202 	mvn.w	r2, r2
  2027f6:	6132      	str	r2, [r6, #16]
  if ((sr & TIM_SR_CC1IF) != 0U)
  2027f8:	d40b      	bmi.n	202812 <VectorB0+0x32>
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  2027fa:	2320      	movs	r3, #32
  2027fc:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  202800:	4b2f      	ldr	r3, [pc, #188]	; (2028c0 <VectorB0+0xe0>)
  202802:	685b      	ldr	r3, [r3, #4]
  202804:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  202808:	d146      	bne.n	202898 <VectorB0+0xb8>
  20280a:	f383 8811 	msr	BASEPRI, r3
  st_lld_serve_interrupt();
#endif
#endif

  OSAL_IRQ_EPILOGUE();
}
  20280e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  202812:	2320      	movs	r3, #32
  202814:	f383 8811 	msr	BASEPRI, r3
  delta_list_t *dlp;
  systime_t now;
  sysinterval_t delta, nowdelta;

  /* Looping through timers.*/
  dlp = vtlp->dlist.next;
  202818:	4c2a      	ldr	r4, [pc, #168]	; (2028c4 <VectorB0+0xe4>)
  return (systime_t)STM32_ST_TIM->CNT;
  20281a:	6a70      	ldr	r0, [r6, #36]	; 0x24
  20281c:	69e3      	ldr	r3, [r4, #28]
  while (true) {

    /* Getting the system time as reference.*/
    now = chVTGetSystemTimeX();
    nowdelta = chTimeDiffX(vtlp->lasttime, now);
  20281e:	f104 091c 	add.w	r9, r4, #28
  202822:	6aa2      	ldr	r2, [r4, #40]	; 0x28

    /* The list scan is limited by the timers header having
       "vtlp->dlist.delta == (sysinterval_t)-1" which is
       greater than all deltas.*/
    if (nowdelta < dlp->delta) {
  202824:	6899      	ldr	r1, [r3, #8]
  return (sysinterval_t)((systime_t)(end - start));
  202826:	1a87      	subs	r7, r0, r2
  202828:	42b9      	cmp	r1, r7
  20282a:	d823      	bhi.n	202874 <VectorB0+0x94>
      vtlp->dlist.next = dlp->next;

      /* Calling the associated function and then marking the timer as
         non active.*/
      fn = vtp->func;
      vtp->func = NULL;
  20282c:	f04f 0800 	mov.w	r8, #0
  202830:	2520      	movs	r5, #32
  202832:	e00a      	b.n	20284a <VectorB0+0x6a>
  202834:	f388 8811 	msr	BASEPRI, r8
        port_timer_stop_alarm();
      }

      /* The callback is invoked outside the kernel critical zone.*/
      chSysUnlockFromISR();
      fn(vtp->par);
  202838:	6918      	ldr	r0, [r3, #16]
  20283a:	47d0      	blx	sl
  20283c:	f385 8811 	msr	BASEPRI, r5
      chSysLockFromISR();

      /* Next element in the list.*/
      dlp = vtlp->dlist.next;
  202840:	69e3      	ldr	r3, [r4, #28]
    }
    while (dlp->delta <= nowdelta);
  202842:	6899      	ldr	r1, [r3, #8]
  202844:	428f      	cmp	r7, r1
  202846:	d310      	bcc.n	20286a <VectorB0+0x8a>
      vtlp->lasttime += dlp->delta;
  202848:	6aa2      	ldr	r2, [r4, #40]	; 0x28
      dlp->next->prev = &vtlp->dlist;
  20284a:	6818      	ldr	r0, [r3, #0]
      vtlp->lasttime += dlp->delta;
  20284c:	440a      	add	r2, r1
      fn = vtp->func;
  20284e:	f8d3 a00c 	ldr.w	sl, [r3, #12]
      nowdelta -= dlp->delta;
  202852:	1a7f      	subs	r7, r7, r1
      if (is_vtlist_empty(&vtlp->dlist)) {
  202854:	4548      	cmp	r0, r9
      vtlp->lasttime += dlp->delta;
  202856:	62a2      	str	r2, [r4, #40]	; 0x28
      dlp->next->prev = &vtlp->dlist;
  202858:	f8c0 9004 	str.w	r9, [r0, #4]
      vtlp->dlist.next = dlp->next;
  20285c:	61e0      	str	r0, [r4, #28]
      vtp->func = NULL;
  20285e:	f8c3 800c 	str.w	r8, [r3, #12]
      if (is_vtlist_empty(&vtlp->dlist)) {
  202862:	d1e7      	bne.n	202834 <VectorB0+0x54>
  STM32_ST_TIM->DIER = 0U;
  202864:	f8c6 800c 	str.w	r8, [r6, #12]
}
  202868:	e7e4      	b.n	202834 <VectorB0+0x54>
  return (systime_t)STM32_ST_TIM->CNT;
  20286a:	6a70      	ldr	r0, [r6, #36]	; 0x24
    nowdelta = chTimeDiffX(vtlp->lasttime, now);
  20286c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
  20286e:	1a87      	subs	r7, r0, r2
    if (nowdelta < dlp->delta) {
  202870:	428f      	cmp	r7, r1
  202872:	d2dd      	bcs.n	202830 <VectorB0+0x50>
  }

  /* If the list is empty, nothing else to do.*/
  if (is_vtlist_empty(&vtlp->dlist)) {
  202874:	454b      	cmp	r3, r9
  202876:	d00b      	beq.n	202890 <VectorB0+0xb0>
  }

  /* The "unprocessed nowdelta" time slice is added to "last time"
     and subtracted to next timer's delta.*/
  vtlp->lasttime += nowdelta;
  vtlp->dlist.next->delta -= nowdelta;
  202878:	6899      	ldr	r1, [r3, #8]
  vtlp->lasttime += nowdelta;
  20287a:	62a0      	str	r0, [r4, #40]	; 0x28
  vtlp->dlist.next->delta -= nowdelta;
  20287c:	1a09      	subs	r1, r1, r0
  20287e:	440a      	add	r2, r1
  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
  202880:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  return systime + (systime_t)interval;
  202884:	2a02      	cmp	r2, #2
  202886:	bf2c      	ite	cs
  202888:	1880      	addcs	r0, r0, r2
  20288a:	3002      	addcc	r0, #2
  20288c:	609a      	str	r2, [r3, #8]
  20288e:	6348      	str	r0, [r1, #52]	; 0x34
  202890:	2300      	movs	r3, #0
  202892:	f383 8811 	msr	BASEPRI, r3
}
  202896:	e7b0      	b.n	2027fa <VectorB0+0x1a>
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  202898:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  20289c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  2028a0:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  2028a2:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  2028a4:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  2028a8:	4a06      	ldr	r2, [pc, #24]	; (2028c4 <VectorB0+0xe4>)
  2028aa:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  2028ac:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  2028ae:	6889      	ldr	r1, [r1, #8]
  2028b0:	6892      	ldr	r2, [r2, #8]
  2028b2:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  2028b4:	bf8c      	ite	hi
  2028b6:	4a04      	ldrhi	r2, [pc, #16]	; (2028c8 <VectorB0+0xe8>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  2028b8:	4a04      	ldrls	r2, [pc, #16]	; (2028cc <VectorB0+0xec>)
  2028ba:	619a      	str	r2, [r3, #24]
  2028bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  2028c0:	e000ed00 	.word	0xe000ed00
  2028c4:	2000096c 	.word	0x2000096c
  2028c8:	00200303 	.word	0x00200303
  2028cc:	00200306 	.word	0x00200306

002028d0 <VectorB4>:
 * @notapi
 */
void gpt_lld_serve_interrupt(GPTDriver *gptp) {
  uint32_t sr;

  sr  = gptp->tim->SR;
  2028d0:	481f      	ldr	r0, [pc, #124]	; (202950 <VectorB4+0x80>)
  2028d2:	68c2      	ldr	r2, [r0, #12]
/**
 * @brief   TIM3 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_TIM3_HANDLER) {
  2028d4:	b508      	push	{r3, lr}
  2028d6:	6913      	ldr	r3, [r2, #16]
  sr &= gptp->tim->DIER & STM32_TIM_DIER_IRQ_MASK;
  2028d8:	68d1      	ldr	r1, [r2, #12]
  2028da:	400b      	ands	r3, r1
  2028dc:	b2d9      	uxtb	r1, r3
  gptp->tim->SR = ~sr;
  if ((sr & STM32_TIM_SR_UIF) != 0) {
  2028de:	07db      	lsls	r3, r3, #31
  gptp->tim->SR = ~sr;
  2028e0:	ea6f 0101 	mvn.w	r1, r1
  2028e4:	6111      	str	r1, [r2, #16]
  if ((sr & STM32_TIM_SR_UIF) != 0) {
  2028e6:	d507      	bpl.n	2028f8 <VectorB4+0x28>
    _gpt_isr_invoke_cb(gptp);
  2028e8:	7803      	ldrb	r3, [r0, #0]
  2028ea:	2b04      	cmp	r3, #4
  2028ec:	d022      	beq.n	202934 <VectorB4+0x64>
  2028ee:	6843      	ldr	r3, [r0, #4]
  2028f0:	685b      	ldr	r3, [r3, #4]
  2028f2:	b10b      	cbz	r3, 2028f8 <VectorB4+0x28>
  2028f4:	4816      	ldr	r0, [pc, #88]	; (202950 <VectorB4+0x80>)
  2028f6:	4798      	blx	r3
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  2028f8:	2320      	movs	r3, #32
  2028fa:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  2028fe:	4b15      	ldr	r3, [pc, #84]	; (202954 <VectorB4+0x84>)
  202900:	685b      	ldr	r3, [r3, #4]
  202902:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  202906:	d102      	bne.n	20290e <VectorB4+0x3e>
  202908:	f383 8811 	msr	BASEPRI, r3
  st_lld_serve_interrupt();
#endif
#endif

  OSAL_IRQ_EPILOGUE();
}
  20290c:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  20290e:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  202912:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  202916:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  202918:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  20291a:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  20291e:	4a0e      	ldr	r2, [pc, #56]	; (202958 <VectorB4+0x88>)
  202920:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  202922:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  202924:	6889      	ldr	r1, [r1, #8]
  202926:	6892      	ldr	r2, [r2, #8]
  202928:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  20292a:	bf8c      	ite	hi
  20292c:	4a0b      	ldrhi	r2, [pc, #44]	; (20295c <VectorB4+0x8c>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  20292e:	4a0c      	ldrls	r2, [pc, #48]	; (202960 <VectorB4+0x90>)
  202930:	619a      	str	r2, [r3, #24]
  202932:	bd08      	pop	{r3, pc}
  gptp->tim->CR1 = 0;                           /* Initially stopped.       */
  202934:	2300      	movs	r3, #0
    _gpt_isr_invoke_cb(gptp);
  202936:	2102      	movs	r1, #2
  202938:	7001      	strb	r1, [r0, #0]
  gptp->tim->CR1 = 0;                           /* Initially stopped.       */
  20293a:	6013      	str	r3, [r2, #0]
  gptp->tim->SR = 0;                            /* Clear pending IRQs.      */
  20293c:	6113      	str	r3, [r2, #16]
  gptp->tim->DIER &= ~STM32_TIM_DIER_IRQ_MASK;
  20293e:	68d3      	ldr	r3, [r2, #12]
  202940:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
  202944:	60d3      	str	r3, [r2, #12]
    _gpt_isr_invoke_cb(gptp);
  202946:	6843      	ldr	r3, [r0, #4]
  202948:	685b      	ldr	r3, [r3, #4]
  20294a:	2b00      	cmp	r3, #0
  20294c:	d1d2      	bne.n	2028f4 <VectorB4+0x24>
  20294e:	e7d3      	b.n	2028f8 <VectorB4+0x28>
  202950:	20000800 	.word	0x20000800
  202954:	e000ed00 	.word	0xe000ed00
  202958:	2000096c 	.word	0x2000096c
  20295c:	00200303 	.word	0x00200303
  202960:	00200306 	.word	0x00200306
	...

00202970 <VectorB8>:
  sr  = gptp->tim->SR;
  202970:	481f      	ldr	r0, [pc, #124]	; (2029f0 <VectorB8+0x80>)
  202972:	68c2      	ldr	r2, [r0, #12]
/**
 * @brief   TIM4 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_TIM4_HANDLER) {
  202974:	b508      	push	{r3, lr}
  202976:	6913      	ldr	r3, [r2, #16]
  sr &= gptp->tim->DIER & STM32_TIM_DIER_IRQ_MASK;
  202978:	68d1      	ldr	r1, [r2, #12]
  20297a:	400b      	ands	r3, r1
  20297c:	b2d9      	uxtb	r1, r3
  if ((sr & STM32_TIM_SR_UIF) != 0) {
  20297e:	07db      	lsls	r3, r3, #31
  gptp->tim->SR = ~sr;
  202980:	ea6f 0101 	mvn.w	r1, r1
  202984:	6111      	str	r1, [r2, #16]
  if ((sr & STM32_TIM_SR_UIF) != 0) {
  202986:	d507      	bpl.n	202998 <VectorB8+0x28>
    _gpt_isr_invoke_cb(gptp);
  202988:	7803      	ldrb	r3, [r0, #0]
  20298a:	2b04      	cmp	r3, #4
  20298c:	d022      	beq.n	2029d4 <VectorB8+0x64>
  20298e:	6843      	ldr	r3, [r0, #4]
  202990:	685b      	ldr	r3, [r3, #4]
  202992:	b10b      	cbz	r3, 202998 <VectorB8+0x28>
  202994:	4816      	ldr	r0, [pc, #88]	; (2029f0 <VectorB8+0x80>)
  202996:	4798      	blx	r3
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  202998:	2320      	movs	r3, #32
  20299a:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  20299e:	4b15      	ldr	r3, [pc, #84]	; (2029f4 <VectorB8+0x84>)
  2029a0:	685b      	ldr	r3, [r3, #4]
  2029a2:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  2029a6:	d102      	bne.n	2029ae <VectorB8+0x3e>
  2029a8:	f383 8811 	msr	BASEPRI, r3
  st_lld_serve_interrupt();
#endif
#endif

  OSAL_IRQ_EPILOGUE();
}
  2029ac:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  2029ae:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  2029b2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  2029b6:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  2029b8:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  2029ba:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  2029be:	4a0e      	ldr	r2, [pc, #56]	; (2029f8 <VectorB8+0x88>)
  2029c0:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  2029c2:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  2029c4:	6889      	ldr	r1, [r1, #8]
  2029c6:	6892      	ldr	r2, [r2, #8]
  2029c8:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  2029ca:	bf8c      	ite	hi
  2029cc:	4a0b      	ldrhi	r2, [pc, #44]	; (2029fc <VectorB8+0x8c>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  2029ce:	4a0c      	ldrls	r2, [pc, #48]	; (202a00 <VectorB8+0x90>)
  2029d0:	619a      	str	r2, [r3, #24]
  2029d2:	bd08      	pop	{r3, pc}
  gptp->tim->CR1 = 0;                           /* Initially stopped.       */
  2029d4:	2300      	movs	r3, #0
    _gpt_isr_invoke_cb(gptp);
  2029d6:	2102      	movs	r1, #2
  2029d8:	7001      	strb	r1, [r0, #0]
  gptp->tim->CR1 = 0;                           /* Initially stopped.       */
  2029da:	6013      	str	r3, [r2, #0]
  gptp->tim->SR = 0;                            /* Clear pending IRQs.      */
  2029dc:	6113      	str	r3, [r2, #16]
  gptp->tim->DIER &= ~STM32_TIM_DIER_IRQ_MASK;
  2029de:	68d3      	ldr	r3, [r2, #12]
  2029e0:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
  2029e4:	60d3      	str	r3, [r2, #12]
    _gpt_isr_invoke_cb(gptp);
  2029e6:	6843      	ldr	r3, [r0, #4]
  2029e8:	685b      	ldr	r3, [r3, #4]
  2029ea:	2b00      	cmp	r3, #0
  2029ec:	d1d2      	bne.n	202994 <VectorB8+0x24>
  2029ee:	e7d3      	b.n	202998 <VectorB8+0x28>
  2029f0:	20000810 	.word	0x20000810
  2029f4:	e000ed00 	.word	0xe000ed00
  2029f8:	2000096c 	.word	0x2000096c
  2029fc:	00200303 	.word	0x00200303
  202a00:	00200306 	.word	0x00200306
	...

00202a10 <Vector6C>:
/**
 * @brief   DMA1 stream 0 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH0_HANDLER) {
  202a10:	b508      	push	{r3, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 0U) & STM32_DMA_ISR_MASK;
  202a12:	4b14      	ldr	r3, [pc, #80]	; (202a64 <Vector6C+0x54>)
  DMA1->LIFCR = flags << 0U;
  if (dma.streams[0].func)
  202a14:	4814      	ldr	r0, [pc, #80]	; (202a68 <Vector6C+0x58>)
  flags = (DMA1->LISR >> 0U) & STM32_DMA_ISR_MASK;
  202a16:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[0].func)
  202a18:	6842      	ldr	r2, [r0, #4]
  flags = (DMA1->LISR >> 0U) & STM32_DMA_ISR_MASK;
  202a1a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->LIFCR = flags << 0U;
  202a1e:	6099      	str	r1, [r3, #8]
  if (dma.streams[0].func)
  202a20:	b10a      	cbz	r2, 202a26 <Vector6C+0x16>
    dma.streams[0].func(dma.streams[0].param, flags);
  202a22:	6880      	ldr	r0, [r0, #8]
  202a24:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  202a26:	2320      	movs	r3, #32
  202a28:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  202a2c:	4b0f      	ldr	r3, [pc, #60]	; (202a6c <Vector6C+0x5c>)
  202a2e:	685b      	ldr	r3, [r3, #4]
  202a30:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  202a34:	d102      	bne.n	202a3c <Vector6C+0x2c>
  202a36:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
  202a3a:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  202a3c:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  202a40:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  202a44:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  202a46:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  202a48:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  202a4c:	4a08      	ldr	r2, [pc, #32]	; (202a70 <Vector6C+0x60>)
  202a4e:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  202a50:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  202a52:	6889      	ldr	r1, [r1, #8]
  202a54:	6892      	ldr	r2, [r2, #8]
  202a56:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  202a58:	bf8c      	ite	hi
  202a5a:	4a06      	ldrhi	r2, [pc, #24]	; (202a74 <Vector6C+0x64>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  202a5c:	4a06      	ldrls	r2, [pc, #24]	; (202a78 <Vector6C+0x68>)
  202a5e:	619a      	str	r2, [r3, #24]
  202a60:	bd08      	pop	{r3, pc}
  202a62:	bf00      	nop
  202a64:	40026000 	.word	0x40026000
  202a68:	20000eb0 	.word	0x20000eb0
  202a6c:	e000ed00 	.word	0xe000ed00
  202a70:	2000096c 	.word	0x2000096c
  202a74:	00200303 	.word	0x00200303
  202a78:	00200306 	.word	0x00200306
  202a7c:	00000000 	.word	0x00000000

00202a80 <Vector70>:
OSAL_IRQ_HANDLER(STM32_DMA1_CH1_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 6U) & STM32_DMA_ISR_MASK;
  202a80:	4b15      	ldr	r3, [pc, #84]	; (202ad8 <Vector70+0x58>)
  DMA1->LIFCR = flags << 6U;
  if (dma.streams[1].func)
  202a82:	4816      	ldr	r0, [pc, #88]	; (202adc <Vector70+0x5c>)
  flags = (DMA1->LISR >> 6U) & STM32_DMA_ISR_MASK;
  202a84:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[1].func)
  202a86:	68c2      	ldr	r2, [r0, #12]
  flags = (DMA1->LISR >> 6U) & STM32_DMA_ISR_MASK;
  202a88:	0989      	lsrs	r1, r1, #6
  202a8a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
OSAL_IRQ_HANDLER(STM32_DMA1_CH1_HANDLER) {
  202a8e:	b510      	push	{r4, lr}
  DMA1->LIFCR = flags << 6U;
  202a90:	018c      	lsls	r4, r1, #6
  202a92:	609c      	str	r4, [r3, #8]
  if (dma.streams[1].func)
  202a94:	b10a      	cbz	r2, 202a9a <Vector70+0x1a>
    dma.streams[1].func(dma.streams[1].param, flags);
  202a96:	6900      	ldr	r0, [r0, #16]
  202a98:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  202a9a:	2320      	movs	r3, #32
  202a9c:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  202aa0:	4b0f      	ldr	r3, [pc, #60]	; (202ae0 <Vector70+0x60>)
  202aa2:	685b      	ldr	r3, [r3, #4]
  202aa4:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  202aa8:	d102      	bne.n	202ab0 <Vector70+0x30>
  202aaa:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
  202aae:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  202ab0:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  202ab4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  202ab8:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  202aba:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  202abc:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  202ac0:	4a08      	ldr	r2, [pc, #32]	; (202ae4 <Vector70+0x64>)
  202ac2:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  202ac4:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  202ac6:	6889      	ldr	r1, [r1, #8]
  202ac8:	6892      	ldr	r2, [r2, #8]
  202aca:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  202acc:	bf8c      	ite	hi
  202ace:	4a06      	ldrhi	r2, [pc, #24]	; (202ae8 <Vector70+0x68>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  202ad0:	4a06      	ldrls	r2, [pc, #24]	; (202aec <Vector70+0x6c>)
  202ad2:	619a      	str	r2, [r3, #24]
  202ad4:	bd10      	pop	{r4, pc}
  202ad6:	bf00      	nop
  202ad8:	40026000 	.word	0x40026000
  202adc:	20000eb0 	.word	0x20000eb0
  202ae0:	e000ed00 	.word	0xe000ed00
  202ae4:	2000096c 	.word	0x2000096c
  202ae8:	00200303 	.word	0x00200303
  202aec:	00200306 	.word	0x00200306

00202af0 <Vector74>:
OSAL_IRQ_HANDLER(STM32_DMA1_CH2_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 16U) & STM32_DMA_ISR_MASK;
  202af0:	4b15      	ldr	r3, [pc, #84]	; (202b48 <Vector74+0x58>)
  DMA1->LIFCR = flags << 16U;
  if (dma.streams[2].func)
  202af2:	4816      	ldr	r0, [pc, #88]	; (202b4c <Vector74+0x5c>)
  flags = (DMA1->LISR >> 16U) & STM32_DMA_ISR_MASK;
  202af4:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[2].func)
  202af6:	6942      	ldr	r2, [r0, #20]
  flags = (DMA1->LISR >> 16U) & STM32_DMA_ISR_MASK;
  202af8:	0c09      	lsrs	r1, r1, #16
  202afa:	f001 013d 	and.w	r1, r1, #61	; 0x3d
OSAL_IRQ_HANDLER(STM32_DMA1_CH2_HANDLER) {
  202afe:	b510      	push	{r4, lr}
  DMA1->LIFCR = flags << 16U;
  202b00:	040c      	lsls	r4, r1, #16
  202b02:	609c      	str	r4, [r3, #8]
  if (dma.streams[2].func)
  202b04:	b10a      	cbz	r2, 202b0a <Vector74+0x1a>
    dma.streams[2].func(dma.streams[2].param, flags);
  202b06:	6980      	ldr	r0, [r0, #24]
  202b08:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  202b0a:	2320      	movs	r3, #32
  202b0c:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  202b10:	4b0f      	ldr	r3, [pc, #60]	; (202b50 <Vector74+0x60>)
  202b12:	685b      	ldr	r3, [r3, #4]
  202b14:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  202b18:	d102      	bne.n	202b20 <Vector74+0x30>
  202b1a:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
  202b1e:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  202b20:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  202b24:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  202b28:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  202b2a:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  202b2c:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  202b30:	4a08      	ldr	r2, [pc, #32]	; (202b54 <Vector74+0x64>)
  202b32:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  202b34:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  202b36:	6889      	ldr	r1, [r1, #8]
  202b38:	6892      	ldr	r2, [r2, #8]
  202b3a:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  202b3c:	bf8c      	ite	hi
  202b3e:	4a06      	ldrhi	r2, [pc, #24]	; (202b58 <Vector74+0x68>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  202b40:	4a06      	ldrls	r2, [pc, #24]	; (202b5c <Vector74+0x6c>)
  202b42:	619a      	str	r2, [r3, #24]
  202b44:	bd10      	pop	{r4, pc}
  202b46:	bf00      	nop
  202b48:	40026000 	.word	0x40026000
  202b4c:	20000eb0 	.word	0x20000eb0
  202b50:	e000ed00 	.word	0xe000ed00
  202b54:	2000096c 	.word	0x2000096c
  202b58:	00200303 	.word	0x00200303
  202b5c:	00200306 	.word	0x00200306

00202b60 <Vector78>:
OSAL_IRQ_HANDLER(STM32_DMA1_CH3_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 22U) & STM32_DMA_ISR_MASK;
  202b60:	4b15      	ldr	r3, [pc, #84]	; (202bb8 <Vector78+0x58>)
  DMA1->LIFCR = flags << 22U;
  if (dma.streams[3].func)
  202b62:	4816      	ldr	r0, [pc, #88]	; (202bbc <Vector78+0x5c>)
  flags = (DMA1->LISR >> 22U) & STM32_DMA_ISR_MASK;
  202b64:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[3].func)
  202b66:	69c2      	ldr	r2, [r0, #28]
  flags = (DMA1->LISR >> 22U) & STM32_DMA_ISR_MASK;
  202b68:	0d89      	lsrs	r1, r1, #22
  202b6a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
OSAL_IRQ_HANDLER(STM32_DMA1_CH3_HANDLER) {
  202b6e:	b510      	push	{r4, lr}
  DMA1->LIFCR = flags << 22U;
  202b70:	058c      	lsls	r4, r1, #22
  202b72:	609c      	str	r4, [r3, #8]
  if (dma.streams[3].func)
  202b74:	b10a      	cbz	r2, 202b7a <Vector78+0x1a>
    dma.streams[3].func(dma.streams[3].param, flags);
  202b76:	6a00      	ldr	r0, [r0, #32]
  202b78:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  202b7a:	2320      	movs	r3, #32
  202b7c:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  202b80:	4b0f      	ldr	r3, [pc, #60]	; (202bc0 <Vector78+0x60>)
  202b82:	685b      	ldr	r3, [r3, #4]
  202b84:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  202b88:	d102      	bne.n	202b90 <Vector78+0x30>
  202b8a:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
  202b8e:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  202b90:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  202b94:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  202b98:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  202b9a:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  202b9c:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  202ba0:	4a08      	ldr	r2, [pc, #32]	; (202bc4 <Vector78+0x64>)
  202ba2:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  202ba4:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  202ba6:	6889      	ldr	r1, [r1, #8]
  202ba8:	6892      	ldr	r2, [r2, #8]
  202baa:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  202bac:	bf8c      	ite	hi
  202bae:	4a06      	ldrhi	r2, [pc, #24]	; (202bc8 <Vector78+0x68>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  202bb0:	4a06      	ldrls	r2, [pc, #24]	; (202bcc <Vector78+0x6c>)
  202bb2:	619a      	str	r2, [r3, #24]
  202bb4:	bd10      	pop	{r4, pc}
  202bb6:	bf00      	nop
  202bb8:	40026000 	.word	0x40026000
  202bbc:	20000eb0 	.word	0x20000eb0
  202bc0:	e000ed00 	.word	0xe000ed00
  202bc4:	2000096c 	.word	0x2000096c
  202bc8:	00200303 	.word	0x00200303
  202bcc:	00200306 	.word	0x00200306

00202bd0 <Vector7C>:
/**
 * @brief   DMA1 stream 4 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH4_HANDLER) {
  202bd0:	b508      	push	{r3, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 0U) & STM32_DMA_ISR_MASK;
  202bd2:	4b14      	ldr	r3, [pc, #80]	; (202c24 <Vector7C+0x54>)
  DMA1->HIFCR = flags << 0U;
  if (dma.streams[4].func)
  202bd4:	4814      	ldr	r0, [pc, #80]	; (202c28 <Vector7C+0x58>)
  flags = (DMA1->HISR >> 0U) & STM32_DMA_ISR_MASK;
  202bd6:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[4].func)
  202bd8:	6a42      	ldr	r2, [r0, #36]	; 0x24
  flags = (DMA1->HISR >> 0U) & STM32_DMA_ISR_MASK;
  202bda:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->HIFCR = flags << 0U;
  202bde:	60d9      	str	r1, [r3, #12]
  if (dma.streams[4].func)
  202be0:	b10a      	cbz	r2, 202be6 <Vector7C+0x16>
    dma.streams[4].func(dma.streams[4].param, flags);
  202be2:	6a80      	ldr	r0, [r0, #40]	; 0x28
  202be4:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  202be6:	2320      	movs	r3, #32
  202be8:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  202bec:	4b0f      	ldr	r3, [pc, #60]	; (202c2c <Vector7C+0x5c>)
  202bee:	685b      	ldr	r3, [r3, #4]
  202bf0:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  202bf4:	d102      	bne.n	202bfc <Vector7C+0x2c>
  202bf6:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
  202bfa:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  202bfc:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  202c00:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  202c04:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  202c06:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  202c08:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  202c0c:	4a08      	ldr	r2, [pc, #32]	; (202c30 <Vector7C+0x60>)
  202c0e:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  202c10:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  202c12:	6889      	ldr	r1, [r1, #8]
  202c14:	6892      	ldr	r2, [r2, #8]
  202c16:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  202c18:	bf8c      	ite	hi
  202c1a:	4a06      	ldrhi	r2, [pc, #24]	; (202c34 <Vector7C+0x64>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  202c1c:	4a06      	ldrls	r2, [pc, #24]	; (202c38 <Vector7C+0x68>)
  202c1e:	619a      	str	r2, [r3, #24]
  202c20:	bd08      	pop	{r3, pc}
  202c22:	bf00      	nop
  202c24:	40026000 	.word	0x40026000
  202c28:	20000eb0 	.word	0x20000eb0
  202c2c:	e000ed00 	.word	0xe000ed00
  202c30:	2000096c 	.word	0x2000096c
  202c34:	00200303 	.word	0x00200303
  202c38:	00200306 	.word	0x00200306
  202c3c:	00000000 	.word	0x00000000

00202c40 <Vector80>:
OSAL_IRQ_HANDLER(STM32_DMA1_CH5_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 6U) & STM32_DMA_ISR_MASK;
  202c40:	4b15      	ldr	r3, [pc, #84]	; (202c98 <Vector80+0x58>)
  DMA1->HIFCR = flags << 6U;
  if (dma.streams[5].func)
  202c42:	4816      	ldr	r0, [pc, #88]	; (202c9c <Vector80+0x5c>)
  flags = (DMA1->HISR >> 6U) & STM32_DMA_ISR_MASK;
  202c44:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[5].func)
  202c46:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  flags = (DMA1->HISR >> 6U) & STM32_DMA_ISR_MASK;
  202c48:	0989      	lsrs	r1, r1, #6
  202c4a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
OSAL_IRQ_HANDLER(STM32_DMA1_CH5_HANDLER) {
  202c4e:	b510      	push	{r4, lr}
  DMA1->HIFCR = flags << 6U;
  202c50:	018c      	lsls	r4, r1, #6
  202c52:	60dc      	str	r4, [r3, #12]
  if (dma.streams[5].func)
  202c54:	b10a      	cbz	r2, 202c5a <Vector80+0x1a>
    dma.streams[5].func(dma.streams[5].param, flags);
  202c56:	6b00      	ldr	r0, [r0, #48]	; 0x30
  202c58:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  202c5a:	2320      	movs	r3, #32
  202c5c:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  202c60:	4b0f      	ldr	r3, [pc, #60]	; (202ca0 <Vector80+0x60>)
  202c62:	685b      	ldr	r3, [r3, #4]
  202c64:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  202c68:	d102      	bne.n	202c70 <Vector80+0x30>
  202c6a:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
  202c6e:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  202c70:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  202c74:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  202c78:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  202c7a:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  202c7c:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  202c80:	4a08      	ldr	r2, [pc, #32]	; (202ca4 <Vector80+0x64>)
  202c82:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  202c84:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  202c86:	6889      	ldr	r1, [r1, #8]
  202c88:	6892      	ldr	r2, [r2, #8]
  202c8a:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  202c8c:	bf8c      	ite	hi
  202c8e:	4a06      	ldrhi	r2, [pc, #24]	; (202ca8 <Vector80+0x68>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  202c90:	4a06      	ldrls	r2, [pc, #24]	; (202cac <Vector80+0x6c>)
  202c92:	619a      	str	r2, [r3, #24]
  202c94:	bd10      	pop	{r4, pc}
  202c96:	bf00      	nop
  202c98:	40026000 	.word	0x40026000
  202c9c:	20000eb0 	.word	0x20000eb0
  202ca0:	e000ed00 	.word	0xe000ed00
  202ca4:	2000096c 	.word	0x2000096c
  202ca8:	00200303 	.word	0x00200303
  202cac:	00200306 	.word	0x00200306

00202cb0 <Vector84>:
OSAL_IRQ_HANDLER(STM32_DMA1_CH6_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 16U) & STM32_DMA_ISR_MASK;
  202cb0:	4b15      	ldr	r3, [pc, #84]	; (202d08 <Vector84+0x58>)
  DMA1->HIFCR = flags << 16U;
  if (dma.streams[6].func)
  202cb2:	4816      	ldr	r0, [pc, #88]	; (202d0c <Vector84+0x5c>)
  flags = (DMA1->HISR >> 16U) & STM32_DMA_ISR_MASK;
  202cb4:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[6].func)
  202cb6:	6b42      	ldr	r2, [r0, #52]	; 0x34
  flags = (DMA1->HISR >> 16U) & STM32_DMA_ISR_MASK;
  202cb8:	0c09      	lsrs	r1, r1, #16
  202cba:	f001 013d 	and.w	r1, r1, #61	; 0x3d
OSAL_IRQ_HANDLER(STM32_DMA1_CH6_HANDLER) {
  202cbe:	b510      	push	{r4, lr}
  DMA1->HIFCR = flags << 16U;
  202cc0:	040c      	lsls	r4, r1, #16
  202cc2:	60dc      	str	r4, [r3, #12]
  if (dma.streams[6].func)
  202cc4:	b10a      	cbz	r2, 202cca <Vector84+0x1a>
    dma.streams[6].func(dma.streams[6].param, flags);
  202cc6:	6b80      	ldr	r0, [r0, #56]	; 0x38
  202cc8:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  202cca:	2320      	movs	r3, #32
  202ccc:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  202cd0:	4b0f      	ldr	r3, [pc, #60]	; (202d10 <Vector84+0x60>)
  202cd2:	685b      	ldr	r3, [r3, #4]
  202cd4:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  202cd8:	d102      	bne.n	202ce0 <Vector84+0x30>
  202cda:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
  202cde:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  202ce0:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  202ce4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  202ce8:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  202cea:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  202cec:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  202cf0:	4a08      	ldr	r2, [pc, #32]	; (202d14 <Vector84+0x64>)
  202cf2:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  202cf4:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  202cf6:	6889      	ldr	r1, [r1, #8]
  202cf8:	6892      	ldr	r2, [r2, #8]
  202cfa:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  202cfc:	bf8c      	ite	hi
  202cfe:	4a06      	ldrhi	r2, [pc, #24]	; (202d18 <Vector84+0x68>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  202d00:	4a06      	ldrls	r2, [pc, #24]	; (202d1c <Vector84+0x6c>)
  202d02:	619a      	str	r2, [r3, #24]
  202d04:	bd10      	pop	{r4, pc}
  202d06:	bf00      	nop
  202d08:	40026000 	.word	0x40026000
  202d0c:	20000eb0 	.word	0x20000eb0
  202d10:	e000ed00 	.word	0xe000ed00
  202d14:	2000096c 	.word	0x2000096c
  202d18:	00200303 	.word	0x00200303
  202d1c:	00200306 	.word	0x00200306

00202d20 <VectorFC>:
OSAL_IRQ_HANDLER(STM32_DMA1_CH7_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 22U) & STM32_DMA_ISR_MASK;
  202d20:	4b15      	ldr	r3, [pc, #84]	; (202d78 <VectorFC+0x58>)
  DMA1->HIFCR = flags << 22U;
  if (dma.streams[7].func)
  202d22:	4816      	ldr	r0, [pc, #88]	; (202d7c <VectorFC+0x5c>)
  flags = (DMA1->HISR >> 22U) & STM32_DMA_ISR_MASK;
  202d24:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[7].func)
  202d26:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
  flags = (DMA1->HISR >> 22U) & STM32_DMA_ISR_MASK;
  202d28:	0d89      	lsrs	r1, r1, #22
  202d2a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
OSAL_IRQ_HANDLER(STM32_DMA1_CH7_HANDLER) {
  202d2e:	b510      	push	{r4, lr}
  DMA1->HIFCR = flags << 22U;
  202d30:	058c      	lsls	r4, r1, #22
  202d32:	60dc      	str	r4, [r3, #12]
  if (dma.streams[7].func)
  202d34:	b10a      	cbz	r2, 202d3a <VectorFC+0x1a>
    dma.streams[7].func(dma.streams[7].param, flags);
  202d36:	6c00      	ldr	r0, [r0, #64]	; 0x40
  202d38:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  202d3a:	2320      	movs	r3, #32
  202d3c:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  202d40:	4b0f      	ldr	r3, [pc, #60]	; (202d80 <VectorFC+0x60>)
  202d42:	685b      	ldr	r3, [r3, #4]
  202d44:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  202d48:	d102      	bne.n	202d50 <VectorFC+0x30>
  202d4a:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
  202d4e:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  202d50:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  202d54:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  202d58:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  202d5a:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  202d5c:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  202d60:	4a08      	ldr	r2, [pc, #32]	; (202d84 <VectorFC+0x64>)
  202d62:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  202d64:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  202d66:	6889      	ldr	r1, [r1, #8]
  202d68:	6892      	ldr	r2, [r2, #8]
  202d6a:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  202d6c:	bf8c      	ite	hi
  202d6e:	4a06      	ldrhi	r2, [pc, #24]	; (202d88 <VectorFC+0x68>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  202d70:	4a06      	ldrls	r2, [pc, #24]	; (202d8c <VectorFC+0x6c>)
  202d72:	619a      	str	r2, [r3, #24]
  202d74:	bd10      	pop	{r4, pc}
  202d76:	bf00      	nop
  202d78:	40026000 	.word	0x40026000
  202d7c:	20000eb0 	.word	0x20000eb0
  202d80:	e000ed00 	.word	0xe000ed00
  202d84:	2000096c 	.word	0x2000096c
  202d88:	00200303 	.word	0x00200303
  202d8c:	00200306 	.word	0x00200306

00202d90 <Vector120>:
/**
 * @brief   DMA2 stream 0 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH0_HANDLER) {
  202d90:	b508      	push	{r3, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 0U) & STM32_DMA_ISR_MASK;
  202d92:	4b14      	ldr	r3, [pc, #80]	; (202de4 <Vector120+0x54>)
  DMA2->LIFCR = flags << 0U;
  if (dma.streams[8].func)
  202d94:	4814      	ldr	r0, [pc, #80]	; (202de8 <Vector120+0x58>)
  flags = (DMA2->LISR >> 0U) & STM32_DMA_ISR_MASK;
  202d96:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[8].func)
  202d98:	6c42      	ldr	r2, [r0, #68]	; 0x44
  flags = (DMA2->LISR >> 0U) & STM32_DMA_ISR_MASK;
  202d9a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->LIFCR = flags << 0U;
  202d9e:	6099      	str	r1, [r3, #8]
  if (dma.streams[8].func)
  202da0:	b10a      	cbz	r2, 202da6 <Vector120+0x16>
    dma.streams[8].func(dma.streams[8].param, flags);
  202da2:	6c80      	ldr	r0, [r0, #72]	; 0x48
  202da4:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  202da6:	2320      	movs	r3, #32
  202da8:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  202dac:	4b0f      	ldr	r3, [pc, #60]	; (202dec <Vector120+0x5c>)
  202dae:	685b      	ldr	r3, [r3, #4]
  202db0:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  202db4:	d102      	bne.n	202dbc <Vector120+0x2c>
  202db6:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
  202dba:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  202dbc:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  202dc0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  202dc4:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  202dc6:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  202dc8:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  202dcc:	4a08      	ldr	r2, [pc, #32]	; (202df0 <Vector120+0x60>)
  202dce:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  202dd0:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  202dd2:	6889      	ldr	r1, [r1, #8]
  202dd4:	6892      	ldr	r2, [r2, #8]
  202dd6:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  202dd8:	bf8c      	ite	hi
  202dda:	4a06      	ldrhi	r2, [pc, #24]	; (202df4 <Vector120+0x64>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  202ddc:	4a06      	ldrls	r2, [pc, #24]	; (202df8 <Vector120+0x68>)
  202dde:	619a      	str	r2, [r3, #24]
  202de0:	bd08      	pop	{r3, pc}
  202de2:	bf00      	nop
  202de4:	40026400 	.word	0x40026400
  202de8:	20000eb0 	.word	0x20000eb0
  202dec:	e000ed00 	.word	0xe000ed00
  202df0:	2000096c 	.word	0x2000096c
  202df4:	00200303 	.word	0x00200303
  202df8:	00200306 	.word	0x00200306
  202dfc:	00000000 	.word	0x00000000

00202e00 <Vector124>:
OSAL_IRQ_HANDLER(STM32_DMA2_CH1_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 6U) & STM32_DMA_ISR_MASK;
  202e00:	4b15      	ldr	r3, [pc, #84]	; (202e58 <Vector124+0x58>)
  DMA2->LIFCR = flags << 6U;
  if (dma.streams[9].func)
  202e02:	4816      	ldr	r0, [pc, #88]	; (202e5c <Vector124+0x5c>)
  flags = (DMA2->LISR >> 6U) & STM32_DMA_ISR_MASK;
  202e04:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[9].func)
  202e06:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  flags = (DMA2->LISR >> 6U) & STM32_DMA_ISR_MASK;
  202e08:	0989      	lsrs	r1, r1, #6
  202e0a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
OSAL_IRQ_HANDLER(STM32_DMA2_CH1_HANDLER) {
  202e0e:	b510      	push	{r4, lr}
  DMA2->LIFCR = flags << 6U;
  202e10:	018c      	lsls	r4, r1, #6
  202e12:	609c      	str	r4, [r3, #8]
  if (dma.streams[9].func)
  202e14:	b10a      	cbz	r2, 202e1a <Vector124+0x1a>
    dma.streams[9].func(dma.streams[9].param, flags);
  202e16:	6d00      	ldr	r0, [r0, #80]	; 0x50
  202e18:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  202e1a:	2320      	movs	r3, #32
  202e1c:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  202e20:	4b0f      	ldr	r3, [pc, #60]	; (202e60 <Vector124+0x60>)
  202e22:	685b      	ldr	r3, [r3, #4]
  202e24:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  202e28:	d102      	bne.n	202e30 <Vector124+0x30>
  202e2a:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
  202e2e:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  202e30:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  202e34:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  202e38:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  202e3a:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  202e3c:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  202e40:	4a08      	ldr	r2, [pc, #32]	; (202e64 <Vector124+0x64>)
  202e42:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  202e44:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  202e46:	6889      	ldr	r1, [r1, #8]
  202e48:	6892      	ldr	r2, [r2, #8]
  202e4a:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  202e4c:	bf8c      	ite	hi
  202e4e:	4a06      	ldrhi	r2, [pc, #24]	; (202e68 <Vector124+0x68>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  202e50:	4a06      	ldrls	r2, [pc, #24]	; (202e6c <Vector124+0x6c>)
  202e52:	619a      	str	r2, [r3, #24]
  202e54:	bd10      	pop	{r4, pc}
  202e56:	bf00      	nop
  202e58:	40026400 	.word	0x40026400
  202e5c:	20000eb0 	.word	0x20000eb0
  202e60:	e000ed00 	.word	0xe000ed00
  202e64:	2000096c 	.word	0x2000096c
  202e68:	00200303 	.word	0x00200303
  202e6c:	00200306 	.word	0x00200306

00202e70 <Vector128>:
OSAL_IRQ_HANDLER(STM32_DMA2_CH2_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 16U) & STM32_DMA_ISR_MASK;
  202e70:	4b15      	ldr	r3, [pc, #84]	; (202ec8 <Vector128+0x58>)
  DMA2->LIFCR = flags << 16U;
  if (dma.streams[10].func)
  202e72:	4816      	ldr	r0, [pc, #88]	; (202ecc <Vector128+0x5c>)
  flags = (DMA2->LISR >> 16U) & STM32_DMA_ISR_MASK;
  202e74:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[10].func)
  202e76:	6d42      	ldr	r2, [r0, #84]	; 0x54
  flags = (DMA2->LISR >> 16U) & STM32_DMA_ISR_MASK;
  202e78:	0c09      	lsrs	r1, r1, #16
  202e7a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
OSAL_IRQ_HANDLER(STM32_DMA2_CH2_HANDLER) {
  202e7e:	b510      	push	{r4, lr}
  DMA2->LIFCR = flags << 16U;
  202e80:	040c      	lsls	r4, r1, #16
  202e82:	609c      	str	r4, [r3, #8]
  if (dma.streams[10].func)
  202e84:	b10a      	cbz	r2, 202e8a <Vector128+0x1a>
    dma.streams[10].func(dma.streams[10].param, flags);
  202e86:	6d80      	ldr	r0, [r0, #88]	; 0x58
  202e88:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  202e8a:	2320      	movs	r3, #32
  202e8c:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  202e90:	4b0f      	ldr	r3, [pc, #60]	; (202ed0 <Vector128+0x60>)
  202e92:	685b      	ldr	r3, [r3, #4]
  202e94:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  202e98:	d102      	bne.n	202ea0 <Vector128+0x30>
  202e9a:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
  202e9e:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  202ea0:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  202ea4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  202ea8:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  202eaa:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  202eac:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  202eb0:	4a08      	ldr	r2, [pc, #32]	; (202ed4 <Vector128+0x64>)
  202eb2:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  202eb4:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  202eb6:	6889      	ldr	r1, [r1, #8]
  202eb8:	6892      	ldr	r2, [r2, #8]
  202eba:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  202ebc:	bf8c      	ite	hi
  202ebe:	4a06      	ldrhi	r2, [pc, #24]	; (202ed8 <Vector128+0x68>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  202ec0:	4a06      	ldrls	r2, [pc, #24]	; (202edc <Vector128+0x6c>)
  202ec2:	619a      	str	r2, [r3, #24]
  202ec4:	bd10      	pop	{r4, pc}
  202ec6:	bf00      	nop
  202ec8:	40026400 	.word	0x40026400
  202ecc:	20000eb0 	.word	0x20000eb0
  202ed0:	e000ed00 	.word	0xe000ed00
  202ed4:	2000096c 	.word	0x2000096c
  202ed8:	00200303 	.word	0x00200303
  202edc:	00200306 	.word	0x00200306

00202ee0 <Vector12C>:
OSAL_IRQ_HANDLER(STM32_DMA2_CH3_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 22U) & STM32_DMA_ISR_MASK;
  202ee0:	4b15      	ldr	r3, [pc, #84]	; (202f38 <Vector12C+0x58>)
  DMA2->LIFCR = flags << 22U;
  if (dma.streams[11].func)
  202ee2:	4816      	ldr	r0, [pc, #88]	; (202f3c <Vector12C+0x5c>)
  flags = (DMA2->LISR >> 22U) & STM32_DMA_ISR_MASK;
  202ee4:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[11].func)
  202ee6:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
  flags = (DMA2->LISR >> 22U) & STM32_DMA_ISR_MASK;
  202ee8:	0d89      	lsrs	r1, r1, #22
  202eea:	f001 013d 	and.w	r1, r1, #61	; 0x3d
OSAL_IRQ_HANDLER(STM32_DMA2_CH3_HANDLER) {
  202eee:	b510      	push	{r4, lr}
  DMA2->LIFCR = flags << 22U;
  202ef0:	058c      	lsls	r4, r1, #22
  202ef2:	609c      	str	r4, [r3, #8]
  if (dma.streams[11].func)
  202ef4:	b10a      	cbz	r2, 202efa <Vector12C+0x1a>
    dma.streams[11].func(dma.streams[11].param, flags);
  202ef6:	6e00      	ldr	r0, [r0, #96]	; 0x60
  202ef8:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  202efa:	2320      	movs	r3, #32
  202efc:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  202f00:	4b0f      	ldr	r3, [pc, #60]	; (202f40 <Vector12C+0x60>)
  202f02:	685b      	ldr	r3, [r3, #4]
  202f04:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  202f08:	d102      	bne.n	202f10 <Vector12C+0x30>
  202f0a:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
  202f0e:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  202f10:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  202f14:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  202f18:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  202f1a:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  202f1c:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  202f20:	4a08      	ldr	r2, [pc, #32]	; (202f44 <Vector12C+0x64>)
  202f22:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  202f24:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  202f26:	6889      	ldr	r1, [r1, #8]
  202f28:	6892      	ldr	r2, [r2, #8]
  202f2a:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  202f2c:	bf8c      	ite	hi
  202f2e:	4a06      	ldrhi	r2, [pc, #24]	; (202f48 <Vector12C+0x68>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  202f30:	4a06      	ldrls	r2, [pc, #24]	; (202f4c <Vector12C+0x6c>)
  202f32:	619a      	str	r2, [r3, #24]
  202f34:	bd10      	pop	{r4, pc}
  202f36:	bf00      	nop
  202f38:	40026400 	.word	0x40026400
  202f3c:	20000eb0 	.word	0x20000eb0
  202f40:	e000ed00 	.word	0xe000ed00
  202f44:	2000096c 	.word	0x2000096c
  202f48:	00200303 	.word	0x00200303
  202f4c:	00200306 	.word	0x00200306

00202f50 <Vector130>:
/**
 * @brief   DMA2 stream 4 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH4_HANDLER) {
  202f50:	b508      	push	{r3, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 0U) & STM32_DMA_ISR_MASK;
  202f52:	4b14      	ldr	r3, [pc, #80]	; (202fa4 <Vector130+0x54>)
  DMA2->HIFCR = flags << 0U;
  if (dma.streams[12].func)
  202f54:	4814      	ldr	r0, [pc, #80]	; (202fa8 <Vector130+0x58>)
  flags = (DMA2->HISR >> 0U) & STM32_DMA_ISR_MASK;
  202f56:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[12].func)
  202f58:	6e42      	ldr	r2, [r0, #100]	; 0x64
  flags = (DMA2->HISR >> 0U) & STM32_DMA_ISR_MASK;
  202f5a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->HIFCR = flags << 0U;
  202f5e:	60d9      	str	r1, [r3, #12]
  if (dma.streams[12].func)
  202f60:	b10a      	cbz	r2, 202f66 <Vector130+0x16>
    dma.streams[12].func(dma.streams[12].param, flags);
  202f62:	6e80      	ldr	r0, [r0, #104]	; 0x68
  202f64:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  202f66:	2320      	movs	r3, #32
  202f68:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  202f6c:	4b0f      	ldr	r3, [pc, #60]	; (202fac <Vector130+0x5c>)
  202f6e:	685b      	ldr	r3, [r3, #4]
  202f70:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  202f74:	d102      	bne.n	202f7c <Vector130+0x2c>
  202f76:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
  202f7a:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  202f7c:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  202f80:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  202f84:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  202f86:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  202f88:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  202f8c:	4a08      	ldr	r2, [pc, #32]	; (202fb0 <Vector130+0x60>)
  202f8e:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  202f90:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  202f92:	6889      	ldr	r1, [r1, #8]
  202f94:	6892      	ldr	r2, [r2, #8]
  202f96:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  202f98:	bf8c      	ite	hi
  202f9a:	4a06      	ldrhi	r2, [pc, #24]	; (202fb4 <Vector130+0x64>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  202f9c:	4a06      	ldrls	r2, [pc, #24]	; (202fb8 <Vector130+0x68>)
  202f9e:	619a      	str	r2, [r3, #24]
  202fa0:	bd08      	pop	{r3, pc}
  202fa2:	bf00      	nop
  202fa4:	40026400 	.word	0x40026400
  202fa8:	20000eb0 	.word	0x20000eb0
  202fac:	e000ed00 	.word	0xe000ed00
  202fb0:	2000096c 	.word	0x2000096c
  202fb4:	00200303 	.word	0x00200303
  202fb8:	00200306 	.word	0x00200306
  202fbc:	00000000 	.word	0x00000000

00202fc0 <Vector150>:
OSAL_IRQ_HANDLER(STM32_DMA2_CH5_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 6U) & STM32_DMA_ISR_MASK;
  202fc0:	4b15      	ldr	r3, [pc, #84]	; (203018 <Vector150+0x58>)
  DMA2->HIFCR = flags << 6U;
  if (dma.streams[13].func)
  202fc2:	4816      	ldr	r0, [pc, #88]	; (20301c <Vector150+0x5c>)
  flags = (DMA2->HISR >> 6U) & STM32_DMA_ISR_MASK;
  202fc4:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[13].func)
  202fc6:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
  flags = (DMA2->HISR >> 6U) & STM32_DMA_ISR_MASK;
  202fc8:	0989      	lsrs	r1, r1, #6
  202fca:	f001 013d 	and.w	r1, r1, #61	; 0x3d
OSAL_IRQ_HANDLER(STM32_DMA2_CH5_HANDLER) {
  202fce:	b510      	push	{r4, lr}
  DMA2->HIFCR = flags << 6U;
  202fd0:	018c      	lsls	r4, r1, #6
  202fd2:	60dc      	str	r4, [r3, #12]
  if (dma.streams[13].func)
  202fd4:	b10a      	cbz	r2, 202fda <Vector150+0x1a>
    dma.streams[13].func(dma.streams[13].param, flags);
  202fd6:	6f00      	ldr	r0, [r0, #112]	; 0x70
  202fd8:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  202fda:	2320      	movs	r3, #32
  202fdc:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  202fe0:	4b0f      	ldr	r3, [pc, #60]	; (203020 <Vector150+0x60>)
  202fe2:	685b      	ldr	r3, [r3, #4]
  202fe4:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  202fe8:	d102      	bne.n	202ff0 <Vector150+0x30>
  202fea:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
  202fee:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  202ff0:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  202ff4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  202ff8:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  202ffa:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  202ffc:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  203000:	4a08      	ldr	r2, [pc, #32]	; (203024 <Vector150+0x64>)
  203002:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  203004:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  203006:	6889      	ldr	r1, [r1, #8]
  203008:	6892      	ldr	r2, [r2, #8]
  20300a:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  20300c:	bf8c      	ite	hi
  20300e:	4a06      	ldrhi	r2, [pc, #24]	; (203028 <Vector150+0x68>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  203010:	4a06      	ldrls	r2, [pc, #24]	; (20302c <Vector150+0x6c>)
  203012:	619a      	str	r2, [r3, #24]
  203014:	bd10      	pop	{r4, pc}
  203016:	bf00      	nop
  203018:	40026400 	.word	0x40026400
  20301c:	20000eb0 	.word	0x20000eb0
  203020:	e000ed00 	.word	0xe000ed00
  203024:	2000096c 	.word	0x2000096c
  203028:	00200303 	.word	0x00200303
  20302c:	00200306 	.word	0x00200306

00203030 <Vector154>:
OSAL_IRQ_HANDLER(STM32_DMA2_CH6_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 16U) & STM32_DMA_ISR_MASK;
  203030:	4b15      	ldr	r3, [pc, #84]	; (203088 <Vector154+0x58>)
  DMA2->HIFCR = flags << 16U;
  if (dma.streams[14].func)
  203032:	4816      	ldr	r0, [pc, #88]	; (20308c <Vector154+0x5c>)
  flags = (DMA2->HISR >> 16U) & STM32_DMA_ISR_MASK;
  203034:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[14].func)
  203036:	6f42      	ldr	r2, [r0, #116]	; 0x74
  flags = (DMA2->HISR >> 16U) & STM32_DMA_ISR_MASK;
  203038:	0c09      	lsrs	r1, r1, #16
  20303a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
OSAL_IRQ_HANDLER(STM32_DMA2_CH6_HANDLER) {
  20303e:	b510      	push	{r4, lr}
  DMA2->HIFCR = flags << 16U;
  203040:	040c      	lsls	r4, r1, #16
  203042:	60dc      	str	r4, [r3, #12]
  if (dma.streams[14].func)
  203044:	b10a      	cbz	r2, 20304a <Vector154+0x1a>
    dma.streams[14].func(dma.streams[14].param, flags);
  203046:	6f80      	ldr	r0, [r0, #120]	; 0x78
  203048:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  20304a:	2320      	movs	r3, #32
  20304c:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  203050:	4b0f      	ldr	r3, [pc, #60]	; (203090 <Vector154+0x60>)
  203052:	685b      	ldr	r3, [r3, #4]
  203054:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  203058:	d102      	bne.n	203060 <Vector154+0x30>
  20305a:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
  20305e:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  203060:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  203064:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  203068:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  20306a:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  20306c:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  203070:	4a08      	ldr	r2, [pc, #32]	; (203094 <Vector154+0x64>)
  203072:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  203074:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  203076:	6889      	ldr	r1, [r1, #8]
  203078:	6892      	ldr	r2, [r2, #8]
  20307a:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  20307c:	bf8c      	ite	hi
  20307e:	4a06      	ldrhi	r2, [pc, #24]	; (203098 <Vector154+0x68>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  203080:	4a06      	ldrls	r2, [pc, #24]	; (20309c <Vector154+0x6c>)
  203082:	619a      	str	r2, [r3, #24]
  203084:	bd10      	pop	{r4, pc}
  203086:	bf00      	nop
  203088:	40026400 	.word	0x40026400
  20308c:	20000eb0 	.word	0x20000eb0
  203090:	e000ed00 	.word	0xe000ed00
  203094:	2000096c 	.word	0x2000096c
  203098:	00200303 	.word	0x00200303
  20309c:	00200306 	.word	0x00200306

002030a0 <Vector158>:
OSAL_IRQ_HANDLER(STM32_DMA2_CH7_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 22U) & STM32_DMA_ISR_MASK;
  2030a0:	4b15      	ldr	r3, [pc, #84]	; (2030f8 <Vector158+0x58>)
  DMA2->HIFCR = flags << 22U;
  if (dma.streams[15].func)
  2030a2:	4816      	ldr	r0, [pc, #88]	; (2030fc <Vector158+0x5c>)
  flags = (DMA2->HISR >> 22U) & STM32_DMA_ISR_MASK;
  2030a4:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[15].func)
  2030a6:	6fc2      	ldr	r2, [r0, #124]	; 0x7c
  flags = (DMA2->HISR >> 22U) & STM32_DMA_ISR_MASK;
  2030a8:	0d89      	lsrs	r1, r1, #22
  2030aa:	f001 013d 	and.w	r1, r1, #61	; 0x3d
OSAL_IRQ_HANDLER(STM32_DMA2_CH7_HANDLER) {
  2030ae:	b510      	push	{r4, lr}
  DMA2->HIFCR = flags << 22U;
  2030b0:	058c      	lsls	r4, r1, #22
  2030b2:	60dc      	str	r4, [r3, #12]
  if (dma.streams[15].func)
  2030b4:	b112      	cbz	r2, 2030bc <Vector158+0x1c>
    dma.streams[15].func(dma.streams[15].param, flags);
  2030b6:	f8d0 0080 	ldr.w	r0, [r0, #128]	; 0x80
  2030ba:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  2030bc:	2320      	movs	r3, #32
  2030be:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  2030c2:	4b0f      	ldr	r3, [pc, #60]	; (203100 <Vector158+0x60>)
  2030c4:	685b      	ldr	r3, [r3, #4]
  2030c6:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  2030ca:	d102      	bne.n	2030d2 <Vector158+0x32>
  2030cc:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
  2030d0:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  2030d2:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
  2030d6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
  2030da:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
  2030dc:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  2030de:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&ch.rlist.pqueue);
  2030e2:	4a08      	ldr	r2, [pc, #32]	; (203104 <Vector158+0x64>)
  2030e4:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->hdr.pqueue.prio;
  2030e6:	6992      	ldr	r2, [r2, #24]
    if (chSchIsPreemptionRequired()) {
  2030e8:	6889      	ldr	r1, [r1, #8]
  2030ea:	6892      	ldr	r2, [r2, #8]
  2030ec:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
  2030ee:	bf8c      	ite	hi
  2030f0:	4a05      	ldrhi	r2, [pc, #20]	; (203108 <Vector158+0x68>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
  2030f2:	4a06      	ldrls	r2, [pc, #24]	; (20310c <Vector158+0x6c>)
  2030f4:	619a      	str	r2, [r3, #24]
  2030f6:	bd10      	pop	{r4, pc}
  2030f8:	40026400 	.word	0x40026400
  2030fc:	20000eb0 	.word	0x20000eb0
  203100:	e000ed00 	.word	0xe000ed00
  203104:	2000096c 	.word	0x2000096c
  203108:	00200303 	.word	0x00200303
  20310c:	00200306 	.word	0x00200306

00203110 <__early_init>:

static void stm32_gpio_init(void) {

  /* Enabling GPIO-related clocks, the mask comes from the
     registry header file.*/
  rccResetAHB1(STM32_GPIO_EN_MASK);
  203110:	4a9d      	ldr	r2, [pc, #628]	; (203388 <__early_init+0x278>)
  203112:	f240 70ff 	movw	r0, #2047	; 0x7ff
  203116:	499d      	ldr	r1, [pc, #628]	; (20338c <__early_init+0x27c>)
  gpiop->OTYPER  = config->otyper;
  203118:	2300      	movs	r3, #0
  20311a:	f8df c274 	ldr.w	ip, [pc, #628]	; 203390 <__early_init+0x280>
/**
 * @brief   Early initialization code.
 * @details GPIO ports and system clocks are initialized before everything
 *          else.
 */
void __early_init(void) {
  20311e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  rccResetAHB1(STM32_GPIO_EN_MASK);
  203122:	6914      	ldr	r4, [r2, #16]
  gpiop->OTYPER  = config->otyper;
  203124:	f8df a26c 	ldr.w	sl, [pc, #620]	; 203394 <__early_init+0x284>
  rccResetAHB1(STM32_GPIO_EN_MASK);
  203128:	4304      	orrs	r4, r0
  gpiop->OTYPER  = config->otyper;
  20312a:	f8df 926c 	ldr.w	r9, [pc, #620]	; 203398 <__early_init+0x288>
  20312e:	f8df 826c 	ldr.w	r8, [pc, #620]	; 20339c <__early_init+0x28c>
  rccResetAHB1(STM32_GPIO_EN_MASK);
  203132:	6114      	str	r4, [r2, #16]
  203134:	6914      	ldr	r4, [r2, #16]
  gpiop->OTYPER  = config->otyper;
  203136:	f8df e268 	ldr.w	lr, [pc, #616]	; 2033a0 <__early_init+0x290>
  rccResetAHB1(STM32_GPIO_EN_MASK);
  20313a:	4021      	ands	r1, r4
  gpiop->OTYPER  = config->otyper;
  20313c:	4f99      	ldr	r7, [pc, #612]	; (2033a4 <__early_init+0x294>)
  20313e:	4e9a      	ldr	r6, [pc, #616]	; (2033a8 <__early_init+0x298>)
  rccResetAHB1(STM32_GPIO_EN_MASK);
  203140:	6111      	str	r1, [r2, #16]
  203142:	6911      	ldr	r1, [r2, #16]
  rccEnableAHB1(STM32_GPIO_EN_MASK, true);
  203144:	6b11      	ldr	r1, [r2, #48]	; 0x30
  gpiop->OTYPER  = config->otyper;
  203146:	4d99      	ldr	r5, [pc, #612]	; (2033ac <__early_init+0x29c>)
  rccEnableAHB1(STM32_GPIO_EN_MASK, true);
  203148:	4301      	orrs	r1, r0
  gpiop->OTYPER  = config->otyper;
  20314a:	4c99      	ldr	r4, [pc, #612]	; (2033b0 <__early_init+0x2a0>)
  20314c:	f8df b264 	ldr.w	fp, [pc, #612]	; 2033b4 <__early_init+0x2a4>
  rccEnableAHB1(STM32_GPIO_EN_MASK, true);
  203150:	6311      	str	r1, [r2, #48]	; 0x30
  203152:	6d11      	ldr	r1, [r2, #80]	; 0x50
  203154:	4301      	orrs	r1, r0
  gpiop->PUPDR   = config->pupdr;
  203156:	4898      	ldr	r0, [pc, #608]	; (2033b8 <__early_init+0x2a8>)
  rccEnableAHB1(STM32_GPIO_EN_MASK, true);
  203158:	6511      	str	r1, [r2, #80]	; 0x50
  20315a:	6d11      	ldr	r1, [r2, #80]	; 0x50
  gpiop->OSPEEDR = config->ospeedr;
  20315c:	f04f 31ff 	mov.w	r1, #4294967295
  gpiop->OTYPER  = config->otyper;
  203160:	f8ca 3004 	str.w	r3, [sl, #4]
  gpiop->OSPEEDR = config->ospeedr;
  203164:	f8ca 1008 	str.w	r1, [sl, #8]
  gpiop->ODR     = config->odr;
  203168:	f64f 71ff 	movw	r1, #65535	; 0xffff
  gpiop->PUPDR   = config->pupdr;
  20316c:	f8ca 000c 	str.w	r0, [sl, #12]
  gpiop->AFRL    = config->afrl;
  203170:	4892      	ldr	r0, [pc, #584]	; (2033bc <__early_init+0x2ac>)
  gpiop->ODR     = config->odr;
  203172:	f8ca 1014 	str.w	r1, [sl, #20]
  gpiop->AFRL    = config->afrl;
  203176:	f8ca 0020 	str.w	r0, [sl, #32]
  gpiop->AFRH    = config->afrh;
  20317a:	4891      	ldr	r0, [pc, #580]	; (2033c0 <__early_init+0x2b0>)
  20317c:	f8ca 0024 	str.w	r0, [sl, #36]	; 0x24
  gpiop->MODER   = config->moder;
  203180:	4890      	ldr	r0, [pc, #576]	; (2033c4 <__early_init+0x2b4>)
  203182:	f8ca 0000 	str.w	r0, [sl]
  gpiop->OSPEEDR = config->ospeedr;
  203186:	f04f 3aff 	mov.w	sl, #4294967295
  gpiop->OTYPER  = config->otyper;
  20318a:	f8c9 3004 	str.w	r3, [r9, #4]
  gpiop->OSPEEDR = config->ospeedr;
  20318e:	f8c9 a008 	str.w	sl, [r9, #8]
  gpiop->PUPDR   = config->pupdr;
  203192:	f10a 4a8a 	add.w	sl, sl, #1157627904	; 0x45000000
  gpiop->OTYPER  = config->otyper;
  203196:	488c      	ldr	r0, [pc, #560]	; (2033c8 <__early_init+0x2b8>)
  gpiop->PUPDR   = config->pupdr;
  203198:	f10a 1a55 	add.w	sl, sl, #5570645	; 0x550055
  20319c:	f50a 5aa8 	add.w	sl, sl, #5376	; 0x1500
  2031a0:	f8c9 a00c 	str.w	sl, [r9, #12]
  gpiop->ODR     = config->odr;
  2031a4:	f64b 7a7e 	movw	sl, #49022	; 0xbf7e
  2031a8:	f8c9 a014 	str.w	sl, [r9, #20]
  gpiop->AFRH    = config->afrh;
  2031ac:	f44f 0a30 	mov.w	sl, #11534336	; 0xb00000
  gpiop->AFRL    = config->afrl;
  2031b0:	f8c9 3020 	str.w	r3, [r9, #32]
  gpiop->AFRH    = config->afrh;
  2031b4:	f8c9 a024 	str.w	sl, [r9, #36]	; 0x24
  gpiop->MODER   = config->moder;
  2031b8:	f8df a210 	ldr.w	sl, [pc, #528]	; 2033cc <__early_init+0x2bc>
  2031bc:	f8c9 a000 	str.w	sl, [r9]
  gpiop->OSPEEDR = config->ospeedr;
  2031c0:	f06f 4970 	mvn.w	r9, #4026531840	; 0xf0000000
  gpiop->OTYPER  = config->otyper;
  2031c4:	f8c8 3004 	str.w	r3, [r8, #4]
  gpiop->OSPEEDR = config->ospeedr;
  2031c8:	f8c8 9008 	str.w	r9, [r8, #8]
  gpiop->PUPDR   = config->pupdr;
  2031cc:	f8df 9200 	ldr.w	r9, [pc, #512]	; 2033d0 <__early_init+0x2c0>
  2031d0:	f8c8 900c 	str.w	r9, [r8, #12]
  gpiop->AFRL    = config->afrl;
  2031d4:	f8df 91fc 	ldr.w	r9, [pc, #508]	; 2033d4 <__early_init+0x2c4>
  gpiop->ODR     = config->odr;
  2031d8:	f8c8 1014 	str.w	r1, [r8, #20]
  gpiop->AFRL    = config->afrl;
  2031dc:	f8c8 9020 	str.w	r9, [r8, #32]
  gpiop->MODER   = config->moder;
  2031e0:	f640 2908 	movw	r9, #2568	; 0xa08
  gpiop->AFRH    = config->afrh;
  2031e4:	f8c8 3024 	str.w	r3, [r8, #36]	; 0x24
  gpiop->MODER   = config->moder;
  2031e8:	f8c8 9000 	str.w	r9, [r8]
  gpiop->OSPEEDR = config->ospeedr;
  2031ec:	f46f 1840 	mvn.w	r8, #3145728	; 0x300000
  gpiop->OTYPER  = config->otyper;
  2031f0:	f8ce 3004 	str.w	r3, [lr, #4]
  gpiop->OSPEEDR = config->ospeedr;
  2031f4:	f8ce 8008 	str.w	r8, [lr, #8]
  gpiop->PUPDR   = config->pupdr;
  2031f8:	f8df 81dc 	ldr.w	r8, [pc, #476]	; 2033d8 <__early_init+0x2c8>
  2031fc:	f8ce 800c 	str.w	r8, [lr, #12]
  gpiop->AFRH    = config->afrh;
  203200:	f04f 0877 	mov.w	r8, #119	; 0x77
  gpiop->ODR     = config->odr;
  203204:	f8ce 1014 	str.w	r1, [lr, #20]
  gpiop->AFRL    = config->afrl;
  203208:	f8ce 3020 	str.w	r3, [lr, #32]
  gpiop->AFRH    = config->afrh;
  20320c:	f8ce 8024 	str.w	r8, [lr, #36]	; 0x24
  gpiop->MODER   = config->moder;
  203210:	f44f 2820 	mov.w	r8, #655360	; 0xa0000
  203214:	f8ce 8000 	str.w	r8, [lr]
  gpiop->OSPEEDR = config->ospeedr;
  203218:	f8df e1c0 	ldr.w	lr, [pc, #448]	; 2033dc <__early_init+0x2cc>
  gpiop->OTYPER  = config->otyper;
  20321c:	f8cc 3004 	str.w	r3, [ip, #4]
  gpiop->OSPEEDR = config->ospeedr;
  203220:	f8cc e008 	str.w	lr, [ip, #8]
  gpiop->PUPDR   = config->pupdr;
  203224:	f04f 3e55 	mov.w	lr, #1431655765	; 0x55555555
  203228:	f8cc e00c 	str.w	lr, [ip, #12]
  gpiop->ODR     = config->odr;
  20322c:	f8cc 1014 	str.w	r1, [ip, #20]
  gpiop->AFRL    = config->afrl;
  203230:	f8cc 3020 	str.w	r3, [ip, #32]
  gpiop->AFRH    = config->afrh;
  203234:	f8cc 3024 	str.w	r3, [ip, #36]	; 0x24
  gpiop->MODER   = config->moder;
  203238:	f8cc 3000 	str.w	r3, [ip]
  gpiop->OSPEEDR = config->ospeedr;
  20323c:	f8df c1a0 	ldr.w	ip, [pc, #416]	; 2033e0 <__early_init+0x2d0>
  gpiop->OTYPER  = config->otyper;
  203240:	607b      	str	r3, [r7, #4]
  gpiop->OSPEEDR = config->ospeedr;
  203242:	f8c7 c008 	str.w	ip, [r7, #8]
  gpiop->PUPDR   = config->pupdr;
  203246:	f8c7 e00c 	str.w	lr, [r7, #12]
  gpiop->ODR     = config->odr;
  20324a:	6179      	str	r1, [r7, #20]
  gpiop->AFRL    = config->afrl;
  20324c:	623b      	str	r3, [r7, #32]
  gpiop->AFRH    = config->afrh;
  20324e:	627b      	str	r3, [r7, #36]	; 0x24
  gpiop->MODER   = config->moder;
  203250:	603b      	str	r3, [r7, #0]
  gpiop->OSPEEDR = config->ospeedr;
  203252:	4f64      	ldr	r7, [pc, #400]	; (2033e4 <__early_init+0x2d4>)
  gpiop->OTYPER  = config->otyper;
  203254:	6073      	str	r3, [r6, #4]
  gpiop->OSPEEDR = config->ospeedr;
  203256:	60b7      	str	r7, [r6, #8]
  gpiop->PUPDR   = config->pupdr;
  203258:	4f63      	ldr	r7, [pc, #396]	; (2033e8 <__early_init+0x2d8>)
  20325a:	60f7      	str	r7, [r6, #12]
  gpiop->AFRH    = config->afrh;
  20325c:	4f63      	ldr	r7, [pc, #396]	; (2033ec <__early_init+0x2dc>)
  gpiop->ODR     = config->odr;
  20325e:	6171      	str	r1, [r6, #20]
  gpiop->AFRL    = config->afrl;
  203260:	6233      	str	r3, [r6, #32]
  gpiop->AFRH    = config->afrh;
  203262:	6277      	str	r7, [r6, #36]	; 0x24
  gpiop->MODER   = config->moder;
  203264:	f04f 6708 	mov.w	r7, #142606336	; 0x8800000
  203268:	6037      	str	r7, [r6, #0]
  gpiop->OSPEEDR = config->ospeedr;
  20326a:	260f      	movs	r6, #15
  gpiop->OTYPER  = config->otyper;
  20326c:	606b      	str	r3, [r5, #4]
  gpiop->OSPEEDR = config->ospeedr;
  20326e:	60ae      	str	r6, [r5, #8]
  gpiop->PUPDR   = config->pupdr;
  203270:	4e5f      	ldr	r6, [pc, #380]	; (2033f0 <__early_init+0x2e0>)
  203272:	60ee      	str	r6, [r5, #12]
  gpiop->ODR     = config->odr;
  203274:	6169      	str	r1, [r5, #20]
  gpiop->AFRL    = config->afrl;
  203276:	622b      	str	r3, [r5, #32]
  gpiop->AFRH    = config->afrh;
  203278:	626b      	str	r3, [r5, #36]	; 0x24
  gpiop->MODER   = config->moder;
  20327a:	602b      	str	r3, [r5, #0]
  gpiop->OTYPER  = config->otyper;
  20327c:	6063      	str	r3, [r4, #4]
  gpiop->OSPEEDR = config->ospeedr;
  20327e:	60a3      	str	r3, [r4, #8]
  gpiop->PUPDR   = config->pupdr;
  203280:	f8c4 e00c 	str.w	lr, [r4, #12]
  gpiop->ODR     = config->odr;
  203284:	6161      	str	r1, [r4, #20]
  gpiop->AFRL    = config->afrl;
  203286:	6223      	str	r3, [r4, #32]
  gpiop->AFRH    = config->afrh;
  203288:	6263      	str	r3, [r4, #36]	; 0x24
  gpiop->MODER   = config->moder;
  20328a:	6023      	str	r3, [r4, #0]
  gpiop->OTYPER  = config->otyper;
  20328c:	6043      	str	r3, [r0, #4]
  gpiop->OSPEEDR = config->ospeedr;
  20328e:	6083      	str	r3, [r0, #8]
  gpiop->PUPDR   = config->pupdr;
  203290:	f8c0 e00c 	str.w	lr, [r0, #12]
  gpiop->ODR     = config->odr;
  203294:	6141      	str	r1, [r0, #20]
  gpiop->AFRL    = config->afrl;
  203296:	6203      	str	r3, [r0, #32]
  gpiop->AFRH    = config->afrh;
  203298:	6243      	str	r3, [r0, #36]	; 0x24
  gpiop->MODER   = config->moder;
  20329a:	6003      	str	r3, [r0, #0]
  gpiop->OTYPER  = config->otyper;
  20329c:	f8cb 3004 	str.w	r3, [fp, #4]
void stm32_clock_init(void) {

#if !STM32_NO_INIT
  /* PWR clock enabled.*/
#if defined(HAL_USE_RTC) && defined(RCC_APB1ENR_RTCEN)
  RCC->APB1ENR = RCC_APB1ENR_PWREN | RCC_APB1ENR_RTCEN;
  2032a0:	4854      	ldr	r0, [pc, #336]	; (2033f4 <__early_init+0x2e4>)
  gpiop->OSPEEDR = config->ospeedr;
  2032a2:	f8cb 3008 	str.w	r3, [fp, #8]
  gpiop->PUPDR   = config->pupdr;
  2032a6:	f8cb e00c 	str.w	lr, [fp, #12]
  gpiop->ODR     = config->odr;
  2032aa:	f8cb 1014 	str.w	r1, [fp, #20]
#else
  RCC->APB1ENR = RCC_APB1ENR_PWREN;
#endif

  /* PWR initialization.*/
  PWR->CR1 = STM32_VOS;
  2032ae:	f44f 4140 	mov.w	r1, #49152	; 0xc000
  gpiop->AFRL    = config->afrl;
  2032b2:	f8cb 3020 	str.w	r3, [fp, #32]
  gpiop->AFRH    = config->afrh;
  2032b6:	f8cb 3024 	str.w	r3, [fp, #36]	; 0x24
  gpiop->MODER   = config->moder;
  2032ba:	f8cb 3000 	str.w	r3, [fp]
  2032be:	4b4e      	ldr	r3, [pc, #312]	; (2033f8 <__early_init+0x2e8>)
  RCC->APB1ENR = RCC_APB1ENR_PWREN | RCC_APB1ENR_RTCEN;
  2032c0:	6410      	str	r0, [r2, #64]	; 0x40
  PWR->CR1 = STM32_VOS;
  2032c2:	6019      	str	r1, [r3, #0]

  /* HSI setup, it enforces the reset situation in order to handle possible
     problems with JTAG probes and re-initializations.*/
  RCC->CR |= RCC_CR_HSION;                  /* Make sure HSI is ON.         */
  2032c4:	6813      	ldr	r3, [r2, #0]
  2032c6:	f043 0301 	orr.w	r3, r3, #1
  2032ca:	6013      	str	r3, [r2, #0]
  while (!(RCC->CR & RCC_CR_HSIRDY))
  2032cc:	6813      	ldr	r3, [r2, #0]
  2032ce:	079d      	lsls	r5, r3, #30
  2032d0:	d5fc      	bpl.n	2032cc <__early_init+0x1bc>
    ;                                       /* Wait until HSI is stable.    */

  /* HSI is selected as new source without touching the other fields in
     CFGR. Clearing the register has to be postponed after HSI is the
     new source.*/
  RCC->CFGR &= ~RCC_CFGR_SW;                /* Reset SW, selecting HSI.     */
  2032d2:	6893      	ldr	r3, [r2, #8]
  while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
  2032d4:	492c      	ldr	r1, [pc, #176]	; (203388 <__early_init+0x278>)
  RCC->CFGR &= ~RCC_CFGR_SW;                /* Reset SW, selecting HSI.     */
  2032d6:	f023 0303 	bic.w	r3, r3, #3
  2032da:	6093      	str	r3, [r2, #8]
  while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
  2032dc:	688b      	ldr	r3, [r1, #8]
  2032de:	f013 030c 	ands.w	r3, r3, #12
  2032e2:	d1fb      	bne.n	2032dc <__early_init+0x1cc>
    ;                                       /* Wait until HSI is selected.  */

  /* Registers finally cleared to reset values.*/
  RCC->CR &= RCC_CR_HSITRIM | RCC_CR_HSION; /* CR Reset value.              */
  2032e4:	6808      	ldr	r0, [r1, #0]
  RCC->CR |= RCC_CR_HSEON | RCC_CR_HSEBYP;
#else
  /* No HSE Bypass.*/
  RCC->CR |= RCC_CR_HSEON;
#endif
  while ((RCC->CR & RCC_CR_HSERDY) == 0)
  2032e6:	4a28      	ldr	r2, [pc, #160]	; (203388 <__early_init+0x278>)
  RCC->CR &= RCC_CR_HSITRIM | RCC_CR_HSION; /* CR Reset value.              */
  2032e8:	f000 00f9 	and.w	r0, r0, #249	; 0xf9
  2032ec:	6008      	str	r0, [r1, #0]
  RCC->CFGR = 0;                            /* CFGR reset value.            */
  2032ee:	608b      	str	r3, [r1, #8]
  RCC->CR |= RCC_CR_HSEON | RCC_CR_HSEBYP;
  2032f0:	680b      	ldr	r3, [r1, #0]
  2032f2:	f443 23a0 	orr.w	r3, r3, #327680	; 0x50000
  2032f6:	600b      	str	r3, [r1, #0]
  while ((RCC->CR & RCC_CR_HSERDY) == 0)
  2032f8:	6813      	ldr	r3, [r2, #0]
  2032fa:	039c      	lsls	r4, r3, #14
  2032fc:	d5fc      	bpl.n	2032f8 <__early_init+0x1e8>
    ;                           /* Waits until LSI is stable.               */
#endif

#if STM32_ACTIVATE_PLL
  /* PLL activation.*/
  RCC->PLLCFGR = STM32_PLLQ | STM32_PLLSRC | STM32_PLLP | STM32_PLLN |
  2032fe:	4b3f      	ldr	r3, [pc, #252]	; (2033fc <__early_init+0x2ec>)
                 STM32_PLLM;
  RCC->CR |= RCC_CR_PLLON;

  /* Synchronization with voltage regulator stabilization.*/
  while ((PWR->CSR1 & PWR_CSR1_VOSRDY) == 0)
  203300:	493d      	ldr	r1, [pc, #244]	; (2033f8 <__early_init+0x2e8>)
  RCC->PLLCFGR = STM32_PLLQ | STM32_PLLSRC | STM32_PLLP | STM32_PLLN |
  203302:	6053      	str	r3, [r2, #4]
  RCC->CR |= RCC_CR_PLLON;
  203304:	6813      	ldr	r3, [r2, #0]
  203306:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  20330a:	6013      	str	r3, [r2, #0]
  while ((PWR->CSR1 & PWR_CSR1_VOSRDY) == 0)
  20330c:	684b      	ldr	r3, [r1, #4]
  20330e:	0458      	lsls	r0, r3, #17
  203310:	d5fc      	bpl.n	20330c <__early_init+0x1fc>
    ;                           /* Waits until power regulator is stable.   */

#if STM32_OVERDRIVE_REQUIRED
  /* Overdrive activation performed after activating the PLL in order to save
     time as recommended in RM in "Entering Over-drive mode" paragraph.*/
  PWR->CR1 |= PWR_CR1_ODEN;
  203312:	680b      	ldr	r3, [r1, #0]
  while (!(PWR->CSR1 & PWR_CSR1_ODRDY))
  203314:	4a38      	ldr	r2, [pc, #224]	; (2033f8 <__early_init+0x2e8>)
  PWR->CR1 |= PWR_CR1_ODEN;
  203316:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  20331a:	600b      	str	r3, [r1, #0]
  while (!(PWR->CSR1 & PWR_CSR1_ODRDY))
  20331c:	6853      	ldr	r3, [r2, #4]
  20331e:	03d9      	lsls	r1, r3, #15
  203320:	d5fc      	bpl.n	20331c <__early_init+0x20c>
      ;
  PWR->CR1 |= PWR_CR1_ODSWEN;
  203322:	6813      	ldr	r3, [r2, #0]
  while (!(PWR->CSR1 & PWR_CSR1_ODSWRDY))
  203324:	4934      	ldr	r1, [pc, #208]	; (2033f8 <__early_init+0x2e8>)
  PWR->CR1 |= PWR_CR1_ODSWEN;
  203326:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  20332a:	6013      	str	r3, [r2, #0]
  while (!(PWR->CSR1 & PWR_CSR1_ODSWRDY))
  20332c:	684b      	ldr	r3, [r1, #4]
  20332e:	039a      	lsls	r2, r3, #14
  203330:	d5fc      	bpl.n	20332c <__early_init+0x21c>
      ;
#endif /* STM32_OVERDRIVE_REQUIRED */

  /* Waiting for PLL lock.*/
  while (!(RCC->CR & RCC_CR_PLLRDY))
  203332:	4a15      	ldr	r2, [pc, #84]	; (203388 <__early_init+0x278>)
  203334:	6813      	ldr	r3, [r2, #0]
  203336:	019b      	lsls	r3, r3, #6
  203338:	d5fc      	bpl.n	203334 <__early_init+0x224>
    dckcfgr1 |= STM32_SAI1SEL;
#endif
#if STM32_TIMPRE_ENABLE == TRUE
    dckcfgr1 |= RCC_DCKCFGR1_TIMPRE;
#endif
    RCC->DCKCFGR1 = dckcfgr1;
  20333a:	f240 1301 	movw	r3, #257	; 0x101
  RCC->CFGR = STM32_MCO2SEL | STM32_MCO2PRE | STM32_MCO1PRE | STM32_I2SSRC |
  20333e:	4c30      	ldr	r4, [pc, #192]	; (203400 <__early_init+0x2f0>)
  }

  /* Peripheral clock sources.*/
  RCC->DCKCFGR2 = STM32_SDMMC2SEL | STM32_SDMMC1SEL | STM32_CK48MSEL  |
  203340:	2000      	movs	r0, #0
                  STM32_UART8SEL  | STM32_UART7SEL  | STM32_USART6SEL |
                  STM32_UART5SEL  | STM32_UART4SEL  | STM32_USART3SEL |
                  STM32_USART2SEL | STM32_USART1SEL;

  /* Flash setup.*/
  FLASH->ACR = FLASH_ACR_ARTEN | FLASH_ACR_PRFTEN | STM32_FLASHBITS;
  203342:	4930      	ldr	r1, [pc, #192]	; (203404 <__early_init+0x2f4>)
  RCC->CFGR = STM32_MCO2SEL | STM32_MCO2PRE | STM32_MCO1PRE | STM32_I2SSRC |
  203344:	6094      	str	r4, [r2, #8]
    RCC->DCKCFGR1 = dckcfgr1;
  203346:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
  FLASH->ACR = FLASH_ACR_ARTEN | FLASH_ACR_PRFTEN | STM32_FLASHBITS;
  20334a:	f240 3307 	movw	r3, #775	; 0x307
  RCC->DCKCFGR2 = STM32_SDMMC2SEL | STM32_SDMMC1SEL | STM32_CK48MSEL  |
  20334e:	f8c2 0090 	str.w	r0, [r2, #144]	; 0x90
  FLASH->ACR = FLASH_ACR_ARTEN | FLASH_ACR_PRFTEN | STM32_FLASHBITS;
  203352:	600b      	str	r3, [r1, #0]
  while ((FLASH->ACR & FLASH_ACR_LATENCY_Msk) !=
  203354:	680b      	ldr	r3, [r1, #0]
  203356:	f003 030f 	and.w	r3, r3, #15
  20335a:	2b07      	cmp	r3, #7
  20335c:	d1fa      	bne.n	203354 <__early_init+0x244>
         (STM32_FLASHBITS & FLASH_ACR_LATENCY_Msk)) {
  }

  /* Switching to the configured clock source if it is different from HSI.*/
#if (STM32_SW != STM32_SW_HSI)
  RCC->CFGR |= STM32_SW;        /* Switches on the selected clock source.   */
  20335e:	4a0a      	ldr	r2, [pc, #40]	; (203388 <__early_init+0x278>)
  203360:	6893      	ldr	r3, [r2, #8]
  203362:	f043 0302 	orr.w	r3, r3, #2
  203366:	6093      	str	r3, [r2, #8]
  while ((RCC->CFGR & RCC_CFGR_SWS) != (STM32_SW << 2))
  203368:	6893      	ldr	r3, [r2, #8]
  20336a:	f003 030c 	and.w	r3, r3, #12
  20336e:	2b08      	cmp	r3, #8
  203370:	d1fa      	bne.n	203368 <__early_init+0x258>
#endif
#endif /* STM32_NO_INIT */

  /* SYSCFG clock enabled here because it is a multi-functional unit shared
     among multiple drivers.*/
  rccEnableAPB2(RCC_APB2ENR_SYSCFGEN, true);
  203372:	6c53      	ldr	r3, [r2, #68]	; 0x44
  203374:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
  203378:	6453      	str	r3, [r2, #68]	; 0x44
  20337a:	6e53      	ldr	r3, [r2, #100]	; 0x64
  20337c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
  203380:	6653      	str	r3, [r2, #100]	; 0x64
  203382:	6e53      	ldr	r3, [r2, #100]	; 0x64

  stm32_gpio_init();
  stm32_clock_init();
}
  203384:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  203388:	40023800 	.word	0x40023800
  20338c:	fffff800 	.word	0xfffff800
  203390:	40021000 	.word	0x40021000
  203394:	40020000 	.word	0x40020000
  203398:	40020400 	.word	0x40020400
  20339c:	40020800 	.word	0x40020800
  2033a0:	40020c00 	.word	0x40020c00
  2033a4:	40021400 	.word	0x40021400
  2033a8:	40021800 	.word	0x40021800
  2033ac:	40021c00 	.word	0x40021c00
  2033b0:	40022000 	.word	0x40022000
  2033b4:	40022800 	.word	0x40022800
  2033b8:	40005551 	.word	0x40005551
  2033bc:	b0000bb0 	.word	0xb0000bb0
  2033c0:	000aaa0a 	.word	0x000aaa0a
  2033c4:	2aae8028 	.word	0x2aae8028
  2033c8:	40022400 	.word	0x40022400
  2033cc:	18004001 	.word	0x18004001
  2033d0:	01555051 	.word	0x01555051
  2033d4:	00bb00b0 	.word	0x00bb00b0
  2033d8:	55505555 	.word	0x55505555
  2033dc:	cffffff3 	.word	0xcffffff3
  2033e0:	003fcfff 	.word	0x003fcfff
  2033e4:	3cccf000 	.word	0x3cccf000
  2033e8:	51155555 	.word	0x51155555
  2033ec:	00b0b000 	.word	0x00b0b000
  2033f0:	55555550 	.word	0x55555550
  2033f4:	10000400 	.word	0x10000400
  2033f8:	40007000 	.word	0x40007000
  2033fc:	09406c08 	.word	0x09406c08
  203400:	30999400 	.word	0x30999400
  203404:	40023c00 	.word	0x40023c00
	...

00203410 <chSchDoReschedule>:
 *          itself.
 *
 * @special
 */
void chSchDoRescheduleAhead(void) {
  thread_t *otp = currp;
  203410:	4a0f      	ldr	r2, [pc, #60]	; (203450 <chSchDoReschedule+0x40>)
  tp->state = CH_STATE_READY;
  203412:	f04f 0c00 	mov.w	ip, #0
  ch_priority_queue_t *p = pqp->next;
  203416:	6810      	ldr	r0, [r2, #0]
  return (thread_t *)ch_pqueue_insert_ahead(&ch.rlist.pqueue,
  203418:	4613      	mov	r3, r2
  thread_t *otp = currp;
  20341a:	6991      	ldr	r1, [r2, #24]
void chSchDoRescheduleAhead(void) {
  20341c:	b510      	push	{r4, lr}
  pqp->next       = p->next;
  20341e:	6804      	ldr	r4, [r0, #0]

  /* Picks the first thread from the ready queue and makes it current.*/
  currp = (thread_t *)ch_pqueue_remove_highest(&ch.rlist.pqueue);
  currp->state = CH_STATE_CURRENT;
  203420:	f04f 0e01 	mov.w	lr, #1
  pqp->next->prev = pqp;
  203424:	6062      	str	r2, [r4, #4]
  pqp->next       = p->next;
  203426:	6014      	str	r4, [r2, #0]
  203428:	f880 e020 	strb.w	lr, [r0, #32]

  /* Handling idle-leave hook.*/
  if (otp->hdr.pqueue.prio == IDLEPRIO) {
  20342c:	688c      	ldr	r4, [r1, #8]
  tp->state = CH_STATE_READY;
  20342e:	f881 c020 	strb.w	ip, [r1, #32]
  currp = (thread_t *)ch_pqueue_remove_highest(&ch.rlist.pqueue);
  203432:	6190      	str	r0, [r2, #24]
    pqp = pqp->next;
  203434:	681b      	ldr	r3, [r3, #0]
  } while (pqp->prio > p->prio);
  203436:	689a      	ldr	r2, [r3, #8]
  203438:	4294      	cmp	r4, r2
  20343a:	d3fb      	bcc.n	203434 <chSchDoReschedule+0x24>
  p->prev       = pqp->prev;
  20343c:	685a      	ldr	r2, [r3, #4]
  /* Placing in ready list ahead of peers.*/
  otp = chSchReadyAheadI(otp);

  /* Swap operation as tail call.*/
  chSysSwitch(currp, otp);
}
  20343e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  203442:	e9c1 3200 	strd	r3, r2, [r1]
  p->prev->next = p;
  203446:	6011      	str	r1, [r2, #0]
  pqp->prev     = p;
  203448:	6059      	str	r1, [r3, #4]
  chSysSwitch(currp, otp);
  20344a:	f7fc bf49 	b.w	2002e0 <_port_switch>
  20344e:	bf00      	nop
  203450:	2000096c 	.word	0x2000096c
	...

00203460 <chMBFetchTimeoutS>:
 * @retval MSG_RESET    if the mailbox has been reset.
 * @retval MSG_TIMEOUT  if the operation has timed out.
 *
 * @sclass
 */
msg_t chMBFetchTimeoutS(mailbox_t *mbp, msg_t *msgp, sysinterval_t timeout) {
  203460:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  ch_queue_insert(&currp->hdr.queue, &tqp->queue);
  203464:	4f26      	ldr	r7, [pc, #152]	; (203500 <chMBFetchTimeoutS+0xa0>)
  203466:	4604      	mov	r4, r0
  203468:	4688      	mov	r8, r1
  20346a:	4691      	mov	r9, r2

      return MSG_OK;
    }

    /* No message in the queue, waiting for a message to become available.*/
    rdymsg = chThdEnqueueTimeoutS(&mbp->qr, timeout);
  20346c:	f100 0620 	add.w	r6, r0, #32
  203470:	e00a      	b.n	203488 <chMBFetchTimeoutS+0x28>
  return mbp->cnt;
  203472:	6923      	ldr	r3, [r4, #16]
    if (chMBGetUsedCountI(mbp) > (size_t)0) {
  203474:	b98b      	cbnz	r3, 20349a <chMBFetchTimeoutS+0x3a>
  203476:	69bb      	ldr	r3, [r7, #24]
  p->prev       = qp->prev;
  203478:	6a65      	ldr	r5, [r4, #36]	; 0x24
  20347a:	e9c3 6500 	strd	r6, r5, [r3]
  p->prev->next = p;
  20347e:	602b      	str	r3, [r5, #0]
  qp->prev      = p;
  203480:	6263      	str	r3, [r4, #36]	; 0x24
  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
  203482:	f7fd fced 	bl	200e60 <chSchGoSleepTimeoutS>
  } while (rdymsg == MSG_OK);
  203486:	b930      	cbnz	r0, 203496 <chMBFetchTimeoutS+0x36>
    if (mbp->reset) {
  203488:	7d23      	ldrb	r3, [r4, #20]
  20348a:	4649      	mov	r1, r9
  20348c:	2004      	movs	r0, #4
  20348e:	2b00      	cmp	r3, #0
  203490:	d0ef      	beq.n	203472 <chMBFetchTimeoutS+0x12>
      return MSG_RESET;
  203492:	f06f 0001 	mvn.w	r0, #1

  return rdymsg;
}
  203496:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      *msgp = *mbp->rdptr++;
  20349a:	68e1      	ldr	r1, [r4, #12]
  20349c:	180a      	adds	r2, r1, r0
  20349e:	6809      	ldr	r1, [r1, #0]
  2034a0:	60e2      	str	r2, [r4, #12]
  2034a2:	f8c8 1000 	str.w	r1, [r8]
      if (mbp->rdptr >= mbp->top) {
  2034a6:	6861      	ldr	r1, [r4, #4]
  2034a8:	428a      	cmp	r2, r1
  2034aa:	d301      	bcc.n	2034b0 <chMBFetchTimeoutS+0x50>
        mbp->rdptr = mbp->buffer;
  2034ac:	6822      	ldr	r2, [r4, #0]
  2034ae:	60e2      	str	r2, [r4, #12]
      chThdDequeueNextI(&mbp->qw, MSG_OK);
  2034b0:	f104 0218 	add.w	r2, r4, #24
  return (bool)(qp->next != qp);
  2034b4:	69a1      	ldr	r1, [r4, #24]
      mbp->cnt--;
  2034b6:	3b01      	subs	r3, #1
  } while (pqp->prio >= p->prio);
  2034b8:	4d11      	ldr	r5, [pc, #68]	; (203500 <chMBFetchTimeoutS+0xa0>)
  if (ch_queue_notempty(&tqp->queue)) {
  2034ba:	428a      	cmp	r2, r1
  2034bc:	6123      	str	r3, [r4, #16]
  2034be:	d011      	beq.n	2034e4 <chMBFetchTimeoutS+0x84>
  qp->next       = p->next;
  2034c0:	680b      	ldr	r3, [r1, #0]
  } while (pqp->prio >= p->prio);
  2034c2:	6888      	ldr	r0, [r1, #8]
  qp->next       = p->next;
  2034c4:	61a3      	str	r3, [r4, #24]
  2034c6:	2400      	movs	r4, #0
  qp->next->prev = qp;
  2034c8:	605a      	str	r2, [r3, #4]
  } while (pqp->prio >= p->prio);
  2034ca:	462b      	mov	r3, r5
  2034cc:	624c      	str	r4, [r1, #36]	; 0x24
  tp->state = CH_STATE_READY;
  2034ce:	f881 4020 	strb.w	r4, [r1, #32]
    pqp = pqp->next;
  2034d2:	681b      	ldr	r3, [r3, #0]
  } while (pqp->prio >= p->prio);
  2034d4:	689a      	ldr	r2, [r3, #8]
  2034d6:	4282      	cmp	r2, r0
  2034d8:	d2fb      	bcs.n	2034d2 <chMBFetchTimeoutS+0x72>
  p->prev       = pqp->prev;
  2034da:	685a      	ldr	r2, [r3, #4]
  2034dc:	e9c1 3200 	strd	r3, r2, [r1]
  p->prev->next = p;
  2034e0:	6011      	str	r1, [r2, #0]
  pqp->prev     = p;
  2034e2:	6059      	str	r1, [r3, #4]
 */
static inline bool chSchIsRescRequiredI(void) {

  chDbgCheckClassI();

  return firstprio(&ch.rlist.pqueue) > currp->hdr.pqueue.prio;
  2034e4:	682a      	ldr	r2, [r5, #0]
  2034e6:	69ab      	ldr	r3, [r5, #24]
  if (chSchIsRescRequiredI()) {
  2034e8:	6892      	ldr	r2, [r2, #8]
  2034ea:	689b      	ldr	r3, [r3, #8]
  2034ec:	429a      	cmp	r2, r3
  2034ee:	d802      	bhi.n	2034f6 <chMBFetchTimeoutS+0x96>
      return MSG_OK;
  2034f0:	2000      	movs	r0, #0
}
  2034f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    chSchDoRescheduleAhead();
  2034f6:	f7ff ff8b 	bl	203410 <chSchDoReschedule>
      return MSG_OK;
  2034fa:	2000      	movs	r0, #0
}
  2034fc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  203500:	2000096c 	.word	0x2000096c
	...

00203510 <pid>:
int16_t set_speed=0;

static THD_WORKING_AREA(pidThread, 256);// 256 - stack size

static THD_FUNCTION(pid, arg)
{
  203510:	b580      	push	{r7, lr}
  203512:	f8df 9098 	ldr.w	r9, [pc, #152]	; 2035ac <pid+0x9c>
  203516:	b082      	sub	sp, #8
  203518:	4e25      	ldr	r6, [pc, #148]	; (2035b0 <pid+0xa0>)
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  20351a:	2420      	movs	r4, #32
  20351c:	4f25      	ldr	r7, [pc, #148]	; (2035b4 <pid+0xa4>)
  rdymsg = chMBFetchTimeoutS(mbp, msgp, timeout);
  20351e:	4d26      	ldr	r5, [pc, #152]	; (2035b8 <pid+0xa8>)
  flag_start=0;
}

void Motor_Speed(int16_t speed)
{
  pwmEnableChannel( &PWMD1, 1, PWM_PERCENTAGE_TO_WIDTH(&PWMD1,speed) );
  203520:	f8df 8098 	ldr.w	r8, [pc, #152]	; 2035bc <pid+0xac>
  203524:	f384 8811 	msr	BASEPRI, r4
  203528:	f24c 3250 	movw	r2, #50000	; 0xc350
  20352c:	a901      	add	r1, sp, #4
  20352e:	4628      	mov	r0, r5
  203530:	f7ff ff96 	bl	203460 <chMBFetchTimeoutS>
  203534:	2300      	movs	r3, #0
  203536:	f383 8811 	msr	BASEPRI, r3
    msg_t my_msg;
    int32_t input=0;
    while(1)
    {
      msg_t msg = chMBFetchTimeout(&pid_mb, &my_msg, chTimeMS2I(50));
      if (msg == MSG_OK)
  20353a:	2800      	cmp	r0, #0
  20353c:	d1f2      	bne.n	203524 <pid+0x14>
          {
            input=PID_Reg(Reg1,set_speed,(int16_t)my_msg);
  20353e:	f9bd c004 	ldrsh.w	ip, [sp, #4]
  203542:	f9b9 1000 	ldrsh.w	r1, [r9]
  if(I_Temp>parm.Max_Summ_Error)
    I_Temp=parm.Max_Summ_Error;
  parm.Summ_Error=I_Temp;
  D_Temp=parm.Last_Process_Value-measure;
  parm.Last_Process_Value=measure;
  input=parm.P*e+parm.I*I_Temp+parm.D*D_Temp;
  203546:	f9b6 0000 	ldrsh.w	r0, [r6]
  e=zadanie-measure;
  20354a:	eba1 010c 	sub.w	r1, r1, ip
  input=parm.P*e+parm.I*I_Temp+parm.D*D_Temp;
  20354e:	f9b6 e002 	ldrsh.w	lr, [r6, #2]
  203552:	e9d6 2302 	ldrd	r2, r3, [r6, #8]
  I_Temp=parm.Summ_Error+e;
  203556:	440a      	add	r2, r1
  input=parm.P*e+parm.I*I_Temp+parm.D*D_Temp;
  203558:	fb00 f101 	mul.w	r1, r0, r1
  D_Temp=parm.Last_Process_Value-measure;
  20355c:	6930      	ldr	r0, [r6, #16]
  input=parm.P*e+parm.I*I_Temp+parm.D*D_Temp;
  20355e:	4293      	cmp	r3, r2
  D_Temp=parm.Last_Process_Value-measure;
  203560:	eba0 000c 	sub.w	r0, r0, ip
  input=parm.P*e+parm.I*I_Temp+parm.D*D_Temp;
  203564:	f9b6 c004 	ldrsh.w	ip, [r6, #4]
  203568:	bfa8      	it	ge
  20356a:	4613      	movge	r3, r2
  20356c:	fb0e 1203 	mla	r2, lr, r3, r1
  if(input>MAX_VALUE)
  203570:	f242 7310 	movw	r3, #10000	; 0x2710
  input=parm.P*e+parm.I*I_Temp+parm.D*D_Temp;
  203574:	fb0c 2200 	mla	r2, ip, r0, r2
  if(input>MAX_VALUE)
  203578:	429a      	cmp	r2, r3
  20357a:	dc04      	bgt.n	203586 <pid+0x76>
            Motor_Speed((int16_t)input);
  20357c:	ea82 73e2 	eor.w	r3, r2, r2, asr #31
  203580:	eba3 73e2 	sub.w	r3, r3, r2, asr #31
  203584:	b21b      	sxth	r3, r3
  203586:	68ba      	ldr	r2, [r7, #8]
  203588:	fb02 f303 	mul.w	r3, r2, r3
  20358c:	fba8 2303 	umull	r2, r3, r8, r3
  203590:	0b5b      	lsrs	r3, r3, #13
  203592:	f384 8811 	msr	BASEPRI, r4

  osalSysLock();

  osalDbgAssert(pwmp->state == PWM_READY, "not ready");

  pwmEnableChannelI(pwmp, channel, width);
  203596:	68fa      	ldr	r2, [r7, #12]
  203598:	2000      	movs	r0, #0
    pwmp->tim->CCR[channel] = width;
  20359a:	69b9      	ldr	r1, [r7, #24]
  20359c:	f042 0202 	orr.w	r2, r2, #2
  2035a0:	638b      	str	r3, [r1, #56]	; 0x38
  2035a2:	60fa      	str	r2, [r7, #12]
  2035a4:	f380 8811 	msr	BASEPRI, r0

  osalSysUnlock();
}
  2035a8:	e7bc      	b.n	203524 <pid+0x14>
  2035aa:	bf00      	nop
  2035ac:	20001b4c 	.word	0x20001b4c
  2035b0:	20000844 	.word	0x20000844
  2035b4:	20000828 	.word	0x20000828
  2035b8:	20001970 	.word	0x20001970
  2035bc:	d1b71759 	.word	0xd1b71759

002035c0 <chMtxUnlock.constprop.0>:
 *
 * @param[in] mp        pointer to the @p mutex_t structure
 *
 * @api
 */
void chMtxUnlock(mutex_t *mp) {
  2035c0:	b570      	push	{r4, r5, r6, lr}
  return ch.rlist.current;
  2035c2:	4d21      	ldr	r5, [pc, #132]	; (203648 <chMtxUnlock.constprop.0+0x88>)
  2035c4:	2320      	movs	r3, #32
  2035c6:	69ae      	ldr	r6, [r5, #24]
  2035c8:	f383 8811 	msr	BASEPRI, r3
    chDbgAssert(currtp->mtxlist == mp, "not next in list");

    /* Removes the top mutex from the thread's owned mutexes list and marks
       it as not owned. Note, it is assumed to be the same mutex passed as
       parameter of this function.*/
    currtp->mtxlist = mp->next;
  2035cc:	4c1f      	ldr	r4, [pc, #124]	; (20364c <chMtxUnlock.constprop.0+0x8c>)
  return (bool)(qp->next != qp);
  2035ce:	6820      	ldr	r0, [r4, #0]
  2035d0:	68e3      	ldr	r3, [r4, #12]

    /* If a thread is waiting on the mutex then the fun part begins.*/
    if (chMtxQueueNotEmptyS(mp)) {
  2035d2:	42a0      	cmp	r0, r4
    currtp->mtxlist = mp->next;
  2035d4:	63b3      	str	r3, [r6, #56]	; 0x38
    if (chMtxQueueNotEmptyS(mp)) {
  2035d6:	d031      	beq.n	20363c <chMtxUnlock.constprop.0+0x7c>
      thread_t *tp;

      /* Recalculates the optimal thread priority by scanning the owned
         mutexes list.*/
      tprio_t newprio = currtp->realprio;
  2035d8:	6bf1      	ldr	r1, [r6, #60]	; 0x3c
      lmp = currtp->mtxlist;
      while (lmp != NULL) {
  2035da:	b14b      	cbz	r3, 2035f0 <chMtxUnlock.constprop.0+0x30>
  2035dc:	681a      	ldr	r2, [r3, #0]
        /* If the highest priority thread waiting in the mutexes list has a
           greater priority than the current thread base priority then the
           final priority will have at least that priority.*/
        if (chMtxQueueNotEmptyS(lmp) &&
  2035de:	4293      	cmp	r3, r2
  2035e0:	d003      	beq.n	2035ea <chMtxUnlock.constprop.0+0x2a>
  2035e2:	6892      	ldr	r2, [r2, #8]
  2035e4:	4291      	cmp	r1, r2
  2035e6:	bf38      	it	cc
  2035e8:	4611      	movcc	r1, r2
            (((thread_t *)lmp->queue.next)->hdr.pqueue.prio > newprio)) {
          newprio = ((thread_t *)lmp->queue.next)->hdr.pqueue.prio;
        }
        lmp = lmp->next;
  2035ea:	68db      	ldr	r3, [r3, #12]
      while (lmp != NULL) {
  2035ec:	2b00      	cmp	r3, #0
  2035ee:	d1f5      	bne.n	2035dc <chMtxUnlock.constprop.0+0x1c>
      }

      /* Assigns to the current thread the highest priority among all the
         waiting threads.*/
      currtp->hdr.pqueue.prio = newprio;
  2035f0:	60b1      	str	r1, [r6, #8]
  tp->state = CH_STATE_READY;
  2035f2:	2200      	movs	r2, #0
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
      mp->cnt = (cnt_t)1;
#endif
      tp = (thread_t *)ch_queue_fifo_remove(&mp->queue);
      mp->owner = tp;
      mp->next = tp->mtxlist;
  2035f4:	6b81      	ldr	r1, [r0, #56]	; 0x38
  qp->next       = p->next;
  2035f6:	6803      	ldr	r3, [r0, #0]
  qp->next->prev = qp;
  2035f8:	605c      	str	r4, [r3, #4]
  qp->next       = p->next;
  2035fa:	6023      	str	r3, [r4, #0]
  } while (pqp->prio >= p->prio);
  2035fc:	4b12      	ldr	r3, [pc, #72]	; (203648 <chMtxUnlock.constprop.0+0x88>)
      tp->mtxlist = mp;
  2035fe:	6384      	str	r4, [r0, #56]	; 0x38
  203600:	f880 2020 	strb.w	r2, [r0, #32]
      mp->next = tp->mtxlist;
  203604:	e9c4 0102 	strd	r0, r1, [r4, #8]
  203608:	6881      	ldr	r1, [r0, #8]
    pqp = pqp->next;
  20360a:	681b      	ldr	r3, [r3, #0]
  } while (pqp->prio >= p->prio);
  20360c:	689a      	ldr	r2, [r3, #8]
  20360e:	428a      	cmp	r2, r1
  203610:	d2fb      	bcs.n	20360a <chMtxUnlock.constprop.0+0x4a>
  p->prev       = pqp->prev;
  203612:	685a      	ldr	r2, [r3, #4]
  203614:	69a9      	ldr	r1, [r5, #24]
  203616:	e9c0 3200 	strd	r3, r2, [r0]
  p->prev->next = p;
  20361a:	6010      	str	r0, [r2, #0]
  20361c:	682a      	ldr	r2, [r5, #0]
  pqp->prev     = p;
  20361e:	6058      	str	r0, [r3, #4]
  if (chSchIsRescRequiredI()) {
  203620:	6892      	ldr	r2, [r2, #8]
  203622:	688b      	ldr	r3, [r1, #8]
  203624:	429a      	cmp	r2, r3
  203626:	d803      	bhi.n	203630 <chMtxUnlock.constprop.0+0x70>
  203628:	2300      	movs	r3, #0
  20362a:	f383 8811 	msr	BASEPRI, r3
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
  }
#endif

  chSysUnlock();
}
  20362e:	bd70      	pop	{r4, r5, r6, pc}
    chSchDoRescheduleAhead();
  203630:	f7ff feee 	bl	203410 <chSchDoReschedule>
  203634:	2300      	movs	r3, #0
  203636:	f383 8811 	msr	BASEPRI, r3
  20363a:	bd70      	pop	{r4, r5, r6, pc}
      mp->owner = NULL;
  20363c:	2300      	movs	r3, #0
  20363e:	6083      	str	r3, [r0, #8]
  203640:	2300      	movs	r3, #0
  203642:	f383 8811 	msr	BASEPRI, r3
}
  203646:	bd70      	pop	{r4, r5, r6, pc}
  203648:	2000096c 	.word	0x2000096c
  20364c:	20001798 	.word	0x20001798

00203650 <menu>:
uint8_t flagmenuspeed=0;

static THD_WORKING_AREA(menuThread, 1024);// 256 - stack size

static THD_FUNCTION(menu, arg)
{
  203650:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
  203654:	f8df a2cc 	ldr.w	sl, [pc, #716]	; 203924 <menu+0x2d4>
  203658:	b089      	sub	sp, #36	; 0x24
  20365a:	f8df 92cc 	ldr.w	r9, [pc, #716]	; 203928 <menu+0x2d8>
  20365e:	f8df 82cc 	ldr.w	r8, [pc, #716]	; 20392c <menu+0x2dc>
  203662:	4db3      	ldr	r5, [pc, #716]	; (203930 <menu+0x2e0>)
  203664:	4cb3      	ldr	r4, [pc, #716]	; (203934 <menu+0x2e4>)
  203666:	2320      	movs	r3, #32
  203668:	f383 8811 	msr	BASEPRI, r3
  20366c:	462a      	mov	r2, r5
  20366e:	a902      	add	r1, sp, #8
  203670:	4620      	mov	r0, r4
  203672:	f7ff fef5 	bl	203460 <chMBFetchTimeoutS>
  203676:	2300      	movs	r3, #0
  203678:	f383 8811 	msr	BASEPRI, r3
    int8_t button=0;
    bool mutex;
    while(1)
    {
      msg_t msg = chMBFetchTimeout(&menu_mb, &my_msg, chTimeMS2I(200));
      if (msg == MSG_OK)
  20367c:	2800      	cmp	r0, #0
  20367e:	d1f2      	bne.n	203666 <menu+0x16>
          {
            button=(int8_t)my_msg;
            switch(button)
  203680:	f99d 3008 	ldrsb.w	r3, [sp, #8]
  203684:	3b01      	subs	r3, #1
  203686:	2b03      	cmp	r3, #3
  203688:	d8ed      	bhi.n	203666 <menu+0x16>
  20368a:	e8df f003 	tbb	[pc, r3]
  20368e:	4776      	.short	0x4776
  203690:	0217      	.short	0x0217
                }
              }
              break;
              case LEFT:
              {
                if(flagmenu2)
  203692:	4ba9      	ldr	r3, [pc, #676]	; (203938 <menu+0x2e8>)
  203694:	781b      	ldrb	r3, [r3, #0]
  203696:	2b00      	cmp	r3, #0
  203698:	f040 80a8 	bne.w	2037ec <menu+0x19c>
                    set_speed=menu2_1->menu_value;
                  }
                }
                else
                {
                if(current->parent!=NULL)
  20369c:	f8d9 2000 	ldr.w	r2, [r9]
  2036a0:	6952      	ldr	r2, [r2, #20]
  2036a2:	2a00      	cmp	r2, #0
  2036a4:	d0df      	beq.n	203666 <menu+0x16>
  2036a6:	2220      	movs	r2, #32
  2036a8:	f382 8811 	msr	BASEPRI, r2
  if (mp->owner != NULL) {
  2036ac:	f8da 2008 	ldr.w	r2, [sl, #8]
  2036b0:	2a00      	cmp	r2, #0
  2036b2:	f000 811b 	beq.w	2038ec <menu+0x29c>
  2036b6:	f383 8811 	msr	BASEPRI, r3
                  if(mutex==true)
  2036ba:	e7d4      	b.n	203666 <menu+0x16>
                if(flagmenu2)
  2036bc:	4b9e      	ldr	r3, [pc, #632]	; (203938 <menu+0x2e8>)
  2036be:	781b      	ldrb	r3, [r3, #0]
  2036c0:	2b00      	cmp	r3, #0
  2036c2:	f040 80de 	bne.w	203882 <menu+0x232>
                  if(current->child!=NULL)
  2036c6:	f8d9 2000 	ldr.w	r2, [r9]
  2036ca:	6991      	ldr	r1, [r2, #24]
  2036cc:	2900      	cmp	r1, #0
  2036ce:	f000 80f1 	beq.w	2038b4 <menu+0x264>
  2036d2:	2220      	movs	r2, #32
  2036d4:	f382 8811 	msr	BASEPRI, r2
  2036d8:	f8da 2008 	ldr.w	r2, [sl, #8]
  2036dc:	2a00      	cmp	r2, #0
  2036de:	d1ea      	bne.n	2036b6 <menu+0x66>
  2036e0:	4b96      	ldr	r3, [pc, #600]	; (20393c <menu+0x2ec>)
  2036e2:	699b      	ldr	r3, [r3, #24]
  mp->next = currtp->mtxlist;
  2036e4:	6b99      	ldr	r1, [r3, #56]	; 0x38
  mp->owner = currtp;
  2036e6:	f8ca 3008 	str.w	r3, [sl, #8]
  currtp->mtxlist = mp;
  2036ea:	f8c3 a038 	str.w	sl, [r3, #56]	; 0x38
  mp->next = currtp->mtxlist;
  2036ee:	f8ca 100c 	str.w	r1, [sl, #12]
  2036f2:	f382 8811 	msr	BASEPRI, r2
                      current=current->child;
  2036f6:	f8d9 3000 	ldr.w	r3, [r9]
  2036fa:	699b      	ldr	r3, [r3, #24]
  2036fc:	f8c9 3000 	str.w	r3, [r9]
                      Menu_Disp();
  203700:	f7fe fb86 	bl	201e10 <Menu_Disp>
                      Cursor();
  203704:	f7fe f854 	bl	2017b0 <Cursor>
                      if(current==menu2_1)
  203708:	4b8d      	ldr	r3, [pc, #564]	; (203940 <menu+0x2f0>)
  20370a:	f8d9 2000 	ldr.w	r2, [r9]
  20370e:	681b      	ldr	r3, [r3, #0]
  203710:	429a      	cmp	r2, r3
  203712:	f000 8102 	beq.w	20391a <menu+0x2ca>
                  {
                    flagmenuspeed=0;
                    current=current->parent;
                    Menu_Disp();
                    Cursor();
                    chMtxUnlock(&mtx);
  203716:	f7ff ff53 	bl	2035c0 <chMtxUnlock.constprop.0>
  20371a:	e7a4      	b.n	203666 <menu+0x16>
                if(flagmenu2)
  20371c:	4b86      	ldr	r3, [pc, #536]	; (203938 <menu+0x2e8>)
  20371e:	781b      	ldrb	r3, [r3, #0]
  203720:	2b00      	cmp	r3, #0
  203722:	d15a      	bne.n	2037da <menu+0x18a>
                  if(current->next!=NULL)
  203724:	f8d9 3000 	ldr.w	r3, [r9]
  203728:	691b      	ldr	r3, [r3, #16]
  20372a:	2b00      	cmp	r3, #0
  20372c:	d09b      	beq.n	203666 <menu+0x16>
                    current=current->next;
  20372e:	f8c9 3000 	str.w	r3, [r9]
                    Menu_Disp();
  203732:	f7fe fb6d 	bl	201e10 <Menu_Disp>
    TFT_Draw_String(current->x_pos,current->y_pos, RED, WHITE, current->text, 2);
  203736:	f8d9 3000 	ldr.w	r3, [r9]
  20373a:	681f      	ldr	r7, [r3, #0]
  20373c:	e9d3 6b07 	ldrd	r6, fp, [r3, #28]
	while(*string)
  203740:	783b      	ldrb	r3, [r7, #0]
  203742:	b97b      	cbnz	r3, 203764 <menu+0x114>
  203744:	e78f      	b.n	203666 <menu+0x16>
		x += FONT_X*size;     
  203746:	4630      	mov	r0, r6
  203748:	3610      	adds	r6, #16
		TFT_Draw_Char(x, y, color, phone,*string, size);
  20374a:	f04f 0c02 	mov.w	ip, #2
  20374e:	f44f 4278 	mov.w	r2, #63488	; 0xf800
  203752:	4659      	mov	r1, fp
  203754:	f8cd c000 	str.w	ip, [sp]
  203758:	f7fd ffb2 	bl	2016c0 <TFT_Draw_Char.constprop.0>
	while(*string)
  20375c:	f817 3f01 	ldrb.w	r3, [r7, #1]!
  203760:	2b00      	cmp	r3, #0
  203762:	d080      	beq.n	203666 <menu+0x16>
		if((x + FONT_X) > MAX_X)
  203764:	f106 0208 	add.w	r2, r6, #8
  203768:	f8d8 1000 	ldr.w	r1, [r8]
			x = 1;
  20376c:	2001      	movs	r0, #1
		if((x + FONT_X) > MAX_X)
  20376e:	428a      	cmp	r2, r1
  203770:	d9e9      	bls.n	203746 <menu+0xf6>
			y = y + FONT_X*size;
  203772:	f10b 0b10 	add.w	fp, fp, #16
  203776:	2611      	movs	r6, #17
  203778:	e7e7      	b.n	20374a <menu+0xfa>
                if(flagmenu2)
  20377a:	4b6f      	ldr	r3, [pc, #444]	; (203938 <menu+0x2e8>)
  20377c:	781b      	ldrb	r3, [r3, #0]
  20377e:	bb63      	cbnz	r3, 2037da <menu+0x18a>
                if(current->prev!=NULL)
  203780:	f8d9 3000 	ldr.w	r3, [r9]
  203784:	68db      	ldr	r3, [r3, #12]
  203786:	2b00      	cmp	r3, #0
  203788:	f43f af6d 	beq.w	203666 <menu+0x16>
                  current=current->prev;
  20378c:	f8c9 3000 	str.w	r3, [r9]
                  Menu_Disp();
  203790:	f7fe fb3e 	bl	201e10 <Menu_Disp>
  203794:	f8d9 3000 	ldr.w	r3, [r9]
  203798:	681f      	ldr	r7, [r3, #0]
  20379a:	e9d3 6b07 	ldrd	r6, fp, [r3, #28]
	while(*string)
  20379e:	783b      	ldrb	r3, [r7, #0]
  2037a0:	b983      	cbnz	r3, 2037c4 <menu+0x174>
  2037a2:	e760      	b.n	203666 <menu+0x16>
		x += FONT_X*size;     
  2037a4:	4630      	mov	r0, r6
  2037a6:	3610      	adds	r6, #16
		TFT_Draw_Char(x, y, color, phone,*string, size);
  2037a8:	f04f 0c02 	mov.w	ip, #2
  2037ac:	f44f 4278 	mov.w	r2, #63488	; 0xf800
  2037b0:	4659      	mov	r1, fp
  2037b2:	f8cd c000 	str.w	ip, [sp]
  2037b6:	f7fd ff83 	bl	2016c0 <TFT_Draw_Char.constprop.0>
	while(*string)
  2037ba:	f817 3f01 	ldrb.w	r3, [r7, #1]!
  2037be:	2b00      	cmp	r3, #0
  2037c0:	f43f af51 	beq.w	203666 <menu+0x16>
		if((x + FONT_X) > MAX_X)
  2037c4:	f106 0208 	add.w	r2, r6, #8
  2037c8:	f8d8 1000 	ldr.w	r1, [r8]
			x = 1;
  2037cc:	2001      	movs	r0, #1
		if((x + FONT_X) > MAX_X)
  2037ce:	428a      	cmp	r2, r1
  2037d0:	d9e8      	bls.n	2037a4 <menu+0x154>
			y = y + FONT_X*size;
  2037d2:	f10b 0b10 	add.w	fp, fp, #16
  2037d6:	2611      	movs	r6, #17
  2037d8:	e7e6      	b.n	2037a8 <menu+0x158>
  2037da:	2320      	movs	r3, #32
  2037dc:	f383 8811 	msr	BASEPRI, r3
  if (mp->owner != NULL) {
  2037e0:	f8da 3008 	ldr.w	r3, [sl, #8]
  2037e4:	2b00      	cmp	r3, #0
  2037e6:	d06d      	beq.n	2038c4 <menu+0x274>
  2037e8:	2300      	movs	r3, #0
  2037ea:	e764      	b.n	2036b6 <menu+0x66>
  2037ec:	2320      	movs	r3, #32
  2037ee:	f383 8811 	msr	BASEPRI, r3
  2037f2:	f8da 3008 	ldr.w	r3, [sl, #8]
  2037f6:	2b00      	cmp	r3, #0
  2037f8:	d1f6      	bne.n	2037e8 <menu+0x198>
  2037fa:	4a50      	ldr	r2, [pc, #320]	; (20393c <menu+0x2ec>)
  2037fc:	6992      	ldr	r2, [r2, #24]
  mp->next = currtp->mtxlist;
  2037fe:	6b91      	ldr	r1, [r2, #56]	; 0x38
  mp->owner = currtp;
  203800:	f8ca 2008 	str.w	r2, [sl, #8]
  currtp->mtxlist = mp;
  203804:	f8c2 a038 	str.w	sl, [r2, #56]	; 0x38
  mp->next = currtp->mtxlist;
  203808:	f8ca 100c 	str.w	r1, [sl, #12]
  20380c:	f383 8811 	msr	BASEPRI, r3
                    current->menu_value--;
  203810:	f8d9 3000 	ldr.w	r3, [r9]
                    sprintf(Value,"%d",current->menu_value);
  203814:	a803      	add	r0, sp, #12
  203816:	494b      	ldr	r1, [pc, #300]	; (203944 <menu+0x2f4>)
                    current->menu_value--;
  203818:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
  20381a:	3a01      	subs	r2, #1
  20381c:	b212      	sxth	r2, r2
                    TFT_Draw_String(current->x_pos+150,current->y_pos, GREEN, WHITE,Value , 2);
  20381e:	2602      	movs	r6, #2
                    current->menu_value--;
  203820:	851a      	strh	r2, [r3, #40]	; 0x28
                    sprintf(Value,"%d",current->menu_value);
  203822:	f001 fc1d 	bl	205060 <siprintf>
                    TFT_Fill_Screen(current->x_pos+145,current->x_pos+200,current->y_pos,current->y_pos+20,WHITE);
  203826:	f8d9 3000 	ldr.w	r3, [r9]
  20382a:	f64f 71ff 	movw	r1, #65535	; 0xffff
  20382e:	e9d3 0207 	ldrd	r0, r2, [r3, #28]
  203832:	9100      	str	r1, [sp, #0]
  203834:	f102 0314 	add.w	r3, r2, #20
  203838:	f100 01c8 	add.w	r1, r0, #200	; 0xc8
  20383c:	3091      	adds	r0, #145	; 0x91
  20383e:	f7fd fdcf 	bl	2013e0 <TFT_Fill_Screen>
                    TFT_Draw_String(current->x_pos+150,current->y_pos, GREEN, WHITE,Value , 2);
  203842:	f8d9 2000 	ldr.w	r2, [r9]
  203846:	ab03      	add	r3, sp, #12
  203848:	e9d2 0107 	ldrd	r0, r1, [r2, #28]
  20384c:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
  203850:	9600      	str	r6, [sp, #0]
  203852:	3096      	adds	r0, #150	; 0x96
  203854:	f7fd ff84 	bl	201760 <TFT_Draw_String.constprop.0>
                    chMtxUnlock(&mtx);
  203858:	f7ff feb2 	bl	2035c0 <chMtxUnlock.constprop.0>
                    Reg1.P=menu3_1->menu_value;
  20385c:	4b3a      	ldr	r3, [pc, #232]	; (203948 <menu+0x2f8>)
  20385e:	4a3b      	ldr	r2, [pc, #236]	; (20394c <menu+0x2fc>)
  203860:	681b      	ldr	r3, [r3, #0]
  203862:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
  203864:	8013      	strh	r3, [r2, #0]
                    Reg1.D=menu3_2->menu_value;
  203866:	4b3a      	ldr	r3, [pc, #232]	; (203950 <menu+0x300>)
  203868:	681b      	ldr	r3, [r3, #0]
  20386a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
  20386c:	8093      	strh	r3, [r2, #4]
                    Reg1.I=menu3_3->menu_value;
  20386e:	4b39      	ldr	r3, [pc, #228]	; (203954 <menu+0x304>)
  203870:	681b      	ldr	r3, [r3, #0]
  203872:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
  203874:	8053      	strh	r3, [r2, #2]
                    set_speed=menu2_1->menu_value;
  203876:	4b32      	ldr	r3, [pc, #200]	; (203940 <menu+0x2f0>)
  203878:	4a37      	ldr	r2, [pc, #220]	; (203958 <menu+0x308>)
  20387a:	681b      	ldr	r3, [r3, #0]
  20387c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
  20387e:	8013      	strh	r3, [r2, #0]
  203880:	e6f1      	b.n	203666 <menu+0x16>
  203882:	2320      	movs	r3, #32
  203884:	f383 8811 	msr	BASEPRI, r3
  if (mp->owner != NULL) {
  203888:	f8da 3008 	ldr.w	r3, [sl, #8]
  20388c:	2b00      	cmp	r3, #0
  20388e:	d1ab      	bne.n	2037e8 <menu+0x198>
  203890:	4a2a      	ldr	r2, [pc, #168]	; (20393c <menu+0x2ec>)
  203892:	6992      	ldr	r2, [r2, #24]
  mp->next = currtp->mtxlist;
  203894:	6b91      	ldr	r1, [r2, #56]	; 0x38
  mp->owner = currtp;
  203896:	f8ca 2008 	str.w	r2, [sl, #8]
  currtp->mtxlist = mp;
  20389a:	f8c2 a038 	str.w	sl, [r2, #56]	; 0x38
  mp->next = currtp->mtxlist;
  20389e:	f8ca 100c 	str.w	r1, [sl, #12]
  2038a2:	f383 8811 	msr	BASEPRI, r3
                    current->menu_value++;
  2038a6:	f8d9 3000 	ldr.w	r3, [r9]
                    sprintf(Value,"%d",current->menu_value);
  2038aa:	a803      	add	r0, sp, #12
  2038ac:	4925      	ldr	r1, [pc, #148]	; (203944 <menu+0x2f4>)
                    current->menu_value++;
  2038ae:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
  2038b0:	3201      	adds	r2, #1
  2038b2:	e7b3      	b.n	20381c <menu+0x1cc>
                  else if((current->cmd!=0)&&(current->child==NULL))
  2038b4:	7a11      	ldrb	r1, [r2, #8]
  2038b6:	2900      	cmp	r1, #0
  2038b8:	f43f aed5 	beq.w	203666 <menu+0x16>
                    chMBPostI(&cmd_mb, current->cmd);
  2038bc:	4827      	ldr	r0, [pc, #156]	; (20395c <menu+0x30c>)
  2038be:	f7fc ff7f 	bl	2007c0 <chMBPostI.isra.0>
  2038c2:	e6d0      	b.n	203666 <menu+0x16>
  2038c4:	4a1d      	ldr	r2, [pc, #116]	; (20393c <menu+0x2ec>)
  2038c6:	6992      	ldr	r2, [r2, #24]
  2038c8:	6b91      	ldr	r1, [r2, #56]	; 0x38
  mp->owner = currtp;
  2038ca:	f8ca 2008 	str.w	r2, [sl, #8]
  currtp->mtxlist = mp;
  2038ce:	f8c2 a038 	str.w	sl, [r2, #56]	; 0x38
  mp->next = currtp->mtxlist;
  2038d2:	f8ca 100c 	str.w	r1, [sl, #12]
  2038d6:	f383 8811 	msr	BASEPRI, r3
                    flagmenu2=0;
  2038da:	4a17      	ldr	r2, [pc, #92]	; (203938 <menu+0x2e8>)
  2038dc:	7013      	strb	r3, [r2, #0]
                    Menu_Disp();
  2038de:	f7fe fa97 	bl	201e10 <Menu_Disp>
                    Cursor();
  2038e2:	f7fd ff65 	bl	2017b0 <Cursor>
                    chMtxUnlock(&mtx);
  2038e6:	f7ff fe6b 	bl	2035c0 <chMtxUnlock.constprop.0>
  2038ea:	e6bc      	b.n	203666 <menu+0x16>
  2038ec:	4b13      	ldr	r3, [pc, #76]	; (20393c <menu+0x2ec>)
  2038ee:	699b      	ldr	r3, [r3, #24]
  2038f0:	6b99      	ldr	r1, [r3, #56]	; 0x38
  mp->owner = currtp;
  2038f2:	f8ca 3008 	str.w	r3, [sl, #8]
  currtp->mtxlist = mp;
  2038f6:	f8c3 a038 	str.w	sl, [r3, #56]	; 0x38
  mp->next = currtp->mtxlist;
  2038fa:	f8ca 100c 	str.w	r1, [sl, #12]
  2038fe:	f382 8811 	msr	BASEPRI, r2
                    flagmenuspeed=0;
  203902:	4b17      	ldr	r3, [pc, #92]	; (203960 <menu+0x310>)
  203904:	701a      	strb	r2, [r3, #0]
                    current=current->parent;
  203906:	f8d9 3000 	ldr.w	r3, [r9]
  20390a:	695b      	ldr	r3, [r3, #20]
  20390c:	f8c9 3000 	str.w	r3, [r9]
                    Menu_Disp();
  203910:	f7fe fa7e 	bl	201e10 <Menu_Disp>
                    Cursor();
  203914:	f7fd ff4c 	bl	2017b0 <Cursor>
  203918:	e6fd      	b.n	203716 <menu+0xc6>
                        flagmenuspeed=1;
  20391a:	2301      	movs	r3, #1
  20391c:	4a10      	ldr	r2, [pc, #64]	; (203960 <menu+0x310>)
  20391e:	7013      	strb	r3, [r2, #0]
                      chMtxUnlock(&mtx);
  203920:	e6f9      	b.n	203716 <menu+0xc6>
  203922:	bf00      	nop
  203924:	20001798 	.word	0x20001798
  203928:	20000e90 	.word	0x20000e90
  20392c:	20000820 	.word	0x20000820
  203930:	00030d40 	.word	0x00030d40
  203934:	200015e0 	.word	0x200015e0
  203938:	20000f35 	.word	0x20000f35
  20393c:	2000096c 	.word	0x2000096c
  203940:	20001104 	.word	0x20001104
  203944:	08005750 	.word	0x08005750
  203948:	20001108 	.word	0x20001108
  20394c:	20000844 	.word	0x20000844
  203950:	2000110c 	.word	0x2000110c
  203954:	20001110 	.word	0x20001110
  203958:	20001b4c 	.word	0x20001b4c
  20395c:	20000cd8 	.word	0x20000cd8
  203960:	20000f36 	.word	0x20000f36
	...

00203970 <cmd>:


static THD_WORKING_AREA(cmdThread, 256);// 256 - stack size

static THD_FUNCTION(cmd, arg)
{
  203970:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
  203974:	f8df 92e8 	ldr.w	r9, [pc, #744]	; 203c60 <cmd+0x2f0>
  203978:	b089      	sub	sp, #36	; 0x24
  20397a:	4cba      	ldr	r4, [pc, #744]	; (203c64 <cmd+0x2f4>)
  20397c:	f8df 82e8 	ldr.w	r8, [pc, #744]	; 203c68 <cmd+0x2f8>
  203980:	4fba      	ldr	r7, [pc, #744]	; (203c6c <cmd+0x2fc>)
  203982:	4ebb      	ldr	r6, [pc, #748]	; (203c70 <cmd+0x300>)
  203984:	2320      	movs	r3, #32
  203986:	f383 8811 	msr	BASEPRI, r3
  20398a:	463a      	mov	r2, r7
  20398c:	a902      	add	r1, sp, #8
  20398e:	4630      	mov	r0, r6
  203990:	f7ff fd66 	bl	203460 <chMBFetchTimeoutS>
  203994:	2300      	movs	r3, #0
  203996:	f383 8811 	msr	BASEPRI, r3
    msg_t my_msg;
    int8_t cmd=0;
    while(1)
        {
          msg_t msg = chMBFetchTimeout(&cmd_mb, &my_msg, chTimeMS2I(300));
          if (msg == MSG_OK)
  20399a:	2800      	cmp	r0, #0
  20399c:	d1f2      	bne.n	203984 <cmd+0x14>
          {
            cmd=(int8_t)my_msg;
            switch(cmd)
  20399e:	f99d 3008 	ldrsb.w	r3, [sp, #8]
  2039a2:	3b05      	subs	r3, #5
  2039a4:	2b04      	cmp	r3, #4
  2039a6:	d8ed      	bhi.n	203984 <cmd+0x14>
  2039a8:	e8df f013 	tbh	[pc, r3, lsl #1]
  2039ac:	007e00ec 	.word	0x007e00ec
  2039b0:	00110172 	.word	0x00110172
  2039b4:	0005      	.short	0x0005
  2039b6:	2320      	movs	r3, #32
  2039b8:	f383 8811 	msr	BASEPRI, r3
  if (mp->owner != NULL) {
  2039bc:	4bad      	ldr	r3, [pc, #692]	; (203c74 <cmd+0x304>)
  2039be:	689b      	ldr	r3, [r3, #8]
  2039c0:	2b00      	cmp	r3, #0
  2039c2:	f000 81d3 	beq.w	203d6c <cmd+0x3fc>
  2039c6:	2300      	movs	r3, #0
  2039c8:	f383 8811 	msr	BASEPRI, r3
              }
              break;
              case SPEED:
              {
                bool mutex=chMtxTryLock(&mtx);
                if(mutex==true)
  2039cc:	e7da      	b.n	203984 <cmd+0x14>
  IN1_HI;
  2039ce:	f44f 7300 	mov.w	r3, #512	; 0x200
  2039d2:	4aa9      	ldr	r2, [pc, #676]	; (203c78 <cmd+0x308>)
                menu1_3->bool_value="TRUE";
  2039d4:	4da9      	ldr	r5, [pc, #676]	; (203c7c <cmd+0x30c>)
  2039d6:	8313      	strh	r3, [r2, #24]
  IN2_LO;
  2039d8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  2039dc:	4ba8      	ldr	r3, [pc, #672]	; (203c80 <cmd+0x310>)
                menu1_4->bool_value="FALSE";
  2039de:	49a9      	ldr	r1, [pc, #676]	; (203c84 <cmd+0x314>)
  2039e0:	835a      	strh	r2, [r3, #26]
                menu1_3->bool_value="TRUE";
  2039e2:	682b      	ldr	r3, [r5, #0]
  2039e4:	4aa8      	ldr	r2, [pc, #672]	; (203c88 <cmd+0x318>)
  2039e6:	625a      	str	r2, [r3, #36]	; 0x24
                TFT_Fill_Screen(menu1_3->x_pos+220,menu1_3->x_pos+270,menu1_3->y_pos,menu1_3->y_pos+20,WHITE);
  2039e8:	e9d3 0207 	ldrd	r0, r2, [r3, #28]
                menu1_4->bool_value="FALSE";
  2039ec:	f8d8 3000 	ldr.w	r3, [r8]
  2039f0:	6259      	str	r1, [r3, #36]	; 0x24
                TFT_Fill_Screen(menu1_3->x_pos+220,menu1_3->x_pos+270,menu1_3->y_pos,menu1_3->y_pos+20,WHITE);
  2039f2:	f64f 73ff 	movw	r3, #65535	; 0xffff
  2039f6:	f500 7187 	add.w	r1, r0, #270	; 0x10e
  2039fa:	30dc      	adds	r0, #220	; 0xdc
  2039fc:	9300      	str	r3, [sp, #0]
  2039fe:	f102 0314 	add.w	r3, r2, #20
  203a02:	f7fd fced 	bl	2013e0 <TFT_Fill_Screen>
                TFT_Draw_String(menu1_3->x_pos+220,menu1_3->y_pos, BLUE, WHITE, menu1_3->bool_value, 1);
  203a06:	682b      	ldr	r3, [r5, #0]
  203a08:	f8d3 a024 	ldr.w	sl, [r3, #36]	; 0x24
  203a0c:	e9d3 5b07 	ldrd	r5, fp, [r3, #28]
	while(*string)
  203a10:	f89a 3000 	ldrb.w	r3, [sl]
  203a14:	35dc      	adds	r5, #220	; 0xdc
  203a16:	b1b3      	cbz	r3, 203a46 <cmd+0xd6>
		if((x + FONT_X) > MAX_X)
  203a18:	f105 0108 	add.w	r1, r5, #8
  203a1c:	6822      	ldr	r2, [r4, #0]
  203a1e:	4628      	mov	r0, r5
  203a20:	4291      	cmp	r1, r2
  203a22:	460d      	mov	r5, r1
  203a24:	d903      	bls.n	203a2e <cmd+0xbe>
			y = y + FONT_X*size;
  203a26:	f10b 0b08 	add.w	fp, fp, #8
  203a2a:	2509      	movs	r5, #9
			x = 1;
  203a2c:	2001      	movs	r0, #1
		TFT_Draw_Char(x, y, color, phone,*string, size);
  203a2e:	f04f 0c01 	mov.w	ip, #1
  203a32:	221f      	movs	r2, #31
  203a34:	4659      	mov	r1, fp
  203a36:	f8cd c000 	str.w	ip, [sp]
  203a3a:	f7fd fe41 	bl	2016c0 <TFT_Draw_Char.constprop.0>
	while(*string)
  203a3e:	f81a 3f01 	ldrb.w	r3, [sl, #1]!
  203a42:	2b00      	cmp	r3, #0
  203a44:	d1e8      	bne.n	203a18 <cmd+0xa8>
                TFT_Fill_Screen(menu1_4->x_pos+220,menu1_4->x_pos+270,menu1_4->y_pos,menu1_4->y_pos+20,WHITE);
  203a46:	f8d8 3000 	ldr.w	r3, [r8]
  203a4a:	f64f 71ff 	movw	r1, #65535	; 0xffff
  203a4e:	e9d3 0207 	ldrd	r0, r2, [r3, #28]
  203a52:	9100      	str	r1, [sp, #0]
  203a54:	f102 0314 	add.w	r3, r2, #20
  203a58:	f500 7187 	add.w	r1, r0, #270	; 0x10e
  203a5c:	30dc      	adds	r0, #220	; 0xdc
  203a5e:	f7fd fcbf 	bl	2013e0 <TFT_Fill_Screen>
                TFT_Draw_String(menu1_4->x_pos+220,menu1_4->y_pos, BLUE, WHITE, menu1_4->bool_value, 1);
  203a62:	f8d8 3000 	ldr.w	r3, [r8]
  203a66:	f8d3 a024 	ldr.w	sl, [r3, #36]	; 0x24
  203a6a:	e9d3 5b07 	ldrd	r5, fp, [r3, #28]
  203a6e:	f89a 3000 	ldrb.w	r3, [sl]
  203a72:	35dc      	adds	r5, #220	; 0xdc
  203a74:	2b00      	cmp	r3, #0
  203a76:	d085      	beq.n	203984 <cmd+0x14>
		if((x + FONT_X) > MAX_X)
  203a78:	f105 0108 	add.w	r1, r5, #8
  203a7c:	6822      	ldr	r2, [r4, #0]
  203a7e:	4628      	mov	r0, r5
  203a80:	4291      	cmp	r1, r2
  203a82:	460d      	mov	r5, r1
  203a84:	d903      	bls.n	203a8e <cmd+0x11e>
			y = y + FONT_X*size;
  203a86:	f10b 0b08 	add.w	fp, fp, #8
  203a8a:	2509      	movs	r5, #9
			x = 1;
  203a8c:	2001      	movs	r0, #1
		TFT_Draw_Char(x, y, color, phone,*string, size);
  203a8e:	f04f 0c01 	mov.w	ip, #1
  203a92:	221f      	movs	r2, #31
  203a94:	4659      	mov	r1, fp
  203a96:	f8cd c000 	str.w	ip, [sp]
  203a9a:	f7fd fe11 	bl	2016c0 <TFT_Draw_Char.constprop.0>
	while(*string)
  203a9e:	f81a 3f01 	ldrb.w	r3, [sl, #1]!
  203aa2:	2b00      	cmp	r3, #0
  203aa4:	d1e8      	bne.n	203a78 <cmd+0x108>
  203aa6:	e76d      	b.n	203984 <cmd+0x14>
  IN1_LO;
  203aa8:	f44f 7300 	mov.w	r3, #512	; 0x200
  203aac:	4a72      	ldr	r2, [pc, #456]	; (203c78 <cmd+0x308>)
                menu1_1->bool_value="FALSE";
  203aae:	4d77      	ldr	r5, [pc, #476]	; (203c8c <cmd+0x31c>)
  203ab0:	8353      	strh	r3, [r2, #26]
  IN2_LO;
  203ab2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  203ab6:	4b72      	ldr	r3, [pc, #456]	; (203c80 <cmd+0x310>)
                menu1_2->bool_value="TRUE";
  203ab8:	4973      	ldr	r1, [pc, #460]	; (203c88 <cmd+0x318>)
  203aba:	835a      	strh	r2, [r3, #26]
                menu1_1->bool_value="FALSE";
  203abc:	682b      	ldr	r3, [r5, #0]
  203abe:	4a71      	ldr	r2, [pc, #452]	; (203c84 <cmd+0x314>)
  203ac0:	625a      	str	r2, [r3, #36]	; 0x24
                TFT_Fill_Screen(menu1_1->x_pos+220,menu1_1->x_pos+270,menu1_1->y_pos,menu1_1->y_pos+20,WHITE);
  203ac2:	e9d3 0207 	ldrd	r0, r2, [r3, #28]
                menu1_2->bool_value="TRUE";
  203ac6:	f8d9 3000 	ldr.w	r3, [r9]
  203aca:	6259      	str	r1, [r3, #36]	; 0x24
                TFT_Fill_Screen(menu1_1->x_pos+220,menu1_1->x_pos+270,menu1_1->y_pos,menu1_1->y_pos+20,WHITE);
  203acc:	f64f 73ff 	movw	r3, #65535	; 0xffff
  203ad0:	f500 7187 	add.w	r1, r0, #270	; 0x10e
  203ad4:	30dc      	adds	r0, #220	; 0xdc
  203ad6:	9300      	str	r3, [sp, #0]
  203ad8:	f102 0314 	add.w	r3, r2, #20
  203adc:	f7fd fc80 	bl	2013e0 <TFT_Fill_Screen>
                TFT_Draw_String(menu1_1->x_pos+220,menu1_1->y_pos, BLUE, WHITE, menu1_1->bool_value, 1);
  203ae0:	682b      	ldr	r3, [r5, #0]
  203ae2:	f8d3 a024 	ldr.w	sl, [r3, #36]	; 0x24
  203ae6:	e9d3 5b07 	ldrd	r5, fp, [r3, #28]
  203aea:	f89a 3000 	ldrb.w	r3, [sl]
  203aee:	35dc      	adds	r5, #220	; 0xdc
  203af0:	b1b3      	cbz	r3, 203b20 <cmd+0x1b0>
		if((x + FONT_X) > MAX_X)
  203af2:	f105 0108 	add.w	r1, r5, #8
  203af6:	6822      	ldr	r2, [r4, #0]
  203af8:	4628      	mov	r0, r5
  203afa:	4291      	cmp	r1, r2
  203afc:	460d      	mov	r5, r1
  203afe:	d903      	bls.n	203b08 <cmd+0x198>
			y = y + FONT_X*size;
  203b00:	f10b 0b08 	add.w	fp, fp, #8
  203b04:	2509      	movs	r5, #9
			x = 1;
  203b06:	2001      	movs	r0, #1
		TFT_Draw_Char(x, y, color, phone,*string, size);
  203b08:	f04f 0c01 	mov.w	ip, #1
  203b0c:	221f      	movs	r2, #31
  203b0e:	4659      	mov	r1, fp
  203b10:	f8cd c000 	str.w	ip, [sp]
  203b14:	f7fd fdd4 	bl	2016c0 <TFT_Draw_Char.constprop.0>
	while(*string)
  203b18:	f81a 3f01 	ldrb.w	r3, [sl, #1]!
  203b1c:	2b00      	cmp	r3, #0
  203b1e:	d1e8      	bne.n	203af2 <cmd+0x182>
                TFT_Fill_Screen(menu1_2->x_pos+220,menu1_2->x_pos+270,menu1_2->y_pos,menu1_2->y_pos+20,WHITE);
  203b20:	f8d9 3000 	ldr.w	r3, [r9]
  203b24:	f64f 71ff 	movw	r1, #65535	; 0xffff
  203b28:	e9d3 0207 	ldrd	r0, r2, [r3, #28]
  203b2c:	9100      	str	r1, [sp, #0]
  203b2e:	f102 0314 	add.w	r3, r2, #20
  203b32:	f500 7187 	add.w	r1, r0, #270	; 0x10e
  203b36:	30dc      	adds	r0, #220	; 0xdc
  203b38:	f7fd fc52 	bl	2013e0 <TFT_Fill_Screen>
                TFT_Draw_String(menu1_2->x_pos+220,menu1_2->y_pos, BLUE, WHITE, menu1_2->bool_value, 1);
  203b3c:	f8d9 3000 	ldr.w	r3, [r9]
  203b40:	f8d3 a024 	ldr.w	sl, [r3, #36]	; 0x24
  203b44:	e9d3 5b07 	ldrd	r5, fp, [r3, #28]
  203b48:	f89a 3000 	ldrb.w	r3, [sl]
  203b4c:	35dc      	adds	r5, #220	; 0xdc
  203b4e:	2b00      	cmp	r3, #0
  203b50:	f43f af18 	beq.w	203984 <cmd+0x14>
		if((x + FONT_X) > MAX_X)
  203b54:	f105 0108 	add.w	r1, r5, #8
  203b58:	6822      	ldr	r2, [r4, #0]
  203b5a:	4628      	mov	r0, r5
  203b5c:	4291      	cmp	r1, r2
  203b5e:	460d      	mov	r5, r1
  203b60:	d903      	bls.n	203b6a <cmd+0x1fa>
			y = y + FONT_X*size;
  203b62:	f10b 0b08 	add.w	fp, fp, #8
  203b66:	2509      	movs	r5, #9
			x = 1;
  203b68:	2001      	movs	r0, #1
		TFT_Draw_Char(x, y, color, phone,*string, size);
  203b6a:	f04f 0c01 	mov.w	ip, #1
  203b6e:	221f      	movs	r2, #31
  203b70:	4659      	mov	r1, fp
  203b72:	f8cd c000 	str.w	ip, [sp]
  203b76:	f7fd fda3 	bl	2016c0 <TFT_Draw_Char.constprop.0>
	while(*string)
  203b7a:	f81a 3f01 	ldrb.w	r3, [sl, #1]!
  203b7e:	2b00      	cmp	r3, #0
  203b80:	d1e8      	bne.n	203b54 <cmd+0x1e4>
  203b82:	e6ff      	b.n	203984 <cmd+0x14>
  IN1_HI;
  203b84:	f44f 7300 	mov.w	r3, #512	; 0x200
  203b88:	4a3b      	ldr	r2, [pc, #236]	; (203c78 <cmd+0x308>)
                menu1_1->bool_value="TRUE";
  203b8a:	4d40      	ldr	r5, [pc, #256]	; (203c8c <cmd+0x31c>)
  203b8c:	8313      	strh	r3, [r2, #24]
  IN2_LO;
  203b8e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  203b92:	4b3b      	ldr	r3, [pc, #236]	; (203c80 <cmd+0x310>)
                menu1_2->bool_value="FALSE";
  203b94:	493b      	ldr	r1, [pc, #236]	; (203c84 <cmd+0x314>)
  203b96:	835a      	strh	r2, [r3, #26]
                menu1_1->bool_value="TRUE";
  203b98:	682b      	ldr	r3, [r5, #0]
  203b9a:	4a3b      	ldr	r2, [pc, #236]	; (203c88 <cmd+0x318>)
  203b9c:	625a      	str	r2, [r3, #36]	; 0x24
                TFT_Fill_Screen(menu1_1->x_pos+220,menu1_1->x_pos+270,menu1_1->y_pos,menu1_1->y_pos+20,WHITE);
  203b9e:	e9d3 0207 	ldrd	r0, r2, [r3, #28]
                menu1_2->bool_value="FALSE";
  203ba2:	f8d9 3000 	ldr.w	r3, [r9]
  203ba6:	6259      	str	r1, [r3, #36]	; 0x24
                TFT_Fill_Screen(menu1_1->x_pos+220,menu1_1->x_pos+270,menu1_1->y_pos,menu1_1->y_pos+20,WHITE);
  203ba8:	f64f 73ff 	movw	r3, #65535	; 0xffff
  203bac:	f500 7187 	add.w	r1, r0, #270	; 0x10e
  203bb0:	30dc      	adds	r0, #220	; 0xdc
  203bb2:	9300      	str	r3, [sp, #0]
  203bb4:	f102 0314 	add.w	r3, r2, #20
  203bb8:	f7fd fc12 	bl	2013e0 <TFT_Fill_Screen>
                TFT_Draw_String(menu1_1->x_pos+220,menu1_1->y_pos, BLUE, WHITE, menu1_1->bool_value, 1);
  203bbc:	682b      	ldr	r3, [r5, #0]
  203bbe:	f8d3 a024 	ldr.w	sl, [r3, #36]	; 0x24
  203bc2:	e9d3 5b07 	ldrd	r5, fp, [r3, #28]
  203bc6:	f89a 3000 	ldrb.w	r3, [sl]
  203bca:	35dc      	adds	r5, #220	; 0xdc
  203bcc:	b1b3      	cbz	r3, 203bfc <cmd+0x28c>
		if((x + FONT_X) > MAX_X)
  203bce:	f105 0108 	add.w	r1, r5, #8
  203bd2:	6822      	ldr	r2, [r4, #0]
  203bd4:	4628      	mov	r0, r5
  203bd6:	4291      	cmp	r1, r2
  203bd8:	460d      	mov	r5, r1
  203bda:	d903      	bls.n	203be4 <cmd+0x274>
			y = y + FONT_X*size;
  203bdc:	f10b 0b08 	add.w	fp, fp, #8
  203be0:	2509      	movs	r5, #9
			x = 1;
  203be2:	2001      	movs	r0, #1
		TFT_Draw_Char(x, y, color, phone,*string, size);
  203be4:	f04f 0c01 	mov.w	ip, #1
  203be8:	221f      	movs	r2, #31
  203bea:	4659      	mov	r1, fp
  203bec:	f8cd c000 	str.w	ip, [sp]
  203bf0:	f7fd fd66 	bl	2016c0 <TFT_Draw_Char.constprop.0>
	while(*string)
  203bf4:	f81a 3f01 	ldrb.w	r3, [sl, #1]!
  203bf8:	2b00      	cmp	r3, #0
  203bfa:	d1e8      	bne.n	203bce <cmd+0x25e>
                TFT_Fill_Screen(menu1_2->x_pos+220,menu1_2->x_pos+270,menu1_2->y_pos,menu1_2->y_pos+20,WHITE);
  203bfc:	f8d9 3000 	ldr.w	r3, [r9]
  203c00:	f64f 71ff 	movw	r1, #65535	; 0xffff
  203c04:	e9d3 0207 	ldrd	r0, r2, [r3, #28]
  203c08:	9100      	str	r1, [sp, #0]
  203c0a:	f102 0314 	add.w	r3, r2, #20
  203c0e:	f500 7187 	add.w	r1, r0, #270	; 0x10e
  203c12:	30dc      	adds	r0, #220	; 0xdc
  203c14:	f7fd fbe4 	bl	2013e0 <TFT_Fill_Screen>
                TFT_Draw_String(menu1_2->x_pos+220,menu1_2->y_pos, BLUE, WHITE, menu1_2->bool_value, 1);
  203c18:	f8d9 3000 	ldr.w	r3, [r9]
  203c1c:	f8d3 a024 	ldr.w	sl, [r3, #36]	; 0x24
  203c20:	e9d3 5b07 	ldrd	r5, fp, [r3, #28]
  203c24:	f89a 3000 	ldrb.w	r3, [sl]
  203c28:	35dc      	adds	r5, #220	; 0xdc
  203c2a:	2b00      	cmp	r3, #0
  203c2c:	f43f aeaa 	beq.w	203984 <cmd+0x14>
		if((x + FONT_X) > MAX_X)
  203c30:	f105 0108 	add.w	r1, r5, #8
  203c34:	6822      	ldr	r2, [r4, #0]
  203c36:	4628      	mov	r0, r5
  203c38:	4291      	cmp	r1, r2
  203c3a:	460d      	mov	r5, r1
  203c3c:	d903      	bls.n	203c46 <cmd+0x2d6>
			y = y + FONT_X*size;
  203c3e:	f10b 0b08 	add.w	fp, fp, #8
  203c42:	2509      	movs	r5, #9
			x = 1;
  203c44:	2001      	movs	r0, #1
		TFT_Draw_Char(x, y, color, phone,*string, size);
  203c46:	f04f 0c01 	mov.w	ip, #1
  203c4a:	221f      	movs	r2, #31
  203c4c:	4659      	mov	r1, fp
  203c4e:	f8cd c000 	str.w	ip, [sp]
  203c52:	f7fd fd35 	bl	2016c0 <TFT_Draw_Char.constprop.0>
	while(*string)
  203c56:	f81a 3f01 	ldrb.w	r3, [sl, #1]!
  203c5a:	2b00      	cmp	r3, #0
  203c5c:	d1e8      	bne.n	203c30 <cmd+0x2c0>
  203c5e:	e691      	b.n	203984 <cmd+0x14>
  203c60:	200010f8 	.word	0x200010f8
  203c64:	20000820 	.word	0x20000820
  203c68:	20001100 	.word	0x20001100
  203c6c:	000493e0 	.word	0x000493e0
  203c70:	20000cd8 	.word	0x20000cd8
  203c74:	20001798 	.word	0x20001798
  203c78:	40021000 	.word	0x40021000
  203c7c:	200010fc 	.word	0x200010fc
  203c80:	40021400 	.word	0x40021400
  203c84:	0800575c 	.word	0x0800575c
  203c88:	08005754 	.word	0x08005754
  203c8c:	200010f4 	.word	0x200010f4
  IN1_LO;
  203c90:	f44f 7300 	mov.w	r3, #512	; 0x200
  203c94:	4a52      	ldr	r2, [pc, #328]	; (203de0 <cmd+0x470>)
                menu1_3->bool_value="FALSE";
  203c96:	4d53      	ldr	r5, [pc, #332]	; (203de4 <cmd+0x474>)
  203c98:	8353      	strh	r3, [r2, #26]
  IN2_HI;
  203c9a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  203c9e:	4b52      	ldr	r3, [pc, #328]	; (203de8 <cmd+0x478>)
                menu1_4->bool_value="TRUE";
  203ca0:	4952      	ldr	r1, [pc, #328]	; (203dec <cmd+0x47c>)
  203ca2:	831a      	strh	r2, [r3, #24]
                menu1_3->bool_value="FALSE";
  203ca4:	682b      	ldr	r3, [r5, #0]
  203ca6:	4a52      	ldr	r2, [pc, #328]	; (203df0 <cmd+0x480>)
  203ca8:	625a      	str	r2, [r3, #36]	; 0x24
                TFT_Fill_Screen(menu1_3->x_pos+220,menu1_3->x_pos+270,menu1_3->y_pos,menu1_3->y_pos+20,WHITE);
  203caa:	e9d3 0207 	ldrd	r0, r2, [r3, #28]
                menu1_4->bool_value="TRUE";
  203cae:	f8d8 3000 	ldr.w	r3, [r8]
  203cb2:	6259      	str	r1, [r3, #36]	; 0x24
                TFT_Fill_Screen(menu1_3->x_pos+220,menu1_3->x_pos+270,menu1_3->y_pos,menu1_3->y_pos+20,WHITE);
  203cb4:	f64f 73ff 	movw	r3, #65535	; 0xffff
  203cb8:	f500 7187 	add.w	r1, r0, #270	; 0x10e
  203cbc:	30dc      	adds	r0, #220	; 0xdc
  203cbe:	9300      	str	r3, [sp, #0]
  203cc0:	f102 0314 	add.w	r3, r2, #20
  203cc4:	f7fd fb8c 	bl	2013e0 <TFT_Fill_Screen>
                TFT_Draw_String(menu1_3->x_pos+220,menu1_3->y_pos, BLUE, WHITE, menu1_3->bool_value, 1);
  203cc8:	682b      	ldr	r3, [r5, #0]
  203cca:	f8d3 a024 	ldr.w	sl, [r3, #36]	; 0x24
  203cce:	e9d3 5b07 	ldrd	r5, fp, [r3, #28]
  203cd2:	f89a 3000 	ldrb.w	r3, [sl]
  203cd6:	35dc      	adds	r5, #220	; 0xdc
  203cd8:	b1b3      	cbz	r3, 203d08 <cmd+0x398>
		if((x + FONT_X) > MAX_X)
  203cda:	f105 0108 	add.w	r1, r5, #8
  203cde:	6822      	ldr	r2, [r4, #0]
  203ce0:	4628      	mov	r0, r5
  203ce2:	4291      	cmp	r1, r2
  203ce4:	460d      	mov	r5, r1
  203ce6:	d903      	bls.n	203cf0 <cmd+0x380>
			y = y + FONT_X*size;
  203ce8:	f10b 0b08 	add.w	fp, fp, #8
  203cec:	2509      	movs	r5, #9
			x = 1;
  203cee:	2001      	movs	r0, #1
		TFT_Draw_Char(x, y, color, phone,*string, size);
  203cf0:	f04f 0c01 	mov.w	ip, #1
  203cf4:	221f      	movs	r2, #31
  203cf6:	4659      	mov	r1, fp
  203cf8:	f8cd c000 	str.w	ip, [sp]
  203cfc:	f7fd fce0 	bl	2016c0 <TFT_Draw_Char.constprop.0>
	while(*string)
  203d00:	f81a 3f01 	ldrb.w	r3, [sl, #1]!
  203d04:	2b00      	cmp	r3, #0
  203d06:	d1e8      	bne.n	203cda <cmd+0x36a>
                TFT_Fill_Screen(menu1_4->x_pos+220,menu1_4->x_pos+270,menu1_4->y_pos,menu1_4->y_pos+20,WHITE);
  203d08:	f8d8 3000 	ldr.w	r3, [r8]
  203d0c:	f64f 71ff 	movw	r1, #65535	; 0xffff
  203d10:	e9d3 0207 	ldrd	r0, r2, [r3, #28]
  203d14:	9100      	str	r1, [sp, #0]
  203d16:	f102 0314 	add.w	r3, r2, #20
  203d1a:	f500 7187 	add.w	r1, r0, #270	; 0x10e
  203d1e:	30dc      	adds	r0, #220	; 0xdc
  203d20:	f7fd fb5e 	bl	2013e0 <TFT_Fill_Screen>
                TFT_Draw_String(menu1_4->x_pos+220,menu1_4->y_pos, BLUE, WHITE, menu1_4->bool_value, 1);
  203d24:	f8d8 3000 	ldr.w	r3, [r8]
  203d28:	f8d3 a024 	ldr.w	sl, [r3, #36]	; 0x24
  203d2c:	e9d3 5b07 	ldrd	r5, fp, [r3, #28]
  203d30:	f89a 3000 	ldrb.w	r3, [sl]
  203d34:	35dc      	adds	r5, #220	; 0xdc
  203d36:	2b00      	cmp	r3, #0
  203d38:	f43f ae24 	beq.w	203984 <cmd+0x14>
		if((x + FONT_X) > MAX_X)
  203d3c:	f105 0108 	add.w	r1, r5, #8
  203d40:	6822      	ldr	r2, [r4, #0]
  203d42:	4628      	mov	r0, r5
  203d44:	4291      	cmp	r1, r2
  203d46:	460d      	mov	r5, r1
  203d48:	d903      	bls.n	203d52 <cmd+0x3e2>
			y = y + FONT_X*size;
  203d4a:	f10b 0b08 	add.w	fp, fp, #8
  203d4e:	2509      	movs	r5, #9
			x = 1;
  203d50:	2001      	movs	r0, #1
		TFT_Draw_Char(x, y, color, phone,*string, size);
  203d52:	f04f 0c01 	mov.w	ip, #1
  203d56:	221f      	movs	r2, #31
  203d58:	4659      	mov	r1, fp
  203d5a:	f8cd c000 	str.w	ip, [sp]
  203d5e:	f7fd fcaf 	bl	2016c0 <TFT_Draw_Char.constprop.0>
	while(*string)
  203d62:	f81a 3f01 	ldrb.w	r3, [sl, #1]!
  203d66:	2b00      	cmp	r3, #0
  203d68:	d1e8      	bne.n	203d3c <cmd+0x3cc>
  203d6a:	e60b      	b.n	203984 <cmd+0x14>
  203d6c:	4a21      	ldr	r2, [pc, #132]	; (203df4 <cmd+0x484>)
  mp->owner = currtp;
  203d6e:	4822      	ldr	r0, [pc, #136]	; (203df8 <cmd+0x488>)
  203d70:	6992      	ldr	r2, [r2, #24]
  mp->next = currtp->mtxlist;
  203d72:	6b91      	ldr	r1, [r2, #56]	; 0x38
  mp->owner = currtp;
  203d74:	6082      	str	r2, [r0, #8]
  currtp->mtxlist = mp;
  203d76:	6390      	str	r0, [r2, #56]	; 0x38
  mp->next = currtp->mtxlist;
  203d78:	60c1      	str	r1, [r0, #12]
  203d7a:	f383 8811 	msr	BASEPRI, r3
                {
                  flagmenu2=1;
                  sprintf(Value,"%d",current->menu_value);
  203d7e:	4d1f      	ldr	r5, [pc, #124]	; (203dfc <cmd+0x48c>)
  203d80:	a803      	add	r0, sp, #12
                  flagmenu2=1;
  203d82:	491f      	ldr	r1, [pc, #124]	; (203e00 <cmd+0x490>)
                  sprintf(Value,"%d",current->menu_value);
  203d84:	682b      	ldr	r3, [r5, #0]
  203d86:	f9b3 2028 	ldrsh.w	r2, [r3, #40]	; 0x28
                  flagmenu2=1;
  203d8a:	2301      	movs	r3, #1
  203d8c:	700b      	strb	r3, [r1, #0]
                  sprintf(Value,"%d",current->menu_value);
  203d8e:	491d      	ldr	r1, [pc, #116]	; (203e04 <cmd+0x494>)
  203d90:	f001 f966 	bl	205060 <siprintf>
                  TFT_Draw_String(current->x_pos+150,current->y_pos, GREEN, WHITE,Value , 2);
  203d94:	682a      	ldr	r2, [r5, #0]
  203d96:	f89d 300c 	ldrb.w	r3, [sp, #12]
  203d9a:	e9d2 5b07 	ldrd	r5, fp, [r2, #28]
  203d9e:	3596      	adds	r5, #150	; 0x96
  203da0:	b1d3      	cbz	r3, 203dd8 <cmd+0x468>
  203da2:	f10d 0a0c 	add.w	sl, sp, #12
  203da6:	e00d      	b.n	203dc4 <cmd+0x454>
		x += FONT_X*size;     
  203da8:	4628      	mov	r0, r5
  203daa:	3510      	adds	r5, #16
		TFT_Draw_Char(x, y, color, phone,*string, size);
  203dac:	f04f 0c02 	mov.w	ip, #2
  203db0:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
  203db4:	4659      	mov	r1, fp
  203db6:	f8cd c000 	str.w	ip, [sp]
  203dba:	f7fd fc81 	bl	2016c0 <TFT_Draw_Char.constprop.0>
	while(*string)
  203dbe:	f81a 3f01 	ldrb.w	r3, [sl, #1]!
  203dc2:	b14b      	cbz	r3, 203dd8 <cmd+0x468>
		if((x + FONT_X) > MAX_X)
  203dc4:	f105 0208 	add.w	r2, r5, #8
  203dc8:	6821      	ldr	r1, [r4, #0]
			x = 1;
  203dca:	2001      	movs	r0, #1
		if((x + FONT_X) > MAX_X)
  203dcc:	428a      	cmp	r2, r1
  203dce:	d9eb      	bls.n	203da8 <cmd+0x438>
			y = y + FONT_X*size;
  203dd0:	f10b 0b10 	add.w	fp, fp, #16
  203dd4:	2511      	movs	r5, #17
  203dd6:	e7e9      	b.n	203dac <cmd+0x43c>
                  chMtxUnlock(&mtx);
  203dd8:	f7ff fbf2 	bl	2035c0 <chMtxUnlock.constprop.0>
  203ddc:	e5d2      	b.n	203984 <cmd+0x14>
  203dde:	bf00      	nop
  203de0:	40021000 	.word	0x40021000
  203de4:	200010fc 	.word	0x200010fc
  203de8:	40021400 	.word	0x40021400
  203dec:	08005754 	.word	0x08005754
  203df0:	0800575c 	.word	0x0800575c
  203df4:	2000096c 	.word	0x2000096c
  203df8:	20001798 	.word	0x20001798
  203dfc:	20000e90 	.word	0x20000e90
  203e00:	20000f35 	.word	0x20000f35
  203e04:	08005750 	.word	0x08005750
	...

00203e10 <speed_menu>:
}

static THD_WORKING_AREA(speed_menuThread, 512);// 256 - stack size

static THD_FUNCTION(speed_menu, arg)
{
  203e10:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
  203e14:	f8df 90f4 	ldr.w	r9, [pc, #244]	; 203f0c <speed_menu+0xfc>
  203e18:	b089      	sub	sp, #36	; 0x24
  203e1a:	4e3d      	ldr	r6, [pc, #244]	; (203f10 <speed_menu+0x100>)
  203e1c:	f8df 80f4 	ldr.w	r8, [pc, #244]	; 203f14 <speed_menu+0x104>
  203e20:	4f3d      	ldr	r7, [pc, #244]	; (203f18 <speed_menu+0x108>)
  203e22:	2420      	movs	r4, #32
  203e24:	f384 8811 	msr	BASEPRI, r4
  203e28:	4642      	mov	r2, r8
  203e2a:	a902      	add	r1, sp, #8
  203e2c:	4638      	mov	r0, r7
  203e2e:	f7ff fb17 	bl	203460 <chMBFetchTimeoutS>
  203e32:	2300      	movs	r3, #0
  203e34:	f383 8811 	msr	BASEPRI, r3
  arg=arg;
  msg_t my_msg;
  while(1)
  {
    msg_t msg = chMBFetchTimeout(&holl_mb, &my_msg, chTimeMS2I(300));
    if (msg == MSG_OK)
  203e38:	2800      	cmp	r0, #0
  203e3a:	d1f2      	bne.n	203e22 <speed_menu+0x12>
    {
      if(flagmenuspeed)
  203e3c:	4b37      	ldr	r3, [pc, #220]	; (203f1c <speed_menu+0x10c>)
  203e3e:	781b      	ldrb	r3, [r3, #0]
  203e40:	2b00      	cmp	r3, #0
  203e42:	d0ee      	beq.n	203e22 <speed_menu+0x12>
  203e44:	f384 8811 	msr	BASEPRI, r4
  if (mp->owner != NULL) {
  203e48:	f8d9 3008 	ldr.w	r3, [r9, #8]
  203e4c:	b113      	cbz	r3, 203e54 <speed_menu+0x44>
  203e4e:	f380 8811 	msr	BASEPRI, r0
      {
        bool mutex=chMtxTryLock(&mtx);
        if(mutex==true)
  203e52:	e7e6      	b.n	203e22 <speed_menu+0x12>
  203e54:	4a32      	ldr	r2, [pc, #200]	; (203f20 <speed_menu+0x110>)
  203e56:	6992      	ldr	r2, [r2, #24]
  mp->next = currtp->mtxlist;
  203e58:	6b91      	ldr	r1, [r2, #56]	; 0x38
  mp->owner = currtp;
  203e5a:	f8c9 2008 	str.w	r2, [r9, #8]
  currtp->mtxlist = mp;
  203e5e:	f8c2 9038 	str.w	r9, [r2, #56]	; 0x38
  mp->next = currtp->mtxlist;
  203e62:	f8c9 100c 	str.w	r1, [r9, #12]
  203e66:	f383 8811 	msr	BASEPRI, r3
        {
          sprintf(Speed_Value,"%d",(int16_t)my_msg);
  203e6a:	492e      	ldr	r1, [pc, #184]	; (203f24 <speed_menu+0x114>)
  203e6c:	a803      	add	r0, sp, #12
  203e6e:	f9bd 2008 	ldrsh.w	r2, [sp, #8]
  203e72:	f001 f8f5 	bl	205060 <siprintf>
          TFT_Fill_Screen(230,290,110,130,WHITE);
  203e76:	f64f 70ff 	movw	r0, #65535	; 0xffff
  203e7a:	2382      	movs	r3, #130	; 0x82
  203e7c:	226e      	movs	r2, #110	; 0x6e
  203e7e:	9000      	str	r0, [sp, #0]
  203e80:	f44f 7191 	mov.w	r1, #290	; 0x122
  203e84:	20e6      	movs	r0, #230	; 0xe6
  203e86:	f7fd faab 	bl	2013e0 <TFT_Fill_Screen>
	while(*string)
  203e8a:	f89d 300c 	ldrb.w	r3, [sp, #12]
  203e8e:	b1e3      	cbz	r3, 203eca <speed_menu+0xba>
  203e90:	ad03      	add	r5, sp, #12
  203e92:	f04f 0b6e 	mov.w	fp, #110	; 0x6e
  203e96:	24e6      	movs	r4, #230	; 0xe6
		TFT_Draw_Char(x, y, color, phone,*string, size);
  203e98:	f04f 0a02 	mov.w	sl, #2
  203e9c:	e00b      	b.n	203eb6 <speed_menu+0xa6>
		x += FONT_X*size;     
  203e9e:	4620      	mov	r0, r4
  203ea0:	3410      	adds	r4, #16
		TFT_Draw_Char(x, y, color, phone,*string, size);
  203ea2:	f44f 4278 	mov.w	r2, #63488	; 0xf800
  203ea6:	4659      	mov	r1, fp
  203ea8:	f8cd a000 	str.w	sl, [sp]
  203eac:	f7fd fc08 	bl	2016c0 <TFT_Draw_Char.constprop.0>
	while(*string)
  203eb0:	f815 3f01 	ldrb.w	r3, [r5, #1]!
  203eb4:	b14b      	cbz	r3, 203eca <speed_menu+0xba>
		if((x + FONT_X) > MAX_X)
  203eb6:	f104 0208 	add.w	r2, r4, #8
  203eba:	6831      	ldr	r1, [r6, #0]
			x = 1;
  203ebc:	2001      	movs	r0, #1
		if((x + FONT_X) > MAX_X)
  203ebe:	428a      	cmp	r2, r1
  203ec0:	d9ed      	bls.n	203e9e <speed_menu+0x8e>
			y = y + FONT_X*size;
  203ec2:	f10b 0b10 	add.w	fp, fp, #16
  203ec6:	2411      	movs	r4, #17
  203ec8:	e7eb      	b.n	203ea2 <speed_menu+0x92>
		x += FONT_X*size;     
  203eca:	4d17      	ldr	r5, [pc, #92]	; (203f28 <speed_menu+0x118>)
	while(*string)
  203ecc:	2343      	movs	r3, #67	; 0x43
  203ece:	f04f 0b6e 	mov.w	fp, #110	; 0x6e
  203ed2:	240a      	movs	r4, #10
		TFT_Draw_Char(x, y, color, phone,*string, size);
  203ed4:	f04f 0a02 	mov.w	sl, #2
  203ed8:	e00b      	b.n	203ef2 <speed_menu+0xe2>
		x += FONT_X*size;     
  203eda:	4620      	mov	r0, r4
  203edc:	3410      	adds	r4, #16
		TFT_Draw_Char(x, y, color, phone,*string, size);
  203ede:	f44f 4278 	mov.w	r2, #63488	; 0xf800
  203ee2:	4659      	mov	r1, fp
  203ee4:	f8cd a000 	str.w	sl, [sp]
  203ee8:	f7fd fbea 	bl	2016c0 <TFT_Draw_Char.constprop.0>
	while(*string)
  203eec:	f815 3f01 	ldrb.w	r3, [r5, #1]!
  203ef0:	b14b      	cbz	r3, 203f06 <speed_menu+0xf6>
		if((x + FONT_X) > MAX_X)
  203ef2:	f104 0208 	add.w	r2, r4, #8
  203ef6:	6831      	ldr	r1, [r6, #0]
			x = 1;
  203ef8:	2001      	movs	r0, #1
		if((x + FONT_X) > MAX_X)
  203efa:	428a      	cmp	r2, r1
  203efc:	d9ed      	bls.n	203eda <speed_menu+0xca>
			y = y + FONT_X*size;
  203efe:	f10b 0b10 	add.w	fp, fp, #16
  203f02:	2411      	movs	r4, #17
  203f04:	e7eb      	b.n	203ede <speed_menu+0xce>
          TFT_Draw_String(230,110,RED,WHITE,Speed_Value,2);
          TFT_Draw_String(10,110,RED,WHITE,"Current Speed",2);
          chMtxUnlock(&mtx);
  203f06:	f7ff fb5b 	bl	2035c0 <chMtxUnlock.constprop.0>
  203f0a:	e78a      	b.n	203e22 <speed_menu+0x12>
  203f0c:	20001798 	.word	0x20001798
  203f10:	20000820 	.word	0x20000820
  203f14:	000493e0 	.word	0x000493e0
  203f18:	20000f38 	.word	0x20000f38
  203f1c:	20000f36 	.word	0x20000f36
  203f20:	2000096c 	.word	0x2000096c
  203f24:	08005750 	.word	0x08005750
  203f28:	08005764 	.word	0x08005764
  203f2c:	00000000 	.word	0x00000000

00203f30 <chThdExit>:
  203f30:	2320      	movs	r3, #32
void chThdExit(msg_t msg) {
  203f32:	b570      	push	{r4, r5, r6, lr}
  203f34:	f383 8811 	msr	BASEPRI, r3
  thread_t *tp = currp;
  203f38:	4e1a      	ldr	r6, [pc, #104]	; (203fa4 <chThdExit+0x74>)
  203f3a:	69b1      	ldr	r1, [r6, #24]
  while (ch_list_notempty(&tp->waiting)) {
  203f3c:	f101 0c28 	add.w	ip, r1, #40	; 0x28
  return (bool)(lp->next != lp);
  203f40:	6a8d      	ldr	r5, [r1, #40]	; 0x28
  tp->u.exitcode = msg;
  203f42:	6248      	str	r0, [r1, #36]	; 0x24
  while (ch_list_notempty(&tp->waiting)) {
  203f44:	4565      	cmp	r5, ip
  203f46:	d013      	beq.n	203f70 <chThdExit+0x40>
  tp->state = CH_STATE_READY;
  203f48:	f04f 0e00 	mov.w	lr, #0
  lp->next = p->next;
  203f4c:	462c      	mov	r4, r5
  } while (pqp->prio >= p->prio);
  203f4e:	4b15      	ldr	r3, [pc, #84]	; (203fa4 <chThdExit+0x74>)
  lp->next = p->next;
  203f50:	682d      	ldr	r5, [r5, #0]
  } while (pqp->prio >= p->prio);
  203f52:	68a0      	ldr	r0, [r4, #8]
  lp->next = p->next;
  203f54:	628d      	str	r5, [r1, #40]	; 0x28
  203f56:	f884 e020 	strb.w	lr, [r4, #32]
    pqp = pqp->next;
  203f5a:	681b      	ldr	r3, [r3, #0]
  } while (pqp->prio >= p->prio);
  203f5c:	689a      	ldr	r2, [r3, #8]
  203f5e:	4282      	cmp	r2, r0
  203f60:	d2fb      	bcs.n	203f5a <chThdExit+0x2a>
  p->prev       = pqp->prev;
  203f62:	685a      	ldr	r2, [r3, #4]
  203f64:	4565      	cmp	r5, ip
  203f66:	e9c4 3200 	strd	r3, r2, [r4]
  p->prev->next = p;
  203f6a:	6014      	str	r4, [r2, #0]
  pqp->prev     = p;
  203f6c:	605c      	str	r4, [r3, #4]
  203f6e:	d1ed      	bne.n	203f4c <chThdExit+0x1c>
  if ((tp->refs == (trefs_t)0) &&
  203f70:	f891 3022 	ldrb.w	r3, [r1, #34]	; 0x22
  203f74:	b93b      	cbnz	r3, 203f86 <chThdExit+0x56>
  203f76:	f891 3021 	ldrb.w	r3, [r1, #33]	; 0x21
  203f7a:	079b      	lsls	r3, r3, #30
  203f7c:	d103      	bne.n	203f86 <chThdExit+0x56>
    REG_REMOVE(tp);
  203f7e:	e9d1 3204 	ldrd	r3, r2, [r1, #16]
  203f82:	6113      	str	r3, [r2, #16]
  203f84:	615a      	str	r2, [r3, #20]
  ch_priority_queue_t *p = pqp->next;
  203f86:	6830      	ldr	r0, [r6, #0]
  otp->state = newstate;
  203f88:	230f      	movs	r3, #15
  currp->state = CH_STATE_CURRENT;
  203f8a:	2201      	movs	r2, #1
  otp->state = newstate;
  203f8c:	f881 3020 	strb.w	r3, [r1, #32]
  pqp->next       = p->next;
  203f90:	6803      	ldr	r3, [r0, #0]
  pqp->next->prev = pqp;
  203f92:	605e      	str	r6, [r3, #4]
  pqp->next       = p->next;
  203f94:	6033      	str	r3, [r6, #0]
  currp->state = CH_STATE_CURRENT;
  203f96:	f880 2020 	strb.w	r2, [r0, #32]
  currp = (thread_t *)ch_pqueue_remove_highest(&ch.rlist.pqueue);
  203f9a:	61b0      	str	r0, [r6, #24]
}
  203f9c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  chSysSwitch(currp, otp);
  203fa0:	f7fc b99e 	b.w	2002e0 <_port_switch>
  203fa4:	2000096c 	.word	0x2000096c
	...

00203fb0 <SVC_Handler>:
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
  203fb0:	f3ef 8309 	mrs	r3, PSP
    psp += sizeof (struct port_extctx);
  203fb4:	3320      	adds	r3, #32
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
  203fb6:	f383 8809 	msr	PSP, r3
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  203fba:	2300      	movs	r3, #0
  203fbc:	f383 8811 	msr	BASEPRI, r3
}
  203fc0:	4770      	bx	lr
  203fc2:	bf00      	nop
	...

00203fd0 <main>:
  rccResetAHB1(~STM32_GPIO_EN_MASK);
  203fd0:	4b23      	ldr	r3, [pc, #140]	; (204060 <main+0x90>)
  rccResetAHB2(~0);
  203fd2:	f04f 34ff 	mov.w	r4, #4294967295
  rccResetAHB1(~STM32_GPIO_EN_MASK);
  203fd6:	4a23      	ldr	r2, [pc, #140]	; (204064 <main+0x94>)
  rccResetAHB2(~0);
  203fd8:	2100      	movs	r1, #0
  rccResetAHB1(~STM32_GPIO_EN_MASK);
  203fda:	6918      	ldr	r0, [r3, #16]
  203fdc:	4302      	orrs	r2, r0
  PWR->CR1 |= PWR_CR1_DBP;
  203fde:	4822      	ldr	r0, [pc, #136]	; (204068 <main+0x98>)
{
  203fe0:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
  rccResetAHB1(~STM32_GPIO_EN_MASK);
  203fe4:	611a      	str	r2, [r3, #16]
  203fe6:	b08b      	sub	sp, #44	; 0x2c
  203fe8:	691a      	ldr	r2, [r3, #16]
  203fea:	f3c2 020a 	ubfx	r2, r2, #0, #11
  203fee:	611a      	str	r2, [r3, #16]
  203ff0:	691a      	ldr	r2, [r3, #16]
  rccResetAHB2(~0);
  203ff2:	695a      	ldr	r2, [r3, #20]
  203ff4:	615c      	str	r4, [r3, #20]
  203ff6:	695a      	ldr	r2, [r3, #20]
  203ff8:	6159      	str	r1, [r3, #20]
  203ffa:	695a      	ldr	r2, [r3, #20]
  rccResetAPB1(~RCC_APB1RSTR_PWRRST);
  203ffc:	6a1a      	ldr	r2, [r3, #32]
  203ffe:	f062 5280 	orn	r2, r2, #268435456	; 0x10000000
  204002:	621a      	str	r2, [r3, #32]
  204004:	6a1a      	ldr	r2, [r3, #32]
  204006:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
  20400a:	621a      	str	r2, [r3, #32]
  20400c:	6a1a      	ldr	r2, [r3, #32]
  rccResetAPB2(~0);
  20400e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
  204010:	625c      	str	r4, [r3, #36]	; 0x24
  204012:	6a5a      	ldr	r2, [r3, #36]	; 0x24
  204014:	6259      	str	r1, [r3, #36]	; 0x24
  204016:	6a5a      	ldr	r2, [r3, #36]	; 0x24
  PWR->CR1 |= PWR_CR1_DBP;
  204018:	6802      	ldr	r2, [r0, #0]
  20401a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
  20401e:	6002      	str	r2, [r0, #0]
  if ((RCC->BDCR & STM32_RTCSEL_MASK) != STM32_RTCSEL) {
  204020:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  204022:	f402 7240 	and.w	r2, r2, #768	; 0x300
  204026:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
  20402a:	d003      	beq.n	204034 <main+0x64>
    RCC->BDCR = RCC_BDCR_BDRST;
  20402c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  204030:	671a      	str	r2, [r3, #112]	; 0x70
    RCC->BDCR = 0;
  204032:	6719      	str	r1, [r3, #112]	; 0x70
  RCC->BDCR |= STM32_LSEDRV | RCC_BDCR_LSEON;
  204034:	4a0a      	ldr	r2, [pc, #40]	; (204060 <main+0x90>)
  204036:	6f13      	ldr	r3, [r2, #112]	; 0x70
  204038:	f043 0319 	orr.w	r3, r3, #25
  20403c:	6713      	str	r3, [r2, #112]	; 0x70
  while ((RCC->BDCR & RCC_BDCR_LSERDY) == 0)
  20403e:	6f13      	ldr	r3, [r2, #112]	; 0x70
  204040:	079b      	lsls	r3, r3, #30
  204042:	d5fc      	bpl.n	20403e <main+0x6e>
  PWR->CSR1 &= ~PWR_CSR1_BRE;
  204044:	4c08      	ldr	r4, [pc, #32]	; (204068 <main+0x98>)
 * @init
 */
void dmaInit(void) {
  unsigned i;

  dma.allocated_mask = 0U;
  204046:	2100      	movs	r1, #0
  204048:	4808      	ldr	r0, [pc, #32]	; (20406c <main+0x9c>)
  20404a:	6862      	ldr	r2, [r4, #4]
  20404c:	4b08      	ldr	r3, [pc, #32]	; (204070 <main+0xa0>)
  20404e:	f422 7200 	bic.w	r2, r2, #512	; 0x200
  204052:	6062      	str	r2, [r4, #4]
  204054:	4602      	mov	r2, r0
  204056:	6001      	str	r1, [r0, #0]
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
  204058:	f103 04c0 	add.w	r4, r3, #192	; 0xc0
  dma.allocated_mask = 0U;
  20405c:	4805      	ldr	r0, [pc, #20]	; (204074 <main+0xa4>)
  20405e:	e00d      	b.n	20407c <main+0xac>
  204060:	40023800 	.word	0x40023800
  204064:	fffff800 	.word	0xfffff800
  204068:	40007000 	.word	0x40007000
  20406c:	20000eb0 	.word	0x20000eb0
  204070:	08005844 	.word	0x08005844
  204074:	40026010 	.word	0x40026010
    _stm32_dma_streams[i].stream->CR = STM32_DMA_CR_RESET_VALUE;
  204078:	f853 0c0c 	ldr.w	r0, [r3, #-12]
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
  20407c:	330c      	adds	r3, #12
  20407e:	3208      	adds	r2, #8
    _stm32_dma_streams[i].stream->CR = STM32_DMA_CR_RESET_VALUE;
  204080:	6001      	str	r1, [r0, #0]
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
  204082:	42a3      	cmp	r3, r4
    dma.streams[i].func = NULL;
  204084:	f842 1c04 	str.w	r1, [r2, #-4]
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
  204088:	d1f6      	bne.n	204078 <main+0xa8>
  }
  DMA1->LIFCR = 0xFFFFFFFFU;
  20408a:	f04f 32ff 	mov.w	r2, #4294967295
  20408e:	4cc8      	ldr	r4, [pc, #800]	; (2043b0 <main+0x3e0>)
  DMA1->HIFCR = 0xFFFFFFFFU;
  DMA2->LIFCR = 0xFFFFFFFFU;
  204090:	48c8      	ldr	r0, [pc, #800]	; (2043b4 <main+0x3e4>)

#if defined(__CORE_CM0_H_GENERIC) || defined(__CORE_CM0PLUS_H_GENERIC)
  NVIC->IP[_IP_IDX(n)] = (NVIC->IP[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n))) |
                         (NVIC_PRIORITY_MASK(prio) << _BIT_SHIFT(n));
#else
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
  204092:	2160      	movs	r1, #96	; 0x60
  204094:	4bc8      	ldr	r3, [pc, #800]	; (2043b8 <main+0x3e8>)
  DMA1->LIFCR = 0xFFFFFFFFU;
  204096:	60a2      	str	r2, [r4, #8]
  DMA1->HIFCR = 0xFFFFFFFFU;
  204098:	60e2      	str	r2, [r4, #12]
#endif
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  20409a:	f44f 7480 	mov.w	r4, #256	; 0x100
  DMA2->LIFCR = 0xFFFFFFFFU;
  20409e:	6082      	str	r2, [r0, #8]
  DMA2->HIFCR = 0xFFFFFFFFU;
  2040a0:	60c2      	str	r2, [r0, #12]
  2040a2:	2240      	movs	r2, #64	; 0x40
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
  2040a4:	f883 1306 	strb.w	r1, [r3, #774]	; 0x306
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  2040a8:	2080      	movs	r0, #128	; 0x80
  2040aa:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
  2040ae:	601a      	str	r2, [r3, #0]
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  2040b0:	f44f 7200 	mov.w	r2, #512	; 0x200
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
  2040b4:	f883 1307 	strb.w	r1, [r3, #775]	; 0x307
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  2040b8:	f8c3 0180 	str.w	r0, [r3, #384]	; 0x180
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
  2040bc:	6018      	str	r0, [r3, #0]
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
  2040be:	f883 1308 	strb.w	r1, [r3, #776]	; 0x308
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  2040c2:	f8c3 4180 	str.w	r4, [r3, #384]	; 0x180
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
  2040c6:	601c      	str	r4, [r3, #0]
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
  2040c8:	f883 1309 	strb.w	r1, [r3, #777]	; 0x309
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  2040cc:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
  2040d0:	601a      	str	r2, [r3, #0]
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  2040d2:	f44f 6280 	mov.w	r2, #1024	; 0x400
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
  2040d6:	f883 130a 	strb.w	r1, [r3, #778]	; 0x30a
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  2040da:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
  2040de:	601a      	str	r2, [r3, #0]
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  2040e0:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
  2040e4:	f883 1317 	strb.w	r1, [r3, #791]	; 0x317
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  2040e8:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
  2040ec:	601a      	str	r2, [r3, #0]
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
  2040ee:	2270      	movs	r2, #112	; 0x70
  2040f0:	f883 1328 	strb.w	r1, [r3, #808]	; 0x328
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  2040f4:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
  2040f8:	f8c3 4184 	str.w	r4, [r3, #388]	; 0x184
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
  2040fc:	605c      	str	r4, [r3, #4]
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  2040fe:	f04f 7480 	mov.w	r4, #16777216	; 0x1000000
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
  204102:	f883 2318 	strb.w	r2, [r3, #792]	; 0x318
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  204106:	f8c3 4180 	str.w	r4, [r3, #384]	; 0x180
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
  20410a:	601c      	str	r4, [r3, #0]
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  20410c:	f04f 6480 	mov.w	r4, #67108864	; 0x4000000
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
  204110:	f883 2319 	strb.w	r2, [r3, #793]	; 0x319
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  204114:	f8c3 1180 	str.w	r1, [r3, #384]	; 0x180
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
  204118:	6019      	str	r1, [r3, #0]
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  20411a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
  20411e:	f883 231a 	strb.w	r2, [r3, #794]	; 0x31a
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  204122:	f8c3 4180 	str.w	r4, [r3, #384]	; 0x180
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
  204126:	601c      	str	r4, [r3, #0]
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  204128:	f04f 5480 	mov.w	r4, #268435456	; 0x10000000
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
  20412c:	f883 231b 	strb.w	r2, [r3, #795]	; 0x31b
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  204130:	f8c3 1180 	str.w	r1, [r3, #384]	; 0x180
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
  204134:	6019      	str	r1, [r3, #0]
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  204136:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
  20413a:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  20413e:	f8c3 4180 	str.w	r4, [r3, #384]	; 0x180
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
  204142:	601c      	str	r4, [r3, #0]
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
  204144:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  204148:	f8c3 1180 	str.w	r1, [r3, #384]	; 0x180
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
  20414c:	6019      	str	r1, [r3, #0]
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  20414e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
  204152:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
  204156:	22c0      	movs	r2, #192	; 0xc0
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  204158:	f8c3 1180 	str.w	r1, [r3, #384]	; 0x180
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
  20415c:	6019      	str	r1, [r3, #0]
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
  20415e:	f883 2327 	strb.w	r2, [r3, #807]	; 0x327
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  204162:	4a96      	ldr	r2, [pc, #600]	; (2043bc <main+0x3ec>)
  204164:	f8c3 0184 	str.w	r0, [r3, #388]	; 0x184
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
  204168:	4611      	mov	r1, r2
  20416a:	6058      	str	r0, [r3, #4]
    _pal_init_event(i);
  20416c:	2300      	movs	r3, #0
  20416e:	4401      	add	r1, r0
  204170:	e9c2 3300 	strd	r3, r3, [r2]
  for (i = 0; i < 16; i++) {
  204174:	3208      	adds	r2, #8
  204176:	4291      	cmp	r1, r2
  204178:	d1fa      	bne.n	204170 <main+0x1a0>
  sdp->vmt = &vmt;
  20417a:	4d91      	ldr	r5, [pc, #580]	; (2043c0 <main+0x3f0>)
  gptp->state  = GPT_STOP;
  20417c:	2701      	movs	r7, #1
  20417e:	f8df c244 	ldr.w	ip, [pc, #580]	; 2043c4 <main+0x3f4>
  STM32_ST_TIM->ARR    = ST_ARR_INIT;
  204182:	f04f 38ff 	mov.w	r8, #4294967295
  qp->next = qp;
  204186:	f105 040c 	add.w	r4, r5, #12
  pwmp->state    = PWM_STOP;
  20418a:	4e8f      	ldr	r6, [pc, #572]	; (2043c8 <main+0x3f8>)
  20418c:	498f      	ldr	r1, [pc, #572]	; (2043cc <main+0x3fc>)
  GPTD3.tim = STM32_TIM3;
  20418e:	4a90      	ldr	r2, [pc, #576]	; (2043d0 <main+0x400>)
  204190:	700f      	strb	r7, [r1, #0]
  204192:	60ca      	str	r2, [r1, #12]
  iqp->q_buffer  = bp;
  204194:	4a8f      	ldr	r2, [pc, #572]	; (2043d4 <main+0x404>)
  gptp->config = NULL;
  204196:	604b      	str	r3, [r1, #4]
  204198:	4629      	mov	r1, r5
  20419a:	61aa      	str	r2, [r5, #24]
  iqp->q_counter = 0;
  20419c:	616b      	str	r3, [r5, #20]
 *
 * @init
 */
void spiObjectInit(SPIDriver *spip) {

  spip->state = SPI_STOP;
  20419e:	488e      	ldr	r0, [pc, #568]	; (2043d8 <main+0x408>)
  gptp->state  = GPT_STOP;
  2041a0:	f88c 7000 	strb.w	r7, [ip]
  gptp->config = NULL;
  2041a4:	f8cc 3004 	str.w	r3, [ip, #4]
  2041a8:	f100 090c 	add.w	r9, r0, #12
  sdp->state = SD_STOP;
  2041ac:	722f      	strb	r7, [r5, #8]
  2041ae:	7037      	strb	r7, [r6, #0]
  pwmp->config   = NULL;
  2041b0:	6073      	str	r3, [r6, #4]
  pwmp->enabled  = 0;
  2041b2:	60f3      	str	r3, [r6, #12]
  oqp->q_link    = link;
  2041b4:	652d      	str	r5, [r5, #80]	; 0x50
  SD3.clock = STM32_USART3CLK;
  2041b6:	f8df b224 	ldr.w	fp, [pc, #548]	; 2043dc <main+0x40c>
 *
 * @notapi
 */
void _heap_init(void) {

  default_heap.provider = chCoreAllocAlignedWithOffset;
  2041ba:	f8df e224 	ldr.w	lr, [pc, #548]	; 2043e0 <main+0x410>
  qp->prev = qp;
  2041be:	e9c5 4403 	strd	r4, r4, [r5, #12]
  qp->next = qp;
  2041c2:	f105 0430 	add.w	r4, r5, #48	; 0x30
  2041c6:	f10e 0a0c 	add.w	sl, lr, #12
  qp->prev = qp;
  2041ca:	e9c5 440c 	strd	r4, r4, [r5, #48]	; 0x30
  GPTD4.tim = STM32_TIM4;
  2041ce:	4c85      	ldr	r4, [pc, #532]	; (2043e4 <main+0x414>)
  2041d0:	f8cc 400c 	str.w	r4, [ip, #12]
  PWMD1.channels = STM32_TIM1_CHANNELS;
  2041d4:	2406      	movs	r4, #6
  ST_ENABLE_STOP();
  2041d6:	f8df c210 	ldr.w	ip, [pc, #528]	; 2043e8 <main+0x418>
  2041da:	7434      	strb	r4, [r6, #16]
  PWMD1.tim = STM32_TIM1;
  2041dc:	4c83      	ldr	r4, [pc, #524]	; (2043ec <main+0x41c>)
  iqp->q_wrptr   = bp;
  2041de:	e9c5 2208 	strd	r2, r2, [r5, #32]
  2041e2:	61b4      	str	r4, [r6, #24]
  iqp->q_top     = bp + size;
  2041e4:	3210      	adds	r2, #16
  sdp->vmt = &vmt;
  2041e6:	4c82      	ldr	r4, [pc, #520]	; (2043f0 <main+0x420>)
  2041e8:	61ea      	str	r2, [r5, #28]
  2041ea:	f841 4b04 	str.w	r4, [r1], #4
  oqp->q_buffer  = bp;
  2041ee:	4a81      	ldr	r2, [pc, #516]	; (2043f4 <main+0x424>)
 *
 * @init
 */
static inline void chEvtObjectInit(event_source_t *esp) {

  esp->next = (event_listener_t *)esp;
  2041f0:	6069      	str	r1, [r5, #4]
  oqp->q_counter = size;
  2041f2:	2110      	movs	r1, #16
  oqp->q_buffer  = bp;
  2041f4:	63ea      	str	r2, [r5, #60]	; 0x3c
  oqp->q_counter = size;
  2041f6:	63a9      	str	r1, [r5, #56]	; 0x38
  oqp->q_notify  = onfy;
  2041f8:	497f      	ldr	r1, [pc, #508]	; (2043f8 <main+0x428>)
  pqp->next = pqp;
  2041fa:	4c80      	ldr	r4, [pc, #512]	; (2043fc <main+0x42c>)
  2041fc:	64e9      	str	r1, [r5, #76]	; 0x4c
  SD3.usart = USART3;
  2041fe:	4980      	ldr	r1, [pc, #512]	; (204400 <main+0x430>)
  oqp->q_wrptr   = bp;
  204200:	e9c5 2211 	strd	r2, r2, [r5, #68]	; 0x44
  oqp->q_top     = bp + size;
  204204:	3210      	adds	r2, #16
  204206:	642a      	str	r2, [r5, #64]	; 0x40
  ST_ENABLE_CLOCK();
  204208:	4a7e      	ldr	r2, [pc, #504]	; (204404 <main+0x434>)
  iqp->q_link    = link;
  20420a:	e9c5 350a 	strd	r3, r5, [r5, #40]	; 0x28
  20420e:	6569      	str	r1, [r5, #84]	; 0x54
  204210:	7007      	strb	r7, [r0, #0]
  204212:	6c11      	ldr	r1, [r2, #64]	; 0x40
  mp->owner = NULL;
  204214:	6143      	str	r3, [r0, #20]
  204216:	4339      	orrs	r1, r7
  spip->config = NULL;
#if SPI_USE_WAIT == TRUE
  spip->thread = NULL;
  204218:	e9c0 3301 	strd	r3, r3, [r0, #4]

#if STM32_SPI_USE_SPI1
  spiObjectInit(&SPID1);
  SPID1.spi       = SPI1;
  SPID1.dmarx     = NULL;
  SPID1.dmatx     = NULL;
  20421c:	e9c0 3308 	strd	r3, r3, [r0, #32]
  204220:	6411      	str	r1, [r2, #64]	; 0x40
  204222:	6e11      	ldr	r1, [r2, #96]	; 0x60
  204224:	4339      	orrs	r1, r7
  204226:	6611      	str	r1, [r2, #96]	; 0x60
  204228:	6e12      	ldr	r2, [r2, #96]	; 0x60
  qp->next = qp;
  20422a:	4977      	ldr	r1, [pc, #476]	; (204408 <main+0x438>)
  pqp->prio = (tprio_t)0;
  20422c:	e9c4 4301 	strd	r4, r3, [r4, #4]
  ST_ENABLE_STOP();
  204230:	f8dc 2008 	ldr.w	r2, [ip, #8]
  204234:	433a      	orrs	r2, r7
  ch.rlist.older = (thread_t *)&ch.rlist;
  204236:	e9c4 4404 	strd	r4, r4, [r4, #16]
  20423a:	f8cc 2008 	str.w	r2, [ip, #8]
  STM32_ST_TIM->PSC    = (ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1;
  20423e:	f04f 4c80 	mov.w	ip, #1073741824	; 0x40000000
  SD3.clock = STM32_USART3CLK;
  204242:	f8c5 b058 	str.w	fp, [r5, #88]	; 0x58
             (align >= PORT_NATURAL_ALIGN) &&
             MEM_IS_VALID_ALIGNMENT(align));

  mp->next = NULL;
  mp->object_size = size;
  mp->align = align;
  204246:	2204      	movs	r2, #4
  SPID1.spi       = SPI1;
  204248:	f8df b1c0 	ldr.w	fp, [pc, #448]	; 20440c <main+0x43c>
  20424c:	f8c0 b01c 	str.w	fp, [r0, #28]
  SPID1.rxdmamode = STM32_DMA_CR_CHSEL(SPI1_RX_DMA_STREAM) |
  204250:	f8df b1bc 	ldr.w	fp, [pc, #444]	; 204410 <main+0x440>
  204254:	f8c0 b028 	str.w	fp, [r0, #40]	; 0x28
                    STM32_DMA_CR_PL(STM32_SPI_SPI1_DMA_PRIORITY) |
                    STM32_DMA_CR_DIR_P2M |
                    STM32_DMA_CR_TCIE |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
  SPID1.txdmamode = STM32_DMA_CR_CHSEL(SPI1_TX_DMA_STREAM) |
  204258:	f10b 0b30 	add.w	fp, fp, #48	; 0x30
  qp->prev = qp;
  20425c:	e9c0 9903 	strd	r9, r9, [r0, #12]
  204260:	f8c0 b02c 	str.w	fp, [r0, #44]	; 0x2c
  204264:	206b      	movs	r0, #107	; 0x6b
  ch_memcore.basemem = __heap_base__;
  204266:	f8df 91ac 	ldr.w	r9, [pc, #428]	; 204414 <main+0x444>
  20426a:	f8cc 0028 	str.w	r0, [ip, #40]	; 0x28
  ch.vtlist.dlist.next = &ch.vtlist.dlist;
  20426e:	f104 001c 	add.w	r0, r4, #28
  STM32_ST_TIM->ARR    = ST_ARR_INIT;
  204272:	f8cc 802c 	str.w	r8, [ip, #44]	; 0x2c
  STM32_ST_TIM->CCMR1  = 0;
  204276:	f8cc 3018 	str.w	r3, [ip, #24]
  STM32_ST_TIM->CCR[0] = 0;
  20427a:	f8cc 3034 	str.w	r3, [ip, #52]	; 0x34
  STM32_ST_TIM->DIER   = 0;
  20427e:	f8cc 300c 	str.w	r3, [ip, #12]
  STM32_ST_TIM->CR2    = 0;
  204282:	f8cc 3004 	str.w	r3, [ip, #4]
  STM32_ST_TIM->EGR    = TIM_EGR_UG;
  204286:	f8cc 7014 	str.w	r7, [ip, #20]
  STM32_ST_TIM->CR1    = TIM_CR1_CEN;
  20428a:	f8cc 7000 	str.w	r7, [ip]
  pqp->next = pqp;
  20428e:	af04      	add	r7, sp, #16
  204290:	6024      	str	r4, [r4, #0]
  ch.vtlist.dlist.prev = &ch.vtlist.dlist;
  204292:	e9c4 0007 	strd	r0, r0, [r4, #28]
  ch.vtlist.dlist.delta = (sysinterval_t)-1;
  204296:	f8c4 8024 	str.w	r8, [r4, #36]	; 0x24
  tmp->best       = (rtcnt_t)-1;
  20429a:	f8cd 8010 	str.w	r8, [sp, #16]
  tmp->cumulative = (rttime_t)0;
  20429e:	4690      	mov	r8, r2
  2042a0:	61ca      	str	r2, [r1, #28]
  2042a2:	634a      	str	r2, [r1, #52]	; 0x34
  2042a4:	4a5c      	ldr	r2, [pc, #368]	; (204418 <main+0x448>)
  mp->provider = provider;
  2042a6:	485d      	ldr	r0, [pc, #372]	; (20441c <main+0x44c>)
  2042a8:	f8c9 2000 	str.w	r2, [r9]
  ch_memcore.topmem  = __heap_end__;
  2042ac:	4a5c      	ldr	r2, [pc, #368]	; (204420 <main+0x450>)
  ch.vtlist.lasttime = (systime_t)0;
  2042ae:	62a3      	str	r3, [r4, #40]	; 0x28
  2042b0:	f8c9 2004 	str.w	r2, [r9, #4]
  2042b4:	4a5b      	ldr	r2, [pc, #364]	; (204424 <main+0x454>)
  2042b6:	f8ce 3014 	str.w	r3, [lr, #20]
  2042ba:	f8ce 2000 	str.w	r2, [lr]
  } while ((c != (char)0) && (i > 0U));
}

static inline void dyn_list_init(dyn_list_t *dlp) {

  dlp->next = (dyn_element_t *)dlp;
  2042be:	f101 0210 	add.w	r2, r1, #16
  2042c2:	608b      	str	r3, [r1, #8]
  2042c4:	610a      	str	r2, [r1, #16]
  mp->object_size = size;
  2042c6:	2214      	movs	r2, #20
  mp->next = NULL;
  2042c8:	614b      	str	r3, [r1, #20]
  mp->object_size = size;
  2042ca:	618a      	str	r2, [r1, #24]
  2042cc:	f101 0224 	add.w	r2, r1, #36	; 0x24
  mp->next = NULL;
  2042d0:	62cb      	str	r3, [r1, #44]	; 0x2c
  2042d2:	624a      	str	r2, [r1, #36]	; 0x24
  2042d4:	f101 0228 	add.w	r2, r1, #40	; 0x28
  ch.tm.offset = (rtcnt_t)0;
  2042d8:	6763      	str	r3, [r4, #116]	; 0x74
  2042da:	628a      	str	r2, [r1, #40]	; 0x28
  mp->object_size = size;
  2042dc:	221c      	movs	r2, #28
  mp->provider = provider;
  2042de:	6208      	str	r0, [r1, #32]
  mp->object_size = size;
  2042e0:	630a      	str	r2, [r1, #48]	; 0x30
  2042e2:	f101 023c 	add.w	r2, r1, #60	; 0x3c
  mp->provider = provider;
  2042e6:	6388      	str	r0, [r1, #56]	; 0x38
  2042e8:	63ca      	str	r2, [r1, #60]	; 0x3c
  2042ea:	f101 0240 	add.w	r2, r1, #64	; 0x40
  2042ee:	640a      	str	r2, [r1, #64]	; 0x40
  2042f0:	f101 0244 	add.w	r2, r1, #68	; 0x44
  H_NEXT(&default_heap.header) = NULL;
  H_PAGES(&default_heap.header) = 0;
  2042f4:	e9ce 3301 	strd	r3, r3, [lr, #4]
  tmp->last       = (rtcnt_t)0;
  2042f8:	e9cd 3305 	strd	r3, r3, [sp, #20]
  2042fc:	644a      	str	r2, [r1, #68]	; 0x44
  tmp->cumulative = (rttime_t)0;
  2042fe:	2200      	movs	r2, #0
  qp->prev = qp;
  204300:	e9ce aa03 	strd	sl, sl, [lr, #12]
  204304:	e9c1 1100 	strd	r1, r1, [r1]
  tmp->n          = (ucnt_t)0;
  204308:	9307      	str	r3, [sp, #28]
  tmp->cumulative = (rttime_t)0;
  20430a:	2300      	movs	r3, #0
  20430c:	e9cd 2308 	strd	r2, r3, [sp, #32]
    chTMStartMeasurementX(&tm);
  204310:	4638      	mov	r0, r7
  204312:	f7fc f9c5 	bl	2006a0 <chTMStartMeasurementX>
    chTMStopMeasurementX(&tm);
  204316:	f7fc f9cb 	bl	2006b0 <chTMStopMeasurementX>
  } while (i > 0U);
  20431a:	f1b8 0801 	subs.w	r8, r8, #1
  20431e:	d1f7      	bne.n	204310 <main+0x340>
  ch.tm.offset = tm.best;
  204320:	9a04      	ldr	r2, [sp, #16]
  204322:	f04f 0920 	mov.w	r9, #32
  REG_INSERT(tp);
  204326:	4b40      	ldr	r3, [pc, #256]	; (204428 <main+0x458>)
  204328:	6762      	str	r2, [r4, #116]	; 0x74
  tp->hdr.pqueue.prio = prio;
  20432a:	2280      	movs	r2, #128	; 0x80
  REG_INSERT(tp);
  20432c:	6960      	ldr	r0, [r4, #20]
  qp->next = qp;
  20432e:	f103 012c 	add.w	r1, r3, #44	; 0x2c
  tp->hdr.pqueue.prio = prio;
  204332:	63a2      	str	r2, [r4, #56]	; 0x38
  lp->next = lp;
  204334:	f103 0c28 	add.w	ip, r3, #40	; 0x28
  tp->realprio        = prio;
  204338:	66e2      	str	r2, [r4, #108]	; 0x6c
  tp->refs            = (trefs_t)1;
  20433a:	2201      	movs	r2, #1
  tp->name            = name;
  20433c:	f8df e0ec 	ldr.w	lr, [pc, #236]	; 20442c <main+0x45c>
  tp->flags           = CH_FLAG_MODE_STATIC;
  204340:	f884 8051 	strb.w	r8, [r4, #81]	; 0x51
  REG_INSERT(tp);
  204344:	6424      	str	r4, [r4, #64]	; 0x40
  204346:	6460      	str	r0, [r4, #68]	; 0x44
  tp->refs            = (trefs_t)1;
  204348:	f884 2052 	strb.w	r2, [r4, #82]	; 0x52
  tp->name            = name;
  20434c:	f8c4 e048 	str.w	lr, [r4, #72]	; 0x48
  tp->epending        = (eventmask_t)0;
  204350:	e9c4 8819 	strd	r8, r8, [r4, #100]	; 0x64
  REG_INSERT(tp);
  204354:	6103      	str	r3, [r0, #16]
  204356:	f8c4 c058 	str.w	ip, [r4, #88]	; 0x58
#elif CH_CFG_USE_DYNAMIC == TRUE
  currp->wabase = NULL;
#endif

  /* Setting up the caller as current thread.*/
  currp->state = CH_STATE_CURRENT;
  20435a:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
  currp->wabase = NULL;
  20435e:	f8c4 804c 	str.w	r8, [r4, #76]	; 0x4c
  currp = _thread_init(&ch.mainthread, (const char *)&ch_debug, NORMALPRIO);
  204362:	e9c4 3305 	strd	r3, r3, [r4, #20]
  qp->prev = qp;
  204366:	e9c4 1117 	strd	r1, r1, [r4, #92]	; 0x5c
  20436a:	f389 8811 	msr	BASEPRI, r9
  __ASM volatile ("cpsie i" : : : "memory");
  20436e:	b662      	cpsie	i
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  204370:	4b2f      	ldr	r3, [pc, #188]	; (204430 <main+0x460>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  204372:	f64f 0eff 	movw	lr, #63743	; 0xf8ff
  reg_value  =  (reg_value                                   |
  204376:	482f      	ldr	r0, [pc, #188]	; (204434 <main+0x464>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  204378:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  DWT->LAR = 0xC5ACCE55U;
  20437c:	492e      	ldr	r1, [pc, #184]	; (204438 <main+0x468>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  20437e:	ea0c 0c0e 	and.w	ip, ip, lr
  reg_value  =  (reg_value                                   |
  204382:	ea4c 0000 	orr.w	r0, ip, r0
  SCB->AIRCR =  reg_value;
  204386:	60d8      	str	r0, [r3, #12]
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
  204388:	f8d3 00fc 	ldr.w	r0, [r3, #252]	; 0xfc
  20438c:	f040 7080 	orr.w	r0, r0, #16777216	; 0x1000000
  204390:	f8c3 00fc 	str.w	r0, [r3, #252]	; 0xfc
  DWT->LAR = 0xC5ACCE55U;
  204394:	4829      	ldr	r0, [pc, #164]	; (20443c <main+0x46c>)
  204396:	f8c1 0fb0 	str.w	r0, [r1, #4016]	; 0xfb0
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
  20439a:	6808      	ldr	r0, [r1, #0]
  20439c:	4310      	orrs	r0, r2
  20439e:	6008      	str	r0, [r1, #0]
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  2043a0:	2110      	movs	r1, #16
  2043a2:	77d9      	strb	r1, [r3, #31]
  2043a4:	f883 9022 	strb.w	r9, [r3, #34]	; 0x22
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  2043a8:	f388 8811 	msr	BASEPRI, r8
  __ASM volatile ("cpsie i" : : : "memory");
  2043ac:	b662      	cpsie	i
  2043ae:	e047      	b.n	204440 <main+0x470>
  2043b0:	40026000 	.word	0x40026000
  2043b4:	40026400 	.word	0x40026400
  2043b8:	e000e100 	.word	0xe000e100
  2043bc:	200008e8 	.word	0x200008e8
  2043c0:	20000858 	.word	0x20000858
  2043c4:	20000810 	.word	0x20000810
  2043c8:	20000828 	.word	0x20000828
  2043cc:	20000800 	.word	0x20000800
  2043d0:	40000400 	.word	0x40000400
  2043d4:	20001b2c 	.word	0x20001b2c
  2043d8:	200008b8 	.word	0x200008b8
  2043dc:	0337f980 	.word	0x0337f980
  2043e0:	20000e94 	.word	0x20000e94
  2043e4:	40000800 	.word	0x40000800
  2043e8:	e0042000 	.word	0xe0042000
  2043ec:	40010000 	.word	0x40010000
  2043f0:	08005c90 	.word	0x08005c90
  2043f4:	20001b3c 	.word	0x20001b3c
  2043f8:	00200611 	.word	0x00200611
  2043fc:	2000096c 	.word	0x2000096c
  204400:	40004800 	.word	0x40004800
  204404:	40023800 	.word	0x40023800
  204408:	200009e4 	.word	0x200009e4
  20440c:	40013000 	.word	0x40013000
  204410:	06010016 	.word	0x06010016
  204414:	20000b08 	.word	0x20000b08
  204418:	200200d0 	.word	0x200200d0
  20441c:	00200741 	.word	0x00200741
  204420:	20080000 	.word	0x20080000
  204424:	00200701 	.word	0x00200701
  204428:	2000099c 	.word	0x2000099c
  20442c:	080058f8 	.word	0x080058f8
  204430:	e000ed00 	.word	0xe000ed00
  204434:	05fa0300 	.word	0x05fa0300
  204438:	e0001000 	.word	0xe0001000
  20443c:	c5acce55 	.word	0xc5acce55
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
  204440:	f389 8811 	msr	BASEPRI, r9
  tp->wabase = tdp->wbase;
  204444:	4bc5      	ldr	r3, [pc, #788]	; (20475c <main+0x78c>)
  PORT_SETUP_CONTEXT(tp, tdp->wbase, tp, tdp->funcp, tdp->arg);
  204446:	f103 016c 	add.w	r1, r3, #108	; 0x6c
  REG_INSERT(tp);
  20444a:	f103 0090 	add.w	r0, r3, #144	; 0x90
  tp->hdr.pqueue.prio = prio;
  20444e:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  PORT_SETUP_CONTEXT(tp, tdp->wbase, tp, tdp->funcp, tdp->arg);
  204452:	f8c3 109c 	str.w	r1, [r3, #156]	; 0x9c
  204456:	49c2      	ldr	r1, [pc, #776]	; (204760 <main+0x790>)
  tp->realprio        = prio;
  204458:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
  PORT_SETUP_CONTEXT(tp, tdp->wbase, tp, tdp->funcp, tdp->arg);
  20445c:	66d9      	str	r1, [r3, #108]	; 0x6c
  20445e:	49c1      	ldr	r1, [pc, #772]	; (204764 <main+0x794>)
  tp->refs            = (trefs_t)1;
  204460:	f883 20b2 	strb.w	r2, [r3, #178]	; 0xb2
  PORT_SETUP_CONTEXT(tp, tdp->wbase, tp, tdp->funcp, tdp->arg);
  204464:	f8c3 108c 	str.w	r1, [r3, #140]	; 0x8c
  tp->state           = CH_STATE_WTSTART;
  204468:	2102      	movs	r1, #2
  REG_INSERT(tp);
  20446a:	6962      	ldr	r2, [r4, #20]
  tp->state           = CH_STATE_WTSTART;
  20446c:	f8a3 10b0 	strh.w	r1, [r3, #176]	; 0xb0
  tp->name            = name;
  204470:	49bd      	ldr	r1, [pc, #756]	; (204768 <main+0x798>)
  REG_INSERT(tp);
  204472:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  tp->wabase = tdp->wbase;
  204476:	f8c3 30ac 	str.w	r3, [r3, #172]	; 0xac
  PORT_SETUP_CONTEXT(tp, tdp->wbase, tp, tdp->funcp, tdp->arg);
  20447a:	f8c3 8070 	str.w	r8, [r3, #112]	; 0x70
  REG_INSERT(tp);
  20447e:	f8c3 40a0 	str.w	r4, [r3, #160]	; 0xa0
  tp->name            = name;
  204482:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
  tp->epending        = (eventmask_t)0;
  204486:	e9c3 8831 	strd	r8, r8, [r3, #196]	; 0xc4
  REG_INSERT(tp);
  20448a:	6110      	str	r0, [r2, #16]
  qp->next = qp;
  20448c:	f103 02bc 	add.w	r2, r3, #188	; 0xbc
  204490:	6160      	str	r0, [r4, #20]
  qp->prev = qp;
  204492:	e9c3 222f 	strd	r2, r2, [r3, #188]	; 0xbc
  lp->next = lp;
  204496:	f103 02b8 	add.w	r2, r3, #184	; 0xb8
  20449a:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
  chSchWakeupS(tp, MSG_OK);
  20449e:	f7fd fc4f 	bl	201d40 <chSchWakeupS.constprop.0>
  2044a2:	f388 8811 	msr	BASEPRI, r8
  2044a6:	f389 8811 	msr	BASEPRI, r9
  if (sdp->state == SD_STOP) {
  2044aa:	7a2b      	ldrb	r3, [r5, #8]
  2044ac:	2b01      	cmp	r3, #1
  2044ae:	f000 84bd 	beq.w	204e2c <main+0xe5c>
    brr = (uint32_t)(sdp->clock / config->speed);
  2044b2:	6dab      	ldr	r3, [r5, #88]	; 0x58
  u->CR2 = config->cr2 | USART_CR2_LBDIE;
  2044b4:	2140      	movs	r1, #64	; 0x40
    brr = (uint32_t)(sdp->clock / config->speed);
  2044b6:	4aad      	ldr	r2, [pc, #692]	; (20476c <main+0x79c>)
  u->CR3 = config->cr3 | USART_CR3_EIE;
  2044b8:	f04f 0901 	mov.w	r9, #1
  sdp->state = SD_READY;
  2044bc:	f04f 0a02 	mov.w	sl, #2
  2044c0:	2400      	movs	r4, #0
    brr = (uint32_t)(sdp->clock / config->speed);
  2044c2:	fba2 2303 	umull	r2, r3, r2, r3
  2044c6:	0c1a      	lsrs	r2, r3, #16
  USART_TypeDef *u = sdp->usart;
  2044c8:	6d6b      	ldr	r3, [r5, #84]	; 0x54
  u->BRR = brr;
  2044ca:	60da      	str	r2, [r3, #12]
  u->ICR = 0xFFFFFFFFU;
  2044cc:	f04f 32ff 	mov.w	r2, #4294967295
  u->CR2 = config->cr2 | USART_CR2_LBDIE;
  2044d0:	6059      	str	r1, [r3, #4]
  u->CR1 = config->cr1 | USART_CR1_UE | USART_CR1_PEIE |
  2044d2:	f240 112d 	movw	r1, #301	; 0x12d
  u->CR3 = config->cr3 | USART_CR3_EIE;
  2044d6:	f8c3 9008 	str.w	r9, [r3, #8]
  u->CR1 = config->cr1 | USART_CR1_UE | USART_CR1_PEIE |
  2044da:	6019      	str	r1, [r3, #0]
  u->ICR = 0xFFFFFFFFU;
  2044dc:	621a      	str	r2, [r3, #32]
  2044de:	f885 a008 	strb.w	sl, [r5, #8]
    sdp->rxmask = 0xFF;
  2044e2:	f885 205c 	strb.w	r2, [r5, #92]	; 0x5c
  2044e6:	f384 8811 	msr	BASEPRI, r4
  palSetPadMode( GPIOD, 8, PAL_MODE_ALTERNATE(7) );
  2044ea:	48a1      	ldr	r0, [pc, #644]	; (204770 <main+0x7a0>)
  2044ec:	f240 3282 	movw	r2, #898	; 0x382
  2044f0:	f44f 7180 	mov.w	r1, #256	; 0x100
  2044f4:	f7fb ff8c 	bl	200410 <_pal_lld_setgroupmode>
  palSetPadMode( GPIOD, 9, PAL_MODE_ALTERNATE(7) );
  2044f8:	f240 3282 	movw	r2, #898	; 0x382
  2044fc:	f44f 7100 	mov.w	r1, #512	; 0x200
  204500:	f7fb ff86 	bl	200410 <_pal_lld_setgroupmode>
  mbp->buffer = buf;
  204504:	4b9b      	ldr	r3, [pc, #620]	; (204774 <main+0x7a4>)
  204506:	4a9c      	ldr	r2, [pc, #624]	; (204778 <main+0x7a8>)
    palSetLineMode(LINE_LED1, PAL_MODE_OUTPUT_PUSHPULL);
  204508:	f5a0 6000 	sub.w	r0, r0, #2048	; 0x800
  mbp->cnt    = (size_t)0;
  20450c:	611c      	str	r4, [r3, #16]
  20450e:	4649      	mov	r1, r9
  mbp->buffer = buf;
  204510:	601a      	str	r2, [r3, #0]
  mbp->reset  = false;
  204512:	751c      	strb	r4, [r3, #20]
  mbp->wrptr  = buf;
  204514:	e9c3 2202 	strd	r2, r2, [r3, #8]
  mbp->top    = &buf[n];
  204518:	f502 72c8 	add.w	r2, r2, #400	; 0x190
  20451c:	605a      	str	r2, [r3, #4]
  qp->next = qp;
  20451e:	f103 0218 	add.w	r2, r3, #24
  qp->prev = qp;
  204522:	e9c3 2206 	strd	r2, r2, [r3, #24]
  qp->next = qp;
  204526:	f103 0220 	add.w	r2, r3, #32
  qp->prev = qp;
  20452a:	e9c3 2208 	strd	r2, r2, [r3, #32]
  uart3_stream = (BaseSequentialStream *)uart3;
  20452e:	4b93      	ldr	r3, [pc, #588]	; (20477c <main+0x7ac>)
  204530:	464a      	mov	r2, r9
  204532:	601d      	str	r5, [r3, #0]
  204534:	f7fb ff6c 	bl	200410 <_pal_lld_setgroupmode>
    palSetLineMode(LINE_LED2, PAL_MODE_OUTPUT_PUSHPULL);
  204538:	464a      	mov	r2, r9
  20453a:	2180      	movs	r1, #128	; 0x80
  20453c:	f7fb ff68 	bl	200410 <_pal_lld_setgroupmode>
    palSetLineMode(LINE_LED3, PAL_MODE_OUTPUT_PUSHPULL);
  204540:	464a      	mov	r2, r9
  204542:	f44f 4180 	mov.w	r1, #16384	; 0x4000
  204546:	2520      	movs	r5, #32
  204548:	f7fb ff62 	bl	200410 <_pal_lld_setgroupmode>
  20454c:	f385 8811 	msr	BASEPRI, r5
  gptp->config = config;
  204550:	4a8b      	ldr	r2, [pc, #556]	; (204780 <main+0x7b0>)
  204552:	4b8c      	ldr	r3, [pc, #560]	; (204784 <main+0x7b4>)
  204554:	4693      	mov	fp, r2
  gpt_lld_start(gptp);
  204556:	4610      	mov	r0, r2
  gptp->config = config;
  204558:	6053      	str	r3, [r2, #4]
  gpt_lld_start(gptp);
  20455a:	f7fc f801 	bl	200560 <gpt_lld_start>
  gptp->state = GPT_READY;
  20455e:	f88b a000 	strb.w	sl, [fp]
  204562:	f384 8811 	msr	BASEPRI, r4
  palSetPadMode(IN2_PORT,IN2_PIN,PAL_MODE_OUTPUT_PUSHPULL);
  204566:	4888      	ldr	r0, [pc, #544]	; (204788 <main+0x7b8>)
  204568:	464a      	mov	r2, r9
  20456a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  20456e:	f7fb ff4f 	bl	200410 <_pal_lld_setgroupmode>
  palSetPadMode(IN1_PORT,IN1_PIN,PAL_MODE_OUTPUT_PUSHPULL);
  204572:	464a      	mov	r2, r9
  204574:	f5a0 6080 	sub.w	r0, r0, #1024	; 0x400
  204578:	f44f 7100 	mov.w	r1, #512	; 0x200
  20457c:	f7fb ff48 	bl	200410 <_pal_lld_setgroupmode>
  palSetPadMode(ENA_PORT,ENA_PIN,  PAL_MODE_ALTERNATE(1) );
  204580:	2282      	movs	r2, #130	; 0x82
  204582:	f44f 6100 	mov.w	r1, #2048	; 0x800
  204586:	f7fb ff43 	bl	200410 <_pal_lld_setgroupmode>
  20458a:	f385 8811 	msr	BASEPRI, r5
  pwmp->config = config;
  20458e:	4b7f      	ldr	r3, [pc, #508]	; (20478c <main+0x7bc>)
  if (pwmp->state == PWM_STOP) {
  204590:	7832      	ldrb	r2, [r6, #0]
  pwmp->period = config->period;
  204592:	6859      	ldr	r1, [r3, #4]
  204594:	454a      	cmp	r2, r9
  pwmp->config = config;
  204596:	6073      	str	r3, [r6, #4]
  pwmp->period = config->period;
  204598:	60b1      	str	r1, [r6, #8]
  20459a:	f000 8429 	beq.w	204df0 <main+0xe20>
    pwmp->tim->CR1    = 0;                  /* Timer disabled.              */
  20459e:	69b2      	ldr	r2, [r6, #24]
  2045a0:	6014      	str	r4, [r2, #0]
    if (pwmp->channels > 4) {
  2045a2:	7c30      	ldrb	r0, [r6, #16]
    pwmp->tim->CCR[0] = 0;                  /* Comparator 1 disabled.       */
  2045a4:	6354      	str	r4, [r2, #52]	; 0x34
    if (pwmp->channels > 4) {
  2045a6:	2804      	cmp	r0, #4
    pwmp->tim->CCR[1] = 0;                  /* Comparator 2 disabled.       */
  2045a8:	6394      	str	r4, [r2, #56]	; 0x38
    pwmp->tim->CCR[2] = 0;                  /* Comparator 3 disabled.       */
  2045aa:	63d4      	str	r4, [r2, #60]	; 0x3c
    pwmp->tim->CCR[3] = 0;                  /* Comparator 4 disabled.       */
  2045ac:	6414      	str	r4, [r2, #64]	; 0x40
    if (pwmp->channels > 4) {
  2045ae:	f200 841b 	bhi.w	204de8 <main+0xe18>
    pwmp->tim->CNT  = 0;                    /* Counter reset to zero.       */
  2045b2:	2000      	movs	r0, #0
  2045b4:	6250      	str	r0, [r2, #36]	; 0x24
  pwmp->tim->ARR  = pwmp->period - 1;
  2045b6:	1e48      	subs	r0, r1, #1
  psc = (pwmp->clock / pwmp->config->frequency) - 1;
  2045b8:	6972      	ldr	r2, [r6, #20]
  2045ba:	6819      	ldr	r1, [r3, #0]
  switch (pwmp->config->channels[0].mode & PWM_OUTPUT_MASK) {
  2045bc:	68dd      	ldr	r5, [r3, #12]
  psc = (pwmp->clock / pwmp->config->frequency) - 1;
  2045be:	fbb2 f2f1 	udiv	r2, r2, r1
  2045c2:	1e51      	subs	r1, r2, #1
  pwmp->tim->PSC  = psc;
  2045c4:	69b2      	ldr	r2, [r6, #24]
  2045c6:	6291      	str	r1, [r2, #40]	; 0x28
  pwmp->tim->CR2  = pwmp->config->cr2;
  2045c8:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
  pwmp->tim->ARR  = pwmp->period - 1;
  2045ca:	62d0      	str	r0, [r2, #44]	; 0x2c
  pwmp->tim->CR2  = pwmp->config->cr2;
  2045cc:	6051      	str	r1, [r2, #4]
  switch (pwmp->config->channels[0].mode & PWM_OUTPUT_MASK) {
  2045ce:	f005 010f 	and.w	r1, r5, #15
  2045d2:	2901      	cmp	r1, #1
  2045d4:	d002      	beq.n	2045dc <main+0x60c>
  2045d6:	2902      	cmp	r1, #2
  2045d8:	d102      	bne.n	2045e0 <main+0x610>
    ccer |= STM32_TIM_CCER_CC1P;
  2045da:	4688      	mov	r8, r1
    ccer |= STM32_TIM_CCER_CC1E;
  2045dc:	f048 0801 	orr.w	r8, r8, #1
  switch (pwmp->config->channels[1].mode & PWM_OUTPUT_MASK) {
  2045e0:	695c      	ldr	r4, [r3, #20]
  2045e2:	f004 010f 	and.w	r1, r4, #15
  2045e6:	2901      	cmp	r1, #1
  2045e8:	d003      	beq.n	2045f2 <main+0x622>
  2045ea:	2902      	cmp	r1, #2
  2045ec:	d103      	bne.n	2045f6 <main+0x626>
    ccer |= STM32_TIM_CCER_CC2P;
  2045ee:	f048 0820 	orr.w	r8, r8, #32
    ccer |= STM32_TIM_CCER_CC2E;
  2045f2:	f048 0810 	orr.w	r8, r8, #16
  switch (pwmp->config->channels[2].mode & PWM_OUTPUT_MASK) {
  2045f6:	69d8      	ldr	r0, [r3, #28]
  2045f8:	f000 010f 	and.w	r1, r0, #15
  2045fc:	2901      	cmp	r1, #1
  2045fe:	d003      	beq.n	204608 <main+0x638>
  204600:	2902      	cmp	r1, #2
  204602:	d103      	bne.n	20460c <main+0x63c>
    ccer |= STM32_TIM_CCER_CC3P;
  204604:	f448 7800 	orr.w	r8, r8, #512	; 0x200
    ccer |= STM32_TIM_CCER_CC3E;
  204608:	f448 7880 	orr.w	r8, r8, #256	; 0x100
  switch (pwmp->config->channels[3].mode & PWM_OUTPUT_MASK) {
  20460c:	6a59      	ldr	r1, [r3, #36]	; 0x24
  20460e:	f001 0c0f 	and.w	ip, r1, #15
  204612:	f1bc 0f01 	cmp.w	ip, #1
  204616:	d004      	beq.n	204622 <main+0x652>
  204618:	f1bc 0f02 	cmp.w	ip, #2
  20461c:	d103      	bne.n	204626 <main+0x656>
    ccer |= STM32_TIM_CCER_CC4P;
  20461e:	f448 5800 	orr.w	r8, r8, #8192	; 0x2000
    ccer |= STM32_TIM_CCER_CC4E;
  204622:	f448 5880 	orr.w	r8, r8, #4096	; 0x1000
    switch (pwmp->config->channels[0].mode & PWM_COMPLEMENTARY_OUTPUT_MASK) {
  204626:	f005 05f0 	and.w	r5, r5, #240	; 0xf0
  20462a:	2d10      	cmp	r5, #16
  20462c:	d003      	beq.n	204636 <main+0x666>
  20462e:	2d20      	cmp	r5, #32
  204630:	d103      	bne.n	20463a <main+0x66a>
      ccer |= STM32_TIM_CCER_CC1NP;
  204632:	f048 0808 	orr.w	r8, r8, #8
      ccer |= STM32_TIM_CCER_CC1NE;
  204636:	f048 0804 	orr.w	r8, r8, #4
    switch (pwmp->config->channels[1].mode & PWM_COMPLEMENTARY_OUTPUT_MASK) {
  20463a:	f004 04f0 	and.w	r4, r4, #240	; 0xf0
  20463e:	2c10      	cmp	r4, #16
  204640:	d003      	beq.n	20464a <main+0x67a>
  204642:	2c20      	cmp	r4, #32
  204644:	d103      	bne.n	20464e <main+0x67e>
      ccer |= STM32_TIM_CCER_CC2NP;
  204646:	f048 0880 	orr.w	r8, r8, #128	; 0x80
      ccer |= STM32_TIM_CCER_CC2NE;
  20464a:	f048 0840 	orr.w	r8, r8, #64	; 0x40
    switch (pwmp->config->channels[2].mode & PWM_COMPLEMENTARY_OUTPUT_MASK) {
  20464e:	f000 00f0 	and.w	r0, r0, #240	; 0xf0
  204652:	2810      	cmp	r0, #16
  204654:	d003      	beq.n	20465e <main+0x68e>
  204656:	2820      	cmp	r0, #32
  204658:	d103      	bne.n	204662 <main+0x692>
      ccer |= STM32_TIM_CCER_CC3NP;
  20465a:	f448 6800 	orr.w	r8, r8, #2048	; 0x800
      ccer |= STM32_TIM_CCER_CC3NE;
  20465e:	f448 6880 	orr.w	r8, r8, #1024	; 0x400
    switch (pwmp->config->channels[3].mode & PWM_COMPLEMENTARY_OUTPUT_MASK) {
  204662:	f001 01f0 	and.w	r1, r1, #240	; 0xf0
  204666:	2910      	cmp	r1, #16
  204668:	d003      	beq.n	204672 <main+0x6a2>
  20466a:	2920      	cmp	r1, #32
  20466c:	d103      	bne.n	204676 <main+0x6a6>
      ccer |= STM32_TIM_CCER_CC4NP;
  20466e:	f448 4800 	orr.w	r8, r8, #32768	; 0x8000
      ccer |= STM32_TIM_CCER_CC4NE;
  204672:	f448 4880 	orr.w	r8, r8, #16384	; 0x4000
  pwmp->tim->CCER  = ccer;
  204676:	f8c2 8020 	str.w	r8, [r2, #32]
  pwmp->tim->SR    = 0;                     /* Clear pending IRQs.          */
  20467a:	2500      	movs	r5, #0
  pwmp->tim->EGR   = STM32_TIM_EGR_UG;      /* Update event.                */
  20467c:	f04f 0801 	mov.w	r8, #1
  pwmp->tim->BDTR  = pwmp->config->bdtr | STM32_TIM_BDTR_MOE;
  204680:	e9d3 3110 	ldrd	r3, r1, [r3, #64]	; 0x40
  pwmp->tim->EGR   = STM32_TIM_EGR_UG;      /* Update event.                */
  204684:	f8c2 8014 	str.w	r8, [r2, #20]
  pwmp->tim->DIER  = pwmp->config->dier &   /* DMA-related DIER settings.   */
  204688:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
  pwmp->tim->BDTR  = pwmp->config->bdtr | STM32_TIM_BDTR_MOE;
  20468c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
  pwmp->tim->SR    = 0;                     /* Clear pending IRQs.          */
  204690:	6115      	str	r5, [r2, #16]
  pwmp->tim->DIER  = pwmp->config->dier &   /* DMA-related DIER settings.   */
  204692:	60d1      	str	r1, [r2, #12]
  pwmp->tim->BDTR  = pwmp->config->bdtr | STM32_TIM_BDTR_MOE;
  204694:	6453      	str	r3, [r2, #68]	; 0x44
  pwmp->tim->CR1   = STM32_TIM_CR1_ARPE | STM32_TIM_CR1_URS |
  204696:	2385      	movs	r3, #133	; 0x85
  204698:	6013      	str	r3, [r2, #0]
  pwmp->state = PWM_READY;
  20469a:	f04f 0302 	mov.w	r3, #2
  pwmp->enabled = 0;
  20469e:	60f5      	str	r5, [r6, #12]
  pwmp->state = PWM_READY;
  2046a0:	7033      	strb	r3, [r6, #0]
  2046a2:	f385 8811 	msr	BASEPRI, r5
void Init_PID_Reg(void)
{
  Reg1.P=72;
  Reg1.D=20 ;
  Reg1.I=210;
  Reg1.Summ_Error=0;
  2046a6:	493a      	ldr	r1, [pc, #232]	; (204790 <main+0x7c0>)
  Reg1.D=20 ;
  2046a8:	f04f 0214 	mov.w	r2, #20
  Reg1.P=72;
  2046ac:	4b39      	ldr	r3, [pc, #228]	; (204794 <main+0x7c4>)
  2046ae:	f04f 0920 	mov.w	r9, #32
  palSetPadMode(GPIOB, 8u, PAL_MODE_INPUT);
  2046b2:	4c39      	ldr	r4, [pc, #228]	; (204798 <main+0x7c8>)
  2046b4:	600b      	str	r3, [r1, #0]
  Reg1.Max_Summ_Error=MAX_I_Reg;
  2046b6:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  Reg1.Summ_Error=0;
  2046ba:	608d      	str	r5, [r1, #8]
  2046bc:	4620      	mov	r0, r4
  Reg1.Max_Summ_Error=MAX_I_Reg;
  2046be:	60cb      	str	r3, [r1, #12]
  uint8_t arg = 5;
  2046c0:	f04f 0305 	mov.w	r3, #5
  Reg1.Last_Process_Value=0;
  2046c4:	610d      	str	r5, [r1, #16]
  Reg1.D=20 ;
  2046c6:	808a      	strh	r2, [r1, #4]
  palSetPadMode(GPIOB, 8u, PAL_MODE_INPUT);
  2046c8:	462a      	mov	r2, r5
  2046ca:	f44f 7180 	mov.w	r1, #256	; 0x100
  uint8_t arg = 5;
  2046ce:	f88d 3010 	strb.w	r3, [sp, #16]
  palSetPadMode(GPIOB, 8u, PAL_MODE_INPUT);
  2046d2:	f7fb fe9d 	bl	200410 <_pal_lld_setgroupmode>
  2046d6:	f389 8811 	msr	BASEPRI, r9
  palEnablePadEvent(GPIOB, 8u, PAL_EVENT_MODE_BOTH_EDGES);
  2046da:	2203      	movs	r2, #3
  2046dc:	2108      	movs	r1, #8
  2046de:	f7fb ff07 	bl	2004f0 <_pal_lld_enablepadevent>
  2046e2:	f385 8811 	msr	BASEPRI, r5
  2046e6:	f389 8811 	msr	BASEPRI, r9
  2046ea:	4a2c      	ldr	r2, [pc, #176]	; (20479c <main+0x7cc>)
  pep->cb = cb;
  2046ec:	4b2c      	ldr	r3, [pc, #176]	; (2047a0 <main+0x7d0>)
  pep->arg = arg;
  2046ee:	6457      	str	r7, [r2, #68]	; 0x44
  pep->cb = cb;
  2046f0:	6413      	str	r3, [r2, #64]	; 0x40
  2046f2:	f385 8811 	msr	BASEPRI, r5
  palSetPadMode(GPIOB, 9u, PAL_MODE_INPUT);
  2046f6:	f44f 7100 	mov.w	r1, #512	; 0x200
  2046fa:	462a      	mov	r2, r5
  2046fc:	4620      	mov	r0, r4
  2046fe:	f7fb fe87 	bl	200410 <_pal_lld_setgroupmode>
  mbp->buffer = buf;
  204702:	4b28      	ldr	r3, [pc, #160]	; (2047a4 <main+0x7d4>)
  204704:	4a28      	ldr	r2, [pc, #160]	; (2047a8 <main+0x7d8>)
{
  Motor_Init();
  Init_PID_Reg();
  Sensor_Gpio_Init();
  chMBObjectInit(&pid_mb, pid_mb_buffer, BUFFER_SIZE);
  chThdCreateStatic(pidThread, sizeof(pidThread), NORMALPRIO, pid, NULL);
  204706:	f44f 71e4 	mov.w	r1, #456	; 0x1c8
  mbp->cnt    = (size_t)0;
  20470a:	611d      	str	r5, [r3, #16]
  mbp->buffer = buf;
  20470c:	601a      	str	r2, [r3, #0]
  mbp->reset  = false;
  20470e:	751d      	strb	r5, [r3, #20]
  204710:	4826      	ldr	r0, [pc, #152]	; (2047ac <main+0x7dc>)
  mbp->wrptr  = buf;
  204712:	e9c3 2202 	strd	r2, r2, [r3, #8]
  mbp->top    = &buf[n];
  204716:	f502 72c8 	add.w	r2, r2, #400	; 0x190
  20471a:	605a      	str	r2, [r3, #4]
  qp->next = qp;
  20471c:	f103 0218 	add.w	r2, r3, #24
  qp->prev = qp;
  204720:	e9c3 2206 	strd	r2, r2, [r3, #24]
  qp->next = qp;
  204724:	eb03 0209 	add.w	r2, r3, r9
  qp->prev = qp;
  204728:	e9c3 2208 	strd	r2, r2, [r3, #32]
  20472c:	4b20      	ldr	r3, [pc, #128]	; (2047b0 <main+0x7e0>)
  20472e:	2280      	movs	r2, #128	; 0x80
  204730:	f7fd fb36 	bl	201da0 <chThdCreateStatic.constprop.0.isra.0>
  palSetPadMode(DB8_GPIO_Port,DB8_Pin,PAL_MODE_OUTPUT_PUSHPULL);
  204734:	480e      	ldr	r0, [pc, #56]	; (204770 <main+0x7a0>)
  204736:	4642      	mov	r2, r8
  204738:	4641      	mov	r1, r8
  20473a:	f7fb fe69 	bl	200410 <_pal_lld_setgroupmode>
  palSetPadMode(DB9_GPIO_Port,DB9_Pin,PAL_MODE_OUTPUT_PUSHPULL);
  20473e:	4642      	mov	r2, r8
  204740:	2102      	movs	r1, #2
  204742:	f7fb fe65 	bl	200410 <_pal_lld_setgroupmode>
  palSetPadMode(DB10_GPIO_Port,DB10_Pin,PAL_MODE_OUTPUT_PUSHPULL);
  204746:	4642      	mov	r2, r8
  204748:	2104      	movs	r1, #4
  20474a:	f7fb fe61 	bl	200410 <_pal_lld_setgroupmode>
  palSetPadMode(DB11_GPIO_Port,DB11_Pin,PAL_MODE_OUTPUT_PUSHPULL);
  20474e:	4642      	mov	r2, r8
  204750:	2108      	movs	r1, #8
  204752:	f7fb fe5d 	bl	200410 <_pal_lld_setgroupmode>
  palSetPadMode(DB12_GPIO_Port,DB12_Pin,PAL_MODE_OUTPUT_PUSHPULL);
  204756:	4642      	mov	r2, r8
  204758:	2110      	movs	r1, #16
  20475a:	e02b      	b.n	2047b4 <main+0x7e4>
  20475c:	20000a30 	.word	0x20000a30
  204760:	00200621 	.word	0x00200621
  204764:	002002f1 	.word	0x002002f1
  204768:	08005774 	.word	0x08005774
  20476c:	91a2b3c5 	.word	0x91a2b3c5
  204770:	40020c00 	.word	0x40020c00
  204774:	20000f38 	.word	0x20000f38
  204778:	20000f60 	.word	0x20000f60
  20477c:	20001e18 	.word	0x20001e18
  204780:	20000800 	.word	0x20000800
  204784:	20020000 	.word	0x20020000
  204788:	40021400 	.word	0x40021400
  20478c:	20020020 	.word	0x20020020
  204790:	20000844 	.word	0x20000844
  204794:	00d20048 	.word	0x00d20048
  204798:	40020400 	.word	0x40020400
  20479c:	200008e8 	.word	0x200008e8
  2047a0:	00200761 	.word	0x00200761
  2047a4:	20001970 	.word	0x20001970
  2047a8:	20001998 	.word	0x20001998
  2047ac:	200017a8 	.word	0x200017a8
  2047b0:	00203511 	.word	0x00203511
  2047b4:	f7fb fe2c 	bl	200410 <_pal_lld_setgroupmode>
  palSetPadMode(DB13_GPIO_Port,DB13_Pin,PAL_MODE_OUTPUT_PUSHPULL);
  2047b8:	4642      	mov	r2, r8
  2047ba:	4649      	mov	r1, r9
  2047bc:	f7fb fe28 	bl	200410 <_pal_lld_setgroupmode>
  palSetPadMode(DB14_GPIO_Port,DB14_Pin,PAL_MODE_OUTPUT_PUSHPULL);
  2047c0:	4642      	mov	r2, r8
  2047c2:	2140      	movs	r1, #64	; 0x40
  2047c4:	f7fb fe24 	bl	200410 <_pal_lld_setgroupmode>
  palSetPadMode(DB15_GPIO_Port,DB15_Pin,PAL_MODE_OUTPUT_PUSHPULL);
  2047c8:	4642      	mov	r2, r8
  2047ca:	2180      	movs	r1, #128	; 0x80
  2047cc:	f7fb fe20 	bl	200410 <_pal_lld_setgroupmode>
  palSetPadMode(CS_GPIO_Port,CS_Pin,PAL_MODE_OUTPUT_PUSHPULL);
  2047d0:	4620      	mov	r0, r4
  2047d2:	4642      	mov	r2, r8
  2047d4:	2110      	movs	r1, #16
  2047d6:	f7fb fe1b 	bl	200410 <_pal_lld_setgroupmode>
  palSetPadMode(RESET_GPIO_Port,RESET_Pin,PAL_MODE_OUTPUT_PUSHPULL);
  2047da:	4642      	mov	r2, r8
  2047dc:	4649      	mov	r1, r9
  2047de:	f7fb fe17 	bl	200410 <_pal_lld_setgroupmode>
  palSetPadMode(RS_GPIO_Port,RS_Pin,PAL_MODE_OUTPUT_PUSHPULL);
  2047e2:	4642      	mov	r2, r8
  2047e4:	2140      	movs	r1, #64	; 0x40
  2047e6:	f7fb fe13 	bl	200410 <_pal_lld_setgroupmode>
  palSetPadMode(WR_GPIO_Port,WR_Pin,PAL_MODE_OUTPUT_PUSHPULL);
  2047ea:	4642      	mov	r2, r8
  2047ec:	2102      	movs	r1, #2
  2047ee:	f7fb fe0f 	bl	200410 <_pal_lld_setgroupmode>
  palSetPadMode(RD_GPIO_Port,RD_Pin,PAL_MODE_OUTPUT_PUSHPULL);	
  2047f2:	4642      	mov	r2, r8
  2047f4:	2104      	movs	r1, #4
  2047f6:	f7fb fe0b 	bl	200410 <_pal_lld_setgroupmode>
	TFT_Send_Cmd(0x01);        //Software Reset
  2047fa:	4640      	mov	r0, r8
    RESET_Hi;
  2047fc:	f8a4 9018 	strh.w	r9, [r4, #24]
	TFT_Send_Cmd(0x01);        //Software Reset
  204800:	f7fc fdae 	bl	201360 <TFT_Send_Cmd>
  204804:	f389 8811 	msr	BASEPRI, r9
  (void) chSchGoSleepTimeoutS(CH_STATE_SLEEPING, ticks);
  204808:	49ce      	ldr	r1, [pc, #824]	; (204b44 <main+0xb74>)
  20480a:	2008      	movs	r0, #8
  20480c:	f7fc fb28 	bl	200e60 <chSchGoSleepTimeoutS>
  204810:	f385 8811 	msr	BASEPRI, r5
	TFT_Send_Cmd(0xC0);		//?????? ???????? ?????? ?????
  204814:	20c0      	movs	r0, #192	; 0xc0
  204816:	f7fc fda3 	bl	201360 <TFT_Send_Cmd>
	TFT_Write_Data(0x25);	
  20481a:	2025      	movs	r0, #37	; 0x25
  20481c:	f7fc fdc0 	bl	2013a0 <TFT_Write_Data>
	TFT_Send_Cmd(0xC1);		//????????? step up ???????????????
  204820:	20c1      	movs	r0, #193	; 0xc1
  204822:	f7fc fd9d 	bl	201360 <TFT_Send_Cmd>
	TFT_Write_Data(0x11);
  204826:	2011      	movs	r0, #17
  204828:	f7fc fdba 	bl	2013a0 <TFT_Write_Data>
	TFT_Send_Cmd(0xC5);		//????????????? ???????????? ????????? VCOMH - VCOML = 5.2V
  20482c:	20c5      	movs	r0, #197	; 0xc5
  20482e:	f7fc fd97 	bl	201360 <TFT_Send_Cmd>
	TFT_Write_Data(0x2B);	        //VCOMH = 3.825
  204832:	202b      	movs	r0, #43	; 0x2b
  204834:	f7fc fdb4 	bl	2013a0 <TFT_Write_Data>
	TFT_Write_Data(0x2B);  	//VCOML = -1.375
  204838:	202b      	movs	r0, #43	; 0x2b
  20483a:	f7fc fdb1 	bl	2013a0 <TFT_Write_Data>
	TFT_Send_Cmd(0xC7);		//?? Vcom ?? ???? ???, ? ??? ?? ?????? offset ??? ????
  20483e:	20c7      	movs	r0, #199	; 0xc7
  204840:	f7fc fd8e 	bl	201360 <TFT_Send_Cmd>
	TFT_Write_Data(0x86);        //VML=58 VMH=58
  204844:	2086      	movs	r0, #134	; 0x86
  204846:	f7fc fdab 	bl	2013a0 <TFT_Write_Data>
  TFT_Send_Cmd(0x36);
  20484a:	2036      	movs	r0, #54	; 0x36
  20484c:	f7fc fd88 	bl	201360 <TFT_Send_Cmd>
		case 1: TFT_Write_Data(0x28);
  204850:	2028      	movs	r0, #40	; 0x28
  204852:	f7fc fda5 	bl	2013a0 <TFT_Write_Data>
		MAX_X = 319;
  204856:	4bbc      	ldr	r3, [pc, #752]	; (204b48 <main+0xb78>)
  204858:	f240 123f 	movw	r2, #319	; 0x13f
	TFT_Send_Cmd(0x3A);		//???? ??????? ????? ???????????? 16 ??????
  20485c:	203a      	movs	r0, #58	; 0x3a
		MAX_X = 319;
  20485e:	601a      	str	r2, [r3, #0]
		MAX_Y = 239;
  204860:	22ef      	movs	r2, #239	; 0xef
  204862:	4bba      	ldr	r3, [pc, #744]	; (204b4c <main+0xb7c>)
  204864:	601a      	str	r2, [r3, #0]
	TFT_Send_Cmd(0x3A);		//???? ??????? ????? ???????????? 16 ??????
  204866:	f7fc fd7b 	bl	201360 <TFT_Send_Cmd>
	TFT_Write_Data(0x05);
  20486a:	2005      	movs	r0, #5
  20486c:	f7fc fd98 	bl	2013a0 <TFT_Write_Data>
	TFT_Send_Cmd(0xB1);
  204870:	20b1      	movs	r0, #177	; 0xb1
  204872:	f7fc fd75 	bl	201360 <TFT_Send_Cmd>
	TFT_Write_Data(0x00);
  204876:	4628      	mov	r0, r5
  204878:	f7fc fd92 	bl	2013a0 <TFT_Write_Data>
	TFT_Write_Data(0x18);	 //Frame Rate 79Hz
  20487c:	2018      	movs	r0, #24
  20487e:	f7fc fd8f 	bl	2013a0 <TFT_Write_Data>
	TFT_Send_Cmd(0xB6);
  204882:	20b6      	movs	r0, #182	; 0xb6
  204884:	f7fc fd6c 	bl	201360 <TFT_Send_Cmd>
	TFT_Write_Data(0x0A);
  204888:	200a      	movs	r0, #10
  20488a:	f7fc fd89 	bl	2013a0 <TFT_Write_Data>
	TFT_Write_Data(0x82);//??????? ??? ?????????? ?????????? ???? ???????? ????? - 1, ?????? - 0,
  20488e:	2082      	movs	r0, #130	; 0x82
  204890:	f7fc fd86 	bl	2013a0 <TFT_Write_Data>
	TFT_Write_Data(0x27);
  204894:	2027      	movs	r0, #39	; 0x27
  204896:	f7fc fd83 	bl	2013a0 <TFT_Write_Data>
	TFT_Send_Cmd(0x11);
  20489a:	2011      	movs	r0, #17
  20489c:	f7fc fd60 	bl	201360 <TFT_Send_Cmd>
  2048a0:	f389 8811 	msr	BASEPRI, r9
  2048a4:	49aa      	ldr	r1, [pc, #680]	; (204b50 <main+0xb80>)
  2048a6:	2008      	movs	r0, #8
  2048a8:	f7fc fada 	bl	200e60 <chSchGoSleepTimeoutS>
  2048ac:	f385 8811 	msr	BASEPRI, r5
	TFT_Send_Cmd(0x29);
  2048b0:	2029      	movs	r0, #41	; 0x29
  menu1->menu_value=-1;
  2048b2:	f04f 3aff 	mov.w	sl, #4294967295
  2048b6:	f7fc fd53 	bl	201360 <TFT_Send_Cmd>
  menu1=malloc(sizeof(node_t));
  2048ba:	202c      	movs	r0, #44	; 0x2c
  2048bc:	f000 fafe 	bl	204ebc <malloc>
  menu1->text="Motor Control";
  2048c0:	4ba4      	ldr	r3, [pc, #656]	; (204b54 <main+0xb84>)
  menu1=malloc(sizeof(node_t));
  2048c2:	4606      	mov	r6, r0
  menu1->prev=NULL;
  2048c4:	60c5      	str	r5, [r0, #12]
  menu1->text="Motor Control";
  2048c6:	6003      	str	r3, [r0, #0]
  menu1->starttext="Main Menu";
  2048c8:	4ba3      	ldr	r3, [pc, #652]	; (204b58 <main+0xb88>)
  menu1->parent=NULL;
  2048ca:	6145      	str	r5, [r0, #20]
  menu1->starttext="Main Menu";
  2048cc:	6043      	str	r3, [r0, #4]
  menu1->next=malloc(sizeof(node_t));
  2048ce:	202c      	movs	r0, #44	; 0x2c
  2048d0:	f000 faf4 	bl	204ebc <malloc>
  2048d4:	4683      	mov	fp, r0
  2048d6:	6130      	str	r0, [r6, #16]
  menu1->child=malloc(sizeof(node_t));
  2048d8:	202c      	movs	r0, #44	; 0x2c
  2048da:	f000 faef 	bl	204ebc <malloc>
  menu1_1=menu1->child;
  2048de:	4b9f      	ldr	r3, [pc, #636]	; (204b5c <main+0xb8c>)
  menu1->child=malloc(sizeof(node_t));
  2048e0:	4604      	mov	r4, r0
  menu1->y_pos=70;
  2048e2:	213c      	movs	r1, #60	; 0x3c
  menu1_1->prev=NULL;
  2048e4:	60c5      	str	r5, [r0, #12]
  menu1_1=menu1->child;
  2048e6:	601c      	str	r4, [r3, #0]
  menu1_1->text="Motor Start";
  2048e8:	4b9d      	ldr	r3, [pc, #628]	; (204b60 <main+0xb90>)
  menu1->child=malloc(sizeof(node_t));
  2048ea:	61b0      	str	r0, [r6, #24]
  menu1->bool_value=NULL;
  2048ec:	6275      	str	r5, [r6, #36]	; 0x24
  menu1->cmd=0;
  2048ee:	7235      	strb	r5, [r6, #8]
  menu1->menu_value=-1;
  2048f0:	f8a6 a028 	strh.w	sl, [r6, #40]	; 0x28
  menu1_1->child=NULL;
  2048f4:	e9c0 6505 	strd	r6, r5, [r0, #20]
  menu1_1->text="Motor Start";
  2048f8:	6023      	str	r3, [r4, #0]
  menu1->y_pos=70;
  2048fa:	2046      	movs	r0, #70	; 0x46
  menu1_1->starttext="Menu Settings";
  2048fc:	4b99      	ldr	r3, [pc, #612]	; (204b64 <main+0xb94>)
  menu1->y_pos=70;
  2048fe:	e9c6 1007 	strd	r1, r0, [r6, #28]
  menu1_1->starttext="Menu Settings";
  204902:	6063      	str	r3, [r4, #4]
  menu1_1->next=malloc(sizeof(node_t));
  204904:	202c      	movs	r0, #44	; 0x2c
  204906:	f000 fad9 	bl	204ebc <malloc>
  menu1_1->y_pos=50;
  20490a:	2232      	movs	r2, #50	; 0x32
  menu1_1->cmd=START;
  20490c:	f04f 0305 	mov.w	r3, #5
  menu1_1->x_pos=10;
  204910:	f04f 0c0a 	mov.w	ip, #10
  menu1_1->y_pos=50;
  204914:	6222      	str	r2, [r4, #32]
  menu1_2=menu1_1->next;
  204916:	4a94      	ldr	r2, [pc, #592]	; (204b68 <main+0xb98>)
  menu1_1->cmd=START;
  204918:	7223      	strb	r3, [r4, #8]
  menu1_2=menu1_1->next;
  20491a:	6010      	str	r0, [r2, #0]
  menu1_2->text="Motor Stop";
  20491c:	4a93      	ldr	r2, [pc, #588]	; (204b6c <main+0xb9c>)
  menu1_1->bool_value="FALSE";
  20491e:	4b94      	ldr	r3, [pc, #592]	; (204b70 <main+0xba0>)
  menu1_2->text="Motor Stop";
  204920:	6002      	str	r2, [r0, #0]
  menu1_2->cmd=STOP;
  204922:	2206      	movs	r2, #6
  menu1_1->menu_value=-1;
  204924:	f8a4 a028 	strh.w	sl, [r4, #40]	; 0x28
  menu1_1->next=malloc(sizeof(node_t));
  204928:	4682      	mov	sl, r0
  20492a:	6120      	str	r0, [r4, #16]
  menu1_2->parent=menu1;
  20492c:	6146      	str	r6, [r0, #20]
  menu1_2->starttext=NULL;
  20492e:	6045      	str	r5, [r0, #4]
  menu1_2->child=NULL;
  204930:	6185      	str	r5, [r0, #24]
  menu1_2->prev=menu1_1;
  204932:	60c4      	str	r4, [r0, #12]
  menu1_1->x_pos=10;
  204934:	f8c4 c01c 	str.w	ip, [r4, #28]
  menu1_1->bool_value="FALSE";
  204938:	6263      	str	r3, [r4, #36]	; 0x24
  menu1_2->cmd=STOP;
  20493a:	7202      	strb	r2, [r0, #8]
  menu1_2->next=malloc(sizeof(node_t));
  20493c:	202c      	movs	r0, #44	; 0x2c
  20493e:	f000 fabd 	bl	204ebc <malloc>
  menu1_2->bool_value="FALSE";
  204942:	4b8b      	ldr	r3, [pc, #556]	; (204b70 <main+0xba0>)
  menu1_2->y_pos=90;
  204944:	f04f 0e5a 	mov.w	lr, #90	; 0x5a
  menu1_3=menu1_2->next;
  204948:	4a8a      	ldr	r2, [pc, #552]	; (204b74 <main+0xba4>)
  menu1_2->x_pos=10;
  20494a:	f04f 0c0a 	mov.w	ip, #10
  menu1_2->bool_value="FALSE";
  20494e:	f8ca 3024 	str.w	r3, [sl, #36]	; 0x24
  menu1_2->y_pos=90;
  204952:	f8ca e020 	str.w	lr, [sl, #32]
  menu1_2->menu_value=-1;
  204956:	f04f 33ff 	mov.w	r3, #4294967295
  menu1_3->cmd=FORWARD;
  20495a:	f04f 0e08 	mov.w	lr, #8
  menu1_3=menu1_2->next;
  20495e:	6010      	str	r0, [r2, #0]
  menu1_3->text="Motor Forward";
  204960:	4a85      	ldr	r2, [pc, #532]	; (204b78 <main+0xba8>)
  menu1_2->next=malloc(sizeof(node_t));
  204962:	4604      	mov	r4, r0
  menu1_2->x_pos=10;
  204964:	f8ca c01c 	str.w	ip, [sl, #28]
  menu1_3->text="Motor Forward";
  204968:	6002      	str	r2, [r0, #0]
  menu1_2->menu_value=-1;
  20496a:	f8aa 3028 	strh.w	r3, [sl, #40]	; 0x28
  menu1_2->next=malloc(sizeof(node_t));
  20496e:	f8ca 0010 	str.w	r0, [sl, #16]
  menu1_3->parent=menu1;
  204972:	6146      	str	r6, [r0, #20]
  menu1_3->starttext=NULL;
  204974:	6045      	str	r5, [r0, #4]
  menu1_3->child=NULL;
  204976:	6185      	str	r5, [r0, #24]
  menu1_3->prev=menu1_2;
  204978:	f8c0 a00c 	str.w	sl, [r0, #12]
  menu1_3->menu_value=-1;
  20497c:	f04f 3aff 	mov.w	sl, #4294967295
  menu1_3->cmd=FORWARD;
  204980:	f880 e008 	strb.w	lr, [r0, #8]
  menu1_3->next=malloc(sizeof(node_t));;
  204984:	202c      	movs	r0, #44	; 0x2c
  204986:	f000 fa99 	bl	204ebc <malloc>
  menu1_3->bool_value="FALSE";
  20498a:	4b79      	ldr	r3, [pc, #484]	; (204b70 <main+0xba0>)
  menu1_3->x_pos=10;
  20498c:	f04f 0c0a 	mov.w	ip, #10
  menu1_4->y_pos=170;
  204990:	f04f 0eaa 	mov.w	lr, #170	; 0xaa
  menu1_3->bool_value="FALSE";
  204994:	6263      	str	r3, [r4, #36]	; 0x24
  menu1_4->bool_value="FALSE";
  204996:	6243      	str	r3, [r0, #36]	; 0x24
  menu1_3->y_pos=130;
  204998:	2382      	movs	r3, #130	; 0x82
  menu1_3->x_pos=10;
  20499a:	f8c4 c01c 	str.w	ip, [r4, #28]
  menu1_3->y_pos=130;
  20499e:	6223      	str	r3, [r4, #32]
  menu1_4=menu1_3->next;
  2049a0:	4b76      	ldr	r3, [pc, #472]	; (204b7c <main+0xbac>)
  menu1_3->next=malloc(sizeof(node_t));;
  2049a2:	6120      	str	r0, [r4, #16]
  menu1_4=menu1_3->next;
  2049a4:	6018      	str	r0, [r3, #0]
  menu1_4->text="Motor Back";
  2049a6:	4b76      	ldr	r3, [pc, #472]	; (204b80 <main+0xbb0>)
  menu1_3->menu_value=-1;
  2049a8:	f8a4 a028 	strh.w	sl, [r4, #40]	; 0x28
  menu1_4->text="Motor Back";
  2049ac:	6003      	str	r3, [r0, #0]
  menu1_4->cmd=BACK;
  2049ae:	2307      	movs	r3, #7
  menu1_4->x_pos=10;
  2049b0:	f8c0 c01c 	str.w	ip, [r0, #28]
  menu1_4->y_pos=170;
  2049b4:	f8c0 e020 	str.w	lr, [r0, #32]
  menu1_4->cmd=BACK;
  2049b8:	7203      	strb	r3, [r0, #8]
  menu1_4->parent=menu1;
  2049ba:	6146      	str	r6, [r0, #20]
  menu1_4->starttext=NULL;
  2049bc:	6045      	str	r5, [r0, #4]
  menu1_4->child=NULL;
  2049be:	6185      	str	r5, [r0, #24]
  menu1_4->menu_value=-1;
  2049c0:	f8a0 a028 	strh.w	sl, [r0, #40]	; 0x28
  menu1_4->next=NULL;
  2049c4:	e9c0 4503 	strd	r4, r5, [r0, #12]
  menu2->text="Motor Speed";
  2049c8:	4c6e      	ldr	r4, [pc, #440]	; (204b84 <main+0xbb4>)
  menu2->child=malloc(sizeof(node_t));
  2049ca:	202c      	movs	r0, #44	; 0x2c
  2049cc:	f000 fa76 	bl	204ebc <malloc>
  menu2->parent=NULL;
  2049d0:	f8cb 5014 	str.w	r5, [fp, #20]
  menu2->starttext=NULL;
  2049d4:	f8cb 5004 	str.w	r5, [fp, #4]
  menu2->prev=menu1;
  2049d8:	f8cb 600c 	str.w	r6, [fp, #12]
  menu2->child=malloc(sizeof(node_t));
  2049dc:	f8cb 0018 	str.w	r0, [fp, #24]
  2049e0:	9003      	str	r0, [sp, #12]
  menu2->next=malloc(sizeof(node_t));
  2049e2:	202c      	movs	r0, #44	; 0x2c
  menu2->text="Motor Speed";
  2049e4:	f8cb 4000 	str.w	r4, [fp]
  menu2->next=malloc(sizeof(node_t));
  2049e8:	f000 fa68 	bl	204ebc <malloc>
  menu2_1->starttext="Motor Speed";
  2049ec:	9b03      	ldr	r3, [sp, #12]
  menu2_1->y_pos=70;
  2049ee:	f04f 0c0a 	mov.w	ip, #10
  menu2->next=malloc(sizeof(node_t));
  2049f2:	4682      	mov	sl, r0
  menu2_1->starttext="Motor Speed";
  2049f4:	605c      	str	r4, [r3, #4]
  menu2_1->y_pos=70;
  2049f6:	2446      	movs	r4, #70	; 0x46
  menu2->menu_value=-1;
  2049f8:	f04f 30ff 	mov.w	r0, #4294967295
  menu2_1->cmd=SPEED;
  2049fc:	2209      	movs	r2, #9
  menu2->y_pos=110;
  2049fe:	f04f 0e6e 	mov.w	lr, #110	; 0x6e
  menu2->x_pos=60;
  204a02:	213c      	movs	r1, #60	; 0x3c
  menu2->menu_value=-1;
  204a04:	f8ab 0028 	strh.w	r0, [fp, #40]	; 0x28
  menu2_1->cmd=SPEED;
  204a08:	721a      	strb	r2, [r3, #8]
  menu2->y_pos=110;
  204a0a:	f8cb e020 	str.w	lr, [fp, #32]
  menu2->x_pos=60;
  204a0e:	f8cb 101c 	str.w	r1, [fp, #28]
  menu2->cmd=0;
  204a12:	f88b 5008 	strb.w	r5, [fp, #8]
  menu2->bool_value=NULL;
  204a16:	f8cb 5024 	str.w	r5, [fp, #36]	; 0x24
  menu2->next=malloc(sizeof(node_t));
  204a1a:	f8cb a010 	str.w	sl, [fp, #16]
  menu2_1->child=NULL;
  204a1e:	619d      	str	r5, [r3, #24]
  menu2_1->prev=NULL;
  204a20:	60dd      	str	r5, [r3, #12]
  menu2_1->bool_value=NULL;
  204a22:	625d      	str	r5, [r3, #36]	; 0x24
  menu2_1->y_pos=70;
  204a24:	e9c3 c407 	strd	ip, r4, [r3, #28]
  menu2_1->menu_value=set_speed;
  204a28:	4c57      	ldr	r4, [pc, #348]	; (204b88 <main+0xbb8>)
  204a2a:	8820      	ldrh	r0, [r4, #0]
  204a2c:	8518      	strh	r0, [r3, #40]	; 0x28
  menu2_1=menu2->child;
  204a2e:	4857      	ldr	r0, [pc, #348]	; (204b8c <main+0xbbc>)
  204a30:	6003      	str	r3, [r0, #0]
  menu2_1->text="Set Speed";
  204a32:	4857      	ldr	r0, [pc, #348]	; (204b90 <main+0xbc0>)
  menu2_1->parent=menu2;
  204a34:	e9c3 5b04 	strd	r5, fp, [r3, #16]
  menu2_1->text="Set Speed";
  204a38:	6018      	str	r0, [r3, #0]
  menu3->child=malloc(sizeof(node_t));
  204a3a:	202c      	movs	r0, #44	; 0x2c
  204a3c:	f000 fa3e 	bl	204ebc <malloc>
  menu3->x_pos=60;
  204a40:	213c      	movs	r1, #60	; 0x3c
  menu3->text="PID";
  204a42:	4b54      	ldr	r3, [pc, #336]	; (204b94 <main+0xbc4>)
  menu3->prev=menu2;
  204a44:	f8ca b00c 	str.w	fp, [sl, #12]
  menu3->child=malloc(sizeof(node_t));
  204a48:	4683      	mov	fp, r0
  menu3->x_pos=60;
  204a4a:	f8ca 101c 	str.w	r1, [sl, #28]
  menu3->y_pos=150;
  204a4e:	2196      	movs	r1, #150	; 0x96
  menu3->child=malloc(sizeof(node_t));
  204a50:	f8ca 0018 	str.w	r0, [sl, #24]
  menu3->menu_value=-1;
  204a54:	f04f 30ff 	mov.w	r0, #4294967295
  menu3->text="PID";
  204a58:	f8ca 3000 	str.w	r3, [sl]
  menu3_1=menu3->child;
  204a5c:	4b4e      	ldr	r3, [pc, #312]	; (204b98 <main+0xbc8>)
  menu3->parent=NULL;
  204a5e:	f8ca 5014 	str.w	r5, [sl, #20]
  menu3->starttext=NULL;
  204a62:	f8ca 5004 	str.w	r5, [sl, #4]
  menu3->next=NULL;
  204a66:	f8ca 5010 	str.w	r5, [sl, #16]
  menu3->cmd=0;
  204a6a:	f88a 5008 	strb.w	r5, [sl, #8]
  menu3->bool_value=NULL;
  204a6e:	f8ca 5024 	str.w	r5, [sl, #36]	; 0x24
  menu3->menu_value=-1;
  204a72:	f8aa 0028 	strh.w	r0, [sl, #40]	; 0x28
  menu3_1->next=malloc(sizeof(node_t));
  204a76:	202c      	movs	r0, #44	; 0x2c
  menu3->y_pos=150;
  204a78:	f8ca 1020 	str.w	r1, [sl, #32]
  menu3_1=menu3->child;
  204a7c:	f8c3 b000 	str.w	fp, [r3]
  menu3_1->next=malloc(sizeof(node_t));
  204a80:	f000 fa1c 	bl	204ebc <malloc>
  menu3_1->menu_value=Reg1.P;
  204a84:	4945      	ldr	r1, [pc, #276]	; (204b9c <main+0xbcc>)
  menu3_1->next=malloc(sizeof(node_t));
  204a86:	4603      	mov	r3, r0
  204a88:	f8cb 0010 	str.w	r0, [fp, #16]
  menu3_1->y_pos=70;
  204a8c:	f04f 0e46 	mov.w	lr, #70	; 0x46
  menu3_1->menu_value=Reg1.P;
  204a90:	8808      	ldrh	r0, [r1, #0]
  menu3_1->x_pos=10;
  204a92:	f04f 0c0a 	mov.w	ip, #10
  menu3_1->cmd=SPEED;
  204a96:	2209      	movs	r2, #9
  menu3_1->y_pos=70;
  204a98:	f8cb e020 	str.w	lr, [fp, #32]
  menu3_1->menu_value=Reg1.P;
  204a9c:	f8ab 0028 	strh.w	r0, [fp, #40]	; 0x28
  menu3_1->starttext="Regulator coeff.";
  204aa0:	483f      	ldr	r0, [pc, #252]	; (204ba0 <main+0xbd0>)
  menu3_1->parent=menu3;
  204aa2:	f8cb a014 	str.w	sl, [fp, #20]
  menu3_1->starttext="Regulator coeff.";
  204aa6:	f8cb 0004 	str.w	r0, [fp, #4]
  menu3_1->text="P";
  204aaa:	483e      	ldr	r0, [pc, #248]	; (204ba4 <main+0xbd4>)
  menu3_1->x_pos=10;
  204aac:	f8cb c01c 	str.w	ip, [fp, #28]
  menu3_1->text="P";
  204ab0:	f8cb 0000 	str.w	r0, [fp]
  menu3_2=menu3_1->next;
  204ab4:	483c      	ldr	r0, [pc, #240]	; (204ba8 <main+0xbd8>)
  menu3_1->cmd=SPEED;
  204ab6:	f88b 2008 	strb.w	r2, [fp, #8]
  menu3_2=menu3_1->next;
  204aba:	6003      	str	r3, [r0, #0]
  menu3_2->next=malloc(sizeof(node_t));
  204abc:	202c      	movs	r0, #44	; 0x2c
  menu3_1->child=NULL;
  204abe:	f8cb 5018 	str.w	r5, [fp, #24]
  menu3_1->prev=NULL;
  204ac2:	f8cb 500c 	str.w	r5, [fp, #12]
  menu3_1->bool_value=NULL;
  204ac6:	f8cb 5024 	str.w	r5, [fp, #36]	; 0x24
  menu3_2=menu3_1->next;
  204aca:	9303      	str	r3, [sp, #12]
  menu3_2->next=malloc(sizeof(node_t));
  204acc:	f000 f9f6 	bl	204ebc <malloc>
  TFT_Fill_Screen(0,320,0,240,WHITE);
  204ad0:	f64f 7cff 	movw	ip, #65535	; 0xffff
  menu3_3->y_pos=150;
  204ad4:	2196      	movs	r1, #150	; 0x96
  menu3_2->prev=menu3_1;
  204ad6:	9b03      	ldr	r3, [sp, #12]
  menu3_2->cmd=SPEED;
  204ad8:	2209      	movs	r2, #9
  TFT_Fill_Screen(0,320,0,240,WHITE);
  204ada:	f8cd c000 	str.w	ip, [sp]
  menu3_2->y_pos=110;
  204ade:	f04f 0c0a 	mov.w	ip, #10
  menu3_3->y_pos=150;
  204ae2:	6201      	str	r1, [r0, #32]
  menu3_2->menu_value=Reg1.D;
  204ae4:	492d      	ldr	r1, [pc, #180]	; (204b9c <main+0xbcc>)
  menu3_2->cmd=SPEED;
  204ae6:	721a      	strb	r2, [r3, #8]
  menu3_3->cmd=SPEED;
  204ae8:	7202      	strb	r2, [r0, #8]
  menu3_2->menu_value=Reg1.D;
  204aea:	888a      	ldrh	r2, [r1, #4]
  menu3_3->parent=menu3;
  204aec:	f8c0 a014 	str.w	sl, [r0, #20]
  menu3_2->y_pos=110;
  204af0:	f04f 0a6e 	mov.w	sl, #110	; 0x6e
  menu3_2->menu_value=Reg1.D;
  204af4:	851a      	strh	r2, [r3, #40]	; 0x28
  menu3_3->menu_value=Reg1.I;
  204af6:	884a      	ldrh	r2, [r1, #2]
  TFT_Fill_Screen(0,320,0,240,WHITE);
  204af8:	f44f 71a0 	mov.w	r1, #320	; 0x140
  menu3_2->prev=menu3_1;
  204afc:	f8c3 b00c 	str.w	fp, [r3, #12]
  menu3_3->menu_value=Reg1.I;
  204b00:	8502      	strh	r2, [r0, #40]	; 0x28
  menu3_2->text="D";
  204b02:	4a2a      	ldr	r2, [pc, #168]	; (204bac <main+0xbdc>)
  menu3_2->child=NULL;
  204b04:	619d      	str	r5, [r3, #24]
  menu3_2->text="D";
  204b06:	601a      	str	r2, [r3, #0]
  TFT_Fill_Screen(0,320,0,240,WHITE);
  204b08:	462a      	mov	r2, r5
  menu3_2->bool_value=NULL;
  204b0a:	625d      	str	r5, [r3, #36]	; 0x24
  menu3_3->bool_value=NULL;
  204b0c:	6245      	str	r5, [r0, #36]	; 0x24
  menu3_2->y_pos=110;
  204b0e:	e9c3 ca07 	strd	ip, sl, [r3, #28]
  menu3_2->parent=menu1;
  204b12:	e9c3 0604 	strd	r0, r6, [r3, #16]
  menu3_3->prev=menu3_2;
  204b16:	e9c0 3503 	strd	r3, r5, [r0, #12]
  menu3_3=menu3_2->next;
  204b1a:	4b25      	ldr	r3, [pc, #148]	; (204bb0 <main+0xbe0>)
  204b1c:	6018      	str	r0, [r3, #0]
  menu3_3->text="I";
  204b1e:	4b25      	ldr	r3, [pc, #148]	; (204bb4 <main+0xbe4>)
  204b20:	6003      	str	r3, [r0, #0]
  current=menu1;
  204b22:	4b25      	ldr	r3, [pc, #148]	; (204bb8 <main+0xbe8>)
  menu3_3->x_pos=10;
  204b24:	e9c0 5c06 	strd	r5, ip, [r0, #24]
  current=menu1;
  204b28:	601e      	str	r6, [r3, #0]
  TFT_Fill_Screen(0,320,0,240,WHITE);
  204b2a:	4628      	mov	r0, r5
  204b2c:	23f0      	movs	r3, #240	; 0xf0
  TFT_Draw_Triangle(20,220,40,210,40,230,BLACK);
  204b2e:	26e6      	movs	r6, #230	; 0xe6
  TFT_Fill_Screen(0,320,0,240,WHITE);
  204b30:	f7fc fc56 	bl	2013e0 <TFT_Fill_Screen>
  TFT_Draw_Horizontal_Line(0,201,320,BLACK);
  204b34:	20c9      	movs	r0, #201	; 0xc9
  204b36:	f7fc ffdb 	bl	201af0 <TFT_Draw_Horizontal_Line.constprop.0>
  TFT_Draw_Horizontal_Line(0,202,320,BLACK);
  204b3a:	20ca      	movs	r0, #202	; 0xca
  204b3c:	f7fc ffd8 	bl	201af0 <TFT_Draw_Horizontal_Line.constprop.0>
  TFT_Draw_Triangle(20,220,40,210,40,230,BLACK);
  204b40:	2228      	movs	r2, #40	; 0x28
  204b42:	e03b      	b.n	204bbc <main+0xbec>
  204b44:	000f4240 	.word	0x000f4240
  204b48:	20000820 	.word	0x20000820
  204b4c:	20000824 	.word	0x20000824
  204b50:	0001d4c0 	.word	0x0001d4c0
  204b54:	0800577c 	.word	0x0800577c
  204b58:	0800578c 	.word	0x0800578c
  204b5c:	200010f4 	.word	0x200010f4
  204b60:	08005798 	.word	0x08005798
  204b64:	080057a4 	.word	0x080057a4
  204b68:	200010f8 	.word	0x200010f8
  204b6c:	080057b4 	.word	0x080057b4
  204b70:	0800575c 	.word	0x0800575c
  204b74:	200010fc 	.word	0x200010fc
  204b78:	080057c0 	.word	0x080057c0
  204b7c:	20001100 	.word	0x20001100
  204b80:	080057d0 	.word	0x080057d0
  204b84:	080057dc 	.word	0x080057dc
  204b88:	20001b4c 	.word	0x20001b4c
  204b8c:	20001104 	.word	0x20001104
  204b90:	080057e8 	.word	0x080057e8
  204b94:	080057f4 	.word	0x080057f4
  204b98:	20001108 	.word	0x20001108
  204b9c:	20000844 	.word	0x20000844
  204ba0:	080057f8 	.word	0x080057f8
  204ba4:	0800580c 	.word	0x0800580c
  204ba8:	2000110c 	.word	0x2000110c
  204bac:	08005810 	.word	0x08005810
  204bb0:	20001110 	.word	0x20001110
  204bb4:	08005814 	.word	0x08005814
  204bb8:	20000e90 	.word	0x20000e90
  204bbc:	2014      	movs	r0, #20
  204bbe:	23d2      	movs	r3, #210	; 0xd2
  204bc0:	21dc      	movs	r1, #220	; 0xdc
  204bc2:	e9cd 2600 	strd	r2, r6, [sp]
  204bc6:	f7fc ff7b 	bl	201ac0 <TFT_Draw_Triangle.constprop.0>
  TFT_Draw_String(42,220, BLACK, WHITE, "BACK", 1);
  204bca:	462a      	mov	r2, r5
  204bcc:	4b9d      	ldr	r3, [pc, #628]	; (204e44 <main+0xe74>)
  204bce:	21dc      	movs	r1, #220	; 0xdc
  204bd0:	202a      	movs	r0, #42	; 0x2a
  204bd2:	f8cd 8000 	str.w	r8, [sp]
  204bd6:	f7fc fdc3 	bl	201760 <TFT_Draw_String.constprop.0>
  TFT_Draw_Triangle(100,210,90,230,110,230,BLACK);
  204bda:	4633      	mov	r3, r6
  204bdc:	f8cd a000 	str.w	sl, [sp]
  204be0:	225a      	movs	r2, #90	; 0x5a
  204be2:	21d2      	movs	r1, #210	; 0xd2
  204be4:	2064      	movs	r0, #100	; 0x64
  204be6:	9601      	str	r6, [sp, #4]
  TFT_Draw_Triangle(230,210,230,230,250,220,BLACK);
  204be8:	f04f 0adc 	mov.w	sl, #220	; 0xdc
  TFT_Draw_Triangle(100,210,90,230,110,230,BLACK);
  204bec:	f7fc ff68 	bl	201ac0 <TFT_Draw_Triangle.constprop.0>
  TFT_Draw_String(113,220, BLACK, WHITE, "PREV", 1);
  204bf0:	462a      	mov	r2, r5
  204bf2:	4b95      	ldr	r3, [pc, #596]	; (204e48 <main+0xe78>)
  204bf4:	21dc      	movs	r1, #220	; 0xdc
  204bf6:	2071      	movs	r0, #113	; 0x71
  204bf8:	f8cd 8000 	str.w	r8, [sp]
  204bfc:	f7fc fdb0 	bl	201760 <TFT_Draw_String.constprop.0>
  TFT_Draw_Triangle(160,210,180,210,170,230,BLACK);
  204c00:	f04f 0eaa 	mov.w	lr, #170	; 0xaa
  204c04:	23d2      	movs	r3, #210	; 0xd2
  204c06:	22b4      	movs	r2, #180	; 0xb4
  204c08:	20a0      	movs	r0, #160	; 0xa0
  204c0a:	4619      	mov	r1, r3
  204c0c:	e9cd e600 	strd	lr, r6, [sp]
  204c10:	f7fc ff56 	bl	201ac0 <TFT_Draw_Triangle.constprop.0>
  TFT_Draw_String(183,220, BLACK, WHITE, "NEXT", 1);
  204c14:	462a      	mov	r2, r5
  204c16:	4b8d      	ldr	r3, [pc, #564]	; (204e4c <main+0xe7c>)
  204c18:	21dc      	movs	r1, #220	; 0xdc
  204c1a:	20b7      	movs	r0, #183	; 0xb7
  204c1c:	f8cd 8000 	str.w	r8, [sp]
  204c20:	f7fc fd9e 	bl	201760 <TFT_Draw_String.constprop.0>
  TFT_Draw_Triangle(230,210,230,230,250,220,BLACK);
  204c24:	23fa      	movs	r3, #250	; 0xfa
  204c26:	4632      	mov	r2, r6
  204c28:	4630      	mov	r0, r6
  204c2a:	21d2      	movs	r1, #210	; 0xd2
  204c2c:	e9cd 3a00 	strd	r3, sl, [sp]
  204c30:	4633      	mov	r3, r6
  204c32:	f7fc ff45 	bl	201ac0 <TFT_Draw_Triangle.constprop.0>
  TFT_Draw_String(253,220, BLACK, WHITE, "FARTHER", 1);
  204c36:	4651      	mov	r1, sl
  204c38:	4b85      	ldr	r3, [pc, #532]	; (204e50 <main+0xe80>)
  204c3a:	462a      	mov	r2, r5
  204c3c:	20fd      	movs	r0, #253	; 0xfd
  204c3e:	f8cd 8000 	str.w	r8, [sp]
  204c42:	f7fc fd8d 	bl	201760 <TFT_Draw_String.constprop.0>
  Menu_Disp();
  204c46:	f7fd f8e3 	bl	201e10 <Menu_Disp>
  Cursor();
  204c4a:	f7fc fdb1 	bl	2017b0 <Cursor>
  204c4e:	f389 8811 	msr	BASEPRI, r9
  gptp->config = config;
  204c52:	4880      	ldr	r0, [pc, #512]	; (204e54 <main+0xe84>)
  204c54:	4b80      	ldr	r3, [pc, #512]	; (204e58 <main+0xe88>)
  204c56:	4606      	mov	r6, r0
  204c58:	6043      	str	r3, [r0, #4]
  gpt_lld_start(gptp);
  204c5a:	f7fb fc81 	bl	200560 <gpt_lld_start>
  gptp->state = GPT_READY;
  204c5e:	f04f 0102 	mov.w	r1, #2
  204c62:	7031      	strb	r1, [r6, #0]
  204c64:	f385 8811 	msr	BASEPRI, r5
  uint8_t arg = 5;
  204c68:	f04f 0305 	mov.w	r3, #5
  palSetPadMode(UP_GPIO_Port, UP_Pin, PAL_MODE_INPUT_PULLDOWN);
  204c6c:	2240      	movs	r2, #64	; 0x40
  204c6e:	f44f 6180 	mov.w	r1, #1024	; 0x400
  204c72:	487a      	ldr	r0, [pc, #488]	; (204e5c <main+0xe8c>)
  uint8_t arg = 5;
  204c74:	f88d 3010 	strb.w	r3, [sp, #16]
  palSetPadMode(UP_GPIO_Port, UP_Pin, PAL_MODE_INPUT_PULLDOWN);
  204c78:	f7fb fbca 	bl	200410 <_pal_lld_setgroupmode>
  204c7c:	f389 8811 	msr	BASEPRI, r9
  palEnablePadEvent(UP_GPIO_Port, UP_Pin, PAL_EVENT_MODE_RISING_EDGE);
  204c80:	210a      	movs	r1, #10
  204c82:	4642      	mov	r2, r8
  204c84:	f7fb fc34 	bl	2004f0 <_pal_lld_enablepadevent>
  204c88:	f385 8811 	msr	BASEPRI, r5
  204c8c:	f389 8811 	msr	BASEPRI, r9
  pep->arg = arg;
  204c90:	4a73      	ldr	r2, [pc, #460]	; (204e60 <main+0xe90>)
  pep->cb = cb;
  204c92:	4b74      	ldr	r3, [pc, #464]	; (204e64 <main+0xe94>)
  204c94:	4616      	mov	r6, r2
  pep->arg = arg;
  204c96:	6557      	str	r7, [r2, #84]	; 0x54
  pep->cb = cb;
  204c98:	6513      	str	r3, [r2, #80]	; 0x50
  204c9a:	f385 8811 	msr	BASEPRI, r5
  palSetPadMode(DOWN_GPIO_Port, DOWN_Pin, PAL_MODE_INPUT_PULLDOWN);
  204c9e:	2108      	movs	r1, #8
  204ca0:	2240      	movs	r2, #64	; 0x40
  204ca2:	486e      	ldr	r0, [pc, #440]	; (204e5c <main+0xe8c>)
  204ca4:	f7fb fbb4 	bl	200410 <_pal_lld_setgroupmode>
  204ca8:	f389 8811 	msr	BASEPRI, r9
  palEnablePadEvent(DOWN_GPIO_Port, DOWN_Pin, PAL_EVENT_MODE_RISING_EDGE);
  204cac:	2103      	movs	r1, #3
  204cae:	4642      	mov	r2, r8
  204cb0:	f7fb fc1e 	bl	2004f0 <_pal_lld_enablepadevent>
  204cb4:	f385 8811 	msr	BASEPRI, r5
  204cb8:	f389 8811 	msr	BASEPRI, r9
  204cbc:	4b6a      	ldr	r3, [pc, #424]	; (204e68 <main+0xe98>)
  pep->arg = arg;
  204cbe:	61f7      	str	r7, [r6, #28]
  pep->cb = cb;
  204cc0:	61b3      	str	r3, [r6, #24]
  204cc2:	f385 8811 	msr	BASEPRI, r5
  palSetPadMode(LEFT_GPIO_Port, LEFT_Pin, PAL_MODE_INPUT_PULLDOWN);
  204cc6:	2240      	movs	r2, #64	; 0x40
  204cc8:	4641      	mov	r1, r8
  204cca:	4868      	ldr	r0, [pc, #416]	; (204e6c <main+0xe9c>)
  204ccc:	f7fb fba0 	bl	200410 <_pal_lld_setgroupmode>
  204cd0:	f389 8811 	msr	BASEPRI, r9
  palEnablePadEvent(LEFT_GPIO_Port, LEFT_Pin, PAL_EVENT_MODE_RISING_EDGE);
  204cd4:	4642      	mov	r2, r8
  204cd6:	4629      	mov	r1, r5
  204cd8:	f7fb fc0a 	bl	2004f0 <_pal_lld_enablepadevent>
  204cdc:	f385 8811 	msr	BASEPRI, r5
  204ce0:	f389 8811 	msr	BASEPRI, r9
  204ce4:	4b62      	ldr	r3, [pc, #392]	; (204e70 <main+0xea0>)
  pep->arg = arg;
  204ce6:	6077      	str	r7, [r6, #4]
  pep->cb = cb;
  204ce8:	6033      	str	r3, [r6, #0]
  204cea:	f385 8811 	msr	BASEPRI, r5
  palSetPadMode(RIGHT_GPIO_Port, RIGHT_Pin, PAL_MODE_INPUT_PULLDOWN);
  204cee:	2240      	movs	r2, #64	; 0x40
  204cf0:	4649      	mov	r1, r9
  204cf2:	485a      	ldr	r0, [pc, #360]	; (204e5c <main+0xe8c>)
  204cf4:	f7fb fb8c 	bl	200410 <_pal_lld_setgroupmode>
  204cf8:	f389 8811 	msr	BASEPRI, r9
  palEnablePadEvent(RIGHT_GPIO_Port, RIGHT_Pin, PAL_EVENT_MODE_RISING_EDGE);
  204cfc:	2105      	movs	r1, #5
  204cfe:	4642      	mov	r2, r8
  204d00:	f7fb fbf6 	bl	2004f0 <_pal_lld_enablepadevent>
  204d04:	f385 8811 	msr	BASEPRI, r5
  204d08:	f389 8811 	msr	BASEPRI, r9
  204d0c:	4b59      	ldr	r3, [pc, #356]	; (204e74 <main+0xea4>)
  pep->arg = arg;
  204d0e:	62f7      	str	r7, [r6, #44]	; 0x2c
  pep->cb = cb;
  204d10:	62b3      	str	r3, [r6, #40]	; 0x28
  204d12:	f385 8811 	msr	BASEPRI, r5
  mbp->buffer = buf;
  204d16:	4a58      	ldr	r2, [pc, #352]	; (204e78 <main+0xea8>)
  204d18:	4958      	ldr	r1, [pc, #352]	; (204e7c <main+0xeac>)
  204d1a:	4b59      	ldr	r3, [pc, #356]	; (204e80 <main+0xeb0>)
  204d1c:	6011      	str	r1, [r2, #0]
  mbp->cnt    = (size_t)0;
  204d1e:	6115      	str	r5, [r2, #16]
  mbp->reset  = false;
  204d20:	7515      	strb	r5, [r2, #20]
  mbp->cnt    = (size_t)0;
  204d22:	611d      	str	r5, [r3, #16]
  mbp->reset  = false;
  204d24:	751d      	strb	r5, [r3, #20]
  TFT_Init();
  Menu_Create();
  Menu_GPIO_Init();
  chMBObjectInit(&menu_mb, menu_mb_buffer, BUFFER_SIZE);
  chMBObjectInit(&cmd_mb, cmd_mb_buffer, BUFFER_SIZE);
  chThdCreateStatic(menuThread, sizeof(menuThread), NORMALPRIO-1, menu, NULL);
  204d26:	4857      	ldr	r0, [pc, #348]	; (204e84 <main+0xeb4>)
  mbp->wrptr  = buf;
  204d28:	e9c2 1102 	strd	r1, r1, [r2, #8]
  mbp->top    = &buf[n];
  204d2c:	f501 71c8 	add.w	r1, r1, #400	; 0x190
  204d30:	6051      	str	r1, [r2, #4]
  mbp->buffer = buf;
  204d32:	4955      	ldr	r1, [pc, #340]	; (204e88 <main+0xeb8>)
  204d34:	6019      	str	r1, [r3, #0]
  mbp->wrptr  = buf;
  204d36:	e9c3 1102 	strd	r1, r1, [r3, #8]
  mbp->top    = &buf[n];
  204d3a:	f501 71c8 	add.w	r1, r1, #400	; 0x190
  204d3e:	6059      	str	r1, [r3, #4]
  qp->next = qp;
  204d40:	f102 0118 	add.w	r1, r2, #24
  qp->prev = qp;
  204d44:	e9c2 1106 	strd	r1, r1, [r2, #24]
  qp->next = qp;
  204d48:	eb02 0109 	add.w	r1, r2, r9
  qp->prev = qp;
  204d4c:	e9c2 1108 	strd	r1, r1, [r2, #32]
  qp->next = qp;
  204d50:	f103 0218 	add.w	r2, r3, #24
  204d54:	f44f 6199 	mov.w	r1, #1224	; 0x4c8
  qp->prev = qp;
  204d58:	e9c3 2206 	strd	r2, r2, [r3, #24]
  qp->next = qp;
  204d5c:	eb03 0209 	add.w	r2, r3, r9
  qp->prev = qp;
  204d60:	e9c3 2208 	strd	r2, r2, [r3, #32]
  204d64:	4b49      	ldr	r3, [pc, #292]	; (204e8c <main+0xebc>)
  204d66:	227f      	movs	r2, #127	; 0x7f
  204d68:	f7fd f81a 	bl	201da0 <chThdCreateStatic.constprop.0.isra.0>
  chThdCreateStatic(cmdThread, sizeof(cmdThread), NORMALPRIO-1, cmd, NULL);
  204d6c:	4b48      	ldr	r3, [pc, #288]	; (204e90 <main+0xec0>)
  204d6e:	227f      	movs	r2, #127	; 0x7f
  204d70:	f44f 71e4 	mov.w	r1, #456	; 0x1c8
  204d74:	4847      	ldr	r0, [pc, #284]	; (204e94 <main+0xec4>)
  204d76:	f7fd f813 	bl	201da0 <chThdCreateStatic.constprop.0.isra.0>
  chThdCreateStatic(speed_menuThread, sizeof(speed_menuThread), NORMALPRIO-2, speed_menu, NULL);
  204d7a:	4b47      	ldr	r3, [pc, #284]	; (204e98 <main+0xec8>)
  204d7c:	227e      	movs	r2, #126	; 0x7e
  204d7e:	f44f 7132 	mov.w	r1, #712	; 0x2c8
  204d82:	4846      	ldr	r0, [pc, #280]	; (204e9c <main+0xecc>)
  204d84:	f7fd f80c 	bl	201da0 <chThdCreateStatic.constprop.0.isra.0>
  qp->next = qp;
  204d88:	4b45      	ldr	r3, [pc, #276]	; (204ea0 <main+0xed0>)
  qp->prev = qp;
  204d8a:	e9c3 3300 	strd	r3, r3, [r3]
  204d8e:	609d      	str	r5, [r3, #8]
  204d90:	f389 8811 	msr	BASEPRI, r9
  gptp->state = GPT_CONTINUOUS;
  204d94:	4a43      	ldr	r2, [pc, #268]	; (204ea4 <main+0xed4>)
  204d96:	2303      	movs	r3, #3
  gptp->tim->ARR = (uint32_t)(interval - 1U);   /* Time constant.           */
  204d98:	f241 3187 	movw	r1, #4999	; 0x1387
  204d9c:	7013      	strb	r3, [r2, #0]
  204d9e:	4613      	mov	r3, r2
  204da0:	6852      	ldr	r2, [r2, #4]
  204da2:	68db      	ldr	r3, [r3, #12]
  if (NULL != gptp->config->callback)
  204da4:	6852      	ldr	r2, [r2, #4]
  gptp->tim->ARR = (uint32_t)(interval - 1U);   /* Time constant.           */
  204da6:	62d9      	str	r1, [r3, #44]	; 0x2c
  gptp->tim->EGR = STM32_TIM_EGR_UG;            /* Update event.            */
  204da8:	f8c3 8014 	str.w	r8, [r3, #20]
  gptp->tim->CNT = 0;                           /* Reset counter.           */
  204dac:	625d      	str	r5, [r3, #36]	; 0x24
  gptp->tim->SR = 0;                            /* Clear pending IRQs.      */
  204dae:	611d      	str	r5, [r3, #16]
  if (NULL != gptp->config->callback)
  204db0:	b11a      	cbz	r2, 204dba <main+0xdea>
    gptp->tim->DIER |= STM32_TIM_DIER_UIE;      /* Update Event IRQ enabled.*/
  204db2:	68da      	ldr	r2, [r3, #12]
  204db4:	ea42 0208 	orr.w	r2, r2, r8
  204db8:	60da      	str	r2, [r3, #12]
  gptp->tim->CR1 = STM32_TIM_CR1_ARPE | STM32_TIM_CR1_URS | STM32_TIM_CR1_CEN;
  204dba:	2185      	movs	r1, #133	; 0x85
  204dbc:	2200      	movs	r2, #0
  204dbe:	6019      	str	r1, [r3, #0]
  204dc0:	f382 8811 	msr	BASEPRI, r2
  204dc4:	2720      	movs	r7, #32
  204dc6:	4e38      	ldr	r6, [pc, #224]	; (204ea8 <main+0xed8>)
      dbgprintf("%d",set_speed);
  204dc8:	4d38      	ldr	r5, [pc, #224]	; (204eac <main+0xedc>)
  204dca:	f387 8811 	msr	BASEPRI, r7
  204dce:	2008      	movs	r0, #8
  204dd0:	4631      	mov	r1, r6
  204dd2:	f7fc f845 	bl	200e60 <chSchGoSleepTimeoutS>
  204dd6:	2300      	movs	r3, #0
  204dd8:	f383 8811 	msr	BASEPRI, r3
  204ddc:	f9b4 1000 	ldrsh.w	r1, [r4]
  204de0:	4628      	mov	r0, r5
  204de2:	f7fd f8c5 	bl	201f70 <dbgprintf.constprop.0>
    while (1)
  204de6:	e7f0      	b.n	204dca <main+0xdfa>
      pwmp->tim->CCXR[0] = 0;               /* Comparator 5 disabled.       */
  204de8:	6594      	str	r4, [r2, #88]	; 0x58
      pwmp->tim->CCXR[1] = 0;               /* Comparator 6 disabled.       */
  204dea:	65d4      	str	r4, [r2, #92]	; 0x5c
  204dec:	f7ff bbe1 	b.w	2045b2 <main+0x5e2>
      rccEnableTIM1(true);
  204df0:	4a2f      	ldr	r2, [pc, #188]	; (204eb0 <main+0xee0>)
    pwmp->tim->CCMR1 = STM32_TIM_CCMR1_OC1M(6) | STM32_TIM_CCMR1_OC1PE |
  204df2:	f646 0568 	movw	r5, #26728	; 0x6868
      pwmp->clock = STM32_TIMCLK2;
  204df6:	4c2f      	ldr	r4, [pc, #188]	; (204eb4 <main+0xee4>)
    pwmp->tim->CCMR1 = STM32_TIM_CCMR1_OC1M(6) | STM32_TIM_CCMR1_OC1PE |
  204df8:	69b0      	ldr	r0, [r6, #24]
      pwmp->clock = STM32_TIMCLK2;
  204dfa:	6174      	str	r4, [r6, #20]
      rccEnableTIM1(true);
  204dfc:	6c54      	ldr	r4, [r2, #68]	; 0x44
  204dfe:	ea44 0409 	orr.w	r4, r4, r9
  204e02:	6454      	str	r4, [r2, #68]	; 0x44
  204e04:	6e54      	ldr	r4, [r2, #100]	; 0x64
  204e06:	ea44 0409 	orr.w	r4, r4, r9
  204e0a:	6654      	str	r4, [r2, #100]	; 0x64
  204e0c:	6e54      	ldr	r4, [r2, #100]	; 0x64
      rccResetTIM1();
  204e0e:	6a54      	ldr	r4, [r2, #36]	; 0x24
  204e10:	ea44 0409 	orr.w	r4, r4, r9
  204e14:	6254      	str	r4, [r2, #36]	; 0x24
  204e16:	6a54      	ldr	r4, [r2, #36]	; 0x24
  204e18:	f024 0401 	bic.w	r4, r4, #1
  204e1c:	6254      	str	r4, [r2, #36]	; 0x24
  204e1e:	6a52      	ldr	r2, [r2, #36]	; 0x24
    pwmp->tim->CCMR3 = STM32_TIM_CCMR3_OC5M(6) | STM32_TIM_CCMR3_OC5PE |
  204e20:	4a25      	ldr	r2, [pc, #148]	; (204eb8 <main+0xee8>)
    pwmp->tim->CCMR1 = STM32_TIM_CCMR1_OC1M(6) | STM32_TIM_CCMR1_OC1PE |
  204e22:	6185      	str	r5, [r0, #24]
    pwmp->tim->CCMR2 = STM32_TIM_CCMR2_OC3M(6) | STM32_TIM_CCMR2_OC3PE |
  204e24:	61c5      	str	r5, [r0, #28]
    pwmp->tim->CCMR3 = STM32_TIM_CCMR3_OC5M(6) | STM32_TIM_CCMR3_OC5PE |
  204e26:	6542      	str	r2, [r0, #84]	; 0x54
  204e28:	f7ff bbc5 	b.w	2045b6 <main+0x5e6>
      rccEnableUSART3(true);
  204e2c:	4b20      	ldr	r3, [pc, #128]	; (204eb0 <main+0xee0>)
  204e2e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  204e30:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
  204e34:	641a      	str	r2, [r3, #64]	; 0x40
  204e36:	6e1a      	ldr	r2, [r3, #96]	; 0x60
  204e38:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
  204e3c:	661a      	str	r2, [r3, #96]	; 0x60
  204e3e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
  204e40:	f7ff bb37 	b.w	2044b2 <main+0x4e2>
  204e44:	08005818 	.word	0x08005818
  204e48:	08005820 	.word	0x08005820
  204e4c:	08005828 	.word	0x08005828
  204e50:	08005830 	.word	0x08005830
  204e54:	20000810 	.word	0x20000810
  204e58:	20020010 	.word	0x20020010
  204e5c:	40021400 	.word	0x40021400
  204e60:	200008e8 	.word	0x200008e8
  204e64:	00200af1 	.word	0x00200af1
  204e68:	00200b91 	.word	0x00200b91
  204e6c:	40020800 	.word	0x40020800
  204e70:	00200c31 	.word	0x00200c31
  204e74:	00200cd1 	.word	0x00200cd1
  204e78:	200015e0 	.word	0x200015e0
  204e7c:	20001608 	.word	0x20001608
  204e80:	20000cd8 	.word	0x20000cd8
  204e84:	20001118 	.word	0x20001118
  204e88:	20000d00 	.word	0x20000d00
  204e8c:	00203651 	.word	0x00203651
  204e90:	00203971 	.word	0x00203971
  204e94:	20000b10 	.word	0x20000b10
  204e98:	00203e11 	.word	0x00203e11
  204e9c:	20001b50 	.word	0x20001b50
  204ea0:	20001798 	.word	0x20001798
  204ea4:	20000800 	.word	0x20000800
  204ea8:	00030d40 	.word	0x00030d40
  204eac:	08005750 	.word	0x08005750
  204eb0:	40023800 	.word	0x40023800
  204eb4:	0cdfe600 	.word	0x0cdfe600
  204eb8:	01016868 	.word	0x01016868

00204ebc <malloc>:
  204ebc:	4b02      	ldr	r3, [pc, #8]	; (204ec8 <malloc+0xc>)
  204ebe:	4601      	mov	r1, r0
  204ec0:	6818      	ldr	r0, [r3, #0]
  204ec2:	f000 b863 	b.w	204f8c <_malloc_r>
  204ec6:	bf00      	nop
  204ec8:	20020068 	.word	0x20020068

00204ecc <memcpy>:
  204ecc:	440a      	add	r2, r1
  204ece:	4291      	cmp	r1, r2
  204ed0:	f100 33ff 	add.w	r3, r0, #4294967295
  204ed4:	d100      	bne.n	204ed8 <memcpy+0xc>
  204ed6:	4770      	bx	lr
  204ed8:	b510      	push	{r4, lr}
  204eda:	f811 4b01 	ldrb.w	r4, [r1], #1
  204ede:	f803 4f01 	strb.w	r4, [r3, #1]!
  204ee2:	4291      	cmp	r1, r2
  204ee4:	d1f9      	bne.n	204eda <memcpy+0xe>
  204ee6:	bd10      	pop	{r4, pc}

00204ee8 <memset>:
  204ee8:	4402      	add	r2, r0
  204eea:	4603      	mov	r3, r0
  204eec:	4293      	cmp	r3, r2
  204eee:	d100      	bne.n	204ef2 <memset+0xa>
  204ef0:	4770      	bx	lr
  204ef2:	f803 1b01 	strb.w	r1, [r3], #1
  204ef6:	e7f9      	b.n	204eec <memset+0x4>

00204ef8 <_free_r>:
  204ef8:	b538      	push	{r3, r4, r5, lr}
  204efa:	4605      	mov	r5, r0
  204efc:	2900      	cmp	r1, #0
  204efe:	d041      	beq.n	204f84 <_free_r+0x8c>
  204f00:	f851 3c04 	ldr.w	r3, [r1, #-4]
  204f04:	1f0c      	subs	r4, r1, #4
  204f06:	2b00      	cmp	r3, #0
  204f08:	bfb8      	it	lt
  204f0a:	18e4      	addlt	r4, r4, r3
  204f0c:	f000 f8c8 	bl	2050a0 <__malloc_lock>
  204f10:	4a1d      	ldr	r2, [pc, #116]	; (204f88 <_free_r+0x90>)
  204f12:	6813      	ldr	r3, [r2, #0]
  204f14:	b933      	cbnz	r3, 204f24 <_free_r+0x2c>
  204f16:	6063      	str	r3, [r4, #4]
  204f18:	6014      	str	r4, [r2, #0]
  204f1a:	4628      	mov	r0, r5
  204f1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  204f20:	f000 b8c4 	b.w	2050ac <__malloc_unlock>
  204f24:	42a3      	cmp	r3, r4
  204f26:	d908      	bls.n	204f3a <_free_r+0x42>
  204f28:	6820      	ldr	r0, [r4, #0]
  204f2a:	1821      	adds	r1, r4, r0
  204f2c:	428b      	cmp	r3, r1
  204f2e:	bf01      	itttt	eq
  204f30:	6819      	ldreq	r1, [r3, #0]
  204f32:	685b      	ldreq	r3, [r3, #4]
  204f34:	1809      	addeq	r1, r1, r0
  204f36:	6021      	streq	r1, [r4, #0]
  204f38:	e7ed      	b.n	204f16 <_free_r+0x1e>
  204f3a:	461a      	mov	r2, r3
  204f3c:	685b      	ldr	r3, [r3, #4]
  204f3e:	b10b      	cbz	r3, 204f44 <_free_r+0x4c>
  204f40:	42a3      	cmp	r3, r4
  204f42:	d9fa      	bls.n	204f3a <_free_r+0x42>
  204f44:	6811      	ldr	r1, [r2, #0]
  204f46:	1850      	adds	r0, r2, r1
  204f48:	42a0      	cmp	r0, r4
  204f4a:	d10b      	bne.n	204f64 <_free_r+0x6c>
  204f4c:	6820      	ldr	r0, [r4, #0]
  204f4e:	4401      	add	r1, r0
  204f50:	1850      	adds	r0, r2, r1
  204f52:	4283      	cmp	r3, r0
  204f54:	6011      	str	r1, [r2, #0]
  204f56:	d1e0      	bne.n	204f1a <_free_r+0x22>
  204f58:	6818      	ldr	r0, [r3, #0]
  204f5a:	685b      	ldr	r3, [r3, #4]
  204f5c:	6053      	str	r3, [r2, #4]
  204f5e:	4401      	add	r1, r0
  204f60:	6011      	str	r1, [r2, #0]
  204f62:	e7da      	b.n	204f1a <_free_r+0x22>
  204f64:	d902      	bls.n	204f6c <_free_r+0x74>
  204f66:	230c      	movs	r3, #12
  204f68:	602b      	str	r3, [r5, #0]
  204f6a:	e7d6      	b.n	204f1a <_free_r+0x22>
  204f6c:	6820      	ldr	r0, [r4, #0]
  204f6e:	1821      	adds	r1, r4, r0
  204f70:	428b      	cmp	r3, r1
  204f72:	bf04      	itt	eq
  204f74:	6819      	ldreq	r1, [r3, #0]
  204f76:	685b      	ldreq	r3, [r3, #4]
  204f78:	6063      	str	r3, [r4, #4]
  204f7a:	bf04      	itt	eq
  204f7c:	1809      	addeq	r1, r1, r0
  204f7e:	6021      	streq	r1, [r4, #0]
  204f80:	6054      	str	r4, [r2, #4]
  204f82:	e7ca      	b.n	204f1a <_free_r+0x22>
  204f84:	bd38      	pop	{r3, r4, r5, pc}
  204f86:	bf00      	nop
  204f88:	20001e20 	.word	0x20001e20

00204f8c <_malloc_r>:
  204f8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  204f8e:	1ccd      	adds	r5, r1, #3
  204f90:	f025 0503 	bic.w	r5, r5, #3
  204f94:	3508      	adds	r5, #8
  204f96:	2d0c      	cmp	r5, #12
  204f98:	bf38      	it	cc
  204f9a:	250c      	movcc	r5, #12
  204f9c:	2d00      	cmp	r5, #0
  204f9e:	4606      	mov	r6, r0
  204fa0:	db01      	blt.n	204fa6 <_malloc_r+0x1a>
  204fa2:	42a9      	cmp	r1, r5
  204fa4:	d903      	bls.n	204fae <_malloc_r+0x22>
  204fa6:	230c      	movs	r3, #12
  204fa8:	6033      	str	r3, [r6, #0]
  204faa:	2000      	movs	r0, #0
  204fac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  204fae:	f000 f877 	bl	2050a0 <__malloc_lock>
  204fb2:	4921      	ldr	r1, [pc, #132]	; (205038 <_malloc_r+0xac>)
  204fb4:	680a      	ldr	r2, [r1, #0]
  204fb6:	4614      	mov	r4, r2
  204fb8:	b99c      	cbnz	r4, 204fe2 <_malloc_r+0x56>
  204fba:	4f20      	ldr	r7, [pc, #128]	; (20503c <_malloc_r+0xb0>)
  204fbc:	683b      	ldr	r3, [r7, #0]
  204fbe:	b923      	cbnz	r3, 204fca <_malloc_r+0x3e>
  204fc0:	4621      	mov	r1, r4
  204fc2:	4630      	mov	r0, r6
  204fc4:	f000 f83c 	bl	205040 <_sbrk_r>
  204fc8:	6038      	str	r0, [r7, #0]
  204fca:	4629      	mov	r1, r5
  204fcc:	4630      	mov	r0, r6
  204fce:	f000 f837 	bl	205040 <_sbrk_r>
  204fd2:	1c43      	adds	r3, r0, #1
  204fd4:	d123      	bne.n	20501e <_malloc_r+0x92>
  204fd6:	230c      	movs	r3, #12
  204fd8:	6033      	str	r3, [r6, #0]
  204fda:	4630      	mov	r0, r6
  204fdc:	f000 f866 	bl	2050ac <__malloc_unlock>
  204fe0:	e7e3      	b.n	204faa <_malloc_r+0x1e>
  204fe2:	6823      	ldr	r3, [r4, #0]
  204fe4:	1b5b      	subs	r3, r3, r5
  204fe6:	d417      	bmi.n	205018 <_malloc_r+0x8c>
  204fe8:	2b0b      	cmp	r3, #11
  204fea:	d903      	bls.n	204ff4 <_malloc_r+0x68>
  204fec:	6023      	str	r3, [r4, #0]
  204fee:	441c      	add	r4, r3
  204ff0:	6025      	str	r5, [r4, #0]
  204ff2:	e004      	b.n	204ffe <_malloc_r+0x72>
  204ff4:	6863      	ldr	r3, [r4, #4]
  204ff6:	42a2      	cmp	r2, r4
  204ff8:	bf0c      	ite	eq
  204ffa:	600b      	streq	r3, [r1, #0]
  204ffc:	6053      	strne	r3, [r2, #4]
  204ffe:	4630      	mov	r0, r6
  205000:	f000 f854 	bl	2050ac <__malloc_unlock>
  205004:	f104 000b 	add.w	r0, r4, #11
  205008:	1d23      	adds	r3, r4, #4
  20500a:	f020 0007 	bic.w	r0, r0, #7
  20500e:	1ac2      	subs	r2, r0, r3
  205010:	d0cc      	beq.n	204fac <_malloc_r+0x20>
  205012:	1a1b      	subs	r3, r3, r0
  205014:	50a3      	str	r3, [r4, r2]
  205016:	e7c9      	b.n	204fac <_malloc_r+0x20>
  205018:	4622      	mov	r2, r4
  20501a:	6864      	ldr	r4, [r4, #4]
  20501c:	e7cc      	b.n	204fb8 <_malloc_r+0x2c>
  20501e:	1cc4      	adds	r4, r0, #3
  205020:	f024 0403 	bic.w	r4, r4, #3
  205024:	42a0      	cmp	r0, r4
  205026:	d0e3      	beq.n	204ff0 <_malloc_r+0x64>
  205028:	1a21      	subs	r1, r4, r0
  20502a:	4630      	mov	r0, r6
  20502c:	f000 f808 	bl	205040 <_sbrk_r>
  205030:	3001      	adds	r0, #1
  205032:	d1dd      	bne.n	204ff0 <_malloc_r+0x64>
  205034:	e7cf      	b.n	204fd6 <_malloc_r+0x4a>
  205036:	bf00      	nop
  205038:	20001e20 	.word	0x20001e20
  20503c:	20001e24 	.word	0x20001e24

00205040 <_sbrk_r>:
  205040:	b538      	push	{r3, r4, r5, lr}
  205042:	4d06      	ldr	r5, [pc, #24]	; (20505c <_sbrk_r+0x1c>)
  205044:	2300      	movs	r3, #0
  205046:	4604      	mov	r4, r0
  205048:	4608      	mov	r0, r1
  20504a:	602b      	str	r3, [r5, #0]
  20504c:	f000 fb6e 	bl	20572c <_sbrk>
  205050:	1c43      	adds	r3, r0, #1
  205052:	d102      	bne.n	20505a <_sbrk_r+0x1a>
  205054:	682b      	ldr	r3, [r5, #0]
  205056:	b103      	cbz	r3, 20505a <_sbrk_r+0x1a>
  205058:	6023      	str	r3, [r4, #0]
  20505a:	bd38      	pop	{r3, r4, r5, pc}
  20505c:	20001e28 	.word	0x20001e28

00205060 <siprintf>:
  205060:	b40e      	push	{r1, r2, r3}
  205062:	b500      	push	{lr}
  205064:	b09c      	sub	sp, #112	; 0x70
  205066:	ab1d      	add	r3, sp, #116	; 0x74
  205068:	9002      	str	r0, [sp, #8]
  20506a:	9006      	str	r0, [sp, #24]
  20506c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  205070:	4809      	ldr	r0, [pc, #36]	; (205098 <siprintf+0x38>)
  205072:	9107      	str	r1, [sp, #28]
  205074:	9104      	str	r1, [sp, #16]
  205076:	4909      	ldr	r1, [pc, #36]	; (20509c <siprintf+0x3c>)
  205078:	f853 2b04 	ldr.w	r2, [r3], #4
  20507c:	9105      	str	r1, [sp, #20]
  20507e:	6800      	ldr	r0, [r0, #0]
  205080:	9301      	str	r3, [sp, #4]
  205082:	a902      	add	r1, sp, #8
  205084:	f000 f874 	bl	205170 <_svfiprintf_r>
  205088:	9b02      	ldr	r3, [sp, #8]
  20508a:	2200      	movs	r2, #0
  20508c:	701a      	strb	r2, [r3, #0]
  20508e:	b01c      	add	sp, #112	; 0x70
  205090:	f85d eb04 	ldr.w	lr, [sp], #4
  205094:	b003      	add	sp, #12
  205096:	4770      	bx	lr
  205098:	20020068 	.word	0x20020068
  20509c:	ffff0208 	.word	0xffff0208

002050a0 <__malloc_lock>:
  2050a0:	4801      	ldr	r0, [pc, #4]	; (2050a8 <__malloc_lock+0x8>)
  2050a2:	f000 baf9 	b.w	205698 <__retarget_lock_acquire_recursive>
  2050a6:	bf00      	nop
  2050a8:	20001e2c 	.word	0x20001e2c

002050ac <__malloc_unlock>:
  2050ac:	4801      	ldr	r0, [pc, #4]	; (2050b4 <__malloc_unlock+0x8>)
  2050ae:	f000 baf4 	b.w	20569a <__retarget_lock_release_recursive>
  2050b2:	bf00      	nop
  2050b4:	20001e2c 	.word	0x20001e2c

002050b8 <__ssputs_r>:
  2050b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  2050bc:	688e      	ldr	r6, [r1, #8]
  2050be:	429e      	cmp	r6, r3
  2050c0:	4682      	mov	sl, r0
  2050c2:	460c      	mov	r4, r1
  2050c4:	4690      	mov	r8, r2
  2050c6:	461f      	mov	r7, r3
  2050c8:	d838      	bhi.n	20513c <__ssputs_r+0x84>
  2050ca:	898a      	ldrh	r2, [r1, #12]
  2050cc:	f412 6f90 	tst.w	r2, #1152	; 0x480
  2050d0:	d032      	beq.n	205138 <__ssputs_r+0x80>
  2050d2:	6825      	ldr	r5, [r4, #0]
  2050d4:	6909      	ldr	r1, [r1, #16]
  2050d6:	eba5 0901 	sub.w	r9, r5, r1
  2050da:	6965      	ldr	r5, [r4, #20]
  2050dc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  2050e0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  2050e4:	3301      	adds	r3, #1
  2050e6:	444b      	add	r3, r9
  2050e8:	106d      	asrs	r5, r5, #1
  2050ea:	429d      	cmp	r5, r3
  2050ec:	bf38      	it	cc
  2050ee:	461d      	movcc	r5, r3
  2050f0:	0553      	lsls	r3, r2, #21
  2050f2:	d531      	bpl.n	205158 <__ssputs_r+0xa0>
  2050f4:	4629      	mov	r1, r5
  2050f6:	f7ff ff49 	bl	204f8c <_malloc_r>
  2050fa:	4606      	mov	r6, r0
  2050fc:	b950      	cbnz	r0, 205114 <__ssputs_r+0x5c>
  2050fe:	230c      	movs	r3, #12
  205100:	f8ca 3000 	str.w	r3, [sl]
  205104:	89a3      	ldrh	r3, [r4, #12]
  205106:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  20510a:	81a3      	strh	r3, [r4, #12]
  20510c:	f04f 30ff 	mov.w	r0, #4294967295
  205110:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  205114:	6921      	ldr	r1, [r4, #16]
  205116:	464a      	mov	r2, r9
  205118:	f7ff fed8 	bl	204ecc <memcpy>
  20511c:	89a3      	ldrh	r3, [r4, #12]
  20511e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  205122:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  205126:	81a3      	strh	r3, [r4, #12]
  205128:	6126      	str	r6, [r4, #16]
  20512a:	6165      	str	r5, [r4, #20]
  20512c:	444e      	add	r6, r9
  20512e:	eba5 0509 	sub.w	r5, r5, r9
  205132:	6026      	str	r6, [r4, #0]
  205134:	60a5      	str	r5, [r4, #8]
  205136:	463e      	mov	r6, r7
  205138:	42be      	cmp	r6, r7
  20513a:	d900      	bls.n	20513e <__ssputs_r+0x86>
  20513c:	463e      	mov	r6, r7
  20513e:	6820      	ldr	r0, [r4, #0]
  205140:	4632      	mov	r2, r6
  205142:	4641      	mov	r1, r8
  205144:	f000 faaa 	bl	20569c <memmove>
  205148:	68a3      	ldr	r3, [r4, #8]
  20514a:	1b9b      	subs	r3, r3, r6
  20514c:	60a3      	str	r3, [r4, #8]
  20514e:	6823      	ldr	r3, [r4, #0]
  205150:	4433      	add	r3, r6
  205152:	6023      	str	r3, [r4, #0]
  205154:	2000      	movs	r0, #0
  205156:	e7db      	b.n	205110 <__ssputs_r+0x58>
  205158:	462a      	mov	r2, r5
  20515a:	f000 fab9 	bl	2056d0 <_realloc_r>
  20515e:	4606      	mov	r6, r0
  205160:	2800      	cmp	r0, #0
  205162:	d1e1      	bne.n	205128 <__ssputs_r+0x70>
  205164:	6921      	ldr	r1, [r4, #16]
  205166:	4650      	mov	r0, sl
  205168:	f7ff fec6 	bl	204ef8 <_free_r>
  20516c:	e7c7      	b.n	2050fe <__ssputs_r+0x46>
	...

00205170 <_svfiprintf_r>:
  205170:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  205174:	4698      	mov	r8, r3
  205176:	898b      	ldrh	r3, [r1, #12]
  205178:	061b      	lsls	r3, r3, #24
  20517a:	b09d      	sub	sp, #116	; 0x74
  20517c:	4607      	mov	r7, r0
  20517e:	460d      	mov	r5, r1
  205180:	4614      	mov	r4, r2
  205182:	d50e      	bpl.n	2051a2 <_svfiprintf_r+0x32>
  205184:	690b      	ldr	r3, [r1, #16]
  205186:	b963      	cbnz	r3, 2051a2 <_svfiprintf_r+0x32>
  205188:	2140      	movs	r1, #64	; 0x40
  20518a:	f7ff feff 	bl	204f8c <_malloc_r>
  20518e:	6028      	str	r0, [r5, #0]
  205190:	6128      	str	r0, [r5, #16]
  205192:	b920      	cbnz	r0, 20519e <_svfiprintf_r+0x2e>
  205194:	230c      	movs	r3, #12
  205196:	603b      	str	r3, [r7, #0]
  205198:	f04f 30ff 	mov.w	r0, #4294967295
  20519c:	e0d1      	b.n	205342 <_svfiprintf_r+0x1d2>
  20519e:	2340      	movs	r3, #64	; 0x40
  2051a0:	616b      	str	r3, [r5, #20]
  2051a2:	2300      	movs	r3, #0
  2051a4:	9309      	str	r3, [sp, #36]	; 0x24
  2051a6:	2320      	movs	r3, #32
  2051a8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
  2051ac:	f8cd 800c 	str.w	r8, [sp, #12]
  2051b0:	2330      	movs	r3, #48	; 0x30
  2051b2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 20535c <_svfiprintf_r+0x1ec>
  2051b6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
  2051ba:	f04f 0901 	mov.w	r9, #1
  2051be:	4623      	mov	r3, r4
  2051c0:	469a      	mov	sl, r3
  2051c2:	f813 2b01 	ldrb.w	r2, [r3], #1
  2051c6:	b10a      	cbz	r2, 2051cc <_svfiprintf_r+0x5c>
  2051c8:	2a25      	cmp	r2, #37	; 0x25
  2051ca:	d1f9      	bne.n	2051c0 <_svfiprintf_r+0x50>
  2051cc:	ebba 0b04 	subs.w	fp, sl, r4
  2051d0:	d00b      	beq.n	2051ea <_svfiprintf_r+0x7a>
  2051d2:	465b      	mov	r3, fp
  2051d4:	4622      	mov	r2, r4
  2051d6:	4629      	mov	r1, r5
  2051d8:	4638      	mov	r0, r7
  2051da:	f7ff ff6d 	bl	2050b8 <__ssputs_r>
  2051de:	3001      	adds	r0, #1
  2051e0:	f000 80aa 	beq.w	205338 <_svfiprintf_r+0x1c8>
  2051e4:	9a09      	ldr	r2, [sp, #36]	; 0x24
  2051e6:	445a      	add	r2, fp
  2051e8:	9209      	str	r2, [sp, #36]	; 0x24
  2051ea:	f89a 3000 	ldrb.w	r3, [sl]
  2051ee:	2b00      	cmp	r3, #0
  2051f0:	f000 80a2 	beq.w	205338 <_svfiprintf_r+0x1c8>
  2051f4:	2300      	movs	r3, #0
  2051f6:	f04f 32ff 	mov.w	r2, #4294967295
  2051fa:	e9cd 2305 	strd	r2, r3, [sp, #20]
  2051fe:	f10a 0a01 	add.w	sl, sl, #1
  205202:	9304      	str	r3, [sp, #16]
  205204:	9307      	str	r3, [sp, #28]
  205206:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
  20520a:	931a      	str	r3, [sp, #104]	; 0x68
  20520c:	4654      	mov	r4, sl
  20520e:	2205      	movs	r2, #5
  205210:	f814 1b01 	ldrb.w	r1, [r4], #1
  205214:	4851      	ldr	r0, [pc, #324]	; (20535c <_svfiprintf_r+0x1ec>)
  205216:	f7fb f87b 	bl	200310 <memchr>
  20521a:	9a04      	ldr	r2, [sp, #16]
  20521c:	b9d8      	cbnz	r0, 205256 <_svfiprintf_r+0xe6>
  20521e:	06d0      	lsls	r0, r2, #27
  205220:	bf44      	itt	mi
  205222:	2320      	movmi	r3, #32
  205224:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
  205228:	0711      	lsls	r1, r2, #28
  20522a:	bf44      	itt	mi
  20522c:	232b      	movmi	r3, #43	; 0x2b
  20522e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
  205232:	f89a 3000 	ldrb.w	r3, [sl]
  205236:	2b2a      	cmp	r3, #42	; 0x2a
  205238:	d015      	beq.n	205266 <_svfiprintf_r+0xf6>
  20523a:	9a07      	ldr	r2, [sp, #28]
  20523c:	4654      	mov	r4, sl
  20523e:	2000      	movs	r0, #0
  205240:	f04f 0c0a 	mov.w	ip, #10
  205244:	4621      	mov	r1, r4
  205246:	f811 3b01 	ldrb.w	r3, [r1], #1
  20524a:	3b30      	subs	r3, #48	; 0x30
  20524c:	2b09      	cmp	r3, #9
  20524e:	d94e      	bls.n	2052ee <_svfiprintf_r+0x17e>
  205250:	b1b0      	cbz	r0, 205280 <_svfiprintf_r+0x110>
  205252:	9207      	str	r2, [sp, #28]
  205254:	e014      	b.n	205280 <_svfiprintf_r+0x110>
  205256:	eba0 0308 	sub.w	r3, r0, r8
  20525a:	fa09 f303 	lsl.w	r3, r9, r3
  20525e:	4313      	orrs	r3, r2
  205260:	9304      	str	r3, [sp, #16]
  205262:	46a2      	mov	sl, r4
  205264:	e7d2      	b.n	20520c <_svfiprintf_r+0x9c>
  205266:	9b03      	ldr	r3, [sp, #12]
  205268:	1d19      	adds	r1, r3, #4
  20526a:	681b      	ldr	r3, [r3, #0]
  20526c:	9103      	str	r1, [sp, #12]
  20526e:	2b00      	cmp	r3, #0
  205270:	bfbb      	ittet	lt
  205272:	425b      	neglt	r3, r3
  205274:	f042 0202 	orrlt.w	r2, r2, #2
  205278:	9307      	strge	r3, [sp, #28]
  20527a:	9307      	strlt	r3, [sp, #28]
  20527c:	bfb8      	it	lt
  20527e:	9204      	strlt	r2, [sp, #16]
  205280:	7823      	ldrb	r3, [r4, #0]
  205282:	2b2e      	cmp	r3, #46	; 0x2e
  205284:	d10c      	bne.n	2052a0 <_svfiprintf_r+0x130>
  205286:	7863      	ldrb	r3, [r4, #1]
  205288:	2b2a      	cmp	r3, #42	; 0x2a
  20528a:	d135      	bne.n	2052f8 <_svfiprintf_r+0x188>
  20528c:	9b03      	ldr	r3, [sp, #12]
  20528e:	1d1a      	adds	r2, r3, #4
  205290:	681b      	ldr	r3, [r3, #0]
  205292:	9203      	str	r2, [sp, #12]
  205294:	2b00      	cmp	r3, #0
  205296:	bfb8      	it	lt
  205298:	f04f 33ff 	movlt.w	r3, #4294967295
  20529c:	3402      	adds	r4, #2
  20529e:	9305      	str	r3, [sp, #20]
  2052a0:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 205360 <_svfiprintf_r+0x1f0>
  2052a4:	7821      	ldrb	r1, [r4, #0]
  2052a6:	2203      	movs	r2, #3
  2052a8:	4650      	mov	r0, sl
  2052aa:	f7fb f831 	bl	200310 <memchr>
  2052ae:	b140      	cbz	r0, 2052c2 <_svfiprintf_r+0x152>
  2052b0:	2340      	movs	r3, #64	; 0x40
  2052b2:	eba0 000a 	sub.w	r0, r0, sl
  2052b6:	fa03 f000 	lsl.w	r0, r3, r0
  2052ba:	9b04      	ldr	r3, [sp, #16]
  2052bc:	4303      	orrs	r3, r0
  2052be:	3401      	adds	r4, #1
  2052c0:	9304      	str	r3, [sp, #16]
  2052c2:	f814 1b01 	ldrb.w	r1, [r4], #1
  2052c6:	4827      	ldr	r0, [pc, #156]	; (205364 <_svfiprintf_r+0x1f4>)
  2052c8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
  2052cc:	2206      	movs	r2, #6
  2052ce:	f7fb f81f 	bl	200310 <memchr>
  2052d2:	2800      	cmp	r0, #0
  2052d4:	d038      	beq.n	205348 <_svfiprintf_r+0x1d8>
  2052d6:	4b24      	ldr	r3, [pc, #144]	; (205368 <_svfiprintf_r+0x1f8>)
  2052d8:	bb1b      	cbnz	r3, 205322 <_svfiprintf_r+0x1b2>
  2052da:	9b03      	ldr	r3, [sp, #12]
  2052dc:	3307      	adds	r3, #7
  2052de:	f023 0307 	bic.w	r3, r3, #7
  2052e2:	3308      	adds	r3, #8
  2052e4:	9303      	str	r3, [sp, #12]
  2052e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  2052e8:	4433      	add	r3, r6
  2052ea:	9309      	str	r3, [sp, #36]	; 0x24
  2052ec:	e767      	b.n	2051be <_svfiprintf_r+0x4e>
  2052ee:	fb0c 3202 	mla	r2, ip, r2, r3
  2052f2:	460c      	mov	r4, r1
  2052f4:	2001      	movs	r0, #1
  2052f6:	e7a5      	b.n	205244 <_svfiprintf_r+0xd4>
  2052f8:	2300      	movs	r3, #0
  2052fa:	3401      	adds	r4, #1
  2052fc:	9305      	str	r3, [sp, #20]
  2052fe:	4619      	mov	r1, r3
  205300:	f04f 0c0a 	mov.w	ip, #10
  205304:	4620      	mov	r0, r4
  205306:	f810 2b01 	ldrb.w	r2, [r0], #1
  20530a:	3a30      	subs	r2, #48	; 0x30
  20530c:	2a09      	cmp	r2, #9
  20530e:	d903      	bls.n	205318 <_svfiprintf_r+0x1a8>
  205310:	2b00      	cmp	r3, #0
  205312:	d0c5      	beq.n	2052a0 <_svfiprintf_r+0x130>
  205314:	9105      	str	r1, [sp, #20]
  205316:	e7c3      	b.n	2052a0 <_svfiprintf_r+0x130>
  205318:	fb0c 2101 	mla	r1, ip, r1, r2
  20531c:	4604      	mov	r4, r0
  20531e:	2301      	movs	r3, #1
  205320:	e7f0      	b.n	205304 <_svfiprintf_r+0x194>
  205322:	ab03      	add	r3, sp, #12
  205324:	9300      	str	r3, [sp, #0]
  205326:	462a      	mov	r2, r5
  205328:	4b10      	ldr	r3, [pc, #64]	; (20536c <_svfiprintf_r+0x1fc>)
  20532a:	a904      	add	r1, sp, #16
  20532c:	4638      	mov	r0, r7
  20532e:	f3af 8000 	nop.w
  205332:	1c42      	adds	r2, r0, #1
  205334:	4606      	mov	r6, r0
  205336:	d1d6      	bne.n	2052e6 <_svfiprintf_r+0x176>
  205338:	89ab      	ldrh	r3, [r5, #12]
  20533a:	065b      	lsls	r3, r3, #25
  20533c:	f53f af2c 	bmi.w	205198 <_svfiprintf_r+0x28>
  205340:	9809      	ldr	r0, [sp, #36]	; 0x24
  205342:	b01d      	add	sp, #116	; 0x74
  205344:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  205348:	ab03      	add	r3, sp, #12
  20534a:	9300      	str	r3, [sp, #0]
  20534c:	462a      	mov	r2, r5
  20534e:	4b07      	ldr	r3, [pc, #28]	; (20536c <_svfiprintf_r+0x1fc>)
  205350:	a904      	add	r1, sp, #16
  205352:	4638      	mov	r0, r7
  205354:	f000 f87a 	bl	20544c <_printf_i>
  205358:	e7eb      	b.n	205332 <_svfiprintf_r+0x1c2>
  20535a:	bf00      	nop
  20535c:	08005cb8 	.word	0x08005cb8
  205360:	08005cbe 	.word	0x08005cbe
  205364:	08005cc2 	.word	0x08005cc2
  205368:	00000000 	.word	0x00000000
  20536c:	002050b9 	.word	0x002050b9

00205370 <_printf_common>:
  205370:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  205374:	4616      	mov	r6, r2
  205376:	4699      	mov	r9, r3
  205378:	688a      	ldr	r2, [r1, #8]
  20537a:	690b      	ldr	r3, [r1, #16]
  20537c:	f8dd 8020 	ldr.w	r8, [sp, #32]
  205380:	4293      	cmp	r3, r2
  205382:	bfb8      	it	lt
  205384:	4613      	movlt	r3, r2
  205386:	6033      	str	r3, [r6, #0]
  205388:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
  20538c:	4607      	mov	r7, r0
  20538e:	460c      	mov	r4, r1
  205390:	b10a      	cbz	r2, 205396 <_printf_common+0x26>
  205392:	3301      	adds	r3, #1
  205394:	6033      	str	r3, [r6, #0]
  205396:	6823      	ldr	r3, [r4, #0]
  205398:	0699      	lsls	r1, r3, #26
  20539a:	bf42      	ittt	mi
  20539c:	6833      	ldrmi	r3, [r6, #0]
  20539e:	3302      	addmi	r3, #2
  2053a0:	6033      	strmi	r3, [r6, #0]
  2053a2:	6825      	ldr	r5, [r4, #0]
  2053a4:	f015 0506 	ands.w	r5, r5, #6
  2053a8:	d106      	bne.n	2053b8 <_printf_common+0x48>
  2053aa:	f104 0a19 	add.w	sl, r4, #25
  2053ae:	68e3      	ldr	r3, [r4, #12]
  2053b0:	6832      	ldr	r2, [r6, #0]
  2053b2:	1a9b      	subs	r3, r3, r2
  2053b4:	42ab      	cmp	r3, r5
  2053b6:	dc26      	bgt.n	205406 <_printf_common+0x96>
  2053b8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
  2053bc:	1e13      	subs	r3, r2, #0
  2053be:	6822      	ldr	r2, [r4, #0]
  2053c0:	bf18      	it	ne
  2053c2:	2301      	movne	r3, #1
  2053c4:	0692      	lsls	r2, r2, #26
  2053c6:	d42b      	bmi.n	205420 <_printf_common+0xb0>
  2053c8:	f104 0243 	add.w	r2, r4, #67	; 0x43
  2053cc:	4649      	mov	r1, r9
  2053ce:	4638      	mov	r0, r7
  2053d0:	47c0      	blx	r8
  2053d2:	3001      	adds	r0, #1
  2053d4:	d01e      	beq.n	205414 <_printf_common+0xa4>
  2053d6:	6823      	ldr	r3, [r4, #0]
  2053d8:	68e5      	ldr	r5, [r4, #12]
  2053da:	6832      	ldr	r2, [r6, #0]
  2053dc:	f003 0306 	and.w	r3, r3, #6
  2053e0:	2b04      	cmp	r3, #4
  2053e2:	bf08      	it	eq
  2053e4:	1aad      	subeq	r5, r5, r2
  2053e6:	68a3      	ldr	r3, [r4, #8]
  2053e8:	6922      	ldr	r2, [r4, #16]
  2053ea:	bf0c      	ite	eq
  2053ec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
  2053f0:	2500      	movne	r5, #0
  2053f2:	4293      	cmp	r3, r2
  2053f4:	bfc4      	itt	gt
  2053f6:	1a9b      	subgt	r3, r3, r2
  2053f8:	18ed      	addgt	r5, r5, r3
  2053fa:	2600      	movs	r6, #0
  2053fc:	341a      	adds	r4, #26
  2053fe:	42b5      	cmp	r5, r6
  205400:	d11a      	bne.n	205438 <_printf_common+0xc8>
  205402:	2000      	movs	r0, #0
  205404:	e008      	b.n	205418 <_printf_common+0xa8>
  205406:	2301      	movs	r3, #1
  205408:	4652      	mov	r2, sl
  20540a:	4649      	mov	r1, r9
  20540c:	4638      	mov	r0, r7
  20540e:	47c0      	blx	r8
  205410:	3001      	adds	r0, #1
  205412:	d103      	bne.n	20541c <_printf_common+0xac>
  205414:	f04f 30ff 	mov.w	r0, #4294967295
  205418:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  20541c:	3501      	adds	r5, #1
  20541e:	e7c6      	b.n	2053ae <_printf_common+0x3e>
  205420:	18e1      	adds	r1, r4, r3
  205422:	1c5a      	adds	r2, r3, #1
  205424:	2030      	movs	r0, #48	; 0x30
  205426:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
  20542a:	4422      	add	r2, r4
  20542c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
  205430:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
  205434:	3302      	adds	r3, #2
  205436:	e7c7      	b.n	2053c8 <_printf_common+0x58>
  205438:	2301      	movs	r3, #1
  20543a:	4622      	mov	r2, r4
  20543c:	4649      	mov	r1, r9
  20543e:	4638      	mov	r0, r7
  205440:	47c0      	blx	r8
  205442:	3001      	adds	r0, #1
  205444:	d0e6      	beq.n	205414 <_printf_common+0xa4>
  205446:	3601      	adds	r6, #1
  205448:	e7d9      	b.n	2053fe <_printf_common+0x8e>
	...

0020544c <_printf_i>:
  20544c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
  205450:	7e0f      	ldrb	r7, [r1, #24]
  205452:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  205454:	2f78      	cmp	r7, #120	; 0x78
  205456:	4691      	mov	r9, r2
  205458:	4680      	mov	r8, r0
  20545a:	460c      	mov	r4, r1
  20545c:	469a      	mov	sl, r3
  20545e:	f101 0243 	add.w	r2, r1, #67	; 0x43
  205462:	d807      	bhi.n	205474 <_printf_i+0x28>
  205464:	2f62      	cmp	r7, #98	; 0x62
  205466:	d80a      	bhi.n	20547e <_printf_i+0x32>
  205468:	2f00      	cmp	r7, #0
  20546a:	f000 80d8 	beq.w	20561e <_printf_i+0x1d2>
  20546e:	2f58      	cmp	r7, #88	; 0x58
  205470:	f000 80a3 	beq.w	2055ba <_printf_i+0x16e>
  205474:	f104 0542 	add.w	r5, r4, #66	; 0x42
  205478:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
  20547c:	e03a      	b.n	2054f4 <_printf_i+0xa8>
  20547e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
  205482:	2b15      	cmp	r3, #21
  205484:	d8f6      	bhi.n	205474 <_printf_i+0x28>
  205486:	a101      	add	r1, pc, #4	; (adr r1, 20548c <_printf_i+0x40>)
  205488:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
  20548c:	002054e5 	.word	0x002054e5
  205490:	002054f9 	.word	0x002054f9
  205494:	00205475 	.word	0x00205475
  205498:	00205475 	.word	0x00205475
  20549c:	00205475 	.word	0x00205475
  2054a0:	00205475 	.word	0x00205475
  2054a4:	002054f9 	.word	0x002054f9
  2054a8:	00205475 	.word	0x00205475
  2054ac:	00205475 	.word	0x00205475
  2054b0:	00205475 	.word	0x00205475
  2054b4:	00205475 	.word	0x00205475
  2054b8:	00205605 	.word	0x00205605
  2054bc:	00205529 	.word	0x00205529
  2054c0:	002055e7 	.word	0x002055e7
  2054c4:	00205475 	.word	0x00205475
  2054c8:	00205475 	.word	0x00205475
  2054cc:	00205627 	.word	0x00205627
  2054d0:	00205475 	.word	0x00205475
  2054d4:	00205529 	.word	0x00205529
  2054d8:	00205475 	.word	0x00205475
  2054dc:	00205475 	.word	0x00205475
  2054e0:	002055ef 	.word	0x002055ef
  2054e4:	682b      	ldr	r3, [r5, #0]
  2054e6:	1d1a      	adds	r2, r3, #4
  2054e8:	681b      	ldr	r3, [r3, #0]
  2054ea:	602a      	str	r2, [r5, #0]
  2054ec:	f104 0542 	add.w	r5, r4, #66	; 0x42
  2054f0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  2054f4:	2301      	movs	r3, #1
  2054f6:	e0a3      	b.n	205640 <_printf_i+0x1f4>
  2054f8:	6820      	ldr	r0, [r4, #0]
  2054fa:	6829      	ldr	r1, [r5, #0]
  2054fc:	0606      	lsls	r6, r0, #24
  2054fe:	f101 0304 	add.w	r3, r1, #4
  205502:	d50a      	bpl.n	20551a <_printf_i+0xce>
  205504:	680e      	ldr	r6, [r1, #0]
  205506:	602b      	str	r3, [r5, #0]
  205508:	2e00      	cmp	r6, #0
  20550a:	da03      	bge.n	205514 <_printf_i+0xc8>
  20550c:	232d      	movs	r3, #45	; 0x2d
  20550e:	4276      	negs	r6, r6
  205510:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  205514:	485e      	ldr	r0, [pc, #376]	; (205690 <_printf_i+0x244>)
  205516:	230a      	movs	r3, #10
  205518:	e019      	b.n	20554e <_printf_i+0x102>
  20551a:	680e      	ldr	r6, [r1, #0]
  20551c:	602b      	str	r3, [r5, #0]
  20551e:	f010 0f40 	tst.w	r0, #64	; 0x40
  205522:	bf18      	it	ne
  205524:	b236      	sxthne	r6, r6
  205526:	e7ef      	b.n	205508 <_printf_i+0xbc>
  205528:	682b      	ldr	r3, [r5, #0]
  20552a:	6820      	ldr	r0, [r4, #0]
  20552c:	1d19      	adds	r1, r3, #4
  20552e:	6029      	str	r1, [r5, #0]
  205530:	0601      	lsls	r1, r0, #24
  205532:	d501      	bpl.n	205538 <_printf_i+0xec>
  205534:	681e      	ldr	r6, [r3, #0]
  205536:	e002      	b.n	20553e <_printf_i+0xf2>
  205538:	0646      	lsls	r6, r0, #25
  20553a:	d5fb      	bpl.n	205534 <_printf_i+0xe8>
  20553c:	881e      	ldrh	r6, [r3, #0]
  20553e:	4854      	ldr	r0, [pc, #336]	; (205690 <_printf_i+0x244>)
  205540:	2f6f      	cmp	r7, #111	; 0x6f
  205542:	bf0c      	ite	eq
  205544:	2308      	moveq	r3, #8
  205546:	230a      	movne	r3, #10
  205548:	2100      	movs	r1, #0
  20554a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
  20554e:	6865      	ldr	r5, [r4, #4]
  205550:	60a5      	str	r5, [r4, #8]
  205552:	2d00      	cmp	r5, #0
  205554:	bfa2      	ittt	ge
  205556:	6821      	ldrge	r1, [r4, #0]
  205558:	f021 0104 	bicge.w	r1, r1, #4
  20555c:	6021      	strge	r1, [r4, #0]
  20555e:	b90e      	cbnz	r6, 205564 <_printf_i+0x118>
  205560:	2d00      	cmp	r5, #0
  205562:	d04d      	beq.n	205600 <_printf_i+0x1b4>
  205564:	4615      	mov	r5, r2
  205566:	fbb6 f1f3 	udiv	r1, r6, r3
  20556a:	fb03 6711 	mls	r7, r3, r1, r6
  20556e:	5dc7      	ldrb	r7, [r0, r7]
  205570:	f805 7d01 	strb.w	r7, [r5, #-1]!
  205574:	4637      	mov	r7, r6
  205576:	42bb      	cmp	r3, r7
  205578:	460e      	mov	r6, r1
  20557a:	d9f4      	bls.n	205566 <_printf_i+0x11a>
  20557c:	2b08      	cmp	r3, #8
  20557e:	d10b      	bne.n	205598 <_printf_i+0x14c>
  205580:	6823      	ldr	r3, [r4, #0]
  205582:	07de      	lsls	r6, r3, #31
  205584:	d508      	bpl.n	205598 <_printf_i+0x14c>
  205586:	6923      	ldr	r3, [r4, #16]
  205588:	6861      	ldr	r1, [r4, #4]
  20558a:	4299      	cmp	r1, r3
  20558c:	bfde      	ittt	le
  20558e:	2330      	movle	r3, #48	; 0x30
  205590:	f805 3c01 	strble.w	r3, [r5, #-1]
  205594:	f105 35ff 	addle.w	r5, r5, #4294967295
  205598:	1b52      	subs	r2, r2, r5
  20559a:	6122      	str	r2, [r4, #16]
  20559c:	f8cd a000 	str.w	sl, [sp]
  2055a0:	464b      	mov	r3, r9
  2055a2:	aa03      	add	r2, sp, #12
  2055a4:	4621      	mov	r1, r4
  2055a6:	4640      	mov	r0, r8
  2055a8:	f7ff fee2 	bl	205370 <_printf_common>
  2055ac:	3001      	adds	r0, #1
  2055ae:	d14c      	bne.n	20564a <_printf_i+0x1fe>
  2055b0:	f04f 30ff 	mov.w	r0, #4294967295
  2055b4:	b004      	add	sp, #16
  2055b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  2055ba:	4835      	ldr	r0, [pc, #212]	; (205690 <_printf_i+0x244>)
  2055bc:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
  2055c0:	6829      	ldr	r1, [r5, #0]
  2055c2:	6823      	ldr	r3, [r4, #0]
  2055c4:	f851 6b04 	ldr.w	r6, [r1], #4
  2055c8:	6029      	str	r1, [r5, #0]
  2055ca:	061d      	lsls	r5, r3, #24
  2055cc:	d514      	bpl.n	2055f8 <_printf_i+0x1ac>
  2055ce:	07df      	lsls	r7, r3, #31
  2055d0:	bf44      	itt	mi
  2055d2:	f043 0320 	orrmi.w	r3, r3, #32
  2055d6:	6023      	strmi	r3, [r4, #0]
  2055d8:	b91e      	cbnz	r6, 2055e2 <_printf_i+0x196>
  2055da:	6823      	ldr	r3, [r4, #0]
  2055dc:	f023 0320 	bic.w	r3, r3, #32
  2055e0:	6023      	str	r3, [r4, #0]
  2055e2:	2310      	movs	r3, #16
  2055e4:	e7b0      	b.n	205548 <_printf_i+0xfc>
  2055e6:	6823      	ldr	r3, [r4, #0]
  2055e8:	f043 0320 	orr.w	r3, r3, #32
  2055ec:	6023      	str	r3, [r4, #0]
  2055ee:	2378      	movs	r3, #120	; 0x78
  2055f0:	4828      	ldr	r0, [pc, #160]	; (205694 <_printf_i+0x248>)
  2055f2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  2055f6:	e7e3      	b.n	2055c0 <_printf_i+0x174>
  2055f8:	0659      	lsls	r1, r3, #25
  2055fa:	bf48      	it	mi
  2055fc:	b2b6      	uxthmi	r6, r6
  2055fe:	e7e6      	b.n	2055ce <_printf_i+0x182>
  205600:	4615      	mov	r5, r2
  205602:	e7bb      	b.n	20557c <_printf_i+0x130>
  205604:	682b      	ldr	r3, [r5, #0]
  205606:	6826      	ldr	r6, [r4, #0]
  205608:	6961      	ldr	r1, [r4, #20]
  20560a:	1d18      	adds	r0, r3, #4
  20560c:	6028      	str	r0, [r5, #0]
  20560e:	0635      	lsls	r5, r6, #24
  205610:	681b      	ldr	r3, [r3, #0]
  205612:	d501      	bpl.n	205618 <_printf_i+0x1cc>
  205614:	6019      	str	r1, [r3, #0]
  205616:	e002      	b.n	20561e <_printf_i+0x1d2>
  205618:	0670      	lsls	r0, r6, #25
  20561a:	d5fb      	bpl.n	205614 <_printf_i+0x1c8>
  20561c:	8019      	strh	r1, [r3, #0]
  20561e:	2300      	movs	r3, #0
  205620:	6123      	str	r3, [r4, #16]
  205622:	4615      	mov	r5, r2
  205624:	e7ba      	b.n	20559c <_printf_i+0x150>
  205626:	682b      	ldr	r3, [r5, #0]
  205628:	1d1a      	adds	r2, r3, #4
  20562a:	602a      	str	r2, [r5, #0]
  20562c:	681d      	ldr	r5, [r3, #0]
  20562e:	6862      	ldr	r2, [r4, #4]
  205630:	2100      	movs	r1, #0
  205632:	4628      	mov	r0, r5
  205634:	f7fa fe6c 	bl	200310 <memchr>
  205638:	b108      	cbz	r0, 20563e <_printf_i+0x1f2>
  20563a:	1b40      	subs	r0, r0, r5
  20563c:	6060      	str	r0, [r4, #4]
  20563e:	6863      	ldr	r3, [r4, #4]
  205640:	6123      	str	r3, [r4, #16]
  205642:	2300      	movs	r3, #0
  205644:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  205648:	e7a8      	b.n	20559c <_printf_i+0x150>
  20564a:	6923      	ldr	r3, [r4, #16]
  20564c:	462a      	mov	r2, r5
  20564e:	4649      	mov	r1, r9
  205650:	4640      	mov	r0, r8
  205652:	47d0      	blx	sl
  205654:	3001      	adds	r0, #1
  205656:	d0ab      	beq.n	2055b0 <_printf_i+0x164>
  205658:	6823      	ldr	r3, [r4, #0]
  20565a:	079b      	lsls	r3, r3, #30
  20565c:	d413      	bmi.n	205686 <_printf_i+0x23a>
  20565e:	68e0      	ldr	r0, [r4, #12]
  205660:	9b03      	ldr	r3, [sp, #12]
  205662:	4298      	cmp	r0, r3
  205664:	bfb8      	it	lt
  205666:	4618      	movlt	r0, r3
  205668:	e7a4      	b.n	2055b4 <_printf_i+0x168>
  20566a:	2301      	movs	r3, #1
  20566c:	4632      	mov	r2, r6
  20566e:	4649      	mov	r1, r9
  205670:	4640      	mov	r0, r8
  205672:	47d0      	blx	sl
  205674:	3001      	adds	r0, #1
  205676:	d09b      	beq.n	2055b0 <_printf_i+0x164>
  205678:	3501      	adds	r5, #1
  20567a:	68e3      	ldr	r3, [r4, #12]
  20567c:	9903      	ldr	r1, [sp, #12]
  20567e:	1a5b      	subs	r3, r3, r1
  205680:	42ab      	cmp	r3, r5
  205682:	dcf2      	bgt.n	20566a <_printf_i+0x21e>
  205684:	e7eb      	b.n	20565e <_printf_i+0x212>
  205686:	2500      	movs	r5, #0
  205688:	f104 0619 	add.w	r6, r4, #25
  20568c:	e7f5      	b.n	20567a <_printf_i+0x22e>
  20568e:	bf00      	nop
  205690:	08005cc9 	.word	0x08005cc9
  205694:	08005cda 	.word	0x08005cda

00205698 <__retarget_lock_acquire_recursive>:
  205698:	4770      	bx	lr

0020569a <__retarget_lock_release_recursive>:
  20569a:	4770      	bx	lr

0020569c <memmove>:
  20569c:	4288      	cmp	r0, r1
  20569e:	b510      	push	{r4, lr}
  2056a0:	eb01 0402 	add.w	r4, r1, r2
  2056a4:	d902      	bls.n	2056ac <memmove+0x10>
  2056a6:	4284      	cmp	r4, r0
  2056a8:	4623      	mov	r3, r4
  2056aa:	d807      	bhi.n	2056bc <memmove+0x20>
  2056ac:	1e43      	subs	r3, r0, #1
  2056ae:	42a1      	cmp	r1, r4
  2056b0:	d008      	beq.n	2056c4 <memmove+0x28>
  2056b2:	f811 2b01 	ldrb.w	r2, [r1], #1
  2056b6:	f803 2f01 	strb.w	r2, [r3, #1]!
  2056ba:	e7f8      	b.n	2056ae <memmove+0x12>
  2056bc:	4402      	add	r2, r0
  2056be:	4601      	mov	r1, r0
  2056c0:	428a      	cmp	r2, r1
  2056c2:	d100      	bne.n	2056c6 <memmove+0x2a>
  2056c4:	bd10      	pop	{r4, pc}
  2056c6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  2056ca:	f802 4d01 	strb.w	r4, [r2, #-1]!
  2056ce:	e7f7      	b.n	2056c0 <memmove+0x24>

002056d0 <_realloc_r>:
  2056d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  2056d2:	4607      	mov	r7, r0
  2056d4:	4614      	mov	r4, r2
  2056d6:	460e      	mov	r6, r1
  2056d8:	b921      	cbnz	r1, 2056e4 <_realloc_r+0x14>
  2056da:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  2056de:	4611      	mov	r1, r2
  2056e0:	f7ff bc54 	b.w	204f8c <_malloc_r>
  2056e4:	b922      	cbnz	r2, 2056f0 <_realloc_r+0x20>
  2056e6:	f7ff fc07 	bl	204ef8 <_free_r>
  2056ea:	4625      	mov	r5, r4
  2056ec:	4628      	mov	r0, r5
  2056ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  2056f0:	f000 f814 	bl	20571c <_malloc_usable_size_r>
  2056f4:	42a0      	cmp	r0, r4
  2056f6:	d20f      	bcs.n	205718 <_realloc_r+0x48>
  2056f8:	4621      	mov	r1, r4
  2056fa:	4638      	mov	r0, r7
  2056fc:	f7ff fc46 	bl	204f8c <_malloc_r>
  205700:	4605      	mov	r5, r0
  205702:	2800      	cmp	r0, #0
  205704:	d0f2      	beq.n	2056ec <_realloc_r+0x1c>
  205706:	4631      	mov	r1, r6
  205708:	4622      	mov	r2, r4
  20570a:	f7ff fbdf 	bl	204ecc <memcpy>
  20570e:	4631      	mov	r1, r6
  205710:	4638      	mov	r0, r7
  205712:	f7ff fbf1 	bl	204ef8 <_free_r>
  205716:	e7e9      	b.n	2056ec <_realloc_r+0x1c>
  205718:	4635      	mov	r5, r6
  20571a:	e7e7      	b.n	2056ec <_realloc_r+0x1c>

0020571c <_malloc_usable_size_r>:
  20571c:	f851 3c04 	ldr.w	r3, [r1, #-4]
  205720:	1f18      	subs	r0, r3, #4
  205722:	2b00      	cmp	r3, #0
  205724:	bfbc      	itt	lt
  205726:	580b      	ldrlt	r3, [r1, r0]
  205728:	18c0      	addlt	r0, r0, r3
  20572a:	4770      	bx	lr

0020572c <_sbrk>:
  20572c:	4a04      	ldr	r2, [pc, #16]	; (205740 <_sbrk+0x14>)
  20572e:	4905      	ldr	r1, [pc, #20]	; (205744 <_sbrk+0x18>)
  205730:	6813      	ldr	r3, [r2, #0]
  205732:	2b00      	cmp	r3, #0
  205734:	bf08      	it	eq
  205736:	460b      	moveq	r3, r1
  205738:	4418      	add	r0, r3
  20573a:	6010      	str	r0, [r2, #0]
  20573c:	4618      	mov	r0, r3
  20573e:	4770      	bx	lr
  205740:	20001e30 	.word	0x20001e30
  205744:	20001e34 	.word	0x20001e34
