// Seed: 2694215515
`timescale 1ps / 1ps
module module_0;
  reg id_0;
  reg id_1;
  always @(posedge id_0) begin
    id_1 <= id_0;
  end
endmodule
