#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Aug 26 14:28:47 2020
# Process ID: 33712
# Current directory: C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27528 C:\GitHub\ReconHardware\PynqSoftware\Projects\matrixAccelerator\matrixAccelerator.xpr
# Log file: C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/vivado.log
# Journal file: C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator' since last save.
Scanning sources...
Finished scanning sources
INFO: [filemgmt 56-1] Board Part Repository Path: Directory not found as 'C:/../AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store'; using path 'C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'Convolution_Accel_matrixAccTopDevice_0_0' generated file not found 'c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/Convolution_Accel/ip/Convolution_Accel_matrixAccTopDevice_0_0/Convolution_Accel_matrixAccTopDevice_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Convolution_Accel_matrixAccTopDevice_0_0' generated file not found 'c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/Convolution_Accel/ip/Convolution_Accel_matrixAccTopDevice_0_0/Convolution_Accel_matrixAccTopDevice_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Convolution_Accel_matrixAccTopDevice_0_0' generated file not found 'c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/Convolution_Accel/ip/Convolution_Accel_matrixAccTopDevice_0_0/Convolution_Accel_matrixAccTopDevice_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Convolution_Accel_matrixAccTopDevice_0_0' generated file not found 'c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/Convolution_Accel/ip/Convolution_Accel_matrixAccTopDevice_0_0/Convolution_Accel_matrixAccTopDevice_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Convolution_Accel_matrixAccTopDevice_0_0' generated file not found 'c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/Convolution_Accel/ip/Convolution_Accel_matrixAccTopDevice_0_0/Convolution_Accel_matrixAccTopDevice_0_0_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1169.340 ; gain = 521.020
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu128/es/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu128/es/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/zcu216/1.0/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu128/es/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu128/es/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/zcu216/1.0/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu128/es/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu128/es/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/zcu216/1.0/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu128/es/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu128/es/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/zcu216/1.0/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu128/es/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu128/es/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/zcu216/1.0/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu128/es/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/zcu216/1.0/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu128/es/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu128/es/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/zcu216/1.0/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu128/es/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/zcu216/1.0/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu128/es/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu128/es/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/zcu216/1.0/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu128/es/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu128/es/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/zcu216/1.0/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu128/es/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu128/es/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/zcu216/1.0/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu128/es/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu128/es/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/zcu216/1.0/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu128/es/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu128/es/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/zcu216/1.0/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu128/es/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/zcu216/1.0/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu128/es/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu128/es/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/zcu216/1.0/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu128/es/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/zcu216/1.0/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
update_compile_order -fileset sources_1
close_project
create_project Convolution_Accelerator C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator -part xc7z020clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
set_property board_part tul.com.tw:pynq-z2:part0:1.0 [current_project]
add_files -norecurse -scan_for_includes {C:/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h {C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/Convolution_Accel/Convolution_Accel.bd}}
WARNING: [IP_Flow 19-3664] IP 'Convolution_Accel_matrixAccTopDevice_0_0' generated file not found 'c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/Convolution_Accel/ip/Convolution_Accel_matrixAccTopDevice_0_0/Convolution_Accel_matrixAccTopDevice_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Convolution_Accel_matrixAccTopDevice_0_0' generated file not found 'c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/Convolution_Accel/ip/Convolution_Accel_matrixAccTopDevice_0_0/Convolution_Accel_matrixAccTopDevice_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Convolution_Accel_matrixAccTopDevice_0_0' generated file not found 'c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/Convolution_Accel/ip/Convolution_Accel_matrixAccTopDevice_0_0/Convolution_Accel_matrixAccTopDevice_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Convolution_Accel_matrixAccTopDevice_0_0' generated file not found 'c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/Convolution_Accel/ip/Convolution_Accel_matrixAccTopDevice_0_0/Convolution_Accel_matrixAccTopDevice_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Convolution_Accel_matrixAccTopDevice_0_0' generated file not found 'c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/Convolution_Accel/ip/Convolution_Accel_matrixAccTopDevice_0_0/Convolution_Accel_matrixAccTopDevice_0_0_sim_netlist.vhdl'. Please regenerate to continue.
add_files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1352.363 ; gain = 5.699
export_ip_user_files -of_objects  [get_files  {{C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/Convolution_Accel/Convolution_Accel.bd}}] -lib_map_path [list {modelsim=C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.cache/compile_simlib/modelsim} {questa=C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.cache/compile_simlib/questa} {riviera=C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.cache/compile_simlib/riviera} {activehdl=C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.cache/compile_simlib/activehdl}] -force -quiet
add_files -norecurse -scan_for_includes {C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v C:/GitHub/ReconHardware/PynqSoftware/Sources/Multiplier/multiplyComputePynq.v C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v C:/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v C:/GitHub/ReconHardware/PynqSoftware/Sources/Adder/adderFloat.v C:/GitHub/ReconHardware/PynqSoftware/Sources/Multiplier/fixedmultiplyCompute.v C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccelerator.v C:/GitHub/ReconHardware/PynqSoftware/Sources/Multiplier/floatmComputePynq.v}
INFO: [IP_Flow 19-5107] Inferred bus interface 'Rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'Clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'wr_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'Clk': ASSOCIATED_BUSIF bus parameter is missing.
WARNING: [IP_Flow 19-3153] Bus Interface 'wr_clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
make_wrapper -files [get_files {{C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/Convolution_Accel/Convolution_Accel.bd}}] -top
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : <C:\GitHub\ReconHardware\PynqSoftware\Sources\Block Diagrams\Convolution_Accel\Convolution_Accel.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/processing_system7_0/GPIO_I'(37) to net 'xlconcat_0_dout'(19) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/Convolution_Accel/synth/Convolution_Accel.v
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/processing_system7_0/GPIO_I'(37) to net 'xlconcat_0_dout'(19) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/Convolution_Accel/sim/Convolution_Accel.v
VHDL Output written to : C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/Convolution_Accel/hdl/Convolution_Accel_wrapper.v
add_files -norecurse {{C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/Convolution_Accel/hdl/Convolution_Accel_wrapper.v}}
update_compile_order -fileset sources_1
open_bd_design {C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/Convolution_Accel/Convolution_Accel.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - dataInput
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - cStart
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - wr_clk
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:module_ref:matrixAccTopDevice:1.0 - matrixAccTopDevice_0
Successfully read diagram <Convolution_Accel> from BD file <C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/Convolution_Accel/Convolution_Accel.bd>
set_property top Convolution_Accel_wrapper [current_fileset]
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
INFO: [BD 41-1662] The design 'Convolution_Accel.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\GitHub\ReconHardware\PynqSoftware\Sources\Block Diagrams\Convolution_Accel\Convolution_Accel.bd> 
Wrote  : <C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/Convolution_Accel/ui/bd_4607dda1.ui> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/processing_system7_0/GPIO_I'(37) to net 'xlconcat_0_dout'(19) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/Convolution_Accel/synth/Convolution_Accel.v
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/processing_system7_0/GPIO_I'(37) to net 'xlconcat_0_dout'(19) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/Convolution_Accel/sim/Convolution_Accel.v
VHDL Output written to : C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/Convolution_Accel/hdl/Convolution_Accel_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dataInput .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cStart .
INFO: [BD 41-1029] Generation completed for the IP Integrator block wr_clk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block matrixAccTopDevice_0 .
Exporting to file C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/Convolution_Accel/hw_handoff/Convolution_Accel.hwh
Generated Block Design Tcl file C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/Convolution_Accel/hw_handoff/Convolution_Accel_bd.tcl
Generated Hardware Definition File C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/Convolution_Accel/synth/Convolution_Accel.hwdef
[Wed Aug 26 14:33:06 2020] Launched Convolution_Accel_matrixAccTopDevice_0_0_synth_1...
Run output will be captured here: C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/Convolution_Accel_matrixAccTopDevice_0_0_synth_1/runme.log
[Wed Aug 26 14:33:06 2020] Launched synth_1...
Run output will be captured here: C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/synth_1/runme.log
set_property PR_FLOW 1 [current_project] 
close_bd_design [get_bd_designs Convolution_Accel]
Wrote  : <C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/Convolution_Accel/ui/bd_4607dda1.ui> 
set_property is_enabled false [get_files  {{C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/Convolution_Accel/Convolution_Accel.bd}}]
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  {{C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/Convolution_Accel/Convolution_Accel.bd}}]
set_property is_enabled false [get_files  {{C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/Convolution_Accel/hdl/Convolution_Accel_wrapper.v}}]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/Convolution_Accel/Convolution_Accel.bd}}] -no_script -reset -force -quiet
remove_files  {{C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/Convolution_Accel/Convolution_Accel.bd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_partition_def -name Multiplier -module floatmultiplyComputePynq
create_reconfig_module -name floatmultiplyComputePynq -partition_def [get_partition_defs Multiplier ]  -define_from floatmultiplyComputePynq
INFO: [Vivado 12-2924] Moving file 'C:/GitHub/ReconHardware/PynqSoftware/Sources/Multiplier/floatmComputePynq.v' from fileset 'sources_1' to fileset 'floatmultiplyComputePynq'.
INFO: [Vivado 12-2924] Copying file 'C:/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h' from fileset 'sources_1' to fileset 'floatmultiplyComputePynq'.
update_compile_order -fileset floatmultiplyComputePynq
set_property name {Floating Point} [get_reconfig_modules floatmultiplyComputePynq]
ERROR: [Common 17-69] Command failed: Illegal name 'Floating Point' for reconfig module
set_property name Floating [get_reconfig_modules floatmultiplyComputePynq]
create_reconfig_module -name Fixed -partition_def [get_partition_defs Multiplier ] 
add_files -norecurse -scan_for_includes C:/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h C:/GitHub/ReconHardware/PynqSoftware/Sources/Multiplier/fixedmultiplyCompute.v  -of_objects [get_reconfig_modules Fixed]
create_reconfig_module -name Integer -partition_def [get_partition_defs Multiplier ] 
add_files -norecurse -scan_for_includes C:/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h C:/GitHub/ReconHardware/PynqSoftware/Sources/Multiplier/multiplyComputePynq.v  -of_objects [get_reconfig_modules Integer]
create_partition_def -name Adder -module adderFloat
create_reconfig_module -name adderFloat -partition_def [get_partition_defs Adder ]  -define_from adderFloat
INFO: [Vivado 12-2924] Moving file 'C:/GitHub/ReconHardware/PynqSoftware/Sources/Adder/adderFloat.v' from fileset 'sources_1' to fileset 'adderFloat'.
INFO: [Vivado 12-2924] Copying file 'C:/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h' from fileset 'sources_1' to fileset 'adderFloat'.
create_reconfig_module -name adder -partition_def [get_partition_defs Adder ] 
add_files -norecurse -scan_for_includes C:/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h C:/GitHub/ReconHardware/PynqSoftware/Sources/Adder/adder.v  -of_objects [get_reconfig_modules adder]
create_pr_configuration -name config_1 -partitions [list matrixAccel/finalAdder:adderFloat matrixAccel/genblk4[0].outputAdder:adderFloat matrixAccel/genblk4[1].outputAdder:adderFloat matrixAccel/genblk4[2].outputAdder:adderFloat matrixAccel/genblk3[0].inputMulti:Floating matrixAccel/genblk3[1].inputMulti:Floating matrixAccel/genblk3[2].inputMulti:Floating ]
create_pr_configuration -name config_2 -partitions [list matrixAccel/finalAdder:adder matrixAccel/genblk4[0].outputAdder:adder matrixAccel/genblk4[1].outputAdder:adder matrixAccel/genblk4[2].outputAdder:adder matrixAccel/genblk3[0].inputMulti:Fixed matrixAccel/genblk3[1].inputMulti:Fixed matrixAccel/genblk3[2].inputMulti:Fixed ]
create_pr_configuration -name config_3 -partitions [list matrixAccel/finalAdder:adder matrixAccel/genblk4[0].outputAdder:adder matrixAccel/genblk4[1].outputAdder:adder matrixAccel/genblk4[2].outputAdder:adder matrixAccel/genblk3[0].inputMulti:Integer matrixAccel/genblk3[1].inputMulti:Integer matrixAccel/genblk3[2].inputMulti:Integer ]
set_property PR_CONFIGURATION config_1 [get_runs impl_1]
create_run child_0_impl_1 -parent_run impl_1 -flow {Vivado Implementation 2019} -pr_config config_2
Run is defaulting to parent run srcset: sources_1
Run is defaulting to parent run constrset: constrs_1
Run is defaulting to parent run part: xc7z020clg400-1
create_run child_1_impl_1 -parent_run impl_1 -flow {Vivado Implementation 2019} -pr_config config_3
Run is defaulting to parent run srcset: sources_1
Run is defaulting to parent run constrset: constrs_1
Run is defaulting to parent run part: xc7z020clg400-1
launch_runs synth_1 -jobs 4
[Wed Aug 26 15:03:36 2020] Launched Floating_synth_1, Fixed_synth_1, Integer_synth_1, adderFloat_synth_1, adder_synth_1...
Run output will be captured here:
Floating_synth_1: C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/Floating_synth_1/runme.log
Fixed_synth_1: C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/Fixed_synth_1/runme.log
Integer_synth_1: C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/Integer_synth_1/runme.log
adderFloat_synth_1: C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/adderFloat_synth_1/runme.log
adder_synth_1: C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/adder_synth_1/runme.log
[Wed Aug 26 15:03:36 2020] Launched synth_1...
Run output will be captured here: C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/synth_1/runme.log
set_property is_global_include true [get_files  C:/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h]
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Aug 26 15:05:15 2020] Launched synth_1...
Run output will be captured here: C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/synth_1/runme.log
open_run synth_1 -name synth_1 -pr_config [current_pr_configuration]
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/adderFloat_synth_1/adderFloat.dcp' for cell 'matrixAccel/finalAdder'
INFO: [Project 1-454] Reading design checkpoint 'C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/Floating_synth_1/floatmultiplyComputePynq.dcp' for cell 'matrixAccel/genblk3[0].inputMulti'
INFO: [Project 1-454] Reading design checkpoint 'C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/Floating_synth_1/floatmultiplyComputePynq.dcp' for cell 'matrixAccel/genblk3[1].inputMulti'
INFO: [Project 1-454] Reading design checkpoint 'C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/Floating_synth_1/floatmultiplyComputePynq.dcp' for cell 'matrixAccel/genblk3[2].inputMulti'
INFO: [Project 1-454] Reading design checkpoint 'C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/adderFloat_synth_1/adderFloat.dcp' for cell 'matrixAccel/genblk4[0].outputAdder'
INFO: [Project 1-454] Reading design checkpoint 'C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/adderFloat_synth_1/adderFloat.dcp' for cell 'matrixAccel/genblk4[1].outputAdder'
INFO: [Project 1-454] Reading design checkpoint 'C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/adderFloat_synth_1/adderFloat.dcp' for cell 'matrixAccel/genblk4[2].outputAdder'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1784.004 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 269 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1874.105 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM64M => RAM64M (RAMD64E(x4)): 6 instances

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2014.504 ; gain = 400.812
startgroup
create_pblock pblock_finalAdder
resize_pblock pblock_finalAdder -add SLICE_X50Y0:SLICE_X53Y24
add_cells_to_pblock pblock_finalAdder [get_cells [list matrixAccel/finalAdder]] -clear_locs
endgroup
resize_pblock pblock_finalAdder -add SLICE_X50Y0:SLICE_X53Y49 -remove SLICE_X50Y0:SLICE_X53Y24 -locs keep_all
resize_pblock pblock_finalAdder -add {SLICE_X50Y0:SLICE_X57Y49 RAMB18_X3Y0:RAMB18_X3Y19 RAMB36_X3Y0:RAMB36_X3Y9} -remove SLICE_X50Y0:SLICE_X53Y49 -locs keep_all
startgroup
create_pblock {pblock_gnblk4[0].otptAdr}
resize_pblock {pblock_gnblk4[0].otptAdr} -add SLICE_X58Y0:SLICE_X65Y49
add_cells_to_pblock {pblock_gnblk4[0].otptAdr} [get_cells [list {matrixAccel/genblk4[0].outputAdder}]] -clear_locs
endgroup
startgroup
create_pblock {pblock_gnblk4[1].otptAdr}
resize_pblock {pblock_gnblk4[1].otptAdr} -add SLICE_X66Y0:SLICE_X71Y49
add_cells_to_pblock {pblock_gnblk4[1].otptAdr} [get_cells [list {matrixAccel/genblk4[1].outputAdder}]] -clear_locs
endgroup
resize_pblock {pblock_gnblk4[1].otptAdr} -add SLICE_X66Y0:SLICE_X75Y49 -remove SLICE_X66Y0:SLICE_X71Y49 -locs keep_all
resize_pblock {pblock_gnblk4[1].otptAdr} -add SLICE_X66Y0:SLICE_X73Y49 -remove SLICE_X66Y0:SLICE_X75Y49 -locs keep_all
close [ open C:/GitHub/ReconHardware/PynqSoftware/Constraints/Conv_Accel.xdc w ]
add_files -fileset constrs_1 C:/GitHub/ReconHardware/PynqSoftware/Constraints/Conv_Accel.xdc
set_property target_constrs_file C:/GitHub/ReconHardware/PynqSoftware/Constraints/Conv_Accel.xdc [current_fileset -constrset]
save_constraints -force
startgroup
create_pblock {pblock_gnblk4[2].otptAdr}
resize_pblock {pblock_gnblk4[2].otptAdr} -add SLICE_X74Y0:SLICE_X79Y49
add_cells_to_pblock {pblock_gnblk4[2].otptAdr} [get_cells [list {matrixAccel/genblk4[2].outputAdder}]] -clear_locs
endgroup
resize_pblock {pblock_gnblk4[2].otptAdr} -add SLICE_X74Y0:SLICE_X81Y49 -remove SLICE_X74Y0:SLICE_X79Y49 -locs keep_all
save_constraints
startgroup
create_pblock {pblock_gnblk3[0].inptMlt}
resize_pblock {pblock_gnblk3[0].inptMlt} -add SLICE_X42Y0:SLICE_X49Y49
add_cells_to_pblock {pblock_gnblk3[0].inptMlt} [get_cells [list {matrixAccel/genblk3[0].inputMulti}]] -clear_locs
endgroup
resize_pblock {pblock_gnblk3[0].inptMlt} -add {SLICE_X34Y0:SLICE_X49Y49 DSP48_X2Y0:DSP48_X2Y19} -remove SLICE_X42Y0:SLICE_X49Y49 -locs keep_all
resize_pblock {pblock_gnblk3[0].inptMlt} -add {SLICE_X34Y0:SLICE_X49Y11 DSP48_X2Y0:DSP48_X2Y3} -remove {SLICE_X34Y0:SLICE_X49Y49 DSP48_X2Y0:DSP48_X2Y19} -locs keep_all
save_constraints
startgroup
create_pblock {pblock_gnblk3[1].inptMlt}
resize_pblock {pblock_gnblk3[1].inptMlt} -add {SLICE_X20Y0:SLICE_X33Y11 RAMB18_X1Y0:RAMB18_X2Y3 RAMB36_X1Y0:RAMB36_X2Y1}
add_cells_to_pblock {pblock_gnblk3[1].inptMlt} [get_cells [list {matrixAccel/genblk3[1].inputMulti}]] -clear_locs
endgroup
resize_pblock {pblock_gnblk3[1].inptMlt} -add {SLICE_X20Y0:SLICE_X33Y11 DSP48_X1Y0:DSP48_X1Y3 RAMB18_X1Y0:RAMB18_X2Y3 RAMB36_X1Y0:RAMB36_X2Y1} -remove {SLICE_X20Y0:SLICE_X33Y11 RAMB18_X1Y0:RAMB18_X2Y3 RAMB36_X1Y0:RAMB36_X2Y1} -locs keep_all
startgroup
create_pblock {pblock_gnblk3[2].inptMlt}
resize_pblock {pblock_gnblk3[2].inptMlt} -add {SLICE_X6Y0:SLICE_X19Y11 DSP48_X0Y0:DSP48_X0Y3 RAMB18_X0Y0:RAMB18_X0Y3 RAMB36_X0Y0:RAMB36_X0Y1}
add_cells_to_pblock {pblock_gnblk3[2].inptMlt} [get_cells [list {matrixAccel/genblk3[2].inputMulti}]] -clear_locs
endgroup
resize_pblock {pblock_gnblk3[0].inptMlt} -add {SLICE_X34Y0:SLICE_X47Y11 DSP48_X2Y0:DSP48_X2Y3} -remove {SLICE_X34Y0:SLICE_X49Y11 DSP48_X2Y0:DSP48_X2Y3} -locs keep_all
save_constraints
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Aug 26 15:10:12 2020] Launched synth_1...
Run output will be captured here: C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/synth_1/runme.log
close_design
launch_runs impl_1 child_0_impl_1 child_1_impl_1 -jobs 4
[Wed Aug 26 15:11:03 2020] Launched impl_1...
Run output will be captured here: C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/impl_1/runme.log
[Wed Aug 26 15:11:03 2020] Launched impl_1, child_0_impl_1, child_1_impl_1...
Run output will be captured here:
impl_1: C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/impl_1/runme.log
child_0_impl_1: C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/child_0_impl_1/runme.log
child_1_impl_1: C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/child_1_impl_1/runme.log
open_run synth_1 -name synth_1 -pr_config [current_pr_configuration]
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/adderFloat_synth_1/adderFloat.dcp' for cell 'matrixAccel/finalAdder'
INFO: [Project 1-454] Reading design checkpoint 'C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/Floating_synth_1/floatmultiplyComputePynq.dcp' for cell 'matrixAccel/genblk3[0].inputMulti'
INFO: [Project 1-454] Reading design checkpoint 'C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/Floating_synth_1/floatmultiplyComputePynq.dcp' for cell 'matrixAccel/genblk3[1].inputMulti'
INFO: [Project 1-454] Reading design checkpoint 'C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/Floating_synth_1/floatmultiplyComputePynq.dcp' for cell 'matrixAccel/genblk3[2].inputMulti'
INFO: [Project 1-454] Reading design checkpoint 'C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/adderFloat_synth_1/adderFloat.dcp' for cell 'matrixAccel/genblk4[0].outputAdder'
INFO: [Project 1-454] Reading design checkpoint 'C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/adderFloat_synth_1/adderFloat.dcp' for cell 'matrixAccel/genblk4[1].outputAdder'
INFO: [Project 1-454] Reading design checkpoint 'C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/adderFloat_synth_1/adderFloat.dcp' for cell 'matrixAccel/genblk4[2].outputAdder'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 3232.621 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 269 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/GitHub/ReconHardware/PynqSoftware/Constraints/Conv_Accel.xdc]
Finished Parsing XDC File [C:/GitHub/ReconHardware/PynqSoftware/Constraints/Conv_Accel.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3241.465 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM64M => RAM64M (RAMD64E(x4)): 6 instances

resize_pblock {pblock_gnblk4[2].otptAdr} -add {SLICE_X74Y0:SLICE_X113Y49 DSP48_X3Y0:DSP48_X4Y19 RAMB18_X4Y0:RAMB18_X5Y19 RAMB36_X4Y0:RAMB36_X5Y9} -remove SLICE_X74Y0:SLICE_X81Y49 -locs keep_all
resize_pblock {pblock_gnblk4[2].otptAdr} -add {SLICE_X102Y0:SLICE_X113Y49 DSP48_X4Y0:DSP48_X4Y19 RAMB18_X5Y0:RAMB18_X5Y19 RAMB36_X5Y0:RAMB36_X5Y9} -remove {SLICE_X74Y0:SLICE_X113Y49 DSP48_X3Y0:DSP48_X4Y19 RAMB18_X4Y0:RAMB18_X5Y19 RAMB36_X4Y0:RAMB36_X5Y9} -locs keep_all
resize_pblock {pblock_gnblk4[2].otptAdr} -add {SLICE_X102Y0:SLICE_X113Y24 DSP48_X4Y0:DSP48_X4Y9 RAMB18_X5Y0:RAMB18_X5Y9 RAMB36_X5Y0:RAMB36_X5Y4} -remove {SLICE_X102Y0:SLICE_X113Y49 DSP48_X4Y0:DSP48_X4Y19 RAMB18_X5Y0:RAMB18_X5Y19 RAMB36_X5Y0:RAMB36_X5Y9} -locs keep_all
resize_pblock {pblock_gnblk4[1].otptAdr} -add {SLICE_X66Y0:SLICE_X99Y49 DSP48_X3Y0:DSP48_X3Y19 RAMB18_X4Y0:RAMB18_X4Y19 RAMB36_X4Y0:RAMB36_X4Y9} -remove SLICE_X66Y0:SLICE_X73Y49 -locs keep_all
resize_pblock {pblock_gnblk4[1].otptAdr} -add {SLICE_X92Y0:SLICE_X99Y49 DSP48_X3Y0:DSP48_X3Y19} -remove {SLICE_X66Y0:SLICE_X99Y49 DSP48_X3Y0:DSP48_X3Y19 RAMB18_X4Y0:RAMB18_X4Y19 RAMB36_X4Y0:RAMB36_X4Y9} -locs keep_all
resize_pblock {pblock_gnblk4[1].otptAdr} -add {SLICE_X92Y0:SLICE_X99Y24 DSP48_X3Y0:DSP48_X3Y9} -remove {SLICE_X92Y0:SLICE_X99Y49 DSP48_X3Y0:DSP48_X3Y19} -locs keep_all
save_constraints
resize_pblock pblock_finalAdder -add {SLICE_X50Y0:SLICE_X57Y24 RAMB18_X3Y0:RAMB18_X3Y9 RAMB36_X3Y0:RAMB36_X3Y4} -remove {SLICE_X50Y0:SLICE_X57Y49 RAMB18_X3Y0:RAMB18_X3Y19 RAMB36_X3Y0:RAMB36_X3Y9} -locs keep_all
resize_pblock pblock_finalAdder -add {SLICE_X50Y0:SLICE_X57Y29 RAMB18_X3Y0:RAMB18_X3Y11 RAMB36_X3Y0:RAMB36_X3Y5} -remove {SLICE_X50Y0:SLICE_X57Y24 RAMB18_X3Y0:RAMB18_X3Y9 RAMB36_X3Y0:RAMB36_X3Y4} -locs keep_all
resize_pblock pblock_finalAdder -add {SLICE_X50Y0:SLICE_X57Y35 RAMB18_X3Y0:RAMB18_X3Y13 RAMB36_X3Y0:RAMB36_X3Y6} -remove {SLICE_X50Y0:SLICE_X57Y29 RAMB18_X3Y0:RAMB18_X3Y11 RAMB36_X3Y0:RAMB36_X3Y5} -locs keep_all
resize_pblock {pblock_gnblk4[0].otptAdr} -add SLICE_X58Y0:SLICE_X69Y49 -remove SLICE_X58Y0:SLICE_X65Y49 -locs keep_all
resize_pblock {pblock_gnblk4[0].otptAdr} -add SLICE_X60Y0:SLICE_X69Y49 -remove SLICE_X58Y0:SLICE_X69Y49 -locs keep_all
resize_pblock {pblock_gnblk4[0].otptAdr} -add SLICE_X60Y0:SLICE_X69Y35 -remove SLICE_X60Y0:SLICE_X69Y49 -locs keep_all
resize_pblock {pblock_gnblk4[1].otptAdr} -add {SLICE_X72Y0:SLICE_X99Y24 DSP48_X3Y0:DSP48_X3Y9 RAMB18_X4Y0:RAMB18_X4Y9 RAMB36_X4Y0:RAMB36_X4Y4} -remove {SLICE_X92Y0:SLICE_X99Y24 DSP48_X3Y0:DSP48_X3Y9} -locs keep_all
resize_pblock {pblock_gnblk4[1].otptAdr} -add SLICE_X72Y0:SLICE_X81Y24 -remove {SLICE_X72Y0:SLICE_X99Y24 DSP48_X3Y0:DSP48_X3Y9 RAMB18_X4Y0:RAMB18_X4Y9 RAMB36_X4Y0:RAMB36_X4Y4} -locs keep_all
resize_pblock {pblock_gnblk4[1].otptAdr} -add SLICE_X72Y0:SLICE_X81Y35 -remove SLICE_X72Y0:SLICE_X81Y24 -locs keep_all
resize_pblock {pblock_gnblk4[2].otptAdr} -add {SLICE_X84Y0:SLICE_X113Y24 DSP48_X3Y0:DSP48_X4Y9 RAMB18_X4Y0:RAMB18_X5Y9 RAMB36_X4Y0:RAMB36_X5Y4} -remove {SLICE_X102Y0:SLICE_X113Y24 DSP48_X4Y0:DSP48_X4Y9 RAMB18_X5Y0:RAMB18_X5Y9 RAMB36_X5Y0:RAMB36_X5Y4} -locs keep_all
resize_pblock {pblock_gnblk4[2].otptAdr} -add {SLICE_X84Y0:SLICE_X113Y35 DSP48_X3Y0:DSP48_X4Y13 RAMB18_X4Y0:RAMB18_X5Y13 RAMB36_X4Y0:RAMB36_X5Y6} -remove {SLICE_X84Y0:SLICE_X113Y24 DSP48_X3Y0:DSP48_X4Y9 RAMB18_X4Y0:RAMB18_X5Y9 RAMB36_X4Y0:RAMB36_X5Y4} -locs keep_all
resize_pblock {pblock_gnblk4[2].otptAdr} -add {SLICE_X84Y0:SLICE_X95Y35 DSP48_X3Y0:DSP48_X3Y13 RAMB18_X4Y0:RAMB18_X4Y13 RAMB36_X4Y0:RAMB36_X4Y6} -remove {SLICE_X84Y0:SLICE_X113Y35 DSP48_X3Y0:DSP48_X4Y13 RAMB18_X4Y0:RAMB18_X5Y13 RAMB36_X4Y0:RAMB36_X5Y6} -locs keep_all
resize_pblock {pblock_gnblk4[2].otptAdr} -add {SLICE_X84Y0:SLICE_X93Y35 DSP48_X3Y0:DSP48_X3Y13 RAMB18_X4Y0:RAMB18_X4Y13 RAMB36_X4Y0:RAMB36_X4Y6} -remove {SLICE_X84Y0:SLICE_X95Y35 DSP48_X3Y0:DSP48_X3Y13 RAMB18_X4Y0:RAMB18_X4Y13 RAMB36_X4Y0:RAMB36_X4Y6} -locs keep_all
save_constraints
reset_run impl_1
launch_runs impl_1 child_0_impl_1 child_1_impl_1 -jobs 4
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3241.465 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
[Wed Aug 26 15:15:37 2020] Launched impl_1...
Run output will be captured here: C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/impl_1/runme.log
[Wed Aug 26 15:15:37 2020] Launched impl_1, child_0_impl_1, child_1_impl_1...
Run output will be captured here:
impl_1: C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/impl_1/runme.log
child_0_impl_1: C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/child_0_impl_1/runme.log
child_1_impl_1: C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/child_1_impl_1/runme.log
resize_pblock {pblock_gnblk4[0].otptAdr} -add SLICE_X60Y0:SLICE_X69Y24 -remove SLICE_X60Y0:SLICE_X69Y35 -locs keep_all
resize_pblock {pblock_gnblk4[0].otptAdr} -add SLICE_X60Y0:SLICE_X69Y35 -remove SLICE_X60Y0:SLICE_X69Y24 -locs keep_all
resize_pblock {pblock_gnblk4[0].otptAdr} -add SLICE_X60Y0:SLICE_X67Y35 -remove SLICE_X60Y0:SLICE_X69Y35 -locs keep_all
resize_pblock pblock_finalAdder -add {SLICE_X50Y0:SLICE_X55Y35 RAMB18_X3Y0:RAMB18_X3Y13 RAMB36_X3Y0:RAMB36_X3Y6} -remove {SLICE_X50Y0:SLICE_X57Y35 RAMB18_X3Y0:RAMB18_X3Y13 RAMB36_X3Y0:RAMB36_X3Y6} -locs keep_all
resize_pblock pblock_finalAdder -add {SLICE_X50Y0:SLICE_X55Y39 RAMB18_X3Y0:RAMB18_X3Y15 RAMB36_X3Y0:RAMB36_X3Y7} -remove {SLICE_X50Y0:SLICE_X55Y35 RAMB18_X3Y0:RAMB18_X3Y13 RAMB36_X3Y0:RAMB36_X3Y6} -locs keep_all
resize_pblock pblock_finalAdder -add SLICE_X50Y0:SLICE_X53Y39 -remove {SLICE_X50Y0:SLICE_X55Y39 RAMB18_X3Y0:RAMB18_X3Y15 RAMB36_X3Y0:RAMB36_X3Y7} -locs keep_all
resize_pblock pblock_finalAdder -add SLICE_X50Y0:SLICE_X53Y49 -remove SLICE_X50Y0:SLICE_X53Y39 -locs keep_all
resize_pblock pblock_finalAdder -add SLICE_X50Y0:SLICE_X53Y35 -remove SLICE_X50Y0:SLICE_X53Y49 -locs keep_all
resize_pblock pblock_finalAdder -add {SLICE_X50Y0:SLICE_X55Y35 RAMB18_X3Y0:RAMB18_X3Y13 RAMB36_X3Y0:RAMB36_X3Y6} -remove SLICE_X50Y0:SLICE_X53Y35 -locs keep_all
resize_pblock {pblock_gnblk4[2].otptAdr} -add {SLICE_X84Y0:SLICE_X105Y35 DSP48_X3Y0:DSP48_X4Y13 RAMB18_X4Y0:RAMB18_X4Y13 RAMB36_X4Y0:RAMB36_X4Y6} -remove {SLICE_X84Y0:SLICE_X93Y35 DSP48_X3Y0:DSP48_X3Y13 RAMB18_X4Y0:RAMB18_X4Y13 RAMB36_X4Y0:RAMB36_X4Y6} -locs keep_all
resize_pblock {pblock_gnblk4[2].otptAdr} -add {SLICE_X94Y0:SLICE_X105Y35 DSP48_X4Y0:DSP48_X4Y13} -remove {SLICE_X84Y0:SLICE_X105Y35 DSP48_X3Y0:DSP48_X4Y13 RAMB18_X4Y0:RAMB18_X4Y13 RAMB36_X4Y0:RAMB36_X4Y6} -locs keep_all
resize_pblock {pblock_gnblk4[0].otptAdr} -add SLICE_X60Y0:SLICE_X69Y35 -remove SLICE_X60Y0:SLICE_X67Y35 -locs keep_all
resize_pblock {pblock_gnblk4[1].otptAdr} -add SLICE_X72Y0:SLICE_X85Y35 -remove SLICE_X72Y0:SLICE_X81Y35 -locs keep_all
resize_pblock {pblock_gnblk4[1].otptAdr} -add SLICE_X76Y0:SLICE_X85Y35 -remove SLICE_X72Y0:SLICE_X85Y35 -locs keep_all
resize_pblock pblock_finalAdder -add {SLICE_X50Y0:SLICE_X57Y35 RAMB18_X3Y0:RAMB18_X3Y13 RAMB36_X3Y0:RAMB36_X3Y6} -remove {SLICE_X50Y0:SLICE_X55Y35 RAMB18_X3Y0:RAMB18_X3Y13 RAMB36_X3Y0:RAMB36_X3Y6} -locs keep_all
resize_pblock {pblock_gnblk4[0].otptAdr} -add SLICE_X60Y0:SLICE_X73Y35 -remove SLICE_X60Y0:SLICE_X69Y35 -locs keep_all
resize_pblock {pblock_gnblk4[0].otptAdr} -add SLICE_X62Y0:SLICE_X73Y35 -remove SLICE_X60Y0:SLICE_X73Y35 -locs keep_all
resize_pblock pblock_finalAdder -add {SLICE_X50Y0:SLICE_X59Y35 RAMB18_X3Y0:RAMB18_X3Y13 RAMB36_X3Y0:RAMB36_X3Y6} -remove {SLICE_X50Y0:SLICE_X57Y35 RAMB18_X3Y0:RAMB18_X3Y13 RAMB36_X3Y0:RAMB36_X3Y6} -locs keep_all
save_constraints
reset_run impl_1
launch_runs impl_1 child_0_impl_1 child_1_impl_1 -jobs 4
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3789.809 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
[Wed Aug 26 15:21:30 2020] Launched impl_1...
Run output will be captured here: C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/impl_1/runme.log
[Wed Aug 26 15:21:30 2020] Launched impl_1, child_0_impl_1, child_1_impl_1...
Run output will be captured here:
impl_1: C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/impl_1/runme.log
child_0_impl_1: C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/child_0_impl_1/runme.log
child_1_impl_1: C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/child_1_impl_1/runme.log
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 3789.809 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 269 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.430 . Memory (MB): peak = 3789.809 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.430 . Memory (MB): peak = 3789.809 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3789.809 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM64M => RAM64M (RAMD64E(x4)): 6 instances

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
resize_pblock {pblock_gnblk4[0].otptAdr} -add SLICE_X62Y0:SLICE_X73Y42 -remove SLICE_X62Y0:SLICE_X73Y35 -locs keep_all
resize_pblock {pblock_gnblk4[0].otptAdr} -add SLICE_X64Y0:SLICE_X73Y42 -remove SLICE_X62Y0:SLICE_X73Y42 -locs keep_all
resize_pblock {pblock_gnblk4[0].otptAdr} -add SLICE_X64Y0:SLICE_X71Y42 -remove SLICE_X64Y0:SLICE_X73Y42 -locs keep_all
resize_pblock {pblock_gnblk4[0].otptAdr} -add SLICE_X64Y0:SLICE_X71Y35 -remove SLICE_X64Y0:SLICE_X71Y42 -locs keep_all
resize_pblock {pblock_gnblk4[2].otptAdr} -add {SLICE_X94Y0:SLICE_X103Y35 DSP48_X4Y0:DSP48_X4Y13} -remove {SLICE_X94Y0:SLICE_X105Y35 DSP48_X4Y0:DSP48_X4Y13} -locs keep_all
save_constraints
reset_run impl_1
launch_runs impl_1 child_0_impl_1 child_1_impl_1 -jobs 4
[Wed Aug 26 15:25:40 2020] Launched impl_1...
Run output will be captured here: C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/impl_1/runme.log
[Wed Aug 26 15:25:40 2020] Launched impl_1, child_0_impl_1, child_1_impl_1...
Run output will be captured here:
impl_1: C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/impl_1/runme.log
child_0_impl_1: C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/child_0_impl_1/runme.log
child_1_impl_1: C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/child_1_impl_1/runme.log
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 3789.809 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 269 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.429 . Memory (MB): peak = 3789.809 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.429 . Memory (MB): peak = 3789.809 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3789.809 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM64M => RAM64M (RAMD64E(x4)): 6 instances

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
resize_pblock {pblock_gnblk3[2].inptMlt} -add {SLICE_X8Y0:SLICE_X19Y11 DSP48_X0Y0:DSP48_X0Y3 RAMB18_X0Y0:RAMB18_X0Y3 RAMB36_X0Y0:RAMB36_X0Y1} -remove {SLICE_X6Y0:SLICE_X19Y11 DSP48_X0Y0:DSP48_X0Y3 RAMB18_X0Y0:RAMB18_X0Y3 RAMB36_X0Y0:RAMB36_X0Y1} -locs keep_all
save_constraints
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: matrixAccTopDevice
WARNING: [Synth 8-6901] identifier 'o_rdata' is used before its declaration [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v:94]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3789.809 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'matrixAccTopDevice' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:4]
INFO: [Synth 8-6157] synthesizing module 'matrixControl3x3' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v:4]
INFO: [Synth 8-6155] done synthesizing module 'matrixControl3x3' (1#1) [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v:4]
INFO: [Synth 8-6157] synthesizing module 'matrixAccelerator' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccelerator.v:4]
INFO: [Synth 8-6157] synthesizing module 'floatmultiplyComputePynq' [C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/.Xil/floatmultiplyComputePynq_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'floatmultiplyComputePynq' (2#1) [C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/.Xil/floatmultiplyComputePynq_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'adderFloat' [C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/.Xil/adderFloat_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'adderFloat' (3#1) [C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/.Xil/adderFloat_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'XBar2' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v:19]
WARNING: [Synth 8-567] referenced signal 'AddressSave' should be on the sensitivity list [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v:53]
WARNING: [Synth 8-6014] Unused sequential element rowCheck_reg was removed.  [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v:86]
WARNING: [Synth 8-6014] Unused sequential element rowSet_reg was removed.  [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v:87]
WARNING: [Synth 8-6014] Unused sequential element selectRow_reg was removed.  [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v:89]
WARNING: [Synth 8-6014] Unused sequential element selectColomn_reg was removed.  [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v:91]
INFO: [Synth 8-6155] done synthesizing module 'XBar2' (4#1) [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v:19]
INFO: [Synth 8-6155] done synthesizing module 'matrixAccelerator' (5#1) [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccelerator.v:4]
INFO: [Synth 8-6157] synthesizing module 'aFIFO' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v:68]
INFO: [Synth 8-6155] done synthesizing module 'aFIFO' (6#1) [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v:68]
WARNING: [Synth 8-3848] Net AddressSelect in module/entity matrixAccTopDevice does not have driver. [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:28]
INFO: [Synth 8-6155] done synthesizing module 'matrixAccTopDevice' (7#1) [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:4]
WARNING: [Synth 8-3331] design matrixControl3x3 has unconnected port FULL
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3789.809 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3789.809 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3789.809 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/adderFloat_synth_1/adderFloat.dcp' for cell 'matrixAccel/finalAdder'
INFO: [Project 1-454] Reading design checkpoint 'C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/Floating_synth_1/floatmultiplyComputePynq.dcp' for cell 'matrixAccel/genblk3[0].inputMulti'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 3789.809 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 263 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/GitHub/ReconHardware/PynqSoftware/Constraints/Conv_Accel.xdc]
Finished Parsing XDC File [C:/GitHub/ReconHardware/PynqSoftware/Constraints/Conv_Accel.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/GitHub/ReconHardware/PynqSoftware/Constraints/Conv_Accel.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/matrixAccTopDevice_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/matrixAccTopDevice_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3789.809 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3789.809 ; gain = 0.000
24 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3789.809 ; gain = 0.000
open_run synth_1 -name synth_1 -pr_config [current_pr_configuration]
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/adderFloat_synth_1/adderFloat.dcp' for cell 'matrixAccel/finalAdder'
INFO: [Project 1-454] Reading design checkpoint 'C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/Floating_synth_1/floatmultiplyComputePynq.dcp' for cell 'matrixAccel/genblk3[0].inputMulti'
INFO: [Project 1-454] Reading design checkpoint 'C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/Floating_synth_1/floatmultiplyComputePynq.dcp' for cell 'matrixAccel/genblk3[1].inputMulti'
INFO: [Project 1-454] Reading design checkpoint 'C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/Floating_synth_1/floatmultiplyComputePynq.dcp' for cell 'matrixAccel/genblk3[2].inputMulti'
INFO: [Project 1-454] Reading design checkpoint 'C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/adderFloat_synth_1/adderFloat.dcp' for cell 'matrixAccel/genblk4[0].outputAdder'
INFO: [Project 1-454] Reading design checkpoint 'C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/adderFloat_synth_1/adderFloat.dcp' for cell 'matrixAccel/genblk4[1].outputAdder'
INFO: [Project 1-454] Reading design checkpoint 'C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/adderFloat_synth_1/adderFloat.dcp' for cell 'matrixAccel/genblk4[2].outputAdder'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 3789.809 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 269 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/GitHub/ReconHardware/PynqSoftware/Constraints/Conv_Accel.xdc]
Finished Parsing XDC File [C:/GitHub/ReconHardware/PynqSoftware/Constraints/Conv_Accel.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3789.809 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM64M => RAM64M (RAMD64E(x4)): 6 instances

reset_run impl_1
launch_runs impl_1 child_0_impl_1 child_1_impl_1 -jobs 4
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3789.809 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
[Wed Aug 26 15:29:59 2020] Launched impl_1...
Run output will be captured here: C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/impl_1/runme.log
[Wed Aug 26 15:29:59 2020] Launched impl_1, child_0_impl_1, child_1_impl_1...
Run output will be captured here:
impl_1: C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/impl_1/runme.log
child_0_impl_1: C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/child_0_impl_1/runme.log
child_1_impl_1: C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/child_1_impl_1/runme.log
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 3789.809 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 269 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.431 . Memory (MB): peak = 3789.809 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.431 . Memory (MB): peak = 3789.809 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3789.809 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM64M => RAM64M (RAMD64E(x4)): 6 instances

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
open_run child_0_impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 3789.809 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 158 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.159 . Memory (MB): peak = 3789.809 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.159 . Memory (MB): peak = 3789.809 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3789.809 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM64M => RAM64M (RAMD64E(x4)): 6 instances

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_design
close_design
add_files -norecurse -scan_for_includes {{C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/Convolution_Accel/Convolution_Accel.bd}}
export_ip_user_files -of_objects  [get_files  {{C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/Convolution_Accel/Convolution_Accel.bd}}] -lib_map_path [list {modelsim=C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.cache/compile_simlib/modelsim} {questa=C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.cache/compile_simlib/questa} {riviera=C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.cache/compile_simlib/riviera} {activehdl=C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.cache/compile_simlib/activehdl}] -force -quiet
update_compile_order -fileset sources_1
refresh_design
WARNING: [Synth 8-6901] identifier 'o_rdata' is used before its declaration [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v:94]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3803.199 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'matrixAccTopDevice' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:4]
INFO: [Synth 8-6157] synthesizing module 'matrixControl3x3' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v:4]
INFO: [Synth 8-6155] done synthesizing module 'matrixControl3x3' (1#1) [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v:4]
INFO: [Synth 8-6157] synthesizing module 'matrixAccelerator' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccelerator.v:4]
INFO: [Synth 8-6157] synthesizing module 'floatmultiplyComputePynq' [C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/.Xil/floatmultiplyComputePynq_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'floatmultiplyComputePynq' (2#1) [C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/.Xil/floatmultiplyComputePynq_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'adderFloat' [C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/.Xil/adderFloat_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'adderFloat' (3#1) [C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/.Xil/adderFloat_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'XBar2' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v:19]
WARNING: [Synth 8-567] referenced signal 'AddressSave' should be on the sensitivity list [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v:53]
WARNING: [Synth 8-6014] Unused sequential element rowCheck_reg was removed.  [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v:86]
WARNING: [Synth 8-6014] Unused sequential element rowSet_reg was removed.  [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v:87]
WARNING: [Synth 8-6014] Unused sequential element selectRow_reg was removed.  [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v:89]
WARNING: [Synth 8-6014] Unused sequential element selectColomn_reg was removed.  [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v:91]
INFO: [Synth 8-6155] done synthesizing module 'XBar2' (4#1) [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v:19]
INFO: [Synth 8-6155] done synthesizing module 'matrixAccelerator' (5#1) [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccelerator.v:4]
INFO: [Synth 8-6157] synthesizing module 'aFIFO' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v:68]
INFO: [Synth 8-6155] done synthesizing module 'aFIFO' (6#1) [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v:68]
WARNING: [Synth 8-3848] Net AddressSelect in module/entity matrixAccTopDevice does not have driver. [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:28]
INFO: [Synth 8-6155] done synthesizing module 'matrixAccTopDevice' (7#1) [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:4]
WARNING: [Synth 8-3331] design matrixControl3x3 has unconnected port FULL
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3803.199 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3803.199 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3803.199 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/adderFloat_synth_1/adderFloat.dcp' for cell 'matrixAccel/finalAdder'
INFO: [Project 1-454] Reading design checkpoint 'C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/Floating_synth_1/floatmultiplyComputePynq.dcp' for cell 'matrixAccel/genblk3[0].inputMulti'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.042 . Memory (MB): peak = 3803.199 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 263 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/GitHub/ReconHardware/PynqSoftware/Constraints/Conv_Accel.xdc]
Finished Parsing XDC File [C:/GitHub/ReconHardware/PynqSoftware/Constraints/Conv_Accel.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/GitHub/ReconHardware/PynqSoftware/Constraints/Conv_Accel.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/matrixAccTopDevice_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/matrixAccTopDevice_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3803.199 ; gain = 0.000
refresh_design
WARNING: [Synth 8-6901] identifier 'o_rdata' is used before its declaration [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v:94]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3803.199 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'matrixAccTopDevice' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:4]
INFO: [Synth 8-6157] synthesizing module 'matrixControl3x3' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v:4]
INFO: [Synth 8-6155] done synthesizing module 'matrixControl3x3' (1#1) [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v:4]
INFO: [Synth 8-6157] synthesizing module 'matrixAccelerator' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccelerator.v:4]
INFO: [Synth 8-6157] synthesizing module 'floatmultiplyComputePynq' [C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/.Xil/floatmultiplyComputePynq_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'floatmultiplyComputePynq' (2#1) [C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/.Xil/floatmultiplyComputePynq_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'adderFloat' [C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/.Xil/adderFloat_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'adderFloat' (3#1) [C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/.Xil/adderFloat_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'XBar2' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v:19]
WARNING: [Synth 8-567] referenced signal 'AddressSave' should be on the sensitivity list [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v:53]
WARNING: [Synth 8-6014] Unused sequential element rowCheck_reg was removed.  [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v:86]
WARNING: [Synth 8-6014] Unused sequential element rowSet_reg was removed.  [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v:87]
WARNING: [Synth 8-6014] Unused sequential element selectRow_reg was removed.  [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v:89]
WARNING: [Synth 8-6014] Unused sequential element selectColomn_reg was removed.  [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v:91]
INFO: [Synth 8-6155] done synthesizing module 'XBar2' (4#1) [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v:19]
INFO: [Synth 8-6155] done synthesizing module 'matrixAccelerator' (5#1) [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccelerator.v:4]
INFO: [Synth 8-6157] synthesizing module 'aFIFO' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v:68]
INFO: [Synth 8-6155] done synthesizing module 'aFIFO' (6#1) [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v:68]
WARNING: [Synth 8-3848] Net AddressSelect in module/entity matrixAccTopDevice does not have driver. [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:28]
INFO: [Synth 8-6155] done synthesizing module 'matrixAccTopDevice' (7#1) [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:4]
WARNING: [Synth 8-3331] design matrixControl3x3 has unconnected port FULL
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3803.199 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3803.199 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3803.199 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/adderFloat_synth_1/adderFloat.dcp' for cell 'matrixAccel/finalAdder'
INFO: [Project 1-454] Reading design checkpoint 'C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/Floating_synth_1/floatmultiplyComputePynq.dcp' for cell 'matrixAccel/genblk3[0].inputMulti'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 3803.199 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 263 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/GitHub/ReconHardware/PynqSoftware/Constraints/Conv_Accel.xdc]
Finished Parsing XDC File [C:/GitHub/ReconHardware/PynqSoftware/Constraints/Conv_Accel.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/GitHub/ReconHardware/PynqSoftware/Constraints/Conv_Accel.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/matrixAccTopDevice_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/matrixAccTopDevice_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3803.199 ; gain = 0.000
open_bd_design {C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/Convolution_Accel/Convolution_Accel.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - dataInput
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - cStart
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - wr_clk
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:module_ref:matrixAccTopDevice:1.0 - matrixAccTopDevice_0
Successfully read diagram <Convolution_Accel> from BD file <C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/Convolution_Accel/Convolution_Accel.bd>
update_module_reference Convolution_Accel_matrixAccTopDevice_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'Rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'Clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'wr_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'Clk': ASSOCIATED_BUSIF bus parameter is missing.
WARNING: [IP_Flow 19-3153] Bus Interface 'wr_clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/Convolution_Accel/Convolution_Accel.bd'
INFO: [IP_Flow 19-1972] Upgraded Convolution_Accel_matrixAccTopDevice_0_0 from matrixAccTopDevice_v1_0 1.0 to matrixAccTopDevice_v1_0 1.0
Wrote  : <C:\GitHub\ReconHardware\PynqSoftware\Sources\Block Diagrams\Convolution_Accel\Convolution_Accel.bd> 
Wrote  : <C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/Convolution_Accel/ui/bd_4607dda1.ui> 
make_wrapper -files [get_files {{C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/Convolution_Accel/Convolution_Accel.bd}}] -top
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : <C:\GitHub\ReconHardware\PynqSoftware\Sources\Block Diagrams\Convolution_Accel\Convolution_Accel.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/processing_system7_0/GPIO_I'(37) to net 'xlconcat_0_dout'(19) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/Convolution_Accel/synth/Convolution_Accel.v
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/processing_system7_0/GPIO_I'(37) to net 'xlconcat_0_dout'(19) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/Convolution_Accel/sim/Convolution_Accel.v
VHDL Output written to : C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/Convolution_Accel/hdl/Convolution_Accel_wrapper.v
make_wrapper -files [get_files {{C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/Convolution_Accel/Convolution_Accel.bd}}] -top
INFO: [BD 41-1662] The design 'Convolution_Accel.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\GitHub\ReconHardware\PynqSoftware\Sources\Block Diagrams\Convolution_Accel\Convolution_Accel.bd> 
Wrote  : <C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/Convolution_Accel/ui/bd_4607dda1.ui> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/processing_system7_0/GPIO_I'(37) to net 'xlconcat_0_dout'(19) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/Convolution_Accel/synth/Convolution_Accel.v
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/processing_system7_0/GPIO_I'(37) to net 'xlconcat_0_dout'(19) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/Convolution_Accel/sim/Convolution_Accel.v
VHDL Output written to : C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/Convolution_Accel/hdl/Convolution_Accel_wrapper.v
make_wrapper -files [get_files {{C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/Convolution_Accel/Convolution_Accel.bd}}] -top
INFO: [BD 41-1662] The design 'Convolution_Accel.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\GitHub\ReconHardware\PynqSoftware\Sources\Block Diagrams\Convolution_Accel\Convolution_Accel.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/processing_system7_0/GPIO_I'(37) to net 'xlconcat_0_dout'(19) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/Convolution_Accel/synth/Convolution_Accel.v
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/processing_system7_0/GPIO_I'(37) to net 'xlconcat_0_dout'(19) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/Convolution_Accel/sim/Convolution_Accel.v
VHDL Output written to : C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/Convolution_Accel/hdl/Convolution_Accel_wrapper.v
set_property is_enabled true [get_files  {{C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/Convolution_Accel/hdl/Convolution_Accel_wrapper.v}}]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/Convolution_Accel/hdl/Convolution_Accel_wrapper.v}}] -no_script -reset -force -quiet
remove_files  {{C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/Convolution_Accel/hdl/Convolution_Accel_wrapper.v}}
export_ip_user_files -of_objects  [get_files C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccelerator.v] -no_script -reset -force -quiet
remove_files  C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccelerator.v
update_module_reference Convolution_Accel_matrixAccTopDevice_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'Rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'Clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'wr_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'Clk': ASSOCIATED_BUSIF bus parameter is missing.
WARNING: [IP_Flow 19-3153] Bus Interface 'wr_clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/Convolution_Accel/Convolution_Accel.bd'
INFO: [IP_Flow 19-1972] Upgraded Convolution_Accel_matrixAccTopDevice_0_0 from matrixAccTopDevice_v1_0 1.0 to matrixAccTopDevice_v1_0 1.0
Wrote  : <C:\GitHub\ReconHardware\PynqSoftware\Sources\Block Diagrams\Convolution_Accel\Convolution_Accel.bd> 
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/Convolution_Accel/Convolution_Accel.bd}}] -no_script -reset -force -quiet
remove_files  {{C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/Convolution_Accel/Convolution_Accel.bd}}
refresh_design
WARNING: [Synth 8-6901] identifier 'o_rdata' is used before its declaration [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v:94]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3803.199 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'matrixAccTopDevice' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:4]
INFO: [Synth 8-6157] synthesizing module 'matrixControl3x3' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v:4]
INFO: [Synth 8-6155] done synthesizing module 'matrixControl3x3' (1#1) [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v:4]
ERROR: [Synth 8-439] module 'matrixAccelerator' not found [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:55]
ERROR: [Synth 8-6156] failed synthesizing module 'matrixAccTopDevice' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3803.199 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
close_design
create_bd_design "design_1"
Wrote  : <C:\GitHub\ReconHardware\PynqSoftware\Projects\Convolution_Accelerator\Convolution_Accelerator.srcs\sources_1\bd\design_1\design_1.bd> 
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccelerator.v
update_compile_order -fileset sources_1
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/vivado_pid33712.debug)
export_ip_user_files -of_objects  [get_files C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.srcs/sources_1/bd/design_1/design_1.bd
Wrote  : <C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 child_0_impl_1 child_1_impl_1 -jobs 4
[Wed Aug 26 15:39:40 2020] Launched synth_1, impl_1...
Run output will be captured here:
synth_1: C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/synth_1/runme.log
impl_1: C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/impl_1/runme.log
[Wed Aug 26 15:39:41 2020] Launched impl_1, child_0_impl_1, child_1_impl_1...
Run output will be captured here:
impl_1: C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/impl_1/runme.log
child_0_impl_1: C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/child_0_impl_1/runme.log
child_1_impl_1: C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/child_1_impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 3803.199 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 269 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.433 . Memory (MB): peak = 3803.199 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.433 . Memory (MB): peak = 3803.199 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3803.199 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM64M => RAM64M (RAMD64E(x4)): 6 instances

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
open_run child_0_impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 3803.199 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 158 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.157 . Memory (MB): peak = 3803.199 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.157 . Memory (MB): peak = 3803.199 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3803.199 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM64M => RAM64M (RAMD64E(x4)): 6 instances

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
open_run child_1_impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 3803.199 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 3803.199 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 3803.199 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3803.199 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM64M => RAM64M (RAMD64E(x4)): 6 instances

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
report_utilization -name utilization_1
report_power -name {power_1}
Command: report_power -name power_1
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power -name {power_1}
Command: report_power -name power_1
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
current_design impl_1
current_design child_1_impl_1
close_design
close_design
open_run synth_1 -name synth_1 -pr_config [current_pr_configuration]
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/adderFloat_synth_1/adderFloat.dcp' for cell 'matrixAccel/finalAdder'
INFO: [Project 1-454] Reading design checkpoint 'C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/Floating_synth_1/floatmultiplyComputePynq.dcp' for cell 'matrixAccel/genblk3[0].inputMulti'
INFO: [Project 1-454] Reading design checkpoint 'C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/Floating_synth_1/floatmultiplyComputePynq.dcp' for cell 'matrixAccel/genblk3[1].inputMulti'
INFO: [Project 1-454] Reading design checkpoint 'C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/Floating_synth_1/floatmultiplyComputePynq.dcp' for cell 'matrixAccel/genblk3[2].inputMulti'
INFO: [Project 1-454] Reading design checkpoint 'C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/adderFloat_synth_1/adderFloat.dcp' for cell 'matrixAccel/genblk4[0].outputAdder'
INFO: [Project 1-454] Reading design checkpoint 'C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/adderFloat_synth_1/adderFloat.dcp' for cell 'matrixAccel/genblk4[1].outputAdder'
INFO: [Project 1-454] Reading design checkpoint 'C:/GitHub/ReconHardware/PynqSoftware/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/adderFloat_synth_1/adderFloat.dcp' for cell 'matrixAccel/genblk4[2].outputAdder'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 4052.621 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 269 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/GitHub/ReconHardware/PynqSoftware/Constraints/Conv_Accel.xdc]
Finished Parsing XDC File [C:/GitHub/ReconHardware/PynqSoftware/Constraints/Conv_Accel.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4052.621 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM64M => RAM64M (RAMD64E(x4)): 6 instances

current_design impl_1
report_utilization -name utilization_1
report_power -name {power_1}
Command: report_power -name power_1
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
open_run child_0_impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 4052.621 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 158 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.163 . Memory (MB): peak = 4052.621 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.163 . Memory (MB): peak = 4052.621 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4052.621 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM64M => RAM64M (RAMD64E(x4)): 6 instances

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
report_power -name {power_1}
Command: report_power -name power_1
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_utilization -name utilization_1
open_run child_1_impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 4098.355 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 4170.270 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 4170.270 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4170.270 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM64M => RAM64M (RAMD64E(x4)): 6 instances

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
report_power -name {power_1}
Command: report_power -name power_1
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_utilization -name utilization_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Aug 26 16:16:06 2020...
