


































library IEEE;
use IEEE.STD_LOGIC_1164.ALL;


ENTITY TestBench IS
END TestBench;


ARCHITECTURE BEHAVIORAL OF TestBench IS

 COMPONENT VGA IS  --MAIN ENTITY
 PORT ( CLK_50MHz ,RST : IN STD_LOGIC;
        HSYNC, VSYNC : OUT STD_LOGIC;
	     R,G,B: STD_LOGIC_VECTOR(3 DOWNTO 0));
 END COMPONENT;


CONSTANT clk_period : TIME := 20 ns;

SIGNAL clk_test : std_logic := '0';
SIGNAL clkout : std_logic;
SIGNAL RST : std_logic := '0';
SIGNAL H_SYNC: std_logic := '0';
SIGNAL V_SYNC: std_logic := '0';
SIGNAL R: STD_LOGIC_VECTOR(3 DOWNTO 0) := "0000";
SIGNAL G: STD_LOGIC_VECTOR(3 DOWNTO 0) := "0000";
SIGNAL B: STD_LOGIC_VECTOR(3 DOWNTO 0) := "0000";



BEGIN

		UUT: VGA PORT  MAP( CLK_50MHZ => CLK_TEST , RST=>RST , HSYNC => H_SYNC , 
      VSYNC => V_SYNC , R => R , G => G , B => B);

clk_process : PROCESS

BEGIN
	clk_test <= '0';
	WAIT FOR clk_period/2; --for 0.5 ns signal is '0'.
	clk_test <= '1';
	WAIT FOR clk_period/2; --for next 0.5 ns signal is '1'.
END PROCESS;
END;
