$comment
	File created using the following command:
		vcd file memoria.msim.vcd -direction
$end
$date
	Fri Feb 17 11:53:04 2023
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module memoria_vhd_vec_tst $end
$var wire 1 ! Dado [7] $end
$var wire 1 " Dado [6] $end
$var wire 1 # Dado [5] $end
$var wire 1 $ Dado [4] $end
$var wire 1 % Dado [3] $end
$var wire 1 & Dado [2] $end
$var wire 1 ' Dado [1] $end
$var wire 1 ( Dado [0] $end
$var wire 1 ) Endereco [9] $end
$var wire 1 * Endereco [8] $end
$var wire 1 + Endereco [7] $end
$var wire 1 , Endereco [6] $end
$var wire 1 - Endereco [5] $end
$var wire 1 . Endereco [4] $end
$var wire 1 / Endereco [3] $end
$var wire 1 0 Endereco [2] $end
$var wire 1 1 Endereco [1] $end
$var wire 1 2 Endereco [0] $end

$scope module i1 $end
$var wire 1 3 gnd $end
$var wire 1 4 vcc $end
$var wire 1 5 unknown $end
$var wire 1 6 devoe $end
$var wire 1 7 devclrn $end
$var wire 1 8 devpor $end
$var wire 1 9 ww_devoe $end
$var wire 1 : ww_devclrn $end
$var wire 1 ; ww_devpor $end
$var wire 1 < ww_Endereco [9] $end
$var wire 1 = ww_Endereco [8] $end
$var wire 1 > ww_Endereco [7] $end
$var wire 1 ? ww_Endereco [6] $end
$var wire 1 @ ww_Endereco [5] $end
$var wire 1 A ww_Endereco [4] $end
$var wire 1 B ww_Endereco [3] $end
$var wire 1 C ww_Endereco [2] $end
$var wire 1 D ww_Endereco [1] $end
$var wire 1 E ww_Endereco [0] $end
$var wire 1 F ww_Dado [7] $end
$var wire 1 G ww_Dado [6] $end
$var wire 1 H ww_Dado [5] $end
$var wire 1 I ww_Dado [4] $end
$var wire 1 J ww_Dado [3] $end
$var wire 1 K ww_Dado [2] $end
$var wire 1 L ww_Dado [1] $end
$var wire 1 M ww_Dado [0] $end
$var wire 1 N \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 O \Endereco[8]~input_o\ $end
$var wire 1 P \Endereco[6]~input_o\ $end
$var wire 1 Q \Endereco[9]~input_o\ $end
$var wire 1 R \Endereco[7]~input_o\ $end
$var wire 1 S \Endereco[4]~input_o\ $end
$var wire 1 T \Endereco[5]~input_o\ $end
$var wire 1 U \memROM~0_combout\ $end
$var wire 1 V \Endereco[1]~input_o\ $end
$var wire 1 W \Endereco[3]~input_o\ $end
$var wire 1 X \Endereco[0]~input_o\ $end
$var wire 1 Y \Endereco[2]~input_o\ $end
$var wire 1 Z \memROM~6_combout\ $end
$var wire 1 [ \memROM~5_combout\ $end
$var wire 1 \ \memROM~4_combout\ $end
$var wire 1 ] \memROM~3_combout\ $end
$var wire 1 ^ \memROM~1_combout\ $end
$var wire 1 _ \memROM~2_combout\ $end
$var wire 1 ` \ALT_INV_Endereco[9]~input_o\ $end
$var wire 1 a \ALT_INV_Endereco[8]~input_o\ $end
$var wire 1 b \ALT_INV_Endereco[7]~input_o\ $end
$var wire 1 c \ALT_INV_Endereco[6]~input_o\ $end
$var wire 1 d \ALT_INV_Endereco[5]~input_o\ $end
$var wire 1 e \ALT_INV_Endereco[4]~input_o\ $end
$var wire 1 f \ALT_INV_Endereco[3]~input_o\ $end
$var wire 1 g \ALT_INV_Endereco[2]~input_o\ $end
$var wire 1 h \ALT_INV_Endereco[1]~input_o\ $end
$var wire 1 i \ALT_INV_Endereco[0]~input_o\ $end
$var wire 1 j \ALT_INV_memROM~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
03
14
x5
16
17
18
19
1:
1;
xN
0O
0P
0Q
0R
0S
0T
1U
0V
0W
0X
0Y
0Z
1[
0\
1]
0^
1_
1`
1a
1b
1c
1d
1e
1f
1g
1h
1i
0j
0)
0*
0+
0,
0-
0.
0/
00
01
02
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
1G
0H
0I
1J
0K
1L
0M
0!
1"
0#
0$
1%
0&
1'
0(
$end
#10000
12
1E
1X
0i
1Z
1\
1K
1M
1(
1&
#20000
02
11
0E
1D
1V
0X
1i
0h
0Z
0M
0(
#30000
12
1E
1X
0i
1Z
0[
0\
0]
0J
0K
0L
1M
1(
0'
0&
0%
#40000
02
01
10
0E
0D
1C
1Y
0V
0X
1i
1h
0g
0Z
1\
1^
1I
1K
0M
0(
1&
1$
#50000
12
1E
1X
0i
0\
1]
0^
0I
1J
0K
0&
1%
0$
#60000
02
11
0E
1D
1V
0X
1i
0h
1Z
0]
0J
1M
1(
0%
#70000
12
1E
1X
0i
0Z
1[
1\
1]
1J
1K
1L
0M
0(
1'
1&
1%
#80000
02
01
00
1/
0E
0D
0C
1B
1W
0Y
0V
0X
1i
1h
1g
0f
0_
0[
0\
0]
0J
0K
0L
0G
0'
0&
0%
0"
#90000
12
1E
1X
0i
#100000
02
11
0E
1D
1V
0X
1i
0h
#110000
12
1E
1X
0i
#120000
02
01
10
0E
0D
1C
1Y
0V
0X
1i
1h
0g
#130000
12
1E
1X
0i
#140000
02
11
0E
1D
1V
0X
1i
0h
#150000
12
1E
1X
0i
#160000
