#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Aug 21 00:38:52 2022
# Process ID: 13483
# Current directory: /home/jesudara/Desktop/FPGA_projects
# Command line: vivado
# Log file: /home/jesudara/Desktop/FPGA_projects/vivado.log
# Journal file: /home/jesudara/Desktop/FPGA_projects/vivado.jou
#-----------------------------------------------------------
start_gui
create_project data_selector /home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector -part xc7a35tcpg236-1
set_property board_part digilentinc.com:basys3:part0:1.1 [current_project]
file mkdir /home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector/data_selector.srcs/sources_1/new
close [ open /home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector/data_selector.srcs/sources_1/new/data_selector.v w ]
add_files /home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector/data_selector.srcs/sources_1/new/data_selector.v
update_compile_order -fileset sources_1
create_bd_design "design_1"
update_compile_order -fileset sources_1
open_bd_design {/home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector/data_selector.srcs/sources_1/bd/design_1/design_1.bd}
export_ip_user_files -of_objects  [get_files /home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector/data_selector.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  /home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector/data_selector.srcs/sources_1/bd/design_1/design_1.bd
synth_design -rtl -name rtl_1
refresh_design
refresh_design
refresh_design
refresh_design
refresh_design
refresh_design
refresh_design
