// **********************************/**/**\**\****/**/**\**\****/**/**\**\****/**/**\**\****/**/**\**\****/**/**\**\****/**/**
// pulp_common_verification         /**/****\**\**/**/****\**\**/**/****\**\**/**/****\**\**/**/****\**\**/**/****\**\**/**/***
// ********************************/**/******\**\/**/******\**\/**/******\**\/**/******\**\/**/******\**\/**/******\**\/**/****
//CAPI=2:
//# Level 0
$RTL_ROOT/soc/dip_pulp_common_verification/src/clk_rst_gen.sv
$RTL_ROOT/soc/dip_pulp_common_verification/src/rand_id_queue.sv
$RTL_ROOT/soc/dip_pulp_common_verification/src/rand_stream_mst.sv
$RTL_ROOT/soc/dip_pulp_common_verification/src/rand_synch_holdable_driver.sv
$RTL_ROOT/soc/dip_pulp_common_verification/src/rand_verif_pkg.sv
$RTL_ROOT/soc/dip_pulp_common_verification/src/signal_highlighter.sv
$RTL_ROOT/soc/dip_pulp_common_verification/src/sim_timeout.sv
$RTL_ROOT/soc/dip_pulp_common_verification/src/stream_watchdog.sv
//# Level 1
$RTL_ROOT/soc/dip_pulp_common_verification/src/rand_synch_driver.sv
//# Level 2
$RTL_ROOT/soc/dip_pulp_common_verification/src/rand_stream_slv.sv


// **********************************/**/**\**\****/**/**\**\****/**/**\**\****/**/**\**\****/**/**\**\****/**/**\**\****/**/**
// pulp_common_verification test    /**/****\**\**/**/****\**\**/**/****\**\**/**/****\**\**/**/****\**\**/**/****\**\**/**/***
// ********************************/**/******\**\/**/******\**\/**/******\**\/**/******\**\/**/******\**\/**/******\**\/**/****
$RTL_ROOT/soc/dip_pulp_common_verification/test/tb_clk_rst_gen.sv
