# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../InstructionDecoder/InstructionDecoder.srcs/sources_1/imports/new/Decoder_2_to_4.vhd" \
"../../../../../RegisterBank/RegisterBank.srcs/sources_1/imports/new/Decoder_3_to_8.vhd" \
"../../../../../RegisterBank/RegisterBank.srcs/sources_1/new/Reg.vhd" \
"../../../../../RegisterBank/RegisterBank.srcs/sources_1/new/RegisterBank.vhd" \
"../../../../Nanoprocessor.srcs/sim_1/imports/dinur/Project/RegisterBank/RegisterBank.srcs/sim_1/new/RegisterBankSim.vhd" \

# Do not sort compile order
nosort
