{
  "design": {
    "design_info": {
      "boundary_crc": "0xEDAD014E27430ED2",
      "device": "xc7z010clg400-1",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.2",
      "validated": "true"
    },
    "design_tree": {
      "mult_gen_0": ""
    },
    "ports": {
      "A_0": {
        "type": "data",
        "direction": "I",
        "left": "31",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "B_0": {
        "type": "data",
        "direction": "I",
        "left": "31",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "CLK_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_CLK_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "10000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "P_0": {
        "type": "data",
        "direction": "O",
        "left": "63",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 64} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 64}",
            "value_src": "ip_prop"
          }
        }
      }
    },
    "components": {
      "mult_gen_0": {
        "vlnv": "xilinx.com:ip:mult_gen:12.0",
        "xci_name": "design_1_mult_gen_0_0",
        "parameters": {
          "MultType": {
            "value": "Parallel_Multiplier"
          },
          "Multiplier_Construction": {
            "value": "Use_Mults"
          },
          "OptGoal": {
            "value": "Speed"
          },
          "PortAType": {
            "value": "Signed"
          },
          "PortAWidth": {
            "value": "32"
          },
          "PortBType": {
            "value": "Signed"
          },
          "PortBWidth": {
            "value": "32"
          }
        }
      }
    },
    "nets": {
      "A_0_1": {
        "ports": [
          "A_0",
          "mult_gen_0/A"
        ]
      },
      "B_0_1": {
        "ports": [
          "B_0",
          "mult_gen_0/B"
        ]
      },
      "CLK_0_1": {
        "ports": [
          "CLK_0",
          "mult_gen_0/CLK"
        ]
      },
      "mult_gen_0_P": {
        "ports": [
          "mult_gen_0/P",
          "P_0"
        ]
      }
    }
  }
}