INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Documents/BIT/FPGA/ClassProject/tlc/tlc.srcs/sources_1/bd/tlc/ip/tlc_processing_system7_0_0/sim/tlc_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlc_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Documents/BIT/FPGA/ClassProject/tlc/tlc.srcs/sources_1/bd/tlc/ip/tlc_xbar_0/sim/tlc_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlc_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Documents/BIT/FPGA/ClassProject/tlc/tlc.srcs/sources_1/bd/tlc/sim/tlc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_KA4CW7
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_157WO8Y
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1Q5UOAL
INFO: [VRFC 10-311] analyzing module tlc
INFO: [VRFC 10-311] analyzing module tlc_ps7_0_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Documents/BIT/FPGA/ClassProject/tlc/tlc.srcs/sources_1/bd/tlc/ip/tlc_auto_pc_0/sim/tlc_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlc_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Documents/BIT/FPGA/ClassProject/tlc/tlc.srcs/sources_1/bd/tlc/hdl/tlc_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlc_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Documents/BIT/FPGA/ClassProject/tlc/tlc.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hp/Documents/BIT/FPGA/ClassProject/tlc/tlc.srcs/sources_1/bd/tlc/ip/tlc_axi_gpio_0_0/sim/tlc_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tlc_axi_gpio_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hp/Documents/BIT/FPGA/ClassProject/tlc/tlc.srcs/sources_1/bd/tlc/ip/tlc_rst_ps7_0_50M_0/sim/tlc_rst_ps7_0_50M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tlc_rst_ps7_0_50M_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hp/Documents/BIT/FPGA/ClassProject/tlc/tlc.srcs/sources_1/bd/tlc/ip/tlc_axi_gpio_1_0/sim/tlc_axi_gpio_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tlc_axi_gpio_1_0'
