{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1614604883127 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614604883127 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 01 21:21:23 2021 " "Processing started: Mon Mar 01 21:21:23 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1614604883127 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614604883127 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off i281_CPU -c i281_CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off i281_CPU -c i281_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614604883127 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1614604884037 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/Serial_slow.bdf " "Can't analyze file -- file output_files/Serial_slow.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1614604892822 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Serial_slow.bdf " "Can't analyze file -- file Serial_slow.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1614604892824 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/1024_Slow.bdf " "Can't analyze file -- file output_files/1024_Slow.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1614604892826 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Clock_divider_8_and_16.bdf " "Can't analyze file -- file Clock_divider_8_and_16.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1614604892829 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Clock_divider_1024.bdf " "Can't analyze file -- file Clock_divider_1024.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1614604892831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_dividers.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clock_dividers.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_dividers " "Found entity 1: Clock_dividers" {  } { { "Clock_dividers.bdf" "" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/Clock_dividers.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614604892836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614604892836 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Clock_divider_4_and_16.bdf " "Can't analyze file -- file Clock_divider_4_and_16.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1614604892839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider_512.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider_512.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_divider_512 " "Found entity 1: Clock_divider_512" {  } { { "Clock_divider_512.bdf" "" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/Clock_divider_512.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614604892843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614604892843 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/Clock_divider_4_8_and_32.bdf " "Can't analyze file -- file output_files/Clock_divider_4_8_and_32.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1614604892845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider_4_16_and_64.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider_4_16_and_64.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_divider_4_16_and_64 " "Found entity 1: Clock_divider_4_16_and_64" {  } { { "Clock_divider_4_16_and_64.bdf" "" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/Clock_divider_4_16_and_64.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614604892849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614604892849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_flag_registers.v 1 1 " "Found 1 design units, including 1 entities, in source file _flag_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 _Flag_Registers " "Found entity 1: _Flag_Registers" {  } { { "_Flag_Registers.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_Flag_Registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614604892853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614604892853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag_registers.bdf 1 1 " "Found 1 design units, including 1 entities, in source file flag_registers.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Flag_Registers " "Found entity 1: Flag_Registers" {  } { { "Flag_Registers.bdf" "" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/Flag_Registers.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614604892858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614604892858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_alu_flag_calculator.v 1 1 " "Found 1 design units, including 1 entities, in source file _alu_flag_calculator.v" { { "Info" "ISGN_ENTITY_NAME" "1 _ALU_Flag_Calculator " "Found entity 1: _ALU_Flag_Calculator" {  } { { "_ALU_Flag_Calculator.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_ALU_Flag_Calculator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614604892862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614604892862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftnodff.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shiftnodff.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftNoDff " "Found entity 1: ShiftNoDff" {  } { { "ShiftNoDff.bdf" "" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/ShiftNoDff.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614604892867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614604892867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i281_cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file i281_cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 i281_CPU " "Found entity 1: i281_CPU" {  } { { "i281_CPU.bdf" "" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/i281_CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614604892868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614604892868 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vcc_signal _Flag_Registers.v(8) " "Verilog HDL Implicit Net warning at _Flag_Registers.v(8): created implicit net for \"vcc_signal\"" {  } { { "_Flag_Registers.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_Flag_Registers.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614604892868 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "i281_CPU " "Elaborating entity \"i281_CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1614604893123 ""}
{ "Warning" "WSGN_SEARCH_FILE" "programcounter.v 1 1 " "Using design file programcounter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "programcounter.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/programcounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614604893158 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614604893158 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vcc_signal programcounter.v(13) " "Verilog HDL Implicit Net warning at programcounter.v(13): created implicit net for \"vcc_signal\"" {  } { { "programcounter.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/programcounter.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614604893158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:inst17 " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:inst17\"" {  } { { "i281_CPU.bdf" "inst17" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 1472 2768 3000 1600 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614604893159 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_2to1mux.v 1 1 " "Using design file _2to1mux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _2to1mux " "Found entity 1: _2to1mux" {  } { { "_2to1mux.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_2to1mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614604893175 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614604893175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_2to1mux ProgramCounter:inst17\|_2to1mux:PC_Count\[0\].mux " "Elaborating entity \"_2to1mux\" for hierarchy \"ProgramCounter:inst17\|_2to1mux:PC_Count\[0\].mux\"" {  } { { "programcounter.v" "PC_Count\[0\].mux" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/programcounter.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614604893175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_dividers Clock_dividers:inst4 " "Elaborating entity \"Clock_dividers\" for hierarchy \"Clock_dividers:inst4\"" {  } { { "i281_CPU.bdf" "inst4" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 208 240 480 336 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614604893183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_divider_4_16_and_64 Clock_dividers:inst4\|Clock_divider_4_16_and_64:inst4 " "Elaborating entity \"Clock_divider_4_16_and_64\" for hierarchy \"Clock_dividers:inst4\|Clock_divider_4_16_and_64:inst4\"" {  } { { "Clock_dividers.bdf" "inst4" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/Clock_dividers.bdf" { { 264 800 968 360 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614604893191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_divider_512 Clock_dividers:inst4\|Clock_divider_512:inst " "Elaborating entity \"Clock_divider_512\" for hierarchy \"Clock_dividers:inst4\|Clock_divider_512:inst\"" {  } { { "Clock_dividers.bdf" "inst" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/Clock_dividers.bdf" { { 264 576 728 360 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614604893197 ""}
{ "Warning" "WSGN_SEARCH_FILE" "block3.bdf 1 1 " "Using design file block3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Block3 " "Found entity 1: Block3" {  } { { "block3.bdf" "" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/block3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614604893213 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614604893213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block3 Block3:inst12 " "Elaborating entity \"Block3\" for hierarchy \"Block3:inst12\"" {  } { { "i281_CPU.bdf" "inst12" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 192 1392 1488 288 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614604893213 ""}
{ "Warning" "WSGN_SEARCH_FILE" "control_fsm.v 1 1 " "Using design file control_fsm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Control_FSM " "Found entity 1: Control_FSM" {  } { { "control_fsm.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/control_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614604893227 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614604893227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_FSM Control_FSM:inst23 " "Elaborating entity \"Control_FSM\" for hierarchy \"Control_FSM:inst23\"" {  } { { "i281_CPU.bdf" "inst23" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 32 3576 3896 544 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614604893228 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu.v 1 1 " "Using design file alu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614604893244 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614604893244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst6 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst6\"" {  } { { "i281_CPU.bdf" "inst6" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 672 3144 3432 832 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614604893244 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_shiftnodff.v 1 1 " "Using design file _shiftnodff.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _ShiftNoDff " "Found entity 1: _ShiftNoDff" {  } { { "_shiftnodff.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_shiftnodff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614604893258 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614604893258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_ShiftNoDff ALU:inst6\|_ShiftNoDff:Shifting " "Elaborating entity \"_ShiftNoDff\" for hierarchy \"ALU:inst6\|_ShiftNoDff:Shifting\"" {  } { { "alu.v" "Shifting" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/alu.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614604893259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_Flag_Registers ALU:inst6\|_Flag_Registers:FlagReg " "Elaborating entity \"_Flag_Registers\" for hierarchy \"ALU:inst6\|_Flag_Registers:FlagReg\"" {  } { { "alu.v" "FlagReg" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/alu.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614604893268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_ALU_Flag_Calculator ALU:inst6\|_ALU_Flag_Calculator:FlagCalc " "Elaborating entity \"_ALU_Flag_Calculator\" for hierarchy \"ALU:inst6\|_ALU_Flag_Calculator:FlagCalc\"" {  } { { "alu.v" "FlagCalc" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/alu.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614604893275 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_8widebusmux.v 1 1 " "Using design file _8widebusmux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _8WideBusMux " "Found entity 1: _8WideBusMux" {  } { { "_8widebusmux.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_8widebusmux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614604893288 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614604893288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_8WideBusMux ALU:inst6\|_8WideBusMux:BusMux8 " "Elaborating entity \"_8WideBusMux\" for hierarchy \"ALU:inst6\|_8WideBusMux:BusMux8\"" {  } { { "alu.v" "BusMux8" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/alu.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614604893288 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_8bitadder.v 1 1 " "Using design file _8bitadder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _8BitAdder " "Found entity 1: _8BitAdder" {  } { { "_8bitadder.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_8bitadder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614604893304 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614604893304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_8BitAdder ALU:inst6\|_8BitAdder:Adder8 " "Elaborating entity \"_8BitAdder\" for hierarchy \"ALU:inst6\|_8BitAdder:Adder8\"" {  } { { "alu.v" "Adder8" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/alu.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614604893304 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_fulladder.v 1 1 " "Using design file _fulladder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _FullAdder " "Found entity 1: _FullAdder" {  } { { "_fulladder.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_fulladder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614604893318 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614604893318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_FullAdder ALU:inst6\|_8BitAdder:Adder8\|_FullAdder:initialFA " "Elaborating entity \"_FullAdder\" for hierarchy \"ALU:inst6\|_8BitAdder:Adder8\|_FullAdder:initialFA\"" {  } { { "_8bitadder.v" "initialFA" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_8bitadder.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614604893318 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_4x8bitregisters.v 1 1 " "Using design file _4x8bitregisters.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _4x8BitRegisters " "Found entity 1: _4x8BitRegisters" {  } { { "_4x8bitregisters.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_4x8bitregisters.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614604893334 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614604893334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_4x8BitRegisters _4x8BitRegisters:inst " "Elaborating entity \"_4x8BitRegisters\" for hierarchy \"_4x8BitRegisters:inst\"" {  } { { "i281_CPU.bdf" "inst" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 672 2456 2776 832 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614604893334 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_2to4decoderwithenable.v 1 1 " "Using design file _2to4decoderwithenable.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _2to4DecoderWithEnable " "Found entity 1: _2to4DecoderWithEnable" {  } { { "_2to4decoderwithenable.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_2to4decoderwithenable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614604893348 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614604893348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_2to4DecoderWithEnable _4x8BitRegisters:inst\|_2to4DecoderWithEnable:RegDec " "Elaborating entity \"_2to4DecoderWithEnable\" for hierarchy \"_4x8BitRegisters:inst\|_2to4DecoderWithEnable:RegDec\"" {  } { { "_4x8bitregisters.v" "RegDec" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_4x8bitregisters.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614604893348 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_registers8bit.v 1 1 " "Using design file _registers8bit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _Registers8bit " "Found entity 1: _Registers8bit" {  } { { "_registers8bit.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_registers8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614604893362 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614604893362 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vcc_signal _registers8bit.v(11) " "Verilog HDL Implicit Net warning at _registers8bit.v(11): created implicit net for \"vcc_signal\"" {  } { { "_registers8bit.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_registers8bit.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614604893362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_Registers8bit _4x8BitRegisters:inst\|_Registers8bit:A " "Elaborating entity \"_Registers8bit\" for hierarchy \"_4x8BitRegisters:inst\|_Registers8bit:A\"" {  } { { "_4x8bitregisters.v" "A" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_4x8bitregisters.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614604893363 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_8wide4to1busmux.v 1 1 " "Using design file _8wide4to1busmux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _8Wide4To1BusMux " "Found entity 1: _8Wide4To1BusMux" {  } { { "_8wide4to1busmux.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_8wide4to1busmux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614604893383 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614604893383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_8Wide4To1BusMux _4x8BitRegisters:inst\|_8Wide4To1BusMux:Output1 " "Elaborating entity \"_8Wide4To1BusMux\" for hierarchy \"_4x8BitRegisters:inst\|_8Wide4To1BusMux:Output1\"" {  } { { "_4x8bitregisters.v" "Output1" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_4x8bitregisters.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614604893383 ""}
{ "Warning" "WSGN_SEARCH_FILE" "imem.bdf 1 1 " "Using design file imem.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 IMEM " "Found entity 1: IMEM" {  } { { "imem.bdf" "" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/imem.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614604893413 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614604893413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMEM IMEM:inst22 " "Elaborating entity \"IMEM\" for hierarchy \"IMEM:inst22\"" {  } { { "i281_CPU.bdf" "inst22" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 1040 1360 1744 1200 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614604893413 ""}
{ "Warning" "WSGN_SEARCH_FILE" "16wide4to1busmux.bdf 1 1 " "Using design file 16wide4to1busmux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 16Wide4To1BusMux " "Found entity 1: 16Wide4To1BusMux" {  } { { "16wide4to1busmux.bdf" "" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/16wide4to1busmux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614604893428 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614604893428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "16Wide4To1BusMux IMEM:inst22\|16Wide4To1BusMux:inst252 " "Elaborating entity \"16Wide4To1BusMux\" for hierarchy \"IMEM:inst22\|16Wide4To1BusMux:inst252\"" {  } { { "imem.bdf" "inst252" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/imem.bdf" { { 280 2344 2576 408 "inst252" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614604893428 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sixteenwidebusmux.bdf 1 1 " "Using design file sixteenwidebusmux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SixteenWideBusMux " "Found entity 1: SixteenWideBusMux" {  } { { "sixteenwidebusmux.bdf" "" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/sixteenwidebusmux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614604893442 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614604893442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SixteenWideBusMux IMEM:inst22\|16Wide4To1BusMux:inst252\|SixteenWideBusMux:inst10 " "Elaborating entity \"SixteenWideBusMux\" for hierarchy \"IMEM:inst22\|16Wide4To1BusMux:inst252\|SixteenWideBusMux:inst10\"" {  } { { "16wide4to1busmux.bdf" "inst10" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/16wide4to1busmux.bdf" { { 56 184 376 152 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614604893442 ""}
{ "Warning" "WSGN_SEARCH_FILE" "readonly_16x16_register_file_low.bdf 1 1 " "Using design file readonly_16x16_register_file_low.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ReadOnly_16x16_Register_File_Low " "Found entity 1: ReadOnly_16x16_Register_File_Low" {  } { { "readonly_16x16_register_file_low.bdf" "" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/readonly_16x16_register_file_low.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614604893466 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614604893466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ReadOnly_16x16_Register_File_Low IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2 " "Elaborating entity \"ReadOnly_16x16_Register_File_Low\" for hierarchy \"IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2\"" {  } { { "imem.bdf" "inst2" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/imem.bdf" { { 392 1832 2128 552 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614604893466 ""}
{ "Warning" "WSGN_SEARCH_FILE" "c16to1busmux.bdf 1 1 " "Using design file c16to1busmux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 C16to1BusMUX " "Found entity 1: C16to1BusMUX" {  } { { "c16to1busmux.bdf" "" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/c16to1busmux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614604893481 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614604893481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C16to1BusMUX IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2\|C16to1BusMUX:inst35 " "Elaborating entity \"C16to1BusMUX\" for hierarchy \"IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2\|C16to1BusMUX:inst35\"" {  } { { "readonly_16x16_register_file_low.bdf" "inst35" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/readonly_16x16_register_file_low.bdf" { { 56 2104 2368 376 "inst35" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614604893481 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registers16bit.bdf 1 1 " "Using design file registers16bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Registers16bit " "Found entity 1: Registers16bit" {  } { { "registers16bit.bdf" "" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/registers16bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614604893562 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614604893562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registers16bit IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2\|Registers16bit:inst22 " "Elaborating entity \"Registers16bit\" for hierarchy \"IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2\|Registers16bit:inst22\"" {  } { { "readonly_16x16_register_file_low.bdf" "inst22" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/readonly_16x16_register_file_low.bdf" { { 456 1136 1424 584 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614604893562 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ones.v 1 1 " "Using design file ones.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ONES " "Found entity 1: ONES" {  } { { "ones.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/ones.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614604893583 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614604893583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ONES IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2\|ONES:inst1 " "Elaborating entity \"ONES\" for hierarchy \"IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2\|ONES:inst1\"" {  } { { "readonly_16x16_register_file_low.bdf" "inst1" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/readonly_16x16_register_file_low.bdf" { { 16 0 192 96 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614604893583 ""}
{ "Warning" "WSGN_SEARCH_FILE" "4to16decoderwithenable.bdf 1 1 " "Using design file 4to16decoderwithenable.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 4to16DecoderWithEnable " "Found entity 1: 4to16DecoderWithEnable" {  } { { "4to16decoderwithenable.bdf" "" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/4to16decoderwithenable.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614604893595 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614604893595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4to16DecoderWithEnable IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2\|4to16DecoderWithEnable:inst37 " "Elaborating entity \"4to16DecoderWithEnable\" for hierarchy \"IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2\|4to16DecoderWithEnable:inst37\"" {  } { { "readonly_16x16_register_file_low.bdf" "inst37" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/readonly_16x16_register_file_low.bdf" { { 104 -136 176 200 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614604893596 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pong_code_0.v 1 1 " "Using design file pong_code_0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PONG_Code_0 " "Found entity 1: PONG_Code_0" {  } { { "pong_code_0.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/pong_code_0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614604893613 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614604893613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PONG_Code_0 IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2\|PONG_Code_0:inst2 " "Elaborating entity \"PONG_Code_0\" for hierarchy \"IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2\|PONG_Code_0:inst2\"" {  } { { "readonly_16x16_register_file_low.bdf" "inst2" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/readonly_16x16_register_file_low.bdf" { { 1568 -144 0 1872 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614604893614 ""}
{ "Warning" "WSGN_SEARCH_FILE" "2to4decoderwithenable.bdf 1 1 " "Using design file 2to4decoderwithenable.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 2to4DecoderWithEnable " "Found entity 1: 2to4DecoderWithEnable" {  } { { "2to4decoderwithenable.bdf" "" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/2to4decoderwithenable.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614604893741 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614604893741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2to4DecoderWithEnable IMEM:inst22\|2to4DecoderWithEnable:inst7 " "Elaborating entity \"2to4DecoderWithEnable\" for hierarchy \"IMEM:inst22\|2to4DecoderWithEnable:inst7\"" {  } { { "imem.bdf" "inst7" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/imem.bdf" { { 544 1000 1304 640 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614604893741 ""}
{ "Warning" "WSGN_SEARCH_FILE" "readonly_16x16_register_file_high.bdf 1 1 " "Using design file readonly_16x16_register_file_high.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ReadOnly_16x16_Register_File_High " "Found entity 1: ReadOnly_16x16_Register_File_High" {  } { { "readonly_16x16_register_file_high.bdf" "" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/readonly_16x16_register_file_high.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614604893769 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614604893769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ReadOnly_16x16_Register_File_High IMEM:inst22\|ReadOnly_16x16_Register_File_High:inst251 " "Elaborating entity \"ReadOnly_16x16_Register_File_High\" for hierarchy \"IMEM:inst22\|ReadOnly_16x16_Register_File_High:inst251\"" {  } { { "imem.bdf" "inst251" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/imem.bdf" { { 592 1832 2128 752 "inst251" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614604893769 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pong_code_1.v 1 1 " "Using design file pong_code_1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PONG_Code_1 " "Found entity 1: PONG_Code_1" {  } { { "pong_code_1.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/pong_code_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614604893864 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614604893864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PONG_Code_1 IMEM:inst22\|ReadOnly_16x16_Register_File_High:inst251\|PONG_Code_1:inst1 " "Elaborating entity \"PONG_Code_1\" for hierarchy \"IMEM:inst22\|ReadOnly_16x16_Register_File_High:inst251\|PONG_Code_1:inst1\"" {  } { { "readonly_16x16_register_file_high.bdf" "inst1" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/readonly_16x16_register_file_high.bdf" { { 1576 -560 -416 1880 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614604893864 ""}
{ "Warning" "WSGN_SEARCH_FILE" "imem_low.bdf 1 1 " "Using design file imem_low.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 IMEM_low " "Found entity 1: IMEM_low" {  } { { "imem_low.bdf" "" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/imem_low.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614604893989 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614604893989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMEM_low IMEM:inst22\|IMEM_low:inst5 " "Elaborating entity \"IMEM_low\" for hierarchy \"IMEM:inst22\|IMEM_low:inst5\"" {  } { { "imem.bdf" "inst5" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/imem.bdf" { { 888 1832 2128 1048 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614604893989 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pong_code_2.v 1 1 " "Using design file pong_code_2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PONG_Code_2 " "Found entity 1: PONG_Code_2" {  } { { "pong_code_2.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/pong_code_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614604894078 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614604894078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PONG_Code_2 IMEM:inst22\|IMEM_low:inst5\|PONG_Code_2:inst " "Elaborating entity \"PONG_Code_2\" for hierarchy \"IMEM:inst22\|IMEM_low:inst5\|PONG_Code_2:inst\"" {  } { { "imem_low.bdf" "inst" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/imem_low.bdf" { { 1920 496 640 2224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614604894078 ""}
{ "Warning" "WSGN_SEARCH_FILE" "imem_high.bdf 1 1 " "Using design file imem_high.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 IMEM_high " "Found entity 1: IMEM_high" {  } { { "imem_high.bdf" "" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/imem_high.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614604894196 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614604894196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMEM_high IMEM:inst22\|IMEM_high:inst1 " "Elaborating entity \"IMEM_high\" for hierarchy \"IMEM:inst22\|IMEM_high:inst1\"" {  } { { "imem.bdf" "inst1" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/imem.bdf" { { 1088 1832 2128 1248 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614604894197 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pong_code_3.v 1 1 " "Using design file pong_code_3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PONG_Code_3 " "Found entity 1: PONG_Code_3" {  } { { "pong_code_3.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/pong_code_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614604894284 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614604894284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PONG_Code_3 IMEM:inst22\|IMEM_high:inst1\|PONG_Code_3:inst " "Elaborating entity \"PONG_Code_3\" for hierarchy \"IMEM:inst22\|IMEM_high:inst1\|PONG_Code_3:inst\"" {  } { { "imem_high.bdf" "inst" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/imem_high.bdf" { { 2624 568 712 2928 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614604894285 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dmem.bdf 1 1 " "Using design file dmem.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DMEM " "Found entity 1: DMEM" {  } { { "dmem.bdf" "" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/dmem.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614604894403 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614604894403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMEM DMEM:inst8 " "Elaborating entity \"DMEM\" for hierarchy \"DMEM:inst8\"" {  } { { "i281_CPU.bdf" "inst8" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 760 3792 4096 952 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614604894404 ""}
{ "Warning" "WSGN_SEARCH_FILE" "8wide16to1busmux.bdf 1 1 " "Using design file 8wide16to1busmux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8wide16to1BusMUX " "Found entity 1: 8wide16to1BusMUX" {  } { { "8wide16to1busmux.bdf" "" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/8wide16to1busmux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614604894418 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614604894418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8wide16to1BusMUX DMEM:inst8\|8wide16to1BusMUX:inst24 " "Elaborating entity \"8wide16to1BusMUX\" for hierarchy \"DMEM:inst8\|8wide16to1BusMUX:inst24\"" {  } { { "dmem.bdf" "inst24" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/dmem.bdf" { { 552 3872 4096 872 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614604894418 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "8wide16to1busmux.bdf" "" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/8wide16to1busmux.bdf" { { 384 192 240 384 "" "" } { 512 192 240 512 "" "" } { 216 488 496 216 "" "" } { 424 -80 -64 424 "" "" } { 624 480 496 624 "" "" } { 496 480 496 496 "" "" } { 280 752 776 280 "" "" } { 376 752 776 376 "" "" } { 496 752 776 496 "" "" } { 592 752 776 592 "" "" } { 696 752 776 696 "" "" } { 792 752 776 792 "" "" } { 184 752 776 184 "" "" } { 88 752 776 88 "" "" } { 88 776 776 184 "" "" } { 184 776 776 280 "" "" } { 280 776 776 376 "" "" } { 376 776 776 496 "" "" } { 496 776 776 592 "" "" } { 592 776 776 696 "" "" } { 696 776 776 792 "" "" } { 792 776 776 864 "" "" } { 496 496 496 624 "" "" } { 624 496 496 872 "" "" } { 384 240 240 512 "" "" } { 512 240 240 880 "" "" } { 848 776 880 865 "Control\[0\]" "" } { 856 496 880 873 "Control\[1\]" "" } { 864 240 880 881 "Control\[2\]" "" } { 424 -64 -64 888 "" "" } { 872 -64 880 889 "Control\[3\]" "" } { 872 880 880 880 "" "" } { 880 880 880 888 "" "" } { 888 880 880 912 "" "" } { 864 880 880 872 "" "" } { 344 488 496 344 "" "" } { 216 496 496 344 "" "" } { 344 496 496 496 "" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1614604894445 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registers8bit.bdf 1 1 " "Using design file registers8bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Registers8bit " "Found entity 1: Registers8bit" {  } { { "registers8bit.bdf" "" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/registers8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614604894482 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614604894482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registers8bit DMEM:inst8\|Registers8bit:inst " "Elaborating entity \"Registers8bit\" for hierarchy \"DMEM:inst8\|Registers8bit:inst\"" {  } { { "dmem.bdf" "inst" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/dmem.bdf" { { 552 2776 3048 680 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614604894482 ""}
{ "Warning" "WSGN_SEARCH_FILE" "8widwidebusmux.bdf 1 1 " "Using design file 8widwidebusmux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8WidWideBusMux " "Found entity 1: 8WidWideBusMux" {  } { { "8widwidebusmux.bdf" "" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/8widwidebusmux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614604894500 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614604894500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8WidWideBusMux DMEM:inst8\|8WidWideBusMux:inst21 " "Elaborating entity \"8WidWideBusMux\" for hierarchy \"DMEM:inst8\|8WidWideBusMux:inst21\"" {  } { { "dmem.bdf" "inst21" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/dmem.bdf" { { 584 1728 1912 680 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614604894500 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pong_data.v 1 1 " "Using design file pong_data.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PONG_Data " "Found entity 1: PONG_Data" {  } { { "pong_data.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/pong_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614604894515 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614604894515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PONG_Data DMEM:inst8\|PONG_Data:inst5 " "Elaborating entity \"PONG_Data\" for hierarchy \"DMEM:inst8\|PONG_Data:inst5\"" {  } { { "dmem.bdf" "inst5" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/dmem.bdf" { { 1696 1216 1352 2000 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614604894515 ""}
{ "Warning" "WSGN_SEARCH_FILE" "opcode_decoder.v 1 1 " "Using design file opcode_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Opcode_Decoder " "Found entity 1: Opcode_Decoder" {  } { { "opcode_decoder.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/opcode_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614604894579 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614604894579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Opcode_Decoder Opcode_Decoder:inst1 " "Elaborating entity \"Opcode_Decoder\" for hierarchy \"Opcode_Decoder:inst1\"" {  } { { "i281_CPU.bdf" "inst1" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 32 1984 2224 480 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614604894579 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_4to16decoderwithenable.v 1 1 " "Using design file _4to16decoderwithenable.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _4to16DecoderWithEnable " "Found entity 1: _4to16DecoderWithEnable" {  } { { "_4to16decoderwithenable.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_4to16decoderwithenable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614604894592 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614604894592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_4to16DecoderWithEnable Opcode_Decoder:inst1\|_4to16DecoderWithEnable:decoderOut " "Elaborating entity \"_4to16DecoderWithEnable\" for hierarchy \"Opcode_Decoder:inst1\|_4to16DecoderWithEnable:decoderOut\"" {  } { { "opcode_decoder.v" "decoderOut" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/opcode_decoder.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614604894592 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_3to8decoderwithenable.v 1 1 " "Using design file _3to8decoderwithenable.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _3to8DecoderWithEnable " "Found entity 1: _3to8DecoderWithEnable" {  } { { "_3to8decoderwithenable.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_3to8decoderwithenable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614604894605 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614604894605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_3to8DecoderWithEnable Opcode_Decoder:inst1\|_4to16DecoderWithEnable:decoderOut\|_3to8DecoderWithEnable:firstDecoder " "Elaborating entity \"_3to8DecoderWithEnable\" for hierarchy \"Opcode_Decoder:inst1\|_4to16DecoderWithEnable:decoderOut\|_3to8DecoderWithEnable:firstDecoder\"" {  } { { "_4to16decoderwithenable.v" "firstDecoder" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_4to16decoderwithenable.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614604894605 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_1to2decoderwithenable.v 1 1 " "Using design file _1to2decoderwithenable.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _1to2DecoderWithEnable " "Found entity 1: _1to2DecoderWithEnable" {  } { { "_1to2decoderwithenable.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_1to2decoderwithenable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614604894620 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614604894620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_1to2DecoderWithEnable Opcode_Decoder:inst1\|_1to2DecoderWithEnable:ShiftDecoder " "Elaborating entity \"_1to2DecoderWithEnable\" for hierarchy \"Opcode_Decoder:inst1\|_1to2DecoderWithEnable:ShiftDecoder\"" {  } { { "opcode_decoder.v" "ShiftDecoder" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/opcode_decoder.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614604894620 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_6widebusmux.v 1 1 " "Using design file _6widebusmux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _6WideBusMux " "Found entity 1: _6WideBusMux" {  } { { "_6widebusmux.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_6widebusmux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614604894635 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614604894635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_6WideBusMux _6WideBusMux:Program_Counter_Multiplexer " "Elaborating entity \"_6WideBusMux\" for hierarchy \"_6WideBusMux:Program_Counter_Multiplexer\"" {  } { { "i281_CPU.bdf" "Program_Counter_Multiplexer" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 1488 2432 2640 1584 "Program_Counter_Multiplexer" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614604894635 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_6bitadder.v 1 1 " "Using design file _6bitadder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _6BitAdder " "Found entity 1: _6BitAdder" {  } { { "_6bitadder.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_6bitadder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614604894661 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614604894661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_6bitAdder _6bitAdder:Program_Counter_Increment_By_1 " "Elaborating entity \"_6bitAdder\" for hierarchy \"_6bitAdder:Program_Counter_Increment_By_1\"" {  } { { "i281_CPU.bdf" "Program_Counter_Increment_By_1" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 1424 1592 1872 1520 "Program_Counter_Increment_By_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614604894661 ""}
{ "Warning" "WSGN_SEARCH_FILE" "video_card.v 1 1 " "Using design file video_card.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Video_Card " "Found entity 1: Video_Card" {  } { { "video_card.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/video_card.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614604894678 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614604894678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_Card Video_Card:inst7 " "Elaborating entity \"Video_Card\" for hierarchy \"Video_Card:inst7\"" {  } { { "i281_CPU.bdf" "inst7" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 784 4160 4448 1080 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614604894678 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_4widebusmux.v 1 1 " "Using design file _4widebusmux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _4WideBusMux " "Found entity 1: _4WideBusMux" {  } { { "_4widebusmux.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_4widebusmux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614604894704 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614604894704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_4WideBusMux Video_Card:inst7\|_4WideBusMux:BusMux0 " "Elaborating entity \"_4WideBusMux\" for hierarchy \"Video_Card:inst7\|_4WideBusMux:BusMux0\"" {  } { { "video_card.v" "BusMux0" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/video_card.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614604894705 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_decoder_busout.v 1 1 " "Using design file seven_seg_decoder_busout.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder_BUSOUT " "Found entity 1: seven_seg_decoder_BUSOUT" {  } { { "seven_seg_decoder_busout.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/seven_seg_decoder_busout.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614604894719 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614604894719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder_BUSOUT Video_Card:inst7\|seven_seg_decoder_BUSOUT:sevenBUSOUT0 " "Elaborating entity \"seven_seg_decoder_BUSOUT\" for hierarchy \"Video_Card:inst7\|seven_seg_decoder_BUSOUT:sevenBUSOUT0\"" {  } { { "video_card.v" "sevenBUSOUT0" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/video_card.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614604894719 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_7widebusmux.v 1 1 " "Using design file _7widebusmux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _7WideBusMux " "Found entity 1: _7WideBusMux" {  } { { "_7widebusmux.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_7widebusmux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614604894734 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614604894734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_7WideBusMux Video_Card:inst7\|_7WideBusMux:SevenWideBus0 " "Elaborating entity \"_7WideBusMux\" for hierarchy \"Video_Card:inst7\|_7WideBusMux:SevenWideBus0\"" {  } { { "video_card.v" "SevenWideBus0" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/video_card.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614604894734 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Block3:inst12\|inst3~0 " "Found clock multiplexer Block3:inst12\|inst3~0" {  } { { "block3.bdf" "" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/block3.bdf" { { 256 840 904 304 "inst3" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1614604896909 "|i281_CPU|Block3:inst12|inst3~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Block3:inst151\|inst3~0 " "Found clock multiplexer Block3:inst151\|inst3~0" {  } { { "block3.bdf" "" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/block3.bdf" { { 256 840 904 304 "inst3" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1614604896909 "|i281_CPU|Block3:inst151|inst3~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Block3:inst10\|inst3~0 " "Found clock multiplexer Block3:inst10\|inst3~0" {  } { { "block3.bdf" "" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/block3.bdf" { { 256 840 904 304 "inst3" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1614604896909 "|i281_CPU|Block3:inst10|inst3~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1614604896909 ""}
