<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 56</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:11px;font-family:Times;color:#000000;}
	.ft05{font-size:8px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page56-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce056.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">1-4&#160;Vol. 3A</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">ABOUT THIS MANUAL</p>
<p style="position:absolute;top:100px;left:68px;white-space:nowrap" class="ft07"><b>Chapter&#160;1</b>&#160;<b>‚Äî About This Manual.</b>&#160;Gives an overview&#160;of all&#160;eight volume<a href="˛ˇ">s of the&#160;<i>Intel¬Æ 64&#160;and&#160;IA-32&#160;Architectures&#160;<br/>Software Developer‚Äôs Manual</i>.&#160;</a>It also describes the notational conventions in these&#160;manuals and lists related Intel&#160;<br/>manuals and&#160;documentation of interest to&#160;programmers&#160;and hardware designers.<br/><b>Chapter&#160;2&#160;‚Äî&#160;System&#160;Architecture&#160;Overview.&#160;</b>Describes&#160;the&#160;modes&#160;of operation used&#160;by Intel&#160;64&#160;and&#160;IA-32&#160;<br/>processors&#160;and the&#160;mechanisms provided&#160;by&#160;the&#160;architectures&#160;to support operating&#160;systems and&#160;executives,&#160;<br/>including&#160;the&#160;system-oriented registers&#160;and data structures&#160;and the&#160;system-oriented&#160;instructions. The&#160;steps neces-<br/>sary for switching between real-address&#160;and&#160;protected modes are&#160;also identified.<br/><b>Chapter 3 ‚Äî&#160;Protected-Mode Memory Management.</b>&#160;Describes&#160;the&#160;data&#160;structures, registers,&#160;and instructions&#160;<br/>that support segmentation&#160;and&#160;paging. The chapter explains&#160;how&#160;they&#160;can&#160;be&#160;used&#160;to implement&#160;a ‚Äúflat‚Äù&#160;(unseg-<br/>mented) memory model&#160;or a&#160;segmented memory model.<br/><b>Chapter&#160;4&#160;‚Äî&#160;Paging.</b>&#160;Describes&#160;the&#160;paging&#160;modes&#160;supported&#160;by&#160;Intel 64&#160;and&#160;IA-32&#160;processors.<br/><b>Chapter 5 ‚Äî Protection.</b>&#160;Describes&#160;the support&#160;for page and segment&#160;protection&#160;provided in&#160;the Intel 64 and IA-<br/>32 architectures.&#160;This chapter also&#160;explains&#160;the implementation of privilege&#160;rules,&#160;stack&#160;switching, pointer valida-<br/>tion, user&#160;and supervisor&#160;modes.<br/><b>Chapter 6 ‚Äî&#160;Interrupt&#160;and Exception&#160;Handling.</b>&#160;Describes&#160;the basic&#160;interrupt&#160;mechanisms defined&#160;in the Intel&#160;<br/>64&#160;and&#160;IA-32&#160;architectures, shows how interrupts&#160;and&#160;exceptions relate&#160;to protection,&#160;and describes&#160;how the&#160;archi-<br/>tecture handles each&#160;exception type.&#160;Reference information&#160;for each&#160;exception is&#160;given in this&#160;chapter.&#160;Includes&#160;<br/>programming the&#160;LINT0 and LINT1&#160;inputs and&#160;gives an&#160;example&#160;of how&#160;to program the&#160;LINT0 and&#160;LINT1 pins for&#160;<br/>specific interrupt vectors.<br/><b>Chapter 7 ‚Äî Task Management.</b>&#160;Describes mechanisms the&#160;Intel&#160;64&#160;and&#160;IA-32&#160;architectures provide to&#160;support&#160;<br/>multitasking and inter-task&#160;protection.<br/><b>Chapter 8 ‚Äî&#160;Multiple-Processor Management.</b>&#160;Describes the&#160;instructions&#160;and flags&#160;that support multiple&#160;<br/>processors with&#160;shared&#160;memory, memory&#160;ordering, and Intel</p>
<p style="position:absolute;top:513px;left:476px;white-space:nowrap" class="ft05">¬Æ</p>
<p style="position:absolute;top:516px;left:487px;white-space:nowrap" class="ft03">&#160;Hyper-Threading&#160;Technology. Includes MP initializa-</p>
<p style="position:absolute;top:532px;left:68px;white-space:nowrap" class="ft08">tion for P6&#160;family processors&#160;and&#160;gives an example&#160;of how&#160;to&#160;use the&#160;MP protocol to&#160;boot P6 family processors in&#160;<br/>an MP system.<br/><b>Chapter 9 ‚Äî&#160;Processor Management and Initialization.</b>&#160;Defines&#160;the state of an&#160;Intel 64&#160;or&#160;IA-32&#160;processor&#160;<br/>after reset initialization.&#160;This&#160;chapter also explains&#160;how&#160;to&#160;set&#160;up&#160;an&#160;Intel 64&#160;or&#160;IA-32 processor for&#160;real-address&#160;<br/>mode operation and&#160;protected- mode operation,&#160;and how to&#160;switch&#160;between&#160;modes.<br/><b>Chapter 10&#160;‚Äî Advanced&#160;Programmable Interrupt Controller (APIC).</b>&#160;Describes the&#160;programming&#160;interface&#160;<br/>to the local APIC and gives an&#160;overview of the interface&#160;between&#160;the local APIC and the&#160;I/O&#160;APIC. Includes&#160;APIC bus&#160;<br/>message&#160;formats and describes the message&#160;formats for messages transmitted on the APIC bus for&#160;P6 family and&#160;<br/>Pentium processors.<br/><b>Chapter&#160;11&#160;‚Äî Memory&#160;Cache&#160;Control.</b>&#160;Describes&#160;the&#160;general concept of&#160;caching and the&#160;caching mechanisms&#160;<br/>supported&#160;by the&#160;Intel&#160;64&#160;or IA-32&#160;architectures. This&#160;chapter&#160;also describes&#160;the&#160;memory&#160;type&#160;range&#160;registers&#160;<br/>(MTRRs) and&#160;how they can&#160;be used&#160;to&#160;map&#160;memory&#160;types&#160;of&#160;physical&#160;memory. Information on using&#160;the new cache&#160;<br/>control and&#160;memory streaming instructions introduced&#160;with the&#160;Pentium&#160;III,&#160;Pentium 4, and Intel&#160;Xeon processors&#160;<br/>is also&#160;given.<br/><b>Chapter&#160;12 ‚Äî Intel</b></p>
<p style="position:absolute;top:791px;left:207px;white-space:nowrap" class="ft05">¬Æ</p>
<p style="position:absolute;top:793px;left:218px;white-space:nowrap" class="ft02"><b>&#160;MMX‚Ñ¢ Technology System Programming.</b>&#160;Describes&#160;those aspects of the Intel</p>
<p style="position:absolute;top:791px;left:773px;white-space:nowrap" class="ft05">¬Æ</p>
<p style="position:absolute;top:793px;left:784px;white-space:nowrap" class="ft03">&#160;MMX‚Ñ¢&#160;</p>
<p style="position:absolute;top:810px;left:68px;white-space:nowrap" class="ft07">technology&#160;that must be handled and&#160;considered&#160;at the&#160;system programming&#160;level, including:&#160;task switching,&#160;<br/>exception handling, and compatibility with existing system&#160;environments.<br/><b>Chapter 13 ‚Äî System Programming&#160;For Instruction&#160;Set Extensions And&#160;Processor Extended States.</b>&#160;<br/>Describes the&#160;operating system requirements&#160;to&#160;support SSE/SSE2/SSE3/SSSE3/SSE4 extensions,&#160;including task&#160;<br/>switching, exception handling, and&#160;compatibility with existing system environments. The latter part of this chapter&#160;<br/>describes&#160;the&#160;extensible framework of operating&#160;system&#160;requirements&#160;to support processor extended&#160;states.&#160;<br/>Processor extended&#160;state&#160;may be required&#160;by&#160;instruction set&#160;extensions beyond&#160;those of&#160;<br/>SSE/SSE2/SSE3/SSSE3/SSE4&#160;extensions.<br/><b>Chapter 14&#160;‚Äî Power and Thermal Management</b>. Describes&#160;facilities&#160;of&#160;Intel 64&#160;and IA-32&#160;architecture used for&#160;<br/>power&#160;management and thermal monitoring.<br/><b>Chapter 15 ‚Äî Machine-Check Architecture.</b>&#160;Describes the&#160;machine-check architecture&#160;and machine-check&#160;<br/>exception mechanism&#160;found in the Pentium 4, Intel Xeon, and P6 family&#160;processors. Additionally, a signaling mech-<br/>anism for software&#160;to&#160;respond to hardware corrected&#160;machine&#160;check error&#160;is covered.</p>
</div>
</body>
</html>
