{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1738932865379 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738932865382 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb  7 15:54:25 2025 " "Processing started: Fri Feb  7 15:54:25 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738932865382 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738932865382 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738932865382 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1738932866951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738932880678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738932880678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/adder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738932880680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738932880680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipes.v 4 4 " "Found 4 design units, including 4 entities, in source file pipes.v" { { "Info" "ISGN_ENTITY_NAME" "1 IFID " "Found entity 1: IFID" {  } { { "Pipes.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/Pipes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738932880691 ""} { "Info" "ISGN_ENTITY_NAME" "2 IDISS " "Found entity 2: IDISS" {  } { { "Pipes.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/Pipes.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738932880691 ""} { "Info" "ISGN_ENTITY_NAME" "3 EXMEM " "Found entity 3: EXMEM" {  } { { "Pipes.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/Pipes.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738932880691 ""} { "Info" "ISGN_ENTITY_NAME" "4 MEMWB " "Found entity 4: MEMWB" {  } { { "Pipes.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/Pipes.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738932880691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738932880691 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "dataMemory.v " "Can't analyze file -- file dataMemory.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1738932880696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.v 2 2 " "Found 2 design units, including 2 entities, in source file mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/mux2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738932880697 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4x1 " "Found entity 2: mux4x1" {  } { { "mux2x1.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/mux2x1.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738932880697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738932880697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextender.v 1 1 " "Found 1 design units, including 1 entities, in source file signextender.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtender " "Found entity 1: SignExtender" {  } { { "SignExtender.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/SignExtender.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738932880699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738932880699 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "registerFile.v(24) " "Verilog HDL information at registerFile.v(24): always construct contains both blocking and non-blocking assignments" {  } { { "registerFile.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/registerFile.v" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1738932880702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/registerFile.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738932880702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738932880702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/controlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738932880704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738932880704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738932880706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738932880706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemory.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/instructionMemory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738932880707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738932880707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 programCounter " "Found entity 1: programCounter" {  } { { "programCounter.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/programCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738932880709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738932880709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rob.v 1 1 " "Found 1 design units, including 1 entities, in source file rob.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROB " "Found entity 1: ROB" {  } { { "ROB.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/ROB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738932880711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738932880711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rat.v 1 1 " "Found 1 design units, including 1 entities, in source file rat.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAT " "Found entity 1: RAT" {  } { { "RAT.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/RAT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738932880713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738932880713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reservation_station.v 1 1 " "Found 1 design units, including 1 entities, in source file reservation_station.v" { { "Info" "ISGN_ENTITY_NAME" "1 reservation_station " "Found entity 1: reservation_station" {  } { { "reservation_station.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/reservation_station.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738932880715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738932880715 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "InstructionQueue.v(27) " "Verilog HDL information at InstructionQueue.v(27): always construct contains both blocking and non-blocking assignments" {  } { { "InstructionQueue.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/InstructionQueue.v" 27 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1738932880716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionqueue.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionqueue.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionQueue " "Found entity 1: InstructionQueue" {  } { { "InstructionQueue.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/InstructionQueue.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738932880716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738932880716 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc processor.v(1) " "Verilog HDL Declaration information at processor.v(1): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "processor.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1738932880718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738932880719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738932880719 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "whateverthefuck processor.v(22) " "Verilog HDL Implicit Net warning at processor.v(22): created implicit net for \"whateverthefuck\"" {  } { { "processor.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738932880719 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1738932880902 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "whateverthefuck processor.v(22) " "Verilog HDL or VHDL warning at processor.v(22): object \"whateverthefuck\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1738932880928 "|testbench|processor:uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 processor.v(22) " "Verilog HDL assignment warning at processor.v(22): truncated value with size 32 to match size of target (1)" {  } { { "processor.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738932880928 "|testbench|processor:uut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:PCAdder " "Elaborating entity \"adder\" for hierarchy \"adder:PCAdder\"" {  } { { "processor.v" "PCAdder" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738932880930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programCounter programCounter:pc " "Elaborating entity \"programCounter\" for hierarchy \"programCounter:pc\"" {  } { { "processor.v" "pc" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738932880944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory instructionMemory:IM " "Elaborating entity \"instructionMemory\" for hierarchy \"instructionMemory:IM\"" {  } { { "processor.v" "IM" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738932880962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instructionMemory:IM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"instructionMemory:IM\|altsyncram:altsyncram_component\"" {  } { { "instructionMemory.v" "altsyncram_component" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738932881080 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instructionMemory:IM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"instructionMemory:IM\|altsyncram:altsyncram_component\"" {  } { { "instructionMemory.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738932881093 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instructionMemory:IM\|altsyncram:altsyncram_component " "Instantiated megafunction \"instructionMemory:IM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738932881093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738932881093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738932881093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file instructionMemoryInitializationFile.mif " "Parameter \"init_file\" = \"instructionMemoryInitializationFile.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738932881093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738932881093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738932881093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738932881093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738932881093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738932881093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738932881093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738932881093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738932881093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738932881093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738932881093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738932881093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738932881093 ""}  } { { "instructionMemory.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1738932881093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_11g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_11g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_11g1 " "Found entity 1: altsyncram_11g1" {  } { { "db/altsyncram_11g1.tdf" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738932881179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738932881179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_11g1 instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated " "Elaborating entity \"altsyncram_11g1\" for hierarchy \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738932881180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionQueue InstructionQueue:IQ " "Elaborating entity \"InstructionQueue\" for hierarchy \"InstructionQueue:IQ\"" {  } { { "processor.v" "IQ" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738932881197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:cu " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:cu\"" {  } { { "processor.v" "cu" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738932881212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 mux2x1:immMux " "Elaborating entity \"mux2x1\" for hierarchy \"mux2x1:immMux\"" {  } { { "processor.v" "immMux" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738932881225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtender SignExtender:se " "Elaborating entity \"SignExtender\" for hierarchy \"SignExtender:se\"" {  } { { "processor.v" "se" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738932881238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROB ROB:rob " "Elaborating entity \"ROB\" for hierarchy \"ROB:rob\"" {  } { { "processor.v" "rob" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738932881250 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ROB.v(43) " "Verilog HDL assignment warning at ROB.v(43): truncated value with size 32 to match size of target (5)" {  } { { "ROB.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/ROB.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738932881260 "|processor|ROB:rob"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ROB.v(63) " "Verilog HDL assignment warning at ROB.v(63): truncated value with size 32 to match size of target (5)" {  } { { "ROB.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/ROB.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738932881270 "|processor|ROB:rob"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ROB.v(67) " "Verilog HDL assignment warning at ROB.v(67): truncated value with size 32 to match size of target (5)" {  } { { "ROB.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/ROB.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738932881270 "|processor|ROB:rob"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAT RAT:rat " "Elaborating entity \"RAT\" for hierarchy \"RAT:rat\"" {  } { { "processor.v" "rat" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738932881484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:rf " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:rf\"" {  } { { "processor.v" "rf" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738932881502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 mux2x1:immVal " "Elaborating entity \"mux2x1\" for hierarchy \"mux2x1:immVal\"" {  } { { "processor.v" "immVal" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738932881525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reservation_station reservation_station:rsarithmetic " "Elaborating entity \"reservation_station\" for hierarchy \"reservation_station:rsarithmetic\"" {  } { { "processor.v" "rsarithmetic" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738932881538 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 reservation_station.v(122) " "Verilog HDL assignment warning at reservation_station.v(122): truncated value with size 32 to match size of target (2)" {  } { { "reservation_station.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/reservation_station.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738932881577 "|testbench|processor:uut|reservation_station:rsarithmetic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu1\"" {  } { { "processor.v" "alu1" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738932881578 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[0\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_11g1.tdf" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 21 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738932881989 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[1\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_11g1.tdf" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 21 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738932881989 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[2\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_11g1.tdf" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 21 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738932881989 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[3\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_11g1.tdf" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 21 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738932881989 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[4\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_11g1.tdf" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 21 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738932881989 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[5\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_11g1.tdf" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 21 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738932881989 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[6\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_11g1.tdf" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 21 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738932881989 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[7\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_11g1.tdf" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 21 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738932881989 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[8\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_11g1.tdf" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf" 203 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 21 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738932881989 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[9\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_11g1.tdf" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf" 224 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 21 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738932881989 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[10\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_11g1.tdf" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf" 245 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 21 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738932881989 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[11\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_11g1.tdf" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 21 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738932881989 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[12\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_11g1.tdf" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 21 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738932881989 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[13\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_11g1.tdf" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf" 308 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 21 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738932881989 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[14\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_11g1.tdf" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf" 329 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 21 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738932881989 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[15\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_11g1.tdf" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 21 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738932881989 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[16\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_11g1.tdf" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf" 371 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 21 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738932881989 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[17\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_11g1.tdf" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf" 392 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 21 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738932881989 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[18\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_11g1.tdf" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 21 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738932881989 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[19\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_11g1.tdf" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 21 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738932881989 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[20\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_11g1.tdf" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf" 455 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 21 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738932881989 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[21\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_11g1.tdf" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf" 476 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 21 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738932881989 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[22\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_11g1.tdf" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf" 497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 21 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738932881989 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[23\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_11g1.tdf" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 21 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738932881989 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[24\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_11g1.tdf" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf" 539 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 21 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738932881989 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[25\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_11g1.tdf" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf" 560 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 21 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738932881989 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[26\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_11g1.tdf" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf" 581 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 21 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738932881989 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[27\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_11g1.tdf" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf" 602 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 21 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738932881989 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[28\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_11g1.tdf" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 21 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738932881989 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[29\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_11g1.tdf" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf" 644 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 21 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738932881989 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[30\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_11g1.tdf" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf" 665 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 21 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738932881989 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[31\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_11g1.tdf" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf" 686 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 21 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738932881989 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1738932881989 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1738932881989 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1738932882399 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/output_files/processor.map.smsg " "Generated suppressed messages file C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/output_files/processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738932882735 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1738932882871 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738932882871 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1738932882965 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1738932882965 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1738932882965 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1738932882965 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4812 " "Peak virtual memory: 4812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738932882982 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb  7 15:54:42 2025 " "Processing ended: Fri Feb  7 15:54:42 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738932882982 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738932882982 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738932882982 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1738932882982 ""}
