Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date             : Thu Apr 18 19:41:09 2019
| Host             : bluewater02 running 64-bit CentOS Linux release 7.5.1804 (Core)
| Command          : report_power -file chardisp_v1_0_power_routed.rpt -pb chardisp_v1_0_power_summary_routed.pb -rpx chardisp_v1_0_power_routed.rpx
| Design           : chardisp_v1_0
| Device           : xc7a200tsbg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 32.043 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 30.366                           |
| Device Static (W)        | 1.677                            |
| Effective TJA (C/W)      | 3.3                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     0.229 |      185 |       --- |             --- |
|   LUT as Logic |     0.205 |       81 |    133800 |            0.06 |
|   BUFG         |     0.012 |        2 |        32 |            6.25 |
|   Register     |     0.011 |       64 |    267600 |            0.02 |
|   CARRY4       |     0.001 |        3 |     33450 |           <0.01 |
|   Others       |     0.000 |       18 |       --- |             --- |
| Signals        |     2.738 |      215 |       --- |             --- |
| Block RAM      |     0.851 |      3.5 |       365 |            0.96 |
| MMCM           |     1.784 |        1 |        10 |           10.00 |
| I/O            |    24.766 |       93 |       285 |           32.63 |
| Static Power   |     1.677 |          |           |                 |
| Total          |    32.043 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     5.136 |       3.925 |      1.211 |
| Vccaux    |       1.800 |     3.198 |       2.992 |      0.206 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |    11.666 |      11.661 |      0.005 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.116 |       0.066 |      0.049 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 3.3                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------+-----------+
| Name                                             | Power (W) |
+--------------------------------------------------+-----------+
| chardisp_v1_0                                    |    30.366 |
|   chardisp_v1_0_S00_AXI_inst                     |     5.380 |
|     chardisp                                     |     5.310 |
|       CGROM                                      |     0.079 |
|         U0                                       |     0.079 |
|           inst_blk_mem_gen                       |     0.079 |
|             gnbram.gnativebmg.native_blk_mem_gen |     0.079 |
|               valid.cstr                         |     0.079 |
|                 ramloop[0].ram.r                 |     0.079 |
|                   prim_init.ram                  |     0.079 |
|       VRAM                                       |     3.065 |
|         U0                                       |     3.065 |
|           inst_blk_mem_gen                       |     3.065 |
|             gnbram.gnativebmg.native_blk_mem_gen |     3.065 |
|               valid.cstr                         |     3.065 |
|                 ramloop[0].ram.r                 |     1.030 |
|                   prim_noinit.ram                |     1.030 |
|                 ramloop[1].ram.r                 |     1.020 |
|                   prim_noinit.ram                |     1.020 |
|                 ramloop[2].ram.r                 |     1.016 |
|                   prim_noinit.ram                |     1.016 |
|       syncgen                                    |     2.085 |
|         pckgen                                   |     1.807 |
+--------------------------------------------------+-----------+


