module wideexpr_00313(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = $signed(5'sb01101);
  assign y1 = s1;
  assign y2 = ({4{({$signed($signed((u4)>>>(6'sb001110))),{(({$signed(u6),(s6)&(2'sb00),(3'sb111)<<<(s3),(6'sb001000)^(s4)})>=({2{~&(s0)}}))<<<($signed($signed((ctrl[5]?6'b000011:s4)))),(4'sb1010)^(5'b01110),(+(6'sb101101))!=(s2)},+((s5)>>((((s6)+(s6))|(6'sb110100))+(-((s0)<<<(s7)))))})|({2{(s5)>>(((4'sb1100)<<<(4'b0010))<<<((3'b000)<=(({1{5'sb01011}})>>>((s4)<<(s0)))))}})}})>>>(s3);
  assign y3 = ((4'sb1010)<<<({1{($signed({1{u6}}))-(6'sb110101)}}))^~(1'sb1);
  assign y4 = (1'sb0)>=($signed(1'sb1));
  assign y5 = 4'sb1111;
  assign y6 = ($signed((5'b10010)^~($unsigned($signed(^(3'b110))))))>((ctrl[5]?((+({({$signed(5'sb00111),(3'b010)<<(s1)})==({3{(3'sb010)-(s2)}}),+((ctrl[2]?(5'sb11101)<<<(5'b10001):+(2'sb00))),(s2)^~(($signed(2'sb01))<<<((u5)<(6'sb111100)))}))>>((s1)!=(({((2'sb01)!=(3'sb100))^~({s2,s2}),u5,5'b00010})>>((u4)<<((ctrl[7]?s2:(ctrl[6]?3'sb010:3'sb001)))))))^~(-((ctrl[4]?({(ctrl[0]?+(5'b10000):$signed(u0))})>>>(s6):2'b11))):s2));
  assign y7 = s6;
endmodule
