Received: from mail-pf1-f202.google.com (mail-pf1-f202.google.com [209.85.210.202])
	(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id C0B0F370D54
	for <virtualization@lists.linux.dev>; Wed, 20 May 2026 17:59:56 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.202
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1779299998; cv=none; b=HfwjkbKAJqQhTxyc6HAcEQ2668HZv/bdt0kQktu5CpkIl4Dv/6c3fqGNChaVqWeHcd8bMU3zUV6VYsZISEMPn44EnCe0bXPIT/PH44IEc0ne5eFMkFZgyCSlnP3wPizKHX04H9VXpkC94qYpuhRPZOlbqLs4oUx/JE6YE1QAfKc=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1779299998; c=relaxed/simple;
	bh=dO19ZIhQCWsYMmrxTaUpUGG1PvauafKv/vB6jcGBVQM=;
	h=Date:In-Reply-To:Mime-Version:References:Message-ID:Subject:From:
	 To:Cc:Content-Type; b=cpCRRWL+duYyFQtHcqeIT/gZDIOUpq3D7YA4JUYlJ1XC+ANURFSDc9pTdkZVfJgAqIWVnJTr+kr27sw30rbZ3ZyyZzEi1Dqyr9N1XI9ogVdUJC0rczuf8aUaFfZB+7iKMStaFm5rBCXvZCunVTfToj4+BxYoesCZ/J1ra40uyn8=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=google.com; spf=pass smtp.mailfrom=flex--seanjc.bounces.google.com; dkim=pass (2048-bit key) header.d=google.com header.i=@google.com header.b=ObNFkJKz; arc=none smtp.client-ip=209.85.210.202
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=google.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=flex--seanjc.bounces.google.com
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=google.com header.i=@google.com header.b="ObNFkJKz"
Received: by mail-pf1-f202.google.com with SMTP id d2e1a72fcca58-82fa2165c3eso3261404b3a.0
        for <virtualization@lists.linux.dev>; Wed, 20 May 2026 10:59:56 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=google.com; s=20251104; t=1779299996; x=1779904796; darn=lists.linux.dev;
        h=content-transfer-encoding:cc:to:from:subject:message-id:references
         :mime-version:in-reply-to:date:from:to:cc:subject:date:message-id
         :reply-to;
        bh=CN4Zn2M2jJcMvhiuUJl3O5eQtI7RDh/+btUc2M7YWms=;
        b=ObNFkJKzxl+p5w8JjfAma11RRfPiGSl73tirNenjEWR9H1N2fH6qkCIsS/MX62CAEG
         A6qtDeNF8dQUzyquCDnTrYnHfEGjSx9tPAyIo+qJTVoR0kyHoVjN/imMmYx0fEfMJbzd
         TlVN4JxUGXgjalzvlWFOywrR5mj/g2mz15+UN7seq2QwrLPgL8E6XFp/LigqOnt6bH7o
         roABKuFBao91c0QQQu+JiWUExjZ07248uBu9F49iPhYvDFQBFAkuxAR71y+g9fTFVbq7
         RjMcNo74b6RUdm9acHs1jLHxwMn4sUFn/3fkemH5OVfUzswHbsL8VzhVWqwOTY/ukm2o
         TljA==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20251104; t=1779299996; x=1779904796;
        h=content-transfer-encoding:cc:to:from:subject:message-id:references
         :mime-version:in-reply-to:date:x-gm-message-state:from:to:cc:subject
         :date:message-id:reply-to;
        bh=CN4Zn2M2jJcMvhiuUJl3O5eQtI7RDh/+btUc2M7YWms=;
        b=kTJKX38wWfTcXFd1pw7Ovu/9bdXXlFkO2ZhXdc+Nt5s1A4lyvqASXZilmmQt8AR5hd
         k6T7nNAW6Y7t2gFCDMInoQ8+1pIkkFINobCevJgji9mMqnOmaNiKE/ewS8ztXqAU4ubM
         1Uxj94WPVmd4YTqpAEBBnU6BZFeCFzAwBNKtoBi7M0I/CP/EKzTvyeK0Qli5f2YbM6GZ
         9rA36w5lIICTv29puM/DbH0ymOcKYqGafzfOUGgtWFfP6mAaoUK6s82LM3xXZc7y1d97
         p74Ru3m6JfwwMUmiianPdYPRkdXHzolRhfoHyC5lPO7F+JFUSds2mk0C5HJYXs98znet
         YPYQ==
X-Forwarded-Encrypted: i=1; AFNElJ93DtO/nCZWZvgYDH8+8SUnTxynyJNV6flTj6Xo28eg5w7+FvRSU9V0yB1YEXpGPKbuFDsn6o1tly7fNCMbtw==@lists.linux.dev
X-Gm-Message-State: AOJu0Yw4QlDKCsNXEGlsgLjZmQkewLEh0Nl16pRRqp+zGsP9meVClCcS
	MalYcmV4FccIdo8bob0OSxeho2sa29SWUDcYyDjB/91k0P5mD/ssAQajNRVigG6F+oyumGLw2N7
	q2t/4xw==
X-Received: from pfblu4.prod.google.com ([2002:a05:6a00:7484:b0:83a:58c1:f5e2])
 (user=seanjc job=prod-delivery.src-stubby-dispatcher) by 2002:a05:6a00:2449:b0:835:405a:7e72
 with SMTP id d2e1a72fcca58-83f33c24d1cmr24352155b3a.11.1779299995865; Wed, 20
 May 2026 10:59:55 -0700 (PDT)
Date: Wed, 20 May 2026 10:59:55 -0700
In-Reply-To: <7260682b21c28d1299e58400b9a2f4b8d23bd434.camel@infradead.org>
Precedence: bulk
X-Mailing-List: virtualization@lists.linux.dev
List-Id: <virtualization.lists.linux.dev>
List-Subscribe: <mailto:virtualization+subscribe@lists.linux.dev>
List-Unsubscribe: <mailto:virtualization+unsubscribe@lists.linux.dev>
Mime-Version: 1.0
References: <20260515191942.1892718-1-seanjc@google.com> <7260682b21c28d1299e58400b9a2f4b8d23bd434.camel@infradead.org>
Message-ID: <ag32mwLvHpWn2vCt@google.com>
Subject: Re: [PATCH v3 00/41] x86: Try to wrangle PV clocks vs. TSC
From: Sean Christopherson <seanjc@google.com>
To: David Woodhouse <dwmw2@infradead.org>
Cc: Kiryl Shutsemau <kas@kernel.org>, Paolo Bonzini <pbonzini@redhat.com>, 
	"K. Y. Srinivasan" <kys@microsoft.com>, Haiyang Zhang <haiyangz@microsoft.com>, Wei Liu <wei.liu@kernel.org>, 
	Dexuan Cui <decui@microsoft.com>, Long Li <longli@microsoft.com>, 
	Ajay Kaher <ajay.kaher@broadcom.com>, Alexey Makhalov <alexey.makhalov@broadcom.com>, 
	Jan Kiszka <jan.kiszka@siemens.com>, Dave Hansen <dave.hansen@linux.intel.com>, 
	Andy Lutomirski <luto@kernel.org>, Peter Zijlstra <peterz@infradead.org>, Juergen Gross <jgross@suse.com>, 
	Daniel Lezcano <daniel.lezcano@kernel.org>, Thomas Gleixner <tglx@kernel.org>, 
	John Stultz <jstultz@google.com>, Rick Edgecombe <rick.p.edgecombe@intel.com>, 
	Vitaly Kuznetsov <vkuznets@redhat.com>, 
	Broadcom internal kernel review list <bcm-kernel-feedback-list@broadcom.com>, 
	Boris Ostrovsky <boris.ostrovsky@oracle.com>, Stephen Boyd <sboyd@kernel.org>, x86@kernel.org, 
	linux-coco@lists.linux.dev, kvm@vger.kernel.org, linux-hyperv@vger.kernel.org, 
	virtualization@lists.linux.dev, linux-kernel@vger.kernel.org, 
	xen-devel@lists.xenproject.org, Michael Kelley <mhklinux@outlook.com>, 
	Tom Lendacky <thomas.lendacky@amd.com>, Nikunj A Dadhania <nikunj@amd.com>, 
	Thomas Gleixner <tglx@linutronix.de>
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: quoted-printable

On Tue, May 19, 2026, David Woodhouse wrote:
> On Fri, 2026-05-15 at 12:19 -0700, Sean Christopherson wrote:
> > Dave/Thomas/Peter/Boris, what's the going rate for bribes to take somet=
hing
> > like this through the tip tree?
> >=20
> > The bulk of the changes are in kvmclock and TSC, but pretty much every
> > hypervisor's guest-side code gets touched at some point.=C2=A0 I am rea=
onsably
> > confident in the correctness of the KVM changes.=C2=A0 Michael tested H=
yper-V in
> > v2, and while there were conflicts when rebasing, they were largely
> > superficial (and I've just jinxed myself).=C2=A0 For all other hypervis=
ors, assume
> > the code is compile-tested only, but those changes are all quite small =
and
> > straightforward.
> >=20
> > The only changes that are questionable/contentious are the last two pat=
ches,
> > which have KVM-as-a-guest use CPUID 0x16 to get the CPU frequency, even=
 on
> > AMD (that's the dubious part).=C2=A0 I very deliberately put them last,=
 so that
> > they can be dropped at will (I don't care terribly if those patches lan=
d).
> > To merge them, I would want explicit Acks from Paolo and David W.
> >=20
> > So, except for the last two patches, to get the stuff I really care abo=
ut
> > landed, I think/hope it's just the TSC and guest-side CoCo changes that=
 need
> > reviews/acks?
> >=20
> > The primary goal of this series is (or at least was, when I started) to
> > fix flaws with SNP and TDX guests where a PV clock provided by the untr=
usted
> > hypervisor is used instead of the secure/trusted TSC that is controlled=
 by
> > trusted firmware.
> >=20
> > The secondary goal is to draft off of the SNP and TDX changes to slight=
ly
> > modernize running under KVM.=C2=A0 Currently, KVM guests will use TSC f=
or
> > clocksource, but not sched_clock.=C2=A0 And they ignore Intel's CPUID-b=
ased TSC
> > and CPU frequency enumeration, even when using the TSC instead of kvmcl=
ock.
> > And if the host provides the core crystal frequency in CPUID.0x15, then=
 KVM
> > guests can use that for the APIC timer period instead of manually calib=
rating
> > the frequency.
> >=20
> > The tertiary goal is to clean up all of the PV clock code to deduplicat=
e logic
> > across hypervisors, and to hopefully make it all easier to maintain goi=
ng
> > forward.
>=20
> I booted this in qemu with -cpu host,+invtsc,+vmware-cpuid-freq
>=20
> I was expecting to see it eschew the kvmclock and use *only* the TSC.
> Is there even any need for 'tsc-early' given that it's *told* the TSC
> frequency in CPUID? Shouldn't it have detected that the TSC is known
> before init_tsc_clocksource() runs?
>
> And then it even spent some time at boot actually using the kvmclock as
> clocksource... when ideally I don't think it would even have *enabled*
> it at all?

Yeah, that's definitely the ideal state.  And I had all the same expectatio=
ns and
observations as you when digging in and testing this.  But unless this seri=
es
makes things worse, I want punt on achieving the ideal state for the moment=
, as
it's proving to be a big lift just to get to a not-awful state.

> [    0.000000] clocksource: kvm-clock: mask: 0xffffffffffffffff max_cycle=
s: 0x1cd42e4dffb, max_idle_ns: 881590591483 ns
> [    0.000000] tsc: Detected 2400.000 MHz processor
> [    0.008205] TSC deadline timer available
> [    0.008270] clocksource: refined-jiffies: mask: 0xffffffff max_cycles:=
 0xffffffff, max_idle_ns: 1910969940391419 ns
> [    0.159085] clocksource: hpet: mask: 0xffffffff max_cycles: 0xffffffff=
, max_idle_ns: 19112604467 ns
> [    0.164074] clocksource: tsc-early: mask: 0xffffffffffffffff max_cycle=
s: 0x22983777dd9, max_idle_ns: 440795300422 ns
> [    0.229087] clocksource: jiffies: mask: 0xffffffff max_cycles: 0xfffff=
fff, max_idle_ns: 1911260446275000 ns
> [    0.337095] clocksource: Switched to clocksource kvm-clock
> [    0.345246] clocksource: acpi_pm: mask: 0xffffff max_cycles: 0xffffff,=
 max_idle_ns: 2085701024 ns
> [    0.356201] clocksource: tsc: mask: 0xffffffffffffffff max_cycles: 0x2=
2983777dd9, max_idle_ns: 440795300422 ns
> [    0.360560] clocksource: Switched to clocksource tsc
>=20


