Protel Design System Design Rule Check
PCB File : C:\Users\Public\Documents\Altium\ESP32 with USBC\ESP32 with USBC PCB V1I1.PcbDoc
Date     : 2025-04-22
Time     : 5:28:59 PM

Processing Rule : Clearance Constraint (Gap=6mil) (WithinRoom('FTDI') or WithinRoom('USBC2') or WithinRoom('USBC1')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=8mil) (InDifferentialPairClass('DIFF90')),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=100mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Routing Topology Rule(Topology=Shortest) (All)
Rule Violations :0

Processing Rule : Routing Layers(All)
Rule Violations :0

Processing Rule : Routing Via (MinHoleWidth=12mil) (MaxHoleWidth=12mil) (PreferredHoleWidth=12mil) (MinWidth=24mil) (MaxWidth=24mil) (PreferedWidth=24mil) (All)
Rule Violations :0

Processing Rule : Differential Pairs Uncoupled Length using the Gap Constraints (Min=8mil) (Max=8.1mil) (Prefered=8mil)  and Width Constraints (Min=5.1mil) (Max=6.23mil) (Prefered=6.03mil) (InDifferentialPairClass('DIFF90'))
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Pads and Vias to follow the Drill pairs settings
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C10-1(565mil,347.071mil) on L1 And Pad C10-2(565mil,380.929mil) on L1 [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C1-1(2661.929mil,855mil) on L1 And Pad C1-2(2628.071mil,855mil) on L1 [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C11-1(578mil,239.929mil) on L1 And Pad C11-2(578mil,206.071mil) on L1 [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C12-1(528mil,239.929mil) on L1 And Pad C12-2(528mil,206.071mil) on L1 [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C13-1(451.929mil,370mil) on L1 And Pad C13-2(418.071mil,370mil) on L1 [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.838mil < 10mil) Between Pad C13-1(451.929mil,370mil) on L1 And Via (468mil,342mil) from L1 to L4 [Top Solder] Mask Sliver [2.838mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C14-1(2458.071mil,855mil) on L1 And Pad C14-2(2491.929mil,855mil) on L1 [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.299mil < 10mil) Between Pad C14-2(2491.929mil,855mil) on L1 And Via (2505mil,890mil) from L1 to L4 [Top Solder] Mask Sliver [8.299mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C15-1(2576.929mil,855mil) on L1 And Pad C15-2(2543.071mil,855mil) on L1 [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.189mil < 10mil) Between Pad C15-2(2543.071mil,855mil) on L1 And Via (2543mil,887mil) from L1 to L4 [Top Solder] Mask Sliver [4.189mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C16-1(1650mil,188.071mil) on L1 And Pad C16-2(1650mil,221.929mil) on L1 [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C17-1(1650mil,653.071mil) on L1 And Pad C17-2(1650mil,686.929mil) on L1 [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C2-1(2623.071mil,150mil) on L1 And Pad C2-2(2656.929mil,150mil) on L1 [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Pad C2-2(2656.929mil,150mil) on L1 And Via (2645.965mil,183.159mil) from L1 to L4 [Top Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C3-1(723.071mil,560mil) on L1 And Pad C3-2(756.929mil,560mil) on L1 [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.895mil < 10mil) Between Pad C3-2(756.929mil,560mil) on L1 And Via (784mil,541mil) from L1 to L4 [Top Solder] Mask Sliver [3.895mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.175mil < 10mil) Between Pad C3-2(756.929mil,560mil) on L1 And Via (786mil,582mil) from L1 to L4 [Top Solder] Mask Sliver [7.175mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C4-1(756.929mil,610mil) on L1 And Pad C4-2(723.071mil,610mil) on L1 [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C5-1(455.858mil,626mil) on L1 And Pad C5-2(422mil,626mil) on L1 [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C6-1(508.071mil,860mil) on L1 And Pad C6-2(541.929mil,860mil) on L1 [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C7-1(931.929mil,805mil) on L1 And Pad C7-2(898.071mil,805mil) on L1 [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C8-1(645mil,573.071mil) on L1 And Pad C8-2(645mil,606.929mil) on L1 [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C9-1(508.071mil,695mil) on L1 And Pad C9-2(541.929mil,695mil) on L1 [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.78mil < 10mil) Between Pad D1-1(1730mil,186.299mil) on L1 And Pad D1-2(1730mil,223.701mil) on L1 [Top Solder] Mask Sliver [9.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.78mil < 10mil) Between Pad D2-1(1730mil,818.701mil) on L1 And Pad D2-2(1730mil,781.299mil) on L1 [Top Solder] Mask Sliver [9.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad D3-1(333.205mil,627mil) on L1 And Pad D3-2(358.795mil,627mil) on L1 [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad D4-1(339mil,830mil) on L1 And Pad D4-2(339mil,804.409mil) on L1 [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad D5-1(336mil,719.205mil) on L1 And Pad D5-2(336mil,744.795mil) on L1 [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.035mil < 10mil) Between Pad D5-1(336mil,719.205mil) on L1 And Via (370mil,734mil) from L1 to L4 [Top Solder] Mask Sliver [7.035mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.825mil < 10mil) Between Pad D5-2(336mil,744.795mil) on L1 And Via (319mil,770.205mil) from L1 to L4 [Top Solder] Mask Sliver [2.825mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.674mil < 10mil) Between Pad D5-2(336mil,744.795mil) on L1 And Via (359mil,772.205mil) from L1 to L4 [Top Solder] Mask Sliver [6.674mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.279mil < 10mil) Between Pad D5-2(336mil,744.795mil) on L1 And Via (370mil,734mil) from L1 to L4 [Top Solder] Mask Sliver [6.279mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad D6-1(317.205mil,370mil) on L1 And Pad D6-2(342.795mil,370mil) on L1 [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad D7-1(330mil,232.795mil) on L1 And Pad D7-2(330mil,207.205mil) on L1 [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.939mil < 10mil) Between Pad D7-1(330mil,232.795mil) on L1 And Via (364.75mil,227.25mil) from L1 to L4 [Top Solder] Mask Sliver [6.939mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.725mil < 10mil) Between Pad D7-2(330mil,207.205mil) on L1 And Via (364.75mil,227.25mil) from L1 to L4 [Top Solder] Mask Sliver [9.725mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad D8-1(330mil,147.205mil) on L1 And Pad D8-2(330mil,172.795mil) on L1 [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.734mil < 10mil) Between Pad D8-1(330mil,147.205mil) on L1 And Via (365.545mil,147.455mil) from L1 to L4 [Top Solder] Mask Sliver [7.734mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J3-A1B12(239.843mil,900.984mil) on L1 And Pad J3-A4B9(239.843mil,869.488mil) on L1 [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J3-A4B9(239.843mil,869.488mil) on L1 And Pad J3-B8(239.843mil,843.898mil) on L1 [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J3-A5(239.843mil,824.213mil) on L1 And Pad J3-B7(239.843mil,804.528mil) on L1 [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J3-A5(239.843mil,824.213mil) on L1 And Pad J3-B8(239.843mil,843.898mil) on L1 [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J3-A6(239.843mil,784.842mil) on L1 And Pad J3-A7(239.843mil,765.158mil) on L1 [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J3-A6(239.843mil,784.842mil) on L1 And Pad J3-B7(239.843mil,804.528mil) on L1 [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J3-A7(239.843mil,765.158mil) on L1 And Pad J3-B6(239.843mil,745.472mil) on L1 [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J3-A8(239.843mil,725.787mil) on L1 And Pad J3-B5(239.843mil,706.102mil) on L1 [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J3-A8(239.843mil,725.787mil) on L1 And Pad J3-B6(239.843mil,745.472mil) on L1 [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J3-B1A12(239.843mil,649.016mil) on L1 And Pad J3-B4A9(239.843mil,680.512mil) on L1 [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.097mil < 10mil) Between Pad J3-B1A12(239.843mil,649.016mil) on L1 And Via (275.842mil,625mil) from L1 to L4 [Top Solder] Mask Sliver [4.097mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J3-B4A9(239.843mil,680.512mil) on L1 And Pad J3-B5(239.843mil,706.102mil) on L1 [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J4-A1B12(239.843mil,345.984mil) on L1 And Pad J4-A4B9(239.843mil,314.488mil) on L1 [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J4-A4B9(239.843mil,314.488mil) on L1 And Pad J4-B8(239.843mil,288.898mil) on L1 [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J4-A5(239.843mil,269.213mil) on L1 And Pad J4-B7(239.843mil,249.528mil) on L1 [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J4-A5(239.843mil,269.213mil) on L1 And Pad J4-B8(239.843mil,288.898mil) on L1 [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J4-A6(239.843mil,229.843mil) on L1 And Pad J4-A7(239.843mil,210.157mil) on L1 [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J4-A6(239.843mil,229.843mil) on L1 And Pad J4-B7(239.843mil,249.528mil) on L1 [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J4-A7(239.843mil,210.157mil) on L1 And Pad J4-B6(239.843mil,190.472mil) on L1 [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J4-A8(239.843mil,170.787mil) on L1 And Pad J4-B5(239.843mil,151.102mil) on L1 [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J4-A8(239.843mil,170.787mil) on L1 And Pad J4-B6(239.843mil,190.472mil) on L1 [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J4-B1A12(239.843mil,94.016mil) on L1 And Pad J4-B4A9(239.843mil,125.512mil) on L1 [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J4-B4A9(239.843mil,125.512mil) on L1 And Pad J4-B5(239.843mil,151.102mil) on L1 [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Pad J5-1(1375mil,500mil) on Multi-Layer And Pad J5-2(1425mil,500mil) on Multi-Layer [Top Solder] Mask Sliver [6mil] / [Bottom Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Pad J6-1(375mil,550mil) on Multi-Layer And Pad J6-2(375mil,500mil) on Multi-Layer [Top Solder] Mask Sliver [6mil] / [Bottom Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Pad J6-2(375mil,500mil) on Multi-Layer And Pad J6-3(375mil,450mil) on Multi-Layer [Top Solder] Mask Sliver [6mil] / [Bottom Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R10-1(872.992mil,665mil) on L1 And Pad R10-2(907.008mil,665mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R1-1(687.992mil,510mil) on L1 And Pad R1-2(722.008mil,510mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.732mil < 10mil) Between Pad R1-1(687.992mil,510mil) on L1 And Pad R2-2(721.984mil,510mil) on L1 [Top Solder] Mask Sliver [8.732mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R11-1(401mil,738.213mil) on L1 And Pad R11-2(401mil,704.197mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.189mil < 10mil) Between Pad R11-1(401mil,738.213mil) on L1 And Via (370mil,734mil) from L1 to L4 [Top Solder] Mask Sliver [3.189mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.535mil < 10mil) Between Pad R11-1(401mil,738.213mil) on L1 And Via (434.356mil,719.28mil) from L1 to L4 [Top Solder] Mask Sliver [6.536mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.698mil < 10mil) Between Pad R11-2(401mil,704.197mil) on L1 And Via (434.356mil,719.28mil) from L1 to L4 [Top Solder] Mask Sliver [5.698mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.732mil < 10mil) Between Pad R1-2(722.008mil,510mil) on L1 And Pad R2-1(756mil,510mil) on L1 [Top Solder] Mask Sliver [8.732mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R12-1(401mil,800.197mil) on L1 And Pad R12-2(401mil,834.213mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.189mil < 10mil) Between Pad R12-1(401mil,800.197mil) on L1 And Via (437mil,808mil) from L1 to L4 [Top Solder] Mask Sliver [8.189mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.716mil < 10mil) Between Pad R12-2(401mil,834.213mil) on L1 And Via (368mil,859mil) from L1 to L4 [Top Solder] Mask Sliver [8.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R13-1(907.008mil,615mil) on L1 And Pad R13-2(872.992mil,615mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R14-1(411mil,152mil) on L1 And Pad R14-2(411mil,117.984mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R15-1(410mil,237.992mil) on L1 And Pad R15-2(410mil,272.008mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.718mil < 10mil) Between Pad R15-1(410mil,237.992mil) on L1 And Via (446mil,259mil) from L1 to L4 [Top Solder] Mask Sliver [9.718mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.192mil < 10mil) Between Pad R15-2(410mil,272.008mil) on L1 And Via (446mil,259mil) from L1 to L4 [Top Solder] Mask Sliver [8.192mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R16-1(1019mil,664.008mil) on L1 And Pad R16-2(1019mil,629.992mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R17-1(1650mil,275.984mil) on L1 And Pad R17-2(1650mil,310mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R18-1(1952.992mil,850mil) on L1 And Pad R18-2(1987.008mil,850mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R19-1(2052.008mil,150mil) on L1 And Pad R19-2(2017.992mil,150mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R20-1(2157.008mil,150mil) on L1 And Pad R20-2(2122.992mil,150mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R2-1(756mil,510mil) on L1 And Pad R2-2(721.984mil,510mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.059mil < 10mil) Between Pad R2-1(756mil,510mil) on L1 And Via (784mil,541mil) from L1 to L4 [Top Solder] Mask Sliver [9.059mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R21-1(1952.992mil,800mil) on L1 And Pad R21-2(1987.008mil,800mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R22-1(1018mil,810.992mil) on L1 And Pad R22-2(1018mil,845.008mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R23-1(1913.992mil,514mil) on L1 And Pad R23-2(1948.008mil,514mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.74mil < 10mil) Between Pad R23-1(1913.992mil,514mil) on L1 And Pad R25-2(1947.992mil,514mil) on L1 [Top Solder] Mask Sliver [8.74mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.74mil < 10mil) Between Pad R23-2(1948.008mil,514mil) on L1 And Pad R25-1(1982.008mil,514mil) on L1 [Top Solder] Mask Sliver [8.74mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R24-1(1913.976mil,447mil) on L1 And Pad R24-2(1947.992mil,447mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R24-1(1913.976mil,447mil) on L1 And Pad R26-2(1947.992mil,447mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R24-2(1947.992mil,447mil) on L1 And Pad R26-1(1982.008mil,447mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R25-1(1982.008mil,514mil) on L1 And Pad R25-2(1947.992mil,514mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.362mil < 10mil) Between Pad R25-1(1982.008mil,514mil) on L1 And Via (2017mil,514mil) from L1 to L4 [Top Solder] Mask Sliver [8.362mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R26-1(1982.008mil,447mil) on L1 And Pad R26-2(1947.992mil,447mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.362mil < 10mil) Between Pad R26-1(1982.008mil,447mil) on L1 And Via (2017mil,447mil) from L1 to L4 [Top Solder] Mask Sliver [8.362mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R3-1(1790mil,187.992mil) on L1 And Pad R3-2(1790mil,222.008mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R4-1(1790mil,817.008mil) on L1 And Pad R4-2(1790mil,782.992mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R5-1(932.008mil,855mil) on L1 And Pad R5-2(897.992mil,855mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R6-1(494.992mil,736mil) on L1 And Pad R6-2(529.008mil,736mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.362mil < 10mil) Between Pad R6-1(494.992mil,736mil) on L1 And Via (460mil,741mil) from L1 to L4 [Top Solder] Mask Sliver [8.362mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R7-1(494.992mil,786mil) on L1 And Pad R7-2(529.008mil,786mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.362mil < 10mil) Between Pad R7-1(494.992mil,786mil) on L1 And Via (460mil,781mil) from L1 to L4 [Top Solder] Mask Sliver [8.362mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R8-1(595mil,572.992mil) on L1 And Pad R8-2(595mil,607.008mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R9-1(872.992mil,565mil) on L1 And Pad R9-2(907.008mil,565mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.496mil < 10mil) Between Pad SW2-3(1556.496mil,838.583mil) on L1 And Via (1556.496mil,790.496mil) from L1 to L4 [Top Solder] Mask Sliver [8.496mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.689mil < 10mil) Between Pad U1-1(2633.661mil,775.197mil) on L1 And Via (2629.901mil,733.76mil) from L1 to L4 [Top Solder] Mask Sliver [9.689mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.689mil < 10mil) Between Pad U1-16(2123.819mil,733.858mil) on L1 And Via (2165.256mil,730.098mil) from L1 to L4 [Top Solder] Mask Sliver [9.689mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.295mil < 10mil) Between Pad U1-28(2123.819mil,332.284mil) on L1 And Via (2164.862mil,323.917mil) from L1 to L4 [Top Solder] Mask Sliver [9.295mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.492mil < 10mil) Between Pad U1-45(2633.661mil,224.016mil) on L1 And Via (2629.901mil,265.256mil) from L1 to L4 [Top Solder] Mask Sliver [9.492mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.236mil < 10mil) Between Pad U1-45(2633.661mil,224.016mil) on L1 And Via (2645.965mil,183.159mil) from L1 to L4 [Top Solder] Mask Sliver [9.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.827mil < 10mil) Between Pad U1-67(2464.37mil,499.606mil) on L1 And Via (2513.819mil,499.173mil) from L1 to L4 [Top Solder] Mask Sliver [9.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.827mil < 10mil) Between Pad U1-68(2464.37mil,434.646mil) on L1 And Via (2513.819mil,434.213mil) from L1 to L4 [Top Solder] Mask Sliver [9.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.827mil < 10mil) Between Pad U1-69(2399.409mil,564.567mil) on L1 And Via (2399.843mil,614.016mil) from L1 to L4 [Top Solder] Mask Sliver [9.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.827mil < 10mil) Between Pad U1-70(2399.409mil,434.646mil) on L1 And Via (2398.976mil,385.197mil) from L1 to L4 [Top Solder] Mask Sliver [9.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.827mil < 10mil) Between Pad U1-71(2334.449mil,564.567mil) on L1 And Via (2285mil,565mil) from L1 to L4 [Top Solder] Mask Sliver [9.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.827mil < 10mil) Between Pad U1-72(2334.449mil,499.606mil) on L1 And Via (2285mil,500.039mil) from L1 to L4 [Top Solder] Mask Sliver [9.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.827mil < 10mil) Between Pad U1-73(2334.449mil,434.646mil) on L1 And Via (2285mil,435.079mil) from L1 to L4 [Top Solder] Mask Sliver [9.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.89mil < 10mil) Between Region (0 hole(s)) Top Solder And Via (2513.819mil,564.134mil) from L1 to L4 [Top Solder] Mask Sliver [7.89mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.643mil < 10mil) Between Via (1572mil,610mil) from L1 to L4 And Via (1608mil,621mil) from L1 to L4 [Top Solder] Mask Sliver [9.643mil] / [Bottom Solder] Mask Sliver [9.643mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.17mil < 10mil) Between Via (2017mil,447mil) from L1 to L4 And Via (2051.999mil,450.467mil) from L1 to L4 [Top Solder] Mask Sliver [7.17mil] / [Bottom Solder] Mask Sliver [7.17mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.014mil < 10mil) Between Via (2017mil,514mil) from L1 to L4 And Via (2053mil,513mil) from L1 to L4 [Top Solder] Mask Sliver [8.014mil] / [Bottom Solder] Mask Sliver [8.014mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.531mil < 10mil) Between Via (2470.819mil,894.903mil) from L1 to L4 And Via (2505mil,890mil) from L1 to L4 [Top Solder] Mask Sliver [6.531mil] / [Bottom Solder] Mask Sliver [6.531mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.016mil < 10mil) Between Via (2528mil,268mil) from L1 to L4 And Via (2559mil,269mil) from L1 to L4 [Top Solder] Mask Sliver [3.016mil] / [Bottom Solder] Mask Sliver [3.016mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.832mil < 10mil) Between Via (2600.295mil,730.098mil) from L1 to L4 And Via (2629.901mil,733.76mil) from L1 to L4 [Top Solder] Mask Sliver [1.832mil] / [Bottom Solder] Mask Sliver [1.832mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.465mil < 10mil) Between Via (2629.901mil,265.256mil) from L1 to L4 And Via (2629.901mil,298.72mil) from L1 to L4 [Top Solder] Mask Sliver [5.465mil] / [Bottom Solder] Mask Sliver [5.465mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.465mil < 10mil) Between Via (2629.901mil,298.72mil) from L1 to L4 And Via (2629.901mil,332.185mil) from L1 to L4 [Top Solder] Mask Sliver [5.465mil] / [Bottom Solder] Mask Sliver [5.465mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.465mil < 10mil) Between Via (2629.901mil,332.185mil) from L1 to L4 And Via (2629.901mil,365.649mil) from L1 to L4 [Top Solder] Mask Sliver [5.465mil] / [Bottom Solder] Mask Sliver [5.465mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.465mil < 10mil) Between Via (2629.901mil,365.649mil) from L1 to L4 And Via (2629.901mil,399.114mil) from L1 to L4 [Top Solder] Mask Sliver [5.465mil] / [Bottom Solder] Mask Sliver [5.465mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.465mil < 10mil) Between Via (2629.901mil,399.114mil) from L1 to L4 And Via (2629.901mil,432.579mil) from L1 to L4 [Top Solder] Mask Sliver [5.465mil] / [Bottom Solder] Mask Sliver [5.465mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.465mil < 10mil) Between Via (2629.901mil,432.579mil) from L1 to L4 And Via (2629.901mil,466.043mil) from L1 to L4 [Top Solder] Mask Sliver [5.465mil] / [Bottom Solder] Mask Sliver [5.465mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.465mil < 10mil) Between Via (2629.901mil,466.043mil) from L1 to L4 And Via (2629.901mil,499.508mil) from L1 to L4 [Top Solder] Mask Sliver [5.465mil] / [Bottom Solder] Mask Sliver [5.465mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.465mil < 10mil) Between Via (2629.901mil,499.508mil) from L1 to L4 And Via (2629.901mil,532.972mil) from L1 to L4 [Top Solder] Mask Sliver [5.465mil] / [Bottom Solder] Mask Sliver [5.465mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.465mil < 10mil) Between Via (2629.901mil,532.972mil) from L1 to L4 And Via (2629.901mil,566.437mil) from L1 to L4 [Top Solder] Mask Sliver [5.465mil] / [Bottom Solder] Mask Sliver [5.465mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.465mil < 10mil) Between Via (2629.901mil,566.437mil) from L1 to L4 And Via (2629.901mil,599.902mil) from L1 to L4 [Top Solder] Mask Sliver [5.465mil] / [Bottom Solder] Mask Sliver [5.465mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.465mil < 10mil) Between Via (2629.901mil,599.902mil) from L1 to L4 And Via (2629.901mil,633.366mil) from L1 to L4 [Top Solder] Mask Sliver [5.465mil] / [Bottom Solder] Mask Sliver [5.465mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.465mil < 10mil) Between Via (2629.901mil,633.366mil) from L1 to L4 And Via (2629.901mil,666.831mil) from L1 to L4 [Top Solder] Mask Sliver [5.465mil] / [Bottom Solder] Mask Sliver [5.465mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.465mil < 10mil) Between Via (2629.901mil,666.831mil) from L1 to L4 And Via (2629.901mil,700.295mil) from L1 to L4 [Top Solder] Mask Sliver [5.465mil] / [Bottom Solder] Mask Sliver [5.465mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.465mil < 10mil) Between Via (2629.901mil,700.295mil) from L1 to L4 And Via (2629.901mil,733.76mil) from L1 to L4 [Top Solder] Mask Sliver [5.465mil] / [Bottom Solder] Mask Sliver [5.465mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.606mil < 10mil) Between Via (434.356mil,719.28mil) from L1 to L4 And Via (460mil,741mil) from L1 to L4 [Top Solder] Mask Sliver [5.606mil] / [Bottom Solder] Mask Sliver [5.606mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.468mil < 10mil) Between Via (437mil,808mil) from L1 to L4 And Via (460mil,781mil) from L1 to L4 [Top Solder] Mask Sliver [7.468mil] / [Bottom Solder] Mask Sliver [7.468mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.121mil < 10mil) Between Via (835mil,199mil) from L1 to L4 And Via (852mil,166mil) from L1 to L4 [Top Solder] Mask Sliver [9.121mil] / [Bottom Solder] Mask Sliver [9.121mil]
Rule Violations :145

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (3.042mil < 10mil) Between Arc (2633.661mil,832.284mil) on Top Overlay And Pad C1-2(2628.071mil,855mil) on L1 [Top Overlay] to [Top Solder] clearance [3.042mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.488mil < 10mil) Between Area Fill (1722.5mil,130.5mil) (1737.5mil,186.5mil) on Top Overlay And Pad D1-1(1730mil,186.299mil) on L1 [Top Overlay] to [Top Solder] clearance [8.488mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.488mil < 10mil) Between Area Fill (1722.5mil,818.5mil) (1737.5mil,874.5mil) on Top Overlay And Pad D2-1(1730mil,818.701mil) on L1 [Top Overlay] to [Top Solder] clearance [8.488mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C10-1(565mil,347.071mil) on L1 And Track (544mil,327mil)(544mil,401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.437mil < 10mil) Between Pad C10-1(565mil,347.071mil) on L1 And Track (544mil,327mil)(586mil,327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C10-1(565mil,347.071mil) on L1 And Track (586mil,327mil)(586mil,401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C10-2(565mil,380.929mil) on L1 And Track (544mil,327mil)(544mil,401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.437mil < 10mil) Between Pad C10-2(565mil,380.929mil) on L1 And Track (544mil,401mil)(586mil,401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C10-2(565mil,380.929mil) on L1 And Track (586mil,327mil)(586mil,401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C1-1(2661.929mil,855mil) on L1 And Track (2608mil,834mil)(2682mil,834mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C1-1(2661.929mil,855mil) on L1 And Track (2608mil,876mil)(2682mil,876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.437mil < 10mil) Between Pad C1-1(2661.929mil,855mil) on L1 And Track (2682mil,834mil)(2682mil,876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C11-1(578mil,239.929mil) on L1 And Track (557mil,186mil)(557mil,260mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.437mil < 10mil) Between Pad C11-1(578mil,239.929mil) on L1 And Track (557mil,260mil)(599mil,260mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C11-1(578mil,239.929mil) on L1 And Track (599mil,186mil)(599mil,260mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C11-2(578mil,206.071mil) on L1 And Track (557mil,186mil)(557mil,260mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.437mil < 10mil) Between Pad C11-2(578mil,206.071mil) on L1 And Track (557mil,186mil)(599mil,186mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C11-2(578mil,206.071mil) on L1 And Track (599mil,186mil)(599mil,260mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.437mil < 10mil) Between Pad C1-2(2628.071mil,855mil) on L1 And Track (2608mil,834mil)(2608mil,876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C1-2(2628.071mil,855mil) on L1 And Track (2608mil,834mil)(2682mil,834mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C1-2(2628.071mil,855mil) on L1 And Track (2608mil,876mil)(2682mil,876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C12-1(528mil,239.929mil) on L1 And Track (507mil,186mil)(507mil,260mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.437mil < 10mil) Between Pad C12-1(528mil,239.929mil) on L1 And Track (507mil,260mil)(549mil,260mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C12-1(528mil,239.929mil) on L1 And Track (549mil,186mil)(549mil,260mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C12-2(528mil,206.071mil) on L1 And Track (507mil,186mil)(507mil,260mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.437mil < 10mil) Between Pad C12-2(528mil,206.071mil) on L1 And Track (507mil,186mil)(549mil,186mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C12-2(528mil,206.071mil) on L1 And Track (549mil,186mil)(549mil,260mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C13-1(451.929mil,370mil) on L1 And Track (398mil,349mil)(472mil,349mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C13-1(451.929mil,370mil) on L1 And Track (398mil,391mil)(472mil,391mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.437mil < 10mil) Between Pad C13-1(451.929mil,370mil) on L1 And Track (472mil,349mil)(472mil,391mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.437mil < 10mil) Between Pad C13-2(418.071mil,370mil) on L1 And Track (398mil,349mil)(398mil,391mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C13-2(418.071mil,370mil) on L1 And Track (398mil,349mil)(472mil,349mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C13-2(418.071mil,370mil) on L1 And Track (398mil,391mil)(472mil,391mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.437mil < 10mil) Between Pad C14-1(2458.071mil,855mil) on L1 And Track (2438mil,834mil)(2438mil,876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C14-1(2458.071mil,855mil) on L1 And Track (2438mil,834mil)(2512mil,834mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C14-1(2458.071mil,855mil) on L1 And Track (2438mil,876mil)(2512mil,876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C14-2(2491.929mil,855mil) on L1 And Track (2438mil,834mil)(2512mil,834mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C14-2(2491.929mil,855mil) on L1 And Track (2438mil,876mil)(2512mil,876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.437mil < 10mil) Between Pad C14-2(2491.929mil,855mil) on L1 And Track (2512mil,834mil)(2512mil,876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C15-1(2576.929mil,855mil) on L1 And Track (2523mil,834mil)(2597mil,834mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C15-1(2576.929mil,855mil) on L1 And Track (2523mil,876mil)(2597mil,876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.437mil < 10mil) Between Pad C15-1(2576.929mil,855mil) on L1 And Track (2597mil,834mil)(2597mil,876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.437mil < 10mil) Between Pad C15-2(2543.071mil,855mil) on L1 And Track (2523mil,834mil)(2523mil,876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C15-2(2543.071mil,855mil) on L1 And Track (2523mil,834mil)(2597mil,834mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C15-2(2543.071mil,855mil) on L1 And Track (2523mil,876mil)(2597mil,876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C16-1(1650mil,188.071mil) on L1 And Track (1629mil,168mil)(1629mil,242mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.437mil < 10mil) Between Pad C16-1(1650mil,188.071mil) on L1 And Track (1629mil,168mil)(1671mil,168mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C16-1(1650mil,188.071mil) on L1 And Track (1671mil,168mil)(1671mil,242mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C16-2(1650mil,221.929mil) on L1 And Track (1629mil,168mil)(1629mil,242mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.437mil < 10mil) Between Pad C16-2(1650mil,221.929mil) on L1 And Track (1629mil,242mil)(1671mil,242mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C16-2(1650mil,221.929mil) on L1 And Track (1671mil,168mil)(1671mil,242mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C17-1(1650mil,653.071mil) on L1 And Track (1629mil,633mil)(1629mil,707mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.437mil < 10mil) Between Pad C17-1(1650mil,653.071mil) on L1 And Track (1629mil,633mil)(1671mil,633mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C17-1(1650mil,653.071mil) on L1 And Track (1671mil,633mil)(1671mil,707mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C17-2(1650mil,686.929mil) on L1 And Track (1629mil,633mil)(1629mil,707mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.437mil < 10mil) Between Pad C17-2(1650mil,686.929mil) on L1 And Track (1629mil,707mil)(1671mil,707mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C17-2(1650mil,686.929mil) on L1 And Track (1671mil,633mil)(1671mil,707mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.437mil < 10mil) Between Pad C2-1(2623.071mil,150mil) on L1 And Track (2603mil,129mil)(2603mil,171mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C2-1(2623.071mil,150mil) on L1 And Track (2603mil,129mil)(2677mil,129mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C2-1(2623.071mil,150mil) on L1 And Track (2603mil,171mil)(2677mil,171mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C2-2(2656.929mil,150mil) on L1 And Track (2603mil,129mil)(2677mil,129mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C2-2(2656.929mil,150mil) on L1 And Track (2603mil,171mil)(2677mil,171mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.437mil < 10mil) Between Pad C2-2(2656.929mil,150mil) on L1 And Track (2677mil,129mil)(2677mil,171mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.437mil < 10mil) Between Pad C3-1(723.071mil,560mil) on L1 And Track (703mil,539mil)(703mil,581mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C3-1(723.071mil,560mil) on L1 And Track (703mil,539mil)(777mil,539mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C3-1(723.071mil,560mil) on L1 And Track (703mil,581mil)(777mil,581mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C3-2(756.929mil,560mil) on L1 And Track (703mil,539mil)(777mil,539mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C3-2(756.929mil,560mil) on L1 And Track (703mil,581mil)(777mil,581mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.437mil < 10mil) Between Pad C3-2(756.929mil,560mil) on L1 And Track (777mil,539mil)(777mil,581mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C4-1(756.929mil,610mil) on L1 And Track (703mil,589mil)(777mil,589mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C4-1(756.929mil,610mil) on L1 And Track (703mil,631mil)(777mil,631mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.437mil < 10mil) Between Pad C4-1(756.929mil,610mil) on L1 And Track (777mil,589mil)(777mil,631mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.437mil < 10mil) Between Pad C4-2(723.071mil,610mil) on L1 And Track (703mil,589mil)(703mil,631mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C4-2(723.071mil,610mil) on L1 And Track (703mil,589mil)(777mil,589mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C4-2(723.071mil,610mil) on L1 And Track (703mil,631mil)(777mil,631mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C5-1(455.858mil,626mil) on L1 And Track (401.929mil,605mil)(475.929mil,605mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C5-1(455.858mil,626mil) on L1 And Track (401.929mil,647mil)(475.929mil,647mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.437mil < 10mil) Between Pad C5-1(455.858mil,626mil) on L1 And Track (475.929mil,605mil)(475.929mil,647mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.437mil < 10mil) Between Pad C5-2(422mil,626mil) on L1 And Track (401.929mil,605mil)(401.929mil,647mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C5-2(422mil,626mil) on L1 And Track (401.929mil,605mil)(475.929mil,605mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C5-2(422mil,626mil) on L1 And Track (401.929mil,647mil)(475.929mil,647mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.437mil < 10mil) Between Pad C6-1(508.071mil,860mil) on L1 And Track (488mil,839mil)(488mil,881mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C6-1(508.071mil,860mil) on L1 And Track (488mil,839mil)(562mil,839mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C6-1(508.071mil,860mil) on L1 And Track (488mil,881mil)(562mil,881mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C6-2(541.929mil,860mil) on L1 And Track (488mil,839mil)(562mil,839mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C6-2(541.929mil,860mil) on L1 And Track (488mil,881mil)(562mil,881mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.437mil < 10mil) Between Pad C6-2(541.929mil,860mil) on L1 And Track (562mil,839mil)(562mil,881mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C7-1(931.929mil,805mil) on L1 And Track (878mil,784mil)(952mil,784mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C7-1(931.929mil,805mil) on L1 And Track (878mil,826mil)(952mil,826mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.437mil < 10mil) Between Pad C7-1(931.929mil,805mil) on L1 And Track (952mil,784mil)(952mil,826mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.437mil < 10mil) Between Pad C7-2(898.071mil,805mil) on L1 And Track (878mil,784mil)(878mil,826mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C7-2(898.071mil,805mil) on L1 And Track (878mil,784mil)(952mil,784mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C7-2(898.071mil,805mil) on L1 And Track (878mil,826mil)(952mil,826mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C8-1(645mil,573.071mil) on L1 And Track (624mil,553mil)(624mil,627mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.437mil < 10mil) Between Pad C8-1(645mil,573.071mil) on L1 And Track (624mil,553mil)(666mil,553mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C8-1(645mil,573.071mil) on L1 And Track (666mil,553mil)(666mil,627mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C8-2(645mil,606.929mil) on L1 And Track (624mil,553mil)(624mil,627mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.437mil < 10mil) Between Pad C8-2(645mil,606.929mil) on L1 And Track (624mil,627mil)(666mil,627mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C8-2(645mil,606.929mil) on L1 And Track (666mil,553mil)(666mil,627mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.185mil < 10mil) Between Pad C9-1(508.071mil,695mil) on L1 And Track (474mil,714mil)(550mil,714mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.437mil < 10mil) Between Pad C9-1(508.071mil,695mil) on L1 And Track (488mil,674mil)(488mil,716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C9-1(508.071mil,695mil) on L1 And Track (488mil,674mil)(562mil,674mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C9-1(508.071mil,695mil) on L1 And Track (488mil,716mil)(562mil,716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.185mil < 10mil) Between Pad C9-2(541.929mil,695mil) on L1 And Track (474mil,714mil)(550mil,714mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C9-2(541.929mil,695mil) on L1 And Track (488mil,674mil)(562mil,674mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C9-2(541.929mil,695mil) on L1 And Track (488mil,716mil)(562mil,716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.548mil < 10mil) Between Pad C9-2(541.929mil,695mil) on L1 And Track (550mil,714mil)(550mil,758mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.548mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.437mil < 10mil) Between Pad C9-2(541.929mil,695mil) on L1 And Track (562mil,674mil)(562mil,716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.22mil < 10mil) Between Pad D1-1(1730mil,186.299mil) on L1 And Track (1705mil,154mil)(1705mil,205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.22mil < 10mil) Between Pad D1-1(1730mil,186.299mil) on L1 And Track (1755mil,154mil)(1755mil,247mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.22mil < 10mil) Between Pad D1-2(1730mil,223.701mil) on L1 And Track (1705mil,205mil)(1705mil,247mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.488mil < 10mil) Between Pad D1-2(1730mil,223.701mil) on L1 And Track (1705mil,247mil)(1755mil,247mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.488mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.22mil < 10mil) Between Pad D1-2(1730mil,223.701mil) on L1 And Track (1755mil,154mil)(1755mil,247mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.22mil < 10mil) Between Pad D2-1(1730mil,818.701mil) on L1 And Track (1705mil,758mil)(1705mil,851mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.22mil < 10mil) Between Pad D2-1(1730mil,818.701mil) on L1 And Track (1755mil,800mil)(1755mil,851mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.22mil < 10mil) Between Pad D2-2(1730mil,781.299mil) on L1 And Track (1705mil,758mil)(1705mil,851mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.488mil < 10mil) Between Pad D2-2(1730mil,781.299mil) on L1 And Track (1705mil,758mil)(1755mil,758mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.488mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.22mil < 10mil) Between Pad D2-2(1730mil,781.299mil) on L1 And Track (1755mil,758mil)(1755mil,800mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.315mil < 10mil) Between Pad D3-1(333.205mil,627mil) on L1 And Track (315mil,604mil)(315mil,615.25mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.189mil < 10mil) Between Pad D3-1(333.205mil,627mil) on L1 And Track (315mil,604mil)(377mil,604mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.315mil < 10mil) Between Pad D3-1(333.205mil,627mil) on L1 And Track (315mil,615.25mil)(315mil,637.75mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.315mil < 10mil) Between Pad D3-1(333.205mil,627mil) on L1 And Track (315mil,637.75mil)(315mil,649mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.189mil < 10mil) Between Pad D3-1(333.205mil,627mil) on L1 And Track (315mil,650mil)(377mil,650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.189mil < 10mil) Between Pad D3-2(358.795mil,627mil) on L1 And Track (315mil,604mil)(377mil,604mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.189mil < 10mil) Between Pad D3-2(358.795mil,627mil) on L1 And Track (315mil,650mil)(377mil,650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.315mil < 10mil) Between Pad D3-2(358.795mil,627mil) on L1 And Track (377mil,605mil)(377mil,616.25mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.315mil < 10mil) Between Pad D3-2(358.795mil,627mil) on L1 And Track (377mil,616.25mil)(377mil,638.75mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.315mil < 10mil) Between Pad D3-2(358.795mil,627mil) on L1 And Track (377mil,638.75mil)(377mil,650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.189mil < 10mil) Between Pad D4-1(339mil,830mil) on L1 And Track (316mil,786.205mil)(316mil,848.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.315mil < 10mil) Between Pad D4-1(339mil,830mil) on L1 And Track (316mil,848.205mil)(327.25mil,848.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.315mil < 10mil) Between Pad D4-1(339mil,830mil) on L1 And Track (327.25mil,848.205mil)(349.75mil,848.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.315mil < 10mil) Between Pad D4-1(339mil,830mil) on L1 And Track (349.75mil,848.205mil)(361mil,848.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.189mil < 10mil) Between Pad D4-1(339mil,830mil) on L1 And Track (362mil,786.205mil)(362mil,848.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.189mil < 10mil) Between Pad D4-2(339mil,804.409mil) on L1 And Track (316mil,786.205mil)(316mil,848.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.315mil < 10mil) Between Pad D4-2(339mil,804.409mil) on L1 And Track (317mil,786.205mil)(328.25mil,786.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.315mil < 10mil) Between Pad D4-2(339mil,804.409mil) on L1 And Track (328.25mil,786.205mil)(350.75mil,786.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.315mil < 10mil) Between Pad D4-2(339mil,804.409mil) on L1 And Track (350.75mil,786.205mil)(362mil,786.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.189mil < 10mil) Between Pad D4-2(339mil,804.409mil) on L1 And Track (362mil,786.205mil)(362mil,848.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.189mil < 10mil) Between Pad D5-1(336mil,719.205mil) on L1 And Track (313mil,701mil)(313mil,763mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.315mil < 10mil) Between Pad D5-1(336mil,719.205mil) on L1 And Track (314mil,701mil)(325.25mil,701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.315mil < 10mil) Between Pad D5-1(336mil,719.205mil) on L1 And Track (325.25mil,701mil)(347.75mil,701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.315mil < 10mil) Between Pad D5-1(336mil,719.205mil) on L1 And Track (347.75mil,701mil)(359mil,701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.189mil < 10mil) Between Pad D5-1(336mil,719.205mil) on L1 And Track (359mil,701mil)(359mil,763mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.189mil < 10mil) Between Pad D5-2(336mil,744.795mil) on L1 And Track (313mil,701mil)(313mil,763mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.315mil < 10mil) Between Pad D5-2(336mil,744.795mil) on L1 And Track (313mil,763mil)(324.25mil,763mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.315mil < 10mil) Between Pad D5-2(336mil,744.795mil) on L1 And Track (324.25mil,763mil)(346.75mil,763mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.315mil < 10mil) Between Pad D5-2(336mil,744.795mil) on L1 And Track (346.75mil,763mil)(358mil,763mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.189mil < 10mil) Between Pad D5-2(336mil,744.795mil) on L1 And Track (359mil,701mil)(359mil,763mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.315mil < 10mil) Between Pad D6-1(317.205mil,370mil) on L1 And Track (299mil,347mil)(299mil,358.25mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.189mil < 10mil) Between Pad D6-1(317.205mil,370mil) on L1 And Track (299mil,347mil)(361mil,347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.315mil < 10mil) Between Pad D6-1(317.205mil,370mil) on L1 And Track (299mil,358.25mil)(299mil,380.75mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.315mil < 10mil) Between Pad D6-1(317.205mil,370mil) on L1 And Track (299mil,380.75mil)(299mil,392mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.189mil < 10mil) Between Pad D6-1(317.205mil,370mil) on L1 And Track (299mil,393mil)(361mil,393mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.189mil < 10mil) Between Pad D6-2(342.795mil,370mil) on L1 And Track (299mil,347mil)(361mil,347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.189mil < 10mil) Between Pad D6-2(342.795mil,370mil) on L1 And Track (299mil,393mil)(361mil,393mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.315mil < 10mil) Between Pad D6-2(342.795mil,370mil) on L1 And Track (361mil,348mil)(361mil,359.25mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.315mil < 10mil) Between Pad D6-2(342.795mil,370mil) on L1 And Track (361mil,359.25mil)(361mil,381.75mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.315mil < 10mil) Between Pad D6-2(342.795mil,370mil) on L1 And Track (361mil,381.75mil)(361mil,393mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.189mil < 10mil) Between Pad D7-1(330mil,232.795mil) on L1 And Track (307mil,189mil)(307mil,251mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.315mil < 10mil) Between Pad D7-1(330mil,232.795mil) on L1 And Track (307mil,251mil)(318.25mil,251mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.315mil < 10mil) Between Pad D7-1(330mil,232.795mil) on L1 And Track (318.25mil,251mil)(340.75mil,251mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.315mil < 10mil) Between Pad D7-1(330mil,232.795mil) on L1 And Track (340.75mil,251mil)(352mil,251mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.189mil < 10mil) Between Pad D7-1(330mil,232.795mil) on L1 And Track (353mil,189mil)(353mil,251mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.189mil < 10mil) Between Pad D7-2(330mil,207.205mil) on L1 And Track (307mil,189mil)(307mil,251mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad D7-2(330mil,207.205mil) on L1 And Track (307mil,191mil)(318.25mil,191mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.315mil < 10mil) Between Pad D7-2(330mil,207.205mil) on L1 And Track (308mil,189mil)(319.25mil,189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad D7-2(330mil,207.205mil) on L1 And Track (318.25mil,191mil)(340.75mil,191mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.315mil < 10mil) Between Pad D7-2(330mil,207.205mil) on L1 And Track (319.25mil,189mil)(341.75mil,189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad D7-2(330mil,207.205mil) on L1 And Track (340.75mil,191mil)(352mil,191mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.315mil < 10mil) Between Pad D7-2(330mil,207.205mil) on L1 And Track (341.75mil,189mil)(353mil,189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.189mil < 10mil) Between Pad D7-2(330mil,207.205mil) on L1 And Track (353mil,189mil)(353mil,251mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.189mil < 10mil) Between Pad D8-1(330mil,147.205mil) on L1 And Track (307mil,129mil)(307mil,191mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.315mil < 10mil) Between Pad D8-1(330mil,147.205mil) on L1 And Track (308mil,129mil)(319.25mil,129mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.315mil < 10mil) Between Pad D8-1(330mil,147.205mil) on L1 And Track (319.25mil,129mil)(341.75mil,129mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.315mil < 10mil) Between Pad D8-1(330mil,147.205mil) on L1 And Track (341.75mil,129mil)(353mil,129mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.189mil < 10mil) Between Pad D8-1(330mil,147.205mil) on L1 And Track (353mil,129mil)(353mil,191mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.189mil < 10mil) Between Pad D8-2(330mil,172.795mil) on L1 And Track (307mil,129mil)(307mil,191mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.315mil < 10mil) Between Pad D8-2(330mil,172.795mil) on L1 And Track (307mil,191mil)(318.25mil,191mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad D8-2(330mil,172.795mil) on L1 And Track (308mil,189mil)(319.25mil,189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.315mil < 10mil) Between Pad D8-2(330mil,172.795mil) on L1 And Track (318.25mil,191mil)(340.75mil,191mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad D8-2(330mil,172.795mil) on L1 And Track (319.25mil,189mil)(341.75mil,189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.315mil < 10mil) Between Pad D8-2(330mil,172.795mil) on L1 And Track (340.75mil,191mil)(352mil,191mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad D8-2(330mil,172.795mil) on L1 And Track (341.75mil,189mil)(353mil,189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.189mil < 10mil) Between Pad D8-2(330mil,172.795mil) on L1 And Track (353mil,129mil)(353mil,191mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.687mil < 10mil) Between Pad Q1-1(1094.154mil,700.402mil) on L1 And Track (1131.577mil,720.087mil)(1157.167mil,720.087mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.687mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.687mil < 10mil) Between Pad Q2-1(1095.154mil,843.402mil) on L1 And Track (1132.577mil,863.087mil)(1158.167mil,863.087mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.687mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R10-1(872.992mil,665mil) on L1 And Track (852mil,643mil)(852mil,687mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R10-1(872.992mil,665mil) on L1 And Track (852mil,643mil)(928mil,643mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R10-1(872.992mil,665mil) on L1 And Track (852mil,687mil)(928mil,687mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R10-2(907.008mil,665mil) on L1 And Track (852mil,643mil)(928mil,643mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R10-2(907.008mil,665mil) on L1 And Track (852mil,687mil)(928mil,687mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R10-2(907.008mil,665mil) on L1 And Track (928mil,643mil)(928mil,687mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R1-1(687.992mil,510mil) on L1 And Track (667mil,488mil)(667mil,532mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R1-1(687.992mil,510mil) on L1 And Track (667mil,488mil)(743mil,488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R1-1(687.992mil,510mil) on L1 And Track (667mil,532mil)(743mil,532mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1-1(687.992mil,510mil) on L1 And Track (700.992mil,488mil)(700.992mil,532mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.461mil < 10mil) Between Pad R1-1(687.992mil,510mil) on L1 And Track (700.992mil,488mil)(776.992mil,488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.461mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.461mil < 10mil) Between Pad R1-1(687.992mil,510mil) on L1 And Track (700.992mil,532mil)(776.992mil,532mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.461mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R11-1(401mil,738.213mil) on L1 And Track (379mil,683.205mil)(379mil,759.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R11-1(401mil,738.213mil) on L1 And Track (379mil,759.205mil)(423mil,759.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R11-1(401mil,738.213mil) on L1 And Track (423mil,683.205mil)(423mil,759.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R11-2(401mil,704.197mil) on L1 And Track (379mil,683.205mil)(379mil,759.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R11-2(401mil,704.197mil) on L1 And Track (379mil,683.205mil)(423mil,683.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R11-2(401mil,704.197mil) on L1 And Track (423mil,683.205mil)(423mil,759.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R1-2(722.008mil,510mil) on L1 And Track (667mil,488mil)(743mil,488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R1-2(722.008mil,510mil) on L1 And Track (667mil,532mil)(743mil,532mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.386mil < 10mil) Between Pad R1-2(722.008mil,510mil) on L1 And Track (700.992mil,488mil)(700.992mil,532mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R1-2(722.008mil,510mil) on L1 And Track (700.992mil,488mil)(776.992mil,488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R1-2(722.008mil,510mil) on L1 And Track (700.992mil,532mil)(776.992mil,532mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R1-2(722.008mil,510mil) on L1 And Track (743mil,488mil)(743mil,532mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R12-1(401mil,800.197mil) on L1 And Track (379mil,779.205mil)(379mil,855.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R12-1(401mil,800.197mil) on L1 And Track (379mil,779.205mil)(423mil,779.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R12-1(401mil,800.197mil) on L1 And Track (423mil,779.205mil)(423mil,855.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R12-2(401mil,834.213mil) on L1 And Track (379mil,779.205mil)(379mil,855.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R12-2(401mil,834.213mil) on L1 And Track (379mil,855.205mil)(423mil,855.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R12-2(401mil,834.213mil) on L1 And Track (423mil,779.205mil)(423mil,855.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R13-1(907.008mil,615mil) on L1 And Track (852mil,593mil)(928mil,593mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R13-1(907.008mil,615mil) on L1 And Track (852mil,637mil)(928mil,637mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R13-1(907.008mil,615mil) on L1 And Track (928mil,593mil)(928mil,637mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R13-2(872.992mil,615mil) on L1 And Track (852mil,593mil)(852mil,637mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R13-2(872.992mil,615mil) on L1 And Track (852mil,593mil)(928mil,593mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R13-2(872.992mil,615mil) on L1 And Track (852mil,637mil)(928mil,637mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R14-1(411mil,152mil) on L1 And Track (389mil,172.992mil)(433mil,172.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R14-1(411mil,152mil) on L1 And Track (389mil,96.992mil)(389mil,172.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R14-1(411mil,152mil) on L1 And Track (433mil,96.992mil)(433mil,172.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R14-2(411mil,117.984mil) on L1 And Track (389mil,96.992mil)(389mil,172.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R14-2(411mil,117.984mil) on L1 And Track (389mil,96.992mil)(433mil,96.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R14-2(411mil,117.984mil) on L1 And Track (433mil,96.992mil)(433mil,172.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R15-1(410mil,237.992mil) on L1 And Track (388mil,217mil)(388mil,293mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R15-1(410mil,237.992mil) on L1 And Track (388mil,217mil)(432mil,217mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R15-1(410mil,237.992mil) on L1 And Track (432mil,217mil)(432mil,293mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R15-2(410mil,272.008mil) on L1 And Track (388mil,217mil)(388mil,293mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R15-2(410mil,272.008mil) on L1 And Track (388mil,293mil)(432mil,293mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R15-2(410mil,272.008mil) on L1 And Track (432mil,217mil)(432mil,293mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R16-1(1019mil,664.008mil) on L1 And Track (1041mil,609mil)(1041mil,685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R16-1(1019mil,664.008mil) on L1 And Track (997mil,609mil)(997mil,685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R16-1(1019mil,664.008mil) on L1 And Track (997mil,685mil)(1041mil,685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R16-2(1019mil,629.992mil) on L1 And Track (1041mil,609mil)(1041mil,685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R16-2(1019mil,629.992mil) on L1 And Track (997mil,609mil)(1041mil,609mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R16-2(1019mil,629.992mil) on L1 And Track (997mil,609mil)(997mil,685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R17-1(1650mil,275.984mil) on L1 And Track (1628mil,254.992mil)(1628mil,330.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R17-1(1650mil,275.984mil) on L1 And Track (1628mil,254.992mil)(1672mil,254.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R17-1(1650mil,275.984mil) on L1 And Track (1672mil,254.992mil)(1672mil,330.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R17-2(1650mil,310mil) on L1 And Track (1628mil,254.992mil)(1628mil,330.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R17-2(1650mil,310mil) on L1 And Track (1628mil,330.992mil)(1672mil,330.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R17-2(1650mil,310mil) on L1 And Track (1672mil,254.992mil)(1672mil,330.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R18-1(1952.992mil,850mil) on L1 And Track (1932mil,828mil)(1932mil,872mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R18-1(1952.992mil,850mil) on L1 And Track (1932mil,828mil)(2008mil,828mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R18-1(1952.992mil,850mil) on L1 And Track (1932mil,872mil)(2008mil,872mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R18-2(1987.008mil,850mil) on L1 And Track (1932mil,828mil)(2008mil,828mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R18-2(1987.008mil,850mil) on L1 And Track (1932mil,872mil)(2008mil,872mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R18-2(1987.008mil,850mil) on L1 And Track (2008mil,828mil)(2008mil,872mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R19-1(2052.008mil,150mil) on L1 And Track (1997mil,128mil)(2073mil,128mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R19-1(2052.008mil,150mil) on L1 And Track (1997mil,172mil)(2073mil,172mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R19-1(2052.008mil,150mil) on L1 And Track (2073mil,128mil)(2073mil,172mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R19-2(2017.992mil,150mil) on L1 And Track (1997mil,128mil)(1997mil,172mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R19-2(2017.992mil,150mil) on L1 And Track (1997mil,128mil)(2073mil,128mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R19-2(2017.992mil,150mil) on L1 And Track (1997mil,172mil)(2073mil,172mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R20-1(2157.008mil,150mil) on L1 And Track (2102mil,128mil)(2178mil,128mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R20-1(2157.008mil,150mil) on L1 And Track (2102mil,172mil)(2178mil,172mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R20-1(2157.008mil,150mil) on L1 And Track (2178mil,128mil)(2178mil,172mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R20-2(2122.992mil,150mil) on L1 And Track (2102mil,128mil)(2102mil,172mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R20-2(2122.992mil,150mil) on L1 And Track (2102mil,128mil)(2178mil,128mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R20-2(2122.992mil,150mil) on L1 And Track (2102mil,172mil)(2178mil,172mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.461mil < 10mil) Between Pad R2-1(756mil,510mil) on L1 And Track (667mil,488mil)(743mil,488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.461mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.461mil < 10mil) Between Pad R2-1(756mil,510mil) on L1 And Track (667mil,532mil)(743mil,532mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.461mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R2-1(756mil,510mil) on L1 And Track (700.992mil,488mil)(776.992mil,488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R2-1(756mil,510mil) on L1 And Track (700.992mil,532mil)(776.992mil,532mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2-1(756mil,510mil) on L1 And Track (743mil,488mil)(743mil,532mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R2-1(756mil,510mil) on L1 And Track (776.992mil,488mil)(776.992mil,532mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R21-1(1952.992mil,800mil) on L1 And Track (1932mil,778mil)(1932mil,822mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R21-1(1952.992mil,800mil) on L1 And Track (1932mil,778mil)(2008mil,778mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R21-1(1952.992mil,800mil) on L1 And Track (1932mil,822mil)(2008mil,822mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R21-2(1987.008mil,800mil) on L1 And Track (1932mil,778mil)(2008mil,778mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R21-2(1987.008mil,800mil) on L1 And Track (1932mil,822mil)(2008mil,822mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R21-2(1987.008mil,800mil) on L1 And Track (2008mil,778mil)(2008mil,822mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R2-2(721.984mil,510mil) on L1 And Track (667mil,488mil)(743mil,488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R2-2(721.984mil,510mil) on L1 And Track (667mil,532mil)(743mil,532mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R2-2(721.984mil,510mil) on L1 And Track (700.992mil,488mil)(700.992mil,532mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R2-2(721.984mil,510mil) on L1 And Track (700.992mil,488mil)(776.992mil,488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R2-2(721.984mil,510mil) on L1 And Track (700.992mil,532mil)(776.992mil,532mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.386mil < 10mil) Between Pad R2-2(721.984mil,510mil) on L1 And Track (743mil,488mil)(743mil,532mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R22-1(1018mil,810.992mil) on L1 And Track (1040mil,790mil)(1040mil,866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R22-1(1018mil,810.992mil) on L1 And Track (996mil,790mil)(1040mil,790mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R22-1(1018mil,810.992mil) on L1 And Track (996mil,790mil)(996mil,866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R22-2(1018mil,845.008mil) on L1 And Track (1040mil,790mil)(1040mil,866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R22-2(1018mil,845.008mil) on L1 And Track (996mil,790mil)(996mil,866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R22-2(1018mil,845.008mil) on L1 And Track (996mil,866mil)(1040mil,866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R23-1(1913.992mil,514mil) on L1 And Track (1893mil,492mil)(1893mil,536mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R23-1(1913.992mil,514mil) on L1 And Track (1893mil,492mil)(1969mil,492mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R23-1(1913.992mil,514mil) on L1 And Track (1893mil,536mil)(1969mil,536mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R23-1(1913.992mil,514mil) on L1 And Track (1927mil,492mil)(1927mil,536mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.463mil < 10mil) Between Pad R23-1(1913.992mil,514mil) on L1 And Track (1927mil,492mil)(2003mil,492mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.463mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.463mil < 10mil) Between Pad R23-1(1913.992mil,514mil) on L1 And Track (1927mil,536mil)(2003mil,536mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.463mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R23-2(1948.008mil,514mil) on L1 And Track (1893mil,492mil)(1969mil,492mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R23-2(1948.008mil,514mil) on L1 And Track (1893mil,536mil)(1969mil,536mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.378mil < 10mil) Between Pad R23-2(1948.008mil,514mil) on L1 And Track (1927mil,492mil)(1927mil,536mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R23-2(1948.008mil,514mil) on L1 And Track (1927mil,492mil)(2003mil,492mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R23-2(1948.008mil,514mil) on L1 And Track (1927mil,536mil)(2003mil,536mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R23-2(1948.008mil,514mil) on L1 And Track (1969mil,492mil)(1969mil,536mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R24-1(1913.976mil,447mil) on L1 And Track (1892.984mil,425mil)(1892.984mil,469mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R24-1(1913.976mil,447mil) on L1 And Track (1892.984mil,425mil)(1968.984mil,425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R24-1(1913.976mil,447mil) on L1 And Track (1892.984mil,469mil)(1968.984mil,469mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R24-1(1913.976mil,447mil) on L1 And Track (1927mil,425mil)(1927mil,469mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.466mil < 10mil) Between Pad R24-1(1913.976mil,447mil) on L1 And Track (1927mil,425mil)(2003mil,425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.466mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.466mil < 10mil) Between Pad R24-1(1913.976mil,447mil) on L1 And Track (1927mil,469mil)(2003mil,469mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.466mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R24-2(1947.992mil,447mil) on L1 And Track (1892.984mil,425mil)(1968.984mil,425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R24-2(1947.992mil,447mil) on L1 And Track (1892.984mil,469mil)(1968.984mil,469mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R24-2(1947.992mil,447mil) on L1 And Track (1927mil,425mil)(1927mil,469mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R24-2(1947.992mil,447mil) on L1 And Track (1927mil,425mil)(2003mil,425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R24-2(1947.992mil,447mil) on L1 And Track (1927mil,469mil)(2003mil,469mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R24-2(1947.992mil,447mil) on L1 And Track (1968.984mil,425mil)(1968.984mil,469mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.463mil < 10mil) Between Pad R25-1(1982.008mil,514mil) on L1 And Track (1893mil,492mil)(1969mil,492mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.463mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.463mil < 10mil) Between Pad R25-1(1982.008mil,514mil) on L1 And Track (1893mil,536mil)(1969mil,536mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.463mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R25-1(1982.008mil,514mil) on L1 And Track (1927mil,492mil)(2003mil,492mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R25-1(1982.008mil,514mil) on L1 And Track (1927mil,536mil)(2003mil,536mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R25-1(1982.008mil,514mil) on L1 And Track (1969mil,492mil)(1969mil,536mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R25-1(1982.008mil,514mil) on L1 And Track (2003mil,492mil)(2003mil,536mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R25-2(1947.992mil,514mil) on L1 And Track (1893mil,492mil)(1969mil,492mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R25-2(1947.992mil,514mil) on L1 And Track (1893mil,536mil)(1969mil,536mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R25-2(1947.992mil,514mil) on L1 And Track (1927mil,492mil)(1927mil,536mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R25-2(1947.992mil,514mil) on L1 And Track (1927mil,492mil)(2003mil,492mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R25-2(1947.992mil,514mil) on L1 And Track (1927mil,536mil)(2003mil,536mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.378mil < 10mil) Between Pad R25-2(1947.992mil,514mil) on L1 And Track (1969mil,492mil)(1969mil,536mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.466mil < 10mil) Between Pad R26-1(1982.008mil,447mil) on L1 And Track (1892.984mil,425mil)(1968.984mil,425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.466mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.466mil < 10mil) Between Pad R26-1(1982.008mil,447mil) on L1 And Track (1892.984mil,469mil)(1968.984mil,469mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.466mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R26-1(1982.008mil,447mil) on L1 And Track (1927mil,425mil)(2003mil,425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R26-1(1982.008mil,447mil) on L1 And Track (1927mil,469mil)(2003mil,469mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R26-1(1982.008mil,447mil) on L1 And Track (1968.984mil,425mil)(1968.984mil,469mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R26-1(1982.008mil,447mil) on L1 And Track (2003mil,425mil)(2003mil,469mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R26-2(1947.992mil,447mil) on L1 And Track (1892.984mil,425mil)(1968.984mil,425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R26-2(1947.992mil,447mil) on L1 And Track (1892.984mil,469mil)(1968.984mil,469mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R26-2(1947.992mil,447mil) on L1 And Track (1927mil,425mil)(1927mil,469mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R26-2(1947.992mil,447mil) on L1 And Track (1927mil,425mil)(2003mil,425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R26-2(1947.992mil,447mil) on L1 And Track (1927mil,469mil)(2003mil,469mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R26-2(1947.992mil,447mil) on L1 And Track (1968.984mil,425mil)(1968.984mil,469mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R3-1(1790mil,187.992mil) on L1 And Track (1768mil,167mil)(1768mil,243mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R3-1(1790mil,187.992mil) on L1 And Track (1768mil,167mil)(1812mil,167mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R3-1(1790mil,187.992mil) on L1 And Track (1812mil,167mil)(1812mil,243mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R3-2(1790mil,222.008mil) on L1 And Track (1768mil,167mil)(1768mil,243mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R3-2(1790mil,222.008mil) on L1 And Track (1768mil,243mil)(1812mil,243mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R3-2(1790mil,222.008mil) on L1 And Track (1812mil,167mil)(1812mil,243mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R4-1(1790mil,817.008mil) on L1 And Track (1768mil,762mil)(1768mil,838mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R4-1(1790mil,817.008mil) on L1 And Track (1768mil,838mil)(1812mil,838mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R4-1(1790mil,817.008mil) on L1 And Track (1812mil,762mil)(1812mil,838mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R4-2(1790mil,782.992mil) on L1 And Track (1768mil,762mil)(1768mil,838mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R4-2(1790mil,782.992mil) on L1 And Track (1768mil,762mil)(1812mil,762mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R4-2(1790mil,782.992mil) on L1 And Track (1812mil,762mil)(1812mil,838mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R5-1(932.008mil,855mil) on L1 And Track (877mil,833mil)(953mil,833mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R5-1(932.008mil,855mil) on L1 And Track (877mil,877mil)(953mil,877mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R5-1(932.008mil,855mil) on L1 And Track (953mil,833mil)(953mil,877mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R5-2(897.992mil,855mil) on L1 And Track (877mil,833mil)(877mil,877mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R5-2(897.992mil,855mil) on L1 And Track (877mil,833mil)(953mil,833mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R5-2(897.992mil,855mil) on L1 And Track (877mil,877mil)(953mil,877mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R6-1(494.992mil,736mil) on L1 And Track (474mil,714mil)(474mil,758mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R6-1(494.992mil,736mil) on L1 And Track (474mil,714mil)(550mil,714mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R6-1(494.992mil,736mil) on L1 And Track (474mil,758mil)(550mil,758mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.189mil < 10mil) Between Pad R6-1(494.992mil,736mil) on L1 And Track (488mil,674mil)(488mil,716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.189mil < 10mil) Between Pad R6-1(494.992mil,736mil) on L1 And Track (488mil,716mil)(562mil,716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R6-2(529.008mil,736mil) on L1 And Track (474mil,714mil)(550mil,714mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R6-2(529.008mil,736mil) on L1 And Track (474mil,758mil)(550mil,758mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.189mil < 10mil) Between Pad R6-2(529.008mil,736mil) on L1 And Track (488mil,716mil)(562mil,716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R6-2(529.008mil,736mil) on L1 And Track (550mil,714mil)(550mil,758mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R7-1(494.992mil,786mil) on L1 And Track (474mil,764mil)(474mil,808mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R7-1(494.992mil,786mil) on L1 And Track (474mil,764mil)(550mil,764mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R7-1(494.992mil,786mil) on L1 And Track (474mil,808mil)(550mil,808mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R7-2(529.008mil,786mil) on L1 And Track (474mil,764mil)(550mil,764mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R7-2(529.008mil,786mil) on L1 And Track (474mil,808mil)(550mil,808mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R7-2(529.008mil,786mil) on L1 And Track (550mil,764mil)(550mil,808mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R8-1(595mil,572.992mil) on L1 And Track (573mil,552mil)(573mil,628mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R8-1(595mil,572.992mil) on L1 And Track (573mil,552mil)(617mil,552mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R8-1(595mil,572.992mil) on L1 And Track (617mil,552mil)(617mil,628mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R8-2(595mil,607.008mil) on L1 And Track (573mil,552mil)(573mil,628mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R8-2(595mil,607.008mil) on L1 And Track (573mil,628mil)(617mil,628mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R8-2(595mil,607.008mil) on L1 And Track (617mil,552mil)(617mil,628mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R9-1(872.992mil,565mil) on L1 And Track (852mil,543mil)(852mil,587mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R9-1(872.992mil,565mil) on L1 And Track (852mil,543mil)(928mil,543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R9-1(872.992mil,565mil) on L1 And Track (852mil,587mil)(928mil,587mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R9-2(907.008mil,565mil) on L1 And Track (852mil,543mil)(928mil,543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R9-2(907.008mil,565mil) on L1 And Track (852mil,587mil)(928mil,587mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R9-2(907.008mil,565mil) on L1 And Track (928mil,543mil)(928mil,587mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.87mil < 10mil) Between Pad U3-1(653mil,380.551mil) on L1 And Track (699.26mil,158.11mil)(699.26mil,421.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.87mil < 10mil) Between Pad U3-2(653mil,290mil) on L1 And Track (699.26mil,158.11mil)(699.26mil,421.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.87mil < 10mil) Between Pad U3-3(653mil,199.449mil) on L1 And Track (699.26mil,158.11mil)(699.26mil,421.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.87mil < 10mil) Between Pad U3-4(899.063mil,290mil) on L1 And Track (852.803mil,158.11mil)(852.803mil,421.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.87mil]
Rule Violations :385

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Room FTDI (Bounding Region = (10591mil, 12656mil, 10819.37mil, 12887mil) (False)
Rule Violations :0

Processing Rule : Room USBC2 (Bounding Region = (10176mil, 12074mil, 10307mil, 12366mil) (False)
Rule Violations :0

Processing Rule : Room USBC1 (Bounding Region = (10183mil, 12628mil, 10303mil, 12920mil) (False)
Rule Violations :0

Processing Rule : Component Clearance Constraint ( Horizontal Gap = 0mil, Vertical Gap = 0mil ) (InComponent('R1')),(InComponent('R2')) 
   Violation between Component Clearance Constraint: (Collision) Between SMT Small Component R1-0R (705mil,510mil) on L1 And SMT Small Component R2-0R (738.992mil,510mil) on L1 
Rule Violations :1

Processing Rule : Component Clearance Constraint ( Horizontal Gap = 10mil, Vertical Gap = 10mil ) (All),(All) 
Rule Violations :0

Processing Rule : Component Clearance Constraint ( Horizontal Gap = 0mil, Vertical Gap = 0mil ) (InComponent('R24')),(InComponent('R26')) 
   Violation between Component Clearance Constraint: (Collision) Between SMT Small Component R24-0R (1930.984mil,447mil) on L1 And SMT Small Component R26-0R (1965mil,447mil) on L1 
Rule Violations :1

Processing Rule : Component Clearance Constraint ( Horizontal Gap = 0mil, Vertical Gap = 0mil ) (InComponent('R23')),(InComponent('R25')) 
   Violation between Component Clearance Constraint: (Collision) Between SMT Small Component R23-0R (1931mil,514mil) on L1 And SMT Small Component R25-0R (1965mil,514mil) on L1 
Rule Violations :1

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 533
Waived Violations : 0
Time Elapsed        : 00:00:00