
icetime topological timing analysis report
==========================================

Info: max_span_hack is enabled: estimate is conservative.

Report for critical path:
-------------------------

        lc40_9_26_1 (LogicCell40) [clk] -> lcout: 1.491 ns
     1.491 ns net_36701 (fifo.ledcnt_txerr[0])
        t242 (LocalMux) I -> O: 1.099 ns
        inmux_8_27_36865_36898 (InMux) I -> O: 0.662 ns
        lc40_8_27_0 (LogicCell40) in1 -> carryout: 0.675 ns
     3.928 ns t2
        lc40_8_27_1 (LogicCell40) carryin -> carryout: 0.278 ns
     4.206 ns net_36902 (fifo.ledcnt_txerr_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2])
        lc40_8_27_2 (LogicCell40) carryin -> carryout: 0.278 ns
     4.484 ns net_36908 (fifo.ledcnt_txerr_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3])
        lc40_8_27_3 (LogicCell40) carryin -> carryout: 0.278 ns
     4.762 ns net_36914 (fifo.ledcnt_txerr_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4])
        lc40_8_27_4 (LogicCell40) carryin -> carryout: 0.278 ns
     5.040 ns net_36920 (fifo.ledcnt_txerr_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5])
        lc40_8_27_5 (LogicCell40) carryin -> carryout: 0.278 ns
     5.318 ns net_36926 (fifo.ledcnt_txerr_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6])
        lc40_8_27_6 (LogicCell40) carryin -> carryout: 0.278 ns
     5.596 ns net_36932 (fifo.ledcnt_txerr_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7])
        lc40_8_27_7 (LogicCell40) carryin -> carryout: 0.278 ns
     5.875 ns net_36938 (fifo.ledcnt_txerr_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8])
        t5 (ICE_CARRY_IN_MUX) carryinitin -> carryinitout: 0.556 ns
        lc40_8_28_0 (LogicCell40) carryin -> carryout: 0.278 ns
     6.709 ns net_37019 (fifo.ledcnt_txerr_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[9])
        lc40_8_28_1 (LogicCell40) carryin -> carryout: 0.278 ns
     6.987 ns net_37025 (fifo.ledcnt_txerr_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[10])
        lc40_8_28_2 (LogicCell40) carryin -> carryout: 0.278 ns
     7.265 ns net_37031 (fifo.ledcnt_txerr_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[11])
        lc40_8_28_3 (LogicCell40) carryin -> carryout: 0.278 ns
     7.543 ns net_37037 (fifo.ledcnt_txerr_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[12])
        lc40_8_28_4 (LogicCell40) carryin -> carryout: 0.278 ns
     7.822 ns net_37043 (fifo.ledcnt_txerr_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[13])
        lc40_8_28_5 (LogicCell40) carryin -> carryout: 0.278 ns
     8.100 ns net_37049 (fifo.ledcnt_txerr_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[14])
        lc40_8_28_6 (LogicCell40) carryin -> carryout: 0.278 ns
     8.378 ns net_37055 (fifo.ledcnt_txerr_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[15])
        lc40_8_28_7 (LogicCell40) carryin -> carryout: 0.278 ns
     8.656 ns net_37061 (fifo.ledcnt_txerr_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[16])
        t10 (ICE_CARRY_IN_MUX) carryinitin -> carryinitout: 0.556 ns
        lc40_8_29_0 (LogicCell40) carryin -> carryout: 0.278 ns
     9.490 ns net_37142 (fifo.ledcnt_txerr_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[17])
        lc40_8_29_1 (LogicCell40) carryin -> carryout: 0.278 ns
     9.768 ns net_37148 (fifo.ledcnt_txerr_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[18])
        lc40_8_29_2 (LogicCell40) carryin -> carryout: 0.278 ns
    10.047 ns net_37154 (fifo.ledcnt_txerr_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[19])
        lc40_8_29_3 (LogicCell40) carryin -> carryout: 0.278 ns
    10.325 ns net_37160 (fifo.ledcnt_txerr_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[20])
        lc40_8_29_4 (LogicCell40) carryin -> carryout: 0.278 ns
    10.603 ns net_37166 (fifo.ledcnt_txerr_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[21])
        lc40_8_29_5 (LogicCell40) carryin -> carryout: 0.278 ns
    10.881 ns net_37172 (fifo.ledcnt_txerr_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[22])
        lc40_8_29_6 (LogicCell40) carryin -> carryout: 0.278 ns
    11.159 ns net_37178 (fifo.ledcnt_txerr_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[23])
        lc40_8_29_7 (LogicCell40) carryin -> carryout: 0.278 ns
    11.437 ns net_37184 (fifo.ledcnt_txerr_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[24])
        t13 (ICE_CARRY_IN_MUX) carryinitin -> carryinitout: 0.556 ns
        lc40_8_30_0 (LogicCell40) carryin -> carryout: 0.278 ns
    12.272 ns net_37265 (fifo.ledcnt_txerr_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[25])
        inmux_8_30_37265_37275 (InMux) I -> O: 0.662 ns
        lc40_8_30_1 (LogicCell40) in3 -> lcout: 0.874 ns
    13.808 ns net_33362 (fifo.ledcnt_txerr_SB_DFFSR_Q_D_SB_LUT4_O_I1)
        t237 (LocalMux) I -> O: 1.099 ns
        inmux_8_30_37234_37303 (InMux) I -> O: 0.662 ns
    15.570 ns net_37303 (fifo.ledcnt_txerr_SB_DFFSR_Q_D_SB_LUT4_O_I1)
        lc40_8_30_6 (LogicCell40) in1 [setup]: 1.007 ns
    16.576 ns net_33367 (fifo.ledcnt_txerr[25])

Resolvable net names on path:
     1.491 ns ..  3.252 ns fifo.ledcnt_txerr[0]
     4.206 ns ..  4.206 ns fifo.ledcnt_txerr_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
     4.484 ns ..  4.484 ns fifo.ledcnt_txerr_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
     4.762 ns ..  4.762 ns fifo.ledcnt_txerr_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
     5.040 ns ..  5.040 ns fifo.ledcnt_txerr_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
     5.318 ns ..  5.318 ns fifo.ledcnt_txerr_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
     5.596 ns ..  5.596 ns fifo.ledcnt_txerr_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
     5.875 ns ..  6.431 ns fifo.ledcnt_txerr_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
     6.709 ns ..  6.709 ns fifo.ledcnt_txerr_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
     6.987 ns ..  6.987 ns fifo.ledcnt_txerr_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[10]
     7.265 ns ..  7.265 ns fifo.ledcnt_txerr_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[11]
     7.543 ns ..  7.543 ns fifo.ledcnt_txerr_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[12]
     7.822 ns ..  7.822 ns fifo.ledcnt_txerr_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[13]
     8.100 ns ..  8.100 ns fifo.ledcnt_txerr_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[14]
     8.378 ns ..  8.378 ns fifo.ledcnt_txerr_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[15]
     8.656 ns ..  9.212 ns fifo.ledcnt_txerr_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[16]
     9.490 ns ..  9.490 ns fifo.ledcnt_txerr_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[17]
     9.768 ns ..  9.768 ns fifo.ledcnt_txerr_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[18]
    10.047 ns .. 10.047 ns fifo.ledcnt_txerr_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[19]
    10.325 ns .. 10.325 ns fifo.ledcnt_txerr_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[20]
    10.603 ns .. 10.603 ns fifo.ledcnt_txerr_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[21]
    10.881 ns .. 10.881 ns fifo.ledcnt_txerr_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[22]
    11.159 ns .. 11.159 ns fifo.ledcnt_txerr_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[23]
    11.437 ns .. 11.993 ns fifo.ledcnt_txerr_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[24]
    12.272 ns .. 12.934 ns fifo.ledcnt_txerr_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[25]
    13.808 ns .. 15.570 ns fifo.ledcnt_txerr_SB_DFFSR_Q_D_SB_LUT4_O_I1
                  lcout -> fifo.ledcnt_txerr[25]

Total number of logic levels: 27
Total path delay: 16.58 ns (60.33 MHz)

