{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575409379482 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575409379483 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  3 13:42:59 2019 " "Processing started: Tue Dec  3 13:42:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575409379483 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1575409379483 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off design_project -c design_project --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off design_project -c design_project --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1575409379483 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1575409379654 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1575409379654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parsed_clock/parser.sv 1 1 " "Found 1 design units, including 1 entities, in source file parsed_clock/parser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parser " "Found entity 1: parser" {  } { { "parsed_clock/parser.sv" "" { Text "/home/olsonadr/cs/secondyear/ece/design/quartus/parsed_clock/parser.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575409386307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1575409386307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parsed_clock/enable_flip_flop.bdf 1 1 " "Found 1 design units, including 1 entities, in source file parsed_clock/enable_flip_flop.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 enable_flip_flop " "Found entity 1: enable_flip_flop" {  } { { "parsed_clock/enable_flip_flop.bdf" "" { Schematic "/home/olsonadr/cs/secondyear/ece/design/quartus/parsed_clock/enable_flip_flop.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575409386307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1575409386307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parsed_clock/delay.bdf 1 1 " "Found 1 design units, including 1 entities, in source file parsed_clock/delay.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 delay " "Found entity 1: delay" {  } { { "parsed_clock/delay.bdf" "" { Schematic "/home/olsonadr/cs/secondyear/ece/design/quartus/parsed_clock/delay.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575409386308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1575409386308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parsed_clock/counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file parsed_clock/counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "parsed_clock/counter.sv" "" { Text "/home/olsonadr/cs/secondyear/ece/design/quartus/parsed_clock/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575409386308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1575409386308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parsed_clock/comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file parsed_clock/comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "parsed_clock/comparator.sv" "" { Text "/home/olsonadr/cs/secondyear/ece/design/quartus/parsed_clock/comparator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575409386308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1575409386308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top_level.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.bdf" "" { Schematic "/home/olsonadr/cs/secondyear/ece/design/quartus/top_level.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575409386309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1575409386309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "L293D_encoder/testbench/sv_blocks/L293D_test_chip.sv 1 1 " "Found 1 design units, including 1 entities, in source file L293D_encoder/testbench/sv_blocks/L293D_test_chip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 L293D_test_chip " "Found entity 1: L293D_test_chip" {  } { { "L293D_encoder/testbench/sv_blocks/L293D_test_chip.sv" "" { Text "/home/olsonadr/cs/secondyear/ece/design/quartus/L293D_encoder/testbench/sv_blocks/L293D_test_chip.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575409386309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1575409386309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "L293D_encoder/testbench/blocks/motor_simple_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file L293D_encoder/testbench/blocks/motor_simple_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 motor_simple_test " "Found entity 1: motor_simple_test" {  } { { "L293D_encoder/testbench/blocks/motor_simple_test.bdf" "" { Schematic "/home/olsonadr/cs/secondyear/ece/design/quartus/L293D_encoder/testbench/blocks/motor_simple_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575409386309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1575409386309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "L293D_encoder/L293D_encoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file L293D_encoder/L293D_encoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 L293D_encoder " "Found entity 1: L293D_encoder" {  } { { "L293D_encoder/L293D_encoder.sv" "" { Text "/home/olsonadr/cs/secondyear/ece/design/quartus/L293D_encoder/L293D_encoder.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575409386310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1575409386310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nes_decoder/test/sv_blocks/nes_test_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file nes_decoder/test/sv_blocks/nes_test_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nes_test_controller " "Found entity 1: nes_test_controller" {  } { { "nes_decoder/test/sv_blocks/nes_test_controller.sv" "" { Text "/home/olsonadr/cs/secondyear/ece/design/quartus/nes_decoder/test/sv_blocks/nes_test_controller.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575409386310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1575409386310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nes_decoder/test/blocks/nes_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file nes_decoder/test/blocks/nes_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 nes_test " "Found entity 1: nes_test" {  } { { "nes_decoder/test/blocks/nes_test.bdf" "" { Schematic "/home/olsonadr/cs/secondyear/ece/design/quartus/nes_decoder/test/blocks/nes_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575409386310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1575409386310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nes_decoder/nes_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file nes_decoder/nes_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nes_decoder " "Found entity 1: nes_decoder" {  } { { "nes_decoder/nes_decoder.sv" "" { Text "/home/olsonadr/cs/secondyear/ece/design/quartus/nes_decoder/nes_decoder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575409386311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1575409386311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nes_to_motor/nes_to_motor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nes_to_motor/nes_to_motor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nes_to_motor " "Found entity 1: nes_to_motor" {  } { { "nes_to_motor/nes_to_motor.sv" "" { Text "/home/olsonadr/cs/secondyear/ece/design/quartus/nes_to_motor/nes_to_motor.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575409386311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1575409386311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parsed_clock/parsed_clock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file parsed_clock/parsed_clock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 parsed_clock " "Found entity 1: parsed_clock" {  } { { "parsed_clock/parsed_clock.bdf" "" { Schematic "/home/olsonadr/cs/secondyear/ece/design/quartus/parsed_clock/parsed_clock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575409386312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1575409386312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_6/sevenseg.sv 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg_6/sevenseg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "seven_seg_6/sevenseg.sv" "" { Text "/home/olsonadr/cs/secondyear/ece/design/quartus/seven_seg_6/sevenseg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575409386312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1575409386312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_6/seven_seg_6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg_6/seven_seg_6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_6 " "Found entity 1: seven_seg_6" {  } { { "seven_seg_6/seven_seg_6.bdf" "" { Schematic "/home/olsonadr/cs/secondyear/ece/design/quartus/seven_seg_6/seven_seg_6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575409386312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1575409386312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parsed_clock/mux4.sv 1 1 " "Found 1 design units, including 1 entities, in source file parsed_clock/mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "parsed_clock/mux4.sv" "" { Text "/home/olsonadr/cs/secondyear/ece/design/quartus/parsed_clock/mux4.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575409386313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1575409386313 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1575409386352 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst10 " "Primitive \"NOT\" of instance \"inst10\" not used" {  } { { "top_level.bdf" "" { Schematic "/home/olsonadr/cs/secondyear/ece/design/quartus/top_level.bdf" { { 440 208 256 472 "inst10" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Design Software" 0 -1 1575409386353 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst11 " "Primitive \"NOT\" of instance \"inst11\" not used" {  } { { "top_level.bdf" "" { Schematic "/home/olsonadr/cs/secondyear/ece/design/quartus/top_level.bdf" { { 480 208 256 512 "inst11" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Design Software" 0 -1 1575409386353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nes_decoder nes_decoder:wow " "Elaborating entity \"nes_decoder\" for hierarchy \"nes_decoder:wow\"" {  } { { "top_level.bdf" "wow" { Schematic "/home/olsonadr/cs/secondyear/ece/design/quartus/top_level.bdf" { { 296 -152 48 536 "wow" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1575409386354 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 nes_decoder.sv(89) " "Verilog HDL assignment warning at nes_decoder.sv(89): truncated value with size 32 to match size of target (4)" {  } { { "nes_decoder/nes_decoder.sv" "" { Text "/home/olsonadr/cs/secondyear/ece/design/quartus/nes_decoder/nes_decoder.sv" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1575409386354 "|top_level|nes_decoder:wow"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L293D_encoder L293D_encoder:asd " "Elaborating entity \"L293D_encoder\" for hierarchy \"L293D_encoder:asd\"" {  } { { "top_level.bdf" "asd" { Schematic "/home/olsonadr/cs/secondyear/ece/design/quartus/top_level.bdf" { { 536 768 952 680 "asd" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1575409386354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nes_to_motor nes_to_motor:dsa " "Elaborating entity \"nes_to_motor\" for hierarchy \"nes_to_motor:dsa\"" {  } { { "top_level.bdf" "dsa" { Schematic "/home/olsonadr/cs/secondyear/ece/design/quartus/top_level.bdf" { { 536 560 752 648 "dsa" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1575409386355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_6 seven_seg_6:inst4 " "Elaborating entity \"seven_seg_6\" for hierarchy \"seven_seg_6:inst4\"" {  } { { "top_level.bdf" "inst4" { Schematic "/home/olsonadr/cs/secondyear/ece/design/quartus/top_level.bdf" { { 304 992 1168 464 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1575409386355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg seven_seg_6:inst4\|sevenseg:inst " "Elaborating entity \"sevenseg\" for hierarchy \"seven_seg_6:inst4\|sevenseg:inst\"" {  } { { "seven_seg_6/seven_seg_6.bdf" "inst" { Schematic "/home/olsonadr/cs/secondyear/ece/design/quartus/seven_seg_6/seven_seg_6.bdf" { { 88 320 520 168 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1575409386356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parsed_clock parsed_clock:inst5 " "Elaborating entity \"parsed_clock\" for hierarchy \"parsed_clock:inst5\"" {  } { { "top_level.bdf" "inst5" { Schematic "/home/olsonadr/cs/secondyear/ece/design/quartus/top_level.bdf" { { 304 680 976 464 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1575409386357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parser parsed_clock:inst5\|parser:inst3 " "Elaborating entity \"parser\" for hierarchy \"parsed_clock:inst5\|parser:inst3\"" {  } { { "parsed_clock/parsed_clock.bdf" "inst3" { Schematic "/home/olsonadr/cs/secondyear/ece/design/quartus/parsed_clock/parsed_clock.bdf" { { 480 664 952 656 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1575409386360 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 parser.sv(17) " "Verilog HDL assignment warning at parser.sv(17): truncated value with size 32 to match size of target (30)" {  } { { "parsed_clock/parser.sv" "" { Text "/home/olsonadr/cs/secondyear/ece/design/quartus/parsed_clock/parser.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1575409386361 "|top_level|parsed_clock:inst5|parser:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 parser.sv(19) " "Verilog HDL assignment warning at parser.sv(19): truncated value with size 32 to match size of target (6)" {  } { { "parsed_clock/parser.sv" "" { Text "/home/olsonadr/cs/secondyear/ece/design/quartus/parsed_clock/parser.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1575409386361 "|top_level|parsed_clock:inst5|parser:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 parser.sv(20) " "Verilog HDL assignment warning at parser.sv(20): truncated value with size 32 to match size of target (4)" {  } { { "parsed_clock/parser.sv" "" { Text "/home/olsonadr/cs/secondyear/ece/design/quartus/parsed_clock/parser.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1575409386361 "|top_level|parsed_clock:inst5|parser:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 parser.sv(21) " "Verilog HDL assignment warning at parser.sv(21): truncated value with size 32 to match size of target (4)" {  } { { "parsed_clock/parser.sv" "" { Text "/home/olsonadr/cs/secondyear/ece/design/quartus/parsed_clock/parser.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1575409386361 "|top_level|parsed_clock:inst5|parser:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 parser.sv(23) " "Verilog HDL assignment warning at parser.sv(23): truncated value with size 32 to match size of target (6)" {  } { { "parsed_clock/parser.sv" "" { Text "/home/olsonadr/cs/secondyear/ece/design/quartus/parsed_clock/parser.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1575409386361 "|top_level|parsed_clock:inst5|parser:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 parser.sv(24) " "Verilog HDL assignment warning at parser.sv(24): truncated value with size 32 to match size of target (4)" {  } { { "parsed_clock/parser.sv" "" { Text "/home/olsonadr/cs/secondyear/ece/design/quartus/parsed_clock/parser.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1575409386361 "|top_level|parsed_clock:inst5|parser:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 parser.sv(25) " "Verilog HDL assignment warning at parser.sv(25): truncated value with size 32 to match size of target (4)" {  } { { "parsed_clock/parser.sv" "" { Text "/home/olsonadr/cs/secondyear/ece/design/quartus/parsed_clock/parser.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1575409386361 "|top_level|parsed_clock:inst5|parser:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 parser.sv(27) " "Verilog HDL assignment warning at parser.sv(27): truncated value with size 32 to match size of target (5)" {  } { { "parsed_clock/parser.sv" "" { Text "/home/olsonadr/cs/secondyear/ece/design/quartus/parsed_clock/parser.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1575409386361 "|top_level|parsed_clock:inst5|parser:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 parser.sv(28) " "Verilog HDL assignment warning at parser.sv(28): truncated value with size 32 to match size of target (4)" {  } { { "parsed_clock/parser.sv" "" { Text "/home/olsonadr/cs/secondyear/ece/design/quartus/parsed_clock/parser.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1575409386361 "|top_level|parsed_clock:inst5|parser:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 parser.sv(29) " "Verilog HDL assignment warning at parser.sv(29): truncated value with size 32 to match size of target (4)" {  } { { "parsed_clock/parser.sv" "" { Text "/home/olsonadr/cs/secondyear/ece/design/quartus/parsed_clock/parser.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1575409386361 "|top_level|parsed_clock:inst5|parser:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter parsed_clock:inst5\|counter:inst " "Elaborating entity \"counter\" for hierarchy \"parsed_clock:inst5\|counter:inst\"" {  } { { "parsed_clock/parsed_clock.bdf" "inst" { Schematic "/home/olsonadr/cs/secondyear/ece/design/quartus/parsed_clock/parsed_clock.bdf" { { 264 936 1096 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1575409386361 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 counter.sv(8) " "Verilog HDL assignment warning at counter.sv(8): truncated value with size 32 to match size of target (30)" {  } { { "parsed_clock/counter.sv" "" { Text "/home/olsonadr/cs/secondyear/ece/design/quartus/parsed_clock/counter.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1575409386361 "|top_level|parsed_clock:inst5|counter:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay parsed_clock:inst5\|delay:inst6 " "Elaborating entity \"delay\" for hierarchy \"parsed_clock:inst5\|delay:inst6\"" {  } { { "parsed_clock/parsed_clock.bdf" "inst6" { Schematic "/home/olsonadr/cs/secondyear/ece/design/quartus/parsed_clock/parsed_clock.bdf" { { 264 592 800 392 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1575409386362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 parsed_clock:inst5\|delay:inst6\|mux4:inst " "Elaborating entity \"mux4\" for hierarchy \"parsed_clock:inst5\|delay:inst6\|mux4:inst\"" {  } { { "parsed_clock/delay.bdf" "inst" { Schematic "/home/olsonadr/cs/secondyear/ece/design/quartus/parsed_clock/delay.bdf" { { 336 1552 1832 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1575409386364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enable_flip_flop parsed_clock:inst5\|enable_flip_flop:inst7 " "Elaborating entity \"enable_flip_flop\" for hierarchy \"parsed_clock:inst5\|enable_flip_flop:inst7\"" {  } { { "parsed_clock/parsed_clock.bdf" "inst7" { Schematic "/home/olsonadr/cs/secondyear/ece/design/quartus/parsed_clock/parsed_clock.bdf" { { 120 344 536 216 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1575409386367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator parsed_clock:inst5\|comparator:inst1 " "Elaborating entity \"comparator\" for hierarchy \"parsed_clock:inst5\|comparator:inst1\"" {  } { { "parsed_clock/parsed_clock.bdf" "inst1" { Schematic "/home/olsonadr/cs/secondyear/ece/design/quartus/parsed_clock/parsed_clock.bdf" { { 432 424 584 608 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1575409386367 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1390 " "Peak virtual memory: 1390 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575409386403 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  3 13:43:06 2019 " "Processing ended: Tue Dec  3 13:43:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575409386403 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575409386403 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575409386403 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1575409386403 ""}
