Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto add9384767d34e3d982e307a79996a5a --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [D:/FPGA_study/projects/ip_cores/ip_cores.srcs/sim_1/new/tb_fifo/access_pkg.sv:87]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [D:/FPGA_study/projects/ip_cores/ip_cores.srcs/sim_1/new/tb_fifo/access_pkg.sv:93]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [D:/FPGA_study/projects/ip_cores/ip_cores.srcs/sim_1/new/tb_fifo/access_pkg.sv:100]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [D:/FPGA_study/projects/ip_cores/ip_cores.srcs/sim_1/new/tb_fifo/access_pkg.sv:106]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 87, File D:/FPGA_study/projects/ip_cores/ip_cores.srcs/sim_1/new/tb_fifo/access_pkg.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 93, File D:/FPGA_study/projects/ip_cores/ip_cores.srcs/sim_1/new/tb_fifo/access_pkg.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 100, File D:/FPGA_study/projects/ip_cores/ip_cores.srcs/sim_1/new/tb_fifo/access_pkg.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 106, File D:/FPGA_study/projects/ip_cores/ip_cores.srcs/sim_1/new/tb_fifo/access_pkg.sv
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/FPGA_study/projects/ip_cores/ip_cores.srcs/sim_1/new/tb_fifo/tb_fifo.sv" Line 60. Module tb_fifo has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/FPGA_study/projects/ip_cores/ip_cores.srcs/sim_1/new/tb_fifo/tb_fifo.sv" Line 23. Module read_intf has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/FPGA_study/projects/ip_cores/ip_cores.srcs/sim_1/new/tb_fifo/tb_fifo.sv" Line 28. Module drv_ck has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/FPGA_study/projects/ip_cores/ip_cores.srcs/sim_1/new/tb_fifo/tb_fifo.sv" Line 28. Module drv_ck has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/FPGA_study/projects/ip_cores/ip_cores.srcs/sim_1/new/tb_fifo/tb_fifo.sv" Line 34. Module mon_ck has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/FPGA_study/projects/ip_cores/ip_cores.srcs/sim_1/new/tb_fifo/tb_fifo.sv" Line 34. Module mon_ck has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/FPGA_study/projects/ip_cores/ip_cores.srcs/sim_1/new/tb_fifo/tb_fifo.sv" Line 41. Module write_intf has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/FPGA_study/projects/ip_cores/ip_cores.srcs/sim_1/new/tb_fifo/tb_fifo.sv" Line 46. Module drv_ck has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/FPGA_study/projects/ip_cores/ip_cores.srcs/sim_1/new/tb_fifo/tb_fifo.sv" Line 46. Module drv_ck has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/FPGA_study/projects/ip_cores/ip_cores.srcs/sim_1/new/tb_fifo/tb_fifo.sv" Line 52. Module mon_ck has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/FPGA_study/projects/ip_cores/ip_cores.srcs/sim_1/new/tb_fifo/tb_fifo.sv" Line 52. Module mon_ck has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/FPGA_study/projects/ip_cores/ip_cores.srcs/sources_1/new/fifo.v" Line 1. Module fifo has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/FPGA_study/projects/ip_cores/ip_cores.ip_user_files/ip/dfifo_1/sim/dfifo_1.v" Line 55. Module dfifo_1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/hdl/fifo_generator_v13_2_rfs.v" Line 1. Module fifo_generator_v13_2_3(C_DATA_COUNT_WIDTH=10,C_DEFAULT_VALUE="BlankString",C_DOUT_RST_VAL="0",C_DOUT_WIDTH=4,C_FAMILY="zynq",C_FULL_FLAGS_RST_VAL=0,C_HAS_RST=0,C_IMPLEMENTATION_TYPE=2,C_MIF_FILE_NAME="BlankString",C_PRIM_FIFO_TYPE="1kx18",C_PROG_EMPTY_THRESH_ASSERT_VAL=2,C_PROG_EMPTY_THRESH_NEGATE_VAL=3,C_PROG_FULL_THRESH_ASSERT_VAL=1021,C_PROG_FULL_THRESH_NEGATE_VAL=1020,C_RD_DATA_COUNT_WIDTH=11,C_RD_DEPTH=2048,C_RD_PNTR_WIDTH=11,C_WR_DATA_COUNT_WIDTH=10,C_WR_DEPTH=1024,C_WR_PNTR_WIDTH=10,C_AXI_TYPE=1,C_HAS_AXI_WR_CHANNEL=1,C_HAS_AXI_RD_CHANNEL=1,C_AXI_ID_WIDTH=1,C_AXI_LOCK_WIDTH=1,C_HAS_AXIS_TDATA=1,C_HAS_AXIS_TUSER=1,C_AXIS_TDATA_WIDTH=8,C_AXIS_TID_WIDTH=1,C_AXIS_TDEST_WIDTH=1,C_AXIS_TSTRB_WIDTH=1,C_AXIS_TKEEP_WIDTH=1,C_PRIM_FIFO_TYPE_WDCH="1kx36",C_PRIM_FIFO_TYPE_RDCH="1kx36",C_PRIM_FIFO_TYPE_AXIS="1kx18",C_DIN_WIDTH_WACH=1,C_PROG_FULL_TYPE_WACH=0,C_PROG_FULL_TYPE_WDCH=0,C_PROG_FULL_TYPE_WRCH=0,C_PROG_FULL_TYPE_RACH=0,C_PROG_FULL_TYPE_RDCH=0,C_PROG_FULL_TYPE_AXIS=0,C_PROG_EMPTY_TYPE_WACH=0,C_PROG_EMPTY_TYPE_WDCH=0,C_PROG_EMPTY_TYPE_WRCH=0,C_PROG_EMPTY_TYPE_RACH=0,C_PROG_EMPTY_TYPE_RDCH=0,C_PROG_EMPTY_TYPE_AXIS=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 98. Module fifo_generator_vlog_beh(C_DATA_COUNT_WIDTH=10,C_DEFAULT_VALUE="BlankString",C_DOUT_RST_VAL="0",C_DOUT_WIDTH=4,C_FAMILY="zynq",C_FULL_FLAGS_RST_VAL=0,C_HAS_RST=0,C_IMPLEMENTATION_TYPE=2,C_MIF_FILE_NAME="BlankString",C_PRIM_FIFO_TYPE="1kx18",C_PROG_EMPTY_THRESH_ASSERT_VAL=2,C_PROG_EMPTY_THRESH_NEGATE_VAL=3,C_PROG_FULL_THRESH_ASSERT_VAL=1021,C_PROG_FULL_THRESH_NEGATE_VAL=1020,C_RD_DATA_COUNT_WIDTH=11,C_RD_DEPTH=2048,C_RD_PNTR_WIDTH=11,C_WR_DATA_COUNT_WIDTH=10,C_WR_DEPTH=1024,C_WR_PNTR_WIDTH=10,C_AXI_TYPE=1,C_HAS_AXI_WR_CHANNEL=1,C_HAS_AXI_RD_CHANNEL=1,C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=64,C_AXI_LOCK_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_HAS_AXIS_TDATA=1,C_HAS_AXIS_TUSER=1,C_HAS_AXIS_TREADY=1,C_AXIS_TDATA_WIDTH=8,C_AXIS_TUSER_WIDTH=4,C_IMPLEMENTATION_TYPE_WACH=1,C_IMPLEMENTATION_TYPE_WDCH=1,C_IMPLEMENTATION_TYPE_WRCH=1,C_IMPLEMENTATION_TYPE_RACH=1,C_IMPLEMENTATION_TYPE_RDCH=1,C_IMPLEMENTATION_TYPE_AXIS=1,C_PRIM_FIFO_TYPE_WDCH="1kx36",C_PRIM_FIFO_TYPE_RDCH="1kx36",C_PRIM_FIFO_TYPE_AXIS="1kx18",C_DIN_WIDTH_WDCH=64,C_DIN_WIDTH_WRCH=2,C_DIN_WIDTH_RACH=32,C_DIN_WIDTH_RDCH=64,C_WR_DEPTH_WDCH=1024,C_WR_DEPTH_RDCH=1024,C_WR_DEPTH_AXIS=1024,C_WR_PNTR_WIDTH_WDCH=10,C_WR_PNTR_WIDTH_RDCH=10,C_WR_PNTR_WIDTH_AXIS=10,C_PROG_FULL_THRESH_ASSERT_VAL_WACH=1023,C_PROG_FULL_THRESH_ASSERT_VAL_WDCH=1023,C_PROG_FULL_THRESH_ASSERT_VAL_WRCH=1023,C_PROG_FULL_THRESH_ASSERT_VAL_RACH=1023,C_PROG_FULL_THRESH_ASSERT_VAL_RDCH=1023,C_PROG_FULL_THRESH_ASSERT_VAL_AXIS=1023,C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH=1022,C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH=1022,C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH=1022,C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH=1022,C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH=1022,C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS=1022) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 3366. Module fifo_generator_v13_2_3_CONV_VER(C_DATA_COUNT_WIDTH=10,C_DEFAULT_VALUE="BlankString",C_DOUT_RST_VAL=32'b0,C_DOUT_WIDTH=4,C_FAMILY="zynq",C_FULL_FLAGS_RST_VAL=0,C_IMPLEMENTATION_TYPE=2,C_MIF_FILE_NAME="BlankString",C_PRIM_FIFO_TYPE="1kx18",C_PROG_EMPTY_THRESH_ASSERT_VAL=2,C_PROG_EMPTY_THRESH_NEGATE_VAL=3,C_PROG_FULL_THRESH_ASSERT_VAL=1021,C_PROG_FULL_THRESH_NEGATE_VAL=1020,C_RD_DATA_COUNT_WIDTH=11,C_RD_DEPTH=2048,C_RD_PNTR_WIDTH=11,C_WR_DATA_COUNT_WIDTH=10,C_WR_DEPTH=1024,C_WR_PNTR_WIDTH=10,C_AXI_TYPE=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 4959. Module fifo_generator_v13_2_3_bhv_ver_as(C_FAMILY="zynq",C_DATA_COUNT_WIDTH=10,C_DOUT_RST_VAL=32'b0,C_DOUT_WIDTH=4,C_FULL_FLAGS_RST_VAL=0,C_IMPLEMENTATION_TYPE=2,C_PROG_EMPTY_THRESH_ASSERT_VAL=2,C_PROG_EMPTY_THRESH_NEGATE_VAL=3,C_PROG_FULL_THRESH_ASSERT_VAL=1021,C_PROG_FULL_THRESH_NEGATE_VAL=1020,C_RD_DATA_COUNT_WIDTH=11,C_RD_DEPTH=2048,C_RD_PNTR_WIDTH=11,C_WR_DATA_COUNT_WIDTH=10,C_WR_DEPTH=1024,C_WR_PNTR_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 4938. Module fifo_generator_v13_2_3_sync_stage has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 4938. Module fifo_generator_v13_2_3_sync_stage(C_WIDTH=11) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 4938. Module fifo_generator_v13_2_3_sync_stage has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 4938. Module fifo_generator_v13_2_3_sync_stage(C_WIDTH=11) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 4938. Module fifo_generator_v13_2_3_sync_stage has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 4938. Module fifo_generator_v13_2_3_sync_stage(C_WIDTH=11) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/FPGA_study/projects/ip_cores/ip_cores.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.access_pkg
Compiling package std.std
Compiling package xil_defaultlib.rpt_pkg
Compiling package xil_defaultlib.checker_pkg
Compiling package xil_defaultlib.test_pkg
Compiling module xil_defaultlib.drv_ck
Compiling module xil_defaultlib.mon_ck
Compiling module xil_defaultlib.read_intf
Compiling module xil_defaultlib.drv_ck
Compiling module xil_defaultlib.mon_ck
Compiling module xil_defaultlib.write_intf
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stag...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stag...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_a...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_DATA_CO...
Compiling module xil_defaultlib.dfifo_1
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
