INFO:sim:172 - Generating IP...
Resolving generics for 'fifo_one_clock_domain'...
Applying external generics to 'fifo_one_clock_domain'...
Delivering associated files for 'fifo_one_clock_domain'...
WARNING:sim - Can't find 'Verilog' synthesis view; using general synthesis view
Delivering EJava files for 'fifo_one_clock_domain'...
Generating implementation netlist for 'fifo_one_clock_domain'...
INFO:sim - Pre-processing HDL files for 'fifo_one_clock_domain'...
