Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v" (library work)
@I:"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\uart.v" (library work)
@I:"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\alu.v" (library work)
@I:"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\control.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N: CG364 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\uart.v":5:7:5:10|Synthesizing module uart in library work.

@N: CG364 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\control.v":5:7:5:13|Synthesizing module control in library work.

@W: CG360 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\control.v":19:23:19:26|Removing wire hreg, as there is no assignment to it.
@W: CG360 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\control.v":21:23:21:28|Removing wire romAdd, as there is no assignment to it.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\control.v":46:2:46:7|Pruning unused register increment. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\control.v":44:2:44:7|Pruning unused register programCounter[15:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\alu.v":3:7:3:9|Synthesizing module alu in library work.

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000010000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100010101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_16s___xmr_tag__1_0_7d5186020056a223808828e9cc25bba0_Z1

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100100101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
   Generated name = syn_hyper_source_8s___xmr_tag__2_0_7d5186020056a223808828e9cc25bba0_Z2

@N: CG364 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":12:7:12:9|Synthesizing module top in library work.

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000010000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100010101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_16s___xmr_tag__1_0_7d5186020056a223808828e9cc25bba0_5s_1_Z3

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100100101111100110000010111110011011101100100001101010011000100111000001101100011000000110010001100000011000000110101001101100110000100110010001100100011001100111000001100000011100000111000001100100011100001100101001110010110001101100011001100100011010101100010011000100110000100110000
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__2_0_7d5186020056a223808828e9cc25bba0_5s_1_Z4

@W: CG360 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":111:14:111:19|Removing wire ramOut, as there is no assignment to it.
@W: CG360 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":112:14:112:19|Removing wire romOut, as there is no assignment to it.
@W: CG360 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":113:14:113:19|Removing wire gpuOut, as there is no assignment to it.
@W: CG360 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":114:14:114:19|Removing wire apuOut, as there is no assignment to it.
@W: CG360 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":115:14:115:19|Removing wire clkOut, as there is no assignment to it.
@W: CG133 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":134:13:134:15|Object din is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":135:14:135:17|Removing wire dout, as there is no assignment to it.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord_15[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord_15[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord_15[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord_15[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord_15[31:0]. Make sure that there are no unused intermediate registers.
@W: CL118 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Latch generated from always block for signal bus[15]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Latch generated from always block for signal bus[14]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Latch generated from always block for signal bus[13]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Latch generated from always block for signal bus[12]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Latch generated from always block for signal bus[11]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Latch generated from always block for signal bus[10]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Latch generated from always block for signal bus[9]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Latch generated from always block for signal bus[8]; possible missing assignment in an if or case statement.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@N: CL201 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Trying to extract state machine for register testState.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@N: CL189 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Register bit testState[3] is always 0.
@W: CL260 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning register bit 3 of testState[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":111:14:111:19|*Input ramOut[11] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":112:14:112:19|*Input romOut[11] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":113:14:113:19|*Input gpuOut[11] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":114:14:114:19|*Input apuOut[11] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":115:14:115:19|*Input clkOut[11] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":111:14:111:19|*Input ramOut[0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":112:14:112:19|*Input romOut[0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":113:14:113:19|*Input gpuOut[0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":114:14:114:19|*Input apuOut[0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":115:14:115:19|*Input clkOut[0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":111:14:111:19|*Input ramOut[1] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":112:14:112:19|*Input romOut[1] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":113:14:113:19|*Input gpuOut[1] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":114:14:114:19|*Input apuOut[1] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":115:14:115:19|*Input clkOut[1] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":111:14:111:19|*Input ramOut[2] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":112:14:112:19|*Input romOut[2] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":113:14:113:19|*Input gpuOut[2] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":114:14:114:19|*Input apuOut[2] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":115:14:115:19|*Input clkOut[2] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":111:14:111:19|*Input ramOut[3] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":112:14:112:19|*Input romOut[3] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":113:14:113:19|*Input gpuOut[3] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":114:14:114:19|*Input apuOut[3] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":115:14:115:19|*Input clkOut[3] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":111:14:111:19|*Input ramOut[4] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":112:14:112:19|*Input romOut[4] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":113:14:113:19|*Input gpuOut[4] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":114:14:114:19|*Input apuOut[4] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":115:14:115:19|*Input clkOut[4] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":111:14:111:19|*Input ramOut[5] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":112:14:112:19|*Input romOut[5] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":113:14:113:19|*Input gpuOut[5] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":114:14:114:19|*Input apuOut[5] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":115:14:115:19|*Input clkOut[5] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":111:14:111:19|*Input ramOut[6] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":112:14:112:19|*Input romOut[6] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":113:14:113:19|*Input gpuOut[6] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":114:14:114:19|*Input apuOut[6] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":115:14:115:19|*Input clkOut[6] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":111:14:111:19|*Input ramOut[7] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":112:14:112:19|*Input romOut[7] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":113:14:113:19|*Input gpuOut[7] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":114:14:114:19|*Input apuOut[7] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":115:14:115:19|*Input clkOut[7] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL138 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\control.v":46:2:46:7|Removing register 'ramAddMode' because it is only assigned 0 or its original value.
@N: CL189 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\control.v":46:2:46:7|Register bit busState[3] is always 0.
@W: CL260 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\control.v":46:2:46:7|Pruning register bit 3 of busState[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL247 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\control.v":24:22:24:29|Input port bit 6 of testWord[31:0] is unused

@W: CL247 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\control.v":24:22:24:29|Input port bit 0 of testWord[31:0] is unused

@W: CL157 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\control.v":19:23:19:26|*Output hreg has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\control.v":21:23:21:28|*Output romAdd has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\control.v":18:22:18:25|Input greg is unused.
@N: CL201 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\uart.v":30:2:30:7|Trying to extract state machine for register TXstate.
@N: CL201 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\uart.v":66:2:66:7|Trying to extract state machine for register RXstate.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 18 14:54:47 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":12:7:12:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":12:7:12:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 18 14:54:47 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 18 14:54:47 2020

###########################################################]
