{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1656420900117 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656420900123 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 28 20:54:59 2022 " "Processing started: Tue Jun 28 20:54:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656420900123 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656420900123 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off distance -c distance_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off distance -c distance_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656420900123 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1656420901528 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1656420901528 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_drive.v(82) " "Verilog HDL information at uart_drive.v(82): always construct contains both blocking and non-blocking assignments" {  } { { "../src/uart_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/uart_drive.v" 82 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1656420912299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaproject/ep4ce6f17c8/distance/src/uart_drive.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/distance/src/uart_drive.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_drive " "Found entity 1: uart_drive" {  } { { "../src/uart_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/uart_drive.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656420912301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656420912301 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "distance.dirve.v(80) " "Verilog HDL information at distance.dirve.v(80): always construct contains both blocking and non-blocking assignments" {  } { { "../src/distance.dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 80 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1656420912305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaproject/ep4ce6f17c8/distance/src/distance.dirve.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/distance/src/distance.dirve.v" { { "Info" "ISGN_ENTITY_NAME" "1 distance_drive " "Found entity 1: distance_drive" {  } { { "../src/distance.dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656420912305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656420912305 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "h_sync H_SYNC vga_dirve.v(5) " "Verilog HDL Declaration information at vga_dirve.v(5): object \"h_sync\" differs only in case from object \"H_SYNC\" in the same scope" {  } { { "../src/vga_dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/vga_dirve.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1656420912307 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "v_sync V_SYNC vga_dirve.v(6) " "Verilog HDL Declaration information at vga_dirve.v(6): object \"v_sync\" differs only in case from object \"V_SYNC\" in the same scope" {  } { { "../src/vga_dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/vga_dirve.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1656420912307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaproject/ep4ce6f17c8/distance/src/vga_dirve.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/distance/src/vga_dirve.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_dirve " "Found entity 1: vga_dirve" {  } { { "../src/vga_dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/vga_dirve.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656420912307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656420912307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaproject/ep4ce6f17c8/distance/src/key_debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/distance/src/key_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_debounce " "Found entity 1: key_debounce" {  } { { "../src/key_debounce.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/key_debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656420912311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656420912311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaproject/ep4ce6f17c8/distance/src/data_drive.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/distance/src/data_drive.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_drive " "Found entity 1: data_drive" {  } { { "../src/data_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/data_drive.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656420912315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656420912315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaproject/ep4ce6f17c8/distance/src/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/distance/src/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../src/uart_tx.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656420912320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656420912320 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_rx.v(104) " "Verilog HDL information at uart_rx.v(104): always construct contains both blocking and non-blocking assignments" {  } { { "../src/uart_rx.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/uart_rx.v" 104 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1656420912323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaproject/ep4ce6f17c8/distance/src/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/distance/src/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../src/uart_rx.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656420912323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656420912323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaproject/ep4ce6f17c8/distance/src/beep_dirve.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/distance/src/beep_dirve.v" { { "Info" "ISGN_ENTITY_NAME" "1 beep_dirve " "Found entity 1: beep_dirve" {  } { { "../src/beep_dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/beep_dirve.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656420912327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656420912327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaproject/ep4ce6f17c8/distance/sim/distance_top_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/distance/sim/distance_top_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 distance_top_tb " "Found entity 1: distance_top_tb" {  } { { "../sim/distance_top_tb.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/sim/distance_top_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656420912331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656420912331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaproject/ep4ce6f17c8/distance/src/sel_drive.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/distance/src/sel_drive.v" { { "Info" "ISGN_ENTITY_NAME" "1 sel_drive " "Found entity 1: sel_drive" {  } { { "../src/sel_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656420912335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656420912335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaproject/ep4ce6f17c8/distance/src/seg_drive.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/distance/src/seg_drive.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_drive " "Found entity 1: seg_drive" {  } { { "../src/seg_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656420912339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656420912339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaproject/ep4ce6f17c8/distance/src/distance_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/distance/src/distance_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 distance_top " "Found entity 1: distance_top" {  } { { "../src/distance_top.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656420912343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656420912343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaproject/ep4ce6f17c8/distance/ip/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/distance/ip/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "../ip/pll.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656420912347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656420912347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaproject/ep4ce6f17c8/distance/ip/tx_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/distance/ip/tx_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_fifo " "Found entity 1: tx_fifo" {  } { { "../ip/tx_fifo.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/ip/tx_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656420912350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656420912350 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_done uart_drive.v(29) " "Verilog HDL Implicit Net warning at uart_drive.v(29): created implicit net for \"tx_done\"" {  } { { "../src/uart_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/uart_drive.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656420912350 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "usedw_sig uart_drive.v(44) " "Verilog HDL Implicit Net warning at uart_drive.v(44): created implicit net for \"usedw_sig\"" {  } { { "../src/uart_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/uart_drive.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656420912350 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "accept_wait_sig distance.dirve.v(44) " "Verilog HDL Implicit Net warning at distance.dirve.v(44): created implicit net for \"accept_wait_sig\"" {  } { { "../src/distance.dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656420912350 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "trig distance_top_tb.v(12) " "Verilog HDL Implicit Net warning at distance_top_tb.v(12): created implicit net for \"trig\"" {  } { { "../sim/distance_top_tb.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/sim/distance_top_tb.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656420912350 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel distance_top_tb.v(13) " "Verilog HDL Implicit Net warning at distance_top_tb.v(13): created implicit net for \"sel\"" {  } { { "../sim/distance_top_tb.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/sim/distance_top_tb.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656420912350 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg distance_top_tb.v(14) " "Verilog HDL Implicit Net warning at distance_top_tb.v(14): created implicit net for \"seg\"" {  } { { "../sim/distance_top_tb.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/sim/distance_top_tb.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656420912351 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "led distance_top_tb.v(15) " "Verilog HDL Implicit Net warning at distance_top_tb.v(15): created implicit net for \"led\"" {  } { { "../sim/distance_top_tb.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/sim/distance_top_tb.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656420912351 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vga_clk distance_top.v(44) " "Verilog HDL Implicit Net warning at distance_top.v(44): created implicit net for \"vga_clk\"" {  } { { "../src/distance_top.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656420912351 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "distance_top " "Elaborating entity \"distance_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1656420913004 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 distance_top.v(133) " "Verilog HDL assignment warning at distance_top.v(133): truncated value with size 32 to match size of target (28)" {  } { { "../src/distance_top.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656420913005 "|distance_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "../src/distance_top.v" "pll_inst" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656420913007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "../ip/pll.v" "altpll_component" { Text "G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656420913110 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "../ip/pll.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656420913112 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 50 " "Parameter \"clk1_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913112 ""}  } { { "../ip/pll.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656420913112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656420913188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656420913188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656420913188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_dirve vga_dirve:u_vga_dirve " "Elaborating entity \"vga_dirve\" for hierarchy \"vga_dirve:u_vga_dirve\"" {  } { { "../src/distance_top.v" "u_vga_dirve" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656420913197 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vga_dirve.v(83) " "Verilog HDL assignment warning at vga_dirve.v(83): truncated value with size 32 to match size of target (12)" {  } { { "../src/vga_dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/vga_dirve.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656420913198 "|distance_top|vga_dirve:u_vga_dirve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vga_dirve.v(119) " "Verilog HDL assignment warning at vga_dirve.v(119): truncated value with size 32 to match size of target (12)" {  } { { "../src/vga_dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/vga_dirve.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656420913198 "|distance_top|vga_dirve:u_vga_dirve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vga_dirve.v(155) " "Verilog HDL assignment warning at vga_dirve.v(155): truncated value with size 32 to match size of target (12)" {  } { { "../src/vga_dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/vga_dirve.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656420913198 "|distance_top|vga_dirve:u_vga_dirve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vga_dirve.v(167) " "Verilog HDL assignment warning at vga_dirve.v(167): truncated value with size 32 to match size of target (12)" {  } { { "../src/vga_dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/vga_dirve.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656420913198 "|distance_top|vga_dirve:u_vga_dirve"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_drive data_drive:u_data_drive " "Elaborating entity \"data_drive\" for hierarchy \"data_drive:u_data_drive\"" {  } { { "../src/distance_top.v" "u_data_drive" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656420913199 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 data_drive.v(36) " "Verilog HDL assignment warning at data_drive.v(36): truncated value with size 32 to match size of target (20)" {  } { { "../src/data_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/data_drive.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656420913204 "|distance_top|data_drive:u_data_drive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 11 data_drive.v(52) " "Verilog HDL assignment warning at data_drive.v(52): truncated value with size 20 to match size of target (11)" {  } { { "../src/data_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/data_drive.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656420913204 "|distance_top|data_drive:u_data_drive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 data_drive.v(96) " "Verilog HDL assignment warning at data_drive.v(96): truncated value with size 32 to match size of target (11)" {  } { { "../src/data_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/data_drive.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656420913204 "|distance_top|data_drive:u_data_drive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 data_drive.v(100) " "Verilog HDL assignment warning at data_drive.v(100): truncated value with size 32 to match size of target (11)" {  } { { "../src/data_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/data_drive.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656420913204 "|distance_top|data_drive:u_data_drive"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data_r\[99\] 0 data_drive.v(23) " "Net \"data_r\[99\]\" at data_drive.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "../src/data_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/data_drive.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656420913204 "|distance_top|data_drive:u_data_drive"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_drive seg_drive:u_seg_drive " "Elaborating entity \"seg_drive\" for hierarchy \"seg_drive:u_seg_drive\"" {  } { { "../src/distance_top.v" "u_seg_drive" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656420913205 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dot seg_drive.v(36) " "Verilog HDL Always Construct warning at seg_drive.v(36): inferring latch(es) for variable \"dot\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/seg_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656420913206 "|distance_top|seg_drive:u_seg_drive"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot seg_drive.v(36) " "Inferred latch for \"dot\" at seg_drive.v(36)" {  } { { "../src/seg_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656420913206 "|distance_top|seg_drive:u_seg_drive"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel_drive sel_drive:u_sel_drive " "Elaborating entity \"sel_drive\" for hierarchy \"sel_drive:u_sel_drive\"" {  } { { "../src/distance_top.v" "u_sel_drive" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656420913207 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 sel_drive.v(33) " "Verilog HDL assignment warning at sel_drive.v(33): truncated value with size 32 to match size of target (21)" {  } { { "../src/sel_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656420913208 "|distance_top|sel_drive:u_sel_drive"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state sel_drive.v(49) " "Verilog HDL Always Construct warning at sel_drive.v(49): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/sel_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656420913208 "|distance_top|sel_drive:u_sel_drive"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.state5 sel_drive.v(49) " "Inferred latch for \"next_state.state5\" at sel_drive.v(49)" {  } { { "../src/sel_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656420913208 "|distance_top|sel_drive:u_sel_drive"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.state4 sel_drive.v(49) " "Inferred latch for \"next_state.state4\" at sel_drive.v(49)" {  } { { "../src/sel_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656420913208 "|distance_top|sel_drive:u_sel_drive"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.state3 sel_drive.v(49) " "Inferred latch for \"next_state.state3\" at sel_drive.v(49)" {  } { { "../src/sel_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656420913208 "|distance_top|sel_drive:u_sel_drive"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.state2 sel_drive.v(49) " "Inferred latch for \"next_state.state2\" at sel_drive.v(49)" {  } { { "../src/sel_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656420913208 "|distance_top|sel_drive:u_sel_drive"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.state1 sel_drive.v(49) " "Inferred latch for \"next_state.state1\" at sel_drive.v(49)" {  } { { "../src/sel_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656420913208 "|distance_top|sel_drive:u_sel_drive"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.state0 sel_drive.v(49) " "Inferred latch for \"next_state.state0\" at sel_drive.v(49)" {  } { { "../src/sel_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656420913208 "|distance_top|sel_drive:u_sel_drive"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "distance_drive distance_drive:u_distance " "Elaborating entity \"distance_drive\" for hierarchy \"distance_drive:u_distance\"" {  } { { "../src/distance_top.v" "u_distance" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656420913210 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 distance.dirve.v(130) " "Verilog HDL assignment warning at distance.dirve.v(130): truncated value with size 32 to match size of target (20)" {  } { { "../src/distance.dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656420913211 "|distance_top|distance_drive:u_distance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 distance.dirve.v(134) " "Verilog HDL assignment warning at distance.dirve.v(134): truncated value with size 32 to match size of target (4)" {  } { { "../src/distance.dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656420913211 "|distance_top|distance_drive:u_distance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 distance.dirve.v(135) " "Verilog HDL assignment warning at distance.dirve.v(135): truncated value with size 32 to match size of target (4)" {  } { { "../src/distance.dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656420913211 "|distance_top|distance_drive:u_distance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 distance.dirve.v(136) " "Verilog HDL assignment warning at distance.dirve.v(136): truncated value with size 32 to match size of target (4)" {  } { { "../src/distance.dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656420913211 "|distance_top|distance_drive:u_distance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 distance.dirve.v(137) " "Verilog HDL assignment warning at distance.dirve.v(137): truncated value with size 32 to match size of target (4)" {  } { { "../src/distance.dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656420913211 "|distance_top|distance_drive:u_distance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 distance.dirve.v(138) " "Verilog HDL assignment warning at distance.dirve.v(138): truncated value with size 32 to match size of target (4)" {  } { { "../src/distance.dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656420913211 "|distance_top|distance_drive:u_distance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 distance.dirve.v(139) " "Verilog HDL assignment warning at distance.dirve.v(139): truncated value with size 32 to match size of target (4)" {  } { { "../src/distance.dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656420913211 "|distance_top|distance_drive:u_distance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 distance.dirve.v(152) " "Verilog HDL assignment warning at distance.dirve.v(152): truncated value with size 32 to match size of target (17)" {  } { { "../src/distance.dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656420913211 "|distance_top|distance_drive:u_distance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 distance.dirve.v(191) " "Verilog HDL assignment warning at distance.dirve.v(191): truncated value with size 32 to match size of target (23)" {  } { { "../src/distance.dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656420913211 "|distance_top|distance_drive:u_distance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 distance.dirve.v(209) " "Verilog HDL assignment warning at distance.dirve.v(209): truncated value with size 32 to match size of target (23)" {  } { { "../src/distance.dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656420913211 "|distance_top|distance_drive:u_distance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_drive uart_drive:u_uart_drive " "Elaborating entity \"uart_drive\" for hierarchy \"uart_drive:u_uart_drive\"" {  } { { "../src/distance_top.v" "u_uart_drive" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656420913212 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_drive.v(69) " "Verilog HDL assignment warning at uart_drive.v(69): truncated value with size 32 to match size of target (4)" {  } { { "../src/uart_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/uart_drive.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656420913213 "|distance_top|uart_drive:u_uart_drive"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flag uart_drive.v(82) " "Verilog HDL Always Construct warning at uart_drive.v(82): inferring latch(es) for variable \"flag\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/uart_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/uart_drive.v" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656420913213 "|distance_top|uart_drive:u_uart_drive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_drive.v(101) " "Verilog HDL assignment warning at uart_drive.v(101): truncated value with size 32 to match size of target (8)" {  } { { "../src/uart_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/uart_drive.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656420913213 "|distance_top|uart_drive:u_uart_drive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_drive.v(102) " "Verilog HDL assignment warning at uart_drive.v(102): truncated value with size 32 to match size of target (8)" {  } { { "../src/uart_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/uart_drive.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656420913213 "|distance_top|uart_drive:u_uart_drive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_drive.v(103) " "Verilog HDL assignment warning at uart_drive.v(103): truncated value with size 32 to match size of target (8)" {  } { { "../src/uart_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/uart_drive.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656420913213 "|distance_top|uart_drive:u_uart_drive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_drive.v(104) " "Verilog HDL assignment warning at uart_drive.v(104): truncated value with size 32 to match size of target (8)" {  } { { "../src/uart_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/uart_drive.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656420913213 "|distance_top|uart_drive:u_uart_drive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_drive.v(106) " "Verilog HDL assignment warning at uart_drive.v(106): truncated value with size 32 to match size of target (8)" {  } { { "../src/uart_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/uart_drive.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656420913213 "|distance_top|uart_drive:u_uart_drive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_drive.v(107) " "Verilog HDL assignment warning at uart_drive.v(107): truncated value with size 32 to match size of target (8)" {  } { { "../src/uart_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/uart_drive.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656420913213 "|distance_top|uart_drive:u_uart_drive"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rx_data uart_drive.v(6) " "Output port \"rx_data\" at uart_drive.v(6) has no driver" {  } { { "../src/uart_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/uart_drive.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1656420913213 "|distance_top|uart_drive:u_uart_drive"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag uart_drive.v(85) " "Inferred latch for \"flag\" at uart_drive.v(85)" {  } { { "../src/uart_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/uart_drive.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656420913213 "|distance_top|uart_drive:u_uart_drive"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_drive:u_uart_drive\|uart_tx:u_uart_tx " "Elaborating entity \"uart_tx\" for hierarchy \"uart_drive:u_uart_drive\|uart_tx:u_uart_tx\"" {  } { { "../src/uart_drive.v" "u_uart_tx" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/uart_drive.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656420913214 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx.v(43) " "Verilog HDL assignment warning at uart_tx.v(43): truncated value with size 32 to match size of target (13)" {  } { { "../src/uart_tx.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/uart_tx.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656420913215 "|distance_top|uart_drive:u_uart_drive|uart_tx:u_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx.v(53) " "Verilog HDL assignment warning at uart_tx.v(53): truncated value with size 32 to match size of target (13)" {  } { { "../src/uart_tx.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/uart_tx.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656420913215 "|distance_top|uart_drive:u_uart_drive|uart_tx:u_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx.v(65) " "Verilog HDL assignment warning at uart_tx.v(65): truncated value with size 32 to match size of target (4)" {  } { { "../src/uart_tx.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/uart_tx.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656420913215 "|distance_top|uart_drive:u_uart_drive|uart_tx:u_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_tx.v(96) " "Verilog HDL assignment warning at uart_tx.v(96): truncated value with size 32 to match size of target (1)" {  } { { "../src/uart_tx.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/uart_tx.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656420913215 "|distance_top|uart_drive:u_uart_drive|uart_tx:u_uart_tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_fifo uart_drive:u_uart_drive\|tx_fifo:tx_fifo_inst " "Elaborating entity \"tx_fifo\" for hierarchy \"uart_drive:u_uart_drive\|tx_fifo:tx_fifo_inst\"" {  } { { "../src/uart_drive.v" "tx_fifo_inst" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/uart_drive.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656420913216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo uart_drive:u_uart_drive\|tx_fifo:tx_fifo_inst\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"uart_drive:u_uart_drive\|tx_fifo:tx_fifo_inst\|scfifo:scfifo_component\"" {  } { { "../ip/tx_fifo.v" "scfifo_component" { Text "G:/FPGAProject/EP4CE6F17C8/distance/ip/tx_fifo.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656420913463 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_drive:u_uart_drive\|tx_fifo:tx_fifo_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"uart_drive:u_uart_drive\|tx_fifo:tx_fifo_inst\|scfifo:scfifo_component\"" {  } { { "../ip/tx_fifo.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/ip/tx_fifo.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656420913464 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_drive:u_uart_drive\|tx_fifo:tx_fifo_inst\|scfifo:scfifo_component " "Instantiated megafunction \"uart_drive:u_uart_drive\|tx_fifo:tx_fifo_inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420913464 ""}  } { { "../ip/tx_fifo.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/ip/tx_fifo.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656420913464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_h141.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_h141.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_h141 " "Found entity 1: scfifo_h141" {  } { { "db/scfifo_h141.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/scfifo_h141.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656420913532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656420913532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_h141 uart_drive:u_uart_drive\|tx_fifo:tx_fifo_inst\|scfifo:scfifo_component\|scfifo_h141:auto_generated " "Elaborating entity \"scfifo_h141\" for hierarchy \"uart_drive:u_uart_drive\|tx_fifo:tx_fifo_inst\|scfifo:scfifo_component\|scfifo_h141:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656420913532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_o741.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_o741.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_o741 " "Found entity 1: a_dpfifo_o741" {  } { { "db/a_dpfifo_o741.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/a_dpfifo_o741.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656420913574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656420913574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_o741 uart_drive:u_uart_drive\|tx_fifo:tx_fifo_inst\|scfifo:scfifo_component\|scfifo_h141:auto_generated\|a_dpfifo_o741:dpfifo " "Elaborating entity \"a_dpfifo_o741\" for hierarchy \"uart_drive:u_uart_drive\|tx_fifo:tx_fifo_inst\|scfifo:scfifo_component\|scfifo_h141:auto_generated\|a_dpfifo_o741:dpfifo\"" {  } { { "db/scfifo_h141.tdf" "dpfifo" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/scfifo_h141.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656420913575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jqb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jqb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jqb1 " "Found entity 1: altsyncram_jqb1" {  } { { "db/altsyncram_jqb1.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/altsyncram_jqb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656420913647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656420913647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jqb1 uart_drive:u_uart_drive\|tx_fifo:tx_fifo_inst\|scfifo:scfifo_component\|scfifo_h141:auto_generated\|a_dpfifo_o741:dpfifo\|altsyncram_jqb1:FIFOram " "Elaborating entity \"altsyncram_jqb1\" for hierarchy \"uart_drive:u_uart_drive\|tx_fifo:tx_fifo_inst\|scfifo:scfifo_component\|scfifo_h141:auto_generated\|a_dpfifo_o741:dpfifo\|altsyncram_jqb1:FIFOram\"" {  } { { "db/a_dpfifo_o741.tdf" "FIFOram" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/a_dpfifo_o741.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656420913648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ls8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ls8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ls8 " "Found entity 1: cmpr_ls8" {  } { { "db/cmpr_ls8.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/cmpr_ls8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656420913715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656420913715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ls8 uart_drive:u_uart_drive\|tx_fifo:tx_fifo_inst\|scfifo:scfifo_component\|scfifo_h141:auto_generated\|a_dpfifo_o741:dpfifo\|cmpr_ls8:almost_full_comparer " "Elaborating entity \"cmpr_ls8\" for hierarchy \"uart_drive:u_uart_drive\|tx_fifo:tx_fifo_inst\|scfifo:scfifo_component\|scfifo_h141:auto_generated\|a_dpfifo_o741:dpfifo\|cmpr_ls8:almost_full_comparer\"" {  } { { "db/a_dpfifo_o741.tdf" "almost_full_comparer" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/a_dpfifo_o741.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656420913717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ls8 uart_drive:u_uart_drive\|tx_fifo:tx_fifo_inst\|scfifo:scfifo_component\|scfifo_h141:auto_generated\|a_dpfifo_o741:dpfifo\|cmpr_ls8:three_comparison " "Elaborating entity \"cmpr_ls8\" for hierarchy \"uart_drive:u_uart_drive\|tx_fifo:tx_fifo_inst\|scfifo:scfifo_component\|scfifo_h141:auto_generated\|a_dpfifo_o741:dpfifo\|cmpr_ls8:three_comparison\"" {  } { { "db/a_dpfifo_o741.tdf" "three_comparison" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/a_dpfifo_o741.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656420913719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2ob " "Found entity 1: cntr_2ob" {  } { { "db/cntr_2ob.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/cntr_2ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656420913786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656420913786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2ob uart_drive:u_uart_drive\|tx_fifo:tx_fifo_inst\|scfifo:scfifo_component\|scfifo_h141:auto_generated\|a_dpfifo_o741:dpfifo\|cntr_2ob:rd_ptr_msb " "Elaborating entity \"cntr_2ob\" for hierarchy \"uart_drive:u_uart_drive\|tx_fifo:tx_fifo_inst\|scfifo:scfifo_component\|scfifo_h141:auto_generated\|a_dpfifo_o741:dpfifo\|cntr_2ob:rd_ptr_msb\"" {  } { { "db/a_dpfifo_o741.tdf" "rd_ptr_msb" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/a_dpfifo_o741.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656420913787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fo7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fo7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fo7 " "Found entity 1: cntr_fo7" {  } { { "db/cntr_fo7.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/cntr_fo7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656420913860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656420913860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fo7 uart_drive:u_uart_drive\|tx_fifo:tx_fifo_inst\|scfifo:scfifo_component\|scfifo_h141:auto_generated\|a_dpfifo_o741:dpfifo\|cntr_fo7:usedw_counter " "Elaborating entity \"cntr_fo7\" for hierarchy \"uart_drive:u_uart_drive\|tx_fifo:tx_fifo_inst\|scfifo:scfifo_component\|scfifo_h141:auto_generated\|a_dpfifo_o741:dpfifo\|cntr_fo7:usedw_counter\"" {  } { { "db/a_dpfifo_o741.tdf" "usedw_counter" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/a_dpfifo_o741.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656420913861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3ob " "Found entity 1: cntr_3ob" {  } { { "db/cntr_3ob.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/cntr_3ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656420913929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656420913929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3ob uart_drive:u_uart_drive\|tx_fifo:tx_fifo_inst\|scfifo:scfifo_component\|scfifo_h141:auto_generated\|a_dpfifo_o741:dpfifo\|cntr_3ob:wr_ptr " "Elaborating entity \"cntr_3ob\" for hierarchy \"uart_drive:u_uart_drive\|tx_fifo:tx_fifo_inst\|scfifo:scfifo_component\|scfifo_h141:auto_generated\|a_dpfifo_o741:dpfifo\|cntr_3ob:wr_ptr\"" {  } { { "db/a_dpfifo_o741.tdf" "wr_ptr" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/a_dpfifo_o741.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656420913930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beep_dirve beep_dirve:u_beep_dirve " "Elaborating entity \"beep_dirve\" for hierarchy \"beep_dirve:u_beep_dirve\"" {  } { { "../src/distance_top.v" "u_beep_dirve" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656420913940 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 beep_dirve.v(28) " "Verilog HDL assignment warning at beep_dirve.v(28): truncated value with size 32 to match size of target (20)" {  } { { "../src/beep_dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/beep_dirve.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656420913941 "|distance_top|beep_dirve:u_beep_dirve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 beep_dirve.v(29) " "Verilog HDL assignment warning at beep_dirve.v(29): truncated value with size 32 to match size of target (28)" {  } { { "../src/beep_dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/beep_dirve.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656420913941 "|distance_top|beep_dirve:u_beep_dirve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 beep_dirve.v(40) " "Verilog HDL assignment warning at beep_dirve.v(40): truncated value with size 32 to match size of target (28)" {  } { { "../src/beep_dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/beep_dirve.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656420913941 "|distance_top|beep_dirve:u_beep_dirve"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_debounce key_debounce:u_key_debounce " "Elaborating entity \"key_debounce\" for hierarchy \"key_debounce:u_key_debounce\"" {  } { { "../src/distance_top.v" "u_key_debounce" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656420913952 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 key_debounce.v(28) " "Verilog HDL assignment warning at key_debounce.v(28): truncated value with size 32 to match size of target (20)" {  } { { "../src/key_debounce.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/key_debounce.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656420913952 "|distance_top|key_debounce:u_key_debounce"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 key_debounce.v(66) " "Verilog HDL assignment warning at key_debounce.v(66): truncated value with size 32 to match size of target (1)" {  } { { "../src/key_debounce.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/key_debounce.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656420913952 "|distance_top|key_debounce:u_key_debounce"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seg_drive:u_seg_drive\|dot " "LATCH primitive \"seg_drive:u_seg_drive\|dot\" is permanently enabled" {  } { { "../src/seg_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656420914764 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "18 " "Inferred 18 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "distance_drive:u_distance\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"distance_drive:u_distance\|Mod0\"" {  } { { "../src/distance.dirve.v" "Mod0" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1656420914954 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "distance_drive:u_distance\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"distance_drive:u_distance\|Div5\"" {  } { { "../src/distance.dirve.v" "Div5" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 139 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1656420914954 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "distance_drive:u_distance\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"distance_drive:u_distance\|Mod5\"" {  } { { "../src/distance.dirve.v" "Mod5" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 139 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1656420914954 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "distance_drive:u_distance\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"distance_drive:u_distance\|Div4\"" {  } { { "../src/distance.dirve.v" "Div4" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 138 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1656420914954 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "distance_drive:u_distance\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"distance_drive:u_distance\|Mod4\"" {  } { { "../src/distance.dirve.v" "Mod4" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 138 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1656420914954 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "distance_drive:u_distance\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"distance_drive:u_distance\|Div3\"" {  } { { "../src/distance.dirve.v" "Div3" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 137 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1656420914954 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "distance_drive:u_distance\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"distance_drive:u_distance\|Mod3\"" {  } { { "../src/distance.dirve.v" "Mod3" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 137 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1656420914954 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "distance_drive:u_distance\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"distance_drive:u_distance\|Div2\"" {  } { { "../src/distance.dirve.v" "Div2" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 136 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1656420914954 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "distance_drive:u_distance\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"distance_drive:u_distance\|Mod2\"" {  } { { "../src/distance.dirve.v" "Mod2" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 136 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1656420914954 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "distance_drive:u_distance\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"distance_drive:u_distance\|Div1\"" {  } { { "../src/distance.dirve.v" "Div1" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 135 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1656420914954 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "distance_drive:u_distance\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"distance_drive:u_distance\|Mod1\"" {  } { { "../src/distance.dirve.v" "Mod1" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 135 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1656420914954 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "distance_drive:u_distance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"distance_drive:u_distance\|Mult0\"" {  } { { "../src/distance.dirve.v" "Mult0" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 130 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1656420914954 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "distance_drive:u_distance\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"distance_drive:u_distance\|Div0\"" {  } { { "../src/distance.dirve.v" "Div0" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 130 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1656420914954 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "beep_dirve:u_beep_dirve\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"beep_dirve:u_beep_dirve\|Mult1\"" {  } { { "../src/beep_dirve.v" "Mult1" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/beep_dirve.v" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1656420914954 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sel_drive:u_sel_drive\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sel_drive:u_sel_drive\|Mod0\"" {  } { { "../src/sel_drive.v" "Mod0" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1656420914954 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "beep_dirve:u_beep_dirve\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"beep_dirve:u_beep_dirve\|Mult0\"" {  } { { "../src/beep_dirve.v" "Mult0" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/beep_dirve.v" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1656420914954 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "beep_dirve:u_beep_dirve\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"beep_dirve:u_beep_dirve\|Mult2\"" {  } { { "../src/beep_dirve.v" "Mult2" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/beep_dirve.v" 29 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1656420914954 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "data_drive:u_data_drive\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"data_drive:u_data_drive\|Mult0\"" {  } { { "../src/data_drive.v" "Mult0" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/data_drive.v" 36 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1656420914954 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1656420914954 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "distance_drive:u_distance\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"distance_drive:u_distance\|lpm_divide:Mod0\"" {  } { { "../src/distance.dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 134 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656420915057 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "distance_drive:u_distance\|lpm_divide:Mod0 " "Instantiated megafunction \"distance_drive:u_distance\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420915058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420915058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420915058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420915058 ""}  } { { "../src/distance.dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 134 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656420915058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0bm " "Found entity 1: lpm_divide_0bm" {  } { { "db/lpm_divide_0bm.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/lpm_divide_0bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656420915127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656420915127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_llh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_llh " "Found entity 1: sign_div_unsign_llh" {  } { { "db/sign_div_unsign_llh.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/sign_div_unsign_llh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656420915168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656420915168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u6f " "Found entity 1: alt_u_div_u6f" {  } { { "db/alt_u_div_u6f.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_u6f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656420915219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656420915219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656420915296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656420915296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656420915371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656420915371 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "distance_drive:u_distance\|lpm_divide:Div5 " "Elaborated megafunction instantiation \"distance_drive:u_distance\|lpm_divide:Div5\"" {  } { { "../src/distance.dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 139 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656420915392 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "distance_drive:u_distance\|lpm_divide:Div5 " "Instantiated megafunction \"distance_drive:u_distance\|lpm_divide:Div5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420915393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420915393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420915393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420915393 ""}  } { { "../src/distance.dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 139 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656420915393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/lpm_divide_hkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656420915471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656420915471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656420915514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656420915514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656420915574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656420915574 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "distance_drive:u_distance\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"distance_drive:u_distance\|lpm_divide:Div4\"" {  } { { "../src/distance.dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 138 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656420915625 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "distance_drive:u_distance\|lpm_divide:Div4 " "Instantiated megafunction \"distance_drive:u_distance\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420915625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420915625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420915625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420915625 ""}  } { { "../src/distance.dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 138 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656420915625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ekm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ekm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ekm " "Found entity 1: lpm_divide_ekm" {  } { { "db/lpm_divide_ekm.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/lpm_divide_ekm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656420915697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656420915697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_6nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_6nh " "Found entity 1: sign_div_unsign_6nh" {  } { { "db/sign_div_unsign_6nh.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/sign_div_unsign_6nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656420915741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656420915741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0af " "Found entity 1: alt_u_div_0af" {  } { { "db/alt_u_div_0af.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_0af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656420915806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656420915806 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "distance_drive:u_distance\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"distance_drive:u_distance\|lpm_divide:Div3\"" {  } { { "../src/distance.dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 137 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656420915868 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "distance_drive:u_distance\|lpm_divide:Div3 " "Instantiated megafunction \"distance_drive:u_distance\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420915869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420915869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420915869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420915869 ""}  } { { "../src/distance.dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 137 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656420915869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_akm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_akm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_akm " "Found entity 1: lpm_divide_akm" {  } { { "db/lpm_divide_akm.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/lpm_divide_akm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656420915947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656420915947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_2nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_2nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_2nh " "Found entity 1: sign_div_unsign_2nh" {  } { { "db/sign_div_unsign_2nh.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/sign_div_unsign_2nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656420915988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656420915988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o9f " "Found entity 1: alt_u_div_o9f" {  } { { "db/alt_u_div_o9f.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_o9f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656420916057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656420916057 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "distance_drive:u_distance\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"distance_drive:u_distance\|lpm_divide:Div2\"" {  } { { "../src/distance.dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 136 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656420916110 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "distance_drive:u_distance\|lpm_divide:Div2 " "Instantiated megafunction \"distance_drive:u_distance\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420916110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420916110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420916110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420916110 ""}  } { { "../src/distance.dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 136 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656420916110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0jm " "Found entity 1: lpm_divide_0jm" {  } { { "db/lpm_divide_0jm.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/lpm_divide_0jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656420916183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656420916183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656420916223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656420916223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_47f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656420916278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656420916278 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "distance_drive:u_distance\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"distance_drive:u_distance\|lpm_divide:Div1\"" {  } { { "../src/distance.dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 135 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656420916323 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "distance_drive:u_distance\|lpm_divide:Div1 " "Instantiated megafunction \"distance_drive:u_distance\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420916323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420916323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420916323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420916323 ""}  } { { "../src/distance.dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 135 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656420916323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_tim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_tim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_tim " "Found entity 1: lpm_divide_tim" {  } { { "db/lpm_divide_tim.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/lpm_divide_tim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656420916394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656420916394 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "distance_drive:u_distance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"distance_drive:u_distance\|lpm_mult:Mult0\"" {  } { { "../src/distance.dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 130 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656420916535 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "distance_drive:u_distance\|lpm_mult:Mult0 " "Instantiated megafunction \"distance_drive:u_distance\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420916535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420916535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420916535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420916535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420916535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420916535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420916535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420916535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420916535 ""}  } { { "../src/distance.dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 130 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656420916535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_gft.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_gft.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_gft " "Found entity 1: mult_gft" {  } { { "db/mult_gft.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/mult_gft.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656420916608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656420916608 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "distance_drive:u_distance\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"distance_drive:u_distance\|lpm_divide:Div0\"" {  } { { "../src/distance.dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 130 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656420916626 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "distance_drive:u_distance\|lpm_divide:Div0 " "Instantiated megafunction \"distance_drive:u_distance\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 26 " "Parameter \"LPM_WIDTHN\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420916626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420916626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420916626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420916626 ""}  } { { "../src/distance.dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance.dirve.v" 130 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656420916626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7jm " "Found entity 1: lpm_divide_7jm" {  } { { "db/lpm_divide_7jm.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/lpm_divide_7jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656420916698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656420916698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_vlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_vlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_vlh " "Found entity 1: sign_div_unsign_vlh" {  } { { "db/sign_div_unsign_vlh.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/sign_div_unsign_vlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656420916737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656420916737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i7f " "Found entity 1: alt_u_div_i7f" {  } { { "db/alt_u_div_i7f.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_i7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656420916798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656420916798 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "beep_dirve:u_beep_dirve\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"beep_dirve:u_beep_dirve\|lpm_mult:Mult1\"" {  } { { "../src/beep_dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/beep_dirve.v" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656420916832 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "beep_dirve:u_beep_dirve\|lpm_mult:Mult1 " "Instantiated megafunction \"beep_dirve:u_beep_dirve\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420916832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420916832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420916832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420916832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420916832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420916832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420916832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420916832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420916832 ""}  } { { "../src/beep_dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/beep_dirve.v" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656420916832 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "beep_dirve:u_beep_dirve\|lpm_mult:Mult1\|multcore:mult_core beep_dirve:u_beep_dirve\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"beep_dirve:u_beep_dirve\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"beep_dirve:u_beep_dirve\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "../src/beep_dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/beep_dirve.v" 28 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656420916989 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "beep_dirve:u_beep_dirve\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder beep_dirve:u_beep_dirve\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"beep_dirve:u_beep_dirve\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"beep_dirve:u_beep_dirve\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../src/beep_dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/beep_dirve.v" 28 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656420917078 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "beep_dirve:u_beep_dirve\|lpm_mult:Mult1\|altshift:external_latency_ffs beep_dirve:u_beep_dirve\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"beep_dirve:u_beep_dirve\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"beep_dirve:u_beep_dirve\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../src/beep_dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/beep_dirve.v" 28 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656420917155 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sel_drive:u_sel_drive\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"sel_drive:u_sel_drive\|lpm_divide:Mod0\"" {  } { { "../src/sel_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656420917175 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sel_drive:u_sel_drive\|lpm_divide:Mod0 " "Instantiated megafunction \"sel_drive:u_sel_drive\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 22 " "Parameter \"LPM_WIDTHN\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420917175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420917175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420917175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420917175 ""}  } { { "../src/sel_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656420917175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fcm " "Found entity 1: lpm_divide_fcm" {  } { { "db/lpm_divide_fcm.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/lpm_divide_fcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656420917249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656420917249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_4nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_4nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_4nh " "Found entity 1: sign_div_unsign_4nh" {  } { { "db/sign_div_unsign_4nh.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/sign_div_unsign_4nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656420917291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656420917291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s9f " "Found entity 1: alt_u_div_s9f" {  } { { "db/alt_u_div_s9f.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_s9f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656420917349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656420917349 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "beep_dirve:u_beep_dirve\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"beep_dirve:u_beep_dirve\|lpm_mult:Mult0\"" {  } { { "../src/beep_dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/beep_dirve.v" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656420917382 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "beep_dirve:u_beep_dirve\|lpm_mult:Mult0 " "Instantiated megafunction \"beep_dirve:u_beep_dirve\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420917382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420917382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420917382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420917382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420917382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420917382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420917382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420917382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420917382 ""}  } { { "../src/beep_dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/beep_dirve.v" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656420917382 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "beep_dirve:u_beep_dirve\|lpm_mult:Mult0\|multcore:mult_core beep_dirve:u_beep_dirve\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"beep_dirve:u_beep_dirve\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"beep_dirve:u_beep_dirve\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "../src/beep_dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/beep_dirve.v" 28 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656420917396 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "beep_dirve:u_beep_dirve\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder beep_dirve:u_beep_dirve\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"beep_dirve:u_beep_dirve\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"beep_dirve:u_beep_dirve\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../src/beep_dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/beep_dirve.v" 28 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656420917413 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "beep_dirve:u_beep_dirve\|lpm_mult:Mult0\|altshift:external_latency_ffs beep_dirve:u_beep_dirve\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"beep_dirve:u_beep_dirve\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"beep_dirve:u_beep_dirve\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../src/beep_dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/beep_dirve.v" 28 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656420917427 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "beep_dirve:u_beep_dirve\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"beep_dirve:u_beep_dirve\|lpm_mult:Mult2\"" {  } { { "../src/beep_dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/beep_dirve.v" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656420917464 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "beep_dirve:u_beep_dirve\|lpm_mult:Mult2 " "Instantiated megafunction \"beep_dirve:u_beep_dirve\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 15 " "Parameter \"LPM_WIDTHA\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420917464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420917464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 33 " "Parameter \"LPM_WIDTHP\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420917464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 33 " "Parameter \"LPM_WIDTHR\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420917464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420917464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420917464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420917464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420917464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656420917464 ""}  } { { "../src/beep_dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/beep_dirve.v" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656420917464 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "beep_dirve:u_beep_dirve\|lpm_mult:Mult2\|multcore:mult_core beep_dirve:u_beep_dirve\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"beep_dirve:u_beep_dirve\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"beep_dirve:u_beep_dirve\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "../src/beep_dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/beep_dirve.v" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656420917497 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "beep_dirve:u_beep_dirve\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder beep_dirve:u_beep_dirve\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"beep_dirve:u_beep_dirve\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"beep_dirve:u_beep_dirve\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../src/beep_dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/beep_dirve.v" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656420917523 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "beep_dirve:u_beep_dirve\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] beep_dirve:u_beep_dirve\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"beep_dirve:u_beep_dirve\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"beep_dirve:u_beep_dirve\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../src/beep_dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/beep_dirve.v" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656420917664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mgh " "Found entity 1: add_sub_mgh" {  } { { "db/add_sub_mgh.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/add_sub_mgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656420917740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656420917740 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "beep_dirve:u_beep_dirve\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add beep_dirve:u_beep_dirve\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"beep_dirve:u_beep_dirve\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"beep_dirve:u_beep_dirve\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../src/beep_dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/beep_dirve.v" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656420917788 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "beep_dirve:u_beep_dirve\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] beep_dirve:u_beep_dirve\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"beep_dirve:u_beep_dirve\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"beep_dirve:u_beep_dirve\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../src/beep_dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/beep_dirve.v" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656420917818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qgh " "Found entity 1: add_sub_qgh" {  } { { "db/add_sub_qgh.tdf" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/add_sub_qgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656420917900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656420917900 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "beep_dirve:u_beep_dirve\|lpm_mult:Mult2\|altshift:external_latency_ffs beep_dirve:u_beep_dirve\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"beep_dirve:u_beep_dirve\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"beep_dirve:u_beep_dirve\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../src/beep_dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/beep_dirve.v" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656420917920 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1656420918820 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/beep_dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/beep_dirve.v" 8 -1 0 } } { "../src/vga_dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/vga_dirve.v" 5 -1 0 } } { "../src/vga_dirve.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/vga_dirve.v" 6 -1 0 } } { "../src/key_debounce.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/key_debounce.v" 54 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1656420918901 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1656420918901 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rgb_g\[0\] GND " "Pin \"rgb_g\[0\]\" is stuck at GND" {  } { { "../src/distance_top.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656420919816 "|distance_top|rgb_g[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1656420919816 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1656420919983 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1656420921785 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "distance_drive:u_distance\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~0 " "Logic cell \"distance_drive:u_distance\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~0\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_19_result_int\[0\]~0" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_u6f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1656420921801 ""} { "Info" "ISCL_SCL_CELL_NAME" "distance_drive:u_distance\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~0 " "Logic cell \"distance_drive:u_distance\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~0\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_19_result_int\[0\]~0" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_u6f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1656420921801 ""} { "Info" "ISCL_SCL_CELL_NAME" "distance_drive:u_distance\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"distance_drive:u_distance\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_13_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_u6f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1656420921801 ""} { "Info" "ISCL_SCL_CELL_NAME" "distance_drive:u_distance\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"distance_drive:u_distance\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_14_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_u6f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1656420921801 ""} { "Info" "ISCL_SCL_CELL_NAME" "distance_drive:u_distance\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"distance_drive:u_distance\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_15_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_u6f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1656420921801 ""} { "Info" "ISCL_SCL_CELL_NAME" "distance_drive:u_distance\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"distance_drive:u_distance\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_16_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_u6f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1656420921801 ""} { "Info" "ISCL_SCL_CELL_NAME" "distance_drive:u_distance\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"distance_drive:u_distance\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_17_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_u6f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1656420921801 ""} { "Info" "ISCL_SCL_CELL_NAME" "distance_drive:u_distance\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"distance_drive:u_distance\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_18_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_u6f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1656420921801 ""} { "Info" "ISCL_SCL_CELL_NAME" "distance_drive:u_distance\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~0 " "Logic cell \"distance_drive:u_distance\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~0\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_19_result_int\[0\]~0" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_u6f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1656420921801 ""} { "Info" "ISCL_SCL_CELL_NAME" "distance_drive:u_distance\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"distance_drive:u_distance\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_17_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_u6f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1656420921801 ""} { "Info" "ISCL_SCL_CELL_NAME" "distance_drive:u_distance\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"distance_drive:u_distance\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_18_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_u6f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1656420921801 ""} { "Info" "ISCL_SCL_CELL_NAME" "distance_drive:u_distance\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"distance_drive:u_distance\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_10_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_u6f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1656420921801 ""} { "Info" "ISCL_SCL_CELL_NAME" "distance_drive:u_distance\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"distance_drive:u_distance\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_11_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_u6f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1656420921801 ""} { "Info" "ISCL_SCL_CELL_NAME" "distance_drive:u_distance\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"distance_drive:u_distance\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_12_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_u6f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1656420921801 ""} { "Info" "ISCL_SCL_CELL_NAME" "distance_drive:u_distance\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"distance_drive:u_distance\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_13_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_u6f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1656420921801 ""} { "Info" "ISCL_SCL_CELL_NAME" "distance_drive:u_distance\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"distance_drive:u_distance\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_14_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_u6f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1656420921801 ""} { "Info" "ISCL_SCL_CELL_NAME" "distance_drive:u_distance\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"distance_drive:u_distance\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_15_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_u6f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1656420921801 ""} { "Info" "ISCL_SCL_CELL_NAME" "distance_drive:u_distance\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"distance_drive:u_distance\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_16_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_u6f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1656420921801 ""} { "Info" "ISCL_SCL_CELL_NAME" "distance_drive:u_distance\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"distance_drive:u_distance\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_17_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_u6f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1656420921801 ""} { "Info" "ISCL_SCL_CELL_NAME" "distance_drive:u_distance\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"distance_drive:u_distance\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_18_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_u6f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1656420921801 ""} { "Info" "ISCL_SCL_CELL_NAME" "sel_drive:u_sel_drive\|lpm_divide:Mod0\|lpm_divide_fcm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_20_result_int\[2\]~18 " "Logic cell \"sel_drive:u_sel_drive\|lpm_divide:Mod0\|lpm_divide_fcm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_20_result_int\[2\]~18\"" {  } { { "db/alt_u_div_s9f.tdf" "add_sub_20_result_int\[2\]~18" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_s9f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1656420921801 ""} { "Info" "ISCL_SCL_CELL_NAME" "sel_drive:u_sel_drive\|lpm_divide:Mod0\|lpm_divide_fcm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_20_result_int\[1\]~20 " "Logic cell \"sel_drive:u_sel_drive\|lpm_divide:Mod0\|lpm_divide_fcm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_20_result_int\[1\]~20\"" {  } { { "db/alt_u_div_s9f.tdf" "add_sub_20_result_int\[1\]~20" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_s9f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1656420921801 ""} { "Info" "ISCL_SCL_CELL_NAME" "sel_drive:u_sel_drive\|lpm_divide:Mod0\|lpm_divide_fcm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_21_result_int\[0\]~22 " "Logic cell \"sel_drive:u_sel_drive\|lpm_divide:Mod0\|lpm_divide_fcm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_21_result_int\[0\]~22\"" {  } { { "db/alt_u_div_s9f.tdf" "add_sub_21_result_int\[0\]~22" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_s9f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1656420921801 ""} { "Info" "ISCL_SCL_CELL_NAME" "distance_drive:u_distance\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"distance_drive:u_distance\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_19_result_int\[0\]~10" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/alt_u_div_u6f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1656420921801 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1656420921801 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/FPGAProject/EP4CE6F17C8/distance/prj/output_files/distance_top.map.smsg " "Generated suppressed messages file G:/FPGAProject/EP4CE6F17C8/distance/prj/output_files/distance_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656420921919 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1656420922179 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656420922179 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx_data " "No output dependent on input pin \"rx_data\"" {  } { { "../src/distance_top.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656420922509 "|distance_top|rx_data"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1656420922509 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4908 " "Implemented 4908 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1656420922510 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1656420922510 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4853 " "Implemented 4853 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1656420922510 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1656420922510 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1656420922510 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1656420922510 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1656420922510 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656420922542 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 28 20:55:22 2022 " "Processing ended: Tue Jun 28 20:55:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656420922542 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656420922542 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656420922542 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1656420922542 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1656420924189 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656420924194 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 28 20:55:23 2022 " "Processing started: Tue Jun 28 20:55:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656420924194 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1656420924194 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off distance -c distance_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off distance -c distance_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1656420924194 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1656420924555 ""}
{ "Info" "0" "" "Project  = distance" {  } {  } 0 0 "Project  = distance" 0 0 "Fitter" 0 0 1656420924556 ""}
{ "Info" "0" "" "Revision = distance_top" {  } {  } 0 0 "Revision = distance_top" 0 0 "Fitter" 0 0 1656420924556 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1656420924667 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1656420924668 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "distance_top EP4CE6F17C8 " "Selected device EP4CE6F17C8 for design \"distance_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1656420924732 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1656420924793 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1656420924793 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v" 46 -1 0 } } { "" "" { Generic "G:/FPGAProject/EP4CE6F17C8/distance/prj/" { { 0 { 0 ""} 0 1928 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1656420924848 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 50 0 0 " "Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v" 46 -1 0 } } { "" "" { Generic "G:/FPGAProject/EP4CE6F17C8/distance/prj/" { { 0 { 0 ""} 0 1929 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1656420924848 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v" 46 -1 0 } } { "" "" { Generic "G:/FPGAProject/EP4CE6F17C8/distance/prj/" { { 0 { 0 ""} 0 1930 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1656420924848 ""}  } { { "db/pll_altpll.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v" 46 -1 0 } } { "" "" { Generic "G:/FPGAProject/EP4CE6F17C8/distance/prj/" { { 0 { 0 ""} 0 1928 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1656420924848 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1656420924944 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1656420925909 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1656420925909 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1656420925909 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1656420925909 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "G:/FPGAProject/EP4CE6F17C8/distance/prj/" { { 0 { 0 ""} 0 8843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1656420925918 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "G:/FPGAProject/EP4CE6F17C8/distance/prj/" { { 0 { 0 ""} 0 8845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1656420925918 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "G:/FPGAProject/EP4CE6F17C8/distance/prj/" { { 0 { 0 ""} 0 8847 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1656420925918 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "G:/FPGAProject/EP4CE6F17C8/distance/prj/" { { 0 { 0 ""} 0 8849 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1656420925918 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1656420925918 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1656420925920 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1656420925980 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "The Timing Analyzer is analyzing 7 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1656420926748 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "distance_top.sdc " "Synopsys Design Constraints File file not found: 'distance_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1656420926750 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1656420926750 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1656420926761 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1656420926787 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1656420926788 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1656420926789 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656420927025 ""}  } { { "../src/distance_top.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "G:/FPGAProject/EP4CE6F17C8/distance/prj/" { { 0 { 0 ""} 0 8832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656420927025 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656420927025 ""}  } { { "db/pll_altpll.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "G:/FPGAProject/EP4CE6F17C8/distance/prj/" { { 0 { 0 ""} 0 1928 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656420927025 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656420927025 ""}  } { { "db/pll_altpll.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "G:/FPGAProject/EP4CE6F17C8/distance/prj/" { { 0 { 0 ""} 0 1928 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656420927025 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656420927026 ""}  } { { "db/pll_altpll.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "G:/FPGAProject/EP4CE6F17C8/distance/prj/" { { 0 { 0 ""} 0 1928 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656420927026 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sel_drive:u_sel_drive\|flag  " "Automatically promoted node sel_drive:u_sel_drive\|flag " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656420927026 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sel_drive:u_sel_drive\|current_state.state0 " "Destination node sel_drive:u_sel_drive\|current_state.state0" {  } { { "../src/sel_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "G:/FPGAProject/EP4CE6F17C8/distance/prj/" { { 0 { 0 ""} 0 576 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656420927026 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sel_drive:u_sel_drive\|current_state.state1 " "Destination node sel_drive:u_sel_drive\|current_state.state1" {  } { { "../src/sel_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "G:/FPGAProject/EP4CE6F17C8/distance/prj/" { { 0 { 0 ""} 0 577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656420927026 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sel_drive:u_sel_drive\|current_state.state2 " "Destination node sel_drive:u_sel_drive\|current_state.state2" {  } { { "../src/sel_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "G:/FPGAProject/EP4CE6F17C8/distance/prj/" { { 0 { 0 ""} 0 578 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656420927026 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sel_drive:u_sel_drive\|current_state.state3 " "Destination node sel_drive:u_sel_drive\|current_state.state3" {  } { { "../src/sel_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "G:/FPGAProject/EP4CE6F17C8/distance/prj/" { { 0 { 0 ""} 0 579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656420927026 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sel_drive:u_sel_drive\|current_state.state4 " "Destination node sel_drive:u_sel_drive\|current_state.state4" {  } { { "../src/sel_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "G:/FPGAProject/EP4CE6F17C8/distance/prj/" { { 0 { 0 ""} 0 580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656420927026 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sel_drive:u_sel_drive\|current_state.state5 " "Destination node sel_drive:u_sel_drive\|current_state.state5" {  } { { "../src/sel_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "G:/FPGAProject/EP4CE6F17C8/distance/prj/" { { 0 { 0 ""} 0 581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656420927026 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1656420927026 ""}  } { { "../src/sel_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "G:/FPGAProject/EP4CE6F17C8/distance/prj/" { { 0 { 0 ""} 0 574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656420927026 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN E15 (CLK4, DIFFCLK_2p)) " "Automatically promoted node rst_n~input (placed in PIN E15 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656420927026 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_drive:u_uart_drive\|comb~0 " "Destination node uart_drive:u_uart_drive\|comb~0" {  } { { "temporary_test_loc" "" { Generic "G:/FPGAProject/EP4CE6F17C8/distance/prj/" { { 0 { 0 ""} 0 8029 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656420927026 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sel_drive:u_sel_drive\|next_state.state5_180 " "Destination node sel_drive:u_sel_drive\|next_state.state5_180" {  } { { "../src/sel_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "G:/FPGAProject/EP4CE6F17C8/distance/prj/" { { 0 { 0 ""} 0 586 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656420927026 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sel_drive:u_sel_drive\|next_state.state4_184 " "Destination node sel_drive:u_sel_drive\|next_state.state4_184" {  } { { "../src/sel_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "G:/FPGAProject/EP4CE6F17C8/distance/prj/" { { 0 { 0 ""} 0 585 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656420927026 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sel_drive:u_sel_drive\|next_state.state3_188 " "Destination node sel_drive:u_sel_drive\|next_state.state3_188" {  } { { "../src/sel_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "G:/FPGAProject/EP4CE6F17C8/distance/prj/" { { 0 { 0 ""} 0 584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656420927026 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sel_drive:u_sel_drive\|next_state.state2_192 " "Destination node sel_drive:u_sel_drive\|next_state.state2_192" {  } { { "../src/sel_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "G:/FPGAProject/EP4CE6F17C8/distance/prj/" { { 0 { 0 ""} 0 583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656420927026 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sel_drive:u_sel_drive\|next_state.state1_196 " "Destination node sel_drive:u_sel_drive\|next_state.state1_196" {  } { { "../src/sel_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "G:/FPGAProject/EP4CE6F17C8/distance/prj/" { { 0 { 0 ""} 0 582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656420927026 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sel_drive:u_sel_drive\|next_state.state0_200 " "Destination node sel_drive:u_sel_drive\|next_state.state0_200" {  } { { "../src/sel_drive.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "G:/FPGAProject/EP4CE6F17C8/distance/prj/" { { 0 { 0 ""} 0 587 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656420927026 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1656420927026 ""}  } { { "../src/distance_top.v" "" { Text "G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "G:/FPGAProject/EP4CE6F17C8/distance/prj/" { { 0 { 0 ""} 0 8833 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656420927026 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1656420927471 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1656420927474 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1656420927475 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1656420927480 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1656420927488 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1656420927495 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1656420927649 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1656420927653 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "17 Embedded multiplier block " "Packed 17 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1656420927653 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "17 " "Created 17 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1656420927653 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1656420927653 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656420927769 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1656420927776 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1656420928370 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656420929369 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1656420929400 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1656420933687 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656420933687 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1656420934307 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "5e+02 ns 1.8% " "5e+02 ns of routing delay (approximately 1.8% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1656420936048 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "G:/FPGAProject/EP4CE6F17C8/distance/prj/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1656420936413 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1656420936413 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1656420939006 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1656420939006 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656420939009 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.59 " "Total time spent on timing analysis during the Fitter is 2.59 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1656420939191 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1656420939218 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1656420939690 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1656420939691 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1656420940352 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656420941198 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/FPGAProject/EP4CE6F17C8/distance/prj/output_files/distance_top.fit.smsg " "Generated suppressed messages file G:/FPGAProject/EP4CE6F17C8/distance/prj/output_files/distance_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1656420941777 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5562 " "Peak virtual memory: 5562 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656420942578 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 28 20:55:42 2022 " "Processing ended: Tue Jun 28 20:55:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656420942578 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656420942578 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656420942578 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1656420942578 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1656420943769 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656420943776 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 28 20:55:43 2022 " "Processing started: Tue Jun 28 20:55:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656420943776 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1656420943776 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off distance -c distance_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off distance -c distance_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1656420943776 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1656420944377 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1656420944748 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1656420944775 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4678 " "Peak virtual memory: 4678 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656420945062 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 28 20:55:45 2022 " "Processing ended: Tue Jun 28 20:55:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656420945062 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656420945062 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656420945062 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1656420945062 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1656420945698 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1656420946646 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656420946652 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 28 20:55:45 2022 " "Processing started: Tue Jun 28 20:55:45 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656420946652 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1656420946652 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta distance -c distance_top " "Command: quartus_sta distance -c distance_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1656420946652 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1656420947025 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1656420948035 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1656420948035 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656420948090 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656420948090 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "The Timing Analyzer is analyzing 7 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1656420948322 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "distance_top.sdc " "Synopsys Design Constraints File file not found: 'distance_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1656420948408 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1656420948409 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1656420948421 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1656420948421 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1656420948421 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1656420948421 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1656420948421 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1656420948421 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sel_drive:u_sel_drive\|flag sel_drive:u_sel_drive\|flag " "create_clock -period 1.000 -name sel_drive:u_sel_drive\|flag sel_drive:u_sel_drive\|flag" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1656420948423 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1656420948423 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1656420948444 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1656420948444 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1656420948446 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1656420948454 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1656420948542 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1656420948542 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -41.374 " "Worst-case setup slack is -41.374" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656420948544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656420948544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -41.374            -929.082 clk  " "  -41.374            -929.082 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656420948544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.447             -19.564 sel_drive:u_sel_drive\|flag  " "   -3.447             -19.564 sel_drive:u_sel_drive\|flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656420948544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.261             -17.526 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.261             -17.526 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656420948544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.384               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   11.384               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656420948544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.660               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   13.660               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656420948544 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656420948544 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.432 " "Worst-case hold slack is 0.432" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656420948560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656420948560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 clk  " "    0.432               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656420948560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.453               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656420948560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.464               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.464               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656420948560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.743               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.743               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656420948560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.873               0.000 sel_drive:u_sel_drive\|flag  " "    1.873               0.000 sel_drive:u_sel_drive\|flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656420948560 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656420948560 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1656420948563 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1656420948565 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.387 " "Worst-case minimum pulse width slack is 0.387" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656420948569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656420948569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 sel_drive:u_sel_drive\|flag  " "    0.387               0.000 sel_drive:u_sel_drive\|flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656420948569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.663               0.000 clk  " "    9.663               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656420948569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.718               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.718               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656420948569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.719               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   19.719               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656420948569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.536               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  499.536               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656420948569 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656420948569 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1656420949020 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1656420949045 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1656420949746 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1656420949965 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1656420950012 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1656420950012 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -36.055 " "Worst-case setup slack is -36.055" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656420950107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656420950107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -36.055            -775.875 clk  " "  -36.055            -775.875 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656420950107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.622             -20.388 sel_drive:u_sel_drive\|flag  " "   -3.622             -20.388 sel_drive:u_sel_drive\|flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656420950107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.752             -14.648 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.752             -14.648 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656420950107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.977               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   11.977               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656420950107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.167               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   14.167               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656420950107 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656420950107 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.347 " "Worst-case hold slack is 0.347" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656420950122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656420950122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.347               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656420950122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 clk  " "    0.382               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656420950122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.402               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656420950122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.691               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.691               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656420950122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.841               0.000 sel_drive:u_sel_drive\|flag  " "    1.841               0.000 sel_drive:u_sel_drive\|flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656420950122 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656420950122 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1656420950127 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1656420950131 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.291 " "Worst-case minimum pulse width slack is 0.291" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656420950135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656420950135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.291               0.000 sel_drive:u_sel_drive\|flag  " "    0.291               0.000 sel_drive:u_sel_drive\|flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656420950135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.671               0.000 clk  " "    9.671               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656420950135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.715               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.715               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656420950135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.717               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   19.717               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656420950135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.555               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  499.555               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656420950135 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656420950135 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1656420950584 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1656420950751 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1656420950762 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1656420950762 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.256 " "Worst-case setup slack is -6.256" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656420950770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656420950770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.256             -22.090 clk  " "   -6.256             -22.090 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656420950770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.437              -7.773 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.437              -7.773 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656420950770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.151              -6.622 sel_drive:u_sel_drive\|flag  " "   -1.151              -6.622 sel_drive:u_sel_drive\|flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656420950770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.897               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   15.897               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656420950770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.754               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   16.754               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656420950770 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656420950770 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656420950788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656420950788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 clk  " "    0.178               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656420950788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.187               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656420950788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.193               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656420950788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.296               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.296               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656420950788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.804               0.000 sel_drive:u_sel_drive\|flag  " "    0.804               0.000 sel_drive:u_sel_drive\|flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656420950788 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656420950788 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1656420950793 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1656420950798 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.391 " "Worst-case minimum pulse width slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656420950804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656420950804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391               0.000 sel_drive:u_sel_drive\|flag  " "    0.391               0.000 sel_drive:u_sel_drive\|flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656420950804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.371               0.000 clk  " "    9.371               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656420950804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.798               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.798               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656420950804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.796               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   19.796               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656420950804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.773               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  499.773               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656420950804 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656420950804 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1656420951709 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1656420951713 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656420951824 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 28 20:55:51 2022 " "Processing ended: Tue Jun 28 20:55:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656420951824 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656420951824 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656420951824 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1656420951824 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1656420953210 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656420953215 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 28 20:55:53 2022 " "Processing started: Tue Jun 28 20:55:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656420953215 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1656420953215 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off distance -c distance_top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off distance -c distance_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1656420953215 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1656420954921 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "distance_top_8_1200mv_85c_slow.vo G:/FPGAProject/EP4CE6F17C8/distance/prj/simulation/modelsim/ simulation " "Generated file distance_top_8_1200mv_85c_slow.vo in folder \"G:/FPGAProject/EP4CE6F17C8/distance/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1656420955770 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "distance_top_8_1200mv_0c_slow.vo G:/FPGAProject/EP4CE6F17C8/distance/prj/simulation/modelsim/ simulation " "Generated file distance_top_8_1200mv_0c_slow.vo in folder \"G:/FPGAProject/EP4CE6F17C8/distance/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1656420956314 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "distance_top_min_1200mv_0c_fast.vo G:/FPGAProject/EP4CE6F17C8/distance/prj/simulation/modelsim/ simulation " "Generated file distance_top_min_1200mv_0c_fast.vo in folder \"G:/FPGAProject/EP4CE6F17C8/distance/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1656420956839 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "distance_top.vo G:/FPGAProject/EP4CE6F17C8/distance/prj/simulation/modelsim/ simulation " "Generated file distance_top.vo in folder \"G:/FPGAProject/EP4CE6F17C8/distance/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1656420957342 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "distance_top_8_1200mv_85c_v_slow.sdo G:/FPGAProject/EP4CE6F17C8/distance/prj/simulation/modelsim/ simulation " "Generated file distance_top_8_1200mv_85c_v_slow.sdo in folder \"G:/FPGAProject/EP4CE6F17C8/distance/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1656420957680 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "distance_top_8_1200mv_0c_v_slow.sdo G:/FPGAProject/EP4CE6F17C8/distance/prj/simulation/modelsim/ simulation " "Generated file distance_top_8_1200mv_0c_v_slow.sdo in folder \"G:/FPGAProject/EP4CE6F17C8/distance/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1656420958006 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "distance_top_min_1200mv_0c_v_fast.sdo G:/FPGAProject/EP4CE6F17C8/distance/prj/simulation/modelsim/ simulation " "Generated file distance_top_min_1200mv_0c_v_fast.sdo in folder \"G:/FPGAProject/EP4CE6F17C8/distance/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1656420958337 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "distance_top_v.sdo G:/FPGAProject/EP4CE6F17C8/distance/prj/simulation/modelsim/ simulation " "Generated file distance_top_v.sdo in folder \"G:/FPGAProject/EP4CE6F17C8/distance/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1656420958664 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4679 " "Peak virtual memory: 4679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656420958729 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 28 20:55:58 2022 " "Processing ended: Tue Jun 28 20:55:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656420958729 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656420958729 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656420958729 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1656420958729 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 68 s " "Quartus Prime Full Compilation was successful. 0 errors, 68 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1656420959369 ""}
