Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Tue Feb 11 09:26:43 2025
| Host              : Lindsey_laptop running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu3eg-sfvc784
| Speed File        : -1  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.874        0.000                      0                 4563        0.027        0.000                      0                 4563        3.500        0.000                       0                  2343  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            6.874        0.000                      0                 4563        0.027        0.000                      0                 4563        3.500        0.000                       0                  2343  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_pl_0                    
(none)                      clk_pl_0      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        6.874ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.874ns  (required time - arrival time)
  Source:                 design_1_i/spi_master_0/inst/tmp_reg_1884_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_64_reg_514_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.844ns  (logic 0.272ns (9.564%)  route 2.572ns (90.436%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.529ns = ( 11.529 - 10.000 ) 
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.572ns (routing 0.638ns, distribution 0.934ns)
  Clock Net Delay (Destination): 1.362ns (routing 0.576ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2343, routed)        1.572     1.779    design_1_i/spi_master_0/inst/ap_clk
    SLICE_X10Y73         FDRE                                         r  design_1_i/spi_master_0/inst/tmp_reg_1884_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y73         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     1.875 r  design_1_i/spi_master_0/inst/tmp_reg_1884_reg[0]/Q
                         net (fo=328, routed)         1.637     3.512    design_1_i/spi_master_0/inst/tmp_reg_1884
    SLICE_X8Y82          LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.176     3.688 r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_64_reg_514[31]_i_1/O
                         net (fo=31, routed)          0.935     4.623    design_1_i/spi_master_0/inst/ap_condition_5156
    SLICE_X16Y82         FDRE                                         r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_64_reg_514_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2343, routed)        1.362    11.529    design_1_i/spi_master_0/inst/ap_clk
    SLICE_X16Y82         FDRE                                         r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_64_reg_514_reg[12]/C
                         clock pessimism              0.141    11.670    
                         clock uncertainty           -0.130    11.540    
    SLICE_X16Y82         FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.043    11.497    design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_64_reg_514_reg[12]
  -------------------------------------------------------------------
                         required time                         11.497    
                         arrival time                          -4.623    
  -------------------------------------------------------------------
                         slack                                  6.874    

Slack (MET) :             6.874ns  (required time - arrival time)
  Source:                 design_1_i/spi_master_0/inst/tmp_reg_1884_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_64_reg_514_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.845ns  (logic 0.272ns (9.561%)  route 2.573ns (90.439%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.529ns = ( 11.529 - 10.000 ) 
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.572ns (routing 0.638ns, distribution 0.934ns)
  Clock Net Delay (Destination): 1.362ns (routing 0.576ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2343, routed)        1.572     1.779    design_1_i/spi_master_0/inst/ap_clk
    SLICE_X10Y73         FDRE                                         r  design_1_i/spi_master_0/inst/tmp_reg_1884_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y73         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     1.875 r  design_1_i/spi_master_0/inst/tmp_reg_1884_reg[0]/Q
                         net (fo=328, routed)         1.637     3.512    design_1_i/spi_master_0/inst/tmp_reg_1884
    SLICE_X8Y82          LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.176     3.688 r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_64_reg_514[31]_i_1/O
                         net (fo=31, routed)          0.936     4.624    design_1_i/spi_master_0/inst/ap_condition_5156
    SLICE_X16Y82         FDRE                                         r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_64_reg_514_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2343, routed)        1.362    11.529    design_1_i/spi_master_0/inst/ap_clk
    SLICE_X16Y82         FDRE                                         r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_64_reg_514_reg[13]/C
                         clock pessimism              0.141    11.670    
                         clock uncertainty           -0.130    11.540    
    SLICE_X16Y82         FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.042    11.498    design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_64_reg_514_reg[13]
  -------------------------------------------------------------------
                         required time                         11.498    
                         arrival time                          -4.624    
  -------------------------------------------------------------------
                         slack                                  6.874    

Slack (MET) :             6.874ns  (required time - arrival time)
  Source:                 design_1_i/spi_master_0/inst/tmp_reg_1884_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_64_reg_514_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.844ns  (logic 0.272ns (9.564%)  route 2.572ns (90.436%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.529ns = ( 11.529 - 10.000 ) 
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.572ns (routing 0.638ns, distribution 0.934ns)
  Clock Net Delay (Destination): 1.362ns (routing 0.576ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2343, routed)        1.572     1.779    design_1_i/spi_master_0/inst/ap_clk
    SLICE_X10Y73         FDRE                                         r  design_1_i/spi_master_0/inst/tmp_reg_1884_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y73         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     1.875 r  design_1_i/spi_master_0/inst/tmp_reg_1884_reg[0]/Q
                         net (fo=328, routed)         1.637     3.512    design_1_i/spi_master_0/inst/tmp_reg_1884
    SLICE_X8Y82          LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.176     3.688 r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_64_reg_514[31]_i_1/O
                         net (fo=31, routed)          0.935     4.623    design_1_i/spi_master_0/inst/ap_condition_5156
    SLICE_X16Y82         FDRE                                         r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_64_reg_514_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2343, routed)        1.362    11.529    design_1_i/spi_master_0/inst/ap_clk
    SLICE_X16Y82         FDRE                                         r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_64_reg_514_reg[14]/C
                         clock pessimism              0.141    11.670    
                         clock uncertainty           -0.130    11.540    
    SLICE_X16Y82         FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.043    11.497    design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_64_reg_514_reg[14]
  -------------------------------------------------------------------
                         required time                         11.497    
                         arrival time                          -4.623    
  -------------------------------------------------------------------
                         slack                                  6.874    

Slack (MET) :             6.874ns  (required time - arrival time)
  Source:                 design_1_i/spi_master_0/inst/tmp_reg_1884_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_64_reg_514_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.845ns  (logic 0.272ns (9.561%)  route 2.573ns (90.439%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.529ns = ( 11.529 - 10.000 ) 
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.572ns (routing 0.638ns, distribution 0.934ns)
  Clock Net Delay (Destination): 1.362ns (routing 0.576ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2343, routed)        1.572     1.779    design_1_i/spi_master_0/inst/ap_clk
    SLICE_X10Y73         FDRE                                         r  design_1_i/spi_master_0/inst/tmp_reg_1884_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y73         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     1.875 r  design_1_i/spi_master_0/inst/tmp_reg_1884_reg[0]/Q
                         net (fo=328, routed)         1.637     3.512    design_1_i/spi_master_0/inst/tmp_reg_1884
    SLICE_X8Y82          LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.176     3.688 r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_64_reg_514[31]_i_1/O
                         net (fo=31, routed)          0.936     4.624    design_1_i/spi_master_0/inst/ap_condition_5156
    SLICE_X16Y82         FDRE                                         r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_64_reg_514_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2343, routed)        1.362    11.529    design_1_i/spi_master_0/inst/ap_clk
    SLICE_X16Y82         FDRE                                         r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_64_reg_514_reg[15]/C
                         clock pessimism              0.141    11.670    
                         clock uncertainty           -0.130    11.540    
    SLICE_X16Y82         FDRE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.042    11.498    design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_64_reg_514_reg[15]
  -------------------------------------------------------------------
                         required time                         11.498    
                         arrival time                          -4.624    
  -------------------------------------------------------------------
                         slack                                  6.874    

Slack (MET) :             6.879ns  (required time - arrival time)
  Source:                 design_1_i/spi_master_0/inst/tmp_reg_1884_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_64_reg_514_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.832ns  (logic 0.272ns (9.604%)  route 2.560ns (90.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 11.521 - 10.000 ) 
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.572ns (routing 0.638ns, distribution 0.934ns)
  Clock Net Delay (Destination): 1.354ns (routing 0.576ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2343, routed)        1.572     1.779    design_1_i/spi_master_0/inst/ap_clk
    SLICE_X10Y73         FDRE                                         r  design_1_i/spi_master_0/inst/tmp_reg_1884_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y73         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     1.875 r  design_1_i/spi_master_0/inst/tmp_reg_1884_reg[0]/Q
                         net (fo=328, routed)         1.637     3.512    design_1_i/spi_master_0/inst/tmp_reg_1884
    SLICE_X8Y82          LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.176     3.688 r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_64_reg_514[31]_i_1/O
                         net (fo=31, routed)          0.923     4.611    design_1_i/spi_master_0/inst/ap_condition_5156
    SLICE_X15Y83         FDRE                                         r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_64_reg_514_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2343, routed)        1.354    11.521    design_1_i/spi_master_0/inst/ap_clk
    SLICE_X15Y83         FDRE                                         r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_64_reg_514_reg[11]/C
                         clock pessimism              0.141    11.662    
                         clock uncertainty           -0.130    11.532    
    SLICE_X15Y83         FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.042    11.490    design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_64_reg_514_reg[11]
  -------------------------------------------------------------------
                         required time                         11.490    
                         arrival time                          -4.611    
  -------------------------------------------------------------------
                         slack                                  6.879    

Slack (MET) :             6.880ns  (required time - arrival time)
  Source:                 design_1_i/spi_master_0/inst/tmp_reg_1884_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_64_reg_514_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.831ns  (logic 0.272ns (9.608%)  route 2.559ns (90.392%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 11.521 - 10.000 ) 
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.572ns (routing 0.638ns, distribution 0.934ns)
  Clock Net Delay (Destination): 1.354ns (routing 0.576ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2343, routed)        1.572     1.779    design_1_i/spi_master_0/inst/ap_clk
    SLICE_X10Y73         FDRE                                         r  design_1_i/spi_master_0/inst/tmp_reg_1884_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y73         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     1.875 r  design_1_i/spi_master_0/inst/tmp_reg_1884_reg[0]/Q
                         net (fo=328, routed)         1.637     3.512    design_1_i/spi_master_0/inst/tmp_reg_1884
    SLICE_X8Y82          LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.176     3.688 r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_64_reg_514[31]_i_1/O
                         net (fo=31, routed)          0.922     4.610    design_1_i/spi_master_0/inst/ap_condition_5156
    SLICE_X15Y83         FDRE                                         r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_64_reg_514_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2343, routed)        1.354    11.521    design_1_i/spi_master_0/inst/ap_clk
    SLICE_X15Y83         FDRE                                         r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_64_reg_514_reg[10]/C
                         clock pessimism              0.141    11.662    
                         clock uncertainty           -0.130    11.532    
    SLICE_X15Y83         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.042    11.490    design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_64_reg_514_reg[10]
  -------------------------------------------------------------------
                         required time                         11.490    
                         arrival time                          -4.610    
  -------------------------------------------------------------------
                         slack                                  6.880    

Slack (MET) :             6.976ns  (required time - arrival time)
  Source:                 design_1_i/spi_master_0/inst/tmp_reg_1884_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_64_reg_514_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 0.272ns (9.955%)  route 2.460ns (90.045%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 11.519 - 10.000 ) 
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.572ns (routing 0.638ns, distribution 0.934ns)
  Clock Net Delay (Destination): 1.352ns (routing 0.576ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2343, routed)        1.572     1.779    design_1_i/spi_master_0/inst/ap_clk
    SLICE_X10Y73         FDRE                                         r  design_1_i/spi_master_0/inst/tmp_reg_1884_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y73         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     1.875 r  design_1_i/spi_master_0/inst/tmp_reg_1884_reg[0]/Q
                         net (fo=328, routed)         1.637     3.512    design_1_i/spi_master_0/inst/tmp_reg_1884
    SLICE_X8Y82          LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.176     3.688 r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_64_reg_514[31]_i_1/O
                         net (fo=31, routed)          0.824     4.511    design_1_i/spi_master_0/inst/ap_condition_5156
    SLICE_X14Y80         FDRE                                         r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_64_reg_514_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2343, routed)        1.352    11.519    design_1_i/spi_master_0/inst/ap_clk
    SLICE_X14Y80         FDRE                                         r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_64_reg_514_reg[26]/C
                         clock pessimism              0.141    11.660    
                         clock uncertainty           -0.130    11.530    
    SLICE_X14Y80         FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.043    11.487    design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_64_reg_514_reg[26]
  -------------------------------------------------------------------
                         required time                         11.487    
                         arrival time                          -4.511    
  -------------------------------------------------------------------
                         slack                                  6.976    

Slack (MET) :             6.976ns  (required time - arrival time)
  Source:                 design_1_i/spi_master_0/inst/tmp_reg_1884_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_64_reg_514_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.733ns  (logic 0.272ns (9.951%)  route 2.461ns (90.049%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 11.519 - 10.000 ) 
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.572ns (routing 0.638ns, distribution 0.934ns)
  Clock Net Delay (Destination): 1.352ns (routing 0.576ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2343, routed)        1.572     1.779    design_1_i/spi_master_0/inst/ap_clk
    SLICE_X10Y73         FDRE                                         r  design_1_i/spi_master_0/inst/tmp_reg_1884_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y73         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     1.875 r  design_1_i/spi_master_0/inst/tmp_reg_1884_reg[0]/Q
                         net (fo=328, routed)         1.637     3.512    design_1_i/spi_master_0/inst/tmp_reg_1884
    SLICE_X8Y82          LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.176     3.688 r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_64_reg_514[31]_i_1/O
                         net (fo=31, routed)          0.825     4.512    design_1_i/spi_master_0/inst/ap_condition_5156
    SLICE_X14Y80         FDRE                                         r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_64_reg_514_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2343, routed)        1.352    11.519    design_1_i/spi_master_0/inst/ap_clk
    SLICE_X14Y80         FDRE                                         r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_64_reg_514_reg[27]/C
                         clock pessimism              0.141    11.660    
                         clock uncertainty           -0.130    11.530    
    SLICE_X14Y80         FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.042    11.488    design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_64_reg_514_reg[27]
  -------------------------------------------------------------------
                         required time                         11.488    
                         arrival time                          -4.512    
  -------------------------------------------------------------------
                         slack                                  6.976    

Slack (MET) :             7.024ns  (required time - arrival time)
  Source:                 design_1_i/spi_master_0/inst/tmp_reg_1884_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_44_reg_404_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.656ns  (logic 0.273ns (10.278%)  route 2.383ns (89.722%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 11.492 - 10.000 ) 
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.572ns (routing 0.638ns, distribution 0.934ns)
  Clock Net Delay (Destination): 1.325ns (routing 0.576ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2343, routed)        1.572     1.779    design_1_i/spi_master_0/inst/ap_clk
    SLICE_X10Y73         FDRE                                         r  design_1_i/spi_master_0/inst/tmp_reg_1884_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y73         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     1.875 r  design_1_i/spi_master_0/inst/tmp_reg_1884_reg[0]/Q
                         net (fo=328, routed)         1.640     3.515    design_1_i/spi_master_0/inst/tmp_reg_1884
    SLICE_X8Y82          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177     3.692 r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_44_reg_404[31]_i_1/O
                         net (fo=31, routed)          0.743     4.435    design_1_i/spi_master_0/inst/ap_condition_5136
    SLICE_X9Y91          FDRE                                         r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_44_reg_404_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2343, routed)        1.325    11.492    design_1_i/spi_master_0/inst/ap_clk
    SLICE_X9Y91          FDRE                                         r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_44_reg_404_reg[26]/C
                         clock pessimism              0.141    11.633    
                         clock uncertainty           -0.130    11.503    
    SLICE_X9Y91          FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.044    11.459    design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_44_reg_404_reg[26]
  -------------------------------------------------------------------
                         required time                         11.459    
                         arrival time                          -4.435    
  -------------------------------------------------------------------
                         slack                                  7.024    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 design_1_i/spi_master_0/inst/tmp_reg_1884_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_44_reg_404_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.656ns  (logic 0.273ns (10.278%)  route 2.383ns (89.722%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 11.492 - 10.000 ) 
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.572ns (routing 0.638ns, distribution 0.934ns)
  Clock Net Delay (Destination): 1.325ns (routing 0.576ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2343, routed)        1.572     1.779    design_1_i/spi_master_0/inst/ap_clk
    SLICE_X10Y73         FDRE                                         r  design_1_i/spi_master_0/inst/tmp_reg_1884_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y73         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     1.875 r  design_1_i/spi_master_0/inst/tmp_reg_1884_reg[0]/Q
                         net (fo=328, routed)         1.640     3.515    design_1_i/spi_master_0/inst/tmp_reg_1884
    SLICE_X8Y82          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177     3.692 r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_44_reg_404[31]_i_1/O
                         net (fo=31, routed)          0.743     4.435    design_1_i/spi_master_0/inst/ap_condition_5136
    SLICE_X9Y91          FDRE                                         r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_44_reg_404_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2343, routed)        1.325    11.492    design_1_i/spi_master_0/inst/ap_clk
    SLICE_X9Y91          FDRE                                         r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_44_reg_404_reg[27]/C
                         clock pessimism              0.141    11.633    
                         clock uncertainty           -0.130    11.503    
    SLICE_X9Y91          FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.043    11.460    design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_44_reg_404_reg[27]
  -------------------------------------------------------------------
                         required time                         11.460    
                         arrival time                          -4.435    
  -------------------------------------------------------------------
                         slack                                  7.025    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_96_reg_690_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_98_reg_701_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.114ns (55.809%)  route 0.090ns (44.191%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.790ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      1.360ns (routing 0.576ns, distribution 0.784ns)
  Clock Net Delay (Destination): 1.583ns (routing 0.638ns, distribution 0.945ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2343, routed)        1.360     1.527    design_1_i/spi_master_0/inst/ap_clk
    SLICE_X4Y69          FDRE                                         r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_96_reg_690_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.071     1.598 r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_96_reg_690_reg[15]/Q
                         net (fo=2, routed)           0.077     1.675    design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_96_reg_690[15]
    SLICE_X5Y69          LUT3 (Prop_G5LUT_SLICEM_I2_O)
                                                      0.043     1.718 r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_98_reg_701[15]_i_1/O
                         net (fo=1, routed)           0.013     1.731    design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_98_reg_701[15]_i_1_n_0
    SLICE_X5Y69          FDRE                                         r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_98_reg_701_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2343, routed)        1.583     1.790    design_1_i/spi_master_0/inst/ap_clk
    SLICE_X5Y69          FDRE                                         r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_98_reg_701_reg[15]/C
                         clock pessimism             -0.141     1.649    
    SLICE_X5Y69          FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.055     1.704    design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_98_reg_701_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_68_reg_536_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_70_reg_547_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.071ns (55.973%)  route 0.056ns (44.028%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.037ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Net Delay (Source):      0.785ns (routing 0.324ns, distribution 0.461ns)
  Clock Net Delay (Destination): 0.899ns (routing 0.365ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2343, routed)        0.785     0.896    design_1_i/spi_master_0/inst/ap_clk
    SLICE_X11Y80         FDRE                                         r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_68_reg_536_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.935 r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_68_reg_536_reg[11]/Q
                         net (fo=2, routed)           0.050     0.984    design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_68_reg_536[11]
    SLICE_X10Y80         LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.032     1.016 r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_70_reg_547[11]_i_1/O
                         net (fo=1, routed)           0.006     1.022    design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_70_reg_547[11]_i_1_n_0
    SLICE_X10Y80         FDRE                                         r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_70_reg_547_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2343, routed)        0.899     1.037    design_1_i/spi_master_0/inst/ap_clk
    SLICE_X10Y80         FDRE                                         r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_70_reg_547_reg[11]/C
                         clock pessimism             -0.091     0.946    
    SLICE_X10Y80         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.993    design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_70_reg_547_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_114_reg_789_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_116_reg_800_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.077ns (56.611%)  route 0.059ns (43.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.041ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Net Delay (Source):      0.790ns (routing 0.324ns, distribution 0.466ns)
  Clock Net Delay (Destination): 0.903ns (routing 0.365ns, distribution 0.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2343, routed)        0.790     0.901    design_1_i/spi_master_0/inst/ap_clk
    SLICE_X10Y69         FDRE                                         r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_114_reg_789_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y69         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.940 r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_114_reg_789_reg[1]/Q
                         net (fo=2, routed)           0.053     0.993    design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_114_reg_789[1]
    SLICE_X11Y69         LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.038     1.031 r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_116_reg_800[1]_i_1/O
                         net (fo=1, routed)           0.006     1.037    design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_116_reg_800[1]_i_1_n_0
    SLICE_X11Y69         FDRE                                         r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_116_reg_800_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2343, routed)        0.903     1.041    design_1_i/spi_master_0/inst/ap_clk
    SLICE_X11Y69         FDRE                                         r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_116_reg_800_reg[1]/C
                         clock pessimism             -0.091     0.950    
    SLICE_X11Y69         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.997    design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_116_reg_800_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.037    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_114_reg_789_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_116_reg_800_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.077ns (56.611%)  route 0.059ns (43.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.041ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Net Delay (Source):      0.791ns (routing 0.324ns, distribution 0.467ns)
  Clock Net Delay (Destination): 0.903ns (routing 0.365ns, distribution 0.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2343, routed)        0.791     0.902    design_1_i/spi_master_0/inst/ap_clk
    SLICE_X10Y67         FDRE                                         r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_114_reg_789_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.941 r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_114_reg_789_reg[25]/Q
                         net (fo=2, routed)           0.053     0.994    design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_114_reg_789[25]
    SLICE_X11Y67         LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.038     1.032 r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_116_reg_800[25]_i_1/O
                         net (fo=1, routed)           0.006     1.038    design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_116_reg_800[25]_i_1_n_0
    SLICE_X11Y67         FDRE                                         r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_116_reg_800_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2343, routed)        0.903     1.041    design_1_i/spi_master_0/inst/ap_clk
    SLICE_X11Y67         FDRE                                         r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_116_reg_800_reg[25]/C
                         clock pessimism             -0.091     0.950    
    SLICE_X11Y67         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.997    design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_116_reg_800_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_48_reg_426_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_50_reg_437_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.077ns (56.611%)  route 0.059ns (43.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.031ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Net Delay (Source):      0.781ns (routing 0.324ns, distribution 0.457ns)
  Clock Net Delay (Destination): 0.893ns (routing 0.365ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2343, routed)        0.781     0.892    design_1_i/spi_master_0/inst/ap_clk
    SLICE_X10Y87         FDRE                                         r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_48_reg_426_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.931 r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_48_reg_426_reg[27]/Q
                         net (fo=2, routed)           0.053     0.984    design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_48_reg_426[27]
    SLICE_X11Y87         LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.038     1.022 r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_50_reg_437[27]_i_1/O
                         net (fo=1, routed)           0.006     1.028    design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_50_reg_437[27]_i_1_n_0
    SLICE_X11Y87         FDRE                                         r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_50_reg_437_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2343, routed)        0.893     1.031    design_1_i/spi_master_0/inst/ap_clk
    SLICE_X11Y87         FDRE                                         r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_50_reg_437_reg[27]/C
                         clock pessimism             -0.091     0.940    
    SLICE_X11Y87         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.987    design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_50_reg_437_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.987    
                         arrival time                           1.028    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/spi_master_0/inst/ap_CS_fsm_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/spi_master_0/inst/ap_CS_fsm_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.474%)  route 0.041ns (43.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.031ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      0.782ns (routing 0.324ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.893ns (routing 0.365ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2343, routed)        0.782     0.893    design_1_i/spi_master_0/inst/ap_clk
    SLICE_X8Y83          FDRE                                         r  design_1_i/spi_master_0/inst/ap_CS_fsm_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.932 r  design_1_i/spi_master_0/inst/ap_CS_fsm_reg[8]/Q
                         net (fo=2, routed)           0.025     0.956    design_1_i/spi_master_0/inst/ap_CS_fsm_pp0_stage7
    SLICE_X8Y83          LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     0.970 r  design_1_i/spi_master_0/inst/ap_CS_fsm[8]_i_1/O
                         net (fo=1, routed)           0.016     0.986    design_1_i/spi_master_0/inst/ap_NS_fsm[8]
    SLICE_X8Y83          FDRE                                         r  design_1_i/spi_master_0/inst/ap_CS_fsm_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2343, routed)        0.893     1.031    design_1_i/spi_master_0/inst/ap_clk
    SLICE_X8Y83          FDRE                                         r  design_1_i/spi_master_0/inst/ap_CS_fsm_reg[8]/C
                         clock pessimism             -0.132     0.899    
    SLICE_X8Y83          FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.945    design_1_i/spi_master_0/inst/ap_CS_fsm_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/spi_master_0/inst/ap_CS_fsm_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/spi_master_0/inst/ap_CS_fsm_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.474%)  route 0.041ns (43.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.030ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      0.781ns (routing 0.324ns, distribution 0.457ns)
  Clock Net Delay (Destination): 0.892ns (routing 0.365ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2343, routed)        0.781     0.892    design_1_i/spi_master_0/inst/ap_clk
    SLICE_X8Y84          FDRE                                         r  design_1_i/spi_master_0/inst/ap_CS_fsm_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.931 r  design_1_i/spi_master_0/inst/ap_CS_fsm_reg[36]/Q
                         net (fo=2, routed)           0.025     0.955    design_1_i/spi_master_0/inst/ap_CS_fsm_pp0_stage35
    SLICE_X8Y84          LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     0.969 r  design_1_i/spi_master_0/inst/ap_CS_fsm[36]_i_1/O
                         net (fo=1, routed)           0.016     0.985    design_1_i/spi_master_0/inst/ap_NS_fsm[36]
    SLICE_X8Y84          FDRE                                         r  design_1_i/spi_master_0/inst/ap_CS_fsm_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2343, routed)        0.892     1.030    design_1_i/spi_master_0/inst/ap_clk
    SLICE_X8Y84          FDRE                                         r  design_1_i/spi_master_0/inst/ap_CS_fsm_reg[36]/C
                         clock pessimism             -0.132     0.898    
    SLICE_X8Y84          FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.944    design_1_i/spi_master_0/inst/ap_CS_fsm_reg[36]
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/spi_master_0/inst/ap_CS_fsm_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/spi_master_0/inst/ap_CS_fsm_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.474%)  route 0.041ns (43.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.029ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      0.779ns (routing 0.324ns, distribution 0.455ns)
  Clock Net Delay (Destination): 0.891ns (routing 0.365ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2343, routed)        0.779     0.890    design_1_i/spi_master_0/inst/ap_clk
    SLICE_X12Y84         FDRE                                         r  design_1_i/spi_master_0/inst/ap_CS_fsm_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.929 r  design_1_i/spi_master_0/inst/ap_CS_fsm_reg[56]/Q
                         net (fo=2, routed)           0.025     0.953    design_1_i/spi_master_0/inst/ap_CS_fsm_pp0_stage55
    SLICE_X12Y84         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     0.967 r  design_1_i/spi_master_0/inst/ap_CS_fsm[56]_i_1/O
                         net (fo=1, routed)           0.016     0.983    design_1_i/spi_master_0/inst/ap_NS_fsm[56]
    SLICE_X12Y84         FDRE                                         r  design_1_i/spi_master_0/inst/ap_CS_fsm_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2343, routed)        0.891     1.029    design_1_i/spi_master_0/inst/ap_clk
    SLICE_X12Y84         FDRE                                         r  design_1_i/spi_master_0/inst/ap_CS_fsm_reg[56]/C
                         clock pessimism             -0.133     0.896    
    SLICE_X12Y84         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.942    design_1_i/spi_master_0/inst/ap_CS_fsm_reg[56]
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_22_reg_283_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_24_reg_294_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.071ns (54.615%)  route 0.059ns (45.385%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.024ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Net Delay (Source):      0.782ns (routing 0.324ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.886ns (routing 0.365ns, distribution 0.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2343, routed)        0.782     0.893    design_1_i/spi_master_0/inst/ap_clk
    SLICE_X4Y83          FDRE                                         r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_22_reg_283_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.931 r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_22_reg_283_reg[2]/Q
                         net (fo=2, routed)           0.052     0.983    design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_22_reg_283[2]
    SLICE_X3Y83          LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.033     1.016 r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_24_reg_294[3]_i_1/O
                         net (fo=1, routed)           0.007     1.023    design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_24_reg_294[3]_i_1_n_0
    SLICE_X3Y83          FDRE                                         r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_24_reg_294_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2343, routed)        0.886     1.024    design_1_i/spi_master_0/inst/ap_clk
    SLICE_X3Y83          FDRE                                         r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_24_reg_294_reg[3]/C
                         clock pessimism             -0.091     0.933    
    SLICE_X3Y83          FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.980    design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_24_reg_294_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/spi_master_0/inst/ap_CS_fsm_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/spi_master_0/inst/ap_CS_fsm_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.074ns (52.690%)  route 0.066ns (47.310%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.037ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Net Delay (Source):      0.783ns (routing 0.324ns, distribution 0.459ns)
  Clock Net Delay (Destination): 0.899ns (routing 0.365ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2343, routed)        0.783     0.894    design_1_i/spi_master_0/inst/ap_clk
    SLICE_X7Y82          FDRE                                         r  design_1_i/spi_master_0/inst/ap_CS_fsm_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.933 r  design_1_i/spi_master_0/inst/ap_CS_fsm_reg[11]/Q
                         net (fo=3, routed)           0.049     0.982    design_1_i/spi_master_0/inst/ap_CS_fsm_pp0_stage10
    SLICE_X6Y82          LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.035     1.017 r  design_1_i/spi_master_0/inst/ap_CS_fsm[12]_i_1/O
                         net (fo=1, routed)           0.017     1.034    design_1_i/spi_master_0/inst/ap_NS_fsm[12]
    SLICE_X6Y82          FDRE                                         r  design_1_i/spi_master_0/inst/ap_CS_fsm_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2343, routed)        0.899     1.037    design_1_i/spi_master_0/inst/ap_clk
    SLICE_X6Y82          FDRE                                         r  design_1_i/spi_master_0/inst/ap_CS_fsm_reg[12]/C
                         clock pessimism             -0.091     0.946    
    SLICE_X6Y82          FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.992    design_1_i/spi_master_0/inst/ap_CS_fsm_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.992    
                         arrival time                           1.034    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP2ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     SRL16E/CLK       n/a            1.146         10.000      8.854      SLICE_X14Y90  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X12Y90  design_1_i/rst_ps8_0_99M/U0/PR_OUT_DFF[0].FDRE_PER/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X12Y90  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X12Y90  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X12Y90  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X12Y90  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X12Y90  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X12Y90  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X12Y90  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/lpf_asr_reg/C
Low Pulse Width   Slow    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.573         5.000       4.427      SLICE_X14Y90  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.573         5.000       4.427      SLICE_X14Y90  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X12Y90  design_1_i/rst_ps8_0_99M/U0/PR_OUT_DFF[0].FDRE_PER/C
Low Pulse Width   Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X12Y90  design_1_i/rst_ps8_0_99M/U0/PR_OUT_DFF[0].FDRE_PER/C
Low Pulse Width   Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X12Y90  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Low Pulse Width   Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X12Y90  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Low Pulse Width   Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X12Y90  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Low Pulse Width   Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X12Y90  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
High Pulse Width  Slow    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.573         5.000       4.427      SLICE_X14Y90  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.573         5.000       4.427      SLICE_X14Y90  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X12Y90  design_1_i/rst_ps8_0_99M/U0/PR_OUT_DFF[0].FDRE_PER/C
High Pulse Width  Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X12Y90  design_1_i/rst_ps8_0_99M/U0/PR_OUT_DFF[0].FDRE_PER/C
High Pulse Width  Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X12Y90  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
High Pulse Width  Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X12Y90  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
High Pulse Width  Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X12Y90  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
High Pulse Width  Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X12Y90  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.699ns  (logic 0.178ns (10.477%)  route 1.521ns (89.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.334ns (routing 0.576ns, distribution 0.758ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           1.224     1.224    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X12Y91         LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     1.402 r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.297     1.699    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X12Y91         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2343, routed)        1.334     1.501    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X12Y91         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.740ns  (logic 0.060ns (8.108%)  route 0.680ns (91.892%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.886ns (routing 0.365ns, distribution 0.521ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.571     0.571    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X12Y91         LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.060     0.631 r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.109     0.740    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X12Y91         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2343, routed)        0.886     1.024    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X12Y91         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 miso_ap_vld_0
                            (input port)
  Destination:            mosi_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.386ns  (logic 3.960ns (42.196%)  route 5.425ns (57.804%))
  Logic Levels:           8  (IBUFCTRL=1 INBUF=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A13                                               0.000     0.000 r  miso_ap_vld_0 (IN)
                         net (fo=0)                   0.000     0.000    miso_ap_vld_0_IBUF_inst/I
    A13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.058     1.058 r  miso_ap_vld_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.058    miso_ap_vld_0_IBUF_inst/OUT
    A13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.058 r  miso_ap_vld_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=254, routed)         2.178     3.236    design_1_i/spi_master_0/inst/miso_ap_vld
    SLICE_X7Y73          LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.100     3.336 r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_54_reg_459[31]_i_1/O
                         net (fo=33, routed)          1.221     4.557    design_1_i/spi_master_0/inst/ap_condition_5146
    SLICE_X13Y77         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.114     4.671 r  design_1_i/spi_master_0/inst/mosi[0]_INST_0_i_18/O
                         net (fo=1, routed)           0.322     4.993    design_1_i/spi_master_0/inst/mosi[0]_INST_0_i_18_n_0
    SLICE_X10Y76         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     5.055 r  design_1_i/spi_master_0/inst/mosi[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.156     5.211    design_1_i/spi_master_0/inst/mosi[0]_INST_0_i_8_n_0
    SLICE_X8Y75          LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.038     5.249 r  design_1_i/spi_master_0/inst/mosi[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.180     5.429    design_1_i/spi_master_0/inst/mosi[0]_INST_0_i_1_n_0
    SLICE_X12Y74         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     5.529 r  design_1_i/spi_master_0/inst/mosi[0]_INST_0/O
                         net (fo=1, routed)           1.368     6.897    mosi_0_OBUF[0]
    D15                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.489     9.386 r  mosi_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.386    mosi_0[0]
    D15                                                               r  mosi_0[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 miso_ap_vld_0
                            (input port)
  Destination:            mosi_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.177ns  (logic 1.410ns (44.364%)  route 1.768ns (55.636%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A13                                               0.000     0.000 r  miso_ap_vld_0 (IN)
                         net (fo=0)                   0.000     0.000    miso_ap_vld_0_IBUF_inst/I
    A13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.349     0.349 r  miso_ap_vld_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.349    miso_ap_vld_0_IBUF_inst/OUT
    A13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.349 r  miso_ap_vld_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=254, routed)         1.111     1.460    design_1_i/spi_master_0/inst/miso_ap_vld
    SLICE_X12Y74         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.022     1.482 r  design_1_i/spi_master_0/inst/mosi[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.021     1.503    design_1_i/spi_master_0/inst/mosi[0]_INST_0_i_5_n_0
    SLICE_X12Y74         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.014     1.517 r  design_1_i/spi_master_0/inst/mosi[0]_INST_0/O
                         net (fo=1, routed)           0.636     2.153    mosi_0_OBUF[0]
    D15                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.025     3.177 r  mosi_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.177    mosi_0[0]
    D15                                                               r  mosi_0[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/spi_master_0/inst/tmp_reg_1884_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mosi_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.051ns  (logic 3.165ns (44.879%)  route 3.887ns (55.121%))
  Logic Levels:           6  (LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.572ns (routing 0.638ns, distribution 0.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2343, routed)        1.572     1.779    design_1_i/spi_master_0/inst/ap_clk
    SLICE_X10Y73         FDRE                                         r  design_1_i/spi_master_0/inst/tmp_reg_1884_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y73         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     1.875 r  design_1_i/spi_master_0/inst/tmp_reg_1884_reg[0]/Q
                         net (fo=328, routed)         1.255     3.130    design_1_i/spi_master_0/inst/tmp_reg_1884
    SLICE_X6Y81          LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.064     3.194 r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_18_reg_261[31]_i_1/O
                         net (fo=33, routed)          0.425     3.619    design_1_i/spi_master_0/inst/ap_condition_5110
    SLICE_X4Y77          LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.062     3.681 r  design_1_i/spi_master_0/inst/mosi[0]_INST_0_i_23/O
                         net (fo=1, routed)           0.332     4.013    design_1_i/spi_master_0/inst/mosi[0]_INST_0_i_23_n_0
    SLICE_X6Y78          LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.176     4.189 r  design_1_i/spi_master_0/inst/mosi[0]_INST_0_i_9/O
                         net (fo=1, routed)           0.327     4.516    design_1_i/spi_master_0/inst/mosi[0]_INST_0_i_9_n_0
    SLICE_X8Y75          LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     4.694 r  design_1_i/spi_master_0/inst/mosi[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.180     4.874    design_1_i/spi_master_0/inst/mosi[0]_INST_0_i_1_n_0
    SLICE_X12Y74         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     4.974 r  design_1_i/spi_master_0/inst/mosi[0]_INST_0/O
                         net (fo=1, routed)           1.368     6.342    mosi_0_OBUF[0]
    D15                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.489     8.830 r  mosi_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.830    mosi_0[0]
    D15                                                               r  mosi_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/spi_master_0/inst/tmp_reg_1884_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclk_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.742ns  (logic 2.853ns (42.320%)  route 3.889ns (57.680%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.572ns (routing 0.638ns, distribution 0.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2343, routed)        1.572     1.779    design_1_i/spi_master_0/inst/ap_clk
    SLICE_X10Y73         FDRE                                         r  design_1_i/spi_master_0/inst/tmp_reg_1884_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y73         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     1.875 r  design_1_i/spi_master_0/inst/tmp_reg_1884_reg[0]/Q
                         net (fo=328, routed)         1.857     3.732    design_1_i/spi_master_0/inst/tmp_reg_1884
    SLICE_X5Y83          LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     3.832 r  design_1_i/spi_master_0/inst/sclk[0]_INST_0_i_13/O
                         net (fo=1, routed)           0.172     4.004    design_1_i/spi_master_0/inst/sclk[0]_INST_0_i_13_n_0
    SLICE_X7Y84          LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.148     4.152 r  design_1_i/spi_master_0/inst/sclk[0]_INST_0_i_6/O
                         net (fo=1, routed)           0.237     4.389    design_1_i/spi_master_0/inst/sclk[0]_INST_0_i_6_n_0
    SLICE_X10Y84         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     4.429 r  design_1_i/spi_master_0/inst/sclk[0]_INST_0/O
                         net (fo=1, routed)           1.623     6.052    sclk_0_OBUF[0]
    L14                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.469     8.521 r  sclk_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.521    sclk_0[0]
    L14                                                               r  sclk_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/spi_master_0/inst/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.340ns  (logic 2.775ns (63.935%)  route 1.565ns (36.065%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.565ns (routing 0.638ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2343, routed)        1.565     1.772    design_1_i/spi_master_0/inst/ap_clk
    SLICE_X12Y74         FDRE                                         r  design_1_i/spi_master_0/inst/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     1.868 r  design_1_i/spi_master_0/inst/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=35, routed)          0.251     2.119    design_1_i/spi_master_0/inst/ap_enable_reg_pp0_iter1_reg_n_0
    SLICE_X11Y74         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.174     2.293 r  design_1_i/spi_master_0/inst/cs[0]_INST_0/O
                         net (fo=1, routed)           1.314     3.607    cs_0_OBUF[0]
    B14                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.505     6.112 r  cs_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.112    cs_0[0]
    B14                                                               r  cs_0[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/spi_master_0/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.792ns  (logic 1.130ns (63.044%)  route 0.662ns (36.956%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.788ns (routing 0.324ns, distribution 0.464ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2343, routed)        0.788     0.899    design_1_i/spi_master_0/inst/ap_clk
    SLICE_X11Y72         FDRE                                         r  design_1_i/spi_master_0/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.938 r  design_1_i/spi_master_0/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=37, routed)          0.066     1.004    design_1_i/spi_master_0/inst/ap_CS_fsm_pp0_stage0
    SLICE_X11Y74         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     1.054 r  design_1_i/spi_master_0/inst/cs[0]_INST_0/O
                         net (fo=1, routed)           0.596     1.650    cs_0_OBUF[0]
    B14                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.041     2.691 r  cs_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.691    cs_0[0]
    B14                                                               r  cs_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/spi_master_0/inst/ap_CS_fsm_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mosi_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.800ns  (logic 1.113ns (61.806%)  route 0.688ns (38.194%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.788ns (routing 0.324ns, distribution 0.464ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2343, routed)        0.788     0.899    design_1_i/spi_master_0/inst/ap_clk
    SLICE_X12Y74         FDRE                                         r  design_1_i/spi_master_0/inst/ap_CS_fsm_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.938 r  design_1_i/spi_master_0/inst/ap_CS_fsm_reg[128]/Q
                         net (fo=5, routed)           0.031     0.968    design_1_i/spi_master_0/inst/ap_CS_fsm_pp0_stage127
    SLICE_X12Y74         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     1.003 r  design_1_i/spi_master_0/inst/mosi[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.021     1.024    design_1_i/spi_master_0/inst/mosi[0]_INST_0_i_5_n_0
    SLICE_X12Y74         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.014     1.038 r  design_1_i/spi_master_0/inst/mosi[0]_INST_0/O
                         net (fo=1, routed)           0.636     1.674    mosi_0_OBUF[0]
    D15                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.025     2.699 r  mosi_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.699    mosi_0[0]
    D15                                                               r  mosi_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/spi_master_0/inst/ap_CS_fsm_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclk_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.942ns  (logic 1.108ns (57.035%)  route 0.834ns (42.965%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.783ns (routing 0.324ns, distribution 0.459ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2343, routed)        0.783     0.894    design_1_i/spi_master_0/inst/ap_clk
    SLICE_X10Y85         FDRE                                         r  design_1_i/spi_master_0/inst/ap_CS_fsm_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.933 r  design_1_i/spi_master_0/inst/ap_CS_fsm_reg[43]/Q
                         net (fo=3, routed)           0.053     0.986    design_1_i/spi_master_0/inst/ap_CS_fsm_pp0_stage42
    SLICE_X10Y84         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.022     1.008 r  design_1_i/spi_master_0/inst/sclk[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.024     1.032    design_1_i/spi_master_0/inst/sclk[0]_INST_0_i_4_n_0
    SLICE_X10Y84         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.041     1.073 r  design_1_i/spi_master_0/inst/sclk[0]_INST_0/O
                         net (fo=1, routed)           0.757     1.830    sclk_0_OBUF[0]
    L14                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.006     2.836 r  sclk_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.836    sclk_0[0]
    L14                                                               r  sclk_0[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay          1280 Endpoints
Min Delay          1280 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 miso_ap_vld_0
                            (input port)
  Destination:            design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_50_reg_437_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.676ns  (logic 1.158ns (24.763%)  route 3.518ns (75.237%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        1.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.344ns (routing 0.576ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A13                                               0.000     0.000 r  miso_ap_vld_0 (IN)
                         net (fo=0)                   0.000     0.000    miso_ap_vld_0_IBUF_inst/I
    A13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.058     1.058 r  miso_ap_vld_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.058    miso_ap_vld_0_IBUF_inst/OUT
    A13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.058 r  miso_ap_vld_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=254, routed)         2.257     3.315    design_1_i/spi_master_0/inst/miso_ap_vld
    SLICE_X6Y73          LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.100     3.415 r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_50_reg_437[31]_i_1/O
                         net (fo=33, routed)          1.262     4.676    design_1_i/spi_master_0/inst/ap_condition_5142
    SLICE_X12Y87         FDRE                                         r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_50_reg_437_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2343, routed)        1.344     1.511    design_1_i/spi_master_0/inst/ap_clk
    SLICE_X12Y87         FDRE                                         r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_50_reg_437_reg[17]/C

Slack:                    inf
  Source:                 miso_ap_vld_0
                            (input port)
  Destination:            design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_50_reg_437_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.676ns  (logic 1.158ns (24.763%)  route 3.518ns (75.237%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        1.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.344ns (routing 0.576ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A13                                               0.000     0.000 r  miso_ap_vld_0 (IN)
                         net (fo=0)                   0.000     0.000    miso_ap_vld_0_IBUF_inst/I
    A13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.058     1.058 r  miso_ap_vld_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.058    miso_ap_vld_0_IBUF_inst/OUT
    A13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.058 r  miso_ap_vld_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=254, routed)         2.257     3.315    design_1_i/spi_master_0/inst/miso_ap_vld
    SLICE_X6Y73          LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.100     3.415 r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_50_reg_437[31]_i_1/O
                         net (fo=33, routed)          1.262     4.676    design_1_i/spi_master_0/inst/ap_condition_5142
    SLICE_X11Y87         FDRE                                         r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_50_reg_437_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2343, routed)        1.344     1.511    design_1_i/spi_master_0/inst/ap_clk
    SLICE_X11Y87         FDRE                                         r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_50_reg_437_reg[27]/C

Slack:                    inf
  Source:                 miso_ap_vld_0
                            (input port)
  Destination:            design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_50_reg_437_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.676ns  (logic 1.158ns (24.763%)  route 3.518ns (75.237%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        1.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.344ns (routing 0.576ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A13                                               0.000     0.000 r  miso_ap_vld_0 (IN)
                         net (fo=0)                   0.000     0.000    miso_ap_vld_0_IBUF_inst/I
    A13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.058     1.058 r  miso_ap_vld_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.058    miso_ap_vld_0_IBUF_inst/OUT
    A13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.058 r  miso_ap_vld_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=254, routed)         2.257     3.315    design_1_i/spi_master_0/inst/miso_ap_vld
    SLICE_X6Y73          LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.100     3.415 r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_50_reg_437[31]_i_1/O
                         net (fo=33, routed)          1.262     4.676    design_1_i/spi_master_0/inst/ap_condition_5142
    SLICE_X11Y87         FDRE                                         r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_50_reg_437_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2343, routed)        1.344     1.511    design_1_i/spi_master_0/inst/ap_clk
    SLICE_X11Y87         FDRE                                         r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_50_reg_437_reg[29]/C

Slack:                    inf
  Source:                 miso_ap_vld_0
                            (input port)
  Destination:            design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_50_reg_437_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.676ns  (logic 1.158ns (24.763%)  route 3.518ns (75.237%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        1.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.344ns (routing 0.576ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A13                                               0.000     0.000 r  miso_ap_vld_0 (IN)
                         net (fo=0)                   0.000     0.000    miso_ap_vld_0_IBUF_inst/I
    A13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.058     1.058 r  miso_ap_vld_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.058    miso_ap_vld_0_IBUF_inst/OUT
    A13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.058 r  miso_ap_vld_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=254, routed)         2.257     3.315    design_1_i/spi_master_0/inst/miso_ap_vld
    SLICE_X6Y73          LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.100     3.415 r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_50_reg_437[31]_i_1/O
                         net (fo=33, routed)          1.262     4.676    design_1_i/spi_master_0/inst/ap_condition_5142
    SLICE_X11Y87         FDRE                                         r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_50_reg_437_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2343, routed)        1.344     1.511    design_1_i/spi_master_0/inst/ap_clk
    SLICE_X11Y87         FDRE                                         r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_50_reg_437_reg[30]/C

Slack:                    inf
  Source:                 miso_ap_vld_0
                            (input port)
  Destination:            design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_50_reg_437_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.676ns  (logic 1.158ns (24.763%)  route 3.518ns (75.237%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        1.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.344ns (routing 0.576ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A13                                               0.000     0.000 r  miso_ap_vld_0 (IN)
                         net (fo=0)                   0.000     0.000    miso_ap_vld_0_IBUF_inst/I
    A13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.058     1.058 r  miso_ap_vld_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.058    miso_ap_vld_0_IBUF_inst/OUT
    A13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.058 r  miso_ap_vld_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=254, routed)         2.257     3.315    design_1_i/spi_master_0/inst/miso_ap_vld
    SLICE_X6Y73          LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.100     3.415 r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_50_reg_437[31]_i_1/O
                         net (fo=33, routed)          1.262     4.676    design_1_i/spi_master_0/inst/ap_condition_5142
    SLICE_X12Y87         FDRE                                         r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_50_reg_437_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2343, routed)        1.344     1.511    design_1_i/spi_master_0/inst/ap_clk
    SLICE_X12Y87         FDRE                                         r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_50_reg_437_reg[3]/C

Slack:                    inf
  Source:                 miso_ap_vld_0
                            (input port)
  Destination:            design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_50_reg_437_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.676ns  (logic 1.158ns (24.763%)  route 3.518ns (75.237%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        1.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.344ns (routing 0.576ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A13                                               0.000     0.000 r  miso_ap_vld_0 (IN)
                         net (fo=0)                   0.000     0.000    miso_ap_vld_0_IBUF_inst/I
    A13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.058     1.058 r  miso_ap_vld_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.058    miso_ap_vld_0_IBUF_inst/OUT
    A13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.058 r  miso_ap_vld_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=254, routed)         2.257     3.315    design_1_i/spi_master_0/inst/miso_ap_vld
    SLICE_X6Y73          LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.100     3.415 r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_50_reg_437[31]_i_1/O
                         net (fo=33, routed)          1.262     4.676    design_1_i/spi_master_0/inst/ap_condition_5142
    SLICE_X12Y87         FDRE                                         r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_50_reg_437_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2343, routed)        1.344     1.511    design_1_i/spi_master_0/inst/ap_clk
    SLICE_X12Y87         FDRE                                         r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_50_reg_437_reg[5]/C

Slack:                    inf
  Source:                 miso_ap_vld_0
                            (input port)
  Destination:            design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_50_reg_437_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.676ns  (logic 1.158ns (24.763%)  route 3.518ns (75.237%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        1.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.344ns (routing 0.576ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A13                                               0.000     0.000 r  miso_ap_vld_0 (IN)
                         net (fo=0)                   0.000     0.000    miso_ap_vld_0_IBUF_inst/I
    A13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.058     1.058 r  miso_ap_vld_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.058    miso_ap_vld_0_IBUF_inst/OUT
    A13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.058 r  miso_ap_vld_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=254, routed)         2.257     3.315    design_1_i/spi_master_0/inst/miso_ap_vld
    SLICE_X6Y73          LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.100     3.415 r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_50_reg_437[31]_i_1/O
                         net (fo=33, routed)          1.262     4.676    design_1_i/spi_master_0/inst/ap_condition_5142
    SLICE_X12Y87         FDRE                                         r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_50_reg_437_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2343, routed)        1.344     1.511    design_1_i/spi_master_0/inst/ap_clk
    SLICE_X12Y87         FDRE                                         r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_50_reg_437_reg[7]/C

Slack:                    inf
  Source:                 miso_ap_vld_0
                            (input port)
  Destination:            design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_50_reg_437_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.675ns  (logic 1.158ns (24.768%)  route 3.517ns (75.232%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.342ns (routing 0.576ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A13                                               0.000     0.000 r  miso_ap_vld_0 (IN)
                         net (fo=0)                   0.000     0.000    miso_ap_vld_0_IBUF_inst/I
    A13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.058     1.058 r  miso_ap_vld_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.058    miso_ap_vld_0_IBUF_inst/OUT
    A13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.058 r  miso_ap_vld_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=254, routed)         2.257     3.315    design_1_i/spi_master_0/inst/miso_ap_vld
    SLICE_X6Y73          LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.100     3.415 r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_50_reg_437[31]_i_1/O
                         net (fo=33, routed)          1.261     4.675    design_1_i/spi_master_0/inst/ap_condition_5142
    SLICE_X12Y88         FDRE                                         r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_50_reg_437_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2343, routed)        1.342     1.509    design_1_i/spi_master_0/inst/ap_clk
    SLICE_X12Y88         FDRE                                         r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_50_reg_437_reg[13]/C

Slack:                    inf
  Source:                 miso_ap_vld_0
                            (input port)
  Destination:            design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_50_reg_437_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.675ns  (logic 1.158ns (24.768%)  route 3.517ns (75.232%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.342ns (routing 0.576ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A13                                               0.000     0.000 r  miso_ap_vld_0 (IN)
                         net (fo=0)                   0.000     0.000    miso_ap_vld_0_IBUF_inst/I
    A13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.058     1.058 r  miso_ap_vld_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.058    miso_ap_vld_0_IBUF_inst/OUT
    A13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.058 r  miso_ap_vld_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=254, routed)         2.257     3.315    design_1_i/spi_master_0/inst/miso_ap_vld
    SLICE_X6Y73          LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.100     3.415 r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_50_reg_437[31]_i_1/O
                         net (fo=33, routed)          1.261     4.675    design_1_i/spi_master_0/inst/ap_condition_5142
    SLICE_X12Y88         FDRE                                         r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_50_reg_437_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2343, routed)        1.342     1.509    design_1_i/spi_master_0/inst/ap_clk
    SLICE_X12Y88         FDRE                                         r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_50_reg_437_reg[15]/C

Slack:                    inf
  Source:                 miso_ap_vld_0
                            (input port)
  Destination:            design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_50_reg_437_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.675ns  (logic 1.158ns (24.768%)  route 3.517ns (75.232%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        1.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.344ns (routing 0.576ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A13                                               0.000     0.000 r  miso_ap_vld_0 (IN)
                         net (fo=0)                   0.000     0.000    miso_ap_vld_0_IBUF_inst/I
    A13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.058     1.058 r  miso_ap_vld_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.058    miso_ap_vld_0_IBUF_inst/OUT
    A13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.058 r  miso_ap_vld_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=254, routed)         2.257     3.315    design_1_i/spi_master_0/inst/miso_ap_vld
    SLICE_X6Y73          LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.100     3.415 r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_50_reg_437[31]_i_1/O
                         net (fo=33, routed)          1.261     4.675    design_1_i/spi_master_0/inst/ap_condition_5142
    SLICE_X12Y87         FDRE                                         r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_50_reg_437_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2343, routed)        1.344     1.511    design_1_i/spi_master_0/inst/ap_clk
    SLICE_X12Y87         FDRE                                         r  design_1_i/spi_master_0/inst/ap_phi_reg_pp0_iter0_received_data_50_reg_437_reg[16]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 miso_0[0]
                            (input port)
  Destination:            design_1_i/spi_master_0/inst/miso_read_17_reg_2045_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.011ns  (logic 0.355ns (35.129%)  route 0.656ns (64.871%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        1.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.897ns (routing 0.365ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 r  miso_0[0] (IN)
                         net (fo=0)                   0.000     0.000    miso_0_IBUF[0]_inst/I
    G13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.314     0.314 r  miso_0_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.314    miso_0_IBUF[0]_inst/OUT
    G13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.314 r  miso_0_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=64, routed)          0.639     0.953    design_1_i/spi_master_0/inst/miso[0]
    SLICE_X7Y83          LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.041     0.994 r  design_1_i/spi_master_0/inst/miso_read_17_reg_2045[0]_i_1/O
                         net (fo=1, routed)           0.017     1.011    design_1_i/spi_master_0/inst/miso_read_17_reg_2045[0]_i_1_n_0
    SLICE_X7Y83          FDRE                                         r  design_1_i/spi_master_0/inst/miso_read_17_reg_2045_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2343, routed)        0.897     1.035    design_1_i/spi_master_0/inst/ap_clk
    SLICE_X7Y83          FDRE                                         r  design_1_i/spi_master_0/inst/miso_read_17_reg_2045_reg[0]/C

Slack:                    inf
  Source:                 miso_ap_vld_0
                            (input port)
  Destination:            design_1_i/spi_master_0/inst/ap_CS_fsm_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.012ns  (logic 0.364ns (35.955%)  route 0.648ns (64.045%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.895ns (routing 0.365ns, distribution 0.530ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A13                                               0.000     0.000 f  miso_ap_vld_0 (IN)
                         net (fo=0)                   0.000     0.000    miso_ap_vld_0_IBUF_inst/I
    A13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.349     0.349 f  miso_ap_vld_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.349    miso_ap_vld_0_IBUF_inst/OUT
    A13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.349 f  miso_ap_vld_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=254, routed)         0.631     0.980    design_1_i/spi_master_0/inst/miso_ap_vld
    SLICE_X7Y86          LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.015     0.995 r  design_1_i/spi_master_0/inst/ap_CS_fsm[30]_i_1/O
                         net (fo=1, routed)           0.017     1.012    design_1_i/spi_master_0/inst/ap_NS_fsm[30]
    SLICE_X7Y86          FDRE                                         r  design_1_i/spi_master_0/inst/ap_CS_fsm_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2343, routed)        0.895     1.033    design_1_i/spi_master_0/inst/ap_clk
    SLICE_X7Y86          FDRE                                         r  design_1_i/spi_master_0/inst/ap_CS_fsm_reg[30]/C

Slack:                    inf
  Source:                 miso_0[0]
                            (input port)
  Destination:            design_1_i/spi_master_0/inst/miso_read_38_reg_2338_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.025ns  (logic 0.328ns (32.018%)  route 0.697ns (67.982%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        1.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.904ns (routing 0.365ns, distribution 0.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 r  miso_0[0] (IN)
                         net (fo=0)                   0.000     0.000    miso_0_IBUF[0]_inst/I
    G13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.314     0.314 r  miso_0_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.314    miso_0_IBUF[0]_inst/OUT
    G13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.314 r  miso_0_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=64, routed)          0.676     0.990    design_1_i/spi_master_0/inst/miso[0]
    SLICE_X5Y78          LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.014     1.004 r  design_1_i/spi_master_0/inst/miso_read_38_reg_2338[0]_i_1/O
                         net (fo=1, routed)           0.021     1.025    design_1_i/spi_master_0/inst/miso_read_38_reg_2338[0]_i_1_n_0
    SLICE_X5Y78          FDRE                                         r  design_1_i/spi_master_0/inst/miso_read_38_reg_2338_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2343, routed)        0.904     1.042    design_1_i/spi_master_0/inst/ap_clk
    SLICE_X5Y78          FDRE                                         r  design_1_i/spi_master_0/inst/miso_read_38_reg_2338_reg[0]/C

Slack:                    inf
  Source:                 miso_0[0]
                            (input port)
  Destination:            design_1_i/spi_master_0/inst/miso_read_37_reg_2319_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.034ns  (logic 0.336ns (32.513%)  route 0.698ns (67.487%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        1.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.905ns (routing 0.365ns, distribution 0.540ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 r  miso_0[0] (IN)
                         net (fo=0)                   0.000     0.000    miso_0_IBUF[0]_inst/I
    G13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.314     0.314 r  miso_0_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.314    miso_0_IBUF[0]_inst/OUT
    G13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.314 r  miso_0_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=64, routed)          0.674     0.988    design_1_i/spi_master_0/inst/miso[0]
    SLICE_X5Y79          LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.022     1.010 r  design_1_i/spi_master_0/inst/miso_read_37_reg_2319[0]_i_1/O
                         net (fo=1, routed)           0.024     1.034    design_1_i/spi_master_0/inst/miso_read_37_reg_2319[0]_i_1_n_0
    SLICE_X5Y79          FDRE                                         r  design_1_i/spi_master_0/inst/miso_read_37_reg_2319_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2343, routed)        0.905     1.043    design_1_i/spi_master_0/inst/ap_clk
    SLICE_X5Y79          FDRE                                         r  design_1_i/spi_master_0/inst/miso_read_37_reg_2319_reg[0]/C

Slack:                    inf
  Source:                 miso_0[0]
                            (input port)
  Destination:            design_1_i/spi_master_0/inst/miso_read_5_reg_1937_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.034ns  (logic 0.354ns (34.249%)  route 0.680ns (65.751%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        1.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.898ns (routing 0.365ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 r  miso_0[0] (IN)
                         net (fo=0)                   0.000     0.000    miso_0_IBUF[0]_inst/I
    G13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.314     0.314 r  miso_0_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.314    miso_0_IBUF[0]_inst/OUT
    G13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.314 r  miso_0_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=64, routed)          0.664     0.978    design_1_i/spi_master_0/inst/miso[0]
    SLICE_X7Y82          LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.040     1.018 r  design_1_i/spi_master_0/inst/miso_read_5_reg_1937[0]_i_1/O
                         net (fo=1, routed)           0.016     1.034    design_1_i/spi_master_0/inst/miso_read_5_reg_1937[0]_i_1_n_0
    SLICE_X7Y82          FDRE                                         r  design_1_i/spi_master_0/inst/miso_read_5_reg_1937_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2343, routed)        0.898     1.036    design_1_i/spi_master_0/inst/ap_clk
    SLICE_X7Y82          FDRE                                         r  design_1_i/spi_master_0/inst/miso_read_5_reg_1937_reg[0]/C

Slack:                    inf
  Source:                 miso_0[0]
                            (input port)
  Destination:            design_1_i/spi_master_0/inst/miso_read_35_reg_2281_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.036ns  (logic 0.355ns (34.279%)  route 0.681ns (65.721%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        1.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.898ns (routing 0.365ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 r  miso_0[0] (IN)
                         net (fo=0)                   0.000     0.000    miso_0_IBUF[0]_inst/I
    G13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.314     0.314 r  miso_0_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.314    miso_0_IBUF[0]_inst/OUT
    G13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.314 r  miso_0_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=64, routed)          0.664     0.978    design_1_i/spi_master_0/inst/miso[0]
    SLICE_X7Y82          LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.041     1.019 r  design_1_i/spi_master_0/inst/miso_read_35_reg_2281[0]_i_1/O
                         net (fo=1, routed)           0.017     1.036    design_1_i/spi_master_0/inst/miso_read_35_reg_2281[0]_i_1_n_0
    SLICE_X7Y82          FDRE                                         r  design_1_i/spi_master_0/inst/miso_read_35_reg_2281_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2343, routed)        0.898     1.036    design_1_i/spi_master_0/inst/ap_clk
    SLICE_X7Y82          FDRE                                         r  design_1_i/spi_master_0/inst/miso_read_35_reg_2281_reg[0]/C

Slack:                    inf
  Source:                 miso_0[0]
                            (input port)
  Destination:            design_1_i/spi_master_0/inst/miso_read_13_reg_2009_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.044ns  (logic 0.373ns (35.763%)  route 0.670ns (64.237%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        1.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.900ns (routing 0.365ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 r  miso_0[0] (IN)
                         net (fo=0)                   0.000     0.000    miso_0_IBUF[0]_inst/I
    G13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.314     0.314 r  miso_0_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.314    miso_0_IBUF[0]_inst/OUT
    G13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.314 r  miso_0_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=64, routed)          0.644     0.959    design_1_i/spi_master_0/inst/miso[0]
    SLICE_X5Y85          LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.059     1.018 r  design_1_i/spi_master_0/inst/miso_read_13_reg_2009[0]_i_1/O
                         net (fo=1, routed)           0.026     1.044    design_1_i/spi_master_0/inst/miso_read_13_reg_2009[0]_i_1_n_0
    SLICE_X5Y85          FDRE                                         r  design_1_i/spi_master_0/inst/miso_read_13_reg_2009_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2343, routed)        0.900     1.038    design_1_i/spi_master_0/inst/ap_clk
    SLICE_X5Y85          FDRE                                         r  design_1_i/spi_master_0/inst/miso_read_13_reg_2009_reg[0]/C

Slack:                    inf
  Source:                 miso_ap_vld_0
                            (input port)
  Destination:            design_1_i/spi_master_0/inst/tmp_16_reg_2032_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.047ns  (logic 0.363ns (34.668%)  route 0.684ns (65.332%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        1.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.896ns (routing 0.365ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A13                                               0.000     0.000 r  miso_ap_vld_0 (IN)
                         net (fo=0)                   0.000     0.000    miso_ap_vld_0_IBUF_inst/I
    A13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.349     0.349 r  miso_ap_vld_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.349    miso_ap_vld_0_IBUF_inst/OUT
    A13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.349 r  miso_ap_vld_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=254, routed)         0.668     1.017    design_1_i/spi_master_0/inst/miso_ap_vld
    SLICE_X7Y84          LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.014     1.031 r  design_1_i/spi_master_0/inst/tmp_16_reg_2032[0]_i_1/O
                         net (fo=1, routed)           0.016     1.047    design_1_i/spi_master_0/inst/tmp_16_reg_2032[0]_i_1_n_0
    SLICE_X7Y84          FDRE                                         r  design_1_i/spi_master_0/inst/tmp_16_reg_2032_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2343, routed)        0.896     1.034    design_1_i/spi_master_0/inst/ap_clk
    SLICE_X7Y84          FDRE                                         r  design_1_i/spi_master_0/inst/tmp_16_reg_2032_reg[0]/C

Slack:                    inf
  Source:                 miso_ap_vld_0
                            (input port)
  Destination:            design_1_i/spi_master_0/inst/ap_CS_fsm_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.051ns  (logic 0.372ns (35.384%)  route 0.679ns (64.616%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.894ns (routing 0.365ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A13                                               0.000     0.000 f  miso_ap_vld_0 (IN)
                         net (fo=0)                   0.000     0.000    miso_ap_vld_0_IBUF_inst/I
    A13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.349     0.349 f  miso_ap_vld_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.349    miso_ap_vld_0_IBUF_inst/OUT
    A13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.349 f  miso_ap_vld_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=254, routed)         0.662     1.011    design_1_i/spi_master_0/inst/miso_ap_vld
    SLICE_X11Y86         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.023     1.034 r  design_1_i/spi_master_0/inst/ap_CS_fsm[48]_i_1/O
                         net (fo=1, routed)           0.017     1.051    design_1_i/spi_master_0/inst/ap_NS_fsm[48]
    SLICE_X11Y86         FDRE                                         r  design_1_i/spi_master_0/inst/ap_CS_fsm_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2343, routed)        0.894     1.032    design_1_i/spi_master_0/inst/ap_clk
    SLICE_X11Y86         FDRE                                         r  design_1_i/spi_master_0/inst/ap_CS_fsm_reg[48]/C

Slack:                    inf
  Source:                 miso_0[0]
                            (input port)
  Destination:            design_1_i/spi_master_0/inst/miso_read_36_reg_2300_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.053ns  (logic 0.328ns (31.159%)  route 0.725ns (68.841%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.895ns (routing 0.365ns, distribution 0.530ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 r  miso_0[0] (IN)
                         net (fo=0)                   0.000     0.000    miso_0_IBUF[0]_inst/I
    G13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.314     0.314 r  miso_0_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.314    miso_0_IBUF[0]_inst/OUT
    G13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.314 r  miso_0_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=64, routed)          0.708     1.022    design_1_i/spi_master_0/inst/miso[0]
    SLICE_X6Y81          LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     1.036 r  design_1_i/spi_master_0/inst/miso_read_36_reg_2300[0]_i_1/O
                         net (fo=1, routed)           0.017     1.053    design_1_i/spi_master_0/inst/miso_read_36_reg_2300[0]_i_1_n_0
    SLICE_X6Y81          FDRE                                         r  design_1_i/spi_master_0/inst/miso_read_36_reg_2300_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2343, routed)        0.895     1.033    design_1_i/spi_master_0/inst/ap_clk
    SLICE_X6Y81          FDRE                                         r  design_1_i/spi_master_0/inst/miso_read_36_reg_2300_reg[0]/C





