{
    "gray_11-p3": {
        "meta-llama/Llama-3.1-8B-Instruct": {
            "representation": "verilog",
            "lemmas": [
                "assume property (@(posedge clk) (cnt > 0));",
                "assume property (@(posedge clk) (gray_cnt == 0) -> (sig == 1));",
                "assume property (@(posedge clk) (gray_cnt!= 0) -> (sig == 0));"
            ]
        },
        "anthropic.claude-v2:1": {
            "representation": "verilog",
            "lemmas": [
                "assume property (@(posedge clk) (!rst -> always eventually (gray_cnt==0)));",
                "assume property (@(posedge clk) (gray_cnt==0 -> sig));",
                "assume property (@(posedge clk) (sig -> eventually!sig));"
            ]
        }
    },
    "seven_seg_15-p2": {
        "meta-llama/Llama-3.1-8B-Instruct": {
            "representation": "verilog",
            "lemmas": [
                "assume property (@(posedge clk) (rst == 1));",
                "assume property (@(posedge clk) (cnt < freq));",
                "assume property (@(posedge clk) (digit_select == 0));",
                "assume property (@(posedge clk) (segment == both7seg[13:7]));"
            ]
        },
        "anthropic.claude-v2:1": {
            "representation": "verilog",
            "lemmas": [
                "assume property (@(posedge clk) cnt < freq |=> (always s_eventually cnt == freq));",
                "assume property (@(posedge clk) always ((cnt == freq) |=> (X digit_select != digit_select)));)",
                "assume property (@(posedge clk) (rst == 1) |=> (X digit_select == 0));"
            ]
        }
    }
}