<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTEMS: bsps/powerpc/beatnik/include/bsp/gtpcireg.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rtemslogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RTEMS
   &#160;<span id="projectnumber">5.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_49b8d5997469a34e9a523535602b7e1a.html">bsps</a></li><li class="navelem"><a class="el" href="dir_46af6cd0840f3f74e172e4a405a32223.html">powerpc</a></li><li class="navelem"><a class="el" href="dir_4651bb4dd84a9c87be7ece6171af7df2.html">beatnik</a></li><li class="navelem"><a class="el" href="dir_e9b83549a1cc11d5fbe2868d2a2947ea.html">include</a></li><li class="navelem"><a class="el" href="dir_f25b35d22a456068d418f8e2e13317f4.html">bsp</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">gtpcireg.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*  $NetBSD: gtpcireg.h,v 1.4 2005/12/11 12:22:16 christos Exp $    */</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;</div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Copyright (c) 2002 Allegro Networks, Inc., Wasabi Systems, Inc.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * are met:</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *    documentation and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * 3. All advertising materials mentioning features or use of this software</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *    must display the following acknowledgement:</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *      This product includes software developed for the NetBSD Project by</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *      Allegro Networks, Inc., and Wasabi Systems, Inc.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * 4. The name of Allegro Networks, Inc. may not be used to endorse</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *    or promote products derived from this software without specific prior</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *    written permission.</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * 5. The name of Wasabi Systems, Inc. may not be used to endorse</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> *    or promote products derived from this software without specific prior</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *    written permission.</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY ALLEGRO NETWORKS, INC. AND</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * WASABI SYSTEMS, INC. ``AS IS&#39;&#39; AND ANY EXPRESS OR IMPLIED WARRANTIES,</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * IN NO EVENT SHALL EITHER ALLEGRO NETWORKS, INC. OR WASABI SYSTEMS, INC.</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#ifndef _DEV_GTPCIREG_H</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define _DEV_GTPCIREG_H</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define PCI__BIT(bit)           (1U &lt;&lt; (bit))</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define PCI__MASK(bit)          (PCI__BIT(bit) - 1)</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define PCI__GEN(bus, off, num)     (((off)^((bus) &lt;&lt; 7))+((num) &lt;&lt; 4))</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define PCI__EXT(data, bit, len)    (((data) &gt;&gt; (bit)) &amp; PCI__MASK(len))</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define PCI__CLR(data, bit, len)    ((data) &amp;= ~(PCI__MASK(len) &lt;&lt; (bit)))</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define PCI__INS(bit, new)      ((new) &lt;&lt; (bit))</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define PCI_SYNC_REG(bus)       (0xc0 | ((bus) &lt;&lt; 3))</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment"> * Table 185: PCI Slave ADDRess Decoding Register Map</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define PCI_SCS0_BAR_SIZE(bus)              PCI__GEN(bus, 0x0c08, 0)</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define PCI_SCS2_BAR_SIZE(bus)              PCI__GEN(bus, 0x0c0c, 0)</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define PCI_CS0_BAR_SIZE(bus)               PCI__GEN(bus, 0x0c10, 0)</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define PCI_CS3_BAR_SIZE(bus)               PCI__GEN(bus, 0x0c14, 0)</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define PCI_SCS1_BAR_SIZE(bus)              PCI__GEN(bus, 0x0d08, 0)</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define PCI_SCS3_BAR_SIZE(bus)              PCI__GEN(bus, 0x0d0c, 0)</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define PCI_CS1_BAR_SIZE(bus)               PCI__GEN(bus, 0x0d10, 0)</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define PCI_BOOTCS_BAR_SIZE(bus)            PCI__GEN(bus, 0x0d14, 0)</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define PCI_CS2_BAR_SIZE(bus)               PCI__GEN(bus, 0x0d18, 0)</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define PCI_P2P_MEM0_BAR_SIZE(bus)          PCI__GEN(bus, 0x0d1c, 0)</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define PCI_P2P_MEM1_BAR_SIZE(bus)          PCI__GEN(bus, 0x0d20, 0)</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define PCI_P2P_IO_BAR_SIZE(bus)            PCI__GEN(bus, 0x0d24, 0)</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define PCI_CPU_BAR_SIZE(bus)               PCI__GEN(bus, 0x0d28, 0)</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define PCI_EXPANSION_ROM_BAR_SIZE(bus)         PCI__GEN(bus, 0x0d2c, 0)</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define PCI_DAC_SCS0_BAR_SIZE(bus)          PCI__GEN(bus, 0x0e00, 0)</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define PCI_DAC_SCS1_BAR_SIZE(bus)          PCI__GEN(bus, 0x0e04, 0)</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define PCI_DAC_SCS2_BAR_SIZE(bus)          PCI__GEN(bus, 0x0e08, 0)</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define PCI_DAC_SCS3_BAR_SIZE(bus)          PCI__GEN(bus, 0x0e0c, 0)</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define PCI_DAC_CS0_BAR_SIZE(bus)           PCI__GEN(bus, 0x0e10, 0)</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define PCI_DAC_CS1_BAR_SIZE(bus)           PCI__GEN(bus, 0x0e14, 0)</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define PCI_DAC_CS2_BAR_SIZE(bus)           PCI__GEN(bus, 0x0e18, 0)</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define PCI_DAC_CS3_BAR_SIZE(bus)           PCI__GEN(bus, 0x0e1c, 0)</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define PCI_DAC_BOOTCS_BAR_SIZE(bus)            PCI__GEN(bus, 0x0e20, 0)</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define PCI_DAC_P2P_MEM0_BAR_SIZE(bus)          PCI__GEN(bus, 0x0e24, 0)</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define PCI_DAC_P2P_MEM1_BAR_SIZE(bus)          PCI__GEN(bus, 0x0e28, 0)</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define PCI_DAC_CPU_BAR_SIZE(bus)           PCI__GEN(bus, 0x0e2c, 0)</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define PCI_BASE_ADDR_REGISTERS_ENABLE(bus)     PCI__GEN(bus, 0x0c3c, 0)</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define PCI_SCS0_BASE_ADDR_REMAP(bus)           PCI__GEN(bus, 0x0c48, 0)</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define PCI_SCS1_BASE_ADDR_REMAP(bus)           PCI__GEN(bus, 0x0d48, 0)</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define PCI_SCS2_BASE_ADDR_REMAP(bus)           PCI__GEN(bus, 0x0c4c, 0)</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define PCI_SCS3_BASE_ADDR_REMAP(bus)           PCI__GEN(bus, 0x0d4c, 0)</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define PCI_CS0_BASE_ADDR_REMAP(bus)            PCI__GEN(bus, 0x0c50, 0)</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define PCI_CS1_BASE_ADDR_REMAP(bus)            PCI__GEN(bus, 0x0d50, 0)</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define PCI_CS2_BASE_ADDR_REMAP(bus)            PCI__GEN(bus, 0x0d58, 0)</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define PCI_CS3_BASE_ADDR_REMAP(bus)            PCI__GEN(bus, 0x0c54, 0)</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define PCI_ADDR_DECODE_CONTROL(bus)            PCI__GEN(bus, 0x0d3c, 0)</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define PCI_BOOTCS_ADDR_REMAP(bus)          PCI__GEN(bus, 0x0d54, 0)</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define PCI_P2P_MEM0_BASE_ADDR_REMAP_LOW(bus)       PCI__GEN(bus, 0x0d5c, 0)</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define PCI_P2P_MEM0_BASE_ADDR_REMAP_HIGH(bus)      PCI__GEN(bus, 0x0d60, 0)</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define PCI_P2P_MEM1_BASE_ADDR_REMAP_LOW(bus)       PCI__GEN(bus, 0x0d64, 0)</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define PCI_P2P_MEM1_BASE_ADDR_REMAP_HIGH(bus)      PCI__GEN(bus, 0x0d68, 0)</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define PCI_P2P_IO_BASE_ADDR_REMAP(bus)         PCI__GEN(bus, 0x0d6c, 0)</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define PCI_CPU_BASE_ADDR_REMAP(bus)            PCI__GEN(bus, 0x0d70, 0)</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define PCI_DAC_SCS0_BASE_ADDR_REMAP(bus)       PCI__GEN(bus, 0x0f00, 0)</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define PCI_DAC_SCS1_BASE_ADDR_REMAP(bus)       PCI__GEN(bus, 0x0f04, 0)</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define PCI_DAC_SCS2_BASE_ADDR_REMAP(bus)       PCI__GEN(bus, 0x0f08, 0)</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define PCI_DAC_SCS3_BASE_ADDR_REMAP(bus)       PCI__GEN(bus, 0x0f0c, 0)</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define PCI_DAC_CS0_BASE_ADDR_REMAP(bus)        PCI__GEN(bus, 0x0f10, 0)</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define PCI_DAC_CS1_BASE_ADDR_REMAP(bus)        PCI__GEN(bus, 0x0f14, 0)</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define PCI_DAC_CS2_BASE_ADDR_REMAP(bus)        PCI__GEN(bus, 0x0f18, 0)</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define PCI_DAC_CS3_BASE_ADDR_REMAP(bus)        PCI__GEN(bus, 0x0f1c, 0)</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define PCI_DAC_BOOTCS_BASE_ADDR_REMAP(bus)     PCI__GEN(bus, 0x0f20, 0)</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define PCI_DAC_P2P_MEM0_BASE_ADDR_REMAP_LOW(bus)   PCI__GEN(bus, 0x0f24, 0)</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define PCI_DAC_P2P_MEM0_BASE_ADDR_REMAP_HIGH(bus)  PCI__GEN(bus, 0x0f28, 0)</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define PCI_DAC_P2P_MEM1_BASE_ADDR_REMAP_LOW(bus)   PCI__GEN(bus, 0x0f2c, 0)</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define PCI_DAC_P2P_MEM1_BASE_ADDR_REMAP_HIGH(bus)  PCI__GEN(bus, 0x0f30, 0)</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define PCI_DAC_CPU_BASE_ADDR_REMAP(bus)        PCI__GEN(bus, 0x0f34, 0)</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define PCI_EXPANSION_ROM_BASE_ADDR_REMAP(bus)      PCI__GEN(bus, 0x0f38, 0)</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment"> * Table 186: PCI Control Register Map</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define PCI_COMMAND(bus)                PCI__GEN(bus, 0x0c00, 0)</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define PCI_MODE(bus)                   PCI__GEN(bus, 0x0d00, 0)</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define PCI_TIMEOUT_RETRY(bus)              PCI__GEN(bus, 0x0c04, 0)</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define PCI_READ_BUFFER_DISCARD_TIMER(bus)      PCI__GEN(bus, 0x0d04, 0)</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define PCI_MSI_TRIGGER_TIMER(bus)          PCI__GEN(bus, 0x0c38, 0)</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define PCI_ARBITER_CONTROL(bus)            PCI__GEN(bus, 0x1d00, 0)</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define PCI_INTERFACE_XBAR_CONTROL_LOW(bus)     PCI__GEN(bus, 0x1d08, 0)</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define PCI_INTERFACE_XBAR_CONTROL_HIGH(bus)        PCI__GEN(bus, 0x1d0c, 0)</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define PCI_INTERFACE_XBAR_TIMEOUT(bus)         PCI__GEN(bus, 0x1d04, 0)</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define PCI_READ_RESPONSE_XBAR_CONTROL_LOW(bus)     PCI__GEN(bus, 0x1d18, 0)</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define PCI_READ_RESPONSE_XBAR_CONTROL_HIGH(bus)    PCI__GEN(bus, 0x1d1c, 0)</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define PCI_SYNC_BARRIER(bus)               PCI__GEN(bus, 0x1d10, 0)</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define PCI_P2P_CONFIGURATION(bus)          PCI__GEN(bus, 0x1d14, 0)</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define PCI_P2P_SWAP_CONTROL(bus)           PCI__GEN(bus, 0x1d54, 0)</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define PCI_ACCESS_CONTROL_BASE_LOW(bus, n)     PCI__GEN(bus, 0x1e00, n)</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define PCI_ACCESS_CONTROL_BASE_HIGH(bus, n)        PCI__GEN(bus, 0x1e04, n)</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define PCI_ACCESS_CONTROL_TOP(bus, n)          PCI__GEN(bus, 0x1e08, n)</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment"> * Table 187: PCI Snoop Control Register Map</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define PCI_SNOOP_CONTROL_BASE_LOW(bus, n)      PCI__GEN(bus, 0x1f00, n)</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define PCI_SNOOP_CONTROL_BASE_HIGH(bus, n)     PCI__GEN(bus, 0x1f04, n)</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define PCI_SNOOP_CONTROL_TOP(bus, n)           PCI__GEN(bus, 0x1f08, n)</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment"> * Table 188: PCI Configuration ACCESS_Register Map</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define PCI_CONFIG_ADDR(bus)                PCI__GEN(bus, 0x0cf8, 0)</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define PCI_CONFIG_DATA(bus)                PCI__GEN(bus, 0x0cfc, 0)</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define PCI_INTR_ACK(bus)               PCI__GEN(bus, 0x0c34, 0)</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment"> * Table 189: PCI ERROR Report Register Map</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define PCI_SERR_MASK(bus)              PCI__GEN(bus, 0x0c28, 0)</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define PCI_ERROR_ADDRESS_LOW(bus)          PCI__GEN(bus, 0x1d40, 0)</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define PCI_ERROR_ADDRESS_HIGH(bus)         PCI__GEN(bus, 0x1d44, 0)</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define PCI_ERROR_DATA_LOW(bus)             PCI__GEN(bus, 0x1d48, 0)</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define PCI_ERROR_DATA_HIGH(bus)            PCI__GEN(bus, 0x1d4c, 0)</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define PCI_ERROR_COMMAND(bus)              PCI__GEN(bus, 0x1d50, 0)</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define PCI_ERROR_CAUSE(bus)                PCI__GEN(bus, 0x1d58, 0)</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define PCI_ERROR_MASK(bus)             PCI__GEN(bus, 0x1d5c, 0)</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment"> * Table 223: PCI Base Address Registers Enable</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment"> * If a bit is clear, the BAR is enabled.  If set, disabled.  The GT64260]</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment"> * prevents disabling both memory mapped and I/O mapped BARs (bits 9 and 10</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment"> * cannot simultaneously be set to 1).</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define PCI_BARE_SCS0En     PCI__BIT(0) </span><span class="comment">/* SCS[0]* BAR Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define PCI_BARE_SCS1En     PCI__BIT(1) </span><span class="comment">/* SCS[1]* BAR Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define PCI_BARE_SCS2En     PCI__BIT(2) </span><span class="comment">/* SCS[2]* BAR Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define PCI_BARE_SCS3En     PCI__BIT(3) </span><span class="comment">/* SCS[3]* BAR Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define PCI_BARE_CS0En      PCI__BIT(4) </span><span class="comment">/* CS[0]* BAR Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define PCI_BARE_CS1En      PCI__BIT(5) </span><span class="comment">/* CS[1]* BAR Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define PCI_BARE_CS2En      PCI__BIT(6) </span><span class="comment">/* CS[2]* BAR Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define PCI_BARE_CS3En      PCI__BIT(7) </span><span class="comment">/* CS[3]* BAR Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define PCI_BARE_BootCSEn   PCI__BIT(8) </span><span class="comment">/* BootCS* BAR Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define PCI_BARE_IntMemEn   PCI__BIT(9) </span><span class="comment">/* Memory Mapped Internal</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">                         * Registers BAR Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define PCI_BARE_IntIOEn    PCI__BIT(10)    </span><span class="comment">/* I/O Mapped Internal</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">                         * Registers BAR Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define PCI_BARE_P2PMem0En  PCI__BIT(11)    </span><span class="comment">/* P2P Mem0 BAR Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define PCI_BARE_P2PMem1En  PCI__BIT(12)    </span><span class="comment">/* P2P Mem1 BAR Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define PCI_BARE_P2PIOEn    PCI__BIT(13)    </span><span class="comment">/* P2P IO BAR Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define PCI_BARE_CPUEn      PCI__BIT(14)    </span><span class="comment">/* CPU BAR Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define PCI_BARE_DSCS0En    PCI__BIT(15)    </span><span class="comment">/* DAC SCS[0]* BAR Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define PCI_BARE_DSCS1En    PCI__BIT(16)    </span><span class="comment">/* DAC SCS[1]* BAR Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define PCI_BARE_DSCS2En    PCI__BIT(17)    </span><span class="comment">/* DAC SCS[2]* BAR Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define PCI_BARE_DSCS3En    PCI__BIT(18)    </span><span class="comment">/* DAC SCS[3]* BAR Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define PCI_BARE_DCS0En     PCI__BIT(19)    </span><span class="comment">/* DAC CS[0]* BAR Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define PCI_BARE_DCS1En     PCI__BIT(20)    </span><span class="comment">/* DAC CS[1]* BAR Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define PCI_BARE_DCS2En     PCI__BIT(21)    </span><span class="comment">/* DAC CS[2]* BAR Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define PCI_BARE_DCS3En     PCI__BIT(22)    </span><span class="comment">/* DAC CS[3]* BAR Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define PCI_BARE_DBootCSEn  PCI__BIT(23)    </span><span class="comment">/* DAC BootCS* BAR Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define PCI_BARE_DP2PMem0En PCI__BIT(24)    </span><span class="comment">/* DAC P2P Mem0 BAR Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define PCI_BARE_DP2PMem1En PCI__BIT(25)    </span><span class="comment">/* DAC P2P Mem1 BAR Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define PCI_BARE_DCPUEn     PCI__BIT(26)    </span><span class="comment">/* DAC CPU BAR Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment"> * Table 254: PCI Address Decode Control</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment"> * Bits 7:4 and 31:25 are reserved</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment"> * 00:00 RemapWrDis     Address Remap Registers Write Disable</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment"> *              0: Writes to a BAR result in updating the</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment"> *                 corresponding remap register with the BAR&#39;s</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment"> *                 new value.</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment"> *              1: Writes to a BAR have no affect on the</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment"> *                 corresponding Remap register value.</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment"> * 01:01 ExpRomDev      Expansion ROM Device (0: CS[3]; 1: BootCS)</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment"> * 02:02 VPDDev         VPD Device (0: CS[3]; 1: BootCS)</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment"> * 03:03 MsgAcc         Messaging registers access</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment"> *              0: Messaging unit registers are accessible on</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment"> *                 lowest 4Kbyte of SCS[0] BAR space.</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment"> *              1: Messaging unit registers are only accessible</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment"> *                 as part of the GT64260 internal space.</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment"> * 07:04 Reserved</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment"> * 24:08 VPDHighAddr        VPD High Address bits</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment"> *              [31:15] of VPD the address.</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment"> * 31:25 Reserved</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define PCI_ADC_RemapWrDis      PCI__BIT(0)</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define PCI_ADC_ExpRomDev       PCI__BIT(1)</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define PCI_ADC_VPDDev          PCI__BIT(2)</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define PCI_ADC_MsgAcc          PCI__BIT(3)</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define PCI_ADC_VPDHighAddr_GET(v)  PCI__EXT(v, 8, 16)</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment"> * Table 255: PCI Command</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment"> * 00:00 MByteSwap  PCI Master Byte Swap</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment"> *              NOTE: GT-64120 and GT-64130 compatible.</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment"> *          When set to 0, the GTO64260 PCI master swaps the bytes</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment"> *          of the incoming and outgoing PCI data (swap the 8 bytes</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment"> *          of a longword).</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment"> * 01:01 Reserved</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment"> * 02:02 Reserved   Must be 0.</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment"> * 03:03 Reserved</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment"> * 04:04 MWrCom     PCI Master Write Combine Enable</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment"> *          When set to 1, write combining is enabled.</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment"> * 05:05 MRdCom     PCI Master Read Combine Enable</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment"> *          When set to 1, read combining is enabled.</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment"> * 06:06 MWrTrig    PCI Master Write Trigger</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment"> *          0: Accesses the PCI bus only when the whole burst is</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment"> *             written into the master write buffer.</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment"> *          1: Accesses the PCI bus when the first data is written</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment"> *             into the master write buffer.</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment"> * 07:07 MRdTrig    PCI Master Read Trigger</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment"> *          0: Returns read data to the initiating unit only when</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment"> *             the whole burst is written into master read buffer.</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment"> *          1: Returns read data to the initiating unit when the</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment"> *             first read data is written into master read buffer.</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment"> * 08:08 MRdLine    PCI Master Memory Read Line Enable</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment"> *          (0: Disable; 1: Enable)</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment"> * 09:09 MRdMul     PCI Master Memory Read Multiple Enable</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment"> *          (0: Disable; 1: Enable)</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment"> * 10:10 MWordSwap  PCI Master Word Swap</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment"> *              NOTE: GT-64120 and GT-64130 compatible.</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment"> *          When set to 1, the GT64260 PCI master swaps the 32-bit</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment"> *          words of the incoming and outgoing PCI data.</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment"> * 11:11 SWordSwap  PCI Slave Word Swap</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment"> *              NOTE: GT-64120 and GT-64130 compatible.</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment"> *          When set to 1, the GT64260 PCI slave swaps the 32-bit</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment"> *          words of the incoming and outgoing PCI data.</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment"> * 12:12 IntBusCtl  PCI Interface Unit Internal Bus Control</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment"> *              NOTE: Reserved for Galileo Technology usage</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment"> *          0: Enable internal bus sharing between master and</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment"> *             slave interfaces.</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment"> *          1: Disable internal bus sharing between master and</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment"> *             slave interfaces.</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment"> * 13:13 SBDis      PCI Slave Sync Barrier Disable</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment"> *          When set to 1, the PCI configuration read transaction</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment"> *          will stop act as sync barrier transaction.</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment"> * 14:14 Reserved   Must be 0</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment"> * 15:15 MReq64     PCI Master REQ64* Enable (0: Disable; 1: Enable)</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment"> * 16:16 SByteSwap  PCI Slave Byte Swap</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment"> *              NOTE: GT-64120 and GT-64130 compatible.</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment"> *          When set to 0, the GT64260 PCI slave swaps the bytes of</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment"> *          the incoming and outgoing PCI data (swap the 8 bytes of</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment"> *          a long-word).</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment"> * 17:17 MDACEn     PCI Master DAC Enable</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment"> *          0: Disable (The PCI master never drives the DAC cycle)</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment"> *          1: Enable (In case the upper 32-bit address is not 0,</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment"> *             the PCI master drives the DAC cycle)</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment"> * 18:18 M64Allign  PCI Master REQ64* assertion on non-aligned</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment"> *          0: Disable (The master asserts REQ64* only if</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment"> *             the address is 64-bit aligned)</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment"> *          1: Enable (The master asserts REQ64* even if</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment"> *             the address is not 64-bit aligned)</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment"> * 19:19 PErrProp   Parity/ECC Errors Propagation Enable</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment"> *          0: Disable (The PCI interface always drives</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment"> *             correct parity on the PAR signal)</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment"> *          1: Enable (In case of slave read bad ECC from</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment"> *             SDRAM, or master write with bad parity/ECC</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment"> *             indication from the initiator, the PCI interface</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment"> *             drives bad parity on the PAR signal)</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment"> * 20:20 SSwapEn    PCI Slave Swap Enable</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment"> *              NOTE: Even if the SSwapEn bit is set to 1 and</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment"> *              the PCI address does not match any of the</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment"> *              Access Control registers, slave data swapping</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment"> *              works according to SByteSwap and SWordSwap bits.</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment"> *          0: PCI slave data swapping is determined via</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment"> *             SByteSwap and SWordSwap bits (bits 16 and 11),</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment"> *             as in the GT-64120/130.</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment"> *          1: PCI slave data swapping is determined via PCISwap</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment"> *             bits [25:24] in the PCI Access Control registers.</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment"> * 21:21 MSwapEn    PCI Master Swap Enable</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment"> *          0: PCI master data swapping is determined via</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment"> *             MByteSwap and MWordSwap bits (bits 0 and 10),</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment"> *             as in the GT-64120/130.</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment"> *          1: PCI master data swapping is determined via</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment"> *             PCISwap bits in CPU to PCI Address Decoding</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment"> *             registers.</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment"> * 22:22 MIntSwapEn PCI Master Configuration Transactions Data Swap Enable</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment"> *              NOTE: Reserved for Galileo Technology usage.</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment"> *          0: Disable (The PCI master configuration transaction</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment"> *             to the PCI bus is always in Little Endian convention)</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment"> *          1: Enable (The PCI master configuration transaction to</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment"> *             the PCI bus is determined according to the setting</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment"> *             of MSwapEn bit)</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment"> * 23:23 LBEn       PCI Loop Back Enable</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment"> *              NOTE: Reserved for Galileo Technology usage.</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment"> *          0: Disable (The PCI slave does not respond to</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment"> *             transactions initiated by the PCI master)</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment"> *          1: Enable (The PCI slave does respond to</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment"> *             transactions initiated by the PCI master,</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment"> *             if targeted to the slave (address match)</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment"> * 26:24 SIntSwap   PCI Slave data swap control on PCI accesses to the</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment"> *          GT64260 internal and configuration registers.</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment"> *          Bits encoding are the same as bits[26:24] in PCI Access</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment"> *          Control registers.</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment"> * 27:27 Reserved   Must be 0.</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment"> * 31:28 Reserved   Read only.</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#define PCI_CMD_MByteSwap   PCI__BIT(0)</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">#define PCI_CMD_MBZ0_2      PCI__BIT(2)</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">#define PCI_CMD_MWrCom      PCI__BIT(4)</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor">#define PCI_CMD_MRdCom      PCI__BIT(5)</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#define PCI_CMD_MWrTrig     PCI__BIT(6)</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#define PCI_CMD_MRdTrig     PCI__BIT(7)</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#define PCI_CMD_MRdLine     PCI__BIT(8)</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#define PCI_CMD_MRdMul      PCI__BIT(9)</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#define PCI_CMD_MWordSwap   PCI__BIT(10)</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#define PCI_CMD_SWordSwap   PCI__BIT(11)</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">#define PCI_CMD_IntBusCtl   PCI__BIT(12)</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#define PCI_CMD_SBDis       PCI__BIT(13)</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#define PCI_CMD_MBZ0_14     PCI__BIT(14)</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#define PCI_CMD_MReq64      PCI__BIT(15)</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#define PCI_CMD_SByteSwap   PCI__BIT(16)</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#define PCI_CMD_MDCAEn      PCI__BIT(17)</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#define PCI_CMD_M64Allign   PCI__BIT(18)</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#define PCI_CMD_PErrProp    PCI__BIT(19)</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">#define PCI_CMD_SSwapEn     PCI__BIT(20)</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#define PCI_CMD_MSwapEn     PCI__BIT(21)</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#define PCI_CMD_MIntSwapEn  PCI__BIT(22)</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#define PCI_CMD_LBEn        PCI__BIT(23)</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor">#define PCI_CMD_SIntSwap_GET(v) PCI__EXT(v, 24, 3)</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">#define PCI_CMD_MBZ0_27     PCI__BIT(27)</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment"> * Table 256: PCI Mode</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment"> * 00:00 PciID      PCI Interface ID -- Read Only (PCI_0: 0x0; PCI_1: 0x1)</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment"> * 01:01 Reserved</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment"> * 02:02 Pci64      64-bit PCI Interface -- Read Only</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment"> *          When set to 1, the PCI interface is configured to a</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment"> *          64 bit interface.</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment"> * 07:03 Reserved</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment"> * 08:08 ExpRom     Expansion ROM Enable -- Read Only from PCI</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment"> *          When set to 1, the expansion ROM BAR is enabled.</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment"> * 09:09 VPD        VPD Enable -- Read Only from PCI</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment"> *          When set to 1, VPD is supported.</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment"> * 10:10 MSI        MSI Enable -- Read Only from PCI</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment"> *          When set to 1, MSI is supported.</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment"> * 11:11 PMG        Power Management Enable -- Read Only from PCI</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment"> *          When set to 1, PMG is supported.</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment"> * 12:12 HotSwap    CompactPCI Hot Swap Enable -- Read Only from PCI</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment"> *          When set to 1, HotSwap is supported.</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment"> * 13:13 BIST       BIST Enable -- Read only from PCI</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment"> *          If set to 1, BIST is enabled.</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment"> * 30:14 Reserved</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment"> * 31:31 PRst       PCI Interface Reset Indication -- Read Only</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment"> *          Set to 0 as long as the RST* pin is asserted.</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#define PCI_MODE_PciID_GET(v)   PCI__EXT(v, 0, 1)</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor">#define PCI_MODE_Pci64      PCI__BIT(2)</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor">#define PCI_MODE_ExpRom     PCI__BIT(8)</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor">#define PCI_MODE_VPD        PCI__BIT(9)</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor">#define PCI_MODE_MSI        PCI__BIT(10)</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor">#define PCI_MODE_PMG        PCI__BIT(11)</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#define PCI_MODE_HotSwap    PCI__BIT(12)</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor">#define PCI_MODE_BIST       PCI__BIT(13)</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#define PCI_MODE_PRst       PCI__BIT(31)</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="comment"> * Table 257: PCI Timeout and Retry</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment"> * 07:00 Timeout0   Specifies the number of PClk cycles the GT64260 slave</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment"> *          holds the PCI bus before terminating a transaction</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment"> *          with RETRY.</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment"> * 15:08 Timeout1   Specifies the number of PClk cycles the GT64260 slave</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment"> *          holds the PCI bus before terminating a transaction</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment"> *          with DISCONNECT.</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment"> * 23:16 RetryCtr   Retry Counter</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment"> *          Specifies the number of retries of the GT64260 Master.</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment"> *          The GT64260 generates an interrupt when this timer</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="comment"> *          expires.  A 0x00 value means a retry forever.</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment"> * 31:24 Reserved</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">#define PCI_TMORTRY_Timeout0_GET(v) PCI__EXT(v, 0, 8)</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor">#define PCI_TMORTRY_Timeout1_GET(v) PCI__EXT(v, 8, 8)</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">#define PCI_TMORTRY_RetryCtr_GET(v) PCI__EXT(v, 16, 8)</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment"> * Table 258: PCI Read Buffer Discard Timer</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment"> * 15:00 Timer      Specifies the number of PClk cycles the GT64260</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment"> *          slave keeps an non-accessed read buffers (non com-</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment"> *          pleted delayed read) before invalidating the buffer.</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment"> * 23:16 RdBufEn    Slave Read Buffers Enable</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment"> *          Each bit corresponds to one of the eight read buffers.</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment"> *          If set to 1, buffer is enabled.</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment"> * 31:24 Reserved</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">#define PCI_RdBufDisTmr_Timer_GET(v)    PCI__EXT(v, 0, 16)</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#define PCI_RdBufDisTmr_RdBufEn_GET(v)  PCI__EXT(v, 16, 8)</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">#define PCI_RdBufDisTmr_RdBufEn0(v) PCI__BIT(16)</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">#define PCI_RdBufDisTmr_RdBufEn1(v) PCI__BIT(17)</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">#define PCI_RdBufDisTmr_RdBufEn2(v) PCI__BIT(18)</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor">#define PCI_RdBufDisTmr_RdBufEn3(v) PCI__BIT(19)</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor">#define PCI_RdBufDisTmr_RdBufEn4(v) PCI__BIT(20)</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor">#define PCI_RdBufDisTmr_RdBufEn5(v) PCI__BIT(21)</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor">#define PCI_RdBufDisTmr_RdBufEn6(v) PCI__BIT(22)</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor">#define PCI_RdBufDisTmr_RdBufEn7(v) PCI__BIT(23)</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment"> * Table 259: MSI Trigger Timer</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment"> * 15:00 Timer      Specifies the number of TClk cycles between consecutive</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment"> *          MSI requests.</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment"> * 31:16 Reserved</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor">#define PCI_MSITrigger_Timer_GET(v) PCI__EXT(v, 0, 16)</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment"> * Table 260: PCI Arbiter Control</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment"> *  NOTE:   If HPPV (bits [28:21]) is set to 0 and PAEn is set to 1,</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment"> *      priority scheme is reversed. This means that high priority</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment"> *      requests are granted if no low priority request is pending.</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment"> * 00:00 Reserved   Must be 0. 0x0</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment"> * 01:01 BDEn       Broken Detection Enable</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment"> *          If set to 1, broken master detection is enabled. A mas-</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment"> *          ter is said to be broken if it fails to respond to grant</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment"> *          assertion within a window specified in BV (bits [6:3]).</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment"> * 02:02 PAEn       Priority Arbitration Enable</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment"> *          0: Low priority requests are granted only when no high</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="comment"> *             priority request is pending</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment"> *          1: Weighted round robin arbitration is performed</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment"> *             between high priority and low priority groups.</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment"> * 06:03 BV     Broken Value</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment"> *          This value sets the maximum number of cycles that the</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment"> *          arbiter waits for a PCI master to respond to its grant</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment"> *          assertion. If a PCI master fails to assert FRAME* within</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment"> *          this time, the PCI arbiter aborts the transaction and</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment"> *          performs a new arbitration cycle and a maskable</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment"> *          interrupt is generated. Must be greater than 0.</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment"> *          NOTE:   The PCI arbiter waits for the current</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment"> *              transaction to end before starting to</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment"> *              count the wait-for-broken cycles.</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment"> *          Must be greater than 1 for masters that performs address</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment"> *          stepping (such as the GTO 64260 PCI master), since they</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment"> *          require GNT* assertion for two cycles.</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment"> * 13:07 P[6:0]     Priority</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment"> *          These bits assign priority levels to the requests</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment"> *          connected to the PCI arbiter. When a PM bit is set to</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment"> *          1, priority of the associated request is high.  The</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment"> *          mapping between P[6:0] bits and the request/grant pairs</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="comment"> *          are as follows:</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment"> *           P[0]: internal PCI master  P[1]: external REQ0/GNT0</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment"> *           P[2]: external REQ1/GNT1   P[3]: external REQ2/GNT2</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment"> *           P[4]: external REQ3/GNT3   P[5]: external REQ4/GNT4</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment"> *           P[6]: external REQ5/GNT5</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment"> * 20:14 PD[6:0]    Parking Disable</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment"> *          Use these bits to disable parking on any of the PCI</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment"> *          masters.  When a PD bit is set to 1, parking on the</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment"> *          associated PCI master is disabled.</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment"> *          NOTE:   The arbiter parks on the last master granted</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment"> *              unless disabled through the PD bit. Also, if</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="comment"> *              PD bits are all 1, the PCI arbiter parks on</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment"> *              the internal PCI master.</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment"> * 28:21 HPPV       High Priority Preset Value</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment"> *          This is the preset value of the high priority counter</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment"> *          (High_cnt). This counter decrements each time a high</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment"> *          priority request is granted. When the counter reaches</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment"> *          zero, it reloads with this preset value.  The counter</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment"> *          reloads when a low priority request is granted.</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment"> * 30:29 Reserved</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment"> * 31:31 EN     Enable</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment"> *          Setting this bit to 1 enables operation of the arbiter.</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor">#define PCI_ARBCTL_MBZ0_0       PCI__BIT(0)</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">#define PCI_ARBCTL_BDEn         PCI__BIT(1)</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor">#define PCI_ARBCTL_PAEn         PCI__BIT(2)</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor">#define PCI_ARBCTL_BV_GET(v)        PCI__EXT(v, 3, 4)</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor">#define PCI_ARBCTL_P_GET(v)     PCI__EXT(v, 7, 7)</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#define PCI_ARBCTL_PD_GET(v)        PCI__EXT(v, 14, 7)</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor">#define PCI_ARBCTL_HPPV_GET(v)      PCI__EXT(v, 21, 7)</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor">#define PCI_ARBCTL_EN           PCI__BIT(31)</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor">#define PCI_ARBPRI_IntPci       PCI__BIT(0)</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor">#define PCI_ARBPRI_ExtReqGnt0       PCI__BIT(1)</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor">#define PCI_ARBPRI_ExtReqGnt1       PCI__BIT(2)</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor">#define PCI_ARBPRI_EXtReqGnt2       PCI__BIT(3)</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor">#define PCI_ARBPRI_EXtReqGnt3       PCI__BIT(4)</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor">#define PCI_ARBPRI_EXtReqGnt4       PCI__BIT(5)</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor">#define PCI_ARBPRI_EXtReqGnt5       PCI__BIT(6)</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment"> * Table 261: PCI Interface Crossbar Control (Low)</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment"> * 03:00 Arb0       Slice 0 of PCI master pizza arbiter.</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment"> * 07:04 Arb1       Slice 1 of PCI master pizza arbiter.</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment"> * 11:08 Arb2       Slice 2 of PCI master pizza arbiter.</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment"> * 15:12 Arb3       Slice 3 of PCI master pizza arbiter.</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment"> * 19:16 Arb4       Slice 4 of PCI master pizza arbiter.</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="comment"> * 23:20 Arb5       Slice 5 of PCI master pizza arbiter.</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment"> * 27:24 Arb6       Slice 6 of PCI master pizza arbiter.</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment"> * 31:28 Arb7       Slice 7 of PCI master pizza arbiter.</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor">#define PCI_IFXBRCTL_GET_SLICE(v, n)    PCI__EXT(v, (n) * 4, 4)</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor">#define PCI_IFXBRCTL_SET_SLICE(v, n, s) ((void)(PCI__CLR(v, (n)*4, 4),\</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor">                        (v) |= PCI__INS((n)*4, s)))</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment"> * Table 262: PCI Interface Crossbar Control (High)</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="comment"> * 03:00 Arb8       Slice 8 of PCI master pizza arbiter.</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="comment"> * 07:04 Arb9       Slice 9 of PCI master pizza arbiter.</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="comment"> * 11:08 Arb10      Slice 10 of PCI master pizza arbiter.</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment"> * 15:12 Arb11      Slice 11 of PCI master pizza arbiter.</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="comment"> * 19:16 Arb12      Slice 12 of PCI master pizza arbiter.</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="comment"> * 23:20 Arb13      Slice 13 of PCI master pizza arbiter.</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="comment"> * 27:24 Arb14      Slice 14 of PCI master pizza arbiter.</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="comment"> * 31:28 Arb15      Slice 15 of PCI master pizza arbiter.</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor">#define PCI_IFXBRCH_GET_SLICE(v, n) PCI__EXT(v, ((n) - 8) * 4, 4)</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor">#define PCI_IFXBRCH_SET_SLICE(v, n, s)  ((void)(PCI__CLR(v, ((n)*-8)4, 4),\</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="preprocessor">                        (v) |= PCI__INS(((n)-8)*4, s)))</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="comment"> * Table 263: PCI Interface Crossbar Timeout</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="comment">        (NOTE: Reserved for Galileo Technology usage.)</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="comment"> * 07:00 Timeout    Crossbar Arbiter Timeout Preset Value</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="comment"> * 15:08 Reserved</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="comment"> * 16:16 TimeoutEn  Crossbar Arbiter Timer Enable (1: Disable)</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="comment"> * 31:17 Reserved</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor">#define PCI_IFXBRTMO_Timeout_GET(v) PCI__EXT(v, 0, 8)</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor">#define PCI_IFXBRTMO_TimeoutEn      PCI__BIT(16)</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="comment"> * Table 264: PCI Read Response Crossbar Control (Low)</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="comment"> * 03:00 Arb0       Slice 0 of PCI slave pizza arbiter.</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="comment"> * 07:04 Arb1       Slice 1 of PCI slave pizza arbiter.</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="comment"> * 11:08 Arb2       Slice 2 of PCI slave pizza arbiter.</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="comment"> * 15:12 Arb3       Slice 3 of PCI slave pizza arbiter.</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="comment"> * 19:16 Arb4       Slice 4 of PCI slave pizza arbiter.</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="comment"> * 23:20 Arb5       Slice 5 of PCI slave pizza arbiter.</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="comment"> * 27:24 Arb6       Slice 6 of PCI slave pizza arbiter.</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="comment"> * 31:28 Arb7       Slice 7 of PCI slave pizza arbiter.</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="preprocessor">#define PCI_RRXBRCL_GET_SLICE(v, n) PCI__EXT(v, (n) * 4, 4)</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor">#define PCI_RRXBRCL_SET_SLICE(v, n, s)  ((void)(PCI__CLR(v, (n)*4, 4),\</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor">                        (v) |= PCI__INS((n)*4, s)))</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment"> * Table 265: PCI Read Response Crossbar Control (High)</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="comment"> * 03:00 Arb8       Slice 8 of PCI slave pizza arbiter.</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="comment"> * 07:04 Arb9       Slice 9 of PCI slave pizza arbiter.</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="comment"> * 11:08 Arb10      Slice 10 of PCI slave pizza arbiter.</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="comment"> * 15:12 Arb11      Slice 11 of PCI slave pizza arbiter.</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="comment"> * 19:16 Arb12      Slice 12 of PCI slave pizza arbiter.</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="comment"> * 23:20 Arb13      Slice 13 of PCI slave pizza arbiter.</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="comment"> * 27:24 Arb14      Slice 14 of PCI slave pizza arbiter.</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="comment"> * 31:28 Arb15      Slice 15 of PCI slave pizza arbiter.</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor">#define PCI_RRXBRCH_GET_SLICE(v, n) PCI__EXT(v, ((n) - 8) * 4, 4)</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor">#define PCI_RRXBRCH_SET_SLICE(v, n, s)  ((void)(PCI__CLR(v, ((n)*-8)4, 4),\</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor">                        (v) |= PCI__INS(((n)-8)*4, s)))</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="comment"> * Table 266: PCI Sync Barrier Virtual Register</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="comment"> * 31:0 SyncReg Sync Barrier Virtual Register</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="comment"> * PCI read from this register results in PCI slave sync barrier</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="comment"> * action.  The returned data is un-deterministic.  Read Only.</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="comment"> * Table 267: PCI P2P Configuration</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="comment"> * 07:00 2ndBusL    Secondary PCI Interface Bus Range Lower Boundary</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="comment"> * 15:08 2ndBusH    Secondary PCI Interface Bus Range Upper Boundary</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="comment"> * 23:16 BusNum     The PCI bus number to which the PCI interface</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="comment"> *          is connected.</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="comment"> * 28:24 DevNum     The PCI interface&#39;s device number.</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="comment"> * 31:29 Reserved   Reserved.</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor">#define PCI_P2PCFG_2ndBusL_GET(v)   PCI__EXT(v,  0, 8)</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor">#define PCI_P2PCFG_2ndBusH_GET(v)   PCI__EXT(v,  8, 8)</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor">#define PCI_P2PCFG_BusNum_GET(v)    PCI__EXT(v, 16, 8)</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor">#define PCI_P2PCFG_DevNum_GET(v)    PCI__EXT(v, 24, 5)</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="comment"> * Table 268: PCI P2P Swap Control</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="comment"> * 02:00 M0Sw       P2P Mem0 BAR Swap Control</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="comment"> * 03:03 M0Req64    P2P Mem0 BAR Force REQ64</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="comment"> * 06:04 M1Sw       P2P Mem1 BAR Swap Control</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="comment"> * 07:07 M1Req64    P2P Mem1 BAR Force REQ64</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="comment"> * 10:08 DM0Sw      P2P DAC Mem0 BAR Swap Control</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="comment"> * 11:11 DM0Req64   P2P DAC Mem0 BAR Force REQ64</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="comment"> * 14:12 DM1Sw      P2P DAC Mem1 BAR Swap Control</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="comment"> * 15:15 DM1Req64   P2P DAC Mem1 BAR Force REQ64</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="comment"> * 18:16 IOSw       P2P I/O BAR Swap Control</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="comment"> * 19:19 Reserved</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="comment"> * 22:20 CfgSw      P2P Configuration Swap Control</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="comment"> * 31:19 Reserved</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor">#define PCI_P2PSWAP_M0Sw_GET(v)     PCI__EXT(v, 0, 3)</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor">#define PCI_P2PSWAP_M0Req64     PCI__BIT(3)</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor">#define PCI_P2PSWAP_M1Sw_GET(v)     PCI__EXT(v, 4, 3)</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor">#define PCI_P2PSWAP_M1Req64     PCI__BIT(7)</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor">#define PCI_P2PSWAP_DM0Sw_GET(v)    PCI__EXT(v, 8, 3)</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor">#define PCI_P2PSWAP_DM0Req64        PCI__BIT(11)</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor">#define PCI_P2PSWAP_DM1Sw_GET(v)    PCI__EXT(v, 12, 3)</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor">#define PCI_P2PSWAP_DM1Req64        PCI__BIT(15)</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor">#define PCI_P2PSWAP_CfgSw_GET(v)    PCI__EXT(v, 20, 3)</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="comment"> * Table 269: PCI Access Control Base (Low)</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="comment"> * 11:00 Addr       Base Address Corresponds to address bits[31:20].</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="comment"> * 12:12 PrefetchEn Read Prefetch Enable</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="comment"> *          0: Prefetch disabled (The PCI slave reads single words)</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="comment"> *          1: Prefetch enabled.</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="comment"> * 14:14 Reserved    Must be 0</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="comment"> * 15:15 Reserved</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="comment"> * 16:16 RdPrefetch PCI Read Aggressive Prefetch Enable; 0: Disable;</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="comment"> *          1: Enable (The PCI slave prefetches two</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="comment"> *          bursts in advance)</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="comment"> * 17:17 RdLinePrefetch PCI Read Line Aggressive Prefetch Enable; 0: Disable;</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="comment"> *          1: Enable (PCI slave prefetch two bursts in advance)</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="comment"> * 18:18 RdMulPrefetch  PCI Read Multiple Aggressive Prefetch Enable</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="comment"> *          0: Disable; 1: Enable (PCI slave prefetch two bursts in</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="comment"> *          advance)</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="comment"> * 19:19 Reserved</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="comment"> * 21:20 MBurst     PCI Max Burst</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="comment"> *          Specifies the maximum burst size for a single transac-</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="comment"> *          tion between a PCI slave and the other interfaces</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="comment"> *              00 - 4 64-bit words</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="comment"> *              01 - 8 64-bit words</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="comment"> *              10 - 16 64-bit words</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="comment"> *              11 - Reserved</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="comment"> * 23:22 Reserved</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="comment"> * 25:24 PCISwap    Data Swap Control</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="comment"> *              00 - Byte Swap</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="comment"> *              01 - No swapping</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="comment"> *              10 - Both byte and word swap</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="comment"> *              11 - Word swap</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="comment"> * 26:26 Reserved   Must be 0</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="comment"> * 27:27 Reserved</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="comment"> * 28:28 AccProt    Access Protect (0: PCI access is allowed; 1; Region is</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="comment">            not accessible from PCI)</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="comment"> * 29:29 WrProt     Write Protect (0: PCI write is allowed; 1: Region is</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="comment"> *          not writeable from PCI)</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="comment"> * 31:30 Reserved</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor">#define PCI_ACCCTLBASEL_Addr_GET(v) PCI__EXT(v, 0, 12)</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor">#define PCI_ACCCTLBASEL_PrefetchEn  PCI__BIT(12)</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor">#define PCI_ACCCTLBASEL_MBZ0_14     PCI__BIT(14)</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor">#define PCI_ACCCTLBASEL_RdPrefetch  PCI__BIT(16)</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="preprocessor">#define PCI_ACCCTLBASEL_RdLinePrefetch  PCI__BIT(17)</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="preprocessor">#define PCI_ACCCTLBASEL_RdMulPrefetch   PCI__BIT(18)</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="preprocessor">#define PCI_ACCCTLBASEL_WBurst      PCI__EXT(v, 20, 2)</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="preprocessor">#define PCI_ACCCTLBASEL_WBurst_8_QW PCI__INS(20, PCI_WBURST_8_QW)</span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="preprocessor">#define PCI_ACCCTLBASEL_PCISwap     PCI__EXT(v, 24, 2)</span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="preprocessor">#define PCI_ACCCTLBASEL_PCISwap_NoSwap  PCI__INS(24, PCI_PCISWAP_NoSwap)</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor">#define PCI_ACCCTLBASEL_MBZ0_26     PCI__BIT(26)</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="preprocessor">#define PCI_ACCCTLBASEL_AccProt     PCI__BIT(28)</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="preprocessor">#define PCI_ACCCTLBASEL_WrProt      PCI__BIT(29)</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor">#define PCI_WBURST_4_QW         0x00</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor">#define PCI_WBURST_8_QW         0x01</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="preprocessor">#define PCI_WBURST_16_QW        0x02</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="preprocessor">#define PCI_WBURST_Reserved     0x04</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor">#define PCI_PCISWAP_ByteSwap        0x00</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="preprocessor">#define PCI_PCISWAP_NoSwap      0x01</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="preprocessor">#define PCI_PCISWAP_ByteWordSwap    0x02</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor">#define PCI_PCISWAP_WordSwap        0x04</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="comment"> * Table 293: PCI Snoop Control Base (Low)</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="comment"> * 11:00 Addr       Base Address     Corresponds to address bits[31:20].</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="comment"> * 13:12 Snoop      Snoop Type</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="comment"> * 31:14 Reserved</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor">#define PCI_SNOOPCTL_ADDR(v)    PCI__EXT(v, 0, 12)</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor">#define PCI_SNOOPCTL_TYPE(v)    PCI__EXT(v, 12, 2)</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor">#define PCI_SNOOP_None      0   </span><span class="comment">/* no snoop */</span><span class="preprocessor"></span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor">#define PCI_SNOOP_WT        1   </span><span class="comment">/* Snoop to WT region */</span><span class="preprocessor"></span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor">#define PCI_SNOOP_WB        2   </span><span class="comment">/* Snoop to WB region */</span><span class="preprocessor"></span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="comment"> * Table 305: PCI Configuration Address</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="comment"> * 07:02 RegNum     Register number.</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="comment"> * 10:08 FunctNum   Function number.</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="comment"> * 15:11 DevNum     Device number.</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="comment"> * 23:16 BusNum     Bus number.</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="comment"> * 31:31 ConfigEn   When set, an access to the Configuration Data</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="comment"> *          register is translated into a Configuration</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="comment"> *          or Special cycle on the PCI bus.</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="preprocessor">#define PCI_CFG_MAKE_TAG(bus, dev, fun, reg)    (PCI__BIT(31)|\</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="preprocessor">                         PCI__INS(16, (bus))|\</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="preprocessor">                         PCI__INS(11, (dev))|\</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">                         PCI__INS( 8, (fun))|\</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="preprocessor">                         PCI__INS( 0, (reg)))</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="preprocessor">#define PCI_CFG_GET_BUSNO(tag)          PCI__EXT(tag, 16, 8)</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="preprocessor">#define PCI_CFG_GET_DEVNO(tag)          PCI__EXT(tag, 11, 5)</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor">#define PCI_CFG_GET_FUNCNO(tag)         PCI__EXT(tag,  8, 3)</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor">#define PCI_CFG_GET_REGNO(tag)          PCI__EXT(tag,  0, 8)</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="comment"> * Table 306: PCI Configuration Data</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="comment"> * 31:00 ConfigData The data is transferred to/from the PCI bus when</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="comment"> *          the CPU accesses this register and the ConfigEn</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="comment"> *          bit in the Configuration Address register is set</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="comment"> * A CPU access to this register causes the GT64260 to perform a Configuration</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="comment"> * or Special cycle on the PCI bus.</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="comment"> * Table 307: PCI Interrupt Acknowledge (This register is READ ONLY)</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="comment"> * 31:00 IntAck     A CPU read access to this register forces an</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="comment"> *          interrupt acknowledge cycle on the PCI bus.</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="comment"> * Table 308: PCI SERR* Mask</span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="comment"> * NOTE: The GT64260 asserts SERR* only if SERR* is enabled via the PCI Status</span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="comment"> *       and Command register.</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="comment"> * If the corresponding bit is set, then asserts SERR* upon ...</span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor">#define PCI_SERRMSK_SAPerr  PCI__BIT(0) </span><span class="comment">/* PCI slave detection of bad</span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="comment">                         * address parity. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor">#define PCI_SERRMSK_SWrPerr PCI__BIT(1) </span><span class="comment">/* PCI slave detection of bad</span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="comment">                         * write data parity. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor">#define PCI_SERRMSK_SRdPerr PCI__BIT(2) </span><span class="comment">/* a PERR* response to read</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="comment">                         * data driven by the PCI</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="comment">                         * slave. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor">#define PCI_SERRMSK_MAPerr  PCI__BIT(4) </span><span class="comment">/* a PERR* response to an</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="comment">                         * address driven by the PCI</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="comment">                         * master. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor">#define PCI_SERRMSK_MWrPerr PCI__BIT(5) </span><span class="comment">/* a PERR* response to write</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="comment">                         * data driven by the PCI</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="comment">                         * master. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor">#define PCI_SERRMSK_MRdPerr PCI__BIT(6) </span><span class="comment">/* bad data parity detection</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="comment">                         * during a PCI master read</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="comment">                         * transaction. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="preprocessor">#define PCI_SERRMSK_MMabort PCI__BIT(8) </span><span class="comment">/* a PCI master generation of</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="comment">                         * master abort. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor">#define PCI_SERRMSK_MTabort PCI__BIT(9) </span><span class="comment">/* a PCI master detection of</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="comment">                         * target abort. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor">#define PCI_SERRMSK_MRetry  PCI__BIT(11)    </span><span class="comment">/* a PCI master reaching retry</span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="comment">                         * counter limit. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="preprocessor">#define PCI_SERRMSK_SMabort PCI__BIT(16)    </span><span class="comment">/* a PCI slave detection of</span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="comment">                         * master abort. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor">#define PCI_SERRMSK_STabort PCI__BIT(17)    </span><span class="comment">/* a PCI slave termination of</span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="comment">                         * a transaction with Target</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="comment">                         * Abort. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="preprocessor">#define PCI_SERRMSK_SAccProt    PCI__BIT(18)    </span><span class="comment">/* a PCI slave access protect</span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="comment">                         * violation. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="preprocessor">#define PCI_SERRMSK_SWrProt PCI__BIT(19)    </span><span class="comment">/* a PCI slave write protect</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="comment">                         * violation. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor">#define PCI_SERRMSK_SRdBuf  PCI__BIT(20)    </span><span class="comment">/* the PCI slave&#39;s read buffer,</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="comment">                         * discard timer expires */</span><span class="preprocessor"></span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor">#define PCI_SERRMSK_Arb     PCI__BIT(21)    </span><span class="comment">/* the internal PCI arbiter</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="comment">                         * detection of a broken PCI</span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="comment">                         * master. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor">#define PCI_SERRMSK_ALL_ERRS \</span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor">    (PCI_SERRMSK_SAPerr|PCI_SERRMSK_SWrPerr|PCI_SERRMSK_SRdPerr \</span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="preprocessor">    |PCI_SERRMSK_MAPerr|PCI_SERRMSK_MWrPerr|PCI_SERRMSK_MRdPerr \</span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor">    |PCI_SERRMSK_MMabort|PCI_SERRMSK_MTabort|PCI_SERRMSK_MRetry \</span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor">    |PCI_SERRMSK_SMabort|PCI_SERRMSK_STabort|PCI_SERRMSK_SAccProt \</span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="preprocessor">    |PCI_SERRMSK_SWrProt|PCI_SERRMSK_SRdBuf|PCI_SERRMSK_Arb)</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="comment"> * Table 309: PCI Error Address (Low) -- Read Only.</span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="comment"> * 31:00 ErrAddr    PCI address bits [31:0] are latched upon an error</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="comment"> *          condition.  Upon address latch, no new addresses can</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="comment"> *          be registered (due to additional error condition) until</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="comment"> *          the register is being read.</span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="comment"> * Table 310: PCI Error Address (High)  Applicable only when running DAC cycles.</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="comment"> * 31:00 ErrAddr    PCI address bits [63:32] are latched upon</span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="comment"> *          error condition.</span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="comment"> * NOTE: Upon data sample, no new data is latched until the PCI Error Low</span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="comment"> *       Address register is read. This means that PCI Error Low Address</span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="comment"> *       register must bethe last register read by the interrupt handler.</span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="comment"> * Table 311: PCI Error Data (Low)</span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="comment"> * 31:00 ErrData    PCI data bits [31:00] are latched upon error condition.</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="comment"> * Table 312: PCI Error Data (High) Applicable only when running</span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="comment"> *                  64-bit cycles.</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="comment"> * 31:00 ErrData    PCI data bits [63:32] are latched upon error condition.</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="comment"> * Table 313: PCI Error Command</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="comment"> * 03:00 ErrCmd     PCI command is latched upon error condition.</span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="comment"> * 07:04 Reserved</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="comment"> * 15:08 ErrBE      PCI byte enable is latched upon error condition.</span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="comment"> * 16:16 ErrPAR     PCI PAR is latched upon error condition.</span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="comment"> * 17:17 ErrPAR64   PCI PAR64 is latched upon error condition.</span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="comment"> *          Applicable only when running 64-bit cycles.</span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="comment"> * 31:18 Reserved</span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="comment"> * NOTE: Upon data sample, no new data is latched until the PCI Error Low</span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="comment"> * Address register is read. This means that PCI Error Low Address register</span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="comment"> * must be the last register read by the interrupt handler.</span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="preprocessor">#define PCI_ERRCMD_Cmd_GET(v)       PCI__EXT(v, 0, 4)</span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="preprocessor">#define PCI_ERRCMD_ByteEn_GET(v)    PCI__EXT(v, 8, 8)</span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="preprocessor">#define PCI_ERRCMD_PAR          PCI__BIT(16)</span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="preprocessor">#define PCI_ERRCMD_PAR64        PCI__BIT(17)</span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="comment"> * Table 314: PCI Interrupt Cause</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="comment"> * 1. All bits are Clear Only. A cause bit set upon error event occurrence.</span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="comment"> *    A write of 0 clears the bit. A write of 1 has no affect.</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="comment"> * 2. PCI Interrupt bits are organized in four groups:</span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="comment"> *    bits[ 7: 0] for address and data parity errors,</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="comment"> *    bits[15: 8] for PCI master transaction failure (possible external</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="comment"> *        target problem),</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="comment"> *    bits[23:16] for slave response failure (possible external master problem),</span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="comment"> *    bits[26:24] for external PCI events that require CPU handle.</span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="preprocessor">#define PCI_IC_SAPerr       PCI__BIT(0) </span><span class="comment">/* The PCI slave detected</span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="comment">                         * bad address parity. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="preprocessor">#define PCI_IC_SWrPerr      PCI__BIT(1) </span><span class="comment">/* The PCI slave detected</span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="comment">                         * bad write data parity. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="preprocessor">#define PCI_IC_SRdPerr      PCI__BIT(2) </span><span class="comment">/* PERR* response to read</span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="comment">                         * data driven by PCI slave. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="preprocessor">#define PCI_IC_MAPerr       PCI__BIT(4) </span><span class="comment">/* PERR* response to address</span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="comment">                         * driven by the PCI master. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="preprocessor">#define PCI_IC_MWrPerr      PCI__BIT(5) </span><span class="comment">/* PERR* response to write data</span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="comment">                         * driven by the PCI master. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="preprocessor">#define PCI_IC_MRdPerr      PCI__BIT(6) </span><span class="comment">/* Bad data parity detected</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="comment">                         * during the PCI master read</span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="comment">                         * transaction. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="preprocessor">#define PCI_IC_MMabort      PCI__BIT(8) </span><span class="comment">/* The PCI master generated</span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="comment">                         * master abort. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="preprocessor">#define PCI_IC_MTabort      PCI__BIT(9) </span><span class="comment">/* The PCI master detected</span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="comment">                         * target abort. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor">#define PCI_IC_MMasterEn    PCI__BIT(10)    </span><span class="comment">/* An attempt to generate a PCI</span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="comment">                         * transaction while master is</span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="comment">                         * not enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="preprocessor">#define PCI_IC_MRetry       PCI__BIT(11)    </span><span class="comment">/* The PCI master reached</span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="comment">                         * retry counter limit. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor">#define PCI_IC_SMabort      PCI__BIT(16)    </span><span class="comment">/* The PCI slave detects an il-</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="comment">                         * legal master termination. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="preprocessor">#define PCI_IC_STabort      PCI__BIT(17)    </span><span class="comment">/* The PCI slave terminates a</span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="comment">                         * transaction with Target</span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="comment">                         * Abort. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="preprocessor">#define PCI_IC_SAccProt     PCI__BIT(18)    </span><span class="comment">/* A PCI slave access protect</span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="comment">                         * violation. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="preprocessor">#define PCI_IC_SWrProt      PCI__BIT(19)    </span><span class="comment">/* A PCI slave write protect</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="comment">                         * violation. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="preprocessor">#define PCI_IC_SRdBuf       PCI__BIT(20)    </span><span class="comment">/* A PCI slave read buffer</span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="comment">                         * discard timer expired. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="preprocessor">#define PCI_IC_Arb      PCI__BIT(21)    </span><span class="comment">/* Internal PCI arbiter detec-</span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="comment">                         * tion of a broken master. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="preprocessor">#define PCI_IC_BIST     PCI__BIT(24)    </span><span class="comment">/* PCI BIST Interrupt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor">#define PCI_IC_PMG      PCI__BIT(25)    </span><span class="comment">/* PCI Power Management</span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="comment">                         * Interrupt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="preprocessor">#define PCI_IC_PRST     PCI__BIT(26)    </span><span class="comment">/* PCI Reset Assert */</span><span class="preprocessor"></span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="comment">31:27 Sel Specifies the error event currently being reported in the</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="comment">Error Address, Error Data, and Error Command registers.</span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="preprocessor">#define PCI_IC_SEL_GET(v)   PCI__EXT((v), 27, 5)</span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="preprocessor">#define PCI_IC_SEL_SAPerr   0x00</span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="preprocessor">#define PCI_IC_SEL_SWrPerr  0x01</span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="preprocessor">#define PCI_IC_SEL_SRdPerr  0x02</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="preprocessor">#define PCI_IC_SEL_MAPerr   0x04</span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="preprocessor">#define PCI_IC_SEL_MWrPerr  0x05</span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="preprocessor">#define PCI_IC_SEL_MRdPerr  0x06</span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="preprocessor">#define PCI_IC_SEL_MMabort  0x08</span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor">#define PCI_IC_SEL_MTabort  0x09</span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="preprocessor">#define PCI_IC_SEL_MMasterEn    0x0a</span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="preprocessor">#define PCI_IC_SEL_MRetry   0x0b</span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="preprocessor">#define PCI_IC_SEL_SMabort  0x10</span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="preprocessor">#define PCI_IC_SEL_STabort  0x11</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="preprocessor">#define PCI_IC_SEL_SAccProt 0x12</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="preprocessor">#define PCI_IC_SEL_SWrProt  0x13</span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="preprocessor">#define PCI_IC_SEL_SRdBuf   0x14</span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="preprocessor">#define PCI_IC_SEL_Arb      0x15</span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="preprocessor">#define PCI_IC_SEL_BIST     0x18</span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="preprocessor">#define PCI_IC_SEL_PMG      0x19</span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="preprocessor">#define PCI_IC_SEL_PRST     0x1a</span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="preprocessor">#define PCI_IC_SEL_Strings { \</span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="preprocessor">    &quot;SAPerr&quot;,  &quot;SWrPerr&quot;, &quot;SRdPerr&quot;,   &quot;Rsvd#03&quot;, \</span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="preprocessor">    &quot;MAPerr&quot;,  &quot;MWrPerr&quot;, &quot;MRdPerr&quot;,   &quot;Rsvd#07&quot;, \</span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="preprocessor">    &quot;MMabort&quot;, &quot;MTabort&quot;, &quot;MMasterEn&quot;, &quot;MRetry&quot;, \</span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="preprocessor">    &quot;Rsvd#0c&quot;, &quot;Rsvd#0d&quot;, &quot;Rsvd#0e&quot;,   &quot;Rsvd#0f&quot;, \</span></div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="preprocessor">    &quot;SMabort&quot;, &quot;STabort&quot;, &quot;SAccProt&quot;,  &quot;SWrProt&quot;, \</span></div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="preprocessor">    &quot;SRdBuf&quot;,  &quot;Arb&quot;,     &quot;Rsvd#16&quot;,   &quot;Rsvd#17&quot;, \</span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="preprocessor">    &quot;BIST&quot;,    &quot;PMG&quot;,     &quot;PRST&quot;,      &quot;Rsvd#1b&quot;, \</span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="preprocessor">    &quot;Rsvd#1c&quot;, &quot;Rsvd#1d&quot;, &quot;Rsvd#1e&quot;,   &quot;Rsvd#1f&quot; }</span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="comment"> * Table 315: PCI Error Mask</span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="comment"> * If the corresponding bit is 1, that interrupt is enabled</span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="comment"> * Bits 3, 7, 12:15, 22:23, 27:31 are reserved.</span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="preprocessor">#define PCI_ERRMASK_SAPErr      PCI__BIT(0)</span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="preprocessor">#define PCI_ERRMASK_SWrPErr     PCI__BIT(1)</span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="preprocessor">#define PCI_ERRMASK_SRdPErr     PCI__BIT(2)</span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="preprocessor">#define PCI_ERRMASK_MAPErr      PCI__BIT(4)</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="preprocessor">#define PCI_ERRMASK_MWRPErr     PCI__BIT(5)</span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="preprocessor">#define PCI_ERRMASK_MRDPErr     PCI__BIT(6)</span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="preprocessor">#define PCI_ERRMASK_MMAbort     PCI__BIT(8)</span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="preprocessor">#define PCI_ERRMASK_MTAbort     PCI__BIT(9)</span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="preprocessor">#define PCI_ERRMASK_MMasterEn       PCI__BIT(10)</span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="preprocessor">#define PCI_ERRMASK_MRetry      PCI__BIT(11)</span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="preprocessor">#define PCI_ERRMASK_SMAbort     PCI__BIT(16)</span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="preprocessor">#define PCI_ERRMASK_STAbort     PCI__BIT(17)</span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="preprocessor">#define PCI_ERRMASK_SAccProt        PCI__BIT(18)</span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="preprocessor">#define PCI_ERRMASK_SWrProt     PCI__BIT(19)</span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="preprocessor">#define PCI_ERRMASK_SRdBuf      PCI__BIT(20)</span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="preprocessor">#define PCI_ERRMASK_Arb         PCI__BIT(21)</span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="preprocessor">#define PCI_ERRMASK_BIST        PCI__BIT(24)</span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="preprocessor">#define PCI_ERRMASK_PMG         PCI__BIT(25)</span></div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="preprocessor">#define PCI_ERRMASK_PRST        PCI__BIT(26)</span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _DEV_GTPCIREG_H_ */</span><span class="preprocessor"></span></div></div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
