Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Wed Mar 15 13:43:57 2023
| Host         : elphel-desktop running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -file vivado_build/x393_parallel.timing_summary_impl
| Design       : x393
| Device       : 7z030-fbg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: DQSL (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: DQSU (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ffclk1p (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memclk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 98 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 87 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.011       -0.011                      1               149951        0.029        0.000                      0               149951        0.264        0.000                       0                 61239  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
axi_aclk        {0.000 10.000}       20.000          50.000          
  axihp_clk     {0.000 3.333}        6.667           150.000         
  clk_fb        {0.000 10.000}       20.000          50.000          
  ddr3_clk      {0.000 1.250}        2.500           400.000         
  ddr3_clk_div  {0.000 2.500}        5.000           200.000         
  ddr3_clk_ref  {0.000 2.500}        5.000           200.000         
  ddr3_mclk     {1.250 3.750}        5.000           200.000         
  ddr3_sdclk    {0.000 1.250}        2.500           400.000         
  multi_clkfb   {0.000 10.000}       20.000          50.000          
  sclk          {0.000 5.000}        10.000          100.000         
  xclk          {0.000 2.083}        4.167           240.000         
ffclk0          {0.000 20.833}       41.667          24.000          
  clkfb         {0.000 20.833}       41.667          24.000          
  pclk          {0.000 5.208}        10.417          95.999          
    clk_fb_1    {0.000 5.208}        10.417          95.999          
    clk_fb_2    {0.000 5.208}        10.417          95.999          
    clk_fb_3    {0.000 5.208}        10.417          95.999          
    clk_fb_4    {0.000 5.208}        10.417          95.999          
    iclk0       {0.000 5.208}        10.417          95.999          
    iclk1       {0.000 5.208}        10.417          95.999          
    iclk2       {0.000 5.208}        10.417          95.999          
    iclk2x0     {0.000 2.604}        5.208           191.998         
    iclk2x1     {0.000 2.604}        5.208           191.998         
    iclk2x2     {0.000 2.604}        5.208           191.998         
    iclk2x3     {0.000 2.604}        5.208           191.998         
    iclk3       {0.000 5.208}        10.417          95.999          
gtrefclk        {0.000 3.333}        6.666           150.015         
rx_clk          {0.000 3.333}        6.666           150.015         
txoutclk        {0.000 3.333}        6.666           150.015         
usrclk2         {0.000 6.666}        13.333          75.002          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axi_aclk             13.442        0.000                      0                 2687        0.044        0.000                      0                 2687        7.000        0.000                       0                   737  
  axihp_clk           0.414        0.000                      0                10212        0.047        0.000                      0                10212        0.267        0.000                       0                  3865  
  clk_fb                                                                                                                                                         18.751        0.000                       0                     2  
  ddr3_clk                                                                                                                                                        0.279        0.000                       0                    45  
  ddr3_clk_div        0.198        0.000                      0                 1969        0.108        0.000                      0                 1969        1.389        0.000                       0                   755  
  ddr3_clk_ref                                                                                                                                                    0.264        0.000                       0                     5  
  ddr3_mclk           0.134        0.000                      0                82132        0.036        0.000                      0                82132        1.389        0.000                       0                 33242  
  ddr3_sdclk                                                                                                                                                      1.092        0.000                       0                     3  
  multi_clkfb                                                                                                                                                    18.751        0.000                       0                     2  
  sclk                4.110        0.000                      0                 3279        0.056        0.000                      0                 3279        4.090        0.000                       0                  1566  
  xclk               -0.011       -0.011                      1                33159        0.029        0.000                      0                33159        0.875        0.000                       0                 13490  
ffclk0               40.368        0.000                      0                    1        0.501        0.000                      0                    1       10.833        0.000                       0                     2  
  clkfb                                                                                                                                                          10.966        0.000                       0                     2  
  pclk                0.911        0.000                      0                 8189        0.042        0.000                      0                 8189        2.208        0.000                       0                  4171  
    clk_fb_1                                                                                                                                                      9.168        0.000                       0                     2  
    clk_fb_2                                                                                                                                                      9.168        0.000                       0                     2  
    clk_fb_3                                                                                                                                                      9.168        0.000                       0                     2  
    clk_fb_4                                                                                                                                                      9.168        0.000                       0                     2  
    iclk0             6.948        0.000                      0                  425        0.097        0.000                      0                  425        4.298        0.000                       0                   177  
    iclk1             6.251        0.000                      0                  425        0.079        0.000                      0                  425        4.298        0.000                       0                   177  
    iclk2             5.840        0.000                      0                  425        0.078        0.000                      0                  425        4.298        0.000                       0                   177  
    iclk2x0                                                                                                                                                       3.801        0.000                       0                    30  
    iclk2x1                                                                                                                                                       3.608        0.000                       0                    30  
    iclk2x2                                                                                                                                                       3.801        0.000                       0                    30  
    iclk2x3                                                                                                                                                       3.608        0.000                       0                    30  
    iclk3             6.666        0.000                      0                  425        0.074        0.000                      0                  425        4.298        0.000                       0                   177  
gtrefclk              4.302        0.000                      0                   45        0.233        0.000                      0                   45        2.553        0.000                       0                    25  
rx_clk                1.019        0.000                      0                  918        0.060        0.000                      0                  918        2.423        0.000                       0                   329  
txoutclk              1.702        0.000                      0                  232        0.136        0.000                      0                  232        2.666        0.000                       0                   138  
usrclk2               5.057        0.000                      0                 4564        0.055        0.000                      0                 4564        5.756        0.000                       0                  2024  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
ddr3_clk_div  ddr3_clk            0.275        0.000                      0                   23        0.243        0.000                      0                   23  
ddr3_mclk     ddr3_clk_div        0.044        0.000                      0                  146        1.375        0.000                      0                  146  
ddr3_clk_div  ddr3_mclk           2.531        0.000                      0                   76        0.266        0.000                      0                   76  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  axihp_clk          axihp_clk                1.573        0.000                      0                   23        0.491        0.000                      0                   23  
**async_default**  ddr3_mclk          ddr3_mclk                0.323        0.000                      0                  457        0.176        0.000                      0                  457  
**async_default**  iclk0              iclk0                    8.267        0.000                      0                    6        0.344        0.000                      0                    6  
**async_default**  iclk1              iclk1                    7.642        0.000                      0                    6        0.348        0.000                      0                    6  
**async_default**  iclk2              iclk2                    7.168        0.000                      0                    6        0.894        0.000                      0                    6  
**async_default**  iclk3              iclk3                    7.127        0.000                      0                    6        0.597        0.000                      0                    6  
**async_default**  pclk               pclk                     4.869        0.000                      0                   20        0.451        0.000                      0                   20  
**async_default**  sclk               sclk                     5.436        0.000                      0                   17        0.413        0.000                      0                   17  
**async_default**  usrclk2            usrclk2                  6.883        0.000                      0                    7        0.792        0.000                      0                    7  
**async_default**  xclk               xclk                     0.594        0.000                      0                   72        0.486        0.000                      0                   72  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axi_aclk
  To Clock:  axi_aclk

Setup :            0  Failing Endpoints,  Worst Slack       13.442ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.442ns  (required time - arrival time)
  Source:                 mcntrl393_i/select_buf2rd_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps7_i/MAXIGP0RDATA[4]
                            (rising edge-triggered cell PS7 clocked by axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (axi_aclk rise@20.000ns - axi_aclk rise@0.000ns)
  Data Path Delay:        6.008ns  (logic 0.510ns (8.489%)  route 5.498ns (91.511%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.336ns = ( 21.336 - 20.000 ) 
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.390     1.390    mcntrl393_i/axi_clk
    SLICE_X39Y145        FDRE                                         r  mcntrl393_i/select_buf2rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y145        FDRE (Prop_fdre_C_Q)         0.246     1.636 r  mcntrl393_i/select_buf2rd_reg/Q
                         net (fo=34, routed)          2.635     4.271    cmd_readback_i/lopt_1
    SLICE_X84Y134        LUT4 (Prop_lut4_I1_O)        0.158     4.429 r  cmd_readback_i/xlnx_opt_LUT_ps7_i_i_56/O
                         net (fo=1, routed)           0.456     4.885    cmd_readback_i/xlnx_opt_MAXIGP0RDATA[4]_1
    SLICE_X84Y134        LUT5 (Prop_lut5_I4_O)        0.053     4.938 r  cmd_readback_i/xlnx_opt_LUT_ps7_i_i_56_1/O
                         net (fo=1, routed)           1.877     6.815    cmd_readback_i/xlnx_opt_MAXIGP0RDATA[4]
    SLICE_X33Y141        LUT6 (Prop_lut6_I5_O)        0.053     6.868 r  cmd_readback_i/xlnx_opt_LUT_ps7_i_i_56_2/O
                         net (fo=1, routed)           0.529     7.398    axird_rdata[4]
    PS7_X0Y0             PS7                                          r  ps7_i/MAXIGP0RDATA[4]
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    20.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.336    21.336    axi_aclk
    PS7_X0Y0             PS7                                          r  ps7_i/MAXIGP0ACLK
                         clock pessimism              0.089    21.425    
                         clock uncertainty           -0.035    21.390    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0RDATA[4])
                                                     -0.550    20.840    ps7_i
  -------------------------------------------------------------------
                         required time                         20.840    
                         arrival time                          -7.398    
  -------------------------------------------------------------------
                         slack                                 13.442    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 axibram_write_i/wdata_i/inreg_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axibram_write_i/wdata_i/ram_reg_0_15_30_35/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_aclk rise@0.000ns - axi_aclk rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.091ns (62.374%)  route 0.055ns (37.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.631     0.631    axibram_write_i/wdata_i/axi_clk
    SLICE_X27Y150        FDRE                                         r  axibram_write_i/wdata_i/inreg_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y150        FDRE (Prop_fdre_C_Q)         0.091     0.722 r  axibram_write_i/wdata_i/inreg_reg[34]/Q
                         net (fo=1, routed)           0.055     0.777    axibram_write_i/wdata_i/ram_reg_0_15_30_35/DIC0
    SLICE_X26Y150        RAMD32                                       r  axibram_write_i/wdata_i/ram_reg_0_15_30_35/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.857     0.857    axibram_write_i/wdata_i/ram_reg_0_15_30_35/WCLK
    SLICE_X26Y150        RAMD32                                       r  axibram_write_i/wdata_i/ram_reg_0_15_30_35/RAMC/CLK
                         clock pessimism             -0.215     0.642    
    SLICE_X26Y150        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.091     0.733    axibram_write_i/wdata_i/ram_reg_0_15_30_35/RAMC
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axi_aclk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clocks393_i/bufg_axi_aclk_i/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         20.000      17.817     RAMB36_X2Y30    cmd_readback_i/ram_reg_0/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y3  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y3  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y3  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  axihp_clk
  To Clock:  axihp_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.414ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.414ns  (required time - arrival time)
  Source:                 sync_resets_i/rst_block[6].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axihp_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sata_top/ahci_sata_layers_i/phy/gtx_wrap/drp_other_registers_i/drp_register2_r_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by axihp_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             axihp_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (axihp_clk rise@6.667ns - axihp_clk rise@0.000ns)
  Data Path Delay:        5.934ns  (logic 0.308ns (5.190%)  route 5.626ns (94.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.087ns = ( 11.754 - 6.667 ) 
    Source Clock Delay      (SCD):    5.284ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axihp_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.784     1.784    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.872 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.868     3.740    clocks393_i/hclk_i/hclk_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     3.860 r  clocks393_i/hclk_i/clk1x_i/O
                         net (fo=3870, routed)        1.424     5.284    sync_resets_i/rst_block[6].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/clk[0]
    SLICE_X30Y107        FDRE                                         r  sync_resets_i/rst_block[6].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y107        FDRE (Prop_fdre_C_Q)         0.308     5.592 r  sync_resets_i/rst_block[6].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[1]/Q
                         net (fo=335, routed)         5.626    11.218    sata_top/ahci_sata_layers_i/phy/gtx_wrap/drp_other_registers_i/regs_reg[1][0]
    SLICE_X110Y1         FDRE                                         r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/drp_other_registers_i/drp_register2_r_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock axihp_clk rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     6.667 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.593     8.260    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.343 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.754    10.097    clocks393_i/hclk_i/hclk_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    10.210 r  clocks393_i/hclk_i/clk1x_i/O
                         net (fo=3870, routed)        1.544    11.754    sata_top/ahci_sata_layers_i/phy/gtx_wrap/drp_other_registers_i/hclk
    SLICE_X110Y1         FDRE                                         r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/drp_other_registers_i/drp_register2_r_reg[0]/C
                         clock pessimism              0.317    12.071    
                         clock uncertainty           -0.071    11.999    
    SLICE_X110Y1         FDRE (Setup_fdre_C_R)       -0.367    11.632    sata_top/ahci_sata_layers_i/phy/gtx_wrap/drp_other_registers_i/drp_register2_r_reg[0]
  -------------------------------------------------------------------
                         required time                         11.632    
                         arrival time                         -11.218    
  -------------------------------------------------------------------
                         slack                                  0.414    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mult_saxi_wr_i/fifo_same_clock_i/inreg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axihp_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            mult_saxi_wr_i/fifo_same_clock_i/ram_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by axihp_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             axihp_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axihp_clk rise@0.000ns - axihp_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.792%)  route 0.109ns (52.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.677ns
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axihp_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.666     0.666    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.716 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.774     1.490    clocks393_i/hclk_i/hclk_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.516 r  clocks393_i/hclk_i/clk1x_i/O
                         net (fo=3870, routed)        0.625     2.141    mult_saxi_wr_i/fifo_same_clock_i/hclk
    SLICE_X28Y181        FDRE                                         r  mult_saxi_wr_i/fifo_same_clock_i/inreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y181        FDRE (Prop_fdre_C_Q)         0.100     2.241 r  mult_saxi_wr_i/fifo_same_clock_i/inreg_reg[2]/Q
                         net (fo=1, routed)           0.109     2.350    mult_saxi_wr_i/fifo_same_clock_i/ram_reg_0_15_0_5/DIB0
    SLICE_X26Y182        RAMD32                                       r  mult_saxi_wr_i/fifo_same_clock_i/ram_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock axihp_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.903     0.903    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.956 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.843     1.799    clocks393_i/hclk_i/hclk_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.829 r  clocks393_i/hclk_i/clk1x_i/O
                         net (fo=3870, routed)        0.848     2.677    mult_saxi_wr_i/fifo_same_clock_i/ram_reg_0_15_0_5/WCLK
    SLICE_X26Y182        RAMD32                                       r  mult_saxi_wr_i/fifo_same_clock_i/ram_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.506     2.171    
    SLICE_X26Y182        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     2.303    mult_saxi_wr_i/fifo_same_clock_i/ram_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.303    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axihp_clk
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            6.400         6.667       0.267      GTXE2_CHANNEL_X0Y0  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/DRPCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0     n/a            160.000       6.667       153.333    PLLE2_ADV_X1Y3      clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.910         3.333       2.423      SLICE_X34Y132       sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/fifo_ram_reg_0_7_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.910         3.333       2.423      SLICE_X34Y128       sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/fifo_ram_reg_0_7_36_41/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  ddr3_clk
  To Clock:  ddr3_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.279ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ddr3_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFR/I              n/a            2.221         2.500       0.279      BUFR_X1Y8        mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_bufr_i/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.500       210.860    MMCME2_ADV_X1Y2  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ddr3_clk_div
  To Clock:  ddr3_clk_div

Setup :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.389ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (required time - arrival time)
  Source:                 mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by ddr3_clk_div  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/cmda_we_i/oserdes_i/oserdes_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by ddr3_clk_div  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ddr3_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ddr3_clk_div rise@5.000ns - ddr3_clk_div rise@0.000ns)
  Data Path Delay:        3.939ns  (logic 0.269ns (6.829%)  route 3.670ns (93.171%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.639ns = ( 8.639 - 5.000 ) 
    Source Clock Delay      (SCD):    3.927ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_clk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.575     1.575    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     1.663 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.106     2.769    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_pre
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.377     3.146 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_bufr_i/O
                         net (fo=753, routed)         0.781     3.927    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/CLK
    SLICE_X89Y104        FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y104        FDRE (Prop_fdre_C_Q)         0.269     4.196 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/rst_reg/Q
                         net (fo=723, routed)         3.670     7.866    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/cmda_we_i/oserdes_i/tin
    OLOGIC_X1Y138        OSERDESE2                                    r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/cmda_we_i/oserdes_i/oserdes_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_clk_div rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     5.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.437     6.437    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     6.520 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.016     7.536    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_pre
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.370     7.906 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_bufr_i/O
                         net (fo=753, routed)         0.733     8.639    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/cmda_we_i/oserdes_i/psincdec_reg
    OLOGIC_X1Y138        OSERDESE2                                    r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/cmda_we_i/oserdes_i/oserdes_i/CLKDIV
                         clock pessimism              0.256     8.895    
                         clock uncertainty           -0.085     8.810    
    OLOGIC_X1Y138        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.745     8.065    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/cmda_we_i/oserdes_i/oserdes_i
  -------------------------------------------------------------------
                         required time                          8.065    
                         arrival time                          -7.866    
  -------------------------------------------------------------------
                         slack                                  0.198    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/ld_idly_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ddr3_clk_div  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/dq_block[5].dq_i/dq_in_dly_i/fdly_pre_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ddr3_clk_div  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ddr3_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ddr3_clk_div rise@0.000ns - ddr3_clk_div rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.128ns (62.253%)  route 0.078ns (37.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_clk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.580     0.580    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.630 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.433     1.063    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_pre
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.090     1.153 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_bufr_i/O
                         net (fo=753, routed)         0.266     1.419    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/psincdec_reg_0
    SLICE_X119Y129       FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/ld_idly_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y129       FDRE (Prop_fdre_C_Q)         0.100     1.519 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/ld_idly_reg[5]/Q
                         net (fo=4, routed)           0.078     1.597    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/dq_block[5].dq_i/dq_in_dly_i/ld_idly_reg[5][0]
    SLICE_X118Y129       LUT3 (Prop_lut3_I1_O)        0.028     1.625 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/dq_block[5].dq_i/dq_in_dly_i/fdly_pre[0]_i_1__12/O
                         net (fo=1, routed)           0.000     1.625    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/dq_block[5].dq_i/dq_in_dly_i/fdly_pre[0]_i_1__12_n_0
    SLICE_X118Y129       FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/dq_block[5].dq_i/dq_in_dly_i/fdly_pre_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_clk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.796     0.796    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.849 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.490     1.339    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_pre
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.093     1.432 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_bufr_i/O
                         net (fo=753, routed)         0.302     1.734    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/dq_block[5].dq_i/dq_in_dly_i/psincdec_reg
    SLICE_X118Y129       FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/dq_block[5].dq_i/dq_in_dly_i/fdly_pre_reg[0]/C
                         clock pessimism             -0.304     1.430    
    SLICE_X118Y129       FDRE (Hold_fdre_C_D)         0.087     1.517    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/dq_block[5].dq_i/dq_in_dly_i/fdly_pre_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ddr3_clk_div
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFR/I              n/a            2.221         5.000       2.779      BUFR_X1Y9        mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_bufr_i/I
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2
Low Pulse Width   Slow    MMCME2_ADV/PSCLK    n/a            1.111         2.500       1.389      MMCME2_ADV_X1Y2  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/PSCLK
High Pulse Width  Slow    MMCME2_ADV/PSCLK    n/a            1.111         2.500       1.389      MMCME2_ADV_X1Y2  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/PSCLK



---------------------------------------------------------------------------------------------------
From Clock:  ddr3_clk_ref
  To Clock:  ddr3_clk_ref

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ddr3_clk_ref
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT5 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y2  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/idelay_ctrl_i/idelay_ctrl_i/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/idelay_ctrl_i/idelay_ctrl_i/REFCLK



---------------------------------------------------------------------------------------------------
From Clock:  ddr3_mclk
  To Clock:  ddr3_mclk

Setup :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.389ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (required time - arrival time)
  Source:                 sync_resets_i/rst_early_master_reg_replica_17/C
                            (rising edge-triggered cell FDRE clocked by ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            compressor393_i/cmprs_afi0_mux_i/debug_slave_i/cmd_reg/R
                            (rising edge-triggered cell FDRE clocked by ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Path Group:             ddr3_mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ddr3_mclk rise@6.250ns - ddr3_mclk rise@1.250ns)
  Data Path Delay:        4.214ns  (logic 0.246ns (5.837%)  route 3.968ns (94.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 10.731 - 6.250 ) 
    Source Clock Delay      (SCD):    4.809ns = ( 6.059 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_mclk rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     1.250 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.575     2.825    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.913 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           1.628     4.541    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.661 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=33240, routed)       1.398     6.059    sync_resets_i/mclk
    SLICE_X47Y99         FDRE                                         r  sync_resets_i/rst_early_master_reg_replica_17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.246     6.305 r  sync_resets_i/rst_early_master_reg_replica_17/Q
                         net (fo=413, routed)         3.968    10.273    compressor393_i/cmprs_afi0_mux_i/debug_slave_i/rst[0]_repN_17_alias
    SLICE_X27Y100        FDRE                                         r  compressor393_i/cmprs_afi0_mux_i/debug_slave_i/cmd_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_mclk rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     6.250 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.437     7.687    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.770 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           1.544     9.314    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     9.427 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=33240, routed)       1.304    10.731    compressor393_i/cmprs_afi0_mux_i/debug_slave_i/mclk
    SLICE_X27Y100        FDRE                                         r  compressor393_i/cmprs_afi0_mux_i/debug_slave_i/cmd_reg/C
                         clock pessimism              0.234    10.965    
                         clock uncertainty           -0.085    10.880    
    SLICE_X27Y100        FDRE (Setup_fdre_C_R)       -0.472    10.408    compressor393_i/cmprs_afi0_mux_i/debug_slave_i/cmd_reg
  -------------------------------------------------------------------
                         required time                         10.408    
                         arrival time                         -10.273    
  -------------------------------------------------------------------
                         slack                                  0.134    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 debug_master_i/cmd_deser_32bit_i/i_cmd_deser_multi/deser_r_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            debug_master_i/data_sr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Path Group:             ddr3_mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ddr3_mclk rise@1.250ns - ddr3_mclk rise@1.250ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.159%)  route 0.113ns (46.841%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns = ( 3.497 - 1.250 ) 
    Source Clock Delay      (SCD):    1.834ns = ( 3.084 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_mclk rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     1.250 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.580     1.830    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.880 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           0.559     2.439    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.465 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=33240, routed)       0.619     3.084    debug_master_i/cmd_deser_32bit_i/i_cmd_deser_multi/mclk
    SLICE_X89Y150        FDRE                                         r  debug_master_i/cmd_deser_32bit_i/i_cmd_deser_multi/deser_r_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y150        FDRE (Prop_fdre_C_Q)         0.100     3.184 r  debug_master_i/cmd_deser_32bit_i/i_cmd_deser_multi/deser_r_reg[26]/Q
                         net (fo=2, routed)           0.113     3.297    debug_master_i/cmd_deser_32bit_i/i_cmd_deser_multi/deser_r_reg_n_0_[26]
    SLICE_X90Y149        LUT5 (Prop_lut5_I0_O)        0.028     3.325 r  debug_master_i/cmd_deser_32bit_i/i_cmd_deser_multi/data_sr[10]_i_1__13/O
                         net (fo=1, routed)           0.000     3.325    debug_master_i/cmd_deser_32bit_i_n_26
    SLICE_X90Y149        FDRE                                         r  debug_master_i/data_sr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_mclk rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     1.250 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.796     2.046    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.099 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           0.623     2.722    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.752 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=33240, routed)       0.745     3.497    debug_master_i/mclk
    SLICE_X90Y149        FDRE                                         r  debug_master_i/data_sr_reg[10]/C
                         clock pessimism             -0.295     3.202    
    SLICE_X90Y149        FDRE (Hold_fdre_C_D)         0.087     3.289    debug_master_i/data_sr_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.289    
                         arrival time                           3.325    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ddr3_mclk
Waveform(ns):       { 1.250 3.750 }
Period(ns):         5.000
Sources:            { mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.495         5.000       2.505      RAMB36_X1Y8      sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_histogram_0_i/sens_hist_ram_snglclk_32_i/ramt_var_w_var_r_even_i/RAMB36E1_i/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
Low Pulse Width   Slow    MMCME2_ADV/PSCLK    n/a            1.111         2.500       1.389      MMCME2_ADV_X1Y3  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/MMCME2_ADV_i/PSCLK
High Pulse Width  Slow    MMCME2_ADV/PSCLK    n/a            1.111         2.500       1.389      MMCME2_ADV_X0Y1  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/MMCME2_ADV_i/PSCLK



---------------------------------------------------------------------------------------------------
From Clock:  ddr3_sdclk
  To Clock:  ddr3_sdclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ddr3_sdclk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFIO/I             n/a            1.408         2.500       1.092      BUFIO_X1Y9       mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/iclk_bufio_i/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.500       210.860    MMCME2_ADV_X1Y2  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  multi_clkfb
  To Clock:  multi_clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         multi_clkfb
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clocks393_i/pll_base_i/PLLE2_ADV_i/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y3  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y3  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  sclk
  To Clock:  sclk

Setup :            0  Failing Endpoints,  Worst Slack        4.110ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.110ns  (required time - arrival time)
  Source:                 event_logger_i/i_imu_spi/sngl_wire_stb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            event_logger_i/i_imu_spi/sngl_wire_r_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk fall@5.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.269ns (35.618%)  route 0.486ns (64.382%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 9.938 - 5.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.784     1.784    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.872 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT3
                         net (fo=1, routed)           1.868     3.740    clocks393_i/sync_clk_i/sync_clk_pre
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.120     3.860 r  clocks393_i/sync_clk_i/clk1x_i/O
                         net (fo=1564, routed)        1.561     5.421    event_logger_i/i_imu_spi/CLK
    SLICE_X59Y166        FDRE                                         r  event_logger_i/i_imu_spi/sngl_wire_stb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y166        FDRE (Prop_fdre_C_Q)         0.269     5.690 r  event_logger_i/i_imu_spi/sngl_wire_stb_reg[0]/Q
                         net (fo=2, routed)           0.486     6.176    event_logger_i/i_imu_spi/sngl_wire_stb_reg_n_0_[0]
    SLICE_X63Y166        FDRE                                         r  event_logger_i/i_imu_spi/sngl_wire_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk fall edge)       5.000     5.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000     5.000 f  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.593     6.593    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     6.676 f  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT3
                         net (fo=1, routed)           1.754     8.430    clocks393_i/sync_clk_i/sync_clk_pre
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.113     8.543 f  clocks393_i/sync_clk_i/clk1x_i/O
                         net (fo=1564, routed)        1.395     9.938    event_logger_i/i_imu_spi/CLK
    SLICE_X63Y166        FDRE                                         r  event_logger_i/i_imu_spi/sngl_wire_r_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.456    10.394    
                         clock uncertainty           -0.075    10.319    
    SLICE_X63Y166        FDRE (Setup_fdre_C_D)       -0.032    10.287    event_logger_i/i_imu_spi/sngl_wire_r_reg[1]
  -------------------------------------------------------------------
                         required time                         10.287    
                         arrival time                          -6.176    
  -------------------------------------------------------------------
                         slack                                  4.110    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 event_logger_i/i_imu_timestamps/ts_data_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            event_logger_i/i_imu_timestamps/ts_ram_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.053%)  route 0.100ns (49.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.666     0.666    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.716 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT3
                         net (fo=1, routed)           0.774     1.490    clocks393_i/sync_clk_i/sync_clk_pre
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     1.516 r  clocks393_i/sync_clk_i/clk1x_i/O
                         net (fo=1564, routed)        0.603     2.119    event_logger_i/i_imu_timestamps/CLK
    SLICE_X63Y164        FDRE                                         r  event_logger_i/i_imu_timestamps/ts_data_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y164        FDRE (Prop_fdre_C_Q)         0.100     2.219 r  event_logger_i/i_imu_timestamps/ts_data_r_reg[0]/Q
                         net (fo=1, routed)           0.100     2.319    event_logger_i/i_imu_timestamps/ts_ram_reg_0_15_0_5/DIA0
    SLICE_X62Y163        RAMD32                                       r  event_logger_i/i_imu_timestamps/ts_ram_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.903     0.903    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.956 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT3
                         net (fo=1, routed)           0.843     1.799    clocks393_i/sync_clk_i/sync_clk_pre
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     1.829 r  clocks393_i/sync_clk_i/clk1x_i/O
                         net (fo=1564, routed)        0.828     2.657    event_logger_i/i_imu_timestamps/ts_ram_reg_0_15_0_5/WCLK
    SLICE_X62Y163        RAMD32                                       r  event_logger_i/i_imu_timestamps/ts_ram_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.525     2.132    
    SLICE_X62Y163        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     2.263    event_logger_i/i_imu_timestamps/ts_ram_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.263    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.600         10.000      8.400      BUFGCTRL_X0Y22  clocks393_i/sync_clk_i/clk1x_i/I
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y3  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT3
Low Pulse Width   Fast    RAMD32/CLK         n/a            0.910         5.000       4.090      SLICE_X54Y164   event_logger_i/i_buf_xclk_mclk16/fifo_4x16_ram_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            0.910         5.000       4.090      SLICE_X54Y162   event_logger_i/i_buf_xclk_mclk16/fifo_4x16_ram_reg_0_3_12_15/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  xclk
  To Clock:  xclk

Setup :            1  Failing Endpoint ,  Worst Slack       -0.011ns,  Total Violation       -0.011ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.875ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.011ns  (required time - arrival time)
  Source:                 compressor393_i/cmprs_channel_block[2].jp_channel_i/csconvert_i/i_csconvert18/k1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by xclk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            compressor393_i/cmprs_channel_block[2].jp_channel_i/csconvert_i/i_csconvert18/y2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by xclk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             xclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (xclk rise@4.167ns - xclk rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 1.566ns (40.179%)  route 2.332ns (59.821%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 9.063 - 4.167 ) 
    Source Clock Delay      (SCD):    5.517ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.784     1.784    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.872 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           1.868     3.740    clocks393_i/xclk_i/xclk_pre
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.120     3.860 r  clocks393_i/xclk_i/clk1x_i/O
                         net (fo=13488, routed)       1.657     5.517    compressor393_i/cmprs_channel_block[2].jp_channel_i/csconvert_i/i_csconvert18/xclk
    SLICE_X109Y49        FDRE                                         r  compressor393_i/cmprs_channel_block[2].jp_channel_i/csconvert_i/i_csconvert18/k1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y49        FDRE (Prop_fdre_C_Q)         0.269     5.786 r  compressor393_i/cmprs_channel_block[2].jp_channel_i/csconvert_i/i_csconvert18/k1_reg[1]/Q
                         net (fo=67, routed)          0.758     6.544    compressor393_i/cmprs_channel_block[2].jp_channel_i/csconvert_i/i_csconvert18/k1_reg_n_0_[1]
    SLICE_X102Y50        LUT5 (Prop_lut5_I3_O)        0.053     6.597 r  compressor393_i/cmprs_channel_block[2].jp_channel_i/csconvert_i/i_csconvert18/y2[6]_i_10__0/O
                         net (fo=1, routed)           0.360     6.957    compressor393_i/cmprs_channel_block[2].jp_channel_i/csconvert_i/i_csconvert18/y2[6]_i_10__0_n_0
    SLICE_X102Y48        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.307     7.264 r  compressor393_i/cmprs_channel_block[2].jp_channel_i/csconvert_i/i_csconvert18/y2_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.264    compressor393_i/cmprs_channel_block[2].jp_channel_i/csconvert_i/i_csconvert18/y2_reg[6]_i_3_n_0
    SLICE_X102Y49        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     7.399 r  compressor393_i/cmprs_channel_block[2].jp_channel_i/csconvert_i/i_csconvert18/y2_reg[14]_i_15/O[0]
                         net (fo=2, routed)           0.459     7.858    compressor393_i/cmprs_channel_block[2].jp_channel_i/csconvert_i/i_csconvert18/y2_reg[14]_i_15_n_7
    SLICE_X105Y46        LUT4 (Prop_lut4_I3_O)        0.153     8.011 r  compressor393_i/cmprs_channel_block[2].jp_channel_i/csconvert_i/i_csconvert18/y2[10]_i_11__0/O
                         net (fo=3, routed)           0.379     8.389    compressor393_i/cmprs_channel_block[2].jp_channel_i/csconvert_i/i_csconvert18/y2[10]_i_11__0_n_0
    SLICE_X104Y46        LUT6 (Prop_lut6_I5_O)        0.053     8.442 r  compressor393_i/cmprs_channel_block[2].jp_channel_i/csconvert_i/i_csconvert18/xlnx_opt_LUT_y2[10]_i_8__0/O
                         net (fo=1, routed)           0.375     8.818    compressor393_i/cmprs_channel_block[2].jp_channel_i/csconvert_i/i_csconvert18/xlnx_opt_y2[10]_i_8__0_n_0
    SLICE_X104Y48        LUT5 (Prop_lut5_I4_O)        0.053     8.871 r  compressor393_i/cmprs_channel_block[2].jp_channel_i/csconvert_i/i_csconvert18/xlnx_opt_LUT_y2[10]_i_8__0_1/O
                         net (fo=1, routed)           0.000     8.871    compressor393_i/cmprs_channel_block[2].jp_channel_i/csconvert_i/i_csconvert18/y2[10]_i_8__0_n_0
    SLICE_X104Y48        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     9.181 r  compressor393_i/cmprs_channel_block[2].jp_channel_i/csconvert_i/i_csconvert18/y2_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.181    compressor393_i/cmprs_channel_block[2].jp_channel_i/csconvert_i/i_csconvert18/y2_reg[10]_i_1_n_0
    SLICE_X104Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.241 r  compressor393_i/cmprs_channel_block[2].jp_channel_i/csconvert_i/i_csconvert18/y2_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.242    compressor393_i/cmprs_channel_block[2].jp_channel_i/csconvert_i/i_csconvert18/y2_reg[14]_i_1_n_0
    SLICE_X104Y50        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.173     9.415 r  compressor393_i/cmprs_channel_block[2].jp_channel_i/csconvert_i/i_csconvert18/y2_reg[15]_i_1/CO[0]
                         net (fo=1, routed)           0.000     9.415    compressor393_i/cmprs_channel_block[2].jp_channel_i/csconvert_i/i_csconvert18/mm2[15]
    SLICE_X104Y50        FDRE                                         r  compressor393_i/cmprs_channel_block[2].jp_channel_i/csconvert_i/i_csconvert18/y2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock xclk rise edge)       4.167     4.167 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     4.167 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.593     5.760    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.843 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           1.754     7.597    clocks393_i/xclk_i/xclk_pre
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.113     7.710 r  clocks393_i/xclk_i/clk1x_i/O
                         net (fo=13488, routed)       1.353     9.063    compressor393_i/cmprs_channel_block[2].jp_channel_i/csconvert_i/i_csconvert18/xclk
    SLICE_X104Y50        FDRE                                         r  compressor393_i/cmprs_channel_block[2].jp_channel_i/csconvert_i/i_csconvert18/y2_reg[15]/C
                         clock pessimism              0.327     9.390    
                         clock uncertainty           -0.067     9.322    
    SLICE_X104Y50        FDRE (Setup_fdre_C_D)        0.081     9.403    compressor393_i/cmprs_channel_block[2].jp_channel_i/csconvert_i/i_csconvert18/y2_reg[15]
  -------------------------------------------------------------------
                         required time                          9.403    
                         arrival time                          -9.415    
  -------------------------------------------------------------------
                         slack                                 -0.011    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 compressor393_i/cmprs_channel_block[1].jp_channel_i/csconvert_i/yaddrw_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by xclk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            compressor393_i/cmprs_channel_block[1].jp_channel_i/cmprs_buf_average_i/i_y_buff/ram_i/RAMB36E1_i/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by xclk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             xclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xclk rise@0.000ns - xclk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.100ns (38.338%)  route 0.161ns (61.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.684ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.666     0.666    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.716 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           0.774     1.490    clocks393_i/xclk_i/xclk_pre
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.516 r  clocks393_i/xclk_i/clk1x_i/O
                         net (fo=13488, routed)       0.600     2.116    compressor393_i/cmprs_channel_block[1].jp_channel_i/csconvert_i/xclk
    SLICE_X71Y7          FDRE                                         r  compressor393_i/cmprs_channel_block[1].jp_channel_i/csconvert_i/yaddrw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y7          FDRE (Prop_fdre_C_Q)         0.100     2.216 r  compressor393_i/cmprs_channel_block[1].jp_channel_i/csconvert_i/yaddrw_reg[2]/Q
                         net (fo=2, routed)           0.161     2.377    compressor393_i/cmprs_channel_block[1].jp_channel_i/cmprs_buf_average_i/i_y_buff/ram_i/ADDRBWRADDR[2]
    RAMB18_X4Y2          RAMB18E1                                     r  compressor393_i/cmprs_channel_block[1].jp_channel_i/cmprs_buf_average_i/i_y_buff/ram_i/RAMB36E1_i/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock xclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.903     0.903    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.956 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           0.843     1.799    clocks393_i/xclk_i/xclk_pre
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.829 r  clocks393_i/xclk_i/clk1x_i/O
                         net (fo=13488, routed)       0.855     2.684    compressor393_i/cmprs_channel_block[1].jp_channel_i/cmprs_buf_average_i/i_y_buff/ram_i/xclk
    RAMB18_X4Y2          RAMB18E1                                     r  compressor393_i/cmprs_channel_block[1].jp_channel_i/cmprs_buf_average_i/i_y_buff/ram_i/RAMB36E1_i/CLKBWRCLK
                         clock pessimism             -0.519     2.165    
    RAMB18_X4Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     2.348    compressor393_i/cmprs_channel_block[1].jp_channel_i/cmprs_buf_average_i/i_y_buff/ram_i/RAMB36E1_i
  -------------------------------------------------------------------
                         required time                         -2.348    
                         arrival time                           2.377    
  -------------------------------------------------------------------
                         slack                                  0.029    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         xclk
Waveform(ns):       { 0.000 2.083 }
Period(ns):         4.167
Sources:            { clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK        n/a            3.292         4.167       0.875      DSP48_X2Y4      compressor393_i/cmprs_channel_block[0].jp_channel_i/focus_sharp393_i/mult_p_r_reg/CLK
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       4.167       155.833    PLLE2_ADV_X1Y3  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK         n/a            0.910         2.083       1.173      SLICE_X70Y24    compressor393_i/cmprs_channel_block[1].jp_channel_i/encoderDCAC393_i/block_mem_ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMS32/CLK         n/a            0.910         2.083       1.173      SLICE_X46Y28    compressor393_i/cmprs_channel_block[0].jp_channel_i/encoderDCAC393_i/dc_mem_reg_0_7_0_0/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ffclk0
  To Clock:  ffclk0

Setup :            0  Failing Endpoints,  Worst Slack       40.368ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.501ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       10.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.368ns  (required time - arrival time)
  Source:                 clocks393_i/test_clk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ffclk0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clocks393_i/test_clk_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ffclk0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             ffclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (ffclk0 rise@41.667ns - ffclk0 rise@0.000ns)
  Data Path Delay:        1.299ns  (logic 0.322ns (24.786%)  route 0.977ns (75.214%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.079ns = ( 45.746 - 41.667 ) 
    Source Clock Delay      (SCD):    4.819ns
    Clock Pessimism Removal (CPR):    0.739ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ffclk0 rise edge)     0.000     0.000 r  
    Y12                                               0.000     0.000 r  ffclk0p (IN)
                         net (fo=0)                   0.000     0.000    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=2, routed)           3.913     4.819    clocks393_i/ffclk0
    SLICE_X69Y141        FDCE                                         r  clocks393_i/test_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y141        FDCE (Prop_fdce_C_Q)         0.269     5.088 f  clocks393_i/test_clk_reg[1]/Q
                         net (fo=4, routed)           0.977     6.065    clocks393_i/test_clk_reg
    SLICE_X69Y141        LUT1 (Prop_lut1_I0_O)        0.053     6.118 r  clocks393_i/test_clk[1]_i_1/O
                         net (fo=1, routed)           0.000     6.118    clocks393_i/test_clk[1]_i_1_n_0
    SLICE_X69Y141        FDCE                                         r  clocks393_i/test_clk_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ffclk0 rise edge)    41.667    41.667 r  
    Y12                                               0.000    41.667 r  ffclk0p (IN)
                         net (fo=0)                   0.000    41.667    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.827    42.494 r  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=2, routed)           3.253    45.746    clocks393_i/ffclk0
    SLICE_X69Y141        FDCE                                         r  clocks393_i/test_clk_reg[1]/C
                         clock pessimism              0.739    46.486    
                         clock uncertainty           -0.035    46.450    
    SLICE_X69Y141        FDCE (Setup_fdce_C_D)        0.035    46.485    clocks393_i/test_clk_reg[1]
  -------------------------------------------------------------------
                         required time                         46.485    
                         arrival time                          -6.118    
  -------------------------------------------------------------------
                         slack                                 40.368    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 clocks393_i/test_clk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ffclk0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clocks393_i/test_clk_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ffclk0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             ffclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ffclk0 rise@0.000ns - ffclk0 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.128ns (22.812%)  route 0.433ns (77.188%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ffclk0 rise edge)     0.000     0.000 r  
    Y12                                               0.000     0.000 r  ffclk0p (IN)
                         net (fo=0)                   0.000     0.000    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=2, routed)           1.775     2.220    clocks393_i/ffclk0
    SLICE_X69Y141        FDCE                                         r  clocks393_i/test_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y141        FDCE (Prop_fdce_C_Q)         0.100     2.320 f  clocks393_i/test_clk_reg[1]/Q
                         net (fo=4, routed)           0.433     2.754    clocks393_i/test_clk_reg
    SLICE_X69Y141        LUT1 (Prop_lut1_I0_O)        0.028     2.782 r  clocks393_i/test_clk[1]_i_1/O
                         net (fo=1, routed)           0.000     2.782    clocks393_i/test_clk[1]_i_1_n_0
    SLICE_X69Y141        FDCE                                         r  clocks393_i/test_clk_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ffclk0 rise edge)     0.000     0.000 r  
    Y12                                               0.000     0.000 r  ffclk0p (IN)
                         net (fo=0)                   0.000     0.000    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.521     0.521 r  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=2, routed)           2.132     2.653    clocks393_i/ffclk0
    SLICE_X69Y141        FDCE                                         r  clocks393_i/test_clk_reg[1]/C
                         clock pessimism             -0.432     2.220    
    SLICE_X69Y141        FDCE (Hold_fdce_C_D)         0.060     2.280    clocks393_i/test_clk_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.280    
                         arrival time                           2.782    
  -------------------------------------------------------------------
                         slack                                  0.501    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ffclk0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { ffclk0p }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         41.667      40.418     PLLE2_ADV_X0Y0  clocks393_i/dual_clock_pclk_i/pll_base_i/PLLE2_ADV_i/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        41.667      10.966     PLLE2_ADV_X0Y0  clocks393_i/dual_clock_pclk_i/pll_base_i/PLLE2_ADV_i/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            10.000        20.833      10.833     PLLE2_ADV_X0Y0  clocks393_i/dual_clock_pclk_i/pll_base_i/PLLE2_ADV_i/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            10.000        20.833      10.833     PLLE2_ADV_X0Y0  clocks393_i/dual_clock_pclk_i/pll_base_i/PLLE2_ADV_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.966ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { clocks393_i/dual_clock_pclk_i/pll_base_i/PLLE2_ADV_i/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         41.667      40.418     PLLE2_ADV_X0Y0  clocks393_i/dual_clock_pclk_i/pll_base_i/PLLE2_ADV_i/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        41.667      10.966     PLLE2_ADV_X0Y0  clocks393_i/dual_clock_pclk_i/pll_base_i/PLLE2_ADV_i/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  pclk
  To Clock:  pclk

Setup :            0  Failing Endpoints,  Worst Slack        0.911ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.208ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.911ns  (required time - arrival time)
  Source:                 sync_resets_i/rst_block[1].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/dclk_i/ODDR_i/R
                            (falling edge-triggered cell ODDR clocked by pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.208ns  (pclk fall@5.208ns - pclk rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 0.282ns (7.694%)  route 3.383ns (92.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.778ns = ( 10.986 - 5.208 ) 
    Source Clock Delay      (SCD):    5.773ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    Y12                                               0.000     0.000 r  ffclk0p (IN)
                         net (fo=0)                   0.000     0.000    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=2, routed)           1.253     2.159    clocks393_i/dual_clock_pclk_i/pll_base_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.247 r  clocks393_i/dual_clock_pclk_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           2.009     4.256    clocks393_i/dual_clock_pclk_i/clk1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     4.376 r  clocks393_i/dual_clock_pclk_i/clk1x_i/O
                         net (fo=4169, routed)        1.397     5.773    sync_resets_i/rst_block[1].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/clk[0]
    SLICE_X34Y96         FDRE                                         r  sync_resets_i/rst_block[1].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.282     6.055 r  sync_resets_i/rst_block[1].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[1]/Q
                         net (fo=26, routed)          3.383     9.438    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/dclk_i/rst[0]
    OLOGIC_X0Y4          ODDR                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/dclk_i/ODDR_i/R
  -------------------------------------------------------------------    -------------------

                         (clock pclk fall edge)       5.208     5.208 f  
    Y12                                               0.000     5.208 f  ffclk0p (IN)
                         net (fo=0)                   0.000     5.208    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.827     6.035 f  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=2, routed)           1.170     7.205    clocks393_i/dual_clock_pclk_i/pll_base_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.288 f  clocks393_i/dual_clock_pclk_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.911     9.199    clocks393_i/dual_clock_pclk_i/clk1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.312 f  clocks393_i/dual_clock_pclk_i/clk1x_i/O
                         net (fo=4169, routed)        1.674    10.986    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/dclk_i/clk1x
    OLOGIC_X0Y4          ODDR                                         f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/dclk_i/ODDR_i/C
                         clock pessimism              0.282    11.268    
                         clock uncertainty           -0.119    11.149    
    OLOGIC_X0Y4          ODDR (Setup_oddr_C_R)       -0.800    10.349    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/dclk_i/ODDR_i
  -------------------------------------------------------------------
                         required time                         10.349    
                         arrival time                          -9.438    
  -------------------------------------------------------------------
                         slack                                  0.911    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[8].dly01_16_i/sr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[8].dly01_16_i/sr_reg[9]_srl9/D
                            (rising edge-triggered cell SRL16E clocked by pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.772ns
    Source Clock Delay      (SCD):    2.370ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    Y12                                               0.000     0.000 r  ffclk0p (IN)
                         net (fo=0)                   0.000     0.000    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=2, routed)           0.503     0.949    clocks393_i/dual_clock_pclk_i/pll_base_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.999 r  clocks393_i/dual_clock_pclk_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.771     1.770    clocks393_i/dual_clock_pclk_i/clk1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.796 r  clocks393_i/dual_clock_pclk_i/clk1x_i/O
                         net (fo=4169, routed)        0.574     2.370    sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[8].dly01_16_i/clk1x
    SLICE_X23Y68         FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[8].dly01_16_i/sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y68         FDRE (Prop_fdre_C_Q)         0.100     2.470 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[8].dly01_16_i/sr_reg[0]/Q
                         net (fo=1, routed)           0.055     2.525    sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[8].dly01_16_i/sr_reg_n_0_[0]
    SLICE_X22Y68         SRL16E                                       r  sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[8].dly01_16_i/sr_reg[9]_srl9/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 r  
    Y12                                               0.000     0.000 r  ffclk0p (IN)
                         net (fo=0)                   0.000     0.000    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.521     0.521 r  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=2, routed)           0.554     1.075    clocks393_i/dual_clock_pclk_i/pll_base_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.128 r  clocks393_i/dual_clock_pclk_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.840     1.968    clocks393_i/dual_clock_pclk_i/clk1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.998 r  clocks393_i/dual_clock_pclk_i/clk1x_i/O
                         net (fo=4169, routed)        0.774     2.772    sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[8].dly01_16_i/clk1x
    SLICE_X22Y68         SRL16E                                       r  sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[8].dly01_16_i/sr_reg[9]_srl9/CLK
                         clock pessimism             -0.391     2.381    
    SLICE_X22Y68         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     2.483    sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[8].dly01_16_i/sr_reg[9]_srl9
  -------------------------------------------------------------------
                         required time                         -2.483    
                         arrival time                           2.525    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pclk
Waveform(ns):       { 0.000 5.208 }
Period(ns):         10.417
Sources:            { clocks393_i/dual_clock_pclk_i/pll_base_i/PLLE2_ADV_i/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK        n/a            3.124         10.417      7.293      DSP48_X0Y1       sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_gamma_i/table_mult/CLK
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.417      89.583     MMCME2_ADV_X0Y1  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.208       2.208      MMCME2_ADV_X1Y3  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.208       2.208      MMCME2_ADV_X0Y1  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb_1
  To Clock:  clk_fb_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        9.168ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb_1
Waveform(ns):       { 0.000 5.208 }
Period(ns):         10.417
Sources:            { sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.417      9.168      MMCME2_ADV_X0Y0  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.417      89.583     MMCME2_ADV_X0Y0  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb_2
  To Clock:  clk_fb_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        9.168ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb_2
Waveform(ns):       { 0.000 5.208 }
Period(ns):         10.417
Sources:            { sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.417      9.168      MMCME2_ADV_X1Y1  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.417      89.583     MMCME2_ADV_X1Y1  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb_3
  To Clock:  clk_fb_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        9.168ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb_3
Waveform(ns):       { 0.000 5.208 }
Period(ns):         10.417
Sources:            { sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.417      9.168      MMCME2_ADV_X0Y1  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.417      89.583     MMCME2_ADV_X0Y1  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb_4
  To Clock:  clk_fb_4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        9.168ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb_4
Waveform(ns):       { 0.000 5.208 }
Period(ns):         10.417
Sources:            { sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.417      9.168      MMCME2_ADV_X1Y3  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.417      89.583     MMCME2_ADV_X1Y3  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  iclk0
  To Clock:  iclk0

Setup :            0  Failing Endpoints,  Worst Slack        6.948ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.298ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.948ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_parallel12_i/irst_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by iclk0  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            sensors393_i/sensor_channel_block[0].sensor_channel_i/sensor_fifo_i/fifo_cross_clocks_i/waddr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by iclk0  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             iclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (iclk0 rise@10.417ns - iclk0 rise@0.000ns)
  Data Path Delay:        3.202ns  (logic 0.427ns (13.336%)  route 2.775ns (86.664%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.826ns = ( 18.242 - 10.417 ) 
    Source Clock Delay      (SCD):    8.385ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk0 rise edge)      0.000     0.000 r  
    Y12                                               0.000     0.000 r  ffclk0p (IN)
                         net (fo=0)                   0.000     0.000    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=2, routed)           1.253     2.159    clocks393_i/dual_clock_pclk_i/pll_base_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.247 r  clocks393_i/dual_clock_pclk_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           2.009     4.256    clocks393_i/dual_clock_pclk_i/clk1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     4.376 r  clocks393_i/dual_clock_pclk_i/clk1x_i/O
                         net (fo=4169, routed)        1.778     6.154    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/clk1x
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.242 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.106     7.348    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_parallel12_i/ipclk_pre
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.377     7.725 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_parallel12_i/clk1x_i/O
                         net (fo=175, routed)         0.660     8.385    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_parallel12_i/ipclk
    SLICE_X4Y37          FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_parallel12_i/irst_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.308     8.693 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_parallel12_i/irst_r_reg[2]/Q
                         net (fo=99, routed)          1.906    10.599    sensors393_i/sensor_channel_block[0].sensor_channel_i/sensor_fifo_i/fifo_cross_clocks_i/Q[0]
    SLICE_X3Y24          LUT5 (Prop_lut5_I0_O)        0.053    10.652 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sensor_fifo_i/fifo_cross_clocks_i/waddr_gray[0]_i_1/O
                         net (fo=7, routed)           0.434    11.086    sensors393_i/sensor_channel_block[0].sensor_channel_i/sensor_fifo_i/fifo_cross_clocks_i/waddr_gray[0]_i_1_n_0
    SLICE_X1Y23          LUT5 (Prop_lut5_I3_O)        0.066    11.152 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sensor_fifo_i/fifo_cross_clocks_i/waddr[2]_i_1/O
                         net (fo=1, routed)           0.434    11.587    sensors393_i/sensor_channel_block[0].sensor_channel_i/sensor_fifo_i/fifo_cross_clocks_i/waddr[2]_i_1_n_0
    SLICE_X1Y23          FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sensor_fifo_i/fifo_cross_clocks_i/waddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk0 rise edge)     10.417    10.417 r  
    Y12                                               0.000    10.417 r  ffclk0p (IN)
                         net (fo=0)                   0.000    10.417    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.827    11.243 r  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=2, routed)           1.170    12.413    clocks393_i/dual_clock_pclk_i/pll_base_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.496 r  clocks393_i/dual_clock_pclk_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.911    14.407    clocks393_i/dual_clock_pclk_i/clk1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    14.520 r  clocks393_i/dual_clock_pclk_i/clk1x_i/O
                         net (fo=4169, routed)        1.646    16.166    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/clk1x
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.249 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.016    17.265    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_parallel12_i/ipclk_pre
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.370    17.635 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_parallel12_i/clk1x_i/O
                         net (fo=175, routed)         0.607    18.242    sensors393_i/sensor_channel_block[0].sensor_channel_i/sensor_fifo_i/fifo_cross_clocks_i/ipclk
    SLICE_X1Y23          FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sensor_fifo_i/fifo_cross_clocks_i/waddr_reg[2]/C
                         clock pessimism              0.506    18.749    
                         clock uncertainty           -0.082    18.667    
    SLICE_X1Y23          FDRE (Setup_fdre_C_D)       -0.132    18.535    sensors393_i/sensor_channel_block[0].sensor_channel_i/sensor_fifo_i/fifo_cross_clocks_i/waddr_reg[2]
  -------------------------------------------------------------------
                         required time                         18.535    
                         arrival time                         -11.587    
  -------------------------------------------------------------------
                         slack                                  6.948    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[0].sensor_channel_i/debug_line_cntr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by iclk0  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            sensors393_i/sensor_channel_block[0].sensor_channel_i/debug_lines_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by iclk0  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             iclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk0 rise@0.000ns - iclk0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.100ns (59.960%)  route 0.067ns (40.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.822ns
    Source Clock Delay      (SCD):    3.290ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk0 rise edge)      0.000     0.000 r  
    Y12                                               0.000     0.000 r  ffclk0p (IN)
                         net (fo=0)                   0.000     0.000    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=2, routed)           0.503     0.949    clocks393_i/dual_clock_pclk_i/pll_base_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.999 r  clocks393_i/dual_clock_pclk_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.771     1.770    clocks393_i/dual_clock_pclk_i/clk1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.796 r  clocks393_i/dual_clock_pclk_i/clk1x_i/O
                         net (fo=4169, routed)        0.649     2.445    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/clk1x
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.495 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.433     2.928    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_parallel12_i/ipclk_pre
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.090     3.018 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_parallel12_i/clk1x_i/O
                         net (fo=175, routed)         0.272     3.290    sensors393_i/sensor_channel_block[0].sensor_channel_i/ipclk
    SLICE_X7Y35          FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/debug_line_cntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.100     3.390 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/debug_line_cntr_reg[10]/Q
                         net (fo=3, routed)           0.067     3.456    sensors393_i/sensor_channel_block[0].sensor_channel_i/debug_line_cntr_reg[10]
    SLICE_X6Y35          FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/debug_lines_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk0 rise edge)      0.000     0.000 r  
    Y12                                               0.000     0.000 r  ffclk0p (IN)
                         net (fo=0)                   0.000     0.000    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.521     0.521 r  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=2, routed)           0.554     1.075    clocks393_i/dual_clock_pclk_i/pll_base_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.128 r  clocks393_i/dual_clock_pclk_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.840     1.968    clocks393_i/dual_clock_pclk_i/clk1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.998 r  clocks393_i/dual_clock_pclk_i/clk1x_i/O
                         net (fo=4169, routed)        0.880     2.878    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/clk1x
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.931 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.490     3.421    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_parallel12_i/ipclk_pre
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.093     3.514 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_parallel12_i/clk1x_i/O
                         net (fo=175, routed)         0.308     3.822    sensors393_i/sensor_channel_block[0].sensor_channel_i/ipclk
    SLICE_X6Y35          FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/debug_lines_reg[10]/C
                         clock pessimism             -0.521     3.301    
    SLICE_X6Y35          FDRE (Hold_fdre_C_D)         0.059     3.360    sensors393_i/sensor_channel_block[0].sensor_channel_i/debug_lines_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.360    
                         arrival time                           3.456    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iclk0
Waveform(ns):       { 0.000 5.208 }
Period(ns):         10.417
Sources:            { sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFR/I              n/a            2.221         10.417      8.196      BUFR_X0Y1        sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_parallel12_i/clk1x_i/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.417      202.943    MMCME2_ADV_X0Y0  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         5.208       4.298      SLICE_X4Y24      sensors393_i/sensor_channel_block[0].sensor_channel_i/sensor_fifo_i/fifo_cross_clocks_i/ram_reg_0_15_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         5.208       4.298      SLICE_X4Y23      sensors393_i/sensor_channel_block[0].sensor_channel_i/sensor_fifo_i/fifo_cross_clocks_i/ram_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  iclk1
  To Clock:  iclk1

Setup :            0  Failing Endpoints,  Worst Slack        6.251ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.298ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.251ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/irst_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by iclk1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/pxd_block[5].pxd_pxd2_12_i/iserdes_pxd_i/iserdes_i/RST
                            (rising edge-triggered cell ISERDESE2 clocked by iclk1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             iclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (iclk1 rise@10.417ns - iclk1 rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 0.269ns (7.451%)  route 3.341ns (92.549%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.901ns = ( 19.317 - 10.417 ) 
    Source Clock Delay      (SCD):    9.504ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1 rise edge)      0.000     0.000 r  
    Y12                                               0.000     0.000 r  ffclk0p (IN)
                         net (fo=0)                   0.000     0.000    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=2, routed)           1.253     2.159    clocks393_i/dual_clock_pclk_i/pll_base_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.247 r  clocks393_i/dual_clock_pclk_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           2.009     4.256    clocks393_i/dual_clock_pclk_i/clk1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     4.376 r  clocks393_i/dual_clock_pclk_i/clk1x_i/O
                         net (fo=4169, routed)        1.581     5.957    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/clk1x
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.045 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.628     7.673    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/ipclk_pre
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.793 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/clk1x_i/O
                         net (fo=175, routed)         1.711     9.504    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/ipclk
    SLICE_X3Y36          FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/irst_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.269     9.773 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/irst_r_reg[2]/Q
                         net (fo=99, routed)          3.341    13.114    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/pxd_block[5].pxd_pxd2_12_i/iserdes_pxd_i/irst_r_reg[2][0]
    ILOGIC_X0Y1          ISERDESE2                                    r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/pxd_block[5].pxd_pxd2_12_i/iserdes_pxd_i/iserdes_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock iclk1 rise edge)     10.417    10.417 r  
    Y12                                               0.000    10.417 r  ffclk0p (IN)
                         net (fo=0)                   0.000    10.417    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.827    11.243 r  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=2, routed)           1.170    12.413    clocks393_i/dual_clock_pclk_i/pll_base_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.496 r  clocks393_i/dual_clock_pclk_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.911    14.407    clocks393_i/dual_clock_pclk_i/clk1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    14.520 r  clocks393_i/dual_clock_pclk_i/clk1x_i/O
                         net (fo=4169, routed)        1.450    15.970    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/clk1x
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.053 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.544    17.597    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/ipclk_pre
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    17.710 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/clk1x_i/O
                         net (fo=175, routed)         1.607    19.317    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/pxd_block[5].pxd_pxd2_12_i/iserdes_pxd_i/ipclk
    ILOGIC_X0Y1          ISERDESE2                                    r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/pxd_block[5].pxd_pxd2_12_i/iserdes_pxd_i/iserdes_i/CLKDIV
                         clock pessimism              0.583    19.901    
                         clock uncertainty           -0.082    19.819    
    ILOGIC_X0Y1          ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.454    19.365    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/pxd_block[5].pxd_pxd2_12_i/iserdes_pxd_i/iserdes_i
  -------------------------------------------------------------------
                         required time                         19.365    
                         arrival time                         -13.114    
  -------------------------------------------------------------------
                         slack                                  6.251    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[1].sensor_channel_i/sensor_fifo_i/eof_in_reg/C
                            (rising edge-triggered cell FDRE clocked by iclk1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            sensors393_i/sensor_channel_block[1].sensor_channel_i/sensor_fifo_i/fifo_cross_clocks_i/ram_reg_0_15_12_14/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by iclk1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             iclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk1 rise@0.000ns - iclk1 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.100ns (44.610%)  route 0.124ns (55.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.395ns
    Source Clock Delay      (SCD):    3.690ns
    Clock Pessimism Removal (CPR):    0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1 rise edge)      0.000     0.000 r  
    Y12                                               0.000     0.000 r  ffclk0p (IN)
                         net (fo=0)                   0.000     0.000    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=2, routed)           0.503     0.949    clocks393_i/dual_clock_pclk_i/pll_base_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.999 r  clocks393_i/dual_clock_pclk_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.771     1.770    clocks393_i/dual_clock_pclk_i/clk1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.796 r  clocks393_i/dual_clock_pclk_i/clk1x_i/O
                         net (fo=4169, routed)        0.596     2.392    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/clk1x
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.442 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.559     3.001    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/ipclk_pre
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.027 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/clk1x_i/O
                         net (fo=175, routed)         0.663     3.690    sensors393_i/sensor_channel_block[1].sensor_channel_i/sensor_fifo_i/ipclk
    SLICE_X5Y15          FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sensor_fifo_i/eof_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.100     3.790 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sensor_fifo_i/eof_in_reg/Q
                         net (fo=4, routed)           0.124     3.914    sensors393_i/sensor_channel_block[1].sensor_channel_i/sensor_fifo_i/fifo_cross_clocks_i/ram_reg_0_15_12_14/DIB0
    SLICE_X4Y13          RAMD32                                       r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sensor_fifo_i/fifo_cross_clocks_i/ram_reg_0_15_12_14/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock iclk1 rise edge)      0.000     0.000 r  
    Y12                                               0.000     0.000 r  ffclk0p (IN)
                         net (fo=0)                   0.000     0.000    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.521     0.521 r  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=2, routed)           0.554     1.075    clocks393_i/dual_clock_pclk_i/pll_base_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.128 r  clocks393_i/dual_clock_pclk_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.840     1.968    clocks393_i/dual_clock_pclk_i/clk1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.998 r  clocks393_i/dual_clock_pclk_i/clk1x_i/O
                         net (fo=4169, routed)        0.807     2.805    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/clk1x
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.858 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.623     3.481    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/ipclk_pre
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.511 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/clk1x_i/O
                         net (fo=175, routed)         0.884     4.395    sensors393_i/sensor_channel_block[1].sensor_channel_i/sensor_fifo_i/fifo_cross_clocks_i/ram_reg_0_15_12_14/WCLK
    SLICE_X4Y13          RAMD32                                       r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sensor_fifo_i/fifo_cross_clocks_i/ram_reg_0_15_12_14/RAMB/CLK
                         clock pessimism             -0.692     3.703    
    SLICE_X4Y13          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     3.835    sensors393_i/sensor_channel_block[1].sensor_channel_i/sensor_fifo_i/fifo_cross_clocks_i/ram_reg_0_15_12_14/RAMB
  -------------------------------------------------------------------
                         required time                         -3.835    
                         arrival time                           3.914    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iclk1
Waveform(ns):       { 0.000 5.208 }
Period(ns):         10.417
Sources:            { sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         10.417      8.817      BUFGCTRL_X0Y2    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/clk1x_i/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.417      202.943    MMCME2_ADV_X1Y1  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         5.208       4.298      SLICE_X2Y14      sensors393_i/sensor_channel_block[1].sensor_channel_i/sensor_fifo_i/fifo_cross_clocks_i/ram_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         5.208       4.298      SLICE_X2Y14      sensors393_i/sensor_channel_block[1].sensor_channel_i/sensor_fifo_i/fifo_cross_clocks_i/ram_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  iclk2
  To Clock:  iclk2

Setup :            0  Failing Endpoints,  Worst Slack        5.840ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.298ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.840ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_parallel12_i/irst_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by iclk2  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            sensors393_i/sensor_channel_block[2].sensor_channel_i/sensor_fifo_i/fifo_cross_clocks_i/waddr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by iclk2  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             iclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (iclk2 rise@10.417ns - iclk2 rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 0.424ns (9.629%)  route 3.979ns (90.371%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.691ns = ( 18.107 - 10.417 ) 
    Source Clock Delay      (SCD):    8.178ns
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk2 rise edge)      0.000     0.000 r  
    Y12                                               0.000     0.000 r  ffclk0p (IN)
                         net (fo=0)                   0.000     0.000    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=2, routed)           1.253     2.159    clocks393_i/dual_clock_pclk_i/pll_base_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.247 r  clocks393_i/dual_clock_pclk_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           2.009     4.256    clocks393_i/dual_clock_pclk_i/clk1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     4.376 r  clocks393_i/dual_clock_pclk_i/clk1x_i/O
                         net (fo=4169, routed)        1.582     5.958    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/clk1x
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.046 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.106     7.152    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_parallel12_i/ipclk_pre
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.377     7.529 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_parallel12_i/clk1x_i/O
                         net (fo=175, routed)         0.649     8.178    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_parallel12_i/ipclk
    SLICE_X2Y78          FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_parallel12_i/irst_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.308     8.486 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_parallel12_i/irst_r_reg[2]/Q
                         net (fo=99, routed)          2.997    11.483    sensors393_i/sensor_channel_block[2].sensor_channel_i/sensor_fifo_i/fifo_cross_clocks_i/Q[0]
    SLICE_X18Y70         LUT5 (Prop_lut5_I0_O)        0.053    11.536 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sensor_fifo_i/fifo_cross_clocks_i/waddr_gray[0]_i_1__1/O
                         net (fo=7, routed)           0.696    12.232    sensors393_i/sensor_channel_block[2].sensor_channel_i/sensor_fifo_i/fifo_cross_clocks_i/waddr_gray[0]_i_1__1_n_0
    SLICE_X18Y73         LUT5 (Prop_lut5_I3_O)        0.063    12.295 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sensor_fifo_i/fifo_cross_clocks_i/waddr[2]_i_1__1/O
                         net (fo=1, routed)           0.286    12.581    sensors393_i/sensor_channel_block[2].sensor_channel_i/sensor_fifo_i/fifo_cross_clocks_i/waddr[2]_i_1__1_n_0
    SLICE_X18Y73         FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sensor_fifo_i/fifo_cross_clocks_i/waddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk2 rise edge)     10.417    10.417 r  
    Y12                                               0.000    10.417 r  ffclk0p (IN)
                         net (fo=0)                   0.000    10.417    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.827    11.243 r  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=2, routed)           1.170    12.413    clocks393_i/dual_clock_pclk_i/pll_base_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.496 r  clocks393_i/dual_clock_pclk_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.911    14.407    clocks393_i/dual_clock_pclk_i/clk1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    14.520 r  clocks393_i/dual_clock_pclk_i/clk1x_i/O
                         net (fo=4169, routed)        1.452    15.972    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/clk1x
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.055 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.016    17.071    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_parallel12_i/ipclk_pre
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.370    17.441 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_parallel12_i/clk1x_i/O
                         net (fo=175, routed)         0.666    18.107    sensors393_i/sensor_channel_block[2].sensor_channel_i/sensor_fifo_i/fifo_cross_clocks_i/ipclk
    SLICE_X18Y73         FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sensor_fifo_i/fifo_cross_clocks_i/waddr_reg[2]/C
                         clock pessimism              0.504    18.611    
                         clock uncertainty           -0.082    18.530    
    SLICE_X18Y73         FDRE (Setup_fdre_C_D)       -0.109    18.421    sensors393_i/sensor_channel_block[2].sensor_channel_i/sensor_fifo_i/fifo_cross_clocks_i/waddr_reg[2]
  -------------------------------------------------------------------
                         required time                         18.421    
                         arrival time                         -12.581    
  -------------------------------------------------------------------
                         slack                                  5.840    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[2].sensor_channel_i/sensor_fifo_i/eof_in_reg/C
                            (rising edge-triggered cell FDRE clocked by iclk2  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            sensors393_i/sensor_channel_block[2].sensor_channel_i/sensor_fifo_i/fifo_cross_clocks_i/ram_reg_0_15_12_14/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by iclk2  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             iclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk2 rise@0.000ns - iclk2 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.118ns (47.532%)  route 0.130ns (52.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.776ns
    Source Clock Delay      (SCD):    3.262ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk2 rise edge)      0.000     0.000 r  
    Y12                                               0.000     0.000 r  ffclk0p (IN)
                         net (fo=0)                   0.000     0.000    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=2, routed)           0.503     0.949    clocks393_i/dual_clock_pclk_i/pll_base_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.999 r  clocks393_i/dual_clock_pclk_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.771     1.770    clocks393_i/dual_clock_pclk_i/clk1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.796 r  clocks393_i/dual_clock_pclk_i/clk1x_i/O
                         net (fo=4169, routed)        0.597     2.393    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/clk1x
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.443 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.433     2.876    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_parallel12_i/ipclk_pre
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.090     2.966 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_parallel12_i/clk1x_i/O
                         net (fo=175, routed)         0.296     3.262    sensors393_i/sensor_channel_block[2].sensor_channel_i/sensor_fifo_i/ipclk
    SLICE_X14Y70         FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sensor_fifo_i/eof_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y70         FDRE (Prop_fdre_C_Q)         0.118     3.380 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sensor_fifo_i/eof_in_reg/Q
                         net (fo=4, routed)           0.130     3.510    sensors393_i/sensor_channel_block[2].sensor_channel_i/sensor_fifo_i/fifo_cross_clocks_i/ram_reg_0_15_12_14/DIB0
    SLICE_X16Y71         RAMD32                                       r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sensor_fifo_i/fifo_cross_clocks_i/ram_reg_0_15_12_14/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock iclk2 rise edge)      0.000     0.000 r  
    Y12                                               0.000     0.000 r  ffclk0p (IN)
                         net (fo=0)                   0.000     0.000    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.521     0.521 r  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=2, routed)           0.554     1.075    clocks393_i/dual_clock_pclk_i/pll_base_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.128 r  clocks393_i/dual_clock_pclk_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.840     1.968    clocks393_i/dual_clock_pclk_i/clk1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.998 r  clocks393_i/dual_clock_pclk_i/clk1x_i/O
                         net (fo=4169, routed)        0.808     2.806    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/clk1x
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.859 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.490     3.349    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_parallel12_i/ipclk_pre
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.093     3.442 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_parallel12_i/clk1x_i/O
                         net (fo=175, routed)         0.334     3.776    sensors393_i/sensor_channel_block[2].sensor_channel_i/sensor_fifo_i/fifo_cross_clocks_i/ram_reg_0_15_12_14/WCLK
    SLICE_X16Y71         RAMD32                                       r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sensor_fifo_i/fifo_cross_clocks_i/ram_reg_0_15_12_14/RAMB/CLK
                         clock pessimism             -0.476     3.300    
    SLICE_X16Y71         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     3.432    sensors393_i/sensor_channel_block[2].sensor_channel_i/sensor_fifo_i/fifo_cross_clocks_i/ram_reg_0_15_12_14/RAMB
  -------------------------------------------------------------------
                         required time                         -3.432    
                         arrival time                           3.510    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iclk2
Waveform(ns):       { 0.000 5.208 }
Period(ns):         10.417
Sources:            { sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFR/I              n/a            2.221         10.417      8.196      BUFR_X0Y5        sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_parallel12_i/clk1x_i/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.417      202.943    MMCME2_ADV_X0Y1  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         5.208       4.298      SLICE_X18Y72     sensors393_i/sensor_channel_block[2].sensor_channel_i/sensor_fifo_i/fifo_cross_clocks_i/ram_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         5.208       4.298      SLICE_X18Y72     sensors393_i/sensor_channel_block[2].sensor_channel_i/sensor_fifo_i/fifo_cross_clocks_i/ram_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  iclk2x0
  To Clock:  iclk2x0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.801ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iclk2x0
Waveform(ns):       { 0.000 2.604 }
Period(ns):         5.208
Sources:            { sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFIO/I             n/a            1.408         5.208       3.801      BUFIO_X0Y1       sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_parallel12_i/clk2x_i/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.208       208.152    MMCME2_ADV_X0Y0  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  iclk2x1
  To Clock:  iclk2x1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.608ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iclk2x1
Waveform(ns):       { 0.000 2.604 }
Period(ns):         5.208
Sources:            { sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         5.208       3.608      BUFGCTRL_X0Y4    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/clk2x_i/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.208       208.152    MMCME2_ADV_X1Y1  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  iclk2x2
  To Clock:  iclk2x2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.801ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iclk2x2
Waveform(ns):       { 0.000 2.604 }
Period(ns):         5.208
Sources:            { sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFIO/I             n/a            1.408         5.208       3.801      BUFIO_X0Y5       sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_parallel12_i/clk2x_i/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.208       208.152    MMCME2_ADV_X0Y1  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  iclk2x3
  To Clock:  iclk2x3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.608ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iclk2x3
Waveform(ns):       { 0.000 2.604 }
Period(ns):         5.208
Sources:            { sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         5.208       3.608      BUFGCTRL_X0Y19   sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_parallel12_i/clk2x_i/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.208       208.152    MMCME2_ADV_X1Y3  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  iclk3
  To Clock:  iclk3

Setup :            0  Failing Endpoints,  Worst Slack        6.666ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.298ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.666ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_parallel12_i/irst_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by iclk3  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            sensors393_i/sensor_channel_block[3].sensor_channel_i/sensor_fifo_i/eof_in_reg/R
                            (rising edge-triggered cell FDRE clocked by iclk3  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             iclk3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (iclk3 rise@10.417ns - iclk3 rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 0.308ns (9.466%)  route 2.946ns (90.534%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.982ns = ( 19.398 - 10.417 ) 
    Source Clock Delay      (SCD):    9.723ns
    Clock Pessimism Removal (CPR):    0.669ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk3 rise edge)      0.000     0.000 r  
    Y12                                               0.000     0.000 r  ffclk0p (IN)
                         net (fo=0)                   0.000     0.000    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=2, routed)           1.253     2.159    clocks393_i/dual_clock_pclk_i/pll_base_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.247 r  clocks393_i/dual_clock_pclk_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           2.009     4.256    clocks393_i/dual_clock_pclk_i/clk1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     4.376 r  clocks393_i/dual_clock_pclk_i/clk1x_i/O
                         net (fo=4169, routed)        1.759     6.135    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/clk1x
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.223 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.875     8.098    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_parallel12_i/ipclk_pre
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     8.218 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_parallel12_i/clk1x_i/O
                         net (fo=175, routed)         1.505     9.723    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_parallel12_i/ipclk
    SLICE_X0Y76          FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_parallel12_i/irst_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.308    10.031 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_parallel12_i/irst_r_reg[2]/Q
                         net (fo=99, routed)          2.946    12.976    sensors393_i/sensor_channel_block[3].sensor_channel_i/sensor_fifo_i/Q[0]
    SLICE_X12Y53         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sensor_fifo_i/eof_in_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock iclk3 rise edge)     10.417    10.417 r  
    Y12                                               0.000    10.417 r  ffclk0p (IN)
                         net (fo=0)                   0.000    10.417    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.827    11.243 r  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=2, routed)           1.170    12.413    clocks393_i/dual_clock_pclk_i/pll_base_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.496 r  clocks393_i/dual_clock_pclk_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.911    14.407    clocks393_i/dual_clock_pclk_i/clk1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    14.520 r  clocks393_i/dual_clock_pclk_i/clk1x_i/O
                         net (fo=4169, routed)        1.571    16.091    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/clk1x
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.174 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.760    17.934    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_parallel12_i/ipclk_pre
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    18.047 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_parallel12_i/clk1x_i/O
                         net (fo=175, routed)         1.351    19.398    sensors393_i/sensor_channel_block[3].sensor_channel_i/sensor_fifo_i/ipclk
    SLICE_X12Y53         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sensor_fifo_i/eof_in_reg/C
                         clock pessimism              0.669    20.068    
                         clock uncertainty           -0.082    19.986    
    SLICE_X12Y53         FDRE (Setup_fdre_C_R)       -0.344    19.642    sensors393_i/sensor_channel_block[3].sensor_channel_i/sensor_fifo_i/eof_in_reg
  -------------------------------------------------------------------
                         required time                         19.642    
                         arrival time                         -12.976    
  -------------------------------------------------------------------
                         slack                                  6.666    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[3].sensor_channel_i/sensor_fifo_i/fifo_cross_clocks_i/waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by iclk3  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            sensors393_i/sensor_channel_block[3].sensor_channel_i/sensor_fifo_i/fifo_cross_clocks_i/ram_reg_0_15_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by iclk3  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             iclk3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk3 rise@0.000ns - iclk3 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.091ns (32.813%)  route 0.186ns (67.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.591ns
    Source Clock Delay      (SCD):    3.877ns
    Clock Pessimism Removal (CPR):    0.700ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk3 rise edge)      0.000     0.000 r  
    Y12                                               0.000     0.000 r  ffclk0p (IN)
                         net (fo=0)                   0.000     0.000    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=2, routed)           0.503     0.949    clocks393_i/dual_clock_pclk_i/pll_base_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.999 r  clocks393_i/dual_clock_pclk_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.771     1.770    clocks393_i/dual_clock_pclk_i/clk1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.796 r  clocks393_i/dual_clock_pclk_i/clk1x_i/O
                         net (fo=4169, routed)        0.662     2.458    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/clk1x
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.508 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.756     3.264    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_parallel12_i/ipclk_pre
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.290 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_parallel12_i/clk1x_i/O
                         net (fo=175, routed)         0.587     3.877    sensors393_i/sensor_channel_block[3].sensor_channel_i/sensor_fifo_i/fifo_cross_clocks_i/ipclk
    SLICE_X11Y50         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sensor_fifo_i/fifo_cross_clocks_i/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDRE (Prop_fdre_C_Q)         0.091     3.968 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sensor_fifo_i/fifo_cross_clocks_i/waddr_reg[3]/Q
                         net (fo=28, routed)          0.186     4.154    sensors393_i/sensor_channel_block[3].sensor_channel_i/sensor_fifo_i/fifo_cross_clocks_i/ram_reg_0_15_0_5/ADDRD3
    SLICE_X10Y51         RAMD32                                       r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sensor_fifo_i/fifo_cross_clocks_i/ram_reg_0_15_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock iclk3 rise edge)      0.000     0.000 r  
    Y12                                               0.000     0.000 r  ffclk0p (IN)
                         net (fo=0)                   0.000     0.000    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.521     0.521 r  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=2, routed)           0.554     1.075    clocks393_i/dual_clock_pclk_i/pll_base_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.128 r  clocks393_i/dual_clock_pclk_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.840     1.968    clocks393_i/dual_clock_pclk_i/clk1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.998 r  clocks393_i/dual_clock_pclk_i/clk1x_i/O
                         net (fo=4169, routed)        0.898     2.896    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/clk1x
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.949 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.823     3.772    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_parallel12_i/ipclk_pre
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     3.802 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_parallel12_i/clk1x_i/O
                         net (fo=175, routed)         0.789     4.591    sensors393_i/sensor_channel_block[3].sensor_channel_i/sensor_fifo_i/fifo_cross_clocks_i/ram_reg_0_15_0_5/WCLK
    SLICE_X10Y51         RAMD32                                       r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sensor_fifo_i/fifo_cross_clocks_i/ram_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.700     3.891    
    SLICE_X10Y51         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.189     4.080    sensors393_i/sensor_channel_block[3].sensor_channel_i/sensor_fifo_i/fifo_cross_clocks_i/ram_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -4.080    
                         arrival time                           4.154    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iclk3
Waveform(ns):       { 0.000 5.208 }
Period(ns):         10.417
Sources:            { sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         10.417      8.817      BUFGCTRL_X0Y18   sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_parallel12_i/clk1x_i/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.417      202.943    MMCME2_ADV_X1Y3  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         5.208       4.298      SLICE_X10Y51     sensors393_i/sensor_channel_block[3].sensor_channel_i/sensor_fifo_i/fifo_cross_clocks_i/ram_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         5.208       4.298      SLICE_X10Y51     sensors393_i/sensor_channel_block[3].sensor_channel_i/sensor_fifo_i/fifo_cross_clocks_i/ram_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  gtrefclk
  To Clock:  gtrefclk

Setup :            0  Failing Endpoints,  Worst Slack        4.302ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.553ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.302ns  (required time - arrival time)
  Source:                 sata_top/ahci_sata_layers_i/phy/rst_timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtrefclk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            sata_top/ahci_sata_layers_i/phy/rst_timer_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by gtrefclk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             gtrefclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (gtrefclk rise@6.666ns - gtrefclk rise@0.000ns)
  Data Path Delay:        2.062ns  (logic 0.375ns (18.182%)  route 1.687ns (81.818%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 8.106 - 6.666 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2                  0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/ext_clock_buf/O
                         net (fo=25, routed)          1.564     1.564    sata_top/ahci_sata_layers_i/phy/gtrefclk
    SLICE_X60Y45         FDRE                                         r  sata_top/ahci_sata_layers_i/phy/rst_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y45         FDRE (Prop_fdre_C_Q)         0.269     1.833 r  sata_top/ahci_sata_layers_i/phy/rst_timer_reg[0]/Q
                         net (fo=7, routed)           0.995     2.828    sata_top/ahci_sata_layers_i/phy/rst_timer_reg__0[0]
    SLICE_X59Y45         LUT6 (Prop_lut6_I2_O)        0.053     2.881 f  sata_top/ahci_sata_layers_i/phy/sata_areset_i_2/O
                         net (fo=4, routed)           0.314     3.195    sata_top/ahci_sata_layers_i/phy/sata_areset_i_2_n_0
    SLICE_X59Y46         LUT3 (Prop_lut3_I2_O)        0.053     3.248 r  sata_top/ahci_sata_layers_i/phy/rst_timer[7]_i_2/O
                         net (fo=8, routed)           0.379     3.627    sata_top/ahci_sata_layers_i/phy/rst_timer[7]_i_2_n_0
    SLICE_X59Y45         FDRE                                         r  sata_top/ahci_sata_layers_i/phy/rst_timer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk rise edge)
                                                      6.666     6.666 r  
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2                  0.000     6.666 r  sata_top/ahci_sata_layers_i/phy/ext_clock_buf/O
                         net (fo=25, routed)          1.440     8.106    sata_top/ahci_sata_layers_i/phy/gtrefclk
    SLICE_X59Y45         FDRE                                         r  sata_top/ahci_sata_layers_i/phy/rst_timer_reg[2]/C
                         clock pessimism              0.102     8.208    
                         clock uncertainty           -0.035     8.173    
    SLICE_X59Y45         FDRE (Setup_fdre_C_CE)      -0.244     7.929    sata_top/ahci_sata_layers_i/phy/rst_timer_reg[2]
  -------------------------------------------------------------------
                         required time                          7.929    
                         arrival time                          -3.627    
  -------------------------------------------------------------------
                         slack                                  4.302    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 sata_top/ahci_sata_layers_i/phy/rxeyereset_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtrefclk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            sata_top/ahci_sata_layers_i/phy/rxeyereset_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by gtrefclk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             gtrefclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtrefclk rise@0.000ns - gtrefclk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.157ns (53.464%)  route 0.137ns (46.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.657ns
    Source Clock Delay      (SCD):    0.454ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2                  0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/ext_clock_buf/O
                         net (fo=25, routed)          0.454     0.454    sata_top/ahci_sata_layers_i/phy/gtrefclk
    SLICE_X63Y47         FDRE                                         r  sata_top/ahci_sata_layers_i/phy/rxeyereset_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDRE (Prop_fdre_C_Q)         0.091     0.545 r  sata_top/ahci_sata_layers_i/phy/rxeyereset_cnt_reg[1]/Q
                         net (fo=7, routed)           0.137     0.682    sata_top/ahci_sata_layers_i/phy/rxeyereset_cnt_reg__0[1]
    SLICE_X63Y47         LUT6 (Prop_lut6_I3_O)        0.066     0.748 r  sata_top/ahci_sata_layers_i/phy/rxeyereset_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.748    sata_top/ahci_sata_layers_i/phy/p_0_in__2[5]
    SLICE_X63Y47         FDRE                                         r  sata_top/ahci_sata_layers_i/phy/rxeyereset_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2                  0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/ext_clock_buf/O
                         net (fo=25, routed)          0.657     0.657    sata_top/ahci_sata_layers_i/phy/gtrefclk
    SLICE_X63Y47         FDRE                                         r  sata_top/ahci_sata_layers_i/phy/rxeyereset_cnt_reg[5]/C
                         clock pessimism             -0.203     0.454    
    SLICE_X63Y47         FDRE (Hold_fdre_C_D)         0.061     0.515    sata_top/ahci_sata_layers_i/phy/rxeyereset_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           0.748    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gtrefclk
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.666
Sources:            { sata_top/ahci_sata_layers_i/phy/ext_clock_buf/O }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         6.666       5.128      GTXE2_CHANNEL_X0Y0  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/GTREFCLK0
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.780         3.333       2.553      SLICE_X58Y48        sata_top/ahci_sata_layers_i/phy/rxreset_f_r_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         3.333       2.553      SLICE_X58Y48        sata_top/ahci_sata_layers_i/phy/rxreset_f_r_reg_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  rx_clk
  To Clock:  rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.019ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.423ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.019ns  (required time - arrival time)
  Source:                 sata_top/ahci_sata_layers_i/phy/gtx_wrap/rxdata_comma_in_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_comma_align/aligned_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (rx_clk rise@6.666ns - rx_clk rise@0.000ns)
  Data Path Delay:        5.558ns  (logic 0.977ns (17.579%)  route 4.581ns (82.421%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 9.420 - 6.666 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/RXOUTCLK
                         net (fo=1, routed)           1.349     1.349    sata_top/ahci_sata_layers_i/phy/gtx_wrap/bug_xclk/xclk_gtx
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     1.469 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/bug_xclk/clk1x_i/O
                         net (fo=327, routed)         1.512     2.981    sata_top/ahci_sata_layers_i/phy/gtx_wrap/busy_r_reg
    SLICE_X112Y65        FDRE                                         r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/rxdata_comma_in_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y65        FDRE (Prop_fdre_C_Q)         0.246     3.227 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/rxdata_comma_in_r_reg[3]/Q
                         net (fo=44, routed)          1.300     4.527    sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_comma_align/Q[3]
    SLICE_X118Y78        LUT5 (Prop_lut5_I3_O)        0.171     4.698 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_comma_align/comma_match_prev[6]_i_9/O
                         net (fo=1, routed)           0.330     5.029    sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_comma_align/comma_match_prev[6]_i_9_n_0
    SLICE_X118Y78        LUT6 (Prop_lut6_I5_O)        0.168     5.197 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_comma_align/xlnx_opt_LUT_comma_match_prev[6]_i_2_1/O
                         net (fo=1, routed)           0.336     5.532    sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_comma_align/xlnx_opt_comma_match_p_6__13
    SLICE_X117Y78        LUT6 (Prop_lut6_I5_O)        0.053     5.585 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_comma_align/xlnx_opt_LUT_comma_match_prev[6]_i_2_2/O
                         net (fo=4, routed)           0.683     6.269    sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_comma_align/comma_match_p_6__13
    SLICE_X116Y75        LUT4 (Prop_lut4_I3_O)        0.063     6.332 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_comma_align/aligned_data[8]_i_13/O
                         net (fo=1, routed)           0.693     7.025    sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_comma_align/aligned_data[8]_i_13_n_0
    SLICE_X116Y69        LUT6 (Prop_lut6_I1_O)        0.170     7.195 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_comma_align/xlnx_opt_LUT_aligned_data[8]_i_2/O
                         net (fo=1, routed)           0.645     7.839    sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_comma_align/xlnx_opt_ored_subwindow_comdet[19]__74[8]
    SLICE_X114Y77        LUT5 (Prop_lut5_I4_O)        0.053     7.892 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_comma_align/xlnx_opt_LUT_aligned_data[8]_i_2_1/O
                         net (fo=6, routed)           0.594     8.486    sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_comma_align/ored_subwindow_comdet[19]__74[8]
    SLICE_X111Y79        LUT5 (Prop_lut5_I0_O)        0.053     8.539 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_comma_align/aligned_data[4]_i_1/O
                         net (fo=1, routed)           0.000     8.539    sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_comma_align/shifted_window[4]
    SLICE_X111Y79        FDRE                                         r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_comma_align/aligned_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     6.666     6.666 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     6.666 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/RXOUTCLK
                         net (fo=1, routed)           1.300     7.966    sata_top/ahci_sata_layers_i/phy/gtx_wrap/bug_xclk/xclk_gtx
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113     8.079 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/bug_xclk/clk1x_i/O
                         net (fo=327, routed)         1.341     9.420    sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_comma_align/CLK
    SLICE_X111Y79        FDRE                                         r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_comma_align/aligned_data_reg[4]/C
                         clock pessimism              0.138     9.558    
                         clock uncertainty           -0.035     9.523    
    SLICE_X111Y79        FDRE (Setup_fdre_C_D)        0.035     9.558    sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_comma_align/aligned_data_reg[4]
  -------------------------------------------------------------------
                         required time                          9.558    
                         arrival time                          -8.539    
  -------------------------------------------------------------------
                         slack                                  1.019    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/fill_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/fill_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.118ns (40.156%)  route 0.176ns (59.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.317ns
    Source Clock Delay      (SCD):    1.075ns
    Clock Pessimism Removal (CPR):    0.049ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    sata_top/ahci_sata_layers_i/phy/gtx_wrap/bug_xclk/xclk_gtx
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.552 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/bug_xclk/clk1x_i/O
                         net (fo=327, routed)         0.523     1.075    sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/CLK
    SLICE_X58Y134        FDRE                                         r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/fill_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y134        FDRE (Prop_fdre_C_Q)         0.118     1.193 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/fill_reg[7]/Q
                         net (fo=5, routed)           0.176     1.369    sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/fill_reg_n_0_[7]
    SLICE_X56Y133        FDRE                                         r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/fill_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    sata_top/ahci_sata_layers_i/phy/gtx_wrap/bug_xclk/xclk_gtx
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.593 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/bug_xclk/clk1x_i/O
                         net (fo=327, routed)         0.724     1.317    sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/CLK
    SLICE_X56Y133        FDRE                                         r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/fill_reg[8]/C
                         clock pessimism             -0.049     1.268    
    SLICE_X56Y133        FDRE (Hold_fdre_C_D)         0.041     1.309    sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/fill_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_clk
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.666
Sources:            { sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/RXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK  n/a            4.000         6.666       2.666      GTXE2_CHANNEL_X0Y0  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/RXUSRCLK
Low Pulse Width   Slow    RAMD32/CLK              n/a            0.910         3.333       2.423      SLICE_X62Y132       sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/fifo_ram_reg_0_15_42_44/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK              n/a            0.910         3.333       2.423      SLICE_X58Y131       sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/fifo_ram_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk
  To Clock:  txoutclk

Setup :            0  Failing Endpoints,  Worst Slack        1.702ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.702ns  (required time - arrival time)
  Source:                 sata_top/ahci_sata_layers_i/phy/gtx_wrap/txdata_enc_in_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_8x10enc/encoding_table/RAMB36E1_i/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by txoutclk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             txoutclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (txoutclk rise@6.666ns - txoutclk rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 0.282ns (6.231%)  route 4.244ns (93.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.979ns = ( 9.645 - 6.666 ) 
    Source Clock Delay      (SCD):    2.859ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/TXOUTCLK
                         net (fo=1, routed)           1.349     1.349    sata_top/ahci_sata_layers_i/phy/gtx_wrap/bufg_txoutclk/txoutclk_gtx
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     1.469 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/bufg_txoutclk/clk1x_i/O
                         net (fo=136, routed)         1.390     2.859    sata_top/ahci_sata_layers_i/phy/gtx_wrap/CLK
    SLICE_X50Y104        FDRE                                         r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/txdata_enc_in_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y104        FDRE (Prop_fdre_C_Q)         0.282     3.141 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/txdata_enc_in_r_reg[1]/Q
                         net (fo=1, routed)           4.244     7.385    sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_8x10enc/encoding_table/ADDRARDADDR[1]
    RAMB36_X5Y0          RAMB36E1                                     r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_8x10enc/encoding_table/RAMB36E1_i/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk rise edge)
                                                      6.666     6.666 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     6.666 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/TXOUTCLK
                         net (fo=1, routed)           1.300     7.966    sata_top/ahci_sata_layers_i/phy/gtx_wrap/bufg_txoutclk/txoutclk_gtx
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     8.079 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/bufg_txoutclk/clk1x_i/O
                         net (fo=136, routed)         1.566     9.645    sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_8x10enc/encoding_table/CLK
    RAMB36_X5Y0          RAMB36E1                                     r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_8x10enc/encoding_table/RAMB36E1_i/CLKARDCLK
                         clock pessimism              0.056     9.701    
                         clock uncertainty           -0.035     9.665    
    RAMB36_X5Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.579     9.086    sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_8x10enc/encoding_table/RAMB36E1_i
  -------------------------------------------------------------------
                         required time                          9.086    
                         arrival time                          -7.385    
  -------------------------------------------------------------------
                         slack                                  1.702    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 sata_top/ahci_sata_layers_i/phy/gtx_wrap/txdata_resynchro/data_out_reg[38]/C
                            (rising edge-triggered cell FDPE clocked by txoutclk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            sata_top/ahci_sata_layers_i/phy/gtx_wrap/txelecidle_gtx_f_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by txoutclk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             txoutclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk rise@0.000ns - txoutclk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.118ns (30.193%)  route 0.273ns (69.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.339ns
    Source Clock Delay      (SCD):    1.084ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    sata_top/ahci_sata_layers_i/phy/gtx_wrap/bufg_txoutclk/txoutclk_gtx
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.552 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/bufg_txoutclk/clk1x_i/O
                         net (fo=136, routed)         0.532     1.084    sata_top/ahci_sata_layers_i/phy/gtx_wrap/txdata_resynchro/CLK
    SLICE_X48Y103        FDPE                                         r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/txdata_resynchro/data_out_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDPE (Prop_fdpe_C_Q)         0.118     1.202 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/txdata_resynchro/data_out_reg[38]/Q
                         net (fo=1, routed)           0.273     1.475    sata_top/ahci_sata_layers_i/phy/gtx_wrap/data_out[38]
    SLICE_X51Y93         FDPE                                         r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/txelecidle_gtx_f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    sata_top/ahci_sata_layers_i/phy/gtx_wrap/bufg_txoutclk/txoutclk_gtx
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.593 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/bufg_txoutclk/clk1x_i/O
                         net (fo=136, routed)         0.746     1.339    sata_top/ahci_sata_layers_i/phy/gtx_wrap/CLK
    SLICE_X51Y93         FDPE                                         r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/txelecidle_gtx_f_reg[1]/C
                         clock pessimism             -0.041     1.298    
    SLICE_X51Y93         FDPE (Hold_fdpe_C_D)         0.041     1.339    sata_top/ahci_sata_layers_i/phy/gtx_wrap/txelecidle_gtx_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.136    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.666
Sources:            { sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK  n/a            4.000         6.666       2.666      GTXE2_CHANNEL_X0Y0  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/TXUSRCLK
Low Pulse Width   Fast    FDCE/C                  n/a            0.400         3.333       2.933      SLICE_X50Y110       sata_top/ahci_sata_layers_i/phy/gtx_wrap/txdata_resynchro/data_out_reg[3]/C
High Pulse Width  Slow    FDPE/C                  n/a            0.350         3.333       2.983      SLICE_X50Y109       sata_top/ahci_sata_layers_i/phy/gtx_wrap/txdata_resynchro/rrst_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  usrclk2
  To Clock:  usrclk2

Setup :            0  Failing Endpoints,  Worst Slack        5.057ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.756ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.057ns  (required time - arrival time)
  Source:                 sata_top/ahci_sata_layers_i/phy/sata_reset_done_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by usrclk2  {rise@0.000ns fall@6.666ns period=13.333ns})
  Destination:            sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/fifo_do_r_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by usrclk2  {rise@0.000ns fall@6.666ns period=13.333ns})
  Path Group:             usrclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (usrclk2 rise@13.333ns - usrclk2 rise@0.000ns)
  Data Path Delay:        8.117ns  (logic 0.428ns (5.273%)  route 7.689ns (94.727%))
  Logic Levels:           3  (LUT3=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.918ns = ( 16.251 - 13.333 ) 
    Source Clock Delay      (SCD):    3.329ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usrclk2 rise edge)    0.000     0.000 r  
    SLICE_X61Y46         FDRE                         0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/usrclk2_r_reg/Q
                         net (fo=2, routed)           1.820     1.820    sata_top/ahci_sata_layers_i/phy/bufg_sclk/usrclk2_r
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     1.940 r  sata_top/ahci_sata_layers_i/phy/bufg_sclk/clk1x_i/O
                         net (fo=2023, routed)        1.389     3.329    sata_top/ahci_sata_layers_i/phy/rxdata_reg[0]__0
    SLICE_X57Y51         FDCE                                         r  sata_top/ahci_sata_layers_i/phy/sata_reset_done_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y51         FDCE (Prop_fdce_C_Q)         0.269     3.598 r  sata_top/ahci_sata_layers_i/phy/sata_reset_done_r_reg[2]/Q
                         net (fo=1, routed)           0.855     4.453    sata_top/ahci_sata_layers_i/phy/sata_reset_done_r_reg_n_0_[2]
    SLICE_X57Y51         LUT3 (Prop_lut3_I1_O)        0.053     4.506 f  sata_top/ahci_sata_layers_i/phy/was_rst_i_1/O
                         net (fo=278, routed)         4.291     8.797    sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/ahci_dma_rd_stuff_i/sata_reset_done_r_reg[0]
    SLICE_X39Y136        LUT5 (Prop_lut5_I0_O)        0.053     8.850 r  sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/ahci_dma_rd_stuff_i/vld_ram_reg_0_7_0_3_i_6/O
                         net (fo=73, routed)          1.805    10.655    sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/fifo_ram_reg_0_7_30_35/ADDRB1
    SLICE_X32Y129        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.053    10.708 r  sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/fifo_ram_reg_0_7_30_35/RAMB_D1/O
                         net (fo=1, routed)           0.738    11.446    sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/fifo_do_r0[33]
    SLICE_X36Y124        FDRE                                         r  sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/fifo_do_r_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock usrclk2 rise edge)   13.333    13.333 r  
    SLICE_X61Y46         FDRE                         0.000    13.333 r  sata_top/ahci_sata_layers_i/phy/usrclk2_r_reg/Q
                         net (fo=2, routed)           1.547    14.880    sata_top/ahci_sata_layers_i/phy/bufg_sclk/usrclk2_r
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    14.993 r  sata_top/ahci_sata_layers_i/phy/bufg_sclk/clk1x_i/O
                         net (fo=2023, routed)        1.258    16.251    sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/usrclk2_r_reg
    SLICE_X36Y124        FDRE                                         r  sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/fifo_do_r_reg[33]/C
                         clock pessimism              0.280    16.531    
                         clock uncertainty           -0.035    16.495    
    SLICE_X36Y124        FDRE (Setup_fdre_C_D)        0.007    16.502    sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/fifo_do_r_reg[33]
  -------------------------------------------------------------------
                         required time                         16.502    
                         arrival time                         -11.446    
  -------------------------------------------------------------------
                         slack                                  5.057    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 sata_top/ahci_top_i/ahci_fis_receive_i/reg_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by usrclk2  {rise@0.000ns fall@6.666ns period=13.333ns})
  Destination:            sata_top/ahci_top_i/axi_ahci_regs_i/ahci_regs_i/RAMB36E1_i/DIBDI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by usrclk2  {rise@0.000ns fall@6.666ns period=13.333ns})
  Path Group:             usrclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usrclk2 rise@0.000ns - usrclk2 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.128ns (32.141%)  route 0.270ns (67.859%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.757ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usrclk2 rise edge)    0.000     0.000 r  
    SLICE_X61Y46         FDRE                         0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/usrclk2_r_reg/Q
                         net (fo=2, routed)           0.813     0.813    sata_top/ahci_sata_layers_i/phy/bufg_sclk/usrclk2_r
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.839 r  sata_top/ahci_sata_layers_i/phy/bufg_sclk/clk1x_i/O
                         net (fo=2023, routed)        0.527     1.366    sata_top/ahci_top_i/ahci_fis_receive_i/usrclk2_r_reg
    SLICE_X33Y118        FDRE                                         r  sata_top/ahci_top_i/ahci_fis_receive_i/reg_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y118        FDRE (Prop_fdre_C_Q)         0.100     1.466 r  sata_top/ahci_top_i/ahci_fis_receive_i/reg_data_reg[11]/Q
                         net (fo=1, routed)           0.123     1.589    sata_top/ahci_top_i/ahci_fis_receive_i/regs_din_from_freceive[11]
    SLICE_X33Y118        LUT4 (Prop_lut4_I0_O)        0.028     1.617 r  sata_top/ahci_top_i/ahci_fis_receive_i/RAMB36E1_i_i_76/O
                         net (fo=1, routed)           0.147     1.764    sata_top/ahci_top_i/axi_ahci_regs_i/ahci_regs_i/DIBDI[11]
    RAMB36_X2Y23         RAMB36E1                                     r  sata_top/ahci_top_i/axi_ahci_regs_i/ahci_regs_i/RAMB36E1_i/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock usrclk2 rise edge)    0.000     0.000 r  
    SLICE_X61Y46         FDRE                         0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/usrclk2_r_reg/Q
                         net (fo=2, routed)           0.961     0.961    sata_top/ahci_sata_layers_i/phy/bufg_sclk/usrclk2_r
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.991 r  sata_top/ahci_sata_layers_i/phy/bufg_sclk/clk1x_i/O
                         net (fo=2023, routed)        0.767     1.757    sata_top/ahci_top_i/axi_ahci_regs_i/ahci_regs_i/usrclk2_r_reg
    RAMB36_X2Y23         RAMB36E1                                     r  sata_top/ahci_top_i/axi_ahci_regs_i/ahci_regs_i/RAMB36E1_i/CLKBWRCLK
                         clock pessimism             -0.344     1.413    
    RAMB36_X2Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[11])
                                                      0.296     1.709    sata_top/ahci_top_i/axi_ahci_regs_i/ahci_regs_i/RAMB36E1_i
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usrclk2
Waveform(ns):       { 0.000 6.666 }
Period(ns):         13.333
Sources:            { sata_top/ahci_sata_layers_i/phy/usrclk2_r_reg/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         13.333      11.150     RAMB36_X2Y25   sata_top/ahci_top_i/ahci_dma_i/ct_data_ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         6.667       5.757      SLICE_X26Y135  sata_top/ahci_top_i/ahci_dma_i/ahci_dma_wr_fifo_i/fifo1_ram_reg_0_7_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         6.666       5.756      SLICE_X50Y114  sata_top/ahci_sata_layers_i/phy/gtx_wrap/txdata_resynchro/ram_reg_0_7_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ddr3_clk_div
  To Clock:  ddr3_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/in_tri_r_reg/C
                            (rising edge-triggered cell FDSE clocked by ddr3_clk_div  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/cmda_cas_i/oserdes_i/oserdes_i/T1
                            (rising edge-triggered cell OSERDESE2 clocked by ddr3_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ddr3_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ddr3_clk rise@2.500ns - ddr3_clk_div rise@0.000ns)
  Data Path Delay:        1.337ns  (logic 0.269ns (20.123%)  route 1.068ns (79.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.643ns = ( 6.143 - 2.500 ) 
    Source Clock Delay      (SCD):    3.790ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_clk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.575     1.575    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     1.663 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.106     2.769    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_pre
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.377     3.146 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_bufr_i/O
                         net (fo=753, routed)         0.644     3.790    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/psincdec_reg
    SLICE_X117Y124       FDSE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/in_tri_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y124       FDSE (Prop_fdse_C_Q)         0.269     4.059 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/in_tri_r_reg/Q
                         net (fo=23, routed)          1.068     5.127    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/cmda_cas_i/oserdes_i/in_tri_r_reg
    OLOGIC_X1Y103        OSERDESE2                                    r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/cmda_cas_i/oserdes_i/oserdes_i/T1
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     2.500 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.437     3.937    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.020 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT1
                         net (fo=1, routed)           1.016     5.036    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_pre
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.370     5.406 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_bufr_i/O
                         net (fo=75, routed)          0.737     6.143    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/cmda_cas_i/oserdes_i/clk
    OLOGIC_X1Y103        OSERDESE2                                    r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/cmda_cas_i/oserdes_i/oserdes_i/CLK
                         clock pessimism              0.143     6.286    
                         clock uncertainty           -0.205     6.081    
    OLOGIC_X1Y103        OSERDESE2 (Setup_oserdese2_CLK_T1)
                                                     -0.679     5.402    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/cmda_cas_i/oserdes_i/oserdes_i
  -------------------------------------------------------------------
                         required time                          5.402    
                         arrival time                          -5.127    
  -------------------------------------------------------------------
                         slack                                  0.275    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/in_tri_r_reg/C
                            (rising edge-triggered cell FDSE clocked by ddr3_clk_div  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/cmda_ba0_i/oserdes_i/oserdes_i/T1
                            (rising edge-triggered cell OSERDESE2 clocked by ddr3_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ddr3_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ddr3_clk rise@0.000ns - ddr3_clk_div rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.100ns (19.531%)  route 0.412ns (80.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_clk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.580     0.580    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.630 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.433     1.063    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_pre
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.090     1.153 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_bufr_i/O
                         net (fo=753, routed)         0.262     1.415    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/psincdec_reg
    SLICE_X117Y124       FDSE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/in_tri_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y124       FDSE (Prop_fdse_C_Q)         0.100     1.515 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/in_tri_r_reg/Q
                         net (fo=23, routed)          0.412     1.927    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/cmda_ba0_i/oserdes_i/in_tri_r_reg
    OLOGIC_X1Y101        OSERDESE2                                    r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/cmda_ba0_i/oserdes_i/oserdes_i/T1
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.796     0.796    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.849 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT1
                         net (fo=1, routed)           0.490     1.339    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_pre
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.093     1.432 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_bufr_i/O
                         net (fo=75, routed)          0.370     1.802    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/cmda_ba0_i/oserdes_i/clk
    OLOGIC_X1Y101        OSERDESE2                                    r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/cmda_ba0_i/oserdes_i/oserdes_i/CLK
                         clock pessimism             -0.219     1.583    
                         clock uncertainty            0.205     1.788    
    OLOGIC_X1Y101        OSERDESE2 (Hold_oserdese2_CLK_T1)
                                                     -0.104     1.684    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/cmda_ba0_i/oserdes_i/oserdes_i
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.243    





---------------------------------------------------------------------------------------------------
From Clock:  ddr3_mclk
  To Clock:  ddr3_clk_div

Setup :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.375ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (required time - arrival time)
  Source:                 mcntrl393_i/memctrl16_i/mcontr_sequencer_i/cmd1_buf_i/RAMB36E1_i/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/in_a_r_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ddr3_clk_div  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ddr3_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.750ns  (ddr3_clk_div rise@5.000ns - ddr3_mclk rise@1.250ns)
  Data Path Delay:        2.404ns  (logic 0.854ns (35.520%)  route 1.550ns (64.480%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.579ns = ( 8.579 - 5.000 ) 
    Source Clock Delay      (SCD):    4.892ns = ( 6.142 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_mclk rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     1.250 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.575     2.825    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.913 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           1.628     4.541    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.661 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=33240, routed)       1.481     6.142    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/cmd1_buf_i/CLK
    RAMB36_X5Y27         RAMB36E1                                     r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/cmd1_buf_i/RAMB36E1_i/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y27         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      0.748     6.890 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/cmd1_buf_i/RAMB36E1_i/DOADO[13]
                         net (fo=1, routed)           0.830     7.719    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/cmd0_buf_i/RAMB36E1_i_0[12]
    SLICE_X102Y133       LUT4 (Prop_lut4_I3_O)        0.053     7.772 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/cmd0_buf_i/in_a_r[29]_i_4/O
                         net (fo=24, routed)          0.721     8.493    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/cmd0_buf_i/phy_cmd_word[13]
    SLICE_X100Y137       LUT6 (Prop_lut6_I4_O)        0.053     8.546 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/cmd0_buf_i/in_a_r[27]_i_1/O
                         net (fo=1, routed)           0.000     8.546    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/in_a[12]
    SLICE_X100Y137       FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/in_a_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_clk_div rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     5.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.437     6.437    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     6.520 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.016     7.536    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_pre
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.370     7.906 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_bufr_i/O
                         net (fo=753, routed)         0.673     8.579    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/psincdec_reg
    SLICE_X100Y137       FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/in_a_r_reg[27]/C
                         clock pessimism              0.143     8.722    
                         clock uncertainty           -0.205     8.517    
    SLICE_X100Y137       FDRE (Setup_fdre_C_D)        0.073     8.590    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/in_a_r_reg[27]
  -------------------------------------------------------------------
                         required time                          8.590    
                         arrival time                          -8.546    
  -------------------------------------------------------------------
                         slack                                  0.044    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.375ns  (arrival time - required time)
  Source:                 mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/extra_prev_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/in_odt_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ddr3_clk_div  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ddr3_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (ddr3_clk_div rise@0.000ns - ddr3_mclk rise@1.250ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.224%)  route 0.065ns (33.776%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.775ns
    Source Clock Delay      (SCD):    1.780ns = ( 3.030 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_mclk rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     1.250 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.580     1.830    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.880 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           0.559     2.439    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.465 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=33240, routed)       0.565     3.030    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/CLK
    SLICE_X103Y139       FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/extra_prev_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y139       FDRE (Prop_fdre_C_Q)         0.100     3.130 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/extra_prev_reg[9]/Q
                         net (fo=2, routed)           0.065     3.195    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/extra_prev_reg[9][0]
    SLICE_X102Y139       LUT3 (Prop_lut3_I0_O)        0.028     3.223 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/in_odt_r[1]_i_1/O
                         net (fo=1, routed)           0.000     3.223    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/phy_odt_cur
    SLICE_X102Y139       FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/in_odt_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_clk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.796     0.796    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.849 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.490     1.339    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_pre
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.093     1.432 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_bufr_i/O
                         net (fo=753, routed)         0.343     1.775    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/psincdec_reg
    SLICE_X102Y139       FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/in_odt_r_reg[1]/C
                         clock pessimism             -0.219     1.556    
                         clock uncertainty            0.205     1.761    
    SLICE_X102Y139       FDRE (Hold_fdre_C_D)         0.087     1.848    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/in_odt_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           3.223    
  -------------------------------------------------------------------
                         slack                                  1.375    





---------------------------------------------------------------------------------------------------
From Clock:  ddr3_clk_div
  To Clock:  ddr3_mclk

Setup :            0  Failing Endpoints,  Worst Slack        2.531ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.531ns  (required time - arrival time)
  Source:                 mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/dq_block[5].dq_i/iserdes_mem_i/iserdes_i/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by ddr3_clk_div  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_rdata_r_reg[45]/D
                            (falling edge-triggered cell FDRE clocked by ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Path Group:             ddr3_mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.750ns  (ddr3_mclk fall@3.750ns - ddr3_clk_div rise@0.000ns)
  Data Path Delay:        1.840ns  (logic 0.573ns (31.138%)  route 1.267ns (68.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.504ns = ( 8.254 - 3.750 ) 
    Source Clock Delay      (SCD):    3.792ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_clk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.575     1.575    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     1.663 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.106     2.769    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_pre
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.377     3.146 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_bufr_i/O
                         net (fo=753, routed)         0.646     3.792    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/dq_block[5].dq_i/iserdes_mem_i/psincdec_reg
    ILOGIC_X1Y130        ISERDESE2                                    r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/dq_block[5].dq_i/iserdes_mem_i/iserdes_i/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y130        ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.573     4.365 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/dq_block[5].dq_i/iserdes_mem_i/iserdes_i/Q3
                         net (fo=1, routed)           1.267     5.632    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_rdata[45]
    SLICE_X99Y117        FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_rdata_r_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_mclk fall edge)
                                                      3.750     3.750 f  
    BUFGCTRL_X0Y23       BUFG                         0.000     3.750 f  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.437     5.187    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     5.270 f  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           1.544     6.814    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     6.927 f  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=33240, routed)       1.327     8.254    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/CLK
    SLICE_X99Y117        FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_rdata_r_reg[45]/C  (IS_INVERTED)
                         clock pessimism              0.143     8.397    
                         clock uncertainty           -0.205     8.192    
    SLICE_X99Y117        FDRE (Setup_fdre_C_D)       -0.028     8.164    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_rdata_r_reg[45]
  -------------------------------------------------------------------
                         required time                          8.164    
                         arrival time                          -5.632    
  -------------------------------------------------------------------
                         slack                                  2.531    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/dly_ready_r1_reg/C
                            (falling edge-triggered cell FDRE clocked by ddr3_clk_div  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/dly_ready_r2_reg/D
                            (rising edge-triggered cell FDRE clocked by ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Path Group:             ddr3_mclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.250ns  (ddr3_mclk rise@1.250ns - ddr3_clk_div fall@2.500ns)
  Data Path Delay:        0.519ns  (logic 0.218ns (42.041%)  route 0.301ns (57.959%))
  Logic Levels:           0  
  Clock Path Skew:        1.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 6.112 - 1.250 ) 
    Source Clock Delay      (SCD):    3.583ns = ( 6.083 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_clk_div fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y23       BUFG                         0.000     2.500 f  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.437     3.937    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     4.020 f  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.016     5.036    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_pre
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.370     5.406 f  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_bufr_i/O
                         net (fo=753, routed)         0.677     6.083    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/clk_div
    SLICE_X97Y146        FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/dly_ready_r1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y146        FDRE (Prop_fdre_C_Q)         0.218     6.301 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/dly_ready_r1_reg/Q
                         net (fo=1, routed)           0.301     6.602    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/dly_ready_r1
    SLICE_X98Y146        FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/dly_ready_r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_mclk rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     1.250 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.575     2.825    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.913 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           1.628     4.541    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.661 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=33240, routed)       1.451     6.112    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/CLK
    SLICE_X98Y146        FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/dly_ready_r2_reg/C
                         clock pessimism             -0.143     5.969    
                         clock uncertainty            0.205     6.174    
    SLICE_X98Y146        FDRE (Hold_fdre_C_D)         0.161     6.335    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/dly_ready_r2_reg
  -------------------------------------------------------------------
                         required time                         -6.335    
                         arrival time                           6.602    
  -------------------------------------------------------------------
                         slack                                  0.266    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  axihp_clk
  To Clock:  axihp_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.573ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.491ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.573ns  (required time - arrival time)
  Source:                 sync_resets_i/rst_block[6].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axihp_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            mult_saxi_wr_i/status_wr_i/in_reg_reg/CLR
                            (recovery check against rising-edge clock axihp_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (axihp_clk rise@6.667ns - axihp_clk rise@0.000ns)
  Data Path Delay:        4.743ns  (logic 0.308ns (6.494%)  route 4.435ns (93.506%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 11.600 - 6.667 ) 
    Source Clock Delay      (SCD):    5.284ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axihp_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.784     1.784    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.872 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.868     3.740    clocks393_i/hclk_i/hclk_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     3.860 r  clocks393_i/hclk_i/clk1x_i/O
                         net (fo=3870, routed)        1.424     5.284    sync_resets_i/rst_block[6].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/clk[0]
    SLICE_X30Y107        FDRE                                         r  sync_resets_i/rst_block[6].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y107        FDRE (Prop_fdre_C_Q)         0.308     5.592 f  sync_resets_i/rst_block[6].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[1]/Q
                         net (fo=335, routed)         4.435    10.027    mult_saxi_wr_i/status_wr_i/rst[0]
    SLICE_X39Y176        FDCE                                         f  mult_saxi_wr_i/status_wr_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axihp_clk rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     6.667 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.593     8.260    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.343 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.754    10.097    clocks393_i/hclk_i/hclk_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    10.210 r  clocks393_i/hclk_i/clk1x_i/O
                         net (fo=3870, routed)        1.390    11.600    mult_saxi_wr_i/status_wr_i/hclk
    SLICE_X39Y176        FDCE                                         r  mult_saxi_wr_i/status_wr_i/in_reg_reg/C
                         clock pessimism              0.327    11.927    
                         clock uncertainty           -0.071    11.855    
    SLICE_X39Y176        FDCE (Recov_fdce_C_CLR)     -0.255    11.600    mult_saxi_wr_i/status_wr_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                         11.600    
                         arrival time                         -10.027    
  -------------------------------------------------------------------
                         slack                                  1.573    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 sync_resets_i/rst_block[6].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axihp_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            membridge_i/done_mclk_i/in_reg_reg/CLR
                            (removal check against rising-edge clock axihp_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axihp_clk rise@0.000ns - axihp_clk rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.118ns (24.950%)  route 0.355ns (75.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.585ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axihp_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.666     0.666    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.716 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.774     1.490    clocks393_i/hclk_i/hclk_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.516 r  clocks393_i/hclk_i/clk1x_i/O
                         net (fo=3870, routed)        0.551     2.067    sync_resets_i/rst_block[6].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/clk[0]
    SLICE_X30Y107        FDRE                                         r  sync_resets_i/rst_block[6].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y107        FDRE (Prop_fdre_C_Q)         0.118     2.185 f  sync_resets_i/rst_block[6].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[1]/Q
                         net (fo=335, routed)         0.355     2.540    membridge_i/done_mclk_i/rst[0]
    SLICE_X26Y106        FDCE                                         f  membridge_i/done_mclk_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axihp_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.903     0.903    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.956 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.843     1.799    clocks393_i/hclk_i/hclk_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.829 r  clocks393_i/hclk_i/clk1x_i/O
                         net (fo=3870, routed)        0.756     2.585    membridge_i/done_mclk_i/hclk
    SLICE_X26Y106        FDCE                                         r  membridge_i/done_mclk_i/in_reg_reg/C
                         clock pessimism             -0.486     2.099    
    SLICE_X26Y106        FDCE (Remov_fdce_C_CLR)     -0.050     2.049    membridge_i/done_mclk_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.540    
  -------------------------------------------------------------------
                         slack                                  0.491    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ddr3_mclk
  To Clock:  ddr3_mclk

Setup :            0  Failing Endpoints,  Worst Slack        0.323ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.323ns  (required time - arrival time)
  Source:                 sync_resets_i/rst_early_master_reg_replica_10/C
                            (rising edge-triggered cell FDRE clocked by ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            sensors393_i/sensor_channel_block[2].sensor_membuf_i/rst_wpntr_i/in_reg_reg/CLR
                            (recovery check against rising-edge clock ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ddr3_mclk rise@6.250ns - ddr3_mclk rise@1.250ns)
  Data Path Delay:        4.204ns  (logic 0.282ns (6.707%)  route 3.922ns (93.293%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.520ns = ( 10.770 - 6.250 ) 
    Source Clock Delay      (SCD):    4.868ns = ( 6.118 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_mclk rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     1.250 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.575     2.825    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.913 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           1.628     4.541    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.661 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=33240, routed)       1.457     6.118    sync_resets_i/mclk
    SLICE_X10Y84         FDRE                                         r  sync_resets_i/rst_early_master_reg_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y84         FDRE (Prop_fdre_C_Q)         0.282     6.400 f  sync_resets_i/rst_early_master_reg_replica_10/Q
                         net (fo=302, routed)         3.922    10.322    sensors393_i/sensor_channel_block[2].sensor_membuf_i/rst_wpntr_i/rst[0]_repN_10_alias
    SLICE_X23Y83         FDCE                                         f  sensors393_i/sensor_channel_block[2].sensor_membuf_i/rst_wpntr_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_mclk rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     6.250 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.437     7.687    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.770 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           1.544     9.314    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     9.427 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=33240, routed)       1.343    10.770    sensors393_i/sensor_channel_block[2].sensor_membuf_i/rst_wpntr_i/mclk
    SLICE_X23Y83         FDCE                                         r  sensors393_i/sensor_channel_block[2].sensor_membuf_i/rst_wpntr_i/in_reg_reg/C
                         clock pessimism              0.316    11.086    
                         clock uncertainty           -0.085    11.001    
    SLICE_X23Y83         FDCE (Recov_fdce_C_CLR)     -0.355    10.646    sensors393_i/sensor_channel_block[2].sensor_membuf_i/rst_wpntr_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                         10.646    
                         arrival time                         -10.322    
  -------------------------------------------------------------------
                         slack                                  0.323    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 sync_resets_i/rst_early_master_reg_replica_5/C
                            (rising edge-triggered cell FDRE clocked by ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            event_logger_i/i_we_config_gps_xclk/in_reg_reg/CLR
                            (removal check against rising-edge clock ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ddr3_mclk rise@1.250ns - ddr3_mclk rise@1.250ns)
  Data Path Delay:        0.361ns  (logic 0.091ns (25.200%)  route 0.270ns (74.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns = ( 3.583 - 1.250 ) 
    Source Clock Delay      (SCD):    1.746ns = ( 2.996 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_mclk rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     1.250 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.580     1.830    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.880 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           0.559     2.439    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.465 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=33240, routed)       0.531     2.996    sync_resets_i/mclk
    SLICE_X49Y149        FDRE                                         r  sync_resets_i/rst_early_master_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y149        FDRE (Prop_fdre_C_Q)         0.091     3.087 f  sync_resets_i/rst_early_master_reg_replica_5/Q
                         net (fo=175, routed)         0.270     3.357    event_logger_i/i_we_config_gps_xclk/rst[0]_repN_5_alias
    SLICE_X49Y162        FDCE                                         f  event_logger_i/i_we_config_gps_xclk/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_mclk rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     1.250 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.796     2.046    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.099 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           0.623     2.722    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.752 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=33240, routed)       0.831     3.583    event_logger_i/i_we_config_gps_xclk/mclk
    SLICE_X49Y162        FDCE                                         r  event_logger_i/i_we_config_gps_xclk/in_reg_reg/C
                         clock pessimism             -0.295     3.288    
    SLICE_X49Y162        FDCE (Remov_fdce_C_CLR)     -0.107     3.181    event_logger_i/i_we_config_gps_xclk/in_reg_reg
  -------------------------------------------------------------------
                         required time                         -3.181    
                         arrival time                           3.357    
  -------------------------------------------------------------------
                         slack                                  0.176    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  iclk0
  To Clock:  iclk0

Setup :            0  Failing Endpoints,  Worst Slack        8.267ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.344ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.267ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_parallel12_i/irst_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by iclk0  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            sensors393_i/sensor_channel_block[0].sensor_channel_i/sensor_fifo_i/pulse_cross_clock_eof_i/in_reg_reg/CLR
                            (recovery check against rising-edge clock iclk0  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.417ns  (iclk0 rise@10.417ns - iclk0 rise@0.000ns)
  Data Path Delay:        1.825ns  (logic 0.308ns (16.878%)  route 1.517ns (83.122%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.828ns = ( 18.244 - 10.417 ) 
    Source Clock Delay      (SCD):    8.385ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk0 rise edge)      0.000     0.000 r  
    Y12                                               0.000     0.000 r  ffclk0p (IN)
                         net (fo=0)                   0.000     0.000    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=2, routed)           1.253     2.159    clocks393_i/dual_clock_pclk_i/pll_base_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.247 r  clocks393_i/dual_clock_pclk_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           2.009     4.256    clocks393_i/dual_clock_pclk_i/clk1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     4.376 r  clocks393_i/dual_clock_pclk_i/clk1x_i/O
                         net (fo=4169, routed)        1.778     6.154    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/clk1x
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.242 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.106     7.348    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_parallel12_i/ipclk_pre
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.377     7.725 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_parallel12_i/clk1x_i/O
                         net (fo=175, routed)         0.660     8.385    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_parallel12_i/ipclk
    SLICE_X4Y37          FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_parallel12_i/irst_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.308     8.693 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_parallel12_i/irst_r_reg[2]/Q
                         net (fo=99, routed)          1.517    10.210    sensors393_i/sensor_channel_block[0].sensor_channel_i/sensor_fifo_i/pulse_cross_clock_eof_i/Q[0]
    SLICE_X2Y28          FDCE                                         f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sensor_fifo_i/pulse_cross_clock_eof_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk0 rise edge)     10.417    10.417 r  
    Y12                                               0.000    10.417 r  ffclk0p (IN)
                         net (fo=0)                   0.000    10.417    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.827    11.243 r  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=2, routed)           1.170    12.413    clocks393_i/dual_clock_pclk_i/pll_base_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.496 r  clocks393_i/dual_clock_pclk_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.911    14.407    clocks393_i/dual_clock_pclk_i/clk1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    14.520 r  clocks393_i/dual_clock_pclk_i/clk1x_i/O
                         net (fo=4169, routed)        1.646    16.166    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/clk1x
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.249 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.016    17.265    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_parallel12_i/ipclk_pre
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.370    17.635 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_parallel12_i/clk1x_i/O
                         net (fo=175, routed)         0.609    18.244    sensors393_i/sensor_channel_block[0].sensor_channel_i/sensor_fifo_i/pulse_cross_clock_eof_i/ipclk
    SLICE_X2Y28          FDCE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sensor_fifo_i/pulse_cross_clock_eof_i/in_reg_reg/C
                         clock pessimism              0.506    18.750    
                         clock uncertainty           -0.082    18.669    
    SLICE_X2Y28          FDCE (Recov_fdce_C_CLR)     -0.192    18.477    sensors393_i/sensor_channel_block[0].sensor_channel_i/sensor_fifo_i/pulse_cross_clock_eof_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                         18.477    
                         arrival time                         -10.210    
  -------------------------------------------------------------------
                         slack                                  8.267    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_parallel12_i/irst_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by iclk0  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_parallel12_i/pulse_cross_clock_hact_a_mclk_i/in_reg_reg/CLR
                            (removal check against rising-edge clock iclk0  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk0 rise@0.000ns - iclk0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.118ns (38.231%)  route 0.191ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.825ns
    Source Clock Delay      (SCD):    3.291ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk0 rise edge)      0.000     0.000 r  
    Y12                                               0.000     0.000 r  ffclk0p (IN)
                         net (fo=0)                   0.000     0.000    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=2, routed)           0.503     0.949    clocks393_i/dual_clock_pclk_i/pll_base_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.999 r  clocks393_i/dual_clock_pclk_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.771     1.770    clocks393_i/dual_clock_pclk_i/clk1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.796 r  clocks393_i/dual_clock_pclk_i/clk1x_i/O
                         net (fo=4169, routed)        0.649     2.445    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/clk1x
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.495 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.433     2.928    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_parallel12_i/ipclk_pre
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.090     3.018 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_parallel12_i/clk1x_i/O
                         net (fo=175, routed)         0.273     3.291    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_parallel12_i/ipclk
    SLICE_X4Y37          FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_parallel12_i/irst_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.118     3.409 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_parallel12_i/irst_r_reg[2]/Q
                         net (fo=99, routed)          0.191     3.599    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_parallel12_i/pulse_cross_clock_hact_a_mclk_i/Q[0]
    SLICE_X4Y38          FDCE                                         f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_parallel12_i/pulse_cross_clock_hact_a_mclk_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk0 rise edge)      0.000     0.000 r  
    Y12                                               0.000     0.000 r  ffclk0p (IN)
                         net (fo=0)                   0.000     0.000    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.521     0.521 r  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=2, routed)           0.554     1.075    clocks393_i/dual_clock_pclk_i/pll_base_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.128 r  clocks393_i/dual_clock_pclk_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.840     1.968    clocks393_i/dual_clock_pclk_i/clk1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.998 r  clocks393_i/dual_clock_pclk_i/clk1x_i/O
                         net (fo=4169, routed)        0.880     2.878    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/clk1x
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.931 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.490     3.421    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_parallel12_i/ipclk_pre
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.093     3.514 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_parallel12_i/clk1x_i/O
                         net (fo=175, routed)         0.311     3.825    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_parallel12_i/pulse_cross_clock_hact_a_mclk_i/ipclk
    SLICE_X4Y38          FDCE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_parallel12_i/pulse_cross_clock_hact_a_mclk_i/in_reg_reg/C
                         clock pessimism             -0.519     3.306    
    SLICE_X4Y38          FDCE (Remov_fdce_C_CLR)     -0.050     3.256    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_parallel12_i/pulse_cross_clock_hact_a_mclk_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                         -3.256    
                         arrival time                           3.599    
  -------------------------------------------------------------------
                         slack                                  0.344    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  iclk1
  To Clock:  iclk1

Setup :            0  Failing Endpoints,  Worst Slack        7.642ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.348ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.642ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/irst_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by iclk1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            sensors393_i/sensor_channel_block[1].sensor_channel_i/sensor_fifo_i/pulse_cross_clock_eof_i/in_reg_reg/CLR
                            (recovery check against rising-edge clock iclk1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.417ns  (iclk1 rise@10.417ns - iclk1 rise@0.000ns)
  Data Path Delay:        2.410ns  (logic 0.269ns (11.163%)  route 2.141ns (88.837%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.893ns = ( 19.309 - 10.417 ) 
    Source Clock Delay      (SCD):    9.504ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1 rise edge)      0.000     0.000 r  
    Y12                                               0.000     0.000 r  ffclk0p (IN)
                         net (fo=0)                   0.000     0.000    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=2, routed)           1.253     2.159    clocks393_i/dual_clock_pclk_i/pll_base_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.247 r  clocks393_i/dual_clock_pclk_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           2.009     4.256    clocks393_i/dual_clock_pclk_i/clk1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     4.376 r  clocks393_i/dual_clock_pclk_i/clk1x_i/O
                         net (fo=4169, routed)        1.581     5.957    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/clk1x
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.045 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.628     7.673    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/ipclk_pre
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.793 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/clk1x_i/O
                         net (fo=175, routed)         1.711     9.504    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/ipclk
    SLICE_X3Y36          FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/irst_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.269     9.773 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/irst_r_reg[2]/Q
                         net (fo=99, routed)          2.141    11.914    sensors393_i/sensor_channel_block[1].sensor_channel_i/sensor_fifo_i/pulse_cross_clock_eof_i/Q[0]
    SLICE_X5Y14          FDCE                                         f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sensor_fifo_i/pulse_cross_clock_eof_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk1 rise edge)     10.417    10.417 r  
    Y12                                               0.000    10.417 r  ffclk0p (IN)
                         net (fo=0)                   0.000    10.417    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.827    11.243 r  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=2, routed)           1.170    12.413    clocks393_i/dual_clock_pclk_i/pll_base_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.496 r  clocks393_i/dual_clock_pclk_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.911    14.407    clocks393_i/dual_clock_pclk_i/clk1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    14.520 r  clocks393_i/dual_clock_pclk_i/clk1x_i/O
                         net (fo=4169, routed)        1.450    15.970    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/clk1x
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.053 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.544    17.597    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/ipclk_pre
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    17.710 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/clk1x_i/O
                         net (fo=175, routed)         1.599    19.309    sensors393_i/sensor_channel_block[1].sensor_channel_i/sensor_fifo_i/pulse_cross_clock_eof_i/ipclk
    SLICE_X5Y14          FDCE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sensor_fifo_i/pulse_cross_clock_eof_i/in_reg_reg/C
                         clock pessimism              0.583    19.892    
                         clock uncertainty           -0.082    19.811    
    SLICE_X5Y14          FDCE (Recov_fdce_C_CLR)     -0.255    19.556    sensors393_i/sensor_channel_block[1].sensor_channel_i/sensor_fifo_i/pulse_cross_clock_eof_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                         19.556    
                         arrival time                         -11.914    
  -------------------------------------------------------------------
                         slack                                  7.642    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/irst_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by iclk1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/pulse_cross_clock_hact_ext_a_mclk_i/in_reg_reg/CLR
                            (removal check against rising-edge clock iclk1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk1 rise@0.000ns - iclk1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.100ns (34.284%)  route 0.192ns (65.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.396ns
    Source Clock Delay      (SCD):    3.691ns
    Clock Pessimism Removal (CPR):    0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1 rise edge)      0.000     0.000 r  
    Y12                                               0.000     0.000 r  ffclk0p (IN)
                         net (fo=0)                   0.000     0.000    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=2, routed)           0.503     0.949    clocks393_i/dual_clock_pclk_i/pll_base_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.999 r  clocks393_i/dual_clock_pclk_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.771     1.770    clocks393_i/dual_clock_pclk_i/clk1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.796 r  clocks393_i/dual_clock_pclk_i/clk1x_i/O
                         net (fo=4169, routed)        0.596     2.392    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/clk1x
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.442 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.559     3.001    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/ipclk_pre
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.027 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/clk1x_i/O
                         net (fo=175, routed)         0.664     3.691    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/ipclk
    SLICE_X3Y36          FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/irst_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.100     3.791 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/irst_r_reg[2]/Q
                         net (fo=99, routed)          0.192     3.982    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/pulse_cross_clock_hact_ext_a_mclk_i/Q[0]
    SLICE_X3Y35          FDCE                                         f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/pulse_cross_clock_hact_ext_a_mclk_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk1 rise edge)      0.000     0.000 r  
    Y12                                               0.000     0.000 r  ffclk0p (IN)
                         net (fo=0)                   0.000     0.000    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.521     0.521 r  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=2, routed)           0.554     1.075    clocks393_i/dual_clock_pclk_i/pll_base_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.128 r  clocks393_i/dual_clock_pclk_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.840     1.968    clocks393_i/dual_clock_pclk_i/clk1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.998 r  clocks393_i/dual_clock_pclk_i/clk1x_i/O
                         net (fo=4169, routed)        0.807     2.805    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/clk1x
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.858 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.623     3.481    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/ipclk_pre
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.511 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/clk1x_i/O
                         net (fo=175, routed)         0.885     4.396    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/pulse_cross_clock_hact_ext_a_mclk_i/ipclk
    SLICE_X3Y35          FDCE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/pulse_cross_clock_hact_ext_a_mclk_i/in_reg_reg/C
                         clock pessimism             -0.692     3.704    
    SLICE_X3Y35          FDCE (Remov_fdce_C_CLR)     -0.069     3.635    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/pulse_cross_clock_hact_ext_a_mclk_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                         -3.635    
                         arrival time                           3.982    
  -------------------------------------------------------------------
                         slack                                  0.348    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  iclk2
  To Clock:  iclk2

Setup :            0  Failing Endpoints,  Worst Slack        7.168ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.894ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.168ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_parallel12_i/irst_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by iclk2  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            sensors393_i/sensor_channel_block[2].sensor_channel_i/sensor_fifo_i/pulse_cross_clock_eof_i/in_reg_reg/CLR
                            (recovery check against rising-edge clock iclk2  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.417ns  (iclk2 rise@10.417ns - iclk2 rise@0.000ns)
  Data Path Delay:        2.931ns  (logic 0.308ns (10.508%)  route 2.623ns (89.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.693ns = ( 18.109 - 10.417 ) 
    Source Clock Delay      (SCD):    8.178ns
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk2 rise edge)      0.000     0.000 r  
    Y12                                               0.000     0.000 r  ffclk0p (IN)
                         net (fo=0)                   0.000     0.000    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=2, routed)           1.253     2.159    clocks393_i/dual_clock_pclk_i/pll_base_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.247 r  clocks393_i/dual_clock_pclk_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           2.009     4.256    clocks393_i/dual_clock_pclk_i/clk1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     4.376 r  clocks393_i/dual_clock_pclk_i/clk1x_i/O
                         net (fo=4169, routed)        1.582     5.958    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/clk1x
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.046 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.106     7.152    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_parallel12_i/ipclk_pre
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.377     7.529 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_parallel12_i/clk1x_i/O
                         net (fo=175, routed)         0.649     8.178    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_parallel12_i/ipclk
    SLICE_X2Y78          FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_parallel12_i/irst_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.308     8.486 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_parallel12_i/irst_r_reg[2]/Q
                         net (fo=99, routed)          2.623    11.109    sensors393_i/sensor_channel_block[2].sensor_channel_i/sensor_fifo_i/pulse_cross_clock_eof_i/Q[0]
    SLICE_X13Y70         FDCE                                         f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sensor_fifo_i/pulse_cross_clock_eof_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk2 rise edge)     10.417    10.417 r  
    Y12                                               0.000    10.417 r  ffclk0p (IN)
                         net (fo=0)                   0.000    10.417    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.827    11.243 r  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=2, routed)           1.170    12.413    clocks393_i/dual_clock_pclk_i/pll_base_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.496 r  clocks393_i/dual_clock_pclk_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.911    14.407    clocks393_i/dual_clock_pclk_i/clk1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    14.520 r  clocks393_i/dual_clock_pclk_i/clk1x_i/O
                         net (fo=4169, routed)        1.452    15.972    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/clk1x
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.055 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.016    17.071    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_parallel12_i/ipclk_pre
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.370    17.441 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_parallel12_i/clk1x_i/O
                         net (fo=175, routed)         0.668    18.109    sensors393_i/sensor_channel_block[2].sensor_channel_i/sensor_fifo_i/pulse_cross_clock_eof_i/ipclk
    SLICE_X13Y70         FDCE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sensor_fifo_i/pulse_cross_clock_eof_i/in_reg_reg/C
                         clock pessimism              0.504    18.613    
                         clock uncertainty           -0.082    18.532    
    SLICE_X13Y70         FDCE (Recov_fdce_C_CLR)     -0.255    18.277    sensors393_i/sensor_channel_block[2].sensor_channel_i/sensor_fifo_i/pulse_cross_clock_eof_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                         18.277    
                         arrival time                         -11.109    
  -------------------------------------------------------------------
                         slack                                  7.168    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.894ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_parallel12_i/irst_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by iclk2  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_parallel12_i/pulse_cross_clock_hact_ext_a_mclk_i/in_reg_reg/CLR
                            (removal check against rising-edge clock iclk2  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk2 rise@0.000ns - iclk2 rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.118ns (13.303%)  route 0.769ns (86.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.750ns
    Source Clock Delay      (SCD):    3.231ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk2 rise edge)      0.000     0.000 r  
    Y12                                               0.000     0.000 r  ffclk0p (IN)
                         net (fo=0)                   0.000     0.000    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=2, routed)           0.503     0.949    clocks393_i/dual_clock_pclk_i/pll_base_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.999 r  clocks393_i/dual_clock_pclk_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.771     1.770    clocks393_i/dual_clock_pclk_i/clk1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.796 r  clocks393_i/dual_clock_pclk_i/clk1x_i/O
                         net (fo=4169, routed)        0.597     2.393    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/clk1x
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.443 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.433     2.876    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_parallel12_i/ipclk_pre
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.090     2.966 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_parallel12_i/clk1x_i/O
                         net (fo=175, routed)         0.265     3.231    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_parallel12_i/ipclk
    SLICE_X2Y78          FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_parallel12_i/irst_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.118     3.349 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_parallel12_i/irst_r_reg[2]/Q
                         net (fo=99, routed)          0.769     4.118    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_parallel12_i/pulse_cross_clock_hact_ext_a_mclk_i/Q[0]
    SLICE_X4Y85          FDCE                                         f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_parallel12_i/pulse_cross_clock_hact_ext_a_mclk_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk2 rise edge)      0.000     0.000 r  
    Y12                                               0.000     0.000 r  ffclk0p (IN)
                         net (fo=0)                   0.000     0.000    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.521     0.521 r  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=2, routed)           0.554     1.075    clocks393_i/dual_clock_pclk_i/pll_base_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.128 r  clocks393_i/dual_clock_pclk_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.840     1.968    clocks393_i/dual_clock_pclk_i/clk1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.998 r  clocks393_i/dual_clock_pclk_i/clk1x_i/O
                         net (fo=4169, routed)        0.808     2.806    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/clk1x
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.859 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.490     3.349    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_parallel12_i/ipclk_pre
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.093     3.442 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_parallel12_i/clk1x_i/O
                         net (fo=175, routed)         0.308     3.750    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_parallel12_i/pulse_cross_clock_hact_ext_a_mclk_i/ipclk
    SLICE_X4Y85          FDCE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_parallel12_i/pulse_cross_clock_hact_ext_a_mclk_i/in_reg_reg/C
                         clock pessimism             -0.476     3.274    
    SLICE_X4Y85          FDCE (Remov_fdce_C_CLR)     -0.050     3.224    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_parallel12_i/pulse_cross_clock_hact_ext_a_mclk_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                         -3.224    
                         arrival time                           4.118    
  -------------------------------------------------------------------
                         slack                                  0.894    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  iclk3
  To Clock:  iclk3

Setup :            0  Failing Endpoints,  Worst Slack        7.127ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.597ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.127ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_parallel12_i/irst_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by iclk3  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            sensors393_i/sensor_channel_block[3].sensor_channel_i/sensor_fifo_i/pulse_cross_clock_sol_i/in_reg_reg/CLR
                            (recovery check against rising-edge clock iclk3  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.417ns  (iclk3 rise@10.417ns - iclk3 rise@0.000ns)
  Data Path Delay:        2.945ns  (logic 0.308ns (10.460%)  route 2.637ns (89.540%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.982ns = ( 19.398 - 10.417 ) 
    Source Clock Delay      (SCD):    9.723ns
    Clock Pessimism Removal (CPR):    0.669ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk3 rise edge)      0.000     0.000 r  
    Y12                                               0.000     0.000 r  ffclk0p (IN)
                         net (fo=0)                   0.000     0.000    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=2, routed)           1.253     2.159    clocks393_i/dual_clock_pclk_i/pll_base_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.247 r  clocks393_i/dual_clock_pclk_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           2.009     4.256    clocks393_i/dual_clock_pclk_i/clk1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     4.376 r  clocks393_i/dual_clock_pclk_i/clk1x_i/O
                         net (fo=4169, routed)        1.759     6.135    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/clk1x
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.223 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.875     8.098    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_parallel12_i/ipclk_pre
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     8.218 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_parallel12_i/clk1x_i/O
                         net (fo=175, routed)         1.505     9.723    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_parallel12_i/ipclk
    SLICE_X0Y76          FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_parallel12_i/irst_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.308    10.031 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_parallel12_i/irst_r_reg[2]/Q
                         net (fo=99, routed)          2.637    12.667    sensors393_i/sensor_channel_block[3].sensor_channel_i/sensor_fifo_i/pulse_cross_clock_sol_i/Q[0]
    SLICE_X16Y54         FDCE                                         f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sensor_fifo_i/pulse_cross_clock_sol_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk3 rise edge)     10.417    10.417 r  
    Y12                                               0.000    10.417 r  ffclk0p (IN)
                         net (fo=0)                   0.000    10.417    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.827    11.243 r  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=2, routed)           1.170    12.413    clocks393_i/dual_clock_pclk_i/pll_base_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.496 r  clocks393_i/dual_clock_pclk_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.911    14.407    clocks393_i/dual_clock_pclk_i/clk1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    14.520 r  clocks393_i/dual_clock_pclk_i/clk1x_i/O
                         net (fo=4169, routed)        1.571    16.091    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/clk1x
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.174 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.760    17.934    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_parallel12_i/ipclk_pre
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    18.047 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_parallel12_i/clk1x_i/O
                         net (fo=175, routed)         1.351    19.398    sensors393_i/sensor_channel_block[3].sensor_channel_i/sensor_fifo_i/pulse_cross_clock_sol_i/ipclk
    SLICE_X16Y54         FDCE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sensor_fifo_i/pulse_cross_clock_sol_i/in_reg_reg/C
                         clock pessimism              0.669    20.068    
                         clock uncertainty           -0.082    19.986    
    SLICE_X16Y54         FDCE (Recov_fdce_C_CLR)     -0.192    19.794    sensors393_i/sensor_channel_block[3].sensor_channel_i/sensor_fifo_i/pulse_cross_clock_sol_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                         19.794    
                         arrival time                         -12.667    
  -------------------------------------------------------------------
                         slack                                  7.127    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_parallel12_i/irst_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by iclk3  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_parallel12_i/pulse_cross_clock_hact_ext_a_mclk_i/in_reg_reg/CLR
                            (removal check against rising-edge clock iclk3  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk3 rise@0.000ns - iclk3 rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.118ns (21.196%)  route 0.439ns (78.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.605ns
    Source Clock Delay      (SCD):    3.896ns
    Clock Pessimism Removal (CPR):    0.680ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk3 rise edge)      0.000     0.000 r  
    Y12                                               0.000     0.000 r  ffclk0p (IN)
                         net (fo=0)                   0.000     0.000    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=2, routed)           0.503     0.949    clocks393_i/dual_clock_pclk_i/pll_base_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.999 r  clocks393_i/dual_clock_pclk_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.771     1.770    clocks393_i/dual_clock_pclk_i/clk1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.796 r  clocks393_i/dual_clock_pclk_i/clk1x_i/O
                         net (fo=4169, routed)        0.662     2.458    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/clk1x
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.508 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.756     3.264    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_parallel12_i/ipclk_pre
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.290 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_parallel12_i/clk1x_i/O
                         net (fo=175, routed)         0.606     3.896    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_parallel12_i/ipclk
    SLICE_X0Y76          FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_parallel12_i/irst_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.118     4.014 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_parallel12_i/irst_r_reg[2]/Q
                         net (fo=99, routed)          0.439     4.452    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_parallel12_i/pulse_cross_clock_hact_ext_a_mclk_i/Q[0]
    SLICE_X5Y74          FDCE                                         f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_parallel12_i/pulse_cross_clock_hact_ext_a_mclk_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk3 rise edge)      0.000     0.000 r  
    Y12                                               0.000     0.000 r  ffclk0p (IN)
                         net (fo=0)                   0.000     0.000    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.521     0.521 r  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=2, routed)           0.554     1.075    clocks393_i/dual_clock_pclk_i/pll_base_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.128 r  clocks393_i/dual_clock_pclk_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.840     1.968    clocks393_i/dual_clock_pclk_i/clk1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.998 r  clocks393_i/dual_clock_pclk_i/clk1x_i/O
                         net (fo=4169, routed)        0.898     2.896    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/clk1x
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.949 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_parallel12_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.823     3.772    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_parallel12_i/ipclk_pre
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     3.802 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_parallel12_i/clk1x_i/O
                         net (fo=175, routed)         0.803     4.605    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_parallel12_i/pulse_cross_clock_hact_ext_a_mclk_i/ipclk
    SLICE_X5Y74          FDCE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_parallel12_i/pulse_cross_clock_hact_ext_a_mclk_i/in_reg_reg/C
                         clock pessimism             -0.680     3.925    
    SLICE_X5Y74          FDCE (Remov_fdce_C_CLR)     -0.069     3.856    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_parallel12_i/pulse_cross_clock_hact_ext_a_mclk_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                         -3.856    
                         arrival time                           4.452    
  -------------------------------------------------------------------
                         slack                                  0.597    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pclk
  To Clock:  pclk

Setup :            0  Failing Endpoints,  Worst Slack        4.869ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.451ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.869ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/prst_with_sens_mrst_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            sensors393_i/sensor_channel_block[1].sensor_channel_i/pulse_cross_clock_eof_mclk_i/in_reg_reg/CLR
                            (recovery check against rising-edge clock pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.417ns  (pclk rise@10.417ns - pclk rise@0.000ns)
  Data Path Delay:        4.747ns  (logic 0.269ns (5.667%)  route 4.478ns (94.333%))
  Logic Levels:           0  
  Clock Path Skew:        -0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.379ns = ( 15.795 - 10.417 ) 
    Source Clock Delay      (SCD):    6.088ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    Y12                                               0.000     0.000 r  ffclk0p (IN)
                         net (fo=0)                   0.000     0.000    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=2, routed)           1.253     2.159    clocks393_i/dual_clock_pclk_i/pll_base_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.247 r  clocks393_i/dual_clock_pclk_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           2.009     4.256    clocks393_i/dual_clock_pclk_i/clk1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     4.376 r  clocks393_i/dual_clock_pclk_i/clk1x_i/O
                         net (fo=4169, routed)        1.712     6.088    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/clk1x
    SLICE_X3Y37          FDPE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/prst_with_sens_mrst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDPE (Prop_fdpe_C_Q)         0.269     6.357 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_parallel12_i/prst_with_sens_mrst_reg[0]/Q
                         net (fo=126, routed)         4.478    10.835    sensors393_i/sensor_channel_block[1].sensor_channel_i/pulse_cross_clock_eof_mclk_i/Q[0]
    SLICE_X35Y80         FDCE                                         f  sensors393_i/sensor_channel_block[1].sensor_channel_i/pulse_cross_clock_eof_mclk_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      10.417    10.417 r  
    Y12                                               0.000    10.417 r  ffclk0p (IN)
                         net (fo=0)                   0.000    10.417    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.827    11.243 r  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=2, routed)           1.170    12.413    clocks393_i/dual_clock_pclk_i/pll_base_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.496 r  clocks393_i/dual_clock_pclk_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.911    14.407    clocks393_i/dual_clock_pclk_i/clk1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    14.520 r  clocks393_i/dual_clock_pclk_i/clk1x_i/O
                         net (fo=4169, routed)        1.275    15.795    sensors393_i/sensor_channel_block[1].sensor_channel_i/pulse_cross_clock_eof_mclk_i/clk1x
    SLICE_X35Y80         FDCE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/pulse_cross_clock_eof_mclk_i/in_reg_reg/C
                         clock pessimism              0.282    16.077    
                         clock uncertainty           -0.119    15.959    
    SLICE_X35Y80         FDCE (Recov_fdce_C_CLR)     -0.255    15.704    sensors393_i/sensor_channel_block[1].sensor_channel_i/pulse_cross_clock_eof_mclk_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                         15.704    
                         arrival time                         -10.835    
  -------------------------------------------------------------------
                         slack                                  4.869    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_sync_i/en_pclk_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_sync_i/pulse_cross_clock_sof_late_i/in_reg_reg/CLR
                            (removal check against rising-edge clock pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.157ns (37.867%)  route 0.258ns (62.133%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    2.343ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    Y12                                               0.000     0.000 r  ffclk0p (IN)
                         net (fo=0)                   0.000     0.000    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=2, routed)           0.503     0.949    clocks393_i/dual_clock_pclk_i/pll_base_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.999 r  clocks393_i/dual_clock_pclk_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.771     1.770    clocks393_i/dual_clock_pclk_i/clk1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.796 r  clocks393_i/dual_clock_pclk_i/clk1x_i/O
                         net (fo=4169, routed)        0.547     2.343    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_sync_i/clk1x
    SLICE_X37Y92         FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_sync_i/en_pclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDRE (Prop_fdre_C_Q)         0.091     2.434 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_sync_i/en_pclk_reg/Q
                         net (fo=1, routed)           0.117     2.550    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_sync_i/pulse_cross_clock_sof_late_i/en_pclk
    SLICE_X37Y92         LUT1 (Prop_lut1_I0_O)        0.066     2.616 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_sync_i/pulse_cross_clock_sof_late_i/in_reg_i_2__2/O
                         net (fo=2, routed)           0.141     2.757    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_sync_i/pulse_cross_clock_sof_late_i/rst0
    SLICE_X36Y91         FDCE                                         f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_sync_i/pulse_cross_clock_sof_late_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 r  
    Y12                                               0.000     0.000 r  ffclk0p (IN)
                         net (fo=0)                   0.000     0.000    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.521     0.521 r  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=2, routed)           0.554     1.075    clocks393_i/dual_clock_pclk_i/pll_base_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.128 r  clocks393_i/dual_clock_pclk_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.840     1.968    clocks393_i/dual_clock_pclk_i/clk1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.998 r  clocks393_i/dual_clock_pclk_i/clk1x_i/O
                         net (fo=4169, routed)        0.747     2.745    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_sync_i/pulse_cross_clock_sof_late_i/clk1x
    SLICE_X36Y91         FDCE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_sync_i/pulse_cross_clock_sof_late_i/in_reg_reg/C
                         clock pessimism             -0.388     2.357    
    SLICE_X36Y91         FDCE (Remov_fdce_C_CLR)     -0.050     2.307    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_sync_i/pulse_cross_clock_sof_late_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.307    
                         arrival time                           2.757    
  -------------------------------------------------------------------
                         slack                                  0.451    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sclk
  To Clock:  sclk

Setup :            0  Failing Endpoints,  Worst Slack        5.436ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.413ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.436ns  (required time - arrival time)
  Source:                 timing393_i/camsync393_i/level_cross_clocks_en_pclki/level_cross_clock_block[0].level_cross_clocks_sync_i/sync_zer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timing393_i/camsync393_i/i_ts_stb_mclk0/in_reg_reg/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 0.404ns (10.584%)  route 3.413ns (89.416%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.552ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.784     1.784    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.872 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT3
                         net (fo=1, routed)           1.868     3.740    clocks393_i/sync_clk_i/sync_clk_pre
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.120     3.860 r  clocks393_i/sync_clk_i/clk1x_i/O
                         net (fo=1564, routed)        1.692     5.552    timing393_i/camsync393_i/level_cross_clocks_en_pclki/level_cross_clock_block[0].level_cross_clocks_sync_i/CLK
    SLICE_X112Y157       FDRE                                         r  timing393_i/camsync393_i/level_cross_clocks_en_pclki/level_cross_clock_block[0].level_cross_clocks_sync_i/sync_zer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y157       FDRE (Prop_fdre_C_Q)         0.246     5.798 r  timing393_i/camsync393_i/level_cross_clocks_en_pclki/level_cross_clock_block[0].level_cross_clocks_sync_i/sync_zer_reg[1]/Q
                         net (fo=3, routed)           0.329     6.127    sync_resets_i/rst_block[3].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/sync_zer_reg[1]_0[0]
    SLICE_X112Y157       LUT2 (Prop_lut2_I1_O)        0.158     6.285 f  sync_resets_i/rst_block[3].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/in_reg_i_1__133/O
                         net (fo=34, routed)          3.084     9.369    timing393_i/camsync393_i/i_ts_stb_mclk0/regs_reg[1]
    SLICE_X71Y118        FDCE                                         f  timing393_i/camsync393_i/i_ts_stb_mclk0/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    10.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.593    11.593    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    11.676 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT3
                         net (fo=1, routed)           1.754    13.430    clocks393_i/sync_clk_i/sync_clk_pre
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.113    13.543 r  clocks393_i/sync_clk_i/clk1x_i/O
                         net (fo=1564, routed)        1.265    14.808    timing393_i/camsync393_i/i_ts_stb_mclk0/CLK
    SLICE_X71Y118        FDCE                                         r  timing393_i/camsync393_i/i_ts_stb_mclk0/in_reg_reg/C
                         clock pessimism              0.327    15.135    
                         clock uncertainty           -0.075    15.060    
    SLICE_X71Y118        FDCE (Recov_fdce_C_CLR)     -0.255    14.805    timing393_i/camsync393_i/i_ts_stb_mclk0/in_reg_reg
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                          -9.369    
  -------------------------------------------------------------------
                         slack                                  5.436    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 sync_resets_i/rst_block[3].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timing393_i/camsync393_i/i_ts_snap_mclk2/in_reg_reg/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.155ns (43.350%)  route 0.203ns (56.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.732ns
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.666     0.666    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.716 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT3
                         net (fo=1, routed)           0.774     1.490    clocks393_i/sync_clk_i/sync_clk_pre
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     1.516 r  clocks393_i/sync_clk_i/clk1x_i/O
                         net (fo=1564, routed)        0.677     2.193    sync_resets_i/rst_block[3].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/pwrdwn_clk_reg[0]
    SLICE_X112Y157       FDRE                                         r  sync_resets_i/rst_block[3].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y157       FDRE (Prop_fdre_C_Q)         0.091     2.284 f  sync_resets_i/rst_block[3].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[1]/Q
                         net (fo=1, routed)           0.088     2.372    sync_resets_i/rst_block[3].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/crst
    SLICE_X112Y157       LUT2 (Prop_lut2_I0_O)        0.064     2.436 f  sync_resets_i/rst_block[3].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/in_reg_i_1__133/O
                         net (fo=34, routed)          0.115     2.551    timing393_i/camsync393_i/i_ts_snap_mclk2/regs_reg[1]
    SLICE_X113Y158       FDCE                                         f  timing393_i/camsync393_i/i_ts_snap_mclk2/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.903     0.903    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.956 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT3
                         net (fo=1, routed)           0.843     1.799    clocks393_i/sync_clk_i/sync_clk_pre
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     1.829 r  clocks393_i/sync_clk_i/clk1x_i/O
                         net (fo=1564, routed)        0.903     2.732    timing393_i/camsync393_i/i_ts_snap_mclk2/CLK
    SLICE_X113Y158       FDCE                                         r  timing393_i/camsync393_i/i_ts_snap_mclk2/in_reg_reg/C
                         clock pessimism             -0.525     2.207    
    SLICE_X113Y158       FDCE (Remov_fdce_C_CLR)     -0.069     2.138    timing393_i/camsync393_i/i_ts_snap_mclk2/in_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.138    
                         arrival time                           2.551    
  -------------------------------------------------------------------
                         slack                                  0.413    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  usrclk2
  To Clock:  usrclk2

Setup :            0  Failing Endpoints,  Worst Slack        6.883ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.792ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.883ns  (required time - arrival time)
  Source:                 sata_top/ahci_sata_layers_i/phy/sata_reset_done_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by usrclk2  {rise@0.000ns fall@6.666ns period=13.333ns})
  Destination:            sata_top/ahci_top_i/ahci_dma_i/ahci_dma_wr_fifo_i/init_confirm_i/in_reg_reg/CLR
                            (recovery check against rising-edge clock usrclk2  {rise@0.000ns fall@6.666ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (usrclk2 rise@13.333ns - usrclk2 rise@0.000ns)
  Data Path Delay:        6.042ns  (logic 0.375ns (6.206%)  route 5.667ns (93.794%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.932ns = ( 16.265 - 13.333 ) 
    Source Clock Delay      (SCD):    3.329ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usrclk2 rise edge)    0.000     0.000 r  
    SLICE_X61Y46         FDRE                         0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/usrclk2_r_reg/Q
                         net (fo=2, routed)           1.820     1.820    sata_top/ahci_sata_layers_i/phy/bufg_sclk/usrclk2_r
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     1.940 r  sata_top/ahci_sata_layers_i/phy/bufg_sclk/clk1x_i/O
                         net (fo=2023, routed)        1.389     3.329    sata_top/ahci_sata_layers_i/phy/rxdata_reg[0]__0
    SLICE_X57Y51         FDCE                                         r  sata_top/ahci_sata_layers_i/phy/sata_reset_done_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y51         FDCE (Prop_fdce_C_Q)         0.269     3.598 r  sata_top/ahci_sata_layers_i/phy/sata_reset_done_r_reg[2]/Q
                         net (fo=1, routed)           0.855     4.453    sata_top/ahci_sata_layers_i/phy/sata_reset_done_r_reg_n_0_[2]
    SLICE_X57Y51         LUT3 (Prop_lut3_I1_O)        0.053     4.506 f  sata_top/ahci_sata_layers_i/phy/was_rst_i_1/O
                         net (fo=278, routed)         4.272     8.778    sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/ahci_dma_rd_stuff_i/sata_reset_done_r_reg[0]
    SLICE_X40Y138        LUT2 (Prop_lut2_I1_O)        0.053     8.831 f  sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/ahci_dma_rd_stuff_i/dout_vld_r[1]_i_1/O
                         net (fo=15, routed)          0.540     9.371    sata_top/ahci_top_i/ahci_dma_i/ahci_dma_wr_fifo_i/init_confirm_i/SR[0]
    SLICE_X39Y139        FDCE                                         f  sata_top/ahci_top_i/ahci_dma_i/ahci_dma_wr_fifo_i/init_confirm_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock usrclk2 rise edge)   13.333    13.333 r  
    SLICE_X61Y46         FDRE                         0.000    13.333 r  sata_top/ahci_sata_layers_i/phy/usrclk2_r_reg/Q
                         net (fo=2, routed)           1.547    14.880    sata_top/ahci_sata_layers_i/phy/bufg_sclk/usrclk2_r
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    14.993 r  sata_top/ahci_sata_layers_i/phy/bufg_sclk/clk1x_i/O
                         net (fo=2023, routed)        1.272    16.265    sata_top/ahci_top_i/ahci_dma_i/ahci_dma_wr_fifo_i/init_confirm_i/usrclk2_r_reg
    SLICE_X39Y139        FDCE                                         r  sata_top/ahci_top_i/ahci_dma_i/ahci_dma_wr_fifo_i/init_confirm_i/in_reg_reg/C
                         clock pessimism              0.280    16.545    
                         clock uncertainty           -0.035    16.509    
    SLICE_X39Y139        FDCE (Recov_fdce_C_CLR)     -0.255    16.254    sata_top/ahci_top_i/ahci_dma_i/ahci_dma_wr_fifo_i/init_confirm_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                         16.254    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                  6.883    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.792ns  (arrival time - required time)
  Source:                 sata_top/ahci_top_i/ahci_dma_i/abort_busy_mclk_reg/C
                            (rising edge-triggered cell FDRE clocked by usrclk2  {rise@0.000ns fall@6.666ns period=13.333ns})
  Destination:            sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/done_flush_i/in_reg_reg/CLR
                            (removal check against rising-edge clock usrclk2  {rise@0.000ns fall@6.666ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (usrclk2 rise@0.000ns - usrclk2 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.128ns (16.794%)  route 0.634ns (83.206%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.725ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usrclk2 rise edge)    0.000     0.000 r  
    SLICE_X61Y46         FDRE                         0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/usrclk2_r_reg/Q
                         net (fo=2, routed)           0.813     0.813    sata_top/ahci_sata_layers_i/phy/bufg_sclk/usrclk2_r
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.839 r  sata_top/ahci_sata_layers_i/phy/bufg_sclk/clk1x_i/O
                         net (fo=2023, routed)        0.522     1.361    sata_top/ahci_top_i/ahci_dma_i/usrclk2_r_reg
    SLICE_X37Y123        FDRE                                         r  sata_top/ahci_top_i/ahci_dma_i/abort_busy_mclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y123        FDRE (Prop_fdre_C_Q)         0.100     1.461 f  sata_top/ahci_top_i/ahci_dma_i/abort_busy_mclk_reg/Q
                         net (fo=18, routed)          0.474     1.935    sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/ahci_dma_rd_stuff_i/abort_busy_mclk_reg
    SLICE_X40Y138        LUT2 (Prop_lut2_I0_O)        0.028     1.963 f  sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/ahci_dma_rd_stuff_i/dout_vld_r[1]_i_1/O
                         net (fo=15, routed)          0.160     2.123    sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/done_flush_i/abort_busy_mclk_reg
    SLICE_X40Y136        FDCE                                         f  sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/done_flush_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock usrclk2 rise edge)    0.000     0.000 r  
    SLICE_X61Y46         FDRE                         0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/usrclk2_r_reg/Q
                         net (fo=2, routed)           0.961     0.961    sata_top/ahci_sata_layers_i/phy/bufg_sclk/usrclk2_r
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.991 r  sata_top/ahci_sata_layers_i/phy/bufg_sclk/clk1x_i/O
                         net (fo=2023, routed)        0.734     1.725    sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/done_flush_i/usrclk2_r_reg
    SLICE_X40Y136        FDCE                                         r  sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/done_flush_i/in_reg_reg/C
                         clock pessimism             -0.325     1.400    
    SLICE_X40Y136        FDCE (Remov_fdce_C_CLR)     -0.069     1.331    sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/done_flush_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.792    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  xclk
  To Clock:  xclk

Setup :            0  Failing Endpoints,  Worst Slack        0.594ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.486ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.594ns  (required time - arrival time)
  Source:                 sync_resets_i/rst_block[2].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by xclk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            compressor393_i/cmprs_channel_block[3].jp_channel_i/cmprs_raw_buf_iface_i/next_page_chn_i/in_reg_reg/CLR
                            (recovery check against rising-edge clock xclk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (xclk rise@4.167ns - xclk rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 0.269ns (8.011%)  route 3.089ns (91.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 9.197 - 4.167 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.784     1.784    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.872 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           1.868     3.740    clocks393_i/xclk_i/xclk_pre
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.120     3.860 r  clocks393_i/xclk_i/clk1x_i/O
                         net (fo=13488, routed)       1.389     5.249    sync_resets_i/rst_block[2].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/CLK
    SLICE_X57Y91         FDRE                                         r  sync_resets_i/rst_block[2].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y91         FDRE (Prop_fdre_C_Q)         0.269     5.518 f  sync_resets_i/rst_block[2].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[1]/Q
                         net (fo=116, routed)         3.089     8.607    compressor393_i/cmprs_channel_block[3].jp_channel_i/cmprs_raw_buf_iface_i/next_page_chn_i/Q[0]
    SLICE_X74Y47         FDCE                                         f  compressor393_i/cmprs_channel_block[3].jp_channel_i/cmprs_raw_buf_iface_i/next_page_chn_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xclk rise edge)       4.167     4.167 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     4.167 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.593     5.760    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.843 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           1.754     7.597    clocks393_i/xclk_i/xclk_pre
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.113     7.710 r  clocks393_i/xclk_i/clk1x_i/O
                         net (fo=13488, routed)       1.487     9.197    compressor393_i/cmprs_channel_block[3].jp_channel_i/cmprs_raw_buf_iface_i/next_page_chn_i/xclk
    SLICE_X74Y47         FDCE                                         r  compressor393_i/cmprs_channel_block[3].jp_channel_i/cmprs_raw_buf_iface_i/next_page_chn_i/in_reg_reg/C
                         clock pessimism              0.327     9.524    
                         clock uncertainty           -0.067     9.456    
    SLICE_X74Y47         FDCE (Recov_fdce_C_CLR)     -0.255     9.201    compressor393_i/cmprs_channel_block[3].jp_channel_i/cmprs_raw_buf_iface_i/next_page_chn_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                          9.201    
                         arrival time                          -8.607    
  -------------------------------------------------------------------
                         slack                                  0.594    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 compressor393_i/cmprs_channel_block[1].jp_channel_i/csconvert_i/en_converters_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by xclk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            compressor393_i/cmprs_channel_block[1].jp_channel_i/csconvert_i/i_csconvert18/pd0_reg[0]/CLR
                            (removal check against rising-edge clock xclk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xclk rise@0.000ns - xclk rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.128ns (29.826%)  route 0.301ns (70.174%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.666     0.666    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.716 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           0.774     1.490    clocks393_i/xclk_i/xclk_pre
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.516 r  clocks393_i/xclk_i/clk1x_i/O
                         net (fo=13488, routed)       0.594     2.110    compressor393_i/cmprs_channel_block[1].jp_channel_i/csconvert_i/xclk
    SLICE_X65Y12         FDRE                                         r  compressor393_i/cmprs_channel_block[1].jp_channel_i/csconvert_i/en_converters_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDRE (Prop_fdre_C_Q)         0.100     2.210 r  compressor393_i/cmprs_channel_block[1].jp_channel_i/csconvert_i/en_converters_reg[0]/Q
                         net (fo=6, routed)           0.197     2.407    compressor393_i/cmprs_channel_block[1].jp_channel_i/csconvert_i/i_csconvert18/en_converters_reg[0][0]
    SLICE_X64Y12         LUT1 (Prop_lut1_I0_O)        0.028     2.435 f  compressor393_i/cmprs_channel_block[1].jp_channel_i/csconvert_i/i_csconvert18/pd0[7]_i_1__0/O
                         net (fo=8, routed)           0.104     2.539    compressor393_i/cmprs_channel_block[1].jp_channel_i/csconvert_i/i_csconvert18/pd0[7]_i_1__0_n_0
    SLICE_X65Y13         FDCE                                         f  compressor393_i/cmprs_channel_block[1].jp_channel_i/csconvert_i/i_csconvert18/pd0_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.903     0.903    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.956 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           0.843     1.799    clocks393_i/xclk_i/xclk_pre
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.829 r  clocks393_i/xclk_i/clk1x_i/O
                         net (fo=13488, routed)       0.813     2.642    compressor393_i/cmprs_channel_block[1].jp_channel_i/csconvert_i/i_csconvert18/xclk
    SLICE_X65Y13         FDCE                                         r  compressor393_i/cmprs_channel_block[1].jp_channel_i/csconvert_i/i_csconvert18/pd0_reg[0]/C
                         clock pessimism             -0.520     2.122    
    SLICE_X65Y13         FDCE (Remov_fdce_C_CLR)     -0.069     2.053    compressor393_i/cmprs_channel_block[1].jp_channel_i/csconvert_i/i_csconvert18/pd0_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.053    
                         arrival time                           2.539    
  -------------------------------------------------------------------
                         slack                                  0.486    





