-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity sr_fft_fft_32pt is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    in_real_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    in_real_0_ce0 : OUT STD_LOGIC;
    in_real_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_real_0_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    in_real_0_ce1 : OUT STD_LOGIC;
    in_real_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_real_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    in_real_1_ce0 : OUT STD_LOGIC;
    in_real_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_real_1_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    in_real_1_ce1 : OUT STD_LOGIC;
    in_real_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_real_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    in_real_2_ce0 : OUT STD_LOGIC;
    in_real_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_real_2_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    in_real_2_ce1 : OUT STD_LOGIC;
    in_real_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_real_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    in_real_3_ce0 : OUT STD_LOGIC;
    in_real_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_real_3_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    in_real_3_ce1 : OUT STD_LOGIC;
    in_real_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_real_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    in_real_4_ce0 : OUT STD_LOGIC;
    in_real_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_real_4_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    in_real_4_ce1 : OUT STD_LOGIC;
    in_real_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_real_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    in_real_5_ce0 : OUT STD_LOGIC;
    in_real_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_real_5_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    in_real_5_ce1 : OUT STD_LOGIC;
    in_real_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_real_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    in_real_6_ce0 : OUT STD_LOGIC;
    in_real_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_real_6_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    in_real_6_ce1 : OUT STD_LOGIC;
    in_real_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_real_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    in_real_7_ce0 : OUT STD_LOGIC;
    in_real_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_real_7_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    in_real_7_ce1 : OUT STD_LOGIC;
    in_real_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_imag_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    in_imag_0_ce0 : OUT STD_LOGIC;
    in_imag_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_imag_0_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    in_imag_0_ce1 : OUT STD_LOGIC;
    in_imag_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_imag_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    in_imag_1_ce0 : OUT STD_LOGIC;
    in_imag_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_imag_1_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    in_imag_1_ce1 : OUT STD_LOGIC;
    in_imag_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_imag_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    in_imag_2_ce0 : OUT STD_LOGIC;
    in_imag_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_imag_2_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    in_imag_2_ce1 : OUT STD_LOGIC;
    in_imag_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_imag_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    in_imag_3_ce0 : OUT STD_LOGIC;
    in_imag_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_imag_3_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    in_imag_3_ce1 : OUT STD_LOGIC;
    in_imag_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_imag_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    in_imag_4_ce0 : OUT STD_LOGIC;
    in_imag_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_imag_4_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    in_imag_4_ce1 : OUT STD_LOGIC;
    in_imag_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_imag_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    in_imag_5_ce0 : OUT STD_LOGIC;
    in_imag_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_imag_5_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    in_imag_5_ce1 : OUT STD_LOGIC;
    in_imag_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_imag_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    in_imag_6_ce0 : OUT STD_LOGIC;
    in_imag_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_imag_6_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    in_imag_6_ce1 : OUT STD_LOGIC;
    in_imag_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_imag_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    in_imag_7_ce0 : OUT STD_LOGIC;
    in_imag_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_imag_7_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    in_imag_7_ce1 : OUT STD_LOGIC;
    in_imag_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    out_real_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    out_real_0_ce0 : OUT STD_LOGIC;
    out_real_0_we0 : OUT STD_LOGIC;
    out_real_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_real_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    out_real_1_ce0 : OUT STD_LOGIC;
    out_real_1_we0 : OUT STD_LOGIC;
    out_real_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_real_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    out_real_2_ce0 : OUT STD_LOGIC;
    out_real_2_we0 : OUT STD_LOGIC;
    out_real_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_real_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    out_real_3_ce0 : OUT STD_LOGIC;
    out_real_3_we0 : OUT STD_LOGIC;
    out_real_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_real_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    out_real_4_ce0 : OUT STD_LOGIC;
    out_real_4_we0 : OUT STD_LOGIC;
    out_real_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_real_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    out_real_5_ce0 : OUT STD_LOGIC;
    out_real_5_we0 : OUT STD_LOGIC;
    out_real_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_real_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    out_real_6_ce0 : OUT STD_LOGIC;
    out_real_6_we0 : OUT STD_LOGIC;
    out_real_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_real_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    out_real_7_ce0 : OUT STD_LOGIC;
    out_real_7_we0 : OUT STD_LOGIC;
    out_real_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_imag_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    out_imag_0_ce0 : OUT STD_LOGIC;
    out_imag_0_we0 : OUT STD_LOGIC;
    out_imag_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_imag_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    out_imag_1_ce0 : OUT STD_LOGIC;
    out_imag_1_we0 : OUT STD_LOGIC;
    out_imag_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_imag_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    out_imag_2_ce0 : OUT STD_LOGIC;
    out_imag_2_we0 : OUT STD_LOGIC;
    out_imag_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_imag_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    out_imag_3_ce0 : OUT STD_LOGIC;
    out_imag_3_we0 : OUT STD_LOGIC;
    out_imag_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_imag_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    out_imag_4_ce0 : OUT STD_LOGIC;
    out_imag_4_we0 : OUT STD_LOGIC;
    out_imag_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_imag_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    out_imag_5_ce0 : OUT STD_LOGIC;
    out_imag_5_we0 : OUT STD_LOGIC;
    out_imag_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_imag_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    out_imag_6_ce0 : OUT STD_LOGIC;
    out_imag_6_we0 : OUT STD_LOGIC;
    out_imag_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_imag_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    out_imag_7_ce0 : OUT STD_LOGIC;
    out_imag_7_we0 : OUT STD_LOGIC;
    out_imag_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_616_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_616_p_din1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    grp_fu_616_p_dout0 : IN STD_LOGIC_VECTOR (47 downto 0);
    grp_fu_616_p_ce : OUT STD_LOGIC;
    grp_fu_620_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_620_p_din1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    grp_fu_620_p_dout0 : IN STD_LOGIC_VECTOR (47 downto 0);
    grp_fu_620_p_ce : OUT STD_LOGIC;
    grp_fu_624_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_624_p_din1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    grp_fu_624_p_dout0 : IN STD_LOGIC_VECTOR (47 downto 0);
    grp_fu_624_p_ce : OUT STD_LOGIC;
    grp_fu_628_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_628_p_din1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    grp_fu_628_p_dout0 : IN STD_LOGIC_VECTOR (47 downto 0);
    grp_fu_628_p_ce : OUT STD_LOGIC;
    grp_fu_632_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_632_p_din1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    grp_fu_632_p_dout0 : IN STD_LOGIC_VECTOR (47 downto 0);
    grp_fu_632_p_ce : OUT STD_LOGIC;
    grp_fu_636_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_636_p_din1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    grp_fu_636_p_dout0 : IN STD_LOGIC_VECTOR (47 downto 0);
    grp_fu_636_p_ce : OUT STD_LOGIC;
    grp_fu_640_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_640_p_din1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    grp_fu_640_p_dout0 : IN STD_LOGIC_VECTOR (47 downto 0);
    grp_fu_640_p_ce : OUT STD_LOGIC;
    grp_fu_644_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_644_p_din1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    grp_fu_644_p_dout0 : IN STD_LOGIC_VECTOR (47 downto 0);
    grp_fu_644_p_ce : OUT STD_LOGIC );
end;


architecture behav of sr_fft_fft_32pt is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (14 downto 0) := "000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (14 downto 0) := "000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (14 downto 0) := "000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (14 downto 0) := "000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (14 downto 0) := "000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (14 downto 0) := "000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (14 downto 0) := "000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (14 downto 0) := "000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (14 downto 0) := "000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (14 downto 0) := "001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (14 downto 0) := "010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (14 downto 0) := "100000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal in_real_0_load_reg_1818 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal in_real_1_load_reg_1823 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_real_2_load_reg_1828 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_real_3_load_reg_1833 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_real_4_load_reg_1838 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_real_5_load_reg_1843 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_real_6_load_reg_1848 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_real_7_load_reg_1853 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_imag_0_load_reg_1858 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_imag_1_load_reg_1863 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_imag_2_load_reg_1868 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_imag_3_load_reg_1873 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_imag_4_load_reg_1878 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_imag_5_load_reg_1883 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_imag_6_load_reg_1888 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_imag_7_load_reg_1893 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_real_0_load_5_reg_1898 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_real_1_load_5_reg_1903 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_real_2_load_5_reg_1908 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_real_3_load_5_reg_1913 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_real_4_load_5_reg_1918 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_real_5_load_5_reg_1923 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_real_6_load_5_reg_1928 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_real_7_load_5_reg_1933 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_imag_0_load_5_reg_1938 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_imag_1_load_5_reg_1943 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_imag_2_load_5_reg_1948 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_imag_3_load_5_reg_1953 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_imag_4_load_5_reg_1958 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_imag_5_load_5_reg_1963 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_imag_6_load_5_reg_1968 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_imag_7_load_5_reg_1973 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal e_in_real_V_9_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_real_V_reg_2018 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal e_in_imag_V_9_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_imag_V_reg_2024 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_real_V_9_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_real_V_reg_2030 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_imag_V_9_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_imag_V_reg_2036 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_real_V_10_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_real_V_20_reg_2042 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_imag_V_10_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_imag_V_13_reg_2048 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_real_V_10_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_real_V_11_reg_2054 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_imag_V_10_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_imag_V_19_reg_2060 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_fu_1402_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_reg_2106 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal r_imag_V_fu_1409_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_reg_2111 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_32_fu_1416_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_32_reg_2116 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_45_fu_1423_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_45_reg_2121 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_33_fu_1430_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_33_reg_2126 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_46_fu_1437_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_46_reg_2131 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_34_fu_1444_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_34_reg_2136 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_47_fu_1451_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_47_reg_2141 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_59_fu_1458_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_59_reg_2146 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_69_fu_1465_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_69_reg_2151 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_60_fu_1472_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_60_reg_2156 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_70_fu_1479_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_70_reg_2161 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_61_fu_1486_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_61_reg_2166 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_71_fu_1493_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_71_reg_2171 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_62_fu_1500_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_62_reg_2176 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_72_fu_1507_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_72_reg_2181 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_real_V_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_real_V_28_reg_2226 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal e_in_imag_V_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_imag_V_23_reg_2232 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_real_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_real_V_19_reg_2238 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_imag_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_imag_V_26_reg_2244 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_real_V_8_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_real_V_29_reg_2250 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_imag_V_8_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_imag_V_24_reg_2256 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_real_V_8_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_real_V_20_reg_2262 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_imag_V_8_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_imag_V_27_reg_2268 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_47_fu_1546_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_47_reg_2314 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal r_imag_V_56_fu_1553_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_56_reg_2319 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_48_fu_1560_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_48_reg_2324 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_58_fu_1567_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_58_reg_2329 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_49_fu_1574_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_49_reg_2334 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_59_fu_1581_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_59_reg_2339 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_50_fu_1588_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_50_reg_2344 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_60_fu_1595_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_60_reg_2349 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_67_fu_1602_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_67_reg_2354 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_77_fu_1609_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_77_reg_2359 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_68_fu_1616_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_68_reg_2364 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_78_fu_1623_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_78_reg_2369 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_69_fu_1630_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_69_reg_2374 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_79_fu_1637_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_79_reg_2379 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_70_fu_1644_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_70_reg_2384 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_80_fu_1651_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_80_reg_2389 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_real_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal e_in_real_V_ce0 : STD_LOGIC;
    signal e_in_real_V_we0 : STD_LOGIC;
    signal e_in_real_V_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal e_in_real_V_ce1 : STD_LOGIC;
    signal e_in_real_V_8_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal e_in_real_V_8_ce0 : STD_LOGIC;
    signal e_in_real_V_8_we0 : STD_LOGIC;
    signal e_in_real_V_8_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal e_in_real_V_8_ce1 : STD_LOGIC;
    signal e_in_imag_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal e_in_imag_V_ce0 : STD_LOGIC;
    signal e_in_imag_V_we0 : STD_LOGIC;
    signal e_in_imag_V_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal e_in_imag_V_ce1 : STD_LOGIC;
    signal e_in_imag_V_8_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal e_in_imag_V_8_ce0 : STD_LOGIC;
    signal e_in_imag_V_8_we0 : STD_LOGIC;
    signal e_in_imag_V_8_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal e_in_imag_V_8_ce1 : STD_LOGIC;
    signal e_in_real_V_9_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal e_in_real_V_9_ce0 : STD_LOGIC;
    signal e_in_real_V_9_we0 : STD_LOGIC;
    signal e_in_real_V_9_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal e_in_real_V_9_ce1 : STD_LOGIC;
    signal e_in_real_V_10_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal e_in_real_V_10_ce0 : STD_LOGIC;
    signal e_in_real_V_10_we0 : STD_LOGIC;
    signal e_in_real_V_10_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal e_in_real_V_10_ce1 : STD_LOGIC;
    signal e_in_imag_V_9_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal e_in_imag_V_9_ce0 : STD_LOGIC;
    signal e_in_imag_V_9_we0 : STD_LOGIC;
    signal e_in_imag_V_9_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal e_in_imag_V_9_ce1 : STD_LOGIC;
    signal e_in_imag_V_10_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal e_in_imag_V_10_ce0 : STD_LOGIC;
    signal e_in_imag_V_10_we0 : STD_LOGIC;
    signal e_in_imag_V_10_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal e_in_imag_V_10_ce1 : STD_LOGIC;
    signal e_in_real_V_11_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal e_in_real_V_11_ce0 : STD_LOGIC;
    signal e_in_real_V_11_we0 : STD_LOGIC;
    signal e_in_real_V_11_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_real_V_11_ce1 : STD_LOGIC;
    signal e_in_real_V_11_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_real_V_12_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal e_in_real_V_12_ce0 : STD_LOGIC;
    signal e_in_real_V_12_we0 : STD_LOGIC;
    signal e_in_real_V_12_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_real_V_12_ce1 : STD_LOGIC;
    signal e_in_real_V_12_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_real_V_13_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal e_in_real_V_13_ce0 : STD_LOGIC;
    signal e_in_real_V_13_we0 : STD_LOGIC;
    signal e_in_real_V_13_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_real_V_13_ce1 : STD_LOGIC;
    signal e_in_real_V_13_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_real_V_14_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal e_in_real_V_14_ce0 : STD_LOGIC;
    signal e_in_real_V_14_we0 : STD_LOGIC;
    signal e_in_real_V_14_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_real_V_14_ce1 : STD_LOGIC;
    signal e_in_real_V_14_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_imag_V_11_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal e_in_imag_V_11_ce0 : STD_LOGIC;
    signal e_in_imag_V_11_we0 : STD_LOGIC;
    signal e_in_imag_V_11_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_imag_V_11_ce1 : STD_LOGIC;
    signal e_in_imag_V_11_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_imag_V_12_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal e_in_imag_V_12_ce0 : STD_LOGIC;
    signal e_in_imag_V_12_we0 : STD_LOGIC;
    signal e_in_imag_V_12_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_imag_V_12_ce1 : STD_LOGIC;
    signal e_in_imag_V_12_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_imag_V_13_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal e_in_imag_V_13_ce0 : STD_LOGIC;
    signal e_in_imag_V_13_we0 : STD_LOGIC;
    signal e_in_imag_V_13_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_imag_V_13_ce1 : STD_LOGIC;
    signal e_in_imag_V_13_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_imag_V_14_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal e_in_imag_V_14_ce0 : STD_LOGIC;
    signal e_in_imag_V_14_we0 : STD_LOGIC;
    signal e_in_imag_V_14_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_imag_V_14_ce1 : STD_LOGIC;
    signal e_in_imag_V_14_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_out_real_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal e_out_real_V_ce0 : STD_LOGIC;
    signal e_out_real_V_we0 : STD_LOGIC;
    signal e_out_real_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_out_real_V_8_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal e_out_real_V_8_ce0 : STD_LOGIC;
    signal e_out_real_V_8_we0 : STD_LOGIC;
    signal e_out_real_V_8_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_out_real_V_9_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal e_out_real_V_9_ce0 : STD_LOGIC;
    signal e_out_real_V_9_we0 : STD_LOGIC;
    signal e_out_real_V_9_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_out_real_V_10_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal e_out_real_V_10_ce0 : STD_LOGIC;
    signal e_out_real_V_10_we0 : STD_LOGIC;
    signal e_out_real_V_10_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_out_imag_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal e_out_imag_V_ce0 : STD_LOGIC;
    signal e_out_imag_V_we0 : STD_LOGIC;
    signal e_out_imag_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_out_imag_V_8_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal e_out_imag_V_8_ce0 : STD_LOGIC;
    signal e_out_imag_V_8_we0 : STD_LOGIC;
    signal e_out_imag_V_8_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_out_imag_V_9_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal e_out_imag_V_9_ce0 : STD_LOGIC;
    signal e_out_imag_V_9_we0 : STD_LOGIC;
    signal e_out_imag_V_9_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_out_imag_V_10_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal e_out_imag_V_10_ce0 : STD_LOGIC;
    signal e_out_imag_V_10_we0 : STD_LOGIC;
    signal e_out_imag_V_10_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal o1_in_real_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal o1_in_real_V_ce0 : STD_LOGIC;
    signal o1_in_real_V_we0 : STD_LOGIC;
    signal o1_in_real_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal o1_in_real_V_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal o1_in_real_V_ce1 : STD_LOGIC;
    signal o1_in_real_V_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal o1_in_real_V_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal o1_in_real_V_4_ce0 : STD_LOGIC;
    signal o1_in_real_V_4_we0 : STD_LOGIC;
    signal o1_in_real_V_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal o1_in_real_V_4_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal o1_in_real_V_4_ce1 : STD_LOGIC;
    signal o1_in_real_V_4_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal o1_in_imag_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal o1_in_imag_V_ce0 : STD_LOGIC;
    signal o1_in_imag_V_we0 : STD_LOGIC;
    signal o1_in_imag_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal o1_in_imag_V_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal o1_in_imag_V_ce1 : STD_LOGIC;
    signal o1_in_imag_V_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal o1_in_imag_V_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal o1_in_imag_V_4_ce0 : STD_LOGIC;
    signal o1_in_imag_V_4_we0 : STD_LOGIC;
    signal o1_in_imag_V_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal o1_in_imag_V_4_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal o1_in_imag_V_4_ce1 : STD_LOGIC;
    signal o1_in_imag_V_4_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal o1_out_real_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal o1_out_real_V_ce0 : STD_LOGIC;
    signal o1_out_real_V_we0 : STD_LOGIC;
    signal o1_out_real_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal o1_out_real_V_ce1 : STD_LOGIC;
    signal o1_out_real_V_we1 : STD_LOGIC;
    signal o1_out_real_V_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal o1_out_real_V_1_ce0 : STD_LOGIC;
    signal o1_out_real_V_1_we0 : STD_LOGIC;
    signal o1_out_real_V_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal o1_out_real_V_1_ce1 : STD_LOGIC;
    signal o1_out_real_V_1_we1 : STD_LOGIC;
    signal o1_out_imag_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal o1_out_imag_V_ce0 : STD_LOGIC;
    signal o1_out_imag_V_we0 : STD_LOGIC;
    signal o1_out_imag_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal o1_out_imag_V_ce1 : STD_LOGIC;
    signal o1_out_imag_V_we1 : STD_LOGIC;
    signal o1_out_imag_V_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal o1_out_imag_V_1_ce0 : STD_LOGIC;
    signal o1_out_imag_V_1_we0 : STD_LOGIC;
    signal o1_out_imag_V_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal o1_out_imag_V_1_ce1 : STD_LOGIC;
    signal o1_out_imag_V_1_we1 : STD_LOGIC;
    signal o2_in_real_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal o2_in_real_V_ce0 : STD_LOGIC;
    signal o2_in_real_V_we0 : STD_LOGIC;
    signal o2_in_real_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal o2_in_real_V_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal o2_in_real_V_ce1 : STD_LOGIC;
    signal o2_in_real_V_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal o2_in_real_V_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal o2_in_real_V_4_ce0 : STD_LOGIC;
    signal o2_in_real_V_4_we0 : STD_LOGIC;
    signal o2_in_real_V_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal o2_in_real_V_4_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal o2_in_real_V_4_ce1 : STD_LOGIC;
    signal o2_in_real_V_4_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal o2_in_imag_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal o2_in_imag_V_ce0 : STD_LOGIC;
    signal o2_in_imag_V_we0 : STD_LOGIC;
    signal o2_in_imag_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal o2_in_imag_V_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal o2_in_imag_V_ce1 : STD_LOGIC;
    signal o2_in_imag_V_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal o2_in_imag_V_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal o2_in_imag_V_4_ce0 : STD_LOGIC;
    signal o2_in_imag_V_4_we0 : STD_LOGIC;
    signal o2_in_imag_V_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal o2_in_imag_V_4_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal o2_in_imag_V_4_ce1 : STD_LOGIC;
    signal o2_in_imag_V_4_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal o2_out_real_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal o2_out_real_V_ce0 : STD_LOGIC;
    signal o2_out_real_V_we0 : STD_LOGIC;
    signal o2_out_real_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal o2_out_real_V_ce1 : STD_LOGIC;
    signal o2_out_real_V_we1 : STD_LOGIC;
    signal o2_out_real_V_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal o2_out_real_V_1_ce0 : STD_LOGIC;
    signal o2_out_real_V_1_we0 : STD_LOGIC;
    signal o2_out_real_V_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal o2_out_real_V_1_ce1 : STD_LOGIC;
    signal o2_out_real_V_1_we1 : STD_LOGIC;
    signal o2_out_imag_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal o2_out_imag_V_ce0 : STD_LOGIC;
    signal o2_out_imag_V_we0 : STD_LOGIC;
    signal o2_out_imag_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal o2_out_imag_V_ce1 : STD_LOGIC;
    signal o2_out_imag_V_we1 : STD_LOGIC;
    signal o2_out_imag_V_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal o2_out_imag_V_1_ce0 : STD_LOGIC;
    signal o2_out_imag_V_1_we0 : STD_LOGIC;
    signal o2_out_imag_V_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal o2_out_imag_V_1_ce1 : STD_LOGIC;
    signal o2_out_imag_V_1_we1 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_ap_start : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_ap_done : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_ap_idle : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_ap_ready : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_14_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_14_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_14_we0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_13_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_13_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_13_we0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_13_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_12_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_12_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_12_we0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_11_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_11_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_11_we0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_14_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_14_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_14_we0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_13_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_13_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_13_we0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_13_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_12_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_12_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_12_we0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_11_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_11_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_11_we0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_0_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_1_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_2_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_3_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_4_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_5_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_6_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_7_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_0_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_1_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_2_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_3_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_4_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_5_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_6_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_7_ce0 : STD_LOGIC;
    signal grp_fft_16pt_fu_1134_ap_start : STD_LOGIC;
    signal grp_fft_16pt_fu_1134_ap_done : STD_LOGIC;
    signal grp_fft_16pt_fu_1134_ap_idle : STD_LOGIC;
    signal grp_fft_16pt_fu_1134_ap_ready : STD_LOGIC;
    signal grp_fft_16pt_fu_1134_in_real_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_1134_in_real_0_ce0 : STD_LOGIC;
    signal grp_fft_16pt_fu_1134_in_real_0_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_1134_in_real_0_ce1 : STD_LOGIC;
    signal grp_fft_16pt_fu_1134_in_real_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_1134_in_real_1_ce0 : STD_LOGIC;
    signal grp_fft_16pt_fu_1134_in_real_1_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_1134_in_real_1_ce1 : STD_LOGIC;
    signal grp_fft_16pt_fu_1134_in_real_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_1134_in_real_2_ce0 : STD_LOGIC;
    signal grp_fft_16pt_fu_1134_in_real_2_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_1134_in_real_2_ce1 : STD_LOGIC;
    signal grp_fft_16pt_fu_1134_in_real_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_1134_in_real_3_ce0 : STD_LOGIC;
    signal grp_fft_16pt_fu_1134_in_real_3_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_1134_in_real_3_ce1 : STD_LOGIC;
    signal grp_fft_16pt_fu_1134_in_imag_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_1134_in_imag_0_ce0 : STD_LOGIC;
    signal grp_fft_16pt_fu_1134_in_imag_0_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_1134_in_imag_0_ce1 : STD_LOGIC;
    signal grp_fft_16pt_fu_1134_in_imag_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_1134_in_imag_1_ce0 : STD_LOGIC;
    signal grp_fft_16pt_fu_1134_in_imag_1_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_1134_in_imag_1_ce1 : STD_LOGIC;
    signal grp_fft_16pt_fu_1134_in_imag_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_1134_in_imag_2_ce0 : STD_LOGIC;
    signal grp_fft_16pt_fu_1134_in_imag_2_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_1134_in_imag_2_ce1 : STD_LOGIC;
    signal grp_fft_16pt_fu_1134_in_imag_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_1134_in_imag_3_ce0 : STD_LOGIC;
    signal grp_fft_16pt_fu_1134_in_imag_3_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_1134_in_imag_3_ce1 : STD_LOGIC;
    signal grp_fft_16pt_fu_1134_out_real_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_1134_out_real_0_ce0 : STD_LOGIC;
    signal grp_fft_16pt_fu_1134_out_real_0_we0 : STD_LOGIC;
    signal grp_fft_16pt_fu_1134_out_real_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_16pt_fu_1134_out_real_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_1134_out_real_1_ce0 : STD_LOGIC;
    signal grp_fft_16pt_fu_1134_out_real_1_we0 : STD_LOGIC;
    signal grp_fft_16pt_fu_1134_out_real_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_16pt_fu_1134_out_real_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_1134_out_real_2_ce0 : STD_LOGIC;
    signal grp_fft_16pt_fu_1134_out_real_2_we0 : STD_LOGIC;
    signal grp_fft_16pt_fu_1134_out_real_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_16pt_fu_1134_out_real_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_1134_out_real_3_ce0 : STD_LOGIC;
    signal grp_fft_16pt_fu_1134_out_real_3_we0 : STD_LOGIC;
    signal grp_fft_16pt_fu_1134_out_real_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_16pt_fu_1134_out_imag_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_1134_out_imag_0_ce0 : STD_LOGIC;
    signal grp_fft_16pt_fu_1134_out_imag_0_we0 : STD_LOGIC;
    signal grp_fft_16pt_fu_1134_out_imag_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_16pt_fu_1134_out_imag_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_1134_out_imag_1_ce0 : STD_LOGIC;
    signal grp_fft_16pt_fu_1134_out_imag_1_we0 : STD_LOGIC;
    signal grp_fft_16pt_fu_1134_out_imag_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_16pt_fu_1134_out_imag_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_1134_out_imag_2_ce0 : STD_LOGIC;
    signal grp_fft_16pt_fu_1134_out_imag_2_we0 : STD_LOGIC;
    signal grp_fft_16pt_fu_1134_out_imag_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_16pt_fu_1134_out_imag_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_1134_out_imag_3_ce0 : STD_LOGIC;
    signal grp_fft_16pt_fu_1134_out_imag_3_we0 : STD_LOGIC;
    signal grp_fft_16pt_fu_1134_out_imag_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_ap_start : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_ap_done : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_ap_idle : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_ap_ready : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_imag_V_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_imag_V_4_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_imag_V_4_we0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_imag_V_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_imag_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_imag_V_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_imag_V_we0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_imag_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_real_V_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_real_V_4_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_real_V_4_we0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_real_V_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_real_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_real_V_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_real_V_we0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_real_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_imag_V_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_imag_V_4_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_imag_V_4_we0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_imag_V_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_imag_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_imag_V_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_imag_V_we0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_imag_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_real_V_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_real_V_4_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_real_V_4_we0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_real_V_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_real_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_real_V_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_real_V_we0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_real_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_ap_start : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_ap_done : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_ap_idle : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_ap_ready : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_imag_V_10_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_imag_V_10_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_imag_V_10_we0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_imag_V_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_imag_V_9_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_imag_V_9_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_imag_V_9_we0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_imag_V_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_real_V_10_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_real_V_10_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_real_V_10_we0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_real_V_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_real_V_9_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_real_V_9_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_real_V_9_we0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_real_V_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_o1_in_real_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_o1_in_real_V_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_o1_in_real_V_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_o1_in_real_V_4_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_o1_in_imag_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_o1_in_imag_V_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_o1_in_imag_V_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_o1_in_imag_V_4_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_ap_start : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_ap_done : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_ap_idle : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_ap_ready : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_imag_V_8_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_imag_V_8_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_imag_V_8_we0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_imag_V_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_imag_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_imag_V_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_imag_V_we0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_imag_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_real_V_8_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_real_V_8_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_real_V_8_we0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_real_V_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_real_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_real_V_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_real_V_we0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_real_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_o2_in_real_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_o2_in_real_V_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_o2_in_real_V_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_o2_in_real_V_4_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_o2_in_imag_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_o2_in_imag_V_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_o2_in_imag_V_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_o2_in_imag_V_4_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_ap_start : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_ap_done : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_ap_idle : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_ap_ready : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_4_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_4_we0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_4_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_4_ce1 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_4_we1 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_4_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_we0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_ce1 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_we1 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_4_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_4_we0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_4_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_4_ce1 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_4_we1 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_4_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_we0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_ce1 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_we1 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2394_p_din0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2394_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2394_p_ce : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2398_p_din0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2398_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2398_p_ce : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2402_p_din0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2402_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2402_p_ce : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2406_p_din0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2406_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2406_p_ce : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2410_p_din0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2410_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2410_p_ce : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2414_p_din0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2414_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2414_p_ce : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2418_p_din0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2418_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2418_p_ce : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2422_p_din0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2422_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2422_p_ce : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_ap_start : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_ap_done : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_ap_idle : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_ap_ready : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_4_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_4_we0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_4_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_4_ce1 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_4_we1 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_4_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_we0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_ce1 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_we1 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_4_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_4_we0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_4_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_4_ce1 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_4_we1 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_4_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_we0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_ce1 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_we1 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2394_p_din0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2394_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2394_p_ce : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2398_p_din0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2398_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2398_p_ce : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2402_p_din0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2402_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2402_p_ce : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2406_p_din0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2406_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2406_p_ce : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2410_p_din0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2410_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2410_p_ce : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2414_p_din0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2414_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2414_p_ce : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2418_p_din0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2418_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2418_p_ce : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2422_p_din0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2422_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2422_p_ce : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_ap_start : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_ap_done : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_ap_idle : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_ap_ready : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_real_V_9_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_real_V_9_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_real_V_10_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_real_V_10_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_imag_V_9_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_imag_V_9_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_imag_V_10_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_imag_V_10_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_2_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_2_we0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_3_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_3_we0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_2_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_2_we0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_3_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_3_we0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_4_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_4_we0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_4_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_4_we0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_5_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_5_we0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_6_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_6_we0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_6_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_6_we0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_7_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_7_we0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_1_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_1_we0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_0_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_0_we0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_7_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_7_we0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_5_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_5_we0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_1_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_1_we0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_0_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_0_we0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o1_out_real_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o1_out_real_V_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o1_out_real_V_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o1_out_real_V_4_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o1_out_imag_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o1_out_imag_V_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o1_out_imag_V_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o1_out_imag_V_4_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o2_out_real_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o2_out_real_V_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o2_out_real_V_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o2_out_real_V_4_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o2_out_imag_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o2_out_imag_V_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o2_out_imag_V_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o2_out_imag_V_4_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_real_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_real_V_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_real_V_8_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_real_V_8_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_imag_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_imag_V_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_imag_V_8_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_imag_V_8_ce0 : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2426_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2426_p_din1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2426_p_ce : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2430_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2430_p_din1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2430_p_ce : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2434_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2434_p_din1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2434_p_ce : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2438_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2438_p_din1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2438_p_ce : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2442_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2442_p_din1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2442_p_ce : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2446_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2446_p_din1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2446_p_ce : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2450_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2450_p_din1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2450_p_ce : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2454_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2454_p_din1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2454_p_ce : STD_LOGIC;
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_fft_16pt_fu_1134_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_ap_start_reg : STD_LOGIC := '0';
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_ap_start_reg : STD_LOGIC := '0';
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_ap_start_reg : STD_LOGIC := '0';
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal r_real_V_57_fu_1386_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_55_fu_1370_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_67_fu_1390_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_65_fu_1374_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_68_fu_1398_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_56_fu_1378_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_66_fu_1382_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_58_fu_1394_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_65_fu_1530_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_63_fu_1514_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_75_fu_1534_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_73_fu_1518_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_76_fu_1542_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_64_fu_1522_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_74_fu_1526_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_66_fu_1538_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2394_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_fu_2394_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_2394_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2394_ce : STD_LOGIC;
    signal grp_fu_2398_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_fu_2398_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_2398_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2398_ce : STD_LOGIC;
    signal grp_fu_2402_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_fu_2402_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_2402_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2402_ce : STD_LOGIC;
    signal grp_fu_2406_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_fu_2406_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_2406_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2406_ce : STD_LOGIC;
    signal grp_fu_2410_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_fu_2410_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_2410_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2410_ce : STD_LOGIC;
    signal grp_fu_2414_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_fu_2414_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_2414_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2414_ce : STD_LOGIC;
    signal grp_fu_2418_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_fu_2418_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_2418_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2418_ce : STD_LOGIC;
    signal grp_fu_2422_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_fu_2422_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_2422_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2422_ce : STD_LOGIC;
    signal grp_fu_2426_ce : STD_LOGIC;
    signal grp_fu_2430_ce : STD_LOGIC;
    signal grp_fu_2434_ce : STD_LOGIC;
    signal grp_fu_2438_ce : STD_LOGIC;
    signal grp_fu_2442_ce : STD_LOGIC;
    signal grp_fu_2446_ce : STD_LOGIC;
    signal grp_fu_2450_ce : STD_LOGIC;
    signal grp_fu_2454_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_block_state5_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_block_state7_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component sr_fft_fft_32pt_Pipeline_VITIS_LOOP_215_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        e_in_imag_V_14_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        e_in_imag_V_14_ce0 : OUT STD_LOGIC;
        e_in_imag_V_14_we0 : OUT STD_LOGIC;
        e_in_imag_V_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        e_in_imag_V_13_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        e_in_imag_V_13_ce0 : OUT STD_LOGIC;
        e_in_imag_V_13_we0 : OUT STD_LOGIC;
        e_in_imag_V_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        e_in_imag_V_12_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        e_in_imag_V_12_ce0 : OUT STD_LOGIC;
        e_in_imag_V_12_we0 : OUT STD_LOGIC;
        e_in_imag_V_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        e_in_imag_V_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        e_in_imag_V_11_ce0 : OUT STD_LOGIC;
        e_in_imag_V_11_we0 : OUT STD_LOGIC;
        e_in_imag_V_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        e_in_real_V_14_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        e_in_real_V_14_ce0 : OUT STD_LOGIC;
        e_in_real_V_14_we0 : OUT STD_LOGIC;
        e_in_real_V_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        e_in_real_V_13_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        e_in_real_V_13_ce0 : OUT STD_LOGIC;
        e_in_real_V_13_we0 : OUT STD_LOGIC;
        e_in_real_V_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        e_in_real_V_12_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        e_in_real_V_12_ce0 : OUT STD_LOGIC;
        e_in_real_V_12_we0 : OUT STD_LOGIC;
        e_in_real_V_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        e_in_real_V_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        e_in_real_V_11_ce0 : OUT STD_LOGIC;
        e_in_real_V_11_we0 : OUT STD_LOGIC;
        e_in_real_V_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_real_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_real_0_ce0 : OUT STD_LOGIC;
        in_real_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_real_1_ce0 : OUT STD_LOGIC;
        in_real_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_real_2_ce0 : OUT STD_LOGIC;
        in_real_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_real_3_ce0 : OUT STD_LOGIC;
        in_real_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_real_4_ce0 : OUT STD_LOGIC;
        in_real_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_real_5_ce0 : OUT STD_LOGIC;
        in_real_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_real_6_ce0 : OUT STD_LOGIC;
        in_real_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_real_7_ce0 : OUT STD_LOGIC;
        in_real_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_imag_0_ce0 : OUT STD_LOGIC;
        in_imag_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_imag_1_ce0 : OUT STD_LOGIC;
        in_imag_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_imag_2_ce0 : OUT STD_LOGIC;
        in_imag_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_imag_3_ce0 : OUT STD_LOGIC;
        in_imag_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_imag_4_ce0 : OUT STD_LOGIC;
        in_imag_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_imag_5_ce0 : OUT STD_LOGIC;
        in_imag_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_imag_6_ce0 : OUT STD_LOGIC;
        in_imag_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_imag_7_ce0 : OUT STD_LOGIC;
        in_imag_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component sr_fft_fft_16pt IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_real_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_real_0_ce0 : OUT STD_LOGIC;
        in_real_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_0_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_real_0_ce1 : OUT STD_LOGIC;
        in_real_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_real_1_ce0 : OUT STD_LOGIC;
        in_real_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_1_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_real_1_ce1 : OUT STD_LOGIC;
        in_real_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_real_2_ce0 : OUT STD_LOGIC;
        in_real_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_2_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_real_2_ce1 : OUT STD_LOGIC;
        in_real_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_real_3_ce0 : OUT STD_LOGIC;
        in_real_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_3_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_real_3_ce1 : OUT STD_LOGIC;
        in_real_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_imag_0_ce0 : OUT STD_LOGIC;
        in_imag_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_0_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_imag_0_ce1 : OUT STD_LOGIC;
        in_imag_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_imag_1_ce0 : OUT STD_LOGIC;
        in_imag_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_1_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_imag_1_ce1 : OUT STD_LOGIC;
        in_imag_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_imag_2_ce0 : OUT STD_LOGIC;
        in_imag_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_2_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_imag_2_ce1 : OUT STD_LOGIC;
        in_imag_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_imag_3_ce0 : OUT STD_LOGIC;
        in_imag_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_3_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_imag_3_ce1 : OUT STD_LOGIC;
        in_imag_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_real_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        out_real_0_ce0 : OUT STD_LOGIC;
        out_real_0_we0 : OUT STD_LOGIC;
        out_real_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_real_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        out_real_1_ce0 : OUT STD_LOGIC;
        out_real_1_we0 : OUT STD_LOGIC;
        out_real_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_real_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        out_real_2_ce0 : OUT STD_LOGIC;
        out_real_2_we0 : OUT STD_LOGIC;
        out_real_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_real_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        out_real_3_ce0 : OUT STD_LOGIC;
        out_real_3_we0 : OUT STD_LOGIC;
        out_real_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_imag_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        out_imag_0_ce0 : OUT STD_LOGIC;
        out_imag_0_we0 : OUT STD_LOGIC;
        out_imag_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_imag_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        out_imag_1_ce0 : OUT STD_LOGIC;
        out_imag_1_we0 : OUT STD_LOGIC;
        out_imag_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_imag_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        out_imag_2_ce0 : OUT STD_LOGIC;
        out_imag_2_we0 : OUT STD_LOGIC;
        out_imag_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_imag_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        out_imag_3_ce0 : OUT STD_LOGIC;
        out_imag_3_we0 : OUT STD_LOGIC;
        out_imag_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component sr_fft_fft_32pt_Pipeline_VITIS_LOOP_221_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        o2_in_imag_V_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o2_in_imag_V_4_ce0 : OUT STD_LOGIC;
        o2_in_imag_V_4_we0 : OUT STD_LOGIC;
        o2_in_imag_V_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        o2_in_imag_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o2_in_imag_V_ce0 : OUT STD_LOGIC;
        o2_in_imag_V_we0 : OUT STD_LOGIC;
        o2_in_imag_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        o2_in_real_V_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o2_in_real_V_4_ce0 : OUT STD_LOGIC;
        o2_in_real_V_4_we0 : OUT STD_LOGIC;
        o2_in_real_V_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        o2_in_real_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o2_in_real_V_ce0 : OUT STD_LOGIC;
        o2_in_real_V_we0 : OUT STD_LOGIC;
        o2_in_real_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        o1_in_imag_V_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o1_in_imag_V_4_ce0 : OUT STD_LOGIC;
        o1_in_imag_V_4_we0 : OUT STD_LOGIC;
        o1_in_imag_V_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        o1_in_imag_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o1_in_imag_V_ce0 : OUT STD_LOGIC;
        o1_in_imag_V_we0 : OUT STD_LOGIC;
        o1_in_imag_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        o1_in_real_V_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o1_in_real_V_4_ce0 : OUT STD_LOGIC;
        o1_in_real_V_4_we0 : OUT STD_LOGIC;
        o1_in_real_V_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        o1_in_real_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o1_in_real_V_ce0 : OUT STD_LOGIC;
        o1_in_real_V_we0 : OUT STD_LOGIC;
        o1_in_real_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_real_0_load : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_1_load : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_2_load : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_3_load : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_4_load : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_5_load : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_6_load : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_7_load : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_0_load : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_1_load : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_2_load : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_3_load : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_4_load : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_5_load : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_6_load : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_7_load : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_0_load_6 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_1_load_6 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_2_load_6 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_3_load_6 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_4_load_6 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_5_load_6 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_6_load_6 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_7_load_6 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_0_load_6 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_1_load_6 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_2_load_6 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_3_load_6 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_4_load_6 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_5_load_6 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_6_load_6 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_7_load_6 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component sr_fft_fft_32pt_Pipeline_VITIS_LOOP_120_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        e_in_imag_V_10_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        e_in_imag_V_10_ce0 : OUT STD_LOGIC;
        e_in_imag_V_10_we0 : OUT STD_LOGIC;
        e_in_imag_V_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        e_in_imag_V_9_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        e_in_imag_V_9_ce0 : OUT STD_LOGIC;
        e_in_imag_V_9_we0 : OUT STD_LOGIC;
        e_in_imag_V_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        e_in_real_V_10_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        e_in_real_V_10_ce0 : OUT STD_LOGIC;
        e_in_real_V_10_we0 : OUT STD_LOGIC;
        e_in_real_V_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        e_in_real_V_9_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        e_in_real_V_9_ce0 : OUT STD_LOGIC;
        e_in_real_V_9_we0 : OUT STD_LOGIC;
        e_in_real_V_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        o1_in_real_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o1_in_real_V_ce0 : OUT STD_LOGIC;
        o1_in_real_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        o1_in_real_V_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o1_in_real_V_4_ce0 : OUT STD_LOGIC;
        o1_in_real_V_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        o1_in_imag_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o1_in_imag_V_ce0 : OUT STD_LOGIC;
        o1_in_imag_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        o1_in_imag_V_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o1_in_imag_V_4_ce0 : OUT STD_LOGIC;
        o1_in_imag_V_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component sr_fft_fft_32pt_Pipeline_VITIS_LOOP_120_173 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        e_in_imag_V_8_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        e_in_imag_V_8_ce0 : OUT STD_LOGIC;
        e_in_imag_V_8_we0 : OUT STD_LOGIC;
        e_in_imag_V_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        e_in_imag_V_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        e_in_imag_V_ce0 : OUT STD_LOGIC;
        e_in_imag_V_we0 : OUT STD_LOGIC;
        e_in_imag_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        e_in_real_V_8_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        e_in_real_V_8_ce0 : OUT STD_LOGIC;
        e_in_real_V_8_we0 : OUT STD_LOGIC;
        e_in_real_V_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        e_in_real_V_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        e_in_real_V_ce0 : OUT STD_LOGIC;
        e_in_real_V_we0 : OUT STD_LOGIC;
        e_in_real_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        o2_in_real_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o2_in_real_V_ce0 : OUT STD_LOGIC;
        o2_in_real_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        o2_in_real_V_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o2_in_real_V_4_ce0 : OUT STD_LOGIC;
        o2_in_real_V_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        o2_in_imag_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o2_in_imag_V_ce0 : OUT STD_LOGIC;
        o2_in_imag_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        o2_in_imag_V_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o2_in_imag_V_4_ce0 : OUT STD_LOGIC;
        o2_in_imag_V_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component sr_fft_fft_32pt_Pipeline_VITIS_LOOP_131_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        o1_out_imag_V_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o1_out_imag_V_4_ce0 : OUT STD_LOGIC;
        o1_out_imag_V_4_we0 : OUT STD_LOGIC;
        o1_out_imag_V_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        o1_out_imag_V_4_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o1_out_imag_V_4_ce1 : OUT STD_LOGIC;
        o1_out_imag_V_4_we1 : OUT STD_LOGIC;
        o1_out_imag_V_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        o1_out_imag_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o1_out_imag_V_ce0 : OUT STD_LOGIC;
        o1_out_imag_V_we0 : OUT STD_LOGIC;
        o1_out_imag_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        o1_out_imag_V_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o1_out_imag_V_ce1 : OUT STD_LOGIC;
        o1_out_imag_V_we1 : OUT STD_LOGIC;
        o1_out_imag_V_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        o1_out_real_V_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o1_out_real_V_4_ce0 : OUT STD_LOGIC;
        o1_out_real_V_4_we0 : OUT STD_LOGIC;
        o1_out_real_V_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        o1_out_real_V_4_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o1_out_real_V_4_ce1 : OUT STD_LOGIC;
        o1_out_real_V_4_we1 : OUT STD_LOGIC;
        o1_out_real_V_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        o1_out_real_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o1_out_real_V_ce0 : OUT STD_LOGIC;
        o1_out_real_V_we0 : OUT STD_LOGIC;
        o1_out_real_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        o1_out_real_V_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o1_out_real_V_ce1 : OUT STD_LOGIC;
        o1_out_real_V_we1 : OUT STD_LOGIC;
        o1_out_real_V_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        r_real_V_63 : IN STD_LOGIC_VECTOR (31 downto 0);
        r_real_V_64 : IN STD_LOGIC_VECTOR (31 downto 0);
        r_imag_V_73 : IN STD_LOGIC_VECTOR (31 downto 0);
        r_imag_V_74 : IN STD_LOGIC_VECTOR (31 downto 0);
        r_real_V_65 : IN STD_LOGIC_VECTOR (31 downto 0);
        r_real_V_66 : IN STD_LOGIC_VECTOR (31 downto 0);
        r_imag_V_75 : IN STD_LOGIC_VECTOR (31 downto 0);
        r_imag_V_76 : IN STD_LOGIC_VECTOR (31 downto 0);
        r_real_V : IN STD_LOGIC_VECTOR (31 downto 0);
        r_real_V_16 : IN STD_LOGIC_VECTOR (31 downto 0);
        r_imag_V : IN STD_LOGIC_VECTOR (31 downto 0);
        r_imag_V_20 : IN STD_LOGIC_VECTOR (31 downto 0);
        r_real_V_17 : IN STD_LOGIC_VECTOR (31 downto 0);
        r_real_V_18 : IN STD_LOGIC_VECTOR (31 downto 0);
        r_imag_V_21 : IN STD_LOGIC_VECTOR (31 downto 0);
        r_imag_V_22 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2394_p_din0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        grp_fu_2394_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2394_p_dout0 : IN STD_LOGIC_VECTOR (47 downto 0);
        grp_fu_2394_p_ce : OUT STD_LOGIC;
        grp_fu_2398_p_din0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        grp_fu_2398_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2398_p_dout0 : IN STD_LOGIC_VECTOR (47 downto 0);
        grp_fu_2398_p_ce : OUT STD_LOGIC;
        grp_fu_2402_p_din0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        grp_fu_2402_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2402_p_dout0 : IN STD_LOGIC_VECTOR (47 downto 0);
        grp_fu_2402_p_ce : OUT STD_LOGIC;
        grp_fu_2406_p_din0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        grp_fu_2406_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2406_p_dout0 : IN STD_LOGIC_VECTOR (47 downto 0);
        grp_fu_2406_p_ce : OUT STD_LOGIC;
        grp_fu_2410_p_din0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        grp_fu_2410_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2410_p_dout0 : IN STD_LOGIC_VECTOR (47 downto 0);
        grp_fu_2410_p_ce : OUT STD_LOGIC;
        grp_fu_2414_p_din0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        grp_fu_2414_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2414_p_dout0 : IN STD_LOGIC_VECTOR (47 downto 0);
        grp_fu_2414_p_ce : OUT STD_LOGIC;
        grp_fu_2418_p_din0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        grp_fu_2418_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2418_p_dout0 : IN STD_LOGIC_VECTOR (47 downto 0);
        grp_fu_2418_p_ce : OUT STD_LOGIC;
        grp_fu_2422_p_din0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        grp_fu_2422_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2422_p_dout0 : IN STD_LOGIC_VECTOR (47 downto 0);
        grp_fu_2422_p_ce : OUT STD_LOGIC );
    end component;


    component sr_fft_fft_32pt_Pipeline_VITIS_LOOP_131_274 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        o2_out_imag_V_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o2_out_imag_V_4_ce0 : OUT STD_LOGIC;
        o2_out_imag_V_4_we0 : OUT STD_LOGIC;
        o2_out_imag_V_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        o2_out_imag_V_4_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o2_out_imag_V_4_ce1 : OUT STD_LOGIC;
        o2_out_imag_V_4_we1 : OUT STD_LOGIC;
        o2_out_imag_V_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        o2_out_imag_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o2_out_imag_V_ce0 : OUT STD_LOGIC;
        o2_out_imag_V_we0 : OUT STD_LOGIC;
        o2_out_imag_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        o2_out_imag_V_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o2_out_imag_V_ce1 : OUT STD_LOGIC;
        o2_out_imag_V_we1 : OUT STD_LOGIC;
        o2_out_imag_V_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        o2_out_real_V_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o2_out_real_V_4_ce0 : OUT STD_LOGIC;
        o2_out_real_V_4_we0 : OUT STD_LOGIC;
        o2_out_real_V_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        o2_out_real_V_4_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o2_out_real_V_4_ce1 : OUT STD_LOGIC;
        o2_out_real_V_4_we1 : OUT STD_LOGIC;
        o2_out_real_V_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        o2_out_real_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o2_out_real_V_ce0 : OUT STD_LOGIC;
        o2_out_real_V_we0 : OUT STD_LOGIC;
        o2_out_real_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        o2_out_real_V_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o2_out_real_V_ce1 : OUT STD_LOGIC;
        o2_out_real_V_we1 : OUT STD_LOGIC;
        o2_out_real_V_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        r_real_V_71 : IN STD_LOGIC_VECTOR (31 downto 0);
        r_real_V_72 : IN STD_LOGIC_VECTOR (31 downto 0);
        r_imag_V_81 : IN STD_LOGIC_VECTOR (31 downto 0);
        r_imag_V_82 : IN STD_LOGIC_VECTOR (31 downto 0);
        r_real_V_73 : IN STD_LOGIC_VECTOR (31 downto 0);
        r_real_V_74 : IN STD_LOGIC_VECTOR (31 downto 0);
        r_imag_V_83 : IN STD_LOGIC_VECTOR (31 downto 0);
        r_imag_V_84 : IN STD_LOGIC_VECTOR (31 downto 0);
        r_real_V_35 : IN STD_LOGIC_VECTOR (31 downto 0);
        r_real_V_36 : IN STD_LOGIC_VECTOR (31 downto 0);
        r_imag_V_40 : IN STD_LOGIC_VECTOR (31 downto 0);
        r_imag_V_42 : IN STD_LOGIC_VECTOR (31 downto 0);
        r_real_V_37 : IN STD_LOGIC_VECTOR (31 downto 0);
        r_real_V_38 : IN STD_LOGIC_VECTOR (31 downto 0);
        r_imag_V_43 : IN STD_LOGIC_VECTOR (31 downto 0);
        r_imag_V_44 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2394_p_din0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        grp_fu_2394_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2394_p_dout0 : IN STD_LOGIC_VECTOR (47 downto 0);
        grp_fu_2394_p_ce : OUT STD_LOGIC;
        grp_fu_2398_p_din0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        grp_fu_2398_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2398_p_dout0 : IN STD_LOGIC_VECTOR (47 downto 0);
        grp_fu_2398_p_ce : OUT STD_LOGIC;
        grp_fu_2402_p_din0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        grp_fu_2402_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2402_p_dout0 : IN STD_LOGIC_VECTOR (47 downto 0);
        grp_fu_2402_p_ce : OUT STD_LOGIC;
        grp_fu_2406_p_din0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        grp_fu_2406_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2406_p_dout0 : IN STD_LOGIC_VECTOR (47 downto 0);
        grp_fu_2406_p_ce : OUT STD_LOGIC;
        grp_fu_2410_p_din0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        grp_fu_2410_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2410_p_dout0 : IN STD_LOGIC_VECTOR (47 downto 0);
        grp_fu_2410_p_ce : OUT STD_LOGIC;
        grp_fu_2414_p_din0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        grp_fu_2414_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2414_p_dout0 : IN STD_LOGIC_VECTOR (47 downto 0);
        grp_fu_2414_p_ce : OUT STD_LOGIC;
        grp_fu_2418_p_din0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        grp_fu_2418_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2418_p_dout0 : IN STD_LOGIC_VECTOR (47 downto 0);
        grp_fu_2418_p_ce : OUT STD_LOGIC;
        grp_fu_2422_p_din0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        grp_fu_2422_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2422_p_dout0 : IN STD_LOGIC_VECTOR (47 downto 0);
        grp_fu_2422_p_ce : OUT STD_LOGIC );
    end component;


    component sr_fft_fft_32pt_Pipeline_VITIS_LOOP_231_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        e_out_real_V_9_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        e_out_real_V_9_ce0 : OUT STD_LOGIC;
        e_out_real_V_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        e_out_real_V_10_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        e_out_real_V_10_ce0 : OUT STD_LOGIC;
        e_out_real_V_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        e_out_imag_V_9_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        e_out_imag_V_9_ce0 : OUT STD_LOGIC;
        e_out_imag_V_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        e_out_imag_V_10_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        e_out_imag_V_10_ce0 : OUT STD_LOGIC;
        e_out_imag_V_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_real_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        out_real_2_ce0 : OUT STD_LOGIC;
        out_real_2_we0 : OUT STD_LOGIC;
        out_real_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_real_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        out_real_3_ce0 : OUT STD_LOGIC;
        out_real_3_we0 : OUT STD_LOGIC;
        out_real_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_imag_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        out_imag_2_ce0 : OUT STD_LOGIC;
        out_imag_2_we0 : OUT STD_LOGIC;
        out_imag_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_imag_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        out_imag_3_ce0 : OUT STD_LOGIC;
        out_imag_3_we0 : OUT STD_LOGIC;
        out_imag_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_real_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        out_real_4_ce0 : OUT STD_LOGIC;
        out_real_4_we0 : OUT STD_LOGIC;
        out_real_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_imag_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        out_imag_4_ce0 : OUT STD_LOGIC;
        out_imag_4_we0 : OUT STD_LOGIC;
        out_imag_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_imag_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        out_imag_5_ce0 : OUT STD_LOGIC;
        out_imag_5_we0 : OUT STD_LOGIC;
        out_imag_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_real_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        out_real_6_ce0 : OUT STD_LOGIC;
        out_real_6_we0 : OUT STD_LOGIC;
        out_real_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_imag_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        out_imag_6_ce0 : OUT STD_LOGIC;
        out_imag_6_we0 : OUT STD_LOGIC;
        out_imag_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_imag_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        out_imag_7_ce0 : OUT STD_LOGIC;
        out_imag_7_we0 : OUT STD_LOGIC;
        out_imag_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_imag_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        out_imag_1_ce0 : OUT STD_LOGIC;
        out_imag_1_we0 : OUT STD_LOGIC;
        out_imag_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_imag_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        out_imag_0_ce0 : OUT STD_LOGIC;
        out_imag_0_we0 : OUT STD_LOGIC;
        out_imag_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_real_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        out_real_7_ce0 : OUT STD_LOGIC;
        out_real_7_we0 : OUT STD_LOGIC;
        out_real_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_real_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        out_real_5_ce0 : OUT STD_LOGIC;
        out_real_5_we0 : OUT STD_LOGIC;
        out_real_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_real_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        out_real_1_ce0 : OUT STD_LOGIC;
        out_real_1_we0 : OUT STD_LOGIC;
        out_real_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_real_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        out_real_0_ce0 : OUT STD_LOGIC;
        out_real_0_we0 : OUT STD_LOGIC;
        out_real_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        o1_out_real_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o1_out_real_V_ce0 : OUT STD_LOGIC;
        o1_out_real_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        o1_out_real_V_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o1_out_real_V_4_ce0 : OUT STD_LOGIC;
        o1_out_real_V_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        o1_out_imag_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o1_out_imag_V_ce0 : OUT STD_LOGIC;
        o1_out_imag_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        o1_out_imag_V_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o1_out_imag_V_4_ce0 : OUT STD_LOGIC;
        o1_out_imag_V_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        o2_out_real_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o2_out_real_V_ce0 : OUT STD_LOGIC;
        o2_out_real_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        o2_out_real_V_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o2_out_real_V_4_ce0 : OUT STD_LOGIC;
        o2_out_real_V_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        o2_out_imag_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o2_out_imag_V_ce0 : OUT STD_LOGIC;
        o2_out_imag_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        o2_out_imag_V_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o2_out_imag_V_4_ce0 : OUT STD_LOGIC;
        o2_out_imag_V_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        e_out_real_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        e_out_real_V_ce0 : OUT STD_LOGIC;
        e_out_real_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        e_out_real_V_8_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        e_out_real_V_8_ce0 : OUT STD_LOGIC;
        e_out_real_V_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        e_out_imag_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        e_out_imag_V_ce0 : OUT STD_LOGIC;
        e_out_imag_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        e_out_imag_V_8_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        e_out_imag_V_8_ce0 : OUT STD_LOGIC;
        e_out_imag_V_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2426_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2426_p_din1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        grp_fu_2426_p_dout0 : IN STD_LOGIC_VECTOR (47 downto 0);
        grp_fu_2426_p_ce : OUT STD_LOGIC;
        grp_fu_2430_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2430_p_din1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        grp_fu_2430_p_dout0 : IN STD_LOGIC_VECTOR (47 downto 0);
        grp_fu_2430_p_ce : OUT STD_LOGIC;
        grp_fu_2434_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2434_p_din1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        grp_fu_2434_p_dout0 : IN STD_LOGIC_VECTOR (47 downto 0);
        grp_fu_2434_p_ce : OUT STD_LOGIC;
        grp_fu_2438_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2438_p_din1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        grp_fu_2438_p_dout0 : IN STD_LOGIC_VECTOR (47 downto 0);
        grp_fu_2438_p_ce : OUT STD_LOGIC;
        grp_fu_2442_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2442_p_din1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        grp_fu_2442_p_dout0 : IN STD_LOGIC_VECTOR (47 downto 0);
        grp_fu_2442_p_ce : OUT STD_LOGIC;
        grp_fu_2446_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2446_p_din1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        grp_fu_2446_p_dout0 : IN STD_LOGIC_VECTOR (47 downto 0);
        grp_fu_2446_p_ce : OUT STD_LOGIC;
        grp_fu_2450_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2450_p_din1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        grp_fu_2450_p_dout0 : IN STD_LOGIC_VECTOR (47 downto 0);
        grp_fu_2450_p_ce : OUT STD_LOGIC;
        grp_fu_2454_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2454_p_din1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        grp_fu_2454_p_dout0 : IN STD_LOGIC_VECTOR (47 downto 0);
        grp_fu_2454_p_ce : OUT STD_LOGIC );
    end component;


    component sr_fft_mul_18s_32s_48_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (47 downto 0) );
    end component;


    component sr_fft_mul_32s_18s_48_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (47 downto 0) );
    end component;


    component sr_fft_fft_16pt_e_in_real_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component sr_fft_fft_32pt_e_out_real_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component sr_fft_fft_32pt_o1_out_real_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    e_in_real_V_U : component sr_fft_fft_16pt_e_in_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => e_in_real_V_address0,
        ce0 => e_in_real_V_ce0,
        we0 => e_in_real_V_we0,
        d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_real_V_d0,
        q0 => e_in_real_V_q0,
        address1 => e_in_real_V_address1,
        ce1 => e_in_real_V_ce1,
        q1 => e_in_real_V_q1);

    e_in_real_V_8_U : component sr_fft_fft_16pt_e_in_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => e_in_real_V_8_address0,
        ce0 => e_in_real_V_8_ce0,
        we0 => e_in_real_V_8_we0,
        d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_real_V_8_d0,
        q0 => e_in_real_V_8_q0,
        address1 => e_in_real_V_8_address1,
        ce1 => e_in_real_V_8_ce1,
        q1 => e_in_real_V_8_q1);

    e_in_imag_V_U : component sr_fft_fft_16pt_e_in_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => e_in_imag_V_address0,
        ce0 => e_in_imag_V_ce0,
        we0 => e_in_imag_V_we0,
        d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_imag_V_d0,
        q0 => e_in_imag_V_q0,
        address1 => e_in_imag_V_address1,
        ce1 => e_in_imag_V_ce1,
        q1 => e_in_imag_V_q1);

    e_in_imag_V_8_U : component sr_fft_fft_16pt_e_in_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => e_in_imag_V_8_address0,
        ce0 => e_in_imag_V_8_ce0,
        we0 => e_in_imag_V_8_we0,
        d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_imag_V_8_d0,
        q0 => e_in_imag_V_8_q0,
        address1 => e_in_imag_V_8_address1,
        ce1 => e_in_imag_V_8_ce1,
        q1 => e_in_imag_V_8_q1);

    e_in_real_V_9_U : component sr_fft_fft_16pt_e_in_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => e_in_real_V_9_address0,
        ce0 => e_in_real_V_9_ce0,
        we0 => e_in_real_V_9_we0,
        d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_real_V_9_d0,
        q0 => e_in_real_V_9_q0,
        address1 => e_in_real_V_9_address1,
        ce1 => e_in_real_V_9_ce1,
        q1 => e_in_real_V_9_q1);

    e_in_real_V_10_U : component sr_fft_fft_16pt_e_in_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => e_in_real_V_10_address0,
        ce0 => e_in_real_V_10_ce0,
        we0 => e_in_real_V_10_we0,
        d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_real_V_10_d0,
        q0 => e_in_real_V_10_q0,
        address1 => e_in_real_V_10_address1,
        ce1 => e_in_real_V_10_ce1,
        q1 => e_in_real_V_10_q1);

    e_in_imag_V_9_U : component sr_fft_fft_16pt_e_in_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => e_in_imag_V_9_address0,
        ce0 => e_in_imag_V_9_ce0,
        we0 => e_in_imag_V_9_we0,
        d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_imag_V_9_d0,
        q0 => e_in_imag_V_9_q0,
        address1 => e_in_imag_V_9_address1,
        ce1 => e_in_imag_V_9_ce1,
        q1 => e_in_imag_V_9_q1);

    e_in_imag_V_10_U : component sr_fft_fft_16pt_e_in_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => e_in_imag_V_10_address0,
        ce0 => e_in_imag_V_10_ce0,
        we0 => e_in_imag_V_10_we0,
        d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_imag_V_10_d0,
        q0 => e_in_imag_V_10_q0,
        address1 => e_in_imag_V_10_address1,
        ce1 => e_in_imag_V_10_ce1,
        q1 => e_in_imag_V_10_q1);

    e_in_real_V_11_U : component sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => e_in_real_V_11_address0,
        ce0 => e_in_real_V_11_ce0,
        we0 => e_in_real_V_11_we0,
        d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_11_d0,
        q0 => e_in_real_V_11_q0,
        address1 => grp_fft_16pt_fu_1134_in_real_0_address1,
        ce1 => e_in_real_V_11_ce1,
        q1 => e_in_real_V_11_q1);

    e_in_real_V_12_U : component sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => e_in_real_V_12_address0,
        ce0 => e_in_real_V_12_ce0,
        we0 => e_in_real_V_12_we0,
        d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_12_d0,
        q0 => e_in_real_V_12_q0,
        address1 => grp_fft_16pt_fu_1134_in_real_1_address1,
        ce1 => e_in_real_V_12_ce1,
        q1 => e_in_real_V_12_q1);

    e_in_real_V_13_U : component sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => e_in_real_V_13_address0,
        ce0 => e_in_real_V_13_ce0,
        we0 => e_in_real_V_13_we0,
        d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_13_d0,
        q0 => e_in_real_V_13_q0,
        address1 => grp_fft_16pt_fu_1134_in_real_2_address1,
        ce1 => e_in_real_V_13_ce1,
        q1 => e_in_real_V_13_q1);

    e_in_real_V_14_U : component sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => e_in_real_V_14_address0,
        ce0 => e_in_real_V_14_ce0,
        we0 => e_in_real_V_14_we0,
        d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_14_d0,
        q0 => e_in_real_V_14_q0,
        address1 => grp_fft_16pt_fu_1134_in_real_3_address1,
        ce1 => e_in_real_V_14_ce1,
        q1 => e_in_real_V_14_q1);

    e_in_imag_V_11_U : component sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => e_in_imag_V_11_address0,
        ce0 => e_in_imag_V_11_ce0,
        we0 => e_in_imag_V_11_we0,
        d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_11_d0,
        q0 => e_in_imag_V_11_q0,
        address1 => grp_fft_16pt_fu_1134_in_imag_0_address1,
        ce1 => e_in_imag_V_11_ce1,
        q1 => e_in_imag_V_11_q1);

    e_in_imag_V_12_U : component sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => e_in_imag_V_12_address0,
        ce0 => e_in_imag_V_12_ce0,
        we0 => e_in_imag_V_12_we0,
        d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_12_d0,
        q0 => e_in_imag_V_12_q0,
        address1 => grp_fft_16pt_fu_1134_in_imag_1_address1,
        ce1 => e_in_imag_V_12_ce1,
        q1 => e_in_imag_V_12_q1);

    e_in_imag_V_13_U : component sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => e_in_imag_V_13_address0,
        ce0 => e_in_imag_V_13_ce0,
        we0 => e_in_imag_V_13_we0,
        d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_13_d0,
        q0 => e_in_imag_V_13_q0,
        address1 => grp_fft_16pt_fu_1134_in_imag_2_address1,
        ce1 => e_in_imag_V_13_ce1,
        q1 => e_in_imag_V_13_q1);

    e_in_imag_V_14_U : component sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => e_in_imag_V_14_address0,
        ce0 => e_in_imag_V_14_ce0,
        we0 => e_in_imag_V_14_we0,
        d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_14_d0,
        q0 => e_in_imag_V_14_q0,
        address1 => grp_fft_16pt_fu_1134_in_imag_3_address1,
        ce1 => e_in_imag_V_14_ce1,
        q1 => e_in_imag_V_14_q1);

    e_out_real_V_U : component sr_fft_fft_32pt_e_out_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => e_out_real_V_address0,
        ce0 => e_out_real_V_ce0,
        we0 => e_out_real_V_we0,
        d0 => grp_fft_16pt_fu_1134_out_real_0_d0,
        q0 => e_out_real_V_q0);

    e_out_real_V_8_U : component sr_fft_fft_32pt_e_out_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => e_out_real_V_8_address0,
        ce0 => e_out_real_V_8_ce0,
        we0 => e_out_real_V_8_we0,
        d0 => grp_fft_16pt_fu_1134_out_real_1_d0,
        q0 => e_out_real_V_8_q0);

    e_out_real_V_9_U : component sr_fft_fft_32pt_e_out_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => e_out_real_V_9_address0,
        ce0 => e_out_real_V_9_ce0,
        we0 => e_out_real_V_9_we0,
        d0 => grp_fft_16pt_fu_1134_out_real_2_d0,
        q0 => e_out_real_V_9_q0);

    e_out_real_V_10_U : component sr_fft_fft_32pt_e_out_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => e_out_real_V_10_address0,
        ce0 => e_out_real_V_10_ce0,
        we0 => e_out_real_V_10_we0,
        d0 => grp_fft_16pt_fu_1134_out_real_3_d0,
        q0 => e_out_real_V_10_q0);

    e_out_imag_V_U : component sr_fft_fft_32pt_e_out_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => e_out_imag_V_address0,
        ce0 => e_out_imag_V_ce0,
        we0 => e_out_imag_V_we0,
        d0 => grp_fft_16pt_fu_1134_out_imag_0_d0,
        q0 => e_out_imag_V_q0);

    e_out_imag_V_8_U : component sr_fft_fft_32pt_e_out_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => e_out_imag_V_8_address0,
        ce0 => e_out_imag_V_8_ce0,
        we0 => e_out_imag_V_8_we0,
        d0 => grp_fft_16pt_fu_1134_out_imag_1_d0,
        q0 => e_out_imag_V_8_q0);

    e_out_imag_V_9_U : component sr_fft_fft_32pt_e_out_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => e_out_imag_V_9_address0,
        ce0 => e_out_imag_V_9_ce0,
        we0 => e_out_imag_V_9_we0,
        d0 => grp_fft_16pt_fu_1134_out_imag_2_d0,
        q0 => e_out_imag_V_9_q0);

    e_out_imag_V_10_U : component sr_fft_fft_32pt_e_out_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => e_out_imag_V_10_address0,
        ce0 => e_out_imag_V_10_ce0,
        we0 => e_out_imag_V_10_we0,
        d0 => grp_fft_16pt_fu_1134_out_imag_3_d0,
        q0 => e_out_imag_V_10_q0);

    o1_in_real_V_U : component sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => o1_in_real_V_address0,
        ce0 => o1_in_real_V_ce0,
        we0 => o1_in_real_V_we0,
        d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_real_V_d0,
        q0 => o1_in_real_V_q0,
        address1 => o1_in_real_V_address1,
        ce1 => o1_in_real_V_ce1,
        q1 => o1_in_real_V_q1);

    o1_in_real_V_4_U : component sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => o1_in_real_V_4_address0,
        ce0 => o1_in_real_V_4_ce0,
        we0 => o1_in_real_V_4_we0,
        d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_real_V_4_d0,
        q0 => o1_in_real_V_4_q0,
        address1 => o1_in_real_V_4_address1,
        ce1 => o1_in_real_V_4_ce1,
        q1 => o1_in_real_V_4_q1);

    o1_in_imag_V_U : component sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => o1_in_imag_V_address0,
        ce0 => o1_in_imag_V_ce0,
        we0 => o1_in_imag_V_we0,
        d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_imag_V_d0,
        q0 => o1_in_imag_V_q0,
        address1 => o1_in_imag_V_address1,
        ce1 => o1_in_imag_V_ce1,
        q1 => o1_in_imag_V_q1);

    o1_in_imag_V_4_U : component sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => o1_in_imag_V_4_address0,
        ce0 => o1_in_imag_V_4_ce0,
        we0 => o1_in_imag_V_4_we0,
        d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_imag_V_4_d0,
        q0 => o1_in_imag_V_4_q0,
        address1 => o1_in_imag_V_4_address1,
        ce1 => o1_in_imag_V_4_ce1,
        q1 => o1_in_imag_V_4_q1);

    o1_out_real_V_U : component sr_fft_fft_32pt_o1_out_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => o1_out_real_V_address0,
        ce0 => o1_out_real_V_ce0,
        we0 => o1_out_real_V_we0,
        d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_d0,
        q0 => o1_out_real_V_q0,
        address1 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_address1,
        ce1 => o1_out_real_V_ce1,
        we1 => o1_out_real_V_we1,
        d1 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_d1);

    o1_out_real_V_1_U : component sr_fft_fft_32pt_o1_out_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => o1_out_real_V_1_address0,
        ce0 => o1_out_real_V_1_ce0,
        we0 => o1_out_real_V_1_we0,
        d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_4_d0,
        q0 => o1_out_real_V_1_q0,
        address1 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_4_address1,
        ce1 => o1_out_real_V_1_ce1,
        we1 => o1_out_real_V_1_we1,
        d1 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_4_d1);

    o1_out_imag_V_U : component sr_fft_fft_32pt_o1_out_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => o1_out_imag_V_address0,
        ce0 => o1_out_imag_V_ce0,
        we0 => o1_out_imag_V_we0,
        d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_d0,
        q0 => o1_out_imag_V_q0,
        address1 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_address1,
        ce1 => o1_out_imag_V_ce1,
        we1 => o1_out_imag_V_we1,
        d1 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_d1);

    o1_out_imag_V_1_U : component sr_fft_fft_32pt_o1_out_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => o1_out_imag_V_1_address0,
        ce0 => o1_out_imag_V_1_ce0,
        we0 => o1_out_imag_V_1_we0,
        d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_4_d0,
        q0 => o1_out_imag_V_1_q0,
        address1 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_4_address1,
        ce1 => o1_out_imag_V_1_ce1,
        we1 => o1_out_imag_V_1_we1,
        d1 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_4_d1);

    o2_in_real_V_U : component sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => o2_in_real_V_address0,
        ce0 => o2_in_real_V_ce0,
        we0 => o2_in_real_V_we0,
        d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_real_V_d0,
        q0 => o2_in_real_V_q0,
        address1 => o2_in_real_V_address1,
        ce1 => o2_in_real_V_ce1,
        q1 => o2_in_real_V_q1);

    o2_in_real_V_4_U : component sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => o2_in_real_V_4_address0,
        ce0 => o2_in_real_V_4_ce0,
        we0 => o2_in_real_V_4_we0,
        d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_real_V_4_d0,
        q0 => o2_in_real_V_4_q0,
        address1 => o2_in_real_V_4_address1,
        ce1 => o2_in_real_V_4_ce1,
        q1 => o2_in_real_V_4_q1);

    o2_in_imag_V_U : component sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => o2_in_imag_V_address0,
        ce0 => o2_in_imag_V_ce0,
        we0 => o2_in_imag_V_we0,
        d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_imag_V_d0,
        q0 => o2_in_imag_V_q0,
        address1 => o2_in_imag_V_address1,
        ce1 => o2_in_imag_V_ce1,
        q1 => o2_in_imag_V_q1);

    o2_in_imag_V_4_U : component sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => o2_in_imag_V_4_address0,
        ce0 => o2_in_imag_V_4_ce0,
        we0 => o2_in_imag_V_4_we0,
        d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_imag_V_4_d0,
        q0 => o2_in_imag_V_4_q0,
        address1 => o2_in_imag_V_4_address1,
        ce1 => o2_in_imag_V_4_ce1,
        q1 => o2_in_imag_V_4_q1);

    o2_out_real_V_U : component sr_fft_fft_32pt_o1_out_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => o2_out_real_V_address0,
        ce0 => o2_out_real_V_ce0,
        we0 => o2_out_real_V_we0,
        d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_d0,
        q0 => o2_out_real_V_q0,
        address1 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_address1,
        ce1 => o2_out_real_V_ce1,
        we1 => o2_out_real_V_we1,
        d1 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_d1);

    o2_out_real_V_1_U : component sr_fft_fft_32pt_o1_out_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => o2_out_real_V_1_address0,
        ce0 => o2_out_real_V_1_ce0,
        we0 => o2_out_real_V_1_we0,
        d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_4_d0,
        q0 => o2_out_real_V_1_q0,
        address1 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_4_address1,
        ce1 => o2_out_real_V_1_ce1,
        we1 => o2_out_real_V_1_we1,
        d1 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_4_d1);

    o2_out_imag_V_U : component sr_fft_fft_32pt_o1_out_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => o2_out_imag_V_address0,
        ce0 => o2_out_imag_V_ce0,
        we0 => o2_out_imag_V_we0,
        d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_d0,
        q0 => o2_out_imag_V_q0,
        address1 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_address1,
        ce1 => o2_out_imag_V_ce1,
        we1 => o2_out_imag_V_we1,
        d1 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_d1);

    o2_out_imag_V_1_U : component sr_fft_fft_32pt_o1_out_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => o2_out_imag_V_1_address0,
        ce0 => o2_out_imag_V_1_ce0,
        we0 => o2_out_imag_V_1_we0,
        d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_4_d0,
        q0 => o2_out_imag_V_1_q0,
        address1 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_4_address1,
        ce1 => o2_out_imag_V_1_ce1,
        we1 => o2_out_imag_V_1_we1,
        d1 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_4_d1);

    grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082 : component sr_fft_fft_32pt_Pipeline_VITIS_LOOP_215_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_ap_start,
        ap_done => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_ap_done,
        ap_idle => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_ap_idle,
        ap_ready => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_ap_ready,
        e_in_imag_V_14_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_14_address0,
        e_in_imag_V_14_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_14_ce0,
        e_in_imag_V_14_we0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_14_we0,
        e_in_imag_V_14_d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_14_d0,
        e_in_imag_V_13_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_13_address0,
        e_in_imag_V_13_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_13_ce0,
        e_in_imag_V_13_we0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_13_we0,
        e_in_imag_V_13_d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_13_d0,
        e_in_imag_V_12_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_12_address0,
        e_in_imag_V_12_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_12_ce0,
        e_in_imag_V_12_we0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_12_we0,
        e_in_imag_V_12_d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_12_d0,
        e_in_imag_V_11_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_11_address0,
        e_in_imag_V_11_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_11_ce0,
        e_in_imag_V_11_we0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_11_we0,
        e_in_imag_V_11_d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_11_d0,
        e_in_real_V_14_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_14_address0,
        e_in_real_V_14_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_14_ce0,
        e_in_real_V_14_we0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_14_we0,
        e_in_real_V_14_d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_14_d0,
        e_in_real_V_13_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_13_address0,
        e_in_real_V_13_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_13_ce0,
        e_in_real_V_13_we0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_13_we0,
        e_in_real_V_13_d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_13_d0,
        e_in_real_V_12_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_12_address0,
        e_in_real_V_12_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_12_ce0,
        e_in_real_V_12_we0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_12_we0,
        e_in_real_V_12_d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_12_d0,
        e_in_real_V_11_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_11_address0,
        e_in_real_V_11_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_11_ce0,
        e_in_real_V_11_we0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_11_we0,
        e_in_real_V_11_d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_11_d0,
        in_real_0_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_0_address0,
        in_real_0_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_0_ce0,
        in_real_0_q0 => in_real_0_q0,
        in_real_1_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_1_address0,
        in_real_1_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_1_ce0,
        in_real_1_q0 => in_real_1_q0,
        in_real_2_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_2_address0,
        in_real_2_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_2_ce0,
        in_real_2_q0 => in_real_2_q0,
        in_real_3_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_3_address0,
        in_real_3_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_3_ce0,
        in_real_3_q0 => in_real_3_q0,
        in_real_4_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_4_address0,
        in_real_4_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_4_ce0,
        in_real_4_q0 => in_real_4_q0,
        in_real_5_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_5_address0,
        in_real_5_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_5_ce0,
        in_real_5_q0 => in_real_5_q0,
        in_real_6_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_6_address0,
        in_real_6_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_6_ce0,
        in_real_6_q0 => in_real_6_q0,
        in_real_7_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_7_address0,
        in_real_7_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_7_ce0,
        in_real_7_q0 => in_real_7_q0,
        in_imag_0_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_0_address0,
        in_imag_0_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_0_ce0,
        in_imag_0_q0 => in_imag_0_q0,
        in_imag_1_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_1_address0,
        in_imag_1_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_1_ce0,
        in_imag_1_q0 => in_imag_1_q0,
        in_imag_2_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_2_address0,
        in_imag_2_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_2_ce0,
        in_imag_2_q0 => in_imag_2_q0,
        in_imag_3_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_3_address0,
        in_imag_3_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_3_ce0,
        in_imag_3_q0 => in_imag_3_q0,
        in_imag_4_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_4_address0,
        in_imag_4_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_4_ce0,
        in_imag_4_q0 => in_imag_4_q0,
        in_imag_5_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_5_address0,
        in_imag_5_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_5_ce0,
        in_imag_5_q0 => in_imag_5_q0,
        in_imag_6_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_6_address0,
        in_imag_6_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_6_ce0,
        in_imag_6_q0 => in_imag_6_q0,
        in_imag_7_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_7_address0,
        in_imag_7_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_7_ce0,
        in_imag_7_q0 => in_imag_7_q0);

    grp_fft_16pt_fu_1134 : component sr_fft_fft_16pt
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fft_16pt_fu_1134_ap_start,
        ap_done => grp_fft_16pt_fu_1134_ap_done,
        ap_idle => grp_fft_16pt_fu_1134_ap_idle,
        ap_ready => grp_fft_16pt_fu_1134_ap_ready,
        in_real_0_address0 => grp_fft_16pt_fu_1134_in_real_0_address0,
        in_real_0_ce0 => grp_fft_16pt_fu_1134_in_real_0_ce0,
        in_real_0_q0 => e_in_real_V_11_q0,
        in_real_0_address1 => grp_fft_16pt_fu_1134_in_real_0_address1,
        in_real_0_ce1 => grp_fft_16pt_fu_1134_in_real_0_ce1,
        in_real_0_q1 => e_in_real_V_11_q1,
        in_real_1_address0 => grp_fft_16pt_fu_1134_in_real_1_address0,
        in_real_1_ce0 => grp_fft_16pt_fu_1134_in_real_1_ce0,
        in_real_1_q0 => e_in_real_V_12_q0,
        in_real_1_address1 => grp_fft_16pt_fu_1134_in_real_1_address1,
        in_real_1_ce1 => grp_fft_16pt_fu_1134_in_real_1_ce1,
        in_real_1_q1 => e_in_real_V_12_q1,
        in_real_2_address0 => grp_fft_16pt_fu_1134_in_real_2_address0,
        in_real_2_ce0 => grp_fft_16pt_fu_1134_in_real_2_ce0,
        in_real_2_q0 => e_in_real_V_13_q0,
        in_real_2_address1 => grp_fft_16pt_fu_1134_in_real_2_address1,
        in_real_2_ce1 => grp_fft_16pt_fu_1134_in_real_2_ce1,
        in_real_2_q1 => e_in_real_V_13_q1,
        in_real_3_address0 => grp_fft_16pt_fu_1134_in_real_3_address0,
        in_real_3_ce0 => grp_fft_16pt_fu_1134_in_real_3_ce0,
        in_real_3_q0 => e_in_real_V_14_q0,
        in_real_3_address1 => grp_fft_16pt_fu_1134_in_real_3_address1,
        in_real_3_ce1 => grp_fft_16pt_fu_1134_in_real_3_ce1,
        in_real_3_q1 => e_in_real_V_14_q1,
        in_imag_0_address0 => grp_fft_16pt_fu_1134_in_imag_0_address0,
        in_imag_0_ce0 => grp_fft_16pt_fu_1134_in_imag_0_ce0,
        in_imag_0_q0 => e_in_imag_V_11_q0,
        in_imag_0_address1 => grp_fft_16pt_fu_1134_in_imag_0_address1,
        in_imag_0_ce1 => grp_fft_16pt_fu_1134_in_imag_0_ce1,
        in_imag_0_q1 => e_in_imag_V_11_q1,
        in_imag_1_address0 => grp_fft_16pt_fu_1134_in_imag_1_address0,
        in_imag_1_ce0 => grp_fft_16pt_fu_1134_in_imag_1_ce0,
        in_imag_1_q0 => e_in_imag_V_12_q0,
        in_imag_1_address1 => grp_fft_16pt_fu_1134_in_imag_1_address1,
        in_imag_1_ce1 => grp_fft_16pt_fu_1134_in_imag_1_ce1,
        in_imag_1_q1 => e_in_imag_V_12_q1,
        in_imag_2_address0 => grp_fft_16pt_fu_1134_in_imag_2_address0,
        in_imag_2_ce0 => grp_fft_16pt_fu_1134_in_imag_2_ce0,
        in_imag_2_q0 => e_in_imag_V_13_q0,
        in_imag_2_address1 => grp_fft_16pt_fu_1134_in_imag_2_address1,
        in_imag_2_ce1 => grp_fft_16pt_fu_1134_in_imag_2_ce1,
        in_imag_2_q1 => e_in_imag_V_13_q1,
        in_imag_3_address0 => grp_fft_16pt_fu_1134_in_imag_3_address0,
        in_imag_3_ce0 => grp_fft_16pt_fu_1134_in_imag_3_ce0,
        in_imag_3_q0 => e_in_imag_V_14_q0,
        in_imag_3_address1 => grp_fft_16pt_fu_1134_in_imag_3_address1,
        in_imag_3_ce1 => grp_fft_16pt_fu_1134_in_imag_3_ce1,
        in_imag_3_q1 => e_in_imag_V_14_q1,
        out_real_0_address0 => grp_fft_16pt_fu_1134_out_real_0_address0,
        out_real_0_ce0 => grp_fft_16pt_fu_1134_out_real_0_ce0,
        out_real_0_we0 => grp_fft_16pt_fu_1134_out_real_0_we0,
        out_real_0_d0 => grp_fft_16pt_fu_1134_out_real_0_d0,
        out_real_1_address0 => grp_fft_16pt_fu_1134_out_real_1_address0,
        out_real_1_ce0 => grp_fft_16pt_fu_1134_out_real_1_ce0,
        out_real_1_we0 => grp_fft_16pt_fu_1134_out_real_1_we0,
        out_real_1_d0 => grp_fft_16pt_fu_1134_out_real_1_d0,
        out_real_2_address0 => grp_fft_16pt_fu_1134_out_real_2_address0,
        out_real_2_ce0 => grp_fft_16pt_fu_1134_out_real_2_ce0,
        out_real_2_we0 => grp_fft_16pt_fu_1134_out_real_2_we0,
        out_real_2_d0 => grp_fft_16pt_fu_1134_out_real_2_d0,
        out_real_3_address0 => grp_fft_16pt_fu_1134_out_real_3_address0,
        out_real_3_ce0 => grp_fft_16pt_fu_1134_out_real_3_ce0,
        out_real_3_we0 => grp_fft_16pt_fu_1134_out_real_3_we0,
        out_real_3_d0 => grp_fft_16pt_fu_1134_out_real_3_d0,
        out_imag_0_address0 => grp_fft_16pt_fu_1134_out_imag_0_address0,
        out_imag_0_ce0 => grp_fft_16pt_fu_1134_out_imag_0_ce0,
        out_imag_0_we0 => grp_fft_16pt_fu_1134_out_imag_0_we0,
        out_imag_0_d0 => grp_fft_16pt_fu_1134_out_imag_0_d0,
        out_imag_1_address0 => grp_fft_16pt_fu_1134_out_imag_1_address0,
        out_imag_1_ce0 => grp_fft_16pt_fu_1134_out_imag_1_ce0,
        out_imag_1_we0 => grp_fft_16pt_fu_1134_out_imag_1_we0,
        out_imag_1_d0 => grp_fft_16pt_fu_1134_out_imag_1_d0,
        out_imag_2_address0 => grp_fft_16pt_fu_1134_out_imag_2_address0,
        out_imag_2_ce0 => grp_fft_16pt_fu_1134_out_imag_2_ce0,
        out_imag_2_we0 => grp_fft_16pt_fu_1134_out_imag_2_we0,
        out_imag_2_d0 => grp_fft_16pt_fu_1134_out_imag_2_d0,
        out_imag_3_address0 => grp_fft_16pt_fu_1134_out_imag_3_address0,
        out_imag_3_ce0 => grp_fft_16pt_fu_1134_out_imag_3_ce0,
        out_imag_3_we0 => grp_fft_16pt_fu_1134_out_imag_3_we0,
        out_imag_3_d0 => grp_fft_16pt_fu_1134_out_imag_3_d0);

    grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158 : component sr_fft_fft_32pt_Pipeline_VITIS_LOOP_221_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_ap_start,
        ap_done => grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_ap_done,
        ap_idle => grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_ap_idle,
        ap_ready => grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_ap_ready,
        o2_in_imag_V_4_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_imag_V_4_address0,
        o2_in_imag_V_4_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_imag_V_4_ce0,
        o2_in_imag_V_4_we0 => grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_imag_V_4_we0,
        o2_in_imag_V_4_d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_imag_V_4_d0,
        o2_in_imag_V_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_imag_V_address0,
        o2_in_imag_V_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_imag_V_ce0,
        o2_in_imag_V_we0 => grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_imag_V_we0,
        o2_in_imag_V_d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_imag_V_d0,
        o2_in_real_V_4_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_real_V_4_address0,
        o2_in_real_V_4_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_real_V_4_ce0,
        o2_in_real_V_4_we0 => grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_real_V_4_we0,
        o2_in_real_V_4_d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_real_V_4_d0,
        o2_in_real_V_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_real_V_address0,
        o2_in_real_V_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_real_V_ce0,
        o2_in_real_V_we0 => grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_real_V_we0,
        o2_in_real_V_d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_real_V_d0,
        o1_in_imag_V_4_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_imag_V_4_address0,
        o1_in_imag_V_4_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_imag_V_4_ce0,
        o1_in_imag_V_4_we0 => grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_imag_V_4_we0,
        o1_in_imag_V_4_d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_imag_V_4_d0,
        o1_in_imag_V_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_imag_V_address0,
        o1_in_imag_V_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_imag_V_ce0,
        o1_in_imag_V_we0 => grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_imag_V_we0,
        o1_in_imag_V_d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_imag_V_d0,
        o1_in_real_V_4_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_real_V_4_address0,
        o1_in_real_V_4_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_real_V_4_ce0,
        o1_in_real_V_4_we0 => grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_real_V_4_we0,
        o1_in_real_V_4_d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_real_V_4_d0,
        o1_in_real_V_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_real_V_address0,
        o1_in_real_V_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_real_V_ce0,
        o1_in_real_V_we0 => grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_real_V_we0,
        o1_in_real_V_d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_real_V_d0,
        in_real_0_load => in_real_0_load_reg_1818,
        in_real_1_load => in_real_1_load_reg_1823,
        in_real_2_load => in_real_2_load_reg_1828,
        in_real_3_load => in_real_3_load_reg_1833,
        in_real_4_load => in_real_4_load_reg_1838,
        in_real_5_load => in_real_5_load_reg_1843,
        in_real_6_load => in_real_6_load_reg_1848,
        in_real_7_load => in_real_7_load_reg_1853,
        in_imag_0_load => in_imag_0_load_reg_1858,
        in_imag_1_load => in_imag_1_load_reg_1863,
        in_imag_2_load => in_imag_2_load_reg_1868,
        in_imag_3_load => in_imag_3_load_reg_1873,
        in_imag_4_load => in_imag_4_load_reg_1878,
        in_imag_5_load => in_imag_5_load_reg_1883,
        in_imag_6_load => in_imag_6_load_reg_1888,
        in_imag_7_load => in_imag_7_load_reg_1893,
        in_real_0_load_6 => in_real_0_load_5_reg_1898,
        in_real_1_load_6 => in_real_1_load_5_reg_1903,
        in_real_2_load_6 => in_real_2_load_5_reg_1908,
        in_real_3_load_6 => in_real_3_load_5_reg_1913,
        in_real_4_load_6 => in_real_4_load_5_reg_1918,
        in_real_5_load_6 => in_real_5_load_5_reg_1923,
        in_real_6_load_6 => in_real_6_load_5_reg_1928,
        in_real_7_load_6 => in_real_7_load_5_reg_1933,
        in_imag_0_load_6 => in_imag_0_load_5_reg_1938,
        in_imag_1_load_6 => in_imag_1_load_5_reg_1943,
        in_imag_2_load_6 => in_imag_2_load_5_reg_1948,
        in_imag_3_load_6 => in_imag_3_load_5_reg_1953,
        in_imag_4_load_6 => in_imag_4_load_5_reg_1958,
        in_imag_5_load_6 => in_imag_5_load_5_reg_1963,
        in_imag_6_load_6 => in_imag_6_load_5_reg_1968,
        in_imag_7_load_6 => in_imag_7_load_5_reg_1973);

    grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234 : component sr_fft_fft_32pt_Pipeline_VITIS_LOOP_120_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_ap_start,
        ap_done => grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_ap_done,
        ap_idle => grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_ap_idle,
        ap_ready => grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_ap_ready,
        e_in_imag_V_10_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_imag_V_10_address0,
        e_in_imag_V_10_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_imag_V_10_ce0,
        e_in_imag_V_10_we0 => grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_imag_V_10_we0,
        e_in_imag_V_10_d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_imag_V_10_d0,
        e_in_imag_V_9_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_imag_V_9_address0,
        e_in_imag_V_9_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_imag_V_9_ce0,
        e_in_imag_V_9_we0 => grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_imag_V_9_we0,
        e_in_imag_V_9_d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_imag_V_9_d0,
        e_in_real_V_10_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_real_V_10_address0,
        e_in_real_V_10_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_real_V_10_ce0,
        e_in_real_V_10_we0 => grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_real_V_10_we0,
        e_in_real_V_10_d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_real_V_10_d0,
        e_in_real_V_9_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_real_V_9_address0,
        e_in_real_V_9_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_real_V_9_ce0,
        e_in_real_V_9_we0 => grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_real_V_9_we0,
        e_in_real_V_9_d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_real_V_9_d0,
        o1_in_real_V_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_o1_in_real_V_address0,
        o1_in_real_V_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_o1_in_real_V_ce0,
        o1_in_real_V_q0 => o1_in_real_V_q0,
        o1_in_real_V_4_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_o1_in_real_V_4_address0,
        o1_in_real_V_4_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_o1_in_real_V_4_ce0,
        o1_in_real_V_4_q0 => o1_in_real_V_4_q0,
        o1_in_imag_V_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_o1_in_imag_V_address0,
        o1_in_imag_V_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_o1_in_imag_V_ce0,
        o1_in_imag_V_q0 => o1_in_imag_V_q0,
        o1_in_imag_V_4_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_o1_in_imag_V_4_address0,
        o1_in_imag_V_4_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_o1_in_imag_V_4_ce0,
        o1_in_imag_V_4_q0 => o1_in_imag_V_4_q0);

    grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246 : component sr_fft_fft_32pt_Pipeline_VITIS_LOOP_120_173
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_ap_start,
        ap_done => grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_ap_done,
        ap_idle => grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_ap_idle,
        ap_ready => grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_ap_ready,
        e_in_imag_V_8_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_imag_V_8_address0,
        e_in_imag_V_8_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_imag_V_8_ce0,
        e_in_imag_V_8_we0 => grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_imag_V_8_we0,
        e_in_imag_V_8_d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_imag_V_8_d0,
        e_in_imag_V_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_imag_V_address0,
        e_in_imag_V_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_imag_V_ce0,
        e_in_imag_V_we0 => grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_imag_V_we0,
        e_in_imag_V_d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_imag_V_d0,
        e_in_real_V_8_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_real_V_8_address0,
        e_in_real_V_8_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_real_V_8_ce0,
        e_in_real_V_8_we0 => grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_real_V_8_we0,
        e_in_real_V_8_d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_real_V_8_d0,
        e_in_real_V_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_real_V_address0,
        e_in_real_V_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_real_V_ce0,
        e_in_real_V_we0 => grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_real_V_we0,
        e_in_real_V_d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_real_V_d0,
        o2_in_real_V_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_o2_in_real_V_address0,
        o2_in_real_V_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_o2_in_real_V_ce0,
        o2_in_real_V_q0 => o2_in_real_V_q0,
        o2_in_real_V_4_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_o2_in_real_V_4_address0,
        o2_in_real_V_4_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_o2_in_real_V_4_ce0,
        o2_in_real_V_4_q0 => o2_in_real_V_4_q0,
        o2_in_imag_V_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_o2_in_imag_V_address0,
        o2_in_imag_V_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_o2_in_imag_V_ce0,
        o2_in_imag_V_q0 => o2_in_imag_V_q0,
        o2_in_imag_V_4_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_o2_in_imag_V_4_address0,
        o2_in_imag_V_4_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_o2_in_imag_V_4_ce0,
        o2_in_imag_V_4_q0 => o2_in_imag_V_4_q0);

    grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258 : component sr_fft_fft_32pt_Pipeline_VITIS_LOOP_131_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_ap_start,
        ap_done => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_ap_done,
        ap_idle => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_ap_idle,
        ap_ready => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_ap_ready,
        o1_out_imag_V_4_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_4_address0,
        o1_out_imag_V_4_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_4_ce0,
        o1_out_imag_V_4_we0 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_4_we0,
        o1_out_imag_V_4_d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_4_d0,
        o1_out_imag_V_4_address1 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_4_address1,
        o1_out_imag_V_4_ce1 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_4_ce1,
        o1_out_imag_V_4_we1 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_4_we1,
        o1_out_imag_V_4_d1 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_4_d1,
        o1_out_imag_V_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_address0,
        o1_out_imag_V_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_ce0,
        o1_out_imag_V_we0 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_we0,
        o1_out_imag_V_d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_d0,
        o1_out_imag_V_address1 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_address1,
        o1_out_imag_V_ce1 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_ce1,
        o1_out_imag_V_we1 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_we1,
        o1_out_imag_V_d1 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_d1,
        o1_out_real_V_4_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_4_address0,
        o1_out_real_V_4_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_4_ce0,
        o1_out_real_V_4_we0 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_4_we0,
        o1_out_real_V_4_d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_4_d0,
        o1_out_real_V_4_address1 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_4_address1,
        o1_out_real_V_4_ce1 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_4_ce1,
        o1_out_real_V_4_we1 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_4_we1,
        o1_out_real_V_4_d1 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_4_d1,
        o1_out_real_V_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_address0,
        o1_out_real_V_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_ce0,
        o1_out_real_V_we0 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_we0,
        o1_out_real_V_d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_d0,
        o1_out_real_V_address1 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_address1,
        o1_out_real_V_ce1 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_ce1,
        o1_out_real_V_we1 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_we1,
        o1_out_real_V_d1 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_d1,
        r_real_V_63 => r_real_V_59_reg_2146,
        r_real_V_64 => r_real_V_60_reg_2156,
        r_imag_V_73 => r_imag_V_69_reg_2151,
        r_imag_V_74 => r_imag_V_70_reg_2161,
        r_real_V_65 => r_real_V_61_reg_2166,
        r_real_V_66 => r_real_V_62_reg_2176,
        r_imag_V_75 => r_imag_V_71_reg_2171,
        r_imag_V_76 => r_imag_V_72_reg_2181,
        r_real_V => r_real_V_reg_2106,
        r_real_V_16 => r_real_V_32_reg_2116,
        r_imag_V => r_imag_V_reg_2111,
        r_imag_V_20 => r_imag_V_45_reg_2121,
        r_real_V_17 => r_real_V_33_reg_2126,
        r_real_V_18 => r_real_V_34_reg_2136,
        r_imag_V_21 => r_imag_V_46_reg_2131,
        r_imag_V_22 => r_imag_V_47_reg_2141,
        grp_fu_2394_p_din0 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2394_p_din0,
        grp_fu_2394_p_din1 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2394_p_din1,
        grp_fu_2394_p_dout0 => grp_fu_2394_p2,
        grp_fu_2394_p_ce => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2394_p_ce,
        grp_fu_2398_p_din0 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2398_p_din0,
        grp_fu_2398_p_din1 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2398_p_din1,
        grp_fu_2398_p_dout0 => grp_fu_2398_p2,
        grp_fu_2398_p_ce => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2398_p_ce,
        grp_fu_2402_p_din0 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2402_p_din0,
        grp_fu_2402_p_din1 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2402_p_din1,
        grp_fu_2402_p_dout0 => grp_fu_2402_p2,
        grp_fu_2402_p_ce => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2402_p_ce,
        grp_fu_2406_p_din0 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2406_p_din0,
        grp_fu_2406_p_din1 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2406_p_din1,
        grp_fu_2406_p_dout0 => grp_fu_2406_p2,
        grp_fu_2406_p_ce => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2406_p_ce,
        grp_fu_2410_p_din0 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2410_p_din0,
        grp_fu_2410_p_din1 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2410_p_din1,
        grp_fu_2410_p_dout0 => grp_fu_2410_p2,
        grp_fu_2410_p_ce => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2410_p_ce,
        grp_fu_2414_p_din0 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2414_p_din0,
        grp_fu_2414_p_din1 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2414_p_din1,
        grp_fu_2414_p_dout0 => grp_fu_2414_p2,
        grp_fu_2414_p_ce => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2414_p_ce,
        grp_fu_2418_p_din0 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2418_p_din0,
        grp_fu_2418_p_din1 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2418_p_din1,
        grp_fu_2418_p_dout0 => grp_fu_2418_p2,
        grp_fu_2418_p_ce => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2418_p_ce,
        grp_fu_2422_p_din0 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2422_p_din0,
        grp_fu_2422_p_din1 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2422_p_din1,
        grp_fu_2422_p_dout0 => grp_fu_2422_p2,
        grp_fu_2422_p_ce => grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2422_p_ce);

    grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286 : component sr_fft_fft_32pt_Pipeline_VITIS_LOOP_131_274
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_ap_start,
        ap_done => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_ap_done,
        ap_idle => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_ap_idle,
        ap_ready => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_ap_ready,
        o2_out_imag_V_4_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_4_address0,
        o2_out_imag_V_4_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_4_ce0,
        o2_out_imag_V_4_we0 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_4_we0,
        o2_out_imag_V_4_d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_4_d0,
        o2_out_imag_V_4_address1 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_4_address1,
        o2_out_imag_V_4_ce1 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_4_ce1,
        o2_out_imag_V_4_we1 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_4_we1,
        o2_out_imag_V_4_d1 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_4_d1,
        o2_out_imag_V_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_address0,
        o2_out_imag_V_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_ce0,
        o2_out_imag_V_we0 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_we0,
        o2_out_imag_V_d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_d0,
        o2_out_imag_V_address1 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_address1,
        o2_out_imag_V_ce1 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_ce1,
        o2_out_imag_V_we1 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_we1,
        o2_out_imag_V_d1 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_d1,
        o2_out_real_V_4_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_4_address0,
        o2_out_real_V_4_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_4_ce0,
        o2_out_real_V_4_we0 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_4_we0,
        o2_out_real_V_4_d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_4_d0,
        o2_out_real_V_4_address1 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_4_address1,
        o2_out_real_V_4_ce1 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_4_ce1,
        o2_out_real_V_4_we1 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_4_we1,
        o2_out_real_V_4_d1 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_4_d1,
        o2_out_real_V_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_address0,
        o2_out_real_V_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_ce0,
        o2_out_real_V_we0 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_we0,
        o2_out_real_V_d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_d0,
        o2_out_real_V_address1 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_address1,
        o2_out_real_V_ce1 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_ce1,
        o2_out_real_V_we1 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_we1,
        o2_out_real_V_d1 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_d1,
        r_real_V_71 => r_real_V_67_reg_2354,
        r_real_V_72 => r_real_V_68_reg_2364,
        r_imag_V_81 => r_imag_V_77_reg_2359,
        r_imag_V_82 => r_imag_V_78_reg_2369,
        r_real_V_73 => r_real_V_69_reg_2374,
        r_real_V_74 => r_real_V_70_reg_2384,
        r_imag_V_83 => r_imag_V_79_reg_2379,
        r_imag_V_84 => r_imag_V_80_reg_2389,
        r_real_V_35 => r_real_V_47_reg_2314,
        r_real_V_36 => r_real_V_48_reg_2324,
        r_imag_V_40 => r_imag_V_56_reg_2319,
        r_imag_V_42 => r_imag_V_58_reg_2329,
        r_real_V_37 => r_real_V_49_reg_2334,
        r_real_V_38 => r_real_V_50_reg_2344,
        r_imag_V_43 => r_imag_V_59_reg_2339,
        r_imag_V_44 => r_imag_V_60_reg_2349,
        grp_fu_2394_p_din0 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2394_p_din0,
        grp_fu_2394_p_din1 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2394_p_din1,
        grp_fu_2394_p_dout0 => grp_fu_2394_p2,
        grp_fu_2394_p_ce => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2394_p_ce,
        grp_fu_2398_p_din0 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2398_p_din0,
        grp_fu_2398_p_din1 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2398_p_din1,
        grp_fu_2398_p_dout0 => grp_fu_2398_p2,
        grp_fu_2398_p_ce => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2398_p_ce,
        grp_fu_2402_p_din0 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2402_p_din0,
        grp_fu_2402_p_din1 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2402_p_din1,
        grp_fu_2402_p_dout0 => grp_fu_2402_p2,
        grp_fu_2402_p_ce => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2402_p_ce,
        grp_fu_2406_p_din0 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2406_p_din0,
        grp_fu_2406_p_din1 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2406_p_din1,
        grp_fu_2406_p_dout0 => grp_fu_2406_p2,
        grp_fu_2406_p_ce => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2406_p_ce,
        grp_fu_2410_p_din0 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2410_p_din0,
        grp_fu_2410_p_din1 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2410_p_din1,
        grp_fu_2410_p_dout0 => grp_fu_2410_p2,
        grp_fu_2410_p_ce => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2410_p_ce,
        grp_fu_2414_p_din0 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2414_p_din0,
        grp_fu_2414_p_din1 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2414_p_din1,
        grp_fu_2414_p_dout0 => grp_fu_2414_p2,
        grp_fu_2414_p_ce => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2414_p_ce,
        grp_fu_2418_p_din0 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2418_p_din0,
        grp_fu_2418_p_din1 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2418_p_din1,
        grp_fu_2418_p_dout0 => grp_fu_2418_p2,
        grp_fu_2418_p_ce => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2418_p_ce,
        grp_fu_2422_p_din0 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2422_p_din0,
        grp_fu_2422_p_din1 => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2422_p_din1,
        grp_fu_2422_p_dout0 => grp_fu_2422_p2,
        grp_fu_2422_p_ce => grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2422_p_ce);

    grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314 : component sr_fft_fft_32pt_Pipeline_VITIS_LOOP_231_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_ap_start,
        ap_done => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_ap_done,
        ap_idle => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_ap_idle,
        ap_ready => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_ap_ready,
        e_out_real_V_9_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_real_V_9_address0,
        e_out_real_V_9_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_real_V_9_ce0,
        e_out_real_V_9_q0 => e_out_real_V_9_q0,
        e_out_real_V_10_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_real_V_10_address0,
        e_out_real_V_10_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_real_V_10_ce0,
        e_out_real_V_10_q0 => e_out_real_V_10_q0,
        e_out_imag_V_9_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_imag_V_9_address0,
        e_out_imag_V_9_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_imag_V_9_ce0,
        e_out_imag_V_9_q0 => e_out_imag_V_9_q0,
        e_out_imag_V_10_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_imag_V_10_address0,
        e_out_imag_V_10_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_imag_V_10_ce0,
        e_out_imag_V_10_q0 => e_out_imag_V_10_q0,
        out_real_2_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_2_address0,
        out_real_2_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_2_ce0,
        out_real_2_we0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_2_we0,
        out_real_2_d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_2_d0,
        out_real_3_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_3_address0,
        out_real_3_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_3_ce0,
        out_real_3_we0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_3_we0,
        out_real_3_d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_3_d0,
        out_imag_2_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_2_address0,
        out_imag_2_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_2_ce0,
        out_imag_2_we0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_2_we0,
        out_imag_2_d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_2_d0,
        out_imag_3_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_3_address0,
        out_imag_3_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_3_ce0,
        out_imag_3_we0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_3_we0,
        out_imag_3_d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_3_d0,
        out_real_4_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_4_address0,
        out_real_4_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_4_ce0,
        out_real_4_we0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_4_we0,
        out_real_4_d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_4_d0,
        out_imag_4_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_4_address0,
        out_imag_4_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_4_ce0,
        out_imag_4_we0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_4_we0,
        out_imag_4_d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_4_d0,
        out_imag_5_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_5_address0,
        out_imag_5_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_5_ce0,
        out_imag_5_we0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_5_we0,
        out_imag_5_d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_5_d0,
        out_real_6_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_6_address0,
        out_real_6_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_6_ce0,
        out_real_6_we0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_6_we0,
        out_real_6_d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_6_d0,
        out_imag_6_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_6_address0,
        out_imag_6_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_6_ce0,
        out_imag_6_we0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_6_we0,
        out_imag_6_d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_6_d0,
        out_imag_7_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_7_address0,
        out_imag_7_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_7_ce0,
        out_imag_7_we0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_7_we0,
        out_imag_7_d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_7_d0,
        out_imag_1_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_1_address0,
        out_imag_1_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_1_ce0,
        out_imag_1_we0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_1_we0,
        out_imag_1_d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_1_d0,
        out_imag_0_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_0_address0,
        out_imag_0_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_0_ce0,
        out_imag_0_we0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_0_we0,
        out_imag_0_d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_0_d0,
        out_real_7_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_7_address0,
        out_real_7_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_7_ce0,
        out_real_7_we0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_7_we0,
        out_real_7_d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_7_d0,
        out_real_5_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_5_address0,
        out_real_5_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_5_ce0,
        out_real_5_we0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_5_we0,
        out_real_5_d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_5_d0,
        out_real_1_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_1_address0,
        out_real_1_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_1_ce0,
        out_real_1_we0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_1_we0,
        out_real_1_d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_1_d0,
        out_real_0_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_0_address0,
        out_real_0_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_0_ce0,
        out_real_0_we0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_0_we0,
        out_real_0_d0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_0_d0,
        o1_out_real_V_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o1_out_real_V_address0,
        o1_out_real_V_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o1_out_real_V_ce0,
        o1_out_real_V_q0 => o1_out_real_V_q0,
        o1_out_real_V_4_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o1_out_real_V_4_address0,
        o1_out_real_V_4_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o1_out_real_V_4_ce0,
        o1_out_real_V_4_q0 => o1_out_real_V_1_q0,
        o1_out_imag_V_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o1_out_imag_V_address0,
        o1_out_imag_V_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o1_out_imag_V_ce0,
        o1_out_imag_V_q0 => o1_out_imag_V_q0,
        o1_out_imag_V_4_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o1_out_imag_V_4_address0,
        o1_out_imag_V_4_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o1_out_imag_V_4_ce0,
        o1_out_imag_V_4_q0 => o1_out_imag_V_1_q0,
        o2_out_real_V_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o2_out_real_V_address0,
        o2_out_real_V_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o2_out_real_V_ce0,
        o2_out_real_V_q0 => o2_out_real_V_q0,
        o2_out_real_V_4_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o2_out_real_V_4_address0,
        o2_out_real_V_4_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o2_out_real_V_4_ce0,
        o2_out_real_V_4_q0 => o2_out_real_V_1_q0,
        o2_out_imag_V_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o2_out_imag_V_address0,
        o2_out_imag_V_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o2_out_imag_V_ce0,
        o2_out_imag_V_q0 => o2_out_imag_V_q0,
        o2_out_imag_V_4_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o2_out_imag_V_4_address0,
        o2_out_imag_V_4_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o2_out_imag_V_4_ce0,
        o2_out_imag_V_4_q0 => o2_out_imag_V_1_q0,
        e_out_real_V_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_real_V_address0,
        e_out_real_V_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_real_V_ce0,
        e_out_real_V_q0 => e_out_real_V_q0,
        e_out_real_V_8_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_real_V_8_address0,
        e_out_real_V_8_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_real_V_8_ce0,
        e_out_real_V_8_q0 => e_out_real_V_8_q0,
        e_out_imag_V_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_imag_V_address0,
        e_out_imag_V_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_imag_V_ce0,
        e_out_imag_V_q0 => e_out_imag_V_q0,
        e_out_imag_V_8_address0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_imag_V_8_address0,
        e_out_imag_V_8_ce0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_imag_V_8_ce0,
        e_out_imag_V_8_q0 => e_out_imag_V_8_q0,
        grp_fu_2426_p_din0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2426_p_din0,
        grp_fu_2426_p_din1 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2426_p_din1,
        grp_fu_2426_p_dout0 => grp_fu_616_p_dout0,
        grp_fu_2426_p_ce => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2426_p_ce,
        grp_fu_2430_p_din0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2430_p_din0,
        grp_fu_2430_p_din1 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2430_p_din1,
        grp_fu_2430_p_dout0 => grp_fu_620_p_dout0,
        grp_fu_2430_p_ce => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2430_p_ce,
        grp_fu_2434_p_din0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2434_p_din0,
        grp_fu_2434_p_din1 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2434_p_din1,
        grp_fu_2434_p_dout0 => grp_fu_624_p_dout0,
        grp_fu_2434_p_ce => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2434_p_ce,
        grp_fu_2438_p_din0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2438_p_din0,
        grp_fu_2438_p_din1 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2438_p_din1,
        grp_fu_2438_p_dout0 => grp_fu_628_p_dout0,
        grp_fu_2438_p_ce => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2438_p_ce,
        grp_fu_2442_p_din0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2442_p_din0,
        grp_fu_2442_p_din1 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2442_p_din1,
        grp_fu_2442_p_dout0 => grp_fu_632_p_dout0,
        grp_fu_2442_p_ce => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2442_p_ce,
        grp_fu_2446_p_din0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2446_p_din0,
        grp_fu_2446_p_din1 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2446_p_din1,
        grp_fu_2446_p_dout0 => grp_fu_636_p_dout0,
        grp_fu_2446_p_ce => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2446_p_ce,
        grp_fu_2450_p_din0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2450_p_din0,
        grp_fu_2450_p_din1 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2450_p_din1,
        grp_fu_2450_p_dout0 => grp_fu_640_p_dout0,
        grp_fu_2450_p_ce => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2450_p_ce,
        grp_fu_2454_p_din0 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2454_p_din0,
        grp_fu_2454_p_din1 => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2454_p_din1,
        grp_fu_2454_p_dout0 => grp_fu_644_p_dout0,
        grp_fu_2454_p_ce => grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2454_p_ce);

    mul_18s_32s_48_2_1_U419 : component sr_fft_mul_18s_32s_48_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 18,
        din1_WIDTH => 32,
        dout_WIDTH => 48)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2394_p0,
        din1 => grp_fu_2394_p1,
        ce => grp_fu_2394_ce,
        dout => grp_fu_2394_p2);

    mul_18s_32s_48_2_1_U420 : component sr_fft_mul_18s_32s_48_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 18,
        din1_WIDTH => 32,
        dout_WIDTH => 48)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2398_p0,
        din1 => grp_fu_2398_p1,
        ce => grp_fu_2398_ce,
        dout => grp_fu_2398_p2);

    mul_18s_32s_48_2_1_U421 : component sr_fft_mul_18s_32s_48_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 18,
        din1_WIDTH => 32,
        dout_WIDTH => 48)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2402_p0,
        din1 => grp_fu_2402_p1,
        ce => grp_fu_2402_ce,
        dout => grp_fu_2402_p2);

    mul_18s_32s_48_2_1_U422 : component sr_fft_mul_18s_32s_48_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 18,
        din1_WIDTH => 32,
        dout_WIDTH => 48)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2406_p0,
        din1 => grp_fu_2406_p1,
        ce => grp_fu_2406_ce,
        dout => grp_fu_2406_p2);

    mul_18s_32s_48_2_1_U423 : component sr_fft_mul_18s_32s_48_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 18,
        din1_WIDTH => 32,
        dout_WIDTH => 48)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2410_p0,
        din1 => grp_fu_2410_p1,
        ce => grp_fu_2410_ce,
        dout => grp_fu_2410_p2);

    mul_18s_32s_48_2_1_U424 : component sr_fft_mul_18s_32s_48_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 18,
        din1_WIDTH => 32,
        dout_WIDTH => 48)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2414_p0,
        din1 => grp_fu_2414_p1,
        ce => grp_fu_2414_ce,
        dout => grp_fu_2414_p2);

    mul_18s_32s_48_2_1_U425 : component sr_fft_mul_18s_32s_48_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 18,
        din1_WIDTH => 32,
        dout_WIDTH => 48)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2418_p0,
        din1 => grp_fu_2418_p1,
        ce => grp_fu_2418_ce,
        dout => grp_fu_2418_p2);

    mul_18s_32s_48_2_1_U426 : component sr_fft_mul_18s_32s_48_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 18,
        din1_WIDTH => 32,
        dout_WIDTH => 48)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2422_p0,
        din1 => grp_fu_2422_p1,
        ce => grp_fu_2422_ce,
        dout => grp_fu_2422_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_fft_16pt_fu_1134_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fft_16pt_fu_1134_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_fft_16pt_fu_1134_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fft_16pt_fu_1134_ap_ready = ap_const_logic_1)) then 
                    grp_fft_16pt_fu_1134_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_ap_ready = ap_const_logic_1)) then 
                    grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_ap_ready = ap_const_logic_1)) then 
                    grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                    grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_ap_ready = ap_const_logic_1)) then 
                    grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                    grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_ap_ready = ap_const_logic_1)) then 
                    grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_ap_ready = ap_const_logic_1)) then 
                    grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_ap_ready = ap_const_logic_1)) then 
                    grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                    grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_ap_ready = ap_const_logic_1)) then 
                    grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                a_imag_V_13_reg_2048 <= e_in_imag_V_10_q1;
                a_imag_V_reg_2024 <= e_in_imag_V_9_q1;
                a_real_V_20_reg_2042 <= e_in_real_V_10_q1;
                a_real_V_reg_2018 <= e_in_real_V_9_q1;
                b_imag_V_19_reg_2060 <= e_in_imag_V_10_q0;
                b_imag_V_reg_2036 <= e_in_imag_V_9_q0;
                b_real_V_11_reg_2054 <= e_in_real_V_10_q0;
                b_real_V_reg_2030 <= e_in_real_V_9_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                a_imag_V_23_reg_2232 <= e_in_imag_V_q1;
                a_imag_V_24_reg_2256 <= e_in_imag_V_8_q1;
                a_real_V_28_reg_2226 <= e_in_real_V_q1;
                a_real_V_29_reg_2250 <= e_in_real_V_8_q1;
                b_imag_V_26_reg_2244 <= e_in_imag_V_q0;
                b_imag_V_27_reg_2268 <= e_in_imag_V_8_q0;
                b_real_V_19_reg_2238 <= e_in_real_V_q0;
                b_real_V_20_reg_2262 <= e_in_real_V_8_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                in_imag_0_load_5_reg_1938 <= in_imag_0_q0;
                in_imag_0_load_reg_1858 <= in_imag_0_q1;
                in_imag_1_load_5_reg_1943 <= in_imag_1_q0;
                in_imag_1_load_reg_1863 <= in_imag_1_q1;
                in_imag_2_load_5_reg_1948 <= in_imag_2_q0;
                in_imag_2_load_reg_1868 <= in_imag_2_q1;
                in_imag_3_load_5_reg_1953 <= in_imag_3_q0;
                in_imag_3_load_reg_1873 <= in_imag_3_q1;
                in_imag_4_load_5_reg_1958 <= in_imag_4_q0;
                in_imag_4_load_reg_1878 <= in_imag_4_q1;
                in_imag_5_load_5_reg_1963 <= in_imag_5_q0;
                in_imag_5_load_reg_1883 <= in_imag_5_q1;
                in_imag_6_load_5_reg_1968 <= in_imag_6_q0;
                in_imag_6_load_reg_1888 <= in_imag_6_q1;
                in_imag_7_load_5_reg_1973 <= in_imag_7_q0;
                in_imag_7_load_reg_1893 <= in_imag_7_q1;
                in_real_0_load_5_reg_1898 <= in_real_0_q0;
                in_real_0_load_reg_1818 <= in_real_0_q1;
                in_real_1_load_5_reg_1903 <= in_real_1_q0;
                in_real_1_load_reg_1823 <= in_real_1_q1;
                in_real_2_load_5_reg_1908 <= in_real_2_q0;
                in_real_2_load_reg_1828 <= in_real_2_q1;
                in_real_3_load_5_reg_1913 <= in_real_3_q0;
                in_real_3_load_reg_1833 <= in_real_3_q1;
                in_real_4_load_5_reg_1918 <= in_real_4_q0;
                in_real_4_load_reg_1838 <= in_real_4_q1;
                in_real_5_load_5_reg_1923 <= in_real_5_q0;
                in_real_5_load_reg_1843 <= in_real_5_q1;
                in_real_6_load_5_reg_1928 <= in_real_6_q0;
                in_real_6_load_reg_1848 <= in_real_6_q1;
                in_real_7_load_5_reg_1933 <= in_real_7_q0;
                in_real_7_load_reg_1853 <= in_real_7_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                r_imag_V_45_reg_2121 <= r_imag_V_45_fu_1423_p2;
                r_imag_V_46_reg_2131 <= r_imag_V_46_fu_1437_p2;
                r_imag_V_47_reg_2141 <= r_imag_V_47_fu_1451_p2;
                r_imag_V_69_reg_2151 <= r_imag_V_69_fu_1465_p2;
                r_imag_V_70_reg_2161 <= r_imag_V_70_fu_1479_p2;
                r_imag_V_71_reg_2171 <= r_imag_V_71_fu_1493_p2;
                r_imag_V_72_reg_2181 <= r_imag_V_72_fu_1507_p2;
                r_imag_V_reg_2111 <= r_imag_V_fu_1409_p2;
                r_real_V_32_reg_2116 <= r_real_V_32_fu_1416_p2;
                r_real_V_33_reg_2126 <= r_real_V_33_fu_1430_p2;
                r_real_V_34_reg_2136 <= r_real_V_34_fu_1444_p2;
                r_real_V_59_reg_2146 <= r_real_V_59_fu_1458_p2;
                r_real_V_60_reg_2156 <= r_real_V_60_fu_1472_p2;
                r_real_V_61_reg_2166 <= r_real_V_61_fu_1486_p2;
                r_real_V_62_reg_2176 <= r_real_V_62_fu_1500_p2;
                r_real_V_reg_2106 <= r_real_V_fu_1402_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                r_imag_V_56_reg_2319 <= r_imag_V_56_fu_1553_p2;
                r_imag_V_58_reg_2329 <= r_imag_V_58_fu_1567_p2;
                r_imag_V_59_reg_2339 <= r_imag_V_59_fu_1581_p2;
                r_imag_V_60_reg_2349 <= r_imag_V_60_fu_1595_p2;
                r_imag_V_77_reg_2359 <= r_imag_V_77_fu_1609_p2;
                r_imag_V_78_reg_2369 <= r_imag_V_78_fu_1623_p2;
                r_imag_V_79_reg_2379 <= r_imag_V_79_fu_1637_p2;
                r_imag_V_80_reg_2389 <= r_imag_V_80_fu_1651_p2;
                r_real_V_47_reg_2314 <= r_real_V_47_fu_1546_p2;
                r_real_V_48_reg_2324 <= r_real_V_48_fu_1560_p2;
                r_real_V_49_reg_2334 <= r_real_V_49_fu_1574_p2;
                r_real_V_50_reg_2344 <= r_real_V_50_fu_1588_p2;
                r_real_V_67_reg_2354 <= r_real_V_67_fu_1602_p2;
                r_real_V_68_reg_2364 <= r_real_V_68_fu_1616_p2;
                r_real_V_69_reg_2374 <= r_real_V_69_fu_1630_p2;
                r_real_V_70_reg_2384 <= r_real_V_70_fu_1644_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state11, grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_ap_done, grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_ap_done, grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_ap_done, grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state13, ap_CS_fsm_state15, ap_block_state5_on_subcall_done, ap_block_state7_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((ap_const_boolean_0 = ap_block_state7_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and (grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state13) and (grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state15) and (grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state11_blk_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_ap_done)
    begin
        if ((grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state12_blk <= ap_const_logic_0;

    ap_ST_fsm_state13_blk_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_ap_done)
    begin
        if ((grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state14_blk <= ap_const_logic_0;

    ap_ST_fsm_state15_blk_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_ap_done)
    begin
        if ((grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state15_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state15_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_ap_done)
    begin
        if ((grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(ap_block_state5_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state5_on_subcall_done)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(ap_block_state7_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state7_on_subcall_done)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state5_on_subcall_done_assign_proc : process(grp_fft_16pt_fu_1134_ap_done, grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_ap_done)
    begin
                ap_block_state5_on_subcall_done <= ((grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_ap_done = ap_const_logic_0) or (grp_fft_16pt_fu_1134_ap_done = ap_const_logic_0));
    end process;


    ap_block_state7_on_subcall_done_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_ap_done, grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_ap_done)
    begin
                ap_block_state7_on_subcall_done <= ((grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_ap_done = ap_const_logic_0) or (grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_ap_done, ap_CS_fsm_state15)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_logic_1 = ap_CS_fsm_state15) and (grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_ap_done = ap_const_logic_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_ap_done, ap_CS_fsm_state15)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) and (grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_ap_done = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    e_in_imag_V_10_address0_assign_proc : process(ap_CS_fsm_state8, grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_imag_V_10_address0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            e_in_imag_V_10_address0 <= ap_const_lv64_1(1 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            e_in_imag_V_10_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_imag_V_10_address0;
        else 
            e_in_imag_V_10_address0 <= "X";
        end if; 
    end process;

    e_in_imag_V_10_address1 <= ap_const_lv64_0(1 - 1 downto 0);

    e_in_imag_V_10_ce0_assign_proc : process(ap_CS_fsm_state8, grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_imag_V_10_ce0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            e_in_imag_V_10_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            e_in_imag_V_10_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_imag_V_10_ce0;
        else 
            e_in_imag_V_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_imag_V_10_ce1_assign_proc : process(ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            e_in_imag_V_10_ce1 <= ap_const_logic_1;
        else 
            e_in_imag_V_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_imag_V_10_we0_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_imag_V_10_we0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            e_in_imag_V_10_we0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_imag_V_10_we0;
        else 
            e_in_imag_V_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_imag_V_11_address0_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_11_address0, grp_fft_16pt_fu_1134_in_imag_0_address0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            e_in_imag_V_11_address0 <= grp_fft_16pt_fu_1134_in_imag_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_imag_V_11_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_11_address0;
        else 
            e_in_imag_V_11_address0 <= "XX";
        end if; 
    end process;


    e_in_imag_V_11_ce0_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_11_ce0, grp_fft_16pt_fu_1134_in_imag_0_ce0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            e_in_imag_V_11_ce0 <= grp_fft_16pt_fu_1134_in_imag_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_imag_V_11_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_11_ce0;
        else 
            e_in_imag_V_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_imag_V_11_ce1_assign_proc : process(grp_fft_16pt_fu_1134_in_imag_0_ce1, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            e_in_imag_V_11_ce1 <= grp_fft_16pt_fu_1134_in_imag_0_ce1;
        else 
            e_in_imag_V_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_imag_V_11_we0_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_11_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_imag_V_11_we0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_11_we0;
        else 
            e_in_imag_V_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_imag_V_12_address0_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_12_address0, grp_fft_16pt_fu_1134_in_imag_1_address0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            e_in_imag_V_12_address0 <= grp_fft_16pt_fu_1134_in_imag_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_imag_V_12_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_12_address0;
        else 
            e_in_imag_V_12_address0 <= "XX";
        end if; 
    end process;


    e_in_imag_V_12_ce0_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_12_ce0, grp_fft_16pt_fu_1134_in_imag_1_ce0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            e_in_imag_V_12_ce0 <= grp_fft_16pt_fu_1134_in_imag_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_imag_V_12_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_12_ce0;
        else 
            e_in_imag_V_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_imag_V_12_ce1_assign_proc : process(grp_fft_16pt_fu_1134_in_imag_1_ce1, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            e_in_imag_V_12_ce1 <= grp_fft_16pt_fu_1134_in_imag_1_ce1;
        else 
            e_in_imag_V_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_imag_V_12_we0_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_12_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_imag_V_12_we0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_12_we0;
        else 
            e_in_imag_V_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_imag_V_13_address0_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_13_address0, grp_fft_16pt_fu_1134_in_imag_2_address0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            e_in_imag_V_13_address0 <= grp_fft_16pt_fu_1134_in_imag_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_imag_V_13_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_13_address0;
        else 
            e_in_imag_V_13_address0 <= "XX";
        end if; 
    end process;


    e_in_imag_V_13_ce0_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_13_ce0, grp_fft_16pt_fu_1134_in_imag_2_ce0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            e_in_imag_V_13_ce0 <= grp_fft_16pt_fu_1134_in_imag_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_imag_V_13_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_13_ce0;
        else 
            e_in_imag_V_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_imag_V_13_ce1_assign_proc : process(grp_fft_16pt_fu_1134_in_imag_2_ce1, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            e_in_imag_V_13_ce1 <= grp_fft_16pt_fu_1134_in_imag_2_ce1;
        else 
            e_in_imag_V_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_imag_V_13_we0_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_13_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_imag_V_13_we0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_13_we0;
        else 
            e_in_imag_V_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_imag_V_14_address0_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_14_address0, grp_fft_16pt_fu_1134_in_imag_3_address0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            e_in_imag_V_14_address0 <= grp_fft_16pt_fu_1134_in_imag_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_imag_V_14_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_14_address0;
        else 
            e_in_imag_V_14_address0 <= "XX";
        end if; 
    end process;


    e_in_imag_V_14_ce0_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_14_ce0, grp_fft_16pt_fu_1134_in_imag_3_ce0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            e_in_imag_V_14_ce0 <= grp_fft_16pt_fu_1134_in_imag_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_imag_V_14_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_14_ce0;
        else 
            e_in_imag_V_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_imag_V_14_ce1_assign_proc : process(grp_fft_16pt_fu_1134_in_imag_3_ce1, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            e_in_imag_V_14_ce1 <= grp_fft_16pt_fu_1134_in_imag_3_ce1;
        else 
            e_in_imag_V_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_imag_V_14_we0_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_14_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_imag_V_14_we0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_14_we0;
        else 
            e_in_imag_V_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_imag_V_8_address0_assign_proc : process(ap_CS_fsm_state10, grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_imag_V_8_address0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            e_in_imag_V_8_address0 <= ap_const_lv64_1(1 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            e_in_imag_V_8_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_imag_V_8_address0;
        else 
            e_in_imag_V_8_address0 <= "X";
        end if; 
    end process;

    e_in_imag_V_8_address1 <= ap_const_lv64_0(1 - 1 downto 0);

    e_in_imag_V_8_ce0_assign_proc : process(ap_CS_fsm_state10, grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_imag_V_8_ce0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            e_in_imag_V_8_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            e_in_imag_V_8_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_imag_V_8_ce0;
        else 
            e_in_imag_V_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_imag_V_8_ce1_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            e_in_imag_V_8_ce1 <= ap_const_logic_1;
        else 
            e_in_imag_V_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_imag_V_8_we0_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_imag_V_8_we0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            e_in_imag_V_8_we0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_imag_V_8_we0;
        else 
            e_in_imag_V_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_imag_V_9_address0_assign_proc : process(ap_CS_fsm_state8, grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_imag_V_9_address0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            e_in_imag_V_9_address0 <= ap_const_lv64_1(1 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            e_in_imag_V_9_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_imag_V_9_address0;
        else 
            e_in_imag_V_9_address0 <= "X";
        end if; 
    end process;

    e_in_imag_V_9_address1 <= ap_const_lv64_0(1 - 1 downto 0);

    e_in_imag_V_9_ce0_assign_proc : process(ap_CS_fsm_state8, grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_imag_V_9_ce0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            e_in_imag_V_9_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            e_in_imag_V_9_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_imag_V_9_ce0;
        else 
            e_in_imag_V_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_imag_V_9_ce1_assign_proc : process(ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            e_in_imag_V_9_ce1 <= ap_const_logic_1;
        else 
            e_in_imag_V_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_imag_V_9_we0_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_imag_V_9_we0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            e_in_imag_V_9_we0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_imag_V_9_we0;
        else 
            e_in_imag_V_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_imag_V_address0_assign_proc : process(ap_CS_fsm_state10, grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_imag_V_address0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            e_in_imag_V_address0 <= ap_const_lv64_1(1 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            e_in_imag_V_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_imag_V_address0;
        else 
            e_in_imag_V_address0 <= "X";
        end if; 
    end process;

    e_in_imag_V_address1 <= ap_const_lv64_0(1 - 1 downto 0);

    e_in_imag_V_ce0_assign_proc : process(ap_CS_fsm_state10, grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_imag_V_ce0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            e_in_imag_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            e_in_imag_V_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_imag_V_ce0;
        else 
            e_in_imag_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_imag_V_ce1_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            e_in_imag_V_ce1 <= ap_const_logic_1;
        else 
            e_in_imag_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_imag_V_we0_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_imag_V_we0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            e_in_imag_V_we0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_imag_V_we0;
        else 
            e_in_imag_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_real_V_10_address0_assign_proc : process(ap_CS_fsm_state8, grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_real_V_10_address0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            e_in_real_V_10_address0 <= ap_const_lv64_1(1 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            e_in_real_V_10_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_real_V_10_address0;
        else 
            e_in_real_V_10_address0 <= "X";
        end if; 
    end process;

    e_in_real_V_10_address1 <= ap_const_lv64_0(1 - 1 downto 0);

    e_in_real_V_10_ce0_assign_proc : process(ap_CS_fsm_state8, grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_real_V_10_ce0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            e_in_real_V_10_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            e_in_real_V_10_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_real_V_10_ce0;
        else 
            e_in_real_V_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_real_V_10_ce1_assign_proc : process(ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            e_in_real_V_10_ce1 <= ap_const_logic_1;
        else 
            e_in_real_V_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_real_V_10_we0_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_real_V_10_we0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            e_in_real_V_10_we0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_real_V_10_we0;
        else 
            e_in_real_V_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_real_V_11_address0_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_11_address0, grp_fft_16pt_fu_1134_in_real_0_address0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            e_in_real_V_11_address0 <= grp_fft_16pt_fu_1134_in_real_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_real_V_11_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_11_address0;
        else 
            e_in_real_V_11_address0 <= "XX";
        end if; 
    end process;


    e_in_real_V_11_ce0_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_11_ce0, grp_fft_16pt_fu_1134_in_real_0_ce0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            e_in_real_V_11_ce0 <= grp_fft_16pt_fu_1134_in_real_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_real_V_11_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_11_ce0;
        else 
            e_in_real_V_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_real_V_11_ce1_assign_proc : process(grp_fft_16pt_fu_1134_in_real_0_ce1, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            e_in_real_V_11_ce1 <= grp_fft_16pt_fu_1134_in_real_0_ce1;
        else 
            e_in_real_V_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_real_V_11_we0_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_11_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_real_V_11_we0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_11_we0;
        else 
            e_in_real_V_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_real_V_12_address0_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_12_address0, grp_fft_16pt_fu_1134_in_real_1_address0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            e_in_real_V_12_address0 <= grp_fft_16pt_fu_1134_in_real_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_real_V_12_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_12_address0;
        else 
            e_in_real_V_12_address0 <= "XX";
        end if; 
    end process;


    e_in_real_V_12_ce0_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_12_ce0, grp_fft_16pt_fu_1134_in_real_1_ce0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            e_in_real_V_12_ce0 <= grp_fft_16pt_fu_1134_in_real_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_real_V_12_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_12_ce0;
        else 
            e_in_real_V_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_real_V_12_ce1_assign_proc : process(grp_fft_16pt_fu_1134_in_real_1_ce1, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            e_in_real_V_12_ce1 <= grp_fft_16pt_fu_1134_in_real_1_ce1;
        else 
            e_in_real_V_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_real_V_12_we0_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_12_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_real_V_12_we0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_12_we0;
        else 
            e_in_real_V_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_real_V_13_address0_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_13_address0, grp_fft_16pt_fu_1134_in_real_2_address0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            e_in_real_V_13_address0 <= grp_fft_16pt_fu_1134_in_real_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_real_V_13_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_13_address0;
        else 
            e_in_real_V_13_address0 <= "XX";
        end if; 
    end process;


    e_in_real_V_13_ce0_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_13_ce0, grp_fft_16pt_fu_1134_in_real_2_ce0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            e_in_real_V_13_ce0 <= grp_fft_16pt_fu_1134_in_real_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_real_V_13_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_13_ce0;
        else 
            e_in_real_V_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_real_V_13_ce1_assign_proc : process(grp_fft_16pt_fu_1134_in_real_2_ce1, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            e_in_real_V_13_ce1 <= grp_fft_16pt_fu_1134_in_real_2_ce1;
        else 
            e_in_real_V_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_real_V_13_we0_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_13_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_real_V_13_we0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_13_we0;
        else 
            e_in_real_V_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_real_V_14_address0_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_14_address0, grp_fft_16pt_fu_1134_in_real_3_address0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            e_in_real_V_14_address0 <= grp_fft_16pt_fu_1134_in_real_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_real_V_14_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_14_address0;
        else 
            e_in_real_V_14_address0 <= "XX";
        end if; 
    end process;


    e_in_real_V_14_ce0_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_14_ce0, grp_fft_16pt_fu_1134_in_real_3_ce0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            e_in_real_V_14_ce0 <= grp_fft_16pt_fu_1134_in_real_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_real_V_14_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_14_ce0;
        else 
            e_in_real_V_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_real_V_14_ce1_assign_proc : process(grp_fft_16pt_fu_1134_in_real_3_ce1, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            e_in_real_V_14_ce1 <= grp_fft_16pt_fu_1134_in_real_3_ce1;
        else 
            e_in_real_V_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_real_V_14_we0_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_14_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_real_V_14_we0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_14_we0;
        else 
            e_in_real_V_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_real_V_8_address0_assign_proc : process(ap_CS_fsm_state10, grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_real_V_8_address0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            e_in_real_V_8_address0 <= ap_const_lv64_1(1 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            e_in_real_V_8_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_real_V_8_address0;
        else 
            e_in_real_V_8_address0 <= "X";
        end if; 
    end process;

    e_in_real_V_8_address1 <= ap_const_lv64_0(1 - 1 downto 0);

    e_in_real_V_8_ce0_assign_proc : process(ap_CS_fsm_state10, grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_real_V_8_ce0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            e_in_real_V_8_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            e_in_real_V_8_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_real_V_8_ce0;
        else 
            e_in_real_V_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_real_V_8_ce1_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            e_in_real_V_8_ce1 <= ap_const_logic_1;
        else 
            e_in_real_V_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_real_V_8_we0_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_real_V_8_we0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            e_in_real_V_8_we0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_real_V_8_we0;
        else 
            e_in_real_V_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_real_V_9_address0_assign_proc : process(ap_CS_fsm_state8, grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_real_V_9_address0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            e_in_real_V_9_address0 <= ap_const_lv64_1(1 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            e_in_real_V_9_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_real_V_9_address0;
        else 
            e_in_real_V_9_address0 <= "X";
        end if; 
    end process;

    e_in_real_V_9_address1 <= ap_const_lv64_0(1 - 1 downto 0);

    e_in_real_V_9_ce0_assign_proc : process(ap_CS_fsm_state8, grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_real_V_9_ce0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            e_in_real_V_9_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            e_in_real_V_9_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_real_V_9_ce0;
        else 
            e_in_real_V_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_real_V_9_ce1_assign_proc : process(ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            e_in_real_V_9_ce1 <= ap_const_logic_1;
        else 
            e_in_real_V_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_real_V_9_we0_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_real_V_9_we0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            e_in_real_V_9_we0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_real_V_9_we0;
        else 
            e_in_real_V_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_real_V_address0_assign_proc : process(ap_CS_fsm_state10, grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_real_V_address0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            e_in_real_V_address0 <= ap_const_lv64_1(1 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            e_in_real_V_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_real_V_address0;
        else 
            e_in_real_V_address0 <= "X";
        end if; 
    end process;

    e_in_real_V_address1 <= ap_const_lv64_0(1 - 1 downto 0);

    e_in_real_V_ce0_assign_proc : process(ap_CS_fsm_state10, grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_real_V_ce0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            e_in_real_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            e_in_real_V_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_real_V_ce0;
        else 
            e_in_real_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_real_V_ce1_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            e_in_real_V_ce1 <= ap_const_logic_1;
        else 
            e_in_real_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_real_V_we0_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_real_V_we0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            e_in_real_V_we0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_real_V_we0;
        else 
            e_in_real_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    e_out_imag_V_10_address0_assign_proc : process(grp_fft_16pt_fu_1134_out_imag_3_address0, grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_imag_V_10_address0, ap_CS_fsm_state5, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            e_out_imag_V_10_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_imag_V_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            e_out_imag_V_10_address0 <= grp_fft_16pt_fu_1134_out_imag_3_address0;
        else 
            e_out_imag_V_10_address0 <= "XX";
        end if; 
    end process;


    e_out_imag_V_10_ce0_assign_proc : process(grp_fft_16pt_fu_1134_out_imag_3_ce0, grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_imag_V_10_ce0, ap_CS_fsm_state5, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            e_out_imag_V_10_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_imag_V_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            e_out_imag_V_10_ce0 <= grp_fft_16pt_fu_1134_out_imag_3_ce0;
        else 
            e_out_imag_V_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    e_out_imag_V_10_we0_assign_proc : process(grp_fft_16pt_fu_1134_out_imag_3_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            e_out_imag_V_10_we0 <= grp_fft_16pt_fu_1134_out_imag_3_we0;
        else 
            e_out_imag_V_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    e_out_imag_V_8_address0_assign_proc : process(grp_fft_16pt_fu_1134_out_imag_1_address0, grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_imag_V_8_address0, ap_CS_fsm_state5, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            e_out_imag_V_8_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_imag_V_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            e_out_imag_V_8_address0 <= grp_fft_16pt_fu_1134_out_imag_1_address0;
        else 
            e_out_imag_V_8_address0 <= "XX";
        end if; 
    end process;


    e_out_imag_V_8_ce0_assign_proc : process(grp_fft_16pt_fu_1134_out_imag_1_ce0, grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_imag_V_8_ce0, ap_CS_fsm_state5, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            e_out_imag_V_8_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_imag_V_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            e_out_imag_V_8_ce0 <= grp_fft_16pt_fu_1134_out_imag_1_ce0;
        else 
            e_out_imag_V_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    e_out_imag_V_8_we0_assign_proc : process(grp_fft_16pt_fu_1134_out_imag_1_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            e_out_imag_V_8_we0 <= grp_fft_16pt_fu_1134_out_imag_1_we0;
        else 
            e_out_imag_V_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    e_out_imag_V_9_address0_assign_proc : process(grp_fft_16pt_fu_1134_out_imag_2_address0, grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_imag_V_9_address0, ap_CS_fsm_state5, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            e_out_imag_V_9_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_imag_V_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            e_out_imag_V_9_address0 <= grp_fft_16pt_fu_1134_out_imag_2_address0;
        else 
            e_out_imag_V_9_address0 <= "XX";
        end if; 
    end process;


    e_out_imag_V_9_ce0_assign_proc : process(grp_fft_16pt_fu_1134_out_imag_2_ce0, grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_imag_V_9_ce0, ap_CS_fsm_state5, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            e_out_imag_V_9_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_imag_V_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            e_out_imag_V_9_ce0 <= grp_fft_16pt_fu_1134_out_imag_2_ce0;
        else 
            e_out_imag_V_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    e_out_imag_V_9_we0_assign_proc : process(grp_fft_16pt_fu_1134_out_imag_2_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            e_out_imag_V_9_we0 <= grp_fft_16pt_fu_1134_out_imag_2_we0;
        else 
            e_out_imag_V_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    e_out_imag_V_address0_assign_proc : process(grp_fft_16pt_fu_1134_out_imag_0_address0, grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_imag_V_address0, ap_CS_fsm_state5, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            e_out_imag_V_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_imag_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            e_out_imag_V_address0 <= grp_fft_16pt_fu_1134_out_imag_0_address0;
        else 
            e_out_imag_V_address0 <= "XX";
        end if; 
    end process;


    e_out_imag_V_ce0_assign_proc : process(grp_fft_16pt_fu_1134_out_imag_0_ce0, grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_imag_V_ce0, ap_CS_fsm_state5, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            e_out_imag_V_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_imag_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            e_out_imag_V_ce0 <= grp_fft_16pt_fu_1134_out_imag_0_ce0;
        else 
            e_out_imag_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    e_out_imag_V_we0_assign_proc : process(grp_fft_16pt_fu_1134_out_imag_0_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            e_out_imag_V_we0 <= grp_fft_16pt_fu_1134_out_imag_0_we0;
        else 
            e_out_imag_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    e_out_real_V_10_address0_assign_proc : process(grp_fft_16pt_fu_1134_out_real_3_address0, grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_real_V_10_address0, ap_CS_fsm_state5, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            e_out_real_V_10_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_real_V_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            e_out_real_V_10_address0 <= grp_fft_16pt_fu_1134_out_real_3_address0;
        else 
            e_out_real_V_10_address0 <= "XX";
        end if; 
    end process;


    e_out_real_V_10_ce0_assign_proc : process(grp_fft_16pt_fu_1134_out_real_3_ce0, grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_real_V_10_ce0, ap_CS_fsm_state5, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            e_out_real_V_10_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_real_V_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            e_out_real_V_10_ce0 <= grp_fft_16pt_fu_1134_out_real_3_ce0;
        else 
            e_out_real_V_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    e_out_real_V_10_we0_assign_proc : process(grp_fft_16pt_fu_1134_out_real_3_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            e_out_real_V_10_we0 <= grp_fft_16pt_fu_1134_out_real_3_we0;
        else 
            e_out_real_V_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    e_out_real_V_8_address0_assign_proc : process(grp_fft_16pt_fu_1134_out_real_1_address0, grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_real_V_8_address0, ap_CS_fsm_state5, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            e_out_real_V_8_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_real_V_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            e_out_real_V_8_address0 <= grp_fft_16pt_fu_1134_out_real_1_address0;
        else 
            e_out_real_V_8_address0 <= "XX";
        end if; 
    end process;


    e_out_real_V_8_ce0_assign_proc : process(grp_fft_16pt_fu_1134_out_real_1_ce0, grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_real_V_8_ce0, ap_CS_fsm_state5, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            e_out_real_V_8_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_real_V_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            e_out_real_V_8_ce0 <= grp_fft_16pt_fu_1134_out_real_1_ce0;
        else 
            e_out_real_V_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    e_out_real_V_8_we0_assign_proc : process(grp_fft_16pt_fu_1134_out_real_1_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            e_out_real_V_8_we0 <= grp_fft_16pt_fu_1134_out_real_1_we0;
        else 
            e_out_real_V_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    e_out_real_V_9_address0_assign_proc : process(grp_fft_16pt_fu_1134_out_real_2_address0, grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_real_V_9_address0, ap_CS_fsm_state5, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            e_out_real_V_9_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_real_V_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            e_out_real_V_9_address0 <= grp_fft_16pt_fu_1134_out_real_2_address0;
        else 
            e_out_real_V_9_address0 <= "XX";
        end if; 
    end process;


    e_out_real_V_9_ce0_assign_proc : process(grp_fft_16pt_fu_1134_out_real_2_ce0, grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_real_V_9_ce0, ap_CS_fsm_state5, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            e_out_real_V_9_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_real_V_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            e_out_real_V_9_ce0 <= grp_fft_16pt_fu_1134_out_real_2_ce0;
        else 
            e_out_real_V_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    e_out_real_V_9_we0_assign_proc : process(grp_fft_16pt_fu_1134_out_real_2_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            e_out_real_V_9_we0 <= grp_fft_16pt_fu_1134_out_real_2_we0;
        else 
            e_out_real_V_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    e_out_real_V_address0_assign_proc : process(grp_fft_16pt_fu_1134_out_real_0_address0, grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_real_V_address0, ap_CS_fsm_state5, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            e_out_real_V_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_real_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            e_out_real_V_address0 <= grp_fft_16pt_fu_1134_out_real_0_address0;
        else 
            e_out_real_V_address0 <= "XX";
        end if; 
    end process;


    e_out_real_V_ce0_assign_proc : process(grp_fft_16pt_fu_1134_out_real_0_ce0, grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_real_V_ce0, ap_CS_fsm_state5, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            e_out_real_V_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_real_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            e_out_real_V_ce0 <= grp_fft_16pt_fu_1134_out_real_0_ce0;
        else 
            e_out_real_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    e_out_real_V_we0_assign_proc : process(grp_fft_16pt_fu_1134_out_real_0_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            e_out_real_V_we0 <= grp_fft_16pt_fu_1134_out_real_0_we0;
        else 
            e_out_real_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_fft_16pt_fu_1134_ap_start <= grp_fft_16pt_fu_1134_ap_start_reg;
    grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_ap_start <= grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_ap_start_reg;
    grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_ap_start <= grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_ap_start_reg;
    grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_ap_start <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_ap_start_reg;
    grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_ap_start <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_ap_start_reg;
    grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_ap_start <= grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_ap_start_reg;
    grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_ap_start <= grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_ap_start_reg;
    grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_ap_start <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_ap_start_reg;

    grp_fu_2394_ce_assign_proc : process(ap_CS_fsm_state11, grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2394_p_ce, grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2394_p_ce, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_2394_ce <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2394_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_2394_ce <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2394_p_ce;
        else 
            grp_fu_2394_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2394_p0_assign_proc : process(ap_CS_fsm_state11, grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2394_p_din0, grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2394_p_din0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_2394_p0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2394_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_2394_p0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2394_p_din0;
        else 
            grp_fu_2394_p0 <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2394_p1_assign_proc : process(ap_CS_fsm_state11, grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2394_p_din1, grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2394_p_din1, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_2394_p1 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2394_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_2394_p1 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2394_p_din1;
        else 
            grp_fu_2394_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2398_ce_assign_proc : process(ap_CS_fsm_state11, grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2398_p_ce, grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2398_p_ce, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_2398_ce <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2398_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_2398_ce <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2398_p_ce;
        else 
            grp_fu_2398_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2398_p0_assign_proc : process(ap_CS_fsm_state11, grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2398_p_din0, grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2398_p_din0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_2398_p0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2398_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_2398_p0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2398_p_din0;
        else 
            grp_fu_2398_p0 <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2398_p1_assign_proc : process(ap_CS_fsm_state11, grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2398_p_din1, grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2398_p_din1, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_2398_p1 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2398_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_2398_p1 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2398_p_din1;
        else 
            grp_fu_2398_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2402_ce_assign_proc : process(ap_CS_fsm_state11, grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2402_p_ce, grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2402_p_ce, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_2402_ce <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2402_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_2402_ce <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2402_p_ce;
        else 
            grp_fu_2402_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2402_p0_assign_proc : process(ap_CS_fsm_state11, grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2402_p_din0, grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2402_p_din0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_2402_p0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2402_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_2402_p0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2402_p_din0;
        else 
            grp_fu_2402_p0 <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2402_p1_assign_proc : process(ap_CS_fsm_state11, grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2402_p_din1, grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2402_p_din1, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_2402_p1 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2402_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_2402_p1 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2402_p_din1;
        else 
            grp_fu_2402_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2406_ce_assign_proc : process(ap_CS_fsm_state11, grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2406_p_ce, grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2406_p_ce, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_2406_ce <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2406_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_2406_ce <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2406_p_ce;
        else 
            grp_fu_2406_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2406_p0_assign_proc : process(ap_CS_fsm_state11, grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2406_p_din0, grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2406_p_din0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_2406_p0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2406_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_2406_p0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2406_p_din0;
        else 
            grp_fu_2406_p0 <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2406_p1_assign_proc : process(ap_CS_fsm_state11, grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2406_p_din1, grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2406_p_din1, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_2406_p1 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2406_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_2406_p1 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2406_p_din1;
        else 
            grp_fu_2406_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2410_ce_assign_proc : process(ap_CS_fsm_state11, grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2410_p_ce, grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2410_p_ce, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_2410_ce <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2410_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_2410_ce <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2410_p_ce;
        else 
            grp_fu_2410_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2410_p0_assign_proc : process(ap_CS_fsm_state11, grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2410_p_din0, grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2410_p_din0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_2410_p0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2410_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_2410_p0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2410_p_din0;
        else 
            grp_fu_2410_p0 <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2410_p1_assign_proc : process(ap_CS_fsm_state11, grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2410_p_din1, grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2410_p_din1, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_2410_p1 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2410_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_2410_p1 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2410_p_din1;
        else 
            grp_fu_2410_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2414_ce_assign_proc : process(ap_CS_fsm_state11, grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2414_p_ce, grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2414_p_ce, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_2414_ce <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2414_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_2414_ce <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2414_p_ce;
        else 
            grp_fu_2414_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2414_p0_assign_proc : process(ap_CS_fsm_state11, grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2414_p_din0, grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2414_p_din0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_2414_p0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2414_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_2414_p0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2414_p_din0;
        else 
            grp_fu_2414_p0 <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2414_p1_assign_proc : process(ap_CS_fsm_state11, grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2414_p_din1, grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2414_p_din1, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_2414_p1 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2414_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_2414_p1 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2414_p_din1;
        else 
            grp_fu_2414_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2418_ce_assign_proc : process(ap_CS_fsm_state11, grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2418_p_ce, grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2418_p_ce, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_2418_ce <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2418_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_2418_ce <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2418_p_ce;
        else 
            grp_fu_2418_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2418_p0_assign_proc : process(ap_CS_fsm_state11, grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2418_p_din0, grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2418_p_din0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_2418_p0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2418_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_2418_p0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2418_p_din0;
        else 
            grp_fu_2418_p0 <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2418_p1_assign_proc : process(ap_CS_fsm_state11, grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2418_p_din1, grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2418_p_din1, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_2418_p1 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2418_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_2418_p1 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2418_p_din1;
        else 
            grp_fu_2418_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2422_ce_assign_proc : process(ap_CS_fsm_state11, grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2422_p_ce, grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2422_p_ce, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_2422_ce <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2422_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_2422_ce <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2422_p_ce;
        else 
            grp_fu_2422_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2422_p0_assign_proc : process(ap_CS_fsm_state11, grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2422_p_din0, grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2422_p_din0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_2422_p0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2422_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_2422_p0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2422_p_din0;
        else 
            grp_fu_2422_p0 <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2422_p1_assign_proc : process(ap_CS_fsm_state11, grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2422_p_din1, grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2422_p_din1, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_2422_p1 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2422_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_2422_p1 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2422_p_din1;
        else 
            grp_fu_2422_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2426_ce_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2426_p_ce, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_fu_2426_ce <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2426_p_ce;
        else 
            grp_fu_2426_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2430_ce_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2430_p_ce, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_fu_2430_ce <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2430_p_ce;
        else 
            grp_fu_2430_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2434_ce_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2434_p_ce, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_fu_2434_ce <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2434_p_ce;
        else 
            grp_fu_2434_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2438_ce_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2438_p_ce, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_fu_2438_ce <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2438_p_ce;
        else 
            grp_fu_2438_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2442_ce_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2442_p_ce, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_fu_2442_ce <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2442_p_ce;
        else 
            grp_fu_2442_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2446_ce_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2446_p_ce, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_fu_2446_ce <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2446_p_ce;
        else 
            grp_fu_2446_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2450_ce_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2450_p_ce, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_fu_2450_ce <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2450_p_ce;
        else 
            grp_fu_2450_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2454_ce_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2454_p_ce, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_fu_2454_ce <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2454_p_ce;
        else 
            grp_fu_2454_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_616_p_ce <= grp_fu_2426_ce;
    grp_fu_616_p_din0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2426_p_din0;
    grp_fu_616_p_din1 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2426_p_din1;
    grp_fu_620_p_ce <= grp_fu_2430_ce;
    grp_fu_620_p_din0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2430_p_din0;
    grp_fu_620_p_din1 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2430_p_din1;
    grp_fu_624_p_ce <= grp_fu_2434_ce;
    grp_fu_624_p_din0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2434_p_din0;
    grp_fu_624_p_din1 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2434_p_din1;
    grp_fu_628_p_ce <= grp_fu_2438_ce;
    grp_fu_628_p_din0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2438_p_din0;
    grp_fu_628_p_din1 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2438_p_din1;
    grp_fu_632_p_ce <= grp_fu_2442_ce;
    grp_fu_632_p_din0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2442_p_din0;
    grp_fu_632_p_din1 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2442_p_din1;
    grp_fu_636_p_ce <= grp_fu_2446_ce;
    grp_fu_636_p_din0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2446_p_din0;
    grp_fu_636_p_din1 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2446_p_din1;
    grp_fu_640_p_ce <= grp_fu_2450_ce;
    grp_fu_640_p_din0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2450_p_din0;
    grp_fu_640_p_din1 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2450_p_din1;
    grp_fu_644_p_ce <= grp_fu_2454_ce;
    grp_fu_644_p_din0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2454_p_din0;
    grp_fu_644_p_din1 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2454_p_din1;

    in_imag_0_address0_assign_proc : process(ap_CS_fsm_state3, grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_0_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_imag_0_address0 <= ap_const_lv64_3(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_imag_0_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_0_address0;
        else 
            in_imag_0_address0 <= "XX";
        end if; 
    end process;

    in_imag_0_address1 <= ap_const_lv64_1(2 - 1 downto 0);

    in_imag_0_ce0_assign_proc : process(ap_CS_fsm_state3, grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_0_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_imag_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_imag_0_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_0_ce0;
        else 
            in_imag_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    in_imag_0_ce1_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_imag_0_ce1 <= ap_const_logic_1;
        else 
            in_imag_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    in_imag_1_address0_assign_proc : process(ap_CS_fsm_state3, grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_1_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_imag_1_address0 <= ap_const_lv64_3(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_imag_1_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_1_address0;
        else 
            in_imag_1_address0 <= "XX";
        end if; 
    end process;

    in_imag_1_address1 <= ap_const_lv64_1(2 - 1 downto 0);

    in_imag_1_ce0_assign_proc : process(ap_CS_fsm_state3, grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_1_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_imag_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_imag_1_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_1_ce0;
        else 
            in_imag_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    in_imag_1_ce1_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_imag_1_ce1 <= ap_const_logic_1;
        else 
            in_imag_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    in_imag_2_address0_assign_proc : process(ap_CS_fsm_state3, grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_2_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_imag_2_address0 <= ap_const_lv64_3(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_imag_2_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_2_address0;
        else 
            in_imag_2_address0 <= "XX";
        end if; 
    end process;

    in_imag_2_address1 <= ap_const_lv64_1(2 - 1 downto 0);

    in_imag_2_ce0_assign_proc : process(ap_CS_fsm_state3, grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_2_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_imag_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_imag_2_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_2_ce0;
        else 
            in_imag_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    in_imag_2_ce1_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_imag_2_ce1 <= ap_const_logic_1;
        else 
            in_imag_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    in_imag_3_address0_assign_proc : process(ap_CS_fsm_state3, grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_3_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_imag_3_address0 <= ap_const_lv64_3(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_imag_3_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_3_address0;
        else 
            in_imag_3_address0 <= "XX";
        end if; 
    end process;

    in_imag_3_address1 <= ap_const_lv64_1(2 - 1 downto 0);

    in_imag_3_ce0_assign_proc : process(ap_CS_fsm_state3, grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_3_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_imag_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_imag_3_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_3_ce0;
        else 
            in_imag_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    in_imag_3_ce1_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_imag_3_ce1 <= ap_const_logic_1;
        else 
            in_imag_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    in_imag_4_address0_assign_proc : process(ap_CS_fsm_state3, grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_4_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_imag_4_address0 <= ap_const_lv64_3(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_imag_4_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_4_address0;
        else 
            in_imag_4_address0 <= "XX";
        end if; 
    end process;

    in_imag_4_address1 <= ap_const_lv64_1(2 - 1 downto 0);

    in_imag_4_ce0_assign_proc : process(ap_CS_fsm_state3, grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_4_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_imag_4_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_imag_4_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_4_ce0;
        else 
            in_imag_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    in_imag_4_ce1_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_imag_4_ce1 <= ap_const_logic_1;
        else 
            in_imag_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    in_imag_5_address0_assign_proc : process(ap_CS_fsm_state3, grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_5_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_imag_5_address0 <= ap_const_lv64_3(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_imag_5_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_5_address0;
        else 
            in_imag_5_address0 <= "XX";
        end if; 
    end process;

    in_imag_5_address1 <= ap_const_lv64_1(2 - 1 downto 0);

    in_imag_5_ce0_assign_proc : process(ap_CS_fsm_state3, grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_5_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_imag_5_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_imag_5_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_5_ce0;
        else 
            in_imag_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    in_imag_5_ce1_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_imag_5_ce1 <= ap_const_logic_1;
        else 
            in_imag_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    in_imag_6_address0_assign_proc : process(ap_CS_fsm_state3, grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_6_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_imag_6_address0 <= ap_const_lv64_3(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_imag_6_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_6_address0;
        else 
            in_imag_6_address0 <= "XX";
        end if; 
    end process;

    in_imag_6_address1 <= ap_const_lv64_1(2 - 1 downto 0);

    in_imag_6_ce0_assign_proc : process(ap_CS_fsm_state3, grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_6_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_imag_6_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_imag_6_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_6_ce0;
        else 
            in_imag_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    in_imag_6_ce1_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_imag_6_ce1 <= ap_const_logic_1;
        else 
            in_imag_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    in_imag_7_address0_assign_proc : process(ap_CS_fsm_state3, grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_7_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_imag_7_address0 <= ap_const_lv64_3(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_imag_7_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_7_address0;
        else 
            in_imag_7_address0 <= "XX";
        end if; 
    end process;

    in_imag_7_address1 <= ap_const_lv64_1(2 - 1 downto 0);

    in_imag_7_ce0_assign_proc : process(ap_CS_fsm_state3, grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_7_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_imag_7_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_imag_7_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_7_ce0;
        else 
            in_imag_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    in_imag_7_ce1_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_imag_7_ce1 <= ap_const_logic_1;
        else 
            in_imag_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    in_real_0_address0_assign_proc : process(ap_CS_fsm_state3, grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_0_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_real_0_address0 <= ap_const_lv64_3(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_real_0_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_0_address0;
        else 
            in_real_0_address0 <= "XX";
        end if; 
    end process;

    in_real_0_address1 <= ap_const_lv64_1(2 - 1 downto 0);

    in_real_0_ce0_assign_proc : process(ap_CS_fsm_state3, grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_0_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_real_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_real_0_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_0_ce0;
        else 
            in_real_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    in_real_0_ce1_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_real_0_ce1 <= ap_const_logic_1;
        else 
            in_real_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    in_real_1_address0_assign_proc : process(ap_CS_fsm_state3, grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_1_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_real_1_address0 <= ap_const_lv64_3(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_real_1_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_1_address0;
        else 
            in_real_1_address0 <= "XX";
        end if; 
    end process;

    in_real_1_address1 <= ap_const_lv64_1(2 - 1 downto 0);

    in_real_1_ce0_assign_proc : process(ap_CS_fsm_state3, grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_1_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_real_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_real_1_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_1_ce0;
        else 
            in_real_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    in_real_1_ce1_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_real_1_ce1 <= ap_const_logic_1;
        else 
            in_real_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    in_real_2_address0_assign_proc : process(ap_CS_fsm_state3, grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_2_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_real_2_address0 <= ap_const_lv64_3(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_real_2_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_2_address0;
        else 
            in_real_2_address0 <= "XX";
        end if; 
    end process;

    in_real_2_address1 <= ap_const_lv64_1(2 - 1 downto 0);

    in_real_2_ce0_assign_proc : process(ap_CS_fsm_state3, grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_2_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_real_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_real_2_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_2_ce0;
        else 
            in_real_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    in_real_2_ce1_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_real_2_ce1 <= ap_const_logic_1;
        else 
            in_real_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    in_real_3_address0_assign_proc : process(ap_CS_fsm_state3, grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_3_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_real_3_address0 <= ap_const_lv64_3(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_real_3_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_3_address0;
        else 
            in_real_3_address0 <= "XX";
        end if; 
    end process;

    in_real_3_address1 <= ap_const_lv64_1(2 - 1 downto 0);

    in_real_3_ce0_assign_proc : process(ap_CS_fsm_state3, grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_3_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_real_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_real_3_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_3_ce0;
        else 
            in_real_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    in_real_3_ce1_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_real_3_ce1 <= ap_const_logic_1;
        else 
            in_real_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    in_real_4_address0_assign_proc : process(ap_CS_fsm_state3, grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_4_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_real_4_address0 <= ap_const_lv64_3(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_real_4_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_4_address0;
        else 
            in_real_4_address0 <= "XX";
        end if; 
    end process;

    in_real_4_address1 <= ap_const_lv64_1(2 - 1 downto 0);

    in_real_4_ce0_assign_proc : process(ap_CS_fsm_state3, grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_4_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_real_4_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_real_4_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_4_ce0;
        else 
            in_real_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    in_real_4_ce1_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_real_4_ce1 <= ap_const_logic_1;
        else 
            in_real_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    in_real_5_address0_assign_proc : process(ap_CS_fsm_state3, grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_5_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_real_5_address0 <= ap_const_lv64_3(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_real_5_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_5_address0;
        else 
            in_real_5_address0 <= "XX";
        end if; 
    end process;

    in_real_5_address1 <= ap_const_lv64_1(2 - 1 downto 0);

    in_real_5_ce0_assign_proc : process(ap_CS_fsm_state3, grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_5_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_real_5_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_real_5_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_5_ce0;
        else 
            in_real_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    in_real_5_ce1_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_real_5_ce1 <= ap_const_logic_1;
        else 
            in_real_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    in_real_6_address0_assign_proc : process(ap_CS_fsm_state3, grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_6_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_real_6_address0 <= ap_const_lv64_3(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_real_6_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_6_address0;
        else 
            in_real_6_address0 <= "XX";
        end if; 
    end process;

    in_real_6_address1 <= ap_const_lv64_1(2 - 1 downto 0);

    in_real_6_ce0_assign_proc : process(ap_CS_fsm_state3, grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_6_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_real_6_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_real_6_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_6_ce0;
        else 
            in_real_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    in_real_6_ce1_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_real_6_ce1 <= ap_const_logic_1;
        else 
            in_real_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    in_real_7_address0_assign_proc : process(ap_CS_fsm_state3, grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_7_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_real_7_address0 <= ap_const_lv64_3(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_real_7_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_7_address0;
        else 
            in_real_7_address0 <= "XX";
        end if; 
    end process;

    in_real_7_address1 <= ap_const_lv64_1(2 - 1 downto 0);

    in_real_7_ce0_assign_proc : process(ap_CS_fsm_state3, grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_7_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_real_7_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_real_7_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_7_ce0;
        else 
            in_real_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    in_real_7_ce1_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_real_7_ce1 <= ap_const_logic_1;
        else 
            in_real_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    o1_in_imag_V_4_address0_assign_proc : process(ap_CS_fsm_state9, grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_imag_V_4_address0, grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_o1_in_imag_V_4_address0, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            o1_in_imag_V_4_address0 <= ap_const_lv64_3(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            o1_in_imag_V_4_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_o1_in_imag_V_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            o1_in_imag_V_4_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_imag_V_4_address0;
        else 
            o1_in_imag_V_4_address0 <= "XX";
        end if; 
    end process;

    o1_in_imag_V_4_address1 <= ap_const_lv64_1(2 - 1 downto 0);

    o1_in_imag_V_4_ce0_assign_proc : process(ap_CS_fsm_state9, grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_imag_V_4_ce0, grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_o1_in_imag_V_4_ce0, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            o1_in_imag_V_4_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            o1_in_imag_V_4_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_o1_in_imag_V_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            o1_in_imag_V_4_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_imag_V_4_ce0;
        else 
            o1_in_imag_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    o1_in_imag_V_4_ce1_assign_proc : process(ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            o1_in_imag_V_4_ce1 <= ap_const_logic_1;
        else 
            o1_in_imag_V_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    o1_in_imag_V_4_we0_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_imag_V_4_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            o1_in_imag_V_4_we0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_imag_V_4_we0;
        else 
            o1_in_imag_V_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    o1_in_imag_V_address0_assign_proc : process(ap_CS_fsm_state9, grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_imag_V_address0, grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_o1_in_imag_V_address0, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            o1_in_imag_V_address0 <= ap_const_lv64_3(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            o1_in_imag_V_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_o1_in_imag_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            o1_in_imag_V_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_imag_V_address0;
        else 
            o1_in_imag_V_address0 <= "XX";
        end if; 
    end process;

    o1_in_imag_V_address1 <= ap_const_lv64_1(2 - 1 downto 0);

    o1_in_imag_V_ce0_assign_proc : process(ap_CS_fsm_state9, grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_imag_V_ce0, grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_o1_in_imag_V_ce0, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            o1_in_imag_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            o1_in_imag_V_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_o1_in_imag_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            o1_in_imag_V_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_imag_V_ce0;
        else 
            o1_in_imag_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    o1_in_imag_V_ce1_assign_proc : process(ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            o1_in_imag_V_ce1 <= ap_const_logic_1;
        else 
            o1_in_imag_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    o1_in_imag_V_we0_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_imag_V_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            o1_in_imag_V_we0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_imag_V_we0;
        else 
            o1_in_imag_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    o1_in_real_V_4_address0_assign_proc : process(ap_CS_fsm_state9, grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_real_V_4_address0, grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_o1_in_real_V_4_address0, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            o1_in_real_V_4_address0 <= ap_const_lv64_3(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            o1_in_real_V_4_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_o1_in_real_V_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            o1_in_real_V_4_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_real_V_4_address0;
        else 
            o1_in_real_V_4_address0 <= "XX";
        end if; 
    end process;

    o1_in_real_V_4_address1 <= ap_const_lv64_1(2 - 1 downto 0);

    o1_in_real_V_4_ce0_assign_proc : process(ap_CS_fsm_state9, grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_real_V_4_ce0, grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_o1_in_real_V_4_ce0, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            o1_in_real_V_4_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            o1_in_real_V_4_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_o1_in_real_V_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            o1_in_real_V_4_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_real_V_4_ce0;
        else 
            o1_in_real_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    o1_in_real_V_4_ce1_assign_proc : process(ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            o1_in_real_V_4_ce1 <= ap_const_logic_1;
        else 
            o1_in_real_V_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    o1_in_real_V_4_we0_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_real_V_4_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            o1_in_real_V_4_we0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_real_V_4_we0;
        else 
            o1_in_real_V_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    o1_in_real_V_address0_assign_proc : process(ap_CS_fsm_state9, grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_real_V_address0, grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_o1_in_real_V_address0, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            o1_in_real_V_address0 <= ap_const_lv64_3(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            o1_in_real_V_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_o1_in_real_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            o1_in_real_V_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_real_V_address0;
        else 
            o1_in_real_V_address0 <= "XX";
        end if; 
    end process;

    o1_in_real_V_address1 <= ap_const_lv64_1(2 - 1 downto 0);

    o1_in_real_V_ce0_assign_proc : process(ap_CS_fsm_state9, grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_real_V_ce0, grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_o1_in_real_V_ce0, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            o1_in_real_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            o1_in_real_V_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_o1_in_real_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            o1_in_real_V_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_real_V_ce0;
        else 
            o1_in_real_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    o1_in_real_V_ce1_assign_proc : process(ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            o1_in_real_V_ce1 <= ap_const_logic_1;
        else 
            o1_in_real_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    o1_in_real_V_we0_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_real_V_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            o1_in_real_V_we0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_real_V_we0;
        else 
            o1_in_real_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    o1_out_imag_V_1_address0_assign_proc : process(ap_CS_fsm_state11, grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_4_address0, grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o1_out_imag_V_4_address0, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            o1_out_imag_V_1_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o1_out_imag_V_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            o1_out_imag_V_1_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_4_address0;
        else 
            o1_out_imag_V_1_address0 <= "XX";
        end if; 
    end process;


    o1_out_imag_V_1_ce0_assign_proc : process(ap_CS_fsm_state11, grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_4_ce0, grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o1_out_imag_V_4_ce0, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            o1_out_imag_V_1_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o1_out_imag_V_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            o1_out_imag_V_1_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_4_ce0;
        else 
            o1_out_imag_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    o1_out_imag_V_1_ce1_assign_proc : process(ap_CS_fsm_state11, grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_4_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            o1_out_imag_V_1_ce1 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_4_ce1;
        else 
            o1_out_imag_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    o1_out_imag_V_1_we0_assign_proc : process(ap_CS_fsm_state11, grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_4_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            o1_out_imag_V_1_we0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_4_we0;
        else 
            o1_out_imag_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    o1_out_imag_V_1_we1_assign_proc : process(ap_CS_fsm_state11, grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_4_we1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            o1_out_imag_V_1_we1 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_4_we1;
        else 
            o1_out_imag_V_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    o1_out_imag_V_address0_assign_proc : process(ap_CS_fsm_state11, grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_address0, grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o1_out_imag_V_address0, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            o1_out_imag_V_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o1_out_imag_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            o1_out_imag_V_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_address0;
        else 
            o1_out_imag_V_address0 <= "XX";
        end if; 
    end process;


    o1_out_imag_V_ce0_assign_proc : process(ap_CS_fsm_state11, grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_ce0, grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o1_out_imag_V_ce0, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            o1_out_imag_V_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o1_out_imag_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            o1_out_imag_V_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_ce0;
        else 
            o1_out_imag_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    o1_out_imag_V_ce1_assign_proc : process(ap_CS_fsm_state11, grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            o1_out_imag_V_ce1 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_ce1;
        else 
            o1_out_imag_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    o1_out_imag_V_we0_assign_proc : process(ap_CS_fsm_state11, grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            o1_out_imag_V_we0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_we0;
        else 
            o1_out_imag_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    o1_out_imag_V_we1_assign_proc : process(ap_CS_fsm_state11, grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_we1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            o1_out_imag_V_we1 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_we1;
        else 
            o1_out_imag_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    o1_out_real_V_1_address0_assign_proc : process(ap_CS_fsm_state11, grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_4_address0, grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o1_out_real_V_4_address0, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            o1_out_real_V_1_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o1_out_real_V_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            o1_out_real_V_1_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_4_address0;
        else 
            o1_out_real_V_1_address0 <= "XX";
        end if; 
    end process;


    o1_out_real_V_1_ce0_assign_proc : process(ap_CS_fsm_state11, grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_4_ce0, grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o1_out_real_V_4_ce0, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            o1_out_real_V_1_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o1_out_real_V_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            o1_out_real_V_1_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_4_ce0;
        else 
            o1_out_real_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    o1_out_real_V_1_ce1_assign_proc : process(ap_CS_fsm_state11, grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_4_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            o1_out_real_V_1_ce1 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_4_ce1;
        else 
            o1_out_real_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    o1_out_real_V_1_we0_assign_proc : process(ap_CS_fsm_state11, grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_4_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            o1_out_real_V_1_we0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_4_we0;
        else 
            o1_out_real_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    o1_out_real_V_1_we1_assign_proc : process(ap_CS_fsm_state11, grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_4_we1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            o1_out_real_V_1_we1 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_4_we1;
        else 
            o1_out_real_V_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    o1_out_real_V_address0_assign_proc : process(ap_CS_fsm_state11, grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_address0, grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o1_out_real_V_address0, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            o1_out_real_V_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o1_out_real_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            o1_out_real_V_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_address0;
        else 
            o1_out_real_V_address0 <= "XX";
        end if; 
    end process;


    o1_out_real_V_ce0_assign_proc : process(ap_CS_fsm_state11, grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_ce0, grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o1_out_real_V_ce0, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            o1_out_real_V_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o1_out_real_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            o1_out_real_V_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_ce0;
        else 
            o1_out_real_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    o1_out_real_V_ce1_assign_proc : process(ap_CS_fsm_state11, grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            o1_out_real_V_ce1 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_ce1;
        else 
            o1_out_real_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    o1_out_real_V_we0_assign_proc : process(ap_CS_fsm_state11, grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            o1_out_real_V_we0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_we0;
        else 
            o1_out_real_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    o1_out_real_V_we1_assign_proc : process(ap_CS_fsm_state11, grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_we1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            o1_out_real_V_we1 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_we1;
        else 
            o1_out_real_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    o2_in_imag_V_4_address0_assign_proc : process(ap_CS_fsm_state11, grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_imag_V_4_address0, grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_o2_in_imag_V_4_address0, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            o2_in_imag_V_4_address0 <= ap_const_lv64_3(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            o2_in_imag_V_4_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_o2_in_imag_V_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            o2_in_imag_V_4_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_imag_V_4_address0;
        else 
            o2_in_imag_V_4_address0 <= "XX";
        end if; 
    end process;

    o2_in_imag_V_4_address1 <= ap_const_lv64_1(2 - 1 downto 0);

    o2_in_imag_V_4_ce0_assign_proc : process(ap_CS_fsm_state11, grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_imag_V_4_ce0, grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_o2_in_imag_V_4_ce0, grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_ap_done, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_ap_done = ap_const_logic_1))) then 
            o2_in_imag_V_4_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            o2_in_imag_V_4_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_o2_in_imag_V_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            o2_in_imag_V_4_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_imag_V_4_ce0;
        else 
            o2_in_imag_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    o2_in_imag_V_4_ce1_assign_proc : process(ap_CS_fsm_state11, grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_ap_done = ap_const_logic_1))) then 
            o2_in_imag_V_4_ce1 <= ap_const_logic_1;
        else 
            o2_in_imag_V_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    o2_in_imag_V_4_we0_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_imag_V_4_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            o2_in_imag_V_4_we0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_imag_V_4_we0;
        else 
            o2_in_imag_V_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    o2_in_imag_V_address0_assign_proc : process(ap_CS_fsm_state11, grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_imag_V_address0, grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_o2_in_imag_V_address0, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            o2_in_imag_V_address0 <= ap_const_lv64_3(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            o2_in_imag_V_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_o2_in_imag_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            o2_in_imag_V_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_imag_V_address0;
        else 
            o2_in_imag_V_address0 <= "XX";
        end if; 
    end process;

    o2_in_imag_V_address1 <= ap_const_lv64_1(2 - 1 downto 0);

    o2_in_imag_V_ce0_assign_proc : process(ap_CS_fsm_state11, grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_imag_V_ce0, grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_o2_in_imag_V_ce0, grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_ap_done, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_ap_done = ap_const_logic_1))) then 
            o2_in_imag_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            o2_in_imag_V_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_o2_in_imag_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            o2_in_imag_V_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_imag_V_ce0;
        else 
            o2_in_imag_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    o2_in_imag_V_ce1_assign_proc : process(ap_CS_fsm_state11, grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_ap_done = ap_const_logic_1))) then 
            o2_in_imag_V_ce1 <= ap_const_logic_1;
        else 
            o2_in_imag_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    o2_in_imag_V_we0_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_imag_V_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            o2_in_imag_V_we0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_imag_V_we0;
        else 
            o2_in_imag_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    o2_in_real_V_4_address0_assign_proc : process(ap_CS_fsm_state11, grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_real_V_4_address0, grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_o2_in_real_V_4_address0, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            o2_in_real_V_4_address0 <= ap_const_lv64_3(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            o2_in_real_V_4_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_o2_in_real_V_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            o2_in_real_V_4_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_real_V_4_address0;
        else 
            o2_in_real_V_4_address0 <= "XX";
        end if; 
    end process;

    o2_in_real_V_4_address1 <= ap_const_lv64_1(2 - 1 downto 0);

    o2_in_real_V_4_ce0_assign_proc : process(ap_CS_fsm_state11, grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_real_V_4_ce0, grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_o2_in_real_V_4_ce0, grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_ap_done, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_ap_done = ap_const_logic_1))) then 
            o2_in_real_V_4_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            o2_in_real_V_4_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_o2_in_real_V_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            o2_in_real_V_4_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_real_V_4_ce0;
        else 
            o2_in_real_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    o2_in_real_V_4_ce1_assign_proc : process(ap_CS_fsm_state11, grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_ap_done = ap_const_logic_1))) then 
            o2_in_real_V_4_ce1 <= ap_const_logic_1;
        else 
            o2_in_real_V_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    o2_in_real_V_4_we0_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_real_V_4_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            o2_in_real_V_4_we0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_real_V_4_we0;
        else 
            o2_in_real_V_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    o2_in_real_V_address0_assign_proc : process(ap_CS_fsm_state11, grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_real_V_address0, grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_o2_in_real_V_address0, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            o2_in_real_V_address0 <= ap_const_lv64_3(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            o2_in_real_V_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_o2_in_real_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            o2_in_real_V_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_real_V_address0;
        else 
            o2_in_real_V_address0 <= "XX";
        end if; 
    end process;

    o2_in_real_V_address1 <= ap_const_lv64_1(2 - 1 downto 0);

    o2_in_real_V_ce0_assign_proc : process(ap_CS_fsm_state11, grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_real_V_ce0, grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_o2_in_real_V_ce0, grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_ap_done, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_ap_done = ap_const_logic_1))) then 
            o2_in_real_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            o2_in_real_V_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_o2_in_real_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            o2_in_real_V_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_real_V_ce0;
        else 
            o2_in_real_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    o2_in_real_V_ce1_assign_proc : process(ap_CS_fsm_state11, grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_ap_done = ap_const_logic_1))) then 
            o2_in_real_V_ce1 <= ap_const_logic_1;
        else 
            o2_in_real_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    o2_in_real_V_we0_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_real_V_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            o2_in_real_V_we0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_real_V_we0;
        else 
            o2_in_real_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    o2_out_imag_V_1_address0_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_4_address0, grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o2_out_imag_V_4_address0, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            o2_out_imag_V_1_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o2_out_imag_V_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            o2_out_imag_V_1_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_4_address0;
        else 
            o2_out_imag_V_1_address0 <= "XX";
        end if; 
    end process;


    o2_out_imag_V_1_ce0_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_4_ce0, grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o2_out_imag_V_4_ce0, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            o2_out_imag_V_1_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o2_out_imag_V_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            o2_out_imag_V_1_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_4_ce0;
        else 
            o2_out_imag_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    o2_out_imag_V_1_ce1_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_4_ce1, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            o2_out_imag_V_1_ce1 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_4_ce1;
        else 
            o2_out_imag_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    o2_out_imag_V_1_we0_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_4_we0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            o2_out_imag_V_1_we0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_4_we0;
        else 
            o2_out_imag_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    o2_out_imag_V_1_we1_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_4_we1, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            o2_out_imag_V_1_we1 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_4_we1;
        else 
            o2_out_imag_V_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    o2_out_imag_V_address0_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_address0, grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o2_out_imag_V_address0, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            o2_out_imag_V_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o2_out_imag_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            o2_out_imag_V_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_address0;
        else 
            o2_out_imag_V_address0 <= "XX";
        end if; 
    end process;


    o2_out_imag_V_ce0_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_ce0, grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o2_out_imag_V_ce0, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            o2_out_imag_V_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o2_out_imag_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            o2_out_imag_V_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_ce0;
        else 
            o2_out_imag_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    o2_out_imag_V_ce1_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_ce1, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            o2_out_imag_V_ce1 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_ce1;
        else 
            o2_out_imag_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    o2_out_imag_V_we0_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_we0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            o2_out_imag_V_we0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_we0;
        else 
            o2_out_imag_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    o2_out_imag_V_we1_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_we1, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            o2_out_imag_V_we1 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_we1;
        else 
            o2_out_imag_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    o2_out_real_V_1_address0_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_4_address0, grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o2_out_real_V_4_address0, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            o2_out_real_V_1_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o2_out_real_V_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            o2_out_real_V_1_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_4_address0;
        else 
            o2_out_real_V_1_address0 <= "XX";
        end if; 
    end process;


    o2_out_real_V_1_ce0_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_4_ce0, grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o2_out_real_V_4_ce0, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            o2_out_real_V_1_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o2_out_real_V_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            o2_out_real_V_1_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_4_ce0;
        else 
            o2_out_real_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    o2_out_real_V_1_ce1_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_4_ce1, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            o2_out_real_V_1_ce1 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_4_ce1;
        else 
            o2_out_real_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    o2_out_real_V_1_we0_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_4_we0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            o2_out_real_V_1_we0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_4_we0;
        else 
            o2_out_real_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    o2_out_real_V_1_we1_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_4_we1, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            o2_out_real_V_1_we1 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_4_we1;
        else 
            o2_out_real_V_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    o2_out_real_V_address0_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_address0, grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o2_out_real_V_address0, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            o2_out_real_V_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o2_out_real_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            o2_out_real_V_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_address0;
        else 
            o2_out_real_V_address0 <= "XX";
        end if; 
    end process;


    o2_out_real_V_ce0_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_ce0, grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o2_out_real_V_ce0, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            o2_out_real_V_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o2_out_real_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            o2_out_real_V_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_ce0;
        else 
            o2_out_real_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    o2_out_real_V_ce1_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_ce1, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            o2_out_real_V_ce1 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_ce1;
        else 
            o2_out_real_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    o2_out_real_V_we0_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_we0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            o2_out_real_V_we0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_we0;
        else 
            o2_out_real_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    o2_out_real_V_we1_assign_proc : process(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_we1, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            o2_out_real_V_we1 <= grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_we1;
        else 
            o2_out_real_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    out_imag_0_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_0_address0;
    out_imag_0_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_0_ce0;
    out_imag_0_d0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_0_d0;
    out_imag_0_we0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_0_we0;
    out_imag_1_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_1_address0;
    out_imag_1_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_1_ce0;
    out_imag_1_d0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_1_d0;
    out_imag_1_we0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_1_we0;
    out_imag_2_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_2_address0;
    out_imag_2_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_2_ce0;
    out_imag_2_d0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_2_d0;
    out_imag_2_we0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_2_we0;
    out_imag_3_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_3_address0;
    out_imag_3_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_3_ce0;
    out_imag_3_d0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_3_d0;
    out_imag_3_we0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_3_we0;
    out_imag_4_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_4_address0;
    out_imag_4_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_4_ce0;
    out_imag_4_d0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_4_d0;
    out_imag_4_we0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_4_we0;
    out_imag_5_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_5_address0;
    out_imag_5_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_5_ce0;
    out_imag_5_d0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_5_d0;
    out_imag_5_we0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_5_we0;
    out_imag_6_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_6_address0;
    out_imag_6_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_6_ce0;
    out_imag_6_d0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_6_d0;
    out_imag_6_we0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_6_we0;
    out_imag_7_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_7_address0;
    out_imag_7_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_7_ce0;
    out_imag_7_d0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_7_d0;
    out_imag_7_we0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_7_we0;
    out_real_0_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_0_address0;
    out_real_0_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_0_ce0;
    out_real_0_d0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_0_d0;
    out_real_0_we0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_0_we0;
    out_real_1_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_1_address0;
    out_real_1_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_1_ce0;
    out_real_1_d0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_1_d0;
    out_real_1_we0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_1_we0;
    out_real_2_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_2_address0;
    out_real_2_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_2_ce0;
    out_real_2_d0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_2_d0;
    out_real_2_we0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_2_we0;
    out_real_3_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_3_address0;
    out_real_3_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_3_ce0;
    out_real_3_d0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_3_d0;
    out_real_3_we0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_3_we0;
    out_real_4_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_4_address0;
    out_real_4_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_4_ce0;
    out_real_4_d0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_4_d0;
    out_real_4_we0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_4_we0;
    out_real_5_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_5_address0;
    out_real_5_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_5_ce0;
    out_real_5_d0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_5_d0;
    out_real_5_we0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_5_we0;
    out_real_6_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_6_address0;
    out_real_6_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_6_ce0;
    out_real_6_d0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_6_d0;
    out_real_6_we0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_6_we0;
    out_real_7_address0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_7_address0;
    out_real_7_ce0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_7_ce0;
    out_real_7_d0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_7_d0;
    out_real_7_we0 <= grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_7_we0;
    r_imag_V_45_fu_1423_p2 <= std_logic_vector(unsigned(r_imag_V_66_fu_1382_p2) - unsigned(r_real_V_58_fu_1394_p2));
    r_imag_V_46_fu_1437_p2 <= std_logic_vector(unsigned(r_imag_V_65_fu_1374_p2) - unsigned(r_imag_V_67_fu_1390_p2));
    r_imag_V_47_fu_1451_p2 <= std_logic_vector(unsigned(r_real_V_58_fu_1394_p2) + unsigned(r_imag_V_66_fu_1382_p2));
    r_imag_V_56_fu_1553_p2 <= std_logic_vector(unsigned(r_imag_V_75_fu_1534_p2) + unsigned(r_imag_V_73_fu_1518_p2));
    r_imag_V_58_fu_1567_p2 <= std_logic_vector(unsigned(r_imag_V_74_fu_1526_p2) - unsigned(r_real_V_66_fu_1538_p2));
    r_imag_V_59_fu_1581_p2 <= std_logic_vector(unsigned(r_imag_V_73_fu_1518_p2) - unsigned(r_imag_V_75_fu_1534_p2));
    r_imag_V_60_fu_1595_p2 <= std_logic_vector(unsigned(r_real_V_66_fu_1538_p2) + unsigned(r_imag_V_74_fu_1526_p2));
    r_imag_V_65_fu_1374_p2 <= std_logic_vector(unsigned(b_imag_V_reg_2036) + unsigned(a_imag_V_reg_2024));
    r_imag_V_66_fu_1382_p2 <= std_logic_vector(unsigned(a_imag_V_reg_2024) - unsigned(b_imag_V_reg_2036));
    r_imag_V_67_fu_1390_p2 <= std_logic_vector(unsigned(b_imag_V_19_reg_2060) + unsigned(a_imag_V_13_reg_2048));
    r_imag_V_68_fu_1398_p2 <= std_logic_vector(unsigned(a_imag_V_13_reg_2048) - unsigned(b_imag_V_19_reg_2060));
    r_imag_V_69_fu_1465_p2 <= std_logic_vector(unsigned(o1_in_imag_V_4_q1) + unsigned(o1_in_imag_V_q1));
    r_imag_V_70_fu_1479_p2 <= std_logic_vector(unsigned(o1_in_imag_V_q1) - unsigned(o1_in_imag_V_4_q1));
    r_imag_V_71_fu_1493_p2 <= std_logic_vector(unsigned(o1_in_imag_V_4_q0) + unsigned(o1_in_imag_V_q0));
    r_imag_V_72_fu_1507_p2 <= std_logic_vector(unsigned(o1_in_imag_V_q0) - unsigned(o1_in_imag_V_4_q0));
    r_imag_V_73_fu_1518_p2 <= std_logic_vector(unsigned(b_imag_V_26_reg_2244) + unsigned(a_imag_V_23_reg_2232));
    r_imag_V_74_fu_1526_p2 <= std_logic_vector(unsigned(a_imag_V_23_reg_2232) - unsigned(b_imag_V_26_reg_2244));
    r_imag_V_75_fu_1534_p2 <= std_logic_vector(unsigned(b_imag_V_27_reg_2268) + unsigned(a_imag_V_24_reg_2256));
    r_imag_V_76_fu_1542_p2 <= std_logic_vector(unsigned(a_imag_V_24_reg_2256) - unsigned(b_imag_V_27_reg_2268));
    r_imag_V_77_fu_1609_p2 <= std_logic_vector(unsigned(o2_in_imag_V_4_q1) + unsigned(o2_in_imag_V_q1));
    r_imag_V_78_fu_1623_p2 <= std_logic_vector(unsigned(o2_in_imag_V_q1) - unsigned(o2_in_imag_V_4_q1));
    r_imag_V_79_fu_1637_p2 <= std_logic_vector(unsigned(o2_in_imag_V_4_q0) + unsigned(o2_in_imag_V_q0));
    r_imag_V_80_fu_1651_p2 <= std_logic_vector(unsigned(o2_in_imag_V_q0) - unsigned(o2_in_imag_V_4_q0));
    r_imag_V_fu_1409_p2 <= std_logic_vector(unsigned(r_imag_V_67_fu_1390_p2) + unsigned(r_imag_V_65_fu_1374_p2));
    r_real_V_32_fu_1416_p2 <= std_logic_vector(unsigned(r_imag_V_68_fu_1398_p2) + unsigned(r_real_V_56_fu_1378_p2));
    r_real_V_33_fu_1430_p2 <= std_logic_vector(unsigned(r_real_V_55_fu_1370_p2) - unsigned(r_real_V_57_fu_1386_p2));
    r_real_V_34_fu_1444_p2 <= std_logic_vector(unsigned(r_real_V_56_fu_1378_p2) - unsigned(r_imag_V_68_fu_1398_p2));
    r_real_V_47_fu_1546_p2 <= std_logic_vector(unsigned(r_real_V_65_fu_1530_p2) + unsigned(r_real_V_63_fu_1514_p2));
    r_real_V_48_fu_1560_p2 <= std_logic_vector(unsigned(r_imag_V_76_fu_1542_p2) + unsigned(r_real_V_64_fu_1522_p2));
    r_real_V_49_fu_1574_p2 <= std_logic_vector(unsigned(r_real_V_63_fu_1514_p2) - unsigned(r_real_V_65_fu_1530_p2));
    r_real_V_50_fu_1588_p2 <= std_logic_vector(unsigned(r_real_V_64_fu_1522_p2) - unsigned(r_imag_V_76_fu_1542_p2));
    r_real_V_55_fu_1370_p2 <= std_logic_vector(unsigned(b_real_V_reg_2030) + unsigned(a_real_V_reg_2018));
    r_real_V_56_fu_1378_p2 <= std_logic_vector(unsigned(a_real_V_reg_2018) - unsigned(b_real_V_reg_2030));
    r_real_V_57_fu_1386_p2 <= std_logic_vector(unsigned(b_real_V_11_reg_2054) + unsigned(a_real_V_20_reg_2042));
    r_real_V_58_fu_1394_p2 <= std_logic_vector(unsigned(a_real_V_20_reg_2042) - unsigned(b_real_V_11_reg_2054));
    r_real_V_59_fu_1458_p2 <= std_logic_vector(unsigned(o1_in_real_V_4_q1) + unsigned(o1_in_real_V_q1));
    r_real_V_60_fu_1472_p2 <= std_logic_vector(unsigned(o1_in_real_V_q1) - unsigned(o1_in_real_V_4_q1));
    r_real_V_61_fu_1486_p2 <= std_logic_vector(unsigned(o1_in_real_V_4_q0) + unsigned(o1_in_real_V_q0));
    r_real_V_62_fu_1500_p2 <= std_logic_vector(unsigned(o1_in_real_V_q0) - unsigned(o1_in_real_V_4_q0));
    r_real_V_63_fu_1514_p2 <= std_logic_vector(unsigned(b_real_V_19_reg_2238) + unsigned(a_real_V_28_reg_2226));
    r_real_V_64_fu_1522_p2 <= std_logic_vector(unsigned(a_real_V_28_reg_2226) - unsigned(b_real_V_19_reg_2238));
    r_real_V_65_fu_1530_p2 <= std_logic_vector(unsigned(b_real_V_20_reg_2262) + unsigned(a_real_V_29_reg_2250));
    r_real_V_66_fu_1538_p2 <= std_logic_vector(unsigned(a_real_V_29_reg_2250) - unsigned(b_real_V_20_reg_2262));
    r_real_V_67_fu_1602_p2 <= std_logic_vector(unsigned(o2_in_real_V_4_q1) + unsigned(o2_in_real_V_q1));
    r_real_V_68_fu_1616_p2 <= std_logic_vector(unsigned(o2_in_real_V_q1) - unsigned(o2_in_real_V_4_q1));
    r_real_V_69_fu_1630_p2 <= std_logic_vector(unsigned(o2_in_real_V_4_q0) + unsigned(o2_in_real_V_q0));
    r_real_V_70_fu_1644_p2 <= std_logic_vector(unsigned(o2_in_real_V_q0) - unsigned(o2_in_real_V_4_q0));
    r_real_V_fu_1402_p2 <= std_logic_vector(unsigned(r_real_V_57_fu_1386_p2) + unsigned(r_real_V_55_fu_1370_p2));
end behav;
