

================================================================
== Vitis HLS Report for 'choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s'
================================================================
* Date:           Sat Nov  1 16:29:55 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        kernel_cholesky_0
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.00 ns|  5.284 ns|     0.60 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |        2|        8|  12.000 ns|  48.000 ns|    1|    2|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+-------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- sum_loop  |        0|        6|         7|          1|          1|  0 ~ 1|       yes|
        +------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    542|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    4|     268|     36|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     45|    -|
|Register         |        -|    -|     497|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    4|     765|    655|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+----+----+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP| FF | LUT| URAM|
    +-------------------------+----------------------+---------+----+----+----+-----+
    |mul_16s_16s_32_2_1_U6    |mul_16s_16s_32_2_1    |        0|   1|  67|   2|    0|
    |mul_16s_16s_32_2_1_U7    |mul_16s_16s_32_2_1    |        0|   1|  67|   2|    0|
    |mul_16s_16s_32_2_1_U8    |mul_16s_16s_32_2_1    |        0|   1|  67|   2|    0|
    |mul_16s_16s_32_2_1_U9    |mul_16s_16s_32_2_1    |        0|   1|  67|   2|    0|
    |sparsemux_7_2_16_1_1_U4  |sparsemux_7_2_16_1_1  |        0|   0|   0|  14|    0|
    |sparsemux_7_2_16_1_1_U5  |sparsemux_7_2_16_1_1  |        0|   0|   0|  14|    0|
    +-------------------------+----------------------+---------+----+----+----+-----+
    |Total                    |                      |        0|   4| 268|  36|    0|
    +-------------------------+----------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln103_2_fu_584_p2   |         +|   0|  0|  16|          16|          16|
    |add_ln103_3_fu_565_p2   |         +|   0|  0|  10|           2|           2|
    |add_ln103_fu_559_p2     |         +|   0|  0|  10|           2|           2|
    |add_ln180_fu_625_p2     |         +|   0|  0|  43|          36|          36|
    |add_ln181_fu_693_p2     |         +|   0|  0|  43|          36|          36|
    |add_ln474_1_fu_244_p2   |         +|   0|  0|   2|           2|           2|
    |add_ln474_2_fu_238_p2   |         +|   0|  0|   2|           2|           2|
    |add_ln474_fu_232_p2     |         +|   0|  0|  10|           2|           2|
    |tmp5_im_fu_591_p2       |         +|   0|  0|  16|          16|          16|
    |tmp5_re_fu_578_p2       |         +|   0|  0|  16|          16|          16|
    |sub_ln345_fu_311_p2     |         -|   0|  0|  23|           1|          16|
    |tmp2_2_fu_571_p2        |         -|   0|  0|  16|          16|          16|
    |tmp_im_5_fu_300_p2      |         -|   0|  0|  23|           1|          16|
    |tmp_re_5_fu_294_p2      |         -|   0|  0|  23|           1|          16|
    |and_ln100_fu_487_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln101_fu_512_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln102_fu_541_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln180_fu_657_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln181_fu_725_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln99_fu_458_p2      |       and|   0|  0|   2|           1|           1|
    |icmp_ln100_fu_393_p2    |      icmp|   0|  0|  17|          14|           1|
    |icmp_ln101_fu_413_p2    |      icmp|   0|  0|  17|          14|           1|
    |icmp_ln102_fu_433_p2    |      icmp|   0|  0|  17|          14|           1|
    |icmp_ln352_fu_250_p2    |      icmp|   0|  0|  11|           2|           3|
    |icmp_ln99_fu_373_p2     |      icmp|   0|  0|  17|          14|           1|
    |or_ln100_fu_482_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln101_fu_507_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln102_fu_536_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln99_fu_453_p2       |        or|   0|  0|   2|           1|           1|
    |select_ln100_fu_551_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln180_fu_669_p3  |    select|   0|  0|  36|           1|          34|
    |select_ln181_fu_737_p3  |    select|   0|  0|  36|           1|          34|
    |tmp2_im_4_fu_745_p3     |    select|   0|  0|  35|           1|          35|
    |tmp2_re_5_fu_677_p3     |    select|   0|  0|  35|           1|          35|
    |tmp_im_2_fu_306_p3      |    select|   0|  0|  16|           1|          16|
    |tmp_re_2_fu_317_p3      |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln180_1_fu_663_p2   |       xor|   0|  0|   2|           1|           1|
    |xor_ln180_fu_651_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln181_1_fu_731_p2   |       xor|   0|  0|   2|           1|           1|
    |xor_ln181_fu_719_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln471_1_fu_226_p2   |       xor|   0|  0|   2|           1|           1|
    |xor_ln471_fu_256_p2     |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 542|         231|         394|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_done_int                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_phi_mux_k_phi_fu_189_p4  |   9|          2|    1|          2|
    |tmp2_im_1_fu_98             |   9|          2|   35|         70|
    |tmp2_re_fu_102              |   9|          2|   35|         70|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  45|         10|   73|        146|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln103_3_reg_950               |   2|   0|    2|          0|
    |add_ln103_reg_945                 |   2|   0|    2|          0|
    |add_ln474_reg_825                 |   2|   0|    2|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |icmp_ln100_reg_908                |   1|   0|    1|          0|
    |icmp_ln101_reg_924                |   1|   0|    1|          0|
    |icmp_ln102_reg_940                |   1|   0|    1|          0|
    |icmp_ln352_reg_831                |   1|   0|    1|          0|
    |icmp_ln352_reg_831_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln99_reg_892                 |   1|   0|    1|          0|
    |k_reg_186                         |   1|   0|    1|          0|
    |mul_ln100_reg_897                 |  32|   0|   32|          0|
    |mul_ln101_reg_913                 |  32|   0|   32|          0|
    |mul_ln102_reg_929                 |  32|   0|   32|          0|
    |mul_ln99_reg_881                  |  32|   0|   32|          0|
    |sub_ln345_reg_852                 |  16|   0|   16|          0|
    |tmp1_reg_887                      |  16|   0|   16|          0|
    |tmp1_reg_887_pp0_iter4_reg        |  16|   0|   16|          0|
    |tmp2_im_1_fu_98                   |  35|   0|   35|          0|
    |tmp2_re_fu_102                    |  35|   0|   35|          0|
    |tmp2_reg_903                      |  16|   0|   16|          0|
    |tmp2_reg_903_pp0_iter4_reg        |  16|   0|   16|          0|
    |tmp3_reg_919                      |  16|   0|   16|          0|
    |tmp3_reg_919_pp0_iter4_reg        |  16|   0|   16|          0|
    |tmp4_reg_935                      |  16|   0|   16|          0|
    |tmp4_reg_935_pp0_iter4_reg        |  16|   0|   16|          0|
    |tmp5_im_reg_960                   |  16|   0|   16|          0|
    |tmp5_re_reg_955                   |  16|   0|   16|          0|
    |tmp_im_5_reg_847                  |  16|   0|   16|          0|
    |tmp_re_5_reg_842                  |  16|   0|   16|          0|
    |xor_ln471_1_reg_821               |   1|   0|    1|          0|
    |xor_ln471_1_reg_821               |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 497|  32|  434|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |                                   Source Object                                  |    C Type    |
+-----------------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_|  return value|
|sext_ln59                    |   in|   31|     ap_none|                                                                         sext_ln59|        scalar|
|sext_ln59_1                  |   in|   31|     ap_none|                                                                       sext_ln59_1|        scalar|
|j                            |   in|    1|     ap_none|                                                                                 j|        scalar|
|empty                        |   in|    2|     ap_none|                                                                             empty|        scalar|
|L_internal_re_3              |   in|   16|     ap_none|                                                                   L_internal_re_3|        scalar|
|L_internal_re_4              |   in|   16|     ap_none|                                                                   L_internal_re_4|        scalar|
|L_internal_re_5              |   in|   16|     ap_none|                                                                   L_internal_re_5|        scalar|
|L_internal_im_3              |   in|   16|     ap_none|                                                                   L_internal_im_3|        scalar|
|L_internal_im_4              |   in|   16|     ap_none|                                                                   L_internal_im_4|        scalar|
|L_internal_im_5              |   in|   16|     ap_none|                                                                   L_internal_im_5|        scalar|
|zext_ln468                   |   in|    1|     ap_none|                                                                        zext_ln468|        scalar|
|product_sum_re_2_out         |  out|   35|      ap_vld|                                                              product_sum_re_2_out|       pointer|
|product_sum_re_2_out_ap_vld  |  out|    1|      ap_vld|                                                              product_sum_re_2_out|       pointer|
|product_sum_im_2_out         |  out|   35|      ap_vld|                                                              product_sum_im_2_out|       pointer|
|product_sum_im_2_out_ap_vld  |  out|    1|      ap_vld|                                                              product_sum_im_2_out|       pointer|
+-----------------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+

