
smart_car_training.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006018  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008d8  08006124  08006124  00007124  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080069fc  080069fc  00008068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080069fc  080069fc  000079fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006a04  08006a04  00008068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006a04  08006a04  00007a04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006a08  08006a08  00007a08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08006a0c  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002d8  20000068  08006a74  00008068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000340  08006a74  00008340  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00008068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e063  00000000  00000000  00008091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b4c  00000000  00000000  000160f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ea0  00000000  00000000  00018c40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b47  00000000  00000000  00019ae0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000191c8  00000000  00000000  0001a627  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011957  00000000  00000000  000337ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008badb  00000000  00000000  00045146  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d0c21  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004520  00000000  00000000  000d0c64  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  000d5184  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000068 	.word	0x20000068
 8000128:	00000000 	.word	0x00000000
 800012c:	0800610c 	.word	0x0800610c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000006c 	.word	0x2000006c
 8000148:	0800610c 	.word	0x0800610c

0800014c <strcmp>:
 800014c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000150:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000154:	2a01      	cmp	r2, #1
 8000156:	bf28      	it	cs
 8000158:	429a      	cmpcs	r2, r3
 800015a:	d0f7      	beq.n	800014c <strcmp>
 800015c:	1ad0      	subs	r0, r2, r3
 800015e:	4770      	bx	lr

08000160 <strlen>:
 8000160:	4603      	mov	r3, r0
 8000162:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000166:	2a00      	cmp	r2, #0
 8000168:	d1fb      	bne.n	8000162 <strlen+0x2>
 800016a:	1a18      	subs	r0, r3, r0
 800016c:	3801      	subs	r0, #1
 800016e:	4770      	bx	lr

08000170 <__aeabi_drsub>:
 8000170:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000174:	e002      	b.n	800017c <__adddf3>
 8000176:	bf00      	nop

08000178 <__aeabi_dsub>:
 8000178:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800017c <__adddf3>:
 800017c:	b530      	push	{r4, r5, lr}
 800017e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000182:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000186:	ea94 0f05 	teq	r4, r5
 800018a:	bf08      	it	eq
 800018c:	ea90 0f02 	teqeq	r0, r2
 8000190:	bf1f      	itttt	ne
 8000192:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000196:	ea55 0c02 	orrsne.w	ip, r5, r2
 800019a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800019e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001a2:	f000 80e2 	beq.w	800036a <__adddf3+0x1ee>
 80001a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001ae:	bfb8      	it	lt
 80001b0:	426d      	neglt	r5, r5
 80001b2:	dd0c      	ble.n	80001ce <__adddf3+0x52>
 80001b4:	442c      	add	r4, r5
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	ea82 0000 	eor.w	r0, r2, r0
 80001c2:	ea83 0101 	eor.w	r1, r3, r1
 80001c6:	ea80 0202 	eor.w	r2, r0, r2
 80001ca:	ea81 0303 	eor.w	r3, r1, r3
 80001ce:	2d36      	cmp	r5, #54	@ 0x36
 80001d0:	bf88      	it	hi
 80001d2:	bd30      	pophi	{r4, r5, pc}
 80001d4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001dc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001e4:	d002      	beq.n	80001ec <__adddf3+0x70>
 80001e6:	4240      	negs	r0, r0
 80001e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001ec:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001f8:	d002      	beq.n	8000200 <__adddf3+0x84>
 80001fa:	4252      	negs	r2, r2
 80001fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000200:	ea94 0f05 	teq	r4, r5
 8000204:	f000 80a7 	beq.w	8000356 <__adddf3+0x1da>
 8000208:	f1a4 0401 	sub.w	r4, r4, #1
 800020c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000210:	db0d      	blt.n	800022e <__adddf3+0xb2>
 8000212:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000216:	fa22 f205 	lsr.w	r2, r2, r5
 800021a:	1880      	adds	r0, r0, r2
 800021c:	f141 0100 	adc.w	r1, r1, #0
 8000220:	fa03 f20e 	lsl.w	r2, r3, lr
 8000224:	1880      	adds	r0, r0, r2
 8000226:	fa43 f305 	asr.w	r3, r3, r5
 800022a:	4159      	adcs	r1, r3
 800022c:	e00e      	b.n	800024c <__adddf3+0xd0>
 800022e:	f1a5 0520 	sub.w	r5, r5, #32
 8000232:	f10e 0e20 	add.w	lr, lr, #32
 8000236:	2a01      	cmp	r2, #1
 8000238:	fa03 fc0e 	lsl.w	ip, r3, lr
 800023c:	bf28      	it	cs
 800023e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000242:	fa43 f305 	asr.w	r3, r3, r5
 8000246:	18c0      	adds	r0, r0, r3
 8000248:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800024c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000250:	d507      	bpl.n	8000262 <__adddf3+0xe6>
 8000252:	f04f 0e00 	mov.w	lr, #0
 8000256:	f1dc 0c00 	rsbs	ip, ip, #0
 800025a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800025e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000262:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000266:	d31b      	bcc.n	80002a0 <__adddf3+0x124>
 8000268:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800026c:	d30c      	bcc.n	8000288 <__adddf3+0x10c>
 800026e:	0849      	lsrs	r1, r1, #1
 8000270:	ea5f 0030 	movs.w	r0, r0, rrx
 8000274:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000278:	f104 0401 	add.w	r4, r4, #1
 800027c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000280:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000284:	f080 809a 	bcs.w	80003bc <__adddf3+0x240>
 8000288:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800028c:	bf08      	it	eq
 800028e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000292:	f150 0000 	adcs.w	r0, r0, #0
 8000296:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800029a:	ea41 0105 	orr.w	r1, r1, r5
 800029e:	bd30      	pop	{r4, r5, pc}
 80002a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002a4:	4140      	adcs	r0, r0
 80002a6:	eb41 0101 	adc.w	r1, r1, r1
 80002aa:	3c01      	subs	r4, #1
 80002ac:	bf28      	it	cs
 80002ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002b2:	d2e9      	bcs.n	8000288 <__adddf3+0x10c>
 80002b4:	f091 0f00 	teq	r1, #0
 80002b8:	bf04      	itt	eq
 80002ba:	4601      	moveq	r1, r0
 80002bc:	2000      	moveq	r0, #0
 80002be:	fab1 f381 	clz	r3, r1
 80002c2:	bf08      	it	eq
 80002c4:	3320      	addeq	r3, #32
 80002c6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ca:	f1b3 0220 	subs.w	r2, r3, #32
 80002ce:	da0c      	bge.n	80002ea <__adddf3+0x16e>
 80002d0:	320c      	adds	r2, #12
 80002d2:	dd08      	ble.n	80002e6 <__adddf3+0x16a>
 80002d4:	f102 0c14 	add.w	ip, r2, #20
 80002d8:	f1c2 020c 	rsb	r2, r2, #12
 80002dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002e0:	fa21 f102 	lsr.w	r1, r1, r2
 80002e4:	e00c      	b.n	8000300 <__adddf3+0x184>
 80002e6:	f102 0214 	add.w	r2, r2, #20
 80002ea:	bfd8      	it	le
 80002ec:	f1c2 0c20 	rsble	ip, r2, #32
 80002f0:	fa01 f102 	lsl.w	r1, r1, r2
 80002f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002f8:	bfdc      	itt	le
 80002fa:	ea41 010c 	orrle.w	r1, r1, ip
 80002fe:	4090      	lslle	r0, r2
 8000300:	1ae4      	subs	r4, r4, r3
 8000302:	bfa2      	ittt	ge
 8000304:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000308:	4329      	orrge	r1, r5
 800030a:	bd30      	popge	{r4, r5, pc}
 800030c:	ea6f 0404 	mvn.w	r4, r4
 8000310:	3c1f      	subs	r4, #31
 8000312:	da1c      	bge.n	800034e <__adddf3+0x1d2>
 8000314:	340c      	adds	r4, #12
 8000316:	dc0e      	bgt.n	8000336 <__adddf3+0x1ba>
 8000318:	f104 0414 	add.w	r4, r4, #20
 800031c:	f1c4 0220 	rsb	r2, r4, #32
 8000320:	fa20 f004 	lsr.w	r0, r0, r4
 8000324:	fa01 f302 	lsl.w	r3, r1, r2
 8000328:	ea40 0003 	orr.w	r0, r0, r3
 800032c:	fa21 f304 	lsr.w	r3, r1, r4
 8000330:	ea45 0103 	orr.w	r1, r5, r3
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f1c4 040c 	rsb	r4, r4, #12
 800033a:	f1c4 0220 	rsb	r2, r4, #32
 800033e:	fa20 f002 	lsr.w	r0, r0, r2
 8000342:	fa01 f304 	lsl.w	r3, r1, r4
 8000346:	ea40 0003 	orr.w	r0, r0, r3
 800034a:	4629      	mov	r1, r5
 800034c:	bd30      	pop	{r4, r5, pc}
 800034e:	fa21 f004 	lsr.w	r0, r1, r4
 8000352:	4629      	mov	r1, r5
 8000354:	bd30      	pop	{r4, r5, pc}
 8000356:	f094 0f00 	teq	r4, #0
 800035a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800035e:	bf06      	itte	eq
 8000360:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000364:	3401      	addeq	r4, #1
 8000366:	3d01      	subne	r5, #1
 8000368:	e74e      	b.n	8000208 <__adddf3+0x8c>
 800036a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800036e:	bf18      	it	ne
 8000370:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000374:	d029      	beq.n	80003ca <__adddf3+0x24e>
 8000376:	ea94 0f05 	teq	r4, r5
 800037a:	bf08      	it	eq
 800037c:	ea90 0f02 	teqeq	r0, r2
 8000380:	d005      	beq.n	800038e <__adddf3+0x212>
 8000382:	ea54 0c00 	orrs.w	ip, r4, r0
 8000386:	bf04      	itt	eq
 8000388:	4619      	moveq	r1, r3
 800038a:	4610      	moveq	r0, r2
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	ea91 0f03 	teq	r1, r3
 8000392:	bf1e      	ittt	ne
 8000394:	2100      	movne	r1, #0
 8000396:	2000      	movne	r0, #0
 8000398:	bd30      	popne	{r4, r5, pc}
 800039a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800039e:	d105      	bne.n	80003ac <__adddf3+0x230>
 80003a0:	0040      	lsls	r0, r0, #1
 80003a2:	4149      	adcs	r1, r1
 80003a4:	bf28      	it	cs
 80003a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80003aa:	bd30      	pop	{r4, r5, pc}
 80003ac:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003b0:	bf3c      	itt	cc
 80003b2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003b6:	bd30      	popcc	{r4, r5, pc}
 80003b8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003bc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003c4:	f04f 0000 	mov.w	r0, #0
 80003c8:	bd30      	pop	{r4, r5, pc}
 80003ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ce:	bf1a      	itte	ne
 80003d0:	4619      	movne	r1, r3
 80003d2:	4610      	movne	r0, r2
 80003d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003d8:	bf1c      	itt	ne
 80003da:	460b      	movne	r3, r1
 80003dc:	4602      	movne	r2, r0
 80003de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003e2:	bf06      	itte	eq
 80003e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003e8:	ea91 0f03 	teqeq	r1, r3
 80003ec:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003f0:	bd30      	pop	{r4, r5, pc}
 80003f2:	bf00      	nop

080003f4 <__aeabi_ui2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000408:	f04f 0500 	mov.w	r5, #0
 800040c:	f04f 0100 	mov.w	r1, #0
 8000410:	e750      	b.n	80002b4 <__adddf3+0x138>
 8000412:	bf00      	nop

08000414 <__aeabi_i2d>:
 8000414:	f090 0f00 	teq	r0, #0
 8000418:	bf04      	itt	eq
 800041a:	2100      	moveq	r1, #0
 800041c:	4770      	bxeq	lr
 800041e:	b530      	push	{r4, r5, lr}
 8000420:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000424:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000428:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800042c:	bf48      	it	mi
 800042e:	4240      	negmi	r0, r0
 8000430:	f04f 0100 	mov.w	r1, #0
 8000434:	e73e      	b.n	80002b4 <__adddf3+0x138>
 8000436:	bf00      	nop

08000438 <__aeabi_f2d>:
 8000438:	0042      	lsls	r2, r0, #1
 800043a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800043e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000442:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000446:	bf1f      	itttt	ne
 8000448:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800044c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000450:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000454:	4770      	bxne	lr
 8000456:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800045a:	bf08      	it	eq
 800045c:	4770      	bxeq	lr
 800045e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000462:	bf04      	itt	eq
 8000464:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000468:	4770      	bxeq	lr
 800046a:	b530      	push	{r4, r5, lr}
 800046c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000470:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000474:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000478:	e71c      	b.n	80002b4 <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_ul2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f04f 0500 	mov.w	r5, #0
 800048a:	e00a      	b.n	80004a2 <__aeabi_l2d+0x16>

0800048c <__aeabi_l2d>:
 800048c:	ea50 0201 	orrs.w	r2, r0, r1
 8000490:	bf08      	it	eq
 8000492:	4770      	bxeq	lr
 8000494:	b530      	push	{r4, r5, lr}
 8000496:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800049a:	d502      	bpl.n	80004a2 <__aeabi_l2d+0x16>
 800049c:	4240      	negs	r0, r0
 800049e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004a6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004ae:	f43f aed8 	beq.w	8000262 <__adddf3+0xe6>
 80004b2:	f04f 0203 	mov.w	r2, #3
 80004b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004ba:	bf18      	it	ne
 80004bc:	3203      	addne	r2, #3
 80004be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c2:	bf18      	it	ne
 80004c4:	3203      	addne	r2, #3
 80004c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80004d2:	fa20 f002 	lsr.w	r0, r0, r2
 80004d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004da:	ea40 000e 	orr.w	r0, r0, lr
 80004de:	fa21 f102 	lsr.w	r1, r1, r2
 80004e2:	4414      	add	r4, r2
 80004e4:	e6bd      	b.n	8000262 <__adddf3+0xe6>
 80004e6:	bf00      	nop

080004e8 <__aeabi_dmul>:
 80004e8:	b570      	push	{r4, r5, r6, lr}
 80004ea:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004ee:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004f6:	bf1d      	ittte	ne
 80004f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004fc:	ea94 0f0c 	teqne	r4, ip
 8000500:	ea95 0f0c 	teqne	r5, ip
 8000504:	f000 f8de 	bleq	80006c4 <__aeabi_dmul+0x1dc>
 8000508:	442c      	add	r4, r5
 800050a:	ea81 0603 	eor.w	r6, r1, r3
 800050e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000512:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000516:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800051a:	bf18      	it	ne
 800051c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000520:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000524:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000528:	d038      	beq.n	800059c <__aeabi_dmul+0xb4>
 800052a:	fba0 ce02 	umull	ip, lr, r0, r2
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000536:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800053a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800053e:	f04f 0600 	mov.w	r6, #0
 8000542:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000546:	f09c 0f00 	teq	ip, #0
 800054a:	bf18      	it	ne
 800054c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000550:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000554:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000558:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800055c:	d204      	bcs.n	8000568 <__aeabi_dmul+0x80>
 800055e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000562:	416d      	adcs	r5, r5
 8000564:	eb46 0606 	adc.w	r6, r6, r6
 8000568:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800056c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000570:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000574:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000578:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800057c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000580:	bf88      	it	hi
 8000582:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000586:	d81e      	bhi.n	80005c6 <__aeabi_dmul+0xde>
 8000588:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800058c:	bf08      	it	eq
 800058e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000592:	f150 0000 	adcs.w	r0, r0, #0
 8000596:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800059a:	bd70      	pop	{r4, r5, r6, pc}
 800059c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005a0:	ea46 0101 	orr.w	r1, r6, r1
 80005a4:	ea40 0002 	orr.w	r0, r0, r2
 80005a8:	ea81 0103 	eor.w	r1, r1, r3
 80005ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005b0:	bfc2      	ittt	gt
 80005b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005ba:	bd70      	popgt	{r4, r5, r6, pc}
 80005bc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005c0:	f04f 0e00 	mov.w	lr, #0
 80005c4:	3c01      	subs	r4, #1
 80005c6:	f300 80ab 	bgt.w	8000720 <__aeabi_dmul+0x238>
 80005ca:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005ce:	bfde      	ittt	le
 80005d0:	2000      	movle	r0, #0
 80005d2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005d6:	bd70      	pople	{r4, r5, r6, pc}
 80005d8:	f1c4 0400 	rsb	r4, r4, #0
 80005dc:	3c20      	subs	r4, #32
 80005de:	da35      	bge.n	800064c <__aeabi_dmul+0x164>
 80005e0:	340c      	adds	r4, #12
 80005e2:	dc1b      	bgt.n	800061c <__aeabi_dmul+0x134>
 80005e4:	f104 0414 	add.w	r4, r4, #20
 80005e8:	f1c4 0520 	rsb	r5, r4, #32
 80005ec:	fa00 f305 	lsl.w	r3, r0, r5
 80005f0:	fa20 f004 	lsr.w	r0, r0, r4
 80005f4:	fa01 f205 	lsl.w	r2, r1, r5
 80005f8:	ea40 0002 	orr.w	r0, r0, r2
 80005fc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000600:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000604:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000608:	fa21 f604 	lsr.w	r6, r1, r4
 800060c:	eb42 0106 	adc.w	r1, r2, r6
 8000610:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000614:	bf08      	it	eq
 8000616:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800061a:	bd70      	pop	{r4, r5, r6, pc}
 800061c:	f1c4 040c 	rsb	r4, r4, #12
 8000620:	f1c4 0520 	rsb	r5, r4, #32
 8000624:	fa00 f304 	lsl.w	r3, r0, r4
 8000628:	fa20 f005 	lsr.w	r0, r0, r5
 800062c:	fa01 f204 	lsl.w	r2, r1, r4
 8000630:	ea40 0002 	orr.w	r0, r0, r2
 8000634:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000638:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800063c:	f141 0100 	adc.w	r1, r1, #0
 8000640:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000644:	bf08      	it	eq
 8000646:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800064a:	bd70      	pop	{r4, r5, r6, pc}
 800064c:	f1c4 0520 	rsb	r5, r4, #32
 8000650:	fa00 f205 	lsl.w	r2, r0, r5
 8000654:	ea4e 0e02 	orr.w	lr, lr, r2
 8000658:	fa20 f304 	lsr.w	r3, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea43 0302 	orr.w	r3, r3, r2
 8000664:	fa21 f004 	lsr.w	r0, r1, r4
 8000668:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800066c:	fa21 f204 	lsr.w	r2, r1, r4
 8000670:	ea20 0002 	bic.w	r0, r0, r2
 8000674:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f094 0f00 	teq	r4, #0
 8000688:	d10f      	bne.n	80006aa <__aeabi_dmul+0x1c2>
 800068a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800068e:	0040      	lsls	r0, r0, #1
 8000690:	eb41 0101 	adc.w	r1, r1, r1
 8000694:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000698:	bf08      	it	eq
 800069a:	3c01      	subeq	r4, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1a6>
 800069e:	ea41 0106 	orr.w	r1, r1, r6
 80006a2:	f095 0f00 	teq	r5, #0
 80006a6:	bf18      	it	ne
 80006a8:	4770      	bxne	lr
 80006aa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80006ae:	0052      	lsls	r2, r2, #1
 80006b0:	eb43 0303 	adc.w	r3, r3, r3
 80006b4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006b8:	bf08      	it	eq
 80006ba:	3d01      	subeq	r5, #1
 80006bc:	d0f7      	beq.n	80006ae <__aeabi_dmul+0x1c6>
 80006be:	ea43 0306 	orr.w	r3, r3, r6
 80006c2:	4770      	bx	lr
 80006c4:	ea94 0f0c 	teq	r4, ip
 80006c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006cc:	bf18      	it	ne
 80006ce:	ea95 0f0c 	teqne	r5, ip
 80006d2:	d00c      	beq.n	80006ee <__aeabi_dmul+0x206>
 80006d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d8:	bf18      	it	ne
 80006da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006de:	d1d1      	bne.n	8000684 <__aeabi_dmul+0x19c>
 80006e0:	ea81 0103 	eor.w	r1, r1, r3
 80006e4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e8:	f04f 0000 	mov.w	r0, #0
 80006ec:	bd70      	pop	{r4, r5, r6, pc}
 80006ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f2:	bf06      	itte	eq
 80006f4:	4610      	moveq	r0, r2
 80006f6:	4619      	moveq	r1, r3
 80006f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006fc:	d019      	beq.n	8000732 <__aeabi_dmul+0x24a>
 80006fe:	ea94 0f0c 	teq	r4, ip
 8000702:	d102      	bne.n	800070a <__aeabi_dmul+0x222>
 8000704:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000708:	d113      	bne.n	8000732 <__aeabi_dmul+0x24a>
 800070a:	ea95 0f0c 	teq	r5, ip
 800070e:	d105      	bne.n	800071c <__aeabi_dmul+0x234>
 8000710:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000714:	bf1c      	itt	ne
 8000716:	4610      	movne	r0, r2
 8000718:	4619      	movne	r1, r3
 800071a:	d10a      	bne.n	8000732 <__aeabi_dmul+0x24a>
 800071c:	ea81 0103 	eor.w	r1, r1, r3
 8000720:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000728:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800072c:	f04f 0000 	mov.w	r0, #0
 8000730:	bd70      	pop	{r4, r5, r6, pc}
 8000732:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000736:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800073a:	bd70      	pop	{r4, r5, r6, pc}

0800073c <__aeabi_ddiv>:
 800073c:	b570      	push	{r4, r5, r6, lr}
 800073e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000742:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000746:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800074a:	bf1d      	ittte	ne
 800074c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000750:	ea94 0f0c 	teqne	r4, ip
 8000754:	ea95 0f0c 	teqne	r5, ip
 8000758:	f000 f8a7 	bleq	80008aa <__aeabi_ddiv+0x16e>
 800075c:	eba4 0405 	sub.w	r4, r4, r5
 8000760:	ea81 0e03 	eor.w	lr, r1, r3
 8000764:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000768:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800076c:	f000 8088 	beq.w	8000880 <__aeabi_ddiv+0x144>
 8000770:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000774:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000778:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800077c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000780:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000784:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000788:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800078c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000790:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000794:	429d      	cmp	r5, r3
 8000796:	bf08      	it	eq
 8000798:	4296      	cmpeq	r6, r2
 800079a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800079e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007a2:	d202      	bcs.n	80007aa <__aeabi_ddiv+0x6e>
 80007a4:	085b      	lsrs	r3, r3, #1
 80007a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007aa:	1ab6      	subs	r6, r6, r2
 80007ac:	eb65 0503 	sbc.w	r5, r5, r3
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007ba:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007be:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007c6:	bf22      	ittt	cs
 80007c8:	1ab6      	subcs	r6, r6, r2
 80007ca:	4675      	movcs	r5, lr
 80007cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007d0:	085b      	lsrs	r3, r3, #1
 80007d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007de:	bf22      	ittt	cs
 80007e0:	1ab6      	subcs	r6, r6, r2
 80007e2:	4675      	movcs	r5, lr
 80007e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007e8:	085b      	lsrs	r3, r3, #1
 80007ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007f6:	bf22      	ittt	cs
 80007f8:	1ab6      	subcs	r6, r6, r2
 80007fa:	4675      	movcs	r5, lr
 80007fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000800:	085b      	lsrs	r3, r3, #1
 8000802:	ea4f 0232 	mov.w	r2, r2, rrx
 8000806:	ebb6 0e02 	subs.w	lr, r6, r2
 800080a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800080e:	bf22      	ittt	cs
 8000810:	1ab6      	subcs	r6, r6, r2
 8000812:	4675      	movcs	r5, lr
 8000814:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000818:	ea55 0e06 	orrs.w	lr, r5, r6
 800081c:	d018      	beq.n	8000850 <__aeabi_ddiv+0x114>
 800081e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000822:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000826:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800082a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800082e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000832:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000836:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800083a:	d1c0      	bne.n	80007be <__aeabi_ddiv+0x82>
 800083c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000840:	d10b      	bne.n	800085a <__aeabi_ddiv+0x11e>
 8000842:	ea41 0100 	orr.w	r1, r1, r0
 8000846:	f04f 0000 	mov.w	r0, #0
 800084a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800084e:	e7b6      	b.n	80007be <__aeabi_ddiv+0x82>
 8000850:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000854:	bf04      	itt	eq
 8000856:	4301      	orreq	r1, r0
 8000858:	2000      	moveq	r0, #0
 800085a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800085e:	bf88      	it	hi
 8000860:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000864:	f63f aeaf 	bhi.w	80005c6 <__aeabi_dmul+0xde>
 8000868:	ebb5 0c03 	subs.w	ip, r5, r3
 800086c:	bf04      	itt	eq
 800086e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000872:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000876:	f150 0000 	adcs.w	r0, r0, #0
 800087a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800087e:	bd70      	pop	{r4, r5, r6, pc}
 8000880:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000884:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000888:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800088c:	bfc2      	ittt	gt
 800088e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000892:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000896:	bd70      	popgt	{r4, r5, r6, pc}
 8000898:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800089c:	f04f 0e00 	mov.w	lr, #0
 80008a0:	3c01      	subs	r4, #1
 80008a2:	e690      	b.n	80005c6 <__aeabi_dmul+0xde>
 80008a4:	ea45 0e06 	orr.w	lr, r5, r6
 80008a8:	e68d      	b.n	80005c6 <__aeabi_dmul+0xde>
 80008aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008ae:	ea94 0f0c 	teq	r4, ip
 80008b2:	bf08      	it	eq
 80008b4:	ea95 0f0c 	teqeq	r5, ip
 80008b8:	f43f af3b 	beq.w	8000732 <__aeabi_dmul+0x24a>
 80008bc:	ea94 0f0c 	teq	r4, ip
 80008c0:	d10a      	bne.n	80008d8 <__aeabi_ddiv+0x19c>
 80008c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008c6:	f47f af34 	bne.w	8000732 <__aeabi_dmul+0x24a>
 80008ca:	ea95 0f0c 	teq	r5, ip
 80008ce:	f47f af25 	bne.w	800071c <__aeabi_dmul+0x234>
 80008d2:	4610      	mov	r0, r2
 80008d4:	4619      	mov	r1, r3
 80008d6:	e72c      	b.n	8000732 <__aeabi_dmul+0x24a>
 80008d8:	ea95 0f0c 	teq	r5, ip
 80008dc:	d106      	bne.n	80008ec <__aeabi_ddiv+0x1b0>
 80008de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e2:	f43f aefd 	beq.w	80006e0 <__aeabi_dmul+0x1f8>
 80008e6:	4610      	mov	r0, r2
 80008e8:	4619      	mov	r1, r3
 80008ea:	e722      	b.n	8000732 <__aeabi_dmul+0x24a>
 80008ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f0:	bf18      	it	ne
 80008f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008f6:	f47f aec5 	bne.w	8000684 <__aeabi_dmul+0x19c>
 80008fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008fe:	f47f af0d 	bne.w	800071c <__aeabi_dmul+0x234>
 8000902:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000906:	f47f aeeb 	bne.w	80006e0 <__aeabi_dmul+0x1f8>
 800090a:	e712      	b.n	8000732 <__aeabi_dmul+0x24a>

0800090c <__aeabi_d2f>:
 800090c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000910:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000914:	bf24      	itt	cs
 8000916:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 800091a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 800091e:	d90d      	bls.n	800093c <__aeabi_d2f+0x30>
 8000920:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000924:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000928:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800092c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000930:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000934:	bf08      	it	eq
 8000936:	f020 0001 	biceq.w	r0, r0, #1
 800093a:	4770      	bx	lr
 800093c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000940:	d121      	bne.n	8000986 <__aeabi_d2f+0x7a>
 8000942:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000946:	bfbc      	itt	lt
 8000948:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 800094c:	4770      	bxlt	lr
 800094e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000952:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000956:	f1c2 0218 	rsb	r2, r2, #24
 800095a:	f1c2 0c20 	rsb	ip, r2, #32
 800095e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000962:	fa20 f002 	lsr.w	r0, r0, r2
 8000966:	bf18      	it	ne
 8000968:	f040 0001 	orrne.w	r0, r0, #1
 800096c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000970:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000974:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000978:	ea40 000c 	orr.w	r0, r0, ip
 800097c:	fa23 f302 	lsr.w	r3, r3, r2
 8000980:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000984:	e7cc      	b.n	8000920 <__aeabi_d2f+0x14>
 8000986:	ea7f 5362 	mvns.w	r3, r2, asr #21
 800098a:	d107      	bne.n	800099c <__aeabi_d2f+0x90>
 800098c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000990:	bf1e      	ittt	ne
 8000992:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000996:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 800099a:	4770      	bxne	lr
 800099c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 80009a0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80009a4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80009a8:	4770      	bx	lr
 80009aa:	bf00      	nop

080009ac <__aeabi_frsub>:
 80009ac:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 80009b0:	e002      	b.n	80009b8 <__addsf3>
 80009b2:	bf00      	nop

080009b4 <__aeabi_fsub>:
 80009b4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

080009b8 <__addsf3>:
 80009b8:	0042      	lsls	r2, r0, #1
 80009ba:	bf1f      	itttt	ne
 80009bc:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80009c0:	ea92 0f03 	teqne	r2, r3
 80009c4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80009c8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80009cc:	d06a      	beq.n	8000aa4 <__addsf3+0xec>
 80009ce:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80009d2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80009d6:	bfc1      	itttt	gt
 80009d8:	18d2      	addgt	r2, r2, r3
 80009da:	4041      	eorgt	r1, r0
 80009dc:	4048      	eorgt	r0, r1
 80009de:	4041      	eorgt	r1, r0
 80009e0:	bfb8      	it	lt
 80009e2:	425b      	neglt	r3, r3
 80009e4:	2b19      	cmp	r3, #25
 80009e6:	bf88      	it	hi
 80009e8:	4770      	bxhi	lr
 80009ea:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 80009ee:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80009f2:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 80009f6:	bf18      	it	ne
 80009f8:	4240      	negne	r0, r0
 80009fa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80009fe:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000a02:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000a06:	bf18      	it	ne
 8000a08:	4249      	negne	r1, r1
 8000a0a:	ea92 0f03 	teq	r2, r3
 8000a0e:	d03f      	beq.n	8000a90 <__addsf3+0xd8>
 8000a10:	f1a2 0201 	sub.w	r2, r2, #1
 8000a14:	fa41 fc03 	asr.w	ip, r1, r3
 8000a18:	eb10 000c 	adds.w	r0, r0, ip
 8000a1c:	f1c3 0320 	rsb	r3, r3, #32
 8000a20:	fa01 f103 	lsl.w	r1, r1, r3
 8000a24:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000a28:	d502      	bpl.n	8000a30 <__addsf3+0x78>
 8000a2a:	4249      	negs	r1, r1
 8000a2c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000a30:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000a34:	d313      	bcc.n	8000a5e <__addsf3+0xa6>
 8000a36:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000a3a:	d306      	bcc.n	8000a4a <__addsf3+0x92>
 8000a3c:	0840      	lsrs	r0, r0, #1
 8000a3e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000a42:	f102 0201 	add.w	r2, r2, #1
 8000a46:	2afe      	cmp	r2, #254	@ 0xfe
 8000a48:	d251      	bcs.n	8000aee <__addsf3+0x136>
 8000a4a:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000a4e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a52:	bf08      	it	eq
 8000a54:	f020 0001 	biceq.w	r0, r0, #1
 8000a58:	ea40 0003 	orr.w	r0, r0, r3
 8000a5c:	4770      	bx	lr
 8000a5e:	0049      	lsls	r1, r1, #1
 8000a60:	eb40 0000 	adc.w	r0, r0, r0
 8000a64:	3a01      	subs	r2, #1
 8000a66:	bf28      	it	cs
 8000a68:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000a6c:	d2ed      	bcs.n	8000a4a <__addsf3+0x92>
 8000a6e:	fab0 fc80 	clz	ip, r0
 8000a72:	f1ac 0c08 	sub.w	ip, ip, #8
 8000a76:	ebb2 020c 	subs.w	r2, r2, ip
 8000a7a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000a7e:	bfaa      	itet	ge
 8000a80:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000a84:	4252      	neglt	r2, r2
 8000a86:	4318      	orrge	r0, r3
 8000a88:	bfbc      	itt	lt
 8000a8a:	40d0      	lsrlt	r0, r2
 8000a8c:	4318      	orrlt	r0, r3
 8000a8e:	4770      	bx	lr
 8000a90:	f092 0f00 	teq	r2, #0
 8000a94:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000a98:	bf06      	itte	eq
 8000a9a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000a9e:	3201      	addeq	r2, #1
 8000aa0:	3b01      	subne	r3, #1
 8000aa2:	e7b5      	b.n	8000a10 <__addsf3+0x58>
 8000aa4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000aa8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000aac:	bf18      	it	ne
 8000aae:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ab2:	d021      	beq.n	8000af8 <__addsf3+0x140>
 8000ab4:	ea92 0f03 	teq	r2, r3
 8000ab8:	d004      	beq.n	8000ac4 <__addsf3+0x10c>
 8000aba:	f092 0f00 	teq	r2, #0
 8000abe:	bf08      	it	eq
 8000ac0:	4608      	moveq	r0, r1
 8000ac2:	4770      	bx	lr
 8000ac4:	ea90 0f01 	teq	r0, r1
 8000ac8:	bf1c      	itt	ne
 8000aca:	2000      	movne	r0, #0
 8000acc:	4770      	bxne	lr
 8000ace:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000ad2:	d104      	bne.n	8000ade <__addsf3+0x126>
 8000ad4:	0040      	lsls	r0, r0, #1
 8000ad6:	bf28      	it	cs
 8000ad8:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000adc:	4770      	bx	lr
 8000ade:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000ae2:	bf3c      	itt	cc
 8000ae4:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ae8:	4770      	bxcc	lr
 8000aea:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000aee:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000af2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000af6:	4770      	bx	lr
 8000af8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000afc:	bf16      	itet	ne
 8000afe:	4608      	movne	r0, r1
 8000b00:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000b04:	4601      	movne	r1, r0
 8000b06:	0242      	lsls	r2, r0, #9
 8000b08:	bf06      	itte	eq
 8000b0a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000b0e:	ea90 0f01 	teqeq	r0, r1
 8000b12:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000b16:	4770      	bx	lr

08000b18 <__aeabi_ui2f>:
 8000b18:	f04f 0300 	mov.w	r3, #0
 8000b1c:	e004      	b.n	8000b28 <__aeabi_i2f+0x8>
 8000b1e:	bf00      	nop

08000b20 <__aeabi_i2f>:
 8000b20:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000b24:	bf48      	it	mi
 8000b26:	4240      	negmi	r0, r0
 8000b28:	ea5f 0c00 	movs.w	ip, r0
 8000b2c:	bf08      	it	eq
 8000b2e:	4770      	bxeq	lr
 8000b30:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000b34:	4601      	mov	r1, r0
 8000b36:	f04f 0000 	mov.w	r0, #0
 8000b3a:	e01c      	b.n	8000b76 <__aeabi_l2f+0x2a>

08000b3c <__aeabi_ul2f>:
 8000b3c:	ea50 0201 	orrs.w	r2, r0, r1
 8000b40:	bf08      	it	eq
 8000b42:	4770      	bxeq	lr
 8000b44:	f04f 0300 	mov.w	r3, #0
 8000b48:	e00a      	b.n	8000b60 <__aeabi_l2f+0x14>
 8000b4a:	bf00      	nop

08000b4c <__aeabi_l2f>:
 8000b4c:	ea50 0201 	orrs.w	r2, r0, r1
 8000b50:	bf08      	it	eq
 8000b52:	4770      	bxeq	lr
 8000b54:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000b58:	d502      	bpl.n	8000b60 <__aeabi_l2f+0x14>
 8000b5a:	4240      	negs	r0, r0
 8000b5c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b60:	ea5f 0c01 	movs.w	ip, r1
 8000b64:	bf02      	ittt	eq
 8000b66:	4684      	moveq	ip, r0
 8000b68:	4601      	moveq	r1, r0
 8000b6a:	2000      	moveq	r0, #0
 8000b6c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000b70:	bf08      	it	eq
 8000b72:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000b76:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000b7a:	fabc f28c 	clz	r2, ip
 8000b7e:	3a08      	subs	r2, #8
 8000b80:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000b84:	db10      	blt.n	8000ba8 <__aeabi_l2f+0x5c>
 8000b86:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b8a:	4463      	add	r3, ip
 8000b8c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000b90:	f1c2 0220 	rsb	r2, r2, #32
 8000b94:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000b98:	fa20 f202 	lsr.w	r2, r0, r2
 8000b9c:	eb43 0002 	adc.w	r0, r3, r2
 8000ba0:	bf08      	it	eq
 8000ba2:	f020 0001 	biceq.w	r0, r0, #1
 8000ba6:	4770      	bx	lr
 8000ba8:	f102 0220 	add.w	r2, r2, #32
 8000bac:	fa01 fc02 	lsl.w	ip, r1, r2
 8000bb0:	f1c2 0220 	rsb	r2, r2, #32
 8000bb4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000bb8:	fa21 f202 	lsr.w	r2, r1, r2
 8000bbc:	eb43 0002 	adc.w	r0, r3, r2
 8000bc0:	bf08      	it	eq
 8000bc2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000bc6:	4770      	bx	lr

08000bc8 <__aeabi_fmul>:
 8000bc8:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000bcc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000bd0:	bf1e      	ittt	ne
 8000bd2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000bd6:	ea92 0f0c 	teqne	r2, ip
 8000bda:	ea93 0f0c 	teqne	r3, ip
 8000bde:	d06f      	beq.n	8000cc0 <__aeabi_fmul+0xf8>
 8000be0:	441a      	add	r2, r3
 8000be2:	ea80 0c01 	eor.w	ip, r0, r1
 8000be6:	0240      	lsls	r0, r0, #9
 8000be8:	bf18      	it	ne
 8000bea:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000bee:	d01e      	beq.n	8000c2e <__aeabi_fmul+0x66>
 8000bf0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000bf4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000bf8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000bfc:	fba0 3101 	umull	r3, r1, r0, r1
 8000c00:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000c04:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000c08:	bf3e      	ittt	cc
 8000c0a:	0049      	lslcc	r1, r1, #1
 8000c0c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000c10:	005b      	lslcc	r3, r3, #1
 8000c12:	ea40 0001 	orr.w	r0, r0, r1
 8000c16:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000c1a:	2afd      	cmp	r2, #253	@ 0xfd
 8000c1c:	d81d      	bhi.n	8000c5a <__aeabi_fmul+0x92>
 8000c1e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000c22:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c26:	bf08      	it	eq
 8000c28:	f020 0001 	biceq.w	r0, r0, #1
 8000c2c:	4770      	bx	lr
 8000c2e:	f090 0f00 	teq	r0, #0
 8000c32:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000c36:	bf08      	it	eq
 8000c38:	0249      	lsleq	r1, r1, #9
 8000c3a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000c3e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000c42:	3a7f      	subs	r2, #127	@ 0x7f
 8000c44:	bfc2      	ittt	gt
 8000c46:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000c4a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000c4e:	4770      	bxgt	lr
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c54:	f04f 0300 	mov.w	r3, #0
 8000c58:	3a01      	subs	r2, #1
 8000c5a:	dc5d      	bgt.n	8000d18 <__aeabi_fmul+0x150>
 8000c5c:	f112 0f19 	cmn.w	r2, #25
 8000c60:	bfdc      	itt	le
 8000c62:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000c66:	4770      	bxle	lr
 8000c68:	f1c2 0200 	rsb	r2, r2, #0
 8000c6c:	0041      	lsls	r1, r0, #1
 8000c6e:	fa21 f102 	lsr.w	r1, r1, r2
 8000c72:	f1c2 0220 	rsb	r2, r2, #32
 8000c76:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c7a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000c7e:	f140 0000 	adc.w	r0, r0, #0
 8000c82:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000c86:	bf08      	it	eq
 8000c88:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c8c:	4770      	bx	lr
 8000c8e:	f092 0f00 	teq	r2, #0
 8000c92:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000c96:	bf02      	ittt	eq
 8000c98:	0040      	lsleq	r0, r0, #1
 8000c9a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000c9e:	3a01      	subeq	r2, #1
 8000ca0:	d0f9      	beq.n	8000c96 <__aeabi_fmul+0xce>
 8000ca2:	ea40 000c 	orr.w	r0, r0, ip
 8000ca6:	f093 0f00 	teq	r3, #0
 8000caa:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000cae:	bf02      	ittt	eq
 8000cb0:	0049      	lsleq	r1, r1, #1
 8000cb2:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000cb6:	3b01      	subeq	r3, #1
 8000cb8:	d0f9      	beq.n	8000cae <__aeabi_fmul+0xe6>
 8000cba:	ea41 010c 	orr.w	r1, r1, ip
 8000cbe:	e78f      	b.n	8000be0 <__aeabi_fmul+0x18>
 8000cc0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000cc4:	ea92 0f0c 	teq	r2, ip
 8000cc8:	bf18      	it	ne
 8000cca:	ea93 0f0c 	teqne	r3, ip
 8000cce:	d00a      	beq.n	8000ce6 <__aeabi_fmul+0x11e>
 8000cd0:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000cd4:	bf18      	it	ne
 8000cd6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000cda:	d1d8      	bne.n	8000c8e <__aeabi_fmul+0xc6>
 8000cdc:	ea80 0001 	eor.w	r0, r0, r1
 8000ce0:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ce4:	4770      	bx	lr
 8000ce6:	f090 0f00 	teq	r0, #0
 8000cea:	bf17      	itett	ne
 8000cec:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000cf0:	4608      	moveq	r0, r1
 8000cf2:	f091 0f00 	teqne	r1, #0
 8000cf6:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000cfa:	d014      	beq.n	8000d26 <__aeabi_fmul+0x15e>
 8000cfc:	ea92 0f0c 	teq	r2, ip
 8000d00:	d101      	bne.n	8000d06 <__aeabi_fmul+0x13e>
 8000d02:	0242      	lsls	r2, r0, #9
 8000d04:	d10f      	bne.n	8000d26 <__aeabi_fmul+0x15e>
 8000d06:	ea93 0f0c 	teq	r3, ip
 8000d0a:	d103      	bne.n	8000d14 <__aeabi_fmul+0x14c>
 8000d0c:	024b      	lsls	r3, r1, #9
 8000d0e:	bf18      	it	ne
 8000d10:	4608      	movne	r0, r1
 8000d12:	d108      	bne.n	8000d26 <__aeabi_fmul+0x15e>
 8000d14:	ea80 0001 	eor.w	r0, r0, r1
 8000d18:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000d1c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000d20:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d24:	4770      	bx	lr
 8000d26:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000d2a:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000d2e:	4770      	bx	lr

08000d30 <__aeabi_fdiv>:
 8000d30:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d34:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d38:	bf1e      	ittt	ne
 8000d3a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d3e:	ea92 0f0c 	teqne	r2, ip
 8000d42:	ea93 0f0c 	teqne	r3, ip
 8000d46:	d069      	beq.n	8000e1c <__aeabi_fdiv+0xec>
 8000d48:	eba2 0203 	sub.w	r2, r2, r3
 8000d4c:	ea80 0c01 	eor.w	ip, r0, r1
 8000d50:	0249      	lsls	r1, r1, #9
 8000d52:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000d56:	d037      	beq.n	8000dc8 <__aeabi_fdiv+0x98>
 8000d58:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000d5c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000d60:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000d64:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000d68:	428b      	cmp	r3, r1
 8000d6a:	bf38      	it	cc
 8000d6c:	005b      	lslcc	r3, r3, #1
 8000d6e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000d72:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000d76:	428b      	cmp	r3, r1
 8000d78:	bf24      	itt	cs
 8000d7a:	1a5b      	subcs	r3, r3, r1
 8000d7c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000d80:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000d84:	bf24      	itt	cs
 8000d86:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000d8a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000d8e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000d92:	bf24      	itt	cs
 8000d94:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000d98:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000d9c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000da0:	bf24      	itt	cs
 8000da2:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000da6:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000daa:	011b      	lsls	r3, r3, #4
 8000dac:	bf18      	it	ne
 8000dae:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000db2:	d1e0      	bne.n	8000d76 <__aeabi_fdiv+0x46>
 8000db4:	2afd      	cmp	r2, #253	@ 0xfd
 8000db6:	f63f af50 	bhi.w	8000c5a <__aeabi_fmul+0x92>
 8000dba:	428b      	cmp	r3, r1
 8000dbc:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000dc0:	bf08      	it	eq
 8000dc2:	f020 0001 	biceq.w	r0, r0, #1
 8000dc6:	4770      	bx	lr
 8000dc8:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000dcc:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dd0:	327f      	adds	r2, #127	@ 0x7f
 8000dd2:	bfc2      	ittt	gt
 8000dd4:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000dd8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ddc:	4770      	bxgt	lr
 8000dde:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000de2:	f04f 0300 	mov.w	r3, #0
 8000de6:	3a01      	subs	r2, #1
 8000de8:	e737      	b.n	8000c5a <__aeabi_fmul+0x92>
 8000dea:	f092 0f00 	teq	r2, #0
 8000dee:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000df2:	bf02      	ittt	eq
 8000df4:	0040      	lsleq	r0, r0, #1
 8000df6:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000dfa:	3a01      	subeq	r2, #1
 8000dfc:	d0f9      	beq.n	8000df2 <__aeabi_fdiv+0xc2>
 8000dfe:	ea40 000c 	orr.w	r0, r0, ip
 8000e02:	f093 0f00 	teq	r3, #0
 8000e06:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e0a:	bf02      	ittt	eq
 8000e0c:	0049      	lsleq	r1, r1, #1
 8000e0e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e12:	3b01      	subeq	r3, #1
 8000e14:	d0f9      	beq.n	8000e0a <__aeabi_fdiv+0xda>
 8000e16:	ea41 010c 	orr.w	r1, r1, ip
 8000e1a:	e795      	b.n	8000d48 <__aeabi_fdiv+0x18>
 8000e1c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e20:	ea92 0f0c 	teq	r2, ip
 8000e24:	d108      	bne.n	8000e38 <__aeabi_fdiv+0x108>
 8000e26:	0242      	lsls	r2, r0, #9
 8000e28:	f47f af7d 	bne.w	8000d26 <__aeabi_fmul+0x15e>
 8000e2c:	ea93 0f0c 	teq	r3, ip
 8000e30:	f47f af70 	bne.w	8000d14 <__aeabi_fmul+0x14c>
 8000e34:	4608      	mov	r0, r1
 8000e36:	e776      	b.n	8000d26 <__aeabi_fmul+0x15e>
 8000e38:	ea93 0f0c 	teq	r3, ip
 8000e3c:	d104      	bne.n	8000e48 <__aeabi_fdiv+0x118>
 8000e3e:	024b      	lsls	r3, r1, #9
 8000e40:	f43f af4c 	beq.w	8000cdc <__aeabi_fmul+0x114>
 8000e44:	4608      	mov	r0, r1
 8000e46:	e76e      	b.n	8000d26 <__aeabi_fmul+0x15e>
 8000e48:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e4c:	bf18      	it	ne
 8000e4e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e52:	d1ca      	bne.n	8000dea <__aeabi_fdiv+0xba>
 8000e54:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000e58:	f47f af5c 	bne.w	8000d14 <__aeabi_fmul+0x14c>
 8000e5c:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000e60:	f47f af3c 	bne.w	8000cdc <__aeabi_fmul+0x114>
 8000e64:	e75f      	b.n	8000d26 <__aeabi_fmul+0x15e>
 8000e66:	bf00      	nop

08000e68 <__aeabi_f2iz>:
 8000e68:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000e6c:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000e70:	d30f      	bcc.n	8000e92 <__aeabi_f2iz+0x2a>
 8000e72:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000e76:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000e7a:	d90d      	bls.n	8000e98 <__aeabi_f2iz+0x30>
 8000e7c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000e80:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000e84:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000e88:	fa23 f002 	lsr.w	r0, r3, r2
 8000e8c:	bf18      	it	ne
 8000e8e:	4240      	negne	r0, r0
 8000e90:	4770      	bx	lr
 8000e92:	f04f 0000 	mov.w	r0, #0
 8000e96:	4770      	bx	lr
 8000e98:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000e9c:	d101      	bne.n	8000ea2 <__aeabi_f2iz+0x3a>
 8000e9e:	0242      	lsls	r2, r0, #9
 8000ea0:	d105      	bne.n	8000eae <__aeabi_f2iz+0x46>
 8000ea2:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000ea6:	bf08      	it	eq
 8000ea8:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000eac:	4770      	bx	lr
 8000eae:	f04f 0000 	mov.w	r0, #0
 8000eb2:	4770      	bx	lr

08000eb4 <GRAY_Init>:
 * @brief  初始化灰度传感器GPIO
 * @param  None
 * @retval None
 */
void GRAY_Init(void)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b086      	sub	sp, #24
 8000eb8:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eba:	f107 0308 	add.w	r3, r7, #8
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	601a      	str	r2, [r3, #0]
 8000ec2:	605a      	str	r2, [r3, #4]
 8000ec4:	609a      	str	r2, [r3, #8]
 8000ec6:	60da      	str	r2, [r3, #12]
    
    // 使能GPIOA和GPIOC时钟
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ec8:	4b1c      	ldr	r3, [pc, #112]	@ (8000f3c <GRAY_Init+0x88>)
 8000eca:	699b      	ldr	r3, [r3, #24]
 8000ecc:	4a1b      	ldr	r2, [pc, #108]	@ (8000f3c <GRAY_Init+0x88>)
 8000ece:	f043 0304 	orr.w	r3, r3, #4
 8000ed2:	6193      	str	r3, [r2, #24]
 8000ed4:	4b19      	ldr	r3, [pc, #100]	@ (8000f3c <GRAY_Init+0x88>)
 8000ed6:	699b      	ldr	r3, [r3, #24]
 8000ed8:	f003 0304 	and.w	r3, r3, #4
 8000edc:	607b      	str	r3, [r7, #4]
 8000ede:	687b      	ldr	r3, [r7, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ee0:	4b16      	ldr	r3, [pc, #88]	@ (8000f3c <GRAY_Init+0x88>)
 8000ee2:	699b      	ldr	r3, [r3, #24]
 8000ee4:	4a15      	ldr	r2, [pc, #84]	@ (8000f3c <GRAY_Init+0x88>)
 8000ee6:	f043 0310 	orr.w	r3, r3, #16
 8000eea:	6193      	str	r3, [r2, #24]
 8000eec:	4b13      	ldr	r3, [pc, #76]	@ (8000f3c <GRAY_Init+0x88>)
 8000eee:	699b      	ldr	r3, [r3, #24]
 8000ef0:	f003 0310 	and.w	r3, r3, #16
 8000ef4:	603b      	str	r3, [r7, #0]
 8000ef6:	683b      	ldr	r3, [r7, #0]
    
    // 配置GRAY1-6 GPIO引脚 (PA5-PA0)
    GPIO_InitStruct.Pin = GRAY1_GPIO_PIN | GRAY2_GPIO_PIN | GRAY3_GPIO_PIN | 
 8000ef8:	233f      	movs	r3, #63	@ 0x3f
 8000efa:	60bb      	str	r3, [r7, #8]
                          GRAY4_GPIO_PIN | GRAY5_GPIO_PIN | GRAY6_GPIO_PIN;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;        // 输入模式
 8000efc:	2300      	movs	r3, #0
 8000efe:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;            // 无上下拉（根据硬件调整）
 8000f00:	2300      	movs	r3, #0
 8000f02:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;  // 高速
 8000f04:	2303      	movs	r3, #3
 8000f06:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f08:	f107 0308 	add.w	r3, r7, #8
 8000f0c:	4619      	mov	r1, r3
 8000f0e:	480c      	ldr	r0, [pc, #48]	@ (8000f40 <GRAY_Init+0x8c>)
 8000f10:	f001 ff3a 	bl	8002d88 <HAL_GPIO_Init>
    
    // 配置GRAY7-8 GPIO引脚 (PC15, PC14)
    GPIO_InitStruct.Pin = GRAY7_GPIO_PIN | GRAY8_GPIO_PIN;
 8000f14:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000f18:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;        // 输入模式
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;            // 无上下拉（根据硬件调整）
 8000f1e:	2300      	movs	r3, #0
 8000f20:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;  // 高速
 8000f22:	2303      	movs	r3, #3
 8000f24:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f26:	f107 0308 	add.w	r3, r7, #8
 8000f2a:	4619      	mov	r1, r3
 8000f2c:	4805      	ldr	r0, [pc, #20]	@ (8000f44 <GRAY_Init+0x90>)
 8000f2e:	f001 ff2b 	bl	8002d88 <HAL_GPIO_Init>
}
 8000f32:	bf00      	nop
 8000f34:	3718      	adds	r7, #24
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bd80      	pop	{r7, pc}
 8000f3a:	bf00      	nop
 8000f3c:	40021000 	.word	0x40021000
 8000f40:	40010800 	.word	0x40010800
 8000f44:	40011000 	.word	0x40011000

08000f48 <GRAY_Read>:
 * @brief  读取单个灰度传感器值
 * @param  sensor: 传感器编号 (GRAY1~GRAY8)
 * @retval 传感器值: 0或1 (0-检测到黑色, 1-检测到白色，具体取决于硬件)
 */
uint8_t GRAY_Read(GRAY_TypeDef sensor)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b084      	sub	sp, #16
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	4603      	mov	r3, r0
 8000f50:	71fb      	strb	r3, [r7, #7]
    GPIO_PinState pin_state;
    
    switch(sensor)
 8000f52:	79fb      	ldrb	r3, [r7, #7]
 8000f54:	2b07      	cmp	r3, #7
 8000f56:	d84d      	bhi.n	8000ff4 <GRAY_Read+0xac>
 8000f58:	a201      	add	r2, pc, #4	@ (adr r2, 8000f60 <GRAY_Read+0x18>)
 8000f5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f5e:	bf00      	nop
 8000f60:	08000f81 	.word	0x08000f81
 8000f64:	08000f8f 	.word	0x08000f8f
 8000f68:	08000f9d 	.word	0x08000f9d
 8000f6c:	08000fab 	.word	0x08000fab
 8000f70:	08000fb9 	.word	0x08000fb9
 8000f74:	08000fc7 	.word	0x08000fc7
 8000f78:	08000fd5 	.word	0x08000fd5
 8000f7c:	08000fe5 	.word	0x08000fe5
    {
        case GRAY1:
            pin_state = HAL_GPIO_ReadPin(GRAY1_GPIO_PORT, GRAY1_GPIO_PIN);
 8000f80:	2120      	movs	r1, #32
 8000f82:	4820      	ldr	r0, [pc, #128]	@ (8001004 <GRAY_Read+0xbc>)
 8000f84:	f002 f884 	bl	8003090 <HAL_GPIO_ReadPin>
 8000f88:	4603      	mov	r3, r0
 8000f8a:	73fb      	strb	r3, [r7, #15]
            break;
 8000f8c:	e034      	b.n	8000ff8 <GRAY_Read+0xb0>
        case GRAY2:
            pin_state = HAL_GPIO_ReadPin(GRAY2_GPIO_PORT, GRAY2_GPIO_PIN);
 8000f8e:	2110      	movs	r1, #16
 8000f90:	481c      	ldr	r0, [pc, #112]	@ (8001004 <GRAY_Read+0xbc>)
 8000f92:	f002 f87d 	bl	8003090 <HAL_GPIO_ReadPin>
 8000f96:	4603      	mov	r3, r0
 8000f98:	73fb      	strb	r3, [r7, #15]
            break;
 8000f9a:	e02d      	b.n	8000ff8 <GRAY_Read+0xb0>
        case GRAY3:
            pin_state = HAL_GPIO_ReadPin(GRAY3_GPIO_PORT, GRAY3_GPIO_PIN);
 8000f9c:	2108      	movs	r1, #8
 8000f9e:	4819      	ldr	r0, [pc, #100]	@ (8001004 <GRAY_Read+0xbc>)
 8000fa0:	f002 f876 	bl	8003090 <HAL_GPIO_ReadPin>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	73fb      	strb	r3, [r7, #15]
            break;
 8000fa8:	e026      	b.n	8000ff8 <GRAY_Read+0xb0>
        case GRAY4:
            pin_state = HAL_GPIO_ReadPin(GRAY4_GPIO_PORT, GRAY4_GPIO_PIN);
 8000faa:	2104      	movs	r1, #4
 8000fac:	4815      	ldr	r0, [pc, #84]	@ (8001004 <GRAY_Read+0xbc>)
 8000fae:	f002 f86f 	bl	8003090 <HAL_GPIO_ReadPin>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	73fb      	strb	r3, [r7, #15]
            break;
 8000fb6:	e01f      	b.n	8000ff8 <GRAY_Read+0xb0>
        case GRAY5:
            pin_state = HAL_GPIO_ReadPin(GRAY5_GPIO_PORT, GRAY5_GPIO_PIN);
 8000fb8:	2102      	movs	r1, #2
 8000fba:	4812      	ldr	r0, [pc, #72]	@ (8001004 <GRAY_Read+0xbc>)
 8000fbc:	f002 f868 	bl	8003090 <HAL_GPIO_ReadPin>
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	73fb      	strb	r3, [r7, #15]
            break;
 8000fc4:	e018      	b.n	8000ff8 <GRAY_Read+0xb0>
        case GRAY6:
            pin_state = HAL_GPIO_ReadPin(GRAY6_GPIO_PORT, GRAY6_GPIO_PIN);
 8000fc6:	2101      	movs	r1, #1
 8000fc8:	480e      	ldr	r0, [pc, #56]	@ (8001004 <GRAY_Read+0xbc>)
 8000fca:	f002 f861 	bl	8003090 <HAL_GPIO_ReadPin>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	73fb      	strb	r3, [r7, #15]
            break;
 8000fd2:	e011      	b.n	8000ff8 <GRAY_Read+0xb0>
        case GRAY7:
            pin_state = HAL_GPIO_ReadPin(GRAY7_GPIO_PORT, GRAY7_GPIO_PIN);
 8000fd4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000fd8:	480b      	ldr	r0, [pc, #44]	@ (8001008 <GRAY_Read+0xc0>)
 8000fda:	f002 f859 	bl	8003090 <HAL_GPIO_ReadPin>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	73fb      	strb	r3, [r7, #15]
            break;
 8000fe2:	e009      	b.n	8000ff8 <GRAY_Read+0xb0>
        case GRAY8:
            pin_state = HAL_GPIO_ReadPin(GRAY8_GPIO_PORT, GRAY8_GPIO_PIN);
 8000fe4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000fe8:	4807      	ldr	r0, [pc, #28]	@ (8001008 <GRAY_Read+0xc0>)
 8000fea:	f002 f851 	bl	8003090 <HAL_GPIO_ReadPin>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	73fb      	strb	r3, [r7, #15]
            break;
 8000ff2:	e001      	b.n	8000ff8 <GRAY_Read+0xb0>
        default:
            return 0;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	e000      	b.n	8000ffa <GRAY_Read+0xb2>
    }
    
    return (uint8_t)pin_state;
 8000ff8:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	3710      	adds	r7, #16
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bd80      	pop	{r7, pc}
 8001002:	bf00      	nop
 8001004:	40010800 	.word	0x40010800
 8001008:	40011000 	.word	0x40011000

0800100c <GRAY_ReadByte>:
 * @param  None
 * @retval 8个传感器值组合的字节 (bit0=GRAY1, bit7=GRAY8)
 * @note   返回值范围: 0x00-0xFF
 */
uint8_t GRAY_ReadByte(void)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b082      	sub	sp, #8
 8001010:	af00      	add	r7, sp, #0
    uint8_t result = 0;
 8001012:	2300      	movs	r3, #0
 8001014:	71fb      	strb	r3, [r7, #7]
    
    result |= (GRAY_Read(GRAY1) << 0);
 8001016:	2000      	movs	r0, #0
 8001018:	f7ff ff96 	bl	8000f48 <GRAY_Read>
 800101c:	4603      	mov	r3, r0
 800101e:	b25a      	sxtb	r2, r3
 8001020:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001024:	4313      	orrs	r3, r2
 8001026:	b25b      	sxtb	r3, r3
 8001028:	71fb      	strb	r3, [r7, #7]
    result |= (GRAY_Read(GRAY2) << 1);
 800102a:	2001      	movs	r0, #1
 800102c:	f7ff ff8c 	bl	8000f48 <GRAY_Read>
 8001030:	4603      	mov	r3, r0
 8001032:	005b      	lsls	r3, r3, #1
 8001034:	b25a      	sxtb	r2, r3
 8001036:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800103a:	4313      	orrs	r3, r2
 800103c:	b25b      	sxtb	r3, r3
 800103e:	71fb      	strb	r3, [r7, #7]
    result |= (GRAY_Read(GRAY3) << 2);
 8001040:	2002      	movs	r0, #2
 8001042:	f7ff ff81 	bl	8000f48 <GRAY_Read>
 8001046:	4603      	mov	r3, r0
 8001048:	009b      	lsls	r3, r3, #2
 800104a:	b25a      	sxtb	r2, r3
 800104c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001050:	4313      	orrs	r3, r2
 8001052:	b25b      	sxtb	r3, r3
 8001054:	71fb      	strb	r3, [r7, #7]
    result |= (GRAY_Read(GRAY4) << 3);
 8001056:	2003      	movs	r0, #3
 8001058:	f7ff ff76 	bl	8000f48 <GRAY_Read>
 800105c:	4603      	mov	r3, r0
 800105e:	00db      	lsls	r3, r3, #3
 8001060:	b25a      	sxtb	r2, r3
 8001062:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001066:	4313      	orrs	r3, r2
 8001068:	b25b      	sxtb	r3, r3
 800106a:	71fb      	strb	r3, [r7, #7]
    result |= (GRAY_Read(GRAY5) << 4);
 800106c:	2004      	movs	r0, #4
 800106e:	f7ff ff6b 	bl	8000f48 <GRAY_Read>
 8001072:	4603      	mov	r3, r0
 8001074:	011b      	lsls	r3, r3, #4
 8001076:	b25a      	sxtb	r2, r3
 8001078:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800107c:	4313      	orrs	r3, r2
 800107e:	b25b      	sxtb	r3, r3
 8001080:	71fb      	strb	r3, [r7, #7]
    result |= (GRAY_Read(GRAY6) << 5);
 8001082:	2005      	movs	r0, #5
 8001084:	f7ff ff60 	bl	8000f48 <GRAY_Read>
 8001088:	4603      	mov	r3, r0
 800108a:	015b      	lsls	r3, r3, #5
 800108c:	b25a      	sxtb	r2, r3
 800108e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001092:	4313      	orrs	r3, r2
 8001094:	b25b      	sxtb	r3, r3
 8001096:	71fb      	strb	r3, [r7, #7]
    result |= (GRAY_Read(GRAY7) << 6);
 8001098:	2006      	movs	r0, #6
 800109a:	f7ff ff55 	bl	8000f48 <GRAY_Read>
 800109e:	4603      	mov	r3, r0
 80010a0:	019b      	lsls	r3, r3, #6
 80010a2:	b25a      	sxtb	r2, r3
 80010a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010a8:	4313      	orrs	r3, r2
 80010aa:	b25b      	sxtb	r3, r3
 80010ac:	71fb      	strb	r3, [r7, #7]
    result |= (GRAY_Read(GRAY8) << 7);
 80010ae:	2007      	movs	r0, #7
 80010b0:	f7ff ff4a 	bl	8000f48 <GRAY_Read>
 80010b4:	4603      	mov	r3, r0
 80010b6:	01db      	lsls	r3, r3, #7
 80010b8:	b25a      	sxtb	r2, r3
 80010ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010be:	4313      	orrs	r3, r2
 80010c0:	b25b      	sxtb	r3, r3
 80010c2:	71fb      	strb	r3, [r7, #7]
    
    return result;
 80010c4:	79fb      	ldrb	r3, [r7, #7]
}
 80010c6:	4618      	mov	r0, r3
 80010c8:	3708      	adds	r7, #8
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}
	...

080010d0 <KEY_Init>:
 * @brief  按键初始化
 * @param  无
 * @retval 无
 */
void KEY_Init(void)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b088      	sub	sp, #32
 80010d4:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010d6:	f107 030c 	add.w	r3, r7, #12
 80010da:	2200      	movs	r2, #0
 80010dc:	601a      	str	r2, [r3, #0]
 80010de:	605a      	str	r2, [r3, #4]
 80010e0:	609a      	str	r2, [r3, #8]
 80010e2:	60da      	str	r2, [r3, #12]

    /* 使能 GPIOB 和 AFIO 时钟 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010e4:	4b20      	ldr	r3, [pc, #128]	@ (8001168 <KEY_Init+0x98>)
 80010e6:	699b      	ldr	r3, [r3, #24]
 80010e8:	4a1f      	ldr	r2, [pc, #124]	@ (8001168 <KEY_Init+0x98>)
 80010ea:	f043 0308 	orr.w	r3, r3, #8
 80010ee:	6193      	str	r3, [r2, #24]
 80010f0:	4b1d      	ldr	r3, [pc, #116]	@ (8001168 <KEY_Init+0x98>)
 80010f2:	699b      	ldr	r3, [r3, #24]
 80010f4:	f003 0308 	and.w	r3, r3, #8
 80010f8:	60bb      	str	r3, [r7, #8]
 80010fa:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_AFIO_CLK_ENABLE();
 80010fc:	4b1a      	ldr	r3, [pc, #104]	@ (8001168 <KEY_Init+0x98>)
 80010fe:	699b      	ldr	r3, [r3, #24]
 8001100:	4a19      	ldr	r2, [pc, #100]	@ (8001168 <KEY_Init+0x98>)
 8001102:	f043 0301 	orr.w	r3, r3, #1
 8001106:	6193      	str	r3, [r2, #24]
 8001108:	4b17      	ldr	r3, [pc, #92]	@ (8001168 <KEY_Init+0x98>)
 800110a:	699b      	ldr	r3, [r3, #24]
 800110c:	f003 0301 	and.w	r3, r3, #1
 8001110:	607b      	str	r3, [r7, #4]
 8001112:	687b      	ldr	r3, [r7, #4]
    
    /* 禁用 JTAG，保留 SWD（释放 PB3/PB4，但不影响 PB12/PB13）*/
    __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001114:	4b15      	ldr	r3, [pc, #84]	@ (800116c <KEY_Init+0x9c>)
 8001116:	685b      	ldr	r3, [r3, #4]
 8001118:	61fb      	str	r3, [r7, #28]
 800111a:	69fb      	ldr	r3, [r7, #28]
 800111c:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001120:	61fb      	str	r3, [r7, #28]
 8001122:	69fb      	ldr	r3, [r7, #28]
 8001124:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001128:	61fb      	str	r3, [r7, #28]
 800112a:	4a10      	ldr	r2, [pc, #64]	@ (800116c <KEY_Init+0x9c>)
 800112c:	69fb      	ldr	r3, [r7, #28]
 800112e:	6053      	str	r3, [r2, #4]

    /* 配置 KEY1 (PB12) */
    GPIO_InitStruct.Pin = KEY1_GPIO_PIN;
 8001130:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001134:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001136:	2300      	movs	r3, #0
 8001138:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;  // 内部下拉
 800113a:	2302      	movs	r3, #2
 800113c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800113e:	2302      	movs	r3, #2
 8001140:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(KEY1_GPIO_PORT, &GPIO_InitStruct);
 8001142:	f107 030c 	add.w	r3, r7, #12
 8001146:	4619      	mov	r1, r3
 8001148:	4809      	ldr	r0, [pc, #36]	@ (8001170 <KEY_Init+0xa0>)
 800114a:	f001 fe1d 	bl	8002d88 <HAL_GPIO_Init>

    /* 配置 KEY2 (PB13) */
    GPIO_InitStruct.Pin = KEY2_GPIO_PIN;
 800114e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001152:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(KEY2_GPIO_PORT, &GPIO_InitStruct);
 8001154:	f107 030c 	add.w	r3, r7, #12
 8001158:	4619      	mov	r1, r3
 800115a:	4805      	ldr	r0, [pc, #20]	@ (8001170 <KEY_Init+0xa0>)
 800115c:	f001 fe14 	bl	8002d88 <HAL_GPIO_Init>
}
 8001160:	bf00      	nop
 8001162:	3720      	adds	r7, #32
 8001164:	46bd      	mov	sp, r7
 8001166:	bd80      	pop	{r7, pc}
 8001168:	40021000 	.word	0x40021000
 800116c:	40010000 	.word	0x40010000
 8001170:	40010c00 	.word	0x40010c00

08001174 <KEY1_Read>:
 * @brief  读取 KEY1 状态
 * @param  无
 * @retval KEY_PRESSED(1) 或 KEY_RELEASED(0)
 */
uint8_t KEY1_Read(void)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	af00      	add	r7, sp, #0
    return HAL_GPIO_ReadPin(KEY1_GPIO_PORT, KEY1_GPIO_PIN);
 8001178:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800117c:	4802      	ldr	r0, [pc, #8]	@ (8001188 <KEY1_Read+0x14>)
 800117e:	f001 ff87 	bl	8003090 <HAL_GPIO_ReadPin>
 8001182:	4603      	mov	r3, r0
}
 8001184:	4618      	mov	r0, r3
 8001186:	bd80      	pop	{r7, pc}
 8001188:	40010c00 	.word	0x40010c00

0800118c <Motor_Init>:

/**
 * @brief 电机驱动初始化
 */
void Motor_Init(void)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	af00      	add	r7, sp, #0
    // PWM已经由CubeMX初始化，只需要启动所有PWM通道
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);  // PA6 - 电机A的AIN1
 8001190:	2100      	movs	r1, #0
 8001192:	4810      	ldr	r0, [pc, #64]	@ (80011d4 <Motor_Init+0x48>)
 8001194:	f002 fc0c 	bl	80039b0 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);  // PA7 - 电机A的AIN2  
 8001198:	2104      	movs	r1, #4
 800119a:	480e      	ldr	r0, [pc, #56]	@ (80011d4 <Motor_Init+0x48>)
 800119c:	f002 fc08 	bl	80039b0 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);  // PB0 - 电机B的BIN1
 80011a0:	2108      	movs	r1, #8
 80011a2:	480c      	ldr	r0, [pc, #48]	@ (80011d4 <Motor_Init+0x48>)
 80011a4:	f002 fc04 	bl	80039b0 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);  // PB1 - 电机B的BIN2
 80011a8:	210c      	movs	r1, #12
 80011aa:	480a      	ldr	r0, [pc, #40]	@ (80011d4 <Motor_Init+0x48>)
 80011ac:	f002 fc00 	bl	80039b0 <HAL_TIM_PWM_Start>
    
    // 初始状态：所有PWM输出为0（电机停止）
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 80011b0:	4b08      	ldr	r3, [pc, #32]	@ (80011d4 <Motor_Init+0x48>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	2200      	movs	r2, #0
 80011b6:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 80011b8:	4b06      	ldr	r3, [pc, #24]	@ (80011d4 <Motor_Init+0x48>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	2200      	movs	r2, #0
 80011be:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);
 80011c0:	4b04      	ldr	r3, [pc, #16]	@ (80011d4 <Motor_Init+0x48>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	2200      	movs	r2, #0
 80011c6:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 0);
 80011c8:	4b02      	ldr	r3, [pc, #8]	@ (80011d4 <Motor_Init+0x48>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	2200      	movs	r2, #0
 80011ce:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80011d0:	bf00      	nop
 80011d2:	bd80      	pop	{r7, pc}
 80011d4:	20000158 	.word	0x20000158

080011d8 <Motor_A_SetSpeed>:
/**
 * @brief 设置电机A速度和方向
 * @param speed: -1000到1000，正值前进，负值后退，0停止
 */
void Motor_A_SetSpeed(int16_t speed)
{
 80011d8:	b480      	push	{r7}
 80011da:	b085      	sub	sp, #20
 80011dc:	af00      	add	r7, sp, #0
 80011de:	4603      	mov	r3, r0
 80011e0:	80fb      	strh	r3, [r7, #6]
    if (speed > 1000) speed = 1000;
 80011e2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011e6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80011ea:	dd02      	ble.n	80011f2 <Motor_A_SetSpeed+0x1a>
 80011ec:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011f0:	80fb      	strh	r3, [r7, #6]
    if (speed < -1000) speed = -1000;
 80011f2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011f6:	f513 7f7a 	cmn.w	r3, #1000	@ 0x3e8
 80011fa:	da02      	bge.n	8001202 <Motor_A_SetSpeed+0x2a>
 80011fc:	f64f 4318 	movw	r3, #64536	@ 0xfc18
 8001200:	80fb      	strh	r3, [r7, #6]
    
    // 将0-1000映射到0-65535 (TIM3的ARR值)
    uint16_t pwm_value = (uint16_t)((abs(speed) * 65535) / 1000);
 8001202:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001206:	2b00      	cmp	r3, #0
 8001208:	bfb8      	it	lt
 800120a:	425b      	neglt	r3, r3
 800120c:	b29b      	uxth	r3, r3
 800120e:	461a      	mov	r2, r3
 8001210:	4613      	mov	r3, r2
 8001212:	041b      	lsls	r3, r3, #16
 8001214:	1a9b      	subs	r3, r3, r2
 8001216:	4a17      	ldr	r2, [pc, #92]	@ (8001274 <Motor_A_SetSpeed+0x9c>)
 8001218:	fb82 1203 	smull	r1, r2, r2, r3
 800121c:	1192      	asrs	r2, r2, #6
 800121e:	17db      	asrs	r3, r3, #31
 8001220:	1ad3      	subs	r3, r2, r3
 8001222:	81fb      	strh	r3, [r7, #14]
    
    // 反转方向：原来前进变后退，后退变前进
    if (speed > 0) {
 8001224:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001228:	2b00      	cmp	r3, #0
 800122a:	dd08      	ble.n	800123e <Motor_A_SetSpeed+0x66>
        // 前进方向: AIN1=0, AIN2=PWM (反转)
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_A_PWM1_CHANNEL, 0);          // AIN1输出0（接地）
 800122c:	4b12      	ldr	r3, [pc, #72]	@ (8001278 <Motor_A_SetSpeed+0xa0>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	2200      	movs	r2, #0
 8001232:	635a      	str	r2, [r3, #52]	@ 0x34
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_A_PWM2_CHANNEL, pwm_value);  // AIN2输出PWM
 8001234:	4b10      	ldr	r3, [pc, #64]	@ (8001278 <Motor_A_SetSpeed+0xa0>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	89fa      	ldrh	r2, [r7, #14]
 800123a:	639a      	str	r2, [r3, #56]	@ 0x38
    } else {
        // 停止: AIN1=0, AIN2=0
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_A_PWM1_CHANNEL, 0);      // AIN1=0
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_A_PWM2_CHANNEL, 0);      // AIN2=0
    }
}
 800123c:	e014      	b.n	8001268 <Motor_A_SetSpeed+0x90>
    } else if (speed < 0) {
 800123e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001242:	2b00      	cmp	r3, #0
 8001244:	da08      	bge.n	8001258 <Motor_A_SetSpeed+0x80>
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_A_PWM1_CHANNEL, pwm_value);  // AIN1输出PWM
 8001246:	4b0c      	ldr	r3, [pc, #48]	@ (8001278 <Motor_A_SetSpeed+0xa0>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	89fa      	ldrh	r2, [r7, #14]
 800124c:	635a      	str	r2, [r3, #52]	@ 0x34
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_A_PWM2_CHANNEL, 0);          // AIN2输出0（接地）
 800124e:	4b0a      	ldr	r3, [pc, #40]	@ (8001278 <Motor_A_SetSpeed+0xa0>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	2200      	movs	r2, #0
 8001254:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8001256:	e007      	b.n	8001268 <Motor_A_SetSpeed+0x90>
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_A_PWM1_CHANNEL, 0);      // AIN1=0
 8001258:	4b07      	ldr	r3, [pc, #28]	@ (8001278 <Motor_A_SetSpeed+0xa0>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	2200      	movs	r2, #0
 800125e:	635a      	str	r2, [r3, #52]	@ 0x34
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_A_PWM2_CHANNEL, 0);      // AIN2=0
 8001260:	4b05      	ldr	r3, [pc, #20]	@ (8001278 <Motor_A_SetSpeed+0xa0>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	2200      	movs	r2, #0
 8001266:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8001268:	bf00      	nop
 800126a:	3714      	adds	r7, #20
 800126c:	46bd      	mov	sp, r7
 800126e:	bc80      	pop	{r7}
 8001270:	4770      	bx	lr
 8001272:	bf00      	nop
 8001274:	10624dd3 	.word	0x10624dd3
 8001278:	20000158 	.word	0x20000158

0800127c <Motor_B_SetSpeed>:
/**
 * @brief 设置电机B速度和方向
 * @param speed: -1000到1000，正值前进，负值后退，0停止
 */
void Motor_B_SetSpeed(int16_t speed)
{
 800127c:	b480      	push	{r7}
 800127e:	b085      	sub	sp, #20
 8001280:	af00      	add	r7, sp, #0
 8001282:	4603      	mov	r3, r0
 8001284:	80fb      	strh	r3, [r7, #6]
    if (speed > 1000) speed = 1000;
 8001286:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800128a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800128e:	dd02      	ble.n	8001296 <Motor_B_SetSpeed+0x1a>
 8001290:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001294:	80fb      	strh	r3, [r7, #6]
    if (speed < -1000) speed = -1000;
 8001296:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800129a:	f513 7f7a 	cmn.w	r3, #1000	@ 0x3e8
 800129e:	da02      	bge.n	80012a6 <Motor_B_SetSpeed+0x2a>
 80012a0:	f64f 4318 	movw	r3, #64536	@ 0xfc18
 80012a4:	80fb      	strh	r3, [r7, #6]
    
    // 将0-1000映射到0-65535 (TIM3的ARR值)
    uint16_t pwm_value = (uint16_t)((abs(speed) * 65535) / 1000);
 80012a6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	bfb8      	it	lt
 80012ae:	425b      	neglt	r3, r3
 80012b0:	b29b      	uxth	r3, r3
 80012b2:	461a      	mov	r2, r3
 80012b4:	4613      	mov	r3, r2
 80012b6:	041b      	lsls	r3, r3, #16
 80012b8:	1a9b      	subs	r3, r3, r2
 80012ba:	4a17      	ldr	r2, [pc, #92]	@ (8001318 <Motor_B_SetSpeed+0x9c>)
 80012bc:	fb82 1203 	smull	r1, r2, r2, r3
 80012c0:	1192      	asrs	r2, r2, #6
 80012c2:	17db      	asrs	r3, r3, #31
 80012c4:	1ad3      	subs	r3, r2, r3
 80012c6:	81fb      	strh	r3, [r7, #14]
    
    // 反转方向：原来前进变后退，后退变前进
    if (speed > 0) {
 80012c8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	dd08      	ble.n	80012e2 <Motor_B_SetSpeed+0x66>
        // 前进方向: BIN1=0, BIN2=PWM (反转)
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_B_PWM1_CHANNEL, 0);          // BIN1输出0（接地）
 80012d0:	4b12      	ldr	r3, [pc, #72]	@ (800131c <Motor_B_SetSpeed+0xa0>)
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	2200      	movs	r2, #0
 80012d6:	63da      	str	r2, [r3, #60]	@ 0x3c
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_B_PWM2_CHANNEL, pwm_value);  // BIN2输出PWM
 80012d8:	4b10      	ldr	r3, [pc, #64]	@ (800131c <Motor_B_SetSpeed+0xa0>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	89fa      	ldrh	r2, [r7, #14]
 80012de:	641a      	str	r2, [r3, #64]	@ 0x40
    } else {
        // 停止: BIN1=0, BIN2=0
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_B_PWM1_CHANNEL, 0);      // BIN1=0
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_B_PWM2_CHANNEL, 0);      // BIN2=0
    }
}
 80012e0:	e014      	b.n	800130c <Motor_B_SetSpeed+0x90>
    } else if (speed < 0) {
 80012e2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	da08      	bge.n	80012fc <Motor_B_SetSpeed+0x80>
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_B_PWM1_CHANNEL, pwm_value);  // BIN1输出PWM
 80012ea:	4b0c      	ldr	r3, [pc, #48]	@ (800131c <Motor_B_SetSpeed+0xa0>)
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	89fa      	ldrh	r2, [r7, #14]
 80012f0:	63da      	str	r2, [r3, #60]	@ 0x3c
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_B_PWM2_CHANNEL, 0);          // BIN2输出0（接地）
 80012f2:	4b0a      	ldr	r3, [pc, #40]	@ (800131c <Motor_B_SetSpeed+0xa0>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	2200      	movs	r2, #0
 80012f8:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80012fa:	e007      	b.n	800130c <Motor_B_SetSpeed+0x90>
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_B_PWM1_CHANNEL, 0);      // BIN1=0
 80012fc:	4b07      	ldr	r3, [pc, #28]	@ (800131c <Motor_B_SetSpeed+0xa0>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	2200      	movs	r2, #0
 8001302:	63da      	str	r2, [r3, #60]	@ 0x3c
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_B_PWM2_CHANNEL, 0);      // BIN2=0
 8001304:	4b05      	ldr	r3, [pc, #20]	@ (800131c <Motor_B_SetSpeed+0xa0>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	2200      	movs	r2, #0
 800130a:	641a      	str	r2, [r3, #64]	@ 0x40
}
 800130c:	bf00      	nop
 800130e:	3714      	adds	r7, #20
 8001310:	46bd      	mov	sp, r7
 8001312:	bc80      	pop	{r7}
 8001314:	4770      	bx	lr
 8001316:	bf00      	nop
 8001318:	10624dd3 	.word	0x10624dd3
 800131c:	20000158 	.word	0x20000158

08001320 <Car_Move>:
 * @brief 直接控制左右轮速度
 * @param left_speed: 左轮速度 (-1000到1000)
 * @param right_speed: 右轮速度 (-1000到1000)
 */
void Car_Move(int16_t left_speed, int16_t right_speed)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b082      	sub	sp, #8
 8001324:	af00      	add	r7, sp, #0
 8001326:	4603      	mov	r3, r0
 8001328:	460a      	mov	r2, r1
 800132a:	80fb      	strh	r3, [r7, #6]
 800132c:	4613      	mov	r3, r2
 800132e:	80bb      	strh	r3, [r7, #4]
    Motor_A_SetSpeed(left_speed);
 8001330:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001334:	4618      	mov	r0, r3
 8001336:	f7ff ff4f 	bl	80011d8 <Motor_A_SetSpeed>
    Motor_B_SetSpeed(right_speed);
 800133a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800133e:	4618      	mov	r0, r3
 8001340:	f7ff ff9c 	bl	800127c <Motor_B_SetSpeed>
}
 8001344:	bf00      	nop
 8001346:	3708      	adds	r7, #8
 8001348:	46bd      	mov	sp, r7
 800134a:	bd80      	pop	{r7, pc}

0800134c <MPU6050_WriteReg>:
#include <math.h>

#define MPU6050_ADDRESS		0xD0

void MPU6050_WriteReg(uint8_t RegAddress, uint8_t Data)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b082      	sub	sp, #8
 8001350:	af00      	add	r7, sp, #0
 8001352:	4603      	mov	r3, r0
 8001354:	460a      	mov	r2, r1
 8001356:	71fb      	strb	r3, [r7, #7]
 8001358:	4613      	mov	r3, r2
 800135a:	71bb      	strb	r3, [r7, #6]
	MyI2C_Start();
 800135c:	f000 fa14 	bl	8001788 <MyI2C_Start>
	MyI2C_SendByte(MPU6050_ADDRESS);
 8001360:	20d0      	movs	r0, #208	@ 0xd0
 8001362:	f000 fa2e 	bl	80017c2 <MyI2C_SendByte>
	MyI2C_ReceiveAck();
 8001366:	f000 fa90 	bl	800188a <MyI2C_ReceiveAck>
	MyI2C_SendByte(RegAddress);
 800136a:	79fb      	ldrb	r3, [r7, #7]
 800136c:	4618      	mov	r0, r3
 800136e:	f000 fa28 	bl	80017c2 <MyI2C_SendByte>
	MyI2C_ReceiveAck();
 8001372:	f000 fa8a 	bl	800188a <MyI2C_ReceiveAck>
	MyI2C_SendByte(Data);
 8001376:	79bb      	ldrb	r3, [r7, #6]
 8001378:	4618      	mov	r0, r3
 800137a:	f000 fa22 	bl	80017c2 <MyI2C_SendByte>
	MyI2C_ReceiveAck();
 800137e:	f000 fa84 	bl	800188a <MyI2C_ReceiveAck>
	MyI2C_Stop();
 8001382:	f000 fa11 	bl	80017a8 <MyI2C_Stop>
}
 8001386:	bf00      	nop
 8001388:	3708      	adds	r7, #8
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}

0800138e <MPU6050_ReadReg>:

uint8_t MPU6050_ReadReg(uint8_t RegAddress)
{
 800138e:	b580      	push	{r7, lr}
 8001390:	b084      	sub	sp, #16
 8001392:	af00      	add	r7, sp, #0
 8001394:	4603      	mov	r3, r0
 8001396:	71fb      	strb	r3, [r7, #7]
	uint8_t Data;
	
	MyI2C_Start();
 8001398:	f000 f9f6 	bl	8001788 <MyI2C_Start>
	MyI2C_SendByte(MPU6050_ADDRESS);
 800139c:	20d0      	movs	r0, #208	@ 0xd0
 800139e:	f000 fa10 	bl	80017c2 <MyI2C_SendByte>
	MyI2C_ReceiveAck();
 80013a2:	f000 fa72 	bl	800188a <MyI2C_ReceiveAck>
	MyI2C_SendByte(RegAddress);
 80013a6:	79fb      	ldrb	r3, [r7, #7]
 80013a8:	4618      	mov	r0, r3
 80013aa:	f000 fa0a 	bl	80017c2 <MyI2C_SendByte>
	MyI2C_ReceiveAck();
 80013ae:	f000 fa6c 	bl	800188a <MyI2C_ReceiveAck>
	
	MyI2C_Start();
 80013b2:	f000 f9e9 	bl	8001788 <MyI2C_Start>
	MyI2C_SendByte(MPU6050_ADDRESS | 0x01);
 80013b6:	20d1      	movs	r0, #209	@ 0xd1
 80013b8:	f000 fa03 	bl	80017c2 <MyI2C_SendByte>
	MyI2C_ReceiveAck();
 80013bc:	f000 fa65 	bl	800188a <MyI2C_ReceiveAck>
	Data = MyI2C_ReceiveByte();
 80013c0:	f000 fa25 	bl	800180e <MyI2C_ReceiveByte>
 80013c4:	4603      	mov	r3, r0
 80013c6:	73fb      	strb	r3, [r7, #15]
	MyI2C_SendAck(1);
 80013c8:	2001      	movs	r0, #1
 80013ca:	f000 fa4b 	bl	8001864 <MyI2C_SendAck>
	MyI2C_Stop();
 80013ce:	f000 f9eb 	bl	80017a8 <MyI2C_Stop>
	
	return Data;
 80013d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80013d4:	4618      	mov	r0, r3
 80013d6:	3710      	adds	r7, #16
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd80      	pop	{r7, pc}

080013dc <MPU6050_Init>:

void MPU6050_Init(void)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	af00      	add	r7, sp, #0
	MyI2C_Init();
 80013e0:	f000 f9ae 	bl	8001740 <MyI2C_Init>
	MPU6050_WriteReg(MPU6050_PWR_MGMT_1, 0x01);
 80013e4:	2101      	movs	r1, #1
 80013e6:	206b      	movs	r0, #107	@ 0x6b
 80013e8:	f7ff ffb0 	bl	800134c <MPU6050_WriteReg>
	MPU6050_WriteReg(MPU6050_PWR_MGMT_2, 0x00);
 80013ec:	2100      	movs	r1, #0
 80013ee:	206c      	movs	r0, #108	@ 0x6c
 80013f0:	f7ff ffac 	bl	800134c <MPU6050_WriteReg>
	MPU6050_WriteReg(MPU6050_SMPLRT_DIV, 0x09);
 80013f4:	2109      	movs	r1, #9
 80013f6:	2019      	movs	r0, #25
 80013f8:	f7ff ffa8 	bl	800134c <MPU6050_WriteReg>
	MPU6050_WriteReg(MPU6050_CONFIG, 0x06);
 80013fc:	2106      	movs	r1, #6
 80013fe:	201a      	movs	r0, #26
 8001400:	f7ff ffa4 	bl	800134c <MPU6050_WriteReg>
	MPU6050_WriteReg(MPU6050_GYRO_CONFIG, 0x18);
 8001404:	2118      	movs	r1, #24
 8001406:	201b      	movs	r0, #27
 8001408:	f7ff ffa0 	bl	800134c <MPU6050_WriteReg>
	MPU6050_WriteReg(MPU6050_ACCEL_CONFIG, 0x18);
 800140c:	2118      	movs	r1, #24
 800140e:	201c      	movs	r0, #28
 8001410:	f7ff ff9c 	bl	800134c <MPU6050_WriteReg>
}
 8001414:	bf00      	nop
 8001416:	bd80      	pop	{r7, pc}

08001418 <MPU6050_GetData>:
	return MPU6050_ReadReg(MPU6050_WHO_AM_I);
}

void MPU6050_GetData(int16_t *AccX, int16_t *AccY, int16_t *AccZ, 
						int16_t *GyroX, int16_t *GyroY, int16_t *GyroZ)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b086      	sub	sp, #24
 800141c:	af00      	add	r7, sp, #0
 800141e:	60f8      	str	r0, [r7, #12]
 8001420:	60b9      	str	r1, [r7, #8]
 8001422:	607a      	str	r2, [r7, #4]
 8001424:	603b      	str	r3, [r7, #0]
	uint8_t DataH, DataL;
	
	DataH = MPU6050_ReadReg(MPU6050_ACCEL_XOUT_H);
 8001426:	203b      	movs	r0, #59	@ 0x3b
 8001428:	f7ff ffb1 	bl	800138e <MPU6050_ReadReg>
 800142c:	4603      	mov	r3, r0
 800142e:	75fb      	strb	r3, [r7, #23]
	DataL = MPU6050_ReadReg(MPU6050_ACCEL_XOUT_L);
 8001430:	203c      	movs	r0, #60	@ 0x3c
 8001432:	f7ff ffac 	bl	800138e <MPU6050_ReadReg>
 8001436:	4603      	mov	r3, r0
 8001438:	75bb      	strb	r3, [r7, #22]
	*AccX = (DataH << 8) | DataL;
 800143a:	7dfb      	ldrb	r3, [r7, #23]
 800143c:	b21b      	sxth	r3, r3
 800143e:	021b      	lsls	r3, r3, #8
 8001440:	b21a      	sxth	r2, r3
 8001442:	7dbb      	ldrb	r3, [r7, #22]
 8001444:	b21b      	sxth	r3, r3
 8001446:	4313      	orrs	r3, r2
 8001448:	b21a      	sxth	r2, r3
 800144a:	68fb      	ldr	r3, [r7, #12]
 800144c:	801a      	strh	r2, [r3, #0]
	
	DataH = MPU6050_ReadReg(MPU6050_ACCEL_YOUT_H);
 800144e:	203d      	movs	r0, #61	@ 0x3d
 8001450:	f7ff ff9d 	bl	800138e <MPU6050_ReadReg>
 8001454:	4603      	mov	r3, r0
 8001456:	75fb      	strb	r3, [r7, #23]
	DataL = MPU6050_ReadReg(MPU6050_ACCEL_YOUT_L);
 8001458:	203e      	movs	r0, #62	@ 0x3e
 800145a:	f7ff ff98 	bl	800138e <MPU6050_ReadReg>
 800145e:	4603      	mov	r3, r0
 8001460:	75bb      	strb	r3, [r7, #22]
	*AccY = (DataH << 8) | DataL;
 8001462:	7dfb      	ldrb	r3, [r7, #23]
 8001464:	b21b      	sxth	r3, r3
 8001466:	021b      	lsls	r3, r3, #8
 8001468:	b21a      	sxth	r2, r3
 800146a:	7dbb      	ldrb	r3, [r7, #22]
 800146c:	b21b      	sxth	r3, r3
 800146e:	4313      	orrs	r3, r2
 8001470:	b21a      	sxth	r2, r3
 8001472:	68bb      	ldr	r3, [r7, #8]
 8001474:	801a      	strh	r2, [r3, #0]
	
	DataH = MPU6050_ReadReg(MPU6050_ACCEL_ZOUT_H);
 8001476:	203f      	movs	r0, #63	@ 0x3f
 8001478:	f7ff ff89 	bl	800138e <MPU6050_ReadReg>
 800147c:	4603      	mov	r3, r0
 800147e:	75fb      	strb	r3, [r7, #23]
	DataL = MPU6050_ReadReg(MPU6050_ACCEL_ZOUT_L);
 8001480:	2040      	movs	r0, #64	@ 0x40
 8001482:	f7ff ff84 	bl	800138e <MPU6050_ReadReg>
 8001486:	4603      	mov	r3, r0
 8001488:	75bb      	strb	r3, [r7, #22]
	*AccZ = (DataH << 8) | DataL;
 800148a:	7dfb      	ldrb	r3, [r7, #23]
 800148c:	b21b      	sxth	r3, r3
 800148e:	021b      	lsls	r3, r3, #8
 8001490:	b21a      	sxth	r2, r3
 8001492:	7dbb      	ldrb	r3, [r7, #22]
 8001494:	b21b      	sxth	r3, r3
 8001496:	4313      	orrs	r3, r2
 8001498:	b21a      	sxth	r2, r3
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	801a      	strh	r2, [r3, #0]
	
	DataH = MPU6050_ReadReg(MPU6050_GYRO_XOUT_H);
 800149e:	2043      	movs	r0, #67	@ 0x43
 80014a0:	f7ff ff75 	bl	800138e <MPU6050_ReadReg>
 80014a4:	4603      	mov	r3, r0
 80014a6:	75fb      	strb	r3, [r7, #23]
	DataL = MPU6050_ReadReg(MPU6050_GYRO_XOUT_L);
 80014a8:	2044      	movs	r0, #68	@ 0x44
 80014aa:	f7ff ff70 	bl	800138e <MPU6050_ReadReg>
 80014ae:	4603      	mov	r3, r0
 80014b0:	75bb      	strb	r3, [r7, #22]
	*GyroX = (DataH << 8) | DataL;
 80014b2:	7dfb      	ldrb	r3, [r7, #23]
 80014b4:	b21b      	sxth	r3, r3
 80014b6:	021b      	lsls	r3, r3, #8
 80014b8:	b21a      	sxth	r2, r3
 80014ba:	7dbb      	ldrb	r3, [r7, #22]
 80014bc:	b21b      	sxth	r3, r3
 80014be:	4313      	orrs	r3, r2
 80014c0:	b21a      	sxth	r2, r3
 80014c2:	683b      	ldr	r3, [r7, #0]
 80014c4:	801a      	strh	r2, [r3, #0]
	
	DataH = MPU6050_ReadReg(MPU6050_GYRO_YOUT_H);
 80014c6:	2045      	movs	r0, #69	@ 0x45
 80014c8:	f7ff ff61 	bl	800138e <MPU6050_ReadReg>
 80014cc:	4603      	mov	r3, r0
 80014ce:	75fb      	strb	r3, [r7, #23]
	DataL = MPU6050_ReadReg(MPU6050_GYRO_YOUT_L);
 80014d0:	2046      	movs	r0, #70	@ 0x46
 80014d2:	f7ff ff5c 	bl	800138e <MPU6050_ReadReg>
 80014d6:	4603      	mov	r3, r0
 80014d8:	75bb      	strb	r3, [r7, #22]
	*GyroY = (DataH << 8) | DataL;
 80014da:	7dfb      	ldrb	r3, [r7, #23]
 80014dc:	b21b      	sxth	r3, r3
 80014de:	021b      	lsls	r3, r3, #8
 80014e0:	b21a      	sxth	r2, r3
 80014e2:	7dbb      	ldrb	r3, [r7, #22]
 80014e4:	b21b      	sxth	r3, r3
 80014e6:	4313      	orrs	r3, r2
 80014e8:	b21a      	sxth	r2, r3
 80014ea:	6a3b      	ldr	r3, [r7, #32]
 80014ec:	801a      	strh	r2, [r3, #0]
	
	DataH = MPU6050_ReadReg(MPU6050_GYRO_ZOUT_H);
 80014ee:	2047      	movs	r0, #71	@ 0x47
 80014f0:	f7ff ff4d 	bl	800138e <MPU6050_ReadReg>
 80014f4:	4603      	mov	r3, r0
 80014f6:	75fb      	strb	r3, [r7, #23]
	DataL = MPU6050_ReadReg(MPU6050_GYRO_ZOUT_L);
 80014f8:	2048      	movs	r0, #72	@ 0x48
 80014fa:	f7ff ff48 	bl	800138e <MPU6050_ReadReg>
 80014fe:	4603      	mov	r3, r0
 8001500:	75bb      	strb	r3, [r7, #22]
	*GyroZ = (DataH << 8) | DataL;
 8001502:	7dfb      	ldrb	r3, [r7, #23]
 8001504:	b21b      	sxth	r3, r3
 8001506:	021b      	lsls	r3, r3, #8
 8001508:	b21a      	sxth	r2, r3
 800150a:	7dbb      	ldrb	r3, [r7, #22]
 800150c:	b21b      	sxth	r3, r3
 800150e:	4313      	orrs	r3, r2
 8001510:	b21a      	sxth	r2, r3
 8001512:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001514:	801a      	strh	r2, [r3, #0]
}
 8001516:	bf00      	nop
 8001518:	3718      	adds	r7, #24
 800151a:	46bd      	mov	sp, r7
 800151c:	bd80      	pop	{r7, pc}
	...

08001520 <IMU_GetData>:

void IMU_GetData(float *AccX, float *AccY, float *AccZ, 
						float *GyroX, float *GyroY, float *GyroZ)
{
 8001520:	b5b0      	push	{r4, r5, r7, lr}
 8001522:	b08a      	sub	sp, #40	@ 0x28
 8001524:	af02      	add	r7, sp, #8
 8001526:	60f8      	str	r0, [r7, #12]
 8001528:	60b9      	str	r1, [r7, #8]
 800152a:	607a      	str	r2, [r7, #4]
 800152c:	603b      	str	r3, [r7, #0]
	int16_t Acc_Origin[3] = {0}, Gyro_Origin[3] = {0};
 800152e:	f107 0318 	add.w	r3, r7, #24
 8001532:	2200      	movs	r2, #0
 8001534:	601a      	str	r2, [r3, #0]
 8001536:	809a      	strh	r2, [r3, #4]
 8001538:	f107 0310 	add.w	r3, r7, #16
 800153c:	2200      	movs	r2, #0
 800153e:	601a      	str	r2, [r3, #0]
 8001540:	809a      	strh	r2, [r3, #4]
	
	MPU6050_GetData(Acc_Origin, Acc_Origin + 1, Acc_Origin + 2, Gyro_Origin, Gyro_Origin + 1, Gyro_Origin + 2);
 8001542:	f107 0118 	add.w	r1, r7, #24
 8001546:	3102      	adds	r1, #2
 8001548:	f107 0018 	add.w	r0, r7, #24
 800154c:	3004      	adds	r0, #4
 800154e:	f107 0310 	add.w	r3, r7, #16
 8001552:	3302      	adds	r3, #2
 8001554:	f107 0210 	add.w	r2, r7, #16
 8001558:	3204      	adds	r2, #4
 800155a:	f107 0510 	add.w	r5, r7, #16
 800155e:	f107 0418 	add.w	r4, r7, #24
 8001562:	9201      	str	r2, [sp, #4]
 8001564:	9300      	str	r3, [sp, #0]
 8001566:	462b      	mov	r3, r5
 8001568:	4602      	mov	r2, r0
 800156a:	4620      	mov	r0, r4
 800156c:	f7ff ff54 	bl	8001418 <MPU6050_GetData>
	
	*AccX = Acc_Origin[0] * 16 / 32768.0f;
 8001570:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001574:	011b      	lsls	r3, r3, #4
 8001576:	4618      	mov	r0, r3
 8001578:	f7ff fad2 	bl	8000b20 <__aeabi_i2f>
 800157c:	4603      	mov	r3, r0
 800157e:	f04f 418e 	mov.w	r1, #1191182336	@ 0x47000000
 8001582:	4618      	mov	r0, r3
 8001584:	f7ff fbd4 	bl	8000d30 <__aeabi_fdiv>
 8001588:	4603      	mov	r3, r0
 800158a:	461a      	mov	r2, r3
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	601a      	str	r2, [r3, #0]
	*AccY = Acc_Origin[1] * 16 / 32768.0f;
 8001590:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001594:	011b      	lsls	r3, r3, #4
 8001596:	4618      	mov	r0, r3
 8001598:	f7ff fac2 	bl	8000b20 <__aeabi_i2f>
 800159c:	4603      	mov	r3, r0
 800159e:	f04f 418e 	mov.w	r1, #1191182336	@ 0x47000000
 80015a2:	4618      	mov	r0, r3
 80015a4:	f7ff fbc4 	bl	8000d30 <__aeabi_fdiv>
 80015a8:	4603      	mov	r3, r0
 80015aa:	461a      	mov	r2, r3
 80015ac:	68bb      	ldr	r3, [r7, #8]
 80015ae:	601a      	str	r2, [r3, #0]
	*AccZ = Acc_Origin[2] * 16 / 32768.0f;
 80015b0:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80015b4:	011b      	lsls	r3, r3, #4
 80015b6:	4618      	mov	r0, r3
 80015b8:	f7ff fab2 	bl	8000b20 <__aeabi_i2f>
 80015bc:	4603      	mov	r3, r0
 80015be:	f04f 418e 	mov.w	r1, #1191182336	@ 0x47000000
 80015c2:	4618      	mov	r0, r3
 80015c4:	f7ff fbb4 	bl	8000d30 <__aeabi_fdiv>
 80015c8:	4603      	mov	r3, r0
 80015ca:	461a      	mov	r2, r3
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	601a      	str	r2, [r3, #0]
	
	*GyroX = Gyro_Origin[0] * 2000 / 32768.0;
 80015d0:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80015d4:	461a      	mov	r2, r3
 80015d6:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80015da:	fb02 f303 	mul.w	r3, r2, r3
 80015de:	4618      	mov	r0, r3
 80015e0:	f7fe ff18 	bl	8000414 <__aeabi_i2d>
 80015e4:	f04f 0200 	mov.w	r2, #0
 80015e8:	4b1f      	ldr	r3, [pc, #124]	@ (8001668 <IMU_GetData+0x148>)
 80015ea:	f7ff f8a7 	bl	800073c <__aeabi_ddiv>
 80015ee:	4602      	mov	r2, r0
 80015f0:	460b      	mov	r3, r1
 80015f2:	4610      	mov	r0, r2
 80015f4:	4619      	mov	r1, r3
 80015f6:	f7ff f989 	bl	800090c <__aeabi_d2f>
 80015fa:	4602      	mov	r2, r0
 80015fc:	683b      	ldr	r3, [r7, #0]
 80015fe:	601a      	str	r2, [r3, #0]
	*GyroY = Gyro_Origin[1] * 2000 / 32768.0;
 8001600:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001604:	461a      	mov	r2, r3
 8001606:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800160a:	fb02 f303 	mul.w	r3, r2, r3
 800160e:	4618      	mov	r0, r3
 8001610:	f7fe ff00 	bl	8000414 <__aeabi_i2d>
 8001614:	f04f 0200 	mov.w	r2, #0
 8001618:	4b13      	ldr	r3, [pc, #76]	@ (8001668 <IMU_GetData+0x148>)
 800161a:	f7ff f88f 	bl	800073c <__aeabi_ddiv>
 800161e:	4602      	mov	r2, r0
 8001620:	460b      	mov	r3, r1
 8001622:	4610      	mov	r0, r2
 8001624:	4619      	mov	r1, r3
 8001626:	f7ff f971 	bl	800090c <__aeabi_d2f>
 800162a:	4602      	mov	r2, r0
 800162c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800162e:	601a      	str	r2, [r3, #0]
	*GyroZ = Gyro_Origin[2] * 2000 / 32768.0;
 8001630:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001634:	461a      	mov	r2, r3
 8001636:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800163a:	fb02 f303 	mul.w	r3, r2, r3
 800163e:	4618      	mov	r0, r3
 8001640:	f7fe fee8 	bl	8000414 <__aeabi_i2d>
 8001644:	f04f 0200 	mov.w	r2, #0
 8001648:	4b07      	ldr	r3, [pc, #28]	@ (8001668 <IMU_GetData+0x148>)
 800164a:	f7ff f877 	bl	800073c <__aeabi_ddiv>
 800164e:	4602      	mov	r2, r0
 8001650:	460b      	mov	r3, r1
 8001652:	4610      	mov	r0, r2
 8001654:	4619      	mov	r1, r3
 8001656:	f7ff f959 	bl	800090c <__aeabi_d2f>
 800165a:	4602      	mov	r2, r0
 800165c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800165e:	601a      	str	r2, [r3, #0]
}
 8001660:	bf00      	nop
 8001662:	3720      	adds	r7, #32
 8001664:	46bd      	mov	sp, r7
 8001666:	bdb0      	pop	{r4, r5, r7, pc}
 8001668:	40e00000 	.word	0x40e00000

0800166c <MPU6050_GetYawRate>:

// 获取Z轴角速度（用于寻迹小车直线保持）
float MPU6050_GetYawRate(void)
{
 800166c:	b590      	push	{r4, r7, lr}
 800166e:	b089      	sub	sp, #36	@ 0x24
 8001670:	af02      	add	r7, sp, #8
	float accX, accY, accZ, gyroX, gyroY, gyroZ;
	IMU_GetData(&accX, &accY, &accZ, &gyroX, &gyroY, &gyroZ);
 8001672:	f107 0408 	add.w	r4, r7, #8
 8001676:	f107 020c 	add.w	r2, r7, #12
 800167a:	f107 0110 	add.w	r1, r7, #16
 800167e:	f107 0014 	add.w	r0, r7, #20
 8001682:	463b      	mov	r3, r7
 8001684:	9301      	str	r3, [sp, #4]
 8001686:	1d3b      	adds	r3, r7, #4
 8001688:	9300      	str	r3, [sp, #0]
 800168a:	4623      	mov	r3, r4
 800168c:	f7ff ff48 	bl	8001520 <IMU_GetData>
	return gyroZ;  // 返回Z轴角速度(°/s)
 8001690:	683b      	ldr	r3, [r7, #0]
}
 8001692:	4618      	mov	r0, r3
 8001694:	371c      	adds	r7, #28
 8001696:	46bd      	mov	sp, r7
 8001698:	bd90      	pop	{r4, r7, pc}
	...

0800169c <MyI2C_W_SCL>:
#include "main.h"
#include "MPU6050.h"

void MyI2C_W_SCL(uint8_t BitValue)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b084      	sub	sp, #16
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	4603      	mov	r3, r0
 80016a4:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(IMU_GPIO_Port, IMU_SCL_Pin, (GPIO_PinState)BitValue);
 80016a6:	79fb      	ldrb	r3, [r7, #7]
 80016a8:	461a      	mov	r2, r3
 80016aa:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80016ae:	4808      	ldr	r0, [pc, #32]	@ (80016d0 <MyI2C_W_SCL+0x34>)
 80016b0:	f001 fd05 	bl	80030be <HAL_GPIO_WritePin>
	for(uint16_t i = 0; i < 10; i++);  
 80016b4:	2300      	movs	r3, #0
 80016b6:	81fb      	strh	r3, [r7, #14]
 80016b8:	e002      	b.n	80016c0 <MyI2C_W_SCL+0x24>
 80016ba:	89fb      	ldrh	r3, [r7, #14]
 80016bc:	3301      	adds	r3, #1
 80016be:	81fb      	strh	r3, [r7, #14]
 80016c0:	89fb      	ldrh	r3, [r7, #14]
 80016c2:	2b09      	cmp	r3, #9
 80016c4:	d9f9      	bls.n	80016ba <MyI2C_W_SCL+0x1e>
}
 80016c6:	bf00      	nop
 80016c8:	bf00      	nop
 80016ca:	3710      	adds	r7, #16
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bd80      	pop	{r7, pc}
 80016d0:	40010c00 	.word	0x40010c00

080016d4 <MyI2C_W_SDA>:

void MyI2C_W_SDA(uint8_t BitValue)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b084      	sub	sp, #16
 80016d8:	af00      	add	r7, sp, #0
 80016da:	4603      	mov	r3, r0
 80016dc:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(IMU_GPIO_Port, IMU_SDA_Pin, (GPIO_PinState)BitValue);
 80016de:	79fb      	ldrb	r3, [r7, #7]
 80016e0:	461a      	mov	r2, r3
 80016e2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80016e6:	4808      	ldr	r0, [pc, #32]	@ (8001708 <MyI2C_W_SDA+0x34>)
 80016e8:	f001 fce9 	bl	80030be <HAL_GPIO_WritePin>
	for(uint16_t i = 0; i < 10; i++);  
 80016ec:	2300      	movs	r3, #0
 80016ee:	81fb      	strh	r3, [r7, #14]
 80016f0:	e002      	b.n	80016f8 <MyI2C_W_SDA+0x24>
 80016f2:	89fb      	ldrh	r3, [r7, #14]
 80016f4:	3301      	adds	r3, #1
 80016f6:	81fb      	strh	r3, [r7, #14]
 80016f8:	89fb      	ldrh	r3, [r7, #14]
 80016fa:	2b09      	cmp	r3, #9
 80016fc:	d9f9      	bls.n	80016f2 <MyI2C_W_SDA+0x1e>
}
 80016fe:	bf00      	nop
 8001700:	bf00      	nop
 8001702:	3710      	adds	r7, #16
 8001704:	46bd      	mov	sp, r7
 8001706:	bd80      	pop	{r7, pc}
 8001708:	40010c00 	.word	0x40010c00

0800170c <MyI2C_R_SDA>:

uint8_t MyI2C_R_SDA(void)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b082      	sub	sp, #8
 8001710:	af00      	add	r7, sp, #0
	uint8_t BitValue;
	BitValue = HAL_GPIO_ReadPin(IMU_GPIO_Port, IMU_SDA_Pin);
 8001712:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001716:	4809      	ldr	r0, [pc, #36]	@ (800173c <MyI2C_R_SDA+0x30>)
 8001718:	f001 fcba 	bl	8003090 <HAL_GPIO_ReadPin>
 800171c:	4603      	mov	r3, r0
 800171e:	717b      	strb	r3, [r7, #5]
	for(uint16_t i = 0; i < 10; i++);  
 8001720:	2300      	movs	r3, #0
 8001722:	80fb      	strh	r3, [r7, #6]
 8001724:	e002      	b.n	800172c <MyI2C_R_SDA+0x20>
 8001726:	88fb      	ldrh	r3, [r7, #6]
 8001728:	3301      	adds	r3, #1
 800172a:	80fb      	strh	r3, [r7, #6]
 800172c:	88fb      	ldrh	r3, [r7, #6]
 800172e:	2b09      	cmp	r3, #9
 8001730:	d9f9      	bls.n	8001726 <MyI2C_R_SDA+0x1a>
	return BitValue;
 8001732:	797b      	ldrb	r3, [r7, #5]
}
 8001734:	4618      	mov	r0, r3
 8001736:	3708      	adds	r7, #8
 8001738:	46bd      	mov	sp, r7
 800173a:	bd80      	pop	{r7, pc}
 800173c:	40010c00 	.word	0x40010c00

08001740 <MyI2C_Init>:

void MyI2C_Init(void)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b084      	sub	sp, #16
 8001744:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure = {0};
 8001746:	463b      	mov	r3, r7
 8001748:	2200      	movs	r2, #0
 800174a:	601a      	str	r2, [r3, #0]
 800174c:	605a      	str	r2, [r3, #4]
 800174e:	609a      	str	r2, [r3, #8]
 8001750:	60da      	str	r2, [r3, #12]
	
	// HAL库中时钟在MX_GPIO_Init()中已使能，这里只配置GPIO
	GPIO_InitStructure.Pin = IMU_SCL_Pin | IMU_SDA_Pin;
 8001752:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001756:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_OD;  // 开漏输出
 8001758:	2311      	movs	r3, #17
 800175a:	607b      	str	r3, [r7, #4]
	GPIO_InitStructure.Pull = GPIO_NOPULL;
 800175c:	2300      	movs	r3, #0
 800175e:	60bb      	str	r3, [r7, #8]
	GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 8001760:	2303      	movs	r3, #3
 8001762:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(IMU_GPIO_Port, &GPIO_InitStructure);
 8001764:	463b      	mov	r3, r7
 8001766:	4619      	mov	r1, r3
 8001768:	4806      	ldr	r0, [pc, #24]	@ (8001784 <MyI2C_Init+0x44>)
 800176a:	f001 fb0d 	bl	8002d88 <HAL_GPIO_Init>
	
	// SCL和SDA初始化为高电平
	HAL_GPIO_WritePin(IMU_GPIO_Port, IMU_SCL_Pin | IMU_SDA_Pin, GPIO_PIN_SET);
 800176e:	2201      	movs	r2, #1
 8001770:	f44f 6140 	mov.w	r1, #3072	@ 0xc00
 8001774:	4803      	ldr	r0, [pc, #12]	@ (8001784 <MyI2C_Init+0x44>)
 8001776:	f001 fca2 	bl	80030be <HAL_GPIO_WritePin>
}
 800177a:	bf00      	nop
 800177c:	3710      	adds	r7, #16
 800177e:	46bd      	mov	sp, r7
 8001780:	bd80      	pop	{r7, pc}
 8001782:	bf00      	nop
 8001784:	40010c00 	.word	0x40010c00

08001788 <MyI2C_Start>:

void MyI2C_Start(void)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	af00      	add	r7, sp, #0
	MyI2C_W_SDA(1);
 800178c:	2001      	movs	r0, #1
 800178e:	f7ff ffa1 	bl	80016d4 <MyI2C_W_SDA>
	MyI2C_W_SCL(1);
 8001792:	2001      	movs	r0, #1
 8001794:	f7ff ff82 	bl	800169c <MyI2C_W_SCL>
	MyI2C_W_SDA(0);
 8001798:	2000      	movs	r0, #0
 800179a:	f7ff ff9b 	bl	80016d4 <MyI2C_W_SDA>
	MyI2C_W_SCL(0);
 800179e:	2000      	movs	r0, #0
 80017a0:	f7ff ff7c 	bl	800169c <MyI2C_W_SCL>
}
 80017a4:	bf00      	nop
 80017a6:	bd80      	pop	{r7, pc}

080017a8 <MyI2C_Stop>:

void MyI2C_Stop(void)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	af00      	add	r7, sp, #0
	MyI2C_W_SDA(0);
 80017ac:	2000      	movs	r0, #0
 80017ae:	f7ff ff91 	bl	80016d4 <MyI2C_W_SDA>
	MyI2C_W_SCL(1);
 80017b2:	2001      	movs	r0, #1
 80017b4:	f7ff ff72 	bl	800169c <MyI2C_W_SCL>
	MyI2C_W_SDA(1);
 80017b8:	2001      	movs	r0, #1
 80017ba:	f7ff ff8b 	bl	80016d4 <MyI2C_W_SDA>
}
 80017be:	bf00      	nop
 80017c0:	bd80      	pop	{r7, pc}

080017c2 <MyI2C_SendByte>:

void MyI2C_SendByte(uint8_t Byte)
{
 80017c2:	b580      	push	{r7, lr}
 80017c4:	b084      	sub	sp, #16
 80017c6:	af00      	add	r7, sp, #0
 80017c8:	4603      	mov	r3, r0
 80017ca:	71fb      	strb	r3, [r7, #7]
	uint8_t i;
	for (i = 0; i < 8; i ++)
 80017cc:	2300      	movs	r3, #0
 80017ce:	73fb      	strb	r3, [r7, #15]
 80017d0:	e015      	b.n	80017fe <MyI2C_SendByte+0x3c>
	{
		MyI2C_W_SDA(Byte & (0x80 >> i));
 80017d2:	7bfb      	ldrb	r3, [r7, #15]
 80017d4:	2280      	movs	r2, #128	@ 0x80
 80017d6:	fa42 f303 	asr.w	r3, r2, r3
 80017da:	b25a      	sxtb	r2, r3
 80017dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017e0:	4013      	ands	r3, r2
 80017e2:	b25b      	sxtb	r3, r3
 80017e4:	b2db      	uxtb	r3, r3
 80017e6:	4618      	mov	r0, r3
 80017e8:	f7ff ff74 	bl	80016d4 <MyI2C_W_SDA>
		MyI2C_W_SCL(1);
 80017ec:	2001      	movs	r0, #1
 80017ee:	f7ff ff55 	bl	800169c <MyI2C_W_SCL>
		MyI2C_W_SCL(0);
 80017f2:	2000      	movs	r0, #0
 80017f4:	f7ff ff52 	bl	800169c <MyI2C_W_SCL>
	for (i = 0; i < 8; i ++)
 80017f8:	7bfb      	ldrb	r3, [r7, #15]
 80017fa:	3301      	adds	r3, #1
 80017fc:	73fb      	strb	r3, [r7, #15]
 80017fe:	7bfb      	ldrb	r3, [r7, #15]
 8001800:	2b07      	cmp	r3, #7
 8001802:	d9e6      	bls.n	80017d2 <MyI2C_SendByte+0x10>
	}
}
 8001804:	bf00      	nop
 8001806:	bf00      	nop
 8001808:	3710      	adds	r7, #16
 800180a:	46bd      	mov	sp, r7
 800180c:	bd80      	pop	{r7, pc}

0800180e <MyI2C_ReceiveByte>:

uint8_t MyI2C_ReceiveByte(void)
{
 800180e:	b580      	push	{r7, lr}
 8001810:	b082      	sub	sp, #8
 8001812:	af00      	add	r7, sp, #0
	uint8_t i, Byte = 0x00;
 8001814:	2300      	movs	r3, #0
 8001816:	71bb      	strb	r3, [r7, #6]
	MyI2C_W_SDA(1);
 8001818:	2001      	movs	r0, #1
 800181a:	f7ff ff5b 	bl	80016d4 <MyI2C_W_SDA>
	for (i = 0; i < 8; i ++)
 800181e:	2300      	movs	r3, #0
 8001820:	71fb      	strb	r3, [r7, #7]
 8001822:	e017      	b.n	8001854 <MyI2C_ReceiveByte+0x46>
	{
		MyI2C_W_SCL(1);
 8001824:	2001      	movs	r0, #1
 8001826:	f7ff ff39 	bl	800169c <MyI2C_W_SCL>
		if (MyI2C_R_SDA() == 1){Byte |= (0x80 >> i);}
 800182a:	f7ff ff6f 	bl	800170c <MyI2C_R_SDA>
 800182e:	4603      	mov	r3, r0
 8001830:	2b01      	cmp	r3, #1
 8001832:	d109      	bne.n	8001848 <MyI2C_ReceiveByte+0x3a>
 8001834:	79fb      	ldrb	r3, [r7, #7]
 8001836:	2280      	movs	r2, #128	@ 0x80
 8001838:	fa42 f303 	asr.w	r3, r2, r3
 800183c:	b25a      	sxtb	r2, r3
 800183e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001842:	4313      	orrs	r3, r2
 8001844:	b25b      	sxtb	r3, r3
 8001846:	71bb      	strb	r3, [r7, #6]
		MyI2C_W_SCL(0);
 8001848:	2000      	movs	r0, #0
 800184a:	f7ff ff27 	bl	800169c <MyI2C_W_SCL>
	for (i = 0; i < 8; i ++)
 800184e:	79fb      	ldrb	r3, [r7, #7]
 8001850:	3301      	adds	r3, #1
 8001852:	71fb      	strb	r3, [r7, #7]
 8001854:	79fb      	ldrb	r3, [r7, #7]
 8001856:	2b07      	cmp	r3, #7
 8001858:	d9e4      	bls.n	8001824 <MyI2C_ReceiveByte+0x16>
	}
	return Byte;
 800185a:	79bb      	ldrb	r3, [r7, #6]
}
 800185c:	4618      	mov	r0, r3
 800185e:	3708      	adds	r7, #8
 8001860:	46bd      	mov	sp, r7
 8001862:	bd80      	pop	{r7, pc}

08001864 <MyI2C_SendAck>:

void MyI2C_SendAck(uint8_t AckBit)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b082      	sub	sp, #8
 8001868:	af00      	add	r7, sp, #0
 800186a:	4603      	mov	r3, r0
 800186c:	71fb      	strb	r3, [r7, #7]
	MyI2C_W_SDA(AckBit);
 800186e:	79fb      	ldrb	r3, [r7, #7]
 8001870:	4618      	mov	r0, r3
 8001872:	f7ff ff2f 	bl	80016d4 <MyI2C_W_SDA>
	MyI2C_W_SCL(1);
 8001876:	2001      	movs	r0, #1
 8001878:	f7ff ff10 	bl	800169c <MyI2C_W_SCL>
	MyI2C_W_SCL(0);
 800187c:	2000      	movs	r0, #0
 800187e:	f7ff ff0d 	bl	800169c <MyI2C_W_SCL>
}
 8001882:	bf00      	nop
 8001884:	3708      	adds	r7, #8
 8001886:	46bd      	mov	sp, r7
 8001888:	bd80      	pop	{r7, pc}

0800188a <MyI2C_ReceiveAck>:

uint8_t MyI2C_ReceiveAck(void)
{
 800188a:	b580      	push	{r7, lr}
 800188c:	b082      	sub	sp, #8
 800188e:	af00      	add	r7, sp, #0
	uint8_t AckBit;
	MyI2C_W_SDA(1);
 8001890:	2001      	movs	r0, #1
 8001892:	f7ff ff1f 	bl	80016d4 <MyI2C_W_SDA>
	MyI2C_W_SCL(1);
 8001896:	2001      	movs	r0, #1
 8001898:	f7ff ff00 	bl	800169c <MyI2C_W_SCL>
	AckBit = MyI2C_R_SDA();
 800189c:	f7ff ff36 	bl	800170c <MyI2C_R_SDA>
 80018a0:	4603      	mov	r3, r0
 80018a2:	71fb      	strb	r3, [r7, #7]
	MyI2C_W_SCL(0);
 80018a4:	2000      	movs	r0, #0
 80018a6:	f7ff fef9 	bl	800169c <MyI2C_W_SCL>
	return AckBit;
 80018aa:	79fb      	ldrb	r3, [r7, #7]
}
 80018ac:	4618      	mov	r0, r3
 80018ae:	3708      	adds	r7, #8
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bd80      	pop	{r7, pc}

080018b4 <OLED_I2C_Delay>:
#define OLED_W_SCL(x)		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, (GPIO_PinState)(x))
#define OLED_W_SDA(x)		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, (GPIO_PinState)(x))

/*I2C延时函数，调整延时时间可改变I2C速度*/
static void OLED_I2C_Delay(void)
{
 80018b4:	b480      	push	{r7}
 80018b6:	b083      	sub	sp, #12
 80018b8:	af00      	add	r7, sp, #0
	uint8_t i = 10;  // 调整这个值可以改变I2C速度，值越大速度越慢但越稳定
 80018ba:	230a      	movs	r3, #10
 80018bc:	71fb      	strb	r3, [r7, #7]
	while(i--);
 80018be:	bf00      	nop
 80018c0:	79fb      	ldrb	r3, [r7, #7]
 80018c2:	1e5a      	subs	r2, r3, #1
 80018c4:	71fa      	strb	r2, [r7, #7]
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d1fa      	bne.n	80018c0 <OLED_I2C_Delay+0xc>
}
 80018ca:	bf00      	nop
 80018cc:	bf00      	nop
 80018ce:	370c      	adds	r7, #12
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bc80      	pop	{r7}
 80018d4:	4770      	bx	lr
	...

080018d8 <OLED_I2C_Init>:

/*引脚初始化*/
void OLED_I2C_Init(void)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b086      	sub	sp, #24
 80018dc:	af00      	add	r7, sp, #0
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018de:	4b1b      	ldr	r3, [pc, #108]	@ (800194c <OLED_I2C_Init+0x74>)
 80018e0:	699b      	ldr	r3, [r3, #24]
 80018e2:	4a1a      	ldr	r2, [pc, #104]	@ (800194c <OLED_I2C_Init+0x74>)
 80018e4:	f043 0308 	orr.w	r3, r3, #8
 80018e8:	6193      	str	r3, [r2, #24]
 80018ea:	4b18      	ldr	r3, [pc, #96]	@ (800194c <OLED_I2C_Init+0x74>)
 80018ec:	699b      	ldr	r3, [r3, #24]
 80018ee:	f003 0308 	and.w	r3, r3, #8
 80018f2:	607b      	str	r3, [r7, #4]
 80018f4:	687b      	ldr	r3, [r7, #4]
	
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018f6:	f107 0308 	add.w	r3, r7, #8
 80018fa:	2200      	movs	r2, #0
 80018fc:	601a      	str	r2, [r3, #0]
 80018fe:	605a      	str	r2, [r3, #4]
 8001900:	609a      	str	r2, [r3, #8]
 8001902:	60da      	str	r2, [r3, #12]
 	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001904:	2311      	movs	r3, #17
 8001906:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001908:	2303      	movs	r3, #3
 800190a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 800190c:	2301      	movs	r3, #1
 800190e:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001910:	2340      	movs	r3, #64	@ 0x40
 8001912:	60bb      	str	r3, [r7, #8]
 	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001914:	f107 0308 	add.w	r3, r7, #8
 8001918:	4619      	mov	r1, r3
 800191a:	480d      	ldr	r0, [pc, #52]	@ (8001950 <OLED_I2C_Init+0x78>)
 800191c:	f001 fa34 	bl	8002d88 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001920:	2380      	movs	r3, #128	@ 0x80
 8001922:	60bb      	str	r3, [r7, #8]
 	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001924:	f107 0308 	add.w	r3, r7, #8
 8001928:	4619      	mov	r1, r3
 800192a:	4809      	ldr	r0, [pc, #36]	@ (8001950 <OLED_I2C_Init+0x78>)
 800192c:	f001 fa2c 	bl	8002d88 <HAL_GPIO_Init>
	
	OLED_W_SCL(1);
 8001930:	2201      	movs	r2, #1
 8001932:	2140      	movs	r1, #64	@ 0x40
 8001934:	4806      	ldr	r0, [pc, #24]	@ (8001950 <OLED_I2C_Init+0x78>)
 8001936:	f001 fbc2 	bl	80030be <HAL_GPIO_WritePin>
	OLED_W_SDA(1);
 800193a:	2201      	movs	r2, #1
 800193c:	2180      	movs	r1, #128	@ 0x80
 800193e:	4804      	ldr	r0, [pc, #16]	@ (8001950 <OLED_I2C_Init+0x78>)
 8001940:	f001 fbbd 	bl	80030be <HAL_GPIO_WritePin>
}
 8001944:	bf00      	nop
 8001946:	3718      	adds	r7, #24
 8001948:	46bd      	mov	sp, r7
 800194a:	bd80      	pop	{r7, pc}
 800194c:	40021000 	.word	0x40021000
 8001950:	40010c00 	.word	0x40010c00

08001954 <OLED_I2C_Start>:
  * @brief  I2C开始
  * @param  无
  * @retval 无
  */
void OLED_I2C_Start(void)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	af00      	add	r7, sp, #0
	OLED_W_SDA(1);
 8001958:	2201      	movs	r2, #1
 800195a:	2180      	movs	r1, #128	@ 0x80
 800195c:	480d      	ldr	r0, [pc, #52]	@ (8001994 <OLED_I2C_Start+0x40>)
 800195e:	f001 fbae 	bl	80030be <HAL_GPIO_WritePin>
	OLED_I2C_Delay();
 8001962:	f7ff ffa7 	bl	80018b4 <OLED_I2C_Delay>
	OLED_W_SCL(1);
 8001966:	2201      	movs	r2, #1
 8001968:	2140      	movs	r1, #64	@ 0x40
 800196a:	480a      	ldr	r0, [pc, #40]	@ (8001994 <OLED_I2C_Start+0x40>)
 800196c:	f001 fba7 	bl	80030be <HAL_GPIO_WritePin>
	OLED_I2C_Delay();
 8001970:	f7ff ffa0 	bl	80018b4 <OLED_I2C_Delay>
	OLED_W_SDA(0);
 8001974:	2200      	movs	r2, #0
 8001976:	2180      	movs	r1, #128	@ 0x80
 8001978:	4806      	ldr	r0, [pc, #24]	@ (8001994 <OLED_I2C_Start+0x40>)
 800197a:	f001 fba0 	bl	80030be <HAL_GPIO_WritePin>
	OLED_I2C_Delay();
 800197e:	f7ff ff99 	bl	80018b4 <OLED_I2C_Delay>
	OLED_W_SCL(0);
 8001982:	2200      	movs	r2, #0
 8001984:	2140      	movs	r1, #64	@ 0x40
 8001986:	4803      	ldr	r0, [pc, #12]	@ (8001994 <OLED_I2C_Start+0x40>)
 8001988:	f001 fb99 	bl	80030be <HAL_GPIO_WritePin>
	OLED_I2C_Delay();
 800198c:	f7ff ff92 	bl	80018b4 <OLED_I2C_Delay>
}
 8001990:	bf00      	nop
 8001992:	bd80      	pop	{r7, pc}
 8001994:	40010c00 	.word	0x40010c00

08001998 <OLED_I2C_Stop>:
  * @brief  I2C停止
  * @param  无
  * @retval 无
  */
void OLED_I2C_Stop(void)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	af00      	add	r7, sp, #0
	OLED_W_SDA(0);
 800199c:	2200      	movs	r2, #0
 800199e:	2180      	movs	r1, #128	@ 0x80
 80019a0:	480a      	ldr	r0, [pc, #40]	@ (80019cc <OLED_I2C_Stop+0x34>)
 80019a2:	f001 fb8c 	bl	80030be <HAL_GPIO_WritePin>
	OLED_I2C_Delay();
 80019a6:	f7ff ff85 	bl	80018b4 <OLED_I2C_Delay>
	OLED_W_SCL(1);
 80019aa:	2201      	movs	r2, #1
 80019ac:	2140      	movs	r1, #64	@ 0x40
 80019ae:	4807      	ldr	r0, [pc, #28]	@ (80019cc <OLED_I2C_Stop+0x34>)
 80019b0:	f001 fb85 	bl	80030be <HAL_GPIO_WritePin>
	OLED_I2C_Delay();
 80019b4:	f7ff ff7e 	bl	80018b4 <OLED_I2C_Delay>
	OLED_W_SDA(1);
 80019b8:	2201      	movs	r2, #1
 80019ba:	2180      	movs	r1, #128	@ 0x80
 80019bc:	4803      	ldr	r0, [pc, #12]	@ (80019cc <OLED_I2C_Stop+0x34>)
 80019be:	f001 fb7e 	bl	80030be <HAL_GPIO_WritePin>
	OLED_I2C_Delay();
 80019c2:	f7ff ff77 	bl	80018b4 <OLED_I2C_Delay>
}
 80019c6:	bf00      	nop
 80019c8:	bd80      	pop	{r7, pc}
 80019ca:	bf00      	nop
 80019cc:	40010c00 	.word	0x40010c00

080019d0 <OLED_I2C_SendByte>:
  * @brief  I2C发送一个字节
  * @param  Byte 要发送的一个字节
  * @retval 无
  */
void OLED_I2C_SendByte(uint8_t Byte)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b084      	sub	sp, #16
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	4603      	mov	r3, r0
 80019d8:	71fb      	strb	r3, [r7, #7]
	uint8_t i;
	for (i = 0; i < 8; i++)
 80019da:	2300      	movs	r3, #0
 80019dc:	73fb      	strb	r3, [r7, #15]
 80019de:	e021      	b.n	8001a24 <OLED_I2C_SendByte+0x54>
	{
		OLED_W_SDA(Byte & (0x80 >> i));
 80019e0:	7bfb      	ldrb	r3, [r7, #15]
 80019e2:	2280      	movs	r2, #128	@ 0x80
 80019e4:	fa42 f303 	asr.w	r3, r2, r3
 80019e8:	b25a      	sxtb	r2, r3
 80019ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019ee:	4013      	ands	r3, r2
 80019f0:	b25b      	sxtb	r3, r3
 80019f2:	b2db      	uxtb	r3, r3
 80019f4:	461a      	mov	r2, r3
 80019f6:	2180      	movs	r1, #128	@ 0x80
 80019f8:	4815      	ldr	r0, [pc, #84]	@ (8001a50 <OLED_I2C_SendByte+0x80>)
 80019fa:	f001 fb60 	bl	80030be <HAL_GPIO_WritePin>
		OLED_I2C_Delay();
 80019fe:	f7ff ff59 	bl	80018b4 <OLED_I2C_Delay>
		OLED_W_SCL(1);
 8001a02:	2201      	movs	r2, #1
 8001a04:	2140      	movs	r1, #64	@ 0x40
 8001a06:	4812      	ldr	r0, [pc, #72]	@ (8001a50 <OLED_I2C_SendByte+0x80>)
 8001a08:	f001 fb59 	bl	80030be <HAL_GPIO_WritePin>
		OLED_I2C_Delay();
 8001a0c:	f7ff ff52 	bl	80018b4 <OLED_I2C_Delay>
		OLED_W_SCL(0);
 8001a10:	2200      	movs	r2, #0
 8001a12:	2140      	movs	r1, #64	@ 0x40
 8001a14:	480e      	ldr	r0, [pc, #56]	@ (8001a50 <OLED_I2C_SendByte+0x80>)
 8001a16:	f001 fb52 	bl	80030be <HAL_GPIO_WritePin>
		OLED_I2C_Delay();
 8001a1a:	f7ff ff4b 	bl	80018b4 <OLED_I2C_Delay>
	for (i = 0; i < 8; i++)
 8001a1e:	7bfb      	ldrb	r3, [r7, #15]
 8001a20:	3301      	adds	r3, #1
 8001a22:	73fb      	strb	r3, [r7, #15]
 8001a24:	7bfb      	ldrb	r3, [r7, #15]
 8001a26:	2b07      	cmp	r3, #7
 8001a28:	d9da      	bls.n	80019e0 <OLED_I2C_SendByte+0x10>
	}
	OLED_W_SCL(1);	//额外的一个时钟，不处理应答信号
 8001a2a:	2201      	movs	r2, #1
 8001a2c:	2140      	movs	r1, #64	@ 0x40
 8001a2e:	4808      	ldr	r0, [pc, #32]	@ (8001a50 <OLED_I2C_SendByte+0x80>)
 8001a30:	f001 fb45 	bl	80030be <HAL_GPIO_WritePin>
	OLED_I2C_Delay();
 8001a34:	f7ff ff3e 	bl	80018b4 <OLED_I2C_Delay>
	OLED_W_SCL(0);
 8001a38:	2200      	movs	r2, #0
 8001a3a:	2140      	movs	r1, #64	@ 0x40
 8001a3c:	4804      	ldr	r0, [pc, #16]	@ (8001a50 <OLED_I2C_SendByte+0x80>)
 8001a3e:	f001 fb3e 	bl	80030be <HAL_GPIO_WritePin>
	OLED_I2C_Delay();
 8001a42:	f7ff ff37 	bl	80018b4 <OLED_I2C_Delay>
}
 8001a46:	bf00      	nop
 8001a48:	3710      	adds	r7, #16
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd80      	pop	{r7, pc}
 8001a4e:	bf00      	nop
 8001a50:	40010c00 	.word	0x40010c00

08001a54 <OLED_WriteCommand>:
  * @brief  OLED写命令
  * @param  Command 要写入的命令
  * @retval 无
  */
void OLED_WriteCommand(uint8_t Command)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b082      	sub	sp, #8
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	71fb      	strb	r3, [r7, #7]
	OLED_I2C_Start();
 8001a5e:	f7ff ff79 	bl	8001954 <OLED_I2C_Start>
	OLED_I2C_SendByte(0x78);		//从机地址
 8001a62:	2078      	movs	r0, #120	@ 0x78
 8001a64:	f7ff ffb4 	bl	80019d0 <OLED_I2C_SendByte>
	OLED_I2C_SendByte(0x00);		//写命令
 8001a68:	2000      	movs	r0, #0
 8001a6a:	f7ff ffb1 	bl	80019d0 <OLED_I2C_SendByte>
	OLED_I2C_SendByte(Command); 
 8001a6e:	79fb      	ldrb	r3, [r7, #7]
 8001a70:	4618      	mov	r0, r3
 8001a72:	f7ff ffad 	bl	80019d0 <OLED_I2C_SendByte>
	OLED_I2C_Stop();
 8001a76:	f7ff ff8f 	bl	8001998 <OLED_I2C_Stop>
}
 8001a7a:	bf00      	nop
 8001a7c:	3708      	adds	r7, #8
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd80      	pop	{r7, pc}

08001a82 <OLED_WriteData>:
  * @brief  OLED写数据
  * @param  Data 要写入的数据
  * @retval 无
  */
void OLED_WriteData(uint8_t Data)
{
 8001a82:	b580      	push	{r7, lr}
 8001a84:	b082      	sub	sp, #8
 8001a86:	af00      	add	r7, sp, #0
 8001a88:	4603      	mov	r3, r0
 8001a8a:	71fb      	strb	r3, [r7, #7]
	OLED_I2C_Start();
 8001a8c:	f7ff ff62 	bl	8001954 <OLED_I2C_Start>
	OLED_I2C_SendByte(0x78);		//从机地址
 8001a90:	2078      	movs	r0, #120	@ 0x78
 8001a92:	f7ff ff9d 	bl	80019d0 <OLED_I2C_SendByte>
	OLED_I2C_SendByte(0x40);		//写数据
 8001a96:	2040      	movs	r0, #64	@ 0x40
 8001a98:	f7ff ff9a 	bl	80019d0 <OLED_I2C_SendByte>
	OLED_I2C_SendByte(Data);
 8001a9c:	79fb      	ldrb	r3, [r7, #7]
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	f7ff ff96 	bl	80019d0 <OLED_I2C_SendByte>
	OLED_I2C_Stop();
 8001aa4:	f7ff ff78 	bl	8001998 <OLED_I2C_Stop>
}
 8001aa8:	bf00      	nop
 8001aaa:	3708      	adds	r7, #8
 8001aac:	46bd      	mov	sp, r7
 8001aae:	bd80      	pop	{r7, pc}

08001ab0 <OLED_SetCursor>:
  * @param  Y 以左上角为原点，向下方向的坐标，范围：0~7
  * @param  X 以左上角为原点，向右方向的坐标，范围：0~127
  * @retval 无
  */
void OLED_SetCursor(uint8_t Y, uint8_t X)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b082      	sub	sp, #8
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	460a      	mov	r2, r1
 8001aba:	71fb      	strb	r3, [r7, #7]
 8001abc:	4613      	mov	r3, r2
 8001abe:	71bb      	strb	r3, [r7, #6]
	OLED_WriteCommand(0xB0 | Y);					//设置Y位置
 8001ac0:	79fb      	ldrb	r3, [r7, #7]
 8001ac2:	f063 034f 	orn	r3, r3, #79	@ 0x4f
 8001ac6:	b2db      	uxtb	r3, r3
 8001ac8:	4618      	mov	r0, r3
 8001aca:	f7ff ffc3 	bl	8001a54 <OLED_WriteCommand>
	OLED_WriteCommand(0x10 | ((X & 0xF0) >> 4));	//设置X位置高4位
 8001ace:	79bb      	ldrb	r3, [r7, #6]
 8001ad0:	091b      	lsrs	r3, r3, #4
 8001ad2:	b2db      	uxtb	r3, r3
 8001ad4:	f043 0310 	orr.w	r3, r3, #16
 8001ad8:	b2db      	uxtb	r3, r3
 8001ada:	4618      	mov	r0, r3
 8001adc:	f7ff ffba 	bl	8001a54 <OLED_WriteCommand>
	OLED_WriteCommand(0x00 | (X & 0x0F));			//设置X位置低4位
 8001ae0:	79bb      	ldrb	r3, [r7, #6]
 8001ae2:	f003 030f 	and.w	r3, r3, #15
 8001ae6:	b2db      	uxtb	r3, r3
 8001ae8:	4618      	mov	r0, r3
 8001aea:	f7ff ffb3 	bl	8001a54 <OLED_WriteCommand>
}
 8001aee:	bf00      	nop
 8001af0:	3708      	adds	r7, #8
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bd80      	pop	{r7, pc}

08001af6 <OLED_Clear>:
  * @brief  OLED清屏
  * @param  无
  * @retval 无
  */
void OLED_Clear(void)
{  
 8001af6:	b580      	push	{r7, lr}
 8001af8:	b082      	sub	sp, #8
 8001afa:	af00      	add	r7, sp, #0
	uint8_t i, j;
	for (j = 0; j < 8; j++)
 8001afc:	2300      	movs	r3, #0
 8001afe:	71bb      	strb	r3, [r7, #6]
 8001b00:	e014      	b.n	8001b2c <OLED_Clear+0x36>
	{
		OLED_SetCursor(j, 0);
 8001b02:	79bb      	ldrb	r3, [r7, #6]
 8001b04:	2100      	movs	r1, #0
 8001b06:	4618      	mov	r0, r3
 8001b08:	f7ff ffd2 	bl	8001ab0 <OLED_SetCursor>
		for(i = 0; i < 128; i++)
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	71fb      	strb	r3, [r7, #7]
 8001b10:	e005      	b.n	8001b1e <OLED_Clear+0x28>
		{
			OLED_WriteData(0x00);
 8001b12:	2000      	movs	r0, #0
 8001b14:	f7ff ffb5 	bl	8001a82 <OLED_WriteData>
		for(i = 0; i < 128; i++)
 8001b18:	79fb      	ldrb	r3, [r7, #7]
 8001b1a:	3301      	adds	r3, #1
 8001b1c:	71fb      	strb	r3, [r7, #7]
 8001b1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	daf5      	bge.n	8001b12 <OLED_Clear+0x1c>
	for (j = 0; j < 8; j++)
 8001b26:	79bb      	ldrb	r3, [r7, #6]
 8001b28:	3301      	adds	r3, #1
 8001b2a:	71bb      	strb	r3, [r7, #6]
 8001b2c:	79bb      	ldrb	r3, [r7, #6]
 8001b2e:	2b07      	cmp	r3, #7
 8001b30:	d9e7      	bls.n	8001b02 <OLED_Clear+0xc>
		}
	}
}
 8001b32:	bf00      	nop
 8001b34:	bf00      	nop
 8001b36:	3708      	adds	r7, #8
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	bd80      	pop	{r7, pc}

08001b3c <OLED_ShowChar>:
  * @param  Column 列位置，范围：1~16
  * @param  Char 要显示的一个字符，范围：ASCII可见字符
  * @retval 无
  */
void OLED_ShowChar(uint8_t Line, uint8_t Column, char Char)
{      	
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b084      	sub	sp, #16
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	4603      	mov	r3, r0
 8001b44:	71fb      	strb	r3, [r7, #7]
 8001b46:	460b      	mov	r3, r1
 8001b48:	71bb      	strb	r3, [r7, #6]
 8001b4a:	4613      	mov	r3, r2
 8001b4c:	717b      	strb	r3, [r7, #5]
	uint8_t i;
	OLED_SetCursor((Line - 1) * 2, (Column - 1) * 8);		//设置光标位置在上半部分
 8001b4e:	79fb      	ldrb	r3, [r7, #7]
 8001b50:	3b01      	subs	r3, #1
 8001b52:	b2db      	uxtb	r3, r3
 8001b54:	005b      	lsls	r3, r3, #1
 8001b56:	b2da      	uxtb	r2, r3
 8001b58:	79bb      	ldrb	r3, [r7, #6]
 8001b5a:	3b01      	subs	r3, #1
 8001b5c:	b2db      	uxtb	r3, r3
 8001b5e:	00db      	lsls	r3, r3, #3
 8001b60:	b2db      	uxtb	r3, r3
 8001b62:	4619      	mov	r1, r3
 8001b64:	4610      	mov	r0, r2
 8001b66:	f7ff ffa3 	bl	8001ab0 <OLED_SetCursor>
	for (i = 0; i < 8; i++)
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	73fb      	strb	r3, [r7, #15]
 8001b6e:	e00e      	b.n	8001b8e <OLED_ShowChar+0x52>
	{
		OLED_WriteData(OLED_F8x16[Char - ' '][i]);			//显示上半部分内容
 8001b70:	797b      	ldrb	r3, [r7, #5]
 8001b72:	f1a3 0220 	sub.w	r2, r3, #32
 8001b76:	7bfb      	ldrb	r3, [r7, #15]
 8001b78:	491b      	ldr	r1, [pc, #108]	@ (8001be8 <OLED_ShowChar+0xac>)
 8001b7a:	0112      	lsls	r2, r2, #4
 8001b7c:	440a      	add	r2, r1
 8001b7e:	4413      	add	r3, r2
 8001b80:	781b      	ldrb	r3, [r3, #0]
 8001b82:	4618      	mov	r0, r3
 8001b84:	f7ff ff7d 	bl	8001a82 <OLED_WriteData>
	for (i = 0; i < 8; i++)
 8001b88:	7bfb      	ldrb	r3, [r7, #15]
 8001b8a:	3301      	adds	r3, #1
 8001b8c:	73fb      	strb	r3, [r7, #15]
 8001b8e:	7bfb      	ldrb	r3, [r7, #15]
 8001b90:	2b07      	cmp	r3, #7
 8001b92:	d9ed      	bls.n	8001b70 <OLED_ShowChar+0x34>
	}
	OLED_SetCursor((Line - 1) * 2 + 1, (Column - 1) * 8);	//设置光标位置在下半部分
 8001b94:	79fb      	ldrb	r3, [r7, #7]
 8001b96:	005b      	lsls	r3, r3, #1
 8001b98:	b2db      	uxtb	r3, r3
 8001b9a:	3b01      	subs	r3, #1
 8001b9c:	b2da      	uxtb	r2, r3
 8001b9e:	79bb      	ldrb	r3, [r7, #6]
 8001ba0:	3b01      	subs	r3, #1
 8001ba2:	b2db      	uxtb	r3, r3
 8001ba4:	00db      	lsls	r3, r3, #3
 8001ba6:	b2db      	uxtb	r3, r3
 8001ba8:	4619      	mov	r1, r3
 8001baa:	4610      	mov	r0, r2
 8001bac:	f7ff ff80 	bl	8001ab0 <OLED_SetCursor>
	for (i = 0; i < 8; i++)
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	73fb      	strb	r3, [r7, #15]
 8001bb4:	e00f      	b.n	8001bd6 <OLED_ShowChar+0x9a>
	{
		OLED_WriteData(OLED_F8x16[Char - ' '][i + 8]);		//显示下半部分内容
 8001bb6:	797b      	ldrb	r3, [r7, #5]
 8001bb8:	f1a3 0220 	sub.w	r2, r3, #32
 8001bbc:	7bfb      	ldrb	r3, [r7, #15]
 8001bbe:	3308      	adds	r3, #8
 8001bc0:	4909      	ldr	r1, [pc, #36]	@ (8001be8 <OLED_ShowChar+0xac>)
 8001bc2:	0112      	lsls	r2, r2, #4
 8001bc4:	440a      	add	r2, r1
 8001bc6:	4413      	add	r3, r2
 8001bc8:	781b      	ldrb	r3, [r3, #0]
 8001bca:	4618      	mov	r0, r3
 8001bcc:	f7ff ff59 	bl	8001a82 <OLED_WriteData>
	for (i = 0; i < 8; i++)
 8001bd0:	7bfb      	ldrb	r3, [r7, #15]
 8001bd2:	3301      	adds	r3, #1
 8001bd4:	73fb      	strb	r3, [r7, #15]
 8001bd6:	7bfb      	ldrb	r3, [r7, #15]
 8001bd8:	2b07      	cmp	r3, #7
 8001bda:	d9ec      	bls.n	8001bb6 <OLED_ShowChar+0x7a>
	}
}
 8001bdc:	bf00      	nop
 8001bde:	bf00      	nop
 8001be0:	3710      	adds	r7, #16
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bd80      	pop	{r7, pc}
 8001be6:	bf00      	nop
 8001be8:	08006288 	.word	0x08006288

08001bec <OLED_ShowString>:
  * @param  Column 起始列位置，范围：1~16
  * @param  String 要显示的字符串，范围：ASCII可见字符
  * @retval 无
  */
void OLED_ShowString(uint8_t Line, uint8_t Column, char *String)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b084      	sub	sp, #16
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	603a      	str	r2, [r7, #0]
 8001bf6:	71fb      	strb	r3, [r7, #7]
 8001bf8:	460b      	mov	r3, r1
 8001bfa:	71bb      	strb	r3, [r7, #6]
	uint8_t i;
	for (i = 0; String[i] != '\0'; i++)
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	73fb      	strb	r3, [r7, #15]
 8001c00:	e00e      	b.n	8001c20 <OLED_ShowString+0x34>
	{
		OLED_ShowChar(Line, Column + i, String[i]);
 8001c02:	79ba      	ldrb	r2, [r7, #6]
 8001c04:	7bfb      	ldrb	r3, [r7, #15]
 8001c06:	4413      	add	r3, r2
 8001c08:	b2d9      	uxtb	r1, r3
 8001c0a:	7bfb      	ldrb	r3, [r7, #15]
 8001c0c:	683a      	ldr	r2, [r7, #0]
 8001c0e:	4413      	add	r3, r2
 8001c10:	781a      	ldrb	r2, [r3, #0]
 8001c12:	79fb      	ldrb	r3, [r7, #7]
 8001c14:	4618      	mov	r0, r3
 8001c16:	f7ff ff91 	bl	8001b3c <OLED_ShowChar>
	for (i = 0; String[i] != '\0'; i++)
 8001c1a:	7bfb      	ldrb	r3, [r7, #15]
 8001c1c:	3301      	adds	r3, #1
 8001c1e:	73fb      	strb	r3, [r7, #15]
 8001c20:	7bfb      	ldrb	r3, [r7, #15]
 8001c22:	683a      	ldr	r2, [r7, #0]
 8001c24:	4413      	add	r3, r2
 8001c26:	781b      	ldrb	r3, [r3, #0]
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d1ea      	bne.n	8001c02 <OLED_ShowString+0x16>
	}
}
 8001c2c:	bf00      	nop
 8001c2e:	bf00      	nop
 8001c30:	3710      	adds	r7, #16
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bd80      	pop	{r7, pc}

08001c36 <OLED_Init>:
  * @brief  OLED初始化
  * @param  无
  * @retval 无
  */
void OLED_Init(void)
{
 8001c36:	b580      	push	{r7, lr}
 8001c38:	af00      	add	r7, sp, #0
	HAL_Delay(100);				//上电延时
 8001c3a:	2064      	movs	r0, #100	@ 0x64
 8001c3c:	f000 fec0 	bl	80029c0 <HAL_Delay>
	
	OLED_I2C_Init();			//端口初始化
 8001c40:	f7ff fe4a 	bl	80018d8 <OLED_I2C_Init>
	
	OLED_WriteCommand(0xAE);	//关闭显示
 8001c44:	20ae      	movs	r0, #174	@ 0xae
 8001c46:	f7ff ff05 	bl	8001a54 <OLED_WriteCommand>
	
	OLED_WriteCommand(0xD5);	//设置显示时钟分频比/振荡器频率
 8001c4a:	20d5      	movs	r0, #213	@ 0xd5
 8001c4c:	f7ff ff02 	bl	8001a54 <OLED_WriteCommand>
	OLED_WriteCommand(0x80);
 8001c50:	2080      	movs	r0, #128	@ 0x80
 8001c52:	f7ff feff 	bl	8001a54 <OLED_WriteCommand>
	
	OLED_WriteCommand(0xA8);	//设置多路复用率
 8001c56:	20a8      	movs	r0, #168	@ 0xa8
 8001c58:	f7ff fefc 	bl	8001a54 <OLED_WriteCommand>
	OLED_WriteCommand(0x3F);
 8001c5c:	203f      	movs	r0, #63	@ 0x3f
 8001c5e:	f7ff fef9 	bl	8001a54 <OLED_WriteCommand>
	
	OLED_WriteCommand(0xD3);	//设置显示偏移
 8001c62:	20d3      	movs	r0, #211	@ 0xd3
 8001c64:	f7ff fef6 	bl	8001a54 <OLED_WriteCommand>
	OLED_WriteCommand(0x00);
 8001c68:	2000      	movs	r0, #0
 8001c6a:	f7ff fef3 	bl	8001a54 <OLED_WriteCommand>
	
	OLED_WriteCommand(0x40);	//设置显示开始行
 8001c6e:	2040      	movs	r0, #64	@ 0x40
 8001c70:	f7ff fef0 	bl	8001a54 <OLED_WriteCommand>
	
	OLED_WriteCommand(0xA1);	//设置左右方向，0xA1正常 0xA0左右反置
 8001c74:	20a1      	movs	r0, #161	@ 0xa1
 8001c76:	f7ff feed 	bl	8001a54 <OLED_WriteCommand>
	
	OLED_WriteCommand(0xC8);	//设置上下方向，0xC8正常 0xC0上下反置
 8001c7a:	20c8      	movs	r0, #200	@ 0xc8
 8001c7c:	f7ff feea 	bl	8001a54 <OLED_WriteCommand>

	OLED_WriteCommand(0xDA);	//设置COM引脚硬件配置
 8001c80:	20da      	movs	r0, #218	@ 0xda
 8001c82:	f7ff fee7 	bl	8001a54 <OLED_WriteCommand>
	OLED_WriteCommand(0x12);
 8001c86:	2012      	movs	r0, #18
 8001c88:	f7ff fee4 	bl	8001a54 <OLED_WriteCommand>
	
	OLED_WriteCommand(0x81);	//设置对比度控制
 8001c8c:	2081      	movs	r0, #129	@ 0x81
 8001c8e:	f7ff fee1 	bl	8001a54 <OLED_WriteCommand>
	OLED_WriteCommand(0xCF);
 8001c92:	20cf      	movs	r0, #207	@ 0xcf
 8001c94:	f7ff fede 	bl	8001a54 <OLED_WriteCommand>

	OLED_WriteCommand(0xD9);	//设置预充电周期
 8001c98:	20d9      	movs	r0, #217	@ 0xd9
 8001c9a:	f7ff fedb 	bl	8001a54 <OLED_WriteCommand>
	OLED_WriteCommand(0xF1);
 8001c9e:	20f1      	movs	r0, #241	@ 0xf1
 8001ca0:	f7ff fed8 	bl	8001a54 <OLED_WriteCommand>

	OLED_WriteCommand(0xDB);	//设置VCOMH取消选择级别
 8001ca4:	20db      	movs	r0, #219	@ 0xdb
 8001ca6:	f7ff fed5 	bl	8001a54 <OLED_WriteCommand>
	OLED_WriteCommand(0x30);
 8001caa:	2030      	movs	r0, #48	@ 0x30
 8001cac:	f7ff fed2 	bl	8001a54 <OLED_WriteCommand>

	OLED_WriteCommand(0xA4);	//设置整个显示打开/关闭
 8001cb0:	20a4      	movs	r0, #164	@ 0xa4
 8001cb2:	f7ff fecf 	bl	8001a54 <OLED_WriteCommand>

	OLED_WriteCommand(0xA6);	//设置正常/倒转显示
 8001cb6:	20a6      	movs	r0, #166	@ 0xa6
 8001cb8:	f7ff fecc 	bl	8001a54 <OLED_WriteCommand>

	OLED_WriteCommand(0x8D);	//设置充电泵
 8001cbc:	208d      	movs	r0, #141	@ 0x8d
 8001cbe:	f7ff fec9 	bl	8001a54 <OLED_WriteCommand>
	OLED_WriteCommand(0x14);
 8001cc2:	2014      	movs	r0, #20
 8001cc4:	f7ff fec6 	bl	8001a54 <OLED_WriteCommand>

	OLED_WriteCommand(0xAF);	//开启显示
 8001cc8:	20af      	movs	r0, #175	@ 0xaf
 8001cca:	f7ff fec3 	bl	8001a54 <OLED_WriteCommand>
		
	OLED_Clear();				//OLED清屏
 8001cce:	f7ff ff12 	bl	8001af6 <OLED_Clear>
}
 8001cd2:	bf00      	nop
 8001cd4:	bd80      	pop	{r7, pc}
	...

08001cd8 <usart_init>:
 * @brief  ʼUARTHAL⣩
 * @param  huart: UARTָ
 * @retval None
 */
void usart_init(UART_HandleTypeDef *huart)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b082      	sub	sp, #8
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
    g_huart = huart;
 8001ce0:	4a0b      	ldr	r2, [pc, #44]	@ (8001d10 <usart_init+0x38>)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	6013      	str	r3, [r2, #0]
    USART_RX_STA = 0;
 8001ce6:	4b0b      	ldr	r3, [pc, #44]	@ (8001d14 <usart_init+0x3c>)
 8001ce8:	2200      	movs	r2, #0
 8001cea:	801a      	strh	r2, [r3, #0]
    usart_rx_count = 0;
 8001cec:	4b0a      	ldr	r3, [pc, #40]	@ (8001d18 <usart_init+0x40>)
 8001cee:	2200      	movs	r2, #0
 8001cf0:	801a      	strh	r2, [r3, #0]
    memset((void*)USART_RX_BUF, 0, USART_REC_LEN);
 8001cf2:	22c8      	movs	r2, #200	@ 0xc8
 8001cf4:	2100      	movs	r1, #0
 8001cf6:	4809      	ldr	r0, [pc, #36]	@ (8001d1c <usart_init+0x44>)
 8001cf8:	f003 f8f0 	bl	8004edc <memset>
    
    // жϽ
    HAL_UART_Receive_IT(huart, &rx_byte, 1);
 8001cfc:	2201      	movs	r2, #1
 8001cfe:	4908      	ldr	r1, [pc, #32]	@ (8001d20 <usart_init+0x48>)
 8001d00:	6878      	ldr	r0, [r7, #4]
 8001d02:	f002 fb0c 	bl	800431e <HAL_UART_Receive_IT>
}
 8001d06:	bf00      	nop
 8001d08:	3708      	adds	r7, #8
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bd80      	pop	{r7, pc}
 8001d0e:	bf00      	nop
 8001d10:	20000154 	.word	0x20000154
 8001d14:	2000014c 	.word	0x2000014c
 8001d18:	2000014e 	.word	0x2000014e
 8001d1c:	20000084 	.word	0x20000084
 8001d20:	20000150 	.word	0x20000150

08001d24 <usart_send_string>:
 * @brief  ַ
 * @param  str: ַָ
 * @retval None
 */
void usart_send_string(const char *str)
{
 8001d24:	b590      	push	{r4, r7, lr}
 8001d26:	b083      	sub	sp, #12
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
    if(g_huart != NULL) {
 8001d2c:	4b0a      	ldr	r3, [pc, #40]	@ (8001d58 <usart_send_string+0x34>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d00c      	beq.n	8001d4e <usart_send_string+0x2a>
        HAL_UART_Transmit(g_huart, (uint8_t*)str, strlen(str), 1000);
 8001d34:	4b08      	ldr	r3, [pc, #32]	@ (8001d58 <usart_send_string+0x34>)
 8001d36:	681c      	ldr	r4, [r3, #0]
 8001d38:	6878      	ldr	r0, [r7, #4]
 8001d3a:	f7fe fa11 	bl	8000160 <strlen>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	b29a      	uxth	r2, r3
 8001d42:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d46:	6879      	ldr	r1, [r7, #4]
 8001d48:	4620      	mov	r0, r4
 8001d4a:	f002 fa5d 	bl	8004208 <HAL_UART_Transmit>
    }
}
 8001d4e:	bf00      	nop
 8001d50:	370c      	adds	r7, #12
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd90      	pop	{r4, r7, pc}
 8001d56:	bf00      	nop
 8001d58:	20000154 	.word	0x20000154

08001d5c <usart_get_rx_length>:
/**
 * @brief  ȡյݳ
 * @retval յֽ
 */
uint16_t usart_get_rx_length(void)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	af00      	add	r7, sp, #0
    return (USART_RX_STA & 0x3FFF);  // 14λΪݳ
 8001d60:	4b04      	ldr	r3, [pc, #16]	@ (8001d74 <usart_get_rx_length+0x18>)
 8001d62:	881b      	ldrh	r3, [r3, #0]
 8001d64:	b29b      	uxth	r3, r3
 8001d66:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8001d6a:	b29b      	uxth	r3, r3
}
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	bc80      	pop	{r7}
 8001d72:	4770      	bx	lr
 8001d74:	2000014c 	.word	0x2000014c

08001d78 <usart_rx_complete>:
/**
 * @brief  Ƿ
 * @retval 1-, 0-δ
 */
uint8_t usart_rx_complete(void)
{
 8001d78:	b480      	push	{r7}
 8001d7a:	af00      	add	r7, sp, #0
    return (USART_RX_STA & 0x8000) ? 1 : 0;  // bit15Ϊɱ־
 8001d7c:	4b05      	ldr	r3, [pc, #20]	@ (8001d94 <usart_rx_complete+0x1c>)
 8001d7e:	881b      	ldrh	r3, [r3, #0]
 8001d80:	b29b      	uxth	r3, r3
 8001d82:	b21b      	sxth	r3, r3
 8001d84:	b29b      	uxth	r3, r3
 8001d86:	0bdb      	lsrs	r3, r3, #15
 8001d88:	b2db      	uxtb	r3, r3
}
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	bc80      	pop	{r7}
 8001d90:	4770      	bx	lr
 8001d92:	bf00      	nop
 8001d94:	2000014c 	.word	0x2000014c

08001d98 <usart_clear_rx_buffer>:
/**
 * @brief  սջ
 * @retval None
 */
void usart_clear_rx_buffer(void)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	af00      	add	r7, sp, #0
    USART_RX_STA = 0;
 8001d9c:	4b06      	ldr	r3, [pc, #24]	@ (8001db8 <usart_clear_rx_buffer+0x20>)
 8001d9e:	2200      	movs	r2, #0
 8001da0:	801a      	strh	r2, [r3, #0]
    usart_rx_count = 0;
 8001da2:	4b06      	ldr	r3, [pc, #24]	@ (8001dbc <usart_clear_rx_buffer+0x24>)
 8001da4:	2200      	movs	r2, #0
 8001da6:	801a      	strh	r2, [r3, #0]
    memset((void*)USART_RX_BUF, 0, USART_REC_LEN);
 8001da8:	22c8      	movs	r2, #200	@ 0xc8
 8001daa:	2100      	movs	r1, #0
 8001dac:	4804      	ldr	r0, [pc, #16]	@ (8001dc0 <usart_clear_rx_buffer+0x28>)
 8001dae:	f003 f895 	bl	8004edc <memset>
}
 8001db2:	bf00      	nop
 8001db4:	bd80      	pop	{r7, pc}
 8001db6:	bf00      	nop
 8001db8:	2000014c 	.word	0x2000014c
 8001dbc:	2000014e 	.word	0x2000014e
 8001dc0:	20000084 	.word	0x20000084

08001dc4 <HAL_UART_RxCpltCallback>:
 * @brief  UARTɻصHAL_UART_IRQHandlerã
 * @param  huart: UARTָ
 * @retval None
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b084      	sub	sp, #16
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
    if(huart == g_huart) {
 8001dcc:	4b31      	ldr	r3, [pc, #196]	@ (8001e94 <HAL_UART_RxCpltCallback+0xd0>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	687a      	ldr	r2, [r7, #4]
 8001dd2:	429a      	cmp	r2, r3
 8001dd4:	d15a      	bne.n	8001e8c <HAL_UART_RxCpltCallback+0xc8>
        usart_rx_count++;
 8001dd6:	4b30      	ldr	r3, [pc, #192]	@ (8001e98 <HAL_UART_RxCpltCallback+0xd4>)
 8001dd8:	881b      	ldrh	r3, [r3, #0]
 8001dda:	b29b      	uxth	r3, r3
 8001ddc:	3301      	adds	r3, #1
 8001dde:	b29a      	uxth	r2, r3
 8001de0:	4b2d      	ldr	r3, [pc, #180]	@ (8001e98 <HAL_UART_RxCpltCallback+0xd4>)
 8001de2:	801a      	strh	r2, [r3, #0]
        
        // Խյַã
        // HAL_UART_Transmit(huart, &rx_byte, 1, 10);
        
        // û
        if((USART_RX_STA & 0x8000) == 0) {
 8001de4:	4b2d      	ldr	r3, [pc, #180]	@ (8001e9c <HAL_UART_RxCpltCallback+0xd8>)
 8001de6:	881b      	ldrh	r3, [r3, #0]
 8001de8:	b29b      	uxth	r3, r3
 8001dea:	b21b      	sxth	r3, r3
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	db48      	blt.n	8001e82 <HAL_UART_RxCpltCallback+0xbe>
            // յ0x0dس 0x0aУ
            if(rx_byte == 0x0d || rx_byte == 0x0a) {
 8001df0:	4b2b      	ldr	r3, [pc, #172]	@ (8001ea0 <HAL_UART_RxCpltCallback+0xdc>)
 8001df2:	781b      	ldrb	r3, [r3, #0]
 8001df4:	2b0d      	cmp	r3, #13
 8001df6:	d003      	beq.n	8001e00 <HAL_UART_RxCpltCallback+0x3c>
 8001df8:	4b29      	ldr	r3, [pc, #164]	@ (8001ea0 <HAL_UART_RxCpltCallback+0xdc>)
 8001dfa:	781b      	ldrb	r3, [r3, #0]
 8001dfc:	2b0a      	cmp	r3, #10
 8001dfe:	d113      	bne.n	8001e28 <HAL_UART_RxCpltCallback+0x64>
                // Ѿݣǽ
                uint16_t len = USART_RX_STA & 0x3FFF;
 8001e00:	4b26      	ldr	r3, [pc, #152]	@ (8001e9c <HAL_UART_RxCpltCallback+0xd8>)
 8001e02:	881b      	ldrh	r3, [r3, #0]
 8001e04:	b29b      	uxth	r3, r3
 8001e06:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8001e0a:	81bb      	strh	r3, [r7, #12]
                if(len > 0) {
 8001e0c:	89bb      	ldrh	r3, [r7, #12]
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d036      	beq.n	8001e80 <HAL_UART_RxCpltCallback+0xbc>
                    USART_RX_STA |= 0x8000;  // ǽ
 8001e12:	4b22      	ldr	r3, [pc, #136]	@ (8001e9c <HAL_UART_RxCpltCallback+0xd8>)
 8001e14:	881b      	ldrh	r3, [r3, #0]
 8001e16:	b29b      	uxth	r3, r3
 8001e18:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001e1c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001e20:	b29a      	uxth	r2, r3
 8001e22:	4b1e      	ldr	r3, [pc, #120]	@ (8001e9c <HAL_UART_RxCpltCallback+0xd8>)
 8001e24:	801a      	strh	r2, [r3, #0]
            if(rx_byte == 0x0d || rx_byte == 0x0a) {
 8001e26:	e02b      	b.n	8001e80 <HAL_UART_RxCpltCallback+0xbc>
                }
                // ԿյĻس
            }
            // ͨ
            else {
                uint16_t len = USART_RX_STA & 0x3FFF;
 8001e28:	4b1c      	ldr	r3, [pc, #112]	@ (8001e9c <HAL_UART_RxCpltCallback+0xd8>)
 8001e2a:	881b      	ldrh	r3, [r3, #0]
 8001e2c:	b29b      	uxth	r3, r3
 8001e2e:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8001e32:	81fb      	strh	r3, [r7, #14]
                if(len < USART_REC_LEN) {
 8001e34:	89fb      	ldrh	r3, [r7, #14]
 8001e36:	2bc7      	cmp	r3, #199	@ 0xc7
 8001e38:	d817      	bhi.n	8001e6a <HAL_UART_RxCpltCallback+0xa6>
                    USART_RX_BUF[len] = rx_byte;
 8001e3a:	89fb      	ldrh	r3, [r7, #14]
 8001e3c:	4a18      	ldr	r2, [pc, #96]	@ (8001ea0 <HAL_UART_RxCpltCallback+0xdc>)
 8001e3e:	7811      	ldrb	r1, [r2, #0]
 8001e40:	4a18      	ldr	r2, [pc, #96]	@ (8001ea4 <HAL_UART_RxCpltCallback+0xe0>)
 8001e42:	54d1      	strb	r1, [r2, r3]
                    USART_RX_STA = (USART_RX_STA & 0xC000) | (len + 1);
 8001e44:	4b15      	ldr	r3, [pc, #84]	@ (8001e9c <HAL_UART_RxCpltCallback+0xd8>)
 8001e46:	881b      	ldrh	r3, [r3, #0]
 8001e48:	b29b      	uxth	r3, r3
 8001e4a:	b21b      	sxth	r3, r3
 8001e4c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001e50:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001e54:	b21a      	sxth	r2, r3
 8001e56:	89fb      	ldrh	r3, [r7, #14]
 8001e58:	3301      	adds	r3, #1
 8001e5a:	b29b      	uxth	r3, r3
 8001e5c:	b21b      	sxth	r3, r3
 8001e5e:	4313      	orrs	r3, r2
 8001e60:	b21b      	sxth	r3, r3
 8001e62:	b29a      	uxth	r2, r3
 8001e64:	4b0d      	ldr	r3, [pc, #52]	@ (8001e9c <HAL_UART_RxCpltCallback+0xd8>)
 8001e66:	801a      	strh	r2, [r3, #0]
 8001e68:	e00b      	b.n	8001e82 <HAL_UART_RxCpltCallback+0xbe>
                }
                else {
                    USART_RX_STA |= 0x8000;  // 
 8001e6a:	4b0c      	ldr	r3, [pc, #48]	@ (8001e9c <HAL_UART_RxCpltCallback+0xd8>)
 8001e6c:	881b      	ldrh	r3, [r3, #0]
 8001e6e:	b29b      	uxth	r3, r3
 8001e70:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001e74:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001e78:	b29a      	uxth	r2, r3
 8001e7a:	4b08      	ldr	r3, [pc, #32]	@ (8001e9c <HAL_UART_RxCpltCallback+0xd8>)
 8001e7c:	801a      	strh	r2, [r3, #0]
 8001e7e:	e000      	b.n	8001e82 <HAL_UART_RxCpltCallback+0xbe>
            if(rx_byte == 0x0d || rx_byte == 0x0a) {
 8001e80:	bf00      	nop
                }
            }
        }
        
        // һֽ
        HAL_UART_Receive_IT(huart, &rx_byte, 1);
 8001e82:	2201      	movs	r2, #1
 8001e84:	4906      	ldr	r1, [pc, #24]	@ (8001ea0 <HAL_UART_RxCpltCallback+0xdc>)
 8001e86:	6878      	ldr	r0, [r7, #4]
 8001e88:	f002 fa49 	bl	800431e <HAL_UART_Receive_IT>
    }
}
 8001e8c:	bf00      	nop
 8001e8e:	3710      	adds	r7, #16
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bd80      	pop	{r7, pc}
 8001e94:	20000154 	.word	0x20000154
 8001e98:	2000014e 	.word	0x2000014e
 8001e9c:	2000014c 	.word	0x2000014c
 8001ea0:	20000150 	.word	0x20000150
 8001ea4:	20000084 	.word	0x20000084

08001ea8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b0b4      	sub	sp, #208	@ 0xd0
 8001eac:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001eae:	f000 fd25 	bl	80028fc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001eb2:	f000 f8b7 	bl	8002024 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001eb6:	f000 f99f 	bl	80021f8 <MX_GPIO_Init>
  MX_TIM3_Init();
 8001eba:	f000 f8f9 	bl	80020b0 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8001ebe:	f000 f971 	bl	80021a4 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
 
  // 初始化OLED显示
  OLED_Init();
 8001ec2:	f7ff feb8 	bl	8001c36 <OLED_Init>
  OLED_Clear();
 8001ec6:	f7ff fe16 	bl	8001af6 <OLED_Clear>
  OLED_ShowString(1, 1, "High Speed Run");
 8001eca:	4a4a      	ldr	r2, [pc, #296]	@ (8001ff4 <main+0x14c>)
 8001ecc:	2101      	movs	r1, #1
 8001ece:	2001      	movs	r0, #1
 8001ed0:	f7ff fe8c 	bl	8001bec <OLED_ShowString>
  OLED_ShowString(2, 1, "Initializing...");
 8001ed4:	4a48      	ldr	r2, [pc, #288]	@ (8001ff8 <main+0x150>)
 8001ed6:	2101      	movs	r1, #1
 8001ed8:	2002      	movs	r0, #2
 8001eda:	f7ff fe87 	bl	8001bec <OLED_ShowString>
  HAL_Delay(500);
 8001ede:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001ee2:	f000 fd6d 	bl	80029c0 <HAL_Delay>
  
  // 初始化UART接收
  usart_init(&huart1);
 8001ee6:	4845      	ldr	r0, [pc, #276]	@ (8001ffc <main+0x154>)
 8001ee8:	f7ff fef6 	bl	8001cd8 <usart_init>
  
  // 初始化按键
  KEY_Init();
 8001eec:	f7ff f8f0 	bl	80010d0 <KEY_Init>
  
  // 初始化高速寻迹系统
  HRun_Init();
 8001ef0:	f000 fb5a 	bl	80025a8 <HRun_Init>
  
  // 发送启动消息
  usart_send_string("\r\n=== High Speed Line Tracking ===\r\n");
 8001ef4:	4842      	ldr	r0, [pc, #264]	@ (8002000 <main+0x158>)
 8001ef6:	f7ff ff15 	bl	8001d24 <usart_send_string>
  usart_send_string("K1: Start/Stop\r\n");
 8001efa:	4842      	ldr	r0, [pc, #264]	@ (8002004 <main+0x15c>)
 8001efc:	f7ff ff12 	bl	8001d24 <usart_send_string>
  usart_send_string("Type HELP for commands\r\n\r\n");
 8001f00:	4841      	ldr	r0, [pc, #260]	@ (8002008 <main+0x160>)
 8001f02:	f7ff ff0f 	bl	8001d24 <usart_send_string>
  
  OLED_Clear();
 8001f06:	f7ff fdf6 	bl	8001af6 <OLED_Clear>
  OLED_ShowString(1, 1, "key1 to run");
 8001f0a:	4a40      	ldr	r2, [pc, #256]	@ (800200c <main+0x164>)
 8001f0c:	2101      	movs	r1, #1
 8001f0e:	2001      	movs	r0, #1
 8001f10:	f7ff fe6c 	bl	8001bec <OLED_ShowString>
  HAL_Delay(500);
 8001f14:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001f18:	f000 fd52 	bl	80029c0 <HAL_Delay>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  
  uint8_t hrun_started = 0;  
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	f887 30cf 	strb.w	r3, [r7, #207]	@ 0xcf
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    
    // 检查K1按键启动/停止
    if (KEY1_Read() == KEY_PRESSED) {
 8001f22:	f7ff f927 	bl	8001174 <KEY1_Read>
 8001f26:	4603      	mov	r3, r0
 8001f28:	2b01      	cmp	r3, #1
 8001f2a:	d132      	bne.n	8001f92 <main+0xea>
        HAL_Delay(20);  // 消抖
 8001f2c:	2014      	movs	r0, #20
 8001f2e:	f000 fd47 	bl	80029c0 <HAL_Delay>
        if (KEY1_Read() == KEY_PRESSED) {
 8001f32:	f7ff f91f 	bl	8001174 <KEY1_Read>
 8001f36:	4603      	mov	r3, r0
 8001f38:	2b01      	cmp	r3, #1
 8001f3a:	d12a      	bne.n	8001f92 <main+0xea>
            while(KEY1_Read() == KEY_PRESSED);  // 等待释放
 8001f3c:	bf00      	nop
 8001f3e:	f7ff f919 	bl	8001174 <KEY1_Read>
 8001f42:	4603      	mov	r3, r0
 8001f44:	2b01      	cmp	r3, #1
 8001f46:	d0fa      	beq.n	8001f3e <main+0x96>
            
            hrun_started = !hrun_started;
 8001f48:	f897 30cf 	ldrb.w	r3, [r7, #207]	@ 0xcf
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	bf0c      	ite	eq
 8001f50:	2301      	moveq	r3, #1
 8001f52:	2300      	movne	r3, #0
 8001f54:	b2db      	uxtb	r3, r3
 8001f56:	f887 30cf 	strb.w	r3, [r7, #207]	@ 0xcf
            
            if (hrun_started) {
 8001f5a:	f897 30cf 	ldrb.w	r3, [r7, #207]	@ 0xcf
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d008      	beq.n	8001f74 <main+0xcc>
                usart_send_string("STARTED\r\n");
 8001f62:	482b      	ldr	r0, [pc, #172]	@ (8002010 <main+0x168>)
 8001f64:	f7ff fede 	bl	8001d24 <usart_send_string>
                OLED_ShowString(3, 1, "Status: RUN   ");
 8001f68:	4a2a      	ldr	r2, [pc, #168]	@ (8002014 <main+0x16c>)
 8001f6a:	2101      	movs	r1, #1
 8001f6c:	2003      	movs	r0, #3
 8001f6e:	f7ff fe3d 	bl	8001bec <OLED_ShowString>
 8001f72:	e00b      	b.n	8001f8c <main+0xe4>
            } else {
                Car_Move(0, 0);
 8001f74:	2100      	movs	r1, #0
 8001f76:	2000      	movs	r0, #0
 8001f78:	f7ff f9d2 	bl	8001320 <Car_Move>
                usart_send_string("STOPPED\r\n");
 8001f7c:	4826      	ldr	r0, [pc, #152]	@ (8002018 <main+0x170>)
 8001f7e:	f7ff fed1 	bl	8001d24 <usart_send_string>
                OLED_ShowString(3, 1, "Status: STOP  ");
 8001f82:	4a26      	ldr	r2, [pc, #152]	@ (800201c <main+0x174>)
 8001f84:	2101      	movs	r1, #1
 8001f86:	2003      	movs	r0, #3
 8001f88:	f7ff fe30 	bl	8001bec <OLED_ShowString>
            }
            HAL_Delay(200);
 8001f8c:	20c8      	movs	r0, #200	@ 0xc8
 8001f8e:	f000 fd17 	bl	80029c0 <HAL_Delay>
        }
    }
    
    // 高速寻迹主循环
    if (hrun_started) {
 8001f92:	f897 30cf 	ldrb.w	r3, [r7, #207]	@ 0xcf
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d001      	beq.n	8001f9e <main+0xf6>
        HRun_LineFollowStep();
 8001f9a:	f000 fb13 	bl	80025c4 <HRun_LineFollowStep>
    }
    
    // 处理串口调参命令
    if (usart_rx_complete()) {
 8001f9e:	f7ff feeb 	bl	8001d78 <usart_rx_complete>
 8001fa2:	4603      	mov	r3, r0
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d020      	beq.n	8001fea <main+0x142>
        char cmd[USART_REC_LEN];
        uint16_t len = usart_get_rx_length();
 8001fa8:	f7ff fed8 	bl	8001d5c <usart_get_rx_length>
 8001fac:	4603      	mov	r3, r0
 8001fae:	f8a7 30cc 	strh.w	r3, [r7, #204]	@ 0xcc
        
        if (len > 0 && len < USART_REC_LEN) {
 8001fb2:	f8b7 30cc 	ldrh.w	r3, [r7, #204]	@ 0xcc
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d015      	beq.n	8001fe6 <main+0x13e>
 8001fba:	f8b7 30cc 	ldrh.w	r3, [r7, #204]	@ 0xcc
 8001fbe:	2bc7      	cmp	r3, #199	@ 0xc7
 8001fc0:	d811      	bhi.n	8001fe6 <main+0x13e>
            memcpy(cmd, (char*)USART_RX_BUF, len);
 8001fc2:	f8b7 20cc 	ldrh.w	r2, [r7, #204]	@ 0xcc
 8001fc6:	1d3b      	adds	r3, r7, #4
 8001fc8:	4915      	ldr	r1, [pc, #84]	@ (8002020 <main+0x178>)
 8001fca:	4618      	mov	r0, r3
 8001fcc:	f002 ffcc 	bl	8004f68 <memcpy>
            cmd[len] = '\0';
 8001fd0:	f8b7 30cc 	ldrh.w	r3, [r7, #204]	@ 0xcc
 8001fd4:	33d0      	adds	r3, #208	@ 0xd0
 8001fd6:	443b      	add	r3, r7
 8001fd8:	2200      	movs	r2, #0
 8001fda:	f803 2ccc 	strb.w	r2, [r3, #-204]
            
            // 处理调参命令
            Set_ProcessCommand(cmd);
 8001fde:	1d3b      	adds	r3, r7, #4
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	f000 fb9b 	bl	800271c <Set_ProcessCommand>
        }
        
        usart_clear_rx_buffer();
 8001fe6:	f7ff fed7 	bl	8001d98 <usart_clear_rx_buffer>
    }
    
    HAL_Delay(1);  // 1ms延迟
 8001fea:	2001      	movs	r0, #1
 8001fec:	f000 fce8 	bl	80029c0 <HAL_Delay>
    if (KEY1_Read() == KEY_PRESSED) {
 8001ff0:	e797      	b.n	8001f22 <main+0x7a>
 8001ff2:	bf00      	nop
 8001ff4:	08006124 	.word	0x08006124
 8001ff8:	08006134 	.word	0x08006134
 8001ffc:	200001a0 	.word	0x200001a0
 8002000:	08006144 	.word	0x08006144
 8002004:	0800616c 	.word	0x0800616c
 8002008:	08006180 	.word	0x08006180
 800200c:	0800619c 	.word	0x0800619c
 8002010:	080061a8 	.word	0x080061a8
 8002014:	080061b4 	.word	0x080061b4
 8002018:	080061c4 	.word	0x080061c4
 800201c:	080061d0 	.word	0x080061d0
 8002020:	20000084 	.word	0x20000084

08002024 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b090      	sub	sp, #64	@ 0x40
 8002028:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800202a:	f107 0318 	add.w	r3, r7, #24
 800202e:	2228      	movs	r2, #40	@ 0x28
 8002030:	2100      	movs	r1, #0
 8002032:	4618      	mov	r0, r3
 8002034:	f002 ff52 	bl	8004edc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002038:	1d3b      	adds	r3, r7, #4
 800203a:	2200      	movs	r2, #0
 800203c:	601a      	str	r2, [r3, #0]
 800203e:	605a      	str	r2, [r3, #4]
 8002040:	609a      	str	r2, [r3, #8]
 8002042:	60da      	str	r2, [r3, #12]
 8002044:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002046:	2301      	movs	r3, #1
 8002048:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800204a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800204e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002050:	2300      	movs	r3, #0
 8002052:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002054:	2301      	movs	r3, #1
 8002056:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002058:	2302      	movs	r3, #2
 800205a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800205c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002060:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002062:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8002066:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002068:	f107 0318 	add.w	r3, r7, #24
 800206c:	4618      	mov	r0, r3
 800206e:	f001 f83f 	bl	80030f0 <HAL_RCC_OscConfig>
 8002072:	4603      	mov	r3, r0
 8002074:	2b00      	cmp	r3, #0
 8002076:	d001      	beq.n	800207c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8002078:	f000 f8ec 	bl	8002254 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800207c:	230f      	movs	r3, #15
 800207e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002080:	2302      	movs	r3, #2
 8002082:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002084:	2300      	movs	r3, #0
 8002086:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002088:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800208c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800208e:	2300      	movs	r3, #0
 8002090:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002092:	1d3b      	adds	r3, r7, #4
 8002094:	2102      	movs	r1, #2
 8002096:	4618      	mov	r0, r3
 8002098:	f001 faac 	bl	80035f4 <HAL_RCC_ClockConfig>
 800209c:	4603      	mov	r3, r0
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d001      	beq.n	80020a6 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80020a2:	f000 f8d7 	bl	8002254 <Error_Handler>
  }
}
 80020a6:	bf00      	nop
 80020a8:	3740      	adds	r7, #64	@ 0x40
 80020aa:	46bd      	mov	sp, r7
 80020ac:	bd80      	pop	{r7, pc}
	...

080020b0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b08a      	sub	sp, #40	@ 0x28
 80020b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020b6:	f107 0320 	add.w	r3, r7, #32
 80020ba:	2200      	movs	r2, #0
 80020bc:	601a      	str	r2, [r3, #0]
 80020be:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80020c0:	1d3b      	adds	r3, r7, #4
 80020c2:	2200      	movs	r2, #0
 80020c4:	601a      	str	r2, [r3, #0]
 80020c6:	605a      	str	r2, [r3, #4]
 80020c8:	609a      	str	r2, [r3, #8]
 80020ca:	60da      	str	r2, [r3, #12]
 80020cc:	611a      	str	r2, [r3, #16]
 80020ce:	615a      	str	r2, [r3, #20]
 80020d0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80020d2:	4b32      	ldr	r3, [pc, #200]	@ (800219c <MX_TIM3_Init+0xec>)
 80020d4:	4a32      	ldr	r2, [pc, #200]	@ (80021a0 <MX_TIM3_Init+0xf0>)
 80020d6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80020d8:	4b30      	ldr	r3, [pc, #192]	@ (800219c <MX_TIM3_Init+0xec>)
 80020da:	2200      	movs	r2, #0
 80020dc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020de:	4b2f      	ldr	r3, [pc, #188]	@ (800219c <MX_TIM3_Init+0xec>)
 80020e0:	2200      	movs	r2, #0
 80020e2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80020e4:	4b2d      	ldr	r3, [pc, #180]	@ (800219c <MX_TIM3_Init+0xec>)
 80020e6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80020ea:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020ec:	4b2b      	ldr	r3, [pc, #172]	@ (800219c <MX_TIM3_Init+0xec>)
 80020ee:	2200      	movs	r2, #0
 80020f0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020f2:	4b2a      	ldr	r3, [pc, #168]	@ (800219c <MX_TIM3_Init+0xec>)
 80020f4:	2200      	movs	r2, #0
 80020f6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80020f8:	4828      	ldr	r0, [pc, #160]	@ (800219c <MX_TIM3_Init+0xec>)
 80020fa:	f001 fc09 	bl	8003910 <HAL_TIM_PWM_Init>
 80020fe:	4603      	mov	r3, r0
 8002100:	2b00      	cmp	r3, #0
 8002102:	d001      	beq.n	8002108 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8002104:	f000 f8a6 	bl	8002254 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002108:	2300      	movs	r3, #0
 800210a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800210c:	2300      	movs	r3, #0
 800210e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002110:	f107 0320 	add.w	r3, r7, #32
 8002114:	4619      	mov	r1, r3
 8002116:	4821      	ldr	r0, [pc, #132]	@ (800219c <MX_TIM3_Init+0xec>)
 8002118:	f001 ffc8 	bl	80040ac <HAL_TIMEx_MasterConfigSynchronization>
 800211c:	4603      	mov	r3, r0
 800211e:	2b00      	cmp	r3, #0
 8002120:	d001      	beq.n	8002126 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8002122:	f000 f897 	bl	8002254 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002126:	2360      	movs	r3, #96	@ 0x60
 8002128:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800212a:	2300      	movs	r3, #0
 800212c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800212e:	2300      	movs	r3, #0
 8002130:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002132:	2300      	movs	r3, #0
 8002134:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002136:	1d3b      	adds	r3, r7, #4
 8002138:	2200      	movs	r2, #0
 800213a:	4619      	mov	r1, r3
 800213c:	4817      	ldr	r0, [pc, #92]	@ (800219c <MX_TIM3_Init+0xec>)
 800213e:	f001 fcd9 	bl	8003af4 <HAL_TIM_PWM_ConfigChannel>
 8002142:	4603      	mov	r3, r0
 8002144:	2b00      	cmp	r3, #0
 8002146:	d001      	beq.n	800214c <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8002148:	f000 f884 	bl	8002254 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800214c:	1d3b      	adds	r3, r7, #4
 800214e:	2204      	movs	r2, #4
 8002150:	4619      	mov	r1, r3
 8002152:	4812      	ldr	r0, [pc, #72]	@ (800219c <MX_TIM3_Init+0xec>)
 8002154:	f001 fcce 	bl	8003af4 <HAL_TIM_PWM_ConfigChannel>
 8002158:	4603      	mov	r3, r0
 800215a:	2b00      	cmp	r3, #0
 800215c:	d001      	beq.n	8002162 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 800215e:	f000 f879 	bl	8002254 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002162:	1d3b      	adds	r3, r7, #4
 8002164:	2208      	movs	r2, #8
 8002166:	4619      	mov	r1, r3
 8002168:	480c      	ldr	r0, [pc, #48]	@ (800219c <MX_TIM3_Init+0xec>)
 800216a:	f001 fcc3 	bl	8003af4 <HAL_TIM_PWM_ConfigChannel>
 800216e:	4603      	mov	r3, r0
 8002170:	2b00      	cmp	r3, #0
 8002172:	d001      	beq.n	8002178 <MX_TIM3_Init+0xc8>
  {
    Error_Handler();
 8002174:	f000 f86e 	bl	8002254 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002178:	1d3b      	adds	r3, r7, #4
 800217a:	220c      	movs	r2, #12
 800217c:	4619      	mov	r1, r3
 800217e:	4807      	ldr	r0, [pc, #28]	@ (800219c <MX_TIM3_Init+0xec>)
 8002180:	f001 fcb8 	bl	8003af4 <HAL_TIM_PWM_ConfigChannel>
 8002184:	4603      	mov	r3, r0
 8002186:	2b00      	cmp	r3, #0
 8002188:	d001      	beq.n	800218e <MX_TIM3_Init+0xde>
  {
    Error_Handler();
 800218a:	f000 f863 	bl	8002254 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800218e:	4803      	ldr	r0, [pc, #12]	@ (800219c <MX_TIM3_Init+0xec>)
 8002190:	f000 f8b6 	bl	8002300 <HAL_TIM_MspPostInit>

}
 8002194:	bf00      	nop
 8002196:	3728      	adds	r7, #40	@ 0x28
 8002198:	46bd      	mov	sp, r7
 800219a:	bd80      	pop	{r7, pc}
 800219c:	20000158 	.word	0x20000158
 80021a0:	40000400 	.word	0x40000400

080021a4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80021a8:	4b11      	ldr	r3, [pc, #68]	@ (80021f0 <MX_USART1_UART_Init+0x4c>)
 80021aa:	4a12      	ldr	r2, [pc, #72]	@ (80021f4 <MX_USART1_UART_Init+0x50>)
 80021ac:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80021ae:	4b10      	ldr	r3, [pc, #64]	@ (80021f0 <MX_USART1_UART_Init+0x4c>)
 80021b0:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80021b4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80021b6:	4b0e      	ldr	r3, [pc, #56]	@ (80021f0 <MX_USART1_UART_Init+0x4c>)
 80021b8:	2200      	movs	r2, #0
 80021ba:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80021bc:	4b0c      	ldr	r3, [pc, #48]	@ (80021f0 <MX_USART1_UART_Init+0x4c>)
 80021be:	2200      	movs	r2, #0
 80021c0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80021c2:	4b0b      	ldr	r3, [pc, #44]	@ (80021f0 <MX_USART1_UART_Init+0x4c>)
 80021c4:	2200      	movs	r2, #0
 80021c6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80021c8:	4b09      	ldr	r3, [pc, #36]	@ (80021f0 <MX_USART1_UART_Init+0x4c>)
 80021ca:	220c      	movs	r2, #12
 80021cc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80021ce:	4b08      	ldr	r3, [pc, #32]	@ (80021f0 <MX_USART1_UART_Init+0x4c>)
 80021d0:	2200      	movs	r2, #0
 80021d2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80021d4:	4b06      	ldr	r3, [pc, #24]	@ (80021f0 <MX_USART1_UART_Init+0x4c>)
 80021d6:	2200      	movs	r2, #0
 80021d8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80021da:	4805      	ldr	r0, [pc, #20]	@ (80021f0 <MX_USART1_UART_Init+0x4c>)
 80021dc:	f001 ffc4 	bl	8004168 <HAL_UART_Init>
 80021e0:	4603      	mov	r3, r0
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d001      	beq.n	80021ea <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80021e6:	f000 f835 	bl	8002254 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80021ea:	bf00      	nop
 80021ec:	bd80      	pop	{r7, pc}
 80021ee:	bf00      	nop
 80021f0:	200001a0 	.word	0x200001a0
 80021f4:	40013800 	.word	0x40013800

080021f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80021f8:	b480      	push	{r7}
 80021fa:	b085      	sub	sp, #20
 80021fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80021fe:	4b14      	ldr	r3, [pc, #80]	@ (8002250 <MX_GPIO_Init+0x58>)
 8002200:	699b      	ldr	r3, [r3, #24]
 8002202:	4a13      	ldr	r2, [pc, #76]	@ (8002250 <MX_GPIO_Init+0x58>)
 8002204:	f043 0320 	orr.w	r3, r3, #32
 8002208:	6193      	str	r3, [r2, #24]
 800220a:	4b11      	ldr	r3, [pc, #68]	@ (8002250 <MX_GPIO_Init+0x58>)
 800220c:	699b      	ldr	r3, [r3, #24]
 800220e:	f003 0320 	and.w	r3, r3, #32
 8002212:	60fb      	str	r3, [r7, #12]
 8002214:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002216:	4b0e      	ldr	r3, [pc, #56]	@ (8002250 <MX_GPIO_Init+0x58>)
 8002218:	699b      	ldr	r3, [r3, #24]
 800221a:	4a0d      	ldr	r2, [pc, #52]	@ (8002250 <MX_GPIO_Init+0x58>)
 800221c:	f043 0304 	orr.w	r3, r3, #4
 8002220:	6193      	str	r3, [r2, #24]
 8002222:	4b0b      	ldr	r3, [pc, #44]	@ (8002250 <MX_GPIO_Init+0x58>)
 8002224:	699b      	ldr	r3, [r3, #24]
 8002226:	f003 0304 	and.w	r3, r3, #4
 800222a:	60bb      	str	r3, [r7, #8]
 800222c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800222e:	4b08      	ldr	r3, [pc, #32]	@ (8002250 <MX_GPIO_Init+0x58>)
 8002230:	699b      	ldr	r3, [r3, #24]
 8002232:	4a07      	ldr	r2, [pc, #28]	@ (8002250 <MX_GPIO_Init+0x58>)
 8002234:	f043 0308 	orr.w	r3, r3, #8
 8002238:	6193      	str	r3, [r2, #24]
 800223a:	4b05      	ldr	r3, [pc, #20]	@ (8002250 <MX_GPIO_Init+0x58>)
 800223c:	699b      	ldr	r3, [r3, #24]
 800223e:	f003 0308 	and.w	r3, r3, #8
 8002242:	607b      	str	r3, [r7, #4]
 8002244:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002246:	bf00      	nop
 8002248:	3714      	adds	r7, #20
 800224a:	46bd      	mov	sp, r7
 800224c:	bc80      	pop	{r7}
 800224e:	4770      	bx	lr
 8002250:	40021000 	.word	0x40021000

08002254 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002254:	b480      	push	{r7}
 8002256:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002258:	b672      	cpsid	i
}
 800225a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800225c:	bf00      	nop
 800225e:	e7fd      	b.n	800225c <Error_Handler+0x8>

08002260 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002260:	b480      	push	{r7}
 8002262:	b085      	sub	sp, #20
 8002264:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002266:	4b15      	ldr	r3, [pc, #84]	@ (80022bc <HAL_MspInit+0x5c>)
 8002268:	699b      	ldr	r3, [r3, #24]
 800226a:	4a14      	ldr	r2, [pc, #80]	@ (80022bc <HAL_MspInit+0x5c>)
 800226c:	f043 0301 	orr.w	r3, r3, #1
 8002270:	6193      	str	r3, [r2, #24]
 8002272:	4b12      	ldr	r3, [pc, #72]	@ (80022bc <HAL_MspInit+0x5c>)
 8002274:	699b      	ldr	r3, [r3, #24]
 8002276:	f003 0301 	and.w	r3, r3, #1
 800227a:	60bb      	str	r3, [r7, #8]
 800227c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800227e:	4b0f      	ldr	r3, [pc, #60]	@ (80022bc <HAL_MspInit+0x5c>)
 8002280:	69db      	ldr	r3, [r3, #28]
 8002282:	4a0e      	ldr	r2, [pc, #56]	@ (80022bc <HAL_MspInit+0x5c>)
 8002284:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002288:	61d3      	str	r3, [r2, #28]
 800228a:	4b0c      	ldr	r3, [pc, #48]	@ (80022bc <HAL_MspInit+0x5c>)
 800228c:	69db      	ldr	r3, [r3, #28]
 800228e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002292:	607b      	str	r3, [r7, #4]
 8002294:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002296:	4b0a      	ldr	r3, [pc, #40]	@ (80022c0 <HAL_MspInit+0x60>)
 8002298:	685b      	ldr	r3, [r3, #4]
 800229a:	60fb      	str	r3, [r7, #12]
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80022a2:	60fb      	str	r3, [r7, #12]
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80022aa:	60fb      	str	r3, [r7, #12]
 80022ac:	4a04      	ldr	r2, [pc, #16]	@ (80022c0 <HAL_MspInit+0x60>)
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80022b2:	bf00      	nop
 80022b4:	3714      	adds	r7, #20
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bc80      	pop	{r7}
 80022ba:	4770      	bx	lr
 80022bc:	40021000 	.word	0x40021000
 80022c0:	40010000 	.word	0x40010000

080022c4 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80022c4:	b480      	push	{r7}
 80022c6:	b085      	sub	sp, #20
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	4a09      	ldr	r2, [pc, #36]	@ (80022f8 <HAL_TIM_PWM_MspInit+0x34>)
 80022d2:	4293      	cmp	r3, r2
 80022d4:	d10b      	bne.n	80022ee <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80022d6:	4b09      	ldr	r3, [pc, #36]	@ (80022fc <HAL_TIM_PWM_MspInit+0x38>)
 80022d8:	69db      	ldr	r3, [r3, #28]
 80022da:	4a08      	ldr	r2, [pc, #32]	@ (80022fc <HAL_TIM_PWM_MspInit+0x38>)
 80022dc:	f043 0302 	orr.w	r3, r3, #2
 80022e0:	61d3      	str	r3, [r2, #28]
 80022e2:	4b06      	ldr	r3, [pc, #24]	@ (80022fc <HAL_TIM_PWM_MspInit+0x38>)
 80022e4:	69db      	ldr	r3, [r3, #28]
 80022e6:	f003 0302 	and.w	r3, r3, #2
 80022ea:	60fb      	str	r3, [r7, #12]
 80022ec:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 80022ee:	bf00      	nop
 80022f0:	3714      	adds	r7, #20
 80022f2:	46bd      	mov	sp, r7
 80022f4:	bc80      	pop	{r7}
 80022f6:	4770      	bx	lr
 80022f8:	40000400 	.word	0x40000400
 80022fc:	40021000 	.word	0x40021000

08002300 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b088      	sub	sp, #32
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002308:	f107 0310 	add.w	r3, r7, #16
 800230c:	2200      	movs	r2, #0
 800230e:	601a      	str	r2, [r3, #0]
 8002310:	605a      	str	r2, [r3, #4]
 8002312:	609a      	str	r2, [r3, #8]
 8002314:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	4a1b      	ldr	r2, [pc, #108]	@ (8002388 <HAL_TIM_MspPostInit+0x88>)
 800231c:	4293      	cmp	r3, r2
 800231e:	d12f      	bne.n	8002380 <HAL_TIM_MspPostInit+0x80>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002320:	4b1a      	ldr	r3, [pc, #104]	@ (800238c <HAL_TIM_MspPostInit+0x8c>)
 8002322:	699b      	ldr	r3, [r3, #24]
 8002324:	4a19      	ldr	r2, [pc, #100]	@ (800238c <HAL_TIM_MspPostInit+0x8c>)
 8002326:	f043 0304 	orr.w	r3, r3, #4
 800232a:	6193      	str	r3, [r2, #24]
 800232c:	4b17      	ldr	r3, [pc, #92]	@ (800238c <HAL_TIM_MspPostInit+0x8c>)
 800232e:	699b      	ldr	r3, [r3, #24]
 8002330:	f003 0304 	and.w	r3, r3, #4
 8002334:	60fb      	str	r3, [r7, #12]
 8002336:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002338:	4b14      	ldr	r3, [pc, #80]	@ (800238c <HAL_TIM_MspPostInit+0x8c>)
 800233a:	699b      	ldr	r3, [r3, #24]
 800233c:	4a13      	ldr	r2, [pc, #76]	@ (800238c <HAL_TIM_MspPostInit+0x8c>)
 800233e:	f043 0308 	orr.w	r3, r3, #8
 8002342:	6193      	str	r3, [r2, #24]
 8002344:	4b11      	ldr	r3, [pc, #68]	@ (800238c <HAL_TIM_MspPostInit+0x8c>)
 8002346:	699b      	ldr	r3, [r3, #24]
 8002348:	f003 0308 	and.w	r3, r3, #8
 800234c:	60bb      	str	r3, [r7, #8]
 800234e:	68bb      	ldr	r3, [r7, #8]
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002350:	23c0      	movs	r3, #192	@ 0xc0
 8002352:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002354:	2302      	movs	r3, #2
 8002356:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002358:	2302      	movs	r3, #2
 800235a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800235c:	f107 0310 	add.w	r3, r7, #16
 8002360:	4619      	mov	r1, r3
 8002362:	480b      	ldr	r0, [pc, #44]	@ (8002390 <HAL_TIM_MspPostInit+0x90>)
 8002364:	f000 fd10 	bl	8002d88 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002368:	2303      	movs	r3, #3
 800236a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800236c:	2302      	movs	r3, #2
 800236e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002370:	2302      	movs	r3, #2
 8002372:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002374:	f107 0310 	add.w	r3, r7, #16
 8002378:	4619      	mov	r1, r3
 800237a:	4806      	ldr	r0, [pc, #24]	@ (8002394 <HAL_TIM_MspPostInit+0x94>)
 800237c:	f000 fd04 	bl	8002d88 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002380:	bf00      	nop
 8002382:	3720      	adds	r7, #32
 8002384:	46bd      	mov	sp, r7
 8002386:	bd80      	pop	{r7, pc}
 8002388:	40000400 	.word	0x40000400
 800238c:	40021000 	.word	0x40021000
 8002390:	40010800 	.word	0x40010800
 8002394:	40010c00 	.word	0x40010c00

08002398 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b088      	sub	sp, #32
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023a0:	f107 0310 	add.w	r3, r7, #16
 80023a4:	2200      	movs	r2, #0
 80023a6:	601a      	str	r2, [r3, #0]
 80023a8:	605a      	str	r2, [r3, #4]
 80023aa:	609a      	str	r2, [r3, #8]
 80023ac:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	4a20      	ldr	r2, [pc, #128]	@ (8002434 <HAL_UART_MspInit+0x9c>)
 80023b4:	4293      	cmp	r3, r2
 80023b6:	d139      	bne.n	800242c <HAL_UART_MspInit+0x94>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80023b8:	4b1f      	ldr	r3, [pc, #124]	@ (8002438 <HAL_UART_MspInit+0xa0>)
 80023ba:	699b      	ldr	r3, [r3, #24]
 80023bc:	4a1e      	ldr	r2, [pc, #120]	@ (8002438 <HAL_UART_MspInit+0xa0>)
 80023be:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80023c2:	6193      	str	r3, [r2, #24]
 80023c4:	4b1c      	ldr	r3, [pc, #112]	@ (8002438 <HAL_UART_MspInit+0xa0>)
 80023c6:	699b      	ldr	r3, [r3, #24]
 80023c8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80023cc:	60fb      	str	r3, [r7, #12]
 80023ce:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023d0:	4b19      	ldr	r3, [pc, #100]	@ (8002438 <HAL_UART_MspInit+0xa0>)
 80023d2:	699b      	ldr	r3, [r3, #24]
 80023d4:	4a18      	ldr	r2, [pc, #96]	@ (8002438 <HAL_UART_MspInit+0xa0>)
 80023d6:	f043 0304 	orr.w	r3, r3, #4
 80023da:	6193      	str	r3, [r2, #24]
 80023dc:	4b16      	ldr	r3, [pc, #88]	@ (8002438 <HAL_UART_MspInit+0xa0>)
 80023de:	699b      	ldr	r3, [r3, #24]
 80023e0:	f003 0304 	and.w	r3, r3, #4
 80023e4:	60bb      	str	r3, [r7, #8]
 80023e6:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80023e8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80023ec:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023ee:	2302      	movs	r3, #2
 80023f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80023f2:	2303      	movs	r3, #3
 80023f4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023f6:	f107 0310 	add.w	r3, r7, #16
 80023fa:	4619      	mov	r1, r3
 80023fc:	480f      	ldr	r0, [pc, #60]	@ (800243c <HAL_UART_MspInit+0xa4>)
 80023fe:	f000 fcc3 	bl	8002d88 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002402:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002406:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_INPUT;  // 修改为复用输入模式
 8002408:	2300      	movs	r3, #0
 800240a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800240c:	2300      	movs	r3, #0
 800240e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002410:	f107 0310 	add.w	r3, r7, #16
 8002414:	4619      	mov	r1, r3
 8002416:	4809      	ldr	r0, [pc, #36]	@ (800243c <HAL_UART_MspInit+0xa4>)
 8002418:	f000 fcb6 	bl	8002d88 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800241c:	2200      	movs	r2, #0
 800241e:	2100      	movs	r1, #0
 8002420:	2025      	movs	r0, #37	@ 0x25
 8002422:	f000 fbc8 	bl	8002bb6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002426:	2025      	movs	r0, #37	@ 0x25
 8002428:	f000 fbe1 	bl	8002bee <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 800242c:	bf00      	nop
 800242e:	3720      	adds	r7, #32
 8002430:	46bd      	mov	sp, r7
 8002432:	bd80      	pop	{r7, pc}
 8002434:	40013800 	.word	0x40013800
 8002438:	40021000 	.word	0x40021000
 800243c:	40010800 	.word	0x40010800

08002440 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002440:	b480      	push	{r7}
 8002442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002444:	bf00      	nop
 8002446:	e7fd      	b.n	8002444 <NMI_Handler+0x4>

08002448 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002448:	b480      	push	{r7}
 800244a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800244c:	bf00      	nop
 800244e:	e7fd      	b.n	800244c <HardFault_Handler+0x4>

08002450 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002450:	b480      	push	{r7}
 8002452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002454:	bf00      	nop
 8002456:	e7fd      	b.n	8002454 <MemManage_Handler+0x4>

08002458 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002458:	b480      	push	{r7}
 800245a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800245c:	bf00      	nop
 800245e:	e7fd      	b.n	800245c <BusFault_Handler+0x4>

08002460 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002460:	b480      	push	{r7}
 8002462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002464:	bf00      	nop
 8002466:	e7fd      	b.n	8002464 <UsageFault_Handler+0x4>

08002468 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002468:	b480      	push	{r7}
 800246a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800246c:	bf00      	nop
 800246e:	46bd      	mov	sp, r7
 8002470:	bc80      	pop	{r7}
 8002472:	4770      	bx	lr

08002474 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002474:	b480      	push	{r7}
 8002476:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002478:	bf00      	nop
 800247a:	46bd      	mov	sp, r7
 800247c:	bc80      	pop	{r7}
 800247e:	4770      	bx	lr

08002480 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002480:	b480      	push	{r7}
 8002482:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002484:	bf00      	nop
 8002486:	46bd      	mov	sp, r7
 8002488:	bc80      	pop	{r7}
 800248a:	4770      	bx	lr

0800248c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002490:	f000 fa7a 	bl	8002988 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002494:	bf00      	nop
 8002496:	bd80      	pop	{r7, pc}

08002498 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800249c:	4802      	ldr	r0, [pc, #8]	@ (80024a8 <USART1_IRQHandler+0x10>)
 800249e:	f001 ff63 	bl	8004368 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80024a2:	bf00      	nop
 80024a4:	bd80      	pop	{r7, pc}
 80024a6:	bf00      	nop
 80024a8:	200001a0 	.word	0x200001a0

080024ac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b086      	sub	sp, #24
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80024b4:	4a14      	ldr	r2, [pc, #80]	@ (8002508 <_sbrk+0x5c>)
 80024b6:	4b15      	ldr	r3, [pc, #84]	@ (800250c <_sbrk+0x60>)
 80024b8:	1ad3      	subs	r3, r2, r3
 80024ba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80024bc:	697b      	ldr	r3, [r7, #20]
 80024be:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80024c0:	4b13      	ldr	r3, [pc, #76]	@ (8002510 <_sbrk+0x64>)
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d102      	bne.n	80024ce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80024c8:	4b11      	ldr	r3, [pc, #68]	@ (8002510 <_sbrk+0x64>)
 80024ca:	4a12      	ldr	r2, [pc, #72]	@ (8002514 <_sbrk+0x68>)
 80024cc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80024ce:	4b10      	ldr	r3, [pc, #64]	@ (8002510 <_sbrk+0x64>)
 80024d0:	681a      	ldr	r2, [r3, #0]
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	4413      	add	r3, r2
 80024d6:	693a      	ldr	r2, [r7, #16]
 80024d8:	429a      	cmp	r2, r3
 80024da:	d207      	bcs.n	80024ec <_sbrk+0x40>
  {
    errno = ENOMEM;
 80024dc:	f002 fd18 	bl	8004f10 <__errno>
 80024e0:	4603      	mov	r3, r0
 80024e2:	220c      	movs	r2, #12
 80024e4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80024e6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80024ea:	e009      	b.n	8002500 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80024ec:	4b08      	ldr	r3, [pc, #32]	@ (8002510 <_sbrk+0x64>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80024f2:	4b07      	ldr	r3, [pc, #28]	@ (8002510 <_sbrk+0x64>)
 80024f4:	681a      	ldr	r2, [r3, #0]
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	4413      	add	r3, r2
 80024fa:	4a05      	ldr	r2, [pc, #20]	@ (8002510 <_sbrk+0x64>)
 80024fc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80024fe:	68fb      	ldr	r3, [r7, #12]
}
 8002500:	4618      	mov	r0, r3
 8002502:	3718      	adds	r7, #24
 8002504:	46bd      	mov	sp, r7
 8002506:	bd80      	pop	{r7, pc}
 8002508:	20005000 	.word	0x20005000
 800250c:	00000400 	.word	0x00000400
 8002510:	200001e8 	.word	0x200001e8
 8002514:	20000340 	.word	0x20000340

08002518 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002518:	b480      	push	{r7}
 800251a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800251c:	bf00      	nop
 800251e:	46bd      	mov	sp, r7
 8002520:	bc80      	pop	{r7}
 8002522:	4770      	bx	lr

08002524 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002524:	f7ff fff8 	bl	8002518 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002528:	480b      	ldr	r0, [pc, #44]	@ (8002558 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800252a:	490c      	ldr	r1, [pc, #48]	@ (800255c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800252c:	4a0c      	ldr	r2, [pc, #48]	@ (8002560 <LoopFillZerobss+0x16>)
  movs r3, #0
 800252e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002530:	e002      	b.n	8002538 <LoopCopyDataInit>

08002532 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002532:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002534:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002536:	3304      	adds	r3, #4

08002538 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002538:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800253a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800253c:	d3f9      	bcc.n	8002532 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800253e:	4a09      	ldr	r2, [pc, #36]	@ (8002564 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002540:	4c09      	ldr	r4, [pc, #36]	@ (8002568 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002542:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002544:	e001      	b.n	800254a <LoopFillZerobss>

08002546 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002546:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002548:	3204      	adds	r2, #4

0800254a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800254a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800254c:	d3fb      	bcc.n	8002546 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800254e:	f002 fce5 	bl	8004f1c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002552:	f7ff fca9 	bl	8001ea8 <main>
  bx lr
 8002556:	4770      	bx	lr
  ldr r0, =_sdata
 8002558:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800255c:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8002560:	08006a0c 	.word	0x08006a0c
  ldr r2, =_sbss
 8002564:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8002568:	20000340 	.word	0x20000340

0800256c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800256c:	e7fe      	b.n	800256c <ADC1_2_IRQHandler>

0800256e <hrun_clamp_speed>:

// 内部变量
static float hrun_last_error = 0.0f;

static int16_t hrun_clamp_speed(int16_t speed)
{
 800256e:	b480      	push	{r7}
 8002570:	b083      	sub	sp, #12
 8002572:	af00      	add	r7, sp, #0
 8002574:	4603      	mov	r3, r0
 8002576:	80fb      	strh	r3, [r7, #6]
    if (speed > 1000)
 8002578:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800257c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002580:	dd03      	ble.n	800258a <hrun_clamp_speed+0x1c>
    {
        speed = 1000;
 8002582:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002586:	80fb      	strh	r3, [r7, #6]
 8002588:	e007      	b.n	800259a <hrun_clamp_speed+0x2c>
    }
    else if (speed < -1000)
 800258a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800258e:	f513 7f7a 	cmn.w	r3, #1000	@ 0x3e8
 8002592:	da02      	bge.n	800259a <hrun_clamp_speed+0x2c>
    {
        speed = -1000;
 8002594:	f64f 4318 	movw	r3, #64536	@ 0xfc18
 8002598:	80fb      	strh	r3, [r7, #6]
    }
    return speed;
 800259a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 800259e:	4618      	mov	r0, r3
 80025a0:	370c      	adds	r7, #12
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bc80      	pop	{r7}
 80025a6:	4770      	bx	lr

080025a8 <HRun_Init>:

void HRun_Init(void)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	af00      	add	r7, sp, #0
    GRAY_Init();
 80025ac:	f7fe fc82 	bl	8000eb4 <GRAY_Init>
    MPU6050_Init();
 80025b0:	f7fe ff14 	bl	80013dc <MPU6050_Init>
    Motor_Init();
 80025b4:	f7fe fdea 	bl	800118c <Motor_Init>
    Car_Move(0, 0);
 80025b8:	2100      	movs	r1, #0
 80025ba:	2000      	movs	r0, #0
 80025bc:	f7fe feb0 	bl	8001320 <Car_Move>
}
 80025c0:	bf00      	nop
 80025c2:	bd80      	pop	{r7, pc}

080025c4 <HRun_LineFollowStep>:
{
    hrun_base_speed = speed;
}

void HRun_LineFollowStep(void)
{
 80025c4:	b590      	push	{r4, r7, lr}
 80025c6:	b08b      	sub	sp, #44	@ 0x2c
 80025c8:	af00      	add	r7, sp, #0
    uint8_t sensors = GRAY_ReadByte();
 80025ca:	f7fe fd1f 	bl	800100c <GRAY_ReadByte>
 80025ce:	4603      	mov	r3, r0
 80025d0:	76fb      	strb	r3, [r7, #27]
    static const int8_t weights[8] = {-4, -3, -2, -1, 1, 2, 3, 4};
    int16_t sum = 0;
 80025d2:	2300      	movs	r3, #0
 80025d4:	84fb      	strh	r3, [r7, #38]	@ 0x26
    int16_t count = 0;
 80025d6:	2300      	movs	r3, #0
 80025d8:	84bb      	strh	r3, [r7, #36]	@ 0x24

    for (int i = 0; i < 8; i++)
 80025da:	2300      	movs	r3, #0
 80025dc:	623b      	str	r3, [r7, #32]
 80025de:	e01a      	b.n	8002616 <HRun_LineFollowStep+0x52>
    {
        if (((sensors >> i) & 0x01U) == 0U)
 80025e0:	7efa      	ldrb	r2, [r7, #27]
 80025e2:	6a3b      	ldr	r3, [r7, #32]
 80025e4:	fa42 f303 	asr.w	r3, r2, r3
 80025e8:	f003 0301 	and.w	r3, r3, #1
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d10f      	bne.n	8002610 <HRun_LineFollowStep+0x4c>
        {
            sum += weights[i];
 80025f0:	4a44      	ldr	r2, [pc, #272]	@ (8002704 <HRun_LineFollowStep+0x140>)
 80025f2:	6a3b      	ldr	r3, [r7, #32]
 80025f4:	4413      	add	r3, r2
 80025f6:	f993 3000 	ldrsb.w	r3, [r3]
 80025fa:	b29a      	uxth	r2, r3
 80025fc:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80025fe:	4413      	add	r3, r2
 8002600:	b29b      	uxth	r3, r3
 8002602:	84fb      	strh	r3, [r7, #38]	@ 0x26
            count++;
 8002604:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8002608:	b29b      	uxth	r3, r3
 800260a:	3301      	adds	r3, #1
 800260c:	b29b      	uxth	r3, r3
 800260e:	84bb      	strh	r3, [r7, #36]	@ 0x24
    for (int i = 0; i < 8; i++)
 8002610:	6a3b      	ldr	r3, [r7, #32]
 8002612:	3301      	adds	r3, #1
 8002614:	623b      	str	r3, [r7, #32]
 8002616:	6a3b      	ldr	r3, [r7, #32]
 8002618:	2b07      	cmp	r3, #7
 800261a:	dde1      	ble.n	80025e0 <HRun_LineFollowStep+0x1c>
        }
    }

    float error = hrun_last_error;
 800261c:	4b3a      	ldr	r3, [pc, #232]	@ (8002708 <HRun_LineFollowStep+0x144>)
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	61fb      	str	r3, [r7, #28]
    if (count > 0)
 8002622:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8002626:	2b00      	cmp	r3, #0
 8002628:	dd11      	ble.n	800264e <HRun_LineFollowStep+0x8a>
    {
        error = (float)sum / (float)count;
 800262a:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 800262e:	4618      	mov	r0, r3
 8002630:	f7fe fa76 	bl	8000b20 <__aeabi_i2f>
 8002634:	4604      	mov	r4, r0
 8002636:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 800263a:	4618      	mov	r0, r3
 800263c:	f7fe fa70 	bl	8000b20 <__aeabi_i2f>
 8002640:	4603      	mov	r3, r0
 8002642:	4619      	mov	r1, r3
 8002644:	4620      	mov	r0, r4
 8002646:	f7fe fb73 	bl	8000d30 <__aeabi_fdiv>
 800264a:	4603      	mov	r3, r0
 800264c:	61fb      	str	r3, [r7, #28]
    }

    float derivative = error - hrun_last_error;
 800264e:	4b2e      	ldr	r3, [pc, #184]	@ (8002708 <HRun_LineFollowStep+0x144>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	4619      	mov	r1, r3
 8002654:	69f8      	ldr	r0, [r7, #28]
 8002656:	f7fe f9ad 	bl	80009b4 <__aeabi_fsub>
 800265a:	4603      	mov	r3, r0
 800265c:	617b      	str	r3, [r7, #20]
    hrun_last_error = error;
 800265e:	4a2a      	ldr	r2, [pc, #168]	@ (8002708 <HRun_LineFollowStep+0x144>)
 8002660:	69fb      	ldr	r3, [r7, #28]
 8002662:	6013      	str	r3, [r2, #0]

    // 读取陀螺仪Z轴角速度
    float gyro_z = MPU6050_GetYawRate();
 8002664:	f7ff f802 	bl	800166c <MPU6050_GetYawRate>
 8002668:	6138      	str	r0, [r7, #16]
    
    // PD控制 + 陀螺仪阻尼
    float control = hrun_kp * error + hrun_kd * derivative - hrun_kg * gyro_z;
 800266a:	4b28      	ldr	r3, [pc, #160]	@ (800270c <HRun_LineFollowStep+0x148>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	69f9      	ldr	r1, [r7, #28]
 8002670:	4618      	mov	r0, r3
 8002672:	f7fe faa9 	bl	8000bc8 <__aeabi_fmul>
 8002676:	4603      	mov	r3, r0
 8002678:	461c      	mov	r4, r3
 800267a:	4b25      	ldr	r3, [pc, #148]	@ (8002710 <HRun_LineFollowStep+0x14c>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	6979      	ldr	r1, [r7, #20]
 8002680:	4618      	mov	r0, r3
 8002682:	f7fe faa1 	bl	8000bc8 <__aeabi_fmul>
 8002686:	4603      	mov	r3, r0
 8002688:	4619      	mov	r1, r3
 800268a:	4620      	mov	r0, r4
 800268c:	f7fe f994 	bl	80009b8 <__addsf3>
 8002690:	4603      	mov	r3, r0
 8002692:	461c      	mov	r4, r3
 8002694:	4b1f      	ldr	r3, [pc, #124]	@ (8002714 <HRun_LineFollowStep+0x150>)
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	6939      	ldr	r1, [r7, #16]
 800269a:	4618      	mov	r0, r3
 800269c:	f7fe fa94 	bl	8000bc8 <__aeabi_fmul>
 80026a0:	4603      	mov	r3, r0
 80026a2:	4619      	mov	r1, r3
 80026a4:	4620      	mov	r0, r4
 80026a6:	f7fe f985 	bl	80009b4 <__aeabi_fsub>
 80026aa:	4603      	mov	r3, r0
 80026ac:	60fb      	str	r3, [r7, #12]
    int16_t turn = (int16_t)control;
 80026ae:	68f8      	ldr	r0, [r7, #12]
 80026b0:	f7fe fbda 	bl	8000e68 <__aeabi_f2iz>
 80026b4:	4603      	mov	r3, r0
 80026b6:	817b      	strh	r3, [r7, #10]

    int16_t left_speed = hrun_clamp_speed(hrun_base_speed - turn);
 80026b8:	4b17      	ldr	r3, [pc, #92]	@ (8002718 <HRun_LineFollowStep+0x154>)
 80026ba:	f9b3 3000 	ldrsh.w	r3, [r3]
 80026be:	b29a      	uxth	r2, r3
 80026c0:	897b      	ldrh	r3, [r7, #10]
 80026c2:	1ad3      	subs	r3, r2, r3
 80026c4:	b29b      	uxth	r3, r3
 80026c6:	b21b      	sxth	r3, r3
 80026c8:	4618      	mov	r0, r3
 80026ca:	f7ff ff50 	bl	800256e <hrun_clamp_speed>
 80026ce:	4603      	mov	r3, r0
 80026d0:	813b      	strh	r3, [r7, #8]
    int16_t right_speed = hrun_clamp_speed(hrun_base_speed + turn);
 80026d2:	4b11      	ldr	r3, [pc, #68]	@ (8002718 <HRun_LineFollowStep+0x154>)
 80026d4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80026d8:	b29a      	uxth	r2, r3
 80026da:	897b      	ldrh	r3, [r7, #10]
 80026dc:	4413      	add	r3, r2
 80026de:	b29b      	uxth	r3, r3
 80026e0:	b21b      	sxth	r3, r3
 80026e2:	4618      	mov	r0, r3
 80026e4:	f7ff ff43 	bl	800256e <hrun_clamp_speed>
 80026e8:	4603      	mov	r3, r0
 80026ea:	80fb      	strh	r3, [r7, #6]

    Car_Move(left_speed, right_speed);
 80026ec:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80026f0:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80026f4:	4611      	mov	r1, r2
 80026f6:	4618      	mov	r0, r3
 80026f8:	f7fe fe12 	bl	8001320 <Car_Move>
}
 80026fc:	bf00      	nop
 80026fe:	372c      	adds	r7, #44	@ 0x2c
 8002700:	46bd      	mov	sp, r7
 8002702:	bd90      	pop	{r4, r7, pc}
 8002704:	08006890 	.word	0x08006890
 8002708:	200001f0 	.word	0x200001f0
 800270c:	20000008 	.word	0x20000008
 8002710:	2000000c 	.word	0x2000000c
 8002714:	200001ec 	.word	0x200001ec
 8002718:	20000004 	.word	0x20000004

0800271c <Set_ProcessCommand>:
/**
 * @brief 处理串口调参命令
 * @param cmd 命令字符串
 */
void Set_ProcessCommand(char* cmd)
{
 800271c:	b5b0      	push	{r4, r5, r7, lr}
 800271e:	b0a2      	sub	sp, #136	@ 0x88
 8002720:	af02      	add	r7, sp, #8
 8002722:	6078      	str	r0, [r7, #4]
    char response[100];
    char param[10];
    float value;
    
    // 解析命令：参数名 + 值
    if (sscanf(cmd, "%s %f", param, &value) == 2) {
 8002724:	f107 030c 	add.w	r3, r7, #12
 8002728:	f107 0210 	add.w	r2, r7, #16
 800272c:	4961      	ldr	r1, [pc, #388]	@ (80028b4 <Set_ProcessCommand+0x198>)
 800272e:	6878      	ldr	r0, [r7, #4]
 8002730:	f002 fba6 	bl	8004e80 <siscanf>
 8002734:	4603      	mov	r3, r0
 8002736:	2b02      	cmp	r3, #2
 8002738:	f040 8084 	bne.w	8002844 <Set_ProcessCommand+0x128>
        // 设置Kp
        if (strcmp(param, "KP") == 0) {
 800273c:	f107 0310 	add.w	r3, r7, #16
 8002740:	495d      	ldr	r1, [pc, #372]	@ (80028b8 <Set_ProcessCommand+0x19c>)
 8002742:	4618      	mov	r0, r3
 8002744:	f7fd fd02 	bl	800014c <strcmp>
 8002748:	4603      	mov	r3, r0
 800274a:	2b00      	cmp	r3, #0
 800274c:	d114      	bne.n	8002778 <Set_ProcessCommand+0x5c>
            hrun_kp = value;
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	4a5a      	ldr	r2, [pc, #360]	@ (80028bc <Set_ProcessCommand+0x1a0>)
 8002752:	6013      	str	r3, [r2, #0]
            sprintf(response, "OK: Kp=%d\r\n", (int)hrun_kp);
 8002754:	4b59      	ldr	r3, [pc, #356]	@ (80028bc <Set_ProcessCommand+0x1a0>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	4618      	mov	r0, r3
 800275a:	f7fe fb85 	bl	8000e68 <__aeabi_f2iz>
 800275e:	4602      	mov	r2, r0
 8002760:	f107 031c 	add.w	r3, r7, #28
 8002764:	4956      	ldr	r1, [pc, #344]	@ (80028c0 <Set_ProcessCommand+0x1a4>)
 8002766:	4618      	mov	r0, r3
 8002768:	f002 fb68 	bl	8004e3c <siprintf>
            usart_send_string(response);
 800276c:	f107 031c 	add.w	r3, r7, #28
 8002770:	4618      	mov	r0, r3
 8002772:	f7ff fad7 	bl	8001d24 <usart_send_string>
        usart_send_string(response);
    }
    else {
        usart_send_string("ERROR: Invalid cmd\r\n");
    }
}
 8002776:	e099      	b.n	80028ac <Set_ProcessCommand+0x190>
        else if (strcmp(param, "KD") == 0) {
 8002778:	f107 0310 	add.w	r3, r7, #16
 800277c:	4951      	ldr	r1, [pc, #324]	@ (80028c4 <Set_ProcessCommand+0x1a8>)
 800277e:	4618      	mov	r0, r3
 8002780:	f7fd fce4 	bl	800014c <strcmp>
 8002784:	4603      	mov	r3, r0
 8002786:	2b00      	cmp	r3, #0
 8002788:	d114      	bne.n	80027b4 <Set_ProcessCommand+0x98>
            hrun_kd = value;
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	4a4e      	ldr	r2, [pc, #312]	@ (80028c8 <Set_ProcessCommand+0x1ac>)
 800278e:	6013      	str	r3, [r2, #0]
            sprintf(response, "OK: Kd=%d\r\n", (int)hrun_kd);
 8002790:	4b4d      	ldr	r3, [pc, #308]	@ (80028c8 <Set_ProcessCommand+0x1ac>)
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	4618      	mov	r0, r3
 8002796:	f7fe fb67 	bl	8000e68 <__aeabi_f2iz>
 800279a:	4602      	mov	r2, r0
 800279c:	f107 031c 	add.w	r3, r7, #28
 80027a0:	494a      	ldr	r1, [pc, #296]	@ (80028cc <Set_ProcessCommand+0x1b0>)
 80027a2:	4618      	mov	r0, r3
 80027a4:	f002 fb4a 	bl	8004e3c <siprintf>
            usart_send_string(response);
 80027a8:	f107 031c 	add.w	r3, r7, #28
 80027ac:	4618      	mov	r0, r3
 80027ae:	f7ff fab9 	bl	8001d24 <usart_send_string>
}
 80027b2:	e07b      	b.n	80028ac <Set_ProcessCommand+0x190>
        else if (strcmp(param, "KG") == 0) {
 80027b4:	f107 0310 	add.w	r3, r7, #16
 80027b8:	4945      	ldr	r1, [pc, #276]	@ (80028d0 <Set_ProcessCommand+0x1b4>)
 80027ba:	4618      	mov	r0, r3
 80027bc:	f7fd fcc6 	bl	800014c <strcmp>
 80027c0:	4603      	mov	r3, r0
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d119      	bne.n	80027fa <Set_ProcessCommand+0xde>
            hrun_kg = value;
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	4a42      	ldr	r2, [pc, #264]	@ (80028d4 <Set_ProcessCommand+0x1b8>)
 80027ca:	6013      	str	r3, [r2, #0]
            sprintf(response, "OK: Kg=%d\r\n", (int)(hrun_kg * 10));
 80027cc:	4b41      	ldr	r3, [pc, #260]	@ (80028d4 <Set_ProcessCommand+0x1b8>)
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	4941      	ldr	r1, [pc, #260]	@ (80028d8 <Set_ProcessCommand+0x1bc>)
 80027d2:	4618      	mov	r0, r3
 80027d4:	f7fe f9f8 	bl	8000bc8 <__aeabi_fmul>
 80027d8:	4603      	mov	r3, r0
 80027da:	4618      	mov	r0, r3
 80027dc:	f7fe fb44 	bl	8000e68 <__aeabi_f2iz>
 80027e0:	4602      	mov	r2, r0
 80027e2:	f107 031c 	add.w	r3, r7, #28
 80027e6:	493d      	ldr	r1, [pc, #244]	@ (80028dc <Set_ProcessCommand+0x1c0>)
 80027e8:	4618      	mov	r0, r3
 80027ea:	f002 fb27 	bl	8004e3c <siprintf>
            usart_send_string(response);
 80027ee:	f107 031c 	add.w	r3, r7, #28
 80027f2:	4618      	mov	r0, r3
 80027f4:	f7ff fa96 	bl	8001d24 <usart_send_string>
}
 80027f8:	e058      	b.n	80028ac <Set_ProcessCommand+0x190>
        else if (strcmp(param, "SPD") == 0) {
 80027fa:	f107 0310 	add.w	r3, r7, #16
 80027fe:	4938      	ldr	r1, [pc, #224]	@ (80028e0 <Set_ProcessCommand+0x1c4>)
 8002800:	4618      	mov	r0, r3
 8002802:	f7fd fca3 	bl	800014c <strcmp>
 8002806:	4603      	mov	r3, r0
 8002808:	2b00      	cmp	r3, #0
 800280a:	d117      	bne.n	800283c <Set_ProcessCommand+0x120>
            hrun_base_speed = (int16_t)value;
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	4618      	mov	r0, r3
 8002810:	f7fe fb2a 	bl	8000e68 <__aeabi_f2iz>
 8002814:	4603      	mov	r3, r0
 8002816:	b21a      	sxth	r2, r3
 8002818:	4b32      	ldr	r3, [pc, #200]	@ (80028e4 <Set_ProcessCommand+0x1c8>)
 800281a:	801a      	strh	r2, [r3, #0]
            sprintf(response, "OK: Spd=%d\r\n", hrun_base_speed);
 800281c:	4b31      	ldr	r3, [pc, #196]	@ (80028e4 <Set_ProcessCommand+0x1c8>)
 800281e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002822:	461a      	mov	r2, r3
 8002824:	f107 031c 	add.w	r3, r7, #28
 8002828:	492f      	ldr	r1, [pc, #188]	@ (80028e8 <Set_ProcessCommand+0x1cc>)
 800282a:	4618      	mov	r0, r3
 800282c:	f002 fb06 	bl	8004e3c <siprintf>
            usart_send_string(response);
 8002830:	f107 031c 	add.w	r3, r7, #28
 8002834:	4618      	mov	r0, r3
 8002836:	f7ff fa75 	bl	8001d24 <usart_send_string>
}
 800283a:	e037      	b.n	80028ac <Set_ProcessCommand+0x190>
            usart_send_string("ERROR: Unknown param\r\n");
 800283c:	482b      	ldr	r0, [pc, #172]	@ (80028ec <Set_ProcessCommand+0x1d0>)
 800283e:	f7ff fa71 	bl	8001d24 <usart_send_string>
}
 8002842:	e033      	b.n	80028ac <Set_ProcessCommand+0x190>
    else if (strncmp(cmd, "GET", 3) == 0) {
 8002844:	2203      	movs	r2, #3
 8002846:	492a      	ldr	r1, [pc, #168]	@ (80028f0 <Set_ProcessCommand+0x1d4>)
 8002848:	6878      	ldr	r0, [r7, #4]
 800284a:	f002 fb4f 	bl	8004eec <strncmp>
 800284e:	4603      	mov	r3, r0
 8002850:	2b00      	cmp	r3, #0
 8002852:	d128      	bne.n	80028a6 <Set_ProcessCommand+0x18a>
        sprintf(response, "Kp:%d Kd:%d Kg:%d Spd:%d\r\n",
 8002854:	4b19      	ldr	r3, [pc, #100]	@ (80028bc <Set_ProcessCommand+0x1a0>)
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	4618      	mov	r0, r3
 800285a:	f7fe fb05 	bl	8000e68 <__aeabi_f2iz>
 800285e:	4604      	mov	r4, r0
 8002860:	4b19      	ldr	r3, [pc, #100]	@ (80028c8 <Set_ProcessCommand+0x1ac>)
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	4618      	mov	r0, r3
 8002866:	f7fe faff 	bl	8000e68 <__aeabi_f2iz>
 800286a:	4605      	mov	r5, r0
                (int)hrun_kp, (int)hrun_kd, (int)(hrun_kg * 10), hrun_base_speed);
 800286c:	4b19      	ldr	r3, [pc, #100]	@ (80028d4 <Set_ProcessCommand+0x1b8>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4919      	ldr	r1, [pc, #100]	@ (80028d8 <Set_ProcessCommand+0x1bc>)
 8002872:	4618      	mov	r0, r3
 8002874:	f7fe f9a8 	bl	8000bc8 <__aeabi_fmul>
 8002878:	4603      	mov	r3, r0
        sprintf(response, "Kp:%d Kd:%d Kg:%d Spd:%d\r\n",
 800287a:	4618      	mov	r0, r3
 800287c:	f7fe faf4 	bl	8000e68 <__aeabi_f2iz>
 8002880:	4603      	mov	r3, r0
 8002882:	4a18      	ldr	r2, [pc, #96]	@ (80028e4 <Set_ProcessCommand+0x1c8>)
 8002884:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002888:	f107 001c 	add.w	r0, r7, #28
 800288c:	9201      	str	r2, [sp, #4]
 800288e:	9300      	str	r3, [sp, #0]
 8002890:	462b      	mov	r3, r5
 8002892:	4622      	mov	r2, r4
 8002894:	4917      	ldr	r1, [pc, #92]	@ (80028f4 <Set_ProcessCommand+0x1d8>)
 8002896:	f002 fad1 	bl	8004e3c <siprintf>
        usart_send_string(response);
 800289a:	f107 031c 	add.w	r3, r7, #28
 800289e:	4618      	mov	r0, r3
 80028a0:	f7ff fa40 	bl	8001d24 <usart_send_string>
}
 80028a4:	e002      	b.n	80028ac <Set_ProcessCommand+0x190>
        usart_send_string("ERROR: Invalid cmd\r\n");
 80028a6:	4814      	ldr	r0, [pc, #80]	@ (80028f8 <Set_ProcessCommand+0x1dc>)
 80028a8:	f7ff fa3c 	bl	8001d24 <usart_send_string>
}
 80028ac:	bf00      	nop
 80028ae:	3780      	adds	r7, #128	@ 0x80
 80028b0:	46bd      	mov	sp, r7
 80028b2:	bdb0      	pop	{r4, r5, r7, pc}
 80028b4:	080061e0 	.word	0x080061e0
 80028b8:	080061e8 	.word	0x080061e8
 80028bc:	20000008 	.word	0x20000008
 80028c0:	080061ec 	.word	0x080061ec
 80028c4:	080061f8 	.word	0x080061f8
 80028c8:	2000000c 	.word	0x2000000c
 80028cc:	080061fc 	.word	0x080061fc
 80028d0:	08006208 	.word	0x08006208
 80028d4:	200001ec 	.word	0x200001ec
 80028d8:	41200000 	.word	0x41200000
 80028dc:	0800620c 	.word	0x0800620c
 80028e0:	08006218 	.word	0x08006218
 80028e4:	20000004 	.word	0x20000004
 80028e8:	0800621c 	.word	0x0800621c
 80028ec:	0800622c 	.word	0x0800622c
 80028f0:	08006244 	.word	0x08006244
 80028f4:	08006248 	.word	0x08006248
 80028f8:	08006264 	.word	0x08006264

080028fc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002900:	4b08      	ldr	r3, [pc, #32]	@ (8002924 <HAL_Init+0x28>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	4a07      	ldr	r2, [pc, #28]	@ (8002924 <HAL_Init+0x28>)
 8002906:	f043 0310 	orr.w	r3, r3, #16
 800290a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800290c:	2003      	movs	r0, #3
 800290e:	f000 f947 	bl	8002ba0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002912:	200f      	movs	r0, #15
 8002914:	f000 f808 	bl	8002928 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002918:	f7ff fca2 	bl	8002260 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800291c:	2300      	movs	r3, #0
}
 800291e:	4618      	mov	r0, r3
 8002920:	bd80      	pop	{r7, pc}
 8002922:	bf00      	nop
 8002924:	40022000 	.word	0x40022000

08002928 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b082      	sub	sp, #8
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002930:	4b12      	ldr	r3, [pc, #72]	@ (800297c <HAL_InitTick+0x54>)
 8002932:	681a      	ldr	r2, [r3, #0]
 8002934:	4b12      	ldr	r3, [pc, #72]	@ (8002980 <HAL_InitTick+0x58>)
 8002936:	781b      	ldrb	r3, [r3, #0]
 8002938:	4619      	mov	r1, r3
 800293a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800293e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002942:	fbb2 f3f3 	udiv	r3, r2, r3
 8002946:	4618      	mov	r0, r3
 8002948:	f000 f95f 	bl	8002c0a <HAL_SYSTICK_Config>
 800294c:	4603      	mov	r3, r0
 800294e:	2b00      	cmp	r3, #0
 8002950:	d001      	beq.n	8002956 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002952:	2301      	movs	r3, #1
 8002954:	e00e      	b.n	8002974 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	2b0f      	cmp	r3, #15
 800295a:	d80a      	bhi.n	8002972 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800295c:	2200      	movs	r2, #0
 800295e:	6879      	ldr	r1, [r7, #4]
 8002960:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002964:	f000 f927 	bl	8002bb6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002968:	4a06      	ldr	r2, [pc, #24]	@ (8002984 <HAL_InitTick+0x5c>)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800296e:	2300      	movs	r3, #0
 8002970:	e000      	b.n	8002974 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002972:	2301      	movs	r3, #1
}
 8002974:	4618      	mov	r0, r3
 8002976:	3708      	adds	r7, #8
 8002978:	46bd      	mov	sp, r7
 800297a:	bd80      	pop	{r7, pc}
 800297c:	20000000 	.word	0x20000000
 8002980:	20000014 	.word	0x20000014
 8002984:	20000010 	.word	0x20000010

08002988 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002988:	b480      	push	{r7}
 800298a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800298c:	4b05      	ldr	r3, [pc, #20]	@ (80029a4 <HAL_IncTick+0x1c>)
 800298e:	781b      	ldrb	r3, [r3, #0]
 8002990:	461a      	mov	r2, r3
 8002992:	4b05      	ldr	r3, [pc, #20]	@ (80029a8 <HAL_IncTick+0x20>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	4413      	add	r3, r2
 8002998:	4a03      	ldr	r2, [pc, #12]	@ (80029a8 <HAL_IncTick+0x20>)
 800299a:	6013      	str	r3, [r2, #0]
}
 800299c:	bf00      	nop
 800299e:	46bd      	mov	sp, r7
 80029a0:	bc80      	pop	{r7}
 80029a2:	4770      	bx	lr
 80029a4:	20000014 	.word	0x20000014
 80029a8:	200001f4 	.word	0x200001f4

080029ac <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80029ac:	b480      	push	{r7}
 80029ae:	af00      	add	r7, sp, #0
  return uwTick;
 80029b0:	4b02      	ldr	r3, [pc, #8]	@ (80029bc <HAL_GetTick+0x10>)
 80029b2:	681b      	ldr	r3, [r3, #0]
}
 80029b4:	4618      	mov	r0, r3
 80029b6:	46bd      	mov	sp, r7
 80029b8:	bc80      	pop	{r7}
 80029ba:	4770      	bx	lr
 80029bc:	200001f4 	.word	0x200001f4

080029c0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b084      	sub	sp, #16
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80029c8:	f7ff fff0 	bl	80029ac <HAL_GetTick>
 80029cc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80029d8:	d005      	beq.n	80029e6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80029da:	4b0a      	ldr	r3, [pc, #40]	@ (8002a04 <HAL_Delay+0x44>)
 80029dc:	781b      	ldrb	r3, [r3, #0]
 80029de:	461a      	mov	r2, r3
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	4413      	add	r3, r2
 80029e4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80029e6:	bf00      	nop
 80029e8:	f7ff ffe0 	bl	80029ac <HAL_GetTick>
 80029ec:	4602      	mov	r2, r0
 80029ee:	68bb      	ldr	r3, [r7, #8]
 80029f0:	1ad3      	subs	r3, r2, r3
 80029f2:	68fa      	ldr	r2, [r7, #12]
 80029f4:	429a      	cmp	r2, r3
 80029f6:	d8f7      	bhi.n	80029e8 <HAL_Delay+0x28>
  {
  }
}
 80029f8:	bf00      	nop
 80029fa:	bf00      	nop
 80029fc:	3710      	adds	r7, #16
 80029fe:	46bd      	mov	sp, r7
 8002a00:	bd80      	pop	{r7, pc}
 8002a02:	bf00      	nop
 8002a04:	20000014 	.word	0x20000014

08002a08 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	b085      	sub	sp, #20
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	f003 0307 	and.w	r3, r3, #7
 8002a16:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a18:	4b0c      	ldr	r3, [pc, #48]	@ (8002a4c <__NVIC_SetPriorityGrouping+0x44>)
 8002a1a:	68db      	ldr	r3, [r3, #12]
 8002a1c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a1e:	68ba      	ldr	r2, [r7, #8]
 8002a20:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002a24:	4013      	ands	r3, r2
 8002a26:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a2c:	68bb      	ldr	r3, [r7, #8]
 8002a2e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002a30:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002a34:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a38:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a3a:	4a04      	ldr	r2, [pc, #16]	@ (8002a4c <__NVIC_SetPriorityGrouping+0x44>)
 8002a3c:	68bb      	ldr	r3, [r7, #8]
 8002a3e:	60d3      	str	r3, [r2, #12]
}
 8002a40:	bf00      	nop
 8002a42:	3714      	adds	r7, #20
 8002a44:	46bd      	mov	sp, r7
 8002a46:	bc80      	pop	{r7}
 8002a48:	4770      	bx	lr
 8002a4a:	bf00      	nop
 8002a4c:	e000ed00 	.word	0xe000ed00

08002a50 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a50:	b480      	push	{r7}
 8002a52:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a54:	4b04      	ldr	r3, [pc, #16]	@ (8002a68 <__NVIC_GetPriorityGrouping+0x18>)
 8002a56:	68db      	ldr	r3, [r3, #12]
 8002a58:	0a1b      	lsrs	r3, r3, #8
 8002a5a:	f003 0307 	and.w	r3, r3, #7
}
 8002a5e:	4618      	mov	r0, r3
 8002a60:	46bd      	mov	sp, r7
 8002a62:	bc80      	pop	{r7}
 8002a64:	4770      	bx	lr
 8002a66:	bf00      	nop
 8002a68:	e000ed00 	.word	0xe000ed00

08002a6c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	b083      	sub	sp, #12
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	4603      	mov	r3, r0
 8002a74:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	db0b      	blt.n	8002a96 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a7e:	79fb      	ldrb	r3, [r7, #7]
 8002a80:	f003 021f 	and.w	r2, r3, #31
 8002a84:	4906      	ldr	r1, [pc, #24]	@ (8002aa0 <__NVIC_EnableIRQ+0x34>)
 8002a86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a8a:	095b      	lsrs	r3, r3, #5
 8002a8c:	2001      	movs	r0, #1
 8002a8e:	fa00 f202 	lsl.w	r2, r0, r2
 8002a92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002a96:	bf00      	nop
 8002a98:	370c      	adds	r7, #12
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bc80      	pop	{r7}
 8002a9e:	4770      	bx	lr
 8002aa0:	e000e100 	.word	0xe000e100

08002aa4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	b083      	sub	sp, #12
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	4603      	mov	r3, r0
 8002aac:	6039      	str	r1, [r7, #0]
 8002aae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ab0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	db0a      	blt.n	8002ace <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	b2da      	uxtb	r2, r3
 8002abc:	490c      	ldr	r1, [pc, #48]	@ (8002af0 <__NVIC_SetPriority+0x4c>)
 8002abe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ac2:	0112      	lsls	r2, r2, #4
 8002ac4:	b2d2      	uxtb	r2, r2
 8002ac6:	440b      	add	r3, r1
 8002ac8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002acc:	e00a      	b.n	8002ae4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ace:	683b      	ldr	r3, [r7, #0]
 8002ad0:	b2da      	uxtb	r2, r3
 8002ad2:	4908      	ldr	r1, [pc, #32]	@ (8002af4 <__NVIC_SetPriority+0x50>)
 8002ad4:	79fb      	ldrb	r3, [r7, #7]
 8002ad6:	f003 030f 	and.w	r3, r3, #15
 8002ada:	3b04      	subs	r3, #4
 8002adc:	0112      	lsls	r2, r2, #4
 8002ade:	b2d2      	uxtb	r2, r2
 8002ae0:	440b      	add	r3, r1
 8002ae2:	761a      	strb	r2, [r3, #24]
}
 8002ae4:	bf00      	nop
 8002ae6:	370c      	adds	r7, #12
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	bc80      	pop	{r7}
 8002aec:	4770      	bx	lr
 8002aee:	bf00      	nop
 8002af0:	e000e100 	.word	0xe000e100
 8002af4:	e000ed00 	.word	0xe000ed00

08002af8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002af8:	b480      	push	{r7}
 8002afa:	b089      	sub	sp, #36	@ 0x24
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	60f8      	str	r0, [r7, #12]
 8002b00:	60b9      	str	r1, [r7, #8]
 8002b02:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	f003 0307 	and.w	r3, r3, #7
 8002b0a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b0c:	69fb      	ldr	r3, [r7, #28]
 8002b0e:	f1c3 0307 	rsb	r3, r3, #7
 8002b12:	2b04      	cmp	r3, #4
 8002b14:	bf28      	it	cs
 8002b16:	2304      	movcs	r3, #4
 8002b18:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b1a:	69fb      	ldr	r3, [r7, #28]
 8002b1c:	3304      	adds	r3, #4
 8002b1e:	2b06      	cmp	r3, #6
 8002b20:	d902      	bls.n	8002b28 <NVIC_EncodePriority+0x30>
 8002b22:	69fb      	ldr	r3, [r7, #28]
 8002b24:	3b03      	subs	r3, #3
 8002b26:	e000      	b.n	8002b2a <NVIC_EncodePriority+0x32>
 8002b28:	2300      	movs	r3, #0
 8002b2a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b2c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002b30:	69bb      	ldr	r3, [r7, #24]
 8002b32:	fa02 f303 	lsl.w	r3, r2, r3
 8002b36:	43da      	mvns	r2, r3
 8002b38:	68bb      	ldr	r3, [r7, #8]
 8002b3a:	401a      	ands	r2, r3
 8002b3c:	697b      	ldr	r3, [r7, #20]
 8002b3e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b40:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002b44:	697b      	ldr	r3, [r7, #20]
 8002b46:	fa01 f303 	lsl.w	r3, r1, r3
 8002b4a:	43d9      	mvns	r1, r3
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b50:	4313      	orrs	r3, r2
         );
}
 8002b52:	4618      	mov	r0, r3
 8002b54:	3724      	adds	r7, #36	@ 0x24
 8002b56:	46bd      	mov	sp, r7
 8002b58:	bc80      	pop	{r7}
 8002b5a:	4770      	bx	lr

08002b5c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b082      	sub	sp, #8
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	3b01      	subs	r3, #1
 8002b68:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002b6c:	d301      	bcc.n	8002b72 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002b6e:	2301      	movs	r3, #1
 8002b70:	e00f      	b.n	8002b92 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002b72:	4a0a      	ldr	r2, [pc, #40]	@ (8002b9c <SysTick_Config+0x40>)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	3b01      	subs	r3, #1
 8002b78:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002b7a:	210f      	movs	r1, #15
 8002b7c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002b80:	f7ff ff90 	bl	8002aa4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b84:	4b05      	ldr	r3, [pc, #20]	@ (8002b9c <SysTick_Config+0x40>)
 8002b86:	2200      	movs	r2, #0
 8002b88:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b8a:	4b04      	ldr	r3, [pc, #16]	@ (8002b9c <SysTick_Config+0x40>)
 8002b8c:	2207      	movs	r2, #7
 8002b8e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002b90:	2300      	movs	r3, #0
}
 8002b92:	4618      	mov	r0, r3
 8002b94:	3708      	adds	r7, #8
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bd80      	pop	{r7, pc}
 8002b9a:	bf00      	nop
 8002b9c:	e000e010 	.word	0xe000e010

08002ba0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b082      	sub	sp, #8
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002ba8:	6878      	ldr	r0, [r7, #4]
 8002baa:	f7ff ff2d 	bl	8002a08 <__NVIC_SetPriorityGrouping>
}
 8002bae:	bf00      	nop
 8002bb0:	3708      	adds	r7, #8
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	bd80      	pop	{r7, pc}

08002bb6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002bb6:	b580      	push	{r7, lr}
 8002bb8:	b086      	sub	sp, #24
 8002bba:	af00      	add	r7, sp, #0
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	60b9      	str	r1, [r7, #8]
 8002bc0:	607a      	str	r2, [r7, #4]
 8002bc2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002bc8:	f7ff ff42 	bl	8002a50 <__NVIC_GetPriorityGrouping>
 8002bcc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002bce:	687a      	ldr	r2, [r7, #4]
 8002bd0:	68b9      	ldr	r1, [r7, #8]
 8002bd2:	6978      	ldr	r0, [r7, #20]
 8002bd4:	f7ff ff90 	bl	8002af8 <NVIC_EncodePriority>
 8002bd8:	4602      	mov	r2, r0
 8002bda:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002bde:	4611      	mov	r1, r2
 8002be0:	4618      	mov	r0, r3
 8002be2:	f7ff ff5f 	bl	8002aa4 <__NVIC_SetPriority>
}
 8002be6:	bf00      	nop
 8002be8:	3718      	adds	r7, #24
 8002bea:	46bd      	mov	sp, r7
 8002bec:	bd80      	pop	{r7, pc}

08002bee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002bee:	b580      	push	{r7, lr}
 8002bf0:	b082      	sub	sp, #8
 8002bf2:	af00      	add	r7, sp, #0
 8002bf4:	4603      	mov	r3, r0
 8002bf6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002bf8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bfc:	4618      	mov	r0, r3
 8002bfe:	f7ff ff35 	bl	8002a6c <__NVIC_EnableIRQ>
}
 8002c02:	bf00      	nop
 8002c04:	3708      	adds	r7, #8
 8002c06:	46bd      	mov	sp, r7
 8002c08:	bd80      	pop	{r7, pc}

08002c0a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c0a:	b580      	push	{r7, lr}
 8002c0c:	b082      	sub	sp, #8
 8002c0e:	af00      	add	r7, sp, #0
 8002c10:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002c12:	6878      	ldr	r0, [r7, #4]
 8002c14:	f7ff ffa2 	bl	8002b5c <SysTick_Config>
 8002c18:	4603      	mov	r3, r0
}
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	3708      	adds	r7, #8
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	bd80      	pop	{r7, pc}

08002c22 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002c22:	b480      	push	{r7}
 8002c24:	b085      	sub	sp, #20
 8002c26:	af00      	add	r7, sp, #0
 8002c28:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002c34:	b2db      	uxtb	r3, r3
 8002c36:	2b02      	cmp	r3, #2
 8002c38:	d008      	beq.n	8002c4c <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	2204      	movs	r2, #4
 8002c3e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2200      	movs	r2, #0
 8002c44:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002c48:	2301      	movs	r3, #1
 8002c4a:	e020      	b.n	8002c8e <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	681a      	ldr	r2, [r3, #0]
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f022 020e 	bic.w	r2, r2, #14
 8002c5a:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	681a      	ldr	r2, [r3, #0]
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f022 0201 	bic.w	r2, r2, #1
 8002c6a:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c74:	2101      	movs	r1, #1
 8002c76:	fa01 f202 	lsl.w	r2, r1, r2
 8002c7a:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2201      	movs	r2, #1
 8002c80:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	2200      	movs	r2, #0
 8002c88:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002c8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c8e:	4618      	mov	r0, r3
 8002c90:	3714      	adds	r7, #20
 8002c92:	46bd      	mov	sp, r7
 8002c94:	bc80      	pop	{r7}
 8002c96:	4770      	bx	lr

08002c98 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b084      	sub	sp, #16
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002caa:	b2db      	uxtb	r3, r3
 8002cac:	2b02      	cmp	r3, #2
 8002cae:	d005      	beq.n	8002cbc <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2204      	movs	r2, #4
 8002cb4:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	73fb      	strb	r3, [r7, #15]
 8002cba:	e051      	b.n	8002d60 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	681a      	ldr	r2, [r3, #0]
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f022 020e 	bic.w	r2, r2, #14
 8002cca:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	681a      	ldr	r2, [r3, #0]
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f022 0201 	bic.w	r2, r2, #1
 8002cda:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	4a22      	ldr	r2, [pc, #136]	@ (8002d6c <HAL_DMA_Abort_IT+0xd4>)
 8002ce2:	4293      	cmp	r3, r2
 8002ce4:	d029      	beq.n	8002d3a <HAL_DMA_Abort_IT+0xa2>
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	4a21      	ldr	r2, [pc, #132]	@ (8002d70 <HAL_DMA_Abort_IT+0xd8>)
 8002cec:	4293      	cmp	r3, r2
 8002cee:	d022      	beq.n	8002d36 <HAL_DMA_Abort_IT+0x9e>
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	4a1f      	ldr	r2, [pc, #124]	@ (8002d74 <HAL_DMA_Abort_IT+0xdc>)
 8002cf6:	4293      	cmp	r3, r2
 8002cf8:	d01a      	beq.n	8002d30 <HAL_DMA_Abort_IT+0x98>
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	4a1e      	ldr	r2, [pc, #120]	@ (8002d78 <HAL_DMA_Abort_IT+0xe0>)
 8002d00:	4293      	cmp	r3, r2
 8002d02:	d012      	beq.n	8002d2a <HAL_DMA_Abort_IT+0x92>
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	4a1c      	ldr	r2, [pc, #112]	@ (8002d7c <HAL_DMA_Abort_IT+0xe4>)
 8002d0a:	4293      	cmp	r3, r2
 8002d0c:	d00a      	beq.n	8002d24 <HAL_DMA_Abort_IT+0x8c>
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	4a1b      	ldr	r2, [pc, #108]	@ (8002d80 <HAL_DMA_Abort_IT+0xe8>)
 8002d14:	4293      	cmp	r3, r2
 8002d16:	d102      	bne.n	8002d1e <HAL_DMA_Abort_IT+0x86>
 8002d18:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002d1c:	e00e      	b.n	8002d3c <HAL_DMA_Abort_IT+0xa4>
 8002d1e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002d22:	e00b      	b.n	8002d3c <HAL_DMA_Abort_IT+0xa4>
 8002d24:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002d28:	e008      	b.n	8002d3c <HAL_DMA_Abort_IT+0xa4>
 8002d2a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002d2e:	e005      	b.n	8002d3c <HAL_DMA_Abort_IT+0xa4>
 8002d30:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002d34:	e002      	b.n	8002d3c <HAL_DMA_Abort_IT+0xa4>
 8002d36:	2310      	movs	r3, #16
 8002d38:	e000      	b.n	8002d3c <HAL_DMA_Abort_IT+0xa4>
 8002d3a:	2301      	movs	r3, #1
 8002d3c:	4a11      	ldr	r2, [pc, #68]	@ (8002d84 <HAL_DMA_Abort_IT+0xec>)
 8002d3e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2201      	movs	r2, #1
 8002d44:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d003      	beq.n	8002d60 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d5c:	6878      	ldr	r0, [r7, #4]
 8002d5e:	4798      	blx	r3
    } 
  }
  return status;
 8002d60:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d62:	4618      	mov	r0, r3
 8002d64:	3710      	adds	r7, #16
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bd80      	pop	{r7, pc}
 8002d6a:	bf00      	nop
 8002d6c:	40020008 	.word	0x40020008
 8002d70:	4002001c 	.word	0x4002001c
 8002d74:	40020030 	.word	0x40020030
 8002d78:	40020044 	.word	0x40020044
 8002d7c:	40020058 	.word	0x40020058
 8002d80:	4002006c 	.word	0x4002006c
 8002d84:	40020000 	.word	0x40020000

08002d88 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d88:	b480      	push	{r7}
 8002d8a:	b08b      	sub	sp, #44	@ 0x2c
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
 8002d90:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002d92:	2300      	movs	r3, #0
 8002d94:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002d96:	2300      	movs	r3, #0
 8002d98:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d9a:	e169      	b.n	8003070 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002d9c:	2201      	movs	r2, #1
 8002d9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002da0:	fa02 f303 	lsl.w	r3, r2, r3
 8002da4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002da6:	683b      	ldr	r3, [r7, #0]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	69fa      	ldr	r2, [r7, #28]
 8002dac:	4013      	ands	r3, r2
 8002dae:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002db0:	69ba      	ldr	r2, [r7, #24]
 8002db2:	69fb      	ldr	r3, [r7, #28]
 8002db4:	429a      	cmp	r2, r3
 8002db6:	f040 8158 	bne.w	800306a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002dba:	683b      	ldr	r3, [r7, #0]
 8002dbc:	685b      	ldr	r3, [r3, #4]
 8002dbe:	4a9a      	ldr	r2, [pc, #616]	@ (8003028 <HAL_GPIO_Init+0x2a0>)
 8002dc0:	4293      	cmp	r3, r2
 8002dc2:	d05e      	beq.n	8002e82 <HAL_GPIO_Init+0xfa>
 8002dc4:	4a98      	ldr	r2, [pc, #608]	@ (8003028 <HAL_GPIO_Init+0x2a0>)
 8002dc6:	4293      	cmp	r3, r2
 8002dc8:	d875      	bhi.n	8002eb6 <HAL_GPIO_Init+0x12e>
 8002dca:	4a98      	ldr	r2, [pc, #608]	@ (800302c <HAL_GPIO_Init+0x2a4>)
 8002dcc:	4293      	cmp	r3, r2
 8002dce:	d058      	beq.n	8002e82 <HAL_GPIO_Init+0xfa>
 8002dd0:	4a96      	ldr	r2, [pc, #600]	@ (800302c <HAL_GPIO_Init+0x2a4>)
 8002dd2:	4293      	cmp	r3, r2
 8002dd4:	d86f      	bhi.n	8002eb6 <HAL_GPIO_Init+0x12e>
 8002dd6:	4a96      	ldr	r2, [pc, #600]	@ (8003030 <HAL_GPIO_Init+0x2a8>)
 8002dd8:	4293      	cmp	r3, r2
 8002dda:	d052      	beq.n	8002e82 <HAL_GPIO_Init+0xfa>
 8002ddc:	4a94      	ldr	r2, [pc, #592]	@ (8003030 <HAL_GPIO_Init+0x2a8>)
 8002dde:	4293      	cmp	r3, r2
 8002de0:	d869      	bhi.n	8002eb6 <HAL_GPIO_Init+0x12e>
 8002de2:	4a94      	ldr	r2, [pc, #592]	@ (8003034 <HAL_GPIO_Init+0x2ac>)
 8002de4:	4293      	cmp	r3, r2
 8002de6:	d04c      	beq.n	8002e82 <HAL_GPIO_Init+0xfa>
 8002de8:	4a92      	ldr	r2, [pc, #584]	@ (8003034 <HAL_GPIO_Init+0x2ac>)
 8002dea:	4293      	cmp	r3, r2
 8002dec:	d863      	bhi.n	8002eb6 <HAL_GPIO_Init+0x12e>
 8002dee:	4a92      	ldr	r2, [pc, #584]	@ (8003038 <HAL_GPIO_Init+0x2b0>)
 8002df0:	4293      	cmp	r3, r2
 8002df2:	d046      	beq.n	8002e82 <HAL_GPIO_Init+0xfa>
 8002df4:	4a90      	ldr	r2, [pc, #576]	@ (8003038 <HAL_GPIO_Init+0x2b0>)
 8002df6:	4293      	cmp	r3, r2
 8002df8:	d85d      	bhi.n	8002eb6 <HAL_GPIO_Init+0x12e>
 8002dfa:	2b12      	cmp	r3, #18
 8002dfc:	d82a      	bhi.n	8002e54 <HAL_GPIO_Init+0xcc>
 8002dfe:	2b12      	cmp	r3, #18
 8002e00:	d859      	bhi.n	8002eb6 <HAL_GPIO_Init+0x12e>
 8002e02:	a201      	add	r2, pc, #4	@ (adr r2, 8002e08 <HAL_GPIO_Init+0x80>)
 8002e04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e08:	08002e83 	.word	0x08002e83
 8002e0c:	08002e5d 	.word	0x08002e5d
 8002e10:	08002e6f 	.word	0x08002e6f
 8002e14:	08002eb1 	.word	0x08002eb1
 8002e18:	08002eb7 	.word	0x08002eb7
 8002e1c:	08002eb7 	.word	0x08002eb7
 8002e20:	08002eb7 	.word	0x08002eb7
 8002e24:	08002eb7 	.word	0x08002eb7
 8002e28:	08002eb7 	.word	0x08002eb7
 8002e2c:	08002eb7 	.word	0x08002eb7
 8002e30:	08002eb7 	.word	0x08002eb7
 8002e34:	08002eb7 	.word	0x08002eb7
 8002e38:	08002eb7 	.word	0x08002eb7
 8002e3c:	08002eb7 	.word	0x08002eb7
 8002e40:	08002eb7 	.word	0x08002eb7
 8002e44:	08002eb7 	.word	0x08002eb7
 8002e48:	08002eb7 	.word	0x08002eb7
 8002e4c:	08002e65 	.word	0x08002e65
 8002e50:	08002e79 	.word	0x08002e79
 8002e54:	4a79      	ldr	r2, [pc, #484]	@ (800303c <HAL_GPIO_Init+0x2b4>)
 8002e56:	4293      	cmp	r3, r2
 8002e58:	d013      	beq.n	8002e82 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002e5a:	e02c      	b.n	8002eb6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	68db      	ldr	r3, [r3, #12]
 8002e60:	623b      	str	r3, [r7, #32]
          break;
 8002e62:	e029      	b.n	8002eb8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002e64:	683b      	ldr	r3, [r7, #0]
 8002e66:	68db      	ldr	r3, [r3, #12]
 8002e68:	3304      	adds	r3, #4
 8002e6a:	623b      	str	r3, [r7, #32]
          break;
 8002e6c:	e024      	b.n	8002eb8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002e6e:	683b      	ldr	r3, [r7, #0]
 8002e70:	68db      	ldr	r3, [r3, #12]
 8002e72:	3308      	adds	r3, #8
 8002e74:	623b      	str	r3, [r7, #32]
          break;
 8002e76:	e01f      	b.n	8002eb8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002e78:	683b      	ldr	r3, [r7, #0]
 8002e7a:	68db      	ldr	r3, [r3, #12]
 8002e7c:	330c      	adds	r3, #12
 8002e7e:	623b      	str	r3, [r7, #32]
          break;
 8002e80:	e01a      	b.n	8002eb8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002e82:	683b      	ldr	r3, [r7, #0]
 8002e84:	689b      	ldr	r3, [r3, #8]
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d102      	bne.n	8002e90 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002e8a:	2304      	movs	r3, #4
 8002e8c:	623b      	str	r3, [r7, #32]
          break;
 8002e8e:	e013      	b.n	8002eb8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002e90:	683b      	ldr	r3, [r7, #0]
 8002e92:	689b      	ldr	r3, [r3, #8]
 8002e94:	2b01      	cmp	r3, #1
 8002e96:	d105      	bne.n	8002ea4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002e98:	2308      	movs	r3, #8
 8002e9a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	69fa      	ldr	r2, [r7, #28]
 8002ea0:	611a      	str	r2, [r3, #16]
          break;
 8002ea2:	e009      	b.n	8002eb8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002ea4:	2308      	movs	r3, #8
 8002ea6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	69fa      	ldr	r2, [r7, #28]
 8002eac:	615a      	str	r2, [r3, #20]
          break;
 8002eae:	e003      	b.n	8002eb8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	623b      	str	r3, [r7, #32]
          break;
 8002eb4:	e000      	b.n	8002eb8 <HAL_GPIO_Init+0x130>
          break;
 8002eb6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002eb8:	69bb      	ldr	r3, [r7, #24]
 8002eba:	2bff      	cmp	r3, #255	@ 0xff
 8002ebc:	d801      	bhi.n	8002ec2 <HAL_GPIO_Init+0x13a>
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	e001      	b.n	8002ec6 <HAL_GPIO_Init+0x13e>
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	3304      	adds	r3, #4
 8002ec6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002ec8:	69bb      	ldr	r3, [r7, #24]
 8002eca:	2bff      	cmp	r3, #255	@ 0xff
 8002ecc:	d802      	bhi.n	8002ed4 <HAL_GPIO_Init+0x14c>
 8002ece:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ed0:	009b      	lsls	r3, r3, #2
 8002ed2:	e002      	b.n	8002eda <HAL_GPIO_Init+0x152>
 8002ed4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ed6:	3b08      	subs	r3, #8
 8002ed8:	009b      	lsls	r3, r3, #2
 8002eda:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002edc:	697b      	ldr	r3, [r7, #20]
 8002ede:	681a      	ldr	r2, [r3, #0]
 8002ee0:	210f      	movs	r1, #15
 8002ee2:	693b      	ldr	r3, [r7, #16]
 8002ee4:	fa01 f303 	lsl.w	r3, r1, r3
 8002ee8:	43db      	mvns	r3, r3
 8002eea:	401a      	ands	r2, r3
 8002eec:	6a39      	ldr	r1, [r7, #32]
 8002eee:	693b      	ldr	r3, [r7, #16]
 8002ef0:	fa01 f303 	lsl.w	r3, r1, r3
 8002ef4:	431a      	orrs	r2, r3
 8002ef6:	697b      	ldr	r3, [r7, #20]
 8002ef8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002efa:	683b      	ldr	r3, [r7, #0]
 8002efc:	685b      	ldr	r3, [r3, #4]
 8002efe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	f000 80b1 	beq.w	800306a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002f08:	4b4d      	ldr	r3, [pc, #308]	@ (8003040 <HAL_GPIO_Init+0x2b8>)
 8002f0a:	699b      	ldr	r3, [r3, #24]
 8002f0c:	4a4c      	ldr	r2, [pc, #304]	@ (8003040 <HAL_GPIO_Init+0x2b8>)
 8002f0e:	f043 0301 	orr.w	r3, r3, #1
 8002f12:	6193      	str	r3, [r2, #24]
 8002f14:	4b4a      	ldr	r3, [pc, #296]	@ (8003040 <HAL_GPIO_Init+0x2b8>)
 8002f16:	699b      	ldr	r3, [r3, #24]
 8002f18:	f003 0301 	and.w	r3, r3, #1
 8002f1c:	60bb      	str	r3, [r7, #8]
 8002f1e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002f20:	4a48      	ldr	r2, [pc, #288]	@ (8003044 <HAL_GPIO_Init+0x2bc>)
 8002f22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f24:	089b      	lsrs	r3, r3, #2
 8002f26:	3302      	adds	r3, #2
 8002f28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f2c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002f2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f30:	f003 0303 	and.w	r3, r3, #3
 8002f34:	009b      	lsls	r3, r3, #2
 8002f36:	220f      	movs	r2, #15
 8002f38:	fa02 f303 	lsl.w	r3, r2, r3
 8002f3c:	43db      	mvns	r3, r3
 8002f3e:	68fa      	ldr	r2, [r7, #12]
 8002f40:	4013      	ands	r3, r2
 8002f42:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	4a40      	ldr	r2, [pc, #256]	@ (8003048 <HAL_GPIO_Init+0x2c0>)
 8002f48:	4293      	cmp	r3, r2
 8002f4a:	d013      	beq.n	8002f74 <HAL_GPIO_Init+0x1ec>
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	4a3f      	ldr	r2, [pc, #252]	@ (800304c <HAL_GPIO_Init+0x2c4>)
 8002f50:	4293      	cmp	r3, r2
 8002f52:	d00d      	beq.n	8002f70 <HAL_GPIO_Init+0x1e8>
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	4a3e      	ldr	r2, [pc, #248]	@ (8003050 <HAL_GPIO_Init+0x2c8>)
 8002f58:	4293      	cmp	r3, r2
 8002f5a:	d007      	beq.n	8002f6c <HAL_GPIO_Init+0x1e4>
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	4a3d      	ldr	r2, [pc, #244]	@ (8003054 <HAL_GPIO_Init+0x2cc>)
 8002f60:	4293      	cmp	r3, r2
 8002f62:	d101      	bne.n	8002f68 <HAL_GPIO_Init+0x1e0>
 8002f64:	2303      	movs	r3, #3
 8002f66:	e006      	b.n	8002f76 <HAL_GPIO_Init+0x1ee>
 8002f68:	2304      	movs	r3, #4
 8002f6a:	e004      	b.n	8002f76 <HAL_GPIO_Init+0x1ee>
 8002f6c:	2302      	movs	r3, #2
 8002f6e:	e002      	b.n	8002f76 <HAL_GPIO_Init+0x1ee>
 8002f70:	2301      	movs	r3, #1
 8002f72:	e000      	b.n	8002f76 <HAL_GPIO_Init+0x1ee>
 8002f74:	2300      	movs	r3, #0
 8002f76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002f78:	f002 0203 	and.w	r2, r2, #3
 8002f7c:	0092      	lsls	r2, r2, #2
 8002f7e:	4093      	lsls	r3, r2
 8002f80:	68fa      	ldr	r2, [r7, #12]
 8002f82:	4313      	orrs	r3, r2
 8002f84:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002f86:	492f      	ldr	r1, [pc, #188]	@ (8003044 <HAL_GPIO_Init+0x2bc>)
 8002f88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f8a:	089b      	lsrs	r3, r3, #2
 8002f8c:	3302      	adds	r3, #2
 8002f8e:	68fa      	ldr	r2, [r7, #12]
 8002f90:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	685b      	ldr	r3, [r3, #4]
 8002f98:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d006      	beq.n	8002fae <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002fa0:	4b2d      	ldr	r3, [pc, #180]	@ (8003058 <HAL_GPIO_Init+0x2d0>)
 8002fa2:	689a      	ldr	r2, [r3, #8]
 8002fa4:	492c      	ldr	r1, [pc, #176]	@ (8003058 <HAL_GPIO_Init+0x2d0>)
 8002fa6:	69bb      	ldr	r3, [r7, #24]
 8002fa8:	4313      	orrs	r3, r2
 8002faa:	608b      	str	r3, [r1, #8]
 8002fac:	e006      	b.n	8002fbc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002fae:	4b2a      	ldr	r3, [pc, #168]	@ (8003058 <HAL_GPIO_Init+0x2d0>)
 8002fb0:	689a      	ldr	r2, [r3, #8]
 8002fb2:	69bb      	ldr	r3, [r7, #24]
 8002fb4:	43db      	mvns	r3, r3
 8002fb6:	4928      	ldr	r1, [pc, #160]	@ (8003058 <HAL_GPIO_Init+0x2d0>)
 8002fb8:	4013      	ands	r3, r2
 8002fba:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002fbc:	683b      	ldr	r3, [r7, #0]
 8002fbe:	685b      	ldr	r3, [r3, #4]
 8002fc0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d006      	beq.n	8002fd6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002fc8:	4b23      	ldr	r3, [pc, #140]	@ (8003058 <HAL_GPIO_Init+0x2d0>)
 8002fca:	68da      	ldr	r2, [r3, #12]
 8002fcc:	4922      	ldr	r1, [pc, #136]	@ (8003058 <HAL_GPIO_Init+0x2d0>)
 8002fce:	69bb      	ldr	r3, [r7, #24]
 8002fd0:	4313      	orrs	r3, r2
 8002fd2:	60cb      	str	r3, [r1, #12]
 8002fd4:	e006      	b.n	8002fe4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002fd6:	4b20      	ldr	r3, [pc, #128]	@ (8003058 <HAL_GPIO_Init+0x2d0>)
 8002fd8:	68da      	ldr	r2, [r3, #12]
 8002fda:	69bb      	ldr	r3, [r7, #24]
 8002fdc:	43db      	mvns	r3, r3
 8002fde:	491e      	ldr	r1, [pc, #120]	@ (8003058 <HAL_GPIO_Init+0x2d0>)
 8002fe0:	4013      	ands	r3, r2
 8002fe2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	685b      	ldr	r3, [r3, #4]
 8002fe8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d006      	beq.n	8002ffe <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002ff0:	4b19      	ldr	r3, [pc, #100]	@ (8003058 <HAL_GPIO_Init+0x2d0>)
 8002ff2:	685a      	ldr	r2, [r3, #4]
 8002ff4:	4918      	ldr	r1, [pc, #96]	@ (8003058 <HAL_GPIO_Init+0x2d0>)
 8002ff6:	69bb      	ldr	r3, [r7, #24]
 8002ff8:	4313      	orrs	r3, r2
 8002ffa:	604b      	str	r3, [r1, #4]
 8002ffc:	e006      	b.n	800300c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002ffe:	4b16      	ldr	r3, [pc, #88]	@ (8003058 <HAL_GPIO_Init+0x2d0>)
 8003000:	685a      	ldr	r2, [r3, #4]
 8003002:	69bb      	ldr	r3, [r7, #24]
 8003004:	43db      	mvns	r3, r3
 8003006:	4914      	ldr	r1, [pc, #80]	@ (8003058 <HAL_GPIO_Init+0x2d0>)
 8003008:	4013      	ands	r3, r2
 800300a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800300c:	683b      	ldr	r3, [r7, #0]
 800300e:	685b      	ldr	r3, [r3, #4]
 8003010:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003014:	2b00      	cmp	r3, #0
 8003016:	d021      	beq.n	800305c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003018:	4b0f      	ldr	r3, [pc, #60]	@ (8003058 <HAL_GPIO_Init+0x2d0>)
 800301a:	681a      	ldr	r2, [r3, #0]
 800301c:	490e      	ldr	r1, [pc, #56]	@ (8003058 <HAL_GPIO_Init+0x2d0>)
 800301e:	69bb      	ldr	r3, [r7, #24]
 8003020:	4313      	orrs	r3, r2
 8003022:	600b      	str	r3, [r1, #0]
 8003024:	e021      	b.n	800306a <HAL_GPIO_Init+0x2e2>
 8003026:	bf00      	nop
 8003028:	10320000 	.word	0x10320000
 800302c:	10310000 	.word	0x10310000
 8003030:	10220000 	.word	0x10220000
 8003034:	10210000 	.word	0x10210000
 8003038:	10120000 	.word	0x10120000
 800303c:	10110000 	.word	0x10110000
 8003040:	40021000 	.word	0x40021000
 8003044:	40010000 	.word	0x40010000
 8003048:	40010800 	.word	0x40010800
 800304c:	40010c00 	.word	0x40010c00
 8003050:	40011000 	.word	0x40011000
 8003054:	40011400 	.word	0x40011400
 8003058:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800305c:	4b0b      	ldr	r3, [pc, #44]	@ (800308c <HAL_GPIO_Init+0x304>)
 800305e:	681a      	ldr	r2, [r3, #0]
 8003060:	69bb      	ldr	r3, [r7, #24]
 8003062:	43db      	mvns	r3, r3
 8003064:	4909      	ldr	r1, [pc, #36]	@ (800308c <HAL_GPIO_Init+0x304>)
 8003066:	4013      	ands	r3, r2
 8003068:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800306a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800306c:	3301      	adds	r3, #1
 800306e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003070:	683b      	ldr	r3, [r7, #0]
 8003072:	681a      	ldr	r2, [r3, #0]
 8003074:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003076:	fa22 f303 	lsr.w	r3, r2, r3
 800307a:	2b00      	cmp	r3, #0
 800307c:	f47f ae8e 	bne.w	8002d9c <HAL_GPIO_Init+0x14>
  }
}
 8003080:	bf00      	nop
 8003082:	bf00      	nop
 8003084:	372c      	adds	r7, #44	@ 0x2c
 8003086:	46bd      	mov	sp, r7
 8003088:	bc80      	pop	{r7}
 800308a:	4770      	bx	lr
 800308c:	40010400 	.word	0x40010400

08003090 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003090:	b480      	push	{r7}
 8003092:	b085      	sub	sp, #20
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
 8003098:	460b      	mov	r3, r1
 800309a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	689a      	ldr	r2, [r3, #8]
 80030a0:	887b      	ldrh	r3, [r7, #2]
 80030a2:	4013      	ands	r3, r2
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d002      	beq.n	80030ae <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80030a8:	2301      	movs	r3, #1
 80030aa:	73fb      	strb	r3, [r7, #15]
 80030ac:	e001      	b.n	80030b2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80030ae:	2300      	movs	r3, #0
 80030b0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80030b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80030b4:	4618      	mov	r0, r3
 80030b6:	3714      	adds	r7, #20
 80030b8:	46bd      	mov	sp, r7
 80030ba:	bc80      	pop	{r7}
 80030bc:	4770      	bx	lr

080030be <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80030be:	b480      	push	{r7}
 80030c0:	b083      	sub	sp, #12
 80030c2:	af00      	add	r7, sp, #0
 80030c4:	6078      	str	r0, [r7, #4]
 80030c6:	460b      	mov	r3, r1
 80030c8:	807b      	strh	r3, [r7, #2]
 80030ca:	4613      	mov	r3, r2
 80030cc:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80030ce:	787b      	ldrb	r3, [r7, #1]
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d003      	beq.n	80030dc <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80030d4:	887a      	ldrh	r2, [r7, #2]
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80030da:	e003      	b.n	80030e4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80030dc:	887b      	ldrh	r3, [r7, #2]
 80030de:	041a      	lsls	r2, r3, #16
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	611a      	str	r2, [r3, #16]
}
 80030e4:	bf00      	nop
 80030e6:	370c      	adds	r7, #12
 80030e8:	46bd      	mov	sp, r7
 80030ea:	bc80      	pop	{r7}
 80030ec:	4770      	bx	lr
	...

080030f0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	b086      	sub	sp, #24
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d101      	bne.n	8003102 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80030fe:	2301      	movs	r3, #1
 8003100:	e272      	b.n	80035e8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f003 0301 	and.w	r3, r3, #1
 800310a:	2b00      	cmp	r3, #0
 800310c:	f000 8087 	beq.w	800321e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003110:	4b92      	ldr	r3, [pc, #584]	@ (800335c <HAL_RCC_OscConfig+0x26c>)
 8003112:	685b      	ldr	r3, [r3, #4]
 8003114:	f003 030c 	and.w	r3, r3, #12
 8003118:	2b04      	cmp	r3, #4
 800311a:	d00c      	beq.n	8003136 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800311c:	4b8f      	ldr	r3, [pc, #572]	@ (800335c <HAL_RCC_OscConfig+0x26c>)
 800311e:	685b      	ldr	r3, [r3, #4]
 8003120:	f003 030c 	and.w	r3, r3, #12
 8003124:	2b08      	cmp	r3, #8
 8003126:	d112      	bne.n	800314e <HAL_RCC_OscConfig+0x5e>
 8003128:	4b8c      	ldr	r3, [pc, #560]	@ (800335c <HAL_RCC_OscConfig+0x26c>)
 800312a:	685b      	ldr	r3, [r3, #4]
 800312c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003130:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003134:	d10b      	bne.n	800314e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003136:	4b89      	ldr	r3, [pc, #548]	@ (800335c <HAL_RCC_OscConfig+0x26c>)
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800313e:	2b00      	cmp	r3, #0
 8003140:	d06c      	beq.n	800321c <HAL_RCC_OscConfig+0x12c>
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	685b      	ldr	r3, [r3, #4]
 8003146:	2b00      	cmp	r3, #0
 8003148:	d168      	bne.n	800321c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800314a:	2301      	movs	r3, #1
 800314c:	e24c      	b.n	80035e8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	685b      	ldr	r3, [r3, #4]
 8003152:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003156:	d106      	bne.n	8003166 <HAL_RCC_OscConfig+0x76>
 8003158:	4b80      	ldr	r3, [pc, #512]	@ (800335c <HAL_RCC_OscConfig+0x26c>)
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	4a7f      	ldr	r2, [pc, #508]	@ (800335c <HAL_RCC_OscConfig+0x26c>)
 800315e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003162:	6013      	str	r3, [r2, #0]
 8003164:	e02e      	b.n	80031c4 <HAL_RCC_OscConfig+0xd4>
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	685b      	ldr	r3, [r3, #4]
 800316a:	2b00      	cmp	r3, #0
 800316c:	d10c      	bne.n	8003188 <HAL_RCC_OscConfig+0x98>
 800316e:	4b7b      	ldr	r3, [pc, #492]	@ (800335c <HAL_RCC_OscConfig+0x26c>)
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	4a7a      	ldr	r2, [pc, #488]	@ (800335c <HAL_RCC_OscConfig+0x26c>)
 8003174:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003178:	6013      	str	r3, [r2, #0]
 800317a:	4b78      	ldr	r3, [pc, #480]	@ (800335c <HAL_RCC_OscConfig+0x26c>)
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	4a77      	ldr	r2, [pc, #476]	@ (800335c <HAL_RCC_OscConfig+0x26c>)
 8003180:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003184:	6013      	str	r3, [r2, #0]
 8003186:	e01d      	b.n	80031c4 <HAL_RCC_OscConfig+0xd4>
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	685b      	ldr	r3, [r3, #4]
 800318c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003190:	d10c      	bne.n	80031ac <HAL_RCC_OscConfig+0xbc>
 8003192:	4b72      	ldr	r3, [pc, #456]	@ (800335c <HAL_RCC_OscConfig+0x26c>)
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	4a71      	ldr	r2, [pc, #452]	@ (800335c <HAL_RCC_OscConfig+0x26c>)
 8003198:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800319c:	6013      	str	r3, [r2, #0]
 800319e:	4b6f      	ldr	r3, [pc, #444]	@ (800335c <HAL_RCC_OscConfig+0x26c>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	4a6e      	ldr	r2, [pc, #440]	@ (800335c <HAL_RCC_OscConfig+0x26c>)
 80031a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80031a8:	6013      	str	r3, [r2, #0]
 80031aa:	e00b      	b.n	80031c4 <HAL_RCC_OscConfig+0xd4>
 80031ac:	4b6b      	ldr	r3, [pc, #428]	@ (800335c <HAL_RCC_OscConfig+0x26c>)
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	4a6a      	ldr	r2, [pc, #424]	@ (800335c <HAL_RCC_OscConfig+0x26c>)
 80031b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80031b6:	6013      	str	r3, [r2, #0]
 80031b8:	4b68      	ldr	r3, [pc, #416]	@ (800335c <HAL_RCC_OscConfig+0x26c>)
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4a67      	ldr	r2, [pc, #412]	@ (800335c <HAL_RCC_OscConfig+0x26c>)
 80031be:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80031c2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	685b      	ldr	r3, [r3, #4]
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d013      	beq.n	80031f4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031cc:	f7ff fbee 	bl	80029ac <HAL_GetTick>
 80031d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031d2:	e008      	b.n	80031e6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031d4:	f7ff fbea 	bl	80029ac <HAL_GetTick>
 80031d8:	4602      	mov	r2, r0
 80031da:	693b      	ldr	r3, [r7, #16]
 80031dc:	1ad3      	subs	r3, r2, r3
 80031de:	2b64      	cmp	r3, #100	@ 0x64
 80031e0:	d901      	bls.n	80031e6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80031e2:	2303      	movs	r3, #3
 80031e4:	e200      	b.n	80035e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031e6:	4b5d      	ldr	r3, [pc, #372]	@ (800335c <HAL_RCC_OscConfig+0x26c>)
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d0f0      	beq.n	80031d4 <HAL_RCC_OscConfig+0xe4>
 80031f2:	e014      	b.n	800321e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031f4:	f7ff fbda 	bl	80029ac <HAL_GetTick>
 80031f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031fa:	e008      	b.n	800320e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031fc:	f7ff fbd6 	bl	80029ac <HAL_GetTick>
 8003200:	4602      	mov	r2, r0
 8003202:	693b      	ldr	r3, [r7, #16]
 8003204:	1ad3      	subs	r3, r2, r3
 8003206:	2b64      	cmp	r3, #100	@ 0x64
 8003208:	d901      	bls.n	800320e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800320a:	2303      	movs	r3, #3
 800320c:	e1ec      	b.n	80035e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800320e:	4b53      	ldr	r3, [pc, #332]	@ (800335c <HAL_RCC_OscConfig+0x26c>)
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003216:	2b00      	cmp	r3, #0
 8003218:	d1f0      	bne.n	80031fc <HAL_RCC_OscConfig+0x10c>
 800321a:	e000      	b.n	800321e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800321c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f003 0302 	and.w	r3, r3, #2
 8003226:	2b00      	cmp	r3, #0
 8003228:	d063      	beq.n	80032f2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800322a:	4b4c      	ldr	r3, [pc, #304]	@ (800335c <HAL_RCC_OscConfig+0x26c>)
 800322c:	685b      	ldr	r3, [r3, #4]
 800322e:	f003 030c 	and.w	r3, r3, #12
 8003232:	2b00      	cmp	r3, #0
 8003234:	d00b      	beq.n	800324e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003236:	4b49      	ldr	r3, [pc, #292]	@ (800335c <HAL_RCC_OscConfig+0x26c>)
 8003238:	685b      	ldr	r3, [r3, #4]
 800323a:	f003 030c 	and.w	r3, r3, #12
 800323e:	2b08      	cmp	r3, #8
 8003240:	d11c      	bne.n	800327c <HAL_RCC_OscConfig+0x18c>
 8003242:	4b46      	ldr	r3, [pc, #280]	@ (800335c <HAL_RCC_OscConfig+0x26c>)
 8003244:	685b      	ldr	r3, [r3, #4]
 8003246:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800324a:	2b00      	cmp	r3, #0
 800324c:	d116      	bne.n	800327c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800324e:	4b43      	ldr	r3, [pc, #268]	@ (800335c <HAL_RCC_OscConfig+0x26c>)
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f003 0302 	and.w	r3, r3, #2
 8003256:	2b00      	cmp	r3, #0
 8003258:	d005      	beq.n	8003266 <HAL_RCC_OscConfig+0x176>
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	691b      	ldr	r3, [r3, #16]
 800325e:	2b01      	cmp	r3, #1
 8003260:	d001      	beq.n	8003266 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003262:	2301      	movs	r3, #1
 8003264:	e1c0      	b.n	80035e8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003266:	4b3d      	ldr	r3, [pc, #244]	@ (800335c <HAL_RCC_OscConfig+0x26c>)
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	695b      	ldr	r3, [r3, #20]
 8003272:	00db      	lsls	r3, r3, #3
 8003274:	4939      	ldr	r1, [pc, #228]	@ (800335c <HAL_RCC_OscConfig+0x26c>)
 8003276:	4313      	orrs	r3, r2
 8003278:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800327a:	e03a      	b.n	80032f2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	691b      	ldr	r3, [r3, #16]
 8003280:	2b00      	cmp	r3, #0
 8003282:	d020      	beq.n	80032c6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003284:	4b36      	ldr	r3, [pc, #216]	@ (8003360 <HAL_RCC_OscConfig+0x270>)
 8003286:	2201      	movs	r2, #1
 8003288:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800328a:	f7ff fb8f 	bl	80029ac <HAL_GetTick>
 800328e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003290:	e008      	b.n	80032a4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003292:	f7ff fb8b 	bl	80029ac <HAL_GetTick>
 8003296:	4602      	mov	r2, r0
 8003298:	693b      	ldr	r3, [r7, #16]
 800329a:	1ad3      	subs	r3, r2, r3
 800329c:	2b02      	cmp	r3, #2
 800329e:	d901      	bls.n	80032a4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80032a0:	2303      	movs	r3, #3
 80032a2:	e1a1      	b.n	80035e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032a4:	4b2d      	ldr	r3, [pc, #180]	@ (800335c <HAL_RCC_OscConfig+0x26c>)
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f003 0302 	and.w	r3, r3, #2
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d0f0      	beq.n	8003292 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032b0:	4b2a      	ldr	r3, [pc, #168]	@ (800335c <HAL_RCC_OscConfig+0x26c>)
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	695b      	ldr	r3, [r3, #20]
 80032bc:	00db      	lsls	r3, r3, #3
 80032be:	4927      	ldr	r1, [pc, #156]	@ (800335c <HAL_RCC_OscConfig+0x26c>)
 80032c0:	4313      	orrs	r3, r2
 80032c2:	600b      	str	r3, [r1, #0]
 80032c4:	e015      	b.n	80032f2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80032c6:	4b26      	ldr	r3, [pc, #152]	@ (8003360 <HAL_RCC_OscConfig+0x270>)
 80032c8:	2200      	movs	r2, #0
 80032ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032cc:	f7ff fb6e 	bl	80029ac <HAL_GetTick>
 80032d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032d2:	e008      	b.n	80032e6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032d4:	f7ff fb6a 	bl	80029ac <HAL_GetTick>
 80032d8:	4602      	mov	r2, r0
 80032da:	693b      	ldr	r3, [r7, #16]
 80032dc:	1ad3      	subs	r3, r2, r3
 80032de:	2b02      	cmp	r3, #2
 80032e0:	d901      	bls.n	80032e6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80032e2:	2303      	movs	r3, #3
 80032e4:	e180      	b.n	80035e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032e6:	4b1d      	ldr	r3, [pc, #116]	@ (800335c <HAL_RCC_OscConfig+0x26c>)
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f003 0302 	and.w	r3, r3, #2
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d1f0      	bne.n	80032d4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f003 0308 	and.w	r3, r3, #8
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d03a      	beq.n	8003374 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	699b      	ldr	r3, [r3, #24]
 8003302:	2b00      	cmp	r3, #0
 8003304:	d019      	beq.n	800333a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003306:	4b17      	ldr	r3, [pc, #92]	@ (8003364 <HAL_RCC_OscConfig+0x274>)
 8003308:	2201      	movs	r2, #1
 800330a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800330c:	f7ff fb4e 	bl	80029ac <HAL_GetTick>
 8003310:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003312:	e008      	b.n	8003326 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003314:	f7ff fb4a 	bl	80029ac <HAL_GetTick>
 8003318:	4602      	mov	r2, r0
 800331a:	693b      	ldr	r3, [r7, #16]
 800331c:	1ad3      	subs	r3, r2, r3
 800331e:	2b02      	cmp	r3, #2
 8003320:	d901      	bls.n	8003326 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003322:	2303      	movs	r3, #3
 8003324:	e160      	b.n	80035e8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003326:	4b0d      	ldr	r3, [pc, #52]	@ (800335c <HAL_RCC_OscConfig+0x26c>)
 8003328:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800332a:	f003 0302 	and.w	r3, r3, #2
 800332e:	2b00      	cmp	r3, #0
 8003330:	d0f0      	beq.n	8003314 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003332:	2001      	movs	r0, #1
 8003334:	f000 face 	bl	80038d4 <RCC_Delay>
 8003338:	e01c      	b.n	8003374 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800333a:	4b0a      	ldr	r3, [pc, #40]	@ (8003364 <HAL_RCC_OscConfig+0x274>)
 800333c:	2200      	movs	r2, #0
 800333e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003340:	f7ff fb34 	bl	80029ac <HAL_GetTick>
 8003344:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003346:	e00f      	b.n	8003368 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003348:	f7ff fb30 	bl	80029ac <HAL_GetTick>
 800334c:	4602      	mov	r2, r0
 800334e:	693b      	ldr	r3, [r7, #16]
 8003350:	1ad3      	subs	r3, r2, r3
 8003352:	2b02      	cmp	r3, #2
 8003354:	d908      	bls.n	8003368 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003356:	2303      	movs	r3, #3
 8003358:	e146      	b.n	80035e8 <HAL_RCC_OscConfig+0x4f8>
 800335a:	bf00      	nop
 800335c:	40021000 	.word	0x40021000
 8003360:	42420000 	.word	0x42420000
 8003364:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003368:	4b92      	ldr	r3, [pc, #584]	@ (80035b4 <HAL_RCC_OscConfig+0x4c4>)
 800336a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800336c:	f003 0302 	and.w	r3, r3, #2
 8003370:	2b00      	cmp	r3, #0
 8003372:	d1e9      	bne.n	8003348 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f003 0304 	and.w	r3, r3, #4
 800337c:	2b00      	cmp	r3, #0
 800337e:	f000 80a6 	beq.w	80034ce <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003382:	2300      	movs	r3, #0
 8003384:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003386:	4b8b      	ldr	r3, [pc, #556]	@ (80035b4 <HAL_RCC_OscConfig+0x4c4>)
 8003388:	69db      	ldr	r3, [r3, #28]
 800338a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800338e:	2b00      	cmp	r3, #0
 8003390:	d10d      	bne.n	80033ae <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003392:	4b88      	ldr	r3, [pc, #544]	@ (80035b4 <HAL_RCC_OscConfig+0x4c4>)
 8003394:	69db      	ldr	r3, [r3, #28]
 8003396:	4a87      	ldr	r2, [pc, #540]	@ (80035b4 <HAL_RCC_OscConfig+0x4c4>)
 8003398:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800339c:	61d3      	str	r3, [r2, #28]
 800339e:	4b85      	ldr	r3, [pc, #532]	@ (80035b4 <HAL_RCC_OscConfig+0x4c4>)
 80033a0:	69db      	ldr	r3, [r3, #28]
 80033a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033a6:	60bb      	str	r3, [r7, #8]
 80033a8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80033aa:	2301      	movs	r3, #1
 80033ac:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033ae:	4b82      	ldr	r3, [pc, #520]	@ (80035b8 <HAL_RCC_OscConfig+0x4c8>)
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d118      	bne.n	80033ec <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80033ba:	4b7f      	ldr	r3, [pc, #508]	@ (80035b8 <HAL_RCC_OscConfig+0x4c8>)
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	4a7e      	ldr	r2, [pc, #504]	@ (80035b8 <HAL_RCC_OscConfig+0x4c8>)
 80033c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80033c4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80033c6:	f7ff faf1 	bl	80029ac <HAL_GetTick>
 80033ca:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033cc:	e008      	b.n	80033e0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033ce:	f7ff faed 	bl	80029ac <HAL_GetTick>
 80033d2:	4602      	mov	r2, r0
 80033d4:	693b      	ldr	r3, [r7, #16]
 80033d6:	1ad3      	subs	r3, r2, r3
 80033d8:	2b64      	cmp	r3, #100	@ 0x64
 80033da:	d901      	bls.n	80033e0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80033dc:	2303      	movs	r3, #3
 80033de:	e103      	b.n	80035e8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033e0:	4b75      	ldr	r3, [pc, #468]	@ (80035b8 <HAL_RCC_OscConfig+0x4c8>)
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d0f0      	beq.n	80033ce <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	68db      	ldr	r3, [r3, #12]
 80033f0:	2b01      	cmp	r3, #1
 80033f2:	d106      	bne.n	8003402 <HAL_RCC_OscConfig+0x312>
 80033f4:	4b6f      	ldr	r3, [pc, #444]	@ (80035b4 <HAL_RCC_OscConfig+0x4c4>)
 80033f6:	6a1b      	ldr	r3, [r3, #32]
 80033f8:	4a6e      	ldr	r2, [pc, #440]	@ (80035b4 <HAL_RCC_OscConfig+0x4c4>)
 80033fa:	f043 0301 	orr.w	r3, r3, #1
 80033fe:	6213      	str	r3, [r2, #32]
 8003400:	e02d      	b.n	800345e <HAL_RCC_OscConfig+0x36e>
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	68db      	ldr	r3, [r3, #12]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d10c      	bne.n	8003424 <HAL_RCC_OscConfig+0x334>
 800340a:	4b6a      	ldr	r3, [pc, #424]	@ (80035b4 <HAL_RCC_OscConfig+0x4c4>)
 800340c:	6a1b      	ldr	r3, [r3, #32]
 800340e:	4a69      	ldr	r2, [pc, #420]	@ (80035b4 <HAL_RCC_OscConfig+0x4c4>)
 8003410:	f023 0301 	bic.w	r3, r3, #1
 8003414:	6213      	str	r3, [r2, #32]
 8003416:	4b67      	ldr	r3, [pc, #412]	@ (80035b4 <HAL_RCC_OscConfig+0x4c4>)
 8003418:	6a1b      	ldr	r3, [r3, #32]
 800341a:	4a66      	ldr	r2, [pc, #408]	@ (80035b4 <HAL_RCC_OscConfig+0x4c4>)
 800341c:	f023 0304 	bic.w	r3, r3, #4
 8003420:	6213      	str	r3, [r2, #32]
 8003422:	e01c      	b.n	800345e <HAL_RCC_OscConfig+0x36e>
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	68db      	ldr	r3, [r3, #12]
 8003428:	2b05      	cmp	r3, #5
 800342a:	d10c      	bne.n	8003446 <HAL_RCC_OscConfig+0x356>
 800342c:	4b61      	ldr	r3, [pc, #388]	@ (80035b4 <HAL_RCC_OscConfig+0x4c4>)
 800342e:	6a1b      	ldr	r3, [r3, #32]
 8003430:	4a60      	ldr	r2, [pc, #384]	@ (80035b4 <HAL_RCC_OscConfig+0x4c4>)
 8003432:	f043 0304 	orr.w	r3, r3, #4
 8003436:	6213      	str	r3, [r2, #32]
 8003438:	4b5e      	ldr	r3, [pc, #376]	@ (80035b4 <HAL_RCC_OscConfig+0x4c4>)
 800343a:	6a1b      	ldr	r3, [r3, #32]
 800343c:	4a5d      	ldr	r2, [pc, #372]	@ (80035b4 <HAL_RCC_OscConfig+0x4c4>)
 800343e:	f043 0301 	orr.w	r3, r3, #1
 8003442:	6213      	str	r3, [r2, #32]
 8003444:	e00b      	b.n	800345e <HAL_RCC_OscConfig+0x36e>
 8003446:	4b5b      	ldr	r3, [pc, #364]	@ (80035b4 <HAL_RCC_OscConfig+0x4c4>)
 8003448:	6a1b      	ldr	r3, [r3, #32]
 800344a:	4a5a      	ldr	r2, [pc, #360]	@ (80035b4 <HAL_RCC_OscConfig+0x4c4>)
 800344c:	f023 0301 	bic.w	r3, r3, #1
 8003450:	6213      	str	r3, [r2, #32]
 8003452:	4b58      	ldr	r3, [pc, #352]	@ (80035b4 <HAL_RCC_OscConfig+0x4c4>)
 8003454:	6a1b      	ldr	r3, [r3, #32]
 8003456:	4a57      	ldr	r2, [pc, #348]	@ (80035b4 <HAL_RCC_OscConfig+0x4c4>)
 8003458:	f023 0304 	bic.w	r3, r3, #4
 800345c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	68db      	ldr	r3, [r3, #12]
 8003462:	2b00      	cmp	r3, #0
 8003464:	d015      	beq.n	8003492 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003466:	f7ff faa1 	bl	80029ac <HAL_GetTick>
 800346a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800346c:	e00a      	b.n	8003484 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800346e:	f7ff fa9d 	bl	80029ac <HAL_GetTick>
 8003472:	4602      	mov	r2, r0
 8003474:	693b      	ldr	r3, [r7, #16]
 8003476:	1ad3      	subs	r3, r2, r3
 8003478:	f241 3288 	movw	r2, #5000	@ 0x1388
 800347c:	4293      	cmp	r3, r2
 800347e:	d901      	bls.n	8003484 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003480:	2303      	movs	r3, #3
 8003482:	e0b1      	b.n	80035e8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003484:	4b4b      	ldr	r3, [pc, #300]	@ (80035b4 <HAL_RCC_OscConfig+0x4c4>)
 8003486:	6a1b      	ldr	r3, [r3, #32]
 8003488:	f003 0302 	and.w	r3, r3, #2
 800348c:	2b00      	cmp	r3, #0
 800348e:	d0ee      	beq.n	800346e <HAL_RCC_OscConfig+0x37e>
 8003490:	e014      	b.n	80034bc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003492:	f7ff fa8b 	bl	80029ac <HAL_GetTick>
 8003496:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003498:	e00a      	b.n	80034b0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800349a:	f7ff fa87 	bl	80029ac <HAL_GetTick>
 800349e:	4602      	mov	r2, r0
 80034a0:	693b      	ldr	r3, [r7, #16]
 80034a2:	1ad3      	subs	r3, r2, r3
 80034a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034a8:	4293      	cmp	r3, r2
 80034aa:	d901      	bls.n	80034b0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80034ac:	2303      	movs	r3, #3
 80034ae:	e09b      	b.n	80035e8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034b0:	4b40      	ldr	r3, [pc, #256]	@ (80035b4 <HAL_RCC_OscConfig+0x4c4>)
 80034b2:	6a1b      	ldr	r3, [r3, #32]
 80034b4:	f003 0302 	and.w	r3, r3, #2
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d1ee      	bne.n	800349a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80034bc:	7dfb      	ldrb	r3, [r7, #23]
 80034be:	2b01      	cmp	r3, #1
 80034c0:	d105      	bne.n	80034ce <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034c2:	4b3c      	ldr	r3, [pc, #240]	@ (80035b4 <HAL_RCC_OscConfig+0x4c4>)
 80034c4:	69db      	ldr	r3, [r3, #28]
 80034c6:	4a3b      	ldr	r2, [pc, #236]	@ (80035b4 <HAL_RCC_OscConfig+0x4c4>)
 80034c8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80034cc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	69db      	ldr	r3, [r3, #28]
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	f000 8087 	beq.w	80035e6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80034d8:	4b36      	ldr	r3, [pc, #216]	@ (80035b4 <HAL_RCC_OscConfig+0x4c4>)
 80034da:	685b      	ldr	r3, [r3, #4]
 80034dc:	f003 030c 	and.w	r3, r3, #12
 80034e0:	2b08      	cmp	r3, #8
 80034e2:	d061      	beq.n	80035a8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	69db      	ldr	r3, [r3, #28]
 80034e8:	2b02      	cmp	r3, #2
 80034ea:	d146      	bne.n	800357a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034ec:	4b33      	ldr	r3, [pc, #204]	@ (80035bc <HAL_RCC_OscConfig+0x4cc>)
 80034ee:	2200      	movs	r2, #0
 80034f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034f2:	f7ff fa5b 	bl	80029ac <HAL_GetTick>
 80034f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80034f8:	e008      	b.n	800350c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034fa:	f7ff fa57 	bl	80029ac <HAL_GetTick>
 80034fe:	4602      	mov	r2, r0
 8003500:	693b      	ldr	r3, [r7, #16]
 8003502:	1ad3      	subs	r3, r2, r3
 8003504:	2b02      	cmp	r3, #2
 8003506:	d901      	bls.n	800350c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003508:	2303      	movs	r3, #3
 800350a:	e06d      	b.n	80035e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800350c:	4b29      	ldr	r3, [pc, #164]	@ (80035b4 <HAL_RCC_OscConfig+0x4c4>)
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003514:	2b00      	cmp	r3, #0
 8003516:	d1f0      	bne.n	80034fa <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	6a1b      	ldr	r3, [r3, #32]
 800351c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003520:	d108      	bne.n	8003534 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003522:	4b24      	ldr	r3, [pc, #144]	@ (80035b4 <HAL_RCC_OscConfig+0x4c4>)
 8003524:	685b      	ldr	r3, [r3, #4]
 8003526:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	689b      	ldr	r3, [r3, #8]
 800352e:	4921      	ldr	r1, [pc, #132]	@ (80035b4 <HAL_RCC_OscConfig+0x4c4>)
 8003530:	4313      	orrs	r3, r2
 8003532:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003534:	4b1f      	ldr	r3, [pc, #124]	@ (80035b4 <HAL_RCC_OscConfig+0x4c4>)
 8003536:	685b      	ldr	r3, [r3, #4]
 8003538:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6a19      	ldr	r1, [r3, #32]
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003544:	430b      	orrs	r3, r1
 8003546:	491b      	ldr	r1, [pc, #108]	@ (80035b4 <HAL_RCC_OscConfig+0x4c4>)
 8003548:	4313      	orrs	r3, r2
 800354a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800354c:	4b1b      	ldr	r3, [pc, #108]	@ (80035bc <HAL_RCC_OscConfig+0x4cc>)
 800354e:	2201      	movs	r2, #1
 8003550:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003552:	f7ff fa2b 	bl	80029ac <HAL_GetTick>
 8003556:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003558:	e008      	b.n	800356c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800355a:	f7ff fa27 	bl	80029ac <HAL_GetTick>
 800355e:	4602      	mov	r2, r0
 8003560:	693b      	ldr	r3, [r7, #16]
 8003562:	1ad3      	subs	r3, r2, r3
 8003564:	2b02      	cmp	r3, #2
 8003566:	d901      	bls.n	800356c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003568:	2303      	movs	r3, #3
 800356a:	e03d      	b.n	80035e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800356c:	4b11      	ldr	r3, [pc, #68]	@ (80035b4 <HAL_RCC_OscConfig+0x4c4>)
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003574:	2b00      	cmp	r3, #0
 8003576:	d0f0      	beq.n	800355a <HAL_RCC_OscConfig+0x46a>
 8003578:	e035      	b.n	80035e6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800357a:	4b10      	ldr	r3, [pc, #64]	@ (80035bc <HAL_RCC_OscConfig+0x4cc>)
 800357c:	2200      	movs	r2, #0
 800357e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003580:	f7ff fa14 	bl	80029ac <HAL_GetTick>
 8003584:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003586:	e008      	b.n	800359a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003588:	f7ff fa10 	bl	80029ac <HAL_GetTick>
 800358c:	4602      	mov	r2, r0
 800358e:	693b      	ldr	r3, [r7, #16]
 8003590:	1ad3      	subs	r3, r2, r3
 8003592:	2b02      	cmp	r3, #2
 8003594:	d901      	bls.n	800359a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003596:	2303      	movs	r3, #3
 8003598:	e026      	b.n	80035e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800359a:	4b06      	ldr	r3, [pc, #24]	@ (80035b4 <HAL_RCC_OscConfig+0x4c4>)
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d1f0      	bne.n	8003588 <HAL_RCC_OscConfig+0x498>
 80035a6:	e01e      	b.n	80035e6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	69db      	ldr	r3, [r3, #28]
 80035ac:	2b01      	cmp	r3, #1
 80035ae:	d107      	bne.n	80035c0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80035b0:	2301      	movs	r3, #1
 80035b2:	e019      	b.n	80035e8 <HAL_RCC_OscConfig+0x4f8>
 80035b4:	40021000 	.word	0x40021000
 80035b8:	40007000 	.word	0x40007000
 80035bc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80035c0:	4b0b      	ldr	r3, [pc, #44]	@ (80035f0 <HAL_RCC_OscConfig+0x500>)
 80035c2:	685b      	ldr	r3, [r3, #4]
 80035c4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6a1b      	ldr	r3, [r3, #32]
 80035d0:	429a      	cmp	r2, r3
 80035d2:	d106      	bne.n	80035e2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035de:	429a      	cmp	r2, r3
 80035e0:	d001      	beq.n	80035e6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80035e2:	2301      	movs	r3, #1
 80035e4:	e000      	b.n	80035e8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80035e6:	2300      	movs	r3, #0
}
 80035e8:	4618      	mov	r0, r3
 80035ea:	3718      	adds	r7, #24
 80035ec:	46bd      	mov	sp, r7
 80035ee:	bd80      	pop	{r7, pc}
 80035f0:	40021000 	.word	0x40021000

080035f4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80035f4:	b580      	push	{r7, lr}
 80035f6:	b084      	sub	sp, #16
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]
 80035fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	2b00      	cmp	r3, #0
 8003602:	d101      	bne.n	8003608 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003604:	2301      	movs	r3, #1
 8003606:	e0d0      	b.n	80037aa <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003608:	4b6a      	ldr	r3, [pc, #424]	@ (80037b4 <HAL_RCC_ClockConfig+0x1c0>)
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f003 0307 	and.w	r3, r3, #7
 8003610:	683a      	ldr	r2, [r7, #0]
 8003612:	429a      	cmp	r2, r3
 8003614:	d910      	bls.n	8003638 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003616:	4b67      	ldr	r3, [pc, #412]	@ (80037b4 <HAL_RCC_ClockConfig+0x1c0>)
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f023 0207 	bic.w	r2, r3, #7
 800361e:	4965      	ldr	r1, [pc, #404]	@ (80037b4 <HAL_RCC_ClockConfig+0x1c0>)
 8003620:	683b      	ldr	r3, [r7, #0]
 8003622:	4313      	orrs	r3, r2
 8003624:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003626:	4b63      	ldr	r3, [pc, #396]	@ (80037b4 <HAL_RCC_ClockConfig+0x1c0>)
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f003 0307 	and.w	r3, r3, #7
 800362e:	683a      	ldr	r2, [r7, #0]
 8003630:	429a      	cmp	r2, r3
 8003632:	d001      	beq.n	8003638 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003634:	2301      	movs	r3, #1
 8003636:	e0b8      	b.n	80037aa <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f003 0302 	and.w	r3, r3, #2
 8003640:	2b00      	cmp	r3, #0
 8003642:	d020      	beq.n	8003686 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f003 0304 	and.w	r3, r3, #4
 800364c:	2b00      	cmp	r3, #0
 800364e:	d005      	beq.n	800365c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003650:	4b59      	ldr	r3, [pc, #356]	@ (80037b8 <HAL_RCC_ClockConfig+0x1c4>)
 8003652:	685b      	ldr	r3, [r3, #4]
 8003654:	4a58      	ldr	r2, [pc, #352]	@ (80037b8 <HAL_RCC_ClockConfig+0x1c4>)
 8003656:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800365a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f003 0308 	and.w	r3, r3, #8
 8003664:	2b00      	cmp	r3, #0
 8003666:	d005      	beq.n	8003674 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003668:	4b53      	ldr	r3, [pc, #332]	@ (80037b8 <HAL_RCC_ClockConfig+0x1c4>)
 800366a:	685b      	ldr	r3, [r3, #4]
 800366c:	4a52      	ldr	r2, [pc, #328]	@ (80037b8 <HAL_RCC_ClockConfig+0x1c4>)
 800366e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003672:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003674:	4b50      	ldr	r3, [pc, #320]	@ (80037b8 <HAL_RCC_ClockConfig+0x1c4>)
 8003676:	685b      	ldr	r3, [r3, #4]
 8003678:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	689b      	ldr	r3, [r3, #8]
 8003680:	494d      	ldr	r1, [pc, #308]	@ (80037b8 <HAL_RCC_ClockConfig+0x1c4>)
 8003682:	4313      	orrs	r3, r2
 8003684:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f003 0301 	and.w	r3, r3, #1
 800368e:	2b00      	cmp	r3, #0
 8003690:	d040      	beq.n	8003714 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	685b      	ldr	r3, [r3, #4]
 8003696:	2b01      	cmp	r3, #1
 8003698:	d107      	bne.n	80036aa <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800369a:	4b47      	ldr	r3, [pc, #284]	@ (80037b8 <HAL_RCC_ClockConfig+0x1c4>)
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d115      	bne.n	80036d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036a6:	2301      	movs	r3, #1
 80036a8:	e07f      	b.n	80037aa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	685b      	ldr	r3, [r3, #4]
 80036ae:	2b02      	cmp	r3, #2
 80036b0:	d107      	bne.n	80036c2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80036b2:	4b41      	ldr	r3, [pc, #260]	@ (80037b8 <HAL_RCC_ClockConfig+0x1c4>)
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d109      	bne.n	80036d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036be:	2301      	movs	r3, #1
 80036c0:	e073      	b.n	80037aa <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036c2:	4b3d      	ldr	r3, [pc, #244]	@ (80037b8 <HAL_RCC_ClockConfig+0x1c4>)
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f003 0302 	and.w	r3, r3, #2
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d101      	bne.n	80036d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036ce:	2301      	movs	r3, #1
 80036d0:	e06b      	b.n	80037aa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80036d2:	4b39      	ldr	r3, [pc, #228]	@ (80037b8 <HAL_RCC_ClockConfig+0x1c4>)
 80036d4:	685b      	ldr	r3, [r3, #4]
 80036d6:	f023 0203 	bic.w	r2, r3, #3
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	685b      	ldr	r3, [r3, #4]
 80036de:	4936      	ldr	r1, [pc, #216]	@ (80037b8 <HAL_RCC_ClockConfig+0x1c4>)
 80036e0:	4313      	orrs	r3, r2
 80036e2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80036e4:	f7ff f962 	bl	80029ac <HAL_GetTick>
 80036e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036ea:	e00a      	b.n	8003702 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036ec:	f7ff f95e 	bl	80029ac <HAL_GetTick>
 80036f0:	4602      	mov	r2, r0
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	1ad3      	subs	r3, r2, r3
 80036f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d901      	bls.n	8003702 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80036fe:	2303      	movs	r3, #3
 8003700:	e053      	b.n	80037aa <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003702:	4b2d      	ldr	r3, [pc, #180]	@ (80037b8 <HAL_RCC_ClockConfig+0x1c4>)
 8003704:	685b      	ldr	r3, [r3, #4]
 8003706:	f003 020c 	and.w	r2, r3, #12
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	685b      	ldr	r3, [r3, #4]
 800370e:	009b      	lsls	r3, r3, #2
 8003710:	429a      	cmp	r2, r3
 8003712:	d1eb      	bne.n	80036ec <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003714:	4b27      	ldr	r3, [pc, #156]	@ (80037b4 <HAL_RCC_ClockConfig+0x1c0>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f003 0307 	and.w	r3, r3, #7
 800371c:	683a      	ldr	r2, [r7, #0]
 800371e:	429a      	cmp	r2, r3
 8003720:	d210      	bcs.n	8003744 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003722:	4b24      	ldr	r3, [pc, #144]	@ (80037b4 <HAL_RCC_ClockConfig+0x1c0>)
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f023 0207 	bic.w	r2, r3, #7
 800372a:	4922      	ldr	r1, [pc, #136]	@ (80037b4 <HAL_RCC_ClockConfig+0x1c0>)
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	4313      	orrs	r3, r2
 8003730:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003732:	4b20      	ldr	r3, [pc, #128]	@ (80037b4 <HAL_RCC_ClockConfig+0x1c0>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f003 0307 	and.w	r3, r3, #7
 800373a:	683a      	ldr	r2, [r7, #0]
 800373c:	429a      	cmp	r2, r3
 800373e:	d001      	beq.n	8003744 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003740:	2301      	movs	r3, #1
 8003742:	e032      	b.n	80037aa <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f003 0304 	and.w	r3, r3, #4
 800374c:	2b00      	cmp	r3, #0
 800374e:	d008      	beq.n	8003762 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003750:	4b19      	ldr	r3, [pc, #100]	@ (80037b8 <HAL_RCC_ClockConfig+0x1c4>)
 8003752:	685b      	ldr	r3, [r3, #4]
 8003754:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	68db      	ldr	r3, [r3, #12]
 800375c:	4916      	ldr	r1, [pc, #88]	@ (80037b8 <HAL_RCC_ClockConfig+0x1c4>)
 800375e:	4313      	orrs	r3, r2
 8003760:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f003 0308 	and.w	r3, r3, #8
 800376a:	2b00      	cmp	r3, #0
 800376c:	d009      	beq.n	8003782 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800376e:	4b12      	ldr	r3, [pc, #72]	@ (80037b8 <HAL_RCC_ClockConfig+0x1c4>)
 8003770:	685b      	ldr	r3, [r3, #4]
 8003772:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	691b      	ldr	r3, [r3, #16]
 800377a:	00db      	lsls	r3, r3, #3
 800377c:	490e      	ldr	r1, [pc, #56]	@ (80037b8 <HAL_RCC_ClockConfig+0x1c4>)
 800377e:	4313      	orrs	r3, r2
 8003780:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003782:	f000 f821 	bl	80037c8 <HAL_RCC_GetSysClockFreq>
 8003786:	4602      	mov	r2, r0
 8003788:	4b0b      	ldr	r3, [pc, #44]	@ (80037b8 <HAL_RCC_ClockConfig+0x1c4>)
 800378a:	685b      	ldr	r3, [r3, #4]
 800378c:	091b      	lsrs	r3, r3, #4
 800378e:	f003 030f 	and.w	r3, r3, #15
 8003792:	490a      	ldr	r1, [pc, #40]	@ (80037bc <HAL_RCC_ClockConfig+0x1c8>)
 8003794:	5ccb      	ldrb	r3, [r1, r3]
 8003796:	fa22 f303 	lsr.w	r3, r2, r3
 800379a:	4a09      	ldr	r2, [pc, #36]	@ (80037c0 <HAL_RCC_ClockConfig+0x1cc>)
 800379c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800379e:	4b09      	ldr	r3, [pc, #36]	@ (80037c4 <HAL_RCC_ClockConfig+0x1d0>)
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	4618      	mov	r0, r3
 80037a4:	f7ff f8c0 	bl	8002928 <HAL_InitTick>

  return HAL_OK;
 80037a8:	2300      	movs	r3, #0
}
 80037aa:	4618      	mov	r0, r3
 80037ac:	3710      	adds	r7, #16
 80037ae:	46bd      	mov	sp, r7
 80037b0:	bd80      	pop	{r7, pc}
 80037b2:	bf00      	nop
 80037b4:	40022000 	.word	0x40022000
 80037b8:	40021000 	.word	0x40021000
 80037bc:	08006878 	.word	0x08006878
 80037c0:	20000000 	.word	0x20000000
 80037c4:	20000010 	.word	0x20000010

080037c8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80037c8:	b480      	push	{r7}
 80037ca:	b087      	sub	sp, #28
 80037cc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80037ce:	2300      	movs	r3, #0
 80037d0:	60fb      	str	r3, [r7, #12]
 80037d2:	2300      	movs	r3, #0
 80037d4:	60bb      	str	r3, [r7, #8]
 80037d6:	2300      	movs	r3, #0
 80037d8:	617b      	str	r3, [r7, #20]
 80037da:	2300      	movs	r3, #0
 80037dc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80037de:	2300      	movs	r3, #0
 80037e0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80037e2:	4b1e      	ldr	r3, [pc, #120]	@ (800385c <HAL_RCC_GetSysClockFreq+0x94>)
 80037e4:	685b      	ldr	r3, [r3, #4]
 80037e6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	f003 030c 	and.w	r3, r3, #12
 80037ee:	2b04      	cmp	r3, #4
 80037f0:	d002      	beq.n	80037f8 <HAL_RCC_GetSysClockFreq+0x30>
 80037f2:	2b08      	cmp	r3, #8
 80037f4:	d003      	beq.n	80037fe <HAL_RCC_GetSysClockFreq+0x36>
 80037f6:	e027      	b.n	8003848 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80037f8:	4b19      	ldr	r3, [pc, #100]	@ (8003860 <HAL_RCC_GetSysClockFreq+0x98>)
 80037fa:	613b      	str	r3, [r7, #16]
      break;
 80037fc:	e027      	b.n	800384e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	0c9b      	lsrs	r3, r3, #18
 8003802:	f003 030f 	and.w	r3, r3, #15
 8003806:	4a17      	ldr	r2, [pc, #92]	@ (8003864 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003808:	5cd3      	ldrb	r3, [r2, r3]
 800380a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003812:	2b00      	cmp	r3, #0
 8003814:	d010      	beq.n	8003838 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003816:	4b11      	ldr	r3, [pc, #68]	@ (800385c <HAL_RCC_GetSysClockFreq+0x94>)
 8003818:	685b      	ldr	r3, [r3, #4]
 800381a:	0c5b      	lsrs	r3, r3, #17
 800381c:	f003 0301 	and.w	r3, r3, #1
 8003820:	4a11      	ldr	r2, [pc, #68]	@ (8003868 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003822:	5cd3      	ldrb	r3, [r2, r3]
 8003824:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	4a0d      	ldr	r2, [pc, #52]	@ (8003860 <HAL_RCC_GetSysClockFreq+0x98>)
 800382a:	fb03 f202 	mul.w	r2, r3, r2
 800382e:	68bb      	ldr	r3, [r7, #8]
 8003830:	fbb2 f3f3 	udiv	r3, r2, r3
 8003834:	617b      	str	r3, [r7, #20]
 8003836:	e004      	b.n	8003842 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	4a0c      	ldr	r2, [pc, #48]	@ (800386c <HAL_RCC_GetSysClockFreq+0xa4>)
 800383c:	fb02 f303 	mul.w	r3, r2, r3
 8003840:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003842:	697b      	ldr	r3, [r7, #20]
 8003844:	613b      	str	r3, [r7, #16]
      break;
 8003846:	e002      	b.n	800384e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003848:	4b05      	ldr	r3, [pc, #20]	@ (8003860 <HAL_RCC_GetSysClockFreq+0x98>)
 800384a:	613b      	str	r3, [r7, #16]
      break;
 800384c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800384e:	693b      	ldr	r3, [r7, #16]
}
 8003850:	4618      	mov	r0, r3
 8003852:	371c      	adds	r7, #28
 8003854:	46bd      	mov	sp, r7
 8003856:	bc80      	pop	{r7}
 8003858:	4770      	bx	lr
 800385a:	bf00      	nop
 800385c:	40021000 	.word	0x40021000
 8003860:	007a1200 	.word	0x007a1200
 8003864:	08006898 	.word	0x08006898
 8003868:	080068a8 	.word	0x080068a8
 800386c:	003d0900 	.word	0x003d0900

08003870 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003870:	b480      	push	{r7}
 8003872:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003874:	4b02      	ldr	r3, [pc, #8]	@ (8003880 <HAL_RCC_GetHCLKFreq+0x10>)
 8003876:	681b      	ldr	r3, [r3, #0]
}
 8003878:	4618      	mov	r0, r3
 800387a:	46bd      	mov	sp, r7
 800387c:	bc80      	pop	{r7}
 800387e:	4770      	bx	lr
 8003880:	20000000 	.word	0x20000000

08003884 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003888:	f7ff fff2 	bl	8003870 <HAL_RCC_GetHCLKFreq>
 800388c:	4602      	mov	r2, r0
 800388e:	4b05      	ldr	r3, [pc, #20]	@ (80038a4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003890:	685b      	ldr	r3, [r3, #4]
 8003892:	0a1b      	lsrs	r3, r3, #8
 8003894:	f003 0307 	and.w	r3, r3, #7
 8003898:	4903      	ldr	r1, [pc, #12]	@ (80038a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800389a:	5ccb      	ldrb	r3, [r1, r3]
 800389c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80038a0:	4618      	mov	r0, r3
 80038a2:	bd80      	pop	{r7, pc}
 80038a4:	40021000 	.word	0x40021000
 80038a8:	08006888 	.word	0x08006888

080038ac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80038b0:	f7ff ffde 	bl	8003870 <HAL_RCC_GetHCLKFreq>
 80038b4:	4602      	mov	r2, r0
 80038b6:	4b05      	ldr	r3, [pc, #20]	@ (80038cc <HAL_RCC_GetPCLK2Freq+0x20>)
 80038b8:	685b      	ldr	r3, [r3, #4]
 80038ba:	0adb      	lsrs	r3, r3, #11
 80038bc:	f003 0307 	and.w	r3, r3, #7
 80038c0:	4903      	ldr	r1, [pc, #12]	@ (80038d0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80038c2:	5ccb      	ldrb	r3, [r1, r3]
 80038c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80038c8:	4618      	mov	r0, r3
 80038ca:	bd80      	pop	{r7, pc}
 80038cc:	40021000 	.word	0x40021000
 80038d0:	08006888 	.word	0x08006888

080038d4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80038d4:	b480      	push	{r7}
 80038d6:	b085      	sub	sp, #20
 80038d8:	af00      	add	r7, sp, #0
 80038da:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80038dc:	4b0a      	ldr	r3, [pc, #40]	@ (8003908 <RCC_Delay+0x34>)
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	4a0a      	ldr	r2, [pc, #40]	@ (800390c <RCC_Delay+0x38>)
 80038e2:	fba2 2303 	umull	r2, r3, r2, r3
 80038e6:	0a5b      	lsrs	r3, r3, #9
 80038e8:	687a      	ldr	r2, [r7, #4]
 80038ea:	fb02 f303 	mul.w	r3, r2, r3
 80038ee:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80038f0:	bf00      	nop
  }
  while (Delay --);
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	1e5a      	subs	r2, r3, #1
 80038f6:	60fa      	str	r2, [r7, #12]
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d1f9      	bne.n	80038f0 <RCC_Delay+0x1c>
}
 80038fc:	bf00      	nop
 80038fe:	bf00      	nop
 8003900:	3714      	adds	r7, #20
 8003902:	46bd      	mov	sp, r7
 8003904:	bc80      	pop	{r7}
 8003906:	4770      	bx	lr
 8003908:	20000000 	.word	0x20000000
 800390c:	10624dd3 	.word	0x10624dd3

08003910 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003910:	b580      	push	{r7, lr}
 8003912:	b082      	sub	sp, #8
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2b00      	cmp	r3, #0
 800391c:	d101      	bne.n	8003922 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800391e:	2301      	movs	r3, #1
 8003920:	e041      	b.n	80039a6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003928:	b2db      	uxtb	r3, r3
 800392a:	2b00      	cmp	r3, #0
 800392c:	d106      	bne.n	800393c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	2200      	movs	r2, #0
 8003932:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003936:	6878      	ldr	r0, [r7, #4]
 8003938:	f7fe fcc4 	bl	80022c4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2202      	movs	r2, #2
 8003940:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681a      	ldr	r2, [r3, #0]
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	3304      	adds	r3, #4
 800394c:	4619      	mov	r1, r3
 800394e:	4610      	mov	r0, r2
 8003950:	f000 f992 	bl	8003c78 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2201      	movs	r2, #1
 8003958:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2201      	movs	r2, #1
 8003960:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	2201      	movs	r2, #1
 8003968:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	2201      	movs	r2, #1
 8003970:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2201      	movs	r2, #1
 8003978:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2201      	movs	r2, #1
 8003980:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	2201      	movs	r2, #1
 8003988:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2201      	movs	r2, #1
 8003990:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	2201      	movs	r2, #1
 8003998:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2201      	movs	r2, #1
 80039a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80039a4:	2300      	movs	r3, #0
}
 80039a6:	4618      	mov	r0, r3
 80039a8:	3708      	adds	r7, #8
 80039aa:	46bd      	mov	sp, r7
 80039ac:	bd80      	pop	{r7, pc}
	...

080039b0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80039b0:	b580      	push	{r7, lr}
 80039b2:	b084      	sub	sp, #16
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]
 80039b8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d109      	bne.n	80039d4 <HAL_TIM_PWM_Start+0x24>
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80039c6:	b2db      	uxtb	r3, r3
 80039c8:	2b01      	cmp	r3, #1
 80039ca:	bf14      	ite	ne
 80039cc:	2301      	movne	r3, #1
 80039ce:	2300      	moveq	r3, #0
 80039d0:	b2db      	uxtb	r3, r3
 80039d2:	e022      	b.n	8003a1a <HAL_TIM_PWM_Start+0x6a>
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	2b04      	cmp	r3, #4
 80039d8:	d109      	bne.n	80039ee <HAL_TIM_PWM_Start+0x3e>
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80039e0:	b2db      	uxtb	r3, r3
 80039e2:	2b01      	cmp	r3, #1
 80039e4:	bf14      	ite	ne
 80039e6:	2301      	movne	r3, #1
 80039e8:	2300      	moveq	r3, #0
 80039ea:	b2db      	uxtb	r3, r3
 80039ec:	e015      	b.n	8003a1a <HAL_TIM_PWM_Start+0x6a>
 80039ee:	683b      	ldr	r3, [r7, #0]
 80039f0:	2b08      	cmp	r3, #8
 80039f2:	d109      	bne.n	8003a08 <HAL_TIM_PWM_Start+0x58>
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80039fa:	b2db      	uxtb	r3, r3
 80039fc:	2b01      	cmp	r3, #1
 80039fe:	bf14      	ite	ne
 8003a00:	2301      	movne	r3, #1
 8003a02:	2300      	moveq	r3, #0
 8003a04:	b2db      	uxtb	r3, r3
 8003a06:	e008      	b.n	8003a1a <HAL_TIM_PWM_Start+0x6a>
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003a0e:	b2db      	uxtb	r3, r3
 8003a10:	2b01      	cmp	r3, #1
 8003a12:	bf14      	ite	ne
 8003a14:	2301      	movne	r3, #1
 8003a16:	2300      	moveq	r3, #0
 8003a18:	b2db      	uxtb	r3, r3
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d001      	beq.n	8003a22 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003a1e:	2301      	movs	r3, #1
 8003a20:	e05e      	b.n	8003ae0 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d104      	bne.n	8003a32 <HAL_TIM_PWM_Start+0x82>
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2202      	movs	r2, #2
 8003a2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003a30:	e013      	b.n	8003a5a <HAL_TIM_PWM_Start+0xaa>
 8003a32:	683b      	ldr	r3, [r7, #0]
 8003a34:	2b04      	cmp	r3, #4
 8003a36:	d104      	bne.n	8003a42 <HAL_TIM_PWM_Start+0x92>
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2202      	movs	r2, #2
 8003a3c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003a40:	e00b      	b.n	8003a5a <HAL_TIM_PWM_Start+0xaa>
 8003a42:	683b      	ldr	r3, [r7, #0]
 8003a44:	2b08      	cmp	r3, #8
 8003a46:	d104      	bne.n	8003a52 <HAL_TIM_PWM_Start+0xa2>
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	2202      	movs	r2, #2
 8003a4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003a50:	e003      	b.n	8003a5a <HAL_TIM_PWM_Start+0xaa>
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	2202      	movs	r2, #2
 8003a56:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	2201      	movs	r2, #1
 8003a60:	6839      	ldr	r1, [r7, #0]
 8003a62:	4618      	mov	r0, r3
 8003a64:	f000 fafe 	bl	8004064 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4a1e      	ldr	r2, [pc, #120]	@ (8003ae8 <HAL_TIM_PWM_Start+0x138>)
 8003a6e:	4293      	cmp	r3, r2
 8003a70:	d107      	bne.n	8003a82 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003a80:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	4a18      	ldr	r2, [pc, #96]	@ (8003ae8 <HAL_TIM_PWM_Start+0x138>)
 8003a88:	4293      	cmp	r3, r2
 8003a8a:	d00e      	beq.n	8003aaa <HAL_TIM_PWM_Start+0xfa>
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a94:	d009      	beq.n	8003aaa <HAL_TIM_PWM_Start+0xfa>
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	4a14      	ldr	r2, [pc, #80]	@ (8003aec <HAL_TIM_PWM_Start+0x13c>)
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d004      	beq.n	8003aaa <HAL_TIM_PWM_Start+0xfa>
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	4a12      	ldr	r2, [pc, #72]	@ (8003af0 <HAL_TIM_PWM_Start+0x140>)
 8003aa6:	4293      	cmp	r3, r2
 8003aa8:	d111      	bne.n	8003ace <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	689b      	ldr	r3, [r3, #8]
 8003ab0:	f003 0307 	and.w	r3, r3, #7
 8003ab4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	2b06      	cmp	r3, #6
 8003aba:	d010      	beq.n	8003ade <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	681a      	ldr	r2, [r3, #0]
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f042 0201 	orr.w	r2, r2, #1
 8003aca:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003acc:	e007      	b.n	8003ade <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	681a      	ldr	r2, [r3, #0]
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f042 0201 	orr.w	r2, r2, #1
 8003adc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003ade:	2300      	movs	r3, #0
}
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	3710      	adds	r7, #16
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	bd80      	pop	{r7, pc}
 8003ae8:	40012c00 	.word	0x40012c00
 8003aec:	40000400 	.word	0x40000400
 8003af0:	40000800 	.word	0x40000800

08003af4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003af4:	b580      	push	{r7, lr}
 8003af6:	b086      	sub	sp, #24
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	60f8      	str	r0, [r7, #12]
 8003afc:	60b9      	str	r1, [r7, #8]
 8003afe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003b00:	2300      	movs	r3, #0
 8003b02:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003b0a:	2b01      	cmp	r3, #1
 8003b0c:	d101      	bne.n	8003b12 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003b0e:	2302      	movs	r3, #2
 8003b10:	e0ae      	b.n	8003c70 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	2201      	movs	r2, #1
 8003b16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	2b0c      	cmp	r3, #12
 8003b1e:	f200 809f 	bhi.w	8003c60 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003b22:	a201      	add	r2, pc, #4	@ (adr r2, 8003b28 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003b24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b28:	08003b5d 	.word	0x08003b5d
 8003b2c:	08003c61 	.word	0x08003c61
 8003b30:	08003c61 	.word	0x08003c61
 8003b34:	08003c61 	.word	0x08003c61
 8003b38:	08003b9d 	.word	0x08003b9d
 8003b3c:	08003c61 	.word	0x08003c61
 8003b40:	08003c61 	.word	0x08003c61
 8003b44:	08003c61 	.word	0x08003c61
 8003b48:	08003bdf 	.word	0x08003bdf
 8003b4c:	08003c61 	.word	0x08003c61
 8003b50:	08003c61 	.word	0x08003c61
 8003b54:	08003c61 	.word	0x08003c61
 8003b58:	08003c1f 	.word	0x08003c1f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	68b9      	ldr	r1, [r7, #8]
 8003b62:	4618      	mov	r0, r3
 8003b64:	f000 f8f6 	bl	8003d54 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	699a      	ldr	r2, [r3, #24]
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f042 0208 	orr.w	r2, r2, #8
 8003b76:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	699a      	ldr	r2, [r3, #24]
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f022 0204 	bic.w	r2, r2, #4
 8003b86:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	6999      	ldr	r1, [r3, #24]
 8003b8e:	68bb      	ldr	r3, [r7, #8]
 8003b90:	691a      	ldr	r2, [r3, #16]
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	430a      	orrs	r2, r1
 8003b98:	619a      	str	r2, [r3, #24]
      break;
 8003b9a:	e064      	b.n	8003c66 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	68b9      	ldr	r1, [r7, #8]
 8003ba2:	4618      	mov	r0, r3
 8003ba4:	f000 f93c 	bl	8003e20 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	699a      	ldr	r2, [r3, #24]
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003bb6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	699a      	ldr	r2, [r3, #24]
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003bc6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	6999      	ldr	r1, [r3, #24]
 8003bce:	68bb      	ldr	r3, [r7, #8]
 8003bd0:	691b      	ldr	r3, [r3, #16]
 8003bd2:	021a      	lsls	r2, r3, #8
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	430a      	orrs	r2, r1
 8003bda:	619a      	str	r2, [r3, #24]
      break;
 8003bdc:	e043      	b.n	8003c66 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	68b9      	ldr	r1, [r7, #8]
 8003be4:	4618      	mov	r0, r3
 8003be6:	f000 f985 	bl	8003ef4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	69da      	ldr	r2, [r3, #28]
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f042 0208 	orr.w	r2, r2, #8
 8003bf8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	69da      	ldr	r2, [r3, #28]
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f022 0204 	bic.w	r2, r2, #4
 8003c08:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	69d9      	ldr	r1, [r3, #28]
 8003c10:	68bb      	ldr	r3, [r7, #8]
 8003c12:	691a      	ldr	r2, [r3, #16]
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	430a      	orrs	r2, r1
 8003c1a:	61da      	str	r2, [r3, #28]
      break;
 8003c1c:	e023      	b.n	8003c66 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	68b9      	ldr	r1, [r7, #8]
 8003c24:	4618      	mov	r0, r3
 8003c26:	f000 f9cf 	bl	8003fc8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	69da      	ldr	r2, [r3, #28]
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003c38:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	69da      	ldr	r2, [r3, #28]
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c48:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	69d9      	ldr	r1, [r3, #28]
 8003c50:	68bb      	ldr	r3, [r7, #8]
 8003c52:	691b      	ldr	r3, [r3, #16]
 8003c54:	021a      	lsls	r2, r3, #8
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	430a      	orrs	r2, r1
 8003c5c:	61da      	str	r2, [r3, #28]
      break;
 8003c5e:	e002      	b.n	8003c66 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003c60:	2301      	movs	r3, #1
 8003c62:	75fb      	strb	r3, [r7, #23]
      break;
 8003c64:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	2200      	movs	r2, #0
 8003c6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003c6e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c70:	4618      	mov	r0, r3
 8003c72:	3718      	adds	r7, #24
 8003c74:	46bd      	mov	sp, r7
 8003c76:	bd80      	pop	{r7, pc}

08003c78 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003c78:	b480      	push	{r7}
 8003c7a:	b085      	sub	sp, #20
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	6078      	str	r0, [r7, #4]
 8003c80:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	4a2f      	ldr	r2, [pc, #188]	@ (8003d48 <TIM_Base_SetConfig+0xd0>)
 8003c8c:	4293      	cmp	r3, r2
 8003c8e:	d00b      	beq.n	8003ca8 <TIM_Base_SetConfig+0x30>
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c96:	d007      	beq.n	8003ca8 <TIM_Base_SetConfig+0x30>
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	4a2c      	ldr	r2, [pc, #176]	@ (8003d4c <TIM_Base_SetConfig+0xd4>)
 8003c9c:	4293      	cmp	r3, r2
 8003c9e:	d003      	beq.n	8003ca8 <TIM_Base_SetConfig+0x30>
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	4a2b      	ldr	r2, [pc, #172]	@ (8003d50 <TIM_Base_SetConfig+0xd8>)
 8003ca4:	4293      	cmp	r3, r2
 8003ca6:	d108      	bne.n	8003cba <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003cae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003cb0:	683b      	ldr	r3, [r7, #0]
 8003cb2:	685b      	ldr	r3, [r3, #4]
 8003cb4:	68fa      	ldr	r2, [r7, #12]
 8003cb6:	4313      	orrs	r3, r2
 8003cb8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	4a22      	ldr	r2, [pc, #136]	@ (8003d48 <TIM_Base_SetConfig+0xd0>)
 8003cbe:	4293      	cmp	r3, r2
 8003cc0:	d00b      	beq.n	8003cda <TIM_Base_SetConfig+0x62>
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003cc8:	d007      	beq.n	8003cda <TIM_Base_SetConfig+0x62>
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	4a1f      	ldr	r2, [pc, #124]	@ (8003d4c <TIM_Base_SetConfig+0xd4>)
 8003cce:	4293      	cmp	r3, r2
 8003cd0:	d003      	beq.n	8003cda <TIM_Base_SetConfig+0x62>
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	4a1e      	ldr	r2, [pc, #120]	@ (8003d50 <TIM_Base_SetConfig+0xd8>)
 8003cd6:	4293      	cmp	r3, r2
 8003cd8:	d108      	bne.n	8003cec <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003ce0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003ce2:	683b      	ldr	r3, [r7, #0]
 8003ce4:	68db      	ldr	r3, [r3, #12]
 8003ce6:	68fa      	ldr	r2, [r7, #12]
 8003ce8:	4313      	orrs	r3, r2
 8003cea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003cf2:	683b      	ldr	r3, [r7, #0]
 8003cf4:	695b      	ldr	r3, [r3, #20]
 8003cf6:	4313      	orrs	r3, r2
 8003cf8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	68fa      	ldr	r2, [r7, #12]
 8003cfe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003d00:	683b      	ldr	r3, [r7, #0]
 8003d02:	689a      	ldr	r2, [r3, #8]
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003d08:	683b      	ldr	r3, [r7, #0]
 8003d0a:	681a      	ldr	r2, [r3, #0]
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	4a0d      	ldr	r2, [pc, #52]	@ (8003d48 <TIM_Base_SetConfig+0xd0>)
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d103      	bne.n	8003d20 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	691a      	ldr	r2, [r3, #16]
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2201      	movs	r2, #1
 8003d24:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	691b      	ldr	r3, [r3, #16]
 8003d2a:	f003 0301 	and.w	r3, r3, #1
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d005      	beq.n	8003d3e <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	691b      	ldr	r3, [r3, #16]
 8003d36:	f023 0201 	bic.w	r2, r3, #1
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	611a      	str	r2, [r3, #16]
  }
}
 8003d3e:	bf00      	nop
 8003d40:	3714      	adds	r7, #20
 8003d42:	46bd      	mov	sp, r7
 8003d44:	bc80      	pop	{r7}
 8003d46:	4770      	bx	lr
 8003d48:	40012c00 	.word	0x40012c00
 8003d4c:	40000400 	.word	0x40000400
 8003d50:	40000800 	.word	0x40000800

08003d54 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003d54:	b480      	push	{r7}
 8003d56:	b087      	sub	sp, #28
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
 8003d5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	6a1b      	ldr	r3, [r3, #32]
 8003d62:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	6a1b      	ldr	r3, [r3, #32]
 8003d68:	f023 0201 	bic.w	r2, r3, #1
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	685b      	ldr	r3, [r3, #4]
 8003d74:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	699b      	ldr	r3, [r3, #24]
 8003d7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003d82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	f023 0303 	bic.w	r3, r3, #3
 8003d8a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003d8c:	683b      	ldr	r3, [r7, #0]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	68fa      	ldr	r2, [r7, #12]
 8003d92:	4313      	orrs	r3, r2
 8003d94:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003d96:	697b      	ldr	r3, [r7, #20]
 8003d98:	f023 0302 	bic.w	r3, r3, #2
 8003d9c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003d9e:	683b      	ldr	r3, [r7, #0]
 8003da0:	689b      	ldr	r3, [r3, #8]
 8003da2:	697a      	ldr	r2, [r7, #20]
 8003da4:	4313      	orrs	r3, r2
 8003da6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	4a1c      	ldr	r2, [pc, #112]	@ (8003e1c <TIM_OC1_SetConfig+0xc8>)
 8003dac:	4293      	cmp	r3, r2
 8003dae:	d10c      	bne.n	8003dca <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003db0:	697b      	ldr	r3, [r7, #20]
 8003db2:	f023 0308 	bic.w	r3, r3, #8
 8003db6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003db8:	683b      	ldr	r3, [r7, #0]
 8003dba:	68db      	ldr	r3, [r3, #12]
 8003dbc:	697a      	ldr	r2, [r7, #20]
 8003dbe:	4313      	orrs	r3, r2
 8003dc0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003dc2:	697b      	ldr	r3, [r7, #20]
 8003dc4:	f023 0304 	bic.w	r3, r3, #4
 8003dc8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	4a13      	ldr	r2, [pc, #76]	@ (8003e1c <TIM_OC1_SetConfig+0xc8>)
 8003dce:	4293      	cmp	r3, r2
 8003dd0:	d111      	bne.n	8003df6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003dd2:	693b      	ldr	r3, [r7, #16]
 8003dd4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003dd8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003dda:	693b      	ldr	r3, [r7, #16]
 8003ddc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003de0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003de2:	683b      	ldr	r3, [r7, #0]
 8003de4:	695b      	ldr	r3, [r3, #20]
 8003de6:	693a      	ldr	r2, [r7, #16]
 8003de8:	4313      	orrs	r3, r2
 8003dea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	699b      	ldr	r3, [r3, #24]
 8003df0:	693a      	ldr	r2, [r7, #16]
 8003df2:	4313      	orrs	r3, r2
 8003df4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	693a      	ldr	r2, [r7, #16]
 8003dfa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	68fa      	ldr	r2, [r7, #12]
 8003e00:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003e02:	683b      	ldr	r3, [r7, #0]
 8003e04:	685a      	ldr	r2, [r3, #4]
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	697a      	ldr	r2, [r7, #20]
 8003e0e:	621a      	str	r2, [r3, #32]
}
 8003e10:	bf00      	nop
 8003e12:	371c      	adds	r7, #28
 8003e14:	46bd      	mov	sp, r7
 8003e16:	bc80      	pop	{r7}
 8003e18:	4770      	bx	lr
 8003e1a:	bf00      	nop
 8003e1c:	40012c00 	.word	0x40012c00

08003e20 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003e20:	b480      	push	{r7}
 8003e22:	b087      	sub	sp, #28
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
 8003e28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6a1b      	ldr	r3, [r3, #32]
 8003e2e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	6a1b      	ldr	r3, [r3, #32]
 8003e34:	f023 0210 	bic.w	r2, r3, #16
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	685b      	ldr	r3, [r3, #4]
 8003e40:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	699b      	ldr	r3, [r3, #24]
 8003e46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003e4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003e56:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003e58:	683b      	ldr	r3, [r7, #0]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	021b      	lsls	r3, r3, #8
 8003e5e:	68fa      	ldr	r2, [r7, #12]
 8003e60:	4313      	orrs	r3, r2
 8003e62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003e64:	697b      	ldr	r3, [r7, #20]
 8003e66:	f023 0320 	bic.w	r3, r3, #32
 8003e6a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	689b      	ldr	r3, [r3, #8]
 8003e70:	011b      	lsls	r3, r3, #4
 8003e72:	697a      	ldr	r2, [r7, #20]
 8003e74:	4313      	orrs	r3, r2
 8003e76:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	4a1d      	ldr	r2, [pc, #116]	@ (8003ef0 <TIM_OC2_SetConfig+0xd0>)
 8003e7c:	4293      	cmp	r3, r2
 8003e7e:	d10d      	bne.n	8003e9c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003e80:	697b      	ldr	r3, [r7, #20]
 8003e82:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003e86:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003e88:	683b      	ldr	r3, [r7, #0]
 8003e8a:	68db      	ldr	r3, [r3, #12]
 8003e8c:	011b      	lsls	r3, r3, #4
 8003e8e:	697a      	ldr	r2, [r7, #20]
 8003e90:	4313      	orrs	r3, r2
 8003e92:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003e94:	697b      	ldr	r3, [r7, #20]
 8003e96:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003e9a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	4a14      	ldr	r2, [pc, #80]	@ (8003ef0 <TIM_OC2_SetConfig+0xd0>)
 8003ea0:	4293      	cmp	r3, r2
 8003ea2:	d113      	bne.n	8003ecc <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003ea4:	693b      	ldr	r3, [r7, #16]
 8003ea6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003eaa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003eac:	693b      	ldr	r3, [r7, #16]
 8003eae:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003eb2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003eb4:	683b      	ldr	r3, [r7, #0]
 8003eb6:	695b      	ldr	r3, [r3, #20]
 8003eb8:	009b      	lsls	r3, r3, #2
 8003eba:	693a      	ldr	r2, [r7, #16]
 8003ebc:	4313      	orrs	r3, r2
 8003ebe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003ec0:	683b      	ldr	r3, [r7, #0]
 8003ec2:	699b      	ldr	r3, [r3, #24]
 8003ec4:	009b      	lsls	r3, r3, #2
 8003ec6:	693a      	ldr	r2, [r7, #16]
 8003ec8:	4313      	orrs	r3, r2
 8003eca:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	693a      	ldr	r2, [r7, #16]
 8003ed0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	68fa      	ldr	r2, [r7, #12]
 8003ed6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003ed8:	683b      	ldr	r3, [r7, #0]
 8003eda:	685a      	ldr	r2, [r3, #4]
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	697a      	ldr	r2, [r7, #20]
 8003ee4:	621a      	str	r2, [r3, #32]
}
 8003ee6:	bf00      	nop
 8003ee8:	371c      	adds	r7, #28
 8003eea:	46bd      	mov	sp, r7
 8003eec:	bc80      	pop	{r7}
 8003eee:	4770      	bx	lr
 8003ef0:	40012c00 	.word	0x40012c00

08003ef4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003ef4:	b480      	push	{r7}
 8003ef6:	b087      	sub	sp, #28
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	6078      	str	r0, [r7, #4]
 8003efc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	6a1b      	ldr	r3, [r3, #32]
 8003f02:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	6a1b      	ldr	r3, [r3, #32]
 8003f08:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	685b      	ldr	r3, [r3, #4]
 8003f14:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	69db      	ldr	r3, [r3, #28]
 8003f1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	f023 0303 	bic.w	r3, r3, #3
 8003f2a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	68fa      	ldr	r2, [r7, #12]
 8003f32:	4313      	orrs	r3, r2
 8003f34:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003f36:	697b      	ldr	r3, [r7, #20]
 8003f38:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003f3c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003f3e:	683b      	ldr	r3, [r7, #0]
 8003f40:	689b      	ldr	r3, [r3, #8]
 8003f42:	021b      	lsls	r3, r3, #8
 8003f44:	697a      	ldr	r2, [r7, #20]
 8003f46:	4313      	orrs	r3, r2
 8003f48:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	4a1d      	ldr	r2, [pc, #116]	@ (8003fc4 <TIM_OC3_SetConfig+0xd0>)
 8003f4e:	4293      	cmp	r3, r2
 8003f50:	d10d      	bne.n	8003f6e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003f52:	697b      	ldr	r3, [r7, #20]
 8003f54:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003f58:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003f5a:	683b      	ldr	r3, [r7, #0]
 8003f5c:	68db      	ldr	r3, [r3, #12]
 8003f5e:	021b      	lsls	r3, r3, #8
 8003f60:	697a      	ldr	r2, [r7, #20]
 8003f62:	4313      	orrs	r3, r2
 8003f64:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003f66:	697b      	ldr	r3, [r7, #20]
 8003f68:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003f6c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	4a14      	ldr	r2, [pc, #80]	@ (8003fc4 <TIM_OC3_SetConfig+0xd0>)
 8003f72:	4293      	cmp	r3, r2
 8003f74:	d113      	bne.n	8003f9e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003f76:	693b      	ldr	r3, [r7, #16]
 8003f78:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003f7c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003f7e:	693b      	ldr	r3, [r7, #16]
 8003f80:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003f84:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003f86:	683b      	ldr	r3, [r7, #0]
 8003f88:	695b      	ldr	r3, [r3, #20]
 8003f8a:	011b      	lsls	r3, r3, #4
 8003f8c:	693a      	ldr	r2, [r7, #16]
 8003f8e:	4313      	orrs	r3, r2
 8003f90:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003f92:	683b      	ldr	r3, [r7, #0]
 8003f94:	699b      	ldr	r3, [r3, #24]
 8003f96:	011b      	lsls	r3, r3, #4
 8003f98:	693a      	ldr	r2, [r7, #16]
 8003f9a:	4313      	orrs	r3, r2
 8003f9c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	693a      	ldr	r2, [r7, #16]
 8003fa2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	68fa      	ldr	r2, [r7, #12]
 8003fa8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003faa:	683b      	ldr	r3, [r7, #0]
 8003fac:	685a      	ldr	r2, [r3, #4]
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	697a      	ldr	r2, [r7, #20]
 8003fb6:	621a      	str	r2, [r3, #32]
}
 8003fb8:	bf00      	nop
 8003fba:	371c      	adds	r7, #28
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	bc80      	pop	{r7}
 8003fc0:	4770      	bx	lr
 8003fc2:	bf00      	nop
 8003fc4:	40012c00 	.word	0x40012c00

08003fc8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003fc8:	b480      	push	{r7}
 8003fca:	b087      	sub	sp, #28
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
 8003fd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	6a1b      	ldr	r3, [r3, #32]
 8003fd6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	6a1b      	ldr	r3, [r3, #32]
 8003fdc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	685b      	ldr	r3, [r3, #4]
 8003fe8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	69db      	ldr	r3, [r3, #28]
 8003fee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003ff6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003ffe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	021b      	lsls	r3, r3, #8
 8004006:	68fa      	ldr	r2, [r7, #12]
 8004008:	4313      	orrs	r3, r2
 800400a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800400c:	693b      	ldr	r3, [r7, #16]
 800400e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004012:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004014:	683b      	ldr	r3, [r7, #0]
 8004016:	689b      	ldr	r3, [r3, #8]
 8004018:	031b      	lsls	r3, r3, #12
 800401a:	693a      	ldr	r2, [r7, #16]
 800401c:	4313      	orrs	r3, r2
 800401e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	4a0f      	ldr	r2, [pc, #60]	@ (8004060 <TIM_OC4_SetConfig+0x98>)
 8004024:	4293      	cmp	r3, r2
 8004026:	d109      	bne.n	800403c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004028:	697b      	ldr	r3, [r7, #20]
 800402a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800402e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004030:	683b      	ldr	r3, [r7, #0]
 8004032:	695b      	ldr	r3, [r3, #20]
 8004034:	019b      	lsls	r3, r3, #6
 8004036:	697a      	ldr	r2, [r7, #20]
 8004038:	4313      	orrs	r3, r2
 800403a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	697a      	ldr	r2, [r7, #20]
 8004040:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	68fa      	ldr	r2, [r7, #12]
 8004046:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004048:	683b      	ldr	r3, [r7, #0]
 800404a:	685a      	ldr	r2, [r3, #4]
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	693a      	ldr	r2, [r7, #16]
 8004054:	621a      	str	r2, [r3, #32]
}
 8004056:	bf00      	nop
 8004058:	371c      	adds	r7, #28
 800405a:	46bd      	mov	sp, r7
 800405c:	bc80      	pop	{r7}
 800405e:	4770      	bx	lr
 8004060:	40012c00 	.word	0x40012c00

08004064 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004064:	b480      	push	{r7}
 8004066:	b087      	sub	sp, #28
 8004068:	af00      	add	r7, sp, #0
 800406a:	60f8      	str	r0, [r7, #12]
 800406c:	60b9      	str	r1, [r7, #8]
 800406e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004070:	68bb      	ldr	r3, [r7, #8]
 8004072:	f003 031f 	and.w	r3, r3, #31
 8004076:	2201      	movs	r2, #1
 8004078:	fa02 f303 	lsl.w	r3, r2, r3
 800407c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	6a1a      	ldr	r2, [r3, #32]
 8004082:	697b      	ldr	r3, [r7, #20]
 8004084:	43db      	mvns	r3, r3
 8004086:	401a      	ands	r2, r3
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	6a1a      	ldr	r2, [r3, #32]
 8004090:	68bb      	ldr	r3, [r7, #8]
 8004092:	f003 031f 	and.w	r3, r3, #31
 8004096:	6879      	ldr	r1, [r7, #4]
 8004098:	fa01 f303 	lsl.w	r3, r1, r3
 800409c:	431a      	orrs	r2, r3
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	621a      	str	r2, [r3, #32]
}
 80040a2:	bf00      	nop
 80040a4:	371c      	adds	r7, #28
 80040a6:	46bd      	mov	sp, r7
 80040a8:	bc80      	pop	{r7}
 80040aa:	4770      	bx	lr

080040ac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80040ac:	b480      	push	{r7}
 80040ae:	b085      	sub	sp, #20
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	6078      	str	r0, [r7, #4]
 80040b4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80040bc:	2b01      	cmp	r3, #1
 80040be:	d101      	bne.n	80040c4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80040c0:	2302      	movs	r3, #2
 80040c2:	e046      	b.n	8004152 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2201      	movs	r2, #1
 80040c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2202      	movs	r2, #2
 80040d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	685b      	ldr	r3, [r3, #4]
 80040da:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	689b      	ldr	r3, [r3, #8]
 80040e2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80040ea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80040ec:	683b      	ldr	r3, [r7, #0]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	68fa      	ldr	r2, [r7, #12]
 80040f2:	4313      	orrs	r3, r2
 80040f4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	68fa      	ldr	r2, [r7, #12]
 80040fc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	4a16      	ldr	r2, [pc, #88]	@ (800415c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004104:	4293      	cmp	r3, r2
 8004106:	d00e      	beq.n	8004126 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004110:	d009      	beq.n	8004126 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	4a12      	ldr	r2, [pc, #72]	@ (8004160 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004118:	4293      	cmp	r3, r2
 800411a:	d004      	beq.n	8004126 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	4a10      	ldr	r2, [pc, #64]	@ (8004164 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004122:	4293      	cmp	r3, r2
 8004124:	d10c      	bne.n	8004140 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004126:	68bb      	ldr	r3, [r7, #8]
 8004128:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800412c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800412e:	683b      	ldr	r3, [r7, #0]
 8004130:	685b      	ldr	r3, [r3, #4]
 8004132:	68ba      	ldr	r2, [r7, #8]
 8004134:	4313      	orrs	r3, r2
 8004136:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	68ba      	ldr	r2, [r7, #8]
 800413e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2201      	movs	r2, #1
 8004144:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	2200      	movs	r2, #0
 800414c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004150:	2300      	movs	r3, #0
}
 8004152:	4618      	mov	r0, r3
 8004154:	3714      	adds	r7, #20
 8004156:	46bd      	mov	sp, r7
 8004158:	bc80      	pop	{r7}
 800415a:	4770      	bx	lr
 800415c:	40012c00 	.word	0x40012c00
 8004160:	40000400 	.word	0x40000400
 8004164:	40000800 	.word	0x40000800

08004168 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004168:	b580      	push	{r7, lr}
 800416a:	b082      	sub	sp, #8
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2b00      	cmp	r3, #0
 8004174:	d101      	bne.n	800417a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004176:	2301      	movs	r3, #1
 8004178:	e042      	b.n	8004200 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004180:	b2db      	uxtb	r3, r3
 8004182:	2b00      	cmp	r3, #0
 8004184:	d106      	bne.n	8004194 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	2200      	movs	r2, #0
 800418a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800418e:	6878      	ldr	r0, [r7, #4]
 8004190:	f7fe f902 	bl	8002398 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2224      	movs	r2, #36	@ 0x24
 8004198:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	68da      	ldr	r2, [r3, #12]
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80041aa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80041ac:	6878      	ldr	r0, [r7, #4]
 80041ae:	f000 fdb7 	bl	8004d20 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	691a      	ldr	r2, [r3, #16]
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80041c0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	695a      	ldr	r2, [r3, #20]
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80041d0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	68da      	ldr	r2, [r3, #12]
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80041e0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2200      	movs	r2, #0
 80041e6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2220      	movs	r2, #32
 80041ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2220      	movs	r2, #32
 80041f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2200      	movs	r2, #0
 80041fc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80041fe:	2300      	movs	r3, #0
}
 8004200:	4618      	mov	r0, r3
 8004202:	3708      	adds	r7, #8
 8004204:	46bd      	mov	sp, r7
 8004206:	bd80      	pop	{r7, pc}

08004208 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004208:	b580      	push	{r7, lr}
 800420a:	b08a      	sub	sp, #40	@ 0x28
 800420c:	af02      	add	r7, sp, #8
 800420e:	60f8      	str	r0, [r7, #12]
 8004210:	60b9      	str	r1, [r7, #8]
 8004212:	603b      	str	r3, [r7, #0]
 8004214:	4613      	mov	r3, r2
 8004216:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004218:	2300      	movs	r3, #0
 800421a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004222:	b2db      	uxtb	r3, r3
 8004224:	2b20      	cmp	r3, #32
 8004226:	d175      	bne.n	8004314 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004228:	68bb      	ldr	r3, [r7, #8]
 800422a:	2b00      	cmp	r3, #0
 800422c:	d002      	beq.n	8004234 <HAL_UART_Transmit+0x2c>
 800422e:	88fb      	ldrh	r3, [r7, #6]
 8004230:	2b00      	cmp	r3, #0
 8004232:	d101      	bne.n	8004238 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004234:	2301      	movs	r3, #1
 8004236:	e06e      	b.n	8004316 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	2200      	movs	r2, #0
 800423c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	2221      	movs	r2, #33	@ 0x21
 8004242:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004246:	f7fe fbb1 	bl	80029ac <HAL_GetTick>
 800424a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	88fa      	ldrh	r2, [r7, #6]
 8004250:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	88fa      	ldrh	r2, [r7, #6]
 8004256:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	689b      	ldr	r3, [r3, #8]
 800425c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004260:	d108      	bne.n	8004274 <HAL_UART_Transmit+0x6c>
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	691b      	ldr	r3, [r3, #16]
 8004266:	2b00      	cmp	r3, #0
 8004268:	d104      	bne.n	8004274 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800426a:	2300      	movs	r3, #0
 800426c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800426e:	68bb      	ldr	r3, [r7, #8]
 8004270:	61bb      	str	r3, [r7, #24]
 8004272:	e003      	b.n	800427c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004274:	68bb      	ldr	r3, [r7, #8]
 8004276:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004278:	2300      	movs	r3, #0
 800427a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800427c:	e02e      	b.n	80042dc <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800427e:	683b      	ldr	r3, [r7, #0]
 8004280:	9300      	str	r3, [sp, #0]
 8004282:	697b      	ldr	r3, [r7, #20]
 8004284:	2200      	movs	r2, #0
 8004286:	2180      	movs	r1, #128	@ 0x80
 8004288:	68f8      	ldr	r0, [r7, #12]
 800428a:	f000 fb1c 	bl	80048c6 <UART_WaitOnFlagUntilTimeout>
 800428e:	4603      	mov	r3, r0
 8004290:	2b00      	cmp	r3, #0
 8004292:	d005      	beq.n	80042a0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	2220      	movs	r2, #32
 8004298:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800429c:	2303      	movs	r3, #3
 800429e:	e03a      	b.n	8004316 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80042a0:	69fb      	ldr	r3, [r7, #28]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d10b      	bne.n	80042be <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80042a6:	69bb      	ldr	r3, [r7, #24]
 80042a8:	881b      	ldrh	r3, [r3, #0]
 80042aa:	461a      	mov	r2, r3
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80042b4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80042b6:	69bb      	ldr	r3, [r7, #24]
 80042b8:	3302      	adds	r3, #2
 80042ba:	61bb      	str	r3, [r7, #24]
 80042bc:	e007      	b.n	80042ce <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80042be:	69fb      	ldr	r3, [r7, #28]
 80042c0:	781a      	ldrb	r2, [r3, #0]
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80042c8:	69fb      	ldr	r3, [r7, #28]
 80042ca:	3301      	adds	r3, #1
 80042cc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80042d2:	b29b      	uxth	r3, r3
 80042d4:	3b01      	subs	r3, #1
 80042d6:	b29a      	uxth	r2, r3
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80042e0:	b29b      	uxth	r3, r3
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d1cb      	bne.n	800427e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80042e6:	683b      	ldr	r3, [r7, #0]
 80042e8:	9300      	str	r3, [sp, #0]
 80042ea:	697b      	ldr	r3, [r7, #20]
 80042ec:	2200      	movs	r2, #0
 80042ee:	2140      	movs	r1, #64	@ 0x40
 80042f0:	68f8      	ldr	r0, [r7, #12]
 80042f2:	f000 fae8 	bl	80048c6 <UART_WaitOnFlagUntilTimeout>
 80042f6:	4603      	mov	r3, r0
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d005      	beq.n	8004308 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	2220      	movs	r2, #32
 8004300:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004304:	2303      	movs	r3, #3
 8004306:	e006      	b.n	8004316 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	2220      	movs	r2, #32
 800430c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004310:	2300      	movs	r3, #0
 8004312:	e000      	b.n	8004316 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004314:	2302      	movs	r3, #2
  }
}
 8004316:	4618      	mov	r0, r3
 8004318:	3720      	adds	r7, #32
 800431a:	46bd      	mov	sp, r7
 800431c:	bd80      	pop	{r7, pc}

0800431e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800431e:	b580      	push	{r7, lr}
 8004320:	b084      	sub	sp, #16
 8004322:	af00      	add	r7, sp, #0
 8004324:	60f8      	str	r0, [r7, #12]
 8004326:	60b9      	str	r1, [r7, #8]
 8004328:	4613      	mov	r3, r2
 800432a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004332:	b2db      	uxtb	r3, r3
 8004334:	2b20      	cmp	r3, #32
 8004336:	d112      	bne.n	800435e <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004338:	68bb      	ldr	r3, [r7, #8]
 800433a:	2b00      	cmp	r3, #0
 800433c:	d002      	beq.n	8004344 <HAL_UART_Receive_IT+0x26>
 800433e:	88fb      	ldrh	r3, [r7, #6]
 8004340:	2b00      	cmp	r3, #0
 8004342:	d101      	bne.n	8004348 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004344:	2301      	movs	r3, #1
 8004346:	e00b      	b.n	8004360 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	2200      	movs	r2, #0
 800434c:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800434e:	88fb      	ldrh	r3, [r7, #6]
 8004350:	461a      	mov	r2, r3
 8004352:	68b9      	ldr	r1, [r7, #8]
 8004354:	68f8      	ldr	r0, [r7, #12]
 8004356:	f000 fb0f 	bl	8004978 <UART_Start_Receive_IT>
 800435a:	4603      	mov	r3, r0
 800435c:	e000      	b.n	8004360 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800435e:	2302      	movs	r3, #2
  }
}
 8004360:	4618      	mov	r0, r3
 8004362:	3710      	adds	r7, #16
 8004364:	46bd      	mov	sp, r7
 8004366:	bd80      	pop	{r7, pc}

08004368 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004368:	b580      	push	{r7, lr}
 800436a:	b0ba      	sub	sp, #232	@ 0xe8
 800436c:	af00      	add	r7, sp, #0
 800436e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	68db      	ldr	r3, [r3, #12]
 8004380:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	695b      	ldr	r3, [r3, #20]
 800438a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800438e:	2300      	movs	r3, #0
 8004390:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004394:	2300      	movs	r3, #0
 8004396:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800439a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800439e:	f003 030f 	and.w	r3, r3, #15
 80043a2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80043a6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d10f      	bne.n	80043ce <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80043ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80043b2:	f003 0320 	and.w	r3, r3, #32
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d009      	beq.n	80043ce <HAL_UART_IRQHandler+0x66>
 80043ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80043be:	f003 0320 	and.w	r3, r3, #32
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d003      	beq.n	80043ce <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80043c6:	6878      	ldr	r0, [r7, #4]
 80043c8:	f000 fbec 	bl	8004ba4 <UART_Receive_IT>
      return;
 80043cc:	e25b      	b.n	8004886 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80043ce:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	f000 80de 	beq.w	8004594 <HAL_UART_IRQHandler+0x22c>
 80043d8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80043dc:	f003 0301 	and.w	r3, r3, #1
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d106      	bne.n	80043f2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80043e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80043e8:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	f000 80d1 	beq.w	8004594 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80043f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80043f6:	f003 0301 	and.w	r3, r3, #1
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d00b      	beq.n	8004416 <HAL_UART_IRQHandler+0xae>
 80043fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004402:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004406:	2b00      	cmp	r3, #0
 8004408:	d005      	beq.n	8004416 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800440e:	f043 0201 	orr.w	r2, r3, #1
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004416:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800441a:	f003 0304 	and.w	r3, r3, #4
 800441e:	2b00      	cmp	r3, #0
 8004420:	d00b      	beq.n	800443a <HAL_UART_IRQHandler+0xd2>
 8004422:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004426:	f003 0301 	and.w	r3, r3, #1
 800442a:	2b00      	cmp	r3, #0
 800442c:	d005      	beq.n	800443a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004432:	f043 0202 	orr.w	r2, r3, #2
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800443a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800443e:	f003 0302 	and.w	r3, r3, #2
 8004442:	2b00      	cmp	r3, #0
 8004444:	d00b      	beq.n	800445e <HAL_UART_IRQHandler+0xf6>
 8004446:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800444a:	f003 0301 	and.w	r3, r3, #1
 800444e:	2b00      	cmp	r3, #0
 8004450:	d005      	beq.n	800445e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004456:	f043 0204 	orr.w	r2, r3, #4
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800445e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004462:	f003 0308 	and.w	r3, r3, #8
 8004466:	2b00      	cmp	r3, #0
 8004468:	d011      	beq.n	800448e <HAL_UART_IRQHandler+0x126>
 800446a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800446e:	f003 0320 	and.w	r3, r3, #32
 8004472:	2b00      	cmp	r3, #0
 8004474:	d105      	bne.n	8004482 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004476:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800447a:	f003 0301 	and.w	r3, r3, #1
 800447e:	2b00      	cmp	r3, #0
 8004480:	d005      	beq.n	800448e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004486:	f043 0208 	orr.w	r2, r3, #8
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004492:	2b00      	cmp	r3, #0
 8004494:	f000 81f2 	beq.w	800487c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004498:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800449c:	f003 0320 	and.w	r3, r3, #32
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d008      	beq.n	80044b6 <HAL_UART_IRQHandler+0x14e>
 80044a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80044a8:	f003 0320 	and.w	r3, r3, #32
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d002      	beq.n	80044b6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80044b0:	6878      	ldr	r0, [r7, #4]
 80044b2:	f000 fb77 	bl	8004ba4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	695b      	ldr	r3, [r3, #20]
 80044bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	bf14      	ite	ne
 80044c4:	2301      	movne	r3, #1
 80044c6:	2300      	moveq	r3, #0
 80044c8:	b2db      	uxtb	r3, r3
 80044ca:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044d2:	f003 0308 	and.w	r3, r3, #8
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d103      	bne.n	80044e2 <HAL_UART_IRQHandler+0x17a>
 80044da:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d04f      	beq.n	8004582 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80044e2:	6878      	ldr	r0, [r7, #4]
 80044e4:	f000 fa81 	bl	80049ea <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	695b      	ldr	r3, [r3, #20]
 80044ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d041      	beq.n	800457a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	3314      	adds	r3, #20
 80044fc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004500:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004504:	e853 3f00 	ldrex	r3, [r3]
 8004508:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800450c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004510:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004514:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	3314      	adds	r3, #20
 800451e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004522:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004526:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800452a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800452e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004532:	e841 2300 	strex	r3, r2, [r1]
 8004536:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800453a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800453e:	2b00      	cmp	r3, #0
 8004540:	d1d9      	bne.n	80044f6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004546:	2b00      	cmp	r3, #0
 8004548:	d013      	beq.n	8004572 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800454e:	4a7e      	ldr	r2, [pc, #504]	@ (8004748 <HAL_UART_IRQHandler+0x3e0>)
 8004550:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004556:	4618      	mov	r0, r3
 8004558:	f7fe fb9e 	bl	8002c98 <HAL_DMA_Abort_IT>
 800455c:	4603      	mov	r3, r0
 800455e:	2b00      	cmp	r3, #0
 8004560:	d016      	beq.n	8004590 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004566:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004568:	687a      	ldr	r2, [r7, #4]
 800456a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800456c:	4610      	mov	r0, r2
 800456e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004570:	e00e      	b.n	8004590 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004572:	6878      	ldr	r0, [r7, #4]
 8004574:	f000 f993 	bl	800489e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004578:	e00a      	b.n	8004590 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800457a:	6878      	ldr	r0, [r7, #4]
 800457c:	f000 f98f 	bl	800489e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004580:	e006      	b.n	8004590 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004582:	6878      	ldr	r0, [r7, #4]
 8004584:	f000 f98b 	bl	800489e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	2200      	movs	r2, #0
 800458c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800458e:	e175      	b.n	800487c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004590:	bf00      	nop
    return;
 8004592:	e173      	b.n	800487c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004598:	2b01      	cmp	r3, #1
 800459a:	f040 814f 	bne.w	800483c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800459e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80045a2:	f003 0310 	and.w	r3, r3, #16
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	f000 8148 	beq.w	800483c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80045ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80045b0:	f003 0310 	and.w	r3, r3, #16
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	f000 8141 	beq.w	800483c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80045ba:	2300      	movs	r3, #0
 80045bc:	60bb      	str	r3, [r7, #8]
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	60bb      	str	r3, [r7, #8]
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	685b      	ldr	r3, [r3, #4]
 80045cc:	60bb      	str	r3, [r7, #8]
 80045ce:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	695b      	ldr	r3, [r3, #20]
 80045d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045da:	2b00      	cmp	r3, #0
 80045dc:	f000 80b6 	beq.w	800474c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	685b      	ldr	r3, [r3, #4]
 80045e8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80045ec:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	f000 8145 	beq.w	8004880 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80045fa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80045fe:	429a      	cmp	r2, r3
 8004600:	f080 813e 	bcs.w	8004880 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800460a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004610:	699b      	ldr	r3, [r3, #24]
 8004612:	2b20      	cmp	r3, #32
 8004614:	f000 8088 	beq.w	8004728 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	330c      	adds	r3, #12
 800461e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004622:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004626:	e853 3f00 	ldrex	r3, [r3]
 800462a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800462e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004632:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004636:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	330c      	adds	r3, #12
 8004640:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004644:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004648:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800464c:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004650:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004654:	e841 2300 	strex	r3, r2, [r1]
 8004658:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800465c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004660:	2b00      	cmp	r3, #0
 8004662:	d1d9      	bne.n	8004618 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	3314      	adds	r3, #20
 800466a:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800466c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800466e:	e853 3f00 	ldrex	r3, [r3]
 8004672:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004674:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004676:	f023 0301 	bic.w	r3, r3, #1
 800467a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	3314      	adds	r3, #20
 8004684:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004688:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800468c:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800468e:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004690:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004694:	e841 2300 	strex	r3, r2, [r1]
 8004698:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800469a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800469c:	2b00      	cmp	r3, #0
 800469e:	d1e1      	bne.n	8004664 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	3314      	adds	r3, #20
 80046a6:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046a8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80046aa:	e853 3f00 	ldrex	r3, [r3]
 80046ae:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80046b0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80046b2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80046b6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	3314      	adds	r3, #20
 80046c0:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80046c4:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80046c6:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046c8:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80046ca:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80046cc:	e841 2300 	strex	r3, r2, [r1]
 80046d0:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80046d2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d1e3      	bne.n	80046a0 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2220      	movs	r2, #32
 80046dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2200      	movs	r2, #0
 80046e4:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	330c      	adds	r3, #12
 80046ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80046f0:	e853 3f00 	ldrex	r3, [r3]
 80046f4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80046f6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80046f8:	f023 0310 	bic.w	r3, r3, #16
 80046fc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	330c      	adds	r3, #12
 8004706:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800470a:	65ba      	str	r2, [r7, #88]	@ 0x58
 800470c:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800470e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004710:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004712:	e841 2300 	strex	r3, r2, [r1]
 8004716:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004718:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800471a:	2b00      	cmp	r3, #0
 800471c:	d1e3      	bne.n	80046e6 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004722:	4618      	mov	r0, r3
 8004724:	f7fe fa7d 	bl	8002c22 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	2202      	movs	r2, #2
 800472c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004736:	b29b      	uxth	r3, r3
 8004738:	1ad3      	subs	r3, r2, r3
 800473a:	b29b      	uxth	r3, r3
 800473c:	4619      	mov	r1, r3
 800473e:	6878      	ldr	r0, [r7, #4]
 8004740:	f000 f8b6 	bl	80048b0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004744:	e09c      	b.n	8004880 <HAL_UART_IRQHandler+0x518>
 8004746:	bf00      	nop
 8004748:	08004aaf 	.word	0x08004aaf
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004754:	b29b      	uxth	r3, r3
 8004756:	1ad3      	subs	r3, r2, r3
 8004758:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004760:	b29b      	uxth	r3, r3
 8004762:	2b00      	cmp	r3, #0
 8004764:	f000 808e 	beq.w	8004884 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8004768:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800476c:	2b00      	cmp	r3, #0
 800476e:	f000 8089 	beq.w	8004884 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	330c      	adds	r3, #12
 8004778:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800477a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800477c:	e853 3f00 	ldrex	r3, [r3]
 8004780:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004782:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004784:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004788:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	330c      	adds	r3, #12
 8004792:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8004796:	647a      	str	r2, [r7, #68]	@ 0x44
 8004798:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800479a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800479c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800479e:	e841 2300 	strex	r3, r2, [r1]
 80047a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80047a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d1e3      	bne.n	8004772 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	3314      	adds	r3, #20
 80047b0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047b4:	e853 3f00 	ldrex	r3, [r3]
 80047b8:	623b      	str	r3, [r7, #32]
   return(result);
 80047ba:	6a3b      	ldr	r3, [r7, #32]
 80047bc:	f023 0301 	bic.w	r3, r3, #1
 80047c0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	3314      	adds	r3, #20
 80047ca:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80047ce:	633a      	str	r2, [r7, #48]	@ 0x30
 80047d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047d2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80047d4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80047d6:	e841 2300 	strex	r3, r2, [r1]
 80047da:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80047dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d1e3      	bne.n	80047aa <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	2220      	movs	r2, #32
 80047e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	2200      	movs	r2, #0
 80047ee:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	330c      	adds	r3, #12
 80047f6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047f8:	693b      	ldr	r3, [r7, #16]
 80047fa:	e853 3f00 	ldrex	r3, [r3]
 80047fe:	60fb      	str	r3, [r7, #12]
   return(result);
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	f023 0310 	bic.w	r3, r3, #16
 8004806:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	330c      	adds	r3, #12
 8004810:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004814:	61fa      	str	r2, [r7, #28]
 8004816:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004818:	69b9      	ldr	r1, [r7, #24]
 800481a:	69fa      	ldr	r2, [r7, #28]
 800481c:	e841 2300 	strex	r3, r2, [r1]
 8004820:	617b      	str	r3, [r7, #20]
   return(result);
 8004822:	697b      	ldr	r3, [r7, #20]
 8004824:	2b00      	cmp	r3, #0
 8004826:	d1e3      	bne.n	80047f0 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2202      	movs	r2, #2
 800482c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800482e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004832:	4619      	mov	r1, r3
 8004834:	6878      	ldr	r0, [r7, #4]
 8004836:	f000 f83b 	bl	80048b0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800483a:	e023      	b.n	8004884 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800483c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004840:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004844:	2b00      	cmp	r3, #0
 8004846:	d009      	beq.n	800485c <HAL_UART_IRQHandler+0x4f4>
 8004848:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800484c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004850:	2b00      	cmp	r3, #0
 8004852:	d003      	beq.n	800485c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8004854:	6878      	ldr	r0, [r7, #4]
 8004856:	f000 f93e 	bl	8004ad6 <UART_Transmit_IT>
    return;
 800485a:	e014      	b.n	8004886 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800485c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004860:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004864:	2b00      	cmp	r3, #0
 8004866:	d00e      	beq.n	8004886 <HAL_UART_IRQHandler+0x51e>
 8004868:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800486c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004870:	2b00      	cmp	r3, #0
 8004872:	d008      	beq.n	8004886 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8004874:	6878      	ldr	r0, [r7, #4]
 8004876:	f000 f97d 	bl	8004b74 <UART_EndTransmit_IT>
    return;
 800487a:	e004      	b.n	8004886 <HAL_UART_IRQHandler+0x51e>
    return;
 800487c:	bf00      	nop
 800487e:	e002      	b.n	8004886 <HAL_UART_IRQHandler+0x51e>
      return;
 8004880:	bf00      	nop
 8004882:	e000      	b.n	8004886 <HAL_UART_IRQHandler+0x51e>
      return;
 8004884:	bf00      	nop
  }
}
 8004886:	37e8      	adds	r7, #232	@ 0xe8
 8004888:	46bd      	mov	sp, r7
 800488a:	bd80      	pop	{r7, pc}

0800488c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800488c:	b480      	push	{r7}
 800488e:	b083      	sub	sp, #12
 8004890:	af00      	add	r7, sp, #0
 8004892:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004894:	bf00      	nop
 8004896:	370c      	adds	r7, #12
 8004898:	46bd      	mov	sp, r7
 800489a:	bc80      	pop	{r7}
 800489c:	4770      	bx	lr

0800489e <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800489e:	b480      	push	{r7}
 80048a0:	b083      	sub	sp, #12
 80048a2:	af00      	add	r7, sp, #0
 80048a4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80048a6:	bf00      	nop
 80048a8:	370c      	adds	r7, #12
 80048aa:	46bd      	mov	sp, r7
 80048ac:	bc80      	pop	{r7}
 80048ae:	4770      	bx	lr

080048b0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80048b0:	b480      	push	{r7}
 80048b2:	b083      	sub	sp, #12
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]
 80048b8:	460b      	mov	r3, r1
 80048ba:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80048bc:	bf00      	nop
 80048be:	370c      	adds	r7, #12
 80048c0:	46bd      	mov	sp, r7
 80048c2:	bc80      	pop	{r7}
 80048c4:	4770      	bx	lr

080048c6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80048c6:	b580      	push	{r7, lr}
 80048c8:	b086      	sub	sp, #24
 80048ca:	af00      	add	r7, sp, #0
 80048cc:	60f8      	str	r0, [r7, #12]
 80048ce:	60b9      	str	r1, [r7, #8]
 80048d0:	603b      	str	r3, [r7, #0]
 80048d2:	4613      	mov	r3, r2
 80048d4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80048d6:	e03b      	b.n	8004950 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80048d8:	6a3b      	ldr	r3, [r7, #32]
 80048da:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80048de:	d037      	beq.n	8004950 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80048e0:	f7fe f864 	bl	80029ac <HAL_GetTick>
 80048e4:	4602      	mov	r2, r0
 80048e6:	683b      	ldr	r3, [r7, #0]
 80048e8:	1ad3      	subs	r3, r2, r3
 80048ea:	6a3a      	ldr	r2, [r7, #32]
 80048ec:	429a      	cmp	r2, r3
 80048ee:	d302      	bcc.n	80048f6 <UART_WaitOnFlagUntilTimeout+0x30>
 80048f0:	6a3b      	ldr	r3, [r7, #32]
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d101      	bne.n	80048fa <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80048f6:	2303      	movs	r3, #3
 80048f8:	e03a      	b.n	8004970 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	68db      	ldr	r3, [r3, #12]
 8004900:	f003 0304 	and.w	r3, r3, #4
 8004904:	2b00      	cmp	r3, #0
 8004906:	d023      	beq.n	8004950 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004908:	68bb      	ldr	r3, [r7, #8]
 800490a:	2b80      	cmp	r3, #128	@ 0x80
 800490c:	d020      	beq.n	8004950 <UART_WaitOnFlagUntilTimeout+0x8a>
 800490e:	68bb      	ldr	r3, [r7, #8]
 8004910:	2b40      	cmp	r3, #64	@ 0x40
 8004912:	d01d      	beq.n	8004950 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f003 0308 	and.w	r3, r3, #8
 800491e:	2b08      	cmp	r3, #8
 8004920:	d116      	bne.n	8004950 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004922:	2300      	movs	r3, #0
 8004924:	617b      	str	r3, [r7, #20]
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	617b      	str	r3, [r7, #20]
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	685b      	ldr	r3, [r3, #4]
 8004934:	617b      	str	r3, [r7, #20]
 8004936:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004938:	68f8      	ldr	r0, [r7, #12]
 800493a:	f000 f856 	bl	80049ea <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	2208      	movs	r2, #8
 8004942:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	2200      	movs	r2, #0
 8004948:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800494c:	2301      	movs	r3, #1
 800494e:	e00f      	b.n	8004970 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	681a      	ldr	r2, [r3, #0]
 8004956:	68bb      	ldr	r3, [r7, #8]
 8004958:	4013      	ands	r3, r2
 800495a:	68ba      	ldr	r2, [r7, #8]
 800495c:	429a      	cmp	r2, r3
 800495e:	bf0c      	ite	eq
 8004960:	2301      	moveq	r3, #1
 8004962:	2300      	movne	r3, #0
 8004964:	b2db      	uxtb	r3, r3
 8004966:	461a      	mov	r2, r3
 8004968:	79fb      	ldrb	r3, [r7, #7]
 800496a:	429a      	cmp	r2, r3
 800496c:	d0b4      	beq.n	80048d8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800496e:	2300      	movs	r3, #0
}
 8004970:	4618      	mov	r0, r3
 8004972:	3718      	adds	r7, #24
 8004974:	46bd      	mov	sp, r7
 8004976:	bd80      	pop	{r7, pc}

08004978 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004978:	b480      	push	{r7}
 800497a:	b085      	sub	sp, #20
 800497c:	af00      	add	r7, sp, #0
 800497e:	60f8      	str	r0, [r7, #12]
 8004980:	60b9      	str	r1, [r7, #8]
 8004982:	4613      	mov	r3, r2
 8004984:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	68ba      	ldr	r2, [r7, #8]
 800498a:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	88fa      	ldrh	r2, [r7, #6]
 8004990:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	88fa      	ldrh	r2, [r7, #6]
 8004996:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	2200      	movs	r2, #0
 800499c:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	2222      	movs	r2, #34	@ 0x22
 80049a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	691b      	ldr	r3, [r3, #16]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d007      	beq.n	80049be <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	68da      	ldr	r2, [r3, #12]
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80049bc:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	695a      	ldr	r2, [r3, #20]
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f042 0201 	orr.w	r2, r2, #1
 80049cc:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	68da      	ldr	r2, [r3, #12]
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f042 0220 	orr.w	r2, r2, #32
 80049dc:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80049de:	2300      	movs	r3, #0
}
 80049e0:	4618      	mov	r0, r3
 80049e2:	3714      	adds	r7, #20
 80049e4:	46bd      	mov	sp, r7
 80049e6:	bc80      	pop	{r7}
 80049e8:	4770      	bx	lr

080049ea <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80049ea:	b480      	push	{r7}
 80049ec:	b095      	sub	sp, #84	@ 0x54
 80049ee:	af00      	add	r7, sp, #0
 80049f0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	330c      	adds	r3, #12
 80049f8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80049fc:	e853 3f00 	ldrex	r3, [r3]
 8004a00:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004a02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a04:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004a08:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	330c      	adds	r3, #12
 8004a10:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004a12:	643a      	str	r2, [r7, #64]	@ 0x40
 8004a14:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a16:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004a18:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004a1a:	e841 2300 	strex	r3, r2, [r1]
 8004a1e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004a20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d1e5      	bne.n	80049f2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	3314      	adds	r3, #20
 8004a2c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a2e:	6a3b      	ldr	r3, [r7, #32]
 8004a30:	e853 3f00 	ldrex	r3, [r3]
 8004a34:	61fb      	str	r3, [r7, #28]
   return(result);
 8004a36:	69fb      	ldr	r3, [r7, #28]
 8004a38:	f023 0301 	bic.w	r3, r3, #1
 8004a3c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	3314      	adds	r3, #20
 8004a44:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004a46:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004a48:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a4a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004a4c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004a4e:	e841 2300 	strex	r3, r2, [r1]
 8004a52:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004a54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d1e5      	bne.n	8004a26 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a5e:	2b01      	cmp	r3, #1
 8004a60:	d119      	bne.n	8004a96 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	330c      	adds	r3, #12
 8004a68:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	e853 3f00 	ldrex	r3, [r3]
 8004a70:	60bb      	str	r3, [r7, #8]
   return(result);
 8004a72:	68bb      	ldr	r3, [r7, #8]
 8004a74:	f023 0310 	bic.w	r3, r3, #16
 8004a78:	647b      	str	r3, [r7, #68]	@ 0x44
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	330c      	adds	r3, #12
 8004a80:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004a82:	61ba      	str	r2, [r7, #24]
 8004a84:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a86:	6979      	ldr	r1, [r7, #20]
 8004a88:	69ba      	ldr	r2, [r7, #24]
 8004a8a:	e841 2300 	strex	r3, r2, [r1]
 8004a8e:	613b      	str	r3, [r7, #16]
   return(result);
 8004a90:	693b      	ldr	r3, [r7, #16]
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d1e5      	bne.n	8004a62 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	2220      	movs	r2, #32
 8004a9a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004aa4:	bf00      	nop
 8004aa6:	3754      	adds	r7, #84	@ 0x54
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	bc80      	pop	{r7}
 8004aac:	4770      	bx	lr

08004aae <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004aae:	b580      	push	{r7, lr}
 8004ab0:	b084      	sub	sp, #16
 8004ab2:	af00      	add	r7, sp, #0
 8004ab4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004aba:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	2200      	movs	r2, #0
 8004ac0:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	2200      	movs	r2, #0
 8004ac6:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004ac8:	68f8      	ldr	r0, [r7, #12]
 8004aca:	f7ff fee8 	bl	800489e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004ace:	bf00      	nop
 8004ad0:	3710      	adds	r7, #16
 8004ad2:	46bd      	mov	sp, r7
 8004ad4:	bd80      	pop	{r7, pc}

08004ad6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004ad6:	b480      	push	{r7}
 8004ad8:	b085      	sub	sp, #20
 8004ada:	af00      	add	r7, sp, #0
 8004adc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004ae4:	b2db      	uxtb	r3, r3
 8004ae6:	2b21      	cmp	r3, #33	@ 0x21
 8004ae8:	d13e      	bne.n	8004b68 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	689b      	ldr	r3, [r3, #8]
 8004aee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004af2:	d114      	bne.n	8004b1e <UART_Transmit_IT+0x48>
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	691b      	ldr	r3, [r3, #16]
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d110      	bne.n	8004b1e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	6a1b      	ldr	r3, [r3, #32]
 8004b00:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	881b      	ldrh	r3, [r3, #0]
 8004b06:	461a      	mov	r2, r3
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004b10:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	6a1b      	ldr	r3, [r3, #32]
 8004b16:	1c9a      	adds	r2, r3, #2
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	621a      	str	r2, [r3, #32]
 8004b1c:	e008      	b.n	8004b30 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	6a1b      	ldr	r3, [r3, #32]
 8004b22:	1c59      	adds	r1, r3, #1
 8004b24:	687a      	ldr	r2, [r7, #4]
 8004b26:	6211      	str	r1, [r2, #32]
 8004b28:	781a      	ldrb	r2, [r3, #0]
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004b34:	b29b      	uxth	r3, r3
 8004b36:	3b01      	subs	r3, #1
 8004b38:	b29b      	uxth	r3, r3
 8004b3a:	687a      	ldr	r2, [r7, #4]
 8004b3c:	4619      	mov	r1, r3
 8004b3e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d10f      	bne.n	8004b64 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	68da      	ldr	r2, [r3, #12]
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004b52:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	68da      	ldr	r2, [r3, #12]
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004b62:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004b64:	2300      	movs	r3, #0
 8004b66:	e000      	b.n	8004b6a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004b68:	2302      	movs	r3, #2
  }
}
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	3714      	adds	r7, #20
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	bc80      	pop	{r7}
 8004b72:	4770      	bx	lr

08004b74 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004b74:	b580      	push	{r7, lr}
 8004b76:	b082      	sub	sp, #8
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	68da      	ldr	r2, [r3, #12]
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004b8a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2220      	movs	r2, #32
 8004b90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004b94:	6878      	ldr	r0, [r7, #4]
 8004b96:	f7ff fe79 	bl	800488c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004b9a:	2300      	movs	r3, #0
}
 8004b9c:	4618      	mov	r0, r3
 8004b9e:	3708      	adds	r7, #8
 8004ba0:	46bd      	mov	sp, r7
 8004ba2:	bd80      	pop	{r7, pc}

08004ba4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004ba4:	b580      	push	{r7, lr}
 8004ba6:	b08c      	sub	sp, #48	@ 0x30
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004bb2:	b2db      	uxtb	r3, r3
 8004bb4:	2b22      	cmp	r3, #34	@ 0x22
 8004bb6:	f040 80ae 	bne.w	8004d16 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	689b      	ldr	r3, [r3, #8]
 8004bbe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004bc2:	d117      	bne.n	8004bf4 <UART_Receive_IT+0x50>
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	691b      	ldr	r3, [r3, #16]
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d113      	bne.n	8004bf4 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004bcc:	2300      	movs	r3, #0
 8004bce:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bd4:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	685b      	ldr	r3, [r3, #4]
 8004bdc:	b29b      	uxth	r3, r3
 8004bde:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004be2:	b29a      	uxth	r2, r3
 8004be4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004be6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bec:	1c9a      	adds	r2, r3, #2
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	629a      	str	r2, [r3, #40]	@ 0x28
 8004bf2:	e026      	b.n	8004c42 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bf8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8004bfa:	2300      	movs	r3, #0
 8004bfc:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	689b      	ldr	r3, [r3, #8]
 8004c02:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c06:	d007      	beq.n	8004c18 <UART_Receive_IT+0x74>
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	689b      	ldr	r3, [r3, #8]
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d10a      	bne.n	8004c26 <UART_Receive_IT+0x82>
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	691b      	ldr	r3, [r3, #16]
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d106      	bne.n	8004c26 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	685b      	ldr	r3, [r3, #4]
 8004c1e:	b2da      	uxtb	r2, r3
 8004c20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c22:	701a      	strb	r2, [r3, #0]
 8004c24:	e008      	b.n	8004c38 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	685b      	ldr	r3, [r3, #4]
 8004c2c:	b2db      	uxtb	r3, r3
 8004c2e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004c32:	b2da      	uxtb	r2, r3
 8004c34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c36:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c3c:	1c5a      	adds	r2, r3, #1
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004c46:	b29b      	uxth	r3, r3
 8004c48:	3b01      	subs	r3, #1
 8004c4a:	b29b      	uxth	r3, r3
 8004c4c:	687a      	ldr	r2, [r7, #4]
 8004c4e:	4619      	mov	r1, r3
 8004c50:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d15d      	bne.n	8004d12 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	68da      	ldr	r2, [r3, #12]
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f022 0220 	bic.w	r2, r2, #32
 8004c64:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	68da      	ldr	r2, [r3, #12]
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004c74:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	695a      	ldr	r2, [r3, #20]
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	f022 0201 	bic.w	r2, r2, #1
 8004c84:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	2220      	movs	r2, #32
 8004c8a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	2200      	movs	r2, #0
 8004c92:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c98:	2b01      	cmp	r3, #1
 8004c9a:	d135      	bne.n	8004d08 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	330c      	adds	r3, #12
 8004ca8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004caa:	697b      	ldr	r3, [r7, #20]
 8004cac:	e853 3f00 	ldrex	r3, [r3]
 8004cb0:	613b      	str	r3, [r7, #16]
   return(result);
 8004cb2:	693b      	ldr	r3, [r7, #16]
 8004cb4:	f023 0310 	bic.w	r3, r3, #16
 8004cb8:	627b      	str	r3, [r7, #36]	@ 0x24
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	330c      	adds	r3, #12
 8004cc0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004cc2:	623a      	str	r2, [r7, #32]
 8004cc4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cc6:	69f9      	ldr	r1, [r7, #28]
 8004cc8:	6a3a      	ldr	r2, [r7, #32]
 8004cca:	e841 2300 	strex	r3, r2, [r1]
 8004cce:	61bb      	str	r3, [r7, #24]
   return(result);
 8004cd0:	69bb      	ldr	r3, [r7, #24]
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d1e5      	bne.n	8004ca2 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f003 0310 	and.w	r3, r3, #16
 8004ce0:	2b10      	cmp	r3, #16
 8004ce2:	d10a      	bne.n	8004cfa <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004ce4:	2300      	movs	r3, #0
 8004ce6:	60fb      	str	r3, [r7, #12]
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	60fb      	str	r3, [r7, #12]
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	685b      	ldr	r3, [r3, #4]
 8004cf6:	60fb      	str	r3, [r7, #12]
 8004cf8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004cfe:	4619      	mov	r1, r3
 8004d00:	6878      	ldr	r0, [r7, #4]
 8004d02:	f7ff fdd5 	bl	80048b0 <HAL_UARTEx_RxEventCallback>
 8004d06:	e002      	b.n	8004d0e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004d08:	6878      	ldr	r0, [r7, #4]
 8004d0a:	f7fd f85b 	bl	8001dc4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004d0e:	2300      	movs	r3, #0
 8004d10:	e002      	b.n	8004d18 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004d12:	2300      	movs	r3, #0
 8004d14:	e000      	b.n	8004d18 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004d16:	2302      	movs	r3, #2
  }
}
 8004d18:	4618      	mov	r0, r3
 8004d1a:	3730      	adds	r7, #48	@ 0x30
 8004d1c:	46bd      	mov	sp, r7
 8004d1e:	bd80      	pop	{r7, pc}

08004d20 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004d20:	b580      	push	{r7, lr}
 8004d22:	b084      	sub	sp, #16
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	691b      	ldr	r3, [r3, #16]
 8004d2e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	68da      	ldr	r2, [r3, #12]
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	430a      	orrs	r2, r1
 8004d3c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	689a      	ldr	r2, [r3, #8]
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	691b      	ldr	r3, [r3, #16]
 8004d46:	431a      	orrs	r2, r3
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	695b      	ldr	r3, [r3, #20]
 8004d4c:	4313      	orrs	r3, r2
 8004d4e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	68db      	ldr	r3, [r3, #12]
 8004d56:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8004d5a:	f023 030c 	bic.w	r3, r3, #12
 8004d5e:	687a      	ldr	r2, [r7, #4]
 8004d60:	6812      	ldr	r2, [r2, #0]
 8004d62:	68b9      	ldr	r1, [r7, #8]
 8004d64:	430b      	orrs	r3, r1
 8004d66:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	695b      	ldr	r3, [r3, #20]
 8004d6e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	699a      	ldr	r2, [r3, #24]
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	430a      	orrs	r2, r1
 8004d7c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	4a2c      	ldr	r2, [pc, #176]	@ (8004e34 <UART_SetConfig+0x114>)
 8004d84:	4293      	cmp	r3, r2
 8004d86:	d103      	bne.n	8004d90 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004d88:	f7fe fd90 	bl	80038ac <HAL_RCC_GetPCLK2Freq>
 8004d8c:	60f8      	str	r0, [r7, #12]
 8004d8e:	e002      	b.n	8004d96 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004d90:	f7fe fd78 	bl	8003884 <HAL_RCC_GetPCLK1Freq>
 8004d94:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004d96:	68fa      	ldr	r2, [r7, #12]
 8004d98:	4613      	mov	r3, r2
 8004d9a:	009b      	lsls	r3, r3, #2
 8004d9c:	4413      	add	r3, r2
 8004d9e:	009a      	lsls	r2, r3, #2
 8004da0:	441a      	add	r2, r3
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	685b      	ldr	r3, [r3, #4]
 8004da6:	009b      	lsls	r3, r3, #2
 8004da8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004dac:	4a22      	ldr	r2, [pc, #136]	@ (8004e38 <UART_SetConfig+0x118>)
 8004dae:	fba2 2303 	umull	r2, r3, r2, r3
 8004db2:	095b      	lsrs	r3, r3, #5
 8004db4:	0119      	lsls	r1, r3, #4
 8004db6:	68fa      	ldr	r2, [r7, #12]
 8004db8:	4613      	mov	r3, r2
 8004dba:	009b      	lsls	r3, r3, #2
 8004dbc:	4413      	add	r3, r2
 8004dbe:	009a      	lsls	r2, r3, #2
 8004dc0:	441a      	add	r2, r3
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	685b      	ldr	r3, [r3, #4]
 8004dc6:	009b      	lsls	r3, r3, #2
 8004dc8:	fbb2 f2f3 	udiv	r2, r2, r3
 8004dcc:	4b1a      	ldr	r3, [pc, #104]	@ (8004e38 <UART_SetConfig+0x118>)
 8004dce:	fba3 0302 	umull	r0, r3, r3, r2
 8004dd2:	095b      	lsrs	r3, r3, #5
 8004dd4:	2064      	movs	r0, #100	@ 0x64
 8004dd6:	fb00 f303 	mul.w	r3, r0, r3
 8004dda:	1ad3      	subs	r3, r2, r3
 8004ddc:	011b      	lsls	r3, r3, #4
 8004dde:	3332      	adds	r3, #50	@ 0x32
 8004de0:	4a15      	ldr	r2, [pc, #84]	@ (8004e38 <UART_SetConfig+0x118>)
 8004de2:	fba2 2303 	umull	r2, r3, r2, r3
 8004de6:	095b      	lsrs	r3, r3, #5
 8004de8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004dec:	4419      	add	r1, r3
 8004dee:	68fa      	ldr	r2, [r7, #12]
 8004df0:	4613      	mov	r3, r2
 8004df2:	009b      	lsls	r3, r3, #2
 8004df4:	4413      	add	r3, r2
 8004df6:	009a      	lsls	r2, r3, #2
 8004df8:	441a      	add	r2, r3
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	685b      	ldr	r3, [r3, #4]
 8004dfe:	009b      	lsls	r3, r3, #2
 8004e00:	fbb2 f2f3 	udiv	r2, r2, r3
 8004e04:	4b0c      	ldr	r3, [pc, #48]	@ (8004e38 <UART_SetConfig+0x118>)
 8004e06:	fba3 0302 	umull	r0, r3, r3, r2
 8004e0a:	095b      	lsrs	r3, r3, #5
 8004e0c:	2064      	movs	r0, #100	@ 0x64
 8004e0e:	fb00 f303 	mul.w	r3, r0, r3
 8004e12:	1ad3      	subs	r3, r2, r3
 8004e14:	011b      	lsls	r3, r3, #4
 8004e16:	3332      	adds	r3, #50	@ 0x32
 8004e18:	4a07      	ldr	r2, [pc, #28]	@ (8004e38 <UART_SetConfig+0x118>)
 8004e1a:	fba2 2303 	umull	r2, r3, r2, r3
 8004e1e:	095b      	lsrs	r3, r3, #5
 8004e20:	f003 020f 	and.w	r2, r3, #15
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	440a      	add	r2, r1
 8004e2a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004e2c:	bf00      	nop
 8004e2e:	3710      	adds	r7, #16
 8004e30:	46bd      	mov	sp, r7
 8004e32:	bd80      	pop	{r7, pc}
 8004e34:	40013800 	.word	0x40013800
 8004e38:	51eb851f 	.word	0x51eb851f

08004e3c <siprintf>:
 8004e3c:	b40e      	push	{r1, r2, r3}
 8004e3e:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004e42:	b510      	push	{r4, lr}
 8004e44:	2400      	movs	r4, #0
 8004e46:	b09d      	sub	sp, #116	@ 0x74
 8004e48:	ab1f      	add	r3, sp, #124	@ 0x7c
 8004e4a:	9002      	str	r0, [sp, #8]
 8004e4c:	9006      	str	r0, [sp, #24]
 8004e4e:	9107      	str	r1, [sp, #28]
 8004e50:	9104      	str	r1, [sp, #16]
 8004e52:	4809      	ldr	r0, [pc, #36]	@ (8004e78 <siprintf+0x3c>)
 8004e54:	4909      	ldr	r1, [pc, #36]	@ (8004e7c <siprintf+0x40>)
 8004e56:	f853 2b04 	ldr.w	r2, [r3], #4
 8004e5a:	9105      	str	r1, [sp, #20]
 8004e5c:	6800      	ldr	r0, [r0, #0]
 8004e5e:	a902      	add	r1, sp, #8
 8004e60:	9301      	str	r3, [sp, #4]
 8004e62:	941b      	str	r4, [sp, #108]	@ 0x6c
 8004e64:	f000 f9e0 	bl	8005228 <_svfiprintf_r>
 8004e68:	9b02      	ldr	r3, [sp, #8]
 8004e6a:	701c      	strb	r4, [r3, #0]
 8004e6c:	b01d      	add	sp, #116	@ 0x74
 8004e6e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004e72:	b003      	add	sp, #12
 8004e74:	4770      	bx	lr
 8004e76:	bf00      	nop
 8004e78:	20000018 	.word	0x20000018
 8004e7c:	ffff0208 	.word	0xffff0208

08004e80 <siscanf>:
 8004e80:	b40e      	push	{r1, r2, r3}
 8004e82:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8004e86:	b570      	push	{r4, r5, r6, lr}
 8004e88:	2500      	movs	r5, #0
 8004e8a:	b09d      	sub	sp, #116	@ 0x74
 8004e8c:	ac21      	add	r4, sp, #132	@ 0x84
 8004e8e:	f854 6b04 	ldr.w	r6, [r4], #4
 8004e92:	f8ad 2014 	strh.w	r2, [sp, #20]
 8004e96:	951b      	str	r5, [sp, #108]	@ 0x6c
 8004e98:	9002      	str	r0, [sp, #8]
 8004e9a:	9006      	str	r0, [sp, #24]
 8004e9c:	f7fb f960 	bl	8000160 <strlen>
 8004ea0:	4b0b      	ldr	r3, [pc, #44]	@ (8004ed0 <siscanf+0x50>)
 8004ea2:	9003      	str	r0, [sp, #12]
 8004ea4:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004ea6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004eaa:	9007      	str	r0, [sp, #28]
 8004eac:	4809      	ldr	r0, [pc, #36]	@ (8004ed4 <siscanf+0x54>)
 8004eae:	f8ad 3016 	strh.w	r3, [sp, #22]
 8004eb2:	4632      	mov	r2, r6
 8004eb4:	4623      	mov	r3, r4
 8004eb6:	a902      	add	r1, sp, #8
 8004eb8:	6800      	ldr	r0, [r0, #0]
 8004eba:	950f      	str	r5, [sp, #60]	@ 0x3c
 8004ebc:	9514      	str	r5, [sp, #80]	@ 0x50
 8004ebe:	9401      	str	r4, [sp, #4]
 8004ec0:	f000 fb08 	bl	80054d4 <__ssvfiscanf_r>
 8004ec4:	b01d      	add	sp, #116	@ 0x74
 8004ec6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8004eca:	b003      	add	sp, #12
 8004ecc:	4770      	bx	lr
 8004ece:	bf00      	nop
 8004ed0:	08004ed9 	.word	0x08004ed9
 8004ed4:	20000018 	.word	0x20000018

08004ed8 <__seofread>:
 8004ed8:	2000      	movs	r0, #0
 8004eda:	4770      	bx	lr

08004edc <memset>:
 8004edc:	4603      	mov	r3, r0
 8004ede:	4402      	add	r2, r0
 8004ee0:	4293      	cmp	r3, r2
 8004ee2:	d100      	bne.n	8004ee6 <memset+0xa>
 8004ee4:	4770      	bx	lr
 8004ee6:	f803 1b01 	strb.w	r1, [r3], #1
 8004eea:	e7f9      	b.n	8004ee0 <memset+0x4>

08004eec <strncmp>:
 8004eec:	b510      	push	{r4, lr}
 8004eee:	b16a      	cbz	r2, 8004f0c <strncmp+0x20>
 8004ef0:	3901      	subs	r1, #1
 8004ef2:	1884      	adds	r4, r0, r2
 8004ef4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004ef8:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8004efc:	429a      	cmp	r2, r3
 8004efe:	d103      	bne.n	8004f08 <strncmp+0x1c>
 8004f00:	42a0      	cmp	r0, r4
 8004f02:	d001      	beq.n	8004f08 <strncmp+0x1c>
 8004f04:	2a00      	cmp	r2, #0
 8004f06:	d1f5      	bne.n	8004ef4 <strncmp+0x8>
 8004f08:	1ad0      	subs	r0, r2, r3
 8004f0a:	bd10      	pop	{r4, pc}
 8004f0c:	4610      	mov	r0, r2
 8004f0e:	e7fc      	b.n	8004f0a <strncmp+0x1e>

08004f10 <__errno>:
 8004f10:	4b01      	ldr	r3, [pc, #4]	@ (8004f18 <__errno+0x8>)
 8004f12:	6818      	ldr	r0, [r3, #0]
 8004f14:	4770      	bx	lr
 8004f16:	bf00      	nop
 8004f18:	20000018 	.word	0x20000018

08004f1c <__libc_init_array>:
 8004f1c:	b570      	push	{r4, r5, r6, lr}
 8004f1e:	2600      	movs	r6, #0
 8004f20:	4d0c      	ldr	r5, [pc, #48]	@ (8004f54 <__libc_init_array+0x38>)
 8004f22:	4c0d      	ldr	r4, [pc, #52]	@ (8004f58 <__libc_init_array+0x3c>)
 8004f24:	1b64      	subs	r4, r4, r5
 8004f26:	10a4      	asrs	r4, r4, #2
 8004f28:	42a6      	cmp	r6, r4
 8004f2a:	d109      	bne.n	8004f40 <__libc_init_array+0x24>
 8004f2c:	f001 f8ee 	bl	800610c <_init>
 8004f30:	2600      	movs	r6, #0
 8004f32:	4d0a      	ldr	r5, [pc, #40]	@ (8004f5c <__libc_init_array+0x40>)
 8004f34:	4c0a      	ldr	r4, [pc, #40]	@ (8004f60 <__libc_init_array+0x44>)
 8004f36:	1b64      	subs	r4, r4, r5
 8004f38:	10a4      	asrs	r4, r4, #2
 8004f3a:	42a6      	cmp	r6, r4
 8004f3c:	d105      	bne.n	8004f4a <__libc_init_array+0x2e>
 8004f3e:	bd70      	pop	{r4, r5, r6, pc}
 8004f40:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f44:	4798      	blx	r3
 8004f46:	3601      	adds	r6, #1
 8004f48:	e7ee      	b.n	8004f28 <__libc_init_array+0xc>
 8004f4a:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f4e:	4798      	blx	r3
 8004f50:	3601      	adds	r6, #1
 8004f52:	e7f2      	b.n	8004f3a <__libc_init_array+0x1e>
 8004f54:	08006a04 	.word	0x08006a04
 8004f58:	08006a04 	.word	0x08006a04
 8004f5c:	08006a04 	.word	0x08006a04
 8004f60:	08006a08 	.word	0x08006a08

08004f64 <__retarget_lock_acquire_recursive>:
 8004f64:	4770      	bx	lr

08004f66 <__retarget_lock_release_recursive>:
 8004f66:	4770      	bx	lr

08004f68 <memcpy>:
 8004f68:	440a      	add	r2, r1
 8004f6a:	4291      	cmp	r1, r2
 8004f6c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8004f70:	d100      	bne.n	8004f74 <memcpy+0xc>
 8004f72:	4770      	bx	lr
 8004f74:	b510      	push	{r4, lr}
 8004f76:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004f7a:	4291      	cmp	r1, r2
 8004f7c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004f80:	d1f9      	bne.n	8004f76 <memcpy+0xe>
 8004f82:	bd10      	pop	{r4, pc}

08004f84 <_free_r>:
 8004f84:	b538      	push	{r3, r4, r5, lr}
 8004f86:	4605      	mov	r5, r0
 8004f88:	2900      	cmp	r1, #0
 8004f8a:	d040      	beq.n	800500e <_free_r+0x8a>
 8004f8c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004f90:	1f0c      	subs	r4, r1, #4
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	bfb8      	it	lt
 8004f96:	18e4      	addlt	r4, r4, r3
 8004f98:	f000 f8de 	bl	8005158 <__malloc_lock>
 8004f9c:	4a1c      	ldr	r2, [pc, #112]	@ (8005010 <_free_r+0x8c>)
 8004f9e:	6813      	ldr	r3, [r2, #0]
 8004fa0:	b933      	cbnz	r3, 8004fb0 <_free_r+0x2c>
 8004fa2:	6063      	str	r3, [r4, #4]
 8004fa4:	6014      	str	r4, [r2, #0]
 8004fa6:	4628      	mov	r0, r5
 8004fa8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004fac:	f000 b8da 	b.w	8005164 <__malloc_unlock>
 8004fb0:	42a3      	cmp	r3, r4
 8004fb2:	d908      	bls.n	8004fc6 <_free_r+0x42>
 8004fb4:	6820      	ldr	r0, [r4, #0]
 8004fb6:	1821      	adds	r1, r4, r0
 8004fb8:	428b      	cmp	r3, r1
 8004fba:	bf01      	itttt	eq
 8004fbc:	6819      	ldreq	r1, [r3, #0]
 8004fbe:	685b      	ldreq	r3, [r3, #4]
 8004fc0:	1809      	addeq	r1, r1, r0
 8004fc2:	6021      	streq	r1, [r4, #0]
 8004fc4:	e7ed      	b.n	8004fa2 <_free_r+0x1e>
 8004fc6:	461a      	mov	r2, r3
 8004fc8:	685b      	ldr	r3, [r3, #4]
 8004fca:	b10b      	cbz	r3, 8004fd0 <_free_r+0x4c>
 8004fcc:	42a3      	cmp	r3, r4
 8004fce:	d9fa      	bls.n	8004fc6 <_free_r+0x42>
 8004fd0:	6811      	ldr	r1, [r2, #0]
 8004fd2:	1850      	adds	r0, r2, r1
 8004fd4:	42a0      	cmp	r0, r4
 8004fd6:	d10b      	bne.n	8004ff0 <_free_r+0x6c>
 8004fd8:	6820      	ldr	r0, [r4, #0]
 8004fda:	4401      	add	r1, r0
 8004fdc:	1850      	adds	r0, r2, r1
 8004fde:	4283      	cmp	r3, r0
 8004fe0:	6011      	str	r1, [r2, #0]
 8004fe2:	d1e0      	bne.n	8004fa6 <_free_r+0x22>
 8004fe4:	6818      	ldr	r0, [r3, #0]
 8004fe6:	685b      	ldr	r3, [r3, #4]
 8004fe8:	4408      	add	r0, r1
 8004fea:	6010      	str	r0, [r2, #0]
 8004fec:	6053      	str	r3, [r2, #4]
 8004fee:	e7da      	b.n	8004fa6 <_free_r+0x22>
 8004ff0:	d902      	bls.n	8004ff8 <_free_r+0x74>
 8004ff2:	230c      	movs	r3, #12
 8004ff4:	602b      	str	r3, [r5, #0]
 8004ff6:	e7d6      	b.n	8004fa6 <_free_r+0x22>
 8004ff8:	6820      	ldr	r0, [r4, #0]
 8004ffa:	1821      	adds	r1, r4, r0
 8004ffc:	428b      	cmp	r3, r1
 8004ffe:	bf01      	itttt	eq
 8005000:	6819      	ldreq	r1, [r3, #0]
 8005002:	685b      	ldreq	r3, [r3, #4]
 8005004:	1809      	addeq	r1, r1, r0
 8005006:	6021      	streq	r1, [r4, #0]
 8005008:	6063      	str	r3, [r4, #4]
 800500a:	6054      	str	r4, [r2, #4]
 800500c:	e7cb      	b.n	8004fa6 <_free_r+0x22>
 800500e:	bd38      	pop	{r3, r4, r5, pc}
 8005010:	2000033c 	.word	0x2000033c

08005014 <sbrk_aligned>:
 8005014:	b570      	push	{r4, r5, r6, lr}
 8005016:	4e0f      	ldr	r6, [pc, #60]	@ (8005054 <sbrk_aligned+0x40>)
 8005018:	460c      	mov	r4, r1
 800501a:	6831      	ldr	r1, [r6, #0]
 800501c:	4605      	mov	r5, r0
 800501e:	b911      	cbnz	r1, 8005026 <sbrk_aligned+0x12>
 8005020:	f000 ff34 	bl	8005e8c <_sbrk_r>
 8005024:	6030      	str	r0, [r6, #0]
 8005026:	4621      	mov	r1, r4
 8005028:	4628      	mov	r0, r5
 800502a:	f000 ff2f 	bl	8005e8c <_sbrk_r>
 800502e:	1c43      	adds	r3, r0, #1
 8005030:	d103      	bne.n	800503a <sbrk_aligned+0x26>
 8005032:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8005036:	4620      	mov	r0, r4
 8005038:	bd70      	pop	{r4, r5, r6, pc}
 800503a:	1cc4      	adds	r4, r0, #3
 800503c:	f024 0403 	bic.w	r4, r4, #3
 8005040:	42a0      	cmp	r0, r4
 8005042:	d0f8      	beq.n	8005036 <sbrk_aligned+0x22>
 8005044:	1a21      	subs	r1, r4, r0
 8005046:	4628      	mov	r0, r5
 8005048:	f000 ff20 	bl	8005e8c <_sbrk_r>
 800504c:	3001      	adds	r0, #1
 800504e:	d1f2      	bne.n	8005036 <sbrk_aligned+0x22>
 8005050:	e7ef      	b.n	8005032 <sbrk_aligned+0x1e>
 8005052:	bf00      	nop
 8005054:	20000338 	.word	0x20000338

08005058 <_malloc_r>:
 8005058:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800505c:	1ccd      	adds	r5, r1, #3
 800505e:	f025 0503 	bic.w	r5, r5, #3
 8005062:	3508      	adds	r5, #8
 8005064:	2d0c      	cmp	r5, #12
 8005066:	bf38      	it	cc
 8005068:	250c      	movcc	r5, #12
 800506a:	2d00      	cmp	r5, #0
 800506c:	4606      	mov	r6, r0
 800506e:	db01      	blt.n	8005074 <_malloc_r+0x1c>
 8005070:	42a9      	cmp	r1, r5
 8005072:	d904      	bls.n	800507e <_malloc_r+0x26>
 8005074:	230c      	movs	r3, #12
 8005076:	6033      	str	r3, [r6, #0]
 8005078:	2000      	movs	r0, #0
 800507a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800507e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005154 <_malloc_r+0xfc>
 8005082:	f000 f869 	bl	8005158 <__malloc_lock>
 8005086:	f8d8 3000 	ldr.w	r3, [r8]
 800508a:	461c      	mov	r4, r3
 800508c:	bb44      	cbnz	r4, 80050e0 <_malloc_r+0x88>
 800508e:	4629      	mov	r1, r5
 8005090:	4630      	mov	r0, r6
 8005092:	f7ff ffbf 	bl	8005014 <sbrk_aligned>
 8005096:	1c43      	adds	r3, r0, #1
 8005098:	4604      	mov	r4, r0
 800509a:	d158      	bne.n	800514e <_malloc_r+0xf6>
 800509c:	f8d8 4000 	ldr.w	r4, [r8]
 80050a0:	4627      	mov	r7, r4
 80050a2:	2f00      	cmp	r7, #0
 80050a4:	d143      	bne.n	800512e <_malloc_r+0xd6>
 80050a6:	2c00      	cmp	r4, #0
 80050a8:	d04b      	beq.n	8005142 <_malloc_r+0xea>
 80050aa:	6823      	ldr	r3, [r4, #0]
 80050ac:	4639      	mov	r1, r7
 80050ae:	4630      	mov	r0, r6
 80050b0:	eb04 0903 	add.w	r9, r4, r3
 80050b4:	f000 feea 	bl	8005e8c <_sbrk_r>
 80050b8:	4581      	cmp	r9, r0
 80050ba:	d142      	bne.n	8005142 <_malloc_r+0xea>
 80050bc:	6821      	ldr	r1, [r4, #0]
 80050be:	4630      	mov	r0, r6
 80050c0:	1a6d      	subs	r5, r5, r1
 80050c2:	4629      	mov	r1, r5
 80050c4:	f7ff ffa6 	bl	8005014 <sbrk_aligned>
 80050c8:	3001      	adds	r0, #1
 80050ca:	d03a      	beq.n	8005142 <_malloc_r+0xea>
 80050cc:	6823      	ldr	r3, [r4, #0]
 80050ce:	442b      	add	r3, r5
 80050d0:	6023      	str	r3, [r4, #0]
 80050d2:	f8d8 3000 	ldr.w	r3, [r8]
 80050d6:	685a      	ldr	r2, [r3, #4]
 80050d8:	bb62      	cbnz	r2, 8005134 <_malloc_r+0xdc>
 80050da:	f8c8 7000 	str.w	r7, [r8]
 80050de:	e00f      	b.n	8005100 <_malloc_r+0xa8>
 80050e0:	6822      	ldr	r2, [r4, #0]
 80050e2:	1b52      	subs	r2, r2, r5
 80050e4:	d420      	bmi.n	8005128 <_malloc_r+0xd0>
 80050e6:	2a0b      	cmp	r2, #11
 80050e8:	d917      	bls.n	800511a <_malloc_r+0xc2>
 80050ea:	1961      	adds	r1, r4, r5
 80050ec:	42a3      	cmp	r3, r4
 80050ee:	6025      	str	r5, [r4, #0]
 80050f0:	bf18      	it	ne
 80050f2:	6059      	strne	r1, [r3, #4]
 80050f4:	6863      	ldr	r3, [r4, #4]
 80050f6:	bf08      	it	eq
 80050f8:	f8c8 1000 	streq.w	r1, [r8]
 80050fc:	5162      	str	r2, [r4, r5]
 80050fe:	604b      	str	r3, [r1, #4]
 8005100:	4630      	mov	r0, r6
 8005102:	f000 f82f 	bl	8005164 <__malloc_unlock>
 8005106:	f104 000b 	add.w	r0, r4, #11
 800510a:	1d23      	adds	r3, r4, #4
 800510c:	f020 0007 	bic.w	r0, r0, #7
 8005110:	1ac2      	subs	r2, r0, r3
 8005112:	bf1c      	itt	ne
 8005114:	1a1b      	subne	r3, r3, r0
 8005116:	50a3      	strne	r3, [r4, r2]
 8005118:	e7af      	b.n	800507a <_malloc_r+0x22>
 800511a:	6862      	ldr	r2, [r4, #4]
 800511c:	42a3      	cmp	r3, r4
 800511e:	bf0c      	ite	eq
 8005120:	f8c8 2000 	streq.w	r2, [r8]
 8005124:	605a      	strne	r2, [r3, #4]
 8005126:	e7eb      	b.n	8005100 <_malloc_r+0xa8>
 8005128:	4623      	mov	r3, r4
 800512a:	6864      	ldr	r4, [r4, #4]
 800512c:	e7ae      	b.n	800508c <_malloc_r+0x34>
 800512e:	463c      	mov	r4, r7
 8005130:	687f      	ldr	r7, [r7, #4]
 8005132:	e7b6      	b.n	80050a2 <_malloc_r+0x4a>
 8005134:	461a      	mov	r2, r3
 8005136:	685b      	ldr	r3, [r3, #4]
 8005138:	42a3      	cmp	r3, r4
 800513a:	d1fb      	bne.n	8005134 <_malloc_r+0xdc>
 800513c:	2300      	movs	r3, #0
 800513e:	6053      	str	r3, [r2, #4]
 8005140:	e7de      	b.n	8005100 <_malloc_r+0xa8>
 8005142:	230c      	movs	r3, #12
 8005144:	4630      	mov	r0, r6
 8005146:	6033      	str	r3, [r6, #0]
 8005148:	f000 f80c 	bl	8005164 <__malloc_unlock>
 800514c:	e794      	b.n	8005078 <_malloc_r+0x20>
 800514e:	6005      	str	r5, [r0, #0]
 8005150:	e7d6      	b.n	8005100 <_malloc_r+0xa8>
 8005152:	bf00      	nop
 8005154:	2000033c 	.word	0x2000033c

08005158 <__malloc_lock>:
 8005158:	4801      	ldr	r0, [pc, #4]	@ (8005160 <__malloc_lock+0x8>)
 800515a:	f7ff bf03 	b.w	8004f64 <__retarget_lock_acquire_recursive>
 800515e:	bf00      	nop
 8005160:	20000334 	.word	0x20000334

08005164 <__malloc_unlock>:
 8005164:	4801      	ldr	r0, [pc, #4]	@ (800516c <__malloc_unlock+0x8>)
 8005166:	f7ff befe 	b.w	8004f66 <__retarget_lock_release_recursive>
 800516a:	bf00      	nop
 800516c:	20000334 	.word	0x20000334

08005170 <__ssputs_r>:
 8005170:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005174:	461f      	mov	r7, r3
 8005176:	688e      	ldr	r6, [r1, #8]
 8005178:	4682      	mov	sl, r0
 800517a:	42be      	cmp	r6, r7
 800517c:	460c      	mov	r4, r1
 800517e:	4690      	mov	r8, r2
 8005180:	680b      	ldr	r3, [r1, #0]
 8005182:	d82d      	bhi.n	80051e0 <__ssputs_r+0x70>
 8005184:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005188:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800518c:	d026      	beq.n	80051dc <__ssputs_r+0x6c>
 800518e:	6965      	ldr	r5, [r4, #20]
 8005190:	6909      	ldr	r1, [r1, #16]
 8005192:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005196:	eba3 0901 	sub.w	r9, r3, r1
 800519a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800519e:	1c7b      	adds	r3, r7, #1
 80051a0:	444b      	add	r3, r9
 80051a2:	106d      	asrs	r5, r5, #1
 80051a4:	429d      	cmp	r5, r3
 80051a6:	bf38      	it	cc
 80051a8:	461d      	movcc	r5, r3
 80051aa:	0553      	lsls	r3, r2, #21
 80051ac:	d527      	bpl.n	80051fe <__ssputs_r+0x8e>
 80051ae:	4629      	mov	r1, r5
 80051b0:	f7ff ff52 	bl	8005058 <_malloc_r>
 80051b4:	4606      	mov	r6, r0
 80051b6:	b360      	cbz	r0, 8005212 <__ssputs_r+0xa2>
 80051b8:	464a      	mov	r2, r9
 80051ba:	6921      	ldr	r1, [r4, #16]
 80051bc:	f7ff fed4 	bl	8004f68 <memcpy>
 80051c0:	89a3      	ldrh	r3, [r4, #12]
 80051c2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80051c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80051ca:	81a3      	strh	r3, [r4, #12]
 80051cc:	6126      	str	r6, [r4, #16]
 80051ce:	444e      	add	r6, r9
 80051d0:	6026      	str	r6, [r4, #0]
 80051d2:	463e      	mov	r6, r7
 80051d4:	6165      	str	r5, [r4, #20]
 80051d6:	eba5 0509 	sub.w	r5, r5, r9
 80051da:	60a5      	str	r5, [r4, #8]
 80051dc:	42be      	cmp	r6, r7
 80051de:	d900      	bls.n	80051e2 <__ssputs_r+0x72>
 80051e0:	463e      	mov	r6, r7
 80051e2:	4632      	mov	r2, r6
 80051e4:	4641      	mov	r1, r8
 80051e6:	6820      	ldr	r0, [r4, #0]
 80051e8:	f000 fe35 	bl	8005e56 <memmove>
 80051ec:	2000      	movs	r0, #0
 80051ee:	68a3      	ldr	r3, [r4, #8]
 80051f0:	1b9b      	subs	r3, r3, r6
 80051f2:	60a3      	str	r3, [r4, #8]
 80051f4:	6823      	ldr	r3, [r4, #0]
 80051f6:	4433      	add	r3, r6
 80051f8:	6023      	str	r3, [r4, #0]
 80051fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80051fe:	462a      	mov	r2, r5
 8005200:	f000 fe62 	bl	8005ec8 <_realloc_r>
 8005204:	4606      	mov	r6, r0
 8005206:	2800      	cmp	r0, #0
 8005208:	d1e0      	bne.n	80051cc <__ssputs_r+0x5c>
 800520a:	4650      	mov	r0, sl
 800520c:	6921      	ldr	r1, [r4, #16]
 800520e:	f7ff feb9 	bl	8004f84 <_free_r>
 8005212:	230c      	movs	r3, #12
 8005214:	f8ca 3000 	str.w	r3, [sl]
 8005218:	89a3      	ldrh	r3, [r4, #12]
 800521a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800521e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005222:	81a3      	strh	r3, [r4, #12]
 8005224:	e7e9      	b.n	80051fa <__ssputs_r+0x8a>
	...

08005228 <_svfiprintf_r>:
 8005228:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800522c:	4698      	mov	r8, r3
 800522e:	898b      	ldrh	r3, [r1, #12]
 8005230:	4607      	mov	r7, r0
 8005232:	061b      	lsls	r3, r3, #24
 8005234:	460d      	mov	r5, r1
 8005236:	4614      	mov	r4, r2
 8005238:	b09d      	sub	sp, #116	@ 0x74
 800523a:	d510      	bpl.n	800525e <_svfiprintf_r+0x36>
 800523c:	690b      	ldr	r3, [r1, #16]
 800523e:	b973      	cbnz	r3, 800525e <_svfiprintf_r+0x36>
 8005240:	2140      	movs	r1, #64	@ 0x40
 8005242:	f7ff ff09 	bl	8005058 <_malloc_r>
 8005246:	6028      	str	r0, [r5, #0]
 8005248:	6128      	str	r0, [r5, #16]
 800524a:	b930      	cbnz	r0, 800525a <_svfiprintf_r+0x32>
 800524c:	230c      	movs	r3, #12
 800524e:	603b      	str	r3, [r7, #0]
 8005250:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005254:	b01d      	add	sp, #116	@ 0x74
 8005256:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800525a:	2340      	movs	r3, #64	@ 0x40
 800525c:	616b      	str	r3, [r5, #20]
 800525e:	2300      	movs	r3, #0
 8005260:	9309      	str	r3, [sp, #36]	@ 0x24
 8005262:	2320      	movs	r3, #32
 8005264:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005268:	2330      	movs	r3, #48	@ 0x30
 800526a:	f04f 0901 	mov.w	r9, #1
 800526e:	f8cd 800c 	str.w	r8, [sp, #12]
 8005272:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800540c <_svfiprintf_r+0x1e4>
 8005276:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800527a:	4623      	mov	r3, r4
 800527c:	469a      	mov	sl, r3
 800527e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005282:	b10a      	cbz	r2, 8005288 <_svfiprintf_r+0x60>
 8005284:	2a25      	cmp	r2, #37	@ 0x25
 8005286:	d1f9      	bne.n	800527c <_svfiprintf_r+0x54>
 8005288:	ebba 0b04 	subs.w	fp, sl, r4
 800528c:	d00b      	beq.n	80052a6 <_svfiprintf_r+0x7e>
 800528e:	465b      	mov	r3, fp
 8005290:	4622      	mov	r2, r4
 8005292:	4629      	mov	r1, r5
 8005294:	4638      	mov	r0, r7
 8005296:	f7ff ff6b 	bl	8005170 <__ssputs_r>
 800529a:	3001      	adds	r0, #1
 800529c:	f000 80a7 	beq.w	80053ee <_svfiprintf_r+0x1c6>
 80052a0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80052a2:	445a      	add	r2, fp
 80052a4:	9209      	str	r2, [sp, #36]	@ 0x24
 80052a6:	f89a 3000 	ldrb.w	r3, [sl]
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	f000 809f 	beq.w	80053ee <_svfiprintf_r+0x1c6>
 80052b0:	2300      	movs	r3, #0
 80052b2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80052b6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80052ba:	f10a 0a01 	add.w	sl, sl, #1
 80052be:	9304      	str	r3, [sp, #16]
 80052c0:	9307      	str	r3, [sp, #28]
 80052c2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80052c6:	931a      	str	r3, [sp, #104]	@ 0x68
 80052c8:	4654      	mov	r4, sl
 80052ca:	2205      	movs	r2, #5
 80052cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80052d0:	484e      	ldr	r0, [pc, #312]	@ (800540c <_svfiprintf_r+0x1e4>)
 80052d2:	f000 fdeb 	bl	8005eac <memchr>
 80052d6:	9a04      	ldr	r2, [sp, #16]
 80052d8:	b9d8      	cbnz	r0, 8005312 <_svfiprintf_r+0xea>
 80052da:	06d0      	lsls	r0, r2, #27
 80052dc:	bf44      	itt	mi
 80052de:	2320      	movmi	r3, #32
 80052e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80052e4:	0711      	lsls	r1, r2, #28
 80052e6:	bf44      	itt	mi
 80052e8:	232b      	movmi	r3, #43	@ 0x2b
 80052ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80052ee:	f89a 3000 	ldrb.w	r3, [sl]
 80052f2:	2b2a      	cmp	r3, #42	@ 0x2a
 80052f4:	d015      	beq.n	8005322 <_svfiprintf_r+0xfa>
 80052f6:	4654      	mov	r4, sl
 80052f8:	2000      	movs	r0, #0
 80052fa:	f04f 0c0a 	mov.w	ip, #10
 80052fe:	9a07      	ldr	r2, [sp, #28]
 8005300:	4621      	mov	r1, r4
 8005302:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005306:	3b30      	subs	r3, #48	@ 0x30
 8005308:	2b09      	cmp	r3, #9
 800530a:	d94b      	bls.n	80053a4 <_svfiprintf_r+0x17c>
 800530c:	b1b0      	cbz	r0, 800533c <_svfiprintf_r+0x114>
 800530e:	9207      	str	r2, [sp, #28]
 8005310:	e014      	b.n	800533c <_svfiprintf_r+0x114>
 8005312:	eba0 0308 	sub.w	r3, r0, r8
 8005316:	fa09 f303 	lsl.w	r3, r9, r3
 800531a:	4313      	orrs	r3, r2
 800531c:	46a2      	mov	sl, r4
 800531e:	9304      	str	r3, [sp, #16]
 8005320:	e7d2      	b.n	80052c8 <_svfiprintf_r+0xa0>
 8005322:	9b03      	ldr	r3, [sp, #12]
 8005324:	1d19      	adds	r1, r3, #4
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	9103      	str	r1, [sp, #12]
 800532a:	2b00      	cmp	r3, #0
 800532c:	bfbb      	ittet	lt
 800532e:	425b      	neglt	r3, r3
 8005330:	f042 0202 	orrlt.w	r2, r2, #2
 8005334:	9307      	strge	r3, [sp, #28]
 8005336:	9307      	strlt	r3, [sp, #28]
 8005338:	bfb8      	it	lt
 800533a:	9204      	strlt	r2, [sp, #16]
 800533c:	7823      	ldrb	r3, [r4, #0]
 800533e:	2b2e      	cmp	r3, #46	@ 0x2e
 8005340:	d10a      	bne.n	8005358 <_svfiprintf_r+0x130>
 8005342:	7863      	ldrb	r3, [r4, #1]
 8005344:	2b2a      	cmp	r3, #42	@ 0x2a
 8005346:	d132      	bne.n	80053ae <_svfiprintf_r+0x186>
 8005348:	9b03      	ldr	r3, [sp, #12]
 800534a:	3402      	adds	r4, #2
 800534c:	1d1a      	adds	r2, r3, #4
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	9203      	str	r2, [sp, #12]
 8005352:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005356:	9305      	str	r3, [sp, #20]
 8005358:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8005410 <_svfiprintf_r+0x1e8>
 800535c:	2203      	movs	r2, #3
 800535e:	4650      	mov	r0, sl
 8005360:	7821      	ldrb	r1, [r4, #0]
 8005362:	f000 fda3 	bl	8005eac <memchr>
 8005366:	b138      	cbz	r0, 8005378 <_svfiprintf_r+0x150>
 8005368:	2240      	movs	r2, #64	@ 0x40
 800536a:	9b04      	ldr	r3, [sp, #16]
 800536c:	eba0 000a 	sub.w	r0, r0, sl
 8005370:	4082      	lsls	r2, r0
 8005372:	4313      	orrs	r3, r2
 8005374:	3401      	adds	r4, #1
 8005376:	9304      	str	r3, [sp, #16]
 8005378:	f814 1b01 	ldrb.w	r1, [r4], #1
 800537c:	2206      	movs	r2, #6
 800537e:	4825      	ldr	r0, [pc, #148]	@ (8005414 <_svfiprintf_r+0x1ec>)
 8005380:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005384:	f000 fd92 	bl	8005eac <memchr>
 8005388:	2800      	cmp	r0, #0
 800538a:	d036      	beq.n	80053fa <_svfiprintf_r+0x1d2>
 800538c:	4b22      	ldr	r3, [pc, #136]	@ (8005418 <_svfiprintf_r+0x1f0>)
 800538e:	bb1b      	cbnz	r3, 80053d8 <_svfiprintf_r+0x1b0>
 8005390:	9b03      	ldr	r3, [sp, #12]
 8005392:	3307      	adds	r3, #7
 8005394:	f023 0307 	bic.w	r3, r3, #7
 8005398:	3308      	adds	r3, #8
 800539a:	9303      	str	r3, [sp, #12]
 800539c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800539e:	4433      	add	r3, r6
 80053a0:	9309      	str	r3, [sp, #36]	@ 0x24
 80053a2:	e76a      	b.n	800527a <_svfiprintf_r+0x52>
 80053a4:	460c      	mov	r4, r1
 80053a6:	2001      	movs	r0, #1
 80053a8:	fb0c 3202 	mla	r2, ip, r2, r3
 80053ac:	e7a8      	b.n	8005300 <_svfiprintf_r+0xd8>
 80053ae:	2300      	movs	r3, #0
 80053b0:	f04f 0c0a 	mov.w	ip, #10
 80053b4:	4619      	mov	r1, r3
 80053b6:	3401      	adds	r4, #1
 80053b8:	9305      	str	r3, [sp, #20]
 80053ba:	4620      	mov	r0, r4
 80053bc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80053c0:	3a30      	subs	r2, #48	@ 0x30
 80053c2:	2a09      	cmp	r2, #9
 80053c4:	d903      	bls.n	80053ce <_svfiprintf_r+0x1a6>
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d0c6      	beq.n	8005358 <_svfiprintf_r+0x130>
 80053ca:	9105      	str	r1, [sp, #20]
 80053cc:	e7c4      	b.n	8005358 <_svfiprintf_r+0x130>
 80053ce:	4604      	mov	r4, r0
 80053d0:	2301      	movs	r3, #1
 80053d2:	fb0c 2101 	mla	r1, ip, r1, r2
 80053d6:	e7f0      	b.n	80053ba <_svfiprintf_r+0x192>
 80053d8:	ab03      	add	r3, sp, #12
 80053da:	9300      	str	r3, [sp, #0]
 80053dc:	462a      	mov	r2, r5
 80053de:	4638      	mov	r0, r7
 80053e0:	4b0e      	ldr	r3, [pc, #56]	@ (800541c <_svfiprintf_r+0x1f4>)
 80053e2:	a904      	add	r1, sp, #16
 80053e4:	f3af 8000 	nop.w
 80053e8:	1c42      	adds	r2, r0, #1
 80053ea:	4606      	mov	r6, r0
 80053ec:	d1d6      	bne.n	800539c <_svfiprintf_r+0x174>
 80053ee:	89ab      	ldrh	r3, [r5, #12]
 80053f0:	065b      	lsls	r3, r3, #25
 80053f2:	f53f af2d 	bmi.w	8005250 <_svfiprintf_r+0x28>
 80053f6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80053f8:	e72c      	b.n	8005254 <_svfiprintf_r+0x2c>
 80053fa:	ab03      	add	r3, sp, #12
 80053fc:	9300      	str	r3, [sp, #0]
 80053fe:	462a      	mov	r2, r5
 8005400:	4638      	mov	r0, r7
 8005402:	4b06      	ldr	r3, [pc, #24]	@ (800541c <_svfiprintf_r+0x1f4>)
 8005404:	a904      	add	r1, sp, #16
 8005406:	f000 fa4b 	bl	80058a0 <_printf_i>
 800540a:	e7ed      	b.n	80053e8 <_svfiprintf_r+0x1c0>
 800540c:	080068aa 	.word	0x080068aa
 8005410:	080068b0 	.word	0x080068b0
 8005414:	080068b4 	.word	0x080068b4
 8005418:	00000000 	.word	0x00000000
 800541c:	08005171 	.word	0x08005171

08005420 <_sungetc_r>:
 8005420:	b538      	push	{r3, r4, r5, lr}
 8005422:	1c4b      	adds	r3, r1, #1
 8005424:	4614      	mov	r4, r2
 8005426:	d103      	bne.n	8005430 <_sungetc_r+0x10>
 8005428:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800542c:	4628      	mov	r0, r5
 800542e:	bd38      	pop	{r3, r4, r5, pc}
 8005430:	8993      	ldrh	r3, [r2, #12]
 8005432:	b2cd      	uxtb	r5, r1
 8005434:	f023 0320 	bic.w	r3, r3, #32
 8005438:	8193      	strh	r3, [r2, #12]
 800543a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800543c:	6852      	ldr	r2, [r2, #4]
 800543e:	b18b      	cbz	r3, 8005464 <_sungetc_r+0x44>
 8005440:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8005442:	4293      	cmp	r3, r2
 8005444:	dd08      	ble.n	8005458 <_sungetc_r+0x38>
 8005446:	6823      	ldr	r3, [r4, #0]
 8005448:	1e5a      	subs	r2, r3, #1
 800544a:	6022      	str	r2, [r4, #0]
 800544c:	f803 5c01 	strb.w	r5, [r3, #-1]
 8005450:	6863      	ldr	r3, [r4, #4]
 8005452:	3301      	adds	r3, #1
 8005454:	6063      	str	r3, [r4, #4]
 8005456:	e7e9      	b.n	800542c <_sungetc_r+0xc>
 8005458:	4621      	mov	r1, r4
 800545a:	f000 fcc4 	bl	8005de6 <__submore>
 800545e:	2800      	cmp	r0, #0
 8005460:	d0f1      	beq.n	8005446 <_sungetc_r+0x26>
 8005462:	e7e1      	b.n	8005428 <_sungetc_r+0x8>
 8005464:	6921      	ldr	r1, [r4, #16]
 8005466:	6823      	ldr	r3, [r4, #0]
 8005468:	b151      	cbz	r1, 8005480 <_sungetc_r+0x60>
 800546a:	4299      	cmp	r1, r3
 800546c:	d208      	bcs.n	8005480 <_sungetc_r+0x60>
 800546e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8005472:	42a9      	cmp	r1, r5
 8005474:	d104      	bne.n	8005480 <_sungetc_r+0x60>
 8005476:	3b01      	subs	r3, #1
 8005478:	3201      	adds	r2, #1
 800547a:	6023      	str	r3, [r4, #0]
 800547c:	6062      	str	r2, [r4, #4]
 800547e:	e7d5      	b.n	800542c <_sungetc_r+0xc>
 8005480:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 8005484:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005488:	6363      	str	r3, [r4, #52]	@ 0x34
 800548a:	2303      	movs	r3, #3
 800548c:	63a3      	str	r3, [r4, #56]	@ 0x38
 800548e:	4623      	mov	r3, r4
 8005490:	f803 5f46 	strb.w	r5, [r3, #70]!
 8005494:	6023      	str	r3, [r4, #0]
 8005496:	2301      	movs	r3, #1
 8005498:	e7dc      	b.n	8005454 <_sungetc_r+0x34>

0800549a <__ssrefill_r>:
 800549a:	b510      	push	{r4, lr}
 800549c:	460c      	mov	r4, r1
 800549e:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 80054a0:	b169      	cbz	r1, 80054be <__ssrefill_r+0x24>
 80054a2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80054a6:	4299      	cmp	r1, r3
 80054a8:	d001      	beq.n	80054ae <__ssrefill_r+0x14>
 80054aa:	f7ff fd6b 	bl	8004f84 <_free_r>
 80054ae:	2000      	movs	r0, #0
 80054b0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80054b2:	6360      	str	r0, [r4, #52]	@ 0x34
 80054b4:	6063      	str	r3, [r4, #4]
 80054b6:	b113      	cbz	r3, 80054be <__ssrefill_r+0x24>
 80054b8:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80054ba:	6023      	str	r3, [r4, #0]
 80054bc:	bd10      	pop	{r4, pc}
 80054be:	6923      	ldr	r3, [r4, #16]
 80054c0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80054c4:	6023      	str	r3, [r4, #0]
 80054c6:	2300      	movs	r3, #0
 80054c8:	6063      	str	r3, [r4, #4]
 80054ca:	89a3      	ldrh	r3, [r4, #12]
 80054cc:	f043 0320 	orr.w	r3, r3, #32
 80054d0:	81a3      	strh	r3, [r4, #12]
 80054d2:	e7f3      	b.n	80054bc <__ssrefill_r+0x22>

080054d4 <__ssvfiscanf_r>:
 80054d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054d8:	460c      	mov	r4, r1
 80054da:	2100      	movs	r1, #0
 80054dc:	4606      	mov	r6, r0
 80054de:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 80054e2:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 80054e6:	49ab      	ldr	r1, [pc, #684]	@ (8005794 <__ssvfiscanf_r+0x2c0>)
 80054e8:	f10d 0804 	add.w	r8, sp, #4
 80054ec:	91a0      	str	r1, [sp, #640]	@ 0x280
 80054ee:	49aa      	ldr	r1, [pc, #680]	@ (8005798 <__ssvfiscanf_r+0x2c4>)
 80054f0:	4faa      	ldr	r7, [pc, #680]	@ (800579c <__ssvfiscanf_r+0x2c8>)
 80054f2:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 80054f6:	91a1      	str	r1, [sp, #644]	@ 0x284
 80054f8:	9300      	str	r3, [sp, #0]
 80054fa:	f892 9000 	ldrb.w	r9, [r2]
 80054fe:	f1b9 0f00 	cmp.w	r9, #0
 8005502:	f000 8159 	beq.w	80057b8 <__ssvfiscanf_r+0x2e4>
 8005506:	f817 3009 	ldrb.w	r3, [r7, r9]
 800550a:	1c55      	adds	r5, r2, #1
 800550c:	f013 0308 	ands.w	r3, r3, #8
 8005510:	d019      	beq.n	8005546 <__ssvfiscanf_r+0x72>
 8005512:	6863      	ldr	r3, [r4, #4]
 8005514:	2b00      	cmp	r3, #0
 8005516:	dd0f      	ble.n	8005538 <__ssvfiscanf_r+0x64>
 8005518:	6823      	ldr	r3, [r4, #0]
 800551a:	781a      	ldrb	r2, [r3, #0]
 800551c:	5cba      	ldrb	r2, [r7, r2]
 800551e:	0712      	lsls	r2, r2, #28
 8005520:	d401      	bmi.n	8005526 <__ssvfiscanf_r+0x52>
 8005522:	462a      	mov	r2, r5
 8005524:	e7e9      	b.n	80054fa <__ssvfiscanf_r+0x26>
 8005526:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8005528:	3301      	adds	r3, #1
 800552a:	3201      	adds	r2, #1
 800552c:	9245      	str	r2, [sp, #276]	@ 0x114
 800552e:	6862      	ldr	r2, [r4, #4]
 8005530:	6023      	str	r3, [r4, #0]
 8005532:	3a01      	subs	r2, #1
 8005534:	6062      	str	r2, [r4, #4]
 8005536:	e7ec      	b.n	8005512 <__ssvfiscanf_r+0x3e>
 8005538:	4621      	mov	r1, r4
 800553a:	4630      	mov	r0, r6
 800553c:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800553e:	4798      	blx	r3
 8005540:	2800      	cmp	r0, #0
 8005542:	d0e9      	beq.n	8005518 <__ssvfiscanf_r+0x44>
 8005544:	e7ed      	b.n	8005522 <__ssvfiscanf_r+0x4e>
 8005546:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 800554a:	f040 8086 	bne.w	800565a <__ssvfiscanf_r+0x186>
 800554e:	9341      	str	r3, [sp, #260]	@ 0x104
 8005550:	9343      	str	r3, [sp, #268]	@ 0x10c
 8005552:	7853      	ldrb	r3, [r2, #1]
 8005554:	2b2a      	cmp	r3, #42	@ 0x2a
 8005556:	bf04      	itt	eq
 8005558:	2310      	moveq	r3, #16
 800555a:	1c95      	addeq	r5, r2, #2
 800555c:	f04f 020a 	mov.w	r2, #10
 8005560:	bf08      	it	eq
 8005562:	9341      	streq	r3, [sp, #260]	@ 0x104
 8005564:	46aa      	mov	sl, r5
 8005566:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800556a:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800556e:	2b09      	cmp	r3, #9
 8005570:	d91e      	bls.n	80055b0 <__ssvfiscanf_r+0xdc>
 8005572:	f8df b22c 	ldr.w	fp, [pc, #556]	@ 80057a0 <__ssvfiscanf_r+0x2cc>
 8005576:	2203      	movs	r2, #3
 8005578:	4658      	mov	r0, fp
 800557a:	f000 fc97 	bl	8005eac <memchr>
 800557e:	b138      	cbz	r0, 8005590 <__ssvfiscanf_r+0xbc>
 8005580:	2301      	movs	r3, #1
 8005582:	4655      	mov	r5, sl
 8005584:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8005586:	eba0 000b 	sub.w	r0, r0, fp
 800558a:	4083      	lsls	r3, r0
 800558c:	4313      	orrs	r3, r2
 800558e:	9341      	str	r3, [sp, #260]	@ 0x104
 8005590:	f815 3b01 	ldrb.w	r3, [r5], #1
 8005594:	2b78      	cmp	r3, #120	@ 0x78
 8005596:	d806      	bhi.n	80055a6 <__ssvfiscanf_r+0xd2>
 8005598:	2b57      	cmp	r3, #87	@ 0x57
 800559a:	d810      	bhi.n	80055be <__ssvfiscanf_r+0xea>
 800559c:	2b25      	cmp	r3, #37	@ 0x25
 800559e:	d05c      	beq.n	800565a <__ssvfiscanf_r+0x186>
 80055a0:	d856      	bhi.n	8005650 <__ssvfiscanf_r+0x17c>
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d074      	beq.n	8005690 <__ssvfiscanf_r+0x1bc>
 80055a6:	2303      	movs	r3, #3
 80055a8:	9347      	str	r3, [sp, #284]	@ 0x11c
 80055aa:	230a      	movs	r3, #10
 80055ac:	9342      	str	r3, [sp, #264]	@ 0x108
 80055ae:	e087      	b.n	80056c0 <__ssvfiscanf_r+0x1ec>
 80055b0:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 80055b2:	4655      	mov	r5, sl
 80055b4:	fb02 1103 	mla	r1, r2, r3, r1
 80055b8:	3930      	subs	r1, #48	@ 0x30
 80055ba:	9143      	str	r1, [sp, #268]	@ 0x10c
 80055bc:	e7d2      	b.n	8005564 <__ssvfiscanf_r+0x90>
 80055be:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 80055c2:	2a20      	cmp	r2, #32
 80055c4:	d8ef      	bhi.n	80055a6 <__ssvfiscanf_r+0xd2>
 80055c6:	a101      	add	r1, pc, #4	@ (adr r1, 80055cc <__ssvfiscanf_r+0xf8>)
 80055c8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80055cc:	0800569f 	.word	0x0800569f
 80055d0:	080055a7 	.word	0x080055a7
 80055d4:	080055a7 	.word	0x080055a7
 80055d8:	080056f9 	.word	0x080056f9
 80055dc:	080055a7 	.word	0x080055a7
 80055e0:	080055a7 	.word	0x080055a7
 80055e4:	080055a7 	.word	0x080055a7
 80055e8:	080055a7 	.word	0x080055a7
 80055ec:	080055a7 	.word	0x080055a7
 80055f0:	080055a7 	.word	0x080055a7
 80055f4:	080055a7 	.word	0x080055a7
 80055f8:	0800570f 	.word	0x0800570f
 80055fc:	080056f5 	.word	0x080056f5
 8005600:	08005657 	.word	0x08005657
 8005604:	08005657 	.word	0x08005657
 8005608:	08005657 	.word	0x08005657
 800560c:	080055a7 	.word	0x080055a7
 8005610:	080056b1 	.word	0x080056b1
 8005614:	080055a7 	.word	0x080055a7
 8005618:	080055a7 	.word	0x080055a7
 800561c:	080055a7 	.word	0x080055a7
 8005620:	080055a7 	.word	0x080055a7
 8005624:	0800571f 	.word	0x0800571f
 8005628:	080056b9 	.word	0x080056b9
 800562c:	08005697 	.word	0x08005697
 8005630:	080055a7 	.word	0x080055a7
 8005634:	080055a7 	.word	0x080055a7
 8005638:	0800571b 	.word	0x0800571b
 800563c:	080055a7 	.word	0x080055a7
 8005640:	080056f5 	.word	0x080056f5
 8005644:	080055a7 	.word	0x080055a7
 8005648:	080055a7 	.word	0x080055a7
 800564c:	0800569f 	.word	0x0800569f
 8005650:	3b45      	subs	r3, #69	@ 0x45
 8005652:	2b02      	cmp	r3, #2
 8005654:	d8a7      	bhi.n	80055a6 <__ssvfiscanf_r+0xd2>
 8005656:	2305      	movs	r3, #5
 8005658:	e031      	b.n	80056be <__ssvfiscanf_r+0x1ea>
 800565a:	6863      	ldr	r3, [r4, #4]
 800565c:	2b00      	cmp	r3, #0
 800565e:	dd0d      	ble.n	800567c <__ssvfiscanf_r+0x1a8>
 8005660:	6823      	ldr	r3, [r4, #0]
 8005662:	781a      	ldrb	r2, [r3, #0]
 8005664:	454a      	cmp	r2, r9
 8005666:	f040 80a7 	bne.w	80057b8 <__ssvfiscanf_r+0x2e4>
 800566a:	3301      	adds	r3, #1
 800566c:	6862      	ldr	r2, [r4, #4]
 800566e:	6023      	str	r3, [r4, #0]
 8005670:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8005672:	3a01      	subs	r2, #1
 8005674:	3301      	adds	r3, #1
 8005676:	6062      	str	r2, [r4, #4]
 8005678:	9345      	str	r3, [sp, #276]	@ 0x114
 800567a:	e752      	b.n	8005522 <__ssvfiscanf_r+0x4e>
 800567c:	4621      	mov	r1, r4
 800567e:	4630      	mov	r0, r6
 8005680:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8005682:	4798      	blx	r3
 8005684:	2800      	cmp	r0, #0
 8005686:	d0eb      	beq.n	8005660 <__ssvfiscanf_r+0x18c>
 8005688:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800568a:	2800      	cmp	r0, #0
 800568c:	f040 808c 	bne.w	80057a8 <__ssvfiscanf_r+0x2d4>
 8005690:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005694:	e08c      	b.n	80057b0 <__ssvfiscanf_r+0x2dc>
 8005696:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8005698:	f042 0220 	orr.w	r2, r2, #32
 800569c:	9241      	str	r2, [sp, #260]	@ 0x104
 800569e:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80056a0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80056a4:	9241      	str	r2, [sp, #260]	@ 0x104
 80056a6:	2210      	movs	r2, #16
 80056a8:	2b6e      	cmp	r3, #110	@ 0x6e
 80056aa:	9242      	str	r2, [sp, #264]	@ 0x108
 80056ac:	d902      	bls.n	80056b4 <__ssvfiscanf_r+0x1e0>
 80056ae:	e005      	b.n	80056bc <__ssvfiscanf_r+0x1e8>
 80056b0:	2300      	movs	r3, #0
 80056b2:	9342      	str	r3, [sp, #264]	@ 0x108
 80056b4:	2303      	movs	r3, #3
 80056b6:	e002      	b.n	80056be <__ssvfiscanf_r+0x1ea>
 80056b8:	2308      	movs	r3, #8
 80056ba:	9342      	str	r3, [sp, #264]	@ 0x108
 80056bc:	2304      	movs	r3, #4
 80056be:	9347      	str	r3, [sp, #284]	@ 0x11c
 80056c0:	6863      	ldr	r3, [r4, #4]
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	dd39      	ble.n	800573a <__ssvfiscanf_r+0x266>
 80056c6:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80056c8:	0659      	lsls	r1, r3, #25
 80056ca:	d404      	bmi.n	80056d6 <__ssvfiscanf_r+0x202>
 80056cc:	6823      	ldr	r3, [r4, #0]
 80056ce:	781a      	ldrb	r2, [r3, #0]
 80056d0:	5cba      	ldrb	r2, [r7, r2]
 80056d2:	0712      	lsls	r2, r2, #28
 80056d4:	d438      	bmi.n	8005748 <__ssvfiscanf_r+0x274>
 80056d6:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 80056d8:	2b02      	cmp	r3, #2
 80056da:	dc47      	bgt.n	800576c <__ssvfiscanf_r+0x298>
 80056dc:	466b      	mov	r3, sp
 80056de:	4622      	mov	r2, r4
 80056e0:	4630      	mov	r0, r6
 80056e2:	a941      	add	r1, sp, #260	@ 0x104
 80056e4:	f000 f9fa 	bl	8005adc <_scanf_chars>
 80056e8:	2801      	cmp	r0, #1
 80056ea:	d065      	beq.n	80057b8 <__ssvfiscanf_r+0x2e4>
 80056ec:	2802      	cmp	r0, #2
 80056ee:	f47f af18 	bne.w	8005522 <__ssvfiscanf_r+0x4e>
 80056f2:	e7c9      	b.n	8005688 <__ssvfiscanf_r+0x1b4>
 80056f4:	220a      	movs	r2, #10
 80056f6:	e7d7      	b.n	80056a8 <__ssvfiscanf_r+0x1d4>
 80056f8:	4629      	mov	r1, r5
 80056fa:	4640      	mov	r0, r8
 80056fc:	f000 fb3a 	bl	8005d74 <__sccl>
 8005700:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8005702:	4605      	mov	r5, r0
 8005704:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005708:	9341      	str	r3, [sp, #260]	@ 0x104
 800570a:	2301      	movs	r3, #1
 800570c:	e7d7      	b.n	80056be <__ssvfiscanf_r+0x1ea>
 800570e:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8005710:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005714:	9341      	str	r3, [sp, #260]	@ 0x104
 8005716:	2300      	movs	r3, #0
 8005718:	e7d1      	b.n	80056be <__ssvfiscanf_r+0x1ea>
 800571a:	2302      	movs	r3, #2
 800571c:	e7cf      	b.n	80056be <__ssvfiscanf_r+0x1ea>
 800571e:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8005720:	06c3      	lsls	r3, r0, #27
 8005722:	f53f aefe 	bmi.w	8005522 <__ssvfiscanf_r+0x4e>
 8005726:	9b00      	ldr	r3, [sp, #0]
 8005728:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800572a:	1d19      	adds	r1, r3, #4
 800572c:	9100      	str	r1, [sp, #0]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	07c0      	lsls	r0, r0, #31
 8005732:	bf4c      	ite	mi
 8005734:	801a      	strhmi	r2, [r3, #0]
 8005736:	601a      	strpl	r2, [r3, #0]
 8005738:	e6f3      	b.n	8005522 <__ssvfiscanf_r+0x4e>
 800573a:	4621      	mov	r1, r4
 800573c:	4630      	mov	r0, r6
 800573e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8005740:	4798      	blx	r3
 8005742:	2800      	cmp	r0, #0
 8005744:	d0bf      	beq.n	80056c6 <__ssvfiscanf_r+0x1f2>
 8005746:	e79f      	b.n	8005688 <__ssvfiscanf_r+0x1b4>
 8005748:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800574a:	3201      	adds	r2, #1
 800574c:	9245      	str	r2, [sp, #276]	@ 0x114
 800574e:	6862      	ldr	r2, [r4, #4]
 8005750:	3a01      	subs	r2, #1
 8005752:	2a00      	cmp	r2, #0
 8005754:	6062      	str	r2, [r4, #4]
 8005756:	dd02      	ble.n	800575e <__ssvfiscanf_r+0x28a>
 8005758:	3301      	adds	r3, #1
 800575a:	6023      	str	r3, [r4, #0]
 800575c:	e7b6      	b.n	80056cc <__ssvfiscanf_r+0x1f8>
 800575e:	4621      	mov	r1, r4
 8005760:	4630      	mov	r0, r6
 8005762:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8005764:	4798      	blx	r3
 8005766:	2800      	cmp	r0, #0
 8005768:	d0b0      	beq.n	80056cc <__ssvfiscanf_r+0x1f8>
 800576a:	e78d      	b.n	8005688 <__ssvfiscanf_r+0x1b4>
 800576c:	2b04      	cmp	r3, #4
 800576e:	dc06      	bgt.n	800577e <__ssvfiscanf_r+0x2aa>
 8005770:	466b      	mov	r3, sp
 8005772:	4622      	mov	r2, r4
 8005774:	4630      	mov	r0, r6
 8005776:	a941      	add	r1, sp, #260	@ 0x104
 8005778:	f000 fa0a 	bl	8005b90 <_scanf_i>
 800577c:	e7b4      	b.n	80056e8 <__ssvfiscanf_r+0x214>
 800577e:	4b09      	ldr	r3, [pc, #36]	@ (80057a4 <__ssvfiscanf_r+0x2d0>)
 8005780:	2b00      	cmp	r3, #0
 8005782:	f43f aece 	beq.w	8005522 <__ssvfiscanf_r+0x4e>
 8005786:	466b      	mov	r3, sp
 8005788:	4622      	mov	r2, r4
 800578a:	4630      	mov	r0, r6
 800578c:	a941      	add	r1, sp, #260	@ 0x104
 800578e:	f3af 8000 	nop.w
 8005792:	e7a9      	b.n	80056e8 <__ssvfiscanf_r+0x214>
 8005794:	08005421 	.word	0x08005421
 8005798:	0800549b 	.word	0x0800549b
 800579c:	080068f9 	.word	0x080068f9
 80057a0:	080068b0 	.word	0x080068b0
 80057a4:	00000000 	.word	0x00000000
 80057a8:	89a3      	ldrh	r3, [r4, #12]
 80057aa:	065b      	lsls	r3, r3, #25
 80057ac:	f53f af70 	bmi.w	8005690 <__ssvfiscanf_r+0x1bc>
 80057b0:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 80057b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057b8:	9844      	ldr	r0, [sp, #272]	@ 0x110
 80057ba:	e7f9      	b.n	80057b0 <__ssvfiscanf_r+0x2dc>

080057bc <_printf_common>:
 80057bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80057c0:	4616      	mov	r6, r2
 80057c2:	4698      	mov	r8, r3
 80057c4:	688a      	ldr	r2, [r1, #8]
 80057c6:	690b      	ldr	r3, [r1, #16]
 80057c8:	4607      	mov	r7, r0
 80057ca:	4293      	cmp	r3, r2
 80057cc:	bfb8      	it	lt
 80057ce:	4613      	movlt	r3, r2
 80057d0:	6033      	str	r3, [r6, #0]
 80057d2:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80057d6:	460c      	mov	r4, r1
 80057d8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80057dc:	b10a      	cbz	r2, 80057e2 <_printf_common+0x26>
 80057de:	3301      	adds	r3, #1
 80057e0:	6033      	str	r3, [r6, #0]
 80057e2:	6823      	ldr	r3, [r4, #0]
 80057e4:	0699      	lsls	r1, r3, #26
 80057e6:	bf42      	ittt	mi
 80057e8:	6833      	ldrmi	r3, [r6, #0]
 80057ea:	3302      	addmi	r3, #2
 80057ec:	6033      	strmi	r3, [r6, #0]
 80057ee:	6825      	ldr	r5, [r4, #0]
 80057f0:	f015 0506 	ands.w	r5, r5, #6
 80057f4:	d106      	bne.n	8005804 <_printf_common+0x48>
 80057f6:	f104 0a19 	add.w	sl, r4, #25
 80057fa:	68e3      	ldr	r3, [r4, #12]
 80057fc:	6832      	ldr	r2, [r6, #0]
 80057fe:	1a9b      	subs	r3, r3, r2
 8005800:	42ab      	cmp	r3, r5
 8005802:	dc2b      	bgt.n	800585c <_printf_common+0xa0>
 8005804:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005808:	6822      	ldr	r2, [r4, #0]
 800580a:	3b00      	subs	r3, #0
 800580c:	bf18      	it	ne
 800580e:	2301      	movne	r3, #1
 8005810:	0692      	lsls	r2, r2, #26
 8005812:	d430      	bmi.n	8005876 <_printf_common+0xba>
 8005814:	4641      	mov	r1, r8
 8005816:	4638      	mov	r0, r7
 8005818:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800581c:	47c8      	blx	r9
 800581e:	3001      	adds	r0, #1
 8005820:	d023      	beq.n	800586a <_printf_common+0xae>
 8005822:	6823      	ldr	r3, [r4, #0]
 8005824:	6922      	ldr	r2, [r4, #16]
 8005826:	f003 0306 	and.w	r3, r3, #6
 800582a:	2b04      	cmp	r3, #4
 800582c:	bf14      	ite	ne
 800582e:	2500      	movne	r5, #0
 8005830:	6833      	ldreq	r3, [r6, #0]
 8005832:	f04f 0600 	mov.w	r6, #0
 8005836:	bf08      	it	eq
 8005838:	68e5      	ldreq	r5, [r4, #12]
 800583a:	f104 041a 	add.w	r4, r4, #26
 800583e:	bf08      	it	eq
 8005840:	1aed      	subeq	r5, r5, r3
 8005842:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8005846:	bf08      	it	eq
 8005848:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800584c:	4293      	cmp	r3, r2
 800584e:	bfc4      	itt	gt
 8005850:	1a9b      	subgt	r3, r3, r2
 8005852:	18ed      	addgt	r5, r5, r3
 8005854:	42b5      	cmp	r5, r6
 8005856:	d11a      	bne.n	800588e <_printf_common+0xd2>
 8005858:	2000      	movs	r0, #0
 800585a:	e008      	b.n	800586e <_printf_common+0xb2>
 800585c:	2301      	movs	r3, #1
 800585e:	4652      	mov	r2, sl
 8005860:	4641      	mov	r1, r8
 8005862:	4638      	mov	r0, r7
 8005864:	47c8      	blx	r9
 8005866:	3001      	adds	r0, #1
 8005868:	d103      	bne.n	8005872 <_printf_common+0xb6>
 800586a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800586e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005872:	3501      	adds	r5, #1
 8005874:	e7c1      	b.n	80057fa <_printf_common+0x3e>
 8005876:	2030      	movs	r0, #48	@ 0x30
 8005878:	18e1      	adds	r1, r4, r3
 800587a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800587e:	1c5a      	adds	r2, r3, #1
 8005880:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005884:	4422      	add	r2, r4
 8005886:	3302      	adds	r3, #2
 8005888:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800588c:	e7c2      	b.n	8005814 <_printf_common+0x58>
 800588e:	2301      	movs	r3, #1
 8005890:	4622      	mov	r2, r4
 8005892:	4641      	mov	r1, r8
 8005894:	4638      	mov	r0, r7
 8005896:	47c8      	blx	r9
 8005898:	3001      	adds	r0, #1
 800589a:	d0e6      	beq.n	800586a <_printf_common+0xae>
 800589c:	3601      	adds	r6, #1
 800589e:	e7d9      	b.n	8005854 <_printf_common+0x98>

080058a0 <_printf_i>:
 80058a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80058a4:	7e0f      	ldrb	r7, [r1, #24]
 80058a6:	4691      	mov	r9, r2
 80058a8:	2f78      	cmp	r7, #120	@ 0x78
 80058aa:	4680      	mov	r8, r0
 80058ac:	460c      	mov	r4, r1
 80058ae:	469a      	mov	sl, r3
 80058b0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80058b2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80058b6:	d807      	bhi.n	80058c8 <_printf_i+0x28>
 80058b8:	2f62      	cmp	r7, #98	@ 0x62
 80058ba:	d80a      	bhi.n	80058d2 <_printf_i+0x32>
 80058bc:	2f00      	cmp	r7, #0
 80058be:	f000 80d1 	beq.w	8005a64 <_printf_i+0x1c4>
 80058c2:	2f58      	cmp	r7, #88	@ 0x58
 80058c4:	f000 80b8 	beq.w	8005a38 <_printf_i+0x198>
 80058c8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80058cc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80058d0:	e03a      	b.n	8005948 <_printf_i+0xa8>
 80058d2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80058d6:	2b15      	cmp	r3, #21
 80058d8:	d8f6      	bhi.n	80058c8 <_printf_i+0x28>
 80058da:	a101      	add	r1, pc, #4	@ (adr r1, 80058e0 <_printf_i+0x40>)
 80058dc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80058e0:	08005939 	.word	0x08005939
 80058e4:	0800594d 	.word	0x0800594d
 80058e8:	080058c9 	.word	0x080058c9
 80058ec:	080058c9 	.word	0x080058c9
 80058f0:	080058c9 	.word	0x080058c9
 80058f4:	080058c9 	.word	0x080058c9
 80058f8:	0800594d 	.word	0x0800594d
 80058fc:	080058c9 	.word	0x080058c9
 8005900:	080058c9 	.word	0x080058c9
 8005904:	080058c9 	.word	0x080058c9
 8005908:	080058c9 	.word	0x080058c9
 800590c:	08005a4b 	.word	0x08005a4b
 8005910:	08005977 	.word	0x08005977
 8005914:	08005a05 	.word	0x08005a05
 8005918:	080058c9 	.word	0x080058c9
 800591c:	080058c9 	.word	0x080058c9
 8005920:	08005a6d 	.word	0x08005a6d
 8005924:	080058c9 	.word	0x080058c9
 8005928:	08005977 	.word	0x08005977
 800592c:	080058c9 	.word	0x080058c9
 8005930:	080058c9 	.word	0x080058c9
 8005934:	08005a0d 	.word	0x08005a0d
 8005938:	6833      	ldr	r3, [r6, #0]
 800593a:	1d1a      	adds	r2, r3, #4
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	6032      	str	r2, [r6, #0]
 8005940:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005944:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005948:	2301      	movs	r3, #1
 800594a:	e09c      	b.n	8005a86 <_printf_i+0x1e6>
 800594c:	6833      	ldr	r3, [r6, #0]
 800594e:	6820      	ldr	r0, [r4, #0]
 8005950:	1d19      	adds	r1, r3, #4
 8005952:	6031      	str	r1, [r6, #0]
 8005954:	0606      	lsls	r6, r0, #24
 8005956:	d501      	bpl.n	800595c <_printf_i+0xbc>
 8005958:	681d      	ldr	r5, [r3, #0]
 800595a:	e003      	b.n	8005964 <_printf_i+0xc4>
 800595c:	0645      	lsls	r5, r0, #25
 800595e:	d5fb      	bpl.n	8005958 <_printf_i+0xb8>
 8005960:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005964:	2d00      	cmp	r5, #0
 8005966:	da03      	bge.n	8005970 <_printf_i+0xd0>
 8005968:	232d      	movs	r3, #45	@ 0x2d
 800596a:	426d      	negs	r5, r5
 800596c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005970:	230a      	movs	r3, #10
 8005972:	4858      	ldr	r0, [pc, #352]	@ (8005ad4 <_printf_i+0x234>)
 8005974:	e011      	b.n	800599a <_printf_i+0xfa>
 8005976:	6821      	ldr	r1, [r4, #0]
 8005978:	6833      	ldr	r3, [r6, #0]
 800597a:	0608      	lsls	r0, r1, #24
 800597c:	f853 5b04 	ldr.w	r5, [r3], #4
 8005980:	d402      	bmi.n	8005988 <_printf_i+0xe8>
 8005982:	0649      	lsls	r1, r1, #25
 8005984:	bf48      	it	mi
 8005986:	b2ad      	uxthmi	r5, r5
 8005988:	2f6f      	cmp	r7, #111	@ 0x6f
 800598a:	6033      	str	r3, [r6, #0]
 800598c:	bf14      	ite	ne
 800598e:	230a      	movne	r3, #10
 8005990:	2308      	moveq	r3, #8
 8005992:	4850      	ldr	r0, [pc, #320]	@ (8005ad4 <_printf_i+0x234>)
 8005994:	2100      	movs	r1, #0
 8005996:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800599a:	6866      	ldr	r6, [r4, #4]
 800599c:	2e00      	cmp	r6, #0
 800599e:	60a6      	str	r6, [r4, #8]
 80059a0:	db05      	blt.n	80059ae <_printf_i+0x10e>
 80059a2:	6821      	ldr	r1, [r4, #0]
 80059a4:	432e      	orrs	r6, r5
 80059a6:	f021 0104 	bic.w	r1, r1, #4
 80059aa:	6021      	str	r1, [r4, #0]
 80059ac:	d04b      	beq.n	8005a46 <_printf_i+0x1a6>
 80059ae:	4616      	mov	r6, r2
 80059b0:	fbb5 f1f3 	udiv	r1, r5, r3
 80059b4:	fb03 5711 	mls	r7, r3, r1, r5
 80059b8:	5dc7      	ldrb	r7, [r0, r7]
 80059ba:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80059be:	462f      	mov	r7, r5
 80059c0:	42bb      	cmp	r3, r7
 80059c2:	460d      	mov	r5, r1
 80059c4:	d9f4      	bls.n	80059b0 <_printf_i+0x110>
 80059c6:	2b08      	cmp	r3, #8
 80059c8:	d10b      	bne.n	80059e2 <_printf_i+0x142>
 80059ca:	6823      	ldr	r3, [r4, #0]
 80059cc:	07df      	lsls	r7, r3, #31
 80059ce:	d508      	bpl.n	80059e2 <_printf_i+0x142>
 80059d0:	6923      	ldr	r3, [r4, #16]
 80059d2:	6861      	ldr	r1, [r4, #4]
 80059d4:	4299      	cmp	r1, r3
 80059d6:	bfde      	ittt	le
 80059d8:	2330      	movle	r3, #48	@ 0x30
 80059da:	f806 3c01 	strble.w	r3, [r6, #-1]
 80059de:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80059e2:	1b92      	subs	r2, r2, r6
 80059e4:	6122      	str	r2, [r4, #16]
 80059e6:	464b      	mov	r3, r9
 80059e8:	4621      	mov	r1, r4
 80059ea:	4640      	mov	r0, r8
 80059ec:	f8cd a000 	str.w	sl, [sp]
 80059f0:	aa03      	add	r2, sp, #12
 80059f2:	f7ff fee3 	bl	80057bc <_printf_common>
 80059f6:	3001      	adds	r0, #1
 80059f8:	d14a      	bne.n	8005a90 <_printf_i+0x1f0>
 80059fa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80059fe:	b004      	add	sp, #16
 8005a00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a04:	6823      	ldr	r3, [r4, #0]
 8005a06:	f043 0320 	orr.w	r3, r3, #32
 8005a0a:	6023      	str	r3, [r4, #0]
 8005a0c:	2778      	movs	r7, #120	@ 0x78
 8005a0e:	4832      	ldr	r0, [pc, #200]	@ (8005ad8 <_printf_i+0x238>)
 8005a10:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005a14:	6823      	ldr	r3, [r4, #0]
 8005a16:	6831      	ldr	r1, [r6, #0]
 8005a18:	061f      	lsls	r7, r3, #24
 8005a1a:	f851 5b04 	ldr.w	r5, [r1], #4
 8005a1e:	d402      	bmi.n	8005a26 <_printf_i+0x186>
 8005a20:	065f      	lsls	r7, r3, #25
 8005a22:	bf48      	it	mi
 8005a24:	b2ad      	uxthmi	r5, r5
 8005a26:	6031      	str	r1, [r6, #0]
 8005a28:	07d9      	lsls	r1, r3, #31
 8005a2a:	bf44      	itt	mi
 8005a2c:	f043 0320 	orrmi.w	r3, r3, #32
 8005a30:	6023      	strmi	r3, [r4, #0]
 8005a32:	b11d      	cbz	r5, 8005a3c <_printf_i+0x19c>
 8005a34:	2310      	movs	r3, #16
 8005a36:	e7ad      	b.n	8005994 <_printf_i+0xf4>
 8005a38:	4826      	ldr	r0, [pc, #152]	@ (8005ad4 <_printf_i+0x234>)
 8005a3a:	e7e9      	b.n	8005a10 <_printf_i+0x170>
 8005a3c:	6823      	ldr	r3, [r4, #0]
 8005a3e:	f023 0320 	bic.w	r3, r3, #32
 8005a42:	6023      	str	r3, [r4, #0]
 8005a44:	e7f6      	b.n	8005a34 <_printf_i+0x194>
 8005a46:	4616      	mov	r6, r2
 8005a48:	e7bd      	b.n	80059c6 <_printf_i+0x126>
 8005a4a:	6833      	ldr	r3, [r6, #0]
 8005a4c:	6825      	ldr	r5, [r4, #0]
 8005a4e:	1d18      	adds	r0, r3, #4
 8005a50:	6961      	ldr	r1, [r4, #20]
 8005a52:	6030      	str	r0, [r6, #0]
 8005a54:	062e      	lsls	r6, r5, #24
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	d501      	bpl.n	8005a5e <_printf_i+0x1be>
 8005a5a:	6019      	str	r1, [r3, #0]
 8005a5c:	e002      	b.n	8005a64 <_printf_i+0x1c4>
 8005a5e:	0668      	lsls	r0, r5, #25
 8005a60:	d5fb      	bpl.n	8005a5a <_printf_i+0x1ba>
 8005a62:	8019      	strh	r1, [r3, #0]
 8005a64:	2300      	movs	r3, #0
 8005a66:	4616      	mov	r6, r2
 8005a68:	6123      	str	r3, [r4, #16]
 8005a6a:	e7bc      	b.n	80059e6 <_printf_i+0x146>
 8005a6c:	6833      	ldr	r3, [r6, #0]
 8005a6e:	2100      	movs	r1, #0
 8005a70:	1d1a      	adds	r2, r3, #4
 8005a72:	6032      	str	r2, [r6, #0]
 8005a74:	681e      	ldr	r6, [r3, #0]
 8005a76:	6862      	ldr	r2, [r4, #4]
 8005a78:	4630      	mov	r0, r6
 8005a7a:	f000 fa17 	bl	8005eac <memchr>
 8005a7e:	b108      	cbz	r0, 8005a84 <_printf_i+0x1e4>
 8005a80:	1b80      	subs	r0, r0, r6
 8005a82:	6060      	str	r0, [r4, #4]
 8005a84:	6863      	ldr	r3, [r4, #4]
 8005a86:	6123      	str	r3, [r4, #16]
 8005a88:	2300      	movs	r3, #0
 8005a8a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005a8e:	e7aa      	b.n	80059e6 <_printf_i+0x146>
 8005a90:	4632      	mov	r2, r6
 8005a92:	4649      	mov	r1, r9
 8005a94:	4640      	mov	r0, r8
 8005a96:	6923      	ldr	r3, [r4, #16]
 8005a98:	47d0      	blx	sl
 8005a9a:	3001      	adds	r0, #1
 8005a9c:	d0ad      	beq.n	80059fa <_printf_i+0x15a>
 8005a9e:	6823      	ldr	r3, [r4, #0]
 8005aa0:	079b      	lsls	r3, r3, #30
 8005aa2:	d413      	bmi.n	8005acc <_printf_i+0x22c>
 8005aa4:	68e0      	ldr	r0, [r4, #12]
 8005aa6:	9b03      	ldr	r3, [sp, #12]
 8005aa8:	4298      	cmp	r0, r3
 8005aaa:	bfb8      	it	lt
 8005aac:	4618      	movlt	r0, r3
 8005aae:	e7a6      	b.n	80059fe <_printf_i+0x15e>
 8005ab0:	2301      	movs	r3, #1
 8005ab2:	4632      	mov	r2, r6
 8005ab4:	4649      	mov	r1, r9
 8005ab6:	4640      	mov	r0, r8
 8005ab8:	47d0      	blx	sl
 8005aba:	3001      	adds	r0, #1
 8005abc:	d09d      	beq.n	80059fa <_printf_i+0x15a>
 8005abe:	3501      	adds	r5, #1
 8005ac0:	68e3      	ldr	r3, [r4, #12]
 8005ac2:	9903      	ldr	r1, [sp, #12]
 8005ac4:	1a5b      	subs	r3, r3, r1
 8005ac6:	42ab      	cmp	r3, r5
 8005ac8:	dcf2      	bgt.n	8005ab0 <_printf_i+0x210>
 8005aca:	e7eb      	b.n	8005aa4 <_printf_i+0x204>
 8005acc:	2500      	movs	r5, #0
 8005ace:	f104 0619 	add.w	r6, r4, #25
 8005ad2:	e7f5      	b.n	8005ac0 <_printf_i+0x220>
 8005ad4:	080068bb 	.word	0x080068bb
 8005ad8:	080068cc 	.word	0x080068cc

08005adc <_scanf_chars>:
 8005adc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ae0:	4615      	mov	r5, r2
 8005ae2:	688a      	ldr	r2, [r1, #8]
 8005ae4:	4680      	mov	r8, r0
 8005ae6:	460c      	mov	r4, r1
 8005ae8:	b932      	cbnz	r2, 8005af8 <_scanf_chars+0x1c>
 8005aea:	698a      	ldr	r2, [r1, #24]
 8005aec:	2a00      	cmp	r2, #0
 8005aee:	bf14      	ite	ne
 8005af0:	f04f 32ff 	movne.w	r2, #4294967295	@ 0xffffffff
 8005af4:	2201      	moveq	r2, #1
 8005af6:	608a      	str	r2, [r1, #8]
 8005af8:	2700      	movs	r7, #0
 8005afa:	6822      	ldr	r2, [r4, #0]
 8005afc:	f8df 908c 	ldr.w	r9, [pc, #140]	@ 8005b8c <_scanf_chars+0xb0>
 8005b00:	06d1      	lsls	r1, r2, #27
 8005b02:	bf5f      	itttt	pl
 8005b04:	681a      	ldrpl	r2, [r3, #0]
 8005b06:	1d11      	addpl	r1, r2, #4
 8005b08:	6019      	strpl	r1, [r3, #0]
 8005b0a:	6816      	ldrpl	r6, [r2, #0]
 8005b0c:	69a0      	ldr	r0, [r4, #24]
 8005b0e:	b188      	cbz	r0, 8005b34 <_scanf_chars+0x58>
 8005b10:	2801      	cmp	r0, #1
 8005b12:	d107      	bne.n	8005b24 <_scanf_chars+0x48>
 8005b14:	682b      	ldr	r3, [r5, #0]
 8005b16:	781a      	ldrb	r2, [r3, #0]
 8005b18:	6963      	ldr	r3, [r4, #20]
 8005b1a:	5c9b      	ldrb	r3, [r3, r2]
 8005b1c:	b953      	cbnz	r3, 8005b34 <_scanf_chars+0x58>
 8005b1e:	2f00      	cmp	r7, #0
 8005b20:	d031      	beq.n	8005b86 <_scanf_chars+0xaa>
 8005b22:	e022      	b.n	8005b6a <_scanf_chars+0x8e>
 8005b24:	2802      	cmp	r0, #2
 8005b26:	d120      	bne.n	8005b6a <_scanf_chars+0x8e>
 8005b28:	682b      	ldr	r3, [r5, #0]
 8005b2a:	781b      	ldrb	r3, [r3, #0]
 8005b2c:	f819 3003 	ldrb.w	r3, [r9, r3]
 8005b30:	071b      	lsls	r3, r3, #28
 8005b32:	d41a      	bmi.n	8005b6a <_scanf_chars+0x8e>
 8005b34:	6823      	ldr	r3, [r4, #0]
 8005b36:	3701      	adds	r7, #1
 8005b38:	06da      	lsls	r2, r3, #27
 8005b3a:	bf5e      	ittt	pl
 8005b3c:	682b      	ldrpl	r3, [r5, #0]
 8005b3e:	781b      	ldrbpl	r3, [r3, #0]
 8005b40:	f806 3b01 	strbpl.w	r3, [r6], #1
 8005b44:	682a      	ldr	r2, [r5, #0]
 8005b46:	686b      	ldr	r3, [r5, #4]
 8005b48:	3201      	adds	r2, #1
 8005b4a:	602a      	str	r2, [r5, #0]
 8005b4c:	68a2      	ldr	r2, [r4, #8]
 8005b4e:	3b01      	subs	r3, #1
 8005b50:	3a01      	subs	r2, #1
 8005b52:	606b      	str	r3, [r5, #4]
 8005b54:	60a2      	str	r2, [r4, #8]
 8005b56:	b142      	cbz	r2, 8005b6a <_scanf_chars+0x8e>
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	dcd7      	bgt.n	8005b0c <_scanf_chars+0x30>
 8005b5c:	4629      	mov	r1, r5
 8005b5e:	4640      	mov	r0, r8
 8005b60:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8005b64:	4798      	blx	r3
 8005b66:	2800      	cmp	r0, #0
 8005b68:	d0d0      	beq.n	8005b0c <_scanf_chars+0x30>
 8005b6a:	6823      	ldr	r3, [r4, #0]
 8005b6c:	f013 0310 	ands.w	r3, r3, #16
 8005b70:	d105      	bne.n	8005b7e <_scanf_chars+0xa2>
 8005b72:	68e2      	ldr	r2, [r4, #12]
 8005b74:	3201      	adds	r2, #1
 8005b76:	60e2      	str	r2, [r4, #12]
 8005b78:	69a2      	ldr	r2, [r4, #24]
 8005b7a:	b102      	cbz	r2, 8005b7e <_scanf_chars+0xa2>
 8005b7c:	7033      	strb	r3, [r6, #0]
 8005b7e:	2000      	movs	r0, #0
 8005b80:	6923      	ldr	r3, [r4, #16]
 8005b82:	443b      	add	r3, r7
 8005b84:	6123      	str	r3, [r4, #16]
 8005b86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005b8a:	bf00      	nop
 8005b8c:	080068f9 	.word	0x080068f9

08005b90 <_scanf_i>:
 8005b90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b94:	460c      	mov	r4, r1
 8005b96:	4698      	mov	r8, r3
 8005b98:	4b72      	ldr	r3, [pc, #456]	@ (8005d64 <_scanf_i+0x1d4>)
 8005b9a:	b087      	sub	sp, #28
 8005b9c:	4682      	mov	sl, r0
 8005b9e:	4616      	mov	r6, r2
 8005ba0:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8005ba4:	ab03      	add	r3, sp, #12
 8005ba6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8005baa:	4b6f      	ldr	r3, [pc, #444]	@ (8005d68 <_scanf_i+0x1d8>)
 8005bac:	69a1      	ldr	r1, [r4, #24]
 8005bae:	4a6f      	ldr	r2, [pc, #444]	@ (8005d6c <_scanf_i+0x1dc>)
 8005bb0:	4627      	mov	r7, r4
 8005bb2:	2903      	cmp	r1, #3
 8005bb4:	bf08      	it	eq
 8005bb6:	461a      	moveq	r2, r3
 8005bb8:	68a3      	ldr	r3, [r4, #8]
 8005bba:	9201      	str	r2, [sp, #4]
 8005bbc:	1e5a      	subs	r2, r3, #1
 8005bbe:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8005bc2:	bf81      	itttt	hi
 8005bc4:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8005bc8:	eb03 0905 	addhi.w	r9, r3, r5
 8005bcc:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8005bd0:	60a3      	strhi	r3, [r4, #8]
 8005bd2:	f857 3b1c 	ldr.w	r3, [r7], #28
 8005bd6:	bf98      	it	ls
 8005bd8:	f04f 0900 	movls.w	r9, #0
 8005bdc:	463d      	mov	r5, r7
 8005bde:	f04f 0b00 	mov.w	fp, #0
 8005be2:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8005be6:	6023      	str	r3, [r4, #0]
 8005be8:	6831      	ldr	r1, [r6, #0]
 8005bea:	ab03      	add	r3, sp, #12
 8005bec:	2202      	movs	r2, #2
 8005bee:	7809      	ldrb	r1, [r1, #0]
 8005bf0:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8005bf4:	f000 f95a 	bl	8005eac <memchr>
 8005bf8:	b328      	cbz	r0, 8005c46 <_scanf_i+0xb6>
 8005bfa:	f1bb 0f01 	cmp.w	fp, #1
 8005bfe:	d159      	bne.n	8005cb4 <_scanf_i+0x124>
 8005c00:	6862      	ldr	r2, [r4, #4]
 8005c02:	b92a      	cbnz	r2, 8005c10 <_scanf_i+0x80>
 8005c04:	2108      	movs	r1, #8
 8005c06:	6822      	ldr	r2, [r4, #0]
 8005c08:	6061      	str	r1, [r4, #4]
 8005c0a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005c0e:	6022      	str	r2, [r4, #0]
 8005c10:	6822      	ldr	r2, [r4, #0]
 8005c12:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8005c16:	6022      	str	r2, [r4, #0]
 8005c18:	68a2      	ldr	r2, [r4, #8]
 8005c1a:	1e51      	subs	r1, r2, #1
 8005c1c:	60a1      	str	r1, [r4, #8]
 8005c1e:	b192      	cbz	r2, 8005c46 <_scanf_i+0xb6>
 8005c20:	6832      	ldr	r2, [r6, #0]
 8005c22:	1c51      	adds	r1, r2, #1
 8005c24:	6031      	str	r1, [r6, #0]
 8005c26:	7812      	ldrb	r2, [r2, #0]
 8005c28:	f805 2b01 	strb.w	r2, [r5], #1
 8005c2c:	6872      	ldr	r2, [r6, #4]
 8005c2e:	3a01      	subs	r2, #1
 8005c30:	2a00      	cmp	r2, #0
 8005c32:	6072      	str	r2, [r6, #4]
 8005c34:	dc07      	bgt.n	8005c46 <_scanf_i+0xb6>
 8005c36:	4631      	mov	r1, r6
 8005c38:	4650      	mov	r0, sl
 8005c3a:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8005c3e:	4790      	blx	r2
 8005c40:	2800      	cmp	r0, #0
 8005c42:	f040 8085 	bne.w	8005d50 <_scanf_i+0x1c0>
 8005c46:	f10b 0b01 	add.w	fp, fp, #1
 8005c4a:	f1bb 0f03 	cmp.w	fp, #3
 8005c4e:	d1cb      	bne.n	8005be8 <_scanf_i+0x58>
 8005c50:	6863      	ldr	r3, [r4, #4]
 8005c52:	b90b      	cbnz	r3, 8005c58 <_scanf_i+0xc8>
 8005c54:	230a      	movs	r3, #10
 8005c56:	6063      	str	r3, [r4, #4]
 8005c58:	6863      	ldr	r3, [r4, #4]
 8005c5a:	4945      	ldr	r1, [pc, #276]	@ (8005d70 <_scanf_i+0x1e0>)
 8005c5c:	6960      	ldr	r0, [r4, #20]
 8005c5e:	1ac9      	subs	r1, r1, r3
 8005c60:	f000 f888 	bl	8005d74 <__sccl>
 8005c64:	f04f 0b00 	mov.w	fp, #0
 8005c68:	68a3      	ldr	r3, [r4, #8]
 8005c6a:	6822      	ldr	r2, [r4, #0]
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d03d      	beq.n	8005cec <_scanf_i+0x15c>
 8005c70:	6831      	ldr	r1, [r6, #0]
 8005c72:	6960      	ldr	r0, [r4, #20]
 8005c74:	f891 c000 	ldrb.w	ip, [r1]
 8005c78:	f810 000c 	ldrb.w	r0, [r0, ip]
 8005c7c:	2800      	cmp	r0, #0
 8005c7e:	d035      	beq.n	8005cec <_scanf_i+0x15c>
 8005c80:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8005c84:	d124      	bne.n	8005cd0 <_scanf_i+0x140>
 8005c86:	0510      	lsls	r0, r2, #20
 8005c88:	d522      	bpl.n	8005cd0 <_scanf_i+0x140>
 8005c8a:	f10b 0b01 	add.w	fp, fp, #1
 8005c8e:	f1b9 0f00 	cmp.w	r9, #0
 8005c92:	d003      	beq.n	8005c9c <_scanf_i+0x10c>
 8005c94:	3301      	adds	r3, #1
 8005c96:	f109 39ff 	add.w	r9, r9, #4294967295	@ 0xffffffff
 8005c9a:	60a3      	str	r3, [r4, #8]
 8005c9c:	6873      	ldr	r3, [r6, #4]
 8005c9e:	3b01      	subs	r3, #1
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	6073      	str	r3, [r6, #4]
 8005ca4:	dd1b      	ble.n	8005cde <_scanf_i+0x14e>
 8005ca6:	6833      	ldr	r3, [r6, #0]
 8005ca8:	3301      	adds	r3, #1
 8005caa:	6033      	str	r3, [r6, #0]
 8005cac:	68a3      	ldr	r3, [r4, #8]
 8005cae:	3b01      	subs	r3, #1
 8005cb0:	60a3      	str	r3, [r4, #8]
 8005cb2:	e7d9      	b.n	8005c68 <_scanf_i+0xd8>
 8005cb4:	f1bb 0f02 	cmp.w	fp, #2
 8005cb8:	d1ae      	bne.n	8005c18 <_scanf_i+0x88>
 8005cba:	6822      	ldr	r2, [r4, #0]
 8005cbc:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8005cc0:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8005cc4:	d1c4      	bne.n	8005c50 <_scanf_i+0xc0>
 8005cc6:	2110      	movs	r1, #16
 8005cc8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005ccc:	6061      	str	r1, [r4, #4]
 8005cce:	e7a2      	b.n	8005c16 <_scanf_i+0x86>
 8005cd0:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8005cd4:	6022      	str	r2, [r4, #0]
 8005cd6:	780b      	ldrb	r3, [r1, #0]
 8005cd8:	f805 3b01 	strb.w	r3, [r5], #1
 8005cdc:	e7de      	b.n	8005c9c <_scanf_i+0x10c>
 8005cde:	4631      	mov	r1, r6
 8005ce0:	4650      	mov	r0, sl
 8005ce2:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8005ce6:	4798      	blx	r3
 8005ce8:	2800      	cmp	r0, #0
 8005cea:	d0df      	beq.n	8005cac <_scanf_i+0x11c>
 8005cec:	6823      	ldr	r3, [r4, #0]
 8005cee:	05d9      	lsls	r1, r3, #23
 8005cf0:	d50d      	bpl.n	8005d0e <_scanf_i+0x17e>
 8005cf2:	42bd      	cmp	r5, r7
 8005cf4:	d909      	bls.n	8005d0a <_scanf_i+0x17a>
 8005cf6:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8005cfa:	4632      	mov	r2, r6
 8005cfc:	4650      	mov	r0, sl
 8005cfe:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005d02:	f105 39ff 	add.w	r9, r5, #4294967295	@ 0xffffffff
 8005d06:	4798      	blx	r3
 8005d08:	464d      	mov	r5, r9
 8005d0a:	42bd      	cmp	r5, r7
 8005d0c:	d028      	beq.n	8005d60 <_scanf_i+0x1d0>
 8005d0e:	6822      	ldr	r2, [r4, #0]
 8005d10:	f012 0210 	ands.w	r2, r2, #16
 8005d14:	d113      	bne.n	8005d3e <_scanf_i+0x1ae>
 8005d16:	702a      	strb	r2, [r5, #0]
 8005d18:	4639      	mov	r1, r7
 8005d1a:	6863      	ldr	r3, [r4, #4]
 8005d1c:	4650      	mov	r0, sl
 8005d1e:	9e01      	ldr	r6, [sp, #4]
 8005d20:	47b0      	blx	r6
 8005d22:	f8d8 3000 	ldr.w	r3, [r8]
 8005d26:	6821      	ldr	r1, [r4, #0]
 8005d28:	1d1a      	adds	r2, r3, #4
 8005d2a:	f8c8 2000 	str.w	r2, [r8]
 8005d2e:	f011 0f20 	tst.w	r1, #32
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	d00f      	beq.n	8005d56 <_scanf_i+0x1c6>
 8005d36:	6018      	str	r0, [r3, #0]
 8005d38:	68e3      	ldr	r3, [r4, #12]
 8005d3a:	3301      	adds	r3, #1
 8005d3c:	60e3      	str	r3, [r4, #12]
 8005d3e:	2000      	movs	r0, #0
 8005d40:	6923      	ldr	r3, [r4, #16]
 8005d42:	1bed      	subs	r5, r5, r7
 8005d44:	445d      	add	r5, fp
 8005d46:	442b      	add	r3, r5
 8005d48:	6123      	str	r3, [r4, #16]
 8005d4a:	b007      	add	sp, #28
 8005d4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d50:	f04f 0b00 	mov.w	fp, #0
 8005d54:	e7ca      	b.n	8005cec <_scanf_i+0x15c>
 8005d56:	07ca      	lsls	r2, r1, #31
 8005d58:	bf4c      	ite	mi
 8005d5a:	8018      	strhmi	r0, [r3, #0]
 8005d5c:	6018      	strpl	r0, [r3, #0]
 8005d5e:	e7eb      	b.n	8005d38 <_scanf_i+0x1a8>
 8005d60:	2001      	movs	r0, #1
 8005d62:	e7f2      	b.n	8005d4a <_scanf_i+0x1ba>
 8005d64:	0800627c 	.word	0x0800627c
 8005d68:	08006019 	.word	0x08006019
 8005d6c:	080060f9 	.word	0x080060f9
 8005d70:	080068ed 	.word	0x080068ed

08005d74 <__sccl>:
 8005d74:	b570      	push	{r4, r5, r6, lr}
 8005d76:	780b      	ldrb	r3, [r1, #0]
 8005d78:	4604      	mov	r4, r0
 8005d7a:	2b5e      	cmp	r3, #94	@ 0x5e
 8005d7c:	bf0b      	itete	eq
 8005d7e:	784b      	ldrbeq	r3, [r1, #1]
 8005d80:	1c4a      	addne	r2, r1, #1
 8005d82:	1c8a      	addeq	r2, r1, #2
 8005d84:	2100      	movne	r1, #0
 8005d86:	bf08      	it	eq
 8005d88:	2101      	moveq	r1, #1
 8005d8a:	3801      	subs	r0, #1
 8005d8c:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8005d90:	f800 1f01 	strb.w	r1, [r0, #1]!
 8005d94:	42a8      	cmp	r0, r5
 8005d96:	d1fb      	bne.n	8005d90 <__sccl+0x1c>
 8005d98:	b90b      	cbnz	r3, 8005d9e <__sccl+0x2a>
 8005d9a:	1e50      	subs	r0, r2, #1
 8005d9c:	bd70      	pop	{r4, r5, r6, pc}
 8005d9e:	f081 0101 	eor.w	r1, r1, #1
 8005da2:	4610      	mov	r0, r2
 8005da4:	54e1      	strb	r1, [r4, r3]
 8005da6:	4602      	mov	r2, r0
 8005da8:	f812 5b01 	ldrb.w	r5, [r2], #1
 8005dac:	2d2d      	cmp	r5, #45	@ 0x2d
 8005dae:	d005      	beq.n	8005dbc <__sccl+0x48>
 8005db0:	2d5d      	cmp	r5, #93	@ 0x5d
 8005db2:	d016      	beq.n	8005de2 <__sccl+0x6e>
 8005db4:	2d00      	cmp	r5, #0
 8005db6:	d0f1      	beq.n	8005d9c <__sccl+0x28>
 8005db8:	462b      	mov	r3, r5
 8005dba:	e7f2      	b.n	8005da2 <__sccl+0x2e>
 8005dbc:	7846      	ldrb	r6, [r0, #1]
 8005dbe:	2e5d      	cmp	r6, #93	@ 0x5d
 8005dc0:	d0fa      	beq.n	8005db8 <__sccl+0x44>
 8005dc2:	42b3      	cmp	r3, r6
 8005dc4:	dcf8      	bgt.n	8005db8 <__sccl+0x44>
 8005dc6:	461a      	mov	r2, r3
 8005dc8:	3002      	adds	r0, #2
 8005dca:	3201      	adds	r2, #1
 8005dcc:	4296      	cmp	r6, r2
 8005dce:	54a1      	strb	r1, [r4, r2]
 8005dd0:	dcfb      	bgt.n	8005dca <__sccl+0x56>
 8005dd2:	1af2      	subs	r2, r6, r3
 8005dd4:	3a01      	subs	r2, #1
 8005dd6:	42b3      	cmp	r3, r6
 8005dd8:	bfa8      	it	ge
 8005dda:	2200      	movge	r2, #0
 8005ddc:	1c5d      	adds	r5, r3, #1
 8005dde:	18ab      	adds	r3, r5, r2
 8005de0:	e7e1      	b.n	8005da6 <__sccl+0x32>
 8005de2:	4610      	mov	r0, r2
 8005de4:	e7da      	b.n	8005d9c <__sccl+0x28>

08005de6 <__submore>:
 8005de6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005dea:	460c      	mov	r4, r1
 8005dec:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8005dee:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005df2:	4299      	cmp	r1, r3
 8005df4:	d11b      	bne.n	8005e2e <__submore+0x48>
 8005df6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8005dfa:	f7ff f92d 	bl	8005058 <_malloc_r>
 8005dfe:	b918      	cbnz	r0, 8005e08 <__submore+0x22>
 8005e00:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005e04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005e08:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005e0c:	63a3      	str	r3, [r4, #56]	@ 0x38
 8005e0e:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8005e12:	6360      	str	r0, [r4, #52]	@ 0x34
 8005e14:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8005e18:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8005e1c:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8005e20:	7043      	strb	r3, [r0, #1]
 8005e22:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8005e26:	7003      	strb	r3, [r0, #0]
 8005e28:	6020      	str	r0, [r4, #0]
 8005e2a:	2000      	movs	r0, #0
 8005e2c:	e7ea      	b.n	8005e04 <__submore+0x1e>
 8005e2e:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8005e30:	0077      	lsls	r7, r6, #1
 8005e32:	463a      	mov	r2, r7
 8005e34:	f000 f848 	bl	8005ec8 <_realloc_r>
 8005e38:	4605      	mov	r5, r0
 8005e3a:	2800      	cmp	r0, #0
 8005e3c:	d0e0      	beq.n	8005e00 <__submore+0x1a>
 8005e3e:	eb00 0806 	add.w	r8, r0, r6
 8005e42:	4601      	mov	r1, r0
 8005e44:	4632      	mov	r2, r6
 8005e46:	4640      	mov	r0, r8
 8005e48:	f7ff f88e 	bl	8004f68 <memcpy>
 8005e4c:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8005e50:	f8c4 8000 	str.w	r8, [r4]
 8005e54:	e7e9      	b.n	8005e2a <__submore+0x44>

08005e56 <memmove>:
 8005e56:	4288      	cmp	r0, r1
 8005e58:	b510      	push	{r4, lr}
 8005e5a:	eb01 0402 	add.w	r4, r1, r2
 8005e5e:	d902      	bls.n	8005e66 <memmove+0x10>
 8005e60:	4284      	cmp	r4, r0
 8005e62:	4623      	mov	r3, r4
 8005e64:	d807      	bhi.n	8005e76 <memmove+0x20>
 8005e66:	1e43      	subs	r3, r0, #1
 8005e68:	42a1      	cmp	r1, r4
 8005e6a:	d008      	beq.n	8005e7e <memmove+0x28>
 8005e6c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005e70:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005e74:	e7f8      	b.n	8005e68 <memmove+0x12>
 8005e76:	4601      	mov	r1, r0
 8005e78:	4402      	add	r2, r0
 8005e7a:	428a      	cmp	r2, r1
 8005e7c:	d100      	bne.n	8005e80 <memmove+0x2a>
 8005e7e:	bd10      	pop	{r4, pc}
 8005e80:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005e84:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005e88:	e7f7      	b.n	8005e7a <memmove+0x24>
	...

08005e8c <_sbrk_r>:
 8005e8c:	b538      	push	{r3, r4, r5, lr}
 8005e8e:	2300      	movs	r3, #0
 8005e90:	4d05      	ldr	r5, [pc, #20]	@ (8005ea8 <_sbrk_r+0x1c>)
 8005e92:	4604      	mov	r4, r0
 8005e94:	4608      	mov	r0, r1
 8005e96:	602b      	str	r3, [r5, #0]
 8005e98:	f7fc fb08 	bl	80024ac <_sbrk>
 8005e9c:	1c43      	adds	r3, r0, #1
 8005e9e:	d102      	bne.n	8005ea6 <_sbrk_r+0x1a>
 8005ea0:	682b      	ldr	r3, [r5, #0]
 8005ea2:	b103      	cbz	r3, 8005ea6 <_sbrk_r+0x1a>
 8005ea4:	6023      	str	r3, [r4, #0]
 8005ea6:	bd38      	pop	{r3, r4, r5, pc}
 8005ea8:	20000330 	.word	0x20000330

08005eac <memchr>:
 8005eac:	4603      	mov	r3, r0
 8005eae:	b510      	push	{r4, lr}
 8005eb0:	b2c9      	uxtb	r1, r1
 8005eb2:	4402      	add	r2, r0
 8005eb4:	4293      	cmp	r3, r2
 8005eb6:	4618      	mov	r0, r3
 8005eb8:	d101      	bne.n	8005ebe <memchr+0x12>
 8005eba:	2000      	movs	r0, #0
 8005ebc:	e003      	b.n	8005ec6 <memchr+0x1a>
 8005ebe:	7804      	ldrb	r4, [r0, #0]
 8005ec0:	3301      	adds	r3, #1
 8005ec2:	428c      	cmp	r4, r1
 8005ec4:	d1f6      	bne.n	8005eb4 <memchr+0x8>
 8005ec6:	bd10      	pop	{r4, pc}

08005ec8 <_realloc_r>:
 8005ec8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ecc:	4607      	mov	r7, r0
 8005ece:	4614      	mov	r4, r2
 8005ed0:	460d      	mov	r5, r1
 8005ed2:	b921      	cbnz	r1, 8005ede <_realloc_r+0x16>
 8005ed4:	4611      	mov	r1, r2
 8005ed6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005eda:	f7ff b8bd 	b.w	8005058 <_malloc_r>
 8005ede:	b92a      	cbnz	r2, 8005eec <_realloc_r+0x24>
 8005ee0:	f7ff f850 	bl	8004f84 <_free_r>
 8005ee4:	4625      	mov	r5, r4
 8005ee6:	4628      	mov	r0, r5
 8005ee8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005eec:	f000 f906 	bl	80060fc <_malloc_usable_size_r>
 8005ef0:	4284      	cmp	r4, r0
 8005ef2:	4606      	mov	r6, r0
 8005ef4:	d802      	bhi.n	8005efc <_realloc_r+0x34>
 8005ef6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005efa:	d8f4      	bhi.n	8005ee6 <_realloc_r+0x1e>
 8005efc:	4621      	mov	r1, r4
 8005efe:	4638      	mov	r0, r7
 8005f00:	f7ff f8aa 	bl	8005058 <_malloc_r>
 8005f04:	4680      	mov	r8, r0
 8005f06:	b908      	cbnz	r0, 8005f0c <_realloc_r+0x44>
 8005f08:	4645      	mov	r5, r8
 8005f0a:	e7ec      	b.n	8005ee6 <_realloc_r+0x1e>
 8005f0c:	42b4      	cmp	r4, r6
 8005f0e:	4622      	mov	r2, r4
 8005f10:	4629      	mov	r1, r5
 8005f12:	bf28      	it	cs
 8005f14:	4632      	movcs	r2, r6
 8005f16:	f7ff f827 	bl	8004f68 <memcpy>
 8005f1a:	4629      	mov	r1, r5
 8005f1c:	4638      	mov	r0, r7
 8005f1e:	f7ff f831 	bl	8004f84 <_free_r>
 8005f22:	e7f1      	b.n	8005f08 <_realloc_r+0x40>

08005f24 <_strtol_l.isra.0>:
 8005f24:	2b24      	cmp	r3, #36	@ 0x24
 8005f26:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005f2a:	4686      	mov	lr, r0
 8005f2c:	4690      	mov	r8, r2
 8005f2e:	d801      	bhi.n	8005f34 <_strtol_l.isra.0+0x10>
 8005f30:	2b01      	cmp	r3, #1
 8005f32:	d106      	bne.n	8005f42 <_strtol_l.isra.0+0x1e>
 8005f34:	f7fe ffec 	bl	8004f10 <__errno>
 8005f38:	2316      	movs	r3, #22
 8005f3a:	6003      	str	r3, [r0, #0]
 8005f3c:	2000      	movs	r0, #0
 8005f3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f42:	460d      	mov	r5, r1
 8005f44:	4833      	ldr	r0, [pc, #204]	@ (8006014 <_strtol_l.isra.0+0xf0>)
 8005f46:	462a      	mov	r2, r5
 8005f48:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005f4c:	5d06      	ldrb	r6, [r0, r4]
 8005f4e:	f016 0608 	ands.w	r6, r6, #8
 8005f52:	d1f8      	bne.n	8005f46 <_strtol_l.isra.0+0x22>
 8005f54:	2c2d      	cmp	r4, #45	@ 0x2d
 8005f56:	d110      	bne.n	8005f7a <_strtol_l.isra.0+0x56>
 8005f58:	2601      	movs	r6, #1
 8005f5a:	782c      	ldrb	r4, [r5, #0]
 8005f5c:	1c95      	adds	r5, r2, #2
 8005f5e:	f033 0210 	bics.w	r2, r3, #16
 8005f62:	d115      	bne.n	8005f90 <_strtol_l.isra.0+0x6c>
 8005f64:	2c30      	cmp	r4, #48	@ 0x30
 8005f66:	d10d      	bne.n	8005f84 <_strtol_l.isra.0+0x60>
 8005f68:	782a      	ldrb	r2, [r5, #0]
 8005f6a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8005f6e:	2a58      	cmp	r2, #88	@ 0x58
 8005f70:	d108      	bne.n	8005f84 <_strtol_l.isra.0+0x60>
 8005f72:	786c      	ldrb	r4, [r5, #1]
 8005f74:	3502      	adds	r5, #2
 8005f76:	2310      	movs	r3, #16
 8005f78:	e00a      	b.n	8005f90 <_strtol_l.isra.0+0x6c>
 8005f7a:	2c2b      	cmp	r4, #43	@ 0x2b
 8005f7c:	bf04      	itt	eq
 8005f7e:	782c      	ldrbeq	r4, [r5, #0]
 8005f80:	1c95      	addeq	r5, r2, #2
 8005f82:	e7ec      	b.n	8005f5e <_strtol_l.isra.0+0x3a>
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d1f6      	bne.n	8005f76 <_strtol_l.isra.0+0x52>
 8005f88:	2c30      	cmp	r4, #48	@ 0x30
 8005f8a:	bf14      	ite	ne
 8005f8c:	230a      	movne	r3, #10
 8005f8e:	2308      	moveq	r3, #8
 8005f90:	2200      	movs	r2, #0
 8005f92:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8005f96:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 8005f9a:	fbbc f9f3 	udiv	r9, ip, r3
 8005f9e:	4610      	mov	r0, r2
 8005fa0:	fb03 ca19 	mls	sl, r3, r9, ip
 8005fa4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8005fa8:	2f09      	cmp	r7, #9
 8005faa:	d80f      	bhi.n	8005fcc <_strtol_l.isra.0+0xa8>
 8005fac:	463c      	mov	r4, r7
 8005fae:	42a3      	cmp	r3, r4
 8005fb0:	dd1b      	ble.n	8005fea <_strtol_l.isra.0+0xc6>
 8005fb2:	1c57      	adds	r7, r2, #1
 8005fb4:	d007      	beq.n	8005fc6 <_strtol_l.isra.0+0xa2>
 8005fb6:	4581      	cmp	r9, r0
 8005fb8:	d314      	bcc.n	8005fe4 <_strtol_l.isra.0+0xc0>
 8005fba:	d101      	bne.n	8005fc0 <_strtol_l.isra.0+0x9c>
 8005fbc:	45a2      	cmp	sl, r4
 8005fbe:	db11      	blt.n	8005fe4 <_strtol_l.isra.0+0xc0>
 8005fc0:	2201      	movs	r2, #1
 8005fc2:	fb00 4003 	mla	r0, r0, r3, r4
 8005fc6:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005fca:	e7eb      	b.n	8005fa4 <_strtol_l.isra.0+0x80>
 8005fcc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8005fd0:	2f19      	cmp	r7, #25
 8005fd2:	d801      	bhi.n	8005fd8 <_strtol_l.isra.0+0xb4>
 8005fd4:	3c37      	subs	r4, #55	@ 0x37
 8005fd6:	e7ea      	b.n	8005fae <_strtol_l.isra.0+0x8a>
 8005fd8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8005fdc:	2f19      	cmp	r7, #25
 8005fde:	d804      	bhi.n	8005fea <_strtol_l.isra.0+0xc6>
 8005fe0:	3c57      	subs	r4, #87	@ 0x57
 8005fe2:	e7e4      	b.n	8005fae <_strtol_l.isra.0+0x8a>
 8005fe4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005fe8:	e7ed      	b.n	8005fc6 <_strtol_l.isra.0+0xa2>
 8005fea:	1c53      	adds	r3, r2, #1
 8005fec:	d108      	bne.n	8006000 <_strtol_l.isra.0+0xdc>
 8005fee:	2322      	movs	r3, #34	@ 0x22
 8005ff0:	4660      	mov	r0, ip
 8005ff2:	f8ce 3000 	str.w	r3, [lr]
 8005ff6:	f1b8 0f00 	cmp.w	r8, #0
 8005ffa:	d0a0      	beq.n	8005f3e <_strtol_l.isra.0+0x1a>
 8005ffc:	1e69      	subs	r1, r5, #1
 8005ffe:	e006      	b.n	800600e <_strtol_l.isra.0+0xea>
 8006000:	b106      	cbz	r6, 8006004 <_strtol_l.isra.0+0xe0>
 8006002:	4240      	negs	r0, r0
 8006004:	f1b8 0f00 	cmp.w	r8, #0
 8006008:	d099      	beq.n	8005f3e <_strtol_l.isra.0+0x1a>
 800600a:	2a00      	cmp	r2, #0
 800600c:	d1f6      	bne.n	8005ffc <_strtol_l.isra.0+0xd8>
 800600e:	f8c8 1000 	str.w	r1, [r8]
 8006012:	e794      	b.n	8005f3e <_strtol_l.isra.0+0x1a>
 8006014:	080068f9 	.word	0x080068f9

08006018 <_strtol_r>:
 8006018:	f7ff bf84 	b.w	8005f24 <_strtol_l.isra.0>

0800601c <_strtoul_l.isra.0>:
 800601c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006020:	4686      	mov	lr, r0
 8006022:	460d      	mov	r5, r1
 8006024:	4e33      	ldr	r6, [pc, #204]	@ (80060f4 <_strtoul_l.isra.0+0xd8>)
 8006026:	4628      	mov	r0, r5
 8006028:	f815 4b01 	ldrb.w	r4, [r5], #1
 800602c:	5d37      	ldrb	r7, [r6, r4]
 800602e:	f017 0708 	ands.w	r7, r7, #8
 8006032:	d1f8      	bne.n	8006026 <_strtoul_l.isra.0+0xa>
 8006034:	2c2d      	cmp	r4, #45	@ 0x2d
 8006036:	d110      	bne.n	800605a <_strtoul_l.isra.0+0x3e>
 8006038:	2701      	movs	r7, #1
 800603a:	782c      	ldrb	r4, [r5, #0]
 800603c:	1c85      	adds	r5, r0, #2
 800603e:	f033 0010 	bics.w	r0, r3, #16
 8006042:	d115      	bne.n	8006070 <_strtoul_l.isra.0+0x54>
 8006044:	2c30      	cmp	r4, #48	@ 0x30
 8006046:	d10d      	bne.n	8006064 <_strtoul_l.isra.0+0x48>
 8006048:	7828      	ldrb	r0, [r5, #0]
 800604a:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800604e:	2858      	cmp	r0, #88	@ 0x58
 8006050:	d108      	bne.n	8006064 <_strtoul_l.isra.0+0x48>
 8006052:	786c      	ldrb	r4, [r5, #1]
 8006054:	3502      	adds	r5, #2
 8006056:	2310      	movs	r3, #16
 8006058:	e00a      	b.n	8006070 <_strtoul_l.isra.0+0x54>
 800605a:	2c2b      	cmp	r4, #43	@ 0x2b
 800605c:	bf04      	itt	eq
 800605e:	782c      	ldrbeq	r4, [r5, #0]
 8006060:	1c85      	addeq	r5, r0, #2
 8006062:	e7ec      	b.n	800603e <_strtoul_l.isra.0+0x22>
 8006064:	2b00      	cmp	r3, #0
 8006066:	d1f6      	bne.n	8006056 <_strtoul_l.isra.0+0x3a>
 8006068:	2c30      	cmp	r4, #48	@ 0x30
 800606a:	bf14      	ite	ne
 800606c:	230a      	movne	r3, #10
 800606e:	2308      	moveq	r3, #8
 8006070:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 8006074:	fbb8 f8f3 	udiv	r8, r8, r3
 8006078:	2600      	movs	r6, #0
 800607a:	fb03 f908 	mul.w	r9, r3, r8
 800607e:	4630      	mov	r0, r6
 8006080:	ea6f 0909 	mvn.w	r9, r9
 8006084:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8006088:	f1bc 0f09 	cmp.w	ip, #9
 800608c:	d810      	bhi.n	80060b0 <_strtoul_l.isra.0+0x94>
 800608e:	4664      	mov	r4, ip
 8006090:	42a3      	cmp	r3, r4
 8006092:	dd1e      	ble.n	80060d2 <_strtoul_l.isra.0+0xb6>
 8006094:	f1b6 3fff 	cmp.w	r6, #4294967295	@ 0xffffffff
 8006098:	d007      	beq.n	80060aa <_strtoul_l.isra.0+0x8e>
 800609a:	4580      	cmp	r8, r0
 800609c:	d316      	bcc.n	80060cc <_strtoul_l.isra.0+0xb0>
 800609e:	d101      	bne.n	80060a4 <_strtoul_l.isra.0+0x88>
 80060a0:	45a1      	cmp	r9, r4
 80060a2:	db13      	blt.n	80060cc <_strtoul_l.isra.0+0xb0>
 80060a4:	2601      	movs	r6, #1
 80060a6:	fb00 4003 	mla	r0, r0, r3, r4
 80060aa:	f815 4b01 	ldrb.w	r4, [r5], #1
 80060ae:	e7e9      	b.n	8006084 <_strtoul_l.isra.0+0x68>
 80060b0:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 80060b4:	f1bc 0f19 	cmp.w	ip, #25
 80060b8:	d801      	bhi.n	80060be <_strtoul_l.isra.0+0xa2>
 80060ba:	3c37      	subs	r4, #55	@ 0x37
 80060bc:	e7e8      	b.n	8006090 <_strtoul_l.isra.0+0x74>
 80060be:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 80060c2:	f1bc 0f19 	cmp.w	ip, #25
 80060c6:	d804      	bhi.n	80060d2 <_strtoul_l.isra.0+0xb6>
 80060c8:	3c57      	subs	r4, #87	@ 0x57
 80060ca:	e7e1      	b.n	8006090 <_strtoul_l.isra.0+0x74>
 80060cc:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
 80060d0:	e7eb      	b.n	80060aa <_strtoul_l.isra.0+0x8e>
 80060d2:	1c73      	adds	r3, r6, #1
 80060d4:	d106      	bne.n	80060e4 <_strtoul_l.isra.0+0xc8>
 80060d6:	2322      	movs	r3, #34	@ 0x22
 80060d8:	4630      	mov	r0, r6
 80060da:	f8ce 3000 	str.w	r3, [lr]
 80060de:	b932      	cbnz	r2, 80060ee <_strtoul_l.isra.0+0xd2>
 80060e0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80060e4:	b107      	cbz	r7, 80060e8 <_strtoul_l.isra.0+0xcc>
 80060e6:	4240      	negs	r0, r0
 80060e8:	2a00      	cmp	r2, #0
 80060ea:	d0f9      	beq.n	80060e0 <_strtoul_l.isra.0+0xc4>
 80060ec:	b106      	cbz	r6, 80060f0 <_strtoul_l.isra.0+0xd4>
 80060ee:	1e69      	subs	r1, r5, #1
 80060f0:	6011      	str	r1, [r2, #0]
 80060f2:	e7f5      	b.n	80060e0 <_strtoul_l.isra.0+0xc4>
 80060f4:	080068f9 	.word	0x080068f9

080060f8 <_strtoul_r>:
 80060f8:	f7ff bf90 	b.w	800601c <_strtoul_l.isra.0>

080060fc <_malloc_usable_size_r>:
 80060fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006100:	1f18      	subs	r0, r3, #4
 8006102:	2b00      	cmp	r3, #0
 8006104:	bfbc      	itt	lt
 8006106:	580b      	ldrlt	r3, [r1, r0]
 8006108:	18c0      	addlt	r0, r0, r3
 800610a:	4770      	bx	lr

0800610c <_init>:
 800610c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800610e:	bf00      	nop
 8006110:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006112:	bc08      	pop	{r3}
 8006114:	469e      	mov	lr, r3
 8006116:	4770      	bx	lr

08006118 <_fini>:
 8006118:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800611a:	bf00      	nop
 800611c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800611e:	bc08      	pop	{r3}
 8006120:	469e      	mov	lr, r3
 8006122:	4770      	bx	lr
