--Structural modeling describes the interconnection of components or entities (like gates, 
--modules, or other components). Itâ€™s like connecting pieces of hardware together. You 
--instantiate entities and wire them together to form a larger system.

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity mux2t1_STR is
    Port ( i_D0 : in STD_LOGIC;
           i_D1 : in STD_LOGIC;
           o_O : out STD_LOGIC);
end mux2t1_STR;

architecture Structural of mux2t1_STR is

    component org2
  port(i_A          : in std_logic;
       i_B          : in std_logic;
       o_F          : out std_logic);
    end component;

    component invg
  port(i_A          : in std_logic;
       o_F          : out std_logic);
    end component;

    component andg2
  port(i_A          : in std_logic;
       i_B          : in std_logic;
       o_F          : out std_logic);
    end component;

    signal signal1, signa2, signa3 : STD_LOGIC;

begin
    

	NOT: invg Port map (i_D0, B);
    XOR1: XOR_Gate Port map (A, B, temp1);
    XOR2: XOR_Gate Port map (temp1, Cin, Sum);
    AND1: AND_Gate Port map (A, B, temp2);
    AND2: AND_Gate Port map (temp1, Cin, temp3);
    OR1: OR_Gate Port map (temp2, temp3, Cout);

end Structural;

