property a1;
@(posedge clk) (StartIdle == 1) |=> (StateDrop == 0);
endproperty
assert_a1: assert property(a1);

property a7;
@(posedge clk) (StartDrop == 1) |=> (StateDrop == 1);
endproperty
assert_a7: assert property(a7);

property a8;
@(posedge clk) (StateDrop == 1 & StartIdle == 0) |=> (StateDrop == 1);
endproperty
assert_a8: assert property(a8);

property a4;
@(posedge clk) (StateSFD == 1 & StartDrop == 0) |=> (StateDrop == 0);
endproperty
assert_a4: assert property(a4);

property a5;
@(posedge clk) (StateData[0] == 1 & StartDrop == 0) |=> (StateDrop == 0);
endproperty
assert_a5: assert property(a5);

property a0;
@(posedge clk) (StatePreamble == 1) |=> (StateDrop == 0);
endproperty
assert_a0: assert property(a0);

property a2;
@(posedge clk) (StateData1 == 1) |=> (StateDrop == 0);
endproperty
assert_a2: assert property(a2);

property a3;
@(posedge clk) (MRxDV == 0) |=> (StateDrop == 0);
endproperty
assert_a3: assert property(a3);

property a6;
@(posedge clk) (Transmitting == 0 & StateIdle == 1) |=> (StateDrop == 0);
endproperty
assert_a6: assert property(a6);

