<!DOCTYPE html>
<html lang="es">
<head>
<meta charset="utf-8">
<meta name="viewport" content="width=device-width, initial-scale=1">
<title>¿Qué hay bajó el capó de tu máquina? | Make it So!</title>
<link href="../../assets/css/all-nocdn.css" rel="stylesheet" type="text/css">
<meta name="theme-color" content="#5670d4">
<meta name="generator" content="Nikola (getnikola.com)">
<link rel="alternate" type="application/rss+xml" title="RSS" hreflang="es" href="../../rss.xml">
<link rel="canonical" href="http://lecovi.github.io/blog/que-hay-bajo-el-capo-de-tu-maquina/">
<!--[if lt IE 9]><script src="../../assets/js/html5.js"></script><![endif]--><link href="https://fonts.googleapis.com/css?family=Open+Sans:400,300,300italic,400italic,600,600italic,700,700italic,800,800italic" rel="stylesheet" type="text/css">
<link rel="stylesheet" href="https://use.fontawesome.com/releases/v5.5.0/css/all.css" integrity="sha384-B4dIYHKNBt8Bc12p+WXckhzcICo0wtJAoU8YZTY5qE0Id1GSseTk6S+L3BlXeVIU" crossorigin="anonymous">
<link href="../../assets/styles.css" rel="stylesheet" type="text/css">
<meta name="author" content="Leandro E. Colombo Viña">
<link rel="prev" href="../los-lenguajes-de-programacion-mas-populares-del-2014/" title="Los lenguajes de programación más populares del 2014" type="text/html">
<link rel="next" href="../10-programas-escritos-en-python/" title="10 programas escritos en Python" type="text/html">
<meta property="og:site_name" content="Make it So!">
<meta property="og:title" content="¿Qué hay bajó el capó de tu máquina?">
<meta property="og:url" content="http://lecovi.github.io/blog/que-hay-bajo-el-capo-de-tu-maquina/">
<meta property="og:description" content="Les comparto un artículo interesante sobre arquitectura de computadoras y cómo con simples comandos de consola podemos ver de qué está hecha nuestra compu.

En este artículo voy a presentar diferentes">
<meta property="og:type" content="article">
<meta property="article:published_time" content="2014-08-25T09:53:39-03:00">
<meta property="article:tag" content="arquitectura">
<meta property="article:tag" content="cpu">
</head>
<body>
<a href="#content" class="sr-only sr-only-focusable">Ir al contenido principal</a>

<!-- Menubar -->

<nav class="navbar navbar-inverse navbar-fixed-top"><div class="container">
<!-- This keeps the margins nice -->
        <div class="navbar-header">
            <button type="button" class="navbar-toggle collapsed" data-toggle="collapse" data-target="#bs-navbar" aria-controls="bs-navbar" aria-expanded="false">
            <span class="sr-only">Toggle navigation</span>
            <span class="icon-bar"></span>
            <span class="icon-bar"></span>
            <span class="icon-bar"></span>
            </button>
            <a class="navbar-brand" href="http://lecovi.github.io/">

                <span id="blog-title">Make it So!</span>
            </a>
        </div>
<!-- /.navbar-header -->
        <div class="collapse navbar-collapse" id="bs-navbar" aria-expanded="false">
            <ul class="nav navbar-nav">
<li>
<a href="../"><i class="fas fa-pencil-alt"></i> Blog</a>
            </li>
<li class="dropdown">
<a href="#" class="dropdown-toggle" data-toggle="dropdown" aria-haspopup="true" aria-expanded="false"><i class="fa fa-university"></i> Cursos <b class="caret"></b></a>
            <ul class="dropdown-menu">
<li>
<a href="../../cfp"><i class="fab fa-linux"></i> <strong>Centro de Formación Profesional<strong></strong></strong></a>
                    </li>
<li>
<a href="../../cfp/prog/">  <i class="fas fa-code-branch"></i>  Técnicas de Programación</a>
                    </li>
<li>
<a href="../../ifts"><i class="fas fa-graduation-cap"></i> <strong>Terciario<strong></strong></strong></a>
                    </li>
<li>
<a href="../../ifts/arq/">  <i class="fa fa-laptop"></i> Arquitectura de Computadoras</a>
                    </li>
<li>
<a href="../../ifts/dlo/">  <i class="fa fa-sitemap"></i> Diagramación Lógica</a>
                    </li>
<li>
<a href="../../ifts/edd/">  <i class="fa fa-database"></i> Estructura de Datos</a>
                    </li>
<li>
<a href="../../ifts/par/">  <i class="fa fa-code"></i> Paradigmas de Programación</a>
                    </li>
<li>
<a href="../../ifts/ana/">  <i class="fab fa-trello"></i> Análisis de Sistemas</a>
                    </li>
<li>
<a href="../../bitson"><i class="fas fa-users"></i> <strong>BITSON<strong></strong></strong></a>
                    </li>
<li>
<a href="../../bitson/pyintro2018/">  <i class="fab fa-python"></i> Taller de Introducción a Python #PyConAR2018</a>
                    </li>
<li>
<a href="../../bitson/prog-sl/">  <i class="fa fa-keyboard-o"></i> Programación con Software Libre</a>
                    </li>
<li>
<a href="../../bitson/olin/">  <i class="fa fa-terminal"></i> Operador Básico GNU/Linux</a>
                    </li>
<li>
<a href="../../bitson/reli/">  <i class="fab fa-qq"></i> Administración de Redes con GNU/Linux</a>
            </li>
</ul>
</li>
<li>
<a href="../../resources/"><i class="fa fa-wrench"></i> Recursos</a>
                </li>
<li>
<a href="../../archive.html"><i class="fa fa-archive"></i> Archivo</a>
                </li>
<li>
<a href="../../categories/"><i class="fa fa-tags"></i> Etiquetas</a>
                </li>
<li>
<a href="../../rss.xml"><i class="fa fa-rss"></i> RSS</a>

                
            </li>
</ul>
<ul class="nav navbar-nav navbar-right">
<li>
    <a href="index.rst" id="sourcelink">Código fuente</a>
    </li>

                
            </ul>
</div>
<!-- /.navbar-collapse -->
    </div>
<!-- /.container -->
</nav><!-- End of Menubar --><div class="container" id="content" role="main">
    <div class="body-content">
        <!--Body content-->
        <div class="row">
            
            
<article class="post-text h-entry hentry postpage" itemscope="itemscope" itemtype="http://schema.org/Article"><header><h1 class="p-name entry-title" itemprop="headline name"><a href="." class="u-url">¿Qué hay bajó el capó de tu máquina?</a></h1>

        <div class="metadata">
            <p class="byline author vcard"><span class="byline-name fn">
                    Leandro E. Colombo Viña
            </span></p>
            <p class="dateline"><a href="." rel="bookmark"><time class="published dt-published" datetime="2014-08-25T09:53:39-03:00" itemprop="datePublished" title="2014-08-25 09:53">2014-08-25 09:53</time></a></p>
                <p class="commentline">
        
    <a href="#disqus_thread" data-disqus-identifier="cache/posts/que-hay-bajo-el-capo-de-tu-maquina.html">Comments</a>


            
        </p>
<p class="sourceline"><a href="index.rst" id="sourcelink">Código fuente</a></p>

                    <p class="linkline"><a href="http://www.linuxito.com/gnu-linux/nivel-alto/386-que-hay-bajo-el-capo-de-tu-maquina" target="_blank">Sitio original</a></p>
        </div>
        

    </header><div class="e-content entry-content" itemprop="articleBody text">
    <div>
<p>Les comparto un artículo interesante sobre arquitectura de computadoras y cómo con simples comandos de consola podemos ver de qué está hecha nuestra compu.</p>
<!-- TEASER_END -->
<p>En este artículo voy a presentar diferentes técnicas y herramientas para obtener
información detallada acerca del procesador o CPU de un sistema, como siempre
desde GNU/Linux.</p>
<p>Este cuatrimestre estoy desempeñándome como ayudante en la cátedra "Arquitectura
de Computadoras" para la carrera de Ingeniería en Computación. Una de las
mejores materias de la carrera si me preguntan, donde se explora a fondo el
procesador o CPU (Central Processing Unit), el corazón de todo sistema
informático. En la materia se cubre una gran cantidad de temas, desde técnicas
digitales, circuitos secuenciales, circuitos aritméticos (sumadores,
multiplicadores, divisores), pasando por pipelining, caché y memoria, hasta
otros tópicos más avanzados como ILP (paralelismo a nivel de instrucciones) y
arquitecturas múltiple issue (como superescalares y VLIW, Very Long Instruction
Word).</p>
<p>En fin, una cantidad importante de temas altamente interesantes para los amantes
de los fierros y la electrónica. Claro que lamentablemente muchos estudiantes
están enfocados en hacer una carrera en la industria del desarrollo de software,
por lo que estos temas les resultan aburridos, tediosos o poco interesantes (así
funciona el software después...).</p>
<p>Es cierto que algunos de los conocimientos más avanzados entre estos temas no se
aplicarán luego en el ámbito laboral, salvo claro que algún día terminemos
trabajando en Intel o AMD (el sueño del pibe...), por citar ejemplos. Pero es
imprescindible conocer cómo trabaja un procesador para así poder desarrollar
código eficiente, por más que se trate de código de alto nivel.</p>
<p>Para tratar de motivar a los alumnos, se intenta bajar a tierra estos conceptos
(pipeline, cores, frecuencia, caché, etc.) que parecen tan abstractos, perdidos
en un espacio microscópico dentro de una pastilla de silicio... O más que bajar
a tierra, abrir el capó (o cofre como llaman en otros lares) y ver que "motor"
tiene nuestra máquina, qué hay <em>"under the hood"</em>.</p>
<div class="section" id="informacion-general-del-procesador">
<h2>Información general del procesador</h2>
<p>Seguramente todos sepan cómo obtener información del procesador desde el
filesystem <tt class="docutils literal">/proc</tt> (el pseudo-filesystem que funciona como interfaz a las estructuras de datos del kernel Linux), ya que es la forma más común y conocida:</p>
<pre class="code console"><a name="rest_code_1497b95de0f34309b286a90b4b24f09e-1"></a><span class="gp">[root@hal9000 ~]#</span> cat /proc/cpuinfo
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-2"></a><span class="go">processor       : 0</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-3"></a><span class="go">vendor_id       : GenuineIntel</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-4"></a><span class="go">cpu family      : 6</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-5"></a><span class="go">model           : 42</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-6"></a><span class="go">model name      : Intel(R) Core(TM) i3-2100 CPU @ 3.10GHz</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-7"></a><span class="go">stepping        : 7</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-8"></a><span class="go">cpu MHz         : 1600.000</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-9"></a><span class="go">cache size      : 3072 KB</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-10"></a><span class="go">physical id     : 0</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-11"></a><span class="go">siblings        : 4</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-12"></a><span class="go">core id         : 0</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-13"></a><span class="go">cpu cores       : 2</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-14"></a><span class="go">apicid          : 0</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-15"></a><span class="go">initial apicid  : 0</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-16"></a><span class="go">fpu             : yes</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-17"></a><span class="go">fpu_exception   : yes</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-18"></a><span class="go">cpuid level     : 13</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-19"></a><span class="go">wp              : yes</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-20"></a><span class="go">flags           : fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx rdtscp lm constant_tsc arch_perfmon pebs bts rep_good xtopology nonstop_tsc aperfmperf pni pclmulqdq dtes64 monitor ds_cpl vmx est tm2 ssse3 cx16 xtpr pdcm pcid sse4_1 sse4_2 popcnt tsc_deadline_timer xsave avx lahf_lm arat epb xsaveopt pln pts dts tpr_shadow vnmi flexpriority ept vpid</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-21"></a><span class="go">bogomips        : 6186.44</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-22"></a><span class="go">clflush size    : 64</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-23"></a><span class="go">cache_alignment : 64</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-24"></a><span class="go">address sizes   : 36 bits physical, 48 bits virtual</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-25"></a><span class="go">power management:</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-26"></a>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-27"></a><span class="go">processor       : 1</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-28"></a><span class="go">vendor_id       : GenuineIntel</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-29"></a><span class="go">cpu family      : 6</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-30"></a><span class="go">model           : 42</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-31"></a><span class="go">model name      : Intel(R) Core(TM) i3-2100 CPU @ 3.10GHz</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-32"></a><span class="go">stepping        : 7</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-33"></a><span class="go">cpu MHz         : 1600.000</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-34"></a><span class="go">cache size      : 3072 KB</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-35"></a><span class="go">physical id     : 0</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-36"></a><span class="go">siblings        : 4</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-37"></a><span class="go">core id         : 1</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-38"></a><span class="go">cpu cores       : 2</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-39"></a><span class="go">apicid          : 2</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-40"></a><span class="go">initial apicid  : 2</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-41"></a><span class="go">fpu             : yes</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-42"></a><span class="go">fpu_exception   : yes</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-43"></a><span class="go">cpuid level     : 13</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-44"></a><span class="go">wp              : yes</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-45"></a><span class="go">flags           : fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx rdtscp lm constant_tsc arch_perfmon pebs bts rep_good xtopology nonstop_tsc aperfmperf pni pclmulqdq dtes64 monitor ds_cpl vmx est tm2 ssse3 cx16 xtpr pdcm pcid sse4_1 sse4_2 popcnt tsc_deadline_timer xsave avx lahf_lm arat epb xsaveopt pln pts dts tpr_shadow vnmi flexpriority ept vpid</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-46"></a><span class="go">bogomips        : 6186.44</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-47"></a><span class="go">clflush size    : 64</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-48"></a><span class="go">cache_alignment : 64</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-49"></a><span class="go">address sizes   : 36 bits physical, 48 bits virtual</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-50"></a><span class="go">power management:</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-51"></a>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-52"></a><span class="go">processor       : 2</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-53"></a><span class="go">vendor_id       : GenuineIntel</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-54"></a><span class="go">cpu family      : 6</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-55"></a><span class="go">model           : 42</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-56"></a><span class="go">model name      : Intel(R) Core(TM) i3-2100 CPU @ 3.10GHz</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-57"></a><span class="go">stepping        : 7</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-58"></a><span class="go">cpu MHz         : 1600.000</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-59"></a><span class="go">cache size      : 3072 KB</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-60"></a><span class="go">physical id     : 0</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-61"></a><span class="go">siblings        : 4</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-62"></a><span class="go">core id         : 0</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-63"></a><span class="go">cpu cores       : 2</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-64"></a><span class="go">apicid          : 1</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-65"></a><span class="go">initial apicid  : 1</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-66"></a><span class="go">fpu             : yes</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-67"></a><span class="go">fpu_exception   : yes</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-68"></a><span class="go">cpuid level     : 13</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-69"></a><span class="go">wp              : yes</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-70"></a><span class="go">flags           : fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx rdtscp lm constant_tsc arch_perfmon pebs bts rep_good xtopology nonstop_tsc aperfmperf pni pclmulqdq dtes64 monitor ds_cpl vmx est tm2 ssse3 cx16 xtpr pdcm pcid sse4_1 sse4_2 popcnt tsc_deadline_timer xsave avx lahf_lm arat epb xsaveopt pln pts dts tpr_shadow vnmi flexpriority ept vpid</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-71"></a><span class="go">bogomips        : 6186.44</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-72"></a><span class="go">clflush size    : 64</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-73"></a><span class="go">cache_alignment : 64</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-74"></a><span class="go">address sizes   : 36 bits physical, 48 bits virtual</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-75"></a><span class="go">power management:</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-76"></a>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-77"></a><span class="go">processor       : 3</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-78"></a><span class="go">vendor_id       : GenuineIntel</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-79"></a><span class="go">cpu family      : 6</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-80"></a><span class="go">model           : 42</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-81"></a><span class="go">model name      : Intel(R) Core(TM) i3-2100 CPU @ 3.10GHz</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-82"></a><span class="go">stepping        : 7</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-83"></a><span class="go">cpu MHz         : 1600.000</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-84"></a><span class="go">cache size      : 3072 KB</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-85"></a><span class="go">physical id     : 0</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-86"></a><span class="go">siblings        : 4</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-87"></a><span class="go">core id         : 1</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-88"></a><span class="go">cpu cores       : 2</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-89"></a><span class="go">apicid          : 3</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-90"></a><span class="go">initial apicid  : 3</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-91"></a><span class="go">fpu             : yes</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-92"></a><span class="go">fpu_exception   : yes</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-93"></a><span class="go">cpuid level     : 13</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-94"></a><span class="go">wp              : yes</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-95"></a><span class="go">flags           : fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx rdtscp lm constant_tsc arch_perfmon pebs bts rep_good xtopology nonstop_tsc aperfmperf pni pclmulqdq dtes64 monitor ds_cpl vmx est tm2 ssse3 cx16 xtpr pdcm pcid sse4_1 sse4_2 popcnt tsc_deadline_timer xsave avx lahf_lm arat epb xsaveopt pln pts dts tpr_shadow vnmi flexpriority ept vpid</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-96"></a><span class="go">bogomips        : 6186.44</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-97"></a><span class="go">clflush size    : 64</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-98"></a><span class="go">cache_alignment : 64</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-99"></a><span class="go">address sizes   : 36 bits physical, 48 bits virtual</span>
<a name="rest_code_1497b95de0f34309b286a90b4b24f09e-100"></a><span class="go">power management:</span>
</pre>
<p>El archivo <tt class="docutils literal">/proc/cpuinfo</tt> contiene una cantidad importante de información de
la CPU, tal como la detecta el kernel Linux. El único inconveniente es que esta
información aparece replicada para cada unidad de procesamiento, lo cual resulta
algo incómodo. Por ejemplo, si contamos con un procesador Intel Core i3, el cual
posee 2 núcleos (cores) con 2 hilos de procesamiento (threads) cada uno (4 CPUs
en total), la información aparece replicada cuatro veces.</p>
<p>Entre la información que se puede encontrar en el archivo <tt class="docutils literal">/proc/cpuinfo</tt>, se
lista el fabricante y modelo del procesador, la frecuencia de reloj (en este
ejemplo es 1600 MHz), el tamaño de la memoria caché (sin discriminar niveles), y
los flags (los cuales determinan las características que soporta el procesador).</p>
<p>Una alternativa al archivo <tt class="docutils literal">/proc/cpuinfo</tt> consiste en utilizar la herramienta
<tt class="docutils literal">dmidecode</tt> para obtener información de la CPU desde la BIOS del sistema:</p>
<pre class="code console"><a name="rest_code_6139b81b0bd84de288572437a66e9085-1"></a><span class="gp">[root@hal9000 ~]#</span> dmidecode -t processor
<a name="rest_code_6139b81b0bd84de288572437a66e9085-2"></a><span class="gp">#</span> dmidecode <span class="m">2</span>.12
<a name="rest_code_6139b81b0bd84de288572437a66e9085-3"></a><span class="go">SMBIOS 2.6 present.</span>
<a name="rest_code_6139b81b0bd84de288572437a66e9085-4"></a>
<a name="rest_code_6139b81b0bd84de288572437a66e9085-5"></a><span class="go">Handle 0x0004, DMI type 4, 42 bytes</span>
<a name="rest_code_6139b81b0bd84de288572437a66e9085-6"></a><span class="go">Processor Information</span>
<a name="rest_code_6139b81b0bd84de288572437a66e9085-7"></a><span class="go">        Socket Designation: LGA1155 CPU 1</span>
<a name="rest_code_6139b81b0bd84de288572437a66e9085-8"></a><span class="go">        Type: Central Processor</span>
<a name="rest_code_6139b81b0bd84de288572437a66e9085-9"></a><span class="go">        Family: Core i3</span>
<a name="rest_code_6139b81b0bd84de288572437a66e9085-10"></a><span class="go">        Manufacturer: Intel Corporation</span>
<a name="rest_code_6139b81b0bd84de288572437a66e9085-11"></a><span class="go">        ID: A7 06 02 00 FF FB EB BF</span>
<a name="rest_code_6139b81b0bd84de288572437a66e9085-12"></a><span class="go">        Signature: Type 0, Family 6, Model 42, Stepping 7</span>
<a name="rest_code_6139b81b0bd84de288572437a66e9085-13"></a><span class="go">        Flags:</span>
<a name="rest_code_6139b81b0bd84de288572437a66e9085-14"></a><span class="go">                FPU (Floating-point unit on-chip)</span>
<a name="rest_code_6139b81b0bd84de288572437a66e9085-15"></a><span class="go">                VME (Virtual mode extension)</span>
<a name="rest_code_6139b81b0bd84de288572437a66e9085-16"></a><span class="go">                DE (Debugging extension)</span>
<a name="rest_code_6139b81b0bd84de288572437a66e9085-17"></a><span class="go">                PSE (Page size extension)</span>
<a name="rest_code_6139b81b0bd84de288572437a66e9085-18"></a><span class="go">                TSC (Time stamp counter)</span>
<a name="rest_code_6139b81b0bd84de288572437a66e9085-19"></a><span class="go">                MSR (Model specific registers)</span>
<a name="rest_code_6139b81b0bd84de288572437a66e9085-20"></a><span class="go">                PAE (Physical address extension)</span>
<a name="rest_code_6139b81b0bd84de288572437a66e9085-21"></a><span class="go">                MCE (Machine check exception)</span>
<a name="rest_code_6139b81b0bd84de288572437a66e9085-22"></a><span class="go">                CX8 (CMPXCHG8 instruction supported)</span>
<a name="rest_code_6139b81b0bd84de288572437a66e9085-23"></a><span class="go">                APIC (On-chip APIC hardware supported)</span>
<a name="rest_code_6139b81b0bd84de288572437a66e9085-24"></a><span class="go">                SEP (Fast system call)</span>
<a name="rest_code_6139b81b0bd84de288572437a66e9085-25"></a><span class="go">                MTRR (Memory type range registers)</span>
<a name="rest_code_6139b81b0bd84de288572437a66e9085-26"></a><span class="go">                PGE (Page global enable)</span>
<a name="rest_code_6139b81b0bd84de288572437a66e9085-27"></a><span class="go">                MCA (Machine check architecture)</span>
<a name="rest_code_6139b81b0bd84de288572437a66e9085-28"></a><span class="go">                CMOV (Conditional move instruction supported)</span>
<a name="rest_code_6139b81b0bd84de288572437a66e9085-29"></a><span class="go">                PAT (Page attribute table)</span>
<a name="rest_code_6139b81b0bd84de288572437a66e9085-30"></a><span class="go">                PSE-36 (36-bit page size extension)</span>
<a name="rest_code_6139b81b0bd84de288572437a66e9085-31"></a><span class="go">                CLFSH (CLFLUSH instruction supported)</span>
<a name="rest_code_6139b81b0bd84de288572437a66e9085-32"></a><span class="go">                DS (Debug store)</span>
<a name="rest_code_6139b81b0bd84de288572437a66e9085-33"></a><span class="go">                ACPI (ACPI supported)</span>
<a name="rest_code_6139b81b0bd84de288572437a66e9085-34"></a><span class="go">                MMX (MMX technology supported)</span>
<a name="rest_code_6139b81b0bd84de288572437a66e9085-35"></a><span class="go">                FXSR (FXSAVE and FXSTOR instructions supported)</span>
<a name="rest_code_6139b81b0bd84de288572437a66e9085-36"></a><span class="go">                SSE (Streaming SIMD extensions)</span>
<a name="rest_code_6139b81b0bd84de288572437a66e9085-37"></a><span class="go">                SSE2 (Streaming SIMD extensions 2)</span>
<a name="rest_code_6139b81b0bd84de288572437a66e9085-38"></a><span class="go">                SS (Self-snoop)</span>
<a name="rest_code_6139b81b0bd84de288572437a66e9085-39"></a><span class="go">                HTT (Multi-threading)</span>
<a name="rest_code_6139b81b0bd84de288572437a66e9085-40"></a><span class="go">                TM (Thermal monitor supported)</span>
<a name="rest_code_6139b81b0bd84de288572437a66e9085-41"></a><span class="go">                PBE (Pending break enabled)</span>
<a name="rest_code_6139b81b0bd84de288572437a66e9085-42"></a><span class="go">        Version: Intel(R) Core(TM) i3-2100 CPU @ 3.10GHz</span>
<a name="rest_code_6139b81b0bd84de288572437a66e9085-43"></a><span class="go">        Voltage: 1.7 V</span>
<a name="rest_code_6139b81b0bd84de288572437a66e9085-44"></a><span class="go">        External Clock: 100 MHz</span>
<a name="rest_code_6139b81b0bd84de288572437a66e9085-45"></a><span class="go">        Max Speed: 4000 MHz</span>
<a name="rest_code_6139b81b0bd84de288572437a66e9085-46"></a><span class="go">        Current Speed: 3100 MHz</span>
<a name="rest_code_6139b81b0bd84de288572437a66e9085-47"></a><span class="go">        Status: Populated, Enabled</span>
<a name="rest_code_6139b81b0bd84de288572437a66e9085-48"></a><span class="go">        Upgrade: Socket LGA1156</span>
<a name="rest_code_6139b81b0bd84de288572437a66e9085-49"></a><span class="go">        L1 Cache Handle: 0x0005</span>
<a name="rest_code_6139b81b0bd84de288572437a66e9085-50"></a><span class="go">        L2 Cache Handle: 0x0006</span>
<a name="rest_code_6139b81b0bd84de288572437a66e9085-51"></a><span class="go">        L3 Cache Handle: 0x0007</span>
<a name="rest_code_6139b81b0bd84de288572437a66e9085-52"></a><span class="go">        Serial Number: To Be Filled By O.E.M.</span>
<a name="rest_code_6139b81b0bd84de288572437a66e9085-53"></a><span class="go">        Asset Tag: To Be Filled By O.E.M.</span>
<a name="rest_code_6139b81b0bd84de288572437a66e9085-54"></a><span class="go">        Part Number: To Be Filled By O.E.M.</span>
<a name="rest_code_6139b81b0bd84de288572437a66e9085-55"></a><span class="go">        Core Count: 2</span>
<a name="rest_code_6139b81b0bd84de288572437a66e9085-56"></a><span class="go">        Core Enabled: 1</span>
<a name="rest_code_6139b81b0bd84de288572437a66e9085-57"></a><span class="go">        Thread Count: 2</span>
<a name="rest_code_6139b81b0bd84de288572437a66e9085-58"></a><span class="go">        Characteristics:</span>
<a name="rest_code_6139b81b0bd84de288572437a66e9085-59"></a><span class="go">                64-bit capable</span>
</pre>
<p><tt class="docutils literal">dmidecode</tt> presenta casi la misma información que se encuentra en
<tt class="docutils literal">/proc/cpuinfo</tt>, pero mejor organizada. Lo más interesante es que agrega la descripción de cada flag de CPU, los niveles de caché, y el voltaje de trabajo.</p>
<p>La herramienta <tt class="docutils literal">lscpu</tt> tal vez presenta la salida más amigable y sintética.
Pienso que es la alternativa preferida para obtener rápidamente información
básica del procesador:</p>
<pre class="code console"><a name="rest_code_a6de506b44fa4afe829229001dfcf0c5-1"></a><span class="gp">[root@hal9000 ~]#</span> lscpu
<a name="rest_code_a6de506b44fa4afe829229001dfcf0c5-2"></a><span class="go">Architecture:          x86_64</span>
<a name="rest_code_a6de506b44fa4afe829229001dfcf0c5-3"></a><span class="go">CPU op-mode(s):        32-bit, 64-bit</span>
<a name="rest_code_a6de506b44fa4afe829229001dfcf0c5-4"></a><span class="go">Byte Order:            Little Endian</span>
<a name="rest_code_a6de506b44fa4afe829229001dfcf0c5-5"></a><span class="go">CPU(s):                4</span>
<a name="rest_code_a6de506b44fa4afe829229001dfcf0c5-6"></a><span class="go">On-line CPU(s) list:   0-3</span>
<a name="rest_code_a6de506b44fa4afe829229001dfcf0c5-7"></a><span class="go">Thread(s) per core:    2</span>
<a name="rest_code_a6de506b44fa4afe829229001dfcf0c5-8"></a><span class="go">Core(s) per socket:    2</span>
<a name="rest_code_a6de506b44fa4afe829229001dfcf0c5-9"></a><span class="go">Socket(s):             1</span>
<a name="rest_code_a6de506b44fa4afe829229001dfcf0c5-10"></a><span class="go">NUMA node(s):          1</span>
<a name="rest_code_a6de506b44fa4afe829229001dfcf0c5-11"></a><span class="go">Vendor ID:             GenuineIntel</span>
<a name="rest_code_a6de506b44fa4afe829229001dfcf0c5-12"></a><span class="go">CPU family:            6</span>
<a name="rest_code_a6de506b44fa4afe829229001dfcf0c5-13"></a><span class="go">Model:                 42</span>
<a name="rest_code_a6de506b44fa4afe829229001dfcf0c5-14"></a><span class="go">Stepping:              7</span>
<a name="rest_code_a6de506b44fa4afe829229001dfcf0c5-15"></a><span class="go">CPU MHz:               1600.000</span>
<a name="rest_code_a6de506b44fa4afe829229001dfcf0c5-16"></a><span class="go">BogoMIPS:              6186.44</span>
<a name="rest_code_a6de506b44fa4afe829229001dfcf0c5-17"></a><span class="go">Virtualization:        VT-x</span>
<a name="rest_code_a6de506b44fa4afe829229001dfcf0c5-18"></a><span class="go">L1d cache:             32K</span>
<a name="rest_code_a6de506b44fa4afe829229001dfcf0c5-19"></a><span class="go">L1i cache:             32K</span>
<a name="rest_code_a6de506b44fa4afe829229001dfcf0c5-20"></a><span class="go">L2 cache:              256K</span>
<a name="rest_code_a6de506b44fa4afe829229001dfcf0c5-21"></a><span class="go">L3 cache:              3072K</span>
<a name="rest_code_a6de506b44fa4afe829229001dfcf0c5-22"></a><span class="go">NUMA node0 CPU(s):     0-3</span>
</pre>
<p>Lo que más me gusta de ésta herramienta es que, a diferencia de las anteriores,
lscpu muestra el ordenamiento de bytes del procesador (en este caso Little
Endian), discrimina los niveles de caché junto con su tamaño (recién con esta
herramienta es posible notar que este procesador utiliza caché independiente
para datos e instrucciones en L1), y muestra rápidamente que el procesador
soporta virtualización por hardware.</p>
</div>
<div class="section" id="memoria-cache">
<h2>Memoria caché</h2>
<p>¿Cómo es posible obtener más información acerca de la memoria caché, esa pequeña
memoria interna del procesador que se utiliza para reducir el gap de performance
entre las CPUs y la memoria principal (RAM)?</p>
<p>Más allá de los niveles y tamaño de cada uno es interesante conocer la
distribución y topología de cada nivel, el nivel de asociatividad, y el modo de
operación.</p>
<p>Una vez más es posible recurrir a la herramienta <tt class="docutils literal">dmidecode</tt>:</p>
<pre class="code console"><a name="rest_code_3ec3c34e6d47438d963fc29a5e6ec349-1"></a><span class="gp">[root@hal9000 ~]#</span> dmidecode -t cache
<a name="rest_code_3ec3c34e6d47438d963fc29a5e6ec349-2"></a><span class="gp">#</span> dmidecode <span class="m">2</span>.12
<a name="rest_code_3ec3c34e6d47438d963fc29a5e6ec349-3"></a><span class="go">SMBIOS 2.6 present.</span>
<a name="rest_code_3ec3c34e6d47438d963fc29a5e6ec349-4"></a>
<a name="rest_code_3ec3c34e6d47438d963fc29a5e6ec349-5"></a><span class="go">Handle 0x0005, DMI type 7, 19 bytes</span>
<a name="rest_code_3ec3c34e6d47438d963fc29a5e6ec349-6"></a><span class="go">Cache Information</span>
<a name="rest_code_3ec3c34e6d47438d963fc29a5e6ec349-7"></a><span class="go">        Socket Designation: L1-Cache</span>
<a name="rest_code_3ec3c34e6d47438d963fc29a5e6ec349-8"></a><span class="go">        Configuration: Enabled, Not Socketed, Level 1</span>
<a name="rest_code_3ec3c34e6d47438d963fc29a5e6ec349-9"></a><span class="go">        Operational Mode: Write Back</span>
<a name="rest_code_3ec3c34e6d47438d963fc29a5e6ec349-10"></a><span class="go">        Location: Internal</span>
<a name="rest_code_3ec3c34e6d47438d963fc29a5e6ec349-11"></a><span class="go">        Installed Size: 32 kB</span>
<a name="rest_code_3ec3c34e6d47438d963fc29a5e6ec349-12"></a><span class="go">        Maximum Size: 32 kB</span>
<a name="rest_code_3ec3c34e6d47438d963fc29a5e6ec349-13"></a><span class="go">        Supported SRAM Types:</span>
<a name="rest_code_3ec3c34e6d47438d963fc29a5e6ec349-14"></a><span class="go">                Other</span>
<a name="rest_code_3ec3c34e6d47438d963fc29a5e6ec349-15"></a><span class="go">        Installed SRAM Type: Other</span>
<a name="rest_code_3ec3c34e6d47438d963fc29a5e6ec349-16"></a><span class="go">        Speed: Unknown</span>
<a name="rest_code_3ec3c34e6d47438d963fc29a5e6ec349-17"></a><span class="go">        Error Correction Type: None</span>
<a name="rest_code_3ec3c34e6d47438d963fc29a5e6ec349-18"></a><span class="go">        System Type: Unified</span>
<a name="rest_code_3ec3c34e6d47438d963fc29a5e6ec349-19"></a><span class="go">        Associativity: 8-way Set-associative</span>
<a name="rest_code_3ec3c34e6d47438d963fc29a5e6ec349-20"></a>
<a name="rest_code_3ec3c34e6d47438d963fc29a5e6ec349-21"></a><span class="go">Handle 0x0006, DMI type 7, 19 bytes</span>
<a name="rest_code_3ec3c34e6d47438d963fc29a5e6ec349-22"></a><span class="go">Cache Information</span>
<a name="rest_code_3ec3c34e6d47438d963fc29a5e6ec349-23"></a><span class="go">        Socket Designation: L2-Cache</span>
<a name="rest_code_3ec3c34e6d47438d963fc29a5e6ec349-24"></a><span class="go">        Configuration: Enabled, Not Socketed, Level 2</span>
<a name="rest_code_3ec3c34e6d47438d963fc29a5e6ec349-25"></a><span class="go">        Operational Mode: Varies With Memory Address</span>
<a name="rest_code_3ec3c34e6d47438d963fc29a5e6ec349-26"></a><span class="go">        Location: Internal</span>
<a name="rest_code_3ec3c34e6d47438d963fc29a5e6ec349-27"></a><span class="go">        Installed Size: 512 kB</span>
<a name="rest_code_3ec3c34e6d47438d963fc29a5e6ec349-28"></a><span class="go">        Maximum Size: 512 kB</span>
<a name="rest_code_3ec3c34e6d47438d963fc29a5e6ec349-29"></a><span class="go">        Supported SRAM Types:</span>
<a name="rest_code_3ec3c34e6d47438d963fc29a5e6ec349-30"></a><span class="go">                Other</span>
<a name="rest_code_3ec3c34e6d47438d963fc29a5e6ec349-31"></a><span class="go">        Installed SRAM Type: Other</span>
<a name="rest_code_3ec3c34e6d47438d963fc29a5e6ec349-32"></a><span class="go">        Speed: Unknown</span>
<a name="rest_code_3ec3c34e6d47438d963fc29a5e6ec349-33"></a><span class="go">        Error Correction Type: None</span>
<a name="rest_code_3ec3c34e6d47438d963fc29a5e6ec349-34"></a><span class="go">        System Type: Unified</span>
<a name="rest_code_3ec3c34e6d47438d963fc29a5e6ec349-35"></a><span class="go">        Associativity: 8-way Set-associative</span>
<a name="rest_code_3ec3c34e6d47438d963fc29a5e6ec349-36"></a>
<a name="rest_code_3ec3c34e6d47438d963fc29a5e6ec349-37"></a><span class="go">Handle 0x0007, DMI type 7, 19 bytes</span>
<a name="rest_code_3ec3c34e6d47438d963fc29a5e6ec349-38"></a><span class="go">Cache Information</span>
<a name="rest_code_3ec3c34e6d47438d963fc29a5e6ec349-39"></a><span class="go">        Socket Designation: L3-Cache</span>
<a name="rest_code_3ec3c34e6d47438d963fc29a5e6ec349-40"></a><span class="go">        Configuration: Enabled, Not Socketed, Level 3</span>
<a name="rest_code_3ec3c34e6d47438d963fc29a5e6ec349-41"></a><span class="go">        Operational Mode: Unknown</span>
<a name="rest_code_3ec3c34e6d47438d963fc29a5e6ec349-42"></a><span class="go">        Location: Internal</span>
<a name="rest_code_3ec3c34e6d47438d963fc29a5e6ec349-43"></a><span class="go">        Installed Size: 3072 kB</span>
<a name="rest_code_3ec3c34e6d47438d963fc29a5e6ec349-44"></a><span class="go">        Maximum Size: 3072 kB</span>
<a name="rest_code_3ec3c34e6d47438d963fc29a5e6ec349-45"></a><span class="go">        Supported SRAM Types:</span>
<a name="rest_code_3ec3c34e6d47438d963fc29a5e6ec349-46"></a><span class="go">                Other</span>
<a name="rest_code_3ec3c34e6d47438d963fc29a5e6ec349-47"></a><span class="go">        Installed SRAM Type: Other</span>
<a name="rest_code_3ec3c34e6d47438d963fc29a5e6ec349-48"></a><span class="go">        Speed: Unknown</span>
<a name="rest_code_3ec3c34e6d47438d963fc29a5e6ec349-49"></a><span class="go">        Error Correction Type: None</span>
<a name="rest_code_3ec3c34e6d47438d963fc29a5e6ec349-50"></a><span class="go">        System Type: Unified</span>
<a name="rest_code_3ec3c34e6d47438d963fc29a5e6ec349-51"></a><span class="go">        Associativity: Other</span>
</pre>
<p>Analicemos nivel por nivel. Primero L1:</p>
<pre class="code console"><a name="rest_code_28c7d00e8c104c4ab8ec9d3f8200d0e4-1"></a><span class="go">Socket Designation: L1-Cache</span>
<a name="rest_code_28c7d00e8c104c4ab8ec9d3f8200d0e4-2"></a><span class="go">Configuration: Enabled, Not Socketed, Level 1</span>
<a name="rest_code_28c7d00e8c104c4ab8ec9d3f8200d0e4-3"></a><span class="go">Operational Mode: Write Back</span>
<a name="rest_code_28c7d00e8c104c4ab8ec9d3f8200d0e4-4"></a><span class="go">Location: Internal</span>
<a name="rest_code_28c7d00e8c104c4ab8ec9d3f8200d0e4-5"></a><span class="go">Installed Size: 32 kB</span>
<a name="rest_code_28c7d00e8c104c4ab8ec9d3f8200d0e4-6"></a><span class="go">Maximum Size: 32 kB</span>
<a name="rest_code_28c7d00e8c104c4ab8ec9d3f8200d0e4-7"></a><span class="go">Supported SRAM Types:</span>
<a name="rest_code_28c7d00e8c104c4ab8ec9d3f8200d0e4-8"></a><span class="go">        Other</span>
<a name="rest_code_28c7d00e8c104c4ab8ec9d3f8200d0e4-9"></a><span class="go">Installed SRAM Type: Other</span>
<a name="rest_code_28c7d00e8c104c4ab8ec9d3f8200d0e4-10"></a><span class="go">Speed: Unknown</span>
<a name="rest_code_28c7d00e8c104c4ab8ec9d3f8200d0e4-11"></a><span class="go">Error Correction Type: None</span>
<a name="rest_code_28c7d00e8c104c4ab8ec9d3f8200d0e4-12"></a><span class="go">System Type: Unified</span>
<a name="rest_code_28c7d00e8c104c4ab8ec9d3f8200d0e4-13"></a><span class="go">Associativity: 8-way Set-associative</span>
</pre>
<p>Se observa que el tamaño de la caché nivel 1 es de 32 kbytes. El modo de
operación es <em>"Write Back"</em>, esto significa que un bloque modificado en caché no
se escribe en memoria principal hasta que no sea desalojado de la misma (si
fuese escrito inmediatamente en memoria principal el modo de operación sería
<em>"Write Through"</em>). Luego se observa que la caché nivel 1 es unificada, aunque
como veremos más adelante al analizar la topología del procesador, no es
unificada para los 4 procesadores sino que es unificada por core. El nivel de
asociatividad es 8-way, esto significa que un bloque desde memoria principal
(más bien desde el nivel subsiguiente) puede ser ubicado en una de 8 locaciones
diferentes posibles en L1. Cuanto mayor es el nivel de asociatividad menor es la
posibilidad de conflictos de bloques, lo que implica una reducción en la tasa de
miss en caché. Como veremos más adelante, la caché L1 de este procesador (Intel
Core i3), de 32 kbytes de tamaño, puede albergar 64 bloques. Lo ideal sería que
un bloque pueda ser almacenado en cualquiera de los 64 bloques de caché
disponibles, pero esto no es alcanzable en la práctica porque aumenta
notoriamente la circuitería (se requiere de una memoria full-asociativa, es
decir direccionable por contenido en lugar de índice o dirección). Por ello
8-way set associative es un muy buen nivel de asociatividad (y me fui por las
ramas...).</p>
<p>Volviendo al cauce, analicemos L2:</p>
<pre class="code console"><a name="rest_code_e2de01631686450581150ed9236f82f2-1"></a><span class="go">Socket Designation: L2-Cache</span>
<a name="rest_code_e2de01631686450581150ed9236f82f2-2"></a><span class="go">Configuration: Enabled, Not Socketed, Level 2</span>
<a name="rest_code_e2de01631686450581150ed9236f82f2-3"></a><span class="go">Operational Mode: Varies With Memory Address</span>
<a name="rest_code_e2de01631686450581150ed9236f82f2-4"></a><span class="go">Location: Internal</span>
<a name="rest_code_e2de01631686450581150ed9236f82f2-5"></a><span class="go">Installed Size: 512 kB</span>
<a name="rest_code_e2de01631686450581150ed9236f82f2-6"></a><span class="go">Maximum Size: 512 kB</span>
<a name="rest_code_e2de01631686450581150ed9236f82f2-7"></a><span class="go">Supported SRAM Types:</span>
<a name="rest_code_e2de01631686450581150ed9236f82f2-8"></a><span class="go">        Other</span>
<a name="rest_code_e2de01631686450581150ed9236f82f2-9"></a><span class="go">Installed SRAM Type: Other</span>
<a name="rest_code_e2de01631686450581150ed9236f82f2-10"></a><span class="go">Speed: Unknown</span>
<a name="rest_code_e2de01631686450581150ed9236f82f2-11"></a><span class="go">Error Correction Type: None</span>
<a name="rest_code_e2de01631686450581150ed9236f82f2-12"></a><span class="go">System Type: Unified</span>
<a name="rest_code_e2de01631686450581150ed9236f82f2-13"></a><span class="go">Associativity: 8-way Set-associative</span>
</pre>
<p>El tamaño de L2 es de 512 kbytes, 16 veces más grande que L1. El modo de
operación varía de acuerdo a la dirección de memoria. No sé bien que significa
ésto, pero supongo que está asociado al problema de mantener la coherencia entre
cachés de diferentes cores, ya que como veremos más adelante L2 también es
unificada a nivel core (es decir, hay una caché L2 para cada core, y los threads
de cada core la comparten). Al igual que L1 es 8-way set-associative.</p>
<p>Finalmente, L3, el último bastión antes de tener que bajar a la terriblemente
lenta memoria RAM:</p>
<pre class="code console"><a name="rest_code_3345140a612647eca3dd30204e5c65f1-1"></a><span class="go">Socket Designation: L3-Cache</span>
<a name="rest_code_3345140a612647eca3dd30204e5c65f1-2"></a><span class="go">Configuration: Enabled, Not Socketed, Level 3</span>
<a name="rest_code_3345140a612647eca3dd30204e5c65f1-3"></a><span class="go">Operational Mode: Unknown</span>
<a name="rest_code_3345140a612647eca3dd30204e5c65f1-4"></a><span class="go">Location: Internal</span>
<a name="rest_code_3345140a612647eca3dd30204e5c65f1-5"></a><span class="go">Installed Size: 3072 kB</span>
<a name="rest_code_3345140a612647eca3dd30204e5c65f1-6"></a><span class="go">Maximum Size: 3072 kB</span>
<a name="rest_code_3345140a612647eca3dd30204e5c65f1-7"></a><span class="go">Supported SRAM Types:</span>
<a name="rest_code_3345140a612647eca3dd30204e5c65f1-8"></a><span class="go">        Other</span>
<a name="rest_code_3345140a612647eca3dd30204e5c65f1-9"></a><span class="go">Installed SRAM Type: Other</span>
<a name="rest_code_3345140a612647eca3dd30204e5c65f1-10"></a><span class="go">Speed: Unknown</span>
<a name="rest_code_3345140a612647eca3dd30204e5c65f1-11"></a><span class="go">Error Correction Type: None</span>
<a name="rest_code_3345140a612647eca3dd30204e5c65f1-12"></a><span class="go">System Type: Unified</span>
<a name="rest_code_3345140a612647eca3dd30204e5c65f1-13"></a><span class="go">Associativity: Other</span>
</pre>
<p>Este i3 posee una tremenda caché L3 de 3 megas, así como lo ven, 3 mega bytes de
caché. Esto significa que la mayoría de los transistores de la pastilla (algo
así como tres cuartos del total) se "gastan" en la caché L3. Todo para evitar
acceder a memoria RAM. El modo de operación es "Unknown", o sea, habría que
remitirse a la hoja de datos del procesador para ver si se encuentra información
más detallada acerca de cuándo se escribe un bloque modificado a memoria
principal (RAM). Y esta sí es unificada para los dos cores, y es 12-way set
associative, como ahora veremos.</p>
</div>
<div class="section" id="topologia">
<h2>Topología</h2>
<p>Si queremos saber cómo están organizados los threads, cores, y niveles de caché
del procesador, será necesario recurrir al filesystem <tt class="docutils literal">/sys</tt>. Sysfs es un
sistema de archivos virtual (a partir del kernel Linux v2.6) que exporta
información sobre los dispositivos y controladores.</p>
<p>Bajo la ruta <tt class="docutils literal">/sys/devices/system/cpu/</tt> se encuentran descriptos muchos
atributos globales e individuales de cada CPU:</p>
<pre class="code console"><a name="rest_code_bcd01280f9fe441e978accf1c061453c-1"></a><span class="gp">[root@hal9000 ~]#</span> <span class="nb">cd</span> /sys/devices/system/cpu/
<a name="rest_code_bcd01280f9fe441e978accf1c061453c-2"></a><span class="gp">[root@hal9000 cpu]#</span> ls -l
<a name="rest_code_bcd01280f9fe441e978accf1c061453c-3"></a><span class="go">total 0</span>
<a name="rest_code_bcd01280f9fe441e978accf1c061453c-4"></a><span class="go">drwxr-xr-x 8 root root    0 Jun  5 08:50 cpu0</span>
<a name="rest_code_bcd01280f9fe441e978accf1c061453c-5"></a><span class="go">drwxr-xr-x 8 root root    0 Jun  5 08:50 cpu1</span>
<a name="rest_code_bcd01280f9fe441e978accf1c061453c-6"></a><span class="go">drwxr-xr-x 8 root root    0 Jun  5 08:50 cpu2</span>
<a name="rest_code_bcd01280f9fe441e978accf1c061453c-7"></a><span class="go">drwxr-xr-x 8 root root    0 Jun  5 08:50 cpu3</span>
<a name="rest_code_bcd01280f9fe441e978accf1c061453c-8"></a><span class="go">drwxr-xr-x 3 root root    0 Jun  5 09:25 cpufreq</span>
<a name="rest_code_bcd01280f9fe441e978accf1c061453c-9"></a><span class="go">drwxr-xr-x 2 root root    0 Jun  5 09:25 cpuidle</span>
<a name="rest_code_bcd01280f9fe441e978accf1c061453c-10"></a><span class="go">-r--r--r-- 1 root root 4096 Jun  5 09:11 kernel_max</span>
<a name="rest_code_bcd01280f9fe441e978accf1c061453c-11"></a><span class="go">-r--r--r-- 1 root root 4096 Jun  5 09:25 offline</span>
<a name="rest_code_bcd01280f9fe441e978accf1c061453c-12"></a><span class="go">-r--r--r-- 1 root root 4096 Jun  5 08:20 online</span>
<a name="rest_code_bcd01280f9fe441e978accf1c061453c-13"></a><span class="go">-r--r--r-- 1 root root 4096 Jun  5 09:11 possible</span>
<a name="rest_code_bcd01280f9fe441e978accf1c061453c-14"></a><span class="go">-r--r--r-- 1 root root 4096 Jun  5 07:39 present</span>
<a name="rest_code_bcd01280f9fe441e978accf1c061453c-15"></a><span class="go">-rw-r--r-- 1 root root 4096 Jun  5 07:38 sched_smt_power_savings</span>
</pre>
<p>Para cada CPU existe un directorio numerado, desde <cite>cpu0</cite> en adelante, que
contiene información individual de cada una:</p>
<pre class="code console"><a name="rest_code_759813b3a4fb415eb9e6a08e7ea48566-1"></a><span class="gp">[root@hal9000 ~]#</span> <span class="nb">cd</span> /sys/devices/system/cpu/cpu0/
<a name="rest_code_759813b3a4fb415eb9e6a08e7ea48566-2"></a><span class="gp">[root@hal9000 cpu0]#</span> ls -l
<a name="rest_code_759813b3a4fb415eb9e6a08e7ea48566-3"></a><span class="go">total 0</span>
<a name="rest_code_759813b3a4fb415eb9e6a08e7ea48566-4"></a><span class="go">drwxr-xr-x 6 root root    0 Jun  5 09:11 cache</span>
<a name="rest_code_759813b3a4fb415eb9e6a08e7ea48566-5"></a><span class="go">drwxr-xr-x 3 root root    0 Jun  5 09:25 cpufreq</span>
<a name="rest_code_759813b3a4fb415eb9e6a08e7ea48566-6"></a><span class="go">drwxr-xr-x 6 root root    0 Jun  5 09:25 cpuidle</span>
<a name="rest_code_759813b3a4fb415eb9e6a08e7ea48566-7"></a><span class="go">-r-------- 1 root root 4096 Jun  5 09:25 crash_notes</span>
<a name="rest_code_759813b3a4fb415eb9e6a08e7ea48566-8"></a><span class="go">drwxr-xr-x 2 root root    0 Jun  5 09:25 microcode</span>
<a name="rest_code_759813b3a4fb415eb9e6a08e7ea48566-9"></a><span class="go">lrwxrwxrwx 1 root root    0 Jun  5 09:25 node0 -&gt; ../../node/node0</span>
<a name="rest_code_759813b3a4fb415eb9e6a08e7ea48566-10"></a><span class="go">drwxr-xr-x 2 root root    0 Jun  5 09:25 thermal_throttle</span>
<a name="rest_code_759813b3a4fb415eb9e6a08e7ea48566-11"></a><span class="go">drwxr-xr-x 2 root root    0 Jun  5 09:11 topology</span>
</pre>
<p>Se observan directorios que describen caché, frecuencia, utilización y topología
de cada CPU. Para describir la topología existen los archivos core_siblings_list
y thread_siblings_list. Por ejemplo para cpu0:</p>
<pre class="code console"><a name="rest_code_1307ab24926648138f6780a1396535bc-1"></a><span class="gp">[root@hal9000 cpu0]#</span> cat topology/<span class="o">{</span>core_siblings_list,thread_siblings_list<span class="o">}</span>
<a name="rest_code_1307ab24926648138f6780a1396535bc-2"></a><span class="go">0-3</span>
<a name="rest_code_1307ab24926648138f6780a1396535bc-3"></a><span class="go">0,2</span>
</pre>
<p>Esto significa que cpu0 convive en el mismo socket (pastilla) que cpu1, cpu2 y
cpu3, de acuerdo al contenido de core_siblings_list (0-3). Y está dentro del
mismo core que cpu2 (0,2).</p>
<p>De esta forma podemos ver la relación entre cada CPU a nivel core:</p>
<pre class="code console"><a name="rest_code_87ffb55222aa41bca1021b9fa82c1453-1"></a><span class="gp">[root@hal9000 ~]#</span> <span class="nb">cd</span> /sys/devices/system/cpu/
<a name="rest_code_87ffb55222aa41bca1021b9fa82c1453-2"></a><span class="gp">[root@hal9000 cpu]#</span> cat cpu<span class="o">{</span><span class="m">0</span>..3<span class="o">}</span>/topology/thread_siblings_list
<a name="rest_code_87ffb55222aa41bca1021b9fa82c1453-3"></a><span class="go">0,2</span>
<a name="rest_code_87ffb55222aa41bca1021b9fa82c1453-4"></a><span class="go">1,3</span>
<a name="rest_code_87ffb55222aa41bca1021b9fa82c1453-5"></a><span class="go">0,2</span>
<a name="rest_code_87ffb55222aa41bca1021b9fa82c1453-6"></a><span class="go">1,3</span>
</pre>
<p>Respecto a la memoria caché, en los directorios cache dentro de cada directorio <cite>cpui</cite> existe un índice para cada nivel. Por ejemplo para cpu0:</p>
<pre class="code console"><a name="rest_code_6a566e0ae1a242059bed56a65de178b1-1"></a><span class="gp">[root@hal9000 ~]#</span> <span class="nb">cd</span> /sys/devices/system/cpu/cpu0/cache/
<a name="rest_code_6a566e0ae1a242059bed56a65de178b1-2"></a><span class="gp">[root@hal9000 cache]#</span> ls -l
<a name="rest_code_6a566e0ae1a242059bed56a65de178b1-3"></a><span class="go">total 0</span>
<a name="rest_code_6a566e0ae1a242059bed56a65de178b1-4"></a><span class="go">drwxr-xr-x 2 root root 0 Jun  5 09:11 index0</span>
<a name="rest_code_6a566e0ae1a242059bed56a65de178b1-5"></a><span class="go">drwxr-xr-x 2 root root 0 Jun  5 09:11 index1</span>
<a name="rest_code_6a566e0ae1a242059bed56a65de178b1-6"></a><span class="go">drwxr-xr-x 2 root root 0 Jun  5 09:11 index2</span>
<a name="rest_code_6a566e0ae1a242059bed56a65de178b1-7"></a><span class="go">drwxr-xr-x 2 root root 0 Jun  5 09:11 index3</span>
</pre>
<p>A pesar de que la caché está estructurada en 3 niveles (L1, L2, y L3), en este
directorio aparecen 4 índices. Esto se debe a que discrimina correctamente L1
según su tipo, ya que está separada en caché L1 para instrucciones y caché L1
para datos:</p>
<pre class="code console"><a name="rest_code_02f7a454c7714fc4a6f5ae5f62c49ac1-1"></a><span class="gp">[root@hal9000 cache]#</span> cat index<span class="o">{</span><span class="m">0</span>,1<span class="o">}</span>/level
<a name="rest_code_02f7a454c7714fc4a6f5ae5f62c49ac1-2"></a><span class="go">1</span>
<a name="rest_code_02f7a454c7714fc4a6f5ae5f62c49ac1-3"></a><span class="go">1</span>
</pre>
<p>Además ambas caché L1 se comparten en cada core (por eso L1 figura como caché
unificada en la salida de <cite>dmidecode</cite>):</p>
<pre class="code console"><a name="rest_code_e0c8b1a82ebd421c8188da239707a6eb-1"></a><span class="gp">[root@hal9000 cache]#</span> cat index<span class="o">{</span><span class="m">0</span>,1<span class="o">}</span>/<span class="o">{</span>type,shared_cpu_list<span class="o">}</span>
<a name="rest_code_e0c8b1a82ebd421c8188da239707a6eb-2"></a><span class="go">Data</span>
<a name="rest_code_e0c8b1a82ebd421c8188da239707a6eb-3"></a><span class="go">0,2</span>
<a name="rest_code_e0c8b1a82ebd421c8188da239707a6eb-4"></a><span class="go">Instruction</span>
<a name="rest_code_e0c8b1a82ebd421c8188da239707a6eb-5"></a><span class="go">0,2</span>
</pre>
<p>Claramente no son unificadas para todas las CPU:</p>
<pre class="code console"><a name="rest_code_643b4d27e8e94b8991274a4480815299-1"></a><span class="gp">[root@hal9000 ~]#</span> <span class="nb">cd</span> /sys/devices/system/cpu/
<a name="rest_code_643b4d27e8e94b8991274a4480815299-2"></a><span class="gp">[root@hal9000 cpu]#</span> cat cpu<span class="o">{</span><span class="m">0</span>..3<span class="o">}</span>/cache/index<span class="o">{</span><span class="m">0</span>,1<span class="o">}</span>/<span class="o">{</span>type,shared_cpu_list<span class="o">}</span>
<a name="rest_code_643b4d27e8e94b8991274a4480815299-3"></a><span class="go">Data</span>
<a name="rest_code_643b4d27e8e94b8991274a4480815299-4"></a><span class="go">0,2</span>
<a name="rest_code_643b4d27e8e94b8991274a4480815299-5"></a><span class="go">Instruction</span>
<a name="rest_code_643b4d27e8e94b8991274a4480815299-6"></a><span class="go">0,2</span>
<a name="rest_code_643b4d27e8e94b8991274a4480815299-7"></a><span class="go">Data</span>
<a name="rest_code_643b4d27e8e94b8991274a4480815299-8"></a><span class="go">1,3</span>
<a name="rest_code_643b4d27e8e94b8991274a4480815299-9"></a><span class="go">Instruction</span>
<a name="rest_code_643b4d27e8e94b8991274a4480815299-10"></a><span class="go">1,3</span>
<a name="rest_code_643b4d27e8e94b8991274a4480815299-11"></a><span class="go">Data</span>
<a name="rest_code_643b4d27e8e94b8991274a4480815299-12"></a><span class="go">0,2</span>
<a name="rest_code_643b4d27e8e94b8991274a4480815299-13"></a><span class="go">Instruction</span>
<a name="rest_code_643b4d27e8e94b8991274a4480815299-14"></a><span class="go">0,2</span>
<a name="rest_code_643b4d27e8e94b8991274a4480815299-15"></a><span class="go">Data</span>
<a name="rest_code_643b4d27e8e94b8991274a4480815299-16"></a><span class="go">1,3</span>
<a name="rest_code_643b4d27e8e94b8991274a4480815299-17"></a><span class="go">Instruction</span>
<a name="rest_code_643b4d27e8e94b8991274a4480815299-18"></a><span class="go">1,3</span>
</pre>
<p>Al igual que L1, L2 es unificada a nivel siblings, y L3 es unificada a nivel core (para todas las CPU):</p>
<pre class="code console"><a name="rest_code_6caa3d2facfd4910b050bcdf6d57d6f8-1"></a><span class="gp">[root@hal9000 ~]#</span> <span class="nb">cd</span> /sys/devices/system/cpu/cpu0/cache/
<a name="rest_code_6caa3d2facfd4910b050bcdf6d57d6f8-2"></a><span class="gp">[root@hal9000 cache]#</span> cat index<span class="o">{</span><span class="m">0</span>,1,2,3<span class="o">}</span>/<span class="o">{</span>level,type,shared_cpu_list<span class="o">}</span>
<a name="rest_code_6caa3d2facfd4910b050bcdf6d57d6f8-3"></a><span class="go">1</span>
<a name="rest_code_6caa3d2facfd4910b050bcdf6d57d6f8-4"></a><span class="go">Data</span>
<a name="rest_code_6caa3d2facfd4910b050bcdf6d57d6f8-5"></a><span class="go">0,2</span>
<a name="rest_code_6caa3d2facfd4910b050bcdf6d57d6f8-6"></a><span class="go">1</span>
<a name="rest_code_6caa3d2facfd4910b050bcdf6d57d6f8-7"></a><span class="go">Instruction</span>
<a name="rest_code_6caa3d2facfd4910b050bcdf6d57d6f8-8"></a><span class="go">0,2</span>
<a name="rest_code_6caa3d2facfd4910b050bcdf6d57d6f8-9"></a><span class="go">2</span>
<a name="rest_code_6caa3d2facfd4910b050bcdf6d57d6f8-10"></a><span class="go">Unified</span>
<a name="rest_code_6caa3d2facfd4910b050bcdf6d57d6f8-11"></a><span class="go">0,2</span>
<a name="rest_code_6caa3d2facfd4910b050bcdf6d57d6f8-12"></a><span class="go">3</span>
<a name="rest_code_6caa3d2facfd4910b050bcdf6d57d6f8-13"></a><span class="go">Unified</span>
<a name="rest_code_6caa3d2facfd4910b050bcdf6d57d6f8-14"></a><span class="go">0-3</span>
</pre>
<p>Con todos estos datos es posible describir la topología de un Intel Core i3.
Intel Core i3</p>
<p>¿Por qué separa a L1 en caché para instrucciones y caché para datos? Para
minimizar los conflictos de alocación de bloques en caché (por la "baja"
asociatividad), y para que la etapa de fetch de la instrucción no compita por el
recurso con las instrucciones load/store.</p>
<p>Finalmente había quedado pendiente ver la cantidad de bloques y nivel de
asociatividad de cada nivel de caché (según dmidecode el nivel de asociatividad
de L3 era "Other"):</p>
<pre class="code console"><a name="rest_code_85273f47bc3548c387db7dea7978118b-1"></a><span class="gp">[root@hal9000 ~]#</span> <span class="nb">cd</span> /sys/devices/system/cpu/cpu0/cache/
<a name="rest_code_85273f47bc3548c387db7dea7978118b-2"></a><span class="gp">[root@hal9000 cache]#</span> cat index<span class="o">{</span><span class="m">0</span>,1,2,3<span class="o">}</span>/<span class="o">{</span>number_of_sets,ways_of_associativity<span class="o">}</span>
<a name="rest_code_85273f47bc3548c387db7dea7978118b-3"></a><span class="go">64</span>
<a name="rest_code_85273f47bc3548c387db7dea7978118b-4"></a><span class="go">8</span>
<a name="rest_code_85273f47bc3548c387db7dea7978118b-5"></a><span class="go">64</span>
<a name="rest_code_85273f47bc3548c387db7dea7978118b-6"></a><span class="go">8</span>
<a name="rest_code_85273f47bc3548c387db7dea7978118b-7"></a><span class="go">512</span>
<a name="rest_code_85273f47bc3548c387db7dea7978118b-8"></a><span class="go">8</span>
<a name="rest_code_85273f47bc3548c387db7dea7978118b-9"></a><span class="go">4096</span>
<a name="rest_code_85273f47bc3548c387db7dea7978118b-10"></a><span class="go">12</span>
</pre>
<p>Se observa que L1 puede albergar 64 bloques y es 8-way associative, tanto para
instrucciones (L1i) como para datos (L1d). L2 puede albergar 512 bloques y
también es 8-way associative. Y L3 alberga 4096 bloques y es 12-way associative.
Por supuesto L1i, L1d y L2 están replicadas para cada core, ya que en este
volcado estamos analizando una única CPU (cpu0).</p>
<p>¡Espero que les haya gustado!</p>
</div>
</div>
    </div>
    <aside class="postpromonav"><nav><ul itemprop="keywords" class="tags">
<li><a class="tag p-category" href="../../categories/arquitectura/" rel="tag">arquitectura</a></li>
            <li><a class="tag p-category" href="../../categories/cpu/" rel="tag">cpu</a></li>
        </ul>
<ul class="pager hidden-print">
<li class="previous">
                <a href="../los-lenguajes-de-programacion-mas-populares-del-2014/" rel="prev" title="Los lenguajes de programación más populares del 2014">Publicación anterior</a>
            </li>
            <li class="next">
                <a href="../10-programas-escritos-en-python/" rel="next" title="10 programas escritos en Python">Siguiente publicación</a>
            </li>
        </ul></nav></aside><section class="comments hidden-print"><h2>Comentarios</h2>
        
        
        <div id="disqus_thread"></div>
        <script>
        var disqus_shortname ="lecovi",
            disqus_url="http://lecovi.github.io/blog/que-hay-bajo-el-capo-de-tu-maquina/",
        disqus_title="\u00bfQu\u00e9 hay baj\u00f3 el cap\u00f3 de tu m\u00e1quina?",
        disqus_identifier="cache/posts/que-hay-bajo-el-capo-de-tu-maquina.html",
        disqus_config = function () {
            this.language = "es_ES";
        };
        (function() {
            var dsq = document.createElement('script'); dsq.async = true;
            dsq.src = 'https://' + disqus_shortname + '.disqus.com/embed.js';
            (document.getElementsByTagName('head')[0] || document.getElementsByTagName('body')[0]).appendChild(dsq);
        })();
    </script><noscript>Please enable JavaScript to view the <a href="https://disqus.com/?ref_noscript" rel="nofollow">comments powered by Disqus.</a>
</noscript>
    <a href="https://disqus.com" class="dsq-brlink" rel="nofollow">Comments powered by <span class="logo-disqus">Disqus</span></a>


        </section></article><script>var disqus_shortname="lecovi";(function(){var a=document.createElement("script");a.async=true;a.src="https://"+disqus_shortname+".disqus.com/count.js";(document.getElementsByTagName("head")[0]||document.getElementsByTagName("body")[0]).appendChild(a)}());</script>
</div>
        <!--End of body content-->

        <footer id="footer"><div class="text-center">
Contents © 2018         <a href="mailto:leo@bitson.com.ar">Leandro E. Colombo Viña</a> -
<a href="https://www.facebook.com/bitsonargentina"><i class="fa fa-facebook-official"></i></a>
<a href="https://www.twitter.com/lecovi"><i class="fa fa-twitter"></i></a>
<a href="https://instagram.com/lecovi"><i class="fa fa-instagram"></i></a>
<a href="https://www.linkedin.com/in/leandrocolombo"><i class="fa fa-linkedin"></i></a>
<a href="https://www.telegram.me/lecovi"><i class="fa fa-send"></i></a>
<a href="#+5491130015328"><i class="fa fa-whatsapp"></i></a>
<a href="https://www.youtube.com/bitsonargentina"><i class="fa fa-youtube"></i></a>
<a href="https://plus.google.com/+LeandroEColomboVi%C3%B1a-bitson"><i class="fa fa-google-plus"></i></a>
<a href="https://www.github.com/lecovi"><i class="fa fa-github"></i></a>
<a href="https://bitbucket.org/colomboleandro"><i class="fa fa-bitbucket"></i></a> -
Powered by         <a href="https://getnikola.com" rel="nofollow">Nikola</a>   -    
 <a rel="license" href="http://creativecommons.org/licenses/by-sa/4.0/">
 <img alt="Creative Commons License BY-NC-SA" style="border-width:0; margin-bottom:12px;" src="http://i.creativecommons.org/l/by-sa/4.0/88x31.png"></a>
</div>

            
        </footer>
</div>
</div>


            <script src="../../assets/js/all-nocdn.js"></script><script>$('a.image-reference:not(.islink) img:not(.islink)').parent().colorbox({rel:"gal",maxWidth:"100%",maxHeight:"100%",scalePhotos:true});</script><!-- fancy dates --><script>
    moment.locale("es");
    fancydates(0, "YYYY-MM-DD HH:mm");
    </script><!-- end fancy dates -->
</body>
</html>
