Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Wed Dec 20 22:30:01 2023
| Host         : gina-Lenovo-V14-ADA running 64-bit Linux Mint 21.2
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.930        0.000                      0                  391        0.129        0.000                      0                  391        4.500        0.000                       0                   249  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.930        0.000                      0                  391        0.129        0.000                      0                  391        4.500        0.000                       0                   249  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.930ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.930ns  (required time - arrival time)
  Source:                 uart_instance/rx_intf/alu_ready_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_instance/tx_uart_instance/b_next_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.012ns  (logic 0.961ns (13.704%)  route 6.051ns (86.296%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.715     5.317    uart_instance/rx_intf/CLK
    SLICE_X87Y107        FDCE                                         r  uart_instance/rx_intf/alu_ready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y107        FDCE (Prop_fdce_C_Q)         0.456     5.773 r  uart_instance/rx_intf/alu_ready_reg_reg/Q
                         net (fo=39, routed)          3.255     9.028    uart_instance/tx_uart_instance/alu_result_ready
    SLICE_X84Y120        LUT3 (Prop_lut3_I0_O)        0.150     9.178 r  uart_instance/tx_uart_instance/FSM_sequential_state_next[0]_i_6/O
                         net (fo=32, routed)          2.796    11.975    uart_instance/tx_uart_instance/FSM_sequential_state_next[0]_i_6_n_0
    SLICE_X81Y109        LUT5 (Prop_lut5_I4_O)        0.355    12.330 r  uart_instance/tx_uart_instance/b_next[10]_i_1/O
                         net (fo=1, routed)           0.000    12.330    uart_instance/tx_uart_instance/b_next[10]
    SLICE_X81Y109        FDRE                                         r  uart_instance/tx_uart_instance/b_next_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.585    15.007    uart_instance/tx_uart_instance/CLK
    SLICE_X81Y109        FDRE                                         r  uart_instance/tx_uart_instance/b_next_reg[10]/C
                         clock pessimism              0.259    15.266    
                         clock uncertainty           -0.035    15.231    
    SLICE_X81Y109        FDRE (Setup_fdre_C_D)        0.029    15.260    uart_instance/tx_uart_instance/b_next_reg[10]
  -------------------------------------------------------------------
                         required time                         15.260    
                         arrival time                         -12.330    
  -------------------------------------------------------------------
                         slack                                  2.930    

Slack (MET) :             3.111ns  (required time - arrival time)
  Source:                 uart_instance/rx_intf/alu_ready_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_instance/tx_uart_instance/b_next_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.834ns  (logic 0.961ns (14.062%)  route 5.873ns (85.938%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.715     5.317    uart_instance/rx_intf/CLK
    SLICE_X87Y107        FDCE                                         r  uart_instance/rx_intf/alu_ready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y107        FDCE (Prop_fdce_C_Q)         0.456     5.773 r  uart_instance/rx_intf/alu_ready_reg_reg/Q
                         net (fo=39, routed)          3.255     9.028    uart_instance/tx_uart_instance/alu_result_ready
    SLICE_X84Y120        LUT3 (Prop_lut3_I0_O)        0.150     9.178 r  uart_instance/tx_uart_instance/FSM_sequential_state_next[0]_i_6/O
                         net (fo=32, routed)          2.618    11.796    uart_instance/tx_uart_instance/FSM_sequential_state_next[0]_i_6_n_0
    SLICE_X81Y109        LUT5 (Prop_lut5_I4_O)        0.355    12.151 r  uart_instance/tx_uart_instance/b_next[11]_i_1/O
                         net (fo=1, routed)           0.000    12.151    uart_instance/tx_uart_instance/b_next[11]
    SLICE_X81Y109        FDRE                                         r  uart_instance/tx_uart_instance/b_next_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.585    15.007    uart_instance/tx_uart_instance/CLK
    SLICE_X81Y109        FDRE                                         r  uart_instance/tx_uart_instance/b_next_reg[11]/C
                         clock pessimism              0.259    15.266    
                         clock uncertainty           -0.035    15.231    
    SLICE_X81Y109        FDRE (Setup_fdre_C_D)        0.031    15.262    uart_instance/tx_uart_instance/b_next_reg[11]
  -------------------------------------------------------------------
                         required time                         15.262    
                         arrival time                         -12.151    
  -------------------------------------------------------------------
                         slack                                  3.111    

Slack (MET) :             3.261ns  (required time - arrival time)
  Source:                 uart_instance/rx_intf/alu_ready_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_instance/tx_uart_instance/b_next_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.706ns  (logic 0.961ns (14.330%)  route 5.745ns (85.670%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.715     5.317    uart_instance/rx_intf/CLK
    SLICE_X87Y107        FDCE                                         r  uart_instance/rx_intf/alu_ready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y107        FDCE (Prop_fdce_C_Q)         0.456     5.773 r  uart_instance/rx_intf/alu_ready_reg_reg/Q
                         net (fo=39, routed)          3.255     9.028    uart_instance/tx_uart_instance/alu_result_ready
    SLICE_X84Y120        LUT3 (Prop_lut3_I0_O)        0.150     9.178 r  uart_instance/tx_uart_instance/FSM_sequential_state_next[0]_i_6/O
                         net (fo=32, routed)          2.490    11.669    uart_instance/tx_uart_instance/FSM_sequential_state_next[0]_i_6_n_0
    SLICE_X87Y112        LUT5 (Prop_lut5_I4_O)        0.355    12.024 r  uart_instance/tx_uart_instance/b_next[2]_i_1/O
                         net (fo=1, routed)           0.000    12.024    uart_instance/tx_uart_instance/b_next[2]
    SLICE_X87Y112        FDRE                                         r  uart_instance/tx_uart_instance/b_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.592    15.014    uart_instance/tx_uart_instance/CLK
    SLICE_X87Y112        FDRE                                         r  uart_instance/tx_uart_instance/b_next_reg[2]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X87Y112        FDRE (Setup_fdre_C_D)        0.031    15.285    uart_instance/tx_uart_instance/b_next_reg[2]
  -------------------------------------------------------------------
                         required time                         15.285    
                         arrival time                         -12.024    
  -------------------------------------------------------------------
                         slack                                  3.261    

Slack (MET) :             3.261ns  (required time - arrival time)
  Source:                 uart_instance/rx_intf/alu_ready_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_instance/tx_uart_instance/b_next_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.704ns  (logic 0.961ns (14.334%)  route 5.743ns (85.666%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.715     5.317    uart_instance/rx_intf/CLK
    SLICE_X87Y107        FDCE                                         r  uart_instance/rx_intf/alu_ready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y107        FDCE (Prop_fdce_C_Q)         0.456     5.773 r  uart_instance/rx_intf/alu_ready_reg_reg/Q
                         net (fo=39, routed)          3.255     9.028    uart_instance/tx_uart_instance/alu_result_ready
    SLICE_X84Y120        LUT3 (Prop_lut3_I0_O)        0.150     9.178 r  uart_instance/tx_uart_instance/FSM_sequential_state_next[0]_i_6/O
                         net (fo=32, routed)          2.488    11.667    uart_instance/tx_uart_instance/FSM_sequential_state_next[0]_i_6_n_0
    SLICE_X87Y112        LUT5 (Prop_lut5_I4_O)        0.355    12.022 r  uart_instance/tx_uart_instance/b_next[1]_i_1/O
                         net (fo=1, routed)           0.000    12.022    uart_instance/tx_uart_instance/b_next[1]
    SLICE_X87Y112        FDRE                                         r  uart_instance/tx_uart_instance/b_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.592    15.014    uart_instance/tx_uart_instance/CLK
    SLICE_X87Y112        FDRE                                         r  uart_instance/tx_uart_instance/b_next_reg[1]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X87Y112        FDRE (Setup_fdre_C_D)        0.029    15.283    uart_instance/tx_uart_instance/b_next_reg[1]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                         -12.022    
  -------------------------------------------------------------------
                         slack                                  3.261    

Slack (MET) :             3.278ns  (required time - arrival time)
  Source:                 uart_instance/rx_intf/alu_ready_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_instance/tx_uart_instance/b_next_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.667ns  (logic 0.961ns (14.414%)  route 5.706ns (85.586%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.715     5.317    uart_instance/rx_intf/CLK
    SLICE_X87Y107        FDCE                                         r  uart_instance/rx_intf/alu_ready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y107        FDCE (Prop_fdce_C_Q)         0.456     5.773 r  uart_instance/rx_intf/alu_ready_reg_reg/Q
                         net (fo=39, routed)          3.255     9.028    uart_instance/tx_uart_instance/alu_result_ready
    SLICE_X84Y120        LUT3 (Prop_lut3_I0_O)        0.150     9.178 r  uart_instance/tx_uart_instance/FSM_sequential_state_next[0]_i_6/O
                         net (fo=32, routed)          2.451    11.629    uart_instance/tx_uart_instance/FSM_sequential_state_next[0]_i_6_n_0
    SLICE_X81Y109        LUT5 (Prop_lut5_I4_O)        0.355    11.984 r  uart_instance/tx_uart_instance/b_next[7]_i_1/O
                         net (fo=1, routed)           0.000    11.984    uart_instance/tx_uart_instance/b_next[7]
    SLICE_X81Y109        FDRE                                         r  uart_instance/tx_uart_instance/b_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.585    15.007    uart_instance/tx_uart_instance/CLK
    SLICE_X81Y109        FDRE                                         r  uart_instance/tx_uart_instance/b_next_reg[7]/C
                         clock pessimism              0.259    15.266    
                         clock uncertainty           -0.035    15.231    
    SLICE_X81Y109        FDRE (Setup_fdre_C_D)        0.031    15.262    uart_instance/tx_uart_instance/b_next_reg[7]
  -------------------------------------------------------------------
                         required time                         15.262    
                         arrival time                         -11.984    
  -------------------------------------------------------------------
                         slack                                  3.278    

Slack (MET) :             3.281ns  (required time - arrival time)
  Source:                 uart_instance/rx_intf/alu_ready_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_instance/tx_uart_instance/b_next_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.684ns  (logic 0.961ns (14.377%)  route 5.723ns (85.623%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.715     5.317    uart_instance/rx_intf/CLK
    SLICE_X87Y107        FDCE                                         r  uart_instance/rx_intf/alu_ready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y107        FDCE (Prop_fdce_C_Q)         0.456     5.773 r  uart_instance/rx_intf/alu_ready_reg_reg/Q
                         net (fo=39, routed)          3.255     9.028    uart_instance/tx_uart_instance/alu_result_ready
    SLICE_X84Y120        LUT3 (Prop_lut3_I0_O)        0.150     9.178 r  uart_instance/tx_uart_instance/FSM_sequential_state_next[0]_i_6/O
                         net (fo=32, routed)          2.468    11.647    uart_instance/tx_uart_instance/FSM_sequential_state_next[0]_i_6_n_0
    SLICE_X86Y112        LUT5 (Prop_lut5_I4_O)        0.355    12.002 r  uart_instance/tx_uart_instance/b_next[3]_i_1/O
                         net (fo=1, routed)           0.000    12.002    uart_instance/tx_uart_instance/b_next[3]
    SLICE_X86Y112        FDRE                                         r  uart_instance/tx_uart_instance/b_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.592    15.014    uart_instance/tx_uart_instance/CLK
    SLICE_X86Y112        FDRE                                         r  uart_instance/tx_uart_instance/b_next_reg[3]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X86Y112        FDRE (Setup_fdre_C_D)        0.029    15.283    uart_instance/tx_uart_instance/b_next_reg[3]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                         -12.002    
  -------------------------------------------------------------------
                         slack                                  3.281    

Slack (MET) :             3.294ns  (required time - arrival time)
  Source:                 uart_instance/rx_intf/alu_ready_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_instance/tx_uart_instance/b_next_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.673ns  (logic 0.961ns (14.401%)  route 5.712ns (85.599%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.715     5.317    uart_instance/rx_intf/CLK
    SLICE_X87Y107        FDCE                                         r  uart_instance/rx_intf/alu_ready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y107        FDCE (Prop_fdce_C_Q)         0.456     5.773 r  uart_instance/rx_intf/alu_ready_reg_reg/Q
                         net (fo=39, routed)          3.255     9.028    uart_instance/tx_uart_instance/alu_result_ready
    SLICE_X84Y120        LUT3 (Prop_lut3_I0_O)        0.150     9.178 r  uart_instance/tx_uart_instance/FSM_sequential_state_next[0]_i_6/O
                         net (fo=32, routed)          2.457    11.636    uart_instance/tx_uart_instance/FSM_sequential_state_next[0]_i_6_n_0
    SLICE_X86Y112        LUT5 (Prop_lut5_I4_O)        0.355    11.991 r  uart_instance/tx_uart_instance/b_next[4]_i_1/O
                         net (fo=1, routed)           0.000    11.991    uart_instance/tx_uart_instance/b_next[4]
    SLICE_X86Y112        FDRE                                         r  uart_instance/tx_uart_instance/b_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.592    15.014    uart_instance/tx_uart_instance/CLK
    SLICE_X86Y112        FDRE                                         r  uart_instance/tx_uart_instance/b_next_reg[4]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X86Y112        FDRE (Setup_fdre_C_D)        0.031    15.285    uart_instance/tx_uart_instance/b_next_reg[4]
  -------------------------------------------------------------------
                         required time                         15.285    
                         arrival time                         -11.991    
  -------------------------------------------------------------------
                         slack                                  3.294    

Slack (MET) :             3.299ns  (required time - arrival time)
  Source:                 uart_instance/rx_intf/alu_ready_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_instance/tx_uart_instance/b_next_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.643ns  (logic 0.961ns (14.467%)  route 5.682ns (85.533%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.715     5.317    uart_instance/rx_intf/CLK
    SLICE_X87Y107        FDCE                                         r  uart_instance/rx_intf/alu_ready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y107        FDCE (Prop_fdce_C_Q)         0.456     5.773 r  uart_instance/rx_intf/alu_ready_reg_reg/Q
                         net (fo=39, routed)          3.255     9.028    uart_instance/tx_uart_instance/alu_result_ready
    SLICE_X84Y120        LUT3 (Prop_lut3_I0_O)        0.150     9.178 r  uart_instance/tx_uart_instance/FSM_sequential_state_next[0]_i_6/O
                         net (fo=32, routed)          2.427    11.605    uart_instance/tx_uart_instance/FSM_sequential_state_next[0]_i_6_n_0
    SLICE_X79Y110        LUT5 (Prop_lut5_I4_O)        0.355    11.960 r  uart_instance/tx_uart_instance/b_next[9]_i_1/O
                         net (fo=1, routed)           0.000    11.960    uart_instance/tx_uart_instance/b_next[9]
    SLICE_X79Y110        FDRE                                         r  uart_instance/tx_uart_instance/b_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.582    15.004    uart_instance/tx_uart_instance/CLK
    SLICE_X79Y110        FDRE                                         r  uart_instance/tx_uart_instance/b_next_reg[9]/C
                         clock pessimism              0.259    15.263    
                         clock uncertainty           -0.035    15.228    
    SLICE_X79Y110        FDRE (Setup_fdre_C_D)        0.031    15.259    uart_instance/tx_uart_instance/b_next_reg[9]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                         -11.960    
  -------------------------------------------------------------------
                         slack                                  3.299    

Slack (MET) :             3.405ns  (required time - arrival time)
  Source:                 uart_instance/rx_intf/alu_ready_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_instance/tx_uart_instance/b_next_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.559ns  (logic 0.961ns (14.652%)  route 5.598ns (85.348%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.715     5.317    uart_instance/rx_intf/CLK
    SLICE_X87Y107        FDCE                                         r  uart_instance/rx_intf/alu_ready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y107        FDCE (Prop_fdce_C_Q)         0.456     5.773 r  uart_instance/rx_intf/alu_ready_reg_reg/Q
                         net (fo=39, routed)          3.255     9.028    uart_instance/tx_uart_instance/alu_result_ready
    SLICE_X84Y120        LUT3 (Prop_lut3_I0_O)        0.150     9.178 r  uart_instance/tx_uart_instance/FSM_sequential_state_next[0]_i_6/O
                         net (fo=32, routed)          2.343    11.521    uart_instance/tx_uart_instance/FSM_sequential_state_next[0]_i_6_n_0
    SLICE_X87Y115        LUT5 (Prop_lut5_I4_O)        0.355    11.876 r  uart_instance/tx_uart_instance/b_next[30]_i_1/O
                         net (fo=1, routed)           0.000    11.876    uart_instance/tx_uart_instance/b_next[30]
    SLICE_X87Y115        FDRE                                         r  uart_instance/tx_uart_instance/b_next_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.590    15.012    uart_instance/tx_uart_instance/CLK
    SLICE_X87Y115        FDRE                                         r  uart_instance/tx_uart_instance/b_next_reg[30]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X87Y115        FDRE (Setup_fdre_C_D)        0.029    15.281    uart_instance/tx_uart_instance/b_next_reg[30]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                         -11.876    
  -------------------------------------------------------------------
                         slack                                  3.405    

Slack (MET) :             3.426ns  (required time - arrival time)
  Source:                 uart_instance/rx_intf/alu_ready_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_instance/tx_uart_instance/b_next_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.541ns  (logic 0.961ns (14.691%)  route 5.580ns (85.309%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.715     5.317    uart_instance/rx_intf/CLK
    SLICE_X87Y107        FDCE                                         r  uart_instance/rx_intf/alu_ready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y107        FDCE (Prop_fdce_C_Q)         0.456     5.773 r  uart_instance/rx_intf/alu_ready_reg_reg/Q
                         net (fo=39, routed)          3.255     9.028    uart_instance/tx_uart_instance/alu_result_ready
    SLICE_X84Y120        LUT3 (Prop_lut3_I0_O)        0.150     9.178 r  uart_instance/tx_uart_instance/FSM_sequential_state_next[0]_i_6/O
                         net (fo=32, routed)          2.325    11.504    uart_instance/tx_uart_instance/FSM_sequential_state_next[0]_i_6_n_0
    SLICE_X86Y112        LUT5 (Prop_lut5_I4_O)        0.355    11.859 r  uart_instance/tx_uart_instance/b_next[0]_i_1/O
                         net (fo=1, routed)           0.000    11.859    uart_instance/tx_uart_instance/b_next[0]
    SLICE_X86Y112        FDRE                                         r  uart_instance/tx_uart_instance/b_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.592    15.014    uart_instance/tx_uart_instance/CLK
    SLICE_X86Y112        FDRE                                         r  uart_instance/tx_uart_instance/b_next_reg[0]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X86Y112        FDRE (Setup_fdre_C_D)        0.031    15.285    uart_instance/tx_uart_instance/b_next_reg[0]
  -------------------------------------------------------------------
                         required time                         15.285    
                         arrival time                         -11.859    
  -------------------------------------------------------------------
                         slack                                  3.426    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 uart_instance/tx_uart_instance/s_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_instance/tx_uart_instance/s_next_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.630%)  route 0.077ns (29.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.591     1.510    uart_instance/tx_uart_instance/CLK
    SLICE_X85Y120        FDCE                                         r  uart_instance/tx_uart_instance/s_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y120        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  uart_instance/tx_uart_instance/s_reg_reg[3]/Q
                         net (fo=5, routed)           0.077     1.729    uart_instance/tx_uart_instance/s_reg[3]
    SLICE_X84Y120        LUT6 (Prop_lut6_I4_O)        0.045     1.774 r  uart_instance/tx_uart_instance/s_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.774    uart_instance/tx_uart_instance/s_next[3]
    SLICE_X84Y120        FDRE                                         r  uart_instance/tx_uart_instance/s_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.860     2.026    uart_instance/tx_uart_instance/CLK
    SLICE_X84Y120        FDRE                                         r  uart_instance/tx_uart_instance/s_next_reg[3]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X84Y120        FDRE (Hold_fdre_C_D)         0.121     1.644    uart_instance/tx_uart_instance/s_next_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uart_instance/tx_uart_instance/b_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_instance/tx_uart_instance/b_next_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.592     1.511    uart_instance/tx_uart_instance/CLK
    SLICE_X79Y111        FDCE                                         r  uart_instance/tx_uart_instance/b_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y111        FDCE (Prop_fdce_C_Q)         0.141     1.652 r  uart_instance/tx_uart_instance/b_reg_reg[12]/Q
                         net (fo=2, routed)           0.099     1.752    uart_instance/tx_uart_instance/b_reg_reg_n_0_[12]
    SLICE_X78Y111        LUT5 (Prop_lut5_I0_O)        0.045     1.797 r  uart_instance/tx_uart_instance/b_next[12]_i_1/O
                         net (fo=1, routed)           0.000     1.797    uart_instance/tx_uart_instance/b_next[12]
    SLICE_X78Y111        FDRE                                         r  uart_instance/tx_uart_instance/b_next_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.864     2.029    uart_instance/tx_uart_instance/CLK
    SLICE_X78Y111        FDRE                                         r  uart_instance/tx_uart_instance/b_next_reg[12]/C
                         clock pessimism             -0.504     1.524    
    SLICE_X78Y111        FDRE (Hold_fdre_C_D)         0.120     1.644    uart_instance/tx_uart_instance/b_next_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uart_instance/tx_uart_instance/b_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_instance/tx_uart_instance/b_next_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.590     1.509    uart_instance/tx_uart_instance/CLK
    SLICE_X79Y114        FDCE                                         r  uart_instance/tx_uart_instance/b_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y114        FDCE (Prop_fdce_C_Q)         0.141     1.650 r  uart_instance/tx_uart_instance/b_reg_reg[16]/Q
                         net (fo=2, routed)           0.099     1.750    uart_instance/tx_uart_instance/b_reg_reg_n_0_[16]
    SLICE_X78Y114        LUT5 (Prop_lut5_I1_O)        0.045     1.795 r  uart_instance/tx_uart_instance/b_next[15]_i_1/O
                         net (fo=1, routed)           0.000     1.795    uart_instance/tx_uart_instance/b_next[15]
    SLICE_X78Y114        FDRE                                         r  uart_instance/tx_uart_instance/b_next_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.860     2.026    uart_instance/tx_uart_instance/CLK
    SLICE_X78Y114        FDRE                                         r  uart_instance/tx_uart_instance/b_next_reg[15]/C
                         clock pessimism             -0.503     1.522    
    SLICE_X78Y114        FDRE (Hold_fdre_C_D)         0.120     1.642    uart_instance/tx_uart_instance/b_next_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 uart_instance/tx_uart_instance/b_next_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_instance/tx_uart_instance/b_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.399%)  route 0.118ns (45.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.598     1.517    uart_instance/tx_uart_instance/CLK
    SLICE_X86Y112        FDRE                                         r  uart_instance/tx_uart_instance/b_next_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y112        FDRE (Prop_fdre_C_Q)         0.141     1.658 r  uart_instance/tx_uart_instance/b_next_reg[4]/Q
                         net (fo=1, routed)           0.118     1.777    uart_instance/tx_uart_instance/b_next_reg_n_0_[4]
    SLICE_X85Y112        FDCE                                         r  uart_instance/tx_uart_instance/b_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.868     2.033    uart_instance/tx_uart_instance/CLK
    SLICE_X85Y112        FDCE                                         r  uart_instance/tx_uart_instance/b_reg_reg[4]/C
                         clock pessimism             -0.479     1.553    
    SLICE_X85Y112        FDCE (Hold_fdce_C_D)         0.070     1.623    uart_instance/tx_uart_instance/b_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 uart_instance/tx_uart_instance/b_next_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_instance/tx_uart_instance/b_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.595     1.514    uart_instance/tx_uart_instance/CLK
    SLICE_X81Y109        FDRE                                         r  uart_instance/tx_uart_instance/b_next_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y109        FDRE (Prop_fdre_C_Q)         0.141     1.655 r  uart_instance/tx_uart_instance/b_next_reg[8]/Q
                         net (fo=1, routed)           0.110     1.765    uart_instance/tx_uart_instance/b_next_reg_n_0_[8]
    SLICE_X81Y108        FDCE                                         r  uart_instance/tx_uart_instance/b_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.866     2.032    uart_instance/tx_uart_instance/CLK
    SLICE_X81Y108        FDCE                                         r  uart_instance/tx_uart_instance/b_reg_reg[8]/C
                         clock pessimism             -0.501     1.530    
    SLICE_X81Y108        FDCE (Hold_fdce_C_D)         0.072     1.602    uart_instance/tx_uart_instance/b_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 uart_instance/tx_uart_instance/b_next_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_instance/tx_uart_instance/b_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.598     1.517    uart_instance/tx_uart_instance/CLK
    SLICE_X87Y112        FDRE                                         r  uart_instance/tx_uart_instance/b_next_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y112        FDRE (Prop_fdre_C_Q)         0.141     1.658 r  uart_instance/tx_uart_instance/b_next_reg[1]/Q
                         net (fo=1, routed)           0.110     1.768    uart_instance/tx_uart_instance/b_next_reg_n_0_[1]
    SLICE_X87Y111        FDCE                                         r  uart_instance/tx_uart_instance/b_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.871     2.036    uart_instance/tx_uart_instance/CLK
    SLICE_X87Y111        FDCE                                         r  uart_instance/tx_uart_instance/b_reg_reg[1]/C
                         clock pessimism             -0.501     1.534    
    SLICE_X87Y111        FDCE (Hold_fdce_C_D)         0.070     1.604    uart_instance/tx_uart_instance/b_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 uart_instance/tx_uart_instance/b_next_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_instance/tx_uart_instance/b_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.595     1.514    uart_instance/tx_uart_instance/CLK
    SLICE_X81Y109        FDRE                                         r  uart_instance/tx_uart_instance/b_next_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y109        FDRE (Prop_fdre_C_Q)         0.141     1.655 r  uart_instance/tx_uart_instance/b_next_reg[10]/Q
                         net (fo=1, routed)           0.110     1.765    uart_instance/tx_uart_instance/b_next_reg_n_0_[10]
    SLICE_X81Y108        FDCE                                         r  uart_instance/tx_uart_instance/b_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.866     2.032    uart_instance/tx_uart_instance/CLK
    SLICE_X81Y108        FDCE                                         r  uart_instance/tx_uart_instance/b_reg_reg[10]/C
                         clock pessimism             -0.501     1.530    
    SLICE_X81Y108        FDCE (Hold_fdce_C_D)         0.070     1.600    uart_instance/tx_uart_instance/b_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 uart_instance/tx_uart_instance/b_reg_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_instance/tx_uart_instance/b_next_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.348%)  route 0.061ns (22.652%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.588     1.507    uart_instance/tx_uart_instance/CLK
    SLICE_X80Y119        FDCE                                         r  uart_instance/tx_uart_instance/b_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y119        FDCE (Prop_fdce_C_Q)         0.164     1.671 r  uart_instance/tx_uart_instance/b_reg_reg[25]/Q
                         net (fo=2, routed)           0.061     1.733    uart_instance/tx_uart_instance/b_reg_reg_n_0_[25]
    SLICE_X81Y119        LUT5 (Prop_lut5_I1_O)        0.045     1.778 r  uart_instance/tx_uart_instance/b_next[24]_i_1/O
                         net (fo=1, routed)           0.000     1.778    uart_instance/tx_uart_instance/b_next[24]
    SLICE_X81Y119        FDRE                                         r  uart_instance/tx_uart_instance/b_next_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.857     2.023    uart_instance/tx_uart_instance/CLK
    SLICE_X81Y119        FDRE                                         r  uart_instance/tx_uart_instance/b_next_reg[24]/C
                         clock pessimism             -0.502     1.520    
    SLICE_X81Y119        FDRE (Hold_fdre_C_D)         0.092     1.612    uart_instance/tx_uart_instance/b_next_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 uart_instance/tx_uart_instance/alu_result_reg_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_instance/tx_uart_instance/b_next_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.597     1.516    uart_instance/tx_uart_instance/CLK
    SLICE_X86Y115        FDCE                                         r  uart_instance/tx_uart_instance/alu_result_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y115        FDCE (Prop_fdce_C_Q)         0.141     1.657 r  uart_instance/tx_uart_instance/alu_result_reg_reg[30]/Q
                         net (fo=1, routed)           0.086     1.743    uart_instance/tx_uart_instance/alu_result_reg[30]
    SLICE_X87Y115        LUT5 (Prop_lut5_I3_O)        0.045     1.788 r  uart_instance/tx_uart_instance/b_next[30]_i_1/O
                         net (fo=1, routed)           0.000     1.788    uart_instance/tx_uart_instance/b_next[30]
    SLICE_X87Y115        FDRE                                         r  uart_instance/tx_uart_instance/b_next_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.866     2.032    uart_instance/tx_uart_instance/CLK
    SLICE_X87Y115        FDRE                                         r  uart_instance/tx_uart_instance/b_next_reg[30]/C
                         clock pessimism             -0.502     1.529    
    SLICE_X87Y115        FDRE (Hold_fdre_C_D)         0.091     1.620    uart_instance/tx_uart_instance/b_next_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 uart_instance/tx_uart_instance/s_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_instance/tx_uart_instance/s_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.591     1.510    uart_instance/tx_uart_instance/CLK
    SLICE_X83Y120        FDRE                                         r  uart_instance/tx_uart_instance/s_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y120        FDRE (Prop_fdre_C_Q)         0.141     1.651 r  uart_instance/tx_uart_instance/s_next_reg[2]/Q
                         net (fo=1, routed)           0.110     1.761    uart_instance/tx_uart_instance/s_next_reg_n_0_[2]
    SLICE_X82Y120        FDCE                                         r  uart_instance/tx_uart_instance/s_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.860     2.026    uart_instance/tx_uart_instance/CLK
    SLICE_X82Y120        FDCE                                         r  uart_instance/tx_uart_instance/s_reg_reg[2]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X82Y120        FDCE (Hold_fdce_C_D)         0.070     1.593    uart_instance/tx_uart_instance/s_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y121   uart_instance/counter_instance/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y121   uart_instance/counter_instance/counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X85Y122   uart_instance/counter_instance/counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X85Y122   uart_instance/counter_instance/counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X85Y122   uart_instance/counter_instance/counter_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y121   uart_instance/counter_instance/counter_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y121   uart_instance/counter_instance/counter_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y122   uart_instance/counter_instance/counter_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y122   uart_instance/counter_instance/counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y121   uart_instance/counter_instance/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y121   uart_instance/counter_instance/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y121   uart_instance/counter_instance/counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y121   uart_instance/counter_instance/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X85Y122   uart_instance/counter_instance/counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X85Y122   uart_instance/counter_instance/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X85Y122   uart_instance/counter_instance/counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X85Y122   uart_instance/counter_instance/counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X85Y122   uart_instance/counter_instance/counter_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X85Y122   uart_instance/counter_instance/counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y121   uart_instance/counter_instance/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y121   uart_instance/counter_instance/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y121   uart_instance/counter_instance/counter_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y121   uart_instance/counter_instance/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X85Y122   uart_instance/counter_instance/counter_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X85Y122   uart_instance/counter_instance/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X85Y122   uart_instance/counter_instance/counter_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X85Y122   uart_instance/counter_instance/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X85Y122   uart_instance/counter_instance/counter_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X85Y122   uart_instance/counter_instance/counter_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_instance/tx_uart_instance/tx_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.927ns  (logic 4.011ns (67.676%)  route 1.916ns (32.324%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.702     5.304    uart_instance/tx_uart_instance/CLK
    SLICE_X87Y121        FDCE                                         r  uart_instance/tx_uart_instance/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y121        FDCE (Prop_fdce_C_Q)         0.456     5.760 r  uart_instance/tx_uart_instance/tx_reg_reg/Q
                         net (fo=1, routed)           1.916     7.676    tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    11.231 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    11.231    tx
    D4                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_instance/tx_uart_instance/tx_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.848ns  (logic 1.397ns (75.599%)  route 0.451ns (24.401%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.591     1.510    uart_instance/tx_uart_instance/CLK
    SLICE_X87Y121        FDCE                                         r  uart_instance/tx_uart_instance/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y121        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  uart_instance/tx_uart_instance/tx_reg_reg/Q
                         net (fo=1, routed)           0.451     2.102    tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     3.358 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.358    tx
    D4                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           216 Endpoints
Min Delay           216 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/rx_intf/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.870ns  (logic 1.643ns (20.881%)  route 6.227ns (79.119%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    E16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  reset_IBUF_inst/O
                         net (fo=205, routed)         6.227     7.718    uart_instance/rx_intf/reset_IBUF
    SLICE_X87Y107        LUT4 (Prop_lut4_I0_O)        0.152     7.870 r  uart_instance/rx_intf/state[1]_i_1/O
                         net (fo=1, routed)           0.000     7.870    uart_instance/rx_intf/state[1]_i_1_n_0
    SLICE_X87Y107        FDCE                                         r  uart_instance/rx_intf/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.595     5.017    uart_instance/rx_intf/CLK
    SLICE_X87Y107        FDCE                                         r  uart_instance/rx_intf/state_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/rx_intf/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.354ns  (logic 1.615ns (21.965%)  route 5.739ns (78.035%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    E16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  reset_IBUF_inst/O
                         net (fo=205, routed)         5.739     7.230    uart_instance/rx_intf/reset_IBUF
    SLICE_X87Y107        LUT4 (Prop_lut4_I0_O)        0.124     7.354 r  uart_instance/rx_intf/state[0]_i_1/O
                         net (fo=1, routed)           0.000     7.354    uart_instance/rx_intf/state[0]_i_1_n_0
    SLICE_X87Y107        FDCE                                         r  uart_instance/rx_intf/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.595     5.017    uart_instance/rx_intf/CLK
    SLICE_X87Y107        FDCE                                         r  uart_instance/rx_intf/state_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/rx_uart_instance/b_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.257ns  (logic 1.491ns (20.549%)  route 5.766ns (79.451%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    E16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  reset_IBUF_inst/O
                         net (fo=205, routed)         5.766     7.257    uart_instance/rx_uart_instance/reset_IBUF
    SLICE_X86Y107        FDCE                                         f  uart_instance/rx_uart_instance/b_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.595     5.017    uart_instance/rx_uart_instance/CLK
    SLICE_X86Y107        FDCE                                         r  uart_instance/rx_uart_instance/b_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/rx_uart_instance/b_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.257ns  (logic 1.491ns (20.549%)  route 5.766ns (79.451%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    E16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  reset_IBUF_inst/O
                         net (fo=205, routed)         5.766     7.257    uart_instance/rx_uart_instance/reset_IBUF
    SLICE_X86Y107        FDCE                                         f  uart_instance/rx_uart_instance/b_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.595     5.017    uart_instance/rx_uart_instance/CLK
    SLICE_X86Y107        FDCE                                         r  uart_instance/rx_uart_instance/b_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/rx_uart_instance/b_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.257ns  (logic 1.491ns (20.549%)  route 5.766ns (79.451%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    E16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  reset_IBUF_inst/O
                         net (fo=205, routed)         5.766     7.257    uart_instance/rx_uart_instance/reset_IBUF
    SLICE_X86Y107        FDCE                                         f  uart_instance/rx_uart_instance/b_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.595     5.017    uart_instance/rx_uart_instance/CLK
    SLICE_X86Y107        FDCE                                         r  uart_instance/rx_uart_instance/b_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/rx_uart_instance/b_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.257ns  (logic 1.491ns (20.549%)  route 5.766ns (79.451%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    E16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  reset_IBUF_inst/O
                         net (fo=205, routed)         5.766     7.257    uart_instance/rx_uart_instance/reset_IBUF
    SLICE_X86Y107        FDCE                                         f  uart_instance/rx_uart_instance/b_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.595     5.017    uart_instance/rx_uart_instance/CLK
    SLICE_X86Y107        FDCE                                         r  uart_instance/rx_uart_instance/b_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/rx_uart_instance/b_reg_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.257ns  (logic 1.491ns (20.549%)  route 5.766ns (79.451%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    E16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  reset_IBUF_inst/O
                         net (fo=205, routed)         5.766     7.257    uart_instance/rx_uart_instance/reset_IBUF
    SLICE_X86Y107        FDCE                                         f  uart_instance/rx_uart_instance/b_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.595     5.017    uart_instance/rx_uart_instance/CLK
    SLICE_X86Y107        FDCE                                         r  uart_instance/rx_uart_instance/b_reg_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/rx_intf/alu_ready_reg_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.253ns  (logic 1.491ns (20.561%)  route 5.762ns (79.439%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    E16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  reset_IBUF_inst/O
                         net (fo=205, routed)         5.762     7.253    uart_instance/rx_intf/reset_IBUF
    SLICE_X87Y107        FDCE                                         f  uart_instance/rx_intf/alu_ready_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.595     5.017    uart_instance/rx_intf/CLK
    SLICE_X87Y107        FDCE                                         r  uart_instance/rx_intf/alu_ready_reg_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/rx_intf/state_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.253ns  (logic 1.491ns (20.561%)  route 5.762ns (79.439%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    E16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  reset_IBUF_inst/O
                         net (fo=205, routed)         5.762     7.253    uart_instance/rx_intf/reset_IBUF
    SLICE_X87Y107        FDCE                                         f  uart_instance/rx_intf/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.595     5.017    uart_instance/rx_intf/CLK
    SLICE_X87Y107        FDCE                                         r  uart_instance/rx_intf/state_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/rx_intf/state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.253ns  (logic 1.491ns (20.561%)  route 5.762ns (79.439%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    E16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  reset_IBUF_inst/O
                         net (fo=205, routed)         5.762     7.253    uart_instance/rx_intf/reset_IBUF
    SLICE_X87Y107        FDCE                                         f  uart_instance/rx_intf/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.595     5.017    uart_instance/rx_intf/CLK
    SLICE_X87Y107        FDCE                                         r  uart_instance/rx_intf/state_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_instance/rx_uart_instance/s_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.946ns  (logic 0.302ns (31.962%)  route 0.644ns (68.038%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rx_IBUF_inst/O
                         net (fo=7, routed)           0.644     0.901    uart_instance/rx_uart_instance/rx_IBUF
    SLICE_X87Y122        LUT5 (Prop_lut5_I4_O)        0.045     0.946 r  uart_instance/rx_uart_instance/s_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     0.946    uart_instance/rx_uart_instance/s_reg[3]_i_2_n_0
    SLICE_X87Y122        FDCE                                         r  uart_instance/rx_uart_instance/s_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.859     2.025    uart_instance/rx_uart_instance/CLK
    SLICE_X87Y122        FDCE                                         r  uart_instance/rx_uart_instance/s_reg_reg[3]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_instance/rx_uart_instance/b_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.949ns  (logic 0.257ns (27.119%)  route 0.692ns (72.881%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rx_IBUF_inst/O
                         net (fo=7, routed)           0.692     0.949    uart_instance/rx_uart_instance/rx_IBUF
    SLICE_X87Y120        FDCE                                         r  uart_instance/rx_uart_instance/b_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.861     2.027    uart_instance/rx_uart_instance/CLK
    SLICE_X87Y120        FDCE                                         r  uart_instance/rx_uart_instance/b_reg_reg[31]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_instance/rx_uart_instance/s_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.134ns  (logic 0.301ns (26.575%)  route 0.833ns (73.425%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rx_IBUF_inst/O
                         net (fo=7, routed)           0.833     1.090    uart_instance/rx_uart_instance/rx_IBUF
    SLICE_X89Y122        LUT5 (Prop_lut5_I0_O)        0.044     1.134 r  uart_instance/rx_uart_instance/s_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.134    uart_instance/rx_uart_instance/s_reg[1]_i_1_n_0
    SLICE_X89Y122        FDCE                                         r  uart_instance/rx_uart_instance/s_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.859     2.025    uart_instance/rx_uart_instance/CLK
    SLICE_X89Y122        FDCE                                         r  uart_instance/rx_uart_instance/s_reg_reg[1]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_instance/rx_uart_instance/s_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.134ns  (logic 0.302ns (26.663%)  route 0.832ns (73.337%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rx_IBUF_inst/O
                         net (fo=7, routed)           0.832     1.089    uart_instance/rx_uart_instance/rx_IBUF
    SLICE_X89Y122        LUT6 (Prop_lut6_I0_O)        0.045     1.134 r  uart_instance/rx_uart_instance/s_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.134    uart_instance/rx_uart_instance/s_reg[2]_i_1_n_0
    SLICE_X89Y122        FDCE                                         r  uart_instance/rx_uart_instance/s_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.859     2.025    uart_instance/rx_uart_instance/CLK
    SLICE_X89Y122        FDCE                                         r  uart_instance/rx_uart_instance/s_reg_reg[2]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_instance/rx_uart_instance/s_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.135ns  (logic 0.302ns (26.640%)  route 0.833ns (73.361%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rx_IBUF_inst/O
                         net (fo=7, routed)           0.833     1.090    uart_instance/rx_uart_instance/rx_IBUF
    SLICE_X89Y122        LUT4 (Prop_lut4_I0_O)        0.045     1.135 r  uart_instance/rx_uart_instance/s_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.135    uart_instance/rx_uart_instance/s_reg[0]_i_1_n_0
    SLICE_X89Y122        FDCE                                         r  uart_instance/rx_uart_instance/s_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.859     2.025    uart_instance/rx_uart_instance/CLK
    SLICE_X89Y122        FDCE                                         r  uart_instance/rx_uart_instance/s_reg_reg[0]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_instance/rx_uart_instance/s_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.242ns  (logic 0.302ns (24.357%)  route 0.939ns (75.643%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 f  rx_IBUF_inst/O
                         net (fo=7, routed)           0.811     1.069    uart_instance/rx_uart_instance/rx_IBUF
    SLICE_X87Y122        LUT6 (Prop_lut6_I0_O)        0.045     1.114 r  uart_instance/rx_uart_instance/s_reg[3]_i_1/O
                         net (fo=4, routed)           0.128     1.242    uart_instance/rx_uart_instance/s_next
    SLICE_X87Y122        FDCE                                         r  uart_instance/rx_uart_instance/s_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.859     2.025    uart_instance/rx_uart_instance/CLK
    SLICE_X87Y122        FDCE                                         r  uart_instance/rx_uart_instance/s_reg_reg[3]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_instance/rx_uart_instance/FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.242ns  (logic 0.347ns (27.977%)  route 0.894ns (72.023%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 f  rx_IBUF_inst/O
                         net (fo=7, routed)           0.794     1.052    uart_instance/rx_uart_instance/rx_IBUF
    SLICE_X88Y122        LUT6 (Prop_lut6_I2_O)        0.045     1.097 r  uart_instance/rx_uart_instance/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=2, routed)           0.100     1.197    uart_instance/rx_uart_instance/FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X88Y122        LUT4 (Prop_lut4_I0_O)        0.045     1.242 r  uart_instance/rx_uart_instance/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.242    uart_instance/rx_uart_instance/FSM_sequential_state_reg[1]_i_1_n_0
    SLICE_X88Y122        FDCE                                         r  uart_instance/rx_uart_instance/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.859     2.025    uart_instance/rx_uart_instance/CLK
    SLICE_X88Y122        FDCE                                         r  uart_instance/rx_uart_instance/FSM_sequential_state_reg_reg[1]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_instance/rx_uart_instance/s_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.286ns  (logic 0.302ns (23.526%)  route 0.983ns (76.474%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 f  rx_IBUF_inst/O
                         net (fo=7, routed)           0.811     1.069    uart_instance/rx_uart_instance/rx_IBUF
    SLICE_X87Y122        LUT6 (Prop_lut6_I0_O)        0.045     1.114 r  uart_instance/rx_uart_instance/s_reg[3]_i_1/O
                         net (fo=4, routed)           0.172     1.286    uart_instance/rx_uart_instance/s_next
    SLICE_X89Y122        FDCE                                         r  uart_instance/rx_uart_instance/s_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.859     2.025    uart_instance/rx_uart_instance/CLK
    SLICE_X89Y122        FDCE                                         r  uart_instance/rx_uart_instance/s_reg_reg[0]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_instance/rx_uart_instance/s_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.286ns  (logic 0.302ns (23.526%)  route 0.983ns (76.474%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 f  rx_IBUF_inst/O
                         net (fo=7, routed)           0.811     1.069    uart_instance/rx_uart_instance/rx_IBUF
    SLICE_X87Y122        LUT6 (Prop_lut6_I0_O)        0.045     1.114 r  uart_instance/rx_uart_instance/s_reg[3]_i_1/O
                         net (fo=4, routed)           0.172     1.286    uart_instance/rx_uart_instance/s_next
    SLICE_X89Y122        FDCE                                         r  uart_instance/rx_uart_instance/s_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.859     2.025    uart_instance/rx_uart_instance/CLK
    SLICE_X89Y122        FDCE                                         r  uart_instance/rx_uart_instance/s_reg_reg[1]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_instance/rx_uart_instance/s_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.286ns  (logic 0.302ns (23.526%)  route 0.983ns (76.474%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 f  rx_IBUF_inst/O
                         net (fo=7, routed)           0.811     1.069    uart_instance/rx_uart_instance/rx_IBUF
    SLICE_X87Y122        LUT6 (Prop_lut6_I0_O)        0.045     1.114 r  uart_instance/rx_uart_instance/s_reg[3]_i_1/O
                         net (fo=4, routed)           0.172     1.286    uart_instance/rx_uart_instance/s_next
    SLICE_X89Y122        FDCE                                         r  uart_instance/rx_uart_instance/s_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.859     2.025    uart_instance/rx_uart_instance/CLK
    SLICE_X89Y122        FDCE                                         r  uart_instance/rx_uart_instance/s_reg_reg[2]/C





