# Term4-2D-Project

## 50002 portion
1. test the individual 4 bit adders one by one using the lab2checkoff to obey functional specifications.
2. combine the 4 bits into 8 units to form the 32 bit adder.
3. Use CLAA architecture.
4. Timing is ~ 2.97ns

## 50.001 portion 
Explained in the 50001.md 


### Contributors:
Mathias Koh Chin An (jsim and circuit design)
Leong Yun Qin Melody (jsim) 
Priscilia Pearly tan Pei En (cnf outcome) 

Raash (part 1 java) 
Leon Tjandra (Part 2 java)

