
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Comparison of schedules

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%


Comparing lBoundEstimator: OWN, ALAPBound: listSchedule 
		 with lBoundEstimator: PAPER, ALAPBound: lazyALAP
--->  Schedules are equal
faster: lBoundEstimator: PAPER, ALAPBound: lazyALAP -> 57, vs. lBoundEstimator: OWN, ALAPBound: listSchedule -> 2888



Comparing lBoundEstimator: OWN, ALAPBound: listSchedule 
		 with lBoundEstimator: PAPER, ALAPBound: listSchedule
--->  Schedules are equal
faster: lBoundEstimator: PAPER, ALAPBound: listSchedule -> 2299, vs. lBoundEstimator: OWN, ALAPBound: listSchedule -> 2888



Comparing lBoundEstimator: OWN, ALAPBound: listSchedule 
		 with lBoundEstimator: OWN, ALAPBound: lazyALAP
--->  Schedules are equal
faster: lBoundEstimator: OWN, ALAPBound: lazyALAP -> 102, vs. lBoundEstimator: OWN, ALAPBound: listSchedule -> 2888



Comparing lBoundEstimator: PAPER, ALAPBound: lazyALAP 
		 with lBoundEstimator: PAPER, ALAPBound: listSchedule
--->  Schedules are equal
faster: lBoundEstimator: PAPER, ALAPBound: lazyALAP -> 57, vs. lBoundEstimator: PAPER, ALAPBound: listSchedule -> 2299



Comparing lBoundEstimator: PAPER, ALAPBound: lazyALAP 
		 with lBoundEstimator: OWN, ALAPBound: lazyALAP
--->  Schedules are equal
faster: lBoundEstimator: PAPER, ALAPBound: lazyALAP -> 57, vs. lBoundEstimator: OWN, ALAPBound: lazyALAP -> 102



Comparing lBoundEstimator: PAPER, ALAPBound: listSchedule 
		 with lBoundEstimator: OWN, ALAPBound: lazyALAP
--->  Schedules are equal
faster: lBoundEstimator: OWN, ALAPBound: lazyALAP -> 102, vs. lBoundEstimator: PAPER, ALAPBound: listSchedule -> 2299



%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Printing schedule

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Found schedule of length 33 with 82 nodes

n16--23:DMA_LOAD : [0:1]
n59--408:ISHL : [0:0]
n81--17:IFGE : [0:0]
n4--70:DMA_LOAD(ref) : [0:1]
n80--420:IADD : [0:0]
n60--414:ISHL : [0:0]
n54--403:ISHL : [0:0]
n58--409:IOR : [1:1]
n53--415:IOR : [1:1]
n15--39:ISHR : [2:2]
n3--113:DMA_LOAD : [2:3]
n71--52:ISHR : [2:2]
n74--103:DMA_LOAD : [2:3]
n42--26:ISHR : [2:2]
n12--418:IOR : [2:2]
n44--66:IAND : [2:2]
n25--56:IAND : [3:3]
n31--43:IAND : [3:3]
n22--30:IAND : [3:3]
n24--93:DMA_LOAD : [4:5]
n38--106:IMUL : [4:7]
n21--74:DMA_LOAD : [4:5]
n34--117:IMUL : [4:7]
n14--169:DMA_LOAD : [6:7]
n19--96:IMUL : [6:9]
n64--83:DMA_LOAD : [6:7]
n20--77:IMUL : [6:9]
n13--173:IMUL : [8:11]
n37--87:IADD : [8:8]
n1--126:DMA_LOAD : [8:9]
n18--86:IMUL : [8:11]
n32--158:DMA_LOAD : [8:9]
n50--107:IADD : [10:10]
n30--136:DMA_LOAD : [10:11]
n52--161:IMUL : [10:13]
n77--147:DMA_LOAD : [10:11]
n29--139:IMUL : [12:15]
n17--97:IADD : [12:12]
n62--215:DMA_LOAD : [12:13]
n73--226:DMA_LOAD : [12:13]
n66--150:IMUL : [12:15]
n2--118:IADD : [13:13]
n46--297:IFGE : [14:14]
n49--204:DMA_LOAD : [14:15]
n0--129:IMUL : [14:17]
n61--218:IMUL : [14:17]
n6--193:DMA_LOAD : [14:15]
n40--140:IADD : [14:14]
n33--306:IFLE : [14:14]
n48--207:IMUL : [16:19]
n72--230:IMUL : [16:19]
n63--283:DMA_LOAD : [16:17]
n43--151:IADD : [16:16]
n65--183:DMA_LOAD : [16:17]
n57--186:IMUL : [18:21]
n39--162:IADD : [18:18]
n41--261:DMA_LOAD : [18:19]
n76--287:IMUL : [18:21]
n78--272:DMA_LOAD : [18:19]
n7--174:IADD : [19:19]
n79--332:IFLE : [20:20]
n70--323:IFGE : [20:20]
n5--196:IMUL : [20:23]
n75--275:IMUL : [20:23]
n56--197:IADD : [20:20]
n23--240:DMA_LOAD : [20:21]
n55--250:DMA_LOAD : [20:21]
n69--243:IMUL : [22:25]
n27--219:IADD : [22:22]
n9--253:IMUL : [22:25]
n11--419:DMA_STORE : [22:23]
n68--254:IADD : [24:24]
n28--208:IADD : [24:24]
n26--231:IADD : [25:25]
n47--358:IFLE : [26:26]
n10--264:IMUL : [26:29]
n67--276:IADD : [26:26]
n45--349:IFGE : [26:26]
n8--265:IADD : [30:30]
n36--288:IADD : [31:31]
n35--384:IFLE : [32:32]
n51--375:IFGE : [32:32]


%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Printing BULB trees

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%


###########################################################
Printing BULB metrics for lBoundEstimator: PAPER, ALAPBound: lazyALAP
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 33
Initial best latency: 33
81 out of 82 DFG nodes could be skipped to find best schedule
It took 57 milliseconds to converge
Scheduling took 57 milliseconds

Print BULB tree: 
l_bound: 33, u_bound: 33; investigated partial schedule: {}; 
└── l_bound: 33, u_bound: 33; investigated n4--70:DMA_LOAD(ref) in [0:1]; investigated partial schedule: {0=[n4--70:DMA_LOAD(ref)], 1=[n4--70:DMA_LOAD(ref)]}; 


###########################################################
Printing BULB metrics for lBoundEstimator: OWN, ALAPBound: listSchedule
BULB tree contains 33 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 33
Initial best latency: 33
81 out of 82 DFG nodes could be skipped to find best schedule
It took 112 milliseconds to converge
Scheduling took 2888 milliseconds

Print BULB tree: 
l_bound: 33, u_bound: 33; investigated partial schedule: {}; 
├── l_bound: 57, u_bound: 57; investigated n4--70:DMA_LOAD(ref) in [24:25]; investigated partial schedule: {24=[n4--70:DMA_LOAD(ref)], 25=[n4--70:DMA_LOAD(ref)]}; 
├── l_bound: 41, u_bound: 41; investigated n4--70:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {8=[n4--70:DMA_LOAD(ref)], 9=[n4--70:DMA_LOAD(ref)]}; 
├── l_bound: 43, u_bound: 43; investigated n4--70:DMA_LOAD(ref) in [10:11]; investigated partial schedule: {10=[n4--70:DMA_LOAD(ref)], 11=[n4--70:DMA_LOAD(ref)]}; 
├── l_bound: 61, u_bound: 61; investigated n4--70:DMA_LOAD(ref) in [28:29]; investigated partial schedule: {28=[n4--70:DMA_LOAD(ref)], 29=[n4--70:DMA_LOAD(ref)]}; 
├── l_bound: 62, u_bound: 62; investigated n4--70:DMA_LOAD(ref) in [29:30]; investigated partial schedule: {29=[n4--70:DMA_LOAD(ref)], 30=[n4--70:DMA_LOAD(ref)]}; 
├── l_bound: 36, u_bound: 36; investigated n4--70:DMA_LOAD(ref) in [3:4]; investigated partial schedule: {3=[n4--70:DMA_LOAD(ref)], 4=[n4--70:DMA_LOAD(ref)]}; 
├── l_bound: 60, u_bound: 60; investigated n4--70:DMA_LOAD(ref) in [27:28]; investigated partial schedule: {27=[n4--70:DMA_LOAD(ref)], 28=[n4--70:DMA_LOAD(ref)]}; 
├── l_bound: 37, u_bound: 37; investigated n4--70:DMA_LOAD(ref) in [4:5]; investigated partial schedule: {4=[n4--70:DMA_LOAD(ref)], 5=[n4--70:DMA_LOAD(ref)]}; 
├── l_bound: 51, u_bound: 51; investigated n4--70:DMA_LOAD(ref) in [18:19]; investigated partial schedule: {18=[n4--70:DMA_LOAD(ref)], 19=[n4--70:DMA_LOAD(ref)]}; 
├── l_bound: 33, u_bound: 33; investigated n4--70:DMA_LOAD(ref) in [0:1]; investigated partial schedule: {0=[n4--70:DMA_LOAD(ref)], 1=[n4--70:DMA_LOAD(ref)]}; 
├── l_bound: 34, u_bound: 34; investigated n4--70:DMA_LOAD(ref) in [1:2]; investigated partial schedule: {1=[n4--70:DMA_LOAD(ref)], 2=[n4--70:DMA_LOAD(ref)]}; 
├── l_bound: 58, u_bound: 58; investigated n4--70:DMA_LOAD(ref) in [25:26]; investigated partial schedule: {25=[n4--70:DMA_LOAD(ref)], 26=[n4--70:DMA_LOAD(ref)]}; 
├── l_bound: 35, u_bound: 35; investigated n4--70:DMA_LOAD(ref) in [2:3]; investigated partial schedule: {2=[n4--70:DMA_LOAD(ref)], 3=[n4--70:DMA_LOAD(ref)]}; 
├── l_bound: 46, u_bound: 46; investigated n4--70:DMA_LOAD(ref) in [13:14]; investigated partial schedule: {13=[n4--70:DMA_LOAD(ref)], 14=[n4--70:DMA_LOAD(ref)]}; 
├── l_bound: 59, u_bound: 59; investigated n4--70:DMA_LOAD(ref) in [26:27]; investigated partial schedule: {26=[n4--70:DMA_LOAD(ref)], 27=[n4--70:DMA_LOAD(ref)]}; 
├── l_bound: 48, u_bound: 48; investigated n4--70:DMA_LOAD(ref) in [15:16]; investigated partial schedule: {15=[n4--70:DMA_LOAD(ref)], 16=[n4--70:DMA_LOAD(ref)]}; 
├── l_bound: 49, u_bound: 49; investigated n4--70:DMA_LOAD(ref) in [16:17]; investigated partial schedule: {16=[n4--70:DMA_LOAD(ref)], 17=[n4--70:DMA_LOAD(ref)]}; 
├── l_bound: 50, u_bound: 50; investigated n4--70:DMA_LOAD(ref) in [17:18]; investigated partial schedule: {17=[n4--70:DMA_LOAD(ref)], 18=[n4--70:DMA_LOAD(ref)]}; 
├── l_bound: 52, u_bound: 52; investigated n4--70:DMA_LOAD(ref) in [19:20]; investigated partial schedule: {19=[n4--70:DMA_LOAD(ref)], 20=[n4--70:DMA_LOAD(ref)]}; 
├── l_bound: 55, u_bound: 55; investigated n4--70:DMA_LOAD(ref) in [22:23]; investigated partial schedule: {22=[n4--70:DMA_LOAD(ref)], 23=[n4--70:DMA_LOAD(ref)]}; 
├── l_bound: 39, u_bound: 39; investigated n4--70:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {6=[n4--70:DMA_LOAD(ref)], 7=[n4--70:DMA_LOAD(ref)]}; 
├── l_bound: 47, u_bound: 47; investigated n4--70:DMA_LOAD(ref) in [14:15]; investigated partial schedule: {14=[n4--70:DMA_LOAD(ref)], 15=[n4--70:DMA_LOAD(ref)]}; 
├── l_bound: 54, u_bound: 54; investigated n4--70:DMA_LOAD(ref) in [21:22]; investigated partial schedule: {21=[n4--70:DMA_LOAD(ref)], 22=[n4--70:DMA_LOAD(ref)]}; 
├── l_bound: 38, u_bound: 38; investigated n4--70:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {5=[n4--70:DMA_LOAD(ref)], 6=[n4--70:DMA_LOAD(ref)]}; 
├── l_bound: 40, u_bound: 40; investigated n4--70:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {7=[n4--70:DMA_LOAD(ref)], 8=[n4--70:DMA_LOAD(ref)]}; 
├── l_bound: 42, u_bound: 42; investigated n4--70:DMA_LOAD(ref) in [9:10]; investigated partial schedule: {9=[n4--70:DMA_LOAD(ref)], 10=[n4--70:DMA_LOAD(ref)]}; 
├── l_bound: 44, u_bound: 44; investigated n4--70:DMA_LOAD(ref) in [11:12]; investigated partial schedule: {11=[n4--70:DMA_LOAD(ref)], 12=[n4--70:DMA_LOAD(ref)]}; 
├── l_bound: 45, u_bound: 45; investigated n4--70:DMA_LOAD(ref) in [12:13]; investigated partial schedule: {12=[n4--70:DMA_LOAD(ref)], 13=[n4--70:DMA_LOAD(ref)]}; 
├── l_bound: 53, u_bound: 53; investigated n4--70:DMA_LOAD(ref) in [20:21]; investigated partial schedule: {20=[n4--70:DMA_LOAD(ref)], 21=[n4--70:DMA_LOAD(ref)]}; 
├── l_bound: 56, u_bound: 56; investigated n4--70:DMA_LOAD(ref) in [23:24]; investigated partial schedule: {23=[n4--70:DMA_LOAD(ref)], 24=[n4--70:DMA_LOAD(ref)]}; 
├── l_bound: 63, u_bound: 63; investigated n4--70:DMA_LOAD(ref) in [30:31]; investigated partial schedule: {30=[n4--70:DMA_LOAD(ref)], 31=[n4--70:DMA_LOAD(ref)]}; 
└── l_bound: 64, u_bound: 64; investigated n4--70:DMA_LOAD(ref) in [31:32]; investigated partial schedule: {31=[n4--70:DMA_LOAD(ref)], 32=[n4--70:DMA_LOAD(ref)]}; 


###########################################################
Printing BULB metrics for lBoundEstimator: PAPER, ALAPBound: listSchedule
BULB tree contains 33 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 33
Initial best latency: 33
81 out of 82 DFG nodes could be skipped to find best schedule
It took 70 milliseconds to converge
Scheduling took 2299 milliseconds

Print BULB tree: 
l_bound: 33, u_bound: 33; investigated partial schedule: {}; 
├── l_bound: 33, u_bound: 33; investigated n4--70:DMA_LOAD(ref) in [0:1]; investigated partial schedule: {0=[n4--70:DMA_LOAD(ref)], 1=[n4--70:DMA_LOAD(ref)]}; 
├── l_bound: 51, u_bound: 54; investigated n4--70:DMA_LOAD(ref) in [21:22]; investigated partial schedule: {21=[n4--70:DMA_LOAD(ref)], 22=[n4--70:DMA_LOAD(ref)]}; 
├── l_bound: 42, u_bound: 45; investigated n4--70:DMA_LOAD(ref) in [12:13]; investigated partial schedule: {12=[n4--70:DMA_LOAD(ref)], 13=[n4--70:DMA_LOAD(ref)]}; 
├── l_bound: 54, u_bound: 57; investigated n4--70:DMA_LOAD(ref) in [24:25]; investigated partial schedule: {24=[n4--70:DMA_LOAD(ref)], 25=[n4--70:DMA_LOAD(ref)]}; 
├── l_bound: 33, u_bound: 35; investigated n4--70:DMA_LOAD(ref) in [2:3]; investigated partial schedule: {2=[n4--70:DMA_LOAD(ref)], 3=[n4--70:DMA_LOAD(ref)]}; 
├── l_bound: 35, u_bound: 38; investigated n4--70:DMA_LOAD(ref) in [5:6]; investigated partial schedule: {5=[n4--70:DMA_LOAD(ref)], 6=[n4--70:DMA_LOAD(ref)]}; 
├── l_bound: 39, u_bound: 42; investigated n4--70:DMA_LOAD(ref) in [9:10]; investigated partial schedule: {9=[n4--70:DMA_LOAD(ref)], 10=[n4--70:DMA_LOAD(ref)]}; 
├── l_bound: 38, u_bound: 41; investigated n4--70:DMA_LOAD(ref) in [8:9]; investigated partial schedule: {8=[n4--70:DMA_LOAD(ref)], 9=[n4--70:DMA_LOAD(ref)]}; 
├── l_bound: 48, u_bound: 51; investigated n4--70:DMA_LOAD(ref) in [18:19]; investigated partial schedule: {18=[n4--70:DMA_LOAD(ref)], 19=[n4--70:DMA_LOAD(ref)]}; 
├── l_bound: 58, u_bound: 61; investigated n4--70:DMA_LOAD(ref) in [28:29]; investigated partial schedule: {28=[n4--70:DMA_LOAD(ref)], 29=[n4--70:DMA_LOAD(ref)]}; 
├── l_bound: 34, u_bound: 36; investigated n4--70:DMA_LOAD(ref) in [3:4]; investigated partial schedule: {3=[n4--70:DMA_LOAD(ref)], 4=[n4--70:DMA_LOAD(ref)]}; 
├── l_bound: 60, u_bound: 63; investigated n4--70:DMA_LOAD(ref) in [30:31]; investigated partial schedule: {30=[n4--70:DMA_LOAD(ref)], 31=[n4--70:DMA_LOAD(ref)]}; 
├── l_bound: 49, u_bound: 52; investigated n4--70:DMA_LOAD(ref) in [19:20]; investigated partial schedule: {19=[n4--70:DMA_LOAD(ref)], 20=[n4--70:DMA_LOAD(ref)]}; 
├── l_bound: 33, u_bound: 34; investigated n4--70:DMA_LOAD(ref) in [1:2]; investigated partial schedule: {1=[n4--70:DMA_LOAD(ref)], 2=[n4--70:DMA_LOAD(ref)]}; 
├── l_bound: 41, u_bound: 44; investigated n4--70:DMA_LOAD(ref) in [11:12]; investigated partial schedule: {11=[n4--70:DMA_LOAD(ref)], 12=[n4--70:DMA_LOAD(ref)]}; 
├── l_bound: 56, u_bound: 59; investigated n4--70:DMA_LOAD(ref) in [26:27]; investigated partial schedule: {26=[n4--70:DMA_LOAD(ref)], 27=[n4--70:DMA_LOAD(ref)]}; 
├── l_bound: 57, u_bound: 60; investigated n4--70:DMA_LOAD(ref) in [27:28]; investigated partial schedule: {27=[n4--70:DMA_LOAD(ref)], 28=[n4--70:DMA_LOAD(ref)]}; 
├── l_bound: 45, u_bound: 48; investigated n4--70:DMA_LOAD(ref) in [15:16]; investigated partial schedule: {15=[n4--70:DMA_LOAD(ref)], 16=[n4--70:DMA_LOAD(ref)]}; 
├── l_bound: 34, u_bound: 37; investigated n4--70:DMA_LOAD(ref) in [4:5]; investigated partial schedule: {4=[n4--70:DMA_LOAD(ref)], 5=[n4--70:DMA_LOAD(ref)]}; 
├── l_bound: 43, u_bound: 46; investigated n4--70:DMA_LOAD(ref) in [13:14]; investigated partial schedule: {13=[n4--70:DMA_LOAD(ref)], 14=[n4--70:DMA_LOAD(ref)]}; 
├── l_bound: 47, u_bound: 50; investigated n4--70:DMA_LOAD(ref) in [17:18]; investigated partial schedule: {17=[n4--70:DMA_LOAD(ref)], 18=[n4--70:DMA_LOAD(ref)]}; 
├── l_bound: 50, u_bound: 53; investigated n4--70:DMA_LOAD(ref) in [20:21]; investigated partial schedule: {20=[n4--70:DMA_LOAD(ref)], 21=[n4--70:DMA_LOAD(ref)]}; 
├── l_bound: 36, u_bound: 39; investigated n4--70:DMA_LOAD(ref) in [6:7]; investigated partial schedule: {6=[n4--70:DMA_LOAD(ref)], 7=[n4--70:DMA_LOAD(ref)]}; 
├── l_bound: 55, u_bound: 58; investigated n4--70:DMA_LOAD(ref) in [25:26]; investigated partial schedule: {25=[n4--70:DMA_LOAD(ref)], 26=[n4--70:DMA_LOAD(ref)]}; 
├── l_bound: 37, u_bound: 40; investigated n4--70:DMA_LOAD(ref) in [7:8]; investigated partial schedule: {7=[n4--70:DMA_LOAD(ref)], 8=[n4--70:DMA_LOAD(ref)]}; 
├── l_bound: 52, u_bound: 55; investigated n4--70:DMA_LOAD(ref) in [22:23]; investigated partial schedule: {22=[n4--70:DMA_LOAD(ref)], 23=[n4--70:DMA_LOAD(ref)]}; 
├── l_bound: 46, u_bound: 49; investigated n4--70:DMA_LOAD(ref) in [16:17]; investigated partial schedule: {16=[n4--70:DMA_LOAD(ref)], 17=[n4--70:DMA_LOAD(ref)]}; 
├── l_bound: 40, u_bound: 43; investigated n4--70:DMA_LOAD(ref) in [10:11]; investigated partial schedule: {10=[n4--70:DMA_LOAD(ref)], 11=[n4--70:DMA_LOAD(ref)]}; 
├── l_bound: 53, u_bound: 56; investigated n4--70:DMA_LOAD(ref) in [23:24]; investigated partial schedule: {23=[n4--70:DMA_LOAD(ref)], 24=[n4--70:DMA_LOAD(ref)]}; 
├── l_bound: 44, u_bound: 47; investigated n4--70:DMA_LOAD(ref) in [14:15]; investigated partial schedule: {14=[n4--70:DMA_LOAD(ref)], 15=[n4--70:DMA_LOAD(ref)]}; 
├── l_bound: 59, u_bound: 62; investigated n4--70:DMA_LOAD(ref) in [29:30]; investigated partial schedule: {29=[n4--70:DMA_LOAD(ref)], 30=[n4--70:DMA_LOAD(ref)]}; 
└── l_bound: 61, u_bound: 64; investigated n4--70:DMA_LOAD(ref) in [31:32]; investigated partial schedule: {31=[n4--70:DMA_LOAD(ref)], 32=[n4--70:DMA_LOAD(ref)]}; 


###########################################################
Printing BULB metrics for lBoundEstimator: OWN, ALAPBound: lazyALAP
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 33
Initial best latency: 33
81 out of 82 DFG nodes could be skipped to find best schedule
It took 102 milliseconds to converge
Scheduling took 102 milliseconds

Print BULB tree: 
l_bound: 33, u_bound: 33; investigated partial schedule: {}; 
└── l_bound: 33, u_bound: 33; investigated n4--70:DMA_LOAD(ref) in [0:1]; investigated partial schedule: {0=[n4--70:DMA_LOAD(ref)], 1=[n4--70:DMA_LOAD(ref)]}; 

