// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1666\sampleModel1666_3_sub\Mysubsystem_33.v
// Created: 2024-08-13 10:45:33
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_33
// Source Path: sampleModel1666_3_sub/Subsystem/Mysubsystem_33
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_33
          (Out1);


  output  [7:0] Out1;  // uint8


  wire [7:0] cfblk137_out1;  // uint8
  wire [7:0] cfblk142_out1;  // uint8


  assign cfblk137_out1 = 8'b00000000;



  cfblk142 u_cfblk142 (.In1(cfblk137_out1),  // uint8
                       .Out1(cfblk142_out1)  // uint8
                       );

  assign Out1 = cfblk142_out1;

endmodule  // Mysubsystem_33

