// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _max_pooling2d_fix16_HH_
#define _max_pooling2d_fix16_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "network_mac_muladd_6ns_8ns_4ns_12_1_1.h"

namespace ap_rtl {

struct max_pooling2d_fix16 : public sc_module {
    // Port declarations 21
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<7> > input_height;
    sc_in< sc_lv<6> > input_width;
    sc_out< sc_lv<14> > input_r_address0;
    sc_out< sc_logic > input_r_ce0;
    sc_in< sc_lv<16> > input_r_q0;
    sc_out< sc_lv<14> > input_r_address1;
    sc_out< sc_logic > input_r_ce1;
    sc_in< sc_lv<16> > input_r_q1;
    sc_in< sc_lv<6> > output_depth;
    sc_in< sc_lv<5> > output_height;
    sc_in< sc_lv<5> > output_width;
    sc_out< sc_lv<14> > output_r_address0;
    sc_out< sc_logic > output_r_ce0;
    sc_out< sc_logic > output_r_we0;
    sc_out< sc_lv<16> > output_r_d0;


    // Module declarations
    max_pooling2d_fix16(sc_module_name name);
    SC_HAS_PROCESS(max_pooling2d_fix16);

    ~max_pooling2d_fix16();

    sc_trace_file* mVcdFile;

    network_mac_muladd_6ns_8ns_4ns_12_1_1<1,1,6,8,4,12>* network_mac_muladd_6ns_8ns_4ns_12_1_1_U25;
    sc_signal< sc_lv<6> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<13> > indvar_flatten39_reg_175;
    sc_signal< sc_lv<5> > out_d_0_reg_187;
    sc_signal< sc_lv<5> > out_d_0_reg_187_pp0_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter3;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<5> > out_d_0_reg_187_pp0_iter2_reg;
    sc_signal< sc_lv<8> > indvar_flatten_reg_199;
    sc_signal< sc_lv<4> > out_h_0_reg_211;
    sc_signal< sc_lv<4> > out_h_0_reg_211_pp0_iter1_reg;
    sc_signal< sc_lv<4> > out_h_0_reg_211_pp0_iter2_reg;
    sc_signal< sc_lv<4> > out_w_0_reg_223;
    sc_signal< sc_lv<16> > reg_235;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<1> > icmp_ln19_reg_727;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state11_pp0_stage1_iter2;
    sc_signal< bool > ap_block_state15_pp0_stage1_iter3;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln19_reg_727_pp0_iter2_reg;
    sc_signal< sc_lv<9> > zext_ln28_fu_251_p1;
    sc_signal< sc_lv<9> > zext_ln28_reg_684;
    sc_signal< sc_lv<14> > zext_ln28_1_cast4_fu_255_p1;
    sc_signal< sc_lv<14> > zext_ln28_1_cast4_reg_690;
    sc_signal< sc_lv<8> > zext_ln36_fu_259_p1;
    sc_signal< sc_lv<8> > zext_ln36_reg_696;
    sc_signal< sc_lv<12> > zext_ln36_1_cast_fu_263_p1;
    sc_signal< sc_lv<12> > zext_ln36_1_cast_reg_702;
    sc_signal< sc_lv<4> > empty_fu_267_p1;
    sc_signal< sc_lv<4> > empty_reg_707;
    sc_signal< sc_lv<8> > mul_ln9_fu_287_p2;
    sc_signal< sc_lv<8> > mul_ln9_reg_712;
    sc_signal< sc_lv<13> > mul_ln9_1_fu_301_p2;
    sc_signal< sc_lv<13> > mul_ln9_1_reg_717;
    sc_signal< sc_lv<1> > icmp_ln23_fu_307_p2;
    sc_signal< sc_lv<1> > icmp_ln23_reg_722;
    sc_signal< sc_lv<1> > icmp_ln19_fu_340_p2;
    sc_signal< sc_lv<1> > icmp_ln19_reg_727_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln19_reg_727_pp0_iter3_reg;
    sc_signal< sc_lv<5> > out_d_fu_345_p2;
    sc_signal< sc_lv<5> > out_d_reg_731;
    sc_signal< sc_lv<5> > out_d_reg_731_pp0_iter1_reg;
    sc_signal< sc_lv<5> > out_d_reg_731_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln21_fu_351_p2;
    sc_signal< sc_lv<1> > icmp_ln21_reg_737;
    sc_signal< sc_lv<1> > icmp_ln21_reg_737_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln21_reg_737_pp0_iter2_reg;
    sc_signal< sc_lv<4> > select_ln36_fu_356_p3;
    sc_signal< sc_lv<4> > select_ln36_reg_746;
    sc_signal< sc_lv<1> > select_ln36_17_fu_394_p3;
    sc_signal< sc_lv<1> > select_ln36_17_reg_751;
    sc_signal< sc_lv<1> > select_ln36_17_reg_751_pp0_iter1_reg;
    sc_signal< sc_lv<1> > select_ln36_17_reg_751_pp0_iter2_reg;
    sc_signal< sc_lv<4> > out_h_fu_401_p2;
    sc_signal< sc_lv<4> > out_h_reg_758;
    sc_signal< sc_lv<4> > out_h_reg_758_pp0_iter1_reg;
    sc_signal< sc_lv<4> > out_h_reg_758_pp0_iter2_reg;
    sc_signal< sc_lv<9> > select_ln22_1_fu_425_p3;
    sc_signal< sc_lv<9> > select_ln22_1_reg_764;
    sc_signal< sc_lv<14> > mul_ln22_fu_436_p2;
    sc_signal< sc_lv<14> > mul_ln22_reg_770;
    sc_signal< sc_lv<14> > mul_ln22_1_fu_450_p2;
    sc_signal< sc_lv<14> > mul_ln22_1_reg_776;
    sc_signal< sc_lv<4> > select_ln22_fu_459_p3;
    sc_signal< sc_lv<4> > select_ln22_reg_782;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage2_iter1;
    sc_signal< bool > ap_block_state12_pp0_stage2_iter2;
    sc_signal< bool > ap_block_state16_pp0_stage2_iter3;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<4> > select_ln22_reg_782_pp0_iter1_reg;
    sc_signal< sc_lv<4> > select_ln22_reg_782_pp0_iter2_reg;
    sc_signal< sc_lv<14> > add_ln28_fu_479_p2;
    sc_signal< sc_lv<14> > add_ln28_reg_788;
    sc_signal< sc_lv<14> > add_ln28_1_fu_499_p2;
    sc_signal< sc_lv<14> > add_ln28_1_reg_798;
    sc_signal< sc_lv<14> > add_ln28_2_fu_509_p2;
    sc_signal< sc_lv<14> > add_ln28_2_reg_808;
    sc_signal< sc_lv<14> > add_ln28_3_fu_514_p2;
    sc_signal< sc_lv<14> > add_ln28_3_reg_814;
    sc_signal< sc_lv<14> > add_ln28_3_reg_814_pp0_iter1_reg;
    sc_signal< sc_lv<14> > add_ln28_3_reg_814_pp0_iter2_reg;
    sc_signal< sc_lv<13> > add_ln19_fu_519_p2;
    sc_signal< sc_lv<13> > add_ln19_reg_820;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage3_iter1;
    sc_signal< bool > ap_block_state13_pp0_stage3_iter2;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<5> > select_ln19_fu_525_p3;
    sc_signal< sc_lv<5> > select_ln19_reg_825;
    sc_signal< sc_lv<4> > select_ln21_fu_531_p3;
    sc_signal< sc_lv<4> > select_ln21_reg_830;
    sc_signal< sc_lv<14> > select_ln31_fu_542_p3;
    sc_signal< sc_lv<14> > select_ln31_reg_835;
    sc_signal< sc_lv<4> > out_w_fu_552_p2;
    sc_signal< sc_lv<4> > out_w_reg_846;
    sc_signal< sc_lv<8> > select_ln21_1_fu_563_p3;
    sc_signal< sc_lv<8> > select_ln21_1_reg_851;
    sc_signal< sc_lv<14> > select_ln31_1_fu_580_p3;
    sc_signal< sc_lv<14> > select_ln31_1_reg_861;
    sc_signal< sc_lv<14> > select_ln31_1_reg_861_pp0_iter2_reg;
    sc_signal< sc_lv<8> > select_ln22_2_fu_640_p3;
    sc_signal< sc_lv<8> > select_ln22_2_reg_872;
    sc_signal< sc_lv<12> > grp_fu_677_p3;
    sc_signal< sc_lv<12> > add_ln36_reg_882;
    sc_signal< sc_lv<14> > select_ln31_2_fu_663_p3;
    sc_signal< sc_lv<14> > select_ln31_2_reg_887;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter2_state12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<13> > ap_phi_mux_indvar_flatten39_phi_fu_179_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<5> > ap_phi_mux_out_d_0_phi_fu_191_p4;
    sc_signal< sc_lv<8> > ap_phi_mux_indvar_flatten_phi_fu_203_p4;
    sc_signal< sc_lv<4> > ap_phi_mux_out_h_0_phi_fu_215_p4;
    sc_signal< sc_lv<4> > ap_phi_mux_out_w_0_phi_fu_227_p4;
    sc_signal< sc_lv<64> > zext_ln28_9_fu_484_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<64> > zext_ln28_11_fu_504_p1;
    sc_signal< sc_lv<64> > zext_ln28_12_fu_548_p1;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<64> > zext_ln31_fu_570_p1;
    sc_signal< sc_lv<64> > zext_ln31_1_fu_586_p1;
    sc_signal< sc_lv<64> > zext_ln28_13_fu_653_p1;
    sc_signal< sc_lv<64> > zext_ln31_2_fu_669_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > zext_ln36_2_fu_673_p1;
    sc_signal< sc_lv<5> > sext_ln9_fu_239_p0;
    sc_signal< sc_lv<5> > sext_ln9_1_fu_243_p0;
    sc_signal< sc_lv<7> > sext_ln9_2_fu_247_p1;
    sc_signal< sc_lv<6> > sext_ln9_1_fu_243_p1;
    sc_signal< sc_lv<6> > sext_ln9_fu_239_p1;
    sc_signal< sc_lv<5> > empty_fu_267_p0;
    sc_signal< sc_lv<5> > empty_52_fu_271_p0;
    sc_signal< sc_lv<4> > empty_52_fu_271_p1;
    sc_signal< sc_lv<4> > mul_ln9_fu_287_p0;
    sc_signal< sc_lv<4> > mul_ln9_fu_287_p1;
    sc_signal< sc_lv<5> > empty_53_fu_275_p1;
    sc_signal< sc_lv<5> > mul_ln9_1_fu_301_p0;
    sc_signal< sc_lv<8> > mul_ln9_1_fu_301_p1;
    sc_signal< sc_lv<5> > mul_ln28_fu_317_p0;
    sc_signal< sc_lv<7> > mul_ln28_fu_317_p1;
    sc_signal< sc_lv<5> > shl_ln_fu_322_p3;
    sc_signal< sc_lv<9> > zext_ln28_3_fu_330_p1;
    sc_signal< sc_lv<9> > mul_ln28_fu_317_p2;
    sc_signal< sc_lv<5> > mul_ln28_1_fu_368_p0;
    sc_signal< sc_lv<7> > mul_ln28_1_fu_368_p1;
    sc_signal< sc_lv<9> > mul_ln28_1_fu_368_p2;
    sc_signal< sc_lv<9> > tmp_0_0_fu_334_p2;
    sc_signal< sc_lv<1> > icmp_ln23_1_fu_389_p2;
    sc_signal< sc_lv<5> > shl_ln28_mid1_fu_407_p3;
    sc_signal< sc_lv<9> > zext_ln28_6_fu_415_p1;
    sc_signal< sc_lv<9> > select_ln36_13_fu_373_p3;
    sc_signal< sc_lv<9> > tmp_0_0_mid1_fu_419_p2;
    sc_signal< sc_lv<9> > select_ln36_15_fu_381_p3;
    sc_signal< sc_lv<7> > mul_ln22_fu_436_p0;
    sc_signal< sc_lv<9> > mul_ln22_fu_436_p1;
    sc_signal< sc_lv<9> > add_ln22_fu_441_p2;
    sc_signal< sc_lv<7> > mul_ln22_1_fu_450_p0;
    sc_signal< sc_lv<9> > mul_ln22_1_fu_450_p1;
    sc_signal< sc_lv<1> > or_ln22_fu_455_p2;
    sc_signal< sc_lv<5> > shl_ln28_1_fu_467_p3;
    sc_signal< sc_lv<14> > zext_ln28_8_fu_475_p1;
    sc_signal< sc_lv<5> > or_ln28_fu_489_p2;
    sc_signal< sc_lv<14> > zext_ln28_10_fu_495_p1;
    sc_signal< sc_lv<1> > icmp_ln31_fu_536_p2;
    sc_signal< sc_lv<8> > add_ln21_1_fu_557_p2;
    sc_signal< sc_lv<1> > icmp_ln31_1_fu_574_p2;
    sc_signal< sc_lv<5> > mul_ln36_fu_594_p0;
    sc_signal< sc_lv<6> > mul_ln36_fu_594_p1;
    sc_signal< sc_lv<8> > zext_ln28_2_fu_599_p1;
    sc_signal< sc_lv<8> > mul_ln36_fu_594_p2;
    sc_signal< sc_lv<5> > mul_ln36_1_fu_612_p0;
    sc_signal< sc_lv<6> > mul_ln36_1_fu_612_p1;
    sc_signal< sc_lv<8> > mul_ln36_1_fu_612_p2;
    sc_signal< sc_lv<8> > tmp6_fu_603_p2;
    sc_signal< sc_lv<8> > zext_ln28_5_fu_631_p1;
    sc_signal< sc_lv<8> > select_ln36_14_fu_617_p3;
    sc_signal< sc_lv<8> > tmp6_mid1_fu_634_p2;
    sc_signal< sc_lv<8> > select_ln36_16_fu_624_p3;
    sc_signal< sc_lv<1> > icmp_ln31_2_fu_657_p2;
    sc_signal< sc_lv<6> > grp_fu_677_p0;
    sc_signal< sc_lv<8> > grp_fu_677_p1;
    sc_signal< sc_lv<4> > grp_fu_677_p2;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_lv<6> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<12> > grp_fu_677_p10;
    sc_signal< sc_lv<12> > grp_fu_677_p20;
    sc_signal< sc_lv<14> > mul_ln22_1_fu_450_p10;
    sc_signal< sc_lv<14> > mul_ln22_fu_436_p10;
    sc_signal< sc_lv<9> > mul_ln28_1_fu_368_p00;
    sc_signal< sc_lv<9> > mul_ln28_fu_317_p00;
    sc_signal< sc_lv<8> > mul_ln36_1_fu_612_p00;
    sc_signal< sc_lv<8> > mul_ln36_fu_594_p00;
    sc_signal< sc_lv<13> > mul_ln9_1_fu_301_p00;
    sc_signal< sc_lv<13> > mul_ln9_1_fu_301_p10;
    sc_signal< sc_lv<8> > mul_ln9_fu_287_p00;
    sc_signal< sc_lv<8> > mul_ln9_fu_287_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<6> ap_ST_fsm_state1;
    static const sc_lv<6> ap_ST_fsm_pp0_stage0;
    static const sc_lv<6> ap_ST_fsm_pp0_stage1;
    static const sc_lv<6> ap_ST_fsm_pp0_stage2;
    static const sc_lv<6> ap_ST_fsm_pp0_stage3;
    static const sc_lv<6> ap_ST_fsm_state17;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<13> ap_const_lv13_1;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<32> ap_const_lv32_5;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln19_fu_519_p2();
    void thread_add_ln21_1_fu_557_p2();
    void thread_add_ln22_fu_441_p2();
    void thread_add_ln28_1_fu_499_p2();
    void thread_add_ln28_2_fu_509_p2();
    void thread_add_ln28_3_fu_514_p2();
    void thread_add_ln28_fu_479_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state17();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_state10_pp0_stage0_iter2();
    void thread_ap_block_state11_pp0_stage1_iter2();
    void thread_ap_block_state12_pp0_stage2_iter2();
    void thread_ap_block_state13_pp0_stage3_iter2();
    void thread_ap_block_state14_pp0_stage0_iter3();
    void thread_ap_block_state15_pp0_stage1_iter3();
    void thread_ap_block_state16_pp0_stage2_iter3();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state6_pp0_stage0_iter1();
    void thread_ap_block_state7_pp0_stage1_iter1();
    void thread_ap_block_state8_pp0_stage2_iter1();
    void thread_ap_block_state9_pp0_stage3_iter1();
    void thread_ap_condition_pp0_exit_iter2_state12();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_indvar_flatten39_phi_fu_179_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_203_p4();
    void thread_ap_phi_mux_out_d_0_phi_fu_191_p4();
    void thread_ap_phi_mux_out_h_0_phi_fu_215_p4();
    void thread_ap_phi_mux_out_w_0_phi_fu_227_p4();
    void thread_ap_ready();
    void thread_empty_52_fu_271_p0();
    void thread_empty_52_fu_271_p1();
    void thread_empty_53_fu_275_p1();
    void thread_empty_fu_267_p0();
    void thread_empty_fu_267_p1();
    void thread_grp_fu_677_p0();
    void thread_grp_fu_677_p1();
    void thread_grp_fu_677_p10();
    void thread_grp_fu_677_p2();
    void thread_grp_fu_677_p20();
    void thread_icmp_ln19_fu_340_p2();
    void thread_icmp_ln21_fu_351_p2();
    void thread_icmp_ln23_1_fu_389_p2();
    void thread_icmp_ln23_fu_307_p2();
    void thread_icmp_ln31_1_fu_574_p2();
    void thread_icmp_ln31_2_fu_657_p2();
    void thread_icmp_ln31_fu_536_p2();
    void thread_input_r_address0();
    void thread_input_r_address1();
    void thread_input_r_ce0();
    void thread_input_r_ce1();
    void thread_mul_ln22_1_fu_450_p0();
    void thread_mul_ln22_1_fu_450_p1();
    void thread_mul_ln22_1_fu_450_p10();
    void thread_mul_ln22_1_fu_450_p2();
    void thread_mul_ln22_fu_436_p0();
    void thread_mul_ln22_fu_436_p1();
    void thread_mul_ln22_fu_436_p10();
    void thread_mul_ln22_fu_436_p2();
    void thread_mul_ln28_1_fu_368_p0();
    void thread_mul_ln28_1_fu_368_p00();
    void thread_mul_ln28_1_fu_368_p1();
    void thread_mul_ln28_1_fu_368_p2();
    void thread_mul_ln28_fu_317_p0();
    void thread_mul_ln28_fu_317_p00();
    void thread_mul_ln28_fu_317_p1();
    void thread_mul_ln28_fu_317_p2();
    void thread_mul_ln36_1_fu_612_p0();
    void thread_mul_ln36_1_fu_612_p00();
    void thread_mul_ln36_1_fu_612_p1();
    void thread_mul_ln36_1_fu_612_p2();
    void thread_mul_ln36_fu_594_p0();
    void thread_mul_ln36_fu_594_p00();
    void thread_mul_ln36_fu_594_p1();
    void thread_mul_ln36_fu_594_p2();
    void thread_mul_ln9_1_fu_301_p0();
    void thread_mul_ln9_1_fu_301_p00();
    void thread_mul_ln9_1_fu_301_p1();
    void thread_mul_ln9_1_fu_301_p10();
    void thread_mul_ln9_1_fu_301_p2();
    void thread_mul_ln9_fu_287_p0();
    void thread_mul_ln9_fu_287_p00();
    void thread_mul_ln9_fu_287_p1();
    void thread_mul_ln9_fu_287_p10();
    void thread_mul_ln9_fu_287_p2();
    void thread_or_ln22_fu_455_p2();
    void thread_or_ln28_fu_489_p2();
    void thread_out_d_fu_345_p2();
    void thread_out_h_fu_401_p2();
    void thread_out_w_fu_552_p2();
    void thread_output_r_address0();
    void thread_output_r_ce0();
    void thread_output_r_d0();
    void thread_output_r_we0();
    void thread_select_ln19_fu_525_p3();
    void thread_select_ln21_1_fu_563_p3();
    void thread_select_ln21_fu_531_p3();
    void thread_select_ln22_1_fu_425_p3();
    void thread_select_ln22_2_fu_640_p3();
    void thread_select_ln22_fu_459_p3();
    void thread_select_ln31_1_fu_580_p3();
    void thread_select_ln31_2_fu_663_p3();
    void thread_select_ln31_fu_542_p3();
    void thread_select_ln36_13_fu_373_p3();
    void thread_select_ln36_14_fu_617_p3();
    void thread_select_ln36_15_fu_381_p3();
    void thread_select_ln36_16_fu_624_p3();
    void thread_select_ln36_17_fu_394_p3();
    void thread_select_ln36_fu_356_p3();
    void thread_sext_ln9_1_fu_243_p0();
    void thread_sext_ln9_1_fu_243_p1();
    void thread_sext_ln9_2_fu_247_p1();
    void thread_sext_ln9_fu_239_p0();
    void thread_sext_ln9_fu_239_p1();
    void thread_shl_ln28_1_fu_467_p3();
    void thread_shl_ln28_mid1_fu_407_p3();
    void thread_shl_ln_fu_322_p3();
    void thread_tmp6_fu_603_p2();
    void thread_tmp6_mid1_fu_634_p2();
    void thread_tmp_0_0_fu_334_p2();
    void thread_tmp_0_0_mid1_fu_419_p2();
    void thread_zext_ln28_10_fu_495_p1();
    void thread_zext_ln28_11_fu_504_p1();
    void thread_zext_ln28_12_fu_548_p1();
    void thread_zext_ln28_13_fu_653_p1();
    void thread_zext_ln28_1_cast4_fu_255_p1();
    void thread_zext_ln28_2_fu_599_p1();
    void thread_zext_ln28_3_fu_330_p1();
    void thread_zext_ln28_5_fu_631_p1();
    void thread_zext_ln28_6_fu_415_p1();
    void thread_zext_ln28_8_fu_475_p1();
    void thread_zext_ln28_9_fu_484_p1();
    void thread_zext_ln28_fu_251_p1();
    void thread_zext_ln31_1_fu_586_p1();
    void thread_zext_ln31_2_fu_669_p1();
    void thread_zext_ln31_fu_570_p1();
    void thread_zext_ln36_1_cast_fu_263_p1();
    void thread_zext_ln36_2_fu_673_p1();
    void thread_zext_ln36_fu_259_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
