static inline unsigned long F_1 ( volatile unsigned long * V_1 ,\r\nunsigned long V_2 )\r\n{\r\n__asm__ __volatile__("swapa [%2] %3, %0\n\t" : "=&r"(val)\r\n: "0"(val), "r"(ptr), "i"(ASI_LEON_DCACHE_MISS)\r\n: "memory");\r\nreturn V_2 ;\r\n}\r\nvoid F_2 ( void * V_3 )\r\n{\r\nF_3 () ;\r\n}\r\nvoid F_4 ( void * V_3 )\r\n{\r\nint V_4 = F_5 () ;\r\nF_1 ( & V_5 [ V_4 ] , 1 ) ;\r\nV_6 -> V_7 () ;\r\nV_6 -> V_8 () ;\r\n__asm__ __volatile__("ld [%0], %%g6\n\t" : : "r"(&current_set[cpuid])\r\n: "memory" );\r\nF_6 ( & V_9 ) ;\r\nV_10 -> V_11 = & V_9 ;\r\nwhile ( ! F_7 ( V_4 , & V_12 ) )\r\nF_8 () ;\r\n}\r\nvoid F_3 ( void )\r\n{\r\nunsigned long V_13 = F_9 () ;\r\nint V_14 = F_10 () ;\r\nif ( F_11 ( V_13 ) > 4 ) {\r\nF_12 ( V_15 L_1 ,\r\n( unsigned int ) F_11 ( V_13 ) ,\r\n( unsigned int ) V_13 , ( unsigned int ) V_14 ) ;\r\nF_13 () ;\r\n} else {\r\nif ( V_13 & V_16 ) {\r\nF_14 () ;\r\n} else {\r\nF_12 ( V_15 L_2 ,\r\nV_14 ) ;\r\nF_13 () ;\r\n}\r\n}\r\nV_6 -> V_7 () ;\r\nV_6 -> V_8 () ;\r\n}\r\nstatic void F_15 ( unsigned int V_17 )\r\n{\r\nint V_18 =\r\n( ( F_16 ( & ( V_19 -> V_20 ) ) >>\r\nV_21 ) & 1 ) ;\r\nif ( ! V_18 ) {\r\nF_17 ( L_3 ,\r\nF_18 () ) ;\r\nif ( F_18 () > 1 ) {\r\nF_19 () ;\r\n} else {\r\nF_17 ( L_4 ) ;\r\nreturn;\r\n}\r\n}\r\nF_20 ( & ( V_19 -> V_22 ) , V_17 ) ;\r\n}\r\nint F_18 ( void )\r\n{\r\nint V_23 =\r\n( ( F_16 ( & ( V_19 -> V_20 ) ) >>\r\nV_24 ) & 0xf ) + 1 ;\r\nreturn V_23 ;\r\n}\r\nvoid T_1 F_21 ( void )\r\n{\r\nint V_23 = F_18 () ;\r\nint V_14 = F_10 () ;\r\nF_22 () ;\r\nF_12 ( V_15 L_5 , ( unsigned int ) V_14 ,\r\n( unsigned int ) V_23 , ( unsigned int ) V_25 ,\r\n( unsigned int ) & ( V_19 -> V_20 ) ) ;\r\nF_23 ( V_26 , V_14 ) ;\r\nF_23 ( V_27 , V_14 ) ;\r\nF_23 ( V_28 , V_14 ) ;\r\nF_15 ( 1 << V_27 ) ;\r\nF_3 () ;\r\nV_6 -> V_7 () ;\r\n}\r\nint F_24 ( int V_29 , struct V_30 * V_31 )\r\n{\r\nint V_32 ;\r\nV_33 [ V_29 ] = F_25 ( V_31 ) ;\r\nV_34 . V_35 = 0 ;\r\nV_34 . V_36 = ( unsigned int ) V_37 ;\r\nV_34 . V_38 = 0 ;\r\nF_12 ( V_15 L_6 , ( unsigned int ) V_29 ,\r\n( unsigned int ) & V_19 -> V_20 ) ;\r\nV_6 -> V_7 () ;\r\nF_20 ( & V_19 -> V_17 [ V_29 ] , 0 ) ;\r\nF_20 ( & ( V_19 -> V_20 ) , 1 << V_29 ) ;\r\nfor ( V_32 = 0 ; V_32 < 10000 ; V_32 ++ ) {\r\nif ( V_5 [ V_29 ] )\r\nbreak;\r\nF_26 ( 200 ) ;\r\n}\r\nF_12 ( V_15 L_7 , ( unsigned int ) V_29 ) ;\r\nif ( ! ( V_5 [ V_29 ] ) ) {\r\nF_12 ( V_39 L_8 , V_29 ) ;\r\nreturn - V_40 ;\r\n} else {\r\nF_23 ( V_26 , V_29 ) ;\r\nF_23 ( V_27 , V_29 ) ;\r\nF_23 ( V_28 , V_29 ) ;\r\n}\r\nV_6 -> V_7 () ;\r\nreturn 0 ;\r\n}\r\nvoid T_1 F_27 ( void )\r\n{\r\nint V_29 , V_41 ;\r\nint * V_42 ;\r\nV_41 = 0 ;\r\nV_42 = & V_41 ;\r\nfor ( V_29 = 0 ; V_29 < V_25 ; V_29 ++ ) {\r\nif ( F_28 ( V_29 ) ) {\r\n* V_42 = V_29 ;\r\nV_42 = & F_29 ( V_29 ) . V_43 ;\r\n}\r\n}\r\n* V_42 = V_41 ;\r\nV_6 -> V_7 () ;\r\nif ( ! F_30 ( 1 ) ) {\r\nF_31 ( F_32 ( & V_44 ) ) ;\r\n}\r\nif ( ! F_30 ( 2 ) ) {\r\nF_31 ( F_32 ( & V_45 ) ) ;\r\n}\r\nif ( ! F_30 ( 3 ) ) {\r\nF_31 ( F_32 ( & V_46 ) ) ;\r\n}\r\nV_47 = 1 ;\r\n}\r\nstatic void T_1 F_22 ( void )\r\n{\r\nint V_48 , V_49 ;\r\nstruct V_50 * V_51 ;\r\nstruct V_52 * V_53 ;\r\nstruct V_54 * V_55 ;\r\nstruct V_56 * V_57 ;\r\nunsigned long V_58 ;\r\nV_55 = F_33 ( L_9 ) ;\r\nif ( V_55 ) {\r\nV_53 = F_34 ( V_55 , L_10 , & V_49 ) ;\r\nif ( V_53 && ( * ( int * ) V_53 -> V_59 ) )\r\nV_28 = * ( int * ) V_53 -> V_59 ;\r\n}\r\nF_12 ( V_15 L_11 , V_28 ) ;\r\nF_35 ( V_58 ) ;\r\nV_57 = & V_60 [ V_61 + ( V_28 - 1 ) ] ;\r\nV_57 -> V_62 += V_63 - V_64 ;\r\nV_6 -> V_7 () ;\r\nF_36 ( V_58 ) ;\r\nF_37 (cpu) {\r\nV_51 = & F_38 ( V_50 , V_48 ) ;\r\nV_51 -> V_65 = V_51 -> V_66 = V_51 -> V_67 = 0 ;\r\n}\r\n}\r\nstatic void F_39 ( int V_48 , int V_68 )\r\n{\r\nunsigned long V_17 ;\r\nV_17 = F_40 ( V_68 ) ;\r\nF_41 ( & V_19 -> V_69 [ V_48 ] , V_17 ) ;\r\n}\r\nstatic void F_42 ( int V_48 )\r\n{\r\nstruct V_50 * V_51 = & F_38 ( V_50 , V_48 ) ;\r\nV_51 -> V_65 = 1 ;\r\nF_39 ( V_48 , V_28 ) ;\r\n}\r\nstatic void F_43 ( int V_48 )\r\n{\r\nstruct V_50 * V_51 = & F_38 ( V_50 , V_48 ) ;\r\nV_51 -> V_66 = 1 ;\r\nF_39 ( V_48 , V_28 ) ;\r\n}\r\nstatic void F_44 ( int V_48 )\r\n{\r\nstruct V_50 * V_51 = & F_38 ( V_50 , V_48 ) ;\r\nV_51 -> V_67 = 1 ;\r\nF_39 ( V_48 , V_28 ) ;\r\n}\r\nvoid F_45 ( void )\r\n{\r\nstruct V_50 * V_51 = F_46 ( & V_50 ) ;\r\nif ( V_51 -> V_65 ) {\r\nV_51 -> V_65 = 0 ;\r\nF_47 () ;\r\n}\r\nif ( V_51 -> V_66 ) {\r\nV_51 -> V_66 = 0 ;\r\nF_48 () ;\r\n}\r\nif ( V_51 -> V_67 ) {\r\nV_51 -> V_67 = 0 ;\r\nF_49 () ;\r\n}\r\n}\r\nstatic void F_50 ( T_2 V_70 , T_3 V_17 , unsigned long V_71 ,\r\nunsigned long V_72 , unsigned long V_73 ,\r\nunsigned long V_74 )\r\n{\r\nif ( V_47 ) {\r\nregister int V_75 = V_25 - 1 ;\r\nunsigned long V_58 ;\r\nF_51 ( & V_76 , V_58 ) ;\r\n{\r\nregister T_2 T_4 V_77 ( L_12 ) = V_70 ;\r\nregister unsigned long T_5 V_77 ( L_13 ) = V_71 ;\r\nregister unsigned long T_6 V_77 ( L_14 ) = V_72 ;\r\nregister unsigned long T_7 V_77 ( L_15 ) = V_73 ;\r\nregister unsigned long T_8 V_77 ( L_16 ) = V_74 ;\r\nregister unsigned long T_9 V_77 ( L_17 ) = 0 ;\r\n__asm__ __volatile__("std %0, [%6]\n\t"\r\n"std %2, [%6 + 8]\n\t"\r\n"std %4, [%6 + 16]\n\t" : :\r\n"r"(f), "r"(a1), "r"(a2), "r"(a3),\r\n"r"(a4), "r"(a5),\r\n"r"(&ccall_info.func));\r\n}\r\n{\r\nregister int V_29 ;\r\nF_52 ( F_10 () , & V_17 ) ;\r\nF_53 ( & V_17 , V_78 , & V_17 ) ;\r\nfor ( V_29 = 0 ; V_29 <= V_75 ; V_29 ++ ) {\r\nif ( F_7 ( V_29 , & V_17 ) ) {\r\nV_79 . V_80 [ V_29 ] = 0 ;\r\nV_79 . V_81 [ V_29 ] = 0 ;\r\nF_39 ( V_29 , V_26 ) ;\r\n}\r\n}\r\n}\r\n{\r\nregister int V_29 ;\r\nV_29 = 0 ;\r\ndo {\r\nif ( ! F_7 ( V_29 , & V_17 ) )\r\ncontinue;\r\nwhile ( ! V_79 . V_80 [ V_29 ] )\r\nF_54 () ;\r\n} while ( ++ V_29 <= V_75 );\r\nV_29 = 0 ;\r\ndo {\r\nif ( ! F_7 ( V_29 , & V_17 ) )\r\ncontinue;\r\nwhile ( ! V_79 . V_81 [ V_29 ] )\r\nF_54 () ;\r\n} while ( ++ V_29 <= V_75 );\r\n}\r\nF_55 ( & V_76 , V_58 ) ;\r\n}\r\n}\r\nvoid F_56 ( void )\r\n{\r\nint V_29 = F_10 () ;\r\nV_79 . V_80 [ V_29 ] = 1 ;\r\nV_79 . V_70 ( V_79 . V_71 , V_79 . V_72 , V_79 . V_73 ,\r\nV_79 . V_74 , V_79 . V_82 ) ;\r\nV_79 . V_81 [ V_29 ] = 1 ;\r\n}\r\nvoid T_1 F_57 ( void )\r\n{\r\nV_83 [ 1 ] = V_83 [ 1 ] + ( V_84 - V_85 ) ;\r\nV_86 = & V_87 ;\r\n}
