

================================================================
== Vitis HLS Report for 'cabac_top_Pipeline_VITIS_LOOP_8_1'
================================================================
* Date:           Sun May  7 10:30:18 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        cabac_top
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.872 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        7|      514|  70.000 ns|  5.140 us|    7|  514|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_8_1  |        5|      512|         2|          1|          1|  5 ~ 512|       yes|
        +------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     28|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|      23|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      23|     73|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln8_fu_86_p2           |         +|   0|  0|  13|          10|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln8_fu_80_p2          |      icmp|   0|  0|  11|          10|          10|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  28|          22|          14|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_4     |   9|          2|   10|         20|
    |i_fu_42                  |   9|          2|   10|         20|
    |streamCtxRAM_blk_n       |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   23|         46|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_4_reg_108              |  10|   0|   10|          0|
    |i_fu_42                  |  10|   0|   10|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  23|   0|   23|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+----------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  cabac_top_Pipeline_VITIS_LOOP_8_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  cabac_top_Pipeline_VITIS_LOOP_8_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  cabac_top_Pipeline_VITIS_LOOP_8_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  cabac_top_Pipeline_VITIS_LOOP_8_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  cabac_top_Pipeline_VITIS_LOOP_8_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  cabac_top_Pipeline_VITIS_LOOP_8_1|  return value|
|streamCtxRAM_dout     |   in|    8|     ap_fifo|                       streamCtxRAM|       pointer|
|streamCtxRAM_empty_n  |   in|    1|     ap_fifo|                       streamCtxRAM|       pointer|
|streamCtxRAM_read     |  out|    1|     ap_fifo|                       streamCtxRAM|       pointer|
|ctxWritten            |   in|   10|     ap_none|                         ctxWritten|        scalar|
|ctxTables_address0    |  out|    9|   ap_memory|                          ctxTables|         array|
|ctxTables_ce0         |  out|    1|   ap_memory|                          ctxTables|         array|
|ctxTables_we0         |  out|    1|   ap_memory|                          ctxTables|         array|
|ctxTables_d0          |  out|    8|   ap_memory|                          ctxTables|         array|
+----------------------+-----+-----+------------+-----------------------------------+--------------+

