axi4stream_vip_axi4streampc.sv,systemverilog,xilinx_vip,D:/Xilinx/Vivado/2019.2/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv,incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/97dd/hdl/verilog"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
axi_vip_axi4pc.sv,systemverilog,xilinx_vip,D:/Xilinx/Vivado/2019.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv,incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/97dd/hdl/verilog"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
xil_common_vip_pkg.sv,systemverilog,xilinx_vip,D:/Xilinx/Vivado/2019.2/data/xilinx_vip/hdl/xil_common_vip_pkg.sv,incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/97dd/hdl/verilog"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
axi4stream_vip_pkg.sv,systemverilog,xilinx_vip,D:/Xilinx/Vivado/2019.2/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv,incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/97dd/hdl/verilog"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
axi_vip_pkg.sv,systemverilog,xilinx_vip,D:/Xilinx/Vivado/2019.2/data/xilinx_vip/hdl/axi_vip_pkg.sv,incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/97dd/hdl/verilog"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
axi4stream_vip_if.sv,systemverilog,xilinx_vip,D:/Xilinx/Vivado/2019.2/data/xilinx_vip/hdl/axi4stream_vip_if.sv,incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/97dd/hdl/verilog"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
axi_vip_if.sv,systemverilog,xilinx_vip,D:/Xilinx/Vivado/2019.2/data/xilinx_vip/hdl/axi_vip_if.sv,incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/97dd/hdl/verilog"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
clk_vip_if.sv,systemverilog,xilinx_vip,D:/Xilinx/Vivado/2019.2/data/xilinx_vip/hdl/clk_vip_if.sv,incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/97dd/hdl/verilog"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
rst_vip_if.sv,systemverilog,xilinx_vip,D:/Xilinx/Vivado/2019.2/data/xilinx_vip/hdl/rst_vip_if.sv,incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/97dd/hdl/verilog"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
xpm_cdc.sv,systemverilog,xpm,D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/97dd/hdl/verilog"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
xpm_fifo.sv,systemverilog,xpm,D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv,incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/97dd/hdl/verilog"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
xpm_memory.sv,systemverilog,xpm,D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/97dd/hdl/verilog"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
xpm_VCOMP.vhd,vhdl,xpm,D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/97dd/hdl/verilog"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_xdma_0_0_sim_netlist.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0_sim_netlist.v,incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/97dd/hdl/verilog"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_util_ds_buf_0_0_sim_netlist.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_sim_netlist.v,incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/97dd/hdl/verilog"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_axi_bram_ctrl_0_0_sim_netlist.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_sim_netlist.v,incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/97dd/hdl/verilog"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_smartconnect_0_0_sim_netlist.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_smartconnect_0_0/design_1_smartconnect_0_0_sim_netlist.v,incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/97dd/hdl/verilog"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_4,../../../../project.srcs/sources_1/bd/design_1/ipshared/2985/simulation/blk_mem_gen_v8_4.v,incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/97dd/hdl/verilog"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_axi_bram_ctrl_0_bram_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_1/sim/design_1_axi_bram_ctrl_0_bram_1.v,incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/97dd/hdl/verilog"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/97dd/hdl/verilog"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_axi_gpio_0_0_sim_netlist.v,verilog,xil_defaultlib,d:/FPGA_Learning_Journey/Pro/XMDA/project/project.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_sim_netlist.v,incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/97dd/hdl/verilog"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog"incdir="../../../../project.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
