
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001214                       # Number of seconds simulated
sim_ticks                                  1214068000                       # Number of ticks simulated
final_tick                               2255655850000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               30550748                       # Simulator instruction rate (inst/s)
host_op_rate                                 30550679                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              378524198                       # Simulator tick rate (ticks/s)
host_mem_usage                                 729108                       # Number of bytes of host memory used
host_seconds                                     3.21                       # Real time elapsed on the host
sim_insts                                    97987200                       # Number of instructions simulated
sim_ops                                      97987200                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       450048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data      1002048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1452096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       450048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        450048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       606080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          606080                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         7032                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        15657                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               22689                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          9470                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               9470                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    370694228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    825363983                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1196058211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    370694228                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        370694228                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       499214212                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            499214212                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       499214212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    370694228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    825363983                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1695272423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       22689                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       9470                       # Number of write requests accepted
system.mem_ctrls.readBursts                     22689                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     9470                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1448384                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3712                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  603968                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1452096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               606080                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     58                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            9                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              507                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1214037000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 22689                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 9470                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   11543                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3197                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1621                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         7950                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    257.787170                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   149.542440                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   306.982571                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3659     46.03%     46.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1908     24.00%     70.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          695      8.74%     78.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          338      4.25%     83.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          197      2.48%     85.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          151      1.90%     87.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          121      1.52%     88.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          112      1.41%     90.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          769      9.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         7950                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          583                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.775300                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.857250                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     27.492816                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7               1      0.17%      0.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             39      6.69%      6.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           177     30.36%     37.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            73     12.52%     49.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            73     12.52%     62.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            63     10.81%     73.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            45      7.72%     80.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            26      4.46%     85.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            22      3.77%     89.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            17      2.92%     91.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            15      2.57%     94.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             9      1.54%     96.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            4      0.69%     96.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            6      1.03%     97.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            4      0.69%     98.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            3      0.51%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.17%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.17%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.17%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            1      0.17%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-215            1      0.17%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-231            1      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           583                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          583                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.186964                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.176169                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.615690                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              529     90.74%     90.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      1.37%     92.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               39      6.69%     98.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      0.86%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.34%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           583                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    407672250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               832003500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  113155000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18013.89                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36763.89                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1193.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       497.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1196.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    499.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.78                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.67                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    17101                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    7001                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.56                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.94                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      37751.08                       # Average gap between requests
system.mem_ctrls.pageHitRate                    75.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 29695680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 16203000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                85620600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               37344240                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             78826800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            800082495                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             22450500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             1070223315                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            886.585888                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     32656000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      40300000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1134349000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 30043440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 16392750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                90058800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               23496480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             78826800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            805840920                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             17399250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             1062058440                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            879.822007                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     24177000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      40300000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1142665500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       2781                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                      635     49.15%     49.15% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       1      0.08%     49.23% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                     656     50.77%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 1292                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                       633     49.96%     49.96% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        1      0.08%     50.04% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                      633     49.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  1267                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               1101591500     90.88%     90.88% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 1291000      0.11%     90.98% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               109280500      9.02%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           1212163000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.996850                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.964939                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.980650                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      5.56%      5.56% # number of syscalls executed
system.cpu.kern.syscall::3                          2     11.11%     16.67% # number of syscalls executed
system.cpu.kern.syscall::6                          2     11.11%     27.78% # number of syscalls executed
system.cpu.kern.syscall::17                         1      5.56%     33.33% # number of syscalls executed
system.cpu.kern.syscall::19                         1      5.56%     38.89% # number of syscalls executed
system.cpu.kern.syscall::33                         1      5.56%     44.44% # number of syscalls executed
system.cpu.kern.syscall::45                         3     16.67%     61.11% # number of syscalls executed
system.cpu.kern.syscall::48                         1      5.56%     66.67% # number of syscalls executed
system.cpu.kern.syscall::59                         1      5.56%     72.22% # number of syscalls executed
system.cpu.kern.syscall::71                         4     22.22%     94.44% # number of syscalls executed
system.cpu.kern.syscall::74                         1      5.56%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     18                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   118      8.10%      8.10% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.41%      8.51% # number of callpals executed
system.cpu.kern.callpal::swpipl                  1107     75.98%     84.49% # number of callpals executed
system.cpu.kern.callpal::rdps                       3      0.21%     84.69% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.07%     84.76% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.07%     84.83% # number of callpals executed
system.cpu.kern.callpal::rti                      184     12.63%     97.46% # number of callpals executed
system.cpu.kern.callpal::callsys                   33      2.26%     99.73% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.27%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   1457                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               302                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 181                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 181                      
system.cpu.kern.mode_good::user                   181                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.599338                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.749482                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel          877548000     72.40%     72.40% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            334608000     27.60%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             18280                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              199282                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             18280                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.901641                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    24.618232                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   487.381768                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.048082                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.951918                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          365                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1187044                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1187044                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       133150                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          133150                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data        58625                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          58625                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         2223                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2223                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         2376                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2376                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       191775                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           191775                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       191775                       # number of overall hits
system.cpu.dcache.overall_hits::total          191775                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        27794                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         27794                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        67615                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        67615                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          406                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          406                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data            2                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        95409                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          95409                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        95409                       # number of overall misses
system.cpu.dcache.overall_misses::total         95409                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   1714257252                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1714257252                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   5001551870                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5001551870                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     28903000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     28903000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data        47001                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        47001                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   6715809122                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6715809122                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   6715809122                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6715809122                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       160944                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       160944                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       126240                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       126240                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         2629                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2629                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       287184                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       287184                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       287184                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       287184                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.172694                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.172694                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.535607                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.535607                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.154431                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.154431                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000841                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000841                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.332223                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.332223                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.332223                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.332223                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 61677.241563                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61677.241563                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 73971.040006                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73971.040006                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 71189.655172                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71189.655172                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data 23500.500000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total 23500.500000                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 70389.681498                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70389.681498                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 70389.681498                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70389.681498                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       389118                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              7642                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    50.918346                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        11008                       # number of writebacks
system.cpu.dcache.writebacks::total             11008                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        18827                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        18827                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        58513                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58513                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          184                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          184                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        77340                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        77340                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        77340                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        77340                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         8967                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8967                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         9102                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9102                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          222                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          222                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data            2                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        18069                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        18069                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        18069                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        18069                       # number of overall MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    648691750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    648691750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    773945561                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    773945561                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     15412250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     15412250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data        43999                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        43999                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   1422637311                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1422637311                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   1422637311                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1422637311                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data       223500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total       223500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data       223500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total       223500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.055715                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.055715                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.072101                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072101                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.084443                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.084443                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000841                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000841                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.062918                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.062918                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.062918                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.062918                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 72342.115535                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72342.115535                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 85030.274775                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85030.274775                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 69424.549550                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69424.549550                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data 21999.500000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 21999.500000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 78733.594056                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78733.594056                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 78733.594056                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78733.594056                       # average overall mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       223500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data       223500                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       223500                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             10167                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.734706                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              362864                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             10167                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             35.690371                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    21.730470                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   490.004236                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.042442                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.957040                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999482                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          430                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            339703                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           339703                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       152614                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          152614                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       152614                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           152614                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       152614                       # number of overall hits
system.cpu.icache.overall_hits::total          152614                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        12148                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         12148                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        12148                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          12148                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        12148                       # number of overall misses
system.cpu.icache.overall_misses::total         12148                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    760421746                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    760421746                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    760421746                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    760421746                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    760421746                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    760421746                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       164762                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       164762                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       164762                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       164762                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       164762                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       164762                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.073731                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.073731                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.073731                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.073731                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.073731                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.073731                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 62596.455878                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62596.455878                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 62596.455878                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62596.455878                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 62596.455878                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62596.455878                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1775                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                41                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    43.292683                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         1969                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1969                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         1969                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1969                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         1969                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1969                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        10179                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10179                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        10179                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10179                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        10179                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        10179                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    631017501                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    631017501                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    631017501                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    631017501                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    631017501                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    631017501                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.061780                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.061780                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.061780                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.061780                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.061780                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.061780                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 61992.091659                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61992.091659                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 61992.091659                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61992.091659                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 61992.091659                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61992.091659                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                   1                       # Transaction distribution
system.iobus.trans_dist::WriteResp                  1                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                       2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                        8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                 2000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy                1000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     23787                       # number of replacements
system.l2.tags.tagsinuse                  2381.615745                       # Cycle average of tags in use
system.l2.tags.total_refs                        7297                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     23787                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.306764                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      890.238493                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        115.303762                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        185.892827                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   574.882653                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   615.298009                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.054336                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.007038                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.011346                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.035088                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.037555                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.145362                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2006                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          188                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          676                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.122437                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    664222                       # Number of tag accesses
system.l2.tags.data_accesses                   664222                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst         3135                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         1891                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    5026                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            11008                       # number of Writeback hits
system.l2.Writeback_hits::total                 11008                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data          732                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   732                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst          3135                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data          2623                       # number of demand (read+write) hits
system.l2.demand_hits::total                     5758                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst         3135                       # number of overall hits
system.l2.overall_hits::switch_cpus.data         2623                       # number of overall hits
system.l2.overall_hits::total                    5758                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         7032                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         7296                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 14328                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  8                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data         8362                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8362                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         7032                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        15658                       # number of demand (read+write) misses
system.l2.demand_misses::total                  22690                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         7032                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        15658                       # number of overall misses
system.l2.overall_misses::total                 22690                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    587836500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    634002250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1221838750                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    755930750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     755930750                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    587836500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   1389933000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1977769500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    587836500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   1389933000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1977769500                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        10167                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         9187                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               19354                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        11008                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             11008                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               10                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         9094                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9094                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        10167                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        18281                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                28448                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        10167                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        18281                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               28448                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.691649                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.794166                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.740312                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.800000                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.919507                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.919507                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.691649                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.856518                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.797596                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.691649                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.856518                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.797596                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 83594.496587                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 86897.238213                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 85276.294668                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 90400.711552                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90400.711552                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 83594.496587                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 88768.233491                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87164.808286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 83594.496587                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 88768.233491                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87164.808286                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9470                       # number of writebacks
system.l2.writebacks::total                      9470                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         7032                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         7296                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            14328                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             8                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         8362                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8362                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         7032                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        15658                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             22690                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         7032                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        15658                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            22690                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    499609500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    542683750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1042293250                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       144507                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       144507                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus.data        18001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        18001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    652485750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    652485750                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    499609500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   1195169500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1694779000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    499609500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   1195169500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1694779000                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data       210500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total       210500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data       210500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total       210500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.691649                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.794166                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.740312                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.919507                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.919507                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.691649                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.856518                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.797596                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.691649                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.856518                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.797596                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 71047.994881                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 74380.996436                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 72745.201703                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 18063.375000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18063.375000                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus.data        18001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        18001                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 78029.867257                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78029.867257                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 71047.994881                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 76329.639801                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74692.772146                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 71047.994881                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 76329.639801                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74692.772146                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       210500                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total       210500                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data       210500                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total       210500                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               14328                       # Transaction distribution
system.membus.trans_dist::ReadResp              14327                       # Transaction distribution
system.membus.trans_dist::WriteReq                  1                       # Transaction distribution
system.membus.trans_dist::WriteResp                 1                       # Transaction distribution
system.membus.trans_dist::Writeback              9470                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                8                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               9                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8362                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8362                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        54866                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        54870                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  54870                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2058176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2058184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2058184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             32170                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   32170    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               32170                       # Request fanout histogram
system.membus.reqLayer0.occupancy                2000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            76287500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          120510492                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              9.9                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          243792                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       202170                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        11157                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       174838                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits           83223                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     47.600064                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           14334                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          483                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               199252                       # DTB read hits
system.switch_cpus.dtb.read_misses               3085                       # DTB read misses
system.switch_cpus.dtb.read_acv                    23                       # DTB read access violations
system.switch_cpus.dtb.read_accesses            60918                       # DTB read accesses
system.switch_cpus.dtb.write_hits              137180                       # DTB write hits
system.switch_cpus.dtb.write_misses              1225                       # DTB write misses
system.switch_cpus.dtb.write_acv                   63                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           25570                       # DTB write accesses
system.switch_cpus.dtb.data_hits               336432                       # DTB hits
system.switch_cpus.dtb.data_misses               4310                       # DTB misses
system.switch_cpus.dtb.data_acv                    86                       # DTB access violations
system.switch_cpus.dtb.data_accesses            86488                       # DTB accesses
system.switch_cpus.itb.fetch_hits               59674                       # ITB hits
system.switch_cpus.itb.fetch_misses              1037                       # ITB misses
system.switch_cpus.itb.fetch_acv                   28                       # ITB acv
system.switch_cpus.itb.fetch_accesses           60711                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  2428136                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       430285                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                1273139                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              243792                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches        97557                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               1262827                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           32046                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles          823                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        33143                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           71                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            164763                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes          7343                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      1743172                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.730358                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.053060                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          1504548     86.31%     86.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            15874      0.91%     87.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            28562      1.64%     88.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            18157      1.04%     89.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            46219      2.65%     92.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            10832      0.62%     93.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            18469      1.06%     94.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7             8268      0.47%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8            92243      5.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      1743172                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.100403                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.524328                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           311002                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       1230879                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            152322                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         34271                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          14697                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        11854                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          1348                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        1079762                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          4301                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          14697                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           329093                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          435065                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       519449                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            167388                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        277479                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        1024687                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          1194                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          25400                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          16514                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         203712                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands       685334                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       1312859                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      1309622                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         2820                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps        493757                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           191569                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        31963                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         3618                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            228580                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       192511                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       147762                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        38937                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        20894                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded             937318                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        27329                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued            894745                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         1512                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       237498                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       134322                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        18591                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      1743172                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.513286                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.228997                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1378659     79.09%     79.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       141005      8.09%     87.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        73320      4.21%     91.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        61546      3.53%     94.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        47428      2.72%     97.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        23109      1.33%     98.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        11618      0.67%     99.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         4399      0.25%     99.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         2088      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1743172                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1286      4.11%      4.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      4.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          18395     58.73%     62.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11642     37.17%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          460      0.05%      0.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        520497     58.17%     58.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          759      0.08%     58.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     58.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1240      0.14%     58.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     58.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     58.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     58.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          230      0.03%     58.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     58.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     58.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     58.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     58.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     58.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     58.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     58.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     58.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     58.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     58.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     58.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     58.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       211793     23.67%     82.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       140435     15.70%     97.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        19331      2.16%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total         894745                       # Type of FU issued
system.switch_cpus.iq.rate                   0.368490                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               31323                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.035008                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads      3556811                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      1198627                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses       834279                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads         8685                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         4492                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         4128                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses         921078                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            4530                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads         7743                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        54149                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          113                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1012                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        18959                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        34125                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          14697                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          157450                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        242367                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts       984424                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         4319                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        192511                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       147762                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        21932                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1438                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        240516                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         1012                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         3751                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        10056                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        13807                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts        881801                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        203526                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        12943                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 19777                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               342364                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           118967                       # Number of branches executed
system.switch_cpus.iew.exec_stores             138838                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.363160                       # Inst execution rate
system.switch_cpus.iew.wb_sent                 845925                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count                838407                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers            405009                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers            541321                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.345288                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.748186                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       233498                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         8738                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        12612                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      1702538                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.435714                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.375129                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      1434228     84.24%     84.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       123891      7.28%     91.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        49678      2.92%     94.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        21260      1.25%     95.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        21316      1.25%     96.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5         8237      0.48%     97.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6         8284      0.49%     97.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         6512      0.38%     98.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        29132      1.71%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      1702538                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts       741820                       # Number of instructions committed
system.switch_cpus.commit.committedOps         741820                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 267165                       # Number of memory references committed
system.switch_cpus.commit.loads                138362                       # Number of loads committed
system.switch_cpus.commit.membars                4188                       # Number of memory barriers committed
system.switch_cpus.commit.branches              98736                       # Number of branches committed
system.switch_cpus.commit.fp_insts               3890                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts            712596                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls         7884                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        15136      2.04%      2.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       433486     58.44%     60.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          720      0.10%     60.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1218      0.16%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          230      0.03%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       142550     19.22%     79.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       129149     17.41%     97.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        19331      2.61%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total       741820                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events         29132                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads              2631511                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             1991668                       # The number of ROB writes
system.switch_cpus.timesIdled                    6975                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  684964                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts              727144                       # Number of Instructions Simulated
system.switch_cpus.committedOps                727144                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       3.339278                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 3.339278                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.299466                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.299466                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          1166534                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          578438                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              2716                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             2482                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads           25407                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          15006                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              19366                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             19365                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 1                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                1                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            11008                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              10                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             12                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9094                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9094                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        20346                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        47596                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 67942                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       650688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1874440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2525128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              12                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            39481                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  39481    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              39481                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           30749000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16655748                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          29820508                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010012                       # Number of seconds simulated
sim_ticks                                 10011635000                       # Number of ticks simulated
final_tick                               2266836592000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               18157761                       # Simulator instruction rate (inst/s)
host_op_rate                                 18157736                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1817299858                       # Simulator tick rate (ticks/s)
host_mem_usage                                 733204                       # Number of bytes of host memory used
host_seconds                                     5.51                       # Real time elapsed on the host
sim_insts                                   100032140                       # Number of instructions simulated
sim_ops                                     100032140                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst      1058304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       848320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide          256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1906880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst      1058304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1058304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1742784                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1742784                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst        16536                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        13255                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide             4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               29795                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         27231                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              27231                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    105707409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     84733413                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide           25570                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             190466392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    105707409                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        105707409                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       174075863                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            174075863                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       174075863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    105707409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     84733413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide          25570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            364542255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       29793                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      47199                       # Number of write requests accepted
system.mem_ctrls.readBursts                     29793                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    47199                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1893248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   13504                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2131584                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1906752                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3020736                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    211                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 13904                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           17                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               948                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1461                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1916                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        76                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   10011547500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 29793                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                47199                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   18889                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2500                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    274                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        15260                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    263.704325                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   148.903833                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   322.058151                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         7123     46.68%     46.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3756     24.61%     71.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1140      7.47%     78.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          562      3.68%     82.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          337      2.21%     84.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          211      1.38%     86.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          165      1.08%     87.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          100      0.66%     87.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1866     12.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        15260                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1314                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.522831                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     35.412398                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7             849     64.61%     64.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             12      0.91%     65.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            41      3.12%     68.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            45      3.42%     72.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            55      4.19%     76.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            41      3.12%     79.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            49      3.73%     83.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            41      3.12%     86.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            38      2.89%     89.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            26      1.98%     91.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            23      1.75%     92.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            19      1.45%     94.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           14      1.07%     95.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           17      1.29%     96.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           13      0.99%     97.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            5      0.38%     98.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            6      0.46%     98.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            4      0.30%     98.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            4      0.30%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            4      0.30%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.08%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            4      0.30%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            1      0.08%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            1      0.08%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-199            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1314                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1314                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      25.347032                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     19.174344                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     47.898326                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31          1239     94.29%     94.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47            27      2.05%     96.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63             8      0.61%     96.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79             1      0.08%     97.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95             1      0.08%     97.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111            3      0.23%     97.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127            1      0.08%     97.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143            3      0.23%     97.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159            6      0.46%     98.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175            4      0.30%     98.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207            4      0.30%     98.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287            1      0.08%     98.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303            2      0.15%     98.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319            1      0.08%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335            2      0.15%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            3      0.23%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383            2      0.15%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399            1      0.08%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::464-479            1      0.08%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511            1      0.08%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::528-543            1      0.08%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            1      0.08%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::656-671            1      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1314                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    543731186                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1098393686                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  147910000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18380.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37130.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       189.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       212.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    190.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    301.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.66                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.83                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    19090                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   28527                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.53                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.68                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     130033.61                       # Average gap between requests
system.mem_ctrls.pageHitRate                    75.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                111804840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 61004625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               271174800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              198190800                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            809118960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           3324821400                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           4516400250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             9292515675                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            750.111224                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   7425567250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     334100000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2246431000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                121655520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 66379500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               304363800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              138898800                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            809118960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           3349272690                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           4494951750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             9284641020                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            749.475565                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   7403339750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     334100000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2268430500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       72                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       5826                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     1444     40.19%     40.19% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      24      0.67%     40.86% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      11      0.31%     41.16% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2114     58.84%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3593                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1443     49.40%     49.40% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       24      0.82%     50.22% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       11      0.38%     50.60% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1443     49.40%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  2921                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               9125922000     91.14%     91.14% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                24051000      0.24%     91.38% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 6562500      0.07%     91.45% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               856521500      8.55%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          10013057000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999307                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.682592                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.812970                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      5.56%      5.56% # number of syscalls executed
system.cpu.kern.syscall::3                          1      5.56%     11.11% # number of syscalls executed
system.cpu.kern.syscall::4                          3     16.67%     27.78% # number of syscalls executed
system.cpu.kern.syscall::6                          1      5.56%     33.33% # number of syscalls executed
system.cpu.kern.syscall::17                         4     22.22%     55.56% # number of syscalls executed
system.cpu.kern.syscall::19                         1      5.56%     61.11% # number of syscalls executed
system.cpu.kern.syscall::48                         1      5.56%     66.67% # number of syscalls executed
system.cpu.kern.syscall::54                         1      5.56%     72.22% # number of syscalls executed
system.cpu.kern.syscall::59                         1      5.56%     77.78% # number of syscalls executed
system.cpu.kern.syscall::71                         1      5.56%     83.33% # number of syscalls executed
system.cpu.kern.syscall::144                        1      5.56%     88.89% # number of syscalls executed
system.cpu.kern.syscall::256                        1      5.56%     94.44% # number of syscalls executed
system.cpu.kern.syscall::257                        1      5.56%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     18                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   170      4.16%      4.16% # number of callpals executed
system.cpu.kern.callpal::tbi                        9      0.22%      4.38% # number of callpals executed
system.cpu.kern.callpal::swpipl                  3324     81.27%     85.65% # number of callpals executed
system.cpu.kern.callpal::rdps                     117      2.86%     88.51% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.02%     88.53% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.02%     88.56% # number of callpals executed
system.cpu.kern.callpal::rti                      234      5.72%     94.28% # number of callpals executed
system.cpu.kern.callpal::callsys                   41      1.00%     95.28% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.07%     95.35% # number of callpals executed
system.cpu.kern.callpal::rdunique                 189      4.62%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   4090                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               377                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 201                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  27                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 210                      
system.cpu.kern.mode_good::user                   201                      
system.cpu.kern.mode_good::idle                     9                      
system.cpu.kern.mode_switch_good::kernel     0.557029                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.333333                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.694215                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         1824416000     18.22%     18.22% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            359194000      3.59%     21.81% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           7829447000     78.19%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      170                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             18659                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              377124                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             18659                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.211373                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          130                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          332                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1828711                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1828711                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       250723                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          250723                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       125977                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         125977                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         5164                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5164                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         5251                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5251                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       376700                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           376700                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       376700                       # number of overall hits
system.cpu.dcache.overall_hits::total          376700                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        27075                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         27075                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        37641                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        37641                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          682                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          682                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        64716                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          64716                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        64716                       # number of overall misses
system.cpu.dcache.overall_misses::total         64716                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   1627552435                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1627552435                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   2530508559                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2530508559                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     40341999                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     40341999                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   4158060994                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4158060994                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   4158060994                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4158060994                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       277798                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       277798                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       163618                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       163618                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         5846                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         5846                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         5251                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5251                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       441416                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       441416                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       441416                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       441416                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.097463                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.097463                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.230054                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.230054                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.116661                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.116661                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.146610                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.146610                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.146610                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.146610                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 60112.739982                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60112.739982                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 67227.453017                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67227.453017                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 59152.491202                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 59152.491202                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 64250.896131                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64250.896131                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 64250.896131                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64250.896131                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       213241                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          151                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4552                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    46.845562                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          151                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         9507                       # number of writebacks
system.cpu.dcache.writebacks::total              9507                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        14623                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        14623                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        31888                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        31888                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          211                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          211                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        46511                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        46511                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        46511                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        46511                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        12452                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12452                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         5753                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         5753                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          471                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          471                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        18205                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        18205                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        18205                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        18205                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data          479                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          479                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data          444                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          444                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data          923                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          923                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    796765316                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    796765316                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    432778961                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    432778961                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     26522751                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     26522751                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   1229544277                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1229544277                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   1229544277                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1229544277                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data     96349000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     96349000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data     80437500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total     80437500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    176786500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    176786500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.044824                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.044824                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.035161                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.035161                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.080568                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080568                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.041242                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.041242                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.041242                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.041242                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 63986.935111                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 63986.935111                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 75226.657570                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75226.657570                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 56311.573248                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 56311.573248                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 67538.823235                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67538.823235                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 67538.823235                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67538.823235                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 201146.137787                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 201146.137787                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 181165.540541                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 181165.540541                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 191534.669556                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 191534.669556                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             31473                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.996706                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              279366                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             31473                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              8.876370                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.996706                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999994                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999994                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          129                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          152                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          198                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            583425                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           583425                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       241320                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          241320                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       241320                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           241320                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       241320                       # number of overall hits
system.cpu.icache.overall_hits::total          241320                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        34648                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         34648                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        34648                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          34648                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        34648                       # number of overall misses
system.cpu.icache.overall_misses::total         34648                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   1835571235                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1835571235                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   1835571235                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1835571235                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   1835571235                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1835571235                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       275968                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       275968                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       275968                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       275968                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       275968                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       275968                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.125551                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.125551                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.125551                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.125551                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.125551                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.125551                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 52977.696692                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 52977.696692                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 52977.696692                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 52977.696692                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 52977.696692                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 52977.696692                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1300                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                40                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    32.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         3162                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         3162                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         3162                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         3162                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         3162                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         3162                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        31486                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        31486                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        31486                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        31486                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        31486                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        31486                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   1616318264                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1616318264                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   1616318264                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1616318264                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   1616318264                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1616318264                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.114093                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.114093                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.114093                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.114093                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.114093                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.114093                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 51334.506257                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 51334.506257                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 51334.506257                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 51334.506257                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 51334.506257                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 51334.506257                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 155                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1277952                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        157                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  525                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 525                       # Transaction distribution
system.iobus.trans_dist::WriteReq               20412                       # Transaction distribution
system.iobus.trans_dist::WriteResp                444                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        19968                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          142                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1846                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        40028                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        40028                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   41874                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          568                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1586                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1278320                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1278320                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1279906                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               118000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                15000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               42000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              490000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              702000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           116422501                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               1.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1402000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            20073802                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iocache.tags.replacements                20014                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                20014                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               180126                       # Number of tag accesses
system.iocache.tags.data_accesses              180126                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           46                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               46                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide        19968                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total        19968                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           46                       # number of demand (read+write) misses
system.iocache.demand_misses::total                46                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           46                       # number of overall misses
system.iocache.overall_misses::total               46                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      6178232                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      6178232                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide   4354797467                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total   4354797467                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      6178232                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      6178232                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      6178232                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      6178232                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           46                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             46                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        19968                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        19968                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           46                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              46                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           46                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             46                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 134309.391304                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 134309.391304                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 218088.815455                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 218088.815455                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 134309.391304                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 134309.391304                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 134309.391304                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 134309.391304                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs         40406                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                 6228                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.487797                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           19968                       # number of writebacks
system.iocache.writebacks::total                19968                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide           46                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        19968                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        19968                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           46                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           46                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      3759732                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3759732                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   3316357571                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   3316357571                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      3759732                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      3759732                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      3759732                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      3759732                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 81733.304348                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 81733.304348                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 166083.612330                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 166083.612330                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 81733.304348                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 81733.304348                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 81733.304348                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 81733.304348                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     30708                       # number of replacements
system.l2.tags.tagsinuse                  2676.069183                       # Cycle average of tags in use
system.l2.tags.total_refs                       18740                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     30708                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.610264                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      520.608790                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data          0.030782                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  1442.690923                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   712.738688                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.031775                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.088055                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.043502                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.163334                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2643                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          309                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          600                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1628                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           49                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.161316                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    991790                       # Number of tag accesses
system.l2.tags.data_accesses                   991790                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst        14930                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         4645                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   19575                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             9507                       # number of Writeback hits
system.l2.Writeback_hits::total                  9507                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    3                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data          756                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   756                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst         14930                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data          5401                       # number of demand (read+write) hits
system.l2.demand_hits::total                    20331                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst        14930                       # number of overall hits
system.l2.overall_hits::switch_cpus.data         5401                       # number of overall hits
system.l2.overall_hits::total                   20331                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst        16535                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         8275                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 24810                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data           14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 14                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data         4983                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4983                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst        16535                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        13258                       # number of demand (read+write) misses
system.l2.demand_misses::total                  29793                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst        16535                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        13258                       # number of overall misses
system.l2.overall_misses::total                 29793                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst   1427822750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    760528564                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2188351314                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus.data        62998                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        62998                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    418200497                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     418200497                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst   1427822750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   1178729061                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2606551811                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst   1427822750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   1178729061                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2606551811                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        31465                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        12920                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               44385                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         9507                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              9507                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           17                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               17                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         5739                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              5739                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        31465                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        18659                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                50124                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        31465                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        18659                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               50124                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.525505                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.640480                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.558973                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.823529                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.823529                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.868270                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.868270                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.525505                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.710542                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.594386                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.525505                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.710542                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.594386                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 86351.542183                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 91906.775106                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 88204.406046                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data  4499.857143                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4499.857143                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 83925.445916                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83925.445916                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 86351.542183                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 88907.004148                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87488.732622                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 86351.542183                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 88907.004148                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87488.732622                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 7263                       # number of writebacks
system.l2.writebacks::total                      7263                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus.inst            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                  1                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus.inst        16534                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         8275                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            24809                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data           14                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            14                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         4983                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4983                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst        16534                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        13258                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             29792                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst        16534                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        13258                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            29792                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data          479                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          479                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data          444                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          444                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data          923                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          923                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst   1220237500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    656453936                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1876691436                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       252011                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       252011                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    356347003                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    356347003                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst   1220237500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   1012800939                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2233038439                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst   1220237500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   1012800939                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2233038439                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data     89643000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     89643000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data     74665500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     74665500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    164308500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    164308500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.525473                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.640480                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.558950                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.823529                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.823529                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.868270                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.868270                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.525473                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.710542                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.594366                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.525473                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.710542                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.594366                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 73801.711625                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 79329.780785                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 75645.589746                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 18000.785714                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18000.785714                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 71512.543247                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71512.543247                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 73801.711625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 76391.683436                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74954.297765                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 73801.711625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 76391.683436                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74954.297765                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 187146.137787                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 187146.137787                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 168165.540541                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 168165.540541                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 178015.709642                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 178015.709642                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               25334                       # Transaction distribution
system.membus.trans_dist::ReadResp              25337                       # Transaction distribution
system.membus.trans_dist::WriteReq                444                       # Transaction distribution
system.membus.trans_dist::WriteResp               444                       # Transaction distribution
system.membus.trans_dist::Writeback             27231                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        19968                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        19968                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               17                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              17                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4980                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4980                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        59954                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        59954                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        66878                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        68724                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 128678                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2556160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2556160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         1586                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2371520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2373106                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4929266                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               42                       # Total snoops (count)
system.membus.snoop_fanout::samples             78050                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   78050    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               78050                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1601000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           273927514                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           20263198                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy          160990050                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.6                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          362517                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       273025                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        16949                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       226752                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          142268                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     62.741674                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           35452                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         1250                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               324019                       # DTB read hits
system.switch_cpus.dtb.read_misses               2952                       # DTB read misses
system.switch_cpus.dtb.read_acv                    32                       # DTB read access violations
system.switch_cpus.dtb.read_accesses            56807                       # DTB read accesses
system.switch_cpus.dtb.write_hits              179631                       # DTB write hits
system.switch_cpus.dtb.write_misses               889                       # DTB write misses
system.switch_cpus.dtb.write_acv                   59                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           31567                       # DTB write accesses
system.switch_cpus.dtb.data_hits               503650                       # DTB hits
system.switch_cpus.dtb.data_misses               3841                       # DTB misses
system.switch_cpus.dtb.data_acv                    91                       # DTB access violations
system.switch_cpus.dtb.data_accesses            88374                       # DTB accesses
system.switch_cpus.itb.fetch_hits               67053                       # ITB hits
system.switch_cpus.itb.fetch_misses              5464                       # ITB misses
system.switch_cpus.itb.fetch_acv                  104                       # ITB acv
system.switch_cpus.itb.fetch_accesses           72517                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  4722943                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles      1059401                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                1980755                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              362517                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       177720                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               1232040                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           52030                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                170                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles         2194                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles       464259                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles         7853                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          101                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            275968                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         11806                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes               8                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples      2792033                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.709431                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.011048                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          2410622     86.34%     86.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            32404      1.16%     87.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            46201      1.65%     89.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            32002      1.15%     90.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            62301      2.23%     92.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            23648      0.85%     93.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            34107      1.22%     94.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            18127      0.65%     95.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8           132621      4.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      2792033                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.076757                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.419390                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           881463                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       1561000                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            296699                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         29426                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          23445                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        25365                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          2603                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        1776238                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          8446                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          23445                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           902565                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          370825                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       993439                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            304296                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        197463                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        1706216                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          2169                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          12756                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          16880                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         118263                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands      1187837                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       2108034                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      2106531                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         1229                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps        959852                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           227983                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        51936                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         6911                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            231249                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       327211                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       192214                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        66715                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        36366                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded            1565325                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        59192                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued           1524713                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         1631                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       295951                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       140234                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        38613                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      2792033                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.546094                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.284569                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2177012     77.97%     77.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       241702      8.66%     86.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       125054      4.48%     91.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        95634      3.43%     94.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        77651      2.78%     97.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        35878      1.29%     98.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        23717      0.85%     99.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         9375      0.34%     99.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         6010      0.22%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      2792033                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            4074     10.01%     10.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              3      0.01%     10.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          23343     57.33%     67.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         13297     32.66%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass           21      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        961864     63.08%     63.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         2517      0.17%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd          556      0.04%     63.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt           13      0.00%     63.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     63.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            9      0.00%     63.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     63.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     63.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     63.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     63.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     63.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     63.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     63.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     63.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     63.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     63.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       344119     22.57%     85.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       183415     12.03%     97.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        32198      2.11%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1524713                       # Type of FU issued
system.switch_cpus.iq.rate                   0.322831                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               40717                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.026705                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads      5877990                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      1919015                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1462648                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads         5818                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         3205                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         2700                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses        1562317                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            3092                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        15795                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        65281                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          131                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1786                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        22667                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          527                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        28370                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          23445                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          214457                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        129819                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts      1655735                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         6360                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        327211                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       192214                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        46510                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1727                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        127748                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         1786                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         6788                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        14741                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        21529                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts       1507703                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        328825                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        17011                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 31218                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               509945                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           221038                       # Number of branches executed
system.switch_cpus.iew.exec_stores             181120                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.319230                       # Inst execution rate
system.switch_cpus.iew.wb_sent                1473384                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count               1465348                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers            714412                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers            924668                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.310262                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.772615                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       300916                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        20579                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        20205                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      2738959                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.492998                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.477494                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      2260059     82.52%     82.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       221707      8.09%     90.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        85966      3.14%     93.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        42825      1.56%     95.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        27685      1.01%     96.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        17684      0.65%     96.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        11591      0.42%     97.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        12054      0.44%     97.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        59388      2.17%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      2738959                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts      1350302                       # Number of instructions committed
system.switch_cpus.commit.committedOps        1350302                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 431476                       # Number of memory references committed
system.switch_cpus.commit.loads                261929                       # Number of loads committed
system.switch_cpus.commit.membars                9927                       # Number of memory barriers committed
system.switch_cpus.commit.branches             197552                       # Number of branches committed
system.switch_cpus.commit.fp_insts               2621                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts           1298100                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls        24190                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        21759      1.61%      1.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       851292     63.04%     64.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         2393      0.18%     64.83% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     64.83% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          521      0.04%     64.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     64.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt           11      0.00%     64.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            1      0.00%     64.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            9      0.00%     64.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     64.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     64.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     64.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     64.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     64.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     64.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     64.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     64.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     64.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     64.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     64.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     64.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     64.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     64.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     64.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     64.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     64.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     64.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       271856     20.13%     85.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       170263     12.61%     97.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        32197      2.38%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total      1350302                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events         59388                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads              4308184                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             3355749                       # The number of ROB writes
system.switch_cpus.timesIdled                   24204                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 1930910                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles             15300327                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts             1328564                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1328564                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       3.554923                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 3.554923                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.281300                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.281300                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          1942953                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1067525                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              1194                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             1123                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads           69232                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          27530                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              44931                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             44912                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               444                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              444                       # Transaction distribution
system.tol2bus.trans_dist::Writeback             9507                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq        20019                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              17                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             17                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             5739                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            5739                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        62954                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        48729                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                111683                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      2013952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1805746                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3819698                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           20110                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            80657                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.248769                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.432303                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  60592     75.12%     75.12% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  20065     24.88%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              80657                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           40025000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            36000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          50440736                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          30795697                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  2.804895                       # Number of seconds simulated
sim_ticks                                2804895234000                       # Number of ticks simulated
final_tick                               5071731826000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 362638                       # Simulator instruction rate (inst/s)
host_op_rate                                   362638                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              263365601                       # Simulator tick rate (ticks/s)
host_mem_usage                                 754708                       # Number of bytes of host memory used
host_seconds                                 10650.20                       # Real time elapsed on the host
sim_insts                                  3862168931                       # Number of instructions simulated
sim_ops                                    3862168931                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst     74827072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data   1497023040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1571850112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst     74827072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      74827072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    872540992                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       872540992                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst      1169173                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data     23390985                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            24560158                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      13633453                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           13633453                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst     26677314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    533717988                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             560395302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     26677314                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         26677314                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       311077926                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            311077926                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       311077926                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     26677314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    533717988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            871473228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    24560158                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   13635117                       # Number of write requests accepted
system.mem_ctrls.readBursts                  24560158                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 13635117                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM             1559400128                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                12449984                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               871695872                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1571850112                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            872647488                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                 194531                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 14855                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs         1025                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            766818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1496805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            700462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2071311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            696941                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1576454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            956605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           3240183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1149815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           2064591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           759696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          2338091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           969494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          2012579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1288189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          2277593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            155151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1           1081700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            192522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3           1420784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            200733                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5           1027517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            273387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7           2426888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            222515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9           1359392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           192954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11          1540084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           227758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13          1349206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           381922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15          1567735                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        15                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2804895262500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              24560158                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             13635117                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                15816039                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 6665937                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1490149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  383133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   10297                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      70                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 300184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 334720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 569484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 698337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 771010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 805717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 821269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 826005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 826649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 840926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 854340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 892349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 874892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 878762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 897288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 816518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 806645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 798660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     81                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     14898543                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    163.176706                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   114.554627                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   182.805310                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      7784942     52.25%     52.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      4632079     31.09%     83.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       923867      6.20%     89.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       447486      3.00%     92.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       351133      2.36%     94.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       293526      1.97%     96.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       221209      1.48%     98.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       139487      0.94%     99.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       104814      0.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     14898543                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       797754                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.542674                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.812105                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     29.859705                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63         718809     90.10%     90.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127        57338      7.19%     97.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191        19729      2.47%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255         1800      0.23%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           57      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            8      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        797754                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       797754                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.073243                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.022323                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.359233                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19        757851     95.00%     95.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23         39723      4.98%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27           176      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31             3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::184-187            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        797754                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 447951518750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            904807025000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat               121828135000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18384.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37134.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       555.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       310.78                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    560.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    311.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.77                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.41                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.31                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                 14667397                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 8419934                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 60.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.82                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      73435.66                       # Average gap between requests
system.mem_ctrls.pageHitRate                    60.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              52345447560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              28561504125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             90014566200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            44124024240                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         184011247680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         1834933204485                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          80779584750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           2314769579040                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            821.631745                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 116537939000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   93661620000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  2594695015250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              60520937400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              33022336875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy            100612473000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            44472285360                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         184011247680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         1856706655005                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          61680066750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           2341026002070                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            830.951511                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  84688594500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   93661620000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  2626544587750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       26                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                   12625608                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                  3246913     40.74%     40.74% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      10      0.00%     40.74% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                    2872      0.04%     40.77% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                 4720799     59.23%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total              7970594                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                   3246913     49.98%     49.98% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       10      0.00%     49.98% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                     2872      0.04%     50.02% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                  3246913     49.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total               6496708                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             1721438094500     61.37%     61.37% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                11912000      0.00%     61.37% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22              1672836500      0.06%     61.43% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31            1081768062000     38.57%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         2804890905000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.687789                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.815085                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::1                         64     26.02%     26.02% # number of syscalls executed
system.cpu.kern.syscall::4                          2      0.81%     26.83% # number of syscalls executed
system.cpu.kern.syscall::6                          1      0.41%     27.24% # number of syscalls executed
system.cpu.kern.syscall::17                         1      0.41%     27.64% # number of syscalls executed
system.cpu.kern.syscall::45                         1      0.41%     28.05% # number of syscalls executed
system.cpu.kern.syscall::71                        63     25.61%     53.66% # number of syscalls executed
system.cpu.kern.syscall::73                        55     22.36%     76.02% # number of syscalls executed
system.cpu.kern.syscall::74                        59     23.98%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    246                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                739795      7.54%      7.54% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.00%      7.54% # number of callpals executed
system.cpu.kern.callpal::swpipl               6882493     70.18%     77.72% # number of callpals executed
system.cpu.kern.callpal::rdps                    5857      0.06%     77.78% # number of callpals executed
system.cpu.kern.callpal::rti                  1085219     11.07%     88.85% # number of callpals executed
system.cpu.kern.callpal::callsys              1082165     11.03%     99.89% # number of callpals executed
system.cpu.kern.callpal::imb                        1      0.00%     99.89% # number of callpals executed
system.cpu.kern.callpal::rdunique               11265      0.11%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                9806796                       # number of callpals executed
system.cpu.kern.mode_switch::kernel           1825011                       # number of protection mode switches
system.cpu.kern.mode_switch::user             1083728                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   3                       # number of protection mode switches
system.cpu.kern.mode_good::kernel             1083729                      
system.cpu.kern.mode_good::user               1083728                      
system.cpu.kern.mode_good::idle                     1                      
system.cpu.kern.mode_switch_good::kernel     0.593821                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.333333                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.745153                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       1664107705500     59.33%     59.33% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         1140299210500     40.65%     99.98% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle            483989000      0.02%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                   739795                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements          47424544                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1088502407                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          47424544                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.952301                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          378                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           81                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        5264745212                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       5264745212                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data    727872754                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       727872754                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    348274993                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      348274993                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data      6528874                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      6528874                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data      5858290                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      5858290                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data   1076147747                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1076147747                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data   1076147747                       # number of overall hits
system.cpu.dcache.overall_hits::total      1076147747                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data    205737198                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total     205737198                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      9954482                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      9954482                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data       103413                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total       103413                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data          163                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total          163                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data    215691680                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      215691680                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data    215691680                       # number of overall misses
system.cpu.dcache.overall_misses::total     215691680                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 9757627361685                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 9757627361685                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 642524118336                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 642524118336                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data   2143563981                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total   2143563981                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data      4903629                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total      4903629                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 10400151480021                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 10400151480021                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 10400151480021                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 10400151480021                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    933609952                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    933609952                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    358229475                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    358229475                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data      6632287                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      6632287                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data      5858453                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      5858453                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data   1291839427                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1291839427                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data   1291839427                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1291839427                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.220367                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.220367                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.027788                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027788                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.015592                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.015592                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000028                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000028                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.166965                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.166965                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.166965                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.166965                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 47427.628336                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47427.628336                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 64546.213287                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64546.213287                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 20728.186795                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 20728.186795                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data 30083.613497                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total 30083.613497                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 48217.675712                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48217.675712                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 48217.675712                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48217.675712                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    137578188                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets     13126506                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           4184942                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets          131499                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.874575                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    99.822098                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks     23485825                       # number of writebacks
system.cpu.dcache.writebacks::total          23485825                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data    163286553                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total    163286553                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      5055291                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      5055291                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data        26755                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total        26755                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data    168341844                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total    168341844                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data    168341844                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total    168341844                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data     42450645                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     42450645                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      4899191                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      4899191                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data        76658                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total        76658                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data          163                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total          163                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data     47349836                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     47349836                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data     47349836                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     47349836                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data          147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data         3043                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3043                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data         3190                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3190                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 1979774096428                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1979774096428                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data 358681935309                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 358681935309                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data   1523467519                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total   1523467519                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data      4658871                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total      4658871                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 2338456031737                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 2338456031737                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 2338456031737                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 2338456031737                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data     28022000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     28022000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data    672788000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    672788000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    700810000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    700810000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.045469                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.045469                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.013676                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013676                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.011558                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.011558                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000028                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.036653                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.036653                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.036653                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.036653                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 46637.079282                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 46637.079282                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 73212.482491                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73212.482491                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 19873.562042                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19873.562042                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data 28582.030675                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 28582.030675                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 49386.782073                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 49386.782073                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 49386.782073                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49386.782073                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 190625.850340                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 190625.850340                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 221093.657575                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 221093.657575                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 219689.655172                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 219689.655172                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements          23062801                       # number of replacements
system.cpu.icache.tags.tagsinuse           491.762526                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           505533588                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          23062801                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             21.919869                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   491.762526                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.960474                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.960474                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          146                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          365                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1083352146                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1083352146                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst    505527357                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       505527357                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    505527357                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        505527357                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    505527357                       # number of overall hits
system.cpu.icache.overall_hits::total       505527357                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst     24616499                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      24616499                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst     24616499                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       24616499                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst     24616499                       # number of overall misses
system.cpu.icache.overall_misses::total      24616499                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst 414794168399                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 414794168399                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst 414794168399                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 414794168399                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst 414794168399                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 414794168399                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    530143856                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    530143856                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    530143856                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    530143856                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    530143856                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    530143856                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.046434                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.046434                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.046434                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.046434                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.046434                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.046434                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 16850.250249                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 16850.250249                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 16850.250249                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 16850.250249                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 16850.250249                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 16850.250249                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         5953                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               162                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    36.746914                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets            9                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst      1552065                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total      1552065                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst      1552065                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total      1552065                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst      1552065                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total      1552065                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst     23064434                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     23064434                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst     23064434                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     23064434                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst     23064434                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     23064434                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst 361243560629                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 361243560629                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst 361243560629                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 361243560629                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst 361243560629                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 361243560629                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.043506                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.043506                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.043506                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.043506                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.043506                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.043506                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 15662.363994                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 15662.363994                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 15662.363994                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 15662.363994                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 15662.363994                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 15662.363994                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  10                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   106496                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         16                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  157                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 157                       # Transaction distribution
system.iobus.trans_dist::WriteReq                4707                       # Transaction distribution
system.iobus.trans_dist::WriteResp               3043                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp         1664                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         5796                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          156                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          384                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         6380                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         3348                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         3348                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    9728                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        23184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           78                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          216                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        23612                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       106576                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       106576                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   130188                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              5786000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                21000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               14000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              100000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              312000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy             9577918                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3337000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy             1688505                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                 1674                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1674                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::1           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                15066                       # Number of tag accesses
system.iocache.tags.data_accesses               15066                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           10                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               10                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide         1664                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total         1664                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           10                       # number of demand (read+write) misses
system.iocache.demand_misses::total                10                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           10                       # number of overall misses
system.iocache.overall_misses::total               10                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      1195492                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      1195492                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide    359407921                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total    359407921                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      1195492                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      1195492                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      1195492                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      1195492                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           10                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             10                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide         1664                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total         1664                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           10                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              10                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           10                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             10                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 119549.200000                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 119549.200000                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 215990.337139                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 215990.337139                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 119549.200000                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 119549.200000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 119549.200000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 119549.200000                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          3313                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                  544                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.090074                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            1664                       # number of writebacks
system.iocache.writebacks::total                 1664                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide           10                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide         1664                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total         1664                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           10                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           10                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide       666492                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       666492                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    272869931                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    272869931                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide       666492                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total       666492                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide       666492                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total       666492                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 66649.200000                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 66649.200000                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 163984.333534                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 163984.333534                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 66649.200000                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66649.200000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 66649.200000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66649.200000                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                  29971518                       # number of replacements
system.l2.tags.tagsinuse                  7692.846433                       # Cycle average of tags in use
system.l2.tags.total_refs                    59097385                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  29971518                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.971785                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      285.118891                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   367.480199                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  7040.247344                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.017402                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.022429                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.429703                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.469534                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3740                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          154                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          869                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1711                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          965                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           41                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.228271                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1538478983                       # Number of tag accesses
system.l2.tags.data_accesses               1538478983                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst     21893654                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data     23065295                       # number of ReadReq hits
system.l2.ReadReq_hits::total                44958949                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks         23485825                       # number of Writeback hits
system.l2.Writeback_hits::total              23485825                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data          580                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  580                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data           29                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 29                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data       968248                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                968248                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst      21893654                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data      24033543                       # number of demand (read+write) hits
system.l2.demand_hits::total                 45927197                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst     21893654                       # number of overall hits
system.l2.overall_hits::switch_cpus.data     24033543                       # number of overall hits
system.l2.overall_hits::total                45927197                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst      1169173                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data     19459238                       # number of ReadReq misses
system.l2.ReadReq_misses::total              20628411                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data          875                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                875                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus.data          134                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              134                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data      3932258                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3932258                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst      1169173                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data     23391496                       # number of demand (read+write) misses
system.l2.demand_misses::total               24560669                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst      1169173                       # number of overall misses
system.l2.overall_misses::switch_cpus.data     23391496                       # number of overall misses
system.l2.overall_misses::total              24560669                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst 107954112500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data 1692515773000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    1800469885500                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus.data      8788729                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      8788729                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data 343100899734                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  343100899734                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst 107954112500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 2035616672734                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     2143570785234                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst 107954112500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 2035616672734                       # number of overall miss cycles
system.l2.overall_miss_latency::total    2143570785234                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst     23062827                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data     42524533                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            65587360                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks     23485825                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total          23485825                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data         1455                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1455                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data          163                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            163                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      4900506                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4900506                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst     23062827                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data     47425039                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             70487866                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst     23062827                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data     47425039                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            70487866                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.050695                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.457600                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.314518                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.601375                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.601375                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus.data     0.822086                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.822086                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.802419                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.802419                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.050695                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.493231                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.348438                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.050695                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.493231                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.348438                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 92333.737180                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 86977.494854                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 87281.074897                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data 10044.261714                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 10044.261714                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 87252.896360                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87252.896360                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 92333.737180                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 87023.791584                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87276.563404                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 92333.737180                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 87023.791584                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87276.563404                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks             13631789                       # number of writebacks
system.l2.writebacks::total                  13631789                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst      1169173                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data     19459238                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total         20628411                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data          875                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           875                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus.data          134                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          134                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data      3932258                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3932258                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst      1169173                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data     23391496                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          24560669                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst      1169173                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data     23391496                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         24560669                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data          147                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          147                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data         3043                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         3043                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data         3190                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         3190                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst  93088978000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data 1449205480500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 1542294458500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data     15572360                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     15572360                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus.data      2390129                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2390129                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data 294142119266                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 294142119266                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst  93088978000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 1743347599766                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1836436577766                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst  93088978000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 1743347599766                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1836436577766                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data     25964000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     25964000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data    633229000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    633229000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    659193000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    659193000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.050695                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.457600                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.314518                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.601375                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.601375                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus.data     0.822086                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.822086                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.802419                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.802419                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.050695                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.493231                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.348438                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.050695                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.493231                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.348438                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 79619.507122                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 74473.906969                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 74765.548277                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 17796.982857                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17796.982857                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus.data 17836.783582                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 17836.783582                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 74802.344929                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74802.344929                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 79619.507122                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 74529.119461                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74771.439563                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 79619.507122                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 74529.119461                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74771.439563                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 176625.850340                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 176625.850340                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 208093.657575                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 208093.657575                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 206643.573668                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 206643.573668                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq            20628568                       # Transaction distribution
system.membus.trans_dist::ReadResp           20628073                       # Transaction distribution
system.membus.trans_dist::WriteReq               3043                       # Transaction distribution
system.membus.trans_dist::WriteResp              3043                       # Transaction distribution
system.membus.trans_dist::Writeback          13633453                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq         1664                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp         1664                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              891                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            134                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            1025                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3932242                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3932242                       # Transaction distribution
system.membus.trans_dist::BadAddressError          495                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         5002                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         5002                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         6380                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     62754155                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio          990                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     62761525                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               62766527                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       212992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       212992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        23612                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2444284608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   2444308220                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2444521212                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               10                       # Total snoops (count)
system.membus.snoop_fanout::samples          38200010                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                38200010    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            38200010                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7130000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy        100154432466                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.6                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              687500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1723495                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy       131438667745                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.7                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       584705653                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    446795234                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      9969424                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    304506553                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       234602052                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     77.043351                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        49956965                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect      1617254                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            995664476                       # DTB read hits
system.switch_cpus.dtb.read_misses           28530773                       # DTB read misses
system.switch_cpus.dtb.read_acv                   262                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        526032573                       # DTB read accesses
system.switch_cpus.dtb.write_hits           378180552                       # DTB write hits
system.switch_cpus.dtb.write_misses            250456                       # DTB write misses
system.switch_cpus.dtb.write_acv                  133                       # DTB write access violations
system.switch_cpus.dtb.write_accesses        63526061                       # DTB write accesses
system.switch_cpus.dtb.data_hits           1373845028                       # DTB hits
system.switch_cpus.dtb.data_misses           28781229                       # DTB misses
system.switch_cpus.dtb.data_acv                   395                       # DTB access violations
system.switch_cpus.dtb.data_accesses        589558634                       # DTB accesses
system.switch_cpus.itb.fetch_hits           235895825                       # ITB hits
system.switch_cpus.itb.fetch_misses           7815806                       # ITB misses
system.switch_cpus.itb.fetch_acv              1026117                       # ITB acv
system.switch_cpus.itb.fetch_accesses       243711631                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles               5608860677                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles   1055015072                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             4889362988                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           584705653                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    284559017                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles            2989224562                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        52776168                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles             329203                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles       576833                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles   1224856007                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles         3594                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          318                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         530143857                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       6348517                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes             326                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples   5296393673                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.923149                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.342379                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       4453836491     84.09%     84.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         54914221      1.04%     85.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         78373731      1.48%     86.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         54085764      1.02%     87.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4        104042550      1.96%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         51905430      0.98%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         58513256      1.10%     91.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         37110713      0.70%     92.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        403611517      7.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   5296393673                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.104247                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.871721                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        814911584                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles    3736228284                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         606126526                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles     113587028                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       25540251                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     50693537                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        848877                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     4529383009                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         56204                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       25540251                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        879228812                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       814845806                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles   2188856519                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         653360476                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     734561809                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     4410503574                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents        589194                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       78138445                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents      531842645                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       15426232                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands   3320879194                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    5833171257                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   4537290607                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups   1293958647                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    2968485688                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        352393505                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts    116794171                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts      7923298                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         853754208                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads   1029566051                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    392617407                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     62224380                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     38770995                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         4126449274                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded     92304611                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        4020249800                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       535153                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    456617094                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    310096409                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved     62228842                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   5296393673                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.759054                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.554958                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   3828900362     72.29%     72.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    526406753      9.94%     82.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    269025189      5.08%     87.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    211652019      4.00%     91.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    198721864      3.75%     95.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    133595759      2.52%     97.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     67234230      1.27%     98.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     32294995      0.61%     99.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     28562502      0.54%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   5296393673                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         4407129      2.78%      2.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              1      0.00%      2.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      2.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd      16216851     10.23%     13.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp            82      0.00%     13.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     13.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult     41441927     26.13%     39.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             1      0.00%     39.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     39.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     39.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     39.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     39.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     39.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     39.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     39.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     39.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     39.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     39.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     39.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     39.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     39.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     39.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     39.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     39.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     39.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     39.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     39.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     39.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       69550167     43.86%     83.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      26959779     17.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass       194147      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1947997964     48.45%     48.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      6969169      0.17%     48.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     48.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    374608241      9.32%     57.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp      5417796      0.13%     58.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt       293799      0.01%     58.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult    176953910      4.40%     62.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv       122085      0.00%     62.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     62.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     62.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     62.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     62.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     62.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     62.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     62.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     62.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     62.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     62.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     62.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     62.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead   1044341238     25.98%     88.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    383969797      9.55%     98.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess     79381654      1.97%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     4020249800                       # Type of FU issued
system.switch_cpus.iq.rate                   0.716768                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           158575937                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.039444                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads  11358362850                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   3425575489                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2946624056                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads   2137641513                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes   1250741245                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    997408621                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     3068812653                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses      1109818937                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     40239907                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads    113930862                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       400438                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation      1245260                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     27441091                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         3127                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked     20858511                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       25540251                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles       413400933                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles     369336666                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   4358437666                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      7004613                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts    1029566051                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    392617407                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts     79000861                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents        3400152                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents     363672990                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents      1245260                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      5589350                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect     17416345                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     23005695                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    4003603864                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts    1029185837                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     16645936                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop             139683781                       # number of nop insts executed
system.switch_cpus.iew.exec_refs           1409839618                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        423882440                       # Number of branches executed
system.switch_cpus.iew.exec_stores          380653781                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.713800                       # Inst execution rate
system.switch_cpus.iew.wb_sent             3974944385                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            3944032677                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        2263632536                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        3034214413                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.703179                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.746036                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    453323767                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls     30075769                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     21747199                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   5226219181                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.742121                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.943822                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   4146158326     79.33%     79.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    414776228      7.94%     87.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    156531571      3.00%     90.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     89170670      1.71%     91.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     61747607      1.18%     93.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     32936672      0.63%     93.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     46405468      0.89%     94.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     34910242      0.67%     95.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    243582397      4.66%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   5226219181                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   3878488846                       # Number of instructions committed
system.switch_cpus.commit.committedOps     3878488846                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs             1280811506                       # Number of memory references committed
system.switch_cpus.commit.loads             915635190                       # Number of loads committed
system.switch_cpus.commit.membars            10822119                       # Number of memory barriers committed
system.switch_cpus.commit.branches          404346193                       # Number of branches committed
system.switch_cpus.commit.fp_insts          962765285                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        3149055954                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     43805795                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass    116546166      3.00%      3.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   1831216318     47.21%     50.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      6590968      0.17%     50.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     50.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd    370049983      9.54%     59.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp      5412953      0.14%     60.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt       293575      0.01%     60.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult    175823838      4.53%     64.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv       122029      0.00%     64.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     64.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     64.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     64.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     64.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     64.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     64.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     64.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     64.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     64.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     64.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     64.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     64.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     64.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     64.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     64.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     64.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     64.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     64.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    926457309     23.89%     88.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    366594102      9.45%     97.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess     79381605      2.05%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   3878488846                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events     243582397                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           9277731107                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          8733887968                       # The number of ROB writes
system.switch_cpus.timesIdled                12676901                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles               312467004                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles               929791                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts          3762136791                       # Number of Instructions Simulated
system.switch_cpus.committedOps            3762136791                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.490871                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.490871                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.670749                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.670749                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       4387267645                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      2154071622                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads        1133860198                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        960722586                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads      1517875802                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes       58952139                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq           65589124                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          65588628                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              3043                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             3043                       # Transaction distribution
system.tol2bus.trans_dist::Writeback         23485825                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq         1672                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1455                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           163                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1618                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4900506                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4900506                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError          495                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     46127261                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    118345528                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             164472789                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side   1476020928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   4538287804                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6014308732                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            3298                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         93981788                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.000018                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.004230                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1               93980106    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1682      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           93981788                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        70477399500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            13500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       34820714617                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       74755764055                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.7                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001602                       # Number of seconds simulated
sim_ticks                                  1601628000                       # Number of ticks simulated
final_tick                               5073333454000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              946745286                       # Simulator instruction rate (inst/s)
host_op_rate                                946743666                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              392511274                       # Simulator tick rate (ticks/s)
host_mem_usage                                 754708                       # Number of bytes of host memory used
host_seconds                                     4.08                       # Real time elapsed on the host
sim_insts                                  3863146993                       # Number of instructions simulated
sim_ops                                    3863146993                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       562112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data      1110720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1672832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       562112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        562112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       613824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          613824                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         8783                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        17355                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               26138                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          9591                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               9591                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    350962895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    693494369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1044457265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    350962895                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        350962895                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       383250043                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            383250043                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       383250043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    350962895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    693494369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1427707308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       26138                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       9591                       # Number of write requests accepted
system.mem_ctrls.readBursts                     26138                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     9591                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1668160                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4672                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  614592                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1672832                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               613824                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     73                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            2                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1107                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1601534000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 26138                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 9591                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   13989                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7058                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3304                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1662                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         9879                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    231.051726                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   138.319504                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   281.867675                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4761     48.19%     48.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2485     25.15%     73.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          855      8.65%     82.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          384      3.89%     85.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          233      2.36%     88.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          184      1.86%     90.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          138      1.40%     91.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          100      1.01%     92.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          739      7.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         9879                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          592                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      44.175676                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     35.322284                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     32.340870                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             33      5.57%      5.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           138     23.31%     28.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           109     18.41%     47.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            84     14.19%     61.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            45      7.60%     69.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            33      5.57%     74.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            21      3.55%     78.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            23      3.89%     82.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            18      3.04%     85.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            19      3.21%     88.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            17      2.87%     91.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            9      1.52%     92.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           13      2.20%     94.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            6      1.01%     95.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            6      1.01%     96.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            5      0.84%     97.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            3      0.51%     98.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            5      0.84%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.17%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            2      0.34%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            1      0.17%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            1      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           592                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          592                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.221284                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.208828                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.660733                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              526     88.85%     88.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               13      2.20%     91.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               42      7.09%     98.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               10      1.69%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           592                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    466206750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               954925500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  130325000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17886.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36636.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1041.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       383.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1044.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    383.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.65                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.67                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    19139                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    6650                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.34                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      44824.48                       # Average gap between requests
system.mem_ctrls.pageHitRate                    72.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              52377985800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              28579258125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             90099695400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            44152218720                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         184116011040                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         1835932045410                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          80865789000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           2316123003495                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            821.644358                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    136983500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      53560000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1413424000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              60563076840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              33045329625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy            100730869200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            44506214640                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         184116011040                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         1857715842285                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          61757195250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           2342434538880                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            830.978372                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    120740250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      53560000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1429830000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       3924                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     1029     46.99%     46.99% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       8      0.37%     47.35% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       2      0.09%     47.44% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1151     52.56%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 2190                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1027     49.76%     49.76% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        8      0.39%     50.15% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        2      0.10%     50.24% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1027     49.76%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  2064                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               1340045000     83.51%     83.51% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 6049500      0.38%     83.89% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 2523500      0.16%     84.05% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               255969500     15.95%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           1604587500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998056                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.892268                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.942466                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      4.17%      4.17% # number of syscalls executed
system.cpu.kern.syscall::3                          2      8.33%     12.50% # number of syscalls executed
system.cpu.kern.syscall::4                          4     16.67%     29.17% # number of syscalls executed
system.cpu.kern.syscall::6                          2      8.33%     37.50% # number of syscalls executed
system.cpu.kern.syscall::17                         1      4.17%     41.67% # number of syscalls executed
system.cpu.kern.syscall::19                         1      4.17%     45.83% # number of syscalls executed
system.cpu.kern.syscall::33                         1      4.17%     50.00% # number of syscalls executed
system.cpu.kern.syscall::45                         3     12.50%     62.50% # number of syscalls executed
system.cpu.kern.syscall::48                         1      4.17%     66.67% # number of syscalls executed
system.cpu.kern.syscall::54                         1      4.17%     70.83% # number of syscalls executed
system.cpu.kern.syscall::59                         1      4.17%     75.00% # number of syscalls executed
system.cpu.kern.syscall::71                         5     20.83%     95.83% # number of syscalls executed
system.cpu.kern.syscall::74                         1      4.17%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     24                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   116      4.84%      4.84% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.25%      5.09% # number of callpals executed
system.cpu.kern.callpal::swpipl                  1981     82.71%     87.81% # number of callpals executed
system.cpu.kern.callpal::rdps                      13      0.54%     88.35% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.04%     88.39% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.04%     88.43% # number of callpals executed
system.cpu.kern.callpal::rti                      199      8.31%     96.74% # number of callpals executed
system.cpu.kern.callpal::callsys                   40      1.67%     98.41% # number of callpals executed
system.cpu.kern.callpal::imb                        9      0.38%     98.79% # number of callpals executed
system.cpu.kern.callpal::rdunique                  29      1.21%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   2395                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               315                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 188                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 188                      
system.cpu.kern.mode_good::user                   188                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.596825                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.747515                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         1159008500     72.23%     72.23% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            445579000     27.77%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      116                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             20842                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              315005                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             21354                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.751569                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          386                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1456910                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1456910                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       170100                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          170100                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data        77624                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          77624                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         3131                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         3131                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         3333                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         3333                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       247724                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           247724                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       247724                       # number of overall hits
system.cpu.dcache.overall_hits::total          247724                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        35494                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         35494                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        68765                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        68765                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          570                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          570                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       104259                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         104259                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       104259                       # number of overall misses
system.cpu.dcache.overall_misses::total        104259                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   2275477000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2275477000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   5059169603                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5059169603                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     41987000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     41987000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   7334646603                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7334646603                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   7334646603                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7334646603                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       205594                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       205594                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       146389                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       146389                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         3701                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         3701                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         3333                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         3333                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       351983                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       351983                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       351983                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       351983                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.172641                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.172641                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.469742                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.469742                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.154012                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.154012                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.296205                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.296205                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.296205                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.296205                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 64108.778949                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64108.778949                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 73571.869454                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73571.869454                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 73661.403509                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 73661.403509                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 70350.248928                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70350.248928                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 70350.248928                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70350.248928                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       401571                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           70                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              7672                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    52.342414                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           70                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        11890                       # number of writebacks
system.cpu.dcache.writebacks::total             11890                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        24415                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        24415                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        59356                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        59356                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          212                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          212                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        83771                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        83771                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        83771                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        83771                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        11079                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        11079                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         9409                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9409                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          358                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          358                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        20488                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        20488                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        20488                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        20488                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data          300                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          300                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data          134                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          134                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data          434                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          434                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    788026000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    788026000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    791598509                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    791598509                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     24338000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     24338000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   1579624509                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1579624509                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   1579624509                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1579624509                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data     67443000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     67443000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data     29960500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total     29960500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data     97403500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     97403500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.053888                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.053888                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.064274                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.064274                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.096731                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.096731                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.058207                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.058207                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.058207                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.058207                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 71127.899630                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71127.899630                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 84132.055373                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84132.055373                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 67983.240223                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 67983.240223                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 77099.985797                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77099.985797                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 77099.985797                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77099.985797                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data       224810                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       224810                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 223585.820896                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223585.820896                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 224432.027650                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 224432.027650                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             13486                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.782884                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              194477                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             13998                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             13.893199                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.782884                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999576                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999576                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          222                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          201                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            430540                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           430540                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       192733                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          192733                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       192733                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           192733                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       192733                       # number of overall hits
system.cpu.icache.overall_hits::total          192733                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        15790                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         15790                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        15790                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          15790                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        15790                       # number of overall misses
system.cpu.icache.overall_misses::total         15790                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    945918996                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    945918996                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    945918996                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    945918996                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    945918996                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    945918996                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       208523                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       208523                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       208523                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       208523                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       208523                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       208523                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.075723                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.075723                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.075723                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.075723                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.075723                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.075723                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 59906.206206                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59906.206206                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 59906.206206                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59906.206206                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 59906.206206                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59906.206206                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1657                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                39                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    42.487179                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         2296                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2296                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         2296                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2296                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         2296                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2296                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        13494                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        13494                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        13494                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        13494                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        13494                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        13494                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    792780504                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    792780504                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    792780504                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    792780504                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    792780504                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    792780504                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.064712                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.064712                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.064712                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.064712                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.064712                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.064712                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 58750.593153                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58750.593153                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 58750.593153                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58750.593153                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 58750.593153                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58750.593153                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  300                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 300                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 134                       # Transaction distribution
system.iobus.trans_dist::WriteResp                134                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          784                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          868                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     868                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          392                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          560                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      560                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                12000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               56000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              500000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              734000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     28399                       # number of replacements
system.l2.tags.tagsinuse                  3397.603136                       # Cycle average of tags in use
system.l2.tags.total_refs                       14840                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     30896                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.480321                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      807.358935                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  1251.055203                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  1339.188998                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.049277                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.076358                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.081738                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.207373                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2497                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          211                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          684                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1323                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          279                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.152405                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    776134                       # Number of tag accesses
system.l2.tags.data_accesses                   776134                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst         4704                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         2563                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    7267                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            11890                       # number of Writeback hits
system.l2.Writeback_hits::total                 11890                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data          924                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   924                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst          4704                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data          3487                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8191                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst         4704                       # number of overall hits
system.l2.overall_hits::switch_cpus.data         3487                       # number of overall hits
system.l2.overall_hits::total                    8191                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         8783                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         8872                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 17655                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  2                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data         8483                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8483                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         8783                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        17355                       # number of demand (read+write) misses
system.l2.demand_misses::total                  26138                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         8783                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        17355                       # number of overall misses
system.l2.overall_misses::total                 26138                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    729799000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    773189000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1502988000                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus.data        31999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        31999                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    771264250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     771264250                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    729799000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   1544453250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2274252250                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    729799000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   1544453250                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2274252250                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        13487                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        11435                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               24922                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        11890                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             11890                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                4                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         9407                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9407                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        13487                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        20842                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                34329                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        13487                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        20842                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               34329                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.651220                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.775864                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.708410                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.500000                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.901775                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.901775                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.651220                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.832694                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.761397                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.651220                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.832694                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.761397                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 83092.223614                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 87149.346258                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 85131.011045                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data 15999.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 15999.500000                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 90918.808205                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90918.808205                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 83092.223614                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 88991.832325                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87009.421149                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 83092.223614                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 88991.832325                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87009.421149                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9591                       # number of writebacks
system.l2.writebacks::total                      9591                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         8783                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         8872                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            17655                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             2                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         8483                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8483                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         8783                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        17355                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             26138                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         8783                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        17355                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            26138                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data          300                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          300                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data          134                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          134                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data          434                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          434                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    619548500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    662023500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1281572000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data        36502                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        36502                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    666362750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    666362750                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    619548500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   1328386250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1947934750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    619548500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   1328386250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1947934750                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data     63243000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     63243000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data     28218500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     28218500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data     91461500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total     91461500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.651220                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.775864                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.708410                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.901775                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.901775                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.651220                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.832694                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.761397                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.651220                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.832694                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.761397                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 70539.508141                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 74619.420649                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 72589.747947                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data        18251                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        18251                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 78552.723093                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78552.723093                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 70539.508141                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 76541.990781                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74525.011478                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 70539.508141                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 76541.990781                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74525.011478                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data       210810                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total       210810                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 210585.820896                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 210585.820896                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 210740.783410                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 210740.783410                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               17955                       # Transaction distribution
system.membus.trans_dist::ReadResp              17955                       # Transaction distribution
system.membus.trans_dist::WriteReq                134                       # Transaction distribution
system.membus.trans_dist::WriteResp               134                       # Transaction distribution
system.membus.trans_dist::Writeback              9591                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                2                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               2                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8483                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8483                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          868                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        61871                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        62739                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  62739                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2286656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2287216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2287216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             36165                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   36165    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               36165                       # Request fanout histogram
system.membus.reqLayer0.occupancy              668500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            81038000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy          139657748                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              8.7                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          287551                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       230067                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        13091                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       210566                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          115658                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     54.927196                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           20743                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          580                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               257579                       # DTB read hits
system.switch_cpus.dtb.read_misses               3130                       # DTB read misses
system.switch_cpus.dtb.read_acv                    20                       # DTB read access violations
system.switch_cpus.dtb.read_accesses            74180                       # DTB read accesses
system.switch_cpus.dtb.write_hits              160079                       # DTB write hits
system.switch_cpus.dtb.write_misses              1103                       # DTB write misses
system.switch_cpus.dtb.write_acv                   50                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           31769                       # DTB write accesses
system.switch_cpus.dtb.data_hits               417658                       # DTB hits
system.switch_cpus.dtb.data_misses               4233                       # DTB misses
system.switch_cpus.dtb.data_acv                    70                       # DTB access violations
system.switch_cpus.dtb.data_accesses           105949                       # DTB accesses
system.switch_cpus.itb.fetch_hits               75840                       # ITB hits
system.switch_cpus.itb.fetch_misses              2941                       # ITB misses
system.switch_cpus.itb.fetch_acv                   56                       # ITB acv
system.switch_cpus.itb.fetch_accesses           78781                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  3203256                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       556787                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                1583625                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              287551                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       136401                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               1478134                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           39276                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                 10                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles          682                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles       260587                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles            3                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            208523                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes          8827                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      2315854                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.683819                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.984866                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          2013798     86.96%     86.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            22208      0.96%     87.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            37937      1.64%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            25587      1.10%     90.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            53750      2.32%     92.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            15373      0.66%     93.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            23800      1.03%     94.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            13091      0.57%     95.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8           110310      4.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      2315854                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.089768                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.494380                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           422679                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       1633367                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            201465                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         40185                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          18158                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        16531                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          1515                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        1388134                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          4301                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          18158                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           444948                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          577140                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       776818                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            218056                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        280734                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        1324050                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          2647                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          29461                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          16990                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         191902                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands       897115                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       1676968                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      1673326                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         3195                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps        678216                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           218896                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        39594                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         4561                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            271563                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       244018                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       171763                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        49080                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        31069                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded            1215169                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        38680                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued           1174736                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         1547                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       275789                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       152914                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        25849                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      2315854                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.507258                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.246117                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1845411     79.69%     79.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       182900      7.90%     87.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        92380      3.99%     91.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        76261      3.29%     94.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        61156      2.64%     97.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        27884      1.20%     98.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        18070      0.78%     99.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         8507      0.37%     99.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         3285      0.14%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      2315854                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            3515      9.35%      9.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              1      0.00%      9.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      9.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      9.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      9.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      9.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      9.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      9.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      9.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      9.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      9.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      9.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      9.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      9.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      9.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      9.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      9.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      9.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      9.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      9.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      9.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      9.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      9.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      9.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      9.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      9.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      9.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      9.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          20668     54.95%     64.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         13427     35.70%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          493      0.04%      0.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        710817     60.51%     60.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1218      0.10%     60.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     60.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1315      0.11%     60.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            2      0.00%     60.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            5      0.00%     60.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     60.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          245      0.02%     60.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     60.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     60.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     60.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     60.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     60.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     60.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     60.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     60.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     60.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     60.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     60.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     60.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     60.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     60.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     60.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     60.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     60.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       272735     23.22%     84.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       163388     13.91%     97.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        24517      2.09%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1174736                       # Type of FU issued
system.switch_cpus.iq.rate                   0.366732                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               37611                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.032017                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads      4694600                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      1525840                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1101991                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads         9883                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         5115                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         4670                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses        1206688                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            5166                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        10373                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        60881                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          150                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1364                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        21708                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          351                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        43538                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          18158                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          249422                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        260199                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts      1277632                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         5740                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        244018                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       171763                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        30711                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1858                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        257775                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         1364                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         5931                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        10943                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        16874                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts       1160496                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        261948                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        14239                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 23783                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               423547                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           168321                       # Number of branches executed
system.switch_cpus.iew.exec_stores             161599                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.362286                       # Inst execution rate
system.switch_cpus.iew.wb_sent                1114545                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count               1106661                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers            555642                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers            737570                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.345480                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.753341                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       273445                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        12831                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        15535                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      2269040                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.438782                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.402848                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      1919972     84.62%     84.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       160007      7.05%     91.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        61302      2.70%     94.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        26927      1.19%     95.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        27076      1.19%     96.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        11939      0.53%     97.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        10721      0.47%     97.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         8871      0.39%     98.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        42225      1.86%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      2269040                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts       995614                       # Number of instructions committed
system.switch_cpus.commit.committedOps         995614                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 333192                       # Number of memory references committed
system.switch_cpus.commit.loads                183137                       # Number of loads committed
system.switch_cpus.commit.membars                6340                       # Number of memory barriers committed
system.switch_cpus.commit.branches             145688                       # Number of branches committed
system.switch_cpus.commit.fp_insts               4403                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts            957415                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls        13486                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        18044      1.81%      1.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       610473     61.32%     63.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         1136      0.11%     63.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     63.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1299      0.13%     63.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            1      0.00%     63.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            2      0.00%     63.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            1      0.00%     63.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          245      0.02%     63.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     63.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     63.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     63.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     63.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     63.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     63.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     63.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     63.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     63.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     63.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     63.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     63.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     63.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     63.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     63.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     63.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     63.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     63.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     63.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       189477     19.03%     82.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       150419     15.11%     97.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        24517      2.46%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total       995614                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events         42225                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads              3475987                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             2585308                       # The number of ROB writes
system.switch_cpus.timesIdled                    9613                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  887402                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts              978062                       # Number of Instructions Simulated
system.switch_cpus.committedOps                978062                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       3.275105                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 3.275105                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.305334                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.305334                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          1515139                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          776671                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              3072                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             2773                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads           33624                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          19619                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              25229                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             25229                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               134                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              134                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            11890                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9407                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9407                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        26981                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        54450                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 81431                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       863168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2095408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2958576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               7                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            46664                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  46664    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              46664                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           35289000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          21994496                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          34304502                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
