// Seed: 3378238334
`define pp_0 0
module module_0;
  initial begin
    id_0 <= id_0;
  end
  reg id_1;
  assign id_1 = 1;
  type_4(
      id_2, 1, 1'b0
  );
  always @(1 or 1) begin
    id_2 = id_2;
    id_1 <= 1;
    if (1'h0) begin
      id_1 = 1'b0;
    end
    id_1 <= id_1;
  end
endmodule
