#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-sverilog' 'testbench.sv' 'design_files/ahb3lite_pkg.sv' 'design_files/ahb3lite_sram1rw.sv' 'design_files/rl_queue.sv' 'design_files/rl_ram_1r1w.sv' 'design_files/rl_ram_1r1w_easic_n3x.sv' 'design_files/rl_ram_1r1w_easic_n3xs.sv' 'design_files/rl_ram_1r1w_generic.sv' 'design_files/rl_ram_1r1w_lattice.sv' 'design_files/rl_ram_1rw.sv' 'design_files/rl_ram_1rw_easic_n3x.sv' 'design_files/rl_ram_1rw_generic.sv' 2>&1
