Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9372e111a8f94ad38ddee7300ccce420 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_seq_top_behav xil_defaultlib.sim_seq_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'src_pc' [F:/vivado_cpu/project_1/project_1.srcs/sim_1/new/sim_seq_top.v:42]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'start' [F:/vivado_cpu/project_1/project_1.srcs/sim_1/new/sim_seq_top.v:43]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'o_stat' [F:/vivado_cpu/project_1/project_1.srcs/sources_1/new/seq_top.v:95]
WARNING: [VRFC 10-3705] select index 63 into 'mem_addr' is out of bounds [F:/vivado_cpu/project_1/project_1.srcs/sources_1/new/mem_access.v:117]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.addpc
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.reg_set
Compiling module xil_defaultlib.decode_write
Compiling module xil_defaultlib.execute
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.mem_access
Compiling module xil_defaultlib.pc_fresh
Compiling module xil_defaultlib.seq_top
Compiling module xil_defaultlib.sim_seq_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_seq_top_behav
