2020,IEEE TCAD,"maj-n Logic Synthesis for Emerging Technology.",Augusto Neutzling; Felipe S. Marranghello; Jody Maick Matos; André Inácio Reis; Renato P. Ribas,https://doi.org/10.1109/TCAD.2019.2897704,null,J,no_arxiv,0
2020,IEEE TCAD,"Parallel Combinational Equivalence Checking.",Vinicius N. Possani; Alan Mishchenko; Renato P. Ribas; André Inácio Reis,https://doi.org/10.1109/TCAD.2019.2946254,null,J,no_arxiv,0
2019,IEEE TCAD,"Efficiently Mapping VLSI Circuits With Simple Cells.",Jody Maick Matos; Jordi Carrabina; André Inácio Reis,https://doi.org/10.1109/TCAD.2018.2818709,null,J,no_arxiv,0
2019,IEEE TCAD,"Effective Logic Synthesis for Threshold Logic Circuit Design.",Augusto Neutzling; Jody Maick Matos; Alan Mishchenko; André Inácio Reis; Renato P. Ribas,https://doi.org/10.1109/TCAD.2018.2834434,null,J,no_arxiv,0
2019,IEEE TVLSI,"Four-Level Forms for Memristive Material Implication Logic.",Felipe S. Marranghello; Vinicius Callegaro; André Inácio Reis; Renato P. Ribas,https://doi.org/10.1109/TVLSI.2019.2890843,null,J,no_arxiv,0
