sim.inputs.top_module: "SVM"
sim.inputs.tb_dut: "dut"
sim.inputs.tb_name: "SVM_tb"

sim.inputs.input_files_meta: "append"
sim.inputs.input_files:
   - "src/SVM_ROM_Systolic/SVM.sv"
   - "src/SVM_ROM_Systolic/SVM_tb.sv"
   - "src/SVM_ROM_Systolic/SVM_memories_214.sv"
   - "src/SVM_ROM_Systolic/systolic_array.sv"

sim.inputs:
  timescale: "1ns/1ps"
  options:
    - "-notice"
    - "-line"
    - "-debug_pp"
    - "-debug_all"
    - "+v2k"
    - "+lint=all,noVCDE"
    - "+incdir+../../src/SVM_ROM_Systolic"
    - "+define+CLOCK_PERIOD=840"
    - "-sverilog"

  execute_sim: true
  execution_flags: ["+verbose=1"]

