[13:56:45.519] <TB1>     INFO: *** Welcome to pxar ***
[13:56:45.519] <TB1>     INFO: *** Today: 2016/02/19
[13:56:45.526] <TB1>     INFO: *** Version: b2a7-dirty
[13:56:45.526] <TB1>     INFO: readRocDacs: /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//dacParameters_C15.dat
[13:56:45.527] <TB1>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:56:45.527] <TB1>     INFO: readMaskFile: /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//defaultMaskFile.dat
[13:56:45.527] <TB1>     INFO: readTrimFile: /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//trimParameters_C15.dat
[13:56:45.604] <TB1>     INFO:         clk: 4
[13:56:45.604] <TB1>     INFO:         ctr: 4
[13:56:45.604] <TB1>     INFO:         sda: 19
[13:56:45.604] <TB1>     INFO:         tin: 9
[13:56:45.604] <TB1>     INFO:         level: 15
[13:56:45.604] <TB1>     INFO:         triggerdelay: 0
[13:56:45.604] <TB1>    QUIET: Instanciating API for pxar v2.6.1+43~g6e62df2
[13:56:45.604] <TB1>     INFO: Log level: DEBUG
[13:56:45.614] <TB1>     INFO: Found DTB DTB_WRECOM
[13:56:45.623] <TB1>    QUIET: Connection to board DTB_WRECOM opened.
[13:56:45.627] <TB1>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    26
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRECOM
MAC address: 40D85511801A
Hostname:    pixelDTB026
Comment:     
------------------------------------------------------
[13:56:45.631] <TB1>     INFO: RPC call hashes of host and DTB match: 398089610
[13:56:47.193] <TB1>     INFO: DUT info: 
[13:56:47.193] <TB1>     INFO: The DUT currently contains the following objects:
[13:56:47.193] <TB1>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:56:47.193] <TB1>     INFO: 	TBM Core alpha (0): 7 registers set
[13:56:47.193] <TB1>     INFO: 	TBM Core beta  (1): 7 registers set
[13:56:47.193] <TB1>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:56:47.193] <TB1>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:47.193] <TB1>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:47.193] <TB1>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:47.193] <TB1>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:47.193] <TB1>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:47.193] <TB1>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:47.193] <TB1>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:47.193] <TB1>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:47.193] <TB1>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:47.193] <TB1>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:47.193] <TB1>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:47.193] <TB1>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:47.193] <TB1>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:47.193] <TB1>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:47.193] <TB1>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:47.193] <TB1>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:47.193] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:56:47.193] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:56:47.193] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:56:47.193] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:56:47.193] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:56:47.193] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:56:47.194] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:56:47.194] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:56:47.194] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:56:47.194] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:56:47.194] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:56:47.194] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:56:47.194] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:56:47.194] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:56:47.194] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:56:47.194] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:56:47.194] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:56:47.194] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:56:47.194] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:56:47.194] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:56:47.194] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:56:47.194] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:56:47.194] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:56:47.194] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:56:47.194] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:56:47.194] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:56:47.194] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:56:47.194] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:56:47.194] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:56:47.194] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:56:47.194] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:56:47.194] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:56:47.194] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:56:47.194] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:56:47.194] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:56:47.194] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:56:47.194] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:56:47.194] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:56:47.194] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:56:47.194] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:56:47.194] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:56:47.194] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:56:47.194] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:56:47.194] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:56:47.194] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:56:47.194] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:56:47.194] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:56:47.194] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:56:47.194] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:56:47.194] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:56:47.194] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:56:47.194] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:56:47.194] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:56:47.194] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:56:47.194] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:56:47.194] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:56:47.194] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:56:47.194] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:56:47.194] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:56:47.194] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:56:47.194] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:56:47.194] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:56:47.194] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:56:47.194] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:56:47.195] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:56:47.195] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:56:47.195] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:56:47.195] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:56:47.195] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:56:47.195] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:56:47.195] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:56:47.195] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:56:47.195] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:56:47.195] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:56:47.195] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:56:47.195] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:56:47.195] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:56:47.195] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:56:47.195] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:56:47.195] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:56:47.195] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:56:47.195] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:56:47.195] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:56:47.195] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:56:47.195] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:56:47.195] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:56:47.195] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:56:47.195] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:56:47.195] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:56:47.195] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:56:47.195] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:56:47.195] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:56:47.195] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:56:47.195] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:56:47.195] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:56:47.195] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:56:47.195] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:56:47.195] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:56:47.195] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:56:47.195] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:56:47.195] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:56:47.195] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:56:47.195] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:56:47.195] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:56:47.195] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:56:47.195] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:56:47.195] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:56:47.195] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:56:47.195] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:56:47.195] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:56:47.195] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:56:47.195] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:56:47.195] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:56:47.195] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:56:47.195] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:56:47.195] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:56:47.195] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:56:47.195] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:56:47.195] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:56:47.195] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:56:47.195] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:56:47.195] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:56:47.196] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:56:47.196] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:56:47.196] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:56:47.196] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:56:47.196] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:56:47.196] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:56:47.196] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:56:47.196] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:56:47.196] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:56:47.196] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:56:47.196] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:56:47.196] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:56:47.196] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:56:47.196] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:56:47.196] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:56:47.196] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:56:47.196] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:56:47.196] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:56:47.196] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:56:47.196] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:56:47.196] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:56:47.196] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:56:47.196] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:56:47.196] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:56:47.196] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:56:47.196] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:56:47.196] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:56:47.196] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:56:47.196] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:56:47.196] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:56:47.196] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:56:47.196] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:56:47.196] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:56:47.196] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:56:47.196] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:56:47.196] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:56:47.196] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:56:47.196] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:56:47.196] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:56:47.196] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:56:47.196] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:56:47.196] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:56:47.196] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:56:47.196] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:56:47.199] <TB1>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30908416
[13:56:47.199] <TB1>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0xceff90
[13:56:47.199] <TB1>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0xc66770
[13:56:47.199] <TB1>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f12b9d94010
[13:56:47.199] <TB1>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f12bffff510
[13:56:47.199] <TB1>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30973952 fPxarMemory = 0x7f12b9d94010
[13:56:47.201] <TB1>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 360.9mA
[13:56:47.202] <TB1>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 467.9mA
[13:56:47.202] <TB1>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.5 C
[13:56:47.202] <TB1>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:56:47.602] <TB1>     INFO: enter 'restricted' command line mode
[13:56:47.602] <TB1>     INFO: enter test to run
[13:56:47.602] <TB1>     INFO:   test: FPIXTest no parameter change
[13:56:47.602] <TB1>     INFO:   running: fpixtest
[13:56:47.603] <TB1>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:56:47.606] <TB1>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:56:47.606] <TB1>     INFO: ######################################################################
[13:56:47.606] <TB1>     INFO: PixTestFPIXTest::doTest()
[13:56:47.606] <TB1>     INFO: ######################################################################
[13:56:47.609] <TB1>     INFO: ######################################################################
[13:56:47.609] <TB1>     INFO: PixTestPretest::doTest()
[13:56:47.609] <TB1>     INFO: ######################################################################
[13:56:47.612] <TB1>     INFO:    ----------------------------------------------------------------------
[13:56:47.612] <TB1>     INFO:    PixTestPretest::programROC() 
[13:56:47.612] <TB1>     INFO:    ----------------------------------------------------------------------
[13:57:04.729] <TB1>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:57:04.729] <TB1>     INFO: IA differences per ROC:  16.1 19.3 16.9 19.3 18.5 16.9 15.3 16.9 17.7 17.7 18.5 18.5 17.7 16.9 18.5 17.7
[13:57:04.802] <TB1>     INFO:    ----------------------------------------------------------------------
[13:57:04.802] <TB1>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:57:04.802] <TB1>     INFO:    ----------------------------------------------------------------------
[13:57:04.904] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L283> offset current from other 15 ROCs is 64.0312 mA
[13:57:05.006] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 0 iter 0 Vana 78 Ia 21.9688 mA
[13:57:05.107] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  0 iter  1 Vana  90 Ia 24.3688 mA
[13:57:05.208] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  0 iter  2 Vana  89 Ia 24.3688 mA
[13:57:05.309] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  0 iter  3 Vana  88 Ia 24.3688 mA
[13:57:05.409] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  0 iter  4 Vana  87 Ia 24.3688 mA
[13:57:05.510] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  0 iter  5 Vana  86 Ia 23.5687 mA
[13:57:05.610] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  0 iter  6 Vana  89 Ia 24.3688 mA
[13:57:05.711] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  0 iter  7 Vana  88 Ia 24.3688 mA
[13:57:05.812] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  0 iter  8 Vana  87 Ia 24.3688 mA
[13:57:05.913] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  0 iter  9 Vana  86 Ia 23.5687 mA
[13:57:06.013] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  0 iter 10 Vana  89 Ia 24.3688 mA
[13:57:06.114] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  0 iter 11 Vana  88 Ia 23.5687 mA
[13:57:06.217] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 1 iter 0 Vana 78 Ia 24.3688 mA
[13:57:06.317] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  1 iter  1 Vana  77 Ia 24.3688 mA
[13:57:06.418] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  1 iter  2 Vana  76 Ia 23.5687 mA
[13:57:06.519] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  1 iter  3 Vana  79 Ia 24.3688 mA
[13:57:06.619] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  1 iter  4 Vana  78 Ia 24.3688 mA
[13:57:06.720] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  1 iter  5 Vana  77 Ia 24.3688 mA
[13:57:06.821] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  1 iter  6 Vana  76 Ia 23.5687 mA
[13:57:06.922] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  1 iter  7 Vana  79 Ia 25.1688 mA
[13:57:07.022] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  1 iter  8 Vana  73 Ia 23.5687 mA
[13:57:07.123] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  1 iter  9 Vana  76 Ia 24.3688 mA
[13:57:07.223] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  1 iter 10 Vana  75 Ia 23.5687 mA
[13:57:07.325] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  1 iter 11 Vana  78 Ia 24.3688 mA
[13:57:07.426] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 2 iter 0 Vana 78 Ia 22.7687 mA
[13:57:07.528] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  2 iter  1 Vana  85 Ia 24.3688 mA
[13:57:07.629] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  2 iter  2 Vana  84 Ia 23.5687 mA
[13:57:07.730] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  2 iter  3 Vana  87 Ia 24.3688 mA
[13:57:07.831] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  2 iter  4 Vana  86 Ia 24.3688 mA
[13:57:07.931] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  2 iter  5 Vana  85 Ia 23.5687 mA
[13:57:08.032] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  2 iter  6 Vana  88 Ia 24.3688 mA
[13:57:08.133] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  2 iter  7 Vana  87 Ia 24.3688 mA
[13:57:08.234] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  2 iter  8 Vana  86 Ia 24.3688 mA
[13:57:08.335] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  2 iter  9 Vana  85 Ia 23.5687 mA
[13:57:08.436] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  2 iter 10 Vana  88 Ia 24.3688 mA
[13:57:08.537] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  2 iter 11 Vana  87 Ia 24.3688 mA
[13:57:08.639] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 3 iter 0 Vana 78 Ia 24.3688 mA
[13:57:08.740] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter  1 Vana  77 Ia 24.3688 mA
[13:57:08.841] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter  2 Vana  76 Ia 23.5687 mA
[13:57:08.942] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter  3 Vana  79 Ia 24.3688 mA
[13:57:09.043] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter  4 Vana  78 Ia 24.3688 mA
[13:57:09.143] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter  5 Vana  77 Ia 24.3688 mA
[13:57:09.244] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter  6 Vana  76 Ia 23.5687 mA
[13:57:09.344] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter  7 Vana  79 Ia 24.3688 mA
[13:57:09.445] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter  8 Vana  78 Ia 24.3688 mA
[13:57:09.546] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter  9 Vana  77 Ia 23.5687 mA
[13:57:09.646] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter 10 Vana  80 Ia 25.1688 mA
[13:57:09.747] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter 11 Vana  74 Ia 23.5687 mA
[13:57:09.849] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 4 iter 0 Vana 78 Ia 23.5687 mA
[13:57:09.950] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  4 iter  1 Vana  81 Ia 24.3688 mA
[13:57:10.050] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  4 iter  2 Vana  80 Ia 24.3688 mA
[13:57:10.151] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  4 iter  3 Vana  79 Ia 24.3688 mA
[13:57:10.252] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  4 iter  4 Vana  78 Ia 23.5687 mA
[13:57:10.353] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  4 iter  5 Vana  81 Ia 24.3688 mA
[13:57:10.454] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  4 iter  6 Vana  80 Ia 24.3688 mA
[13:57:10.554] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  4 iter  7 Vana  79 Ia 23.5687 mA
[13:57:10.656] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  4 iter  8 Vana  82 Ia 25.1688 mA
[13:57:10.756] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  4 iter  9 Vana  76 Ia 23.5687 mA
[13:57:10.857] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  4 iter 10 Vana  79 Ia 23.5687 mA
[13:57:10.958] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  4 iter 11 Vana  82 Ia 25.1688 mA
[13:57:11.060] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 5 iter 0 Vana 78 Ia 21.9688 mA
[13:57:11.161] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter  1 Vana  90 Ia 23.5687 mA
[13:57:11.262] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter  2 Vana  93 Ia 25.1688 mA
[13:57:11.362] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter  3 Vana  87 Ia 23.5687 mA
[13:57:11.463] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter  4 Vana  90 Ia 24.3688 mA
[13:57:11.564] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter  5 Vana  89 Ia 23.5687 mA
[13:57:11.664] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter  6 Vana  92 Ia 24.3688 mA
[13:57:11.765] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter  7 Vana  91 Ia 24.3688 mA
[13:57:11.866] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter  8 Vana  90 Ia 24.3688 mA
[13:57:11.967] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter  9 Vana  89 Ia 23.5687 mA
[13:57:12.067] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter 10 Vana  92 Ia 24.3688 mA
[13:57:12.168] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter 11 Vana  91 Ia 24.3688 mA
[13:57:12.269] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 6 iter 0 Vana 78 Ia 21.1688 mA
[13:57:12.370] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  6 iter  1 Vana  95 Ia 24.3688 mA
[13:57:12.471] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  6 iter  2 Vana  94 Ia 23.5687 mA
[13:57:12.571] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  6 iter  3 Vana  97 Ia 24.3688 mA
[13:57:12.672] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  6 iter  4 Vana  96 Ia 24.3688 mA
[13:57:12.773] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  6 iter  5 Vana  95 Ia 24.3688 mA
[13:57:12.874] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  6 iter  6 Vana  94 Ia 23.5687 mA
[13:57:12.975] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  6 iter  7 Vana  97 Ia 24.3688 mA
[13:57:13.075] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  6 iter  8 Vana  96 Ia 24.3688 mA
[13:57:13.176] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  6 iter  9 Vana  95 Ia 24.3688 mA
[13:57:13.277] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  6 iter 10 Vana  94 Ia 23.5687 mA
[13:57:13.378] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  6 iter 11 Vana  97 Ia 24.3688 mA
[13:57:13.479] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 7 iter 0 Vana 78 Ia 21.9688 mA
[13:57:13.580] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter  1 Vana  90 Ia 25.1688 mA
[13:57:13.681] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter  2 Vana  84 Ia 23.5687 mA
[13:57:13.782] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter  3 Vana  87 Ia 24.3688 mA
[13:57:13.882] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter  4 Vana  86 Ia 24.3688 mA
[13:57:13.983] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter  5 Vana  85 Ia 23.5687 mA
[13:57:14.084] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter  6 Vana  88 Ia 24.3688 mA
[13:57:14.185] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter  7 Vana  87 Ia 24.3688 mA
[13:57:14.285] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter  8 Vana  86 Ia 24.3688 mA
[13:57:14.386] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter  9 Vana  85 Ia 24.3688 mA
[13:57:14.487] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter 10 Vana  84 Ia 23.5687 mA
[13:57:14.588] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter 11 Vana  87 Ia 24.3688 mA
[13:57:14.689] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 8 iter 0 Vana 78 Ia 22.7687 mA
[13:57:14.790] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  8 iter  1 Vana  85 Ia 25.1688 mA
[13:57:14.891] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  8 iter  2 Vana  79 Ia 22.7687 mA
[13:57:14.992] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  8 iter  3 Vana  86 Ia 25.1688 mA
[13:57:15.093] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  8 iter  4 Vana  80 Ia 23.5687 mA
[13:57:15.194] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  8 iter  5 Vana  83 Ia 24.3688 mA
[13:57:15.294] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  8 iter  6 Vana  82 Ia 24.3688 mA
[13:57:15.395] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  8 iter  7 Vana  81 Ia 23.5687 mA
[13:57:15.495] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  8 iter  8 Vana  84 Ia 24.3688 mA
[13:57:15.596] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  8 iter  9 Vana  83 Ia 23.5687 mA
[13:57:15.697] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  8 iter 10 Vana  86 Ia 25.1688 mA
[13:57:15.798] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  8 iter 11 Vana  80 Ia 23.5687 mA
[13:57:15.899] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 9 iter 0 Vana 78 Ia 23.5687 mA
[13:57:15.999] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter  1 Vana  81 Ia 24.3688 mA
[13:57:16.100] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter  2 Vana  80 Ia 24.3688 mA
[13:57:16.201] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter  3 Vana  79 Ia 23.5687 mA
[13:57:16.301] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter  4 Vana  82 Ia 24.3688 mA
[13:57:16.403] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter  5 Vana  81 Ia 24.3688 mA
[13:57:16.503] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter  6 Vana  80 Ia 23.5687 mA
[13:57:16.604] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter  7 Vana  83 Ia 24.3688 mA
[13:57:16.705] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter  8 Vana  82 Ia 24.3688 mA
[13:57:16.805] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter  9 Vana  81 Ia 23.5687 mA
[13:57:16.906] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter 10 Vana  84 Ia 24.3688 mA
[13:57:17.007] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter 11 Vana  83 Ia 24.3688 mA
[13:57:17.109] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 10 iter 0 Vana 78 Ia 23.5687 mA
[13:57:17.209] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 10 iter  1 Vana  81 Ia 24.3688 mA
[13:57:17.310] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 10 iter  2 Vana  80 Ia 24.3688 mA
[13:57:17.411] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 10 iter  3 Vana  79 Ia 23.5687 mA
[13:57:17.512] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 10 iter  4 Vana  82 Ia 24.3688 mA
[13:57:17.612] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 10 iter  5 Vana  81 Ia 24.3688 mA
[13:57:17.713] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 10 iter  6 Vana  80 Ia 23.5687 mA
[13:57:17.814] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 10 iter  7 Vana  83 Ia 25.1688 mA
[13:57:17.914] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 10 iter  8 Vana  77 Ia 23.5687 mA
[13:57:18.015] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 10 iter  9 Vana  80 Ia 24.3688 mA
[13:57:18.115] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 10 iter 10 Vana  79 Ia 23.5687 mA
[13:57:18.216] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 10 iter 11 Vana  82 Ia 25.1688 mA
[13:57:18.318] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 11 iter 0 Vana 78 Ia 23.5687 mA
[13:57:18.419] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 11 iter  1 Vana  81 Ia 24.3688 mA
[13:57:18.519] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 11 iter  2 Vana  80 Ia 24.3688 mA
[13:57:18.620] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 11 iter  3 Vana  79 Ia 23.5687 mA
[13:57:18.720] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 11 iter  4 Vana  82 Ia 24.3688 mA
[13:57:18.821] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 11 iter  5 Vana  81 Ia 24.3688 mA
[13:57:18.921] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 11 iter  6 Vana  80 Ia 24.3688 mA
[13:57:19.022] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 11 iter  7 Vana  79 Ia 23.5687 mA
[13:57:19.123] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 11 iter  8 Vana  82 Ia 24.3688 mA
[13:57:19.224] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 11 iter  9 Vana  81 Ia 24.3688 mA
[13:57:19.325] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 11 iter 10 Vana  80 Ia 23.5687 mA
[13:57:19.425] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 11 iter 11 Vana  83 Ia 25.1688 mA
[13:57:19.527] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 12 iter 0 Vana 78 Ia 22.7687 mA
[13:57:19.628] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 12 iter  1 Vana  85 Ia 24.3688 mA
[13:57:19.728] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 12 iter  2 Vana  84 Ia 24.3688 mA
[13:57:19.829] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 12 iter  3 Vana  83 Ia 24.3688 mA
[13:57:19.929] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 12 iter  4 Vana  82 Ia 23.5687 mA
[13:57:20.030] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 12 iter  5 Vana  85 Ia 24.3688 mA
[13:57:20.131] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 12 iter  6 Vana  84 Ia 24.3688 mA
[13:57:20.231] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 12 iter  7 Vana  83 Ia 24.3688 mA
[13:57:20.332] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 12 iter  8 Vana  82 Ia 24.3688 mA
[13:57:20.433] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 12 iter  9 Vana  81 Ia 23.5687 mA
[13:57:20.534] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 12 iter 10 Vana  84 Ia 24.3688 mA
[13:57:20.634] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 12 iter 11 Vana  83 Ia 24.3688 mA
[13:57:20.736] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 13 iter 0 Vana 78 Ia 21.9688 mA
[13:57:20.837] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 13 iter  1 Vana  90 Ia 24.3688 mA
[13:57:20.938] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 13 iter  2 Vana  89 Ia 24.3688 mA
[13:57:21.038] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 13 iter  3 Vana  88 Ia 24.3688 mA
[13:57:21.139] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 13 iter  4 Vana  87 Ia 24.3688 mA
[13:57:21.239] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 13 iter  5 Vana  86 Ia 23.5687 mA
[13:57:21.341] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 13 iter  6 Vana  89 Ia 24.3688 mA
[13:57:21.441] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 13 iter  7 Vana  88 Ia 24.3688 mA
[13:57:21.542] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 13 iter  8 Vana  87 Ia 24.3688 mA
[13:57:21.643] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 13 iter  9 Vana  86 Ia 23.5687 mA
[13:57:21.743] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 13 iter 10 Vana  89 Ia 24.3688 mA
[13:57:21.844] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 13 iter 11 Vana  88 Ia 24.3688 mA
[13:57:21.945] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 14 iter 0 Vana 78 Ia 22.7687 mA
[13:57:22.046] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 14 iter  1 Vana  85 Ia 25.1688 mA
[13:57:22.147] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 14 iter  2 Vana  79 Ia 23.5687 mA
[13:57:22.248] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 14 iter  3 Vana  82 Ia 24.3688 mA
[13:57:22.348] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 14 iter  4 Vana  81 Ia 24.3688 mA
[13:57:22.449] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 14 iter  5 Vana  80 Ia 23.5687 mA
[13:57:22.549] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 14 iter  6 Vana  83 Ia 24.3688 mA
[13:57:22.650] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 14 iter  7 Vana  82 Ia 24.3688 mA
[13:57:22.751] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 14 iter  8 Vana  81 Ia 24.3688 mA
[13:57:22.852] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 14 iter  9 Vana  80 Ia 24.3688 mA
[13:57:22.953] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 14 iter 10 Vana  79 Ia 23.5687 mA
[13:57:23.054] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 14 iter 11 Vana  82 Ia 24.3688 mA
[13:57:23.155] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 15 iter 0 Vana 78 Ia 22.7687 mA
[13:57:23.256] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 15 iter  1 Vana  85 Ia 24.3688 mA
[13:57:23.357] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 15 iter  2 Vana  84 Ia 25.1688 mA
[13:57:23.458] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 15 iter  3 Vana  78 Ia 22.7687 mA
[13:57:23.558] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 15 iter  4 Vana  85 Ia 25.1688 mA
[13:57:23.660] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 15 iter  5 Vana  79 Ia 22.7687 mA
[13:57:23.760] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 15 iter  6 Vana  86 Ia 25.1688 mA
[13:57:23.861] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 15 iter  7 Vana  80 Ia 23.5687 mA
[13:57:23.961] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 15 iter  8 Vana  83 Ia 24.3688 mA
[13:57:24.062] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 15 iter  9 Vana  82 Ia 24.3688 mA
[13:57:24.162] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 15 iter 10 Vana  81 Ia 23.5687 mA
[13:57:24.263] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 15 iter 11 Vana  84 Ia 24.3688 mA
[13:57:24.292] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  0 Vana  88
[13:57:24.292] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  1 Vana  78
[13:57:24.292] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  2 Vana  87
[13:57:24.292] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  3 Vana  74
[13:57:24.292] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  4 Vana  82
[13:57:24.293] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  5 Vana  91
[13:57:24.293] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  6 Vana  97
[13:57:24.293] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  7 Vana  87
[13:57:24.293] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  8 Vana  80
[13:57:24.293] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  9 Vana  83
[13:57:24.293] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC 10 Vana  82
[13:57:24.293] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC 11 Vana  83
[13:57:24.293] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC 12 Vana  83
[13:57:24.293] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC 13 Vana  88
[13:57:24.294] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC 14 Vana  82
[13:57:24.294] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC 15 Vana  84
[13:57:26.120] <TB1>     INFO: PixTestPretest::setVana() done, Module Ia 386.7 mA = 24.1687 mA/ROC
[13:57:26.120] <TB1>     INFO: i(loss) [mA/ROC]:     20.1  20.1  20.1  19.3  20.9  20.1  20.1  20.1  19.3  20.9  20.1  20.1  20.1  19.3  20.1  20.1
[13:57:26.153] <TB1>     INFO:    ----------------------------------------------------------------------
[13:57:26.153] <TB1>     INFO:    PixTestPretest::findTiming() 
[13:57:26.153] <TB1>     INFO:    ----------------------------------------------------------------------
[13:57:26.153] <TB1>     INFO: PixTestCmd::init()
[13:57:26.153] <TB1>    DEBUG: <PixTestCmd.cc/runCommand:L3838> running command: timing
[13:57:26.748] <TB1>  WARNING: Not unmasking DUT, not setting Calibrate bits!
[13:59:24.684] <TB1>    DEBUG: <PixTestCmd.cc/~PixTestCmd:L78> PixTestCmd dtor
[13:59:24.713] <TB1>     INFO: TBM phases:  160MHz: 7, 400MHz: 2, TBM delays: ROC(0/1):4, header/trailer: 1, token: 1
[13:59:24.713] <TB1>     INFO: (success/tries = 100/100), width = 5
[13:59:24.713] <TB1>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basee[0] from 0xe8 to 0xe8
[13:59:24.713] <TB1>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basea[0] from 0xe4 to 0xe4
[13:59:24.713] <TB1>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basea[1] from 0xe4 to 0xe4
[13:59:24.713] <TB1>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg base4[0] from 0x80 to 0x80
[13:59:24.713] <TB1>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg base4[1] from 0x80 to 0x80
[13:59:24.716] <TB1>     INFO:    ----------------------------------------------------------------------
[13:59:24.716] <TB1>     INFO:    PixTestPretest::findWorkingPixel()
[13:59:24.716] <TB1>     INFO:    ----------------------------------------------------------------------
[13:59:24.854] <TB1>     INFO: Expecting 231680 events.
[13:59:32.092] <TB1>     INFO: 231680 events read in total (6523ms).
[13:59:32.097] <TB1>     INFO: Test took 7378ms.
[13:59:32.433] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C0 OK, with vthrComp = 93 and Delta(CalDel) = 60
[13:59:32.436] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C1 OK, with vthrComp = 94 and Delta(CalDel) = 64
[13:59:32.440] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C2 OK, with vthrComp = 105 and Delta(CalDel) = 60
[13:59:32.444] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C3 OK, with vthrComp = 84 and Delta(CalDel) = 62
[13:59:32.447] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C4 OK, with vthrComp = 95 and Delta(CalDel) = 64
[13:59:32.451] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C5 OK, with vthrComp = 109 and Delta(CalDel) = 61
[13:59:32.454] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C6 OK, with vthrComp = 87 and Delta(CalDel) = 66
[13:59:32.459] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C7 OK, with vthrComp = 111 and Delta(CalDel) = 63
[13:59:32.462] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C8 OK, with vthrComp = 95 and Delta(CalDel) = 67
[13:59:32.466] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C9 OK, with vthrComp = 82 and Delta(CalDel) = 62
[13:59:32.470] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C10 OK, with vthrComp = 94 and Delta(CalDel) = 58
[13:59:32.476] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C11 OK, with vthrComp = 113 and Delta(CalDel) = 61
[13:59:32.480] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C12 OK, with vthrComp = 102 and Delta(CalDel) = 63
[13:59:32.483] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C13 OK, with vthrComp = 104 and Delta(CalDel) = 58
[13:59:32.487] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C14 OK, with vthrComp = 111 and Delta(CalDel) = 60
[13:59:32.491] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C15 OK, with vthrComp = 123 and Delta(CalDel) = 60
[13:59:32.533] <TB1>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:59:32.566] <TB1>     INFO:    ----------------------------------------------------------------------
[13:59:32.566] <TB1>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:59:32.566] <TB1>     INFO:    ----------------------------------------------------------------------
[13:59:32.703] <TB1>     INFO: Expecting 231680 events.
[13:59:40.864] <TB1>     INFO: 231680 events read in total (7447ms).
[13:59:40.870] <TB1>     INFO: Test took 8299ms.
[13:59:40.894] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 120 +/- 29.5
[13:59:41.205] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 137 +/- 31.5
[13:59:41.209] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 126 +/- 30.5
[13:59:41.212] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 140 +/- 31.5
[13:59:41.216] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 149 +/- 31
[13:59:41.219] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 129 +/- 30.5
[13:59:41.223] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 156 +/- 32.5
[13:59:41.227] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 141 +/- 31
[13:59:41.230] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 159 +/- 32.5
[13:59:41.234] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 139 +/- 31
[13:59:41.237] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 124 +/- 29.5
[13:59:41.243] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 127 +/- 31
[13:59:41.246] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 138 +/- 31
[13:59:41.250] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 125 +/- 29
[13:59:41.253] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 129 +/- 30
[13:59:41.257] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 119 +/- 29
[13:59:41.292] <TB1>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:59:41.293] <TB1>     INFO: CalDel:      120   137   126   140   149   129   156   141   159   139   124   127   138   125   129   119
[13:59:41.293] <TB1>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:59:41.297] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//dacParameters_C0.dat
[13:59:41.298] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//dacParameters_C1.dat
[13:59:41.298] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//dacParameters_C2.dat
[13:59:41.298] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//dacParameters_C3.dat
[13:59:41.298] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//dacParameters_C4.dat
[13:59:41.298] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//dacParameters_C5.dat
[13:59:41.298] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//dacParameters_C6.dat
[13:59:41.298] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//dacParameters_C7.dat
[13:59:41.299] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//dacParameters_C8.dat
[13:59:41.299] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//dacParameters_C9.dat
[13:59:41.299] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//dacParameters_C10.dat
[13:59:41.299] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//dacParameters_C11.dat
[13:59:41.299] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//dacParameters_C12.dat
[13:59:41.299] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//dacParameters_C13.dat
[13:59:41.299] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//dacParameters_C14.dat
[13:59:41.300] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//dacParameters_C15.dat
[13:59:41.300] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:59:41.300] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:59:41.300] <TB1>     INFO: PixTestPretest::doTest() done, duration: 173 seconds
[13:59:41.300] <TB1>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:59:41.363] <TB1>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[13:59:41.363] <TB1>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:59:41.366] <TB1>     INFO: ######################################################################
[13:59:41.366] <TB1>     INFO: PixTestAlive::doTest()
[13:59:41.366] <TB1>     INFO: ######################################################################
[13:59:41.369] <TB1>     INFO:    ----------------------------------------------------------------------
[13:59:41.369] <TB1>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:59:41.369] <TB1>     INFO:    ----------------------------------------------------------------------
[13:59:41.371] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:59:41.714] <TB1>     INFO: Expecting 41600 events.
[13:59:45.783] <TB1>     INFO: 41600 events read in total (3355ms).
[13:59:45.784] <TB1>     INFO: Test took 4413ms.
[13:59:45.792] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:59:45.792] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66556
[13:59:45.792] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:59:46.164] <TB1>     INFO: PixTestAlive::aliveTest() done
[13:59:46.164] <TB1>     INFO: number of dead pixels (per ROC):     0    0    0    2    0    0    0    0    0    0    0    0    1    1    0    0
[13:59:46.164] <TB1>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    2    0    0    0    0    0    0    0    0    1    1    0    0
[13:59:46.168] <TB1>     INFO:    ----------------------------------------------------------------------
[13:59:46.168] <TB1>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:59:46.168] <TB1>     INFO:    ----------------------------------------------------------------------
[13:59:46.169] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:59:46.512] <TB1>     INFO: Expecting 41600 events.
[13:59:49.463] <TB1>     INFO: 41600 events read in total (2236ms).
[13:59:49.464] <TB1>     INFO: Test took 3295ms.
[13:59:49.464] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:59:49.464] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:59:49.464] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:59:49.464] <TB1>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:59:49.871] <TB1>     INFO: PixTestAlive::maskTest() done
[13:59:49.871] <TB1>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:59:49.875] <TB1>     INFO:    ----------------------------------------------------------------------
[13:59:49.875] <TB1>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:59:49.875] <TB1>     INFO:    ----------------------------------------------------------------------
[13:59:49.876] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:59:50.220] <TB1>     INFO: Expecting 41600 events.
[13:59:54.323] <TB1>     INFO: 41600 events read in total (3388ms).
[13:59:54.324] <TB1>     INFO: Test took 4448ms.
[13:59:54.332] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:59:54.332] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66556
[13:59:54.332] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:59:54.709] <TB1>     INFO: PixTestAlive::addressDecodingTest() done
[13:59:54.709] <TB1>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:59:54.709] <TB1>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:59:54.709] <TB1>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[13:59:54.717] <TB1>     INFO: ######################################################################
[13:59:54.717] <TB1>     INFO: PixTestTrim::doTest()
[13:59:54.717] <TB1>     INFO: ######################################################################
[13:59:54.720] <TB1>     INFO:    ----------------------------------------------------------------------
[13:59:54.720] <TB1>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:59:54.720] <TB1>     INFO:    ----------------------------------------------------------------------
[13:59:54.797] <TB1>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:59:54.797] <TB1>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:59:54.819] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:59:54.819] <TB1>     INFO:     run 1 of 1
[13:59:54.819] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:59:55.162] <TB1>     INFO: Expecting 5025280 events.
[14:00:40.161] <TB1>     INFO: 1395328 events read in total (44284ms).
[14:01:24.247] <TB1>     INFO: 2777088 events read in total (88370ms).
[14:02:08.010] <TB1>     INFO: 4167280 events read in total (132134ms).
[14:02:37.397] <TB1>     INFO: 5025280 events read in total (161520ms).
[14:02:37.451] <TB1>     INFO: Test took 162632ms.
[14:02:37.528] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:37.802] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:02:39.623] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:02:41.552] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:02:43.618] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:02:45.185] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:02:46.643] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:02:48.136] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:02:49.473] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:02:50.847] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:02:52.184] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:02:53.557] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:02:54.947] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:02:56.353] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:02:57.721] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:02:59.075] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:03:00.435] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:03:01.856] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 217014272
[14:03:01.860] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.6957 minThrLimit = 99.6847 minThrNLimit = 122.633 -> result = 99.6957 -> 99
[14:03:01.860] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.551 minThrLimit = 103.544 minThrNLimit = 131.245 -> result = 103.551 -> 103
[14:03:01.861] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.809 minThrLimit = 101.798 minThrNLimit = 124.644 -> result = 101.809 -> 101
[14:03:01.861] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.2236 minThrLimit = 93.135 minThrNLimit = 116.783 -> result = 93.2236 -> 93
[14:03:01.862] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.8924 minThrLimit = 95.891 minThrNLimit = 121.429 -> result = 95.8924 -> 95
[14:03:01.862] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 108.101 minThrLimit = 108.061 minThrNLimit = 137.204 -> result = 108.101 -> 108
[14:03:01.862] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.2644 minThrLimit = 92.2418 minThrNLimit = 112.715 -> result = 92.2644 -> 92
[14:03:01.863] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.7712 minThrLimit = 94.723 minThrNLimit = 118.606 -> result = 94.7712 -> 94
[14:03:01.863] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.3242 minThrLimit = 90.2943 minThrNLimit = 114.222 -> result = 90.3242 -> 90
[14:03:01.864] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.3704 minThrLimit = 96.3622 minThrNLimit = 120.94 -> result = 96.3704 -> 96
[14:03:01.864] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.3603 minThrLimit = 97.3573 minThrNLimit = 123.467 -> result = 97.3603 -> 97
[14:03:01.865] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.3372 minThrLimit = 99.2457 minThrNLimit = 125.887 -> result = 99.3372 -> 99
[14:03:01.865] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.0875 minThrLimit = 98.0825 minThrNLimit = 121.851 -> result = 98.0875 -> 98
[14:03:01.866] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.5705 minThrLimit = 96.5675 minThrNLimit = 118.976 -> result = 96.5705 -> 96
[14:03:01.866] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.4704 minThrLimit = 92.4666 minThrNLimit = 117.452 -> result = 92.4704 -> 92
[14:03:01.866] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 109.957 minThrLimit = 109.907 minThrNLimit = 142.054 -> result = 109.957 -> 109
[14:03:01.866] <TB1>     INFO: ROC 0 VthrComp = 99
[14:03:01.867] <TB1>     INFO: ROC 1 VthrComp = 103
[14:03:01.867] <TB1>     INFO: ROC 2 VthrComp = 101
[14:03:01.867] <TB1>     INFO: ROC 3 VthrComp = 93
[14:03:01.867] <TB1>     INFO: ROC 4 VthrComp = 95
[14:03:01.867] <TB1>     INFO: ROC 5 VthrComp = 108
[14:03:01.868] <TB1>     INFO: ROC 6 VthrComp = 92
[14:03:01.868] <TB1>     INFO: ROC 7 VthrComp = 94
[14:03:01.868] <TB1>     INFO: ROC 8 VthrComp = 90
[14:03:01.868] <TB1>     INFO: ROC 9 VthrComp = 96
[14:03:01.869] <TB1>     INFO: ROC 10 VthrComp = 97
[14:03:01.869] <TB1>     INFO: ROC 11 VthrComp = 99
[14:03:01.869] <TB1>     INFO: ROC 12 VthrComp = 98
[14:03:01.869] <TB1>     INFO: ROC 13 VthrComp = 96
[14:03:01.869] <TB1>     INFO: ROC 14 VthrComp = 92
[14:03:01.870] <TB1>     INFO: ROC 15 VthrComp = 109
[14:03:01.870] <TB1>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:03:01.870] <TB1>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:03:01.888] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:03:01.888] <TB1>     INFO:     run 1 of 1
[14:03:01.889] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:03:02.238] <TB1>     INFO: Expecting 5025280 events.
[14:03:38.145] <TB1>     INFO: 886120 events read in total (35192ms).
[14:04:13.344] <TB1>     INFO: 1770560 events read in total (70391ms).
[14:04:48.564] <TB1>     INFO: 2654792 events read in total (105611ms).
[14:05:23.565] <TB1>     INFO: 3530336 events read in total (140612ms).
[14:05:57.696] <TB1>     INFO: 4400920 events read in total (174743ms).
[14:06:24.359] <TB1>     INFO: 5025280 events read in total (201406ms).
[14:06:24.498] <TB1>     INFO: Test took 202609ms.
[14:06:24.772] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:25.151] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:06:26.784] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:06:28.393] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:06:29.998] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:06:31.595] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:06:33.178] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:06:34.786] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:06:36.413] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:06:38.029] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:06:39.674] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:06:41.277] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:06:42.869] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:06:44.467] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:06:46.062] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:06:47.667] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:06:49.249] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:06:50.882] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 239845376
[14:06:50.885] <TB1>     INFO:    roc 0 with ID = 0  has maximal Vcal 58.16 for pixel 24/0 mean/min/max = 44.7954/31.288/58.3028
[14:06:50.886] <TB1>     INFO:    roc 1 with ID = 1  has maximal Vcal 55.6055 for pixel 23/35 mean/min/max = 44.3474/32.758/55.9368
[14:06:50.886] <TB1>     INFO:    roc 2 with ID = 2  has maximal Vcal 57.8162 for pixel 30/1 mean/min/max = 45.4999/32.9801/58.0197
[14:06:50.886] <TB1>     INFO:    roc 3 with ID = 3  has maximal Vcal 57.0853 for pixel 21/3 mean/min/max = 44.8294/32.5238/57.135
[14:06:50.887] <TB1>     INFO:    roc 4 with ID = 4  has maximal Vcal 56.9909 for pixel 0/35 mean/min/max = 45.0721/32.9932/57.151
[14:06:50.887] <TB1>     INFO:    roc 5 with ID = 5  has maximal Vcal 57.0675 for pixel 51/61 mean/min/max = 45.4126/33.7445/57.0807
[14:06:50.887] <TB1>     INFO:    roc 6 with ID = 6  has maximal Vcal 59.7907 for pixel 8/4 mean/min/max = 46.5474/33.2944/59.8004
[14:06:50.887] <TB1>     INFO:    roc 7 with ID = 7  has maximal Vcal 57.0206 for pixel 11/10 mean/min/max = 44.8601/32.6469/57.0733
[14:06:50.888] <TB1>     INFO:    roc 8 with ID = 8  has maximal Vcal 55.6487 for pixel 31/1 mean/min/max = 44.7562/33.7991/55.7134
[14:06:50.888] <TB1>     INFO:    roc 9 with ID = 9  has maximal Vcal 56.2222 for pixel 0/14 mean/min/max = 44.4181/32.5477/56.2884
[14:06:50.888] <TB1>     INFO:    roc 10 with ID = 10  has maximal Vcal 57.0799 for pixel 0/0 mean/min/max = 44.7018/31.9565/57.4471
[14:06:50.889] <TB1>     INFO:    roc 11 with ID = 11  has maximal Vcal 56.9645 for pixel 0/2 mean/min/max = 44.1524/31.2638/57.041
[14:06:50.889] <TB1>     INFO:    roc 12 with ID = 12  has maximal Vcal 56.4158 for pixel 51/44 mean/min/max = 43.9702/31.4503/56.4901
[14:06:50.889] <TB1>     INFO:    roc 13 with ID = 13  has maximal Vcal 59.1209 for pixel 11/2 mean/min/max = 45.856/32.1911/59.521
[14:06:50.890] <TB1>     INFO:    roc 14 with ID = 14  has maximal Vcal 55.4499 for pixel 51/68 mean/min/max = 44.8123/34.147/55.4776
[14:06:50.890] <TB1>     INFO:    roc 15 with ID = 15  has maximal Vcal 63.3894 for pixel 0/20 mean/min/max = 49.5572/35.5745/63.5399
[14:06:50.890] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:06:51.022] <TB1>     INFO: Expecting 411648 events.
[14:06:58.678] <TB1>     INFO: 411648 events read in total (6941ms).
[14:06:58.684] <TB1>     INFO: Expecting 411648 events.
[14:07:06.280] <TB1>     INFO: 411648 events read in total (6935ms).
[14:07:06.290] <TB1>     INFO: Expecting 411648 events.
[14:07:13.898] <TB1>     INFO: 411648 events read in total (6948ms).
[14:07:13.910] <TB1>     INFO: Expecting 411648 events.
[14:07:21.542] <TB1>     INFO: 411648 events read in total (6974ms).
[14:07:21.557] <TB1>     INFO: Expecting 411648 events.
[14:07:29.127] <TB1>     INFO: 411648 events read in total (6915ms).
[14:07:29.145] <TB1>     INFO: Expecting 411648 events.
[14:07:36.778] <TB1>     INFO: 411648 events read in total (6979ms).
[14:07:36.797] <TB1>     INFO: Expecting 411648 events.
[14:07:44.389] <TB1>     INFO: 411648 events read in total (6940ms).
[14:07:44.411] <TB1>     INFO: Expecting 411648 events.
[14:07:52.004] <TB1>     INFO: 411648 events read in total (6941ms).
[14:07:52.029] <TB1>     INFO: Expecting 411648 events.
[14:07:59.600] <TB1>     INFO: 411648 events read in total (6927ms).
[14:07:59.628] <TB1>     INFO: Expecting 411648 events.
[14:08:07.218] <TB1>     INFO: 411648 events read in total (6945ms).
[14:08:07.249] <TB1>     INFO: Expecting 411648 events.
[14:08:14.831] <TB1>     INFO: 411648 events read in total (6940ms).
[14:08:14.862] <TB1>     INFO: Expecting 411648 events.
[14:08:22.394] <TB1>     INFO: 411648 events read in total (6892ms).
[14:08:22.430] <TB1>     INFO: Expecting 411648 events.
[14:08:29.999] <TB1>     INFO: 411648 events read in total (6930ms).
[14:08:30.038] <TB1>     INFO: Expecting 411648 events.
[14:08:37.581] <TB1>     INFO: 411648 events read in total (6908ms).
[14:08:37.621] <TB1>     INFO: Expecting 411648 events.
[14:08:45.310] <TB1>     INFO: 411648 events read in total (7056ms).
[14:08:45.352] <TB1>     INFO: Expecting 411648 events.
[14:08:52.905] <TB1>     INFO: 411648 events read in total (6921ms).
[14:08:52.951] <TB1>     INFO: Test took 122061ms.
[14:08:53.475] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3192 < 35 for itrim = 108; old thr = 34.573 ... break
[14:08:53.519] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5911 < 35 for itrim = 105; old thr = 34.1396 ... break
[14:08:53.558] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0603 < 35 for itrim = 105; old thr = 34.7743 ... break
[14:08:53.602] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2906 < 35 for itrim = 114; old thr = 33.3663 ... break
[14:08:53.641] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3935 < 35 for itrim = 101; old thr = 34.5968 ... break
[14:08:53.681] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2099 < 35 for itrim+1 = 110; old thr = 34.9251 ... break
[14:08:53.720] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9179 < 35 for itrim+1 = 113; old thr = 34.711 ... break
[14:08:53.763] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5329 < 35 for itrim = 102; old thr = 33.8041 ... break
[14:08:53.803] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2826 < 35 for itrim = 93; old thr = 34.1679 ... break
[14:08:53.838] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.884 < 35 for itrim+1 = 102; old thr = 34.2842 ... break
[14:08:53.875] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7261 < 35 for itrim+1 = 105; old thr = 34.6595 ... break
[14:08:53.912] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7949 < 35 for itrim+1 = 102; old thr = 34.8377 ... break
[14:08:53.951] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5002 < 35 for itrim+1 = 105; old thr = 34.9932 ... break
[14:08:53.990] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5419 < 35 for itrim+1 = 113; old thr = 34.5295 ... break
[14:08:54.026] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0739 < 35 for itrim = 91; old thr = 34.8233 ... break
[14:08:54.057] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6911 < 35 for itrim+1 = 117; old thr = 34.6767 ... break
[14:08:54.132] <TB1>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:08:54.142] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:08:54.143] <TB1>     INFO:     run 1 of 1
[14:08:54.143] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:08:54.485] <TB1>     INFO: Expecting 5025280 events.
[14:09:30.027] <TB1>     INFO: 870416 events read in total (34827ms).
[14:10:04.754] <TB1>     INFO: 1739000 events read in total (69555ms).
[14:10:39.758] <TB1>     INFO: 2607960 events read in total (104558ms).
[14:11:14.441] <TB1>     INFO: 3467552 events read in total (139241ms).
[14:11:48.609] <TB1>     INFO: 4321944 events read in total (173409ms).
[14:12:18.959] <TB1>     INFO: 5025280 events read in total (203759ms).
[14:12:19.036] <TB1>     INFO: Test took 204893ms.
[14:12:19.223] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:12:19.627] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:12:21.217] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:12:22.792] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:12:24.372] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:12:25.952] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:12:27.537] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:12:29.135] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:12:30.753] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:12:32.343] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:12:33.965] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:12:35.541] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:12:37.120] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:12:38.695] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:12:40.269] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:12:41.857] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:12:43.428] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:12:45.045] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 276721664
[14:12:45.046] <TB1>     INFO: ---> TrimStepCorr4 extremal thresholds: 0.380191 .. 56.365054
[14:12:45.120] <TB1>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 0 .. 66 (-1/-1) hits flags = 528 (plus default)
[14:12:45.131] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:12:45.131] <TB1>     INFO:     run 1 of 1
[14:12:45.131] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:12:45.473] <TB1>     INFO: Expecting 2229760 events.
[14:13:25.466] <TB1>     INFO: 1108408 events read in total (39278ms).
[14:14:04.570] <TB1>     INFO: 2202904 events read in total (78382ms).
[14:14:05.923] <TB1>     INFO: 2229760 events read in total (79736ms).
[14:14:05.946] <TB1>     INFO: Test took 80816ms.
[14:14:05.999] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:14:06.108] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:14:07.180] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:14:08.248] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:14:09.313] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:14:10.379] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:14:11.445] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:14:12.510] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:14:13.574] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:14:14.637] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:14:15.693] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:14:16.761] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:14:17.828] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:14:18.897] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:14:19.969] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:14:21.031] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:14:22.098] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:14:23.157] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 360628224
[14:14:23.237] <TB1>     INFO: ---> TrimStepCorr2 extremal thresholds: 17.883453 .. 44.913115
[14:14:23.313] <TB1>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 7 .. 54 (-1/-1) hits flags = 528 (plus default)
[14:14:23.323] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:14:23.323] <TB1>     INFO:     run 1 of 1
[14:14:23.324] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:14:23.665] <TB1>     INFO: Expecting 1597440 events.
[14:15:05.309] <TB1>     INFO: 1161544 events read in total (40929ms).
[14:15:20.256] <TB1>     INFO: 1597440 events read in total (55876ms).
[14:15:20.270] <TB1>     INFO: Test took 56946ms.
[14:15:20.302] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:15:20.380] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:15:21.352] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:15:22.322] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:15:23.288] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:15:24.267] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:15:25.230] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:15:26.201] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:15:27.160] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:15:28.124] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:15:29.080] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:15:30.045] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:15:31.008] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:15:31.974] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:15:32.939] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:15:33.904] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:15:34.867] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:15:35.834] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 360628224
[14:15:35.917] <TB1>     INFO: ---> TrimStepCorr1a extremal thresholds: 20.250420 .. 40.447001
[14:15:35.995] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 10 .. 50 (-1/-1) hits flags = 528 (plus default)
[14:15:36.006] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:15:36.006] <TB1>     INFO:     run 1 of 1
[14:15:36.006] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:15:36.354] <TB1>     INFO: Expecting 1364480 events.
[14:16:17.986] <TB1>     INFO: 1194816 events read in total (40917ms).
[14:16:24.308] <TB1>     INFO: 1364480 events read in total (47239ms).
[14:16:24.323] <TB1>     INFO: Test took 48317ms.
[14:16:24.357] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:16:24.442] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:16:25.386] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:16:26.335] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:16:27.306] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:16:28.275] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:16:29.246] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:16:30.220] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:16:31.192] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:16:32.166] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:16:33.136] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:16:34.108] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:16:35.088] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:16:36.065] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:16:37.042] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:16:38.031] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:16:39.030] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:16:40.004] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 360628224
[14:16:40.084] <TB1>     INFO: ---> TrimStepCorr1b extremal thresholds: 24.385162 .. 40.447001
[14:16:40.159] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 14 .. 50 (-1/-1) hits flags = 528 (plus default)
[14:16:40.169] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:16:40.169] <TB1>     INFO:     run 1 of 1
[14:16:40.169] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:16:40.510] <TB1>     INFO: Expecting 1231360 events.
[14:17:22.078] <TB1>     INFO: 1154992 events read in total (40853ms).
[14:17:25.149] <TB1>     INFO: 1231360 events read in total (43924ms).
[14:17:25.161] <TB1>     INFO: Test took 44992ms.
[14:17:25.188] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:25.252] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:17:26.177] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:17:27.103] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:17:28.022] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:17:28.944] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:17:29.867] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:17:30.800] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:17:31.719] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:17:32.660] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:17:33.573] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:17:34.493] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:17:35.416] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:17:36.342] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:17:37.265] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:17:38.187] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:17:39.112] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:17:40.036] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 360628224
[14:17:40.121] <TB1>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:17:40.121] <TB1>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:17:40.131] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:17:40.131] <TB1>     INFO:     run 1 of 1
[14:17:40.131] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:17:40.474] <TB1>     INFO: Expecting 1364480 events.
[14:18:20.749] <TB1>     INFO: 1075264 events read in total (39560ms).
[14:18:31.417] <TB1>     INFO: 1364480 events read in total (50228ms).
[14:18:31.430] <TB1>     INFO: Test took 51299ms.
[14:18:31.464] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:31.545] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:18:32.516] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:18:33.484] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:18:34.457] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:18:35.426] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:18:36.396] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:18:37.371] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:18:38.339] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:18:39.304] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:18:40.276] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:18:41.255] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:18:42.227] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:18:43.218] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:18:44.186] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:18:45.177] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:18:46.230] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:18:47.356] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 360636416
[14:18:47.406] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//dacParameters35_C0.dat
[14:18:47.406] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//dacParameters35_C1.dat
[14:18:47.406] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//dacParameters35_C2.dat
[14:18:47.406] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//dacParameters35_C3.dat
[14:18:47.406] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//dacParameters35_C4.dat
[14:18:47.406] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//dacParameters35_C5.dat
[14:18:47.406] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//dacParameters35_C6.dat
[14:18:47.406] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//dacParameters35_C7.dat
[14:18:47.407] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//dacParameters35_C8.dat
[14:18:47.407] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//dacParameters35_C9.dat
[14:18:47.407] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//dacParameters35_C10.dat
[14:18:47.407] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//dacParameters35_C11.dat
[14:18:47.407] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//dacParameters35_C12.dat
[14:18:47.407] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//dacParameters35_C13.dat
[14:18:47.407] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//dacParameters35_C14.dat
[14:18:47.407] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//dacParameters35_C15.dat
[14:18:47.407] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//trimParameters35_C0.dat
[14:18:47.418] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//trimParameters35_C1.dat
[14:18:47.430] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//trimParameters35_C2.dat
[14:18:47.447] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//trimParameters35_C3.dat
[14:18:47.458] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//trimParameters35_C4.dat
[14:18:47.473] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//trimParameters35_C5.dat
[14:18:47.487] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//trimParameters35_C6.dat
[14:18:47.501] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//trimParameters35_C7.dat
[14:18:47.515] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//trimParameters35_C8.dat
[14:18:47.523] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//trimParameters35_C9.dat
[14:18:47.530] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//trimParameters35_C10.dat
[14:18:47.537] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//trimParameters35_C11.dat
[14:18:47.545] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//trimParameters35_C12.dat
[14:18:47.552] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//trimParameters35_C13.dat
[14:18:47.560] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//trimParameters35_C14.dat
[14:18:47.567] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//trimParameters35_C15.dat
[14:18:47.573] <TB1>     INFO: PixTestTrim::trimTest() done
[14:18:47.573] <TB1>     INFO: vtrim:     108 105 105 114 101 110 113 102  93 102 105 102 105 113  91 117 
[14:18:47.573] <TB1>     INFO: vthrcomp:   99 103 101  93  95 108  92  94  90  96  97  99  98  96  92 109 
[14:18:47.574] <TB1>     INFO: vcal mean:  34.98  34.98  35.00  34.98  34.99  34.95  34.99  35.05  34.97  34.96  34.75  34.99  34.97  34.95  34.98  35.06 
[14:18:47.574] <TB1>     INFO: vcal RMS:    0.88   0.83   0.85   1.15   0.85   0.82   0.91   0.86   0.89   0.87   0.89   0.86   0.89   1.04   0.78   0.91 
[14:18:47.574] <TB1>     INFO: bits mean:   9.66   9.93   9.40   9.79   9.32   9.03   9.32   9.63   9.83   9.88   9.59   9.69  10.10   9.26   9.18   8.09 
[14:18:47.574] <TB1>     INFO: bits RMS:    2.77   2.51   2.65   2.62   2.65   2.66   2.58   2.60   2.35   2.62   2.78   2.83   2.59   2.77   2.63   2.42 
[14:18:47.589] <TB1>     INFO:    ----------------------------------------------------------------------
[14:18:47.589] <TB1>     INFO:    PixTestTrim::trimBitTest() ntrig = 10, vtrims = 254 126 63 32
[14:18:47.589] <TB1>     INFO:    ----------------------------------------------------------------------
[14:18:47.597] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:18:47.597] <TB1>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 10 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:18:47.616] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 10
[14:18:47.616] <TB1>     INFO:     run 1 of 1
[14:18:47.616] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:18:48.047] <TB1>     INFO: Expecting 8320000 events.
[14:19:25.670] <TB1>     INFO: 1163650 events read in total (36907ms).
[14:20:02.908] <TB1>     INFO: 2315940 events read in total (74144ms).
[14:20:40.066] <TB1>     INFO: 3465270 events read in total (111303ms).
[14:21:16.582] <TB1>     INFO: 4607710 events read in total (147818ms).
[14:21:53.679] <TB1>     INFO: 5740820 events read in total (184915ms).
[14:22:31.369] <TB1>     INFO: 6871980 events read in total (222605ms).
[14:23:08.985] <TB1>     INFO: 8005350 events read in total (260221ms).
[14:23:19.513] <TB1>     INFO: 8320000 events read in total (270749ms).
[14:23:19.577] <TB1>     INFO: Test took 271961ms.
[14:23:19.708] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:23:19.962] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:23:21.765] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:23:23.587] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:23:25.413] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:23:27.234] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:23:29.067] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:23:31.192] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:23:33.108] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:23:35.195] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:23:37.210] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:23:39.407] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:23:41.489] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:23:43.566] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:23:45.534] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:23:47.508] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:23:49.333] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:23:51.311] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 332726272
[14:23:51.312] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:23:51.387] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:23:51.387] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 10 dacrange: 0 .. 184 (-1/-1) hits flags = 528 (plus default)
[14:23:51.398] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 10
[14:23:51.398] <TB1>     INFO:     run 1 of 1
[14:23:51.398] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:23:51.761] <TB1>     INFO: Expecting 7696000 events.
[14:24:30.311] <TB1>     INFO: 1161190 events read in total (37835ms).
[14:25:07.106] <TB1>     INFO: 2313290 events read in total (74630ms).
[14:25:44.529] <TB1>     INFO: 3462580 events read in total (112053ms).
[14:26:20.667] <TB1>     INFO: 4600640 events read in total (148191ms).
[14:26:57.555] <TB1>     INFO: 5730790 events read in total (185079ms).
[14:27:33.759] <TB1>     INFO: 6861010 events read in total (221283ms).
[14:28:01.114] <TB1>     INFO: 7696000 events read in total (248638ms).
[14:28:01.177] <TB1>     INFO: Test took 249780ms.
[14:28:01.297] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:28:01.544] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:28:03.210] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:28:04.869] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:28:06.532] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:28:08.219] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:28:09.897] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:28:11.553] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:28:13.239] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:28:14.941] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:28:16.645] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:28:18.331] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:28:20.009] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:28:21.686] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:28:23.402] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:28:25.080] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:28:26.792] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:28:28.429] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 353046528
[14:28:28.430] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:28:28.507] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:28:28.508] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 10 dacrange: 0 .. 170 (-1/-1) hits flags = 528 (plus default)
[14:28:28.519] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 10
[14:28:28.520] <TB1>     INFO:     run 1 of 1
[14:28:28.520] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:28:28.861] <TB1>     INFO: Expecting 7113600 events.
[14:29:08.152] <TB1>     INFO: 1212820 events read in total (38576ms).
[14:29:46.598] <TB1>     INFO: 2415510 events read in total (77022ms).
[14:30:24.947] <TB1>     INFO: 3612940 events read in total (115371ms).
[14:31:02.117] <TB1>     INFO: 4793510 events read in total (152541ms).
[14:31:40.036] <TB1>     INFO: 5969670 events read in total (190460ms).
[14:32:17.109] <TB1>     INFO: 7113600 events read in total (227533ms).
[14:32:17.156] <TB1>     INFO: Test took 228636ms.
[14:32:17.256] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:32:17.452] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:32:19.029] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:32:20.607] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:32:22.181] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:32:23.771] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:32:25.397] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:32:26.983] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:32:28.603] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:32:30.218] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:32:31.837] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:32:33.429] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:32:35.020] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:32:36.612] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:32:38.200] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:32:39.782] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:32:41.401] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:32:42.946] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 335695872
[14:32:42.947] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:32:43.019] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:32:43.019] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 10 dacrange: 0 .. 169 (-1/-1) hits flags = 528 (plus default)
[14:32:43.030] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 10
[14:32:43.030] <TB1>     INFO:     run 1 of 1
[14:32:43.030] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:32:43.372] <TB1>     INFO: Expecting 7072000 events.
[14:33:22.267] <TB1>     INFO: 1216710 events read in total (38179ms).
[14:34:00.327] <TB1>     INFO: 2422110 events read in total (76239ms).
[14:34:38.293] <TB1>     INFO: 3622230 events read in total (114205ms).
[14:35:16.200] <TB1>     INFO: 4805840 events read in total (152112ms).
[14:35:53.433] <TB1>     INFO: 5985310 events read in total (189345ms).
[14:36:28.249] <TB1>     INFO: 7072000 events read in total (224161ms).
[14:36:28.297] <TB1>     INFO: Test took 225267ms.
[14:36:28.394] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:36:28.590] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:36:30.175] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:36:31.768] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:36:33.352] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:36:34.967] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:36:36.580] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:36:38.184] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:36:39.808] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:36:41.426] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:36:43.323] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:36:45.183] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:36:46.818] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:36:48.500] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:36:50.084] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:36:51.663] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:36:53.261] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:36:54.786] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 376303616
[14:36:54.787] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:36:54.860] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:36:54.860] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 10 dacrange: 0 .. 168 (-1/-1) hits flags = 528 (plus default)
[14:36:54.871] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 10
[14:36:54.872] <TB1>     INFO:     run 1 of 1
[14:36:54.872] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:36:55.213] <TB1>     INFO: Expecting 7030400 events.
[14:37:34.276] <TB1>     INFO: 1220710 events read in total (38348ms).
[14:38:12.344] <TB1>     INFO: 2430090 events read in total (76416ms).
[14:38:50.328] <TB1>     INFO: 3633180 events read in total (114400ms).
[14:39:28.099] <TB1>     INFO: 4819840 events read in total (152171ms).
[14:40:05.958] <TB1>     INFO: 6003710 events read in total (190030ms).
[14:40:39.207] <TB1>     INFO: 7030400 events read in total (223279ms).
[14:40:39.253] <TB1>     INFO: Test took 224381ms.
[14:40:39.380] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:40:39.594] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:40:41.307] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:40:43.032] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:40:44.733] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:40:46.337] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:40:47.929] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:40:49.496] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:40:51.087] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:40:52.696] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:40:54.306] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:40:55.926] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:40:57.513] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:40:59.095] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:41:00.690] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:41:02.264] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:41:03.862] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:41:05.380] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 363429888
[14:41:05.381] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.86241, thr difference RMS: 1.46158
[14:41:05.381] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.29535, thr difference RMS: 1.64229
[14:41:05.381] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.95225, thr difference RMS: 1.21796
[14:41:05.382] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.18568, thr difference RMS: 1.41191
[14:41:05.382] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.46217, thr difference RMS: 1.32449
[14:41:05.382] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.55994, thr difference RMS: 1.12558
[14:41:05.382] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.56843, thr difference RMS: 1.39364
[14:41:05.382] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.51949, thr difference RMS: 1.24998
[14:41:05.383] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.76553, thr difference RMS: 1.24977
[14:41:05.383] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.22194, thr difference RMS: 1.44346
[14:41:05.383] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.27692, thr difference RMS: 1.49574
[14:41:05.383] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 7.96939, thr difference RMS: 1.34713
[14:41:05.383] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.37385, thr difference RMS: 1.58536
[14:41:05.384] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.36336, thr difference RMS: 1.37042
[14:41:05.384] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.6381, thr difference RMS: 1.23252
[14:41:05.384] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 11.3531, thr difference RMS: 1.01831
[14:41:05.384] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.86135, thr difference RMS: 1.44668
[14:41:05.384] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.43612, thr difference RMS: 1.6347
[14:41:05.384] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.99554, thr difference RMS: 1.21526
[14:41:05.385] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.07914, thr difference RMS: 1.38353
[14:41:05.385] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.52553, thr difference RMS: 1.32288
[14:41:05.385] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.50437, thr difference RMS: 1.12858
[14:41:05.385] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.52875, thr difference RMS: 1.39927
[14:41:05.385] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.4279, thr difference RMS: 1.23933
[14:41:05.386] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.80138, thr difference RMS: 1.23468
[14:41:05.386] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.23768, thr difference RMS: 1.44753
[14:41:05.386] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.27665, thr difference RMS: 1.48793
[14:41:05.386] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 7.95014, thr difference RMS: 1.33724
[14:41:05.386] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.38926, thr difference RMS: 1.57227
[14:41:05.386] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.23056, thr difference RMS: 1.34797
[14:41:05.387] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.59124, thr difference RMS: 1.25156
[14:41:05.387] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 11.4457, thr difference RMS: 0.997386
[14:41:05.387] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.97982, thr difference RMS: 1.44502
[14:41:05.387] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.69682, thr difference RMS: 1.63725
[14:41:05.387] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 10.109, thr difference RMS: 1.21568
[14:41:05.388] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.07828, thr difference RMS: 1.38166
[14:41:05.388] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.71112, thr difference RMS: 1.32255
[14:41:05.388] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.55028, thr difference RMS: 1.11458
[14:41:05.389] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.55094, thr difference RMS: 1.37497
[14:41:05.389] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.5917, thr difference RMS: 1.23956
[14:41:05.389] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.9937, thr difference RMS: 1.20522
[14:41:05.389] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.39657, thr difference RMS: 1.44548
[14:41:05.389] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.40002, thr difference RMS: 1.47871
[14:41:05.389] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.05381, thr difference RMS: 1.32207
[14:41:05.390] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.42381, thr difference RMS: 1.5623
[14:41:05.390] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.24012, thr difference RMS: 1.35426
[14:41:05.390] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.75459, thr difference RMS: 1.21443
[14:41:05.390] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 11.6538, thr difference RMS: 0.975833
[14:41:05.390] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.06297, thr difference RMS: 1.47062
[14:41:05.391] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.85441, thr difference RMS: 1.62286
[14:41:05.391] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 10.1652, thr difference RMS: 1.20838
[14:41:05.391] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.05314, thr difference RMS: 1.36326
[14:41:05.391] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.92195, thr difference RMS: 1.29604
[14:41:05.391] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.55324, thr difference RMS: 1.13092
[14:41:05.392] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.47809, thr difference RMS: 1.36808
[14:41:05.392] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.57954, thr difference RMS: 1.25175
[14:41:05.392] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 10.1079, thr difference RMS: 1.18791
[14:41:05.392] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.36747, thr difference RMS: 1.4181
[14:41:05.392] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.42815, thr difference RMS: 1.46781
[14:41:05.392] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.10977, thr difference RMS: 1.328
[14:41:05.393] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.47479, thr difference RMS: 1.55253
[14:41:05.393] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.1898, thr difference RMS: 1.3526
[14:41:05.393] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.77766, thr difference RMS: 1.21603
[14:41:05.393] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 11.8021, thr difference RMS: 0.955423
[14:41:05.507] <TB1>     INFO: PixTestTrim::trimBitTest() done 
[14:41:05.510] <TB1>     INFO: PixTestTrim::doTest() done, duration: 2470 seconds
[14:41:05.510] <TB1>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:41:06.255] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:41:06.255] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:41:06.258] <TB1>     INFO: ######################################################################
[14:41:06.258] <TB1>     INFO: PixTestScurves::doTest() ntrig = 200
[14:41:06.258] <TB1>     INFO: ######################################################################
[14:41:06.259] <TB1>     INFO:    ----------------------------------------------------------------------
[14:41:06.259] <TB1>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:41:06.259] <TB1>     INFO:    ----------------------------------------------------------------------
[14:41:06.259] <TB1>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:41:06.269] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:41:06.269] <TB1>     INFO:     run 1 of 1
[14:41:06.269] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:41:06.611] <TB1>     INFO: Expecting 59072000 events.
[14:41:35.590] <TB1>     INFO: 1073200 events read in total (28265ms).
[14:42:03.907] <TB1>     INFO: 2142200 events read in total (56582ms).
[14:42:32.164] <TB1>     INFO: 3214000 events read in total (84839ms).
[14:43:00.535] <TB1>     INFO: 4284000 events read in total (113210ms).
[14:43:29.093] <TB1>     INFO: 5352800 events read in total (141768ms).
[14:43:57.526] <TB1>     INFO: 6425400 events read in total (170201ms).
[14:44:25.003] <TB1>     INFO: 7493800 events read in total (197678ms).
[14:44:53.531] <TB1>     INFO: 8562600 events read in total (226206ms).
[14:45:22.123] <TB1>     INFO: 9635400 events read in total (254798ms).
[14:45:50.016] <TB1>     INFO: 10704200 events read in total (282691ms).
[14:46:18.543] <TB1>     INFO: 11773800 events read in total (311218ms).
[14:46:46.948] <TB1>     INFO: 12845400 events read in total (339623ms).
[14:47:15.476] <TB1>     INFO: 13914000 events read in total (368151ms).
[14:47:43.842] <TB1>     INFO: 14985800 events read in total (396517ms).
[14:48:12.237] <TB1>     INFO: 16055800 events read in total (424912ms).
[14:48:39.489] <TB1>     INFO: 17124600 events read in total (452164ms).
[14:49:08.083] <TB1>     INFO: 18196200 events read in total (480759ms).
[14:49:36.709] <TB1>     INFO: 19265800 events read in total (509384ms).
[14:50:05.268] <TB1>     INFO: 20334800 events read in total (537943ms).
[14:50:33.454] <TB1>     INFO: 21407800 events read in total (566129ms).
[14:51:01.907] <TB1>     INFO: 22476000 events read in total (594582ms).
[14:51:30.374] <TB1>     INFO: 23545600 events read in total (623049ms).
[14:51:58.904] <TB1>     INFO: 24617400 events read in total (651579ms).
[14:52:27.615] <TB1>     INFO: 25686200 events read in total (680290ms).
[14:52:56.231] <TB1>     INFO: 26757200 events read in total (708906ms).
[14:53:24.777] <TB1>     INFO: 27826800 events read in total (737452ms).
[14:53:53.304] <TB1>     INFO: 28895600 events read in total (765979ms).
[14:54:21.902] <TB1>     INFO: 29966200 events read in total (794577ms).
[14:54:50.505] <TB1>     INFO: 31036200 events read in total (823180ms).
[14:55:19.036] <TB1>     INFO: 32104800 events read in total (851711ms).
[14:55:47.512] <TB1>     INFO: 33175400 events read in total (880187ms).
[14:56:16.023] <TB1>     INFO: 34245800 events read in total (908698ms).
[14:56:44.467] <TB1>     INFO: 35314600 events read in total (937142ms).
[14:57:13.036] <TB1>     INFO: 36386800 events read in total (965711ms).
[14:57:41.563] <TB1>     INFO: 37455200 events read in total (994238ms).
[14:58:10.121] <TB1>     INFO: 38522800 events read in total (1022796ms).
[14:58:38.642] <TB1>     INFO: 39592800 events read in total (1051317ms).
[14:59:07.357] <TB1>     INFO: 40663800 events read in total (1080032ms).
[14:59:35.858] <TB1>     INFO: 41732600 events read in total (1108533ms).
[15:00:04.547] <TB1>     INFO: 42803600 events read in total (1137222ms).
[15:00:33.131] <TB1>     INFO: 43872800 events read in total (1165806ms).
[15:01:01.885] <TB1>     INFO: 44940800 events read in total (1194560ms).
[15:01:30.469] <TB1>     INFO: 46010200 events read in total (1223144ms).
[15:01:59.095] <TB1>     INFO: 47080600 events read in total (1251770ms).
[15:02:27.738] <TB1>     INFO: 48148600 events read in total (1280413ms).
[15:02:56.264] <TB1>     INFO: 49216800 events read in total (1308939ms).
[15:03:24.990] <TB1>     INFO: 50287400 events read in total (1337665ms).
[15:03:53.673] <TB1>     INFO: 51356600 events read in total (1366348ms).
[15:04:22.400] <TB1>     INFO: 52424400 events read in total (1395075ms).
[15:04:51.063] <TB1>     INFO: 53493200 events read in total (1423738ms).
[15:05:19.808] <TB1>     INFO: 54563400 events read in total (1452483ms).
[15:05:48.675] <TB1>     INFO: 55631600 events read in total (1481350ms).
[15:06:17.476] <TB1>     INFO: 56700000 events read in total (1510151ms).
[15:06:46.237] <TB1>     INFO: 57771800 events read in total (1538912ms).
[15:07:15.237] <TB1>     INFO: 58841000 events read in total (1567912ms).
[15:07:21.763] <TB1>     INFO: 59072000 events read in total (1574438ms).
[15:07:21.787] <TB1>     INFO: Test took 1575518ms.
[15:07:21.848] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:07:21.986] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:07:21.986] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:07:23.153] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:07:23.153] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:07:24.338] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:07:24.338] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:07:25.521] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:07:25.521] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:07:26.692] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:07:26.692] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:07:27.871] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:07:27.872] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:07:29.045] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:07:29.045] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:07:30.220] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:07:30.220] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:07:31.387] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:07:31.387] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:07:32.576] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:07:32.576] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:07:33.740] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:07:33.740] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:07:34.927] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:07:34.927] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:07:36.112] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:07:36.112] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:07:37.358] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:07:37.358] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:07:38.627] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:07:38.627] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:07:39.888] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:07:39.888] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:07:41.161] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 497131520
[15:07:41.200] <TB1>     INFO: PixTestScurves::scurves() done 
[15:07:41.200] <TB1>     INFO: Vcal mean:  35.09  35.02  35.12  35.11  35.10  35.06  35.07  35.16  35.08  35.30  35.07  35.07  35.03  35.09  35.15  35.18 
[15:07:41.200] <TB1>     INFO: Vcal RMS:    0.75   0.70   0.70   1.04   0.72   0.67   0.76   0.71   0.71   0.74   0.76   0.73   0.76   0.92   0.65   0.77 
[15:07:41.200] <TB1>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:07:41.272] <TB1>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:07:41.272] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:07:41.272] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:07:41.272] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:07:41.272] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:07:41.273] <TB1>     INFO: ######################################################################
[15:07:41.273] <TB1>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:07:41.273] <TB1>     INFO: ######################################################################
[15:07:41.277] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:07:41.626] <TB1>     INFO: Expecting 41600 events.
[15:07:45.759] <TB1>     INFO: 41600 events read in total (3408ms).
[15:07:45.760] <TB1>     INFO: Test took 4483ms.
[15:07:45.768] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:07:45.768] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[15:07:45.768] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:07:45.772] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [3, 2, 52] has eff 0/10
[15:07:45.772] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [3, 2, 52]
[15:07:45.772] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [3, 2, 53] has eff 0/10
[15:07:45.772] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [3, 2, 53]
[15:07:45.774] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [13, 5, 32] has eff 0/10
[15:07:45.774] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [13, 5, 32]
[15:07:45.777] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 3
[15:07:45.777] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:07:45.777] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:07:45.777] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:07:46.117] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:07:46.460] <TB1>     INFO: Expecting 41600 events.
[15:07:50.653] <TB1>     INFO: 41600 events read in total (3478ms).
[15:07:50.653] <TB1>     INFO: Test took 4535ms.
[15:07:50.661] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:07:50.661] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[15:07:50.661] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:07:50.666] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.605
[15:07:50.666] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 185
[15:07:50.666] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.433
[15:07:50.666] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 181
[15:07:50.666] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.294
[15:07:50.666] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 169
[15:07:50.667] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.265
[15:07:50.667] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 167
[15:07:50.667] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.013
[15:07:50.667] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 192
[15:07:50.667] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.932
[15:07:50.667] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 176
[15:07:50.667] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.32
[15:07:50.667] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 177
[15:07:50.667] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.875
[15:07:50.667] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[15:07:50.667] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 159.519
[15:07:50.667] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [14 ,5] phvalue 159
[15:07:50.668] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.265
[15:07:50.668] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 185
[15:07:50.668] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.314
[15:07:50.668] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 169
[15:07:50.668] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 196.928
[15:07:50.668] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 197
[15:07:50.668] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 163.357
[15:07:50.668] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 163
[15:07:50.668] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.73
[15:07:50.668] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[15:07:50.668] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 189.063
[15:07:50.668] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 189
[15:07:50.669] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.435
[15:07:50.669] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 168
[15:07:50.669] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:07:50.669] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:07:50.669] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:07:50.759] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:07:51.102] <TB1>     INFO: Expecting 41600 events.
[15:07:55.234] <TB1>     INFO: 41600 events read in total (3418ms).
[15:07:55.234] <TB1>     INFO: Test took 4475ms.
[15:07:55.242] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:07:55.242] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66557
[15:07:55.242] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:07:55.246] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:07:55.247] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 51minph_roc = 12
[15:07:55.247] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.3561
[15:07:55.247] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,44] phvalue 77
[15:07:55.247] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.0582
[15:07:55.247] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 73
[15:07:55.247] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 56.5826
[15:07:55.247] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 57
[15:07:55.248] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.3879
[15:07:55.248] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 65
[15:07:55.248] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 91.3282
[15:07:55.248] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,60] phvalue 92
[15:07:55.248] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.4183
[15:07:55.248] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,62] phvalue 73
[15:07:55.248] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.8871
[15:07:55.248] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 75
[15:07:55.248] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.7569
[15:07:55.248] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,24] phvalue 80
[15:07:55.248] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 53.9664
[15:07:55.248] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 54
[15:07:55.249] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.0387
[15:07:55.249] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,26] phvalue 84
[15:07:55.249] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.0105
[15:07:55.249] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 61
[15:07:55.249] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.6716
[15:07:55.249] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 89
[15:07:55.249] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 54.876
[15:07:55.249] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 55
[15:07:55.249] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.0578
[15:07:55.249] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,32] phvalue 72
[15:07:55.249] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 100.535
[15:07:55.249] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,42] phvalue 100
[15:07:55.249] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.8233
[15:07:55.250] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 65
[15:07:55.251] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 44, 0 0
[15:07:55.660] <TB1>     INFO: Expecting 2560 events.
[15:07:56.619] <TB1>     INFO: 2560 events read in total (244ms).
[15:07:56.619] <TB1>     INFO: Test took 1368ms.
[15:07:56.620] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:07:56.620] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 1 1
[15:07:57.127] <TB1>     INFO: Expecting 2560 events.
[15:07:58.086] <TB1>     INFO: 2560 events read in total (244ms).
[15:07:58.087] <TB1>     INFO: Test took 1467ms.
[15:07:58.087] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:07:58.087] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 2 2
[15:07:58.594] <TB1>     INFO: Expecting 2560 events.
[15:07:59.550] <TB1>     INFO: 2560 events read in total (241ms).
[15:07:59.551] <TB1>     INFO: Test took 1464ms.
[15:07:59.551] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:07:59.551] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 3 3
[15:08:00.059] <TB1>     INFO: Expecting 2560 events.
[15:08:01.016] <TB1>     INFO: 2560 events read in total (243ms).
[15:08:01.017] <TB1>     INFO: Test took 1466ms.
[15:08:01.017] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:08:01.017] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 60, 4 4
[15:08:01.524] <TB1>     INFO: Expecting 2560 events.
[15:08:02.483] <TB1>     INFO: 2560 events read in total (244ms).
[15:08:02.483] <TB1>     INFO: Test took 1466ms.
[15:08:02.484] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:08:02.484] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 62, 5 5
[15:08:02.991] <TB1>     INFO: Expecting 2560 events.
[15:08:03.947] <TB1>     INFO: 2560 events read in total (241ms).
[15:08:03.948] <TB1>     INFO: Test took 1464ms.
[15:08:03.948] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:08:03.948] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 6 6
[15:08:04.456] <TB1>     INFO: Expecting 2560 events.
[15:08:05.413] <TB1>     INFO: 2560 events read in total (241ms).
[15:08:05.413] <TB1>     INFO: Test took 1465ms.
[15:08:05.413] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:08:05.413] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 24, 7 7
[15:08:05.921] <TB1>     INFO: Expecting 2560 events.
[15:08:06.879] <TB1>     INFO: 2560 events read in total (243ms).
[15:08:06.879] <TB1>     INFO: Test took 1466ms.
[15:08:06.879] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:08:06.880] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 8 8
[15:08:07.387] <TB1>     INFO: Expecting 2560 events.
[15:08:08.345] <TB1>     INFO: 2560 events read in total (243ms).
[15:08:08.345] <TB1>     INFO: Test took 1465ms.
[15:08:08.345] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:08:08.346] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 26, 9 9
[15:08:08.853] <TB1>     INFO: Expecting 2560 events.
[15:08:09.811] <TB1>     INFO: 2560 events read in total (243ms).
[15:08:09.812] <TB1>     INFO: Test took 1466ms.
[15:08:09.812] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:08:09.812] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 10 10
[15:08:10.320] <TB1>     INFO: Expecting 2560 events.
[15:08:11.277] <TB1>     INFO: 2560 events read in total (242ms).
[15:08:11.278] <TB1>     INFO: Test took 1466ms.
[15:08:11.278] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:08:11.278] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 11 11
[15:08:11.786] <TB1>     INFO: Expecting 2560 events.
[15:08:12.743] <TB1>     INFO: 2560 events read in total (243ms).
[15:08:12.743] <TB1>     INFO: Test took 1465ms.
[15:08:12.743] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:08:12.743] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 12 12
[15:08:13.251] <TB1>     INFO: Expecting 2560 events.
[15:08:14.209] <TB1>     INFO: 2560 events read in total (243ms).
[15:08:14.209] <TB1>     INFO: Test took 1465ms.
[15:08:14.209] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:08:14.209] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 32, 13 13
[15:08:14.717] <TB1>     INFO: Expecting 2560 events.
[15:08:15.674] <TB1>     INFO: 2560 events read in total (243ms).
[15:08:15.675] <TB1>     INFO: Test took 1466ms.
[15:08:15.675] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:08:15.675] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 42, 14 14
[15:08:16.183] <TB1>     INFO: Expecting 2560 events.
[15:08:17.140] <TB1>     INFO: 2560 events read in total (242ms).
[15:08:17.140] <TB1>     INFO: Test took 1465ms.
[15:08:17.140] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:08:17.140] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 15 15
[15:08:17.648] <TB1>     INFO: Expecting 2560 events.
[15:08:18.605] <TB1>     INFO: 2560 events read in total (242ms).
[15:08:18.606] <TB1>     INFO: Test took 1465ms.
[15:08:18.607] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:08:18.607] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[15:08:18.607] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC1
[15:08:18.607] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 29 on ROC2
[15:08:18.607] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[15:08:18.607] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC4
[15:08:18.607] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[15:08:18.607] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[15:08:18.607] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[15:08:18.607] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[15:08:18.607] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[15:08:18.607] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC10
[15:08:18.607] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[15:08:18.607] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC12
[15:08:18.607] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC13
[15:08:18.607] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[15:08:18.607] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[15:08:18.610] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:19.115] <TB1>     INFO: Expecting 655360 events.
[15:08:30.946] <TB1>     INFO: 655360 events read in total (11116ms).
[15:08:30.958] <TB1>     INFO: Expecting 655360 events.
[15:08:42.552] <TB1>     INFO: 655360 events read in total (11033ms).
[15:08:42.567] <TB1>     INFO: Expecting 655360 events.
[15:08:54.230] <TB1>     INFO: 655360 events read in total (11095ms).
[15:08:54.250] <TB1>     INFO: Expecting 655360 events.
[15:09:05.846] <TB1>     INFO: 655360 events read in total (11036ms).
[15:09:05.872] <TB1>     INFO: Expecting 655360 events.
[15:09:17.443] <TB1>     INFO: 655360 events read in total (11019ms).
[15:09:17.473] <TB1>     INFO: Expecting 655360 events.
[15:09:29.037] <TB1>     INFO: 655360 events read in total (11015ms).
[15:09:29.069] <TB1>     INFO: Expecting 655360 events.
[15:09:40.630] <TB1>     INFO: 655360 events read in total (11016ms).
[15:09:40.668] <TB1>     INFO: Expecting 655360 events.
[15:09:52.287] <TB1>     INFO: 655360 events read in total (11081ms).
[15:09:52.327] <TB1>     INFO: Expecting 655360 events.
[15:10:03.965] <TB1>     INFO: 655360 events read in total (11102ms).
[15:10:04.010] <TB1>     INFO: Expecting 655360 events.
[15:10:15.645] <TB1>     INFO: 655360 events read in total (11105ms).
[15:10:15.695] <TB1>     INFO: Expecting 655360 events.
[15:10:27.262] <TB1>     INFO: 655360 events read in total (11039ms).
[15:10:27.316] <TB1>     INFO: Expecting 655360 events.
[15:10:38.995] <TB1>     INFO: 655360 events read in total (11152ms).
[15:10:39.053] <TB1>     INFO: Expecting 655360 events.
[15:10:50.678] <TB1>     INFO: 655360 events read in total (11098ms).
[15:10:50.740] <TB1>     INFO: Expecting 655360 events.
[15:11:02.402] <TB1>     INFO: 655360 events read in total (11135ms).
[15:11:02.468] <TB1>     INFO: Expecting 655360 events.
[15:11:14.161] <TB1>     INFO: 655360 events read in total (11166ms).
[15:11:14.231] <TB1>     INFO: Expecting 655360 events.
[15:11:25.865] <TB1>     INFO: 655360 events read in total (11107ms).
[15:11:25.939] <TB1>     INFO: Test took 187329ms.
[15:11:26.034] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:26.339] <TB1>     INFO: Expecting 655360 events.
[15:11:38.091] <TB1>     INFO: 655360 events read in total (11037ms).
[15:11:38.102] <TB1>     INFO: Expecting 655360 events.
[15:11:49.688] <TB1>     INFO: 655360 events read in total (11016ms).
[15:11:49.703] <TB1>     INFO: Expecting 655360 events.
[15:12:01.289] <TB1>     INFO: 655360 events read in total (11021ms).
[15:12:01.309] <TB1>     INFO: Expecting 655360 events.
[15:12:12.949] <TB1>     INFO: 655360 events read in total (11082ms).
[15:12:12.972] <TB1>     INFO: Expecting 655360 events.
[15:12:24.570] <TB1>     INFO: 655360 events read in total (11039ms).
[15:12:24.598] <TB1>     INFO: Expecting 655360 events.
[15:12:36.232] <TB1>     INFO: 655360 events read in total (11075ms).
[15:12:36.263] <TB1>     INFO: Expecting 655360 events.
[15:12:47.845] <TB1>     INFO: 655360 events read in total (11033ms).
[15:12:47.881] <TB1>     INFO: Expecting 655360 events.
[15:12:59.558] <TB1>     INFO: 655360 events read in total (11131ms).
[15:12:59.599] <TB1>     INFO: Expecting 655360 events.
[15:13:11.156] <TB1>     INFO: 655360 events read in total (11014ms).
[15:13:11.201] <TB1>     INFO: Expecting 655360 events.
[15:13:22.865] <TB1>     INFO: 655360 events read in total (11125ms).
[15:13:22.918] <TB1>     INFO: Expecting 655360 events.
[15:13:34.551] <TB1>     INFO: 655360 events read in total (11104ms).
[15:13:34.603] <TB1>     INFO: Expecting 655360 events.
[15:13:46.225] <TB1>     INFO: 655360 events read in total (11094ms).
[15:13:46.286] <TB1>     INFO: Expecting 655360 events.
[15:13:57.919] <TB1>     INFO: 655360 events read in total (11106ms).
[15:13:57.983] <TB1>     INFO: Expecting 655360 events.
[15:14:09.570] <TB1>     INFO: 655360 events read in total (11061ms).
[15:14:09.638] <TB1>     INFO: Expecting 655360 events.
[15:14:21.291] <TB1>     INFO: 655360 events read in total (11126ms).
[15:14:21.374] <TB1>     INFO: Expecting 655360 events.
[15:14:32.837] <TB1>     INFO: 655360 events read in total (10937ms).
[15:14:32.917] <TB1>     INFO: Test took 186883ms.
[15:14:33.097] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:14:33.097] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:14:33.097] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:14:33.098] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:14:33.098] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:14:33.098] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:14:33.098] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:14:33.098] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:14:33.098] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:14:33.099] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:14:33.099] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:14:33.099] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:14:33.099] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:14:33.100] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:14:33.100] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:14:33.100] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:14:33.100] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:14:33.100] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:14:33.100] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:14:33.101] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:14:33.101] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:14:33.101] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:14:33.101] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:14:33.101] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:14:33.102] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:14:33.102] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:14:33.102] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:14:33.102] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:14:33.102] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:14:33.103] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:14:33.103] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:14:33.103] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:14:33.103] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:14:33.110] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:14:33.117] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:14:33.125] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:14:33.131] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:14:33.138] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:14:33.145] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:14:33.152] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:14:33.159] <TB1>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:14:33.165] <TB1>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:14:33.172] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:14:33.179] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:14:33.186] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:14:33.193] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:14:33.199] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:14:33.207] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:14:33.214] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:14:33.220] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:14:33.227] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:14:33.234] <TB1>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:14:33.241] <TB1>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:14:33.248] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:14:33.254] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:14:33.261] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:14:33.268] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:14:33.276] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:14:33.283] <TB1>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:14:33.290] <TB1>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:14:33.297] <TB1>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:14:33.303] <TB1>     INFO: safety margin for low PH: adding 6, margin is now 26
[15:14:33.311] <TB1>     INFO: safety margin for low PH: adding 7, margin is now 27
[15:14:33.318] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:14:33.324] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:14:33.331] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:14:33.362] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//dacParameters35_C0.dat
[15:14:33.362] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//dacParameters35_C1.dat
[15:14:33.362] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//dacParameters35_C2.dat
[15:14:33.362] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//dacParameters35_C3.dat
[15:14:33.363] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//dacParameters35_C4.dat
[15:14:33.363] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//dacParameters35_C5.dat
[15:14:33.363] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//dacParameters35_C6.dat
[15:14:33.363] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//dacParameters35_C7.dat
[15:14:33.363] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//dacParameters35_C8.dat
[15:14:33.363] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//dacParameters35_C9.dat
[15:14:33.363] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//dacParameters35_C10.dat
[15:14:33.363] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//dacParameters35_C11.dat
[15:14:33.363] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//dacParameters35_C12.dat
[15:14:33.364] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//dacParameters35_C13.dat
[15:14:33.364] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//dacParameters35_C14.dat
[15:14:33.364] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//dacParameters35_C15.dat
[15:14:33.707] <TB1>     INFO: Expecting 41600 events.
[15:14:37.539] <TB1>     INFO: 41600 events read in total (3117ms).
[15:14:37.540] <TB1>     INFO: Test took 4174ms.
[15:14:38.199] <TB1>     INFO: Expecting 41600 events.
[15:14:42.063] <TB1>     INFO: 41600 events read in total (3149ms).
[15:14:42.066] <TB1>     INFO: Test took 4216ms.
[15:14:42.748] <TB1>     INFO: Expecting 41600 events.
[15:14:46.580] <TB1>     INFO: 41600 events read in total (3117ms).
[15:14:46.581] <TB1>     INFO: Test took 4277ms.
[15:14:46.887] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:47.018] <TB1>     INFO: Expecting 2560 events.
[15:14:47.978] <TB1>     INFO: 2560 events read in total (245ms).
[15:14:47.978] <TB1>     INFO: Test took 1091ms.
[15:14:47.980] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:48.487] <TB1>     INFO: Expecting 2560 events.
[15:14:49.446] <TB1>     INFO: 2560 events read in total (244ms).
[15:14:49.447] <TB1>     INFO: Test took 1467ms.
[15:14:49.448] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:49.955] <TB1>     INFO: Expecting 2560 events.
[15:14:50.914] <TB1>     INFO: 2560 events read in total (244ms).
[15:14:50.914] <TB1>     INFO: Test took 1466ms.
[15:14:50.918] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:51.423] <TB1>     INFO: Expecting 2560 events.
[15:14:52.385] <TB1>     INFO: 2560 events read in total (247ms).
[15:14:52.386] <TB1>     INFO: Test took 1468ms.
[15:14:52.389] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:52.894] <TB1>     INFO: Expecting 2560 events.
[15:14:53.853] <TB1>     INFO: 2560 events read in total (244ms).
[15:14:53.854] <TB1>     INFO: Test took 1465ms.
[15:14:53.857] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:54.362] <TB1>     INFO: Expecting 2560 events.
[15:14:55.322] <TB1>     INFO: 2560 events read in total (245ms).
[15:14:55.322] <TB1>     INFO: Test took 1465ms.
[15:14:55.324] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:55.830] <TB1>     INFO: Expecting 2560 events.
[15:14:56.789] <TB1>     INFO: 2560 events read in total (244ms).
[15:14:56.789] <TB1>     INFO: Test took 1465ms.
[15:14:56.791] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:57.298] <TB1>     INFO: Expecting 2560 events.
[15:14:58.256] <TB1>     INFO: 2560 events read in total (243ms).
[15:14:58.257] <TB1>     INFO: Test took 1466ms.
[15:14:58.258] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:58.765] <TB1>     INFO: Expecting 2560 events.
[15:14:59.723] <TB1>     INFO: 2560 events read in total (243ms).
[15:14:59.723] <TB1>     INFO: Test took 1465ms.
[15:14:59.725] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:00.232] <TB1>     INFO: Expecting 2560 events.
[15:15:01.190] <TB1>     INFO: 2560 events read in total (243ms).
[15:15:01.190] <TB1>     INFO: Test took 1465ms.
[15:15:01.192] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:01.699] <TB1>     INFO: Expecting 2560 events.
[15:15:02.659] <TB1>     INFO: 2560 events read in total (246ms).
[15:15:02.659] <TB1>     INFO: Test took 1467ms.
[15:15:02.661] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:03.168] <TB1>     INFO: Expecting 2560 events.
[15:15:04.126] <TB1>     INFO: 2560 events read in total (244ms).
[15:15:04.126] <TB1>     INFO: Test took 1465ms.
[15:15:04.128] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:04.635] <TB1>     INFO: Expecting 2560 events.
[15:15:05.592] <TB1>     INFO: 2560 events read in total (242ms).
[15:15:05.593] <TB1>     INFO: Test took 1465ms.
[15:15:05.595] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:06.101] <TB1>     INFO: Expecting 2560 events.
[15:15:07.060] <TB1>     INFO: 2560 events read in total (244ms).
[15:15:07.060] <TB1>     INFO: Test took 1465ms.
[15:15:07.062] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:07.568] <TB1>     INFO: Expecting 2560 events.
[15:15:08.527] <TB1>     INFO: 2560 events read in total (244ms).
[15:15:08.527] <TB1>     INFO: Test took 1465ms.
[15:15:08.529] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:09.036] <TB1>     INFO: Expecting 2560 events.
[15:15:09.992] <TB1>     INFO: 2560 events read in total (241ms).
[15:15:09.993] <TB1>     INFO: Test took 1464ms.
[15:15:09.996] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:10.502] <TB1>     INFO: Expecting 2560 events.
[15:15:11.460] <TB1>     INFO: 2560 events read in total (243ms).
[15:15:11.460] <TB1>     INFO: Test took 1464ms.
[15:15:11.463] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:11.968] <TB1>     INFO: Expecting 2560 events.
[15:15:12.927] <TB1>     INFO: 2560 events read in total (244ms).
[15:15:12.927] <TB1>     INFO: Test took 1464ms.
[15:15:12.929] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:13.436] <TB1>     INFO: Expecting 2560 events.
[15:15:14.394] <TB1>     INFO: 2560 events read in total (242ms).
[15:15:14.394] <TB1>     INFO: Test took 1465ms.
[15:15:14.396] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:14.903] <TB1>     INFO: Expecting 2560 events.
[15:15:15.860] <TB1>     INFO: 2560 events read in total (242ms).
[15:15:15.861] <TB1>     INFO: Test took 1465ms.
[15:15:15.863] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:16.369] <TB1>     INFO: Expecting 2560 events.
[15:15:17.327] <TB1>     INFO: 2560 events read in total (243ms).
[15:15:17.328] <TB1>     INFO: Test took 1465ms.
[15:15:17.331] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:17.837] <TB1>     INFO: Expecting 2560 events.
[15:15:18.797] <TB1>     INFO: 2560 events read in total (245ms).
[15:15:18.798] <TB1>     INFO: Test took 1467ms.
[15:15:18.801] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:19.306] <TB1>     INFO: Expecting 2560 events.
[15:15:20.266] <TB1>     INFO: 2560 events read in total (245ms).
[15:15:20.266] <TB1>     INFO: Test took 1465ms.
[15:15:20.268] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:20.775] <TB1>     INFO: Expecting 2560 events.
[15:15:21.736] <TB1>     INFO: 2560 events read in total (246ms).
[15:15:21.736] <TB1>     INFO: Test took 1468ms.
[15:15:21.738] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:22.247] <TB1>     INFO: Expecting 2560 events.
[15:15:23.209] <TB1>     INFO: 2560 events read in total (247ms).
[15:15:23.209] <TB1>     INFO: Test took 1471ms.
[15:15:23.212] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:23.718] <TB1>     INFO: Expecting 2560 events.
[15:15:24.677] <TB1>     INFO: 2560 events read in total (244ms).
[15:15:24.678] <TB1>     INFO: Test took 1467ms.
[15:15:24.680] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:25.186] <TB1>     INFO: Expecting 2560 events.
[15:15:26.145] <TB1>     INFO: 2560 events read in total (244ms).
[15:15:26.145] <TB1>     INFO: Test took 1466ms.
[15:15:26.147] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:26.654] <TB1>     INFO: Expecting 2560 events.
[15:15:27.612] <TB1>     INFO: 2560 events read in total (244ms).
[15:15:27.612] <TB1>     INFO: Test took 1465ms.
[15:15:27.614] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:28.122] <TB1>     INFO: Expecting 2560 events.
[15:15:29.079] <TB1>     INFO: 2560 events read in total (242ms).
[15:15:29.080] <TB1>     INFO: Test took 1466ms.
[15:15:29.082] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:29.588] <TB1>     INFO: Expecting 2560 events.
[15:15:30.547] <TB1>     INFO: 2560 events read in total (244ms).
[15:15:30.547] <TB1>     INFO: Test took 1465ms.
[15:15:30.549] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:31.056] <TB1>     INFO: Expecting 2560 events.
[15:15:32.014] <TB1>     INFO: 2560 events read in total (243ms).
[15:15:32.015] <TB1>     INFO: Test took 1466ms.
[15:15:32.017] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:32.523] <TB1>     INFO: Expecting 2560 events.
[15:15:33.481] <TB1>     INFO: 2560 events read in total (243ms).
[15:15:33.482] <TB1>     INFO: Test took 1465ms.
[15:15:34.490] <TB1>     INFO: PixTestPhOptimization::doTest() done, duration: 473 seconds
[15:15:34.490] <TB1>     INFO: PH scale (per ROC):    78  81  80  79  80  80  78  79  77  81  80  86  77  80  76  72
[15:15:34.490] <TB1>     INFO: PH offset (per ROC):  173 174 187 181 160 175 175 170 191 164 186 159 190 176 154 186
[15:15:34.661] <TB1>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:15:34.664] <TB1>     INFO: ######################################################################
[15:15:34.664] <TB1>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:15:34.664] <TB1>     INFO: ######################################################################
[15:15:34.664] <TB1>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:15:34.676] <TB1>     INFO: scanning low vcal = 10
[15:15:35.024] <TB1>     INFO: Expecting 41600 events.
[15:15:38.737] <TB1>     INFO: 41600 events read in total (2998ms).
[15:15:38.737] <TB1>     INFO: Test took 4061ms.
[15:15:38.740] <TB1>     INFO: scanning low vcal = 20
[15:15:39.245] <TB1>     INFO: Expecting 41600 events.
[15:15:42.959] <TB1>     INFO: 41600 events read in total (2999ms).
[15:15:42.960] <TB1>     INFO: Test took 4220ms.
[15:15:42.962] <TB1>     INFO: scanning low vcal = 30
[15:15:43.468] <TB1>     INFO: Expecting 41600 events.
[15:15:47.202] <TB1>     INFO: 41600 events read in total (3021ms).
[15:15:47.203] <TB1>     INFO: Test took 4241ms.
[15:15:47.206] <TB1>     INFO: scanning low vcal = 40
[15:15:47.702] <TB1>     INFO: Expecting 41600 events.
[15:15:51.928] <TB1>     INFO: 41600 events read in total (3511ms).
[15:15:51.929] <TB1>     INFO: Test took 4723ms.
[15:15:51.933] <TB1>     INFO: scanning low vcal = 50
[15:15:52.351] <TB1>     INFO: Expecting 41600 events.
[15:15:56.604] <TB1>     INFO: 41600 events read in total (3538ms).
[15:15:56.605] <TB1>     INFO: Test took 4672ms.
[15:15:56.608] <TB1>     INFO: scanning low vcal = 60
[15:15:57.031] <TB1>     INFO: Expecting 41600 events.
[15:16:01.265] <TB1>     INFO: 41600 events read in total (3519ms).
[15:16:01.266] <TB1>     INFO: Test took 4658ms.
[15:16:01.269] <TB1>     INFO: scanning low vcal = 70
[15:16:01.694] <TB1>     INFO: Expecting 41600 events.
[15:16:05.958] <TB1>     INFO: 41600 events read in total (3549ms).
[15:16:05.958] <TB1>     INFO: Test took 4689ms.
[15:16:05.961] <TB1>     INFO: scanning low vcal = 80
[15:16:06.382] <TB1>     INFO: Expecting 41600 events.
[15:16:10.639] <TB1>     INFO: 41600 events read in total (3542ms).
[15:16:10.640] <TB1>     INFO: Test took 4679ms.
[15:16:10.643] <TB1>     INFO: scanning low vcal = 90
[15:16:11.067] <TB1>     INFO: Expecting 41600 events.
[15:16:15.331] <TB1>     INFO: 41600 events read in total (3549ms).
[15:16:15.332] <TB1>     INFO: Test took 4689ms.
[15:16:15.335] <TB1>     INFO: scanning low vcal = 100
[15:16:15.756] <TB1>     INFO: Expecting 41600 events.
[15:16:20.125] <TB1>     INFO: 41600 events read in total (3653ms).
[15:16:20.125] <TB1>     INFO: Test took 4790ms.
[15:16:20.128] <TB1>     INFO: scanning low vcal = 110
[15:16:20.553] <TB1>     INFO: Expecting 41600 events.
[15:16:24.809] <TB1>     INFO: 41600 events read in total (3541ms).
[15:16:24.809] <TB1>     INFO: Test took 4681ms.
[15:16:24.812] <TB1>     INFO: scanning low vcal = 120
[15:16:25.237] <TB1>     INFO: Expecting 41600 events.
[15:16:29.468] <TB1>     INFO: 41600 events read in total (3517ms).
[15:16:29.469] <TB1>     INFO: Test took 4656ms.
[15:16:29.472] <TB1>     INFO: scanning low vcal = 130
[15:16:29.898] <TB1>     INFO: Expecting 41600 events.
[15:16:34.122] <TB1>     INFO: 41600 events read in total (3509ms).
[15:16:34.123] <TB1>     INFO: Test took 4651ms.
[15:16:34.126] <TB1>     INFO: scanning low vcal = 140
[15:16:34.552] <TB1>     INFO: Expecting 41600 events.
[15:16:38.785] <TB1>     INFO: 41600 events read in total (3518ms).
[15:16:38.786] <TB1>     INFO: Test took 4660ms.
[15:16:38.789] <TB1>     INFO: scanning low vcal = 150
[15:16:39.211] <TB1>     INFO: Expecting 41600 events.
[15:16:43.449] <TB1>     INFO: 41600 events read in total (3524ms).
[15:16:43.449] <TB1>     INFO: Test took 4660ms.
[15:16:43.453] <TB1>     INFO: scanning low vcal = 160
[15:16:43.873] <TB1>     INFO: Expecting 41600 events.
[15:16:48.117] <TB1>     INFO: 41600 events read in total (3529ms).
[15:16:48.118] <TB1>     INFO: Test took 4665ms.
[15:16:48.121] <TB1>     INFO: scanning low vcal = 170
[15:16:48.542] <TB1>     INFO: Expecting 41600 events.
[15:16:52.785] <TB1>     INFO: 41600 events read in total (3528ms).
[15:16:52.786] <TB1>     INFO: Test took 4665ms.
[15:16:52.791] <TB1>     INFO: scanning low vcal = 180
[15:16:53.215] <TB1>     INFO: Expecting 41600 events.
[15:16:57.478] <TB1>     INFO: 41600 events read in total (3548ms).
[15:16:57.478] <TB1>     INFO: Test took 4687ms.
[15:16:57.481] <TB1>     INFO: scanning low vcal = 190
[15:16:57.908] <TB1>     INFO: Expecting 41600 events.
[15:17:02.165] <TB1>     INFO: 41600 events read in total (3542ms).
[15:17:02.166] <TB1>     INFO: Test took 4685ms.
[15:17:02.169] <TB1>     INFO: scanning low vcal = 200
[15:17:02.595] <TB1>     INFO: Expecting 41600 events.
[15:17:06.842] <TB1>     INFO: 41600 events read in total (3532ms).
[15:17:06.843] <TB1>     INFO: Test took 4674ms.
[15:17:06.846] <TB1>     INFO: scanning low vcal = 210
[15:17:07.273] <TB1>     INFO: Expecting 41600 events.
[15:17:11.531] <TB1>     INFO: 41600 events read in total (3544ms).
[15:17:11.532] <TB1>     INFO: Test took 4686ms.
[15:17:11.535] <TB1>     INFO: scanning low vcal = 220
[15:17:11.960] <TB1>     INFO: Expecting 41600 events.
[15:17:16.222] <TB1>     INFO: 41600 events read in total (3547ms).
[15:17:16.222] <TB1>     INFO: Test took 4687ms.
[15:17:16.225] <TB1>     INFO: scanning low vcal = 230
[15:17:16.649] <TB1>     INFO: Expecting 41600 events.
[15:17:20.904] <TB1>     INFO: 41600 events read in total (3540ms).
[15:17:20.904] <TB1>     INFO: Test took 4679ms.
[15:17:20.908] <TB1>     INFO: scanning low vcal = 240
[15:17:21.333] <TB1>     INFO: Expecting 41600 events.
[15:17:25.578] <TB1>     INFO: 41600 events read in total (3530ms).
[15:17:25.579] <TB1>     INFO: Test took 4671ms.
[15:17:25.582] <TB1>     INFO: scanning low vcal = 250
[15:17:26.004] <TB1>     INFO: Expecting 41600 events.
[15:17:30.278] <TB1>     INFO: 41600 events read in total (3559ms).
[15:17:30.279] <TB1>     INFO: Test took 4697ms.
[15:17:30.282] <TB1>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:17:30.709] <TB1>     INFO: Expecting 41600 events.
[15:17:34.958] <TB1>     INFO: 41600 events read in total (3534ms).
[15:17:34.959] <TB1>     INFO: Test took 4677ms.
[15:17:34.962] <TB1>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:17:35.386] <TB1>     INFO: Expecting 41600 events.
[15:17:39.632] <TB1>     INFO: 41600 events read in total (3531ms).
[15:17:39.633] <TB1>     INFO: Test took 4671ms.
[15:17:39.636] <TB1>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:17:40.062] <TB1>     INFO: Expecting 41600 events.
[15:17:44.327] <TB1>     INFO: 41600 events read in total (3550ms).
[15:17:44.328] <TB1>     INFO: Test took 4692ms.
[15:17:44.331] <TB1>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:17:44.756] <TB1>     INFO: Expecting 41600 events.
[15:17:49.020] <TB1>     INFO: 41600 events read in total (3549ms).
[15:17:49.021] <TB1>     INFO: Test took 4690ms.
[15:17:49.024] <TB1>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:17:49.450] <TB1>     INFO: Expecting 41600 events.
[15:17:53.713] <TB1>     INFO: 41600 events read in total (3548ms).
[15:17:53.714] <TB1>     INFO: Test took 4690ms.
[15:17:54.257] <TB1>     INFO: PixTestGainPedestal::measure() done 
[15:17:54.259] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:17:54.260] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:17:54.260] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:17:54.260] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:17:54.260] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:17:54.261] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:17:54.261] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:17:54.261] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:17:54.261] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:17:54.261] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:17:54.262] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:17:54.262] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:17:54.262] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:17:54.262] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:17:54.262] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:17:54.262] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:18:33.739] <TB1>     INFO: PixTestGainPedestal::fit() done
[15:18:33.739] <TB1>     INFO: non-linearity mean:  0.958 0.963 0.965 0.959 0.956 0.965 0.960 0.967 0.959 0.960 0.962 0.962 0.958 0.969 0.962 0.963
[15:18:33.739] <TB1>     INFO: non-linearity RMS:   0.006 0.005 0.005 0.005 0.005 0.004 0.006 0.005 0.007 0.005 0.005 0.006 0.006 0.003 0.005 0.005
[15:18:33.739] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:18:33.763] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:18:33.786] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:18:33.809] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:18:33.831] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:18:33.854] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:18:33.876] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:18:33.899] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:18:33.922] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:18:33.944] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:18:33.967] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:18:33.990] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:18:34.012] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:18:34.035] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:18:34.057] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:18:34.080] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-3-47_FPIXTest-17C-Nebraska-160219-1354_2016-02-19_13h54m_1455911699//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:18:34.103] <TB1>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[15:18:34.103] <TB1>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:18:34.110] <TB1>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:18:34.110] <TB1>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:18:34.113] <TB1>     INFO: ######################################################################
[15:18:34.113] <TB1>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:18:34.113] <TB1>     INFO: ######################################################################
[15:18:34.115] <TB1>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:18:34.125] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:18:34.125] <TB1>     INFO:     run 1 of 1
[15:18:34.126] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:18:34.467] <TB1>     INFO: Expecting 3120000 events.
[15:19:23.700] <TB1>     INFO: 1234090 events read in total (48518ms).
[15:20:12.271] <TB1>     INFO: 2464225 events read in total (97089ms).
[15:20:38.287] <TB1>     INFO: 3120000 events read in total (123106ms).
[15:20:38.339] <TB1>     INFO: Test took 124214ms.
[15:20:38.435] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:20:38.596] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:20:40.097] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:20:41.626] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:20:43.128] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:20:44.593] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:20:46.079] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:20:47.653] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:20:49.094] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:20:50.582] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:20:52.028] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:20:53.516] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:20:55.026] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:20:56.544] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:20:58.040] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:20:59.518] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:21:00.980] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:21:02.574] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 397549568
[15:21:02.603] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:21:02.603] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 84.8923, RMS = 1.69984
[15:21:02.603] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 94
[15:21:02.603] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:21:02.603] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 80.5602, RMS = 1.10298
[15:21:02.603] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 87
[15:21:02.605] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:21:02.605] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 89.9226, RMS = 1.69998
[15:21:02.605] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 99
[15:21:02.605] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:21:02.605] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 84.3286, RMS = 1.7658
[15:21:02.605] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 94
[15:21:02.606] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:21:02.606] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 84.9106, RMS = 1.94237
[15:21:02.606] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 95
[15:21:02.606] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:21:02.606] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 80.3782, RMS = 1.40856
[15:21:02.606] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 88
[15:21:02.608] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:21:02.608] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 77.2715, RMS = 1.33015
[15:21:02.608] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 84
[15:21:02.608] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:21:02.608] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 71.6856, RMS = 2.38719
[15:21:02.608] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 84
[15:21:02.609] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:21:02.609] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 79.5244, RMS = 1.51946
[15:21:02.609] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 88
[15:21:02.609] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:21:02.609] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 75.0319, RMS = 1.83868
[15:21:02.609] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 85
[15:21:02.611] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:21:02.611] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 90.4413, RMS = 1.88395
[15:21:02.611] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 100
[15:21:02.611] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:21:02.611] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 83.6516, RMS = 2.00235
[15:21:02.611] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 94
[15:21:02.612] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:21:02.612] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 72.1122, RMS = 2.81832
[15:21:02.612] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 87
[15:21:02.612] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:21:02.612] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 64.8455, RMS = 2.75557
[15:21:02.612] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 79
[15:21:02.614] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:21:02.614] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 75.3266, RMS = 2.09793
[15:21:02.614] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 86
[15:21:02.614] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:21:02.614] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 68.1671, RMS = 2.94246
[15:21:02.614] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 83
[15:21:02.616] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:21:02.616] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 76.7996, RMS = 2.46451
[15:21:02.616] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 90
[15:21:02.616] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:21:02.616] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 70.794, RMS = 3.28914
[15:21:02.616] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 88
[15:21:02.617] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:21:02.617] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 83.3127, RMS = 1.72616
[15:21:02.617] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 92
[15:21:02.617] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:21:02.617] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 78.704, RMS = 1.36829
[15:21:02.617] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 86
[15:21:02.619] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:21:02.619] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 82.479, RMS = 1.46176
[15:21:02.619] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 90
[15:21:02.619] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:21:02.619] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 77.6548, RMS = 1.42753
[15:21:02.619] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 85
[15:21:02.621] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:21:02.621] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 84.3975, RMS = 1.70686
[15:21:02.621] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 93
[15:21:02.621] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:21:02.621] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 79.0204, RMS = 1.12338
[15:21:02.621] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 85
[15:21:02.622] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:21:02.622] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 83.2299, RMS = 1.78073
[15:21:02.623] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 93
[15:21:02.623] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:21:02.623] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 78.3915, RMS = 1.33099
[15:21:02.623] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 86
[15:21:02.624] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:21:02.624] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 78.5188, RMS = 1.60911
[15:21:02.624] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 87
[15:21:02.624] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:21:02.624] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 72.2576, RMS = 2.75894
[15:21:02.624] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 87
[15:21:02.626] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:21:02.626] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 78.1763, RMS = 1.26344
[15:21:02.626] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 85
[15:21:02.626] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:21:02.626] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 72.5946, RMS = 2.28107
[15:21:02.626] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 84
[15:21:02.627] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:21:02.627] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 90.4098, RMS = 2.33359
[15:21:02.628] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 103
[15:21:02.628] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:21:02.628] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 83.2248, RMS = 2.11807
[15:21:02.628] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 94
[15:21:02.630] <TB1>     INFO: PixTestBB3Map::doTest() done, duration: 148 seconds
[15:21:02.631] <TB1>     INFO: number of dead bumps (per ROC):     0    0    0   10    1    0    0    8   10    0    0    0    2    0    0    0
[15:21:02.631] <TB1>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:21:02.732] <TB1>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:21:02.732] <TB1>     INFO: enter test to run
[15:21:02.732] <TB1>     INFO:   test:  no parameter change
[15:21:02.733] <TB1>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 389.1mA
[15:21:02.734] <TB1>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 473.5mA
[15:21:02.734] <TB1>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.3 C
[15:21:02.734] <TB1>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:21:03.276] <TB1>    QUIET: Connection to board 26 closed.
[15:21:03.277] <TB1>     INFO: pXar: this is the end, my friend
[15:21:03.277] <TB1>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
