=====
SETUP
-5.918
26.361
20.444
f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0
0.574
1.032
f18a_top_inst/inst_f18a/inst_tiles/addr2_7_s0
4.800
5.832
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_27_1_s
12.020
12.301
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s28
13.088
14.187
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s13
14.187
14.336
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s6
14.336
14.499
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2
14.499
14.662
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0
14.662
14.825
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8
16.144
17.243
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5
18.048
18.870
f18a_top_inst/inst_f18a/inst_color/addr2_next_2_s1
20.669
21.701
f18a_top_inst/inst_f18a/inst_color/addr2_next_2_s0
23.154
24.253
f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s
26.361
=====
SETUP
-5.767
25.854
20.087
f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0
0.574
1.032
f18a_top_inst/inst_f18a/inst_tiles/addr2_7_s0
4.800
5.832
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_27_1_s
12.020
12.301
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s28
13.088
14.187
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s13
14.187
14.336
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s6
14.336
14.499
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2
14.499
14.662
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0
14.662
14.825
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8
16.144
17.243
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5
18.048
18.870
f18a_top_inst/inst_f18a/inst_color/addr2_next_2_s1
20.669
21.701
f18a_top_inst/inst_f18a/inst_color/addr2_next_2_s0
23.154
24.253
f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_3_s
25.854
=====
SETUP
-5.640
25.727
20.087
f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0
0.574
1.032
f18a_top_inst/inst_f18a/inst_tiles/addr2_7_s0
4.800
5.832
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_27_1_s
12.020
12.301
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s28
13.088
14.187
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s13
14.187
14.336
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s6
14.336
14.499
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2
14.499
14.662
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0
14.662
14.825
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8
16.144
17.243
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5
18.048
18.870
f18a_top_inst/inst_f18a/inst_color/addr2_next_4_s1
19.850
20.672
f18a_top_inst/inst_f18a/inst_color/addr2_next_4_s0
22.125
23.157
f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_1_s
25.727
=====
SETUP
-5.063
25.150
20.087
f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0
0.574
1.032
f18a_top_inst/inst_f18a/inst_tiles/addr2_7_s0
4.800
5.832
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_27_1_s
12.020
12.301
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s28
13.088
14.187
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s13
14.187
14.336
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s6
14.336
14.499
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2
14.499
14.662
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0
14.662
14.825
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8
16.144
17.243
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5
18.048
18.870
f18a_top_inst/inst_f18a/inst_color/addr2_next_5_s1
20.164
20.986
f18a_top_inst/inst_f18a/inst_color/addr2_next_5_s0
22.439
23.065
f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_0_s
25.150
=====
SETUP
-4.925
25.012
20.087
f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0
0.574
1.032
f18a_top_inst/inst_f18a/inst_tiles/addr2_7_s0
4.800
5.832
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_27_1_s
12.020
12.301
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s28
13.088
14.187
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s13
14.187
14.336
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s6
14.336
14.499
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2
14.499
14.662
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0
14.662
14.825
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8
16.144
17.243
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5
18.048
18.870
f18a_top_inst/inst_f18a/inst_color/addr2_next_3_s1
20.505
21.131
f18a_top_inst/inst_f18a/inst_color/addr2_next_3_s0
22.270
23.092
f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_2_s
25.012
=====
SETUP
-4.821
25.265
20.444
f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0
0.574
1.032
f18a_top_inst/inst_f18a/inst_tiles/addr2_7_s0
4.800
5.832
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_27_1_s
12.020
12.301
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s28
13.088
14.187
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s13
14.187
14.336
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s6
14.336
14.499
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2
14.499
14.662
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0
14.662
14.825
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8
16.144
17.243
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5
18.048
18.870
f18a_top_inst/inst_f18a/inst_color/addr2_next_4_s1
19.850
20.672
f18a_top_inst/inst_f18a/inst_color/addr2_next_4_s0
22.125
23.157
f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s
25.265
=====
SETUP
-4.567
24.654
20.087
f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0
0.574
1.032
f18a_top_inst/inst_f18a/inst_tiles/addr2_7_s0
4.800
5.832
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_27_1_s
12.020
12.301
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s28
13.088
14.187
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s13
14.187
14.336
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s6
14.336
14.499
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2
14.499
14.662
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0
14.662
14.825
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8
16.144
17.243
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5
18.048
18.870
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s1
20.361
21.460
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s0
21.950
23.049
f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_5_s
24.654
=====
SETUP
-4.565
25.008
20.444
f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0
0.574
1.032
f18a_top_inst/inst_f18a/inst_tiles/addr2_7_s0
4.800
5.832
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_27_1_s
12.020
12.301
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s28
13.088
14.187
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s13
14.187
14.336
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s6
14.336
14.499
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2
14.499
14.662
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0
14.662
14.825
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8
16.144
17.243
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5
18.048
18.870
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s1
20.361
21.460
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s0
21.950
23.049
f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s
25.008
=====
SETUP
-4.559
25.003
20.444
f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0
0.574
1.032
f18a_top_inst/inst_f18a/inst_tiles/addr2_7_s0
4.800
5.832
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_27_1_s
12.020
12.301
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s28
13.088
14.187
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s13
14.187
14.336
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s6
14.336
14.499
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2
14.499
14.662
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0
14.662
14.825
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8
16.144
17.243
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5
18.048
18.870
f18a_top_inst/inst_f18a/inst_color/addr2_next_5_s1
20.164
20.986
f18a_top_inst/inst_f18a/inst_color/addr2_next_5_s0
22.439
23.065
f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s
25.003
=====
SETUP
-4.107
24.551
20.444
f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0
0.574
1.032
f18a_top_inst/inst_f18a/inst_tiles/addr2_7_s0
4.800
5.832
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_27_1_s
12.020
12.301
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s28
13.088
14.187
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s13
14.187
14.336
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s6
14.336
14.499
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2
14.499
14.662
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0
14.662
14.825
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8
16.144
17.243
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5
18.048
18.870
f18a_top_inst/inst_f18a/inst_color/addr2_next_3_s1
20.505
21.131
f18a_top_inst/inst_f18a/inst_color/addr2_next_3_s0
22.270
23.092
f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s
24.551
=====
SETUP
-3.723
23.810
20.087
f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0
0.574
1.032
f18a_top_inst/inst_f18a/inst_tiles/addr2_7_s0
4.800
5.832
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_27_1_s
12.020
12.301
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s28
13.088
14.187
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s13
14.187
14.336
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s6
14.336
14.499
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2
14.499
14.662
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0
14.662
14.825
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8
16.144
17.243
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5
18.048
18.870
f18a_top_inst/inst_f18a/inst_color/addr2_next_1_s1
20.030
21.062
f18a_top_inst/inst_f18a/inst_color/addr2_next_1_s0
21.553
22.375
f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_4_s
23.810
=====
SETUP
-3.560
24.004
20.444
f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0
0.574
1.032
f18a_top_inst/inst_f18a/inst_tiles/addr2_7_s0
4.800
5.832
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_27_1_s
12.020
12.301
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s28
13.088
14.187
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s13
14.187
14.336
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s6
14.336
14.499
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2
14.499
14.662
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0
14.662
14.825
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8
16.144
17.243
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5
18.048
18.870
f18a_top_inst/inst_f18a/inst_color/addr2_next_1_s1
20.030
21.062
f18a_top_inst/inst_f18a/inst_color/addr2_next_1_s0
21.553
22.375
f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s
24.004
=====
SETUP
2.173
17.944
20.117
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/byte_s0
0.574
1.032
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_da_10_s1
3.512
4.544
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2520_s
7.005
8.050
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2519_s
8.050
8.107
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2518_s
8.107
8.164
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2517_s
8.164
8.221
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2516_s
8.221
8.278
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2515_s
8.278
8.335
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2514_s
8.335
8.392
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2513_s
8.392
8.449
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2512_s
8.449
8.506
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2511_s
8.506
8.563
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2510_s
8.563
9.126
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_1_s35
9.931
10.992
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_1_s37
11.411
12.443
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_1_s32
12.448
13.270
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_1_s28
14.245
14.871
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_1_s23
15.691
16.493
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_1_s20
16.912
17.944
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_reg_0_s0
17.944
=====
SETUP
2.566
17.551
20.117
f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_2_s
0.574
4.034
f18a_top_inst/inst_f18a/inst_sprites/n537_s10
8.409
9.441
f18a_top_inst/inst_f18a/inst_sprites/n537_s8
11.229
12.328
f18a_top_inst/inst_f18a/inst_sprites/n527_s11
15.086
15.908
f18a_top_inst/inst_f18a/inst_sprites/n527_s8
16.729
17.551
f18a_top_inst/inst_f18a/inst_sprites/sprt_state_16_s0
17.551
=====
SETUP
2.684
17.790
20.474
f18a_top_inst/inst_f18a/inst_tiles/shift_r_1_s0
0.574
1.032
f18a_top_inst/inst_f18a/inst_tiles/state_x_10_s9
4.529
5.628
f18a_top_inst/inst_f18a/inst_vram/addr_mux_0_s6
7.103
7.729
f18a_top_inst/inst_f18a/inst_vram/addr_mux_0_s3
7.735
8.557
f18a_top_inst/inst_f18a/inst_vram/addr_mux_8_s2
10.539
11.165
f18a_top_inst/inst_f18a/inst_vram/addr_mux_8_s0
12.454
13.553
f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_2_s
17.790
=====
SETUP
2.807
17.310
20.117
f18a_top_inst/inst_f18a/inst_cpu/gpu_pause_s0
0.574
1.032
f18a_top_inst/inst_f18a/inst_cpu/regaddr_4_s0
3.176
4.275
f18a_top_inst/inst_f18a/inst_cpu/regread_4_s114
7.881
8.942
f18a_top_inst/inst_f18a/inst_cpu/regread_4_s112
9.361
10.183
f18a_top_inst/inst_f18a/inst_cpu/regread_4_s109
10.987
11.613
f18a_top_inst/inst_f18a/inst_cpu/regread_4_s127
13.067
14.099
f18a_top_inst/inst_f18a/inst_cpu/regread_4_s117
14.099
14.248
f18a_top_inst/inst_f18a/inst_cpu/regread_4_s100
14.248
14.411
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/rdin_reg_4_s0
17.310
=====
SETUP
2.859
17.615
20.474
f18a_top_inst/inst_f18a/inst_tiles/state_r_10_s1
0.574
1.032
f18a_top_inst/inst_f18a/inst_tiles/state_x_8_s7
3.336
4.435
f18a_top_inst/inst_f18a/inst_vram/addr_mux_3_s5
4.930
6.029
f18a_top_inst/inst_f18a/inst_vram/addr_mux_3_s1
7.521
8.620
f18a_top_inst/inst_f18a/inst_vram/addr_mux_5_s2
9.952
10.984
f18a_top_inst/inst_f18a/inst_vram/addr_mux_5_s0
12.437
13.536
f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_0_s
17.615
=====
SETUP
2.870
17.603
20.474
f18a_top_inst/inst_f18a/inst_tiles/state_r_10_s1
0.574
1.032
f18a_top_inst/inst_f18a/inst_tiles/state_x_8_s7
3.336
4.435
f18a_top_inst/inst_f18a/inst_vram/addr_mux_3_s5
4.930
6.029
f18a_top_inst/inst_f18a/inst_vram/addr_mux_3_s1
7.521
8.620
f18a_top_inst/inst_f18a/inst_vram/addr_mux_5_s2
9.952
10.984
f18a_top_inst/inst_f18a/inst_vram/addr_mux_5_s0
12.437
13.536
f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_2_s
17.603
=====
SETUP
2.980
17.137
20.117
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/byte_s0
0.574
1.032
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_da_15_s1
3.660
4.482
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2542_s1
6.128
7.086
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2541_s1
7.086
7.143
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2540_s1
7.143
7.706
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_9_s37
8.196
9.222
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_9_s30
9.645
10.467
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_6_s26
10.973
12.005
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_4_s29
12.515
13.547
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_4_s24
15.000
16.032
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_4_s20
16.038
17.137
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_reg_3_s0
17.137
=====
SETUP
3.011
17.106
20.117
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/byte_s0
0.574
1.032
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_da_15_s1
3.660
4.482
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2542_s1
6.128
7.086
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2541_s1
7.086
7.143
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2540_s1
7.143
7.706
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_9_s37
8.196
9.222
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_9_s30
9.645
10.467
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_6_s26
10.973
12.005
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_2_s30
13.811
14.843
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_2_s24
14.849
15.671
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_2_s20
16.007
17.106
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_reg_1_s0
17.106
=====
SETUP
3.061
17.056
20.117
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_15_s0
0.574
1.032
f18a_top_inst/inst_f18a/inst_cpu/regaddr_5_s0
3.312
4.411
f18a_top_inst/inst_f18a/inst_cpu/n1205_s7
7.212
8.244
f18a_top_inst/inst_f18a/inst_cpu/regread_3_s109
9.735
10.834
f18a_top_inst/inst_f18a/inst_cpu/regread_3_s128
12.304
13.336
f18a_top_inst/inst_f18a/inst_cpu/regread_3_s117
13.336
13.485
f18a_top_inst/inst_f18a/inst_cpu/regread_3_s100
13.485
13.648
f18a_top_inst/inst_f18a/inst_cpu/reg_val_3_s0
17.056
=====
SETUP
3.121
16.996
20.117
f18a_top_inst/inst_f18a/inst_cpu/gpu_pause_s0
0.574
1.032
f18a_top_inst/inst_f18a/inst_cpu/regaddr_4_s0
3.176
4.275
f18a_top_inst/inst_f18a/inst_cpu/regread_4_s114
7.881
8.942
f18a_top_inst/inst_f18a/inst_cpu/regread_4_s112
9.361
10.183
f18a_top_inst/inst_f18a/inst_cpu/regread_4_s109
10.987
11.613
f18a_top_inst/inst_f18a/inst_cpu/regread_4_s127
13.067
14.099
f18a_top_inst/inst_f18a/inst_cpu/regread_4_s117
14.099
14.248
f18a_top_inst/inst_f18a/inst_cpu/regread_4_s100
14.248
14.411
f18a_top_inst/inst_f18a/inst_cpu/reg_val_4_s0
16.996
=====
SETUP
3.162
17.311
20.474
f18a_top_inst/inst_f18a/inst_tiles/shift_r_1_s0
0.574
1.032
f18a_top_inst/inst_f18a/inst_tiles/state_x_10_s9
4.529
5.628
f18a_top_inst/inst_f18a/inst_vram/addr_mux_0_s6
7.103
7.729
f18a_top_inst/inst_f18a/inst_vram/addr_mux_0_s3
7.735
8.557
f18a_top_inst/inst_f18a/inst_vram/addr_mux_8_s2
10.539
11.165
f18a_top_inst/inst_f18a/inst_vram/addr_mux_8_s0
12.454
13.553
f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_6_s
17.311
=====
SETUP
3.162
17.311
20.474
f18a_top_inst/inst_f18a/inst_tiles/shift_r_1_s0
0.574
1.032
f18a_top_inst/inst_f18a/inst_tiles/state_x_10_s9
4.529
5.628
f18a_top_inst/inst_f18a/inst_vram/addr_mux_0_s6
7.103
7.729
f18a_top_inst/inst_f18a/inst_vram/addr_mux_0_s3
7.735
8.557
f18a_top_inst/inst_f18a/inst_vram/addr_mux_8_s2
10.539
11.165
f18a_top_inst/inst_f18a/inst_vram/addr_mux_8_s0
12.454
13.553
f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_1_s
17.311
=====
SETUP
3.179
17.295
20.474
f18a_top_inst/inst_f18a/inst_tiles/state_r_10_s1
0.574
1.032
f18a_top_inst/inst_f18a/inst_tiles/state_x_8_s7
3.336
4.435
f18a_top_inst/inst_f18a/inst_vram/addr_mux_3_s5
4.930
6.029
f18a_top_inst/inst_f18a/inst_vram/addr_mux_3_s1
7.521
8.620
f18a_top_inst/inst_f18a/inst_vram/addr_mux_5_s2
9.952
10.984
f18a_top_inst/inst_f18a/inst_vram/addr_mux_5_s0
12.437
13.536
f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_1_s
17.295
=====
HOLD
0.286
0.848
0.562
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/gwe_reg_s0
0.515
0.848
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/gpuram_gpuram_0_0_s
0.848
=====
HOLD
0.550
1.079
0.530
dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_8_s0
0.515
0.848
dvi_tx_inst/rgb2dvi_inst/u_OSER10_b
1.079
=====
HOLD
0.550
1.079
0.530
dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0
0.515
0.848
dvi_tx_inst/rgb2dvi_inst/u_OSER10_b
1.079
=====
HOLD
0.550
1.079
0.530
dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0
0.515
0.848
dvi_tx_inst/rgb2dvi_inst/u_OSER10_b
1.079
=====
HOLD
0.550
1.079
0.530
dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_9_s0
0.515
0.848
dvi_tx_inst/rgb2dvi_inst/u_OSER10_r
1.079
=====
HOLD
0.550
1.079
0.530
dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_2_s0
0.515
0.848
dvi_tx_inst/rgb2dvi_inst/u_OSER10_r
1.079
=====
HOLD
0.583
1.113
0.530
dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0
0.515
0.848
dvi_tx_inst/rgb2dvi_inst/u_OSER10_b
1.113
=====
HOLD
0.583
1.113
0.530
dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_5_s0
0.515
0.848
dvi_tx_inst/rgb2dvi_inst/u_OSER10_r
1.113
=====
HOLD
0.593
1.123
0.530
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_addr_1_s0
0.515
0.848
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/regfile_regfile_0_3_s
1.123
=====
HOLD
0.597
1.126
0.530
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_addr_2_s0
0.515
0.848
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/regfile_regfile_0_0_s
1.126
=====
HOLD
0.708
1.222
0.515
f18a_top_inst/inst_f18a/inst_version/timer_r_8_s0
0.515
0.848
f18a_top_inst/inst_f18a/inst_version/timer_x_8_s2
0.850
1.222
f18a_top_inst/inst_f18a/inst_version/timer_r_8_s0
1.222
=====
HOLD
0.708
1.222
0.515
f18a_top_inst/inst_f18a/inst_sprites/x_expand_3_s0
0.515
0.848
f18a_top_inst/inst_f18a/inst_sprites/n809_s6
0.850
1.222
f18a_top_inst/inst_f18a/inst_sprites/x_expand_3_s0
1.222
=====
HOLD
0.708
1.222
0.515
f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_4_s1
0.515
0.848
f18a_top_inst/inst_f18a/inst_tiles/n808_s0
0.850
1.222
f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_4_s1
1.222
=====
HOLD
0.708
1.222
0.515
f18a_top_inst/inst_f18a/inst_tiles/pixcnt_r_2_s0
0.515
0.848
f18a_top_inst/inst_f18a/inst_tiles/pixcnt_x_2_s6
0.850
1.222
f18a_top_inst/inst_f18a/inst_tiles/pixcnt_r_2_s0
1.222
=====
HOLD
0.708
1.222
0.515
f18a_top_inst/inst_f18a/inst_counters/vga_clk_logic_s0
0.515
0.848
f18a_top_inst/inst_f18a/inst_counters/n432_s2
0.850
1.222
f18a_top_inst/inst_f18a/inst_counters/vga_clk_logic_s0
1.222
=====
HOLD
0.708
1.222
0.515
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/spi_counter_0_s1
0.515
0.848
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n165_s3
0.850
1.222
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/spi_counter_0_s1
1.222
=====
HOLD
0.708
1.222
0.515
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/shift_cnt_3_s1
0.515
0.848
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2262_s0
0.850
1.222
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/shift_cnt_3_s1
1.222
=====
HOLD
0.708
1.222
0.515
f18a_top_inst/inst_f18a/inst_cpu/power_on_trig_s1
0.515
0.848
f18a_top_inst/inst_f18a/inst_cpu/power_on_trig_s3
0.850
1.222
f18a_top_inst/inst_f18a/inst_cpu/power_on_trig_s1
1.222
=====
HOLD
0.708
1.436
0.728
gromtick_2_s0
0.728
1.061
n89_s0
1.064
1.436
gromtick_2_s0
1.436
=====
HOLD
0.709
1.224
0.515
f18a_top_inst/inst_f18a/inst_sprites/x_expand_2_s0
0.515
0.848
f18a_top_inst/inst_f18a/inst_sprites/n438_s1
0.852
1.224
f18a_top_inst/inst_f18a/inst_sprites/x_expand_2_s0
1.224
=====
HOLD
0.709
1.224
0.515
f18a_top_inst/inst_f18a/inst_sprites/active_cnt_2_s0
0.515
0.848
f18a_top_inst/inst_f18a/inst_sprites/n519_s5
0.852
1.224
f18a_top_inst/inst_f18a/inst_sprites/active_cnt_2_s0
1.224
=====
HOLD
0.709
1.224
0.515
f18a_top_inst/inst_f18a/inst_sprites/sprt_state_4_s0
0.515
0.848
f18a_top_inst/inst_f18a/inst_sprites/n551_s7
0.852
1.224
f18a_top_inst/inst_f18a/inst_sprites/sprt_state_4_s0
1.224
=====
HOLD
0.709
1.224
0.515
f18a_top_inst/inst_f18a/inst_sprites/sprt_state_5_s0
0.515
0.848
f18a_top_inst/inst_f18a/inst_sprites/n549_s7
0.852
1.224
f18a_top_inst/inst_f18a/inst_sprites/sprt_state_5_s0
1.224
=====
HOLD
0.709
1.224
0.515
f18a_top_inst/inst_f18a/inst_sprites/sprt_state_12_s0
0.515
0.848
f18a_top_inst/inst_f18a/inst_sprites/n535_s7
0.852
1.224
f18a_top_inst/inst_f18a/inst_sprites/sprt_state_12_s0
1.224
=====
HOLD
0.709
1.224
0.515
f18a_top_inst/inst_f18a/inst_sprites/sprt_state_13_s0
0.515
0.848
f18a_top_inst/inst_f18a/inst_sprites/n533_s7
0.852
1.224
f18a_top_inst/inst_f18a/inst_sprites/sprt_state_13_s0
1.224
