<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="I_FETCH_test_beh.prj"/>
    <file xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="I_FETCH_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1302071390" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1302071390">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1302071607" xil_pn:in_ck="-4145227648044217780" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1302071607">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="I_FETCH_test.v"/>
      <outfile xil_pn:name="if_id.v"/>
      <outfile xil_pn:name="ifetch.v"/>
      <outfile xil_pn:name="incr.v"/>
      <outfile xil_pn:name="mem.v"/>
      <outfile xil_pn:name="mux.v"/>
      <outfile xil_pn:name="pc_mod.v"/>
      <outfile xil_pn:name="pipeline.v"/>
    </transform>
    <transform xil_pn:end_ts="1302071390" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5917217509834150101" xil_pn:start_ts="1302071390">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1302071390" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6478375917181639309" xil_pn:start_ts="1302071390">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1302071390" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-8564253381731535611" xil_pn:start_ts="1302071390">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1302071607" xil_pn:in_ck="-4145227648044217780" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1302071607">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="I_FETCH_test.v"/>
      <outfile xil_pn:name="if_id.v"/>
      <outfile xil_pn:name="ifetch.v"/>
      <outfile xil_pn:name="incr.v"/>
      <outfile xil_pn:name="mem.v"/>
      <outfile xil_pn:name="mux.v"/>
      <outfile xil_pn:name="pc_mod.v"/>
      <outfile xil_pn:name="pipeline.v"/>
    </transform>
    <transform xil_pn:end_ts="1302073721" xil_pn:in_ck="-4145227648044217780" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-8146532471772324069" xil_pn:start_ts="1302073716">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name="I_FETCH_test_beh.prj"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1302073722" xil_pn:in_ck="5469690299280911904" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1761592595007959972" xil_pn:start_ts="1302073721">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
