/**
 * \file
 * \brief Generated by ifgen (3.1.6).
 */
#pragma once

#include "../enums/USIC0_CH0_BRG_CLKSEL.h"
#include "../enums/USIC0_CH0_BRG_CTQSEL.h"
#include "../enums/USIC0_CH0_BRG_MCLKCFG.h"
#include "../enums/USIC0_CH0_BRG_PPPEN.h"
#include "../enums/USIC0_CH0_BRG_SCLKCFG.h"
#include "../enums/USIC0_CH0_BRG_SCLKOSEL.h"
#include "../enums/USIC0_CH0_BRG_TMEN.h"
#include "../enums/USIC0_CH0_BYPCR_BDEN.h"
#include "../enums/USIC0_CH0_BYPCR_BDSSM.h"
#include "../enums/USIC0_CH0_BYPCR_BDV.h"
#include "../enums/USIC0_CH0_BYPCR_BDVTR.h"
#include "../enums/USIC0_CH0_BYPCR_BPRIO.h"
#include "../enums/USIC0_CH0_CCFG_TB.h"
#include "../enums/USIC0_CH0_CCR_AIEN.h"
#include "../enums/USIC0_CH0_CCR_BRGIEN.h"
#include "../enums/USIC0_CH0_CCR_DLIEN.h"
#include "../enums/USIC0_CH0_CCR_HPCEN.h"
#include "../enums/USIC0_CH0_CCR_MODE.h"
#include "../enums/USIC0_CH0_CCR_PM.h"
#include "../enums/USIC0_CH0_CCR_RIEN.h"
#include "../enums/USIC0_CH0_CCR_RSIEN.h"
#include "../enums/USIC0_CH0_CCR_TBIEN.h"
#include "../enums/USIC0_CH0_CCR_TSIEN.h"
#include "../enums/USIC0_CH0_DX0CR_CM.h"
#include "../enums/USIC0_CH0_DX0CR_DFEN.h"
#include "../enums/USIC0_CH0_DX0CR_DPOL.h"
#include "../enums/USIC0_CH0_DX0CR_DSEL.h"
#include "../enums/USIC0_CH0_DX0CR_DSEN.h"
#include "../enums/USIC0_CH0_DX0CR_INSW.h"
#include "../enums/USIC0_CH0_DX0CR_SFSEL.h"
#include "../enums/USIC0_CH0_DX1CR_CM.h"
#include "../enums/USIC0_CH0_DX1CR_DCEN.h"
#include "../enums/USIC0_CH0_DX1CR_DSEL.h"
#include "../enums/USIC0_CH0_FDR_DM.h"
#include "../enums/USIC0_CH0_FMR_ATVC.h"
#include "../enums/USIC0_CH0_FMR_CRDV0.h"
#include "../enums/USIC0_CH0_FMR_CRDV1.h"
#include "../enums/USIC0_CH0_FMR_MTDV.h"
#include "../enums/USIC0_CH0_FMR_SIO5.h"
#include "../enums/USIC0_CH0_INPR_TSINP.h"
#include "../enums/USIC0_CH0_KSCFG_BPSUM.h"
#include "../enums/USIC0_CH0_KSCFG_MODEN.h"
#include "../enums/USIC0_CH0_KSCFG_NOMCFG.h"
#include "../enums/USIC0_CH0_PCR_ASCMode_CDEN.h"
#include "../enums/USIC0_CH0_PCR_ASCMode_IDM.h"
#include "../enums/USIC0_CH0_PCR_ASCMode_MCLK.h"
#include "../enums/USIC0_CH0_PCR_ASCMode_PL.h"
#include "../enums/USIC0_CH0_PCR_ASCMode_RSTEN.h"
#include "../enums/USIC0_CH0_PCR_ASCMode_SMD.h"
#include "../enums/USIC0_CH0_PCR_ASCMode_STPB.h"
#include "../enums/USIC0_CH0_PCR_ASCMode_TSTEN.h"
#include "../enums/USIC0_CH0_PCR_IICMode_ACK00.h"
#include "../enums/USIC0_CH0_PCR_IICMode_MCLK.h"
#include "../enums/USIC0_CH0_PCR_IICMode_SACKDIS.h"
#include "../enums/USIC0_CH0_PCR_IICMode_STIM.h"
#include "../enums/USIC0_CH0_PCR_IISMode_DTEN.h"
#include "../enums/USIC0_CH0_PCR_IISMode_DX2TIEN.h"
#include "../enums/USIC0_CH0_PCR_IISMode_ENDIEN.h"
#include "../enums/USIC0_CH0_PCR_IISMode_SELINV.h"
#include "../enums/USIC0_CH0_PCR_IISMode_WAFEIEN.h"
#include "../enums/USIC0_CH0_PCR_IISMode_WAGEN.h"
#include "../enums/USIC0_CH0_PCR_IISMode_WAREIEN.h"
#include "../enums/USIC0_CH0_PCR_SSCMode_DX2TIEN.h"
#include "../enums/USIC0_CH0_PCR_SSCMode_FEM.h"
#include "../enums/USIC0_CH0_PCR_SSCMode_MCLK.h"
#include "../enums/USIC0_CH0_PCR_SSCMode_MSLSEN.h"
#include "../enums/USIC0_CH0_PCR_SSCMode_MSLSIEN.h"
#include "../enums/USIC0_CH0_PCR_SSCMode_PARIEN.h"
#include "../enums/USIC0_CH0_PCR_SSCMode_SELCTR.h"
#include "../enums/USIC0_CH0_PCR_SSCMode_SELINV.h"
#include "../enums/USIC0_CH0_PCR_SSCMode_SELO.h"
#include "../enums/USIC0_CH0_PCR_SSCMode_SLPHSEL.h"
#include "../enums/USIC0_CH0_PCR_SSCMode_TIWEN.h"
#include "../enums/USIC0_CH0_PSCR_CAIF.h"
#include "../enums/USIC0_CH0_PSCR_CBRGIF.h"
#include "../enums/USIC0_CH0_PSCR_CDLIF.h"
#include "../enums/USIC0_CH0_PSCR_CRIF.h"
#include "../enums/USIC0_CH0_PSCR_CRSIF.h"
#include "../enums/USIC0_CH0_PSCR_CST9.h"
#include "../enums/USIC0_CH0_PSCR_CTBIF.h"
#include "../enums/USIC0_CH0_PSCR_CTSIF.h"
#include "../enums/USIC0_CH0_PSR_ASCMode_BUSY.h"
#include "../enums/USIC0_CH0_PSR_ASCMode_COL.h"
#include "../enums/USIC0_CH0_PSR_ASCMode_FER1.h"
#include "../enums/USIC0_CH0_PSR_ASCMode_RXIDLE.h"
#include "../enums/USIC0_CH0_PSR_ASCMode_TFF.h"
#include "../enums/USIC0_CH0_PSR_ASCMode_TXIDLE.h"
#include "../enums/USIC0_CH0_PSR_BRGIF.h"
#include "../enums/USIC0_CH0_PSR_IICMode_ACK.h"
#include "../enums/USIC0_CH0_PSR_IICMode_ARL.h"
#include "../enums/USIC0_CH0_PSR_IICMode_SLSEL.h"
#include "../enums/USIC0_CH0_PSR_IICMode_WTDF.h"
#include "../enums/USIC0_CH0_PSR_IISMode_END.h"
#include "../enums/USIC0_CH0_PSR_IISMode_WARE.h"
#include "../enums/USIC0_CH0_PSR_SSCMode_MSLS.h"
#include "../enums/USIC0_CH0_PSR_SSCMode_MSLSEV.h"
#include "../enums/USIC0_CH0_PSR_SSCMode_PARERR.h"
#include "../enums/USIC0_CH0_RBCTR_LOF.h"
#include "../enums/USIC0_CH0_RBCTR_RCIM.h"
#include "../enums/USIC0_CH0_RBCTR_RNM.h"
#include "../enums/USIC0_CH0_RBCTR_SRBTM.h"
#include "../enums/USIC0_CH0_RBUF01SR_DS1.h"
#include "../enums/USIC0_CH0_RBUF01SR_PERR1.h"
#include "../enums/USIC0_CH0_RBUF01SR_RDV11.h"
#include "../enums/USIC0_CH0_RBUF01SR_SOF1.h"
#include "../enums/USIC0_CH0_RBUF01SR_WLEN1.h"
#include "../enums/USIC0_CH0_SCTR_DOCFG.h"
#include "../enums/USIC0_CH0_SCTR_DSM.h"
#include "../enums/USIC0_CH0_SCTR_HPCDIR.h"
#include "../enums/USIC0_CH0_SCTR_SDIR.h"
#include "../enums/USIC0_CH0_SCTR_TRM.h"
#include "../enums/USIC0_CH0_SCTR_WLE.h"
#include "../enums/USIC0_CH0_TBCTR_LOF.h"
#include "../enums/USIC0_CH0_TBCTR_SIZE.h"
#include "../enums/USIC0_CH0_TBCTR_STBTM.h"
#include "../enums/USIC0_CH0_TCSR_EOF.h"
#include "../enums/USIC0_CH0_TCSR_HPCMD.h"
#include "../enums/USIC0_CH0_TCSR_SELMD.h"
#include "../enums/USIC0_CH0_TCSR_SOF.h"
#include "../enums/USIC0_CH0_TCSR_TDEN.h"
#include "../enums/USIC0_CH0_TCSR_TDSSM.h"
#include "../enums/USIC0_CH0_TCSR_TDV.h"
#include "../enums/USIC0_CH0_TCSR_TDVTR.h"
#include "../enums/USIC0_CH0_TCSR_TE.h"
#include "../enums/USIC0_CH0_TCSR_TSOF.h"
#include "../enums/USIC0_CH0_TCSR_TV.h"
#include "../enums/USIC0_CH0_TCSR_TVC.h"
#include "../enums/USIC0_CH0_TCSR_WA.h"
#include "../enums/USIC0_CH0_TRBSCR_CARBI.h"
#include "../enums/USIC0_CH0_TRBSCR_CBDV.h"
#include "../enums/USIC0_CH0_TRBSCR_CRBERI.h"
#include "../enums/USIC0_CH0_TRBSCR_CSRBI.h"
#include "../enums/USIC0_CH0_TRBSCR_CSTBI.h"
#include "../enums/USIC0_CH0_TRBSCR_CTBERI.h"
#include "../enums/USIC0_CH0_TRBSCR_FLUSHRB.h"
#include "../enums/USIC0_CH0_TRBSCR_FLUSHTB.h"
#include "../enums/USIC0_CH0_TRBSR_RBUS.h"
#include "../enums/USIC0_CH0_TRBSR_STBT.h"
#include "../enums/USIC0_CH0_TRBSR_TBUS.h"
#include "../enums/USIC0_CH0_TRBSR_TEMPTY.h"
#include "../enums/USIC0_CH0_TRBSR_TFULL.h"
#include "../ifgen/common.h"

namespace XMC4700
{

/**
 * Universal Serial Interface Controller 0
 */
struct [[gnu::packed]] usic0_ch0
{
    /* Constant attributes. */
    static constexpr std::size_t size = 512; /*!< usic0_ch0's size in bytes. */

    /* Fields. */
    union {
        uint32_t PCR;         /* (read-write) Protocol Control Register */
        uint32_t PCR_ASCMode; /* (read-write) Protocol Control Register [ASC
                                 Mode] */
        uint32_t PCR_SSCMode; /* (read-write) Protocol Control Register [SSC
                                 Mode] */
        uint32_t PCR_IICMode; /* (read-write) Protocol Control Register [IIC
                                 Mode] */
        uint32_t PCR_IISMode; /* (read-write) Protocol Control Register [IIS
                                 Mode] */
    };
    union {
        uint32_t PSR; /* (read-write) Protocol Status Register */
        uint32_t
            PSR_ASCMode; /* (read-write) Protocol Status Register [ASC Mode] */
        uint32_t
            PSR_SSCMode; /* (read-write) Protocol Status Register [SSC Mode] */
        uint32_t
            PSR_IICMode; /* (read-write) Protocol Status Register [IIC Mode] */
        uint32_t
            PSR_IISMode; /* (read-write) Protocol Status Register [IIS Mode] */
    };
    const uint32_t reserved_padding0 = {};
    const uint32_t CCFG =
        {}; /*!< (read-only) Channel Configuration Register */
    const uint32_t reserved_padding1 = {};
    uint32_t KSCFG; /*!< (read-write) Kernel State Configuration Register */
    uint32_t FDR;   /*!< (read-write) Fractional Divider Register */
    uint32_t BRG;   /*!< (read-write) Baud Rate Generator Register */
    uint32_t INPR;  /*!< (read-write) Interrupt Node Pointer Register */
    uint32_t DX0CR; /*!< (read-write) Input Control Register 0 */
    uint32_t DX1CR; /*!< (read-write) Input Control Register 1 */
    uint32_t DX2CR; /*!< (read-write) Input Control Register 2 */
    uint32_t DX3CR; /*!< (read-write) Input Control Register 3 */
    uint32_t DX4CR; /*!< (read-write) Input Control Register 4 */
    uint32_t DX5CR; /*!< (read-write) Input Control Register 5 */
    uint32_t SCTR;  /*!< (read-write) Shift Control Register */
    uint32_t TCSR;  /*!< (read-write) Transmit Control/Status Register */
    uint32_t CCR;   /*!< (read-write) Channel Control Register */
    uint32_t CMTR;  /*!< (read-write) Capture Mode Timer Register */
    uint32_t PSCR;  /*!< (write-only) Protocol Status Clear Register */
    const uint32_t RBUFSR =
        {}; /*!< (read-only) Receiver Buffer Status Register */
    const uint32_t RBUF = {}; /*!< (read-only) Receiver Buffer Register */
    const uint32_t RBUFD =
        {}; /*!< (read-only) Receiver Buffer Register for Debugger */
    const uint32_t RBUF0 = {}; /*!< (read-only) Receiver Buffer Register 0 */
    const uint32_t RBUF1 = {}; /*!< (read-only) Receiver Buffer Register 1 */
    const uint32_t RBUF01SR =
        {};       /*!< (read-only) Receiver Buffer 01 Status Register */
    uint32_t FMR; /*!< (write-only) Flag Modification Register */
    static constexpr std::size_t reserved_padding2_length = 5;
    const uint32_t reserved_padding2[reserved_padding2_length] = {};
    static constexpr std::size_t TBUF_length = 32;
    uint32_t TBUF[TBUF_length]; /*!< (read-write) Transmit Buffer */
    uint32_t BYP;               /*!< (read-write) Bypass Data Register */
    uint32_t BYPCR;             /*!< (read-write) Bypass Control Register */
    uint32_t TBCTR; /*!< (read-write) Transmitter Buffer Control Register */
    uint32_t RBCTR; /*!< (read-write) Receiver Buffer Control Register */
    const uint32_t TRBPTR =
        {}; /*!< (read-only) Transmit/Receive Buffer Pointer Register */
    uint32_t
        TRBSR; /*!< (read-write) Transmit/Receive Buffer Status Register */
    uint32_t TRBSCR; /*!< (write-only) Transmit/Receive Buffer Status Clear
                        Register */
    const uint32_t OUTR =
        {}; /*!< (read-only) Receiver Buffer Output Register */
    const uint32_t OUTDR =
        {}; /*!< (read-only) Receiver Buffer Output Register L for Debugger */
    static constexpr std::size_t reserved_padding3_length = 23;
    const uint32_t reserved_padding3[reserved_padding3_length] = {};
    static constexpr std::size_t IN_length = 32;
    uint32_t IN[IN_length]; /*!< (write-only) Transmit FIFO Buffer */

    /* Methods. */

    /**
     * Get CCFG's TB bit.
     */
    inline USIC0_CH0_CCFG_TB get_CCFG_TB() volatile
    {
        return USIC0_CH0_CCFG_TB(CCFG & (1u << 7u));
    }

    /**
     * Get CCFG's RB bit.
     */
    inline USIC0_CH0_CCFG_TB get_CCFG_RB() volatile
    {
        return USIC0_CH0_CCFG_TB(CCFG & (1u << 6u));
    }

    /**
     * Get CCFG's IIS bit.
     */
    inline USIC0_CH0_CCFG_TB get_CCFG_IIS() volatile
    {
        return USIC0_CH0_CCFG_TB(CCFG & (1u << 3u));
    }

    /**
     * Get CCFG's IIC bit.
     */
    inline USIC0_CH0_CCFG_TB get_CCFG_IIC() volatile
    {
        return USIC0_CH0_CCFG_TB(CCFG & (1u << 2u));
    }

    /**
     * Get CCFG's ASC bit.
     */
    inline USIC0_CH0_CCFG_TB get_CCFG_ASC() volatile
    {
        return USIC0_CH0_CCFG_TB(CCFG & (1u << 1u));
    }

    /**
     * Get CCFG's SSC bit.
     */
    inline USIC0_CH0_CCFG_TB get_CCFG_SSC() volatile
    {
        return USIC0_CH0_CCFG_TB(CCFG & (1u << 0u));
    }

    /**
     * Get all of CCFG's bit fields.
     */
    inline void get_CCFG(USIC0_CH0_CCFG_TB &TB, USIC0_CH0_CCFG_TB &RB,
                         USIC0_CH0_CCFG_TB &IIS, USIC0_CH0_CCFG_TB &IIC,
                         USIC0_CH0_CCFG_TB &ASC,
                         USIC0_CH0_CCFG_TB &SSC) volatile
    {
        uint32_t curr = CCFG;

        TB = USIC0_CH0_CCFG_TB(curr & (1u << 7u));
        RB = USIC0_CH0_CCFG_TB(curr & (1u << 6u));
        IIS = USIC0_CH0_CCFG_TB(curr & (1u << 3u));
        IIC = USIC0_CH0_CCFG_TB(curr & (1u << 2u));
        ASC = USIC0_CH0_CCFG_TB(curr & (1u << 1u));
        SSC = USIC0_CH0_CCFG_TB(curr & (1u << 0u));
    }

    /**
     * Set KSCFG's BPSUM bit.
     *
     * Bit Protection for SUMCFG
     */
    inline void set_KSCFG_BPSUM() volatile
    {
        KSCFG |= 1u << 11u;
    }

    /**
     * Clear KSCFG's BPSUM bit.
     *
     * Bit Protection for SUMCFG
     */
    inline void clear_KSCFG_BPSUM() volatile
    {
        KSCFG &= ~(1u << 11u);
    }

    /**
     * Toggle KSCFG's BPSUM bit.
     *
     * Bit Protection for SUMCFG
     */
    inline void toggle_KSCFG_BPSUM() volatile
    {
        KSCFG ^= 1u << 11u;
    }

    /**
     * Get KSCFG's SUMCFG field.
     */
    inline uint8_t get_KSCFG_SUMCFG() volatile
    {
        return (KSCFG >> 8u) & 0b11u;
    }

    /**
     * Set KSCFG's SUMCFG field.
     *
     * Suspend Mode Configuration
     */
    inline void set_KSCFG_SUMCFG(uint8_t value) volatile
    {
        uint32_t curr = KSCFG;

        curr &= ~(0b11u << 8u);
        curr |= (value & 0b11u) << 8u;

        KSCFG = curr;
    }

    /**
     * Set KSCFG's BPNOM bit.
     *
     * Bit Protection for NOMCFG
     */
    inline void set_KSCFG_BPNOM() volatile
    {
        KSCFG |= 1u << 7u;
    }

    /**
     * Clear KSCFG's BPNOM bit.
     *
     * Bit Protection for NOMCFG
     */
    inline void clear_KSCFG_BPNOM() volatile
    {
        KSCFG &= ~(1u << 7u);
    }

    /**
     * Toggle KSCFG's BPNOM bit.
     *
     * Bit Protection for NOMCFG
     */
    inline void toggle_KSCFG_BPNOM() volatile
    {
        KSCFG ^= 1u << 7u;
    }

    /**
     * Get KSCFG's NOMCFG field.
     */
    inline USIC0_CH0_KSCFG_NOMCFG get_KSCFG_NOMCFG() volatile
    {
        return USIC0_CH0_KSCFG_NOMCFG((KSCFG >> 4u) & 0b11u);
    }

    /**
     * Set KSCFG's NOMCFG field.
     *
     * Normal Operation Mode Configuration
     */
    inline void set_KSCFG_NOMCFG(USIC0_CH0_KSCFG_NOMCFG value) volatile
    {
        uint32_t curr = KSCFG;

        curr &= ~(0b11u << 4u);
        curr |= (std::to_underlying(value) & 0b11u) << 4u;

        KSCFG = curr;
    }

    /**
     * Set KSCFG's BPMODEN bit.
     *
     * Bit Protection for MODEN
     */
    inline void set_KSCFG_BPMODEN() volatile
    {
        KSCFG |= 1u << 1u;
    }

    /**
     * Clear KSCFG's BPMODEN bit.
     *
     * Bit Protection for MODEN
     */
    inline void clear_KSCFG_BPMODEN() volatile
    {
        KSCFG &= ~(1u << 1u);
    }

    /**
     * Toggle KSCFG's BPMODEN bit.
     *
     * Bit Protection for MODEN
     */
    inline void toggle_KSCFG_BPMODEN() volatile
    {
        KSCFG ^= 1u << 1u;
    }

    /**
     * Get KSCFG's MODEN bit.
     */
    inline USIC0_CH0_KSCFG_MODEN get_KSCFG_MODEN() volatile
    {
        return USIC0_CH0_KSCFG_MODEN(KSCFG & (1u << 0u));
    }

    /**
     * Set KSCFG's MODEN bit.
     *
     * Module Enable
     */
    inline void set_KSCFG_MODEN() volatile
    {
        KSCFG |= 1u << 0u;
    }

    /**
     * Clear KSCFG's MODEN bit.
     *
     * Module Enable
     */
    inline void clear_KSCFG_MODEN() volatile
    {
        KSCFG &= ~(1u << 0u);
    }

    /**
     * Toggle KSCFG's MODEN bit.
     *
     * Module Enable
     */
    inline void toggle_KSCFG_MODEN() volatile
    {
        KSCFG ^= 1u << 0u;
    }

    /**
     * Get all of KSCFG's bit fields.
     */
    inline void get_KSCFG(uint8_t &SUMCFG, USIC0_CH0_KSCFG_NOMCFG &NOMCFG,
                          USIC0_CH0_KSCFG_MODEN &MODEN) volatile
    {
        uint32_t curr = KSCFG;

        SUMCFG = (curr >> 8u) & 0b11u;
        NOMCFG = USIC0_CH0_KSCFG_NOMCFG((curr >> 4u) & 0b11u);
        MODEN = USIC0_CH0_KSCFG_MODEN(curr & (1u << 0u));
    }

    /**
     * Set all of KSCFG's bit fields.
     *
     * (read-write) Kernel State Configuration Register
     */
    inline void set_KSCFG(USIC0_CH0_KSCFG_BPSUM BPSUM, uint8_t SUMCFG,
                          USIC0_CH0_KSCFG_BPSUM BPNOM,
                          USIC0_CH0_KSCFG_NOMCFG NOMCFG,
                          USIC0_CH0_KSCFG_BPSUM BPMODEN,
                          USIC0_CH0_KSCFG_MODEN MODEN) volatile
    {
        uint32_t curr = KSCFG;

        curr &= ~(0b1u << 11u);
        curr |= (std::to_underlying(BPSUM) & 0b1u) << 11u;
        curr &= ~(0b11u << 8u);
        curr |= (SUMCFG & 0b11u) << 8u;
        curr &= ~(0b1u << 7u);
        curr |= (std::to_underlying(BPNOM) & 0b1u) << 7u;
        curr &= ~(0b11u << 4u);
        curr |= (std::to_underlying(NOMCFG) & 0b11u) << 4u;
        curr &= ~(0b1u << 1u);
        curr |= (std::to_underlying(BPMODEN) & 0b1u) << 1u;
        curr &= ~(0b1u << 0u);
        curr |= (std::to_underlying(MODEN) & 0b1u) << 0u;

        KSCFG = curr;
    }

    /**
     * Get FDR's RESULT field.
     */
    inline uint16_t get_FDR_RESULT() volatile
    {
        return (FDR >> 16u) & 0b1111111111u;
    }

    /**
     * Get FDR's DM field.
     */
    inline USIC0_CH0_FDR_DM get_FDR_DM() volatile
    {
        return USIC0_CH0_FDR_DM((FDR >> 14u) & 0b11u);
    }

    /**
     * Set FDR's DM field.
     *
     * Divider Mode
     */
    inline void set_FDR_DM(USIC0_CH0_FDR_DM value) volatile
    {
        uint32_t curr = FDR;

        curr &= ~(0b11u << 14u);
        curr |= (std::to_underlying(value) & 0b11u) << 14u;

        FDR = curr;
    }

    /**
     * Get FDR's STEP field.
     */
    inline uint16_t get_FDR_STEP() volatile
    {
        return (FDR >> 0u) & 0b1111111111u;
    }

    /**
     * Set FDR's STEP field.
     *
     * Step Value
     */
    inline void set_FDR_STEP(uint16_t value) volatile
    {
        uint32_t curr = FDR;

        curr &= ~(0b1111111111u << 0u);
        curr |= (value & 0b1111111111u) << 0u;

        FDR = curr;
    }

    /**
     * Get all of FDR's bit fields.
     */
    inline void get_FDR(uint16_t &RESULT, USIC0_CH0_FDR_DM &DM,
                        uint16_t &STEP) volatile
    {
        uint32_t curr = FDR;

        RESULT = (curr >> 16u) & 0b1111111111u;
        DM = USIC0_CH0_FDR_DM((curr >> 14u) & 0b11u);
        STEP = (curr >> 0u) & 0b1111111111u;
    }

    /**
     * Set all of FDR's bit fields.
     *
     * (read-write) Fractional Divider Register
     */
    inline void set_FDR(USIC0_CH0_FDR_DM DM, uint16_t STEP) volatile
    {
        uint32_t curr = FDR;

        curr &= ~(0b11u << 14u);
        curr |= (std::to_underlying(DM) & 0b11u) << 14u;
        curr &= ~(0b1111111111u << 0u);
        curr |= (STEP & 0b1111111111u) << 0u;

        FDR = curr;
    }

    /**
     * Get BRG's SCLKCFG field.
     */
    inline USIC0_CH0_BRG_SCLKCFG get_BRG_SCLKCFG() volatile
    {
        return USIC0_CH0_BRG_SCLKCFG((BRG >> 30u) & 0b11u);
    }

    /**
     * Set BRG's SCLKCFG field.
     *
     * Shift Clock Output Configuration
     */
    inline void set_BRG_SCLKCFG(USIC0_CH0_BRG_SCLKCFG value) volatile
    {
        uint32_t curr = BRG;

        curr &= ~(0b11u << 30u);
        curr |= (std::to_underlying(value) & 0b11u) << 30u;

        BRG = curr;
    }

    /**
     * Get BRG's MCLKCFG bit.
     */
    inline USIC0_CH0_BRG_MCLKCFG get_BRG_MCLKCFG() volatile
    {
        return USIC0_CH0_BRG_MCLKCFG(BRG & (1u << 29u));
    }

    /**
     * Set BRG's MCLKCFG bit.
     *
     * Master Clock Configuration
     */
    inline void set_BRG_MCLKCFG() volatile
    {
        BRG |= 1u << 29u;
    }

    /**
     * Clear BRG's MCLKCFG bit.
     *
     * Master Clock Configuration
     */
    inline void clear_BRG_MCLKCFG() volatile
    {
        BRG &= ~(1u << 29u);
    }

    /**
     * Toggle BRG's MCLKCFG bit.
     *
     * Master Clock Configuration
     */
    inline void toggle_BRG_MCLKCFG() volatile
    {
        BRG ^= 1u << 29u;
    }

    /**
     * Get BRG's SCLKOSEL bit.
     */
    inline USIC0_CH0_BRG_SCLKOSEL get_BRG_SCLKOSEL() volatile
    {
        return USIC0_CH0_BRG_SCLKOSEL(BRG & (1u << 28u));
    }

    /**
     * Set BRG's SCLKOSEL bit.
     *
     * Shift Clock Output Select
     */
    inline void set_BRG_SCLKOSEL() volatile
    {
        BRG |= 1u << 28u;
    }

    /**
     * Clear BRG's SCLKOSEL bit.
     *
     * Shift Clock Output Select
     */
    inline void clear_BRG_SCLKOSEL() volatile
    {
        BRG &= ~(1u << 28u);
    }

    /**
     * Toggle BRG's SCLKOSEL bit.
     *
     * Shift Clock Output Select
     */
    inline void toggle_BRG_SCLKOSEL() volatile
    {
        BRG ^= 1u << 28u;
    }

    /**
     * Get BRG's PDIV field.
     */
    inline uint16_t get_BRG_PDIV() volatile
    {
        return (BRG >> 16u) & 0b1111111111u;
    }

    /**
     * Set BRG's PDIV field.
     *
     * Divider Mode: Divider Factor to Generate fPDIV
     */
    inline void set_BRG_PDIV(uint16_t value) volatile
    {
        uint32_t curr = BRG;

        curr &= ~(0b1111111111u << 16u);
        curr |= (value & 0b1111111111u) << 16u;

        BRG = curr;
    }

    /**
     * Get BRG's DCTQ field.
     */
    inline uint8_t get_BRG_DCTQ() volatile
    {
        return (BRG >> 10u) & 0b11111u;
    }

    /**
     * Set BRG's DCTQ field.
     *
     * Denominator for Time Quanta Counter
     */
    inline void set_BRG_DCTQ(uint8_t value) volatile
    {
        uint32_t curr = BRG;

        curr &= ~(0b11111u << 10u);
        curr |= (value & 0b11111u) << 10u;

        BRG = curr;
    }

    /**
     * Get BRG's PCTQ field.
     */
    inline uint8_t get_BRG_PCTQ() volatile
    {
        return (BRG >> 8u) & 0b11u;
    }

    /**
     * Set BRG's PCTQ field.
     *
     * Pre-Divider for Time Quanta Counter
     */
    inline void set_BRG_PCTQ(uint8_t value) volatile
    {
        uint32_t curr = BRG;

        curr &= ~(0b11u << 8u);
        curr |= (value & 0b11u) << 8u;

        BRG = curr;
    }

    /**
     * Get BRG's CTQSEL field.
     */
    inline USIC0_CH0_BRG_CTQSEL get_BRG_CTQSEL() volatile
    {
        return USIC0_CH0_BRG_CTQSEL((BRG >> 6u) & 0b11u);
    }

    /**
     * Set BRG's CTQSEL field.
     *
     * Input Selection for CTQ
     */
    inline void set_BRG_CTQSEL(USIC0_CH0_BRG_CTQSEL value) volatile
    {
        uint32_t curr = BRG;

        curr &= ~(0b11u << 6u);
        curr |= (std::to_underlying(value) & 0b11u) << 6u;

        BRG = curr;
    }

    /**
     * Get BRG's PPPEN bit.
     */
    inline USIC0_CH0_BRG_PPPEN get_BRG_PPPEN() volatile
    {
        return USIC0_CH0_BRG_PPPEN(BRG & (1u << 4u));
    }

    /**
     * Set BRG's PPPEN bit.
     *
     * Enable 2:1 Divider for fPPP
     */
    inline void set_BRG_PPPEN() volatile
    {
        BRG |= 1u << 4u;
    }

    /**
     * Clear BRG's PPPEN bit.
     *
     * Enable 2:1 Divider for fPPP
     */
    inline void clear_BRG_PPPEN() volatile
    {
        BRG &= ~(1u << 4u);
    }

    /**
     * Toggle BRG's PPPEN bit.
     *
     * Enable 2:1 Divider for fPPP
     */
    inline void toggle_BRG_PPPEN() volatile
    {
        BRG ^= 1u << 4u;
    }

    /**
     * Get BRG's TMEN bit.
     */
    inline USIC0_CH0_BRG_TMEN get_BRG_TMEN() volatile
    {
        return USIC0_CH0_BRG_TMEN(BRG & (1u << 3u));
    }

    /**
     * Set BRG's TMEN bit.
     *
     * Timing Measurement Enable
     */
    inline void set_BRG_TMEN() volatile
    {
        BRG |= 1u << 3u;
    }

    /**
     * Clear BRG's TMEN bit.
     *
     * Timing Measurement Enable
     */
    inline void clear_BRG_TMEN() volatile
    {
        BRG &= ~(1u << 3u);
    }

    /**
     * Toggle BRG's TMEN bit.
     *
     * Timing Measurement Enable
     */
    inline void toggle_BRG_TMEN() volatile
    {
        BRG ^= 1u << 3u;
    }

    /**
     * Get BRG's CLKSEL field.
     */
    inline USIC0_CH0_BRG_CLKSEL get_BRG_CLKSEL() volatile
    {
        return USIC0_CH0_BRG_CLKSEL((BRG >> 0u) & 0b11u);
    }

    /**
     * Set BRG's CLKSEL field.
     *
     * Clock Selection
     */
    inline void set_BRG_CLKSEL(USIC0_CH0_BRG_CLKSEL value) volatile
    {
        uint32_t curr = BRG;

        curr &= ~(0b11u << 0u);
        curr |= (std::to_underlying(value) & 0b11u) << 0u;

        BRG = curr;
    }

    /**
     * Get all of BRG's bit fields.
     */
    inline void get_BRG(USIC0_CH0_BRG_SCLKCFG &SCLKCFG,
                        USIC0_CH0_BRG_MCLKCFG &MCLKCFG,
                        USIC0_CH0_BRG_SCLKOSEL &SCLKOSEL, uint16_t &PDIV,
                        uint8_t &DCTQ, uint8_t &PCTQ,
                        USIC0_CH0_BRG_CTQSEL &CTQSEL,
                        USIC0_CH0_BRG_PPPEN &PPPEN, USIC0_CH0_BRG_TMEN &TMEN,
                        USIC0_CH0_BRG_CLKSEL &CLKSEL) volatile
    {
        uint32_t curr = BRG;

        SCLKCFG = USIC0_CH0_BRG_SCLKCFG((curr >> 30u) & 0b11u);
        MCLKCFG = USIC0_CH0_BRG_MCLKCFG(curr & (1u << 29u));
        SCLKOSEL = USIC0_CH0_BRG_SCLKOSEL(curr & (1u << 28u));
        PDIV = (curr >> 16u) & 0b1111111111u;
        DCTQ = (curr >> 10u) & 0b11111u;
        PCTQ = (curr >> 8u) & 0b11u;
        CTQSEL = USIC0_CH0_BRG_CTQSEL((curr >> 6u) & 0b11u);
        PPPEN = USIC0_CH0_BRG_PPPEN(curr & (1u << 4u));
        TMEN = USIC0_CH0_BRG_TMEN(curr & (1u << 3u));
        CLKSEL = USIC0_CH0_BRG_CLKSEL((curr >> 0u) & 0b11u);
    }

    /**
     * Set all of BRG's bit fields.
     *
     * (read-write) Baud Rate Generator Register
     */
    inline void set_BRG(USIC0_CH0_BRG_SCLKCFG SCLKCFG,
                        USIC0_CH0_BRG_MCLKCFG MCLKCFG,
                        USIC0_CH0_BRG_SCLKOSEL SCLKOSEL, uint16_t PDIV,
                        uint8_t DCTQ, uint8_t PCTQ,
                        USIC0_CH0_BRG_CTQSEL CTQSEL, USIC0_CH0_BRG_PPPEN PPPEN,
                        USIC0_CH0_BRG_TMEN TMEN,
                        USIC0_CH0_BRG_CLKSEL CLKSEL) volatile
    {
        uint32_t curr = BRG;

        curr &= ~(0b11u << 30u);
        curr |= (std::to_underlying(SCLKCFG) & 0b11u) << 30u;
        curr &= ~(0b1u << 29u);
        curr |= (std::to_underlying(MCLKCFG) & 0b1u) << 29u;
        curr &= ~(0b1u << 28u);
        curr |= (std::to_underlying(SCLKOSEL) & 0b1u) << 28u;
        curr &= ~(0b1111111111u << 16u);
        curr |= (PDIV & 0b1111111111u) << 16u;
        curr &= ~(0b11111u << 10u);
        curr |= (DCTQ & 0b11111u) << 10u;
        curr &= ~(0b11u << 8u);
        curr |= (PCTQ & 0b11u) << 8u;
        curr &= ~(0b11u << 6u);
        curr |= (std::to_underlying(CTQSEL) & 0b11u) << 6u;
        curr &= ~(0b1u << 4u);
        curr |= (std::to_underlying(PPPEN) & 0b1u) << 4u;
        curr &= ~(0b1u << 3u);
        curr |= (std::to_underlying(TMEN) & 0b1u) << 3u;
        curr &= ~(0b11u << 0u);
        curr |= (std::to_underlying(CLKSEL) & 0b11u) << 0u;

        BRG = curr;
    }

    /**
     * Get INPR's PINP field.
     */
    inline uint8_t get_INPR_PINP() volatile
    {
        return (INPR >> 16u) & 0b111u;
    }

    /**
     * Set INPR's PINP field.
     *
     * Transmit Shift Interrupt Node Pointer
     */
    inline void set_INPR_PINP(uint8_t value) volatile
    {
        uint32_t curr = INPR;

        curr &= ~(0b111u << 16u);
        curr |= (value & 0b111u) << 16u;

        INPR = curr;
    }

    /**
     * Get INPR's AINP field.
     */
    inline uint8_t get_INPR_AINP() volatile
    {
        return (INPR >> 12u) & 0b111u;
    }

    /**
     * Set INPR's AINP field.
     *
     * Alternative Receive Interrupt Node Pointer
     */
    inline void set_INPR_AINP(uint8_t value) volatile
    {
        uint32_t curr = INPR;

        curr &= ~(0b111u << 12u);
        curr |= (value & 0b111u) << 12u;

        INPR = curr;
    }

    /**
     * Get INPR's RINP field.
     */
    inline uint8_t get_INPR_RINP() volatile
    {
        return (INPR >> 8u) & 0b111u;
    }

    /**
     * Set INPR's RINP field.
     *
     * Receive Interrupt Node Pointer
     */
    inline void set_INPR_RINP(uint8_t value) volatile
    {
        uint32_t curr = INPR;

        curr &= ~(0b111u << 8u);
        curr |= (value & 0b111u) << 8u;

        INPR = curr;
    }

    /**
     * Get INPR's TBINP field.
     */
    inline uint8_t get_INPR_TBINP() volatile
    {
        return (INPR >> 4u) & 0b111u;
    }

    /**
     * Set INPR's TBINP field.
     *
     * Transmit Buffer Interrupt Node Pointer
     */
    inline void set_INPR_TBINP(uint8_t value) volatile
    {
        uint32_t curr = INPR;

        curr &= ~(0b111u << 4u);
        curr |= (value & 0b111u) << 4u;

        INPR = curr;
    }

    /**
     * Get INPR's TSINP field.
     */
    inline USIC0_CH0_INPR_TSINP get_INPR_TSINP() volatile
    {
        return USIC0_CH0_INPR_TSINP((INPR >> 0u) & 0b111u);
    }

    /**
     * Set INPR's TSINP field.
     *
     * Transmit Shift Interrupt Node Pointer
     */
    inline void set_INPR_TSINP(USIC0_CH0_INPR_TSINP value) volatile
    {
        uint32_t curr = INPR;

        curr &= ~(0b111u << 0u);
        curr |= (std::to_underlying(value) & 0b111u) << 0u;

        INPR = curr;
    }

    /**
     * Get all of INPR's bit fields.
     */
    inline void get_INPR(uint8_t &PINP, uint8_t &AINP, uint8_t &RINP,
                         uint8_t &TBINP, USIC0_CH0_INPR_TSINP &TSINP) volatile
    {
        uint32_t curr = INPR;

        PINP = (curr >> 16u) & 0b111u;
        AINP = (curr >> 12u) & 0b111u;
        RINP = (curr >> 8u) & 0b111u;
        TBINP = (curr >> 4u) & 0b111u;
        TSINP = USIC0_CH0_INPR_TSINP((curr >> 0u) & 0b111u);
    }

    /**
     * Set all of INPR's bit fields.
     *
     * (read-write) Interrupt Node Pointer Register
     */
    inline void set_INPR(uint8_t PINP, uint8_t AINP, uint8_t RINP,
                         uint8_t TBINP, USIC0_CH0_INPR_TSINP TSINP) volatile
    {
        uint32_t curr = INPR;

        curr &= ~(0b111u << 16u);
        curr |= (PINP & 0b111u) << 16u;
        curr &= ~(0b111u << 12u);
        curr |= (AINP & 0b111u) << 12u;
        curr &= ~(0b111u << 8u);
        curr |= (RINP & 0b111u) << 8u;
        curr &= ~(0b111u << 4u);
        curr |= (TBINP & 0b111u) << 4u;
        curr &= ~(0b111u << 0u);
        curr |= (std::to_underlying(TSINP) & 0b111u) << 0u;

        INPR = curr;
    }

    /**
     * Get DX0CR's DXS bit.
     */
    inline USIC0_CH0_BRG_MCLKCFG get_DX0CR_DXS() volatile
    {
        return USIC0_CH0_BRG_MCLKCFG(DX0CR & (1u << 15u));
    }

    /**
     * Get DX0CR's CM field.
     */
    inline USIC0_CH0_DX0CR_CM get_DX0CR_CM() volatile
    {
        return USIC0_CH0_DX0CR_CM((DX0CR >> 10u) & 0b11u);
    }

    /**
     * Set DX0CR's CM field.
     *
     * Combination Mode
     */
    inline void set_DX0CR_CM(USIC0_CH0_DX0CR_CM value) volatile
    {
        uint32_t curr = DX0CR;

        curr &= ~(0b11u << 10u);
        curr |= (std::to_underlying(value) & 0b11u) << 10u;

        DX0CR = curr;
    }

    /**
     * Get DX0CR's SFSEL bit.
     */
    inline USIC0_CH0_DX0CR_SFSEL get_DX0CR_SFSEL() volatile
    {
        return USIC0_CH0_DX0CR_SFSEL(DX0CR & (1u << 9u));
    }

    /**
     * Set DX0CR's SFSEL bit.
     *
     * Sampling Frequency Selection
     */
    inline void set_DX0CR_SFSEL() volatile
    {
        DX0CR |= 1u << 9u;
    }

    /**
     * Clear DX0CR's SFSEL bit.
     *
     * Sampling Frequency Selection
     */
    inline void clear_DX0CR_SFSEL() volatile
    {
        DX0CR &= ~(1u << 9u);
    }

    /**
     * Toggle DX0CR's SFSEL bit.
     *
     * Sampling Frequency Selection
     */
    inline void toggle_DX0CR_SFSEL() volatile
    {
        DX0CR ^= 1u << 9u;
    }

    /**
     * Get DX0CR's DPOL bit.
     */
    inline USIC0_CH0_DX0CR_DPOL get_DX0CR_DPOL() volatile
    {
        return USIC0_CH0_DX0CR_DPOL(DX0CR & (1u << 8u));
    }

    /**
     * Set DX0CR's DPOL bit.
     *
     * Data Polarity for DXn
     */
    inline void set_DX0CR_DPOL() volatile
    {
        DX0CR |= 1u << 8u;
    }

    /**
     * Clear DX0CR's DPOL bit.
     *
     * Data Polarity for DXn
     */
    inline void clear_DX0CR_DPOL() volatile
    {
        DX0CR &= ~(1u << 8u);
    }

    /**
     * Toggle DX0CR's DPOL bit.
     *
     * Data Polarity for DXn
     */
    inline void toggle_DX0CR_DPOL() volatile
    {
        DX0CR ^= 1u << 8u;
    }

    /**
     * Get DX0CR's DSEN bit.
     */
    inline USIC0_CH0_DX0CR_DSEN get_DX0CR_DSEN() volatile
    {
        return USIC0_CH0_DX0CR_DSEN(DX0CR & (1u << 6u));
    }

    /**
     * Set DX0CR's DSEN bit.
     *
     * Data Synchronization Enable
     */
    inline void set_DX0CR_DSEN() volatile
    {
        DX0CR |= 1u << 6u;
    }

    /**
     * Clear DX0CR's DSEN bit.
     *
     * Data Synchronization Enable
     */
    inline void clear_DX0CR_DSEN() volatile
    {
        DX0CR &= ~(1u << 6u);
    }

    /**
     * Toggle DX0CR's DSEN bit.
     *
     * Data Synchronization Enable
     */
    inline void toggle_DX0CR_DSEN() volatile
    {
        DX0CR ^= 1u << 6u;
    }

    /**
     * Get DX0CR's DFEN bit.
     */
    inline USIC0_CH0_DX0CR_DFEN get_DX0CR_DFEN() volatile
    {
        return USIC0_CH0_DX0CR_DFEN(DX0CR & (1u << 5u));
    }

    /**
     * Set DX0CR's DFEN bit.
     *
     * Digital Filter Enable
     */
    inline void set_DX0CR_DFEN() volatile
    {
        DX0CR |= 1u << 5u;
    }

    /**
     * Clear DX0CR's DFEN bit.
     *
     * Digital Filter Enable
     */
    inline void clear_DX0CR_DFEN() volatile
    {
        DX0CR &= ~(1u << 5u);
    }

    /**
     * Toggle DX0CR's DFEN bit.
     *
     * Digital Filter Enable
     */
    inline void toggle_DX0CR_DFEN() volatile
    {
        DX0CR ^= 1u << 5u;
    }

    /**
     * Get DX0CR's INSW bit.
     */
    inline USIC0_CH0_DX0CR_INSW get_DX0CR_INSW() volatile
    {
        return USIC0_CH0_DX0CR_INSW(DX0CR & (1u << 4u));
    }

    /**
     * Set DX0CR's INSW bit.
     *
     * Input Switch
     */
    inline void set_DX0CR_INSW() volatile
    {
        DX0CR |= 1u << 4u;
    }

    /**
     * Clear DX0CR's INSW bit.
     *
     * Input Switch
     */
    inline void clear_DX0CR_INSW() volatile
    {
        DX0CR &= ~(1u << 4u);
    }

    /**
     * Toggle DX0CR's INSW bit.
     *
     * Input Switch
     */
    inline void toggle_DX0CR_INSW() volatile
    {
        DX0CR ^= 1u << 4u;
    }

    /**
     * Get DX0CR's DSEL field.
     */
    inline USIC0_CH0_DX0CR_DSEL get_DX0CR_DSEL() volatile
    {
        return USIC0_CH0_DX0CR_DSEL((DX0CR >> 0u) & 0b111u);
    }

    /**
     * Set DX0CR's DSEL field.
     *
     * Data Selection for Input Signal
     */
    inline void set_DX0CR_DSEL(USIC0_CH0_DX0CR_DSEL value) volatile
    {
        uint32_t curr = DX0CR;

        curr &= ~(0b111u << 0u);
        curr |= (std::to_underlying(value) & 0b111u) << 0u;

        DX0CR = curr;
    }

    /**
     * Get all of DX0CR's bit fields.
     */
    inline void get_DX0CR(USIC0_CH0_BRG_MCLKCFG &DXS, USIC0_CH0_DX0CR_CM &CM,
                          USIC0_CH0_DX0CR_SFSEL &SFSEL,
                          USIC0_CH0_DX0CR_DPOL &DPOL,
                          USIC0_CH0_DX0CR_DSEN &DSEN,
                          USIC0_CH0_DX0CR_DFEN &DFEN,
                          USIC0_CH0_DX0CR_INSW &INSW,
                          USIC0_CH0_DX0CR_DSEL &DSEL) volatile
    {
        uint32_t curr = DX0CR;

        DXS = USIC0_CH0_BRG_MCLKCFG(curr & (1u << 15u));
        CM = USIC0_CH0_DX0CR_CM((curr >> 10u) & 0b11u);
        SFSEL = USIC0_CH0_DX0CR_SFSEL(curr & (1u << 9u));
        DPOL = USIC0_CH0_DX0CR_DPOL(curr & (1u << 8u));
        DSEN = USIC0_CH0_DX0CR_DSEN(curr & (1u << 6u));
        DFEN = USIC0_CH0_DX0CR_DFEN(curr & (1u << 5u));
        INSW = USIC0_CH0_DX0CR_INSW(curr & (1u << 4u));
        DSEL = USIC0_CH0_DX0CR_DSEL((curr >> 0u) & 0b111u);
    }

    /**
     * Set all of DX0CR's bit fields.
     *
     * (read-write) Input Control Register 0
     */
    inline void set_DX0CR(USIC0_CH0_DX0CR_CM CM, USIC0_CH0_DX0CR_SFSEL SFSEL,
                          USIC0_CH0_DX0CR_DPOL DPOL, USIC0_CH0_DX0CR_DSEN DSEN,
                          USIC0_CH0_DX0CR_DFEN DFEN, USIC0_CH0_DX0CR_INSW INSW,
                          USIC0_CH0_DX0CR_DSEL DSEL) volatile
    {
        uint32_t curr = DX0CR;

        curr &= ~(0b11u << 10u);
        curr |= (std::to_underlying(CM) & 0b11u) << 10u;
        curr &= ~(0b1u << 9u);
        curr |= (std::to_underlying(SFSEL) & 0b1u) << 9u;
        curr &= ~(0b1u << 8u);
        curr |= (std::to_underlying(DPOL) & 0b1u) << 8u;
        curr &= ~(0b1u << 6u);
        curr |= (std::to_underlying(DSEN) & 0b1u) << 6u;
        curr &= ~(0b1u << 5u);
        curr |= (std::to_underlying(DFEN) & 0b1u) << 5u;
        curr &= ~(0b1u << 4u);
        curr |= (std::to_underlying(INSW) & 0b1u) << 4u;
        curr &= ~(0b111u << 0u);
        curr |= (std::to_underlying(DSEL) & 0b111u) << 0u;

        DX0CR = curr;
    }

    /**
     * Get DX1CR's DXS bit.
     */
    inline USIC0_CH0_BRG_MCLKCFG get_DX1CR_DXS() volatile
    {
        return USIC0_CH0_BRG_MCLKCFG(DX1CR & (1u << 15u));
    }

    /**
     * Get DX1CR's CM field.
     */
    inline USIC0_CH0_DX1CR_CM get_DX1CR_CM() volatile
    {
        return USIC0_CH0_DX1CR_CM((DX1CR >> 10u) & 0b11u);
    }

    /**
     * Set DX1CR's CM field.
     *
     * Combination Mode
     */
    inline void set_DX1CR_CM(USIC0_CH0_DX1CR_CM value) volatile
    {
        uint32_t curr = DX1CR;

        curr &= ~(0b11u << 10u);
        curr |= (std::to_underlying(value) & 0b11u) << 10u;

        DX1CR = curr;
    }

    /**
     * Get DX1CR's SFSEL bit.
     */
    inline USIC0_CH0_DX0CR_SFSEL get_DX1CR_SFSEL() volatile
    {
        return USIC0_CH0_DX0CR_SFSEL(DX1CR & (1u << 9u));
    }

    /**
     * Set DX1CR's SFSEL bit.
     *
     * Sampling Frequency Selection
     */
    inline void set_DX1CR_SFSEL() volatile
    {
        DX1CR |= 1u << 9u;
    }

    /**
     * Clear DX1CR's SFSEL bit.
     *
     * Sampling Frequency Selection
     */
    inline void clear_DX1CR_SFSEL() volatile
    {
        DX1CR &= ~(1u << 9u);
    }

    /**
     * Toggle DX1CR's SFSEL bit.
     *
     * Sampling Frequency Selection
     */
    inline void toggle_DX1CR_SFSEL() volatile
    {
        DX1CR ^= 1u << 9u;
    }

    /**
     * Get DX1CR's DPOL bit.
     */
    inline USIC0_CH0_DX0CR_DPOL get_DX1CR_DPOL() volatile
    {
        return USIC0_CH0_DX0CR_DPOL(DX1CR & (1u << 8u));
    }

    /**
     * Set DX1CR's DPOL bit.
     *
     * Data Polarity for DXn
     */
    inline void set_DX1CR_DPOL() volatile
    {
        DX1CR |= 1u << 8u;
    }

    /**
     * Clear DX1CR's DPOL bit.
     *
     * Data Polarity for DXn
     */
    inline void clear_DX1CR_DPOL() volatile
    {
        DX1CR &= ~(1u << 8u);
    }

    /**
     * Toggle DX1CR's DPOL bit.
     *
     * Data Polarity for DXn
     */
    inline void toggle_DX1CR_DPOL() volatile
    {
        DX1CR ^= 1u << 8u;
    }

    /**
     * Get DX1CR's DSEN bit.
     */
    inline USIC0_CH0_DX0CR_DSEN get_DX1CR_DSEN() volatile
    {
        return USIC0_CH0_DX0CR_DSEN(DX1CR & (1u << 6u));
    }

    /**
     * Set DX1CR's DSEN bit.
     *
     * Data Synchronization Enable
     */
    inline void set_DX1CR_DSEN() volatile
    {
        DX1CR |= 1u << 6u;
    }

    /**
     * Clear DX1CR's DSEN bit.
     *
     * Data Synchronization Enable
     */
    inline void clear_DX1CR_DSEN() volatile
    {
        DX1CR &= ~(1u << 6u);
    }

    /**
     * Toggle DX1CR's DSEN bit.
     *
     * Data Synchronization Enable
     */
    inline void toggle_DX1CR_DSEN() volatile
    {
        DX1CR ^= 1u << 6u;
    }

    /**
     * Get DX1CR's DFEN bit.
     */
    inline USIC0_CH0_DX0CR_DFEN get_DX1CR_DFEN() volatile
    {
        return USIC0_CH0_DX0CR_DFEN(DX1CR & (1u << 5u));
    }

    /**
     * Set DX1CR's DFEN bit.
     *
     * Digital Filter Enable
     */
    inline void set_DX1CR_DFEN() volatile
    {
        DX1CR |= 1u << 5u;
    }

    /**
     * Clear DX1CR's DFEN bit.
     *
     * Digital Filter Enable
     */
    inline void clear_DX1CR_DFEN() volatile
    {
        DX1CR &= ~(1u << 5u);
    }

    /**
     * Toggle DX1CR's DFEN bit.
     *
     * Digital Filter Enable
     */
    inline void toggle_DX1CR_DFEN() volatile
    {
        DX1CR ^= 1u << 5u;
    }

    /**
     * Get DX1CR's INSW bit.
     */
    inline USIC0_CH0_DX0CR_INSW get_DX1CR_INSW() volatile
    {
        return USIC0_CH0_DX0CR_INSW(DX1CR & (1u << 4u));
    }

    /**
     * Set DX1CR's INSW bit.
     *
     * Input Switch
     */
    inline void set_DX1CR_INSW() volatile
    {
        DX1CR |= 1u << 4u;
    }

    /**
     * Clear DX1CR's INSW bit.
     *
     * Input Switch
     */
    inline void clear_DX1CR_INSW() volatile
    {
        DX1CR &= ~(1u << 4u);
    }

    /**
     * Toggle DX1CR's INSW bit.
     *
     * Input Switch
     */
    inline void toggle_DX1CR_INSW() volatile
    {
        DX1CR ^= 1u << 4u;
    }

    /**
     * Get DX1CR's DCEN bit.
     */
    inline USIC0_CH0_DX1CR_DCEN get_DX1CR_DCEN() volatile
    {
        return USIC0_CH0_DX1CR_DCEN(DX1CR & (1u << 3u));
    }

    /**
     * Set DX1CR's DCEN bit.
     *
     * Delay Compensation Enable
     */
    inline void set_DX1CR_DCEN() volatile
    {
        DX1CR |= 1u << 3u;
    }

    /**
     * Clear DX1CR's DCEN bit.
     *
     * Delay Compensation Enable
     */
    inline void clear_DX1CR_DCEN() volatile
    {
        DX1CR &= ~(1u << 3u);
    }

    /**
     * Toggle DX1CR's DCEN bit.
     *
     * Delay Compensation Enable
     */
    inline void toggle_DX1CR_DCEN() volatile
    {
        DX1CR ^= 1u << 3u;
    }

    /**
     * Get DX1CR's DSEL field.
     */
    inline USIC0_CH0_DX1CR_DSEL get_DX1CR_DSEL() volatile
    {
        return USIC0_CH0_DX1CR_DSEL((DX1CR >> 0u) & 0b111u);
    }

    /**
     * Set DX1CR's DSEL field.
     *
     * Data Selection for Input Signal
     */
    inline void set_DX1CR_DSEL(USIC0_CH0_DX1CR_DSEL value) volatile
    {
        uint32_t curr = DX1CR;

        curr &= ~(0b111u << 0u);
        curr |= (std::to_underlying(value) & 0b111u) << 0u;

        DX1CR = curr;
    }

    /**
     * Get all of DX1CR's bit fields.
     */
    inline void get_DX1CR(USIC0_CH0_BRG_MCLKCFG &DXS, USIC0_CH0_DX1CR_CM &CM,
                          USIC0_CH0_DX0CR_SFSEL &SFSEL,
                          USIC0_CH0_DX0CR_DPOL &DPOL,
                          USIC0_CH0_DX0CR_DSEN &DSEN,
                          USIC0_CH0_DX0CR_DFEN &DFEN,
                          USIC0_CH0_DX0CR_INSW &INSW,
                          USIC0_CH0_DX1CR_DCEN &DCEN,
                          USIC0_CH0_DX1CR_DSEL &DSEL) volatile
    {
        uint32_t curr = DX1CR;

        DXS = USIC0_CH0_BRG_MCLKCFG(curr & (1u << 15u));
        CM = USIC0_CH0_DX1CR_CM((curr >> 10u) & 0b11u);
        SFSEL = USIC0_CH0_DX0CR_SFSEL(curr & (1u << 9u));
        DPOL = USIC0_CH0_DX0CR_DPOL(curr & (1u << 8u));
        DSEN = USIC0_CH0_DX0CR_DSEN(curr & (1u << 6u));
        DFEN = USIC0_CH0_DX0CR_DFEN(curr & (1u << 5u));
        INSW = USIC0_CH0_DX0CR_INSW(curr & (1u << 4u));
        DCEN = USIC0_CH0_DX1CR_DCEN(curr & (1u << 3u));
        DSEL = USIC0_CH0_DX1CR_DSEL((curr >> 0u) & 0b111u);
    }

    /**
     * Set all of DX1CR's bit fields.
     *
     * (read-write) Input Control Register 1
     */
    inline void set_DX1CR(USIC0_CH0_DX1CR_CM CM, USIC0_CH0_DX0CR_SFSEL SFSEL,
                          USIC0_CH0_DX0CR_DPOL DPOL, USIC0_CH0_DX0CR_DSEN DSEN,
                          USIC0_CH0_DX0CR_DFEN DFEN, USIC0_CH0_DX0CR_INSW INSW,
                          USIC0_CH0_DX1CR_DCEN DCEN,
                          USIC0_CH0_DX1CR_DSEL DSEL) volatile
    {
        uint32_t curr = DX1CR;

        curr &= ~(0b11u << 10u);
        curr |= (std::to_underlying(CM) & 0b11u) << 10u;
        curr &= ~(0b1u << 9u);
        curr |= (std::to_underlying(SFSEL) & 0b1u) << 9u;
        curr &= ~(0b1u << 8u);
        curr |= (std::to_underlying(DPOL) & 0b1u) << 8u;
        curr &= ~(0b1u << 6u);
        curr |= (std::to_underlying(DSEN) & 0b1u) << 6u;
        curr &= ~(0b1u << 5u);
        curr |= (std::to_underlying(DFEN) & 0b1u) << 5u;
        curr &= ~(0b1u << 4u);
        curr |= (std::to_underlying(INSW) & 0b1u) << 4u;
        curr &= ~(0b1u << 3u);
        curr |= (std::to_underlying(DCEN) & 0b1u) << 3u;
        curr &= ~(0b111u << 0u);
        curr |= (std::to_underlying(DSEL) & 0b111u) << 0u;

        DX1CR = curr;
    }

    /**
     * Get DX2CR's DXS bit.
     */
    inline USIC0_CH0_BRG_MCLKCFG get_DX2CR_DXS() volatile
    {
        return USIC0_CH0_BRG_MCLKCFG(DX2CR & (1u << 15u));
    }

    /**
     * Get DX2CR's CM field.
     */
    inline USIC0_CH0_DX0CR_CM get_DX2CR_CM() volatile
    {
        return USIC0_CH0_DX0CR_CM((DX2CR >> 10u) & 0b11u);
    }

    /**
     * Set DX2CR's CM field.
     *
     * Combination Mode
     */
    inline void set_DX2CR_CM(USIC0_CH0_DX0CR_CM value) volatile
    {
        uint32_t curr = DX2CR;

        curr &= ~(0b11u << 10u);
        curr |= (std::to_underlying(value) & 0b11u) << 10u;

        DX2CR = curr;
    }

    /**
     * Get DX2CR's SFSEL bit.
     */
    inline USIC0_CH0_DX0CR_SFSEL get_DX2CR_SFSEL() volatile
    {
        return USIC0_CH0_DX0CR_SFSEL(DX2CR & (1u << 9u));
    }

    /**
     * Set DX2CR's SFSEL bit.
     *
     * Sampling Frequency Selection
     */
    inline void set_DX2CR_SFSEL() volatile
    {
        DX2CR |= 1u << 9u;
    }

    /**
     * Clear DX2CR's SFSEL bit.
     *
     * Sampling Frequency Selection
     */
    inline void clear_DX2CR_SFSEL() volatile
    {
        DX2CR &= ~(1u << 9u);
    }

    /**
     * Toggle DX2CR's SFSEL bit.
     *
     * Sampling Frequency Selection
     */
    inline void toggle_DX2CR_SFSEL() volatile
    {
        DX2CR ^= 1u << 9u;
    }

    /**
     * Get DX2CR's DPOL bit.
     */
    inline USIC0_CH0_DX0CR_DPOL get_DX2CR_DPOL() volatile
    {
        return USIC0_CH0_DX0CR_DPOL(DX2CR & (1u << 8u));
    }

    /**
     * Set DX2CR's DPOL bit.
     *
     * Data Polarity for DXn
     */
    inline void set_DX2CR_DPOL() volatile
    {
        DX2CR |= 1u << 8u;
    }

    /**
     * Clear DX2CR's DPOL bit.
     *
     * Data Polarity for DXn
     */
    inline void clear_DX2CR_DPOL() volatile
    {
        DX2CR &= ~(1u << 8u);
    }

    /**
     * Toggle DX2CR's DPOL bit.
     *
     * Data Polarity for DXn
     */
    inline void toggle_DX2CR_DPOL() volatile
    {
        DX2CR ^= 1u << 8u;
    }

    /**
     * Get DX2CR's DSEN bit.
     */
    inline USIC0_CH0_DX0CR_DSEN get_DX2CR_DSEN() volatile
    {
        return USIC0_CH0_DX0CR_DSEN(DX2CR & (1u << 6u));
    }

    /**
     * Set DX2CR's DSEN bit.
     *
     * Data Synchronization Enable
     */
    inline void set_DX2CR_DSEN() volatile
    {
        DX2CR |= 1u << 6u;
    }

    /**
     * Clear DX2CR's DSEN bit.
     *
     * Data Synchronization Enable
     */
    inline void clear_DX2CR_DSEN() volatile
    {
        DX2CR &= ~(1u << 6u);
    }

    /**
     * Toggle DX2CR's DSEN bit.
     *
     * Data Synchronization Enable
     */
    inline void toggle_DX2CR_DSEN() volatile
    {
        DX2CR ^= 1u << 6u;
    }

    /**
     * Get DX2CR's DFEN bit.
     */
    inline USIC0_CH0_DX0CR_DFEN get_DX2CR_DFEN() volatile
    {
        return USIC0_CH0_DX0CR_DFEN(DX2CR & (1u << 5u));
    }

    /**
     * Set DX2CR's DFEN bit.
     *
     * Digital Filter Enable
     */
    inline void set_DX2CR_DFEN() volatile
    {
        DX2CR |= 1u << 5u;
    }

    /**
     * Clear DX2CR's DFEN bit.
     *
     * Digital Filter Enable
     */
    inline void clear_DX2CR_DFEN() volatile
    {
        DX2CR &= ~(1u << 5u);
    }

    /**
     * Toggle DX2CR's DFEN bit.
     *
     * Digital Filter Enable
     */
    inline void toggle_DX2CR_DFEN() volatile
    {
        DX2CR ^= 1u << 5u;
    }

    /**
     * Get DX2CR's INSW bit.
     */
    inline USIC0_CH0_DX0CR_INSW get_DX2CR_INSW() volatile
    {
        return USIC0_CH0_DX0CR_INSW(DX2CR & (1u << 4u));
    }

    /**
     * Set DX2CR's INSW bit.
     *
     * Input Switch
     */
    inline void set_DX2CR_INSW() volatile
    {
        DX2CR |= 1u << 4u;
    }

    /**
     * Clear DX2CR's INSW bit.
     *
     * Input Switch
     */
    inline void clear_DX2CR_INSW() volatile
    {
        DX2CR &= ~(1u << 4u);
    }

    /**
     * Toggle DX2CR's INSW bit.
     *
     * Input Switch
     */
    inline void toggle_DX2CR_INSW() volatile
    {
        DX2CR ^= 1u << 4u;
    }

    /**
     * Get DX2CR's DSEL field.
     */
    inline USIC0_CH0_DX0CR_DSEL get_DX2CR_DSEL() volatile
    {
        return USIC0_CH0_DX0CR_DSEL((DX2CR >> 0u) & 0b111u);
    }

    /**
     * Set DX2CR's DSEL field.
     *
     * Data Selection for Input Signal
     */
    inline void set_DX2CR_DSEL(USIC0_CH0_DX0CR_DSEL value) volatile
    {
        uint32_t curr = DX2CR;

        curr &= ~(0b111u << 0u);
        curr |= (std::to_underlying(value) & 0b111u) << 0u;

        DX2CR = curr;
    }

    /**
     * Get all of DX2CR's bit fields.
     */
    inline void get_DX2CR(USIC0_CH0_BRG_MCLKCFG &DXS, USIC0_CH0_DX0CR_CM &CM,
                          USIC0_CH0_DX0CR_SFSEL &SFSEL,
                          USIC0_CH0_DX0CR_DPOL &DPOL,
                          USIC0_CH0_DX0CR_DSEN &DSEN,
                          USIC0_CH0_DX0CR_DFEN &DFEN,
                          USIC0_CH0_DX0CR_INSW &INSW,
                          USIC0_CH0_DX0CR_DSEL &DSEL) volatile
    {
        uint32_t curr = DX2CR;

        DXS = USIC0_CH0_BRG_MCLKCFG(curr & (1u << 15u));
        CM = USIC0_CH0_DX0CR_CM((curr >> 10u) & 0b11u);
        SFSEL = USIC0_CH0_DX0CR_SFSEL(curr & (1u << 9u));
        DPOL = USIC0_CH0_DX0CR_DPOL(curr & (1u << 8u));
        DSEN = USIC0_CH0_DX0CR_DSEN(curr & (1u << 6u));
        DFEN = USIC0_CH0_DX0CR_DFEN(curr & (1u << 5u));
        INSW = USIC0_CH0_DX0CR_INSW(curr & (1u << 4u));
        DSEL = USIC0_CH0_DX0CR_DSEL((curr >> 0u) & 0b111u);
    }

    /**
     * Set all of DX2CR's bit fields.
     *
     * (read-write) Input Control Register 2
     */
    inline void set_DX2CR(USIC0_CH0_DX0CR_CM CM, USIC0_CH0_DX0CR_SFSEL SFSEL,
                          USIC0_CH0_DX0CR_DPOL DPOL, USIC0_CH0_DX0CR_DSEN DSEN,
                          USIC0_CH0_DX0CR_DFEN DFEN, USIC0_CH0_DX0CR_INSW INSW,
                          USIC0_CH0_DX0CR_DSEL DSEL) volatile
    {
        uint32_t curr = DX2CR;

        curr &= ~(0b11u << 10u);
        curr |= (std::to_underlying(CM) & 0b11u) << 10u;
        curr &= ~(0b1u << 9u);
        curr |= (std::to_underlying(SFSEL) & 0b1u) << 9u;
        curr &= ~(0b1u << 8u);
        curr |= (std::to_underlying(DPOL) & 0b1u) << 8u;
        curr &= ~(0b1u << 6u);
        curr |= (std::to_underlying(DSEN) & 0b1u) << 6u;
        curr &= ~(0b1u << 5u);
        curr |= (std::to_underlying(DFEN) & 0b1u) << 5u;
        curr &= ~(0b1u << 4u);
        curr |= (std::to_underlying(INSW) & 0b1u) << 4u;
        curr &= ~(0b111u << 0u);
        curr |= (std::to_underlying(DSEL) & 0b111u) << 0u;

        DX2CR = curr;
    }

    /**
     * Get DX3CR's DXS bit.
     */
    inline USIC0_CH0_BRG_MCLKCFG get_DX3CR_DXS() volatile
    {
        return USIC0_CH0_BRG_MCLKCFG(DX3CR & (1u << 15u));
    }

    /**
     * Get DX3CR's CM field.
     */
    inline USIC0_CH0_DX0CR_CM get_DX3CR_CM() volatile
    {
        return USIC0_CH0_DX0CR_CM((DX3CR >> 10u) & 0b11u);
    }

    /**
     * Set DX3CR's CM field.
     *
     * Combination Mode
     */
    inline void set_DX3CR_CM(USIC0_CH0_DX0CR_CM value) volatile
    {
        uint32_t curr = DX3CR;

        curr &= ~(0b11u << 10u);
        curr |= (std::to_underlying(value) & 0b11u) << 10u;

        DX3CR = curr;
    }

    /**
     * Get DX3CR's SFSEL bit.
     */
    inline USIC0_CH0_DX0CR_SFSEL get_DX3CR_SFSEL() volatile
    {
        return USIC0_CH0_DX0CR_SFSEL(DX3CR & (1u << 9u));
    }

    /**
     * Set DX3CR's SFSEL bit.
     *
     * Sampling Frequency Selection
     */
    inline void set_DX3CR_SFSEL() volatile
    {
        DX3CR |= 1u << 9u;
    }

    /**
     * Clear DX3CR's SFSEL bit.
     *
     * Sampling Frequency Selection
     */
    inline void clear_DX3CR_SFSEL() volatile
    {
        DX3CR &= ~(1u << 9u);
    }

    /**
     * Toggle DX3CR's SFSEL bit.
     *
     * Sampling Frequency Selection
     */
    inline void toggle_DX3CR_SFSEL() volatile
    {
        DX3CR ^= 1u << 9u;
    }

    /**
     * Get DX3CR's DPOL bit.
     */
    inline USIC0_CH0_DX0CR_DPOL get_DX3CR_DPOL() volatile
    {
        return USIC0_CH0_DX0CR_DPOL(DX3CR & (1u << 8u));
    }

    /**
     * Set DX3CR's DPOL bit.
     *
     * Data Polarity for DXn
     */
    inline void set_DX3CR_DPOL() volatile
    {
        DX3CR |= 1u << 8u;
    }

    /**
     * Clear DX3CR's DPOL bit.
     *
     * Data Polarity for DXn
     */
    inline void clear_DX3CR_DPOL() volatile
    {
        DX3CR &= ~(1u << 8u);
    }

    /**
     * Toggle DX3CR's DPOL bit.
     *
     * Data Polarity for DXn
     */
    inline void toggle_DX3CR_DPOL() volatile
    {
        DX3CR ^= 1u << 8u;
    }

    /**
     * Get DX3CR's DSEN bit.
     */
    inline USIC0_CH0_DX0CR_DSEN get_DX3CR_DSEN() volatile
    {
        return USIC0_CH0_DX0CR_DSEN(DX3CR & (1u << 6u));
    }

    /**
     * Set DX3CR's DSEN bit.
     *
     * Data Synchronization Enable
     */
    inline void set_DX3CR_DSEN() volatile
    {
        DX3CR |= 1u << 6u;
    }

    /**
     * Clear DX3CR's DSEN bit.
     *
     * Data Synchronization Enable
     */
    inline void clear_DX3CR_DSEN() volatile
    {
        DX3CR &= ~(1u << 6u);
    }

    /**
     * Toggle DX3CR's DSEN bit.
     *
     * Data Synchronization Enable
     */
    inline void toggle_DX3CR_DSEN() volatile
    {
        DX3CR ^= 1u << 6u;
    }

    /**
     * Get DX3CR's DFEN bit.
     */
    inline USIC0_CH0_DX0CR_DFEN get_DX3CR_DFEN() volatile
    {
        return USIC0_CH0_DX0CR_DFEN(DX3CR & (1u << 5u));
    }

    /**
     * Set DX3CR's DFEN bit.
     *
     * Digital Filter Enable
     */
    inline void set_DX3CR_DFEN() volatile
    {
        DX3CR |= 1u << 5u;
    }

    /**
     * Clear DX3CR's DFEN bit.
     *
     * Digital Filter Enable
     */
    inline void clear_DX3CR_DFEN() volatile
    {
        DX3CR &= ~(1u << 5u);
    }

    /**
     * Toggle DX3CR's DFEN bit.
     *
     * Digital Filter Enable
     */
    inline void toggle_DX3CR_DFEN() volatile
    {
        DX3CR ^= 1u << 5u;
    }

    /**
     * Get DX3CR's INSW bit.
     */
    inline USIC0_CH0_DX0CR_INSW get_DX3CR_INSW() volatile
    {
        return USIC0_CH0_DX0CR_INSW(DX3CR & (1u << 4u));
    }

    /**
     * Set DX3CR's INSW bit.
     *
     * Input Switch
     */
    inline void set_DX3CR_INSW() volatile
    {
        DX3CR |= 1u << 4u;
    }

    /**
     * Clear DX3CR's INSW bit.
     *
     * Input Switch
     */
    inline void clear_DX3CR_INSW() volatile
    {
        DX3CR &= ~(1u << 4u);
    }

    /**
     * Toggle DX3CR's INSW bit.
     *
     * Input Switch
     */
    inline void toggle_DX3CR_INSW() volatile
    {
        DX3CR ^= 1u << 4u;
    }

    /**
     * Get DX3CR's DSEL field.
     */
    inline USIC0_CH0_DX0CR_DSEL get_DX3CR_DSEL() volatile
    {
        return USIC0_CH0_DX0CR_DSEL((DX3CR >> 0u) & 0b111u);
    }

    /**
     * Set DX3CR's DSEL field.
     *
     * Data Selection for Input Signal
     */
    inline void set_DX3CR_DSEL(USIC0_CH0_DX0CR_DSEL value) volatile
    {
        uint32_t curr = DX3CR;

        curr &= ~(0b111u << 0u);
        curr |= (std::to_underlying(value) & 0b111u) << 0u;

        DX3CR = curr;
    }

    /**
     * Get all of DX3CR's bit fields.
     */
    inline void get_DX3CR(USIC0_CH0_BRG_MCLKCFG &DXS, USIC0_CH0_DX0CR_CM &CM,
                          USIC0_CH0_DX0CR_SFSEL &SFSEL,
                          USIC0_CH0_DX0CR_DPOL &DPOL,
                          USIC0_CH0_DX0CR_DSEN &DSEN,
                          USIC0_CH0_DX0CR_DFEN &DFEN,
                          USIC0_CH0_DX0CR_INSW &INSW,
                          USIC0_CH0_DX0CR_DSEL &DSEL) volatile
    {
        uint32_t curr = DX3CR;

        DXS = USIC0_CH0_BRG_MCLKCFG(curr & (1u << 15u));
        CM = USIC0_CH0_DX0CR_CM((curr >> 10u) & 0b11u);
        SFSEL = USIC0_CH0_DX0CR_SFSEL(curr & (1u << 9u));
        DPOL = USIC0_CH0_DX0CR_DPOL(curr & (1u << 8u));
        DSEN = USIC0_CH0_DX0CR_DSEN(curr & (1u << 6u));
        DFEN = USIC0_CH0_DX0CR_DFEN(curr & (1u << 5u));
        INSW = USIC0_CH0_DX0CR_INSW(curr & (1u << 4u));
        DSEL = USIC0_CH0_DX0CR_DSEL((curr >> 0u) & 0b111u);
    }

    /**
     * Set all of DX3CR's bit fields.
     *
     * (read-write) Input Control Register 3
     */
    inline void set_DX3CR(USIC0_CH0_DX0CR_CM CM, USIC0_CH0_DX0CR_SFSEL SFSEL,
                          USIC0_CH0_DX0CR_DPOL DPOL, USIC0_CH0_DX0CR_DSEN DSEN,
                          USIC0_CH0_DX0CR_DFEN DFEN, USIC0_CH0_DX0CR_INSW INSW,
                          USIC0_CH0_DX0CR_DSEL DSEL) volatile
    {
        uint32_t curr = DX3CR;

        curr &= ~(0b11u << 10u);
        curr |= (std::to_underlying(CM) & 0b11u) << 10u;
        curr &= ~(0b1u << 9u);
        curr |= (std::to_underlying(SFSEL) & 0b1u) << 9u;
        curr &= ~(0b1u << 8u);
        curr |= (std::to_underlying(DPOL) & 0b1u) << 8u;
        curr &= ~(0b1u << 6u);
        curr |= (std::to_underlying(DSEN) & 0b1u) << 6u;
        curr &= ~(0b1u << 5u);
        curr |= (std::to_underlying(DFEN) & 0b1u) << 5u;
        curr &= ~(0b1u << 4u);
        curr |= (std::to_underlying(INSW) & 0b1u) << 4u;
        curr &= ~(0b111u << 0u);
        curr |= (std::to_underlying(DSEL) & 0b111u) << 0u;

        DX3CR = curr;
    }

    /**
     * Get DX4CR's DXS bit.
     */
    inline USIC0_CH0_BRG_MCLKCFG get_DX4CR_DXS() volatile
    {
        return USIC0_CH0_BRG_MCLKCFG(DX4CR & (1u << 15u));
    }

    /**
     * Get DX4CR's CM field.
     */
    inline USIC0_CH0_DX0CR_CM get_DX4CR_CM() volatile
    {
        return USIC0_CH0_DX0CR_CM((DX4CR >> 10u) & 0b11u);
    }

    /**
     * Set DX4CR's CM field.
     *
     * Combination Mode
     */
    inline void set_DX4CR_CM(USIC0_CH0_DX0CR_CM value) volatile
    {
        uint32_t curr = DX4CR;

        curr &= ~(0b11u << 10u);
        curr |= (std::to_underlying(value) & 0b11u) << 10u;

        DX4CR = curr;
    }

    /**
     * Get DX4CR's SFSEL bit.
     */
    inline USIC0_CH0_DX0CR_SFSEL get_DX4CR_SFSEL() volatile
    {
        return USIC0_CH0_DX0CR_SFSEL(DX4CR & (1u << 9u));
    }

    /**
     * Set DX4CR's SFSEL bit.
     *
     * Sampling Frequency Selection
     */
    inline void set_DX4CR_SFSEL() volatile
    {
        DX4CR |= 1u << 9u;
    }

    /**
     * Clear DX4CR's SFSEL bit.
     *
     * Sampling Frequency Selection
     */
    inline void clear_DX4CR_SFSEL() volatile
    {
        DX4CR &= ~(1u << 9u);
    }

    /**
     * Toggle DX4CR's SFSEL bit.
     *
     * Sampling Frequency Selection
     */
    inline void toggle_DX4CR_SFSEL() volatile
    {
        DX4CR ^= 1u << 9u;
    }

    /**
     * Get DX4CR's DPOL bit.
     */
    inline USIC0_CH0_DX0CR_DPOL get_DX4CR_DPOL() volatile
    {
        return USIC0_CH0_DX0CR_DPOL(DX4CR & (1u << 8u));
    }

    /**
     * Set DX4CR's DPOL bit.
     *
     * Data Polarity for DXn
     */
    inline void set_DX4CR_DPOL() volatile
    {
        DX4CR |= 1u << 8u;
    }

    /**
     * Clear DX4CR's DPOL bit.
     *
     * Data Polarity for DXn
     */
    inline void clear_DX4CR_DPOL() volatile
    {
        DX4CR &= ~(1u << 8u);
    }

    /**
     * Toggle DX4CR's DPOL bit.
     *
     * Data Polarity for DXn
     */
    inline void toggle_DX4CR_DPOL() volatile
    {
        DX4CR ^= 1u << 8u;
    }

    /**
     * Get DX4CR's DSEN bit.
     */
    inline USIC0_CH0_DX0CR_DSEN get_DX4CR_DSEN() volatile
    {
        return USIC0_CH0_DX0CR_DSEN(DX4CR & (1u << 6u));
    }

    /**
     * Set DX4CR's DSEN bit.
     *
     * Data Synchronization Enable
     */
    inline void set_DX4CR_DSEN() volatile
    {
        DX4CR |= 1u << 6u;
    }

    /**
     * Clear DX4CR's DSEN bit.
     *
     * Data Synchronization Enable
     */
    inline void clear_DX4CR_DSEN() volatile
    {
        DX4CR &= ~(1u << 6u);
    }

    /**
     * Toggle DX4CR's DSEN bit.
     *
     * Data Synchronization Enable
     */
    inline void toggle_DX4CR_DSEN() volatile
    {
        DX4CR ^= 1u << 6u;
    }

    /**
     * Get DX4CR's DFEN bit.
     */
    inline USIC0_CH0_DX0CR_DFEN get_DX4CR_DFEN() volatile
    {
        return USIC0_CH0_DX0CR_DFEN(DX4CR & (1u << 5u));
    }

    /**
     * Set DX4CR's DFEN bit.
     *
     * Digital Filter Enable
     */
    inline void set_DX4CR_DFEN() volatile
    {
        DX4CR |= 1u << 5u;
    }

    /**
     * Clear DX4CR's DFEN bit.
     *
     * Digital Filter Enable
     */
    inline void clear_DX4CR_DFEN() volatile
    {
        DX4CR &= ~(1u << 5u);
    }

    /**
     * Toggle DX4CR's DFEN bit.
     *
     * Digital Filter Enable
     */
    inline void toggle_DX4CR_DFEN() volatile
    {
        DX4CR ^= 1u << 5u;
    }

    /**
     * Get DX4CR's INSW bit.
     */
    inline USIC0_CH0_DX0CR_INSW get_DX4CR_INSW() volatile
    {
        return USIC0_CH0_DX0CR_INSW(DX4CR & (1u << 4u));
    }

    /**
     * Set DX4CR's INSW bit.
     *
     * Input Switch
     */
    inline void set_DX4CR_INSW() volatile
    {
        DX4CR |= 1u << 4u;
    }

    /**
     * Clear DX4CR's INSW bit.
     *
     * Input Switch
     */
    inline void clear_DX4CR_INSW() volatile
    {
        DX4CR &= ~(1u << 4u);
    }

    /**
     * Toggle DX4CR's INSW bit.
     *
     * Input Switch
     */
    inline void toggle_DX4CR_INSW() volatile
    {
        DX4CR ^= 1u << 4u;
    }

    /**
     * Get DX4CR's DSEL field.
     */
    inline USIC0_CH0_DX0CR_DSEL get_DX4CR_DSEL() volatile
    {
        return USIC0_CH0_DX0CR_DSEL((DX4CR >> 0u) & 0b111u);
    }

    /**
     * Set DX4CR's DSEL field.
     *
     * Data Selection for Input Signal
     */
    inline void set_DX4CR_DSEL(USIC0_CH0_DX0CR_DSEL value) volatile
    {
        uint32_t curr = DX4CR;

        curr &= ~(0b111u << 0u);
        curr |= (std::to_underlying(value) & 0b111u) << 0u;

        DX4CR = curr;
    }

    /**
     * Get all of DX4CR's bit fields.
     */
    inline void get_DX4CR(USIC0_CH0_BRG_MCLKCFG &DXS, USIC0_CH0_DX0CR_CM &CM,
                          USIC0_CH0_DX0CR_SFSEL &SFSEL,
                          USIC0_CH0_DX0CR_DPOL &DPOL,
                          USIC0_CH0_DX0CR_DSEN &DSEN,
                          USIC0_CH0_DX0CR_DFEN &DFEN,
                          USIC0_CH0_DX0CR_INSW &INSW,
                          USIC0_CH0_DX0CR_DSEL &DSEL) volatile
    {
        uint32_t curr = DX4CR;

        DXS = USIC0_CH0_BRG_MCLKCFG(curr & (1u << 15u));
        CM = USIC0_CH0_DX0CR_CM((curr >> 10u) & 0b11u);
        SFSEL = USIC0_CH0_DX0CR_SFSEL(curr & (1u << 9u));
        DPOL = USIC0_CH0_DX0CR_DPOL(curr & (1u << 8u));
        DSEN = USIC0_CH0_DX0CR_DSEN(curr & (1u << 6u));
        DFEN = USIC0_CH0_DX0CR_DFEN(curr & (1u << 5u));
        INSW = USIC0_CH0_DX0CR_INSW(curr & (1u << 4u));
        DSEL = USIC0_CH0_DX0CR_DSEL((curr >> 0u) & 0b111u);
    }

    /**
     * Set all of DX4CR's bit fields.
     *
     * (read-write) Input Control Register 4
     */
    inline void set_DX4CR(USIC0_CH0_DX0CR_CM CM, USIC0_CH0_DX0CR_SFSEL SFSEL,
                          USIC0_CH0_DX0CR_DPOL DPOL, USIC0_CH0_DX0CR_DSEN DSEN,
                          USIC0_CH0_DX0CR_DFEN DFEN, USIC0_CH0_DX0CR_INSW INSW,
                          USIC0_CH0_DX0CR_DSEL DSEL) volatile
    {
        uint32_t curr = DX4CR;

        curr &= ~(0b11u << 10u);
        curr |= (std::to_underlying(CM) & 0b11u) << 10u;
        curr &= ~(0b1u << 9u);
        curr |= (std::to_underlying(SFSEL) & 0b1u) << 9u;
        curr &= ~(0b1u << 8u);
        curr |= (std::to_underlying(DPOL) & 0b1u) << 8u;
        curr &= ~(0b1u << 6u);
        curr |= (std::to_underlying(DSEN) & 0b1u) << 6u;
        curr &= ~(0b1u << 5u);
        curr |= (std::to_underlying(DFEN) & 0b1u) << 5u;
        curr &= ~(0b1u << 4u);
        curr |= (std::to_underlying(INSW) & 0b1u) << 4u;
        curr &= ~(0b111u << 0u);
        curr |= (std::to_underlying(DSEL) & 0b111u) << 0u;

        DX4CR = curr;
    }

    /**
     * Get DX5CR's DXS bit.
     */
    inline USIC0_CH0_BRG_MCLKCFG get_DX5CR_DXS() volatile
    {
        return USIC0_CH0_BRG_MCLKCFG(DX5CR & (1u << 15u));
    }

    /**
     * Get DX5CR's CM field.
     */
    inline USIC0_CH0_DX0CR_CM get_DX5CR_CM() volatile
    {
        return USIC0_CH0_DX0CR_CM((DX5CR >> 10u) & 0b11u);
    }

    /**
     * Set DX5CR's CM field.
     *
     * Combination Mode
     */
    inline void set_DX5CR_CM(USIC0_CH0_DX0CR_CM value) volatile
    {
        uint32_t curr = DX5CR;

        curr &= ~(0b11u << 10u);
        curr |= (std::to_underlying(value) & 0b11u) << 10u;

        DX5CR = curr;
    }

    /**
     * Get DX5CR's SFSEL bit.
     */
    inline USIC0_CH0_DX0CR_SFSEL get_DX5CR_SFSEL() volatile
    {
        return USIC0_CH0_DX0CR_SFSEL(DX5CR & (1u << 9u));
    }

    /**
     * Set DX5CR's SFSEL bit.
     *
     * Sampling Frequency Selection
     */
    inline void set_DX5CR_SFSEL() volatile
    {
        DX5CR |= 1u << 9u;
    }

    /**
     * Clear DX5CR's SFSEL bit.
     *
     * Sampling Frequency Selection
     */
    inline void clear_DX5CR_SFSEL() volatile
    {
        DX5CR &= ~(1u << 9u);
    }

    /**
     * Toggle DX5CR's SFSEL bit.
     *
     * Sampling Frequency Selection
     */
    inline void toggle_DX5CR_SFSEL() volatile
    {
        DX5CR ^= 1u << 9u;
    }

    /**
     * Get DX5CR's DPOL bit.
     */
    inline USIC0_CH0_DX0CR_DPOL get_DX5CR_DPOL() volatile
    {
        return USIC0_CH0_DX0CR_DPOL(DX5CR & (1u << 8u));
    }

    /**
     * Set DX5CR's DPOL bit.
     *
     * Data Polarity for DXn
     */
    inline void set_DX5CR_DPOL() volatile
    {
        DX5CR |= 1u << 8u;
    }

    /**
     * Clear DX5CR's DPOL bit.
     *
     * Data Polarity for DXn
     */
    inline void clear_DX5CR_DPOL() volatile
    {
        DX5CR &= ~(1u << 8u);
    }

    /**
     * Toggle DX5CR's DPOL bit.
     *
     * Data Polarity for DXn
     */
    inline void toggle_DX5CR_DPOL() volatile
    {
        DX5CR ^= 1u << 8u;
    }

    /**
     * Get DX5CR's DSEN bit.
     */
    inline USIC0_CH0_DX0CR_DSEN get_DX5CR_DSEN() volatile
    {
        return USIC0_CH0_DX0CR_DSEN(DX5CR & (1u << 6u));
    }

    /**
     * Set DX5CR's DSEN bit.
     *
     * Data Synchronization Enable
     */
    inline void set_DX5CR_DSEN() volatile
    {
        DX5CR |= 1u << 6u;
    }

    /**
     * Clear DX5CR's DSEN bit.
     *
     * Data Synchronization Enable
     */
    inline void clear_DX5CR_DSEN() volatile
    {
        DX5CR &= ~(1u << 6u);
    }

    /**
     * Toggle DX5CR's DSEN bit.
     *
     * Data Synchronization Enable
     */
    inline void toggle_DX5CR_DSEN() volatile
    {
        DX5CR ^= 1u << 6u;
    }

    /**
     * Get DX5CR's DFEN bit.
     */
    inline USIC0_CH0_DX0CR_DFEN get_DX5CR_DFEN() volatile
    {
        return USIC0_CH0_DX0CR_DFEN(DX5CR & (1u << 5u));
    }

    /**
     * Set DX5CR's DFEN bit.
     *
     * Digital Filter Enable
     */
    inline void set_DX5CR_DFEN() volatile
    {
        DX5CR |= 1u << 5u;
    }

    /**
     * Clear DX5CR's DFEN bit.
     *
     * Digital Filter Enable
     */
    inline void clear_DX5CR_DFEN() volatile
    {
        DX5CR &= ~(1u << 5u);
    }

    /**
     * Toggle DX5CR's DFEN bit.
     *
     * Digital Filter Enable
     */
    inline void toggle_DX5CR_DFEN() volatile
    {
        DX5CR ^= 1u << 5u;
    }

    /**
     * Get DX5CR's INSW bit.
     */
    inline USIC0_CH0_DX0CR_INSW get_DX5CR_INSW() volatile
    {
        return USIC0_CH0_DX0CR_INSW(DX5CR & (1u << 4u));
    }

    /**
     * Set DX5CR's INSW bit.
     *
     * Input Switch
     */
    inline void set_DX5CR_INSW() volatile
    {
        DX5CR |= 1u << 4u;
    }

    /**
     * Clear DX5CR's INSW bit.
     *
     * Input Switch
     */
    inline void clear_DX5CR_INSW() volatile
    {
        DX5CR &= ~(1u << 4u);
    }

    /**
     * Toggle DX5CR's INSW bit.
     *
     * Input Switch
     */
    inline void toggle_DX5CR_INSW() volatile
    {
        DX5CR ^= 1u << 4u;
    }

    /**
     * Get DX5CR's DSEL field.
     */
    inline USIC0_CH0_DX0CR_DSEL get_DX5CR_DSEL() volatile
    {
        return USIC0_CH0_DX0CR_DSEL((DX5CR >> 0u) & 0b111u);
    }

    /**
     * Set DX5CR's DSEL field.
     *
     * Data Selection for Input Signal
     */
    inline void set_DX5CR_DSEL(USIC0_CH0_DX0CR_DSEL value) volatile
    {
        uint32_t curr = DX5CR;

        curr &= ~(0b111u << 0u);
        curr |= (std::to_underlying(value) & 0b111u) << 0u;

        DX5CR = curr;
    }

    /**
     * Get all of DX5CR's bit fields.
     */
    inline void get_DX5CR(USIC0_CH0_BRG_MCLKCFG &DXS, USIC0_CH0_DX0CR_CM &CM,
                          USIC0_CH0_DX0CR_SFSEL &SFSEL,
                          USIC0_CH0_DX0CR_DPOL &DPOL,
                          USIC0_CH0_DX0CR_DSEN &DSEN,
                          USIC0_CH0_DX0CR_DFEN &DFEN,
                          USIC0_CH0_DX0CR_INSW &INSW,
                          USIC0_CH0_DX0CR_DSEL &DSEL) volatile
    {
        uint32_t curr = DX5CR;

        DXS = USIC0_CH0_BRG_MCLKCFG(curr & (1u << 15u));
        CM = USIC0_CH0_DX0CR_CM((curr >> 10u) & 0b11u);
        SFSEL = USIC0_CH0_DX0CR_SFSEL(curr & (1u << 9u));
        DPOL = USIC0_CH0_DX0CR_DPOL(curr & (1u << 8u));
        DSEN = USIC0_CH0_DX0CR_DSEN(curr & (1u << 6u));
        DFEN = USIC0_CH0_DX0CR_DFEN(curr & (1u << 5u));
        INSW = USIC0_CH0_DX0CR_INSW(curr & (1u << 4u));
        DSEL = USIC0_CH0_DX0CR_DSEL((curr >> 0u) & 0b111u);
    }

    /**
     * Set all of DX5CR's bit fields.
     *
     * (read-write) Input Control Register 5
     */
    inline void set_DX5CR(USIC0_CH0_DX0CR_CM CM, USIC0_CH0_DX0CR_SFSEL SFSEL,
                          USIC0_CH0_DX0CR_DPOL DPOL, USIC0_CH0_DX0CR_DSEN DSEN,
                          USIC0_CH0_DX0CR_DFEN DFEN, USIC0_CH0_DX0CR_INSW INSW,
                          USIC0_CH0_DX0CR_DSEL DSEL) volatile
    {
        uint32_t curr = DX5CR;

        curr &= ~(0b11u << 10u);
        curr |= (std::to_underlying(CM) & 0b11u) << 10u;
        curr &= ~(0b1u << 9u);
        curr |= (std::to_underlying(SFSEL) & 0b1u) << 9u;
        curr &= ~(0b1u << 8u);
        curr |= (std::to_underlying(DPOL) & 0b1u) << 8u;
        curr &= ~(0b1u << 6u);
        curr |= (std::to_underlying(DSEN) & 0b1u) << 6u;
        curr &= ~(0b1u << 5u);
        curr |= (std::to_underlying(DFEN) & 0b1u) << 5u;
        curr &= ~(0b1u << 4u);
        curr |= (std::to_underlying(INSW) & 0b1u) << 4u;
        curr &= ~(0b111u << 0u);
        curr |= (std::to_underlying(DSEL) & 0b111u) << 0u;

        DX5CR = curr;
    }

    /**
     * Get SCTR's WLE field.
     */
    inline USIC0_CH0_SCTR_WLE get_SCTR_WLE() volatile
    {
        return USIC0_CH0_SCTR_WLE((SCTR >> 24u) & 0b1111u);
    }

    /**
     * Set SCTR's WLE field.
     *
     * Word Length
     */
    inline void set_SCTR_WLE(USIC0_CH0_SCTR_WLE value) volatile
    {
        uint32_t curr = SCTR;

        curr &= ~(0b1111u << 24u);
        curr |= (std::to_underlying(value) & 0b1111u) << 24u;

        SCTR = curr;
    }

    /**
     * Get SCTR's FLE field.
     */
    inline uint8_t get_SCTR_FLE() volatile
    {
        return (SCTR >> 16u) & 0b111111u;
    }

    /**
     * Set SCTR's FLE field.
     *
     * Frame Length
     */
    inline void set_SCTR_FLE(uint8_t value) volatile
    {
        uint32_t curr = SCTR;

        curr &= ~(0b111111u << 16u);
        curr |= (value & 0b111111u) << 16u;

        SCTR = curr;
    }

    /**
     * Get SCTR's TRM field.
     */
    inline USIC0_CH0_SCTR_TRM get_SCTR_TRM() volatile
    {
        return USIC0_CH0_SCTR_TRM((SCTR >> 8u) & 0b11u);
    }

    /**
     * Set SCTR's TRM field.
     *
     * Transmission Mode
     */
    inline void set_SCTR_TRM(USIC0_CH0_SCTR_TRM value) volatile
    {
        uint32_t curr = SCTR;

        curr &= ~(0b11u << 8u);
        curr |= (std::to_underlying(value) & 0b11u) << 8u;

        SCTR = curr;
    }

    /**
     * Get SCTR's DOCFG field.
     */
    inline USIC0_CH0_SCTR_DOCFG get_SCTR_DOCFG() volatile
    {
        return USIC0_CH0_SCTR_DOCFG((SCTR >> 6u) & 0b11u);
    }

    /**
     * Set SCTR's DOCFG field.
     *
     * Data Output Configuration
     */
    inline void set_SCTR_DOCFG(USIC0_CH0_SCTR_DOCFG value) volatile
    {
        uint32_t curr = SCTR;

        curr &= ~(0b11u << 6u);
        curr |= (std::to_underlying(value) & 0b11u) << 6u;

        SCTR = curr;
    }

    /**
     * Get SCTR's HPCDIR bit.
     */
    inline USIC0_CH0_SCTR_HPCDIR get_SCTR_HPCDIR() volatile
    {
        return USIC0_CH0_SCTR_HPCDIR(SCTR & (1u << 4u));
    }

    /**
     * Set SCTR's HPCDIR bit.
     *
     * Port Control Direction
     */
    inline void set_SCTR_HPCDIR() volatile
    {
        SCTR |= 1u << 4u;
    }

    /**
     * Clear SCTR's HPCDIR bit.
     *
     * Port Control Direction
     */
    inline void clear_SCTR_HPCDIR() volatile
    {
        SCTR &= ~(1u << 4u);
    }

    /**
     * Toggle SCTR's HPCDIR bit.
     *
     * Port Control Direction
     */
    inline void toggle_SCTR_HPCDIR() volatile
    {
        SCTR ^= 1u << 4u;
    }

    /**
     * Get SCTR's DSM field.
     */
    inline USIC0_CH0_SCTR_DSM get_SCTR_DSM() volatile
    {
        return USIC0_CH0_SCTR_DSM((SCTR >> 2u) & 0b11u);
    }

    /**
     * Set SCTR's DSM field.
     *
     * Data Shift Mode
     */
    inline void set_SCTR_DSM(USIC0_CH0_SCTR_DSM value) volatile
    {
        uint32_t curr = SCTR;

        curr &= ~(0b11u << 2u);
        curr |= (std::to_underlying(value) & 0b11u) << 2u;

        SCTR = curr;
    }

    /**
     * Get SCTR's PDL bit.
     */
    inline USIC0_CH0_BRG_MCLKCFG get_SCTR_PDL() volatile
    {
        return USIC0_CH0_BRG_MCLKCFG(SCTR & (1u << 1u));
    }

    /**
     * Set SCTR's PDL bit.
     *
     * Passive Data Level
     */
    inline void set_SCTR_PDL() volatile
    {
        SCTR |= 1u << 1u;
    }

    /**
     * Clear SCTR's PDL bit.
     *
     * Passive Data Level
     */
    inline void clear_SCTR_PDL() volatile
    {
        SCTR &= ~(1u << 1u);
    }

    /**
     * Toggle SCTR's PDL bit.
     *
     * Passive Data Level
     */
    inline void toggle_SCTR_PDL() volatile
    {
        SCTR ^= 1u << 1u;
    }

    /**
     * Get SCTR's SDIR bit.
     */
    inline USIC0_CH0_SCTR_SDIR get_SCTR_SDIR() volatile
    {
        return USIC0_CH0_SCTR_SDIR(SCTR & (1u << 0u));
    }

    /**
     * Set SCTR's SDIR bit.
     *
     * Shift Direction
     */
    inline void set_SCTR_SDIR() volatile
    {
        SCTR |= 1u << 0u;
    }

    /**
     * Clear SCTR's SDIR bit.
     *
     * Shift Direction
     */
    inline void clear_SCTR_SDIR() volatile
    {
        SCTR &= ~(1u << 0u);
    }

    /**
     * Toggle SCTR's SDIR bit.
     *
     * Shift Direction
     */
    inline void toggle_SCTR_SDIR() volatile
    {
        SCTR ^= 1u << 0u;
    }

    /**
     * Get all of SCTR's bit fields.
     */
    inline void get_SCTR(USIC0_CH0_SCTR_WLE &WLE, uint8_t &FLE,
                         USIC0_CH0_SCTR_TRM &TRM, USIC0_CH0_SCTR_DOCFG &DOCFG,
                         USIC0_CH0_SCTR_HPCDIR &HPCDIR,
                         USIC0_CH0_SCTR_DSM &DSM, USIC0_CH0_BRG_MCLKCFG &PDL,
                         USIC0_CH0_SCTR_SDIR &SDIR) volatile
    {
        uint32_t curr = SCTR;

        WLE = USIC0_CH0_SCTR_WLE((curr >> 24u) & 0b1111u);
        FLE = (curr >> 16u) & 0b111111u;
        TRM = USIC0_CH0_SCTR_TRM((curr >> 8u) & 0b11u);
        DOCFG = USIC0_CH0_SCTR_DOCFG((curr >> 6u) & 0b11u);
        HPCDIR = USIC0_CH0_SCTR_HPCDIR(curr & (1u << 4u));
        DSM = USIC0_CH0_SCTR_DSM((curr >> 2u) & 0b11u);
        PDL = USIC0_CH0_BRG_MCLKCFG(curr & (1u << 1u));
        SDIR = USIC0_CH0_SCTR_SDIR(curr & (1u << 0u));
    }

    /**
     * Set all of SCTR's bit fields.
     *
     * (read-write) Shift Control Register
     */
    inline void set_SCTR(USIC0_CH0_SCTR_WLE WLE, uint8_t FLE,
                         USIC0_CH0_SCTR_TRM TRM, USIC0_CH0_SCTR_DOCFG DOCFG,
                         USIC0_CH0_SCTR_HPCDIR HPCDIR, USIC0_CH0_SCTR_DSM DSM,
                         USIC0_CH0_BRG_MCLKCFG PDL,
                         USIC0_CH0_SCTR_SDIR SDIR) volatile
    {
        uint32_t curr = SCTR;

        curr &= ~(0b1111u << 24u);
        curr |= (std::to_underlying(WLE) & 0b1111u) << 24u;
        curr &= ~(0b111111u << 16u);
        curr |= (FLE & 0b111111u) << 16u;
        curr &= ~(0b11u << 8u);
        curr |= (std::to_underlying(TRM) & 0b11u) << 8u;
        curr &= ~(0b11u << 6u);
        curr |= (std::to_underlying(DOCFG) & 0b11u) << 6u;
        curr &= ~(0b1u << 4u);
        curr |= (std::to_underlying(HPCDIR) & 0b1u) << 4u;
        curr &= ~(0b11u << 2u);
        curr |= (std::to_underlying(DSM) & 0b11u) << 2u;
        curr &= ~(0b1u << 1u);
        curr |= (std::to_underlying(PDL) & 0b1u) << 1u;
        curr &= ~(0b1u << 0u);
        curr |= (std::to_underlying(SDIR) & 0b1u) << 0u;

        SCTR = curr;
    }

    /**
     * Get TCSR's TE bit.
     */
    inline USIC0_CH0_TCSR_TE get_TCSR_TE() volatile
    {
        return USIC0_CH0_TCSR_TE(TCSR & (1u << 28u));
    }

    /**
     * Get TCSR's TVC bit.
     */
    inline USIC0_CH0_TCSR_TVC get_TCSR_TVC() volatile
    {
        return USIC0_CH0_TCSR_TVC(TCSR & (1u << 27u));
    }

    /**
     * Get TCSR's TV bit.
     */
    inline USIC0_CH0_TCSR_TV get_TCSR_TV() volatile
    {
        return USIC0_CH0_TCSR_TV(TCSR & (1u << 26u));
    }

    /**
     * Get TCSR's TSOF bit.
     */
    inline USIC0_CH0_TCSR_TSOF get_TCSR_TSOF() volatile
    {
        return USIC0_CH0_TCSR_TSOF(TCSR & (1u << 24u));
    }

    /**
     * Get TCSR's WA bit.
     */
    inline USIC0_CH0_TCSR_WA get_TCSR_WA() volatile
    {
        return USIC0_CH0_TCSR_WA(TCSR & (1u << 13u));
    }

    /**
     * Set TCSR's WA bit.
     *
     * Word Address
     */
    inline void set_TCSR_WA() volatile
    {
        TCSR |= 1u << 13u;
    }

    /**
     * Clear TCSR's WA bit.
     *
     * Word Address
     */
    inline void clear_TCSR_WA() volatile
    {
        TCSR &= ~(1u << 13u);
    }

    /**
     * Toggle TCSR's WA bit.
     *
     * Word Address
     */
    inline void toggle_TCSR_WA() volatile
    {
        TCSR ^= 1u << 13u;
    }

    /**
     * Get TCSR's TDVTR bit.
     */
    inline USIC0_CH0_TCSR_TDVTR get_TCSR_TDVTR() volatile
    {
        return USIC0_CH0_TCSR_TDVTR(TCSR & (1u << 12u));
    }

    /**
     * Set TCSR's TDVTR bit.
     *
     * TBUF Data Valid Trigger
     */
    inline void set_TCSR_TDVTR() volatile
    {
        TCSR |= 1u << 12u;
    }

    /**
     * Clear TCSR's TDVTR bit.
     *
     * TBUF Data Valid Trigger
     */
    inline void clear_TCSR_TDVTR() volatile
    {
        TCSR &= ~(1u << 12u);
    }

    /**
     * Toggle TCSR's TDVTR bit.
     *
     * TBUF Data Valid Trigger
     */
    inline void toggle_TCSR_TDVTR() volatile
    {
        TCSR ^= 1u << 12u;
    }

    /**
     * Get TCSR's TDEN field.
     */
    inline USIC0_CH0_TCSR_TDEN get_TCSR_TDEN() volatile
    {
        return USIC0_CH0_TCSR_TDEN((TCSR >> 10u) & 0b11u);
    }

    /**
     * Set TCSR's TDEN field.
     *
     * TBUF Data Enable
     */
    inline void set_TCSR_TDEN(USIC0_CH0_TCSR_TDEN value) volatile
    {
        uint32_t curr = TCSR;

        curr &= ~(0b11u << 10u);
        curr |= (std::to_underlying(value) & 0b11u) << 10u;

        TCSR = curr;
    }

    /**
     * Get TCSR's TDSSM bit.
     */
    inline USIC0_CH0_TCSR_TDSSM get_TCSR_TDSSM() volatile
    {
        return USIC0_CH0_TCSR_TDSSM(TCSR & (1u << 8u));
    }

    /**
     * Set TCSR's TDSSM bit.
     *
     * TBUF Data Single Shot Mode
     */
    inline void set_TCSR_TDSSM() volatile
    {
        TCSR |= 1u << 8u;
    }

    /**
     * Clear TCSR's TDSSM bit.
     *
     * TBUF Data Single Shot Mode
     */
    inline void clear_TCSR_TDSSM() volatile
    {
        TCSR &= ~(1u << 8u);
    }

    /**
     * Toggle TCSR's TDSSM bit.
     *
     * TBUF Data Single Shot Mode
     */
    inline void toggle_TCSR_TDSSM() volatile
    {
        TCSR ^= 1u << 8u;
    }

    /**
     * Get TCSR's TDV bit.
     */
    inline USIC0_CH0_TCSR_TDV get_TCSR_TDV() volatile
    {
        return USIC0_CH0_TCSR_TDV(TCSR & (1u << 7u));
    }

    /**
     * Get TCSR's EOF bit.
     */
    inline USIC0_CH0_TCSR_EOF get_TCSR_EOF() volatile
    {
        return USIC0_CH0_TCSR_EOF(TCSR & (1u << 6u));
    }

    /**
     * Set TCSR's EOF bit.
     *
     * End Of Frame
     */
    inline void set_TCSR_EOF() volatile
    {
        TCSR |= 1u << 6u;
    }

    /**
     * Clear TCSR's EOF bit.
     *
     * End Of Frame
     */
    inline void clear_TCSR_EOF() volatile
    {
        TCSR &= ~(1u << 6u);
    }

    /**
     * Toggle TCSR's EOF bit.
     *
     * End Of Frame
     */
    inline void toggle_TCSR_EOF() volatile
    {
        TCSR ^= 1u << 6u;
    }

    /**
     * Get TCSR's SOF bit.
     */
    inline USIC0_CH0_TCSR_SOF get_TCSR_SOF() volatile
    {
        return USIC0_CH0_TCSR_SOF(TCSR & (1u << 5u));
    }

    /**
     * Set TCSR's SOF bit.
     *
     * Start Of Frame
     */
    inline void set_TCSR_SOF() volatile
    {
        TCSR |= 1u << 5u;
    }

    /**
     * Clear TCSR's SOF bit.
     *
     * Start Of Frame
     */
    inline void clear_TCSR_SOF() volatile
    {
        TCSR &= ~(1u << 5u);
    }

    /**
     * Toggle TCSR's SOF bit.
     *
     * Start Of Frame
     */
    inline void toggle_TCSR_SOF() volatile
    {
        TCSR ^= 1u << 5u;
    }

    /**
     * Get TCSR's HPCMD bit.
     */
    inline USIC0_CH0_TCSR_HPCMD get_TCSR_HPCMD() volatile
    {
        return USIC0_CH0_TCSR_HPCMD(TCSR & (1u << 4u));
    }

    /**
     * Set TCSR's HPCMD bit.
     *
     * Hardware Port Control Mode
     */
    inline void set_TCSR_HPCMD() volatile
    {
        TCSR |= 1u << 4u;
    }

    /**
     * Clear TCSR's HPCMD bit.
     *
     * Hardware Port Control Mode
     */
    inline void clear_TCSR_HPCMD() volatile
    {
        TCSR &= ~(1u << 4u);
    }

    /**
     * Toggle TCSR's HPCMD bit.
     *
     * Hardware Port Control Mode
     */
    inline void toggle_TCSR_HPCMD() volatile
    {
        TCSR ^= 1u << 4u;
    }

    /**
     * Get TCSR's WAMD bit.
     */
    inline USIC0_CH0_TCSR_HPCMD get_TCSR_WAMD() volatile
    {
        return USIC0_CH0_TCSR_HPCMD(TCSR & (1u << 3u));
    }

    /**
     * Set TCSR's WAMD bit.
     *
     * WA Mode
     */
    inline void set_TCSR_WAMD() volatile
    {
        TCSR |= 1u << 3u;
    }

    /**
     * Clear TCSR's WAMD bit.
     *
     * WA Mode
     */
    inline void clear_TCSR_WAMD() volatile
    {
        TCSR &= ~(1u << 3u);
    }

    /**
     * Toggle TCSR's WAMD bit.
     *
     * WA Mode
     */
    inline void toggle_TCSR_WAMD() volatile
    {
        TCSR ^= 1u << 3u;
    }

    /**
     * Get TCSR's FLEMD bit.
     */
    inline USIC0_CH0_TCSR_HPCMD get_TCSR_FLEMD() volatile
    {
        return USIC0_CH0_TCSR_HPCMD(TCSR & (1u << 2u));
    }

    /**
     * Set TCSR's FLEMD bit.
     *
     * FLE Mode
     */
    inline void set_TCSR_FLEMD() volatile
    {
        TCSR |= 1u << 2u;
    }

    /**
     * Clear TCSR's FLEMD bit.
     *
     * FLE Mode
     */
    inline void clear_TCSR_FLEMD() volatile
    {
        TCSR &= ~(1u << 2u);
    }

    /**
     * Toggle TCSR's FLEMD bit.
     *
     * FLE Mode
     */
    inline void toggle_TCSR_FLEMD() volatile
    {
        TCSR ^= 1u << 2u;
    }

    /**
     * Get TCSR's SELMD bit.
     */
    inline USIC0_CH0_TCSR_SELMD get_TCSR_SELMD() volatile
    {
        return USIC0_CH0_TCSR_SELMD(TCSR & (1u << 1u));
    }

    /**
     * Set TCSR's SELMD bit.
     *
     * Select Mode
     */
    inline void set_TCSR_SELMD() volatile
    {
        TCSR |= 1u << 1u;
    }

    /**
     * Clear TCSR's SELMD bit.
     *
     * Select Mode
     */
    inline void clear_TCSR_SELMD() volatile
    {
        TCSR &= ~(1u << 1u);
    }

    /**
     * Toggle TCSR's SELMD bit.
     *
     * Select Mode
     */
    inline void toggle_TCSR_SELMD() volatile
    {
        TCSR ^= 1u << 1u;
    }

    /**
     * Get TCSR's WLEMD bit.
     */
    inline USIC0_CH0_TCSR_HPCMD get_TCSR_WLEMD() volatile
    {
        return USIC0_CH0_TCSR_HPCMD(TCSR & (1u << 0u));
    }

    /**
     * Set TCSR's WLEMD bit.
     *
     * WLE Mode
     */
    inline void set_TCSR_WLEMD() volatile
    {
        TCSR |= 1u << 0u;
    }

    /**
     * Clear TCSR's WLEMD bit.
     *
     * WLE Mode
     */
    inline void clear_TCSR_WLEMD() volatile
    {
        TCSR &= ~(1u << 0u);
    }

    /**
     * Toggle TCSR's WLEMD bit.
     *
     * WLE Mode
     */
    inline void toggle_TCSR_WLEMD() volatile
    {
        TCSR ^= 1u << 0u;
    }

    /**
     * Get all of TCSR's bit fields.
     */
    inline void get_TCSR(USIC0_CH0_TCSR_TE &TE, USIC0_CH0_TCSR_TVC &TVC,
                         USIC0_CH0_TCSR_TV &TV, USIC0_CH0_TCSR_TSOF &TSOF,
                         USIC0_CH0_TCSR_WA &WA, USIC0_CH0_TCSR_TDVTR &TDVTR,
                         USIC0_CH0_TCSR_TDEN &TDEN,
                         USIC0_CH0_TCSR_TDSSM &TDSSM, USIC0_CH0_TCSR_TDV &TDV,
                         USIC0_CH0_TCSR_EOF &EOF, USIC0_CH0_TCSR_SOF &SOF,
                         USIC0_CH0_TCSR_HPCMD &HPCMD,
                         USIC0_CH0_TCSR_HPCMD &WAMD,
                         USIC0_CH0_TCSR_HPCMD &FLEMD,
                         USIC0_CH0_TCSR_SELMD &SELMD,
                         USIC0_CH0_TCSR_HPCMD &WLEMD) volatile
    {
        uint32_t curr = TCSR;

        TE = USIC0_CH0_TCSR_TE(curr & (1u << 28u));
        TVC = USIC0_CH0_TCSR_TVC(curr & (1u << 27u));
        TV = USIC0_CH0_TCSR_TV(curr & (1u << 26u));
        TSOF = USIC0_CH0_TCSR_TSOF(curr & (1u << 24u));
        WA = USIC0_CH0_TCSR_WA(curr & (1u << 13u));
        TDVTR = USIC0_CH0_TCSR_TDVTR(curr & (1u << 12u));
        TDEN = USIC0_CH0_TCSR_TDEN((curr >> 10u) & 0b11u);
        TDSSM = USIC0_CH0_TCSR_TDSSM(curr & (1u << 8u));
        TDV = USIC0_CH0_TCSR_TDV(curr & (1u << 7u));
        EOF = USIC0_CH0_TCSR_EOF(curr & (1u << 6u));
        SOF = USIC0_CH0_TCSR_SOF(curr & (1u << 5u));
        HPCMD = USIC0_CH0_TCSR_HPCMD(curr & (1u << 4u));
        WAMD = USIC0_CH0_TCSR_HPCMD(curr & (1u << 3u));
        FLEMD = USIC0_CH0_TCSR_HPCMD(curr & (1u << 2u));
        SELMD = USIC0_CH0_TCSR_SELMD(curr & (1u << 1u));
        WLEMD = USIC0_CH0_TCSR_HPCMD(curr & (1u << 0u));
    }

    /**
     * Set all of TCSR's bit fields.
     *
     * (read-write) Transmit Control/Status Register
     */
    inline void set_TCSR(USIC0_CH0_TCSR_WA WA, USIC0_CH0_TCSR_TDVTR TDVTR,
                         USIC0_CH0_TCSR_TDEN TDEN, USIC0_CH0_TCSR_TDSSM TDSSM,
                         USIC0_CH0_TCSR_EOF EOF, USIC0_CH0_TCSR_SOF SOF,
                         USIC0_CH0_TCSR_HPCMD HPCMD, USIC0_CH0_TCSR_HPCMD WAMD,
                         USIC0_CH0_TCSR_HPCMD FLEMD,
                         USIC0_CH0_TCSR_SELMD SELMD,
                         USIC0_CH0_TCSR_HPCMD WLEMD) volatile
    {
        uint32_t curr = TCSR;

        curr &= ~(0b1u << 13u);
        curr |= (std::to_underlying(WA) & 0b1u) << 13u;
        curr &= ~(0b1u << 12u);
        curr |= (std::to_underlying(TDVTR) & 0b1u) << 12u;
        curr &= ~(0b11u << 10u);
        curr |= (std::to_underlying(TDEN) & 0b11u) << 10u;
        curr &= ~(0b1u << 8u);
        curr |= (std::to_underlying(TDSSM) & 0b1u) << 8u;
        curr &= ~(0b1u << 6u);
        curr |= (std::to_underlying(EOF) & 0b1u) << 6u;
        curr &= ~(0b1u << 5u);
        curr |= (std::to_underlying(SOF) & 0b1u) << 5u;
        curr &= ~(0b1u << 4u);
        curr |= (std::to_underlying(HPCMD) & 0b1u) << 4u;
        curr &= ~(0b1u << 3u);
        curr |= (std::to_underlying(WAMD) & 0b1u) << 3u;
        curr &= ~(0b1u << 2u);
        curr |= (std::to_underlying(FLEMD) & 0b1u) << 2u;
        curr &= ~(0b1u << 1u);
        curr |= (std::to_underlying(SELMD) & 0b1u) << 1u;
        curr &= ~(0b1u << 0u);
        curr |= (std::to_underlying(WLEMD) & 0b1u) << 0u;

        TCSR = curr;
    }

    /**
     * Get PCR's CTR31 bit.
     */
    inline bool get_PCR_CTR31() volatile
    {
        return PCR & (1u << 31u);
    }

    /**
     * Set PCR's CTR31 bit.
     *
     * Protocol Control Bit 31
     */
    inline void set_PCR_CTR31() volatile
    {
        PCR |= 1u << 31u;
    }

    /**
     * Clear PCR's CTR31 bit.
     *
     * Protocol Control Bit 31
     */
    inline void clear_PCR_CTR31() volatile
    {
        PCR &= ~(1u << 31u);
    }

    /**
     * Toggle PCR's CTR31 bit.
     *
     * Protocol Control Bit 31
     */
    inline void toggle_PCR_CTR31() volatile
    {
        PCR ^= 1u << 31u;
    }

    /**
     * Get PCR's CTR30 bit.
     */
    inline bool get_PCR_CTR30() volatile
    {
        return PCR & (1u << 30u);
    }

    /**
     * Set PCR's CTR30 bit.
     *
     * Protocol Control Bit 30
     */
    inline void set_PCR_CTR30() volatile
    {
        PCR |= 1u << 30u;
    }

    /**
     * Clear PCR's CTR30 bit.
     *
     * Protocol Control Bit 30
     */
    inline void clear_PCR_CTR30() volatile
    {
        PCR &= ~(1u << 30u);
    }

    /**
     * Toggle PCR's CTR30 bit.
     *
     * Protocol Control Bit 30
     */
    inline void toggle_PCR_CTR30() volatile
    {
        PCR ^= 1u << 30u;
    }

    /**
     * Get PCR's CTR29 bit.
     */
    inline bool get_PCR_CTR29() volatile
    {
        return PCR & (1u << 29u);
    }

    /**
     * Set PCR's CTR29 bit.
     *
     * Protocol Control Bit 29
     */
    inline void set_PCR_CTR29() volatile
    {
        PCR |= 1u << 29u;
    }

    /**
     * Clear PCR's CTR29 bit.
     *
     * Protocol Control Bit 29
     */
    inline void clear_PCR_CTR29() volatile
    {
        PCR &= ~(1u << 29u);
    }

    /**
     * Toggle PCR's CTR29 bit.
     *
     * Protocol Control Bit 29
     */
    inline void toggle_PCR_CTR29() volatile
    {
        PCR ^= 1u << 29u;
    }

    /**
     * Get PCR's CTR28 bit.
     */
    inline bool get_PCR_CTR28() volatile
    {
        return PCR & (1u << 28u);
    }

    /**
     * Set PCR's CTR28 bit.
     *
     * Protocol Control Bit 28
     */
    inline void set_PCR_CTR28() volatile
    {
        PCR |= 1u << 28u;
    }

    /**
     * Clear PCR's CTR28 bit.
     *
     * Protocol Control Bit 28
     */
    inline void clear_PCR_CTR28() volatile
    {
        PCR &= ~(1u << 28u);
    }

    /**
     * Toggle PCR's CTR28 bit.
     *
     * Protocol Control Bit 28
     */
    inline void toggle_PCR_CTR28() volatile
    {
        PCR ^= 1u << 28u;
    }

    /**
     * Get PCR's CTR27 bit.
     */
    inline bool get_PCR_CTR27() volatile
    {
        return PCR & (1u << 27u);
    }

    /**
     * Set PCR's CTR27 bit.
     *
     * Protocol Control Bit 27
     */
    inline void set_PCR_CTR27() volatile
    {
        PCR |= 1u << 27u;
    }

    /**
     * Clear PCR's CTR27 bit.
     *
     * Protocol Control Bit 27
     */
    inline void clear_PCR_CTR27() volatile
    {
        PCR &= ~(1u << 27u);
    }

    /**
     * Toggle PCR's CTR27 bit.
     *
     * Protocol Control Bit 27
     */
    inline void toggle_PCR_CTR27() volatile
    {
        PCR ^= 1u << 27u;
    }

    /**
     * Get PCR's CTR26 bit.
     */
    inline bool get_PCR_CTR26() volatile
    {
        return PCR & (1u << 26u);
    }

    /**
     * Set PCR's CTR26 bit.
     *
     * Protocol Control Bit 26
     */
    inline void set_PCR_CTR26() volatile
    {
        PCR |= 1u << 26u;
    }

    /**
     * Clear PCR's CTR26 bit.
     *
     * Protocol Control Bit 26
     */
    inline void clear_PCR_CTR26() volatile
    {
        PCR &= ~(1u << 26u);
    }

    /**
     * Toggle PCR's CTR26 bit.
     *
     * Protocol Control Bit 26
     */
    inline void toggle_PCR_CTR26() volatile
    {
        PCR ^= 1u << 26u;
    }

    /**
     * Get PCR's CTR25 bit.
     */
    inline bool get_PCR_CTR25() volatile
    {
        return PCR & (1u << 25u);
    }

    /**
     * Set PCR's CTR25 bit.
     *
     * Protocol Control Bit 25
     */
    inline void set_PCR_CTR25() volatile
    {
        PCR |= 1u << 25u;
    }

    /**
     * Clear PCR's CTR25 bit.
     *
     * Protocol Control Bit 25
     */
    inline void clear_PCR_CTR25() volatile
    {
        PCR &= ~(1u << 25u);
    }

    /**
     * Toggle PCR's CTR25 bit.
     *
     * Protocol Control Bit 25
     */
    inline void toggle_PCR_CTR25() volatile
    {
        PCR ^= 1u << 25u;
    }

    /**
     * Get PCR's CTR24 bit.
     */
    inline bool get_PCR_CTR24() volatile
    {
        return PCR & (1u << 24u);
    }

    /**
     * Set PCR's CTR24 bit.
     *
     * Protocol Control Bit 24
     */
    inline void set_PCR_CTR24() volatile
    {
        PCR |= 1u << 24u;
    }

    /**
     * Clear PCR's CTR24 bit.
     *
     * Protocol Control Bit 24
     */
    inline void clear_PCR_CTR24() volatile
    {
        PCR &= ~(1u << 24u);
    }

    /**
     * Toggle PCR's CTR24 bit.
     *
     * Protocol Control Bit 24
     */
    inline void toggle_PCR_CTR24() volatile
    {
        PCR ^= 1u << 24u;
    }

    /**
     * Get PCR's CTR23 bit.
     */
    inline bool get_PCR_CTR23() volatile
    {
        return PCR & (1u << 23u);
    }

    /**
     * Set PCR's CTR23 bit.
     *
     * Protocol Control Bit 23
     */
    inline void set_PCR_CTR23() volatile
    {
        PCR |= 1u << 23u;
    }

    /**
     * Clear PCR's CTR23 bit.
     *
     * Protocol Control Bit 23
     */
    inline void clear_PCR_CTR23() volatile
    {
        PCR &= ~(1u << 23u);
    }

    /**
     * Toggle PCR's CTR23 bit.
     *
     * Protocol Control Bit 23
     */
    inline void toggle_PCR_CTR23() volatile
    {
        PCR ^= 1u << 23u;
    }

    /**
     * Get PCR's CTR22 bit.
     */
    inline bool get_PCR_CTR22() volatile
    {
        return PCR & (1u << 22u);
    }

    /**
     * Set PCR's CTR22 bit.
     *
     * Protocol Control Bit 22
     */
    inline void set_PCR_CTR22() volatile
    {
        PCR |= 1u << 22u;
    }

    /**
     * Clear PCR's CTR22 bit.
     *
     * Protocol Control Bit 22
     */
    inline void clear_PCR_CTR22() volatile
    {
        PCR &= ~(1u << 22u);
    }

    /**
     * Toggle PCR's CTR22 bit.
     *
     * Protocol Control Bit 22
     */
    inline void toggle_PCR_CTR22() volatile
    {
        PCR ^= 1u << 22u;
    }

    /**
     * Get PCR's CTR21 bit.
     */
    inline bool get_PCR_CTR21() volatile
    {
        return PCR & (1u << 21u);
    }

    /**
     * Set PCR's CTR21 bit.
     *
     * Protocol Control Bit 21
     */
    inline void set_PCR_CTR21() volatile
    {
        PCR |= 1u << 21u;
    }

    /**
     * Clear PCR's CTR21 bit.
     *
     * Protocol Control Bit 21
     */
    inline void clear_PCR_CTR21() volatile
    {
        PCR &= ~(1u << 21u);
    }

    /**
     * Toggle PCR's CTR21 bit.
     *
     * Protocol Control Bit 21
     */
    inline void toggle_PCR_CTR21() volatile
    {
        PCR ^= 1u << 21u;
    }

    /**
     * Get PCR's CTR20 bit.
     */
    inline bool get_PCR_CTR20() volatile
    {
        return PCR & (1u << 20u);
    }

    /**
     * Set PCR's CTR20 bit.
     *
     * Protocol Control Bit 20
     */
    inline void set_PCR_CTR20() volatile
    {
        PCR |= 1u << 20u;
    }

    /**
     * Clear PCR's CTR20 bit.
     *
     * Protocol Control Bit 20
     */
    inline void clear_PCR_CTR20() volatile
    {
        PCR &= ~(1u << 20u);
    }

    /**
     * Toggle PCR's CTR20 bit.
     *
     * Protocol Control Bit 20
     */
    inline void toggle_PCR_CTR20() volatile
    {
        PCR ^= 1u << 20u;
    }

    /**
     * Get PCR's CTR19 bit.
     */
    inline bool get_PCR_CTR19() volatile
    {
        return PCR & (1u << 19u);
    }

    /**
     * Set PCR's CTR19 bit.
     *
     * Protocol Control Bit 19
     */
    inline void set_PCR_CTR19() volatile
    {
        PCR |= 1u << 19u;
    }

    /**
     * Clear PCR's CTR19 bit.
     *
     * Protocol Control Bit 19
     */
    inline void clear_PCR_CTR19() volatile
    {
        PCR &= ~(1u << 19u);
    }

    /**
     * Toggle PCR's CTR19 bit.
     *
     * Protocol Control Bit 19
     */
    inline void toggle_PCR_CTR19() volatile
    {
        PCR ^= 1u << 19u;
    }

    /**
     * Get PCR's CTR18 bit.
     */
    inline bool get_PCR_CTR18() volatile
    {
        return PCR & (1u << 18u);
    }

    /**
     * Set PCR's CTR18 bit.
     *
     * Protocol Control Bit 18
     */
    inline void set_PCR_CTR18() volatile
    {
        PCR |= 1u << 18u;
    }

    /**
     * Clear PCR's CTR18 bit.
     *
     * Protocol Control Bit 18
     */
    inline void clear_PCR_CTR18() volatile
    {
        PCR &= ~(1u << 18u);
    }

    /**
     * Toggle PCR's CTR18 bit.
     *
     * Protocol Control Bit 18
     */
    inline void toggle_PCR_CTR18() volatile
    {
        PCR ^= 1u << 18u;
    }

    /**
     * Get PCR's CTR17 bit.
     */
    inline bool get_PCR_CTR17() volatile
    {
        return PCR & (1u << 17u);
    }

    /**
     * Set PCR's CTR17 bit.
     *
     * Protocol Control Bit 17
     */
    inline void set_PCR_CTR17() volatile
    {
        PCR |= 1u << 17u;
    }

    /**
     * Clear PCR's CTR17 bit.
     *
     * Protocol Control Bit 17
     */
    inline void clear_PCR_CTR17() volatile
    {
        PCR &= ~(1u << 17u);
    }

    /**
     * Toggle PCR's CTR17 bit.
     *
     * Protocol Control Bit 17
     */
    inline void toggle_PCR_CTR17() volatile
    {
        PCR ^= 1u << 17u;
    }

    /**
     * Get PCR's CTR16 bit.
     */
    inline bool get_PCR_CTR16() volatile
    {
        return PCR & (1u << 16u);
    }

    /**
     * Set PCR's CTR16 bit.
     *
     * Protocol Control Bit 16
     */
    inline void set_PCR_CTR16() volatile
    {
        PCR |= 1u << 16u;
    }

    /**
     * Clear PCR's CTR16 bit.
     *
     * Protocol Control Bit 16
     */
    inline void clear_PCR_CTR16() volatile
    {
        PCR &= ~(1u << 16u);
    }

    /**
     * Toggle PCR's CTR16 bit.
     *
     * Protocol Control Bit 16
     */
    inline void toggle_PCR_CTR16() volatile
    {
        PCR ^= 1u << 16u;
    }

    /**
     * Get PCR's CTR15 bit.
     */
    inline bool get_PCR_CTR15() volatile
    {
        return PCR & (1u << 15u);
    }

    /**
     * Set PCR's CTR15 bit.
     *
     * Protocol Control Bit 15
     */
    inline void set_PCR_CTR15() volatile
    {
        PCR |= 1u << 15u;
    }

    /**
     * Clear PCR's CTR15 bit.
     *
     * Protocol Control Bit 15
     */
    inline void clear_PCR_CTR15() volatile
    {
        PCR &= ~(1u << 15u);
    }

    /**
     * Toggle PCR's CTR15 bit.
     *
     * Protocol Control Bit 15
     */
    inline void toggle_PCR_CTR15() volatile
    {
        PCR ^= 1u << 15u;
    }

    /**
     * Get PCR's CTR14 bit.
     */
    inline bool get_PCR_CTR14() volatile
    {
        return PCR & (1u << 14u);
    }

    /**
     * Set PCR's CTR14 bit.
     *
     * Protocol Control Bit 14
     */
    inline void set_PCR_CTR14() volatile
    {
        PCR |= 1u << 14u;
    }

    /**
     * Clear PCR's CTR14 bit.
     *
     * Protocol Control Bit 14
     */
    inline void clear_PCR_CTR14() volatile
    {
        PCR &= ~(1u << 14u);
    }

    /**
     * Toggle PCR's CTR14 bit.
     *
     * Protocol Control Bit 14
     */
    inline void toggle_PCR_CTR14() volatile
    {
        PCR ^= 1u << 14u;
    }

    /**
     * Get PCR's CTR13 bit.
     */
    inline bool get_PCR_CTR13() volatile
    {
        return PCR & (1u << 13u);
    }

    /**
     * Set PCR's CTR13 bit.
     *
     * Protocol Control Bit 13
     */
    inline void set_PCR_CTR13() volatile
    {
        PCR |= 1u << 13u;
    }

    /**
     * Clear PCR's CTR13 bit.
     *
     * Protocol Control Bit 13
     */
    inline void clear_PCR_CTR13() volatile
    {
        PCR &= ~(1u << 13u);
    }

    /**
     * Toggle PCR's CTR13 bit.
     *
     * Protocol Control Bit 13
     */
    inline void toggle_PCR_CTR13() volatile
    {
        PCR ^= 1u << 13u;
    }

    /**
     * Get PCR's CTR12 bit.
     */
    inline bool get_PCR_CTR12() volatile
    {
        return PCR & (1u << 12u);
    }

    /**
     * Set PCR's CTR12 bit.
     *
     * Protocol Control Bit 12
     */
    inline void set_PCR_CTR12() volatile
    {
        PCR |= 1u << 12u;
    }

    /**
     * Clear PCR's CTR12 bit.
     *
     * Protocol Control Bit 12
     */
    inline void clear_PCR_CTR12() volatile
    {
        PCR &= ~(1u << 12u);
    }

    /**
     * Toggle PCR's CTR12 bit.
     *
     * Protocol Control Bit 12
     */
    inline void toggle_PCR_CTR12() volatile
    {
        PCR ^= 1u << 12u;
    }

    /**
     * Get PCR's CTR11 bit.
     */
    inline bool get_PCR_CTR11() volatile
    {
        return PCR & (1u << 11u);
    }

    /**
     * Set PCR's CTR11 bit.
     *
     * Protocol Control Bit 11
     */
    inline void set_PCR_CTR11() volatile
    {
        PCR |= 1u << 11u;
    }

    /**
     * Clear PCR's CTR11 bit.
     *
     * Protocol Control Bit 11
     */
    inline void clear_PCR_CTR11() volatile
    {
        PCR &= ~(1u << 11u);
    }

    /**
     * Toggle PCR's CTR11 bit.
     *
     * Protocol Control Bit 11
     */
    inline void toggle_PCR_CTR11() volatile
    {
        PCR ^= 1u << 11u;
    }

    /**
     * Get PCR's CTR10 bit.
     */
    inline bool get_PCR_CTR10() volatile
    {
        return PCR & (1u << 10u);
    }

    /**
     * Set PCR's CTR10 bit.
     *
     * Protocol Control Bit 10
     */
    inline void set_PCR_CTR10() volatile
    {
        PCR |= 1u << 10u;
    }

    /**
     * Clear PCR's CTR10 bit.
     *
     * Protocol Control Bit 10
     */
    inline void clear_PCR_CTR10() volatile
    {
        PCR &= ~(1u << 10u);
    }

    /**
     * Toggle PCR's CTR10 bit.
     *
     * Protocol Control Bit 10
     */
    inline void toggle_PCR_CTR10() volatile
    {
        PCR ^= 1u << 10u;
    }

    /**
     * Get PCR's CTR9 bit.
     */
    inline bool get_PCR_CTR9() volatile
    {
        return PCR & (1u << 9u);
    }

    /**
     * Set PCR's CTR9 bit.
     *
     * Protocol Control Bit 9
     */
    inline void set_PCR_CTR9() volatile
    {
        PCR |= 1u << 9u;
    }

    /**
     * Clear PCR's CTR9 bit.
     *
     * Protocol Control Bit 9
     */
    inline void clear_PCR_CTR9() volatile
    {
        PCR &= ~(1u << 9u);
    }

    /**
     * Toggle PCR's CTR9 bit.
     *
     * Protocol Control Bit 9
     */
    inline void toggle_PCR_CTR9() volatile
    {
        PCR ^= 1u << 9u;
    }

    /**
     * Get PCR's CTR8 bit.
     */
    inline bool get_PCR_CTR8() volatile
    {
        return PCR & (1u << 8u);
    }

    /**
     * Set PCR's CTR8 bit.
     *
     * Protocol Control Bit 8
     */
    inline void set_PCR_CTR8() volatile
    {
        PCR |= 1u << 8u;
    }

    /**
     * Clear PCR's CTR8 bit.
     *
     * Protocol Control Bit 8
     */
    inline void clear_PCR_CTR8() volatile
    {
        PCR &= ~(1u << 8u);
    }

    /**
     * Toggle PCR's CTR8 bit.
     *
     * Protocol Control Bit 8
     */
    inline void toggle_PCR_CTR8() volatile
    {
        PCR ^= 1u << 8u;
    }

    /**
     * Get PCR's CTR7 bit.
     */
    inline bool get_PCR_CTR7() volatile
    {
        return PCR & (1u << 7u);
    }

    /**
     * Set PCR's CTR7 bit.
     *
     * Protocol Control Bit 7
     */
    inline void set_PCR_CTR7() volatile
    {
        PCR |= 1u << 7u;
    }

    /**
     * Clear PCR's CTR7 bit.
     *
     * Protocol Control Bit 7
     */
    inline void clear_PCR_CTR7() volatile
    {
        PCR &= ~(1u << 7u);
    }

    /**
     * Toggle PCR's CTR7 bit.
     *
     * Protocol Control Bit 7
     */
    inline void toggle_PCR_CTR7() volatile
    {
        PCR ^= 1u << 7u;
    }

    /**
     * Get PCR's CTR6 bit.
     */
    inline bool get_PCR_CTR6() volatile
    {
        return PCR & (1u << 6u);
    }

    /**
     * Set PCR's CTR6 bit.
     *
     * Protocol Control Bit 6
     */
    inline void set_PCR_CTR6() volatile
    {
        PCR |= 1u << 6u;
    }

    /**
     * Clear PCR's CTR6 bit.
     *
     * Protocol Control Bit 6
     */
    inline void clear_PCR_CTR6() volatile
    {
        PCR &= ~(1u << 6u);
    }

    /**
     * Toggle PCR's CTR6 bit.
     *
     * Protocol Control Bit 6
     */
    inline void toggle_PCR_CTR6() volatile
    {
        PCR ^= 1u << 6u;
    }

    /**
     * Get PCR's CTR5 bit.
     */
    inline bool get_PCR_CTR5() volatile
    {
        return PCR & (1u << 5u);
    }

    /**
     * Set PCR's CTR5 bit.
     *
     * Protocol Control Bit 5
     */
    inline void set_PCR_CTR5() volatile
    {
        PCR |= 1u << 5u;
    }

    /**
     * Clear PCR's CTR5 bit.
     *
     * Protocol Control Bit 5
     */
    inline void clear_PCR_CTR5() volatile
    {
        PCR &= ~(1u << 5u);
    }

    /**
     * Toggle PCR's CTR5 bit.
     *
     * Protocol Control Bit 5
     */
    inline void toggle_PCR_CTR5() volatile
    {
        PCR ^= 1u << 5u;
    }

    /**
     * Get PCR's CTR4 bit.
     */
    inline bool get_PCR_CTR4() volatile
    {
        return PCR & (1u << 4u);
    }

    /**
     * Set PCR's CTR4 bit.
     *
     * Protocol Control Bit 4
     */
    inline void set_PCR_CTR4() volatile
    {
        PCR |= 1u << 4u;
    }

    /**
     * Clear PCR's CTR4 bit.
     *
     * Protocol Control Bit 4
     */
    inline void clear_PCR_CTR4() volatile
    {
        PCR &= ~(1u << 4u);
    }

    /**
     * Toggle PCR's CTR4 bit.
     *
     * Protocol Control Bit 4
     */
    inline void toggle_PCR_CTR4() volatile
    {
        PCR ^= 1u << 4u;
    }

    /**
     * Get PCR's CTR3 bit.
     */
    inline bool get_PCR_CTR3() volatile
    {
        return PCR & (1u << 3u);
    }

    /**
     * Set PCR's CTR3 bit.
     *
     * Protocol Control Bit 3
     */
    inline void set_PCR_CTR3() volatile
    {
        PCR |= 1u << 3u;
    }

    /**
     * Clear PCR's CTR3 bit.
     *
     * Protocol Control Bit 3
     */
    inline void clear_PCR_CTR3() volatile
    {
        PCR &= ~(1u << 3u);
    }

    /**
     * Toggle PCR's CTR3 bit.
     *
     * Protocol Control Bit 3
     */
    inline void toggle_PCR_CTR3() volatile
    {
        PCR ^= 1u << 3u;
    }

    /**
     * Get PCR's CTR2 bit.
     */
    inline bool get_PCR_CTR2() volatile
    {
        return PCR & (1u << 2u);
    }

    /**
     * Set PCR's CTR2 bit.
     *
     * Protocol Control Bit 2
     */
    inline void set_PCR_CTR2() volatile
    {
        PCR |= 1u << 2u;
    }

    /**
     * Clear PCR's CTR2 bit.
     *
     * Protocol Control Bit 2
     */
    inline void clear_PCR_CTR2() volatile
    {
        PCR &= ~(1u << 2u);
    }

    /**
     * Toggle PCR's CTR2 bit.
     *
     * Protocol Control Bit 2
     */
    inline void toggle_PCR_CTR2() volatile
    {
        PCR ^= 1u << 2u;
    }

    /**
     * Get PCR's CTR1 bit.
     */
    inline bool get_PCR_CTR1() volatile
    {
        return PCR & (1u << 1u);
    }

    /**
     * Set PCR's CTR1 bit.
     *
     * Protocol Control Bit 1
     */
    inline void set_PCR_CTR1() volatile
    {
        PCR |= 1u << 1u;
    }

    /**
     * Clear PCR's CTR1 bit.
     *
     * Protocol Control Bit 1
     */
    inline void clear_PCR_CTR1() volatile
    {
        PCR &= ~(1u << 1u);
    }

    /**
     * Toggle PCR's CTR1 bit.
     *
     * Protocol Control Bit 1
     */
    inline void toggle_PCR_CTR1() volatile
    {
        PCR ^= 1u << 1u;
    }

    /**
     * Get PCR's CTR0 bit.
     */
    inline bool get_PCR_CTR0() volatile
    {
        return PCR & (1u << 0u);
    }

    /**
     * Set PCR's CTR0 bit.
     *
     * Protocol Control Bit 0
     */
    inline void set_PCR_CTR0() volatile
    {
        PCR |= 1u << 0u;
    }

    /**
     * Clear PCR's CTR0 bit.
     *
     * Protocol Control Bit 0
     */
    inline void clear_PCR_CTR0() volatile
    {
        PCR &= ~(1u << 0u);
    }

    /**
     * Toggle PCR's CTR0 bit.
     *
     * Protocol Control Bit 0
     */
    inline void toggle_PCR_CTR0() volatile
    {
        PCR ^= 1u << 0u;
    }

    /**
     * Get all of PCR's bit fields.
     */
    inline void get_PCR(bool &CTR31, bool &CTR30, bool &CTR29, bool &CTR28,
                        bool &CTR27, bool &CTR26, bool &CTR25, bool &CTR24,
                        bool &CTR23, bool &CTR22, bool &CTR21, bool &CTR20,
                        bool &CTR19, bool &CTR18, bool &CTR17, bool &CTR16,
                        bool &CTR15, bool &CTR14, bool &CTR13, bool &CTR12,
                        bool &CTR11, bool &CTR10, bool &CTR9, bool &CTR8,
                        bool &CTR7, bool &CTR6, bool &CTR5, bool &CTR4,
                        bool &CTR3, bool &CTR2, bool &CTR1,
                        bool &CTR0) volatile
    {
        uint32_t curr = PCR;

        CTR31 = curr & (1u << 31u);
        CTR30 = curr & (1u << 30u);
        CTR29 = curr & (1u << 29u);
        CTR28 = curr & (1u << 28u);
        CTR27 = curr & (1u << 27u);
        CTR26 = curr & (1u << 26u);
        CTR25 = curr & (1u << 25u);
        CTR24 = curr & (1u << 24u);
        CTR23 = curr & (1u << 23u);
        CTR22 = curr & (1u << 22u);
        CTR21 = curr & (1u << 21u);
        CTR20 = curr & (1u << 20u);
        CTR19 = curr & (1u << 19u);
        CTR18 = curr & (1u << 18u);
        CTR17 = curr & (1u << 17u);
        CTR16 = curr & (1u << 16u);
        CTR15 = curr & (1u << 15u);
        CTR14 = curr & (1u << 14u);
        CTR13 = curr & (1u << 13u);
        CTR12 = curr & (1u << 12u);
        CTR11 = curr & (1u << 11u);
        CTR10 = curr & (1u << 10u);
        CTR9 = curr & (1u << 9u);
        CTR8 = curr & (1u << 8u);
        CTR7 = curr & (1u << 7u);
        CTR6 = curr & (1u << 6u);
        CTR5 = curr & (1u << 5u);
        CTR4 = curr & (1u << 4u);
        CTR3 = curr & (1u << 3u);
        CTR2 = curr & (1u << 2u);
        CTR1 = curr & (1u << 1u);
        CTR0 = curr & (1u << 0u);
    }

    /**
     * Set all of PCR's bit fields.
     *
     * (read-write) Protocol Control Register
     */
    inline void set_PCR(bool CTR31, bool CTR30, bool CTR29, bool CTR28,
                        bool CTR27, bool CTR26, bool CTR25, bool CTR24,
                        bool CTR23, bool CTR22, bool CTR21, bool CTR20,
                        bool CTR19, bool CTR18, bool CTR17, bool CTR16,
                        bool CTR15, bool CTR14, bool CTR13, bool CTR12,
                        bool CTR11, bool CTR10, bool CTR9, bool CTR8,
                        bool CTR7, bool CTR6, bool CTR5, bool CTR4, bool CTR3,
                        bool CTR2, bool CTR1, bool CTR0) volatile
    {
        uint32_t curr = PCR;

        curr &= ~(0b1u << 31u);
        curr |= (CTR31 & 0b1u) << 31u;
        curr &= ~(0b1u << 30u);
        curr |= (CTR30 & 0b1u) << 30u;
        curr &= ~(0b1u << 29u);
        curr |= (CTR29 & 0b1u) << 29u;
        curr &= ~(0b1u << 28u);
        curr |= (CTR28 & 0b1u) << 28u;
        curr &= ~(0b1u << 27u);
        curr |= (CTR27 & 0b1u) << 27u;
        curr &= ~(0b1u << 26u);
        curr |= (CTR26 & 0b1u) << 26u;
        curr &= ~(0b1u << 25u);
        curr |= (CTR25 & 0b1u) << 25u;
        curr &= ~(0b1u << 24u);
        curr |= (CTR24 & 0b1u) << 24u;
        curr &= ~(0b1u << 23u);
        curr |= (CTR23 & 0b1u) << 23u;
        curr &= ~(0b1u << 22u);
        curr |= (CTR22 & 0b1u) << 22u;
        curr &= ~(0b1u << 21u);
        curr |= (CTR21 & 0b1u) << 21u;
        curr &= ~(0b1u << 20u);
        curr |= (CTR20 & 0b1u) << 20u;
        curr &= ~(0b1u << 19u);
        curr |= (CTR19 & 0b1u) << 19u;
        curr &= ~(0b1u << 18u);
        curr |= (CTR18 & 0b1u) << 18u;
        curr &= ~(0b1u << 17u);
        curr |= (CTR17 & 0b1u) << 17u;
        curr &= ~(0b1u << 16u);
        curr |= (CTR16 & 0b1u) << 16u;
        curr &= ~(0b1u << 15u);
        curr |= (CTR15 & 0b1u) << 15u;
        curr &= ~(0b1u << 14u);
        curr |= (CTR14 & 0b1u) << 14u;
        curr &= ~(0b1u << 13u);
        curr |= (CTR13 & 0b1u) << 13u;
        curr &= ~(0b1u << 12u);
        curr |= (CTR12 & 0b1u) << 12u;
        curr &= ~(0b1u << 11u);
        curr |= (CTR11 & 0b1u) << 11u;
        curr &= ~(0b1u << 10u);
        curr |= (CTR10 & 0b1u) << 10u;
        curr &= ~(0b1u << 9u);
        curr |= (CTR9 & 0b1u) << 9u;
        curr &= ~(0b1u << 8u);
        curr |= (CTR8 & 0b1u) << 8u;
        curr &= ~(0b1u << 7u);
        curr |= (CTR7 & 0b1u) << 7u;
        curr &= ~(0b1u << 6u);
        curr |= (CTR6 & 0b1u) << 6u;
        curr &= ~(0b1u << 5u);
        curr |= (CTR5 & 0b1u) << 5u;
        curr &= ~(0b1u << 4u);
        curr |= (CTR4 & 0b1u) << 4u;
        curr &= ~(0b1u << 3u);
        curr |= (CTR3 & 0b1u) << 3u;
        curr &= ~(0b1u << 2u);
        curr |= (CTR2 & 0b1u) << 2u;
        curr &= ~(0b1u << 1u);
        curr |= (CTR1 & 0b1u) << 1u;
        curr &= ~(0b1u << 0u);
        curr |= (CTR0 & 0b1u) << 0u;

        PCR = curr;
    }

    /**
     * Get PCR's MCLK bit.
     */
    inline USIC0_CH0_PCR_ASCMode_MCLK get_PCR_ASCMode_MCLK() volatile
    {
        return USIC0_CH0_PCR_ASCMode_MCLK(PCR_ASCMode & (1u << 31u));
    }

    /**
     * Set PCR's MCLK bit.
     *
     * Master Clock Enable
     */
    inline void set_PCR_ASCMode_MCLK() volatile
    {
        PCR |= 1u << 31u;
    }

    /**
     * Clear PCR's MCLK bit.
     *
     * Master Clock Enable
     */
    inline void clear_PCR_ASCMode_MCLK() volatile
    {
        PCR &= ~(1u << 31u);
    }

    /**
     * Toggle PCR's MCLK bit.
     *
     * Master Clock Enable
     */
    inline void toggle_PCR_ASCMode_MCLK() volatile
    {
        PCR ^= 1u << 31u;
    }

    /**
     * Get PCR's TSTEN bit.
     */
    inline USIC0_CH0_PCR_ASCMode_TSTEN get_PCR_ASCMode_TSTEN() volatile
    {
        return USIC0_CH0_PCR_ASCMode_TSTEN(PCR_ASCMode & (1u << 17u));
    }

    /**
     * Set PCR's TSTEN bit.
     *
     * Transmitter Status Enable
     */
    inline void set_PCR_ASCMode_TSTEN() volatile
    {
        PCR |= 1u << 17u;
    }

    /**
     * Clear PCR's TSTEN bit.
     *
     * Transmitter Status Enable
     */
    inline void clear_PCR_ASCMode_TSTEN() volatile
    {
        PCR &= ~(1u << 17u);
    }

    /**
     * Toggle PCR's TSTEN bit.
     *
     * Transmitter Status Enable
     */
    inline void toggle_PCR_ASCMode_TSTEN() volatile
    {
        PCR ^= 1u << 17u;
    }

    /**
     * Get PCR's RSTEN bit.
     */
    inline USIC0_CH0_PCR_ASCMode_RSTEN get_PCR_ASCMode_RSTEN() volatile
    {
        return USIC0_CH0_PCR_ASCMode_RSTEN(PCR_ASCMode & (1u << 16u));
    }

    /**
     * Set PCR's RSTEN bit.
     *
     * Receiver Status Enable
     */
    inline void set_PCR_ASCMode_RSTEN() volatile
    {
        PCR |= 1u << 16u;
    }

    /**
     * Clear PCR's RSTEN bit.
     *
     * Receiver Status Enable
     */
    inline void clear_PCR_ASCMode_RSTEN() volatile
    {
        PCR &= ~(1u << 16u);
    }

    /**
     * Toggle PCR's RSTEN bit.
     *
     * Receiver Status Enable
     */
    inline void toggle_PCR_ASCMode_RSTEN() volatile
    {
        PCR ^= 1u << 16u;
    }

    /**
     * Get PCR's PL field.
     */
    inline USIC0_CH0_PCR_ASCMode_PL get_PCR_ASCMode_PL() volatile
    {
        return USIC0_CH0_PCR_ASCMode_PL((PCR_ASCMode >> 13u) & 0b111u);
    }

    /**
     * Set PCR's PL field.
     *
     * Pulse Length
     */
    inline void set_PCR_ASCMode_PL(USIC0_CH0_PCR_ASCMode_PL value) volatile
    {
        uint32_t curr = PCR_ASCMode;

        curr &= ~(0b111u << 13u);
        curr |= (std::to_underlying(value) & 0b111u) << 13u;

        PCR_ASCMode = curr;
    }

    /**
     * Get PCR's SP field.
     */
    inline uint8_t get_PCR_ASCMode_SP() volatile
    {
        return (PCR_ASCMode >> 8u) & 0b11111u;
    }

    /**
     * Set PCR's SP field.
     *
     * Sample Point
     */
    inline void set_PCR_ASCMode_SP(uint8_t value) volatile
    {
        uint32_t curr = PCR_ASCMode;

        curr &= ~(0b11111u << 8u);
        curr |= (value & 0b11111u) << 8u;

        PCR_ASCMode = curr;
    }

    /**
     * Get PCR's FFIEN bit.
     */
    inline USIC0_CH0_TCSR_HPCMD get_PCR_ASCMode_FFIEN() volatile
    {
        return USIC0_CH0_TCSR_HPCMD(PCR_ASCMode & (1u << 7u));
    }

    /**
     * Set PCR's FFIEN bit.
     *
     * Frame Finished Interrupt Enable
     */
    inline void set_PCR_ASCMode_FFIEN() volatile
    {
        PCR |= 1u << 7u;
    }

    /**
     * Clear PCR's FFIEN bit.
     *
     * Frame Finished Interrupt Enable
     */
    inline void clear_PCR_ASCMode_FFIEN() volatile
    {
        PCR &= ~(1u << 7u);
    }

    /**
     * Toggle PCR's FFIEN bit.
     *
     * Frame Finished Interrupt Enable
     */
    inline void toggle_PCR_ASCMode_FFIEN() volatile
    {
        PCR ^= 1u << 7u;
    }

    /**
     * Get PCR's FEIEN bit.
     */
    inline USIC0_CH0_TCSR_HPCMD get_PCR_ASCMode_FEIEN() volatile
    {
        return USIC0_CH0_TCSR_HPCMD(PCR_ASCMode & (1u << 6u));
    }

    /**
     * Set PCR's FEIEN bit.
     *
     * Format Error Interrupt Enable
     */
    inline void set_PCR_ASCMode_FEIEN() volatile
    {
        PCR |= 1u << 6u;
    }

    /**
     * Clear PCR's FEIEN bit.
     *
     * Format Error Interrupt Enable
     */
    inline void clear_PCR_ASCMode_FEIEN() volatile
    {
        PCR &= ~(1u << 6u);
    }

    /**
     * Toggle PCR's FEIEN bit.
     *
     * Format Error Interrupt Enable
     */
    inline void toggle_PCR_ASCMode_FEIEN() volatile
    {
        PCR ^= 1u << 6u;
    }

    /**
     * Get PCR's RNIEN bit.
     */
    inline USIC0_CH0_TCSR_HPCMD get_PCR_ASCMode_RNIEN() volatile
    {
        return USIC0_CH0_TCSR_HPCMD(PCR_ASCMode & (1u << 5u));
    }

    /**
     * Set PCR's RNIEN bit.
     *
     * Receiver Noise Detection Interrupt Enable
     */
    inline void set_PCR_ASCMode_RNIEN() volatile
    {
        PCR |= 1u << 5u;
    }

    /**
     * Clear PCR's RNIEN bit.
     *
     * Receiver Noise Detection Interrupt Enable
     */
    inline void clear_PCR_ASCMode_RNIEN() volatile
    {
        PCR &= ~(1u << 5u);
    }

    /**
     * Toggle PCR's RNIEN bit.
     *
     * Receiver Noise Detection Interrupt Enable
     */
    inline void toggle_PCR_ASCMode_RNIEN() volatile
    {
        PCR ^= 1u << 5u;
    }

    /**
     * Get PCR's CDEN bit.
     */
    inline USIC0_CH0_PCR_ASCMode_CDEN get_PCR_ASCMode_CDEN() volatile
    {
        return USIC0_CH0_PCR_ASCMode_CDEN(PCR_ASCMode & (1u << 4u));
    }

    /**
     * Set PCR's CDEN bit.
     *
     * Collision Detection Enable
     */
    inline void set_PCR_ASCMode_CDEN() volatile
    {
        PCR |= 1u << 4u;
    }

    /**
     * Clear PCR's CDEN bit.
     *
     * Collision Detection Enable
     */
    inline void clear_PCR_ASCMode_CDEN() volatile
    {
        PCR &= ~(1u << 4u);
    }

    /**
     * Toggle PCR's CDEN bit.
     *
     * Collision Detection Enable
     */
    inline void toggle_PCR_ASCMode_CDEN() volatile
    {
        PCR ^= 1u << 4u;
    }

    /**
     * Get PCR's SBIEN bit.
     */
    inline USIC0_CH0_TCSR_HPCMD get_PCR_ASCMode_SBIEN() volatile
    {
        return USIC0_CH0_TCSR_HPCMD(PCR_ASCMode & (1u << 3u));
    }

    /**
     * Set PCR's SBIEN bit.
     *
     * Synchronization Break Interrupt Enable
     */
    inline void set_PCR_ASCMode_SBIEN() volatile
    {
        PCR |= 1u << 3u;
    }

    /**
     * Clear PCR's SBIEN bit.
     *
     * Synchronization Break Interrupt Enable
     */
    inline void clear_PCR_ASCMode_SBIEN() volatile
    {
        PCR &= ~(1u << 3u);
    }

    /**
     * Toggle PCR's SBIEN bit.
     *
     * Synchronization Break Interrupt Enable
     */
    inline void toggle_PCR_ASCMode_SBIEN() volatile
    {
        PCR ^= 1u << 3u;
    }

    /**
     * Get PCR's IDM bit.
     */
    inline USIC0_CH0_PCR_ASCMode_IDM get_PCR_ASCMode_IDM() volatile
    {
        return USIC0_CH0_PCR_ASCMode_IDM(PCR_ASCMode & (1u << 2u));
    }

    /**
     * Set PCR's IDM bit.
     *
     * Idle Detection Mode
     */
    inline void set_PCR_ASCMode_IDM() volatile
    {
        PCR |= 1u << 2u;
    }

    /**
     * Clear PCR's IDM bit.
     *
     * Idle Detection Mode
     */
    inline void clear_PCR_ASCMode_IDM() volatile
    {
        PCR &= ~(1u << 2u);
    }

    /**
     * Toggle PCR's IDM bit.
     *
     * Idle Detection Mode
     */
    inline void toggle_PCR_ASCMode_IDM() volatile
    {
        PCR ^= 1u << 2u;
    }

    /**
     * Get PCR's STPB bit.
     */
    inline USIC0_CH0_PCR_ASCMode_STPB get_PCR_ASCMode_STPB() volatile
    {
        return USIC0_CH0_PCR_ASCMode_STPB(PCR_ASCMode & (1u << 1u));
    }

    /**
     * Set PCR's STPB bit.
     *
     * Stop Bits
     */
    inline void set_PCR_ASCMode_STPB() volatile
    {
        PCR |= 1u << 1u;
    }

    /**
     * Clear PCR's STPB bit.
     *
     * Stop Bits
     */
    inline void clear_PCR_ASCMode_STPB() volatile
    {
        PCR &= ~(1u << 1u);
    }

    /**
     * Toggle PCR's STPB bit.
     *
     * Stop Bits
     */
    inline void toggle_PCR_ASCMode_STPB() volatile
    {
        PCR ^= 1u << 1u;
    }

    /**
     * Get PCR's SMD bit.
     */
    inline USIC0_CH0_PCR_ASCMode_SMD get_PCR_ASCMode_SMD() volatile
    {
        return USIC0_CH0_PCR_ASCMode_SMD(PCR_ASCMode & (1u << 0u));
    }

    /**
     * Set PCR's SMD bit.
     *
     * Sample Mode
     */
    inline void set_PCR_ASCMode_SMD() volatile
    {
        PCR |= 1u << 0u;
    }

    /**
     * Clear PCR's SMD bit.
     *
     * Sample Mode
     */
    inline void clear_PCR_ASCMode_SMD() volatile
    {
        PCR &= ~(1u << 0u);
    }

    /**
     * Toggle PCR's SMD bit.
     *
     * Sample Mode
     */
    inline void toggle_PCR_ASCMode_SMD() volatile
    {
        PCR ^= 1u << 0u;
    }

    /**
     * Get all of PCR_ASCMode's bit fields.
     */
    inline void get_PCR_ASCMode(
        USIC0_CH0_PCR_ASCMode_MCLK &MCLK, USIC0_CH0_PCR_ASCMode_TSTEN &TSTEN,
        USIC0_CH0_PCR_ASCMode_RSTEN &RSTEN, USIC0_CH0_PCR_ASCMode_PL &PL,
        uint8_t &SP, USIC0_CH0_TCSR_HPCMD &FFIEN, USIC0_CH0_TCSR_HPCMD &FEIEN,
        USIC0_CH0_TCSR_HPCMD &RNIEN, USIC0_CH0_PCR_ASCMode_CDEN &CDEN,
        USIC0_CH0_TCSR_HPCMD &SBIEN, USIC0_CH0_PCR_ASCMode_IDM &IDM,
        USIC0_CH0_PCR_ASCMode_STPB &STPB,
        USIC0_CH0_PCR_ASCMode_SMD &SMD) volatile
    {
        uint32_t curr = PCR_ASCMode;

        MCLK = USIC0_CH0_PCR_ASCMode_MCLK(curr & (1u << 31u));
        TSTEN = USIC0_CH0_PCR_ASCMode_TSTEN(curr & (1u << 17u));
        RSTEN = USIC0_CH0_PCR_ASCMode_RSTEN(curr & (1u << 16u));
        PL = USIC0_CH0_PCR_ASCMode_PL((curr >> 13u) & 0b111u);
        SP = (curr >> 8u) & 0b11111u;
        FFIEN = USIC0_CH0_TCSR_HPCMD(curr & (1u << 7u));
        FEIEN = USIC0_CH0_TCSR_HPCMD(curr & (1u << 6u));
        RNIEN = USIC0_CH0_TCSR_HPCMD(curr & (1u << 5u));
        CDEN = USIC0_CH0_PCR_ASCMode_CDEN(curr & (1u << 4u));
        SBIEN = USIC0_CH0_TCSR_HPCMD(curr & (1u << 3u));
        IDM = USIC0_CH0_PCR_ASCMode_IDM(curr & (1u << 2u));
        STPB = USIC0_CH0_PCR_ASCMode_STPB(curr & (1u << 1u));
        SMD = USIC0_CH0_PCR_ASCMode_SMD(curr & (1u << 0u));
    }

    /**
     * Set all of PCR_ASCMode's bit fields.
     *
     * (read-write) Protocol Control Register
     */
    inline void set_PCR_ASCMode(
        USIC0_CH0_PCR_ASCMode_MCLK MCLK, USIC0_CH0_PCR_ASCMode_TSTEN TSTEN,
        USIC0_CH0_PCR_ASCMode_RSTEN RSTEN, USIC0_CH0_PCR_ASCMode_PL PL,
        uint8_t SP, USIC0_CH0_TCSR_HPCMD FFIEN, USIC0_CH0_TCSR_HPCMD FEIEN,
        USIC0_CH0_TCSR_HPCMD RNIEN, USIC0_CH0_PCR_ASCMode_CDEN CDEN,
        USIC0_CH0_TCSR_HPCMD SBIEN, USIC0_CH0_PCR_ASCMode_IDM IDM,
        USIC0_CH0_PCR_ASCMode_STPB STPB,
        USIC0_CH0_PCR_ASCMode_SMD SMD) volatile
    {
        uint32_t curr = PCR_ASCMode;

        curr &= ~(0b1u << 31u);
        curr |= (std::to_underlying(MCLK) & 0b1u) << 31u;
        curr &= ~(0b1u << 17u);
        curr |= (std::to_underlying(TSTEN) & 0b1u) << 17u;
        curr &= ~(0b1u << 16u);
        curr |= (std::to_underlying(RSTEN) & 0b1u) << 16u;
        curr &= ~(0b111u << 13u);
        curr |= (std::to_underlying(PL) & 0b111u) << 13u;
        curr &= ~(0b11111u << 8u);
        curr |= (SP & 0b11111u) << 8u;
        curr &= ~(0b1u << 7u);
        curr |= (std::to_underlying(FFIEN) & 0b1u) << 7u;
        curr &= ~(0b1u << 6u);
        curr |= (std::to_underlying(FEIEN) & 0b1u) << 6u;
        curr &= ~(0b1u << 5u);
        curr |= (std::to_underlying(RNIEN) & 0b1u) << 5u;
        curr &= ~(0b1u << 4u);
        curr |= (std::to_underlying(CDEN) & 0b1u) << 4u;
        curr &= ~(0b1u << 3u);
        curr |= (std::to_underlying(SBIEN) & 0b1u) << 3u;
        curr &= ~(0b1u << 2u);
        curr |= (std::to_underlying(IDM) & 0b1u) << 2u;
        curr &= ~(0b1u << 1u);
        curr |= (std::to_underlying(STPB) & 0b1u) << 1u;
        curr &= ~(0b1u << 0u);
        curr |= (std::to_underlying(SMD) & 0b1u) << 0u;

        PCR_ASCMode = curr;
    }

    /**
     * Get PCR's MCLK bit.
     */
    inline USIC0_CH0_PCR_SSCMode_MCLK get_PCR_SSCMode_MCLK() volatile
    {
        return USIC0_CH0_PCR_SSCMode_MCLK(PCR_SSCMode & (1u << 31u));
    }

    /**
     * Set PCR's MCLK bit.
     *
     * Master Clock Enable
     */
    inline void set_PCR_SSCMode_MCLK() volatile
    {
        PCR |= 1u << 31u;
    }

    /**
     * Clear PCR's MCLK bit.
     *
     * Master Clock Enable
     */
    inline void clear_PCR_SSCMode_MCLK() volatile
    {
        PCR &= ~(1u << 31u);
    }

    /**
     * Toggle PCR's MCLK bit.
     *
     * Master Clock Enable
     */
    inline void toggle_PCR_SSCMode_MCLK() volatile
    {
        PCR ^= 1u << 31u;
    }

    /**
     * Get PCR's SLPHSEL bit.
     */
    inline USIC0_CH0_PCR_SSCMode_SLPHSEL get_PCR_SSCMode_SLPHSEL() volatile
    {
        return USIC0_CH0_PCR_SSCMode_SLPHSEL(PCR_SSCMode & (1u << 25u));
    }

    /**
     * Set PCR's SLPHSEL bit.
     *
     * Slave Mode Clock Phase Select
     */
    inline void set_PCR_SSCMode_SLPHSEL() volatile
    {
        PCR |= 1u << 25u;
    }

    /**
     * Clear PCR's SLPHSEL bit.
     *
     * Slave Mode Clock Phase Select
     */
    inline void clear_PCR_SSCMode_SLPHSEL() volatile
    {
        PCR &= ~(1u << 25u);
    }

    /**
     * Toggle PCR's SLPHSEL bit.
     *
     * Slave Mode Clock Phase Select
     */
    inline void toggle_PCR_SSCMode_SLPHSEL() volatile
    {
        PCR ^= 1u << 25u;
    }

    /**
     * Get PCR's TIWEN bit.
     */
    inline USIC0_CH0_PCR_SSCMode_TIWEN get_PCR_SSCMode_TIWEN() volatile
    {
        return USIC0_CH0_PCR_SSCMode_TIWEN(PCR_SSCMode & (1u << 24u));
    }

    /**
     * Set PCR's TIWEN bit.
     *
     * Enable Inter-Word Delay Tiw
     */
    inline void set_PCR_SSCMode_TIWEN() volatile
    {
        PCR |= 1u << 24u;
    }

    /**
     * Clear PCR's TIWEN bit.
     *
     * Enable Inter-Word Delay Tiw
     */
    inline void clear_PCR_SSCMode_TIWEN() volatile
    {
        PCR &= ~(1u << 24u);
    }

    /**
     * Toggle PCR's TIWEN bit.
     *
     * Enable Inter-Word Delay Tiw
     */
    inline void toggle_PCR_SSCMode_TIWEN() volatile
    {
        PCR ^= 1u << 24u;
    }

    /**
     * Get PCR's SELO field.
     */
    inline USIC0_CH0_PCR_SSCMode_SELO get_PCR_SSCMode_SELO() volatile
    {
        return USIC0_CH0_PCR_SSCMode_SELO((PCR_SSCMode >> 16u) & 0b11111111u);
    }

    /**
     * Set PCR's SELO field.
     *
     * Select Output
     */
    inline void set_PCR_SSCMode_SELO(USIC0_CH0_PCR_SSCMode_SELO value) volatile
    {
        uint32_t curr = PCR_SSCMode;

        curr &= ~(0b11111111u << 16u);
        curr |= (std::to_underlying(value) & 0b11111111u) << 16u;

        PCR_SSCMode = curr;
    }

    /**
     * Get PCR's DX2TIEN bit.
     */
    inline USIC0_CH0_PCR_SSCMode_DX2TIEN get_PCR_SSCMode_DX2TIEN() volatile
    {
        return USIC0_CH0_PCR_SSCMode_DX2TIEN(PCR_SSCMode & (1u << 15u));
    }

    /**
     * Set PCR's DX2TIEN bit.
     *
     * DX2T Interrupt Enable
     */
    inline void set_PCR_SSCMode_DX2TIEN() volatile
    {
        PCR |= 1u << 15u;
    }

    /**
     * Clear PCR's DX2TIEN bit.
     *
     * DX2T Interrupt Enable
     */
    inline void clear_PCR_SSCMode_DX2TIEN() volatile
    {
        PCR &= ~(1u << 15u);
    }

    /**
     * Toggle PCR's DX2TIEN bit.
     *
     * DX2T Interrupt Enable
     */
    inline void toggle_PCR_SSCMode_DX2TIEN() volatile
    {
        PCR ^= 1u << 15u;
    }

    /**
     * Get PCR's MSLSIEN bit.
     */
    inline USIC0_CH0_PCR_SSCMode_MSLSIEN get_PCR_SSCMode_MSLSIEN() volatile
    {
        return USIC0_CH0_PCR_SSCMode_MSLSIEN(PCR_SSCMode & (1u << 14u));
    }

    /**
     * Set PCR's MSLSIEN bit.
     *
     * MSLS Interrupt Enable
     */
    inline void set_PCR_SSCMode_MSLSIEN() volatile
    {
        PCR |= 1u << 14u;
    }

    /**
     * Clear PCR's MSLSIEN bit.
     *
     * MSLS Interrupt Enable
     */
    inline void clear_PCR_SSCMode_MSLSIEN() volatile
    {
        PCR &= ~(1u << 14u);
    }

    /**
     * Toggle PCR's MSLSIEN bit.
     *
     * MSLS Interrupt Enable
     */
    inline void toggle_PCR_SSCMode_MSLSIEN() volatile
    {
        PCR ^= 1u << 14u;
    }

    /**
     * Get PCR's PARIEN bit.
     */
    inline USIC0_CH0_PCR_SSCMode_PARIEN get_PCR_SSCMode_PARIEN() volatile
    {
        return USIC0_CH0_PCR_SSCMode_PARIEN(PCR_SSCMode & (1u << 13u));
    }

    /**
     * Set PCR's PARIEN bit.
     *
     * Parity Error Interrupt Enable
     */
    inline void set_PCR_SSCMode_PARIEN() volatile
    {
        PCR |= 1u << 13u;
    }

    /**
     * Clear PCR's PARIEN bit.
     *
     * Parity Error Interrupt Enable
     */
    inline void clear_PCR_SSCMode_PARIEN() volatile
    {
        PCR &= ~(1u << 13u);
    }

    /**
     * Toggle PCR's PARIEN bit.
     *
     * Parity Error Interrupt Enable
     */
    inline void toggle_PCR_SSCMode_PARIEN() volatile
    {
        PCR ^= 1u << 13u;
    }

    /**
     * Get PCR's DCTQ1 field.
     */
    inline uint8_t get_PCR_SSCMode_DCTQ1() volatile
    {
        return (PCR_SSCMode >> 8u) & 0b11111u;
    }

    /**
     * Set PCR's DCTQ1 field.
     *
     * Divider Factor DCTQ1 for Tiw and Tnf
     */
    inline void set_PCR_SSCMode_DCTQ1(uint8_t value) volatile
    {
        uint32_t curr = PCR_SSCMode;

        curr &= ~(0b11111u << 8u);
        curr |= (value & 0b11111u) << 8u;

        PCR_SSCMode = curr;
    }

    /**
     * Get PCR's PCTQ1 field.
     */
    inline uint8_t get_PCR_SSCMode_PCTQ1() volatile
    {
        return (PCR_SSCMode >> 6u) & 0b11u;
    }

    /**
     * Set PCR's PCTQ1 field.
     *
     * Divider Factor PCTQ1 for Tiw and Tnf
     */
    inline void set_PCR_SSCMode_PCTQ1(uint8_t value) volatile
    {
        uint32_t curr = PCR_SSCMode;

        curr &= ~(0b11u << 6u);
        curr |= (value & 0b11u) << 6u;

        PCR_SSCMode = curr;
    }

    /**
     * Get PCR's CTQSEL1 field.
     */
    inline USIC0_CH0_BRG_CTQSEL get_PCR_SSCMode_CTQSEL1() volatile
    {
        return USIC0_CH0_BRG_CTQSEL((PCR_SSCMode >> 4u) & 0b11u);
    }

    /**
     * Set PCR's CTQSEL1 field.
     *
     * Input Frequency Selection
     */
    inline void set_PCR_SSCMode_CTQSEL1(USIC0_CH0_BRG_CTQSEL value) volatile
    {
        uint32_t curr = PCR_SSCMode;

        curr &= ~(0b11u << 4u);
        curr |= (std::to_underlying(value) & 0b11u) << 4u;

        PCR_SSCMode = curr;
    }

    /**
     * Get PCR's FEM bit.
     */
    inline USIC0_CH0_PCR_SSCMode_FEM get_PCR_SSCMode_FEM() volatile
    {
        return USIC0_CH0_PCR_SSCMode_FEM(PCR_SSCMode & (1u << 3u));
    }

    /**
     * Set PCR's FEM bit.
     *
     * Frame End Mode
     */
    inline void set_PCR_SSCMode_FEM() volatile
    {
        PCR |= 1u << 3u;
    }

    /**
     * Clear PCR's FEM bit.
     *
     * Frame End Mode
     */
    inline void clear_PCR_SSCMode_FEM() volatile
    {
        PCR &= ~(1u << 3u);
    }

    /**
     * Toggle PCR's FEM bit.
     *
     * Frame End Mode
     */
    inline void toggle_PCR_SSCMode_FEM() volatile
    {
        PCR ^= 1u << 3u;
    }

    /**
     * Get PCR's SELINV bit.
     */
    inline USIC0_CH0_PCR_SSCMode_SELINV get_PCR_SSCMode_SELINV() volatile
    {
        return USIC0_CH0_PCR_SSCMode_SELINV(PCR_SSCMode & (1u << 2u));
    }

    /**
     * Set PCR's SELINV bit.
     *
     * Select Inversion
     */
    inline void set_PCR_SSCMode_SELINV() volatile
    {
        PCR |= 1u << 2u;
    }

    /**
     * Clear PCR's SELINV bit.
     *
     * Select Inversion
     */
    inline void clear_PCR_SSCMode_SELINV() volatile
    {
        PCR &= ~(1u << 2u);
    }

    /**
     * Toggle PCR's SELINV bit.
     *
     * Select Inversion
     */
    inline void toggle_PCR_SSCMode_SELINV() volatile
    {
        PCR ^= 1u << 2u;
    }

    /**
     * Get PCR's SELCTR bit.
     */
    inline USIC0_CH0_PCR_SSCMode_SELCTR get_PCR_SSCMode_SELCTR() volatile
    {
        return USIC0_CH0_PCR_SSCMode_SELCTR(PCR_SSCMode & (1u << 1u));
    }

    /**
     * Set PCR's SELCTR bit.
     *
     * Select Control
     */
    inline void set_PCR_SSCMode_SELCTR() volatile
    {
        PCR |= 1u << 1u;
    }

    /**
     * Clear PCR's SELCTR bit.
     *
     * Select Control
     */
    inline void clear_PCR_SSCMode_SELCTR() volatile
    {
        PCR &= ~(1u << 1u);
    }

    /**
     * Toggle PCR's SELCTR bit.
     *
     * Select Control
     */
    inline void toggle_PCR_SSCMode_SELCTR() volatile
    {
        PCR ^= 1u << 1u;
    }

    /**
     * Get PCR's MSLSEN bit.
     */
    inline USIC0_CH0_PCR_SSCMode_MSLSEN get_PCR_SSCMode_MSLSEN() volatile
    {
        return USIC0_CH0_PCR_SSCMode_MSLSEN(PCR_SSCMode & (1u << 0u));
    }

    /**
     * Set PCR's MSLSEN bit.
     *
     * MSLS Enable
     */
    inline void set_PCR_SSCMode_MSLSEN() volatile
    {
        PCR |= 1u << 0u;
    }

    /**
     * Clear PCR's MSLSEN bit.
     *
     * MSLS Enable
     */
    inline void clear_PCR_SSCMode_MSLSEN() volatile
    {
        PCR &= ~(1u << 0u);
    }

    /**
     * Toggle PCR's MSLSEN bit.
     *
     * MSLS Enable
     */
    inline void toggle_PCR_SSCMode_MSLSEN() volatile
    {
        PCR ^= 1u << 0u;
    }

    /**
     * Get all of PCR_SSCMode's bit fields.
     */
    inline void get_PCR_SSCMode(USIC0_CH0_PCR_SSCMode_MCLK &MCLK,
                                USIC0_CH0_PCR_SSCMode_SLPHSEL &SLPHSEL,
                                USIC0_CH0_PCR_SSCMode_TIWEN &TIWEN,
                                USIC0_CH0_PCR_SSCMode_SELO &SELO,
                                USIC0_CH0_PCR_SSCMode_DX2TIEN &DX2TIEN,
                                USIC0_CH0_PCR_SSCMode_MSLSIEN &MSLSIEN,
                                USIC0_CH0_PCR_SSCMode_PARIEN &PARIEN,
                                uint8_t &DCTQ1, uint8_t &PCTQ1,
                                USIC0_CH0_BRG_CTQSEL &CTQSEL1,
                                USIC0_CH0_PCR_SSCMode_FEM &FEM,
                                USIC0_CH0_PCR_SSCMode_SELINV &SELINV,
                                USIC0_CH0_PCR_SSCMode_SELCTR &SELCTR,
                                USIC0_CH0_PCR_SSCMode_MSLSEN &MSLSEN) volatile
    {
        uint32_t curr = PCR_SSCMode;

        MCLK = USIC0_CH0_PCR_SSCMode_MCLK(curr & (1u << 31u));
        SLPHSEL = USIC0_CH0_PCR_SSCMode_SLPHSEL(curr & (1u << 25u));
        TIWEN = USIC0_CH0_PCR_SSCMode_TIWEN(curr & (1u << 24u));
        SELO = USIC0_CH0_PCR_SSCMode_SELO((curr >> 16u) & 0b11111111u);
        DX2TIEN = USIC0_CH0_PCR_SSCMode_DX2TIEN(curr & (1u << 15u));
        MSLSIEN = USIC0_CH0_PCR_SSCMode_MSLSIEN(curr & (1u << 14u));
        PARIEN = USIC0_CH0_PCR_SSCMode_PARIEN(curr & (1u << 13u));
        DCTQ1 = (curr >> 8u) & 0b11111u;
        PCTQ1 = (curr >> 6u) & 0b11u;
        CTQSEL1 = USIC0_CH0_BRG_CTQSEL((curr >> 4u) & 0b11u);
        FEM = USIC0_CH0_PCR_SSCMode_FEM(curr & (1u << 3u));
        SELINV = USIC0_CH0_PCR_SSCMode_SELINV(curr & (1u << 2u));
        SELCTR = USIC0_CH0_PCR_SSCMode_SELCTR(curr & (1u << 1u));
        MSLSEN = USIC0_CH0_PCR_SSCMode_MSLSEN(curr & (1u << 0u));
    }

    /**
     * Set all of PCR_SSCMode's bit fields.
     *
     * (read-write) Protocol Control Register
     */
    inline void set_PCR_SSCMode(
        USIC0_CH0_PCR_SSCMode_MCLK MCLK, USIC0_CH0_PCR_SSCMode_SLPHSEL SLPHSEL,
        USIC0_CH0_PCR_SSCMode_TIWEN TIWEN, USIC0_CH0_PCR_SSCMode_SELO SELO,
        USIC0_CH0_PCR_SSCMode_DX2TIEN DX2TIEN,
        USIC0_CH0_PCR_SSCMode_MSLSIEN MSLSIEN,
        USIC0_CH0_PCR_SSCMode_PARIEN PARIEN, uint8_t DCTQ1, uint8_t PCTQ1,
        USIC0_CH0_BRG_CTQSEL CTQSEL1, USIC0_CH0_PCR_SSCMode_FEM FEM,
        USIC0_CH0_PCR_SSCMode_SELINV SELINV,
        USIC0_CH0_PCR_SSCMode_SELCTR SELCTR,
        USIC0_CH0_PCR_SSCMode_MSLSEN MSLSEN) volatile
    {
        uint32_t curr = PCR_SSCMode;

        curr &= ~(0b1u << 31u);
        curr |= (std::to_underlying(MCLK) & 0b1u) << 31u;
        curr &= ~(0b1u << 25u);
        curr |= (std::to_underlying(SLPHSEL) & 0b1u) << 25u;
        curr &= ~(0b1u << 24u);
        curr |= (std::to_underlying(TIWEN) & 0b1u) << 24u;
        curr &= ~(0b11111111u << 16u);
        curr |= (std::to_underlying(SELO) & 0b11111111u) << 16u;
        curr &= ~(0b1u << 15u);
        curr |= (std::to_underlying(DX2TIEN) & 0b1u) << 15u;
        curr &= ~(0b1u << 14u);
        curr |= (std::to_underlying(MSLSIEN) & 0b1u) << 14u;
        curr &= ~(0b1u << 13u);
        curr |= (std::to_underlying(PARIEN) & 0b1u) << 13u;
        curr &= ~(0b11111u << 8u);
        curr |= (DCTQ1 & 0b11111u) << 8u;
        curr &= ~(0b11u << 6u);
        curr |= (PCTQ1 & 0b11u) << 6u;
        curr &= ~(0b11u << 4u);
        curr |= (std::to_underlying(CTQSEL1) & 0b11u) << 4u;
        curr &= ~(0b1u << 3u);
        curr |= (std::to_underlying(FEM) & 0b1u) << 3u;
        curr &= ~(0b1u << 2u);
        curr |= (std::to_underlying(SELINV) & 0b1u) << 2u;
        curr &= ~(0b1u << 1u);
        curr |= (std::to_underlying(SELCTR) & 0b1u) << 1u;
        curr &= ~(0b1u << 0u);
        curr |= (std::to_underlying(MSLSEN) & 0b1u) << 0u;

        PCR_SSCMode = curr;
    }

    /**
     * Get PCR's MCLK bit.
     */
    inline USIC0_CH0_PCR_IICMode_MCLK get_PCR_IICMode_MCLK() volatile
    {
        return USIC0_CH0_PCR_IICMode_MCLK(PCR_IICMode & (1u << 31u));
    }

    /**
     * Set PCR's MCLK bit.
     *
     * Master Clock Enable
     */
    inline void set_PCR_IICMode_MCLK() volatile
    {
        PCR |= 1u << 31u;
    }

    /**
     * Clear PCR's MCLK bit.
     *
     * Master Clock Enable
     */
    inline void clear_PCR_IICMode_MCLK() volatile
    {
        PCR &= ~(1u << 31u);
    }

    /**
     * Toggle PCR's MCLK bit.
     *
     * Master Clock Enable
     */
    inline void toggle_PCR_IICMode_MCLK() volatile
    {
        PCR ^= 1u << 31u;
    }

    /**
     * Get PCR's ACKIEN bit.
     */
    inline USIC0_CH0_TCSR_HPCMD get_PCR_IICMode_ACKIEN() volatile
    {
        return USIC0_CH0_TCSR_HPCMD(PCR_IICMode & (1u << 30u));
    }

    /**
     * Set PCR's ACKIEN bit.
     *
     * Acknowledge Interrupt Enable
     */
    inline void set_PCR_IICMode_ACKIEN() volatile
    {
        PCR |= 1u << 30u;
    }

    /**
     * Clear PCR's ACKIEN bit.
     *
     * Acknowledge Interrupt Enable
     */
    inline void clear_PCR_IICMode_ACKIEN() volatile
    {
        PCR &= ~(1u << 30u);
    }

    /**
     * Toggle PCR's ACKIEN bit.
     *
     * Acknowledge Interrupt Enable
     */
    inline void toggle_PCR_IICMode_ACKIEN() volatile
    {
        PCR ^= 1u << 30u;
    }

    /**
     * Get PCR's HDEL field.
     */
    inline uint8_t get_PCR_IICMode_HDEL() volatile
    {
        return (PCR_IICMode >> 26u) & 0b1111u;
    }

    /**
     * Set PCR's HDEL field.
     *
     * Hardware Delay
     */
    inline void set_PCR_IICMode_HDEL(uint8_t value) volatile
    {
        uint32_t curr = PCR_IICMode;

        curr &= ~(0b1111u << 26u);
        curr |= (value & 0b1111u) << 26u;

        PCR_IICMode = curr;
    }

    /**
     * Get PCR's SACKDIS bit.
     */
    inline USIC0_CH0_PCR_IICMode_SACKDIS get_PCR_IICMode_SACKDIS() volatile
    {
        return USIC0_CH0_PCR_IICMode_SACKDIS(PCR_IICMode & (1u << 25u));
    }

    /**
     * Set PCR's SACKDIS bit.
     *
     * Slave Acknowledge Disable
     */
    inline void set_PCR_IICMode_SACKDIS() volatile
    {
        PCR |= 1u << 25u;
    }

    /**
     * Clear PCR's SACKDIS bit.
     *
     * Slave Acknowledge Disable
     */
    inline void clear_PCR_IICMode_SACKDIS() volatile
    {
        PCR &= ~(1u << 25u);
    }

    /**
     * Toggle PCR's SACKDIS bit.
     *
     * Slave Acknowledge Disable
     */
    inline void toggle_PCR_IICMode_SACKDIS() volatile
    {
        PCR ^= 1u << 25u;
    }

    /**
     * Get PCR's ERRIEN bit.
     */
    inline USIC0_CH0_TCSR_HPCMD get_PCR_IICMode_ERRIEN() volatile
    {
        return USIC0_CH0_TCSR_HPCMD(PCR_IICMode & (1u << 24u));
    }

    /**
     * Set PCR's ERRIEN bit.
     *
     * Error Interrupt Enable
     */
    inline void set_PCR_IICMode_ERRIEN() volatile
    {
        PCR |= 1u << 24u;
    }

    /**
     * Clear PCR's ERRIEN bit.
     *
     * Error Interrupt Enable
     */
    inline void clear_PCR_IICMode_ERRIEN() volatile
    {
        PCR &= ~(1u << 24u);
    }

    /**
     * Toggle PCR's ERRIEN bit.
     *
     * Error Interrupt Enable
     */
    inline void toggle_PCR_IICMode_ERRIEN() volatile
    {
        PCR ^= 1u << 24u;
    }

    /**
     * Get PCR's SRRIEN bit.
     */
    inline USIC0_CH0_TCSR_HPCMD get_PCR_IICMode_SRRIEN() volatile
    {
        return USIC0_CH0_TCSR_HPCMD(PCR_IICMode & (1u << 23u));
    }

    /**
     * Set PCR's SRRIEN bit.
     *
     * Slave Read Request Interrupt Enable
     */
    inline void set_PCR_IICMode_SRRIEN() volatile
    {
        PCR |= 1u << 23u;
    }

    /**
     * Clear PCR's SRRIEN bit.
     *
     * Slave Read Request Interrupt Enable
     */
    inline void clear_PCR_IICMode_SRRIEN() volatile
    {
        PCR &= ~(1u << 23u);
    }

    /**
     * Toggle PCR's SRRIEN bit.
     *
     * Slave Read Request Interrupt Enable
     */
    inline void toggle_PCR_IICMode_SRRIEN() volatile
    {
        PCR ^= 1u << 23u;
    }

    /**
     * Get PCR's ARLIEN bit.
     */
    inline USIC0_CH0_TCSR_HPCMD get_PCR_IICMode_ARLIEN() volatile
    {
        return USIC0_CH0_TCSR_HPCMD(PCR_IICMode & (1u << 22u));
    }

    /**
     * Set PCR's ARLIEN bit.
     *
     * Arbitration Lost Interrupt Enable
     */
    inline void set_PCR_IICMode_ARLIEN() volatile
    {
        PCR |= 1u << 22u;
    }

    /**
     * Clear PCR's ARLIEN bit.
     *
     * Arbitration Lost Interrupt Enable
     */
    inline void clear_PCR_IICMode_ARLIEN() volatile
    {
        PCR &= ~(1u << 22u);
    }

    /**
     * Toggle PCR's ARLIEN bit.
     *
     * Arbitration Lost Interrupt Enable
     */
    inline void toggle_PCR_IICMode_ARLIEN() volatile
    {
        PCR ^= 1u << 22u;
    }

    /**
     * Get PCR's NACKIEN bit.
     */
    inline USIC0_CH0_TCSR_HPCMD get_PCR_IICMode_NACKIEN() volatile
    {
        return USIC0_CH0_TCSR_HPCMD(PCR_IICMode & (1u << 21u));
    }

    /**
     * Set PCR's NACKIEN bit.
     *
     * Non-Acknowledge Interrupt Enable
     */
    inline void set_PCR_IICMode_NACKIEN() volatile
    {
        PCR |= 1u << 21u;
    }

    /**
     * Clear PCR's NACKIEN bit.
     *
     * Non-Acknowledge Interrupt Enable
     */
    inline void clear_PCR_IICMode_NACKIEN() volatile
    {
        PCR &= ~(1u << 21u);
    }

    /**
     * Toggle PCR's NACKIEN bit.
     *
     * Non-Acknowledge Interrupt Enable
     */
    inline void toggle_PCR_IICMode_NACKIEN() volatile
    {
        PCR ^= 1u << 21u;
    }

    /**
     * Get PCR's PCRIEN bit.
     */
    inline USIC0_CH0_TCSR_HPCMD get_PCR_IICMode_PCRIEN() volatile
    {
        return USIC0_CH0_TCSR_HPCMD(PCR_IICMode & (1u << 20u));
    }

    /**
     * Set PCR's PCRIEN bit.
     *
     * Stop Condition Received Interrupt Enable
     */
    inline void set_PCR_IICMode_PCRIEN() volatile
    {
        PCR |= 1u << 20u;
    }

    /**
     * Clear PCR's PCRIEN bit.
     *
     * Stop Condition Received Interrupt Enable
     */
    inline void clear_PCR_IICMode_PCRIEN() volatile
    {
        PCR &= ~(1u << 20u);
    }

    /**
     * Toggle PCR's PCRIEN bit.
     *
     * Stop Condition Received Interrupt Enable
     */
    inline void toggle_PCR_IICMode_PCRIEN() volatile
    {
        PCR ^= 1u << 20u;
    }

    /**
     * Get PCR's RSCRIEN bit.
     */
    inline USIC0_CH0_TCSR_HPCMD get_PCR_IICMode_RSCRIEN() volatile
    {
        return USIC0_CH0_TCSR_HPCMD(PCR_IICMode & (1u << 19u));
    }

    /**
     * Set PCR's RSCRIEN bit.
     *
     * Repeated Start Condition Received Interrupt Enable
     */
    inline void set_PCR_IICMode_RSCRIEN() volatile
    {
        PCR |= 1u << 19u;
    }

    /**
     * Clear PCR's RSCRIEN bit.
     *
     * Repeated Start Condition Received Interrupt Enable
     */
    inline void clear_PCR_IICMode_RSCRIEN() volatile
    {
        PCR &= ~(1u << 19u);
    }

    /**
     * Toggle PCR's RSCRIEN bit.
     *
     * Repeated Start Condition Received Interrupt Enable
     */
    inline void toggle_PCR_IICMode_RSCRIEN() volatile
    {
        PCR ^= 1u << 19u;
    }

    /**
     * Get PCR's SCRIEN bit.
     */
    inline USIC0_CH0_TCSR_HPCMD get_PCR_IICMode_SCRIEN() volatile
    {
        return USIC0_CH0_TCSR_HPCMD(PCR_IICMode & (1u << 18u));
    }

    /**
     * Set PCR's SCRIEN bit.
     *
     * Start Condition Received Interrupt Enable
     */
    inline void set_PCR_IICMode_SCRIEN() volatile
    {
        PCR |= 1u << 18u;
    }

    /**
     * Clear PCR's SCRIEN bit.
     *
     * Start Condition Received Interrupt Enable
     */
    inline void clear_PCR_IICMode_SCRIEN() volatile
    {
        PCR &= ~(1u << 18u);
    }

    /**
     * Toggle PCR's SCRIEN bit.
     *
     * Start Condition Received Interrupt Enable
     */
    inline void toggle_PCR_IICMode_SCRIEN() volatile
    {
        PCR ^= 1u << 18u;
    }

    /**
     * Get PCR's STIM bit.
     */
    inline USIC0_CH0_PCR_IICMode_STIM get_PCR_IICMode_STIM() volatile
    {
        return USIC0_CH0_PCR_IICMode_STIM(PCR_IICMode & (1u << 17u));
    }

    /**
     * Set PCR's STIM bit.
     *
     * Symbol Timing
     */
    inline void set_PCR_IICMode_STIM() volatile
    {
        PCR |= 1u << 17u;
    }

    /**
     * Clear PCR's STIM bit.
     *
     * Symbol Timing
     */
    inline void clear_PCR_IICMode_STIM() volatile
    {
        PCR &= ~(1u << 17u);
    }

    /**
     * Toggle PCR's STIM bit.
     *
     * Symbol Timing
     */
    inline void toggle_PCR_IICMode_STIM() volatile
    {
        PCR ^= 1u << 17u;
    }

    /**
     * Get PCR's ACK00 bit.
     */
    inline USIC0_CH0_PCR_IICMode_ACK00 get_PCR_IICMode_ACK00() volatile
    {
        return USIC0_CH0_PCR_IICMode_ACK00(PCR_IICMode & (1u << 16u));
    }

    /**
     * Set PCR's ACK00 bit.
     *
     * Acknowledge 00H
     */
    inline void set_PCR_IICMode_ACK00() volatile
    {
        PCR |= 1u << 16u;
    }

    /**
     * Clear PCR's ACK00 bit.
     *
     * Acknowledge 00H
     */
    inline void clear_PCR_IICMode_ACK00() volatile
    {
        PCR &= ~(1u << 16u);
    }

    /**
     * Toggle PCR's ACK00 bit.
     *
     * Acknowledge 00H
     */
    inline void toggle_PCR_IICMode_ACK00() volatile
    {
        PCR ^= 1u << 16u;
    }

    /**
     * Get PCR's SLAD field.
     */
    inline uint16_t get_PCR_IICMode_SLAD() volatile
    {
        return (PCR_IICMode >> 0u) & 0b1111111111111111u;
    }

    /**
     * Set PCR's SLAD field.
     *
     * Slave Address
     */
    inline void set_PCR_IICMode_SLAD(uint16_t value) volatile
    {
        uint32_t curr = PCR_IICMode;

        curr &= ~(0b1111111111111111u << 0u);
        curr |= (value & 0b1111111111111111u) << 0u;

        PCR_IICMode = curr;
    }

    /**
     * Get all of PCR_IICMode's bit fields.
     */
    inline void get_PCR_IICMode(
        USIC0_CH0_PCR_IICMode_MCLK &MCLK, USIC0_CH0_TCSR_HPCMD &ACKIEN,
        uint8_t &HDEL, USIC0_CH0_PCR_IICMode_SACKDIS &SACKDIS,
        USIC0_CH0_TCSR_HPCMD &ERRIEN, USIC0_CH0_TCSR_HPCMD &SRRIEN,
        USIC0_CH0_TCSR_HPCMD &ARLIEN, USIC0_CH0_TCSR_HPCMD &NACKIEN,
        USIC0_CH0_TCSR_HPCMD &PCRIEN, USIC0_CH0_TCSR_HPCMD &RSCRIEN,
        USIC0_CH0_TCSR_HPCMD &SCRIEN, USIC0_CH0_PCR_IICMode_STIM &STIM,
        USIC0_CH0_PCR_IICMode_ACK00 &ACK00, uint16_t &SLAD) volatile
    {
        uint32_t curr = PCR_IICMode;

        MCLK = USIC0_CH0_PCR_IICMode_MCLK(curr & (1u << 31u));
        ACKIEN = USIC0_CH0_TCSR_HPCMD(curr & (1u << 30u));
        HDEL = (curr >> 26u) & 0b1111u;
        SACKDIS = USIC0_CH0_PCR_IICMode_SACKDIS(curr & (1u << 25u));
        ERRIEN = USIC0_CH0_TCSR_HPCMD(curr & (1u << 24u));
        SRRIEN = USIC0_CH0_TCSR_HPCMD(curr & (1u << 23u));
        ARLIEN = USIC0_CH0_TCSR_HPCMD(curr & (1u << 22u));
        NACKIEN = USIC0_CH0_TCSR_HPCMD(curr & (1u << 21u));
        PCRIEN = USIC0_CH0_TCSR_HPCMD(curr & (1u << 20u));
        RSCRIEN = USIC0_CH0_TCSR_HPCMD(curr & (1u << 19u));
        SCRIEN = USIC0_CH0_TCSR_HPCMD(curr & (1u << 18u));
        STIM = USIC0_CH0_PCR_IICMode_STIM(curr & (1u << 17u));
        ACK00 = USIC0_CH0_PCR_IICMode_ACK00(curr & (1u << 16u));
        SLAD = (curr >> 0u) & 0b1111111111111111u;
    }

    /**
     * Set all of PCR_IICMode's bit fields.
     *
     * (read-write) Protocol Control Register
     */
    inline void set_PCR_IICMode(
        USIC0_CH0_PCR_IICMode_MCLK MCLK, USIC0_CH0_TCSR_HPCMD ACKIEN,
        uint8_t HDEL, USIC0_CH0_PCR_IICMode_SACKDIS SACKDIS,
        USIC0_CH0_TCSR_HPCMD ERRIEN, USIC0_CH0_TCSR_HPCMD SRRIEN,
        USIC0_CH0_TCSR_HPCMD ARLIEN, USIC0_CH0_TCSR_HPCMD NACKIEN,
        USIC0_CH0_TCSR_HPCMD PCRIEN, USIC0_CH0_TCSR_HPCMD RSCRIEN,
        USIC0_CH0_TCSR_HPCMD SCRIEN, USIC0_CH0_PCR_IICMode_STIM STIM,
        USIC0_CH0_PCR_IICMode_ACK00 ACK00, uint16_t SLAD) volatile
    {
        uint32_t curr = PCR_IICMode;

        curr &= ~(0b1u << 31u);
        curr |= (std::to_underlying(MCLK) & 0b1u) << 31u;
        curr &= ~(0b1u << 30u);
        curr |= (std::to_underlying(ACKIEN) & 0b1u) << 30u;
        curr &= ~(0b1111u << 26u);
        curr |= (HDEL & 0b1111u) << 26u;
        curr &= ~(0b1u << 25u);
        curr |= (std::to_underlying(SACKDIS) & 0b1u) << 25u;
        curr &= ~(0b1u << 24u);
        curr |= (std::to_underlying(ERRIEN) & 0b1u) << 24u;
        curr &= ~(0b1u << 23u);
        curr |= (std::to_underlying(SRRIEN) & 0b1u) << 23u;
        curr &= ~(0b1u << 22u);
        curr |= (std::to_underlying(ARLIEN) & 0b1u) << 22u;
        curr &= ~(0b1u << 21u);
        curr |= (std::to_underlying(NACKIEN) & 0b1u) << 21u;
        curr &= ~(0b1u << 20u);
        curr |= (std::to_underlying(PCRIEN) & 0b1u) << 20u;
        curr &= ~(0b1u << 19u);
        curr |= (std::to_underlying(RSCRIEN) & 0b1u) << 19u;
        curr &= ~(0b1u << 18u);
        curr |= (std::to_underlying(SCRIEN) & 0b1u) << 18u;
        curr &= ~(0b1u << 17u);
        curr |= (std::to_underlying(STIM) & 0b1u) << 17u;
        curr &= ~(0b1u << 16u);
        curr |= (std::to_underlying(ACK00) & 0b1u) << 16u;
        curr &= ~(0b1111111111111111u << 0u);
        curr |= (SLAD & 0b1111111111111111u) << 0u;

        PCR_IICMode = curr;
    }

    /**
     * Get PCR's MCLK bit.
     */
    inline USIC0_CH0_PCR_IICMode_MCLK get_PCR_IISMode_MCLK() volatile
    {
        return USIC0_CH0_PCR_IICMode_MCLK(PCR_IISMode & (1u << 31u));
    }

    /**
     * Set PCR's MCLK bit.
     *
     * Master Clock Enable
     */
    inline void set_PCR_IISMode_MCLK() volatile
    {
        PCR |= 1u << 31u;
    }

    /**
     * Clear PCR's MCLK bit.
     *
     * Master Clock Enable
     */
    inline void clear_PCR_IISMode_MCLK() volatile
    {
        PCR &= ~(1u << 31u);
    }

    /**
     * Toggle PCR's MCLK bit.
     *
     * Master Clock Enable
     */
    inline void toggle_PCR_IISMode_MCLK() volatile
    {
        PCR ^= 1u << 31u;
    }

    /**
     * Get PCR's TDEL field.
     */
    inline uint8_t get_PCR_IISMode_TDEL() volatile
    {
        return (PCR_IISMode >> 16u) & 0b111111u;
    }

    /**
     * Set PCR's TDEL field.
     *
     * Transfer Delay
     */
    inline void set_PCR_IISMode_TDEL(uint8_t value) volatile
    {
        uint32_t curr = PCR_IISMode;

        curr &= ~(0b111111u << 16u);
        curr |= (value & 0b111111u) << 16u;

        PCR_IISMode = curr;
    }

    /**
     * Get PCR's DX2TIEN bit.
     */
    inline USIC0_CH0_PCR_IISMode_DX2TIEN get_PCR_IISMode_DX2TIEN() volatile
    {
        return USIC0_CH0_PCR_IISMode_DX2TIEN(PCR_IISMode & (1u << 15u));
    }

    /**
     * Set PCR's DX2TIEN bit.
     *
     * DX2T Interrupt Enable
     */
    inline void set_PCR_IISMode_DX2TIEN() volatile
    {
        PCR |= 1u << 15u;
    }

    /**
     * Clear PCR's DX2TIEN bit.
     *
     * DX2T Interrupt Enable
     */
    inline void clear_PCR_IISMode_DX2TIEN() volatile
    {
        PCR &= ~(1u << 15u);
    }

    /**
     * Toggle PCR's DX2TIEN bit.
     *
     * DX2T Interrupt Enable
     */
    inline void toggle_PCR_IISMode_DX2TIEN() volatile
    {
        PCR ^= 1u << 15u;
    }

    /**
     * Get PCR's ENDIEN bit.
     */
    inline USIC0_CH0_PCR_IISMode_ENDIEN get_PCR_IISMode_ENDIEN() volatile
    {
        return USIC0_CH0_PCR_IISMode_ENDIEN(PCR_IISMode & (1u << 6u));
    }

    /**
     * Set PCR's ENDIEN bit.
     *
     * END Interrupt Enable
     */
    inline void set_PCR_IISMode_ENDIEN() volatile
    {
        PCR |= 1u << 6u;
    }

    /**
     * Clear PCR's ENDIEN bit.
     *
     * END Interrupt Enable
     */
    inline void clear_PCR_IISMode_ENDIEN() volatile
    {
        PCR &= ~(1u << 6u);
    }

    /**
     * Toggle PCR's ENDIEN bit.
     *
     * END Interrupt Enable
     */
    inline void toggle_PCR_IISMode_ENDIEN() volatile
    {
        PCR ^= 1u << 6u;
    }

    /**
     * Get PCR's WAREIEN bit.
     */
    inline USIC0_CH0_PCR_IISMode_WAREIEN get_PCR_IISMode_WAREIEN() volatile
    {
        return USIC0_CH0_PCR_IISMode_WAREIEN(PCR_IISMode & (1u << 5u));
    }

    /**
     * Set PCR's WAREIEN bit.
     *
     * WA Rising Edge Interrupt Enable
     */
    inline void set_PCR_IISMode_WAREIEN() volatile
    {
        PCR |= 1u << 5u;
    }

    /**
     * Clear PCR's WAREIEN bit.
     *
     * WA Rising Edge Interrupt Enable
     */
    inline void clear_PCR_IISMode_WAREIEN() volatile
    {
        PCR &= ~(1u << 5u);
    }

    /**
     * Toggle PCR's WAREIEN bit.
     *
     * WA Rising Edge Interrupt Enable
     */
    inline void toggle_PCR_IISMode_WAREIEN() volatile
    {
        PCR ^= 1u << 5u;
    }

    /**
     * Get PCR's WAFEIEN bit.
     */
    inline USIC0_CH0_PCR_IISMode_WAFEIEN get_PCR_IISMode_WAFEIEN() volatile
    {
        return USIC0_CH0_PCR_IISMode_WAFEIEN(PCR_IISMode & (1u << 4u));
    }

    /**
     * Set PCR's WAFEIEN bit.
     *
     * WA Falling Edge Interrupt Enable
     */
    inline void set_PCR_IISMode_WAFEIEN() volatile
    {
        PCR |= 1u << 4u;
    }

    /**
     * Clear PCR's WAFEIEN bit.
     *
     * WA Falling Edge Interrupt Enable
     */
    inline void clear_PCR_IISMode_WAFEIEN() volatile
    {
        PCR &= ~(1u << 4u);
    }

    /**
     * Toggle PCR's WAFEIEN bit.
     *
     * WA Falling Edge Interrupt Enable
     */
    inline void toggle_PCR_IISMode_WAFEIEN() volatile
    {
        PCR ^= 1u << 4u;
    }

    /**
     * Get PCR's SELINV bit.
     */
    inline USIC0_CH0_PCR_IISMode_SELINV get_PCR_IISMode_SELINV() volatile
    {
        return USIC0_CH0_PCR_IISMode_SELINV(PCR_IISMode & (1u << 2u));
    }

    /**
     * Set PCR's SELINV bit.
     *
     * Select Inversion
     */
    inline void set_PCR_IISMode_SELINV() volatile
    {
        PCR |= 1u << 2u;
    }

    /**
     * Clear PCR's SELINV bit.
     *
     * Select Inversion
     */
    inline void clear_PCR_IISMode_SELINV() volatile
    {
        PCR &= ~(1u << 2u);
    }

    /**
     * Toggle PCR's SELINV bit.
     *
     * Select Inversion
     */
    inline void toggle_PCR_IISMode_SELINV() volatile
    {
        PCR ^= 1u << 2u;
    }

    /**
     * Get PCR's DTEN bit.
     */
    inline USIC0_CH0_PCR_IISMode_DTEN get_PCR_IISMode_DTEN() volatile
    {
        return USIC0_CH0_PCR_IISMode_DTEN(PCR_IISMode & (1u << 1u));
    }

    /**
     * Set PCR's DTEN bit.
     *
     * Data Transfers Enable
     */
    inline void set_PCR_IISMode_DTEN() volatile
    {
        PCR |= 1u << 1u;
    }

    /**
     * Clear PCR's DTEN bit.
     *
     * Data Transfers Enable
     */
    inline void clear_PCR_IISMode_DTEN() volatile
    {
        PCR &= ~(1u << 1u);
    }

    /**
     * Toggle PCR's DTEN bit.
     *
     * Data Transfers Enable
     */
    inline void toggle_PCR_IISMode_DTEN() volatile
    {
        PCR ^= 1u << 1u;
    }

    /**
     * Get PCR's WAGEN bit.
     */
    inline USIC0_CH0_PCR_IISMode_WAGEN get_PCR_IISMode_WAGEN() volatile
    {
        return USIC0_CH0_PCR_IISMode_WAGEN(PCR_IISMode & (1u << 0u));
    }

    /**
     * Set PCR's WAGEN bit.
     *
     * WA Generation Enable
     */
    inline void set_PCR_IISMode_WAGEN() volatile
    {
        PCR |= 1u << 0u;
    }

    /**
     * Clear PCR's WAGEN bit.
     *
     * WA Generation Enable
     */
    inline void clear_PCR_IISMode_WAGEN() volatile
    {
        PCR &= ~(1u << 0u);
    }

    /**
     * Toggle PCR's WAGEN bit.
     *
     * WA Generation Enable
     */
    inline void toggle_PCR_IISMode_WAGEN() volatile
    {
        PCR ^= 1u << 0u;
    }

    /**
     * Get all of PCR_IISMode's bit fields.
     */
    inline void get_PCR_IISMode(USIC0_CH0_PCR_IICMode_MCLK &MCLK,
                                uint8_t &TDEL,
                                USIC0_CH0_PCR_IISMode_DX2TIEN &DX2TIEN,
                                USIC0_CH0_PCR_IISMode_ENDIEN &ENDIEN,
                                USIC0_CH0_PCR_IISMode_WAREIEN &WAREIEN,
                                USIC0_CH0_PCR_IISMode_WAFEIEN &WAFEIEN,
                                USIC0_CH0_PCR_IISMode_SELINV &SELINV,
                                USIC0_CH0_PCR_IISMode_DTEN &DTEN,
                                USIC0_CH0_PCR_IISMode_WAGEN &WAGEN) volatile
    {
        uint32_t curr = PCR_IISMode;

        MCLK = USIC0_CH0_PCR_IICMode_MCLK(curr & (1u << 31u));
        TDEL = (curr >> 16u) & 0b111111u;
        DX2TIEN = USIC0_CH0_PCR_IISMode_DX2TIEN(curr & (1u << 15u));
        ENDIEN = USIC0_CH0_PCR_IISMode_ENDIEN(curr & (1u << 6u));
        WAREIEN = USIC0_CH0_PCR_IISMode_WAREIEN(curr & (1u << 5u));
        WAFEIEN = USIC0_CH0_PCR_IISMode_WAFEIEN(curr & (1u << 4u));
        SELINV = USIC0_CH0_PCR_IISMode_SELINV(curr & (1u << 2u));
        DTEN = USIC0_CH0_PCR_IISMode_DTEN(curr & (1u << 1u));
        WAGEN = USIC0_CH0_PCR_IISMode_WAGEN(curr & (1u << 0u));
    }

    /**
     * Set all of PCR_IISMode's bit fields.
     *
     * (read-write) Protocol Control Register
     */
    inline void set_PCR_IISMode(USIC0_CH0_PCR_IICMode_MCLK MCLK, uint8_t TDEL,
                                USIC0_CH0_PCR_IISMode_DX2TIEN DX2TIEN,
                                USIC0_CH0_PCR_IISMode_ENDIEN ENDIEN,
                                USIC0_CH0_PCR_IISMode_WAREIEN WAREIEN,
                                USIC0_CH0_PCR_IISMode_WAFEIEN WAFEIEN,
                                USIC0_CH0_PCR_IISMode_SELINV SELINV,
                                USIC0_CH0_PCR_IISMode_DTEN DTEN,
                                USIC0_CH0_PCR_IISMode_WAGEN WAGEN) volatile
    {
        uint32_t curr = PCR_IISMode;

        curr &= ~(0b1u << 31u);
        curr |= (std::to_underlying(MCLK) & 0b1u) << 31u;
        curr &= ~(0b111111u << 16u);
        curr |= (TDEL & 0b111111u) << 16u;
        curr &= ~(0b1u << 15u);
        curr |= (std::to_underlying(DX2TIEN) & 0b1u) << 15u;
        curr &= ~(0b1u << 6u);
        curr |= (std::to_underlying(ENDIEN) & 0b1u) << 6u;
        curr &= ~(0b1u << 5u);
        curr |= (std::to_underlying(WAREIEN) & 0b1u) << 5u;
        curr &= ~(0b1u << 4u);
        curr |= (std::to_underlying(WAFEIEN) & 0b1u) << 4u;
        curr &= ~(0b1u << 2u);
        curr |= (std::to_underlying(SELINV) & 0b1u) << 2u;
        curr &= ~(0b1u << 1u);
        curr |= (std::to_underlying(DTEN) & 0b1u) << 1u;
        curr &= ~(0b1u << 0u);
        curr |= (std::to_underlying(WAGEN) & 0b1u) << 0u;

        PCR_IISMode = curr;
    }

    /**
     * Get CCR's BRGIEN bit.
     */
    inline USIC0_CH0_CCR_BRGIEN get_CCR_BRGIEN() volatile
    {
        return USIC0_CH0_CCR_BRGIEN(CCR & (1u << 16u));
    }

    /**
     * Set CCR's BRGIEN bit.
     *
     * Baud Rate Generator Interrupt Enable
     */
    inline void set_CCR_BRGIEN() volatile
    {
        CCR |= 1u << 16u;
    }

    /**
     * Clear CCR's BRGIEN bit.
     *
     * Baud Rate Generator Interrupt Enable
     */
    inline void clear_CCR_BRGIEN() volatile
    {
        CCR &= ~(1u << 16u);
    }

    /**
     * Toggle CCR's BRGIEN bit.
     *
     * Baud Rate Generator Interrupt Enable
     */
    inline void toggle_CCR_BRGIEN() volatile
    {
        CCR ^= 1u << 16u;
    }

    /**
     * Get CCR's AIEN bit.
     */
    inline USIC0_CH0_CCR_AIEN get_CCR_AIEN() volatile
    {
        return USIC0_CH0_CCR_AIEN(CCR & (1u << 15u));
    }

    /**
     * Set CCR's AIEN bit.
     *
     * Alternative Receive Interrupt Enable
     */
    inline void set_CCR_AIEN() volatile
    {
        CCR |= 1u << 15u;
    }

    /**
     * Clear CCR's AIEN bit.
     *
     * Alternative Receive Interrupt Enable
     */
    inline void clear_CCR_AIEN() volatile
    {
        CCR &= ~(1u << 15u);
    }

    /**
     * Toggle CCR's AIEN bit.
     *
     * Alternative Receive Interrupt Enable
     */
    inline void toggle_CCR_AIEN() volatile
    {
        CCR ^= 1u << 15u;
    }

    /**
     * Get CCR's RIEN bit.
     */
    inline USIC0_CH0_CCR_RIEN get_CCR_RIEN() volatile
    {
        return USIC0_CH0_CCR_RIEN(CCR & (1u << 14u));
    }

    /**
     * Set CCR's RIEN bit.
     *
     * Receive Interrupt Enable
     */
    inline void set_CCR_RIEN() volatile
    {
        CCR |= 1u << 14u;
    }

    /**
     * Clear CCR's RIEN bit.
     *
     * Receive Interrupt Enable
     */
    inline void clear_CCR_RIEN() volatile
    {
        CCR &= ~(1u << 14u);
    }

    /**
     * Toggle CCR's RIEN bit.
     *
     * Receive Interrupt Enable
     */
    inline void toggle_CCR_RIEN() volatile
    {
        CCR ^= 1u << 14u;
    }

    /**
     * Get CCR's TBIEN bit.
     */
    inline USIC0_CH0_CCR_TBIEN get_CCR_TBIEN() volatile
    {
        return USIC0_CH0_CCR_TBIEN(CCR & (1u << 13u));
    }

    /**
     * Set CCR's TBIEN bit.
     *
     * Transmit Buffer Interrupt Enable
     */
    inline void set_CCR_TBIEN() volatile
    {
        CCR |= 1u << 13u;
    }

    /**
     * Clear CCR's TBIEN bit.
     *
     * Transmit Buffer Interrupt Enable
     */
    inline void clear_CCR_TBIEN() volatile
    {
        CCR &= ~(1u << 13u);
    }

    /**
     * Toggle CCR's TBIEN bit.
     *
     * Transmit Buffer Interrupt Enable
     */
    inline void toggle_CCR_TBIEN() volatile
    {
        CCR ^= 1u << 13u;
    }

    /**
     * Get CCR's TSIEN bit.
     */
    inline USIC0_CH0_CCR_TSIEN get_CCR_TSIEN() volatile
    {
        return USIC0_CH0_CCR_TSIEN(CCR & (1u << 12u));
    }

    /**
     * Set CCR's TSIEN bit.
     *
     * Transmit Shift Interrupt Enable
     */
    inline void set_CCR_TSIEN() volatile
    {
        CCR |= 1u << 12u;
    }

    /**
     * Clear CCR's TSIEN bit.
     *
     * Transmit Shift Interrupt Enable
     */
    inline void clear_CCR_TSIEN() volatile
    {
        CCR &= ~(1u << 12u);
    }

    /**
     * Toggle CCR's TSIEN bit.
     *
     * Transmit Shift Interrupt Enable
     */
    inline void toggle_CCR_TSIEN() volatile
    {
        CCR ^= 1u << 12u;
    }

    /**
     * Get CCR's DLIEN bit.
     */
    inline USIC0_CH0_CCR_DLIEN get_CCR_DLIEN() volatile
    {
        return USIC0_CH0_CCR_DLIEN(CCR & (1u << 11u));
    }

    /**
     * Set CCR's DLIEN bit.
     *
     * Data Lost Interrupt Enable
     */
    inline void set_CCR_DLIEN() volatile
    {
        CCR |= 1u << 11u;
    }

    /**
     * Clear CCR's DLIEN bit.
     *
     * Data Lost Interrupt Enable
     */
    inline void clear_CCR_DLIEN() volatile
    {
        CCR &= ~(1u << 11u);
    }

    /**
     * Toggle CCR's DLIEN bit.
     *
     * Data Lost Interrupt Enable
     */
    inline void toggle_CCR_DLIEN() volatile
    {
        CCR ^= 1u << 11u;
    }

    /**
     * Get CCR's RSIEN bit.
     */
    inline USIC0_CH0_CCR_RSIEN get_CCR_RSIEN() volatile
    {
        return USIC0_CH0_CCR_RSIEN(CCR & (1u << 10u));
    }

    /**
     * Set CCR's RSIEN bit.
     *
     * Receiver Start Interrupt Enable
     */
    inline void set_CCR_RSIEN() volatile
    {
        CCR |= 1u << 10u;
    }

    /**
     * Clear CCR's RSIEN bit.
     *
     * Receiver Start Interrupt Enable
     */
    inline void clear_CCR_RSIEN() volatile
    {
        CCR &= ~(1u << 10u);
    }

    /**
     * Toggle CCR's RSIEN bit.
     *
     * Receiver Start Interrupt Enable
     */
    inline void toggle_CCR_RSIEN() volatile
    {
        CCR ^= 1u << 10u;
    }

    /**
     * Get CCR's PM field.
     */
    inline USIC0_CH0_CCR_PM get_CCR_PM() volatile
    {
        return USIC0_CH0_CCR_PM((CCR >> 8u) & 0b11u);
    }

    /**
     * Set CCR's PM field.
     *
     * Parity Mode
     */
    inline void set_CCR_PM(USIC0_CH0_CCR_PM value) volatile
    {
        uint32_t curr = CCR;

        curr &= ~(0b11u << 8u);
        curr |= (std::to_underlying(value) & 0b11u) << 8u;

        CCR = curr;
    }

    /**
     * Get CCR's HPCEN field.
     */
    inline USIC0_CH0_CCR_HPCEN get_CCR_HPCEN() volatile
    {
        return USIC0_CH0_CCR_HPCEN((CCR >> 6u) & 0b11u);
    }

    /**
     * Set CCR's HPCEN field.
     *
     * Hardware Port Control Enable
     */
    inline void set_CCR_HPCEN(USIC0_CH0_CCR_HPCEN value) volatile
    {
        uint32_t curr = CCR;

        curr &= ~(0b11u << 6u);
        curr |= (std::to_underlying(value) & 0b11u) << 6u;

        CCR = curr;
    }

    /**
     * Get CCR's MODE field.
     */
    inline USIC0_CH0_CCR_MODE get_CCR_MODE() volatile
    {
        return USIC0_CH0_CCR_MODE((CCR >> 0u) & 0b1111u);
    }

    /**
     * Set CCR's MODE field.
     *
     * Operating Mode
     */
    inline void set_CCR_MODE(USIC0_CH0_CCR_MODE value) volatile
    {
        uint32_t curr = CCR;

        curr &= ~(0b1111u << 0u);
        curr |= (std::to_underlying(value) & 0b1111u) << 0u;

        CCR = curr;
    }

    /**
     * Get all of CCR's bit fields.
     */
    inline void get_CCR(USIC0_CH0_CCR_BRGIEN &BRGIEN, USIC0_CH0_CCR_AIEN &AIEN,
                        USIC0_CH0_CCR_RIEN &RIEN, USIC0_CH0_CCR_TBIEN &TBIEN,
                        USIC0_CH0_CCR_TSIEN &TSIEN, USIC0_CH0_CCR_DLIEN &DLIEN,
                        USIC0_CH0_CCR_RSIEN &RSIEN, USIC0_CH0_CCR_PM &PM,
                        USIC0_CH0_CCR_HPCEN &HPCEN,
                        USIC0_CH0_CCR_MODE &MODE) volatile
    {
        uint32_t curr = CCR;

        BRGIEN = USIC0_CH0_CCR_BRGIEN(curr & (1u << 16u));
        AIEN = USIC0_CH0_CCR_AIEN(curr & (1u << 15u));
        RIEN = USIC0_CH0_CCR_RIEN(curr & (1u << 14u));
        TBIEN = USIC0_CH0_CCR_TBIEN(curr & (1u << 13u));
        TSIEN = USIC0_CH0_CCR_TSIEN(curr & (1u << 12u));
        DLIEN = USIC0_CH0_CCR_DLIEN(curr & (1u << 11u));
        RSIEN = USIC0_CH0_CCR_RSIEN(curr & (1u << 10u));
        PM = USIC0_CH0_CCR_PM((curr >> 8u) & 0b11u);
        HPCEN = USIC0_CH0_CCR_HPCEN((curr >> 6u) & 0b11u);
        MODE = USIC0_CH0_CCR_MODE((curr >> 0u) & 0b1111u);
    }

    /**
     * Set all of CCR's bit fields.
     *
     * (read-write) Channel Control Register
     */
    inline void set_CCR(USIC0_CH0_CCR_BRGIEN BRGIEN, USIC0_CH0_CCR_AIEN AIEN,
                        USIC0_CH0_CCR_RIEN RIEN, USIC0_CH0_CCR_TBIEN TBIEN,
                        USIC0_CH0_CCR_TSIEN TSIEN, USIC0_CH0_CCR_DLIEN DLIEN,
                        USIC0_CH0_CCR_RSIEN RSIEN, USIC0_CH0_CCR_PM PM,
                        USIC0_CH0_CCR_HPCEN HPCEN,
                        USIC0_CH0_CCR_MODE MODE) volatile
    {
        uint32_t curr = CCR;

        curr &= ~(0b1u << 16u);
        curr |= (std::to_underlying(BRGIEN) & 0b1u) << 16u;
        curr &= ~(0b1u << 15u);
        curr |= (std::to_underlying(AIEN) & 0b1u) << 15u;
        curr &= ~(0b1u << 14u);
        curr |= (std::to_underlying(RIEN) & 0b1u) << 14u;
        curr &= ~(0b1u << 13u);
        curr |= (std::to_underlying(TBIEN) & 0b1u) << 13u;
        curr &= ~(0b1u << 12u);
        curr |= (std::to_underlying(TSIEN) & 0b1u) << 12u;
        curr &= ~(0b1u << 11u);
        curr |= (std::to_underlying(DLIEN) & 0b1u) << 11u;
        curr &= ~(0b1u << 10u);
        curr |= (std::to_underlying(RSIEN) & 0b1u) << 10u;
        curr &= ~(0b11u << 8u);
        curr |= (std::to_underlying(PM) & 0b11u) << 8u;
        curr &= ~(0b11u << 6u);
        curr |= (std::to_underlying(HPCEN) & 0b11u) << 6u;
        curr &= ~(0b1111u << 0u);
        curr |= (std::to_underlying(MODE) & 0b1111u) << 0u;

        CCR = curr;
    }

    /**
     * Get CMTR's CTV field.
     */
    inline uint16_t get_CMTR_CTV() volatile
    {
        return (CMTR >> 0u) & 0b1111111111u;
    }

    /**
     * Set CMTR's CTV field.
     *
     * Captured Timer Value
     */
    inline void set_CMTR_CTV(uint16_t value) volatile
    {
        uint32_t curr = CMTR;

        curr &= ~(0b1111111111u << 0u);
        curr |= (value & 0b1111111111u) << 0u;

        CMTR = curr;
    }

    /**
     * Get PSR's BRGIF bit.
     */
    inline USIC0_CH0_PSR_BRGIF get_PSR_BRGIF() volatile
    {
        return USIC0_CH0_PSR_BRGIF(PSR & (1u << 16u));
    }

    /**
     * Set PSR's BRGIF bit.
     *
     * Baud Rate Generator Indication Flag
     */
    inline void set_PSR_BRGIF() volatile
    {
        PSR |= 1u << 16u;
    }

    /**
     * Clear PSR's BRGIF bit.
     *
     * Baud Rate Generator Indication Flag
     */
    inline void clear_PSR_BRGIF() volatile
    {
        PSR &= ~(1u << 16u);
    }

    /**
     * Toggle PSR's BRGIF bit.
     *
     * Baud Rate Generator Indication Flag
     */
    inline void toggle_PSR_BRGIF() volatile
    {
        PSR ^= 1u << 16u;
    }

    /**
     * Get PSR's AIF bit.
     */
    inline USIC0_CH0_PSR_BRGIF get_PSR_AIF() volatile
    {
        return USIC0_CH0_PSR_BRGIF(PSR & (1u << 15u));
    }

    /**
     * Set PSR's AIF bit.
     *
     * Alternative Receive Indication Flag
     */
    inline void set_PSR_AIF() volatile
    {
        PSR |= 1u << 15u;
    }

    /**
     * Clear PSR's AIF bit.
     *
     * Alternative Receive Indication Flag
     */
    inline void clear_PSR_AIF() volatile
    {
        PSR &= ~(1u << 15u);
    }

    /**
     * Toggle PSR's AIF bit.
     *
     * Alternative Receive Indication Flag
     */
    inline void toggle_PSR_AIF() volatile
    {
        PSR ^= 1u << 15u;
    }

    /**
     * Get PSR's RIF bit.
     */
    inline USIC0_CH0_PSR_BRGIF get_PSR_RIF() volatile
    {
        return USIC0_CH0_PSR_BRGIF(PSR & (1u << 14u));
    }

    /**
     * Set PSR's RIF bit.
     *
     * Receive Indication Flag
     */
    inline void set_PSR_RIF() volatile
    {
        PSR |= 1u << 14u;
    }

    /**
     * Clear PSR's RIF bit.
     *
     * Receive Indication Flag
     */
    inline void clear_PSR_RIF() volatile
    {
        PSR &= ~(1u << 14u);
    }

    /**
     * Toggle PSR's RIF bit.
     *
     * Receive Indication Flag
     */
    inline void toggle_PSR_RIF() volatile
    {
        PSR ^= 1u << 14u;
    }

    /**
     * Get PSR's TBIF bit.
     */
    inline USIC0_CH0_PSR_BRGIF get_PSR_TBIF() volatile
    {
        return USIC0_CH0_PSR_BRGIF(PSR & (1u << 13u));
    }

    /**
     * Set PSR's TBIF bit.
     *
     * Transmit Buffer Indication Flag
     */
    inline void set_PSR_TBIF() volatile
    {
        PSR |= 1u << 13u;
    }

    /**
     * Clear PSR's TBIF bit.
     *
     * Transmit Buffer Indication Flag
     */
    inline void clear_PSR_TBIF() volatile
    {
        PSR &= ~(1u << 13u);
    }

    /**
     * Toggle PSR's TBIF bit.
     *
     * Transmit Buffer Indication Flag
     */
    inline void toggle_PSR_TBIF() volatile
    {
        PSR ^= 1u << 13u;
    }

    /**
     * Get PSR's TSIF bit.
     */
    inline USIC0_CH0_PSR_BRGIF get_PSR_TSIF() volatile
    {
        return USIC0_CH0_PSR_BRGIF(PSR & (1u << 12u));
    }

    /**
     * Set PSR's TSIF bit.
     *
     * Transmit Shift Indication Flag
     */
    inline void set_PSR_TSIF() volatile
    {
        PSR |= 1u << 12u;
    }

    /**
     * Clear PSR's TSIF bit.
     *
     * Transmit Shift Indication Flag
     */
    inline void clear_PSR_TSIF() volatile
    {
        PSR &= ~(1u << 12u);
    }

    /**
     * Toggle PSR's TSIF bit.
     *
     * Transmit Shift Indication Flag
     */
    inline void toggle_PSR_TSIF() volatile
    {
        PSR ^= 1u << 12u;
    }

    /**
     * Get PSR's DLIF bit.
     */
    inline USIC0_CH0_PSR_BRGIF get_PSR_DLIF() volatile
    {
        return USIC0_CH0_PSR_BRGIF(PSR & (1u << 11u));
    }

    /**
     * Set PSR's DLIF bit.
     *
     * Data Lost Indication Flag
     */
    inline void set_PSR_DLIF() volatile
    {
        PSR |= 1u << 11u;
    }

    /**
     * Clear PSR's DLIF bit.
     *
     * Data Lost Indication Flag
     */
    inline void clear_PSR_DLIF() volatile
    {
        PSR &= ~(1u << 11u);
    }

    /**
     * Toggle PSR's DLIF bit.
     *
     * Data Lost Indication Flag
     */
    inline void toggle_PSR_DLIF() volatile
    {
        PSR ^= 1u << 11u;
    }

    /**
     * Get PSR's RSIF bit.
     */
    inline USIC0_CH0_PSR_BRGIF get_PSR_RSIF() volatile
    {
        return USIC0_CH0_PSR_BRGIF(PSR & (1u << 10u));
    }

    /**
     * Set PSR's RSIF bit.
     *
     * Receiver Start Indication Flag
     */
    inline void set_PSR_RSIF() volatile
    {
        PSR |= 1u << 10u;
    }

    /**
     * Clear PSR's RSIF bit.
     *
     * Receiver Start Indication Flag
     */
    inline void clear_PSR_RSIF() volatile
    {
        PSR &= ~(1u << 10u);
    }

    /**
     * Toggle PSR's RSIF bit.
     *
     * Receiver Start Indication Flag
     */
    inline void toggle_PSR_RSIF() volatile
    {
        PSR ^= 1u << 10u;
    }

    /**
     * Get PSR's ST9 bit.
     */
    inline bool get_PSR_ST9() volatile
    {
        return PSR & (1u << 9u);
    }

    /**
     * Set PSR's ST9 bit.
     *
     * Protocol Status Flag 9
     */
    inline void set_PSR_ST9() volatile
    {
        PSR |= 1u << 9u;
    }

    /**
     * Clear PSR's ST9 bit.
     *
     * Protocol Status Flag 9
     */
    inline void clear_PSR_ST9() volatile
    {
        PSR &= ~(1u << 9u);
    }

    /**
     * Toggle PSR's ST9 bit.
     *
     * Protocol Status Flag 9
     */
    inline void toggle_PSR_ST9() volatile
    {
        PSR ^= 1u << 9u;
    }

    /**
     * Get PSR's ST8 bit.
     */
    inline bool get_PSR_ST8() volatile
    {
        return PSR & (1u << 8u);
    }

    /**
     * Set PSR's ST8 bit.
     *
     * Protocol Status Flag 8
     */
    inline void set_PSR_ST8() volatile
    {
        PSR |= 1u << 8u;
    }

    /**
     * Clear PSR's ST8 bit.
     *
     * Protocol Status Flag 8
     */
    inline void clear_PSR_ST8() volatile
    {
        PSR &= ~(1u << 8u);
    }

    /**
     * Toggle PSR's ST8 bit.
     *
     * Protocol Status Flag 8
     */
    inline void toggle_PSR_ST8() volatile
    {
        PSR ^= 1u << 8u;
    }

    /**
     * Get PSR's ST7 bit.
     */
    inline bool get_PSR_ST7() volatile
    {
        return PSR & (1u << 7u);
    }

    /**
     * Set PSR's ST7 bit.
     *
     * Protocol Status Flag 7
     */
    inline void set_PSR_ST7() volatile
    {
        PSR |= 1u << 7u;
    }

    /**
     * Clear PSR's ST7 bit.
     *
     * Protocol Status Flag 7
     */
    inline void clear_PSR_ST7() volatile
    {
        PSR &= ~(1u << 7u);
    }

    /**
     * Toggle PSR's ST7 bit.
     *
     * Protocol Status Flag 7
     */
    inline void toggle_PSR_ST7() volatile
    {
        PSR ^= 1u << 7u;
    }

    /**
     * Get PSR's ST6 bit.
     */
    inline bool get_PSR_ST6() volatile
    {
        return PSR & (1u << 6u);
    }

    /**
     * Set PSR's ST6 bit.
     *
     * Protocol Status Flag 6
     */
    inline void set_PSR_ST6() volatile
    {
        PSR |= 1u << 6u;
    }

    /**
     * Clear PSR's ST6 bit.
     *
     * Protocol Status Flag 6
     */
    inline void clear_PSR_ST6() volatile
    {
        PSR &= ~(1u << 6u);
    }

    /**
     * Toggle PSR's ST6 bit.
     *
     * Protocol Status Flag 6
     */
    inline void toggle_PSR_ST6() volatile
    {
        PSR ^= 1u << 6u;
    }

    /**
     * Get PSR's ST5 bit.
     */
    inline bool get_PSR_ST5() volatile
    {
        return PSR & (1u << 5u);
    }

    /**
     * Set PSR's ST5 bit.
     *
     * Protocol Status Flag 5
     */
    inline void set_PSR_ST5() volatile
    {
        PSR |= 1u << 5u;
    }

    /**
     * Clear PSR's ST5 bit.
     *
     * Protocol Status Flag 5
     */
    inline void clear_PSR_ST5() volatile
    {
        PSR &= ~(1u << 5u);
    }

    /**
     * Toggle PSR's ST5 bit.
     *
     * Protocol Status Flag 5
     */
    inline void toggle_PSR_ST5() volatile
    {
        PSR ^= 1u << 5u;
    }

    /**
     * Get PSR's ST4 bit.
     */
    inline bool get_PSR_ST4() volatile
    {
        return PSR & (1u << 4u);
    }

    /**
     * Set PSR's ST4 bit.
     *
     * Protocol Status Flag 4
     */
    inline void set_PSR_ST4() volatile
    {
        PSR |= 1u << 4u;
    }

    /**
     * Clear PSR's ST4 bit.
     *
     * Protocol Status Flag 4
     */
    inline void clear_PSR_ST4() volatile
    {
        PSR &= ~(1u << 4u);
    }

    /**
     * Toggle PSR's ST4 bit.
     *
     * Protocol Status Flag 4
     */
    inline void toggle_PSR_ST4() volatile
    {
        PSR ^= 1u << 4u;
    }

    /**
     * Get PSR's ST3 bit.
     */
    inline bool get_PSR_ST3() volatile
    {
        return PSR & (1u << 3u);
    }

    /**
     * Set PSR's ST3 bit.
     *
     * Protocol Status Flag 3
     */
    inline void set_PSR_ST3() volatile
    {
        PSR |= 1u << 3u;
    }

    /**
     * Clear PSR's ST3 bit.
     *
     * Protocol Status Flag 3
     */
    inline void clear_PSR_ST3() volatile
    {
        PSR &= ~(1u << 3u);
    }

    /**
     * Toggle PSR's ST3 bit.
     *
     * Protocol Status Flag 3
     */
    inline void toggle_PSR_ST3() volatile
    {
        PSR ^= 1u << 3u;
    }

    /**
     * Get PSR's ST2 bit.
     */
    inline bool get_PSR_ST2() volatile
    {
        return PSR & (1u << 2u);
    }

    /**
     * Set PSR's ST2 bit.
     *
     * Protocol Status Flag 2
     */
    inline void set_PSR_ST2() volatile
    {
        PSR |= 1u << 2u;
    }

    /**
     * Clear PSR's ST2 bit.
     *
     * Protocol Status Flag 2
     */
    inline void clear_PSR_ST2() volatile
    {
        PSR &= ~(1u << 2u);
    }

    /**
     * Toggle PSR's ST2 bit.
     *
     * Protocol Status Flag 2
     */
    inline void toggle_PSR_ST2() volatile
    {
        PSR ^= 1u << 2u;
    }

    /**
     * Get PSR's ST1 bit.
     */
    inline bool get_PSR_ST1() volatile
    {
        return PSR & (1u << 1u);
    }

    /**
     * Set PSR's ST1 bit.
     *
     * Protocol Status Flag 1
     */
    inline void set_PSR_ST1() volatile
    {
        PSR |= 1u << 1u;
    }

    /**
     * Clear PSR's ST1 bit.
     *
     * Protocol Status Flag 1
     */
    inline void clear_PSR_ST1() volatile
    {
        PSR &= ~(1u << 1u);
    }

    /**
     * Toggle PSR's ST1 bit.
     *
     * Protocol Status Flag 1
     */
    inline void toggle_PSR_ST1() volatile
    {
        PSR ^= 1u << 1u;
    }

    /**
     * Get PSR's ST0 bit.
     */
    inline bool get_PSR_ST0() volatile
    {
        return PSR & (1u << 0u);
    }

    /**
     * Set PSR's ST0 bit.
     *
     * Protocol Status Flag 0
     */
    inline void set_PSR_ST0() volatile
    {
        PSR |= 1u << 0u;
    }

    /**
     * Clear PSR's ST0 bit.
     *
     * Protocol Status Flag 0
     */
    inline void clear_PSR_ST0() volatile
    {
        PSR &= ~(1u << 0u);
    }

    /**
     * Toggle PSR's ST0 bit.
     *
     * Protocol Status Flag 0
     */
    inline void toggle_PSR_ST0() volatile
    {
        PSR ^= 1u << 0u;
    }

    /**
     * Get all of PSR's bit fields.
     */
    inline void get_PSR(USIC0_CH0_PSR_BRGIF &BRGIF, USIC0_CH0_PSR_BRGIF &AIF,
                        USIC0_CH0_PSR_BRGIF &RIF, USIC0_CH0_PSR_BRGIF &TBIF,
                        USIC0_CH0_PSR_BRGIF &TSIF, USIC0_CH0_PSR_BRGIF &DLIF,
                        USIC0_CH0_PSR_BRGIF &RSIF, bool &ST9, bool &ST8,
                        bool &ST7, bool &ST6, bool &ST5, bool &ST4, bool &ST3,
                        bool &ST2, bool &ST1, bool &ST0) volatile
    {
        uint32_t curr = PSR;

        BRGIF = USIC0_CH0_PSR_BRGIF(curr & (1u << 16u));
        AIF = USIC0_CH0_PSR_BRGIF(curr & (1u << 15u));
        RIF = USIC0_CH0_PSR_BRGIF(curr & (1u << 14u));
        TBIF = USIC0_CH0_PSR_BRGIF(curr & (1u << 13u));
        TSIF = USIC0_CH0_PSR_BRGIF(curr & (1u << 12u));
        DLIF = USIC0_CH0_PSR_BRGIF(curr & (1u << 11u));
        RSIF = USIC0_CH0_PSR_BRGIF(curr & (1u << 10u));
        ST9 = curr & (1u << 9u);
        ST8 = curr & (1u << 8u);
        ST7 = curr & (1u << 7u);
        ST6 = curr & (1u << 6u);
        ST5 = curr & (1u << 5u);
        ST4 = curr & (1u << 4u);
        ST3 = curr & (1u << 3u);
        ST2 = curr & (1u << 2u);
        ST1 = curr & (1u << 1u);
        ST0 = curr & (1u << 0u);
    }

    /**
     * Set all of PSR's bit fields.
     *
     * (read-write) Protocol Status Register
     */
    inline void set_PSR(USIC0_CH0_PSR_BRGIF BRGIF, USIC0_CH0_PSR_BRGIF AIF,
                        USIC0_CH0_PSR_BRGIF RIF, USIC0_CH0_PSR_BRGIF TBIF,
                        USIC0_CH0_PSR_BRGIF TSIF, USIC0_CH0_PSR_BRGIF DLIF,
                        USIC0_CH0_PSR_BRGIF RSIF, bool ST9, bool ST8, bool ST7,
                        bool ST6, bool ST5, bool ST4, bool ST3, bool ST2,
                        bool ST1, bool ST0) volatile
    {
        uint32_t curr = PSR;

        curr &= ~(0b1u << 16u);
        curr |= (std::to_underlying(BRGIF) & 0b1u) << 16u;
        curr &= ~(0b1u << 15u);
        curr |= (std::to_underlying(AIF) & 0b1u) << 15u;
        curr &= ~(0b1u << 14u);
        curr |= (std::to_underlying(RIF) & 0b1u) << 14u;
        curr &= ~(0b1u << 13u);
        curr |= (std::to_underlying(TBIF) & 0b1u) << 13u;
        curr &= ~(0b1u << 12u);
        curr |= (std::to_underlying(TSIF) & 0b1u) << 12u;
        curr &= ~(0b1u << 11u);
        curr |= (std::to_underlying(DLIF) & 0b1u) << 11u;
        curr &= ~(0b1u << 10u);
        curr |= (std::to_underlying(RSIF) & 0b1u) << 10u;
        curr &= ~(0b1u << 9u);
        curr |= (ST9 & 0b1u) << 9u;
        curr &= ~(0b1u << 8u);
        curr |= (ST8 & 0b1u) << 8u;
        curr &= ~(0b1u << 7u);
        curr |= (ST7 & 0b1u) << 7u;
        curr &= ~(0b1u << 6u);
        curr |= (ST6 & 0b1u) << 6u;
        curr &= ~(0b1u << 5u);
        curr |= (ST5 & 0b1u) << 5u;
        curr &= ~(0b1u << 4u);
        curr |= (ST4 & 0b1u) << 4u;
        curr &= ~(0b1u << 3u);
        curr |= (ST3 & 0b1u) << 3u;
        curr &= ~(0b1u << 2u);
        curr |= (ST2 & 0b1u) << 2u;
        curr &= ~(0b1u << 1u);
        curr |= (ST1 & 0b1u) << 1u;
        curr &= ~(0b1u << 0u);
        curr |= (ST0 & 0b1u) << 0u;

        PSR = curr;
    }

    /**
     * Get PSR's BRGIF bit.
     */
    inline USIC0_CH0_PSR_BRGIF get_PSR_ASCMode_BRGIF() volatile
    {
        return USIC0_CH0_PSR_BRGIF(PSR_ASCMode & (1u << 16u));
    }

    /**
     * Set PSR's BRGIF bit.
     *
     * Baud Rate Generator Indication Flag
     */
    inline void set_PSR_ASCMode_BRGIF() volatile
    {
        PSR |= 1u << 16u;
    }

    /**
     * Clear PSR's BRGIF bit.
     *
     * Baud Rate Generator Indication Flag
     */
    inline void clear_PSR_ASCMode_BRGIF() volatile
    {
        PSR &= ~(1u << 16u);
    }

    /**
     * Toggle PSR's BRGIF bit.
     *
     * Baud Rate Generator Indication Flag
     */
    inline void toggle_PSR_ASCMode_BRGIF() volatile
    {
        PSR ^= 1u << 16u;
    }

    /**
     * Get PSR's AIF bit.
     */
    inline USIC0_CH0_PSR_BRGIF get_PSR_ASCMode_AIF() volatile
    {
        return USIC0_CH0_PSR_BRGIF(PSR_ASCMode & (1u << 15u));
    }

    /**
     * Set PSR's AIF bit.
     *
     * Alternative Receive Indication Flag
     */
    inline void set_PSR_ASCMode_AIF() volatile
    {
        PSR |= 1u << 15u;
    }

    /**
     * Clear PSR's AIF bit.
     *
     * Alternative Receive Indication Flag
     */
    inline void clear_PSR_ASCMode_AIF() volatile
    {
        PSR &= ~(1u << 15u);
    }

    /**
     * Toggle PSR's AIF bit.
     *
     * Alternative Receive Indication Flag
     */
    inline void toggle_PSR_ASCMode_AIF() volatile
    {
        PSR ^= 1u << 15u;
    }

    /**
     * Get PSR's RIF bit.
     */
    inline USIC0_CH0_PSR_BRGIF get_PSR_ASCMode_RIF() volatile
    {
        return USIC0_CH0_PSR_BRGIF(PSR_ASCMode & (1u << 14u));
    }

    /**
     * Set PSR's RIF bit.
     *
     * Receive Indication Flag
     */
    inline void set_PSR_ASCMode_RIF() volatile
    {
        PSR |= 1u << 14u;
    }

    /**
     * Clear PSR's RIF bit.
     *
     * Receive Indication Flag
     */
    inline void clear_PSR_ASCMode_RIF() volatile
    {
        PSR &= ~(1u << 14u);
    }

    /**
     * Toggle PSR's RIF bit.
     *
     * Receive Indication Flag
     */
    inline void toggle_PSR_ASCMode_RIF() volatile
    {
        PSR ^= 1u << 14u;
    }

    /**
     * Get PSR's TBIF bit.
     */
    inline USIC0_CH0_PSR_BRGIF get_PSR_ASCMode_TBIF() volatile
    {
        return USIC0_CH0_PSR_BRGIF(PSR_ASCMode & (1u << 13u));
    }

    /**
     * Set PSR's TBIF bit.
     *
     * Transmit Buffer Indication Flag
     */
    inline void set_PSR_ASCMode_TBIF() volatile
    {
        PSR |= 1u << 13u;
    }

    /**
     * Clear PSR's TBIF bit.
     *
     * Transmit Buffer Indication Flag
     */
    inline void clear_PSR_ASCMode_TBIF() volatile
    {
        PSR &= ~(1u << 13u);
    }

    /**
     * Toggle PSR's TBIF bit.
     *
     * Transmit Buffer Indication Flag
     */
    inline void toggle_PSR_ASCMode_TBIF() volatile
    {
        PSR ^= 1u << 13u;
    }

    /**
     * Get PSR's TSIF bit.
     */
    inline USIC0_CH0_PSR_BRGIF get_PSR_ASCMode_TSIF() volatile
    {
        return USIC0_CH0_PSR_BRGIF(PSR_ASCMode & (1u << 12u));
    }

    /**
     * Set PSR's TSIF bit.
     *
     * Transmit Shift Indication Flag
     */
    inline void set_PSR_ASCMode_TSIF() volatile
    {
        PSR |= 1u << 12u;
    }

    /**
     * Clear PSR's TSIF bit.
     *
     * Transmit Shift Indication Flag
     */
    inline void clear_PSR_ASCMode_TSIF() volatile
    {
        PSR &= ~(1u << 12u);
    }

    /**
     * Toggle PSR's TSIF bit.
     *
     * Transmit Shift Indication Flag
     */
    inline void toggle_PSR_ASCMode_TSIF() volatile
    {
        PSR ^= 1u << 12u;
    }

    /**
     * Get PSR's DLIF bit.
     */
    inline USIC0_CH0_PSR_BRGIF get_PSR_ASCMode_DLIF() volatile
    {
        return USIC0_CH0_PSR_BRGIF(PSR_ASCMode & (1u << 11u));
    }

    /**
     * Set PSR's DLIF bit.
     *
     * Data Lost Indication Flag
     */
    inline void set_PSR_ASCMode_DLIF() volatile
    {
        PSR |= 1u << 11u;
    }

    /**
     * Clear PSR's DLIF bit.
     *
     * Data Lost Indication Flag
     */
    inline void clear_PSR_ASCMode_DLIF() volatile
    {
        PSR &= ~(1u << 11u);
    }

    /**
     * Toggle PSR's DLIF bit.
     *
     * Data Lost Indication Flag
     */
    inline void toggle_PSR_ASCMode_DLIF() volatile
    {
        PSR ^= 1u << 11u;
    }

    /**
     * Get PSR's RSIF bit.
     */
    inline USIC0_CH0_PSR_BRGIF get_PSR_ASCMode_RSIF() volatile
    {
        return USIC0_CH0_PSR_BRGIF(PSR_ASCMode & (1u << 10u));
    }

    /**
     * Set PSR's RSIF bit.
     *
     * Receiver Start Indication Flag
     */
    inline void set_PSR_ASCMode_RSIF() volatile
    {
        PSR |= 1u << 10u;
    }

    /**
     * Clear PSR's RSIF bit.
     *
     * Receiver Start Indication Flag
     */
    inline void clear_PSR_ASCMode_RSIF() volatile
    {
        PSR &= ~(1u << 10u);
    }

    /**
     * Toggle PSR's RSIF bit.
     *
     * Receiver Start Indication Flag
     */
    inline void toggle_PSR_ASCMode_RSIF() volatile
    {
        PSR ^= 1u << 10u;
    }

    /**
     * Get PSR's BUSY bit.
     */
    inline USIC0_CH0_PSR_ASCMode_BUSY get_PSR_ASCMode_BUSY() volatile
    {
        return USIC0_CH0_PSR_ASCMode_BUSY(PSR_ASCMode & (1u << 9u));
    }

    /**
     * Get PSR's TFF bit.
     */
    inline USIC0_CH0_PSR_ASCMode_TFF get_PSR_ASCMode_TFF() volatile
    {
        return USIC0_CH0_PSR_ASCMode_TFF(PSR_ASCMode & (1u << 8u));
    }

    /**
     * Set PSR's TFF bit.
     *
     * Transmitter Frame Finished
     */
    inline void set_PSR_ASCMode_TFF() volatile
    {
        PSR |= 1u << 8u;
    }

    /**
     * Clear PSR's TFF bit.
     *
     * Transmitter Frame Finished
     */
    inline void clear_PSR_ASCMode_TFF() volatile
    {
        PSR &= ~(1u << 8u);
    }

    /**
     * Toggle PSR's TFF bit.
     *
     * Transmitter Frame Finished
     */
    inline void toggle_PSR_ASCMode_TFF() volatile
    {
        PSR ^= 1u << 8u;
    }

    /**
     * Get PSR's RFF bit.
     */
    inline USIC0_CH0_PSR_ASCMode_TFF get_PSR_ASCMode_RFF() volatile
    {
        return USIC0_CH0_PSR_ASCMode_TFF(PSR_ASCMode & (1u << 7u));
    }

    /**
     * Set PSR's RFF bit.
     *
     * Receive Frame Finished
     */
    inline void set_PSR_ASCMode_RFF() volatile
    {
        PSR |= 1u << 7u;
    }

    /**
     * Clear PSR's RFF bit.
     *
     * Receive Frame Finished
     */
    inline void clear_PSR_ASCMode_RFF() volatile
    {
        PSR &= ~(1u << 7u);
    }

    /**
     * Toggle PSR's RFF bit.
     *
     * Receive Frame Finished
     */
    inline void toggle_PSR_ASCMode_RFF() volatile
    {
        PSR ^= 1u << 7u;
    }

    /**
     * Get PSR's FER1 bit.
     */
    inline USIC0_CH0_PSR_ASCMode_FER1 get_PSR_ASCMode_FER1() volatile
    {
        return USIC0_CH0_PSR_ASCMode_FER1(PSR_ASCMode & (1u << 6u));
    }

    /**
     * Set PSR's FER1 bit.
     *
     * Format Error in Stop Bit 1
     */
    inline void set_PSR_ASCMode_FER1() volatile
    {
        PSR |= 1u << 6u;
    }

    /**
     * Clear PSR's FER1 bit.
     *
     * Format Error in Stop Bit 1
     */
    inline void clear_PSR_ASCMode_FER1() volatile
    {
        PSR &= ~(1u << 6u);
    }

    /**
     * Toggle PSR's FER1 bit.
     *
     * Format Error in Stop Bit 1
     */
    inline void toggle_PSR_ASCMode_FER1() volatile
    {
        PSR ^= 1u << 6u;
    }

    /**
     * Get PSR's FER0 bit.
     */
    inline USIC0_CH0_PSR_ASCMode_FER1 get_PSR_ASCMode_FER0() volatile
    {
        return USIC0_CH0_PSR_ASCMode_FER1(PSR_ASCMode & (1u << 5u));
    }

    /**
     * Set PSR's FER0 bit.
     *
     * Format Error in Stop Bit 0
     */
    inline void set_PSR_ASCMode_FER0() volatile
    {
        PSR |= 1u << 5u;
    }

    /**
     * Clear PSR's FER0 bit.
     *
     * Format Error in Stop Bit 0
     */
    inline void clear_PSR_ASCMode_FER0() volatile
    {
        PSR &= ~(1u << 5u);
    }

    /**
     * Toggle PSR's FER0 bit.
     *
     * Format Error in Stop Bit 0
     */
    inline void toggle_PSR_ASCMode_FER0() volatile
    {
        PSR ^= 1u << 5u;
    }

    /**
     * Get PSR's RNS bit.
     */
    inline USIC0_CH0_PSR_ASCMode_FER1 get_PSR_ASCMode_RNS() volatile
    {
        return USIC0_CH0_PSR_ASCMode_FER1(PSR_ASCMode & (1u << 4u));
    }

    /**
     * Set PSR's RNS bit.
     *
     * Receiver Noise Detected
     */
    inline void set_PSR_ASCMode_RNS() volatile
    {
        PSR |= 1u << 4u;
    }

    /**
     * Clear PSR's RNS bit.
     *
     * Receiver Noise Detected
     */
    inline void clear_PSR_ASCMode_RNS() volatile
    {
        PSR &= ~(1u << 4u);
    }

    /**
     * Toggle PSR's RNS bit.
     *
     * Receiver Noise Detected
     */
    inline void toggle_PSR_ASCMode_RNS() volatile
    {
        PSR ^= 1u << 4u;
    }

    /**
     * Get PSR's COL bit.
     */
    inline USIC0_CH0_PSR_ASCMode_COL get_PSR_ASCMode_COL() volatile
    {
        return USIC0_CH0_PSR_ASCMode_COL(PSR_ASCMode & (1u << 3u));
    }

    /**
     * Set PSR's COL bit.
     *
     * Collision Detected
     */
    inline void set_PSR_ASCMode_COL() volatile
    {
        PSR |= 1u << 3u;
    }

    /**
     * Clear PSR's COL bit.
     *
     * Collision Detected
     */
    inline void clear_PSR_ASCMode_COL() volatile
    {
        PSR &= ~(1u << 3u);
    }

    /**
     * Toggle PSR's COL bit.
     *
     * Collision Detected
     */
    inline void toggle_PSR_ASCMode_COL() volatile
    {
        PSR ^= 1u << 3u;
    }

    /**
     * Get PSR's SBD bit.
     */
    inline USIC0_CH0_PSR_ASCMode_FER1 get_PSR_ASCMode_SBD() volatile
    {
        return USIC0_CH0_PSR_ASCMode_FER1(PSR_ASCMode & (1u << 2u));
    }

    /**
     * Set PSR's SBD bit.
     *
     * Synchronization Break Detected
     */
    inline void set_PSR_ASCMode_SBD() volatile
    {
        PSR |= 1u << 2u;
    }

    /**
     * Clear PSR's SBD bit.
     *
     * Synchronization Break Detected
     */
    inline void clear_PSR_ASCMode_SBD() volatile
    {
        PSR &= ~(1u << 2u);
    }

    /**
     * Toggle PSR's SBD bit.
     *
     * Synchronization Break Detected
     */
    inline void toggle_PSR_ASCMode_SBD() volatile
    {
        PSR ^= 1u << 2u;
    }

    /**
     * Get PSR's RXIDLE bit.
     */
    inline USIC0_CH0_PSR_ASCMode_RXIDLE get_PSR_ASCMode_RXIDLE() volatile
    {
        return USIC0_CH0_PSR_ASCMode_RXIDLE(PSR_ASCMode & (1u << 1u));
    }

    /**
     * Set PSR's RXIDLE bit.
     *
     * Reception Idle
     */
    inline void set_PSR_ASCMode_RXIDLE() volatile
    {
        PSR |= 1u << 1u;
    }

    /**
     * Clear PSR's RXIDLE bit.
     *
     * Reception Idle
     */
    inline void clear_PSR_ASCMode_RXIDLE() volatile
    {
        PSR &= ~(1u << 1u);
    }

    /**
     * Toggle PSR's RXIDLE bit.
     *
     * Reception Idle
     */
    inline void toggle_PSR_ASCMode_RXIDLE() volatile
    {
        PSR ^= 1u << 1u;
    }

    /**
     * Get PSR's TXIDLE bit.
     */
    inline USIC0_CH0_PSR_ASCMode_TXIDLE get_PSR_ASCMode_TXIDLE() volatile
    {
        return USIC0_CH0_PSR_ASCMode_TXIDLE(PSR_ASCMode & (1u << 0u));
    }

    /**
     * Set PSR's TXIDLE bit.
     *
     * Transmission Idle
     */
    inline void set_PSR_ASCMode_TXIDLE() volatile
    {
        PSR |= 1u << 0u;
    }

    /**
     * Clear PSR's TXIDLE bit.
     *
     * Transmission Idle
     */
    inline void clear_PSR_ASCMode_TXIDLE() volatile
    {
        PSR &= ~(1u << 0u);
    }

    /**
     * Toggle PSR's TXIDLE bit.
     *
     * Transmission Idle
     */
    inline void toggle_PSR_ASCMode_TXIDLE() volatile
    {
        PSR ^= 1u << 0u;
    }

    /**
     * Get all of PSR_ASCMode's bit fields.
     */
    inline void get_PSR_ASCMode(
        USIC0_CH0_PSR_BRGIF &BRGIF, USIC0_CH0_PSR_BRGIF &AIF,
        USIC0_CH0_PSR_BRGIF &RIF, USIC0_CH0_PSR_BRGIF &TBIF,
        USIC0_CH0_PSR_BRGIF &TSIF, USIC0_CH0_PSR_BRGIF &DLIF,
        USIC0_CH0_PSR_BRGIF &RSIF, USIC0_CH0_PSR_ASCMode_BUSY &BUSY,
        USIC0_CH0_PSR_ASCMode_TFF &TFF, USIC0_CH0_PSR_ASCMode_TFF &RFF,
        USIC0_CH0_PSR_ASCMode_FER1 &FER1, USIC0_CH0_PSR_ASCMode_FER1 &FER0,
        USIC0_CH0_PSR_ASCMode_FER1 &RNS, USIC0_CH0_PSR_ASCMode_COL &COL,
        USIC0_CH0_PSR_ASCMode_FER1 &SBD, USIC0_CH0_PSR_ASCMode_RXIDLE &RXIDLE,
        USIC0_CH0_PSR_ASCMode_TXIDLE &TXIDLE) volatile
    {
        uint32_t curr = PSR_ASCMode;

        BRGIF = USIC0_CH0_PSR_BRGIF(curr & (1u << 16u));
        AIF = USIC0_CH0_PSR_BRGIF(curr & (1u << 15u));
        RIF = USIC0_CH0_PSR_BRGIF(curr & (1u << 14u));
        TBIF = USIC0_CH0_PSR_BRGIF(curr & (1u << 13u));
        TSIF = USIC0_CH0_PSR_BRGIF(curr & (1u << 12u));
        DLIF = USIC0_CH0_PSR_BRGIF(curr & (1u << 11u));
        RSIF = USIC0_CH0_PSR_BRGIF(curr & (1u << 10u));
        BUSY = USIC0_CH0_PSR_ASCMode_BUSY(curr & (1u << 9u));
        TFF = USIC0_CH0_PSR_ASCMode_TFF(curr & (1u << 8u));
        RFF = USIC0_CH0_PSR_ASCMode_TFF(curr & (1u << 7u));
        FER1 = USIC0_CH0_PSR_ASCMode_FER1(curr & (1u << 6u));
        FER0 = USIC0_CH0_PSR_ASCMode_FER1(curr & (1u << 5u));
        RNS = USIC0_CH0_PSR_ASCMode_FER1(curr & (1u << 4u));
        COL = USIC0_CH0_PSR_ASCMode_COL(curr & (1u << 3u));
        SBD = USIC0_CH0_PSR_ASCMode_FER1(curr & (1u << 2u));
        RXIDLE = USIC0_CH0_PSR_ASCMode_RXIDLE(curr & (1u << 1u));
        TXIDLE = USIC0_CH0_PSR_ASCMode_TXIDLE(curr & (1u << 0u));
    }

    /**
     * Set all of PSR_ASCMode's bit fields.
     *
     * (read-write) Protocol Status Register
     */
    inline void set_PSR_ASCMode(
        USIC0_CH0_PSR_BRGIF BRGIF, USIC0_CH0_PSR_BRGIF AIF,
        USIC0_CH0_PSR_BRGIF RIF, USIC0_CH0_PSR_BRGIF TBIF,
        USIC0_CH0_PSR_BRGIF TSIF, USIC0_CH0_PSR_BRGIF DLIF,
        USIC0_CH0_PSR_BRGIF RSIF, USIC0_CH0_PSR_ASCMode_TFF TFF,
        USIC0_CH0_PSR_ASCMode_TFF RFF, USIC0_CH0_PSR_ASCMode_FER1 FER1,
        USIC0_CH0_PSR_ASCMode_FER1 FER0, USIC0_CH0_PSR_ASCMode_FER1 RNS,
        USIC0_CH0_PSR_ASCMode_COL COL, USIC0_CH0_PSR_ASCMode_FER1 SBD,
        USIC0_CH0_PSR_ASCMode_RXIDLE RXIDLE,
        USIC0_CH0_PSR_ASCMode_TXIDLE TXIDLE) volatile
    {
        uint32_t curr = PSR_ASCMode;

        curr &= ~(0b1u << 16u);
        curr |= (std::to_underlying(BRGIF) & 0b1u) << 16u;
        curr &= ~(0b1u << 15u);
        curr |= (std::to_underlying(AIF) & 0b1u) << 15u;
        curr &= ~(0b1u << 14u);
        curr |= (std::to_underlying(RIF) & 0b1u) << 14u;
        curr &= ~(0b1u << 13u);
        curr |= (std::to_underlying(TBIF) & 0b1u) << 13u;
        curr &= ~(0b1u << 12u);
        curr |= (std::to_underlying(TSIF) & 0b1u) << 12u;
        curr &= ~(0b1u << 11u);
        curr |= (std::to_underlying(DLIF) & 0b1u) << 11u;
        curr &= ~(0b1u << 10u);
        curr |= (std::to_underlying(RSIF) & 0b1u) << 10u;
        curr &= ~(0b1u << 8u);
        curr |= (std::to_underlying(TFF) & 0b1u) << 8u;
        curr &= ~(0b1u << 7u);
        curr |= (std::to_underlying(RFF) & 0b1u) << 7u;
        curr &= ~(0b1u << 6u);
        curr |= (std::to_underlying(FER1) & 0b1u) << 6u;
        curr &= ~(0b1u << 5u);
        curr |= (std::to_underlying(FER0) & 0b1u) << 5u;
        curr &= ~(0b1u << 4u);
        curr |= (std::to_underlying(RNS) & 0b1u) << 4u;
        curr &= ~(0b1u << 3u);
        curr |= (std::to_underlying(COL) & 0b1u) << 3u;
        curr &= ~(0b1u << 2u);
        curr |= (std::to_underlying(SBD) & 0b1u) << 2u;
        curr &= ~(0b1u << 1u);
        curr |= (std::to_underlying(RXIDLE) & 0b1u) << 1u;
        curr &= ~(0b1u << 0u);
        curr |= (std::to_underlying(TXIDLE) & 0b1u) << 0u;

        PSR_ASCMode = curr;
    }

    /**
     * Get PSR's BRGIF bit.
     */
    inline USIC0_CH0_PSR_BRGIF get_PSR_SSCMode_BRGIF() volatile
    {
        return USIC0_CH0_PSR_BRGIF(PSR_SSCMode & (1u << 16u));
    }

    /**
     * Set PSR's BRGIF bit.
     *
     * Baud Rate Generator Indication Flag
     */
    inline void set_PSR_SSCMode_BRGIF() volatile
    {
        PSR |= 1u << 16u;
    }

    /**
     * Clear PSR's BRGIF bit.
     *
     * Baud Rate Generator Indication Flag
     */
    inline void clear_PSR_SSCMode_BRGIF() volatile
    {
        PSR &= ~(1u << 16u);
    }

    /**
     * Toggle PSR's BRGIF bit.
     *
     * Baud Rate Generator Indication Flag
     */
    inline void toggle_PSR_SSCMode_BRGIF() volatile
    {
        PSR ^= 1u << 16u;
    }

    /**
     * Get PSR's AIF bit.
     */
    inline USIC0_CH0_PSR_BRGIF get_PSR_SSCMode_AIF() volatile
    {
        return USIC0_CH0_PSR_BRGIF(PSR_SSCMode & (1u << 15u));
    }

    /**
     * Set PSR's AIF bit.
     *
     * Alternative Receive Indication Flag
     */
    inline void set_PSR_SSCMode_AIF() volatile
    {
        PSR |= 1u << 15u;
    }

    /**
     * Clear PSR's AIF bit.
     *
     * Alternative Receive Indication Flag
     */
    inline void clear_PSR_SSCMode_AIF() volatile
    {
        PSR &= ~(1u << 15u);
    }

    /**
     * Toggle PSR's AIF bit.
     *
     * Alternative Receive Indication Flag
     */
    inline void toggle_PSR_SSCMode_AIF() volatile
    {
        PSR ^= 1u << 15u;
    }

    /**
     * Get PSR's RIF bit.
     */
    inline USIC0_CH0_PSR_BRGIF get_PSR_SSCMode_RIF() volatile
    {
        return USIC0_CH0_PSR_BRGIF(PSR_SSCMode & (1u << 14u));
    }

    /**
     * Set PSR's RIF bit.
     *
     * Receive Indication Flag
     */
    inline void set_PSR_SSCMode_RIF() volatile
    {
        PSR |= 1u << 14u;
    }

    /**
     * Clear PSR's RIF bit.
     *
     * Receive Indication Flag
     */
    inline void clear_PSR_SSCMode_RIF() volatile
    {
        PSR &= ~(1u << 14u);
    }

    /**
     * Toggle PSR's RIF bit.
     *
     * Receive Indication Flag
     */
    inline void toggle_PSR_SSCMode_RIF() volatile
    {
        PSR ^= 1u << 14u;
    }

    /**
     * Get PSR's TBIF bit.
     */
    inline USIC0_CH0_PSR_BRGIF get_PSR_SSCMode_TBIF() volatile
    {
        return USIC0_CH0_PSR_BRGIF(PSR_SSCMode & (1u << 13u));
    }

    /**
     * Set PSR's TBIF bit.
     *
     * Transmit Buffer Indication Flag
     */
    inline void set_PSR_SSCMode_TBIF() volatile
    {
        PSR |= 1u << 13u;
    }

    /**
     * Clear PSR's TBIF bit.
     *
     * Transmit Buffer Indication Flag
     */
    inline void clear_PSR_SSCMode_TBIF() volatile
    {
        PSR &= ~(1u << 13u);
    }

    /**
     * Toggle PSR's TBIF bit.
     *
     * Transmit Buffer Indication Flag
     */
    inline void toggle_PSR_SSCMode_TBIF() volatile
    {
        PSR ^= 1u << 13u;
    }

    /**
     * Get PSR's TSIF bit.
     */
    inline USIC0_CH0_PSR_BRGIF get_PSR_SSCMode_TSIF() volatile
    {
        return USIC0_CH0_PSR_BRGIF(PSR_SSCMode & (1u << 12u));
    }

    /**
     * Set PSR's TSIF bit.
     *
     * Transmit Shift Indication Flag
     */
    inline void set_PSR_SSCMode_TSIF() volatile
    {
        PSR |= 1u << 12u;
    }

    /**
     * Clear PSR's TSIF bit.
     *
     * Transmit Shift Indication Flag
     */
    inline void clear_PSR_SSCMode_TSIF() volatile
    {
        PSR &= ~(1u << 12u);
    }

    /**
     * Toggle PSR's TSIF bit.
     *
     * Transmit Shift Indication Flag
     */
    inline void toggle_PSR_SSCMode_TSIF() volatile
    {
        PSR ^= 1u << 12u;
    }

    /**
     * Get PSR's DLIF bit.
     */
    inline USIC0_CH0_PSR_BRGIF get_PSR_SSCMode_DLIF() volatile
    {
        return USIC0_CH0_PSR_BRGIF(PSR_SSCMode & (1u << 11u));
    }

    /**
     * Set PSR's DLIF bit.
     *
     * Data Lost Indication Flag
     */
    inline void set_PSR_SSCMode_DLIF() volatile
    {
        PSR |= 1u << 11u;
    }

    /**
     * Clear PSR's DLIF bit.
     *
     * Data Lost Indication Flag
     */
    inline void clear_PSR_SSCMode_DLIF() volatile
    {
        PSR &= ~(1u << 11u);
    }

    /**
     * Toggle PSR's DLIF bit.
     *
     * Data Lost Indication Flag
     */
    inline void toggle_PSR_SSCMode_DLIF() volatile
    {
        PSR ^= 1u << 11u;
    }

    /**
     * Get PSR's RSIF bit.
     */
    inline USIC0_CH0_PSR_BRGIF get_PSR_SSCMode_RSIF() volatile
    {
        return USIC0_CH0_PSR_BRGIF(PSR_SSCMode & (1u << 10u));
    }

    /**
     * Set PSR's RSIF bit.
     *
     * Receiver Start Indication Flag
     */
    inline void set_PSR_SSCMode_RSIF() volatile
    {
        PSR |= 1u << 10u;
    }

    /**
     * Clear PSR's RSIF bit.
     *
     * Receiver Start Indication Flag
     */
    inline void clear_PSR_SSCMode_RSIF() volatile
    {
        PSR &= ~(1u << 10u);
    }

    /**
     * Toggle PSR's RSIF bit.
     *
     * Receiver Start Indication Flag
     */
    inline void toggle_PSR_SSCMode_RSIF() volatile
    {
        PSR ^= 1u << 10u;
    }

    /**
     * Get PSR's PARERR bit.
     */
    inline USIC0_CH0_PSR_SSCMode_PARERR get_PSR_SSCMode_PARERR() volatile
    {
        return USIC0_CH0_PSR_SSCMode_PARERR(PSR_SSCMode & (1u << 4u));
    }

    /**
     * Set PSR's PARERR bit.
     *
     * Parity Error Event Detected
     */
    inline void set_PSR_SSCMode_PARERR() volatile
    {
        PSR |= 1u << 4u;
    }

    /**
     * Clear PSR's PARERR bit.
     *
     * Parity Error Event Detected
     */
    inline void clear_PSR_SSCMode_PARERR() volatile
    {
        PSR &= ~(1u << 4u);
    }

    /**
     * Toggle PSR's PARERR bit.
     *
     * Parity Error Event Detected
     */
    inline void toggle_PSR_SSCMode_PARERR() volatile
    {
        PSR ^= 1u << 4u;
    }

    /**
     * Get PSR's DX2TEV bit.
     */
    inline USIC0_CH0_PSR_SSCMode_PARERR get_PSR_SSCMode_DX2TEV() volatile
    {
        return USIC0_CH0_PSR_SSCMode_PARERR(PSR_SSCMode & (1u << 3u));
    }

    /**
     * Set PSR's DX2TEV bit.
     *
     * DX2T Event Detected
     */
    inline void set_PSR_SSCMode_DX2TEV() volatile
    {
        PSR |= 1u << 3u;
    }

    /**
     * Clear PSR's DX2TEV bit.
     *
     * DX2T Event Detected
     */
    inline void clear_PSR_SSCMode_DX2TEV() volatile
    {
        PSR &= ~(1u << 3u);
    }

    /**
     * Toggle PSR's DX2TEV bit.
     *
     * DX2T Event Detected
     */
    inline void toggle_PSR_SSCMode_DX2TEV() volatile
    {
        PSR ^= 1u << 3u;
    }

    /**
     * Get PSR's MSLSEV bit.
     */
    inline USIC0_CH0_PSR_SSCMode_MSLSEV get_PSR_SSCMode_MSLSEV() volatile
    {
        return USIC0_CH0_PSR_SSCMode_MSLSEV(PSR_SSCMode & (1u << 2u));
    }

    /**
     * Set PSR's MSLSEV bit.
     *
     * MSLS Event Detected
     */
    inline void set_PSR_SSCMode_MSLSEV() volatile
    {
        PSR |= 1u << 2u;
    }

    /**
     * Clear PSR's MSLSEV bit.
     *
     * MSLS Event Detected
     */
    inline void clear_PSR_SSCMode_MSLSEV() volatile
    {
        PSR &= ~(1u << 2u);
    }

    /**
     * Toggle PSR's MSLSEV bit.
     *
     * MSLS Event Detected
     */
    inline void toggle_PSR_SSCMode_MSLSEV() volatile
    {
        PSR ^= 1u << 2u;
    }

    /**
     * Get PSR's DX2S bit.
     */
    inline USIC0_CH0_BRG_MCLKCFG get_PSR_SSCMode_DX2S() volatile
    {
        return USIC0_CH0_BRG_MCLKCFG(PSR_SSCMode & (1u << 1u));
    }

    /**
     * Set PSR's DX2S bit.
     *
     * DX2S Status
     */
    inline void set_PSR_SSCMode_DX2S() volatile
    {
        PSR |= 1u << 1u;
    }

    /**
     * Clear PSR's DX2S bit.
     *
     * DX2S Status
     */
    inline void clear_PSR_SSCMode_DX2S() volatile
    {
        PSR &= ~(1u << 1u);
    }

    /**
     * Toggle PSR's DX2S bit.
     *
     * DX2S Status
     */
    inline void toggle_PSR_SSCMode_DX2S() volatile
    {
        PSR ^= 1u << 1u;
    }

    /**
     * Get PSR's MSLS bit.
     */
    inline USIC0_CH0_PSR_SSCMode_MSLS get_PSR_SSCMode_MSLS() volatile
    {
        return USIC0_CH0_PSR_SSCMode_MSLS(PSR_SSCMode & (1u << 0u));
    }

    /**
     * Set PSR's MSLS bit.
     *
     * MSLS Status
     */
    inline void set_PSR_SSCMode_MSLS() volatile
    {
        PSR |= 1u << 0u;
    }

    /**
     * Clear PSR's MSLS bit.
     *
     * MSLS Status
     */
    inline void clear_PSR_SSCMode_MSLS() volatile
    {
        PSR &= ~(1u << 0u);
    }

    /**
     * Toggle PSR's MSLS bit.
     *
     * MSLS Status
     */
    inline void toggle_PSR_SSCMode_MSLS() volatile
    {
        PSR ^= 1u << 0u;
    }

    /**
     * Get all of PSR_SSCMode's bit fields.
     */
    inline void get_PSR_SSCMode(
        USIC0_CH0_PSR_BRGIF &BRGIF, USIC0_CH0_PSR_BRGIF &AIF,
        USIC0_CH0_PSR_BRGIF &RIF, USIC0_CH0_PSR_BRGIF &TBIF,
        USIC0_CH0_PSR_BRGIF &TSIF, USIC0_CH0_PSR_BRGIF &DLIF,
        USIC0_CH0_PSR_BRGIF &RSIF, USIC0_CH0_PSR_SSCMode_PARERR &PARERR,
        USIC0_CH0_PSR_SSCMode_PARERR &DX2TEV,
        USIC0_CH0_PSR_SSCMode_MSLSEV &MSLSEV, USIC0_CH0_BRG_MCLKCFG &DX2S,
        USIC0_CH0_PSR_SSCMode_MSLS &MSLS) volatile
    {
        uint32_t curr = PSR_SSCMode;

        BRGIF = USIC0_CH0_PSR_BRGIF(curr & (1u << 16u));
        AIF = USIC0_CH0_PSR_BRGIF(curr & (1u << 15u));
        RIF = USIC0_CH0_PSR_BRGIF(curr & (1u << 14u));
        TBIF = USIC0_CH0_PSR_BRGIF(curr & (1u << 13u));
        TSIF = USIC0_CH0_PSR_BRGIF(curr & (1u << 12u));
        DLIF = USIC0_CH0_PSR_BRGIF(curr & (1u << 11u));
        RSIF = USIC0_CH0_PSR_BRGIF(curr & (1u << 10u));
        PARERR = USIC0_CH0_PSR_SSCMode_PARERR(curr & (1u << 4u));
        DX2TEV = USIC0_CH0_PSR_SSCMode_PARERR(curr & (1u << 3u));
        MSLSEV = USIC0_CH0_PSR_SSCMode_MSLSEV(curr & (1u << 2u));
        DX2S = USIC0_CH0_BRG_MCLKCFG(curr & (1u << 1u));
        MSLS = USIC0_CH0_PSR_SSCMode_MSLS(curr & (1u << 0u));
    }

    /**
     * Set all of PSR_SSCMode's bit fields.
     *
     * (read-write) Protocol Status Register
     */
    inline void set_PSR_SSCMode(
        USIC0_CH0_PSR_BRGIF BRGIF, USIC0_CH0_PSR_BRGIF AIF,
        USIC0_CH0_PSR_BRGIF RIF, USIC0_CH0_PSR_BRGIF TBIF,
        USIC0_CH0_PSR_BRGIF TSIF, USIC0_CH0_PSR_BRGIF DLIF,
        USIC0_CH0_PSR_BRGIF RSIF, USIC0_CH0_PSR_SSCMode_PARERR PARERR,
        USIC0_CH0_PSR_SSCMode_PARERR DX2TEV,
        USIC0_CH0_PSR_SSCMode_MSLSEV MSLSEV, USIC0_CH0_BRG_MCLKCFG DX2S,
        USIC0_CH0_PSR_SSCMode_MSLS MSLS) volatile
    {
        uint32_t curr = PSR_SSCMode;

        curr &= ~(0b1u << 16u);
        curr |= (std::to_underlying(BRGIF) & 0b1u) << 16u;
        curr &= ~(0b1u << 15u);
        curr |= (std::to_underlying(AIF) & 0b1u) << 15u;
        curr &= ~(0b1u << 14u);
        curr |= (std::to_underlying(RIF) & 0b1u) << 14u;
        curr &= ~(0b1u << 13u);
        curr |= (std::to_underlying(TBIF) & 0b1u) << 13u;
        curr &= ~(0b1u << 12u);
        curr |= (std::to_underlying(TSIF) & 0b1u) << 12u;
        curr &= ~(0b1u << 11u);
        curr |= (std::to_underlying(DLIF) & 0b1u) << 11u;
        curr &= ~(0b1u << 10u);
        curr |= (std::to_underlying(RSIF) & 0b1u) << 10u;
        curr &= ~(0b1u << 4u);
        curr |= (std::to_underlying(PARERR) & 0b1u) << 4u;
        curr &= ~(0b1u << 3u);
        curr |= (std::to_underlying(DX2TEV) & 0b1u) << 3u;
        curr &= ~(0b1u << 2u);
        curr |= (std::to_underlying(MSLSEV) & 0b1u) << 2u;
        curr &= ~(0b1u << 1u);
        curr |= (std::to_underlying(DX2S) & 0b1u) << 1u;
        curr &= ~(0b1u << 0u);
        curr |= (std::to_underlying(MSLS) & 0b1u) << 0u;

        PSR_SSCMode = curr;
    }

    /**
     * Get PSR's BRGIF bit.
     */
    inline USIC0_CH0_PSR_BRGIF get_PSR_IICMode_BRGIF() volatile
    {
        return USIC0_CH0_PSR_BRGIF(PSR_IICMode & (1u << 16u));
    }

    /**
     * Set PSR's BRGIF bit.
     *
     * Baud Rate Generator Indication Flag
     */
    inline void set_PSR_IICMode_BRGIF() volatile
    {
        PSR |= 1u << 16u;
    }

    /**
     * Clear PSR's BRGIF bit.
     *
     * Baud Rate Generator Indication Flag
     */
    inline void clear_PSR_IICMode_BRGIF() volatile
    {
        PSR &= ~(1u << 16u);
    }

    /**
     * Toggle PSR's BRGIF bit.
     *
     * Baud Rate Generator Indication Flag
     */
    inline void toggle_PSR_IICMode_BRGIF() volatile
    {
        PSR ^= 1u << 16u;
    }

    /**
     * Get PSR's AIF bit.
     */
    inline USIC0_CH0_PSR_BRGIF get_PSR_IICMode_AIF() volatile
    {
        return USIC0_CH0_PSR_BRGIF(PSR_IICMode & (1u << 15u));
    }

    /**
     * Set PSR's AIF bit.
     *
     * Alternative Receive Indication Flag
     */
    inline void set_PSR_IICMode_AIF() volatile
    {
        PSR |= 1u << 15u;
    }

    /**
     * Clear PSR's AIF bit.
     *
     * Alternative Receive Indication Flag
     */
    inline void clear_PSR_IICMode_AIF() volatile
    {
        PSR &= ~(1u << 15u);
    }

    /**
     * Toggle PSR's AIF bit.
     *
     * Alternative Receive Indication Flag
     */
    inline void toggle_PSR_IICMode_AIF() volatile
    {
        PSR ^= 1u << 15u;
    }

    /**
     * Get PSR's RIF bit.
     */
    inline USIC0_CH0_PSR_BRGIF get_PSR_IICMode_RIF() volatile
    {
        return USIC0_CH0_PSR_BRGIF(PSR_IICMode & (1u << 14u));
    }

    /**
     * Set PSR's RIF bit.
     *
     * Receive Indication Flag
     */
    inline void set_PSR_IICMode_RIF() volatile
    {
        PSR |= 1u << 14u;
    }

    /**
     * Clear PSR's RIF bit.
     *
     * Receive Indication Flag
     */
    inline void clear_PSR_IICMode_RIF() volatile
    {
        PSR &= ~(1u << 14u);
    }

    /**
     * Toggle PSR's RIF bit.
     *
     * Receive Indication Flag
     */
    inline void toggle_PSR_IICMode_RIF() volatile
    {
        PSR ^= 1u << 14u;
    }

    /**
     * Get PSR's TBIF bit.
     */
    inline USIC0_CH0_PSR_BRGIF get_PSR_IICMode_TBIF() volatile
    {
        return USIC0_CH0_PSR_BRGIF(PSR_IICMode & (1u << 13u));
    }

    /**
     * Set PSR's TBIF bit.
     *
     * Transmit Buffer Indication Flag
     */
    inline void set_PSR_IICMode_TBIF() volatile
    {
        PSR |= 1u << 13u;
    }

    /**
     * Clear PSR's TBIF bit.
     *
     * Transmit Buffer Indication Flag
     */
    inline void clear_PSR_IICMode_TBIF() volatile
    {
        PSR &= ~(1u << 13u);
    }

    /**
     * Toggle PSR's TBIF bit.
     *
     * Transmit Buffer Indication Flag
     */
    inline void toggle_PSR_IICMode_TBIF() volatile
    {
        PSR ^= 1u << 13u;
    }

    /**
     * Get PSR's TSIF bit.
     */
    inline USIC0_CH0_PSR_BRGIF get_PSR_IICMode_TSIF() volatile
    {
        return USIC0_CH0_PSR_BRGIF(PSR_IICMode & (1u << 12u));
    }

    /**
     * Set PSR's TSIF bit.
     *
     * Transmit Shift Indication Flag
     */
    inline void set_PSR_IICMode_TSIF() volatile
    {
        PSR |= 1u << 12u;
    }

    /**
     * Clear PSR's TSIF bit.
     *
     * Transmit Shift Indication Flag
     */
    inline void clear_PSR_IICMode_TSIF() volatile
    {
        PSR &= ~(1u << 12u);
    }

    /**
     * Toggle PSR's TSIF bit.
     *
     * Transmit Shift Indication Flag
     */
    inline void toggle_PSR_IICMode_TSIF() volatile
    {
        PSR ^= 1u << 12u;
    }

    /**
     * Get PSR's DLIF bit.
     */
    inline USIC0_CH0_PSR_BRGIF get_PSR_IICMode_DLIF() volatile
    {
        return USIC0_CH0_PSR_BRGIF(PSR_IICMode & (1u << 11u));
    }

    /**
     * Set PSR's DLIF bit.
     *
     * Data Lost Indication Flag
     */
    inline void set_PSR_IICMode_DLIF() volatile
    {
        PSR |= 1u << 11u;
    }

    /**
     * Clear PSR's DLIF bit.
     *
     * Data Lost Indication Flag
     */
    inline void clear_PSR_IICMode_DLIF() volatile
    {
        PSR &= ~(1u << 11u);
    }

    /**
     * Toggle PSR's DLIF bit.
     *
     * Data Lost Indication Flag
     */
    inline void toggle_PSR_IICMode_DLIF() volatile
    {
        PSR ^= 1u << 11u;
    }

    /**
     * Get PSR's RSIF bit.
     */
    inline USIC0_CH0_PSR_BRGIF get_PSR_IICMode_RSIF() volatile
    {
        return USIC0_CH0_PSR_BRGIF(PSR_IICMode & (1u << 10u));
    }

    /**
     * Set PSR's RSIF bit.
     *
     * Receiver Start Indication Flag
     */
    inline void set_PSR_IICMode_RSIF() volatile
    {
        PSR |= 1u << 10u;
    }

    /**
     * Clear PSR's RSIF bit.
     *
     * Receiver Start Indication Flag
     */
    inline void clear_PSR_IICMode_RSIF() volatile
    {
        PSR &= ~(1u << 10u);
    }

    /**
     * Toggle PSR's RSIF bit.
     *
     * Receiver Start Indication Flag
     */
    inline void toggle_PSR_IICMode_RSIF() volatile
    {
        PSR ^= 1u << 10u;
    }

    /**
     * Get PSR's ACK bit.
     */
    inline USIC0_CH0_PSR_IICMode_ACK get_PSR_IICMode_ACK() volatile
    {
        return USIC0_CH0_PSR_IICMode_ACK(PSR_IICMode & (1u << 9u));
    }

    /**
     * Set PSR's ACK bit.
     *
     * Acknowledge Received
     */
    inline void set_PSR_IICMode_ACK() volatile
    {
        PSR |= 1u << 9u;
    }

    /**
     * Clear PSR's ACK bit.
     *
     * Acknowledge Received
     */
    inline void clear_PSR_IICMode_ACK() volatile
    {
        PSR &= ~(1u << 9u);
    }

    /**
     * Toggle PSR's ACK bit.
     *
     * Acknowledge Received
     */
    inline void toggle_PSR_IICMode_ACK() volatile
    {
        PSR ^= 1u << 9u;
    }

    /**
     * Get PSR's ERR bit.
     */
    inline USIC0_CH0_PSR_ASCMode_FER1 get_PSR_IICMode_ERR() volatile
    {
        return USIC0_CH0_PSR_ASCMode_FER1(PSR_IICMode & (1u << 8u));
    }

    /**
     * Set PSR's ERR bit.
     *
     * Error
     */
    inline void set_PSR_IICMode_ERR() volatile
    {
        PSR |= 1u << 8u;
    }

    /**
     * Clear PSR's ERR bit.
     *
     * Error
     */
    inline void clear_PSR_IICMode_ERR() volatile
    {
        PSR &= ~(1u << 8u);
    }

    /**
     * Toggle PSR's ERR bit.
     *
     * Error
     */
    inline void toggle_PSR_IICMode_ERR() volatile
    {
        PSR ^= 1u << 8u;
    }

    /**
     * Get PSR's SRR bit.
     */
    inline USIC0_CH0_PSR_ASCMode_FER1 get_PSR_IICMode_SRR() volatile
    {
        return USIC0_CH0_PSR_ASCMode_FER1(PSR_IICMode & (1u << 7u));
    }

    /**
     * Set PSR's SRR bit.
     *
     * Slave Read Request
     */
    inline void set_PSR_IICMode_SRR() volatile
    {
        PSR |= 1u << 7u;
    }

    /**
     * Clear PSR's SRR bit.
     *
     * Slave Read Request
     */
    inline void clear_PSR_IICMode_SRR() volatile
    {
        PSR &= ~(1u << 7u);
    }

    /**
     * Toggle PSR's SRR bit.
     *
     * Slave Read Request
     */
    inline void toggle_PSR_IICMode_SRR() volatile
    {
        PSR ^= 1u << 7u;
    }

    /**
     * Get PSR's ARL bit.
     */
    inline USIC0_CH0_PSR_IICMode_ARL get_PSR_IICMode_ARL() volatile
    {
        return USIC0_CH0_PSR_IICMode_ARL(PSR_IICMode & (1u << 6u));
    }

    /**
     * Set PSR's ARL bit.
     *
     * Arbitration Lost
     */
    inline void set_PSR_IICMode_ARL() volatile
    {
        PSR |= 1u << 6u;
    }

    /**
     * Clear PSR's ARL bit.
     *
     * Arbitration Lost
     */
    inline void clear_PSR_IICMode_ARL() volatile
    {
        PSR &= ~(1u << 6u);
    }

    /**
     * Toggle PSR's ARL bit.
     *
     * Arbitration Lost
     */
    inline void toggle_PSR_IICMode_ARL() volatile
    {
        PSR ^= 1u << 6u;
    }

    /**
     * Get PSR's NACK bit.
     */
    inline USIC0_CH0_PSR_IICMode_ACK get_PSR_IICMode_NACK() volatile
    {
        return USIC0_CH0_PSR_IICMode_ACK(PSR_IICMode & (1u << 5u));
    }

    /**
     * Set PSR's NACK bit.
     *
     * Non-Acknowledge Received
     */
    inline void set_PSR_IICMode_NACK() volatile
    {
        PSR |= 1u << 5u;
    }

    /**
     * Clear PSR's NACK bit.
     *
     * Non-Acknowledge Received
     */
    inline void clear_PSR_IICMode_NACK() volatile
    {
        PSR &= ~(1u << 5u);
    }

    /**
     * Toggle PSR's NACK bit.
     *
     * Non-Acknowledge Received
     */
    inline void toggle_PSR_IICMode_NACK() volatile
    {
        PSR ^= 1u << 5u;
    }

    /**
     * Get PSR's PCR bit.
     */
    inline USIC0_CH0_PSR_ASCMode_FER1 get_PSR_IICMode_PCR() volatile
    {
        return USIC0_CH0_PSR_ASCMode_FER1(PSR_IICMode & (1u << 4u));
    }

    /**
     * Set PSR's PCR bit.
     *
     * Stop Condition Received
     */
    inline void set_PSR_IICMode_PCR() volatile
    {
        PSR |= 1u << 4u;
    }

    /**
     * Clear PSR's PCR bit.
     *
     * Stop Condition Received
     */
    inline void clear_PSR_IICMode_PCR() volatile
    {
        PSR &= ~(1u << 4u);
    }

    /**
     * Toggle PSR's PCR bit.
     *
     * Stop Condition Received
     */
    inline void toggle_PSR_IICMode_PCR() volatile
    {
        PSR ^= 1u << 4u;
    }

    /**
     * Get PSR's RSCR bit.
     */
    inline USIC0_CH0_PSR_ASCMode_FER1 get_PSR_IICMode_RSCR() volatile
    {
        return USIC0_CH0_PSR_ASCMode_FER1(PSR_IICMode & (1u << 3u));
    }

    /**
     * Set PSR's RSCR bit.
     *
     * Repeated Start Condition Received
     */
    inline void set_PSR_IICMode_RSCR() volatile
    {
        PSR |= 1u << 3u;
    }

    /**
     * Clear PSR's RSCR bit.
     *
     * Repeated Start Condition Received
     */
    inline void clear_PSR_IICMode_RSCR() volatile
    {
        PSR &= ~(1u << 3u);
    }

    /**
     * Toggle PSR's RSCR bit.
     *
     * Repeated Start Condition Received
     */
    inline void toggle_PSR_IICMode_RSCR() volatile
    {
        PSR ^= 1u << 3u;
    }

    /**
     * Get PSR's SCR bit.
     */
    inline USIC0_CH0_PSR_ASCMode_FER1 get_PSR_IICMode_SCR() volatile
    {
        return USIC0_CH0_PSR_ASCMode_FER1(PSR_IICMode & (1u << 2u));
    }

    /**
     * Set PSR's SCR bit.
     *
     * Start Condition Received
     */
    inline void set_PSR_IICMode_SCR() volatile
    {
        PSR |= 1u << 2u;
    }

    /**
     * Clear PSR's SCR bit.
     *
     * Start Condition Received
     */
    inline void clear_PSR_IICMode_SCR() volatile
    {
        PSR &= ~(1u << 2u);
    }

    /**
     * Toggle PSR's SCR bit.
     *
     * Start Condition Received
     */
    inline void toggle_PSR_IICMode_SCR() volatile
    {
        PSR ^= 1u << 2u;
    }

    /**
     * Get PSR's WTDF bit.
     */
    inline USIC0_CH0_PSR_IICMode_WTDF get_PSR_IICMode_WTDF() volatile
    {
        return USIC0_CH0_PSR_IICMode_WTDF(PSR_IICMode & (1u << 1u));
    }

    /**
     * Set PSR's WTDF bit.
     *
     * Wrong TDF Code Found
     */
    inline void set_PSR_IICMode_WTDF() volatile
    {
        PSR |= 1u << 1u;
    }

    /**
     * Clear PSR's WTDF bit.
     *
     * Wrong TDF Code Found
     */
    inline void clear_PSR_IICMode_WTDF() volatile
    {
        PSR &= ~(1u << 1u);
    }

    /**
     * Toggle PSR's WTDF bit.
     *
     * Wrong TDF Code Found
     */
    inline void toggle_PSR_IICMode_WTDF() volatile
    {
        PSR ^= 1u << 1u;
    }

    /**
     * Get PSR's SLSEL bit.
     */
    inline USIC0_CH0_PSR_IICMode_SLSEL get_PSR_IICMode_SLSEL() volatile
    {
        return USIC0_CH0_PSR_IICMode_SLSEL(PSR_IICMode & (1u << 0u));
    }

    /**
     * Set PSR's SLSEL bit.
     *
     * Slave Select
     */
    inline void set_PSR_IICMode_SLSEL() volatile
    {
        PSR |= 1u << 0u;
    }

    /**
     * Clear PSR's SLSEL bit.
     *
     * Slave Select
     */
    inline void clear_PSR_IICMode_SLSEL() volatile
    {
        PSR &= ~(1u << 0u);
    }

    /**
     * Toggle PSR's SLSEL bit.
     *
     * Slave Select
     */
    inline void toggle_PSR_IICMode_SLSEL() volatile
    {
        PSR ^= 1u << 0u;
    }

    /**
     * Get all of PSR_IICMode's bit fields.
     */
    inline void get_PSR_IICMode(
        USIC0_CH0_PSR_BRGIF &BRGIF, USIC0_CH0_PSR_BRGIF &AIF,
        USIC0_CH0_PSR_BRGIF &RIF, USIC0_CH0_PSR_BRGIF &TBIF,
        USIC0_CH0_PSR_BRGIF &TSIF, USIC0_CH0_PSR_BRGIF &DLIF,
        USIC0_CH0_PSR_BRGIF &RSIF, USIC0_CH0_PSR_IICMode_ACK &ACK,
        USIC0_CH0_PSR_ASCMode_FER1 &ERR, USIC0_CH0_PSR_ASCMode_FER1 &SRR,
        USIC0_CH0_PSR_IICMode_ARL &ARL, USIC0_CH0_PSR_IICMode_ACK &NACK,
        USIC0_CH0_PSR_ASCMode_FER1 &PCR, USIC0_CH0_PSR_ASCMode_FER1 &RSCR,
        USIC0_CH0_PSR_ASCMode_FER1 &SCR, USIC0_CH0_PSR_IICMode_WTDF &WTDF,
        USIC0_CH0_PSR_IICMode_SLSEL &SLSEL) volatile
    {
        uint32_t curr = PSR_IICMode;

        BRGIF = USIC0_CH0_PSR_BRGIF(curr & (1u << 16u));
        AIF = USIC0_CH0_PSR_BRGIF(curr & (1u << 15u));
        RIF = USIC0_CH0_PSR_BRGIF(curr & (1u << 14u));
        TBIF = USIC0_CH0_PSR_BRGIF(curr & (1u << 13u));
        TSIF = USIC0_CH0_PSR_BRGIF(curr & (1u << 12u));
        DLIF = USIC0_CH0_PSR_BRGIF(curr & (1u << 11u));
        RSIF = USIC0_CH0_PSR_BRGIF(curr & (1u << 10u));
        ACK = USIC0_CH0_PSR_IICMode_ACK(curr & (1u << 9u));
        ERR = USIC0_CH0_PSR_ASCMode_FER1(curr & (1u << 8u));
        SRR = USIC0_CH0_PSR_ASCMode_FER1(curr & (1u << 7u));
        ARL = USIC0_CH0_PSR_IICMode_ARL(curr & (1u << 6u));
        NACK = USIC0_CH0_PSR_IICMode_ACK(curr & (1u << 5u));
        PCR = USIC0_CH0_PSR_ASCMode_FER1(curr & (1u << 4u));
        RSCR = USIC0_CH0_PSR_ASCMode_FER1(curr & (1u << 3u));
        SCR = USIC0_CH0_PSR_ASCMode_FER1(curr & (1u << 2u));
        WTDF = USIC0_CH0_PSR_IICMode_WTDF(curr & (1u << 1u));
        SLSEL = USIC0_CH0_PSR_IICMode_SLSEL(curr & (1u << 0u));
    }

    /**
     * Set all of PSR_IICMode's bit fields.
     *
     * (read-write) Protocol Status Register
     */
    inline void set_PSR_IICMode(
        USIC0_CH0_PSR_BRGIF BRGIF, USIC0_CH0_PSR_BRGIF AIF,
        USIC0_CH0_PSR_BRGIF RIF, USIC0_CH0_PSR_BRGIF TBIF,
        USIC0_CH0_PSR_BRGIF TSIF, USIC0_CH0_PSR_BRGIF DLIF,
        USIC0_CH0_PSR_BRGIF RSIF, USIC0_CH0_PSR_IICMode_ACK ACK,
        USIC0_CH0_PSR_ASCMode_FER1 ERR, USIC0_CH0_PSR_ASCMode_FER1 SRR,
        USIC0_CH0_PSR_IICMode_ARL ARL, USIC0_CH0_PSR_IICMode_ACK NACK,
        USIC0_CH0_PSR_ASCMode_FER1 PCR, USIC0_CH0_PSR_ASCMode_FER1 RSCR,
        USIC0_CH0_PSR_ASCMode_FER1 SCR, USIC0_CH0_PSR_IICMode_WTDF WTDF,
        USIC0_CH0_PSR_IICMode_SLSEL SLSEL) volatile
    {
        uint32_t curr = PSR_IICMode;

        curr &= ~(0b1u << 16u);
        curr |= (std::to_underlying(BRGIF) & 0b1u) << 16u;
        curr &= ~(0b1u << 15u);
        curr |= (std::to_underlying(AIF) & 0b1u) << 15u;
        curr &= ~(0b1u << 14u);
        curr |= (std::to_underlying(RIF) & 0b1u) << 14u;
        curr &= ~(0b1u << 13u);
        curr |= (std::to_underlying(TBIF) & 0b1u) << 13u;
        curr &= ~(0b1u << 12u);
        curr |= (std::to_underlying(TSIF) & 0b1u) << 12u;
        curr &= ~(0b1u << 11u);
        curr |= (std::to_underlying(DLIF) & 0b1u) << 11u;
        curr &= ~(0b1u << 10u);
        curr |= (std::to_underlying(RSIF) & 0b1u) << 10u;
        curr &= ~(0b1u << 9u);
        curr |= (std::to_underlying(ACK) & 0b1u) << 9u;
        curr &= ~(0b1u << 8u);
        curr |= (std::to_underlying(ERR) & 0b1u) << 8u;
        curr &= ~(0b1u << 7u);
        curr |= (std::to_underlying(SRR) & 0b1u) << 7u;
        curr &= ~(0b1u << 6u);
        curr |= (std::to_underlying(ARL) & 0b1u) << 6u;
        curr &= ~(0b1u << 5u);
        curr |= (std::to_underlying(NACK) & 0b1u) << 5u;
        curr &= ~(0b1u << 4u);
        curr |= (std::to_underlying(PCR) & 0b1u) << 4u;
        curr &= ~(0b1u << 3u);
        curr |= (std::to_underlying(RSCR) & 0b1u) << 3u;
        curr &= ~(0b1u << 2u);
        curr |= (std::to_underlying(SCR) & 0b1u) << 2u;
        curr &= ~(0b1u << 1u);
        curr |= (std::to_underlying(WTDF) & 0b1u) << 1u;
        curr &= ~(0b1u << 0u);
        curr |= (std::to_underlying(SLSEL) & 0b1u) << 0u;

        PSR_IICMode = curr;
    }

    /**
     * Get PSR's BRGIF bit.
     */
    inline USIC0_CH0_PSR_BRGIF get_PSR_IISMode_BRGIF() volatile
    {
        return USIC0_CH0_PSR_BRGIF(PSR_IISMode & (1u << 16u));
    }

    /**
     * Set PSR's BRGIF bit.
     *
     * Baud Rate Generator Indication Flag
     */
    inline void set_PSR_IISMode_BRGIF() volatile
    {
        PSR |= 1u << 16u;
    }

    /**
     * Clear PSR's BRGIF bit.
     *
     * Baud Rate Generator Indication Flag
     */
    inline void clear_PSR_IISMode_BRGIF() volatile
    {
        PSR &= ~(1u << 16u);
    }

    /**
     * Toggle PSR's BRGIF bit.
     *
     * Baud Rate Generator Indication Flag
     */
    inline void toggle_PSR_IISMode_BRGIF() volatile
    {
        PSR ^= 1u << 16u;
    }

    /**
     * Get PSR's AIF bit.
     */
    inline USIC0_CH0_PSR_BRGIF get_PSR_IISMode_AIF() volatile
    {
        return USIC0_CH0_PSR_BRGIF(PSR_IISMode & (1u << 15u));
    }

    /**
     * Set PSR's AIF bit.
     *
     * Alternative Receive Indication Flag
     */
    inline void set_PSR_IISMode_AIF() volatile
    {
        PSR |= 1u << 15u;
    }

    /**
     * Clear PSR's AIF bit.
     *
     * Alternative Receive Indication Flag
     */
    inline void clear_PSR_IISMode_AIF() volatile
    {
        PSR &= ~(1u << 15u);
    }

    /**
     * Toggle PSR's AIF bit.
     *
     * Alternative Receive Indication Flag
     */
    inline void toggle_PSR_IISMode_AIF() volatile
    {
        PSR ^= 1u << 15u;
    }

    /**
     * Get PSR's RIF bit.
     */
    inline USIC0_CH0_PSR_BRGIF get_PSR_IISMode_RIF() volatile
    {
        return USIC0_CH0_PSR_BRGIF(PSR_IISMode & (1u << 14u));
    }

    /**
     * Set PSR's RIF bit.
     *
     * Receive Indication Flag
     */
    inline void set_PSR_IISMode_RIF() volatile
    {
        PSR |= 1u << 14u;
    }

    /**
     * Clear PSR's RIF bit.
     *
     * Receive Indication Flag
     */
    inline void clear_PSR_IISMode_RIF() volatile
    {
        PSR &= ~(1u << 14u);
    }

    /**
     * Toggle PSR's RIF bit.
     *
     * Receive Indication Flag
     */
    inline void toggle_PSR_IISMode_RIF() volatile
    {
        PSR ^= 1u << 14u;
    }

    /**
     * Get PSR's TBIF bit.
     */
    inline USIC0_CH0_PSR_BRGIF get_PSR_IISMode_TBIF() volatile
    {
        return USIC0_CH0_PSR_BRGIF(PSR_IISMode & (1u << 13u));
    }

    /**
     * Set PSR's TBIF bit.
     *
     * Transmit Buffer Indication Flag
     */
    inline void set_PSR_IISMode_TBIF() volatile
    {
        PSR |= 1u << 13u;
    }

    /**
     * Clear PSR's TBIF bit.
     *
     * Transmit Buffer Indication Flag
     */
    inline void clear_PSR_IISMode_TBIF() volatile
    {
        PSR &= ~(1u << 13u);
    }

    /**
     * Toggle PSR's TBIF bit.
     *
     * Transmit Buffer Indication Flag
     */
    inline void toggle_PSR_IISMode_TBIF() volatile
    {
        PSR ^= 1u << 13u;
    }

    /**
     * Get PSR's TSIF bit.
     */
    inline USIC0_CH0_PSR_BRGIF get_PSR_IISMode_TSIF() volatile
    {
        return USIC0_CH0_PSR_BRGIF(PSR_IISMode & (1u << 12u));
    }

    /**
     * Set PSR's TSIF bit.
     *
     * Transmit Shift Indication Flag
     */
    inline void set_PSR_IISMode_TSIF() volatile
    {
        PSR |= 1u << 12u;
    }

    /**
     * Clear PSR's TSIF bit.
     *
     * Transmit Shift Indication Flag
     */
    inline void clear_PSR_IISMode_TSIF() volatile
    {
        PSR &= ~(1u << 12u);
    }

    /**
     * Toggle PSR's TSIF bit.
     *
     * Transmit Shift Indication Flag
     */
    inline void toggle_PSR_IISMode_TSIF() volatile
    {
        PSR ^= 1u << 12u;
    }

    /**
     * Get PSR's DLIF bit.
     */
    inline USIC0_CH0_PSR_BRGIF get_PSR_IISMode_DLIF() volatile
    {
        return USIC0_CH0_PSR_BRGIF(PSR_IISMode & (1u << 11u));
    }

    /**
     * Set PSR's DLIF bit.
     *
     * Data Lost Indication Flag
     */
    inline void set_PSR_IISMode_DLIF() volatile
    {
        PSR |= 1u << 11u;
    }

    /**
     * Clear PSR's DLIF bit.
     *
     * Data Lost Indication Flag
     */
    inline void clear_PSR_IISMode_DLIF() volatile
    {
        PSR &= ~(1u << 11u);
    }

    /**
     * Toggle PSR's DLIF bit.
     *
     * Data Lost Indication Flag
     */
    inline void toggle_PSR_IISMode_DLIF() volatile
    {
        PSR ^= 1u << 11u;
    }

    /**
     * Get PSR's RSIF bit.
     */
    inline USIC0_CH0_PSR_BRGIF get_PSR_IISMode_RSIF() volatile
    {
        return USIC0_CH0_PSR_BRGIF(PSR_IISMode & (1u << 10u));
    }

    /**
     * Set PSR's RSIF bit.
     *
     * Receiver Start Indication Flag
     */
    inline void set_PSR_IISMode_RSIF() volatile
    {
        PSR |= 1u << 10u;
    }

    /**
     * Clear PSR's RSIF bit.
     *
     * Receiver Start Indication Flag
     */
    inline void clear_PSR_IISMode_RSIF() volatile
    {
        PSR &= ~(1u << 10u);
    }

    /**
     * Toggle PSR's RSIF bit.
     *
     * Receiver Start Indication Flag
     */
    inline void toggle_PSR_IISMode_RSIF() volatile
    {
        PSR ^= 1u << 10u;
    }

    /**
     * Get PSR's END bit.
     */
    inline USIC0_CH0_PSR_IISMode_END get_PSR_IISMode_END() volatile
    {
        return USIC0_CH0_PSR_IISMode_END(PSR_IISMode & (1u << 6u));
    }

    /**
     * Set PSR's END bit.
     *
     * WA Generation End
     */
    inline void set_PSR_IISMode_END() volatile
    {
        PSR |= 1u << 6u;
    }

    /**
     * Clear PSR's END bit.
     *
     * WA Generation End
     */
    inline void clear_PSR_IISMode_END() volatile
    {
        PSR &= ~(1u << 6u);
    }

    /**
     * Toggle PSR's END bit.
     *
     * WA Generation End
     */
    inline void toggle_PSR_IISMode_END() volatile
    {
        PSR ^= 1u << 6u;
    }

    /**
     * Get PSR's WARE bit.
     */
    inline USIC0_CH0_PSR_IISMode_WARE get_PSR_IISMode_WARE() volatile
    {
        return USIC0_CH0_PSR_IISMode_WARE(PSR_IISMode & (1u << 5u));
    }

    /**
     * Set PSR's WARE bit.
     *
     * WA Rising Edge Event
     */
    inline void set_PSR_IISMode_WARE() volatile
    {
        PSR |= 1u << 5u;
    }

    /**
     * Clear PSR's WARE bit.
     *
     * WA Rising Edge Event
     */
    inline void clear_PSR_IISMode_WARE() volatile
    {
        PSR &= ~(1u << 5u);
    }

    /**
     * Toggle PSR's WARE bit.
     *
     * WA Rising Edge Event
     */
    inline void toggle_PSR_IISMode_WARE() volatile
    {
        PSR ^= 1u << 5u;
    }

    /**
     * Get PSR's WAFE bit.
     */
    inline USIC0_CH0_PSR_IISMode_WARE get_PSR_IISMode_WAFE() volatile
    {
        return USIC0_CH0_PSR_IISMode_WARE(PSR_IISMode & (1u << 4u));
    }

    /**
     * Set PSR's WAFE bit.
     *
     * WA Falling Edge Event
     */
    inline void set_PSR_IISMode_WAFE() volatile
    {
        PSR |= 1u << 4u;
    }

    /**
     * Clear PSR's WAFE bit.
     *
     * WA Falling Edge Event
     */
    inline void clear_PSR_IISMode_WAFE() volatile
    {
        PSR &= ~(1u << 4u);
    }

    /**
     * Toggle PSR's WAFE bit.
     *
     * WA Falling Edge Event
     */
    inline void toggle_PSR_IISMode_WAFE() volatile
    {
        PSR ^= 1u << 4u;
    }

    /**
     * Get PSR's DX2TEV bit.
     */
    inline USIC0_CH0_PSR_SSCMode_PARERR get_PSR_IISMode_DX2TEV() volatile
    {
        return USIC0_CH0_PSR_SSCMode_PARERR(PSR_IISMode & (1u << 3u));
    }

    /**
     * Set PSR's DX2TEV bit.
     *
     * DX2T Event Detected
     */
    inline void set_PSR_IISMode_DX2TEV() volatile
    {
        PSR |= 1u << 3u;
    }

    /**
     * Clear PSR's DX2TEV bit.
     *
     * DX2T Event Detected
     */
    inline void clear_PSR_IISMode_DX2TEV() volatile
    {
        PSR &= ~(1u << 3u);
    }

    /**
     * Toggle PSR's DX2TEV bit.
     *
     * DX2T Event Detected
     */
    inline void toggle_PSR_IISMode_DX2TEV() volatile
    {
        PSR ^= 1u << 3u;
    }

    /**
     * Get PSR's DX2S bit.
     */
    inline USIC0_CH0_BRG_MCLKCFG get_PSR_IISMode_DX2S() volatile
    {
        return USIC0_CH0_BRG_MCLKCFG(PSR_IISMode & (1u << 1u));
    }

    /**
     * Set PSR's DX2S bit.
     *
     * DX2S Status
     */
    inline void set_PSR_IISMode_DX2S() volatile
    {
        PSR |= 1u << 1u;
    }

    /**
     * Clear PSR's DX2S bit.
     *
     * DX2S Status
     */
    inline void clear_PSR_IISMode_DX2S() volatile
    {
        PSR &= ~(1u << 1u);
    }

    /**
     * Toggle PSR's DX2S bit.
     *
     * DX2S Status
     */
    inline void toggle_PSR_IISMode_DX2S() volatile
    {
        PSR ^= 1u << 1u;
    }

    /**
     * Get PSR's WA bit.
     */
    inline USIC0_CH0_BRG_MCLKCFG get_PSR_IISMode_WA() volatile
    {
        return USIC0_CH0_BRG_MCLKCFG(PSR_IISMode & (1u << 0u));
    }

    /**
     * Set PSR's WA bit.
     *
     * Word Address
     */
    inline void set_PSR_IISMode_WA() volatile
    {
        PSR |= 1u << 0u;
    }

    /**
     * Clear PSR's WA bit.
     *
     * Word Address
     */
    inline void clear_PSR_IISMode_WA() volatile
    {
        PSR &= ~(1u << 0u);
    }

    /**
     * Toggle PSR's WA bit.
     *
     * Word Address
     */
    inline void toggle_PSR_IISMode_WA() volatile
    {
        PSR ^= 1u << 0u;
    }

    /**
     * Get all of PSR_IISMode's bit fields.
     */
    inline void get_PSR_IISMode(
        USIC0_CH0_PSR_BRGIF &BRGIF, USIC0_CH0_PSR_BRGIF &AIF,
        USIC0_CH0_PSR_BRGIF &RIF, USIC0_CH0_PSR_BRGIF &TBIF,
        USIC0_CH0_PSR_BRGIF &TSIF, USIC0_CH0_PSR_BRGIF &DLIF,
        USIC0_CH0_PSR_BRGIF &RSIF, USIC0_CH0_PSR_IISMode_END &END,
        USIC0_CH0_PSR_IISMode_WARE &WARE, USIC0_CH0_PSR_IISMode_WARE &WAFE,
        USIC0_CH0_PSR_SSCMode_PARERR &DX2TEV, USIC0_CH0_BRG_MCLKCFG &DX2S,
        USIC0_CH0_BRG_MCLKCFG &WA) volatile
    {
        uint32_t curr = PSR_IISMode;

        BRGIF = USIC0_CH0_PSR_BRGIF(curr & (1u << 16u));
        AIF = USIC0_CH0_PSR_BRGIF(curr & (1u << 15u));
        RIF = USIC0_CH0_PSR_BRGIF(curr & (1u << 14u));
        TBIF = USIC0_CH0_PSR_BRGIF(curr & (1u << 13u));
        TSIF = USIC0_CH0_PSR_BRGIF(curr & (1u << 12u));
        DLIF = USIC0_CH0_PSR_BRGIF(curr & (1u << 11u));
        RSIF = USIC0_CH0_PSR_BRGIF(curr & (1u << 10u));
        END = USIC0_CH0_PSR_IISMode_END(curr & (1u << 6u));
        WARE = USIC0_CH0_PSR_IISMode_WARE(curr & (1u << 5u));
        WAFE = USIC0_CH0_PSR_IISMode_WARE(curr & (1u << 4u));
        DX2TEV = USIC0_CH0_PSR_SSCMode_PARERR(curr & (1u << 3u));
        DX2S = USIC0_CH0_BRG_MCLKCFG(curr & (1u << 1u));
        WA = USIC0_CH0_BRG_MCLKCFG(curr & (1u << 0u));
    }

    /**
     * Set all of PSR_IISMode's bit fields.
     *
     * (read-write) Protocol Status Register
     */
    inline void set_PSR_IISMode(
        USIC0_CH0_PSR_BRGIF BRGIF, USIC0_CH0_PSR_BRGIF AIF,
        USIC0_CH0_PSR_BRGIF RIF, USIC0_CH0_PSR_BRGIF TBIF,
        USIC0_CH0_PSR_BRGIF TSIF, USIC0_CH0_PSR_BRGIF DLIF,
        USIC0_CH0_PSR_BRGIF RSIF, USIC0_CH0_PSR_IISMode_END END,
        USIC0_CH0_PSR_IISMode_WARE WARE, USIC0_CH0_PSR_IISMode_WARE WAFE,
        USIC0_CH0_PSR_SSCMode_PARERR DX2TEV, USIC0_CH0_BRG_MCLKCFG DX2S,
        USIC0_CH0_BRG_MCLKCFG WA) volatile
    {
        uint32_t curr = PSR_IISMode;

        curr &= ~(0b1u << 16u);
        curr |= (std::to_underlying(BRGIF) & 0b1u) << 16u;
        curr &= ~(0b1u << 15u);
        curr |= (std::to_underlying(AIF) & 0b1u) << 15u;
        curr &= ~(0b1u << 14u);
        curr |= (std::to_underlying(RIF) & 0b1u) << 14u;
        curr &= ~(0b1u << 13u);
        curr |= (std::to_underlying(TBIF) & 0b1u) << 13u;
        curr &= ~(0b1u << 12u);
        curr |= (std::to_underlying(TSIF) & 0b1u) << 12u;
        curr &= ~(0b1u << 11u);
        curr |= (std::to_underlying(DLIF) & 0b1u) << 11u;
        curr &= ~(0b1u << 10u);
        curr |= (std::to_underlying(RSIF) & 0b1u) << 10u;
        curr &= ~(0b1u << 6u);
        curr |= (std::to_underlying(END) & 0b1u) << 6u;
        curr &= ~(0b1u << 5u);
        curr |= (std::to_underlying(WARE) & 0b1u) << 5u;
        curr &= ~(0b1u << 4u);
        curr |= (std::to_underlying(WAFE) & 0b1u) << 4u;
        curr &= ~(0b1u << 3u);
        curr |= (std::to_underlying(DX2TEV) & 0b1u) << 3u;
        curr &= ~(0b1u << 1u);
        curr |= (std::to_underlying(DX2S) & 0b1u) << 1u;
        curr &= ~(0b1u << 0u);
        curr |= (std::to_underlying(WA) & 0b1u) << 0u;

        PSR_IISMode = curr;
    }

    /**
     * Set PSCR's CBRGIF bit.
     *
     * Clear Baud Rate Generator Indication Flag
     */
    inline void set_PSCR_CBRGIF() volatile
    {
        PSCR |= 1u << 16u;
    }

    /**
     * Clear PSCR's CBRGIF bit.
     *
     * Clear Baud Rate Generator Indication Flag
     */
    inline void clear_PSCR_CBRGIF() volatile
    {
        PSCR &= ~(1u << 16u);
    }

    /**
     * Toggle PSCR's CBRGIF bit.
     *
     * Clear Baud Rate Generator Indication Flag
     */
    inline void toggle_PSCR_CBRGIF() volatile
    {
        PSCR ^= 1u << 16u;
    }

    /**
     * Set PSCR's CAIF bit.
     *
     * Clear Alternative Receive Indication Flag
     */
    inline void set_PSCR_CAIF() volatile
    {
        PSCR |= 1u << 15u;
    }

    /**
     * Clear PSCR's CAIF bit.
     *
     * Clear Alternative Receive Indication Flag
     */
    inline void clear_PSCR_CAIF() volatile
    {
        PSCR &= ~(1u << 15u);
    }

    /**
     * Toggle PSCR's CAIF bit.
     *
     * Clear Alternative Receive Indication Flag
     */
    inline void toggle_PSCR_CAIF() volatile
    {
        PSCR ^= 1u << 15u;
    }

    /**
     * Set PSCR's CRIF bit.
     *
     * Clear Receive Indication Flag
     */
    inline void set_PSCR_CRIF() volatile
    {
        PSCR |= 1u << 14u;
    }

    /**
     * Clear PSCR's CRIF bit.
     *
     * Clear Receive Indication Flag
     */
    inline void clear_PSCR_CRIF() volatile
    {
        PSCR &= ~(1u << 14u);
    }

    /**
     * Toggle PSCR's CRIF bit.
     *
     * Clear Receive Indication Flag
     */
    inline void toggle_PSCR_CRIF() volatile
    {
        PSCR ^= 1u << 14u;
    }

    /**
     * Set PSCR's CTBIF bit.
     *
     * Clear Transmit Buffer Indication Flag
     */
    inline void set_PSCR_CTBIF() volatile
    {
        PSCR |= 1u << 13u;
    }

    /**
     * Clear PSCR's CTBIF bit.
     *
     * Clear Transmit Buffer Indication Flag
     */
    inline void clear_PSCR_CTBIF() volatile
    {
        PSCR &= ~(1u << 13u);
    }

    /**
     * Toggle PSCR's CTBIF bit.
     *
     * Clear Transmit Buffer Indication Flag
     */
    inline void toggle_PSCR_CTBIF() volatile
    {
        PSCR ^= 1u << 13u;
    }

    /**
     * Set PSCR's CTSIF bit.
     *
     * Clear Transmit Shift Indication Flag
     */
    inline void set_PSCR_CTSIF() volatile
    {
        PSCR |= 1u << 12u;
    }

    /**
     * Clear PSCR's CTSIF bit.
     *
     * Clear Transmit Shift Indication Flag
     */
    inline void clear_PSCR_CTSIF() volatile
    {
        PSCR &= ~(1u << 12u);
    }

    /**
     * Toggle PSCR's CTSIF bit.
     *
     * Clear Transmit Shift Indication Flag
     */
    inline void toggle_PSCR_CTSIF() volatile
    {
        PSCR ^= 1u << 12u;
    }

    /**
     * Set PSCR's CDLIF bit.
     *
     * Clear Data Lost Indication Flag
     */
    inline void set_PSCR_CDLIF() volatile
    {
        PSCR |= 1u << 11u;
    }

    /**
     * Clear PSCR's CDLIF bit.
     *
     * Clear Data Lost Indication Flag
     */
    inline void clear_PSCR_CDLIF() volatile
    {
        PSCR &= ~(1u << 11u);
    }

    /**
     * Toggle PSCR's CDLIF bit.
     *
     * Clear Data Lost Indication Flag
     */
    inline void toggle_PSCR_CDLIF() volatile
    {
        PSCR ^= 1u << 11u;
    }

    /**
     * Set PSCR's CRSIF bit.
     *
     * Clear Receiver Start Indication Flag
     */
    inline void set_PSCR_CRSIF() volatile
    {
        PSCR |= 1u << 10u;
    }

    /**
     * Clear PSCR's CRSIF bit.
     *
     * Clear Receiver Start Indication Flag
     */
    inline void clear_PSCR_CRSIF() volatile
    {
        PSCR &= ~(1u << 10u);
    }

    /**
     * Toggle PSCR's CRSIF bit.
     *
     * Clear Receiver Start Indication Flag
     */
    inline void toggle_PSCR_CRSIF() volatile
    {
        PSCR ^= 1u << 10u;
    }

    /**
     * Set PSCR's CST9 bit.
     *
     * Clear Status Flag 9 in PSR
     */
    inline void set_PSCR_CST9() volatile
    {
        PSCR |= 1u << 9u;
    }

    /**
     * Clear PSCR's CST9 bit.
     *
     * Clear Status Flag 9 in PSR
     */
    inline void clear_PSCR_CST9() volatile
    {
        PSCR &= ~(1u << 9u);
    }

    /**
     * Toggle PSCR's CST9 bit.
     *
     * Clear Status Flag 9 in PSR
     */
    inline void toggle_PSCR_CST9() volatile
    {
        PSCR ^= 1u << 9u;
    }

    /**
     * Set PSCR's CST8 bit.
     *
     * Clear Status Flag 8 in PSR
     */
    inline void set_PSCR_CST8() volatile
    {
        PSCR |= 1u << 8u;
    }

    /**
     * Clear PSCR's CST8 bit.
     *
     * Clear Status Flag 8 in PSR
     */
    inline void clear_PSCR_CST8() volatile
    {
        PSCR &= ~(1u << 8u);
    }

    /**
     * Toggle PSCR's CST8 bit.
     *
     * Clear Status Flag 8 in PSR
     */
    inline void toggle_PSCR_CST8() volatile
    {
        PSCR ^= 1u << 8u;
    }

    /**
     * Set PSCR's CST7 bit.
     *
     * Clear Status Flag 7 in PSR
     */
    inline void set_PSCR_CST7() volatile
    {
        PSCR |= 1u << 7u;
    }

    /**
     * Clear PSCR's CST7 bit.
     *
     * Clear Status Flag 7 in PSR
     */
    inline void clear_PSCR_CST7() volatile
    {
        PSCR &= ~(1u << 7u);
    }

    /**
     * Toggle PSCR's CST7 bit.
     *
     * Clear Status Flag 7 in PSR
     */
    inline void toggle_PSCR_CST7() volatile
    {
        PSCR ^= 1u << 7u;
    }

    /**
     * Set PSCR's CST6 bit.
     *
     * Clear Status Flag 6 in PSR
     */
    inline void set_PSCR_CST6() volatile
    {
        PSCR |= 1u << 6u;
    }

    /**
     * Clear PSCR's CST6 bit.
     *
     * Clear Status Flag 6 in PSR
     */
    inline void clear_PSCR_CST6() volatile
    {
        PSCR &= ~(1u << 6u);
    }

    /**
     * Toggle PSCR's CST6 bit.
     *
     * Clear Status Flag 6 in PSR
     */
    inline void toggle_PSCR_CST6() volatile
    {
        PSCR ^= 1u << 6u;
    }

    /**
     * Set PSCR's CST5 bit.
     *
     * Clear Status Flag 5 in PSR
     */
    inline void set_PSCR_CST5() volatile
    {
        PSCR |= 1u << 5u;
    }

    /**
     * Clear PSCR's CST5 bit.
     *
     * Clear Status Flag 5 in PSR
     */
    inline void clear_PSCR_CST5() volatile
    {
        PSCR &= ~(1u << 5u);
    }

    /**
     * Toggle PSCR's CST5 bit.
     *
     * Clear Status Flag 5 in PSR
     */
    inline void toggle_PSCR_CST5() volatile
    {
        PSCR ^= 1u << 5u;
    }

    /**
     * Set PSCR's CST4 bit.
     *
     * Clear Status Flag 4 in PSR
     */
    inline void set_PSCR_CST4() volatile
    {
        PSCR |= 1u << 4u;
    }

    /**
     * Clear PSCR's CST4 bit.
     *
     * Clear Status Flag 4 in PSR
     */
    inline void clear_PSCR_CST4() volatile
    {
        PSCR &= ~(1u << 4u);
    }

    /**
     * Toggle PSCR's CST4 bit.
     *
     * Clear Status Flag 4 in PSR
     */
    inline void toggle_PSCR_CST4() volatile
    {
        PSCR ^= 1u << 4u;
    }

    /**
     * Set PSCR's CST3 bit.
     *
     * Clear Status Flag 3 in PSR
     */
    inline void set_PSCR_CST3() volatile
    {
        PSCR |= 1u << 3u;
    }

    /**
     * Clear PSCR's CST3 bit.
     *
     * Clear Status Flag 3 in PSR
     */
    inline void clear_PSCR_CST3() volatile
    {
        PSCR &= ~(1u << 3u);
    }

    /**
     * Toggle PSCR's CST3 bit.
     *
     * Clear Status Flag 3 in PSR
     */
    inline void toggle_PSCR_CST3() volatile
    {
        PSCR ^= 1u << 3u;
    }

    /**
     * Set PSCR's CST2 bit.
     *
     * Clear Status Flag 2 in PSR
     */
    inline void set_PSCR_CST2() volatile
    {
        PSCR |= 1u << 2u;
    }

    /**
     * Clear PSCR's CST2 bit.
     *
     * Clear Status Flag 2 in PSR
     */
    inline void clear_PSCR_CST2() volatile
    {
        PSCR &= ~(1u << 2u);
    }

    /**
     * Toggle PSCR's CST2 bit.
     *
     * Clear Status Flag 2 in PSR
     */
    inline void toggle_PSCR_CST2() volatile
    {
        PSCR ^= 1u << 2u;
    }

    /**
     * Set PSCR's CST1 bit.
     *
     * Clear Status Flag 1 in PSR
     */
    inline void set_PSCR_CST1() volatile
    {
        PSCR |= 1u << 1u;
    }

    /**
     * Clear PSCR's CST1 bit.
     *
     * Clear Status Flag 1 in PSR
     */
    inline void clear_PSCR_CST1() volatile
    {
        PSCR &= ~(1u << 1u);
    }

    /**
     * Toggle PSCR's CST1 bit.
     *
     * Clear Status Flag 1 in PSR
     */
    inline void toggle_PSCR_CST1() volatile
    {
        PSCR ^= 1u << 1u;
    }

    /**
     * Set PSCR's CST0 bit.
     *
     * Clear Status Flag 0 in PSR
     */
    inline void set_PSCR_CST0() volatile
    {
        PSCR |= 1u << 0u;
    }

    /**
     * Clear PSCR's CST0 bit.
     *
     * Clear Status Flag 0 in PSR
     */
    inline void clear_PSCR_CST0() volatile
    {
        PSCR &= ~(1u << 0u);
    }

    /**
     * Toggle PSCR's CST0 bit.
     *
     * Clear Status Flag 0 in PSR
     */
    inline void toggle_PSCR_CST0() volatile
    {
        PSCR ^= 1u << 0u;
    }

    /**
     * Set all of PSCR's bit fields.
     *
     * (write-only) Protocol Status Clear Register
     */
    inline void set_PSCR(USIC0_CH0_PSCR_CBRGIF CBRGIF,
                         USIC0_CH0_PSCR_CAIF CAIF, USIC0_CH0_PSCR_CRIF CRIF,
                         USIC0_CH0_PSCR_CTBIF CTBIF,
                         USIC0_CH0_PSCR_CTSIF CTSIF,
                         USIC0_CH0_PSCR_CDLIF CDLIF,
                         USIC0_CH0_PSCR_CRSIF CRSIF, USIC0_CH0_PSCR_CST9 CST9,
                         USIC0_CH0_PSCR_CST9 CST8, USIC0_CH0_PSCR_CST9 CST7,
                         USIC0_CH0_PSCR_CST9 CST6, USIC0_CH0_PSCR_CST9 CST5,
                         USIC0_CH0_PSCR_CST9 CST4, USIC0_CH0_PSCR_CST9 CST3,
                         USIC0_CH0_PSCR_CST9 CST2, USIC0_CH0_PSCR_CST9 CST1,
                         USIC0_CH0_PSCR_CST9 CST0) volatile
    {
        uint32_t curr = PSCR;

        curr &= ~(0b1u << 16u);
        curr |= (std::to_underlying(CBRGIF) & 0b1u) << 16u;
        curr &= ~(0b1u << 15u);
        curr |= (std::to_underlying(CAIF) & 0b1u) << 15u;
        curr &= ~(0b1u << 14u);
        curr |= (std::to_underlying(CRIF) & 0b1u) << 14u;
        curr &= ~(0b1u << 13u);
        curr |= (std::to_underlying(CTBIF) & 0b1u) << 13u;
        curr &= ~(0b1u << 12u);
        curr |= (std::to_underlying(CTSIF) & 0b1u) << 12u;
        curr &= ~(0b1u << 11u);
        curr |= (std::to_underlying(CDLIF) & 0b1u) << 11u;
        curr &= ~(0b1u << 10u);
        curr |= (std::to_underlying(CRSIF) & 0b1u) << 10u;
        curr &= ~(0b1u << 9u);
        curr |= (std::to_underlying(CST9) & 0b1u) << 9u;
        curr &= ~(0b1u << 8u);
        curr |= (std::to_underlying(CST8) & 0b1u) << 8u;
        curr &= ~(0b1u << 7u);
        curr |= (std::to_underlying(CST7) & 0b1u) << 7u;
        curr &= ~(0b1u << 6u);
        curr |= (std::to_underlying(CST6) & 0b1u) << 6u;
        curr &= ~(0b1u << 5u);
        curr |= (std::to_underlying(CST5) & 0b1u) << 5u;
        curr &= ~(0b1u << 4u);
        curr |= (std::to_underlying(CST4) & 0b1u) << 4u;
        curr &= ~(0b1u << 3u);
        curr |= (std::to_underlying(CST3) & 0b1u) << 3u;
        curr &= ~(0b1u << 2u);
        curr |= (std::to_underlying(CST2) & 0b1u) << 2u;
        curr &= ~(0b1u << 1u);
        curr |= (std::to_underlying(CST1) & 0b1u) << 1u;
        curr &= ~(0b1u << 0u);
        curr |= (std::to_underlying(CST0) & 0b1u) << 0u;

        PSCR = curr;
    }

    /**
     * Get RBUFSR's DS bit.
     */
    inline bool get_RBUFSR_DS() volatile
    {
        return RBUFSR & (1u << 15u);
    }

    /**
     * Get RBUFSR's RDV1 bit.
     */
    inline bool get_RBUFSR_RDV1() volatile
    {
        return RBUFSR & (1u << 14u);
    }

    /**
     * Get RBUFSR's RDV0 bit.
     */
    inline bool get_RBUFSR_RDV0() volatile
    {
        return RBUFSR & (1u << 13u);
    }

    /**
     * Get RBUFSR's PERR bit.
     */
    inline bool get_RBUFSR_PERR() volatile
    {
        return RBUFSR & (1u << 9u);
    }

    /**
     * Get RBUFSR's PAR bit.
     */
    inline bool get_RBUFSR_PAR() volatile
    {
        return RBUFSR & (1u << 8u);
    }

    /**
     * Get RBUFSR's SOF bit.
     */
    inline bool get_RBUFSR_SOF() volatile
    {
        return RBUFSR & (1u << 6u);
    }

    /**
     * Get RBUFSR's WLEN field.
     */
    inline uint8_t get_RBUFSR_WLEN() volatile
    {
        return (RBUFSR >> 0u) & 0b1111u;
    }

    /**
     * Get all of RBUFSR's bit fields.
     */
    inline void get_RBUFSR(bool &DS, bool &RDV1, bool &RDV0, bool &PERR,
                           bool &PAR, bool &SOF, uint8_t &WLEN) volatile
    {
        uint32_t curr = RBUFSR;

        DS = curr & (1u << 15u);
        RDV1 = curr & (1u << 14u);
        RDV0 = curr & (1u << 13u);
        PERR = curr & (1u << 9u);
        PAR = curr & (1u << 8u);
        SOF = curr & (1u << 6u);
        WLEN = (curr >> 0u) & 0b1111u;
    }

    /**
     * Get RBUF's DSR field.
     */
    inline uint16_t get_RBUF_DSR() volatile
    {
        return (RBUF >> 0u) & 0b1111111111111111u;
    }

    /**
     * Get RBUFD's DSR field.
     */
    inline uint16_t get_RBUFD_DSR() volatile
    {
        return (RBUFD >> 0u) & 0b1111111111111111u;
    }

    /**
     * Get RBUF0's DSR0 field.
     */
    inline uint16_t get_RBUF0_DSR0() volatile
    {
        return (RBUF0 >> 0u) & 0b1111111111111111u;
    }

    /**
     * Get RBUF1's DSR1 field.
     */
    inline uint16_t get_RBUF1_DSR1() volatile
    {
        return (RBUF1 >> 0u) & 0b1111111111111111u;
    }

    /**
     * Get RBUF01SR's DS1 bit.
     */
    inline USIC0_CH0_RBUF01SR_DS1 get_RBUF01SR_DS1() volatile
    {
        return USIC0_CH0_RBUF01SR_DS1(RBUF01SR & (1u << 31u));
    }

    /**
     * Get RBUF01SR's RDV11 bit.
     */
    inline USIC0_CH0_RBUF01SR_RDV11 get_RBUF01SR_RDV11() volatile
    {
        return USIC0_CH0_RBUF01SR_RDV11(RBUF01SR & (1u << 30u));
    }

    /**
     * Get RBUF01SR's RDV10 bit.
     */
    inline USIC0_CH0_RBUF01SR_RDV11 get_RBUF01SR_RDV10() volatile
    {
        return USIC0_CH0_RBUF01SR_RDV11(RBUF01SR & (1u << 29u));
    }

    /**
     * Get RBUF01SR's PERR1 bit.
     */
    inline USIC0_CH0_RBUF01SR_PERR1 get_RBUF01SR_PERR1() volatile
    {
        return USIC0_CH0_RBUF01SR_PERR1(RBUF01SR & (1u << 25u));
    }

    /**
     * Get RBUF01SR's PAR1 bit.
     */
    inline bool get_RBUF01SR_PAR1() volatile
    {
        return RBUF01SR & (1u << 24u);
    }

    /**
     * Get RBUF01SR's SOF1 bit.
     */
    inline USIC0_CH0_RBUF01SR_SOF1 get_RBUF01SR_SOF1() volatile
    {
        return USIC0_CH0_RBUF01SR_SOF1(RBUF01SR & (1u << 22u));
    }

    /**
     * Get RBUF01SR's WLEN1 field.
     */
    inline USIC0_CH0_RBUF01SR_WLEN1 get_RBUF01SR_WLEN1() volatile
    {
        return USIC0_CH0_RBUF01SR_WLEN1((RBUF01SR >> 16u) & 0b1111u);
    }

    /**
     * Get RBUF01SR's DS0 bit.
     */
    inline USIC0_CH0_RBUF01SR_DS1 get_RBUF01SR_DS0() volatile
    {
        return USIC0_CH0_RBUF01SR_DS1(RBUF01SR & (1u << 15u));
    }

    /**
     * Get RBUF01SR's RDV01 bit.
     */
    inline USIC0_CH0_RBUF01SR_RDV11 get_RBUF01SR_RDV01() volatile
    {
        return USIC0_CH0_RBUF01SR_RDV11(RBUF01SR & (1u << 14u));
    }

    /**
     * Get RBUF01SR's RDV00 bit.
     */
    inline USIC0_CH0_RBUF01SR_RDV11 get_RBUF01SR_RDV00() volatile
    {
        return USIC0_CH0_RBUF01SR_RDV11(RBUF01SR & (1u << 13u));
    }

    /**
     * Get RBUF01SR's PERR0 bit.
     */
    inline USIC0_CH0_RBUF01SR_PERR1 get_RBUF01SR_PERR0() volatile
    {
        return USIC0_CH0_RBUF01SR_PERR1(RBUF01SR & (1u << 9u));
    }

    /**
     * Get RBUF01SR's PAR0 bit.
     */
    inline bool get_RBUF01SR_PAR0() volatile
    {
        return RBUF01SR & (1u << 8u);
    }

    /**
     * Get RBUF01SR's SOF0 bit.
     */
    inline USIC0_CH0_RBUF01SR_SOF1 get_RBUF01SR_SOF0() volatile
    {
        return USIC0_CH0_RBUF01SR_SOF1(RBUF01SR & (1u << 6u));
    }

    /**
     * Get RBUF01SR's WLEN0 field.
     */
    inline uint8_t get_RBUF01SR_WLEN0() volatile
    {
        return (RBUF01SR >> 0u) & 0b1111u;
    }

    /**
     * Get all of RBUF01SR's bit fields.
     */
    inline void get_RBUF01SR(
        USIC0_CH0_RBUF01SR_DS1 &DS1, USIC0_CH0_RBUF01SR_RDV11 &RDV11,
        USIC0_CH0_RBUF01SR_RDV11 &RDV10, USIC0_CH0_RBUF01SR_PERR1 &PERR1,
        bool &PAR1, USIC0_CH0_RBUF01SR_SOF1 &SOF1,
        USIC0_CH0_RBUF01SR_WLEN1 &WLEN1, USIC0_CH0_RBUF01SR_DS1 &DS0,
        USIC0_CH0_RBUF01SR_RDV11 &RDV01, USIC0_CH0_RBUF01SR_RDV11 &RDV00,
        USIC0_CH0_RBUF01SR_PERR1 &PERR0, bool &PAR0,
        USIC0_CH0_RBUF01SR_SOF1 &SOF0, uint8_t &WLEN0) volatile
    {
        uint32_t curr = RBUF01SR;

        DS1 = USIC0_CH0_RBUF01SR_DS1(curr & (1u << 31u));
        RDV11 = USIC0_CH0_RBUF01SR_RDV11(curr & (1u << 30u));
        RDV10 = USIC0_CH0_RBUF01SR_RDV11(curr & (1u << 29u));
        PERR1 = USIC0_CH0_RBUF01SR_PERR1(curr & (1u << 25u));
        PAR1 = curr & (1u << 24u);
        SOF1 = USIC0_CH0_RBUF01SR_SOF1(curr & (1u << 22u));
        WLEN1 = USIC0_CH0_RBUF01SR_WLEN1((curr >> 16u) & 0b1111u);
        DS0 = USIC0_CH0_RBUF01SR_DS1(curr & (1u << 15u));
        RDV01 = USIC0_CH0_RBUF01SR_RDV11(curr & (1u << 14u));
        RDV00 = USIC0_CH0_RBUF01SR_RDV11(curr & (1u << 13u));
        PERR0 = USIC0_CH0_RBUF01SR_PERR1(curr & (1u << 9u));
        PAR0 = curr & (1u << 8u);
        SOF0 = USIC0_CH0_RBUF01SR_SOF1(curr & (1u << 6u));
        WLEN0 = (curr >> 0u) & 0b1111u;
    }

    /**
     * Set FMR's SIO5 bit.
     *
     * Set Interrupt Output SRx
     */
    inline void set_FMR_SIO5() volatile
    {
        FMR |= 1u << 21u;
    }

    /**
     * Clear FMR's SIO5 bit.
     *
     * Set Interrupt Output SRx
     */
    inline void clear_FMR_SIO5() volatile
    {
        FMR &= ~(1u << 21u);
    }

    /**
     * Toggle FMR's SIO5 bit.
     *
     * Set Interrupt Output SRx
     */
    inline void toggle_FMR_SIO5() volatile
    {
        FMR ^= 1u << 21u;
    }

    /**
     * Set FMR's SIO4 bit.
     *
     * Set Interrupt Output SRx
     */
    inline void set_FMR_SIO4() volatile
    {
        FMR |= 1u << 20u;
    }

    /**
     * Clear FMR's SIO4 bit.
     *
     * Set Interrupt Output SRx
     */
    inline void clear_FMR_SIO4() volatile
    {
        FMR &= ~(1u << 20u);
    }

    /**
     * Toggle FMR's SIO4 bit.
     *
     * Set Interrupt Output SRx
     */
    inline void toggle_FMR_SIO4() volatile
    {
        FMR ^= 1u << 20u;
    }

    /**
     * Set FMR's SIO3 bit.
     *
     * Set Interrupt Output SRx
     */
    inline void set_FMR_SIO3() volatile
    {
        FMR |= 1u << 19u;
    }

    /**
     * Clear FMR's SIO3 bit.
     *
     * Set Interrupt Output SRx
     */
    inline void clear_FMR_SIO3() volatile
    {
        FMR &= ~(1u << 19u);
    }

    /**
     * Toggle FMR's SIO3 bit.
     *
     * Set Interrupt Output SRx
     */
    inline void toggle_FMR_SIO3() volatile
    {
        FMR ^= 1u << 19u;
    }

    /**
     * Set FMR's SIO2 bit.
     *
     * Set Interrupt Output SRx
     */
    inline void set_FMR_SIO2() volatile
    {
        FMR |= 1u << 18u;
    }

    /**
     * Clear FMR's SIO2 bit.
     *
     * Set Interrupt Output SRx
     */
    inline void clear_FMR_SIO2() volatile
    {
        FMR &= ~(1u << 18u);
    }

    /**
     * Toggle FMR's SIO2 bit.
     *
     * Set Interrupt Output SRx
     */
    inline void toggle_FMR_SIO2() volatile
    {
        FMR ^= 1u << 18u;
    }

    /**
     * Set FMR's SIO1 bit.
     *
     * Set Interrupt Output SRx
     */
    inline void set_FMR_SIO1() volatile
    {
        FMR |= 1u << 17u;
    }

    /**
     * Clear FMR's SIO1 bit.
     *
     * Set Interrupt Output SRx
     */
    inline void clear_FMR_SIO1() volatile
    {
        FMR &= ~(1u << 17u);
    }

    /**
     * Toggle FMR's SIO1 bit.
     *
     * Set Interrupt Output SRx
     */
    inline void toggle_FMR_SIO1() volatile
    {
        FMR ^= 1u << 17u;
    }

    /**
     * Set FMR's SIO0 bit.
     *
     * Set Interrupt Output SRx
     */
    inline void set_FMR_SIO0() volatile
    {
        FMR |= 1u << 16u;
    }

    /**
     * Clear FMR's SIO0 bit.
     *
     * Set Interrupt Output SRx
     */
    inline void clear_FMR_SIO0() volatile
    {
        FMR &= ~(1u << 16u);
    }

    /**
     * Toggle FMR's SIO0 bit.
     *
     * Set Interrupt Output SRx
     */
    inline void toggle_FMR_SIO0() volatile
    {
        FMR ^= 1u << 16u;
    }

    /**
     * Set FMR's CRDV1 bit.
     *
     * Clear Bit RDV for RBUF1
     */
    inline void set_FMR_CRDV1() volatile
    {
        FMR |= 1u << 15u;
    }

    /**
     * Clear FMR's CRDV1 bit.
     *
     * Clear Bit RDV for RBUF1
     */
    inline void clear_FMR_CRDV1() volatile
    {
        FMR &= ~(1u << 15u);
    }

    /**
     * Toggle FMR's CRDV1 bit.
     *
     * Clear Bit RDV for RBUF1
     */
    inline void toggle_FMR_CRDV1() volatile
    {
        FMR ^= 1u << 15u;
    }

    /**
     * Set FMR's CRDV0 bit.
     *
     * Clear Bits RDV for RBUF0
     */
    inline void set_FMR_CRDV0() volatile
    {
        FMR |= 1u << 14u;
    }

    /**
     * Clear FMR's CRDV0 bit.
     *
     * Clear Bits RDV for RBUF0
     */
    inline void clear_FMR_CRDV0() volatile
    {
        FMR &= ~(1u << 14u);
    }

    /**
     * Toggle FMR's CRDV0 bit.
     *
     * Clear Bits RDV for RBUF0
     */
    inline void toggle_FMR_CRDV0() volatile
    {
        FMR ^= 1u << 14u;
    }

    /**
     * Set FMR's ATVC bit.
     *
     * Activate Bit TVC
     */
    inline void set_FMR_ATVC() volatile
    {
        FMR |= 1u << 4u;
    }

    /**
     * Clear FMR's ATVC bit.
     *
     * Activate Bit TVC
     */
    inline void clear_FMR_ATVC() volatile
    {
        FMR &= ~(1u << 4u);
    }

    /**
     * Toggle FMR's ATVC bit.
     *
     * Activate Bit TVC
     */
    inline void toggle_FMR_ATVC() volatile
    {
        FMR ^= 1u << 4u;
    }

    /**
     * Set FMR's MTDV field.
     *
     * Modify Transmit Data Valid
     */
    inline void set_FMR_MTDV(USIC0_CH0_FMR_MTDV value) volatile
    {
        uint32_t curr = FMR;

        curr &= ~(0b11u << 0u);
        curr |= (std::to_underlying(value) & 0b11u) << 0u;

        FMR = curr;
    }

    /**
     * Set all of FMR's bit fields.
     *
     * (write-only) Flag Modification Register
     */
    inline void set_FMR(USIC0_CH0_FMR_SIO5 SIO5, USIC0_CH0_FMR_SIO5 SIO4,
                        USIC0_CH0_FMR_SIO5 SIO3, USIC0_CH0_FMR_SIO5 SIO2,
                        USIC0_CH0_FMR_SIO5 SIO1, USIC0_CH0_FMR_SIO5 SIO0,
                        USIC0_CH0_FMR_CRDV1 CRDV1, USIC0_CH0_FMR_CRDV0 CRDV0,
                        USIC0_CH0_FMR_ATVC ATVC,
                        USIC0_CH0_FMR_MTDV MTDV) volatile
    {
        uint32_t curr = FMR;

        curr &= ~(0b1u << 21u);
        curr |= (std::to_underlying(SIO5) & 0b1u) << 21u;
        curr &= ~(0b1u << 20u);
        curr |= (std::to_underlying(SIO4) & 0b1u) << 20u;
        curr &= ~(0b1u << 19u);
        curr |= (std::to_underlying(SIO3) & 0b1u) << 19u;
        curr &= ~(0b1u << 18u);
        curr |= (std::to_underlying(SIO2) & 0b1u) << 18u;
        curr &= ~(0b1u << 17u);
        curr |= (std::to_underlying(SIO1) & 0b1u) << 17u;
        curr &= ~(0b1u << 16u);
        curr |= (std::to_underlying(SIO0) & 0b1u) << 16u;
        curr &= ~(0b1u << 15u);
        curr |= (std::to_underlying(CRDV1) & 0b1u) << 15u;
        curr &= ~(0b1u << 14u);
        curr |= (std::to_underlying(CRDV0) & 0b1u) << 14u;
        curr &= ~(0b1u << 4u);
        curr |= (std::to_underlying(ATVC) & 0b1u) << 4u;
        curr &= ~(0b11u << 0u);
        curr |= (std::to_underlying(MTDV) & 0b11u) << 0u;

        FMR = curr;
    }

    /**
     * Get TBUF's TDATA field.
     */
    inline uint16_t get_TBUF_TDATA(std::size_t index) volatile
    {
        return (TBUF[index] >> 0u) & 0b1111111111111111u;
    }

    /**
     * Set TBUF's TDATA field.
     *
     * Transmit Data
     */
    inline void set_TBUF_TDATA(std::size_t index, uint16_t value) volatile
    {
        uint32_t curr = TBUF[index];

        curr &= ~(0b1111111111111111u << 0u);
        curr |= (value & 0b1111111111111111u) << 0u;

        TBUF[index] = curr;
    }

    /**
     * Get BYP's BDATA field.
     */
    inline uint16_t get_BYP_BDATA() volatile
    {
        return (BYP >> 0u) & 0b1111111111111111u;
    }

    /**
     * Set BYP's BDATA field.
     *
     * Bypass Data
     */
    inline void set_BYP_BDATA(uint16_t value) volatile
    {
        uint32_t curr = BYP;

        curr &= ~(0b1111111111111111u << 0u);
        curr |= (value & 0b1111111111111111u) << 0u;

        BYP = curr;
    }

    /**
     * Get BYPCR's BHPC field.
     */
    inline uint8_t get_BYPCR_BHPC() volatile
    {
        return (BYPCR >> 21u) & 0b111u;
    }

    /**
     * Set BYPCR's BHPC field.
     *
     * Bypass Hardware Port Control
     */
    inline void set_BYPCR_BHPC(uint8_t value) volatile
    {
        uint32_t curr = BYPCR;

        curr &= ~(0b111u << 21u);
        curr |= (value & 0b111u) << 21u;

        BYPCR = curr;
    }

    /**
     * Get BYPCR's BSELO field.
     */
    inline uint8_t get_BYPCR_BSELO() volatile
    {
        return (BYPCR >> 16u) & 0b11111u;
    }

    /**
     * Set BYPCR's BSELO field.
     *
     * Bypass Select Outputs
     */
    inline void set_BYPCR_BSELO(uint8_t value) volatile
    {
        uint32_t curr = BYPCR;

        curr &= ~(0b11111u << 16u);
        curr |= (value & 0b11111u) << 16u;

        BYPCR = curr;
    }

    /**
     * Get BYPCR's BDV bit.
     */
    inline USIC0_CH0_BYPCR_BDV get_BYPCR_BDV() volatile
    {
        return USIC0_CH0_BYPCR_BDV(BYPCR & (1u << 15u));
    }

    /**
     * Get BYPCR's BPRIO bit.
     */
    inline USIC0_CH0_BYPCR_BPRIO get_BYPCR_BPRIO() volatile
    {
        return USIC0_CH0_BYPCR_BPRIO(BYPCR & (1u << 13u));
    }

    /**
     * Set BYPCR's BPRIO bit.
     *
     * Bypass Priority
     */
    inline void set_BYPCR_BPRIO() volatile
    {
        BYPCR |= 1u << 13u;
    }

    /**
     * Clear BYPCR's BPRIO bit.
     *
     * Bypass Priority
     */
    inline void clear_BYPCR_BPRIO() volatile
    {
        BYPCR &= ~(1u << 13u);
    }

    /**
     * Toggle BYPCR's BPRIO bit.
     *
     * Bypass Priority
     */
    inline void toggle_BYPCR_BPRIO() volatile
    {
        BYPCR ^= 1u << 13u;
    }

    /**
     * Get BYPCR's BDVTR bit.
     */
    inline USIC0_CH0_BYPCR_BDVTR get_BYPCR_BDVTR() volatile
    {
        return USIC0_CH0_BYPCR_BDVTR(BYPCR & (1u << 12u));
    }

    /**
     * Set BYPCR's BDVTR bit.
     *
     * Bypass Data Valid Trigger
     */
    inline void set_BYPCR_BDVTR() volatile
    {
        BYPCR |= 1u << 12u;
    }

    /**
     * Clear BYPCR's BDVTR bit.
     *
     * Bypass Data Valid Trigger
     */
    inline void clear_BYPCR_BDVTR() volatile
    {
        BYPCR &= ~(1u << 12u);
    }

    /**
     * Toggle BYPCR's BDVTR bit.
     *
     * Bypass Data Valid Trigger
     */
    inline void toggle_BYPCR_BDVTR() volatile
    {
        BYPCR ^= 1u << 12u;
    }

    /**
     * Get BYPCR's BDEN field.
     */
    inline USIC0_CH0_BYPCR_BDEN get_BYPCR_BDEN() volatile
    {
        return USIC0_CH0_BYPCR_BDEN((BYPCR >> 10u) & 0b11u);
    }

    /**
     * Set BYPCR's BDEN field.
     *
     * Bypass Data Enable
     */
    inline void set_BYPCR_BDEN(USIC0_CH0_BYPCR_BDEN value) volatile
    {
        uint32_t curr = BYPCR;

        curr &= ~(0b11u << 10u);
        curr |= (std::to_underlying(value) & 0b11u) << 10u;

        BYPCR = curr;
    }

    /**
     * Get BYPCR's BDSSM bit.
     */
    inline USIC0_CH0_BYPCR_BDSSM get_BYPCR_BDSSM() volatile
    {
        return USIC0_CH0_BYPCR_BDSSM(BYPCR & (1u << 8u));
    }

    /**
     * Set BYPCR's BDSSM bit.
     *
     * Bypass Data Single Shot Mode
     */
    inline void set_BYPCR_BDSSM() volatile
    {
        BYPCR |= 1u << 8u;
    }

    /**
     * Clear BYPCR's BDSSM bit.
     *
     * Bypass Data Single Shot Mode
     */
    inline void clear_BYPCR_BDSSM() volatile
    {
        BYPCR &= ~(1u << 8u);
    }

    /**
     * Toggle BYPCR's BDSSM bit.
     *
     * Bypass Data Single Shot Mode
     */
    inline void toggle_BYPCR_BDSSM() volatile
    {
        BYPCR ^= 1u << 8u;
    }

    /**
     * Get BYPCR's BWLE field.
     */
    inline uint8_t get_BYPCR_BWLE() volatile
    {
        return (BYPCR >> 0u) & 0b1111u;
    }

    /**
     * Set BYPCR's BWLE field.
     *
     * Bypass Word Length
     */
    inline void set_BYPCR_BWLE(uint8_t value) volatile
    {
        uint32_t curr = BYPCR;

        curr &= ~(0b1111u << 0u);
        curr |= (value & 0b1111u) << 0u;

        BYPCR = curr;
    }

    /**
     * Get all of BYPCR's bit fields.
     */
    inline void get_BYPCR(uint8_t &BHPC, uint8_t &BSELO,
                          USIC0_CH0_BYPCR_BDV &BDV,
                          USIC0_CH0_BYPCR_BPRIO &BPRIO,
                          USIC0_CH0_BYPCR_BDVTR &BDVTR,
                          USIC0_CH0_BYPCR_BDEN &BDEN,
                          USIC0_CH0_BYPCR_BDSSM &BDSSM, uint8_t &BWLE) volatile
    {
        uint32_t curr = BYPCR;

        BHPC = (curr >> 21u) & 0b111u;
        BSELO = (curr >> 16u) & 0b11111u;
        BDV = USIC0_CH0_BYPCR_BDV(curr & (1u << 15u));
        BPRIO = USIC0_CH0_BYPCR_BPRIO(curr & (1u << 13u));
        BDVTR = USIC0_CH0_BYPCR_BDVTR(curr & (1u << 12u));
        BDEN = USIC0_CH0_BYPCR_BDEN((curr >> 10u) & 0b11u);
        BDSSM = USIC0_CH0_BYPCR_BDSSM(curr & (1u << 8u));
        BWLE = (curr >> 0u) & 0b1111u;
    }

    /**
     * Set all of BYPCR's bit fields.
     *
     * (read-write) Bypass Control Register
     */
    inline void set_BYPCR(uint8_t BHPC, uint8_t BSELO,
                          USIC0_CH0_BYPCR_BPRIO BPRIO,
                          USIC0_CH0_BYPCR_BDVTR BDVTR,
                          USIC0_CH0_BYPCR_BDEN BDEN,
                          USIC0_CH0_BYPCR_BDSSM BDSSM, uint8_t BWLE) volatile
    {
        uint32_t curr = BYPCR;

        curr &= ~(0b111u << 21u);
        curr |= (BHPC & 0b111u) << 21u;
        curr &= ~(0b11111u << 16u);
        curr |= (BSELO & 0b11111u) << 16u;
        curr &= ~(0b1u << 13u);
        curr |= (std::to_underlying(BPRIO) & 0b1u) << 13u;
        curr &= ~(0b1u << 12u);
        curr |= (std::to_underlying(BDVTR) & 0b1u) << 12u;
        curr &= ~(0b11u << 10u);
        curr |= (std::to_underlying(BDEN) & 0b11u) << 10u;
        curr &= ~(0b1u << 8u);
        curr |= (std::to_underlying(BDSSM) & 0b1u) << 8u;
        curr &= ~(0b1111u << 0u);
        curr |= (BWLE & 0b1111u) << 0u;

        BYPCR = curr;
    }

    /**
     * Get TBCTR's TBERIEN bit.
     */
    inline USIC0_CH0_TCSR_HPCMD get_TBCTR_TBERIEN() volatile
    {
        return USIC0_CH0_TCSR_HPCMD(TBCTR & (1u << 31u));
    }

    /**
     * Set TBCTR's TBERIEN bit.
     *
     * Transmit Buffer Error Interrupt Enable
     */
    inline void set_TBCTR_TBERIEN() volatile
    {
        TBCTR |= 1u << 31u;
    }

    /**
     * Clear TBCTR's TBERIEN bit.
     *
     * Transmit Buffer Error Interrupt Enable
     */
    inline void clear_TBCTR_TBERIEN() volatile
    {
        TBCTR &= ~(1u << 31u);
    }

    /**
     * Toggle TBCTR's TBERIEN bit.
     *
     * Transmit Buffer Error Interrupt Enable
     */
    inline void toggle_TBCTR_TBERIEN() volatile
    {
        TBCTR ^= 1u << 31u;
    }

    /**
     * Get TBCTR's STBIEN bit.
     */
    inline USIC0_CH0_TCSR_HPCMD get_TBCTR_STBIEN() volatile
    {
        return USIC0_CH0_TCSR_HPCMD(TBCTR & (1u << 30u));
    }

    /**
     * Set TBCTR's STBIEN bit.
     *
     * Standard Transmit Buffer Interrupt Enable
     */
    inline void set_TBCTR_STBIEN() volatile
    {
        TBCTR |= 1u << 30u;
    }

    /**
     * Clear TBCTR's STBIEN bit.
     *
     * Standard Transmit Buffer Interrupt Enable
     */
    inline void clear_TBCTR_STBIEN() volatile
    {
        TBCTR &= ~(1u << 30u);
    }

    /**
     * Toggle TBCTR's STBIEN bit.
     *
     * Standard Transmit Buffer Interrupt Enable
     */
    inline void toggle_TBCTR_STBIEN() volatile
    {
        TBCTR ^= 1u << 30u;
    }

    /**
     * Get TBCTR's LOF bit.
     */
    inline USIC0_CH0_TBCTR_LOF get_TBCTR_LOF() volatile
    {
        return USIC0_CH0_TBCTR_LOF(TBCTR & (1u << 28u));
    }

    /**
     * Set TBCTR's LOF bit.
     *
     * Buffer Event on Limit Overflow
     */
    inline void set_TBCTR_LOF() volatile
    {
        TBCTR |= 1u << 28u;
    }

    /**
     * Clear TBCTR's LOF bit.
     *
     * Buffer Event on Limit Overflow
     */
    inline void clear_TBCTR_LOF() volatile
    {
        TBCTR &= ~(1u << 28u);
    }

    /**
     * Toggle TBCTR's LOF bit.
     *
     * Buffer Event on Limit Overflow
     */
    inline void toggle_TBCTR_LOF() volatile
    {
        TBCTR ^= 1u << 28u;
    }

    /**
     * Get TBCTR's SIZE field.
     */
    inline USIC0_CH0_TBCTR_SIZE get_TBCTR_SIZE() volatile
    {
        return USIC0_CH0_TBCTR_SIZE((TBCTR >> 24u) & 0b111u);
    }

    /**
     * Set TBCTR's SIZE field.
     *
     * Buffer Size
     */
    inline void set_TBCTR_SIZE(USIC0_CH0_TBCTR_SIZE value) volatile
    {
        uint32_t curr = TBCTR;

        curr &= ~(0b111u << 24u);
        curr |= (std::to_underlying(value) & 0b111u) << 24u;

        TBCTR = curr;
    }

    /**
     * Get TBCTR's ATBINP field.
     */
    inline USIC0_CH0_INPR_TSINP get_TBCTR_ATBINP() volatile
    {
        return USIC0_CH0_INPR_TSINP((TBCTR >> 19u) & 0b111u);
    }

    /**
     * Set TBCTR's ATBINP field.
     *
     * Alternative Transmit Buffer Interrupt Node Pointer
     */
    inline void set_TBCTR_ATBINP(USIC0_CH0_INPR_TSINP value) volatile
    {
        uint32_t curr = TBCTR;

        curr &= ~(0b111u << 19u);
        curr |= (std::to_underlying(value) & 0b111u) << 19u;

        TBCTR = curr;
    }

    /**
     * Get TBCTR's STBINP field.
     */
    inline USIC0_CH0_INPR_TSINP get_TBCTR_STBINP() volatile
    {
        return USIC0_CH0_INPR_TSINP((TBCTR >> 16u) & 0b111u);
    }

    /**
     * Set TBCTR's STBINP field.
     *
     * Standard Transmit Buffer Interrupt Node Pointer
     */
    inline void set_TBCTR_STBINP(USIC0_CH0_INPR_TSINP value) volatile
    {
        uint32_t curr = TBCTR;

        curr &= ~(0b111u << 16u);
        curr |= (std::to_underlying(value) & 0b111u) << 16u;

        TBCTR = curr;
    }

    /**
     * Get TBCTR's STBTEN bit.
     */
    inline USIC0_CH0_TCSR_HPCMD get_TBCTR_STBTEN() volatile
    {
        return USIC0_CH0_TCSR_HPCMD(TBCTR & (1u << 15u));
    }

    /**
     * Set TBCTR's STBTEN bit.
     *
     * Standard Transmit Buffer Trigger Enable
     */
    inline void set_TBCTR_STBTEN() volatile
    {
        TBCTR |= 1u << 15u;
    }

    /**
     * Clear TBCTR's STBTEN bit.
     *
     * Standard Transmit Buffer Trigger Enable
     */
    inline void clear_TBCTR_STBTEN() volatile
    {
        TBCTR &= ~(1u << 15u);
    }

    /**
     * Toggle TBCTR's STBTEN bit.
     *
     * Standard Transmit Buffer Trigger Enable
     */
    inline void toggle_TBCTR_STBTEN() volatile
    {
        TBCTR ^= 1u << 15u;
    }

    /**
     * Get TBCTR's STBTM bit.
     */
    inline USIC0_CH0_TBCTR_STBTM get_TBCTR_STBTM() volatile
    {
        return USIC0_CH0_TBCTR_STBTM(TBCTR & (1u << 14u));
    }

    /**
     * Set TBCTR's STBTM bit.
     *
     * Standard Transmit Buffer Trigger Mode
     */
    inline void set_TBCTR_STBTM() volatile
    {
        TBCTR |= 1u << 14u;
    }

    /**
     * Clear TBCTR's STBTM bit.
     *
     * Standard Transmit Buffer Trigger Mode
     */
    inline void clear_TBCTR_STBTM() volatile
    {
        TBCTR &= ~(1u << 14u);
    }

    /**
     * Toggle TBCTR's STBTM bit.
     *
     * Standard Transmit Buffer Trigger Mode
     */
    inline void toggle_TBCTR_STBTM() volatile
    {
        TBCTR ^= 1u << 14u;
    }

    /**
     * Get TBCTR's LIMIT field.
     */
    inline uint8_t get_TBCTR_LIMIT() volatile
    {
        return (TBCTR >> 8u) & 0b111111u;
    }

    /**
     * Set TBCTR's LIMIT field.
     *
     * Limit For Interrupt Generation
     */
    inline void set_TBCTR_LIMIT(uint8_t value) volatile
    {
        uint32_t curr = TBCTR;

        curr &= ~(0b111111u << 8u);
        curr |= (value & 0b111111u) << 8u;

        TBCTR = curr;
    }

    /**
     * Set TBCTR's DPTR field.
     *
     * Data Pointer
     */
    inline void set_TBCTR_DPTR(uint8_t value) volatile
    {
        uint32_t curr = TBCTR;

        curr &= ~(0b111111u << 0u);
        curr |= (value & 0b111111u) << 0u;

        TBCTR = curr;
    }

    /**
     * Get all of TBCTR's bit fields.
     */
    inline void get_TBCTR(USIC0_CH0_TCSR_HPCMD &TBERIEN,
                          USIC0_CH0_TCSR_HPCMD &STBIEN,
                          USIC0_CH0_TBCTR_LOF &LOF, USIC0_CH0_TBCTR_SIZE &SIZE,
                          USIC0_CH0_INPR_TSINP &ATBINP,
                          USIC0_CH0_INPR_TSINP &STBINP,
                          USIC0_CH0_TCSR_HPCMD &STBTEN,
                          USIC0_CH0_TBCTR_STBTM &STBTM,
                          uint8_t &LIMIT) volatile
    {
        uint32_t curr = TBCTR;

        TBERIEN = USIC0_CH0_TCSR_HPCMD(curr & (1u << 31u));
        STBIEN = USIC0_CH0_TCSR_HPCMD(curr & (1u << 30u));
        LOF = USIC0_CH0_TBCTR_LOF(curr & (1u << 28u));
        SIZE = USIC0_CH0_TBCTR_SIZE((curr >> 24u) & 0b111u);
        ATBINP = USIC0_CH0_INPR_TSINP((curr >> 19u) & 0b111u);
        STBINP = USIC0_CH0_INPR_TSINP((curr >> 16u) & 0b111u);
        STBTEN = USIC0_CH0_TCSR_HPCMD(curr & (1u << 15u));
        STBTM = USIC0_CH0_TBCTR_STBTM(curr & (1u << 14u));
        LIMIT = (curr >> 8u) & 0b111111u;
    }

    /**
     * Set all of TBCTR's bit fields.
     *
     * (read-write) Transmitter Buffer Control Register
     */
    inline void set_TBCTR(USIC0_CH0_TCSR_HPCMD TBERIEN,
                          USIC0_CH0_TCSR_HPCMD STBIEN, USIC0_CH0_TBCTR_LOF LOF,
                          USIC0_CH0_TBCTR_SIZE SIZE,
                          USIC0_CH0_INPR_TSINP ATBINP,
                          USIC0_CH0_INPR_TSINP STBINP,
                          USIC0_CH0_TCSR_HPCMD STBTEN,
                          USIC0_CH0_TBCTR_STBTM STBTM, uint8_t LIMIT,
                          uint8_t DPTR) volatile
    {
        uint32_t curr = TBCTR;

        curr &= ~(0b1u << 31u);
        curr |= (std::to_underlying(TBERIEN) & 0b1u) << 31u;
        curr &= ~(0b1u << 30u);
        curr |= (std::to_underlying(STBIEN) & 0b1u) << 30u;
        curr &= ~(0b1u << 28u);
        curr |= (std::to_underlying(LOF) & 0b1u) << 28u;
        curr &= ~(0b111u << 24u);
        curr |= (std::to_underlying(SIZE) & 0b111u) << 24u;
        curr &= ~(0b111u << 19u);
        curr |= (std::to_underlying(ATBINP) & 0b111u) << 19u;
        curr &= ~(0b111u << 16u);
        curr |= (std::to_underlying(STBINP) & 0b111u) << 16u;
        curr &= ~(0b1u << 15u);
        curr |= (std::to_underlying(STBTEN) & 0b1u) << 15u;
        curr &= ~(0b1u << 14u);
        curr |= (std::to_underlying(STBTM) & 0b1u) << 14u;
        curr &= ~(0b111111u << 8u);
        curr |= (LIMIT & 0b111111u) << 8u;
        curr &= ~(0b111111u << 0u);
        curr |= (DPTR & 0b111111u) << 0u;

        TBCTR = curr;
    }

    /**
     * Get RBCTR's RBERIEN bit.
     */
    inline USIC0_CH0_TCSR_HPCMD get_RBCTR_RBERIEN() volatile
    {
        return USIC0_CH0_TCSR_HPCMD(RBCTR & (1u << 31u));
    }

    /**
     * Set RBCTR's RBERIEN bit.
     *
     * Receive Buffer Error Interrupt Enable
     */
    inline void set_RBCTR_RBERIEN() volatile
    {
        RBCTR |= 1u << 31u;
    }

    /**
     * Clear RBCTR's RBERIEN bit.
     *
     * Receive Buffer Error Interrupt Enable
     */
    inline void clear_RBCTR_RBERIEN() volatile
    {
        RBCTR &= ~(1u << 31u);
    }

    /**
     * Toggle RBCTR's RBERIEN bit.
     *
     * Receive Buffer Error Interrupt Enable
     */
    inline void toggle_RBCTR_RBERIEN() volatile
    {
        RBCTR ^= 1u << 31u;
    }

    /**
     * Get RBCTR's SRBIEN bit.
     */
    inline USIC0_CH0_TCSR_HPCMD get_RBCTR_SRBIEN() volatile
    {
        return USIC0_CH0_TCSR_HPCMD(RBCTR & (1u << 30u));
    }

    /**
     * Set RBCTR's SRBIEN bit.
     *
     * Standard Receive Buffer Interrupt Enable
     */
    inline void set_RBCTR_SRBIEN() volatile
    {
        RBCTR |= 1u << 30u;
    }

    /**
     * Clear RBCTR's SRBIEN bit.
     *
     * Standard Receive Buffer Interrupt Enable
     */
    inline void clear_RBCTR_SRBIEN() volatile
    {
        RBCTR &= ~(1u << 30u);
    }

    /**
     * Toggle RBCTR's SRBIEN bit.
     *
     * Standard Receive Buffer Interrupt Enable
     */
    inline void toggle_RBCTR_SRBIEN() volatile
    {
        RBCTR ^= 1u << 30u;
    }

    /**
     * Get RBCTR's ARBIEN bit.
     */
    inline USIC0_CH0_TCSR_HPCMD get_RBCTR_ARBIEN() volatile
    {
        return USIC0_CH0_TCSR_HPCMD(RBCTR & (1u << 29u));
    }

    /**
     * Set RBCTR's ARBIEN bit.
     *
     * Alternative Receive Buffer Interrupt Enable
     */
    inline void set_RBCTR_ARBIEN() volatile
    {
        RBCTR |= 1u << 29u;
    }

    /**
     * Clear RBCTR's ARBIEN bit.
     *
     * Alternative Receive Buffer Interrupt Enable
     */
    inline void clear_RBCTR_ARBIEN() volatile
    {
        RBCTR &= ~(1u << 29u);
    }

    /**
     * Toggle RBCTR's ARBIEN bit.
     *
     * Alternative Receive Buffer Interrupt Enable
     */
    inline void toggle_RBCTR_ARBIEN() volatile
    {
        RBCTR ^= 1u << 29u;
    }

    /**
     * Get RBCTR's LOF bit.
     */
    inline USIC0_CH0_RBCTR_LOF get_RBCTR_LOF() volatile
    {
        return USIC0_CH0_RBCTR_LOF(RBCTR & (1u << 28u));
    }

    /**
     * Set RBCTR's LOF bit.
     *
     * Buffer Event on Limit Overflow
     */
    inline void set_RBCTR_LOF() volatile
    {
        RBCTR |= 1u << 28u;
    }

    /**
     * Clear RBCTR's LOF bit.
     *
     * Buffer Event on Limit Overflow
     */
    inline void clear_RBCTR_LOF() volatile
    {
        RBCTR &= ~(1u << 28u);
    }

    /**
     * Toggle RBCTR's LOF bit.
     *
     * Buffer Event on Limit Overflow
     */
    inline void toggle_RBCTR_LOF() volatile
    {
        RBCTR ^= 1u << 28u;
    }

    /**
     * Get RBCTR's RNM bit.
     */
    inline USIC0_CH0_RBCTR_RNM get_RBCTR_RNM() volatile
    {
        return USIC0_CH0_RBCTR_RNM(RBCTR & (1u << 27u));
    }

    /**
     * Set RBCTR's RNM bit.
     *
     * Receiver Notification Mode
     */
    inline void set_RBCTR_RNM() volatile
    {
        RBCTR |= 1u << 27u;
    }

    /**
     * Clear RBCTR's RNM bit.
     *
     * Receiver Notification Mode
     */
    inline void clear_RBCTR_RNM() volatile
    {
        RBCTR &= ~(1u << 27u);
    }

    /**
     * Toggle RBCTR's RNM bit.
     *
     * Receiver Notification Mode
     */
    inline void toggle_RBCTR_RNM() volatile
    {
        RBCTR ^= 1u << 27u;
    }

    /**
     * Get RBCTR's SIZE field.
     */
    inline USIC0_CH0_TBCTR_SIZE get_RBCTR_SIZE() volatile
    {
        return USIC0_CH0_TBCTR_SIZE((RBCTR >> 24u) & 0b111u);
    }

    /**
     * Set RBCTR's SIZE field.
     *
     * Buffer Size
     */
    inline void set_RBCTR_SIZE(USIC0_CH0_TBCTR_SIZE value) volatile
    {
        uint32_t curr = RBCTR;

        curr &= ~(0b111u << 24u);
        curr |= (std::to_underlying(value) & 0b111u) << 24u;

        RBCTR = curr;
    }

    /**
     * Get RBCTR's RCIM field.
     */
    inline USIC0_CH0_RBCTR_RCIM get_RBCTR_RCIM() volatile
    {
        return USIC0_CH0_RBCTR_RCIM((RBCTR >> 22u) & 0b11u);
    }

    /**
     * Set RBCTR's RCIM field.
     *
     * Receiver Control Information Mode
     */
    inline void set_RBCTR_RCIM(USIC0_CH0_RBCTR_RCIM value) volatile
    {
        uint32_t curr = RBCTR;

        curr &= ~(0b11u << 22u);
        curr |= (std::to_underlying(value) & 0b11u) << 22u;

        RBCTR = curr;
    }

    /**
     * Get RBCTR's ARBINP field.
     */
    inline USIC0_CH0_INPR_TSINP get_RBCTR_ARBINP() volatile
    {
        return USIC0_CH0_INPR_TSINP((RBCTR >> 19u) & 0b111u);
    }

    /**
     * Set RBCTR's ARBINP field.
     *
     * Alternative Receive Buffer Interrupt Node Pointer
     */
    inline void set_RBCTR_ARBINP(USIC0_CH0_INPR_TSINP value) volatile
    {
        uint32_t curr = RBCTR;

        curr &= ~(0b111u << 19u);
        curr |= (std::to_underlying(value) & 0b111u) << 19u;

        RBCTR = curr;
    }

    /**
     * Get RBCTR's SRBINP field.
     */
    inline USIC0_CH0_INPR_TSINP get_RBCTR_SRBINP() volatile
    {
        return USIC0_CH0_INPR_TSINP((RBCTR >> 16u) & 0b111u);
    }

    /**
     * Set RBCTR's SRBINP field.
     *
     * Standard Receive Buffer Interrupt Node Pointer
     */
    inline void set_RBCTR_SRBINP(USIC0_CH0_INPR_TSINP value) volatile
    {
        uint32_t curr = RBCTR;

        curr &= ~(0b111u << 16u);
        curr |= (std::to_underlying(value) & 0b111u) << 16u;

        RBCTR = curr;
    }

    /**
     * Get RBCTR's SRBTEN bit.
     */
    inline USIC0_CH0_TCSR_HPCMD get_RBCTR_SRBTEN() volatile
    {
        return USIC0_CH0_TCSR_HPCMD(RBCTR & (1u << 15u));
    }

    /**
     * Set RBCTR's SRBTEN bit.
     *
     * Standard Receive Buffer Trigger Enable
     */
    inline void set_RBCTR_SRBTEN() volatile
    {
        RBCTR |= 1u << 15u;
    }

    /**
     * Clear RBCTR's SRBTEN bit.
     *
     * Standard Receive Buffer Trigger Enable
     */
    inline void clear_RBCTR_SRBTEN() volatile
    {
        RBCTR &= ~(1u << 15u);
    }

    /**
     * Toggle RBCTR's SRBTEN bit.
     *
     * Standard Receive Buffer Trigger Enable
     */
    inline void toggle_RBCTR_SRBTEN() volatile
    {
        RBCTR ^= 1u << 15u;
    }

    /**
     * Get RBCTR's SRBTM bit.
     */
    inline USIC0_CH0_RBCTR_SRBTM get_RBCTR_SRBTM() volatile
    {
        return USIC0_CH0_RBCTR_SRBTM(RBCTR & (1u << 14u));
    }

    /**
     * Set RBCTR's SRBTM bit.
     *
     * Standard Receive Buffer Trigger Mode
     */
    inline void set_RBCTR_SRBTM() volatile
    {
        RBCTR |= 1u << 14u;
    }

    /**
     * Clear RBCTR's SRBTM bit.
     *
     * Standard Receive Buffer Trigger Mode
     */
    inline void clear_RBCTR_SRBTM() volatile
    {
        RBCTR &= ~(1u << 14u);
    }

    /**
     * Toggle RBCTR's SRBTM bit.
     *
     * Standard Receive Buffer Trigger Mode
     */
    inline void toggle_RBCTR_SRBTM() volatile
    {
        RBCTR ^= 1u << 14u;
    }

    /**
     * Get RBCTR's LIMIT field.
     */
    inline uint8_t get_RBCTR_LIMIT() volatile
    {
        return (RBCTR >> 8u) & 0b111111u;
    }

    /**
     * Set RBCTR's LIMIT field.
     *
     * Limit For Interrupt Generation
     */
    inline void set_RBCTR_LIMIT(uint8_t value) volatile
    {
        uint32_t curr = RBCTR;

        curr &= ~(0b111111u << 8u);
        curr |= (value & 0b111111u) << 8u;

        RBCTR = curr;
    }

    /**
     * Set RBCTR's DPTR field.
     *
     * Data Pointer
     */
    inline void set_RBCTR_DPTR(uint8_t value) volatile
    {
        uint32_t curr = RBCTR;

        curr &= ~(0b111111u << 0u);
        curr |= (value & 0b111111u) << 0u;

        RBCTR = curr;
    }

    /**
     * Get all of RBCTR's bit fields.
     */
    inline void get_RBCTR(
        USIC0_CH0_TCSR_HPCMD &RBERIEN, USIC0_CH0_TCSR_HPCMD &SRBIEN,
        USIC0_CH0_TCSR_HPCMD &ARBIEN, USIC0_CH0_RBCTR_LOF &LOF,
        USIC0_CH0_RBCTR_RNM &RNM, USIC0_CH0_TBCTR_SIZE &SIZE,
        USIC0_CH0_RBCTR_RCIM &RCIM, USIC0_CH0_INPR_TSINP &ARBINP,
        USIC0_CH0_INPR_TSINP &SRBINP, USIC0_CH0_TCSR_HPCMD &SRBTEN,
        USIC0_CH0_RBCTR_SRBTM &SRBTM, uint8_t &LIMIT) volatile
    {
        uint32_t curr = RBCTR;

        RBERIEN = USIC0_CH0_TCSR_HPCMD(curr & (1u << 31u));
        SRBIEN = USIC0_CH0_TCSR_HPCMD(curr & (1u << 30u));
        ARBIEN = USIC0_CH0_TCSR_HPCMD(curr & (1u << 29u));
        LOF = USIC0_CH0_RBCTR_LOF(curr & (1u << 28u));
        RNM = USIC0_CH0_RBCTR_RNM(curr & (1u << 27u));
        SIZE = USIC0_CH0_TBCTR_SIZE((curr >> 24u) & 0b111u);
        RCIM = USIC0_CH0_RBCTR_RCIM((curr >> 22u) & 0b11u);
        ARBINP = USIC0_CH0_INPR_TSINP((curr >> 19u) & 0b111u);
        SRBINP = USIC0_CH0_INPR_TSINP((curr >> 16u) & 0b111u);
        SRBTEN = USIC0_CH0_TCSR_HPCMD(curr & (1u << 15u));
        SRBTM = USIC0_CH0_RBCTR_SRBTM(curr & (1u << 14u));
        LIMIT = (curr >> 8u) & 0b111111u;
    }

    /**
     * Set all of RBCTR's bit fields.
     *
     * (read-write) Receiver Buffer Control Register
     */
    inline void set_RBCTR(
        USIC0_CH0_TCSR_HPCMD RBERIEN, USIC0_CH0_TCSR_HPCMD SRBIEN,
        USIC0_CH0_TCSR_HPCMD ARBIEN, USIC0_CH0_RBCTR_LOF LOF,
        USIC0_CH0_RBCTR_RNM RNM, USIC0_CH0_TBCTR_SIZE SIZE,
        USIC0_CH0_RBCTR_RCIM RCIM, USIC0_CH0_INPR_TSINP ARBINP,
        USIC0_CH0_INPR_TSINP SRBINP, USIC0_CH0_TCSR_HPCMD SRBTEN,
        USIC0_CH0_RBCTR_SRBTM SRBTM, uint8_t LIMIT, uint8_t DPTR) volatile
    {
        uint32_t curr = RBCTR;

        curr &= ~(0b1u << 31u);
        curr |= (std::to_underlying(RBERIEN) & 0b1u) << 31u;
        curr &= ~(0b1u << 30u);
        curr |= (std::to_underlying(SRBIEN) & 0b1u) << 30u;
        curr &= ~(0b1u << 29u);
        curr |= (std::to_underlying(ARBIEN) & 0b1u) << 29u;
        curr &= ~(0b1u << 28u);
        curr |= (std::to_underlying(LOF) & 0b1u) << 28u;
        curr &= ~(0b1u << 27u);
        curr |= (std::to_underlying(RNM) & 0b1u) << 27u;
        curr &= ~(0b111u << 24u);
        curr |= (std::to_underlying(SIZE) & 0b111u) << 24u;
        curr &= ~(0b11u << 22u);
        curr |= (std::to_underlying(RCIM) & 0b11u) << 22u;
        curr &= ~(0b111u << 19u);
        curr |= (std::to_underlying(ARBINP) & 0b111u) << 19u;
        curr &= ~(0b111u << 16u);
        curr |= (std::to_underlying(SRBINP) & 0b111u) << 16u;
        curr &= ~(0b1u << 15u);
        curr |= (std::to_underlying(SRBTEN) & 0b1u) << 15u;
        curr &= ~(0b1u << 14u);
        curr |= (std::to_underlying(SRBTM) & 0b1u) << 14u;
        curr &= ~(0b111111u << 8u);
        curr |= (LIMIT & 0b111111u) << 8u;
        curr &= ~(0b111111u << 0u);
        curr |= (DPTR & 0b111111u) << 0u;

        RBCTR = curr;
    }

    /**
     * Get TRBPTR's RDOPTR field.
     */
    inline uint8_t get_TRBPTR_RDOPTR() volatile
    {
        return (TRBPTR >> 24u) & 0b111111u;
    }

    /**
     * Get TRBPTR's RDIPTR field.
     */
    inline uint8_t get_TRBPTR_RDIPTR() volatile
    {
        return (TRBPTR >> 16u) & 0b111111u;
    }

    /**
     * Get TRBPTR's TDOPTR field.
     */
    inline uint8_t get_TRBPTR_TDOPTR() volatile
    {
        return (TRBPTR >> 8u) & 0b111111u;
    }

    /**
     * Get TRBPTR's TDIPTR field.
     */
    inline uint8_t get_TRBPTR_TDIPTR() volatile
    {
        return (TRBPTR >> 0u) & 0b111111u;
    }

    /**
     * Get all of TRBPTR's bit fields.
     */
    inline void get_TRBPTR(uint8_t &RDOPTR, uint8_t &RDIPTR, uint8_t &TDOPTR,
                           uint8_t &TDIPTR) volatile
    {
        uint32_t curr = TRBPTR;

        RDOPTR = (curr >> 24u) & 0b111111u;
        RDIPTR = (curr >> 16u) & 0b111111u;
        TDOPTR = (curr >> 8u) & 0b111111u;
        TDIPTR = (curr >> 0u) & 0b111111u;
    }

    /**
     * Get TRBSR's TBFLVL field.
     */
    inline uint8_t get_TRBSR_TBFLVL() volatile
    {
        return (TRBSR >> 24u) & 0b1111111u;
    }

    /**
     * Get TRBSR's RBFLVL field.
     */
    inline uint8_t get_TRBSR_RBFLVL() volatile
    {
        return (TRBSR >> 16u) & 0b1111111u;
    }

    /**
     * Get TRBSR's STBT bit.
     */
    inline USIC0_CH0_TRBSR_STBT get_TRBSR_STBT() volatile
    {
        return USIC0_CH0_TRBSR_STBT(TRBSR & (1u << 14u));
    }

    /**
     * Get TRBSR's TBUS bit.
     */
    inline USIC0_CH0_TRBSR_TBUS get_TRBSR_TBUS() volatile
    {
        return USIC0_CH0_TRBSR_TBUS(TRBSR & (1u << 13u));
    }

    /**
     * Get TRBSR's TFULL bit.
     */
    inline USIC0_CH0_TRBSR_TFULL get_TRBSR_TFULL() volatile
    {
        return USIC0_CH0_TRBSR_TFULL(TRBSR & (1u << 12u));
    }

    /**
     * Get TRBSR's TEMPTY bit.
     */
    inline USIC0_CH0_TRBSR_TEMPTY get_TRBSR_TEMPTY() volatile
    {
        return USIC0_CH0_TRBSR_TEMPTY(TRBSR & (1u << 11u));
    }

    /**
     * Get TRBSR's TBERI bit.
     */
    inline USIC0_CH0_PSR_ASCMode_FER1 get_TRBSR_TBERI() volatile
    {
        return USIC0_CH0_PSR_ASCMode_FER1(TRBSR & (1u << 9u));
    }

    /**
     * Set TRBSR's TBERI bit.
     *
     * Transmit Buffer Error Event
     */
    inline void set_TRBSR_TBERI() volatile
    {
        TRBSR |= 1u << 9u;
    }

    /**
     * Clear TRBSR's TBERI bit.
     *
     * Transmit Buffer Error Event
     */
    inline void clear_TRBSR_TBERI() volatile
    {
        TRBSR &= ~(1u << 9u);
    }

    /**
     * Toggle TRBSR's TBERI bit.
     *
     * Transmit Buffer Error Event
     */
    inline void toggle_TRBSR_TBERI() volatile
    {
        TRBSR ^= 1u << 9u;
    }

    /**
     * Get TRBSR's STBI bit.
     */
    inline USIC0_CH0_PSR_ASCMode_FER1 get_TRBSR_STBI() volatile
    {
        return USIC0_CH0_PSR_ASCMode_FER1(TRBSR & (1u << 8u));
    }

    /**
     * Set TRBSR's STBI bit.
     *
     * Standard Transmit Buffer Event
     */
    inline void set_TRBSR_STBI() volatile
    {
        TRBSR |= 1u << 8u;
    }

    /**
     * Clear TRBSR's STBI bit.
     *
     * Standard Transmit Buffer Event
     */
    inline void clear_TRBSR_STBI() volatile
    {
        TRBSR &= ~(1u << 8u);
    }

    /**
     * Toggle TRBSR's STBI bit.
     *
     * Standard Transmit Buffer Event
     */
    inline void toggle_TRBSR_STBI() volatile
    {
        TRBSR ^= 1u << 8u;
    }

    /**
     * Get TRBSR's SRBT bit.
     */
    inline USIC0_CH0_TRBSR_STBT get_TRBSR_SRBT() volatile
    {
        return USIC0_CH0_TRBSR_STBT(TRBSR & (1u << 6u));
    }

    /**
     * Get TRBSR's RBUS bit.
     */
    inline USIC0_CH0_TRBSR_RBUS get_TRBSR_RBUS() volatile
    {
        return USIC0_CH0_TRBSR_RBUS(TRBSR & (1u << 5u));
    }

    /**
     * Get TRBSR's RFULL bit.
     */
    inline USIC0_CH0_TRBSR_TFULL get_TRBSR_RFULL() volatile
    {
        return USIC0_CH0_TRBSR_TFULL(TRBSR & (1u << 4u));
    }

    /**
     * Get TRBSR's REMPTY bit.
     */
    inline USIC0_CH0_TRBSR_TEMPTY get_TRBSR_REMPTY() volatile
    {
        return USIC0_CH0_TRBSR_TEMPTY(TRBSR & (1u << 3u));
    }

    /**
     * Get TRBSR's ARBI bit.
     */
    inline USIC0_CH0_PSR_ASCMode_FER1 get_TRBSR_ARBI() volatile
    {
        return USIC0_CH0_PSR_ASCMode_FER1(TRBSR & (1u << 2u));
    }

    /**
     * Set TRBSR's ARBI bit.
     *
     * Alternative Receive Buffer Event
     */
    inline void set_TRBSR_ARBI() volatile
    {
        TRBSR |= 1u << 2u;
    }

    /**
     * Clear TRBSR's ARBI bit.
     *
     * Alternative Receive Buffer Event
     */
    inline void clear_TRBSR_ARBI() volatile
    {
        TRBSR &= ~(1u << 2u);
    }

    /**
     * Toggle TRBSR's ARBI bit.
     *
     * Alternative Receive Buffer Event
     */
    inline void toggle_TRBSR_ARBI() volatile
    {
        TRBSR ^= 1u << 2u;
    }

    /**
     * Get TRBSR's RBERI bit.
     */
    inline USIC0_CH0_PSR_ASCMode_FER1 get_TRBSR_RBERI() volatile
    {
        return USIC0_CH0_PSR_ASCMode_FER1(TRBSR & (1u << 1u));
    }

    /**
     * Set TRBSR's RBERI bit.
     *
     * Receive Buffer Error Event
     */
    inline void set_TRBSR_RBERI() volatile
    {
        TRBSR |= 1u << 1u;
    }

    /**
     * Clear TRBSR's RBERI bit.
     *
     * Receive Buffer Error Event
     */
    inline void clear_TRBSR_RBERI() volatile
    {
        TRBSR &= ~(1u << 1u);
    }

    /**
     * Toggle TRBSR's RBERI bit.
     *
     * Receive Buffer Error Event
     */
    inline void toggle_TRBSR_RBERI() volatile
    {
        TRBSR ^= 1u << 1u;
    }

    /**
     * Get TRBSR's SRBI bit.
     */
    inline USIC0_CH0_PSR_ASCMode_FER1 get_TRBSR_SRBI() volatile
    {
        return USIC0_CH0_PSR_ASCMode_FER1(TRBSR & (1u << 0u));
    }

    /**
     * Set TRBSR's SRBI bit.
     *
     * Standard Receive Buffer Event
     */
    inline void set_TRBSR_SRBI() volatile
    {
        TRBSR |= 1u << 0u;
    }

    /**
     * Clear TRBSR's SRBI bit.
     *
     * Standard Receive Buffer Event
     */
    inline void clear_TRBSR_SRBI() volatile
    {
        TRBSR &= ~(1u << 0u);
    }

    /**
     * Toggle TRBSR's SRBI bit.
     *
     * Standard Receive Buffer Event
     */
    inline void toggle_TRBSR_SRBI() volatile
    {
        TRBSR ^= 1u << 0u;
    }

    /**
     * Get all of TRBSR's bit fields.
     */
    inline void get_TRBSR(
        uint8_t &TBFLVL, uint8_t &RBFLVL, USIC0_CH0_TRBSR_STBT &STBT,
        USIC0_CH0_TRBSR_TBUS &TBUS, USIC0_CH0_TRBSR_TFULL &TFULL,
        USIC0_CH0_TRBSR_TEMPTY &TEMPTY, USIC0_CH0_PSR_ASCMode_FER1 &TBERI,
        USIC0_CH0_PSR_ASCMode_FER1 &STBI, USIC0_CH0_TRBSR_STBT &SRBT,
        USIC0_CH0_TRBSR_RBUS &RBUS, USIC0_CH0_TRBSR_TFULL &RFULL,
        USIC0_CH0_TRBSR_TEMPTY &REMPTY, USIC0_CH0_PSR_ASCMode_FER1 &ARBI,
        USIC0_CH0_PSR_ASCMode_FER1 &RBERI,
        USIC0_CH0_PSR_ASCMode_FER1 &SRBI) volatile
    {
        uint32_t curr = TRBSR;

        TBFLVL = (curr >> 24u) & 0b1111111u;
        RBFLVL = (curr >> 16u) & 0b1111111u;
        STBT = USIC0_CH0_TRBSR_STBT(curr & (1u << 14u));
        TBUS = USIC0_CH0_TRBSR_TBUS(curr & (1u << 13u));
        TFULL = USIC0_CH0_TRBSR_TFULL(curr & (1u << 12u));
        TEMPTY = USIC0_CH0_TRBSR_TEMPTY(curr & (1u << 11u));
        TBERI = USIC0_CH0_PSR_ASCMode_FER1(curr & (1u << 9u));
        STBI = USIC0_CH0_PSR_ASCMode_FER1(curr & (1u << 8u));
        SRBT = USIC0_CH0_TRBSR_STBT(curr & (1u << 6u));
        RBUS = USIC0_CH0_TRBSR_RBUS(curr & (1u << 5u));
        RFULL = USIC0_CH0_TRBSR_TFULL(curr & (1u << 4u));
        REMPTY = USIC0_CH0_TRBSR_TEMPTY(curr & (1u << 3u));
        ARBI = USIC0_CH0_PSR_ASCMode_FER1(curr & (1u << 2u));
        RBERI = USIC0_CH0_PSR_ASCMode_FER1(curr & (1u << 1u));
        SRBI = USIC0_CH0_PSR_ASCMode_FER1(curr & (1u << 0u));
    }

    /**
     * Set all of TRBSR's bit fields.
     *
     * (read-write) Transmit/Receive Buffer Status Register
     */
    inline void set_TRBSR(USIC0_CH0_PSR_ASCMode_FER1 TBERI,
                          USIC0_CH0_PSR_ASCMode_FER1 STBI,
                          USIC0_CH0_PSR_ASCMode_FER1 ARBI,
                          USIC0_CH0_PSR_ASCMode_FER1 RBERI,
                          USIC0_CH0_PSR_ASCMode_FER1 SRBI) volatile
    {
        uint32_t curr = TRBSR;

        curr &= ~(0b1u << 9u);
        curr |= (std::to_underlying(TBERI) & 0b1u) << 9u;
        curr &= ~(0b1u << 8u);
        curr |= (std::to_underlying(STBI) & 0b1u) << 8u;
        curr &= ~(0b1u << 2u);
        curr |= (std::to_underlying(ARBI) & 0b1u) << 2u;
        curr &= ~(0b1u << 1u);
        curr |= (std::to_underlying(RBERI) & 0b1u) << 1u;
        curr &= ~(0b1u << 0u);
        curr |= (std::to_underlying(SRBI) & 0b1u) << 0u;

        TRBSR = curr;
    }

    /**
     * Set TRBSCR's FLUSHTB bit.
     *
     * Flush Transmit Buffer
     */
    inline void set_TRBSCR_FLUSHTB() volatile
    {
        TRBSCR |= 1u << 15u;
    }

    /**
     * Clear TRBSCR's FLUSHTB bit.
     *
     * Flush Transmit Buffer
     */
    inline void clear_TRBSCR_FLUSHTB() volatile
    {
        TRBSCR &= ~(1u << 15u);
    }

    /**
     * Toggle TRBSCR's FLUSHTB bit.
     *
     * Flush Transmit Buffer
     */
    inline void toggle_TRBSCR_FLUSHTB() volatile
    {
        TRBSCR ^= 1u << 15u;
    }

    /**
     * Set TRBSCR's FLUSHRB bit.
     *
     * Flush Receive Buffer
     */
    inline void set_TRBSCR_FLUSHRB() volatile
    {
        TRBSCR |= 1u << 14u;
    }

    /**
     * Clear TRBSCR's FLUSHRB bit.
     *
     * Flush Receive Buffer
     */
    inline void clear_TRBSCR_FLUSHRB() volatile
    {
        TRBSCR &= ~(1u << 14u);
    }

    /**
     * Toggle TRBSCR's FLUSHRB bit.
     *
     * Flush Receive Buffer
     */
    inline void toggle_TRBSCR_FLUSHRB() volatile
    {
        TRBSCR ^= 1u << 14u;
    }

    /**
     * Set TRBSCR's CBDV bit.
     *
     * Clear Bypass Data Valid
     */
    inline void set_TRBSCR_CBDV() volatile
    {
        TRBSCR |= 1u << 10u;
    }

    /**
     * Clear TRBSCR's CBDV bit.
     *
     * Clear Bypass Data Valid
     */
    inline void clear_TRBSCR_CBDV() volatile
    {
        TRBSCR &= ~(1u << 10u);
    }

    /**
     * Toggle TRBSCR's CBDV bit.
     *
     * Clear Bypass Data Valid
     */
    inline void toggle_TRBSCR_CBDV() volatile
    {
        TRBSCR ^= 1u << 10u;
    }

    /**
     * Set TRBSCR's CTBERI bit.
     *
     * Clear Transmit Buffer Error Event
     */
    inline void set_TRBSCR_CTBERI() volatile
    {
        TRBSCR |= 1u << 9u;
    }

    /**
     * Clear TRBSCR's CTBERI bit.
     *
     * Clear Transmit Buffer Error Event
     */
    inline void clear_TRBSCR_CTBERI() volatile
    {
        TRBSCR &= ~(1u << 9u);
    }

    /**
     * Toggle TRBSCR's CTBERI bit.
     *
     * Clear Transmit Buffer Error Event
     */
    inline void toggle_TRBSCR_CTBERI() volatile
    {
        TRBSCR ^= 1u << 9u;
    }

    /**
     * Set TRBSCR's CSTBI bit.
     *
     * Clear Standard Transmit Buffer Event
     */
    inline void set_TRBSCR_CSTBI() volatile
    {
        TRBSCR |= 1u << 8u;
    }

    /**
     * Clear TRBSCR's CSTBI bit.
     *
     * Clear Standard Transmit Buffer Event
     */
    inline void clear_TRBSCR_CSTBI() volatile
    {
        TRBSCR &= ~(1u << 8u);
    }

    /**
     * Toggle TRBSCR's CSTBI bit.
     *
     * Clear Standard Transmit Buffer Event
     */
    inline void toggle_TRBSCR_CSTBI() volatile
    {
        TRBSCR ^= 1u << 8u;
    }

    /**
     * Set TRBSCR's CARBI bit.
     *
     * Clear Alternative Receive Buffer Event
     */
    inline void set_TRBSCR_CARBI() volatile
    {
        TRBSCR |= 1u << 2u;
    }

    /**
     * Clear TRBSCR's CARBI bit.
     *
     * Clear Alternative Receive Buffer Event
     */
    inline void clear_TRBSCR_CARBI() volatile
    {
        TRBSCR &= ~(1u << 2u);
    }

    /**
     * Toggle TRBSCR's CARBI bit.
     *
     * Clear Alternative Receive Buffer Event
     */
    inline void toggle_TRBSCR_CARBI() volatile
    {
        TRBSCR ^= 1u << 2u;
    }

    /**
     * Set TRBSCR's CRBERI bit.
     *
     * Clear Receive Buffer Error Event
     */
    inline void set_TRBSCR_CRBERI() volatile
    {
        TRBSCR |= 1u << 1u;
    }

    /**
     * Clear TRBSCR's CRBERI bit.
     *
     * Clear Receive Buffer Error Event
     */
    inline void clear_TRBSCR_CRBERI() volatile
    {
        TRBSCR &= ~(1u << 1u);
    }

    /**
     * Toggle TRBSCR's CRBERI bit.
     *
     * Clear Receive Buffer Error Event
     */
    inline void toggle_TRBSCR_CRBERI() volatile
    {
        TRBSCR ^= 1u << 1u;
    }

    /**
     * Set TRBSCR's CSRBI bit.
     *
     * Clear Standard Receive Buffer Event
     */
    inline void set_TRBSCR_CSRBI() volatile
    {
        TRBSCR |= 1u << 0u;
    }

    /**
     * Clear TRBSCR's CSRBI bit.
     *
     * Clear Standard Receive Buffer Event
     */
    inline void clear_TRBSCR_CSRBI() volatile
    {
        TRBSCR &= ~(1u << 0u);
    }

    /**
     * Toggle TRBSCR's CSRBI bit.
     *
     * Clear Standard Receive Buffer Event
     */
    inline void toggle_TRBSCR_CSRBI() volatile
    {
        TRBSCR ^= 1u << 0u;
    }

    /**
     * Set all of TRBSCR's bit fields.
     *
     * (write-only) Transmit/Receive Buffer Status Clear Register
     */
    inline void set_TRBSCR(
        USIC0_CH0_TRBSCR_FLUSHTB FLUSHTB, USIC0_CH0_TRBSCR_FLUSHRB FLUSHRB,
        USIC0_CH0_TRBSCR_CBDV CBDV, USIC0_CH0_TRBSCR_CTBERI CTBERI,
        USIC0_CH0_TRBSCR_CSTBI CSTBI, USIC0_CH0_TRBSCR_CARBI CARBI,
        USIC0_CH0_TRBSCR_CRBERI CRBERI, USIC0_CH0_TRBSCR_CSRBI CSRBI) volatile
    {
        uint32_t curr = TRBSCR;

        curr &= ~(0b1u << 15u);
        curr |= (std::to_underlying(FLUSHTB) & 0b1u) << 15u;
        curr &= ~(0b1u << 14u);
        curr |= (std::to_underlying(FLUSHRB) & 0b1u) << 14u;
        curr &= ~(0b1u << 10u);
        curr |= (std::to_underlying(CBDV) & 0b1u) << 10u;
        curr &= ~(0b1u << 9u);
        curr |= (std::to_underlying(CTBERI) & 0b1u) << 9u;
        curr &= ~(0b1u << 8u);
        curr |= (std::to_underlying(CSTBI) & 0b1u) << 8u;
        curr &= ~(0b1u << 2u);
        curr |= (std::to_underlying(CARBI) & 0b1u) << 2u;
        curr &= ~(0b1u << 1u);
        curr |= (std::to_underlying(CRBERI) & 0b1u) << 1u;
        curr &= ~(0b1u << 0u);
        curr |= (std::to_underlying(CSRBI) & 0b1u) << 0u;

        TRBSCR = curr;
    }

    /**
     * Get OUTR's RCI field.
     */
    inline uint8_t get_OUTR_RCI() volatile
    {
        return (OUTR >> 16u) & 0b11111u;
    }

    /**
     * Get OUTR's DSR field.
     */
    inline uint16_t get_OUTR_DSR() volatile
    {
        return (OUTR >> 0u) & 0b1111111111111111u;
    }

    /**
     * Get all of OUTR's bit fields.
     */
    inline void get_OUTR(uint8_t &RCI, uint16_t &DSR) volatile
    {
        uint32_t curr = OUTR;

        RCI = (curr >> 16u) & 0b11111u;
        DSR = (curr >> 0u) & 0b1111111111111111u;
    }

    /**
     * Get OUTDR's RCI field.
     */
    inline uint8_t get_OUTDR_RCI() volatile
    {
        return (OUTDR >> 16u) & 0b11111u;
    }

    /**
     * Get OUTDR's DSR field.
     */
    inline uint16_t get_OUTDR_DSR() volatile
    {
        return (OUTDR >> 0u) & 0b1111111111111111u;
    }

    /**
     * Get all of OUTDR's bit fields.
     */
    inline void get_OUTDR(uint8_t &RCI, uint16_t &DSR) volatile
    {
        uint32_t curr = OUTDR;

        RCI = (curr >> 16u) & 0b11111u;
        DSR = (curr >> 0u) & 0b1111111111111111u;
    }

    /**
     * Set IN's TDATA field.
     *
     * Transmit Data
     */
    inline void set_IN_TDATA(std::size_t index, uint16_t value) volatile
    {
        uint32_t curr = IN[index];

        curr &= ~(0b1111111111111111u << 0u);
        curr |= (value & 0b1111111111111111u) << 0u;

        IN[index] = curr;
    }
};

static_assert(sizeof(usic0_ch0) == usic0_ch0::size);

static volatile usic0_ch0 *const USIC0_CH0 =
    reinterpret_cast<usic0_ch0 *>(0x40030000);

static volatile usic0_ch0 *const USIC0_CH1 =
    reinterpret_cast<usic0_ch0 *>(0x40030200);

static volatile usic0_ch0 *const USIC1_CH0 =
    reinterpret_cast<usic0_ch0 *>(0x48020000);

static volatile usic0_ch0 *const USIC1_CH1 =
    reinterpret_cast<usic0_ch0 *>(0x48020200);

static volatile usic0_ch0 *const USIC2_CH0 =
    reinterpret_cast<usic0_ch0 *>(0x48024000);

static volatile usic0_ch0 *const USIC2_CH1 =
    reinterpret_cast<usic0_ch0 *>(0x48024200);

}; // namespace XMC4700
