{"vcs1":{"timestamp_begin":1731836706.045558146, "rt":1.81, "ut":0.53, "st":0.24}}
{"vcselab":{"timestamp_begin":1731836707.933548032, "rt":1.22, "ut":0.26, "st":0.12}}
{"link":{"timestamp_begin":1731836709.226671142, "rt":0.40, "ut":0.16, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731836705.406709430}
{"VCS_COMP_START_TIME": 1731836705.406709430}
{"VCS_COMP_END_TIME": 1731836715.578140889}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 331604}}
{"stitch_vcselab": {"peak_mem": 231544}}
