module module_0 (
    output [id_1 : id_1] id_2,
    input logic [id_1 : id_1] id_3,
    input id_4,
    input id_5,
    output logic id_6,
    output [id_1 : id_5] id_7,
    input [id_4 : id_5] id_8,
    input id_9
);
  id_10 id_11 (
      .id_1(id_9),
      .id_8(id_3),
      .id_1(id_7),
      .id_4(id_4),
      .id_8(id_4)
  );
  assign {id_9, id_2} = id_3;
endmodule
