Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date              : Mon Sep  2 11:59:58 2024
| Host              : prince-ThinkPad-E14-Gen-5 running 64-bit Ubuntu 24.04 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Temperature Grade : I
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule    Severity  Description                  Violations  
------  --------  ---------------------------  ----------  
RTGT-1  Advisory  RAM retargeting possibility  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.016        0.000                      0                52091        0.010        0.000                      0                52091        3.656        0.000                       0                 24576  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.156}      10.312          96.974          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            5.016        0.000                      0                52091        0.010        0.000                      0                52091        3.656        0.000                       0                 24576  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        5.016ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.656ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.016ns  (required time - arrival time)
  Source:                 design_1_i/gesture_model_0/inst/input_V_0_U/empty_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/gesture_model_0/inst/input_V_0_U/gen_buffer[0].gesture_model_input_V_0_RAM_AUTO_1R1W_memcore_U/q0_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.029ns  (logic 0.751ns (14.934%)  route 4.278ns (85.066%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 12.033 - 10.312 ) 
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.751ns (routing 0.591ns, distribution 1.160ns)
  Clock Net Delay (Destination): 1.561ns (routing 0.533ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.751     1.950    design_1_i/gesture_model_0/inst/input_V_0_U/ap_clk
    SLICE_X33Y121        FDRE                                         r  design_1_i/gesture_model_0/inst/input_V_0_U/empty_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y121        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.030 r  design_1_i/gesture_model_0/inst/input_V_0_U/empty_n_reg/Q
                         net (fo=138, routed)         0.912     2.942    design_1_i/gesture_model_0/inst/input_V_0_U/gen_buffer[0].gesture_model_input_V_0_RAM_AUTO_1R1W_memcore_U/q1_reg[0]_0
    SLICE_X38Y112        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     3.099 r  design_1_i/gesture_model_0/inst/input_V_0_U/gen_buffer[0].gesture_model_input_V_0_RAM_AUTO_1R1W_memcore_U/ram_reg_0_63_0_0_i_15/O
                         net (fo=30, routed)          0.913     4.012    design_1_i/gesture_model_0/inst/conv1d_0_U0/flow_control_loop_pipe_U/ram_reg_0_15_0_0__46_0
    SLICE_X34Y122        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.100     4.112 r  design_1_i/gesture_model_0/inst/conv1d_0_U0/flow_control_loop_pipe_U/ram_reg_0_63_0_0_i_3__0/O
                         net (fo=288, routed)         1.928     6.040    design_1_i/gesture_model_0/inst/input_V_0_U/gen_buffer[0].gesture_model_input_V_0_RAM_AUTO_1R1W_memcore_U/ram_reg_0_15_0_0__42/A0
    SLICE_X39Y114        RAMD32 (Prop_F5LUT_SLICEM_RADR0_O)
                                                      0.166     6.206 r  design_1_i/gesture_model_0/inst/input_V_0_U/gen_buffer[0].gesture_model_input_V_0_RAM_AUTO_1R1W_memcore_U/ram_reg_0_15_0_0__42/SP/O
                         net (fo=1, routed)           0.210     6.416    design_1_i/gesture_model_0/inst/input_V_0_U/gen_buffer[0].gesture_model_input_V_0_RAM_AUTO_1R1W_memcore_U/ram_reg_0_15_0_0__42_n_6
    SLICE_X39Y116        LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.159     6.575 r  design_1_i/gesture_model_0/inst/input_V_0_U/gen_buffer[0].gesture_model_input_V_0_RAM_AUTO_1R1W_memcore_U/q0[21]_i_2__0/O
                         net (fo=1, routed)           0.256     6.831    design_1_i/gesture_model_0/inst/input_V_0_U/gen_buffer[0].gesture_model_input_V_0_RAM_AUTO_1R1W_memcore_U/q0[21]_i_2__0_n_5
    SLICE_X39Y116        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     6.920 r  design_1_i/gesture_model_0/inst/input_V_0_U/gen_buffer[0].gesture_model_input_V_0_RAM_AUTO_1R1W_memcore_U/q0[21]_i_1__0/O
                         net (fo=1, routed)           0.059     6.979    design_1_i/gesture_model_0/inst/input_V_0_U/gen_buffer[0].gesture_model_input_V_0_RAM_AUTO_1R1W_memcore_U/q00__0[21]
    SLICE_X39Y116        FDRE                                         r  design_1_i/gesture_model_0/inst/input_V_0_U/gen_buffer[0].gesture_model_input_V_0_RAM_AUTO_1R1W_memcore_U/q0_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.561    12.033    design_1_i/gesture_model_0/inst/input_V_0_U/gen_buffer[0].gesture_model_input_V_0_RAM_AUTO_1R1W_memcore_U/ap_clk
    SLICE_X39Y116        FDRE                                         r  design_1_i/gesture_model_0/inst/input_V_0_U/gen_buffer[0].gesture_model_input_V_0_RAM_AUTO_1R1W_memcore_U/q0_reg[21]/C
                         clock pessimism              0.097    12.130    
                         clock uncertainty           -0.159    11.971    
    SLICE_X39Y116        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    11.996    design_1_i/gesture_model_0/inst/input_V_0_U/gen_buffer[0].gesture_model_input_V_0_RAM_AUTO_1R1W_memcore_U/q0_reg[21]
  -------------------------------------------------------------------
                         required time                         11.996    
                         arrival time                          -6.979    
  -------------------------------------------------------------------
                         slack                                  5.016    

Slack (MET) :             5.039ns  (required time - arrival time)
  Source:                 design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[18]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 2.675ns (53.552%)  route 2.320ns (46.448%))
  Logic Levels:           10  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_C_DATA=2 DSP_OUTPUT=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 11.913 - 10.312 ) 
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.686ns (routing 0.591ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.441ns (routing 0.533ns, distribution 0.908ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.686     1.885    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/aclk
    SLICE_X31Y89         FDRE                                         r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.963 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[67]/Q
                         net (fo=78, routed)          0.821     2.784    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/round_op_pr[0]
    SLICE_X27Y82         LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.133     2.917 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/i_no_versal_es1_workaround.DSP_i_11__2/O
                         net (fo=6, routed)           0.383     3.300    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/XFix_signed[56]
    SLICE_X27Y82         LUT5 (Prop_G5LUT_SLICEL_I3_O)
                                                      0.160     3.460 f  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/p_0_out_inferred__1/i_no_versal_es1_workaround.DSP_i_4/O
                         net (fo=1, routed)           0.215     3.675    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[2]
    DSP48E2_X2Y33        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[2]_B_ALU[2])
                                                      0.165     3.840 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[2]
                         net (fo=1, routed)           0.000     3.840    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<2>
    DSP48E2_X2Y33        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[2]_ALU_OUT[14])
                                                      0.541     4.381 f  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     4.381    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<14>
    DSP48E2_X2Y33        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.109     4.490 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[14]
                         net (fo=34, routed)          0.418     4.908    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[14]
    DSP48E2_X2Y34        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[14]_C_DATA[14])
                                                      0.105     5.013 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                         net (fo=2, routed)           0.000     5.013    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<14>
    DSP48E2_X2Y34        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[14]_ALU_OUT[14])
                                                      0.585     5.598 f  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     5.598    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<14>
    DSP48E2_X2Y34        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.109     5.707 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[14]
                         net (fo=34, routed)          0.483     6.190    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[18]
    DSP48E2_X2Y35        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[18]_C_DATA[18])
                                                      0.105     6.295 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[18]
                         net (fo=2, routed)           0.000     6.295    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<18>
    DSP48E2_X2Y35        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[18]_ALU_OUT[18])
                                                      0.585     6.880 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     6.880    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<18>
    DSP48E2_X2Y35        DSP_OUTPUT                                   r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.441    11.913    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK
    DSP48E2_X2Y35        DSP_OUTPUT                                   r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.150    12.062    
                         clock uncertainty           -0.159    11.903    
    DSP48E2_X2Y35        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[18])
                                                      0.015    11.918    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.918    
                         arrival time                          -6.880    
  -------------------------------------------------------------------
                         slack                                  5.039    

Slack (MET) :             5.039ns  (required time - arrival time)
  Source:                 design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[19]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 2.675ns (53.552%)  route 2.320ns (46.448%))
  Logic Levels:           10  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_C_DATA=2 DSP_OUTPUT=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 11.913 - 10.312 ) 
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.686ns (routing 0.591ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.441ns (routing 0.533ns, distribution 0.908ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.686     1.885    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/aclk
    SLICE_X31Y89         FDRE                                         r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.963 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[67]/Q
                         net (fo=78, routed)          0.821     2.784    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/round_op_pr[0]
    SLICE_X27Y82         LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.133     2.917 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/i_no_versal_es1_workaround.DSP_i_11__2/O
                         net (fo=6, routed)           0.383     3.300    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/XFix_signed[56]
    SLICE_X27Y82         LUT5 (Prop_G5LUT_SLICEL_I3_O)
                                                      0.160     3.460 f  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/p_0_out_inferred__1/i_no_versal_es1_workaround.DSP_i_4/O
                         net (fo=1, routed)           0.215     3.675    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[2]
    DSP48E2_X2Y33        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[2]_B_ALU[2])
                                                      0.165     3.840 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[2]
                         net (fo=1, routed)           0.000     3.840    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<2>
    DSP48E2_X2Y33        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[2]_ALU_OUT[14])
                                                      0.541     4.381 f  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     4.381    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<14>
    DSP48E2_X2Y33        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.109     4.490 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[14]
                         net (fo=34, routed)          0.418     4.908    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[14]
    DSP48E2_X2Y34        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[14]_C_DATA[14])
                                                      0.105     5.013 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                         net (fo=2, routed)           0.000     5.013    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<14>
    DSP48E2_X2Y34        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[14]_ALU_OUT[14])
                                                      0.585     5.598 f  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     5.598    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<14>
    DSP48E2_X2Y34        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.109     5.707 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[14]
                         net (fo=34, routed)          0.483     6.190    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[18]
    DSP48E2_X2Y35        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[18]_C_DATA[18])
                                                      0.105     6.295 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[18]
                         net (fo=2, routed)           0.000     6.295    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<18>
    DSP48E2_X2Y35        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[18]_ALU_OUT[19])
                                                      0.585     6.880 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     6.880    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<19>
    DSP48E2_X2Y35        DSP_OUTPUT                                   r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.441    11.913    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK
    DSP48E2_X2Y35        DSP_OUTPUT                                   r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.150    12.062    
                         clock uncertainty           -0.159    11.903    
    DSP48E2_X2Y35        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[19])
                                                      0.015    11.918    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.918    
                         arrival time                          -6.880    
  -------------------------------------------------------------------
                         slack                                  5.039    

Slack (MET) :             5.039ns  (required time - arrival time)
  Source:                 design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[20]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 2.675ns (53.552%)  route 2.320ns (46.448%))
  Logic Levels:           10  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_C_DATA=2 DSP_OUTPUT=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 11.913 - 10.312 ) 
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.686ns (routing 0.591ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.441ns (routing 0.533ns, distribution 0.908ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.686     1.885    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/aclk
    SLICE_X31Y89         FDRE                                         r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.963 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[67]/Q
                         net (fo=78, routed)          0.821     2.784    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/round_op_pr[0]
    SLICE_X27Y82         LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.133     2.917 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/i_no_versal_es1_workaround.DSP_i_11__2/O
                         net (fo=6, routed)           0.383     3.300    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/XFix_signed[56]
    SLICE_X27Y82         LUT5 (Prop_G5LUT_SLICEL_I3_O)
                                                      0.160     3.460 f  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/p_0_out_inferred__1/i_no_versal_es1_workaround.DSP_i_4/O
                         net (fo=1, routed)           0.215     3.675    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[2]
    DSP48E2_X2Y33        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[2]_B_ALU[2])
                                                      0.165     3.840 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[2]
                         net (fo=1, routed)           0.000     3.840    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<2>
    DSP48E2_X2Y33        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[2]_ALU_OUT[14])
                                                      0.541     4.381 f  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     4.381    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<14>
    DSP48E2_X2Y33        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.109     4.490 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[14]
                         net (fo=34, routed)          0.418     4.908    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[14]
    DSP48E2_X2Y34        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[14]_C_DATA[14])
                                                      0.105     5.013 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                         net (fo=2, routed)           0.000     5.013    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<14>
    DSP48E2_X2Y34        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[14]_ALU_OUT[14])
                                                      0.585     5.598 f  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     5.598    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<14>
    DSP48E2_X2Y34        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.109     5.707 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[14]
                         net (fo=34, routed)          0.483     6.190    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[18]
    DSP48E2_X2Y35        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[18]_C_DATA[18])
                                                      0.105     6.295 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[18]
                         net (fo=2, routed)           0.000     6.295    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<18>
    DSP48E2_X2Y35        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[18]_ALU_OUT[20])
                                                      0.585     6.880 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[20]
                         net (fo=1, routed)           0.000     6.880    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<20>
    DSP48E2_X2Y35        DSP_OUTPUT                                   r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.441    11.913    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK
    DSP48E2_X2Y35        DSP_OUTPUT                                   r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.150    12.062    
                         clock uncertainty           -0.159    11.903    
    DSP48E2_X2Y35        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[20])
                                                      0.015    11.918    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.918    
                         arrival time                          -6.880    
  -------------------------------------------------------------------
                         slack                                  5.039    

Slack (MET) :             5.039ns  (required time - arrival time)
  Source:                 design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[21]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 2.675ns (53.552%)  route 2.320ns (46.448%))
  Logic Levels:           10  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_C_DATA=2 DSP_OUTPUT=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 11.913 - 10.312 ) 
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.686ns (routing 0.591ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.441ns (routing 0.533ns, distribution 0.908ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.686     1.885    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/aclk
    SLICE_X31Y89         FDRE                                         r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.963 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[67]/Q
                         net (fo=78, routed)          0.821     2.784    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/round_op_pr[0]
    SLICE_X27Y82         LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.133     2.917 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/i_no_versal_es1_workaround.DSP_i_11__2/O
                         net (fo=6, routed)           0.383     3.300    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/XFix_signed[56]
    SLICE_X27Y82         LUT5 (Prop_G5LUT_SLICEL_I3_O)
                                                      0.160     3.460 f  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/p_0_out_inferred__1/i_no_versal_es1_workaround.DSP_i_4/O
                         net (fo=1, routed)           0.215     3.675    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[2]
    DSP48E2_X2Y33        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[2]_B_ALU[2])
                                                      0.165     3.840 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[2]
                         net (fo=1, routed)           0.000     3.840    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<2>
    DSP48E2_X2Y33        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[2]_ALU_OUT[14])
                                                      0.541     4.381 f  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     4.381    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<14>
    DSP48E2_X2Y33        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.109     4.490 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[14]
                         net (fo=34, routed)          0.418     4.908    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[14]
    DSP48E2_X2Y34        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[14]_C_DATA[14])
                                                      0.105     5.013 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                         net (fo=2, routed)           0.000     5.013    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<14>
    DSP48E2_X2Y34        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[14]_ALU_OUT[14])
                                                      0.585     5.598 f  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     5.598    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<14>
    DSP48E2_X2Y34        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.109     5.707 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[14]
                         net (fo=34, routed)          0.483     6.190    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[18]
    DSP48E2_X2Y35        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[18]_C_DATA[18])
                                                      0.105     6.295 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[18]
                         net (fo=2, routed)           0.000     6.295    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<18>
    DSP48E2_X2Y35        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[18]_ALU_OUT[21])
                                                      0.585     6.880 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[21]
                         net (fo=1, routed)           0.000     6.880    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<21>
    DSP48E2_X2Y35        DSP_OUTPUT                                   r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.441    11.913    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK
    DSP48E2_X2Y35        DSP_OUTPUT                                   r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.150    12.062    
                         clock uncertainty           -0.159    11.903    
    DSP48E2_X2Y35        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[21])
                                                      0.015    11.918    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.918    
                         arrival time                          -6.880    
  -------------------------------------------------------------------
                         slack                                  5.039    

Slack (MET) :             5.039ns  (required time - arrival time)
  Source:                 design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[22]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 2.675ns (53.552%)  route 2.320ns (46.448%))
  Logic Levels:           10  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_C_DATA=2 DSP_OUTPUT=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 11.913 - 10.312 ) 
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.686ns (routing 0.591ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.441ns (routing 0.533ns, distribution 0.908ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.686     1.885    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/aclk
    SLICE_X31Y89         FDRE                                         r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.963 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[67]/Q
                         net (fo=78, routed)          0.821     2.784    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/round_op_pr[0]
    SLICE_X27Y82         LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.133     2.917 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/i_no_versal_es1_workaround.DSP_i_11__2/O
                         net (fo=6, routed)           0.383     3.300    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/XFix_signed[56]
    SLICE_X27Y82         LUT5 (Prop_G5LUT_SLICEL_I3_O)
                                                      0.160     3.460 f  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/p_0_out_inferred__1/i_no_versal_es1_workaround.DSP_i_4/O
                         net (fo=1, routed)           0.215     3.675    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[2]
    DSP48E2_X2Y33        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[2]_B_ALU[2])
                                                      0.165     3.840 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[2]
                         net (fo=1, routed)           0.000     3.840    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<2>
    DSP48E2_X2Y33        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[2]_ALU_OUT[14])
                                                      0.541     4.381 f  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     4.381    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<14>
    DSP48E2_X2Y33        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.109     4.490 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[14]
                         net (fo=34, routed)          0.418     4.908    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[14]
    DSP48E2_X2Y34        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[14]_C_DATA[14])
                                                      0.105     5.013 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                         net (fo=2, routed)           0.000     5.013    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<14>
    DSP48E2_X2Y34        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[14]_ALU_OUT[14])
                                                      0.585     5.598 f  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     5.598    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<14>
    DSP48E2_X2Y34        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.109     5.707 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[14]
                         net (fo=34, routed)          0.483     6.190    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[18]
    DSP48E2_X2Y35        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[18]_C_DATA[18])
                                                      0.105     6.295 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[18]
                         net (fo=2, routed)           0.000     6.295    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<18>
    DSP48E2_X2Y35        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[18]_ALU_OUT[22])
                                                      0.585     6.880 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[22]
                         net (fo=1, routed)           0.000     6.880    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<22>
    DSP48E2_X2Y35        DSP_OUTPUT                                   r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.441    11.913    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK
    DSP48E2_X2Y35        DSP_OUTPUT                                   r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.150    12.062    
                         clock uncertainty           -0.159    11.903    
    DSP48E2_X2Y35        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[22])
                                                      0.015    11.918    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.918    
                         arrival time                          -6.880    
  -------------------------------------------------------------------
                         slack                                  5.039    

Slack (MET) :             5.039ns  (required time - arrival time)
  Source:                 design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[23]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 2.675ns (53.552%)  route 2.320ns (46.448%))
  Logic Levels:           10  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_C_DATA=2 DSP_OUTPUT=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 11.913 - 10.312 ) 
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.686ns (routing 0.591ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.441ns (routing 0.533ns, distribution 0.908ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.686     1.885    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/aclk
    SLICE_X31Y89         FDRE                                         r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.963 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[67]/Q
                         net (fo=78, routed)          0.821     2.784    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/round_op_pr[0]
    SLICE_X27Y82         LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.133     2.917 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/i_no_versal_es1_workaround.DSP_i_11__2/O
                         net (fo=6, routed)           0.383     3.300    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/XFix_signed[56]
    SLICE_X27Y82         LUT5 (Prop_G5LUT_SLICEL_I3_O)
                                                      0.160     3.460 f  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/p_0_out_inferred__1/i_no_versal_es1_workaround.DSP_i_4/O
                         net (fo=1, routed)           0.215     3.675    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[2]
    DSP48E2_X2Y33        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[2]_B_ALU[2])
                                                      0.165     3.840 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[2]
                         net (fo=1, routed)           0.000     3.840    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<2>
    DSP48E2_X2Y33        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[2]_ALU_OUT[14])
                                                      0.541     4.381 f  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     4.381    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<14>
    DSP48E2_X2Y33        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.109     4.490 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[14]
                         net (fo=34, routed)          0.418     4.908    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[14]
    DSP48E2_X2Y34        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[14]_C_DATA[14])
                                                      0.105     5.013 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                         net (fo=2, routed)           0.000     5.013    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<14>
    DSP48E2_X2Y34        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[14]_ALU_OUT[14])
                                                      0.585     5.598 f  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     5.598    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<14>
    DSP48E2_X2Y34        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.109     5.707 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[14]
                         net (fo=34, routed)          0.483     6.190    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[18]
    DSP48E2_X2Y35        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[18]_C_DATA[18])
                                                      0.105     6.295 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[18]
                         net (fo=2, routed)           0.000     6.295    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<18>
    DSP48E2_X2Y35        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[18]_ALU_OUT[23])
                                                      0.585     6.880 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     6.880    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<23>
    DSP48E2_X2Y35        DSP_OUTPUT                                   r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.441    11.913    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK
    DSP48E2_X2Y35        DSP_OUTPUT                                   r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.150    12.062    
                         clock uncertainty           -0.159    11.903    
    DSP48E2_X2Y35        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[23])
                                                      0.015    11.918    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.918    
                         arrival time                          -6.880    
  -------------------------------------------------------------------
                         slack                                  5.039    

Slack (MET) :             5.039ns  (required time - arrival time)
  Source:                 design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[24]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 2.675ns (53.552%)  route 2.320ns (46.448%))
  Logic Levels:           10  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_C_DATA=2 DSP_OUTPUT=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 11.913 - 10.312 ) 
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.686ns (routing 0.591ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.441ns (routing 0.533ns, distribution 0.908ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.686     1.885    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/aclk
    SLICE_X31Y89         FDRE                                         r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.963 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[67]/Q
                         net (fo=78, routed)          0.821     2.784    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/round_op_pr[0]
    SLICE_X27Y82         LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.133     2.917 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/i_no_versal_es1_workaround.DSP_i_11__2/O
                         net (fo=6, routed)           0.383     3.300    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/XFix_signed[56]
    SLICE_X27Y82         LUT5 (Prop_G5LUT_SLICEL_I3_O)
                                                      0.160     3.460 f  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/p_0_out_inferred__1/i_no_versal_es1_workaround.DSP_i_4/O
                         net (fo=1, routed)           0.215     3.675    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[2]
    DSP48E2_X2Y33        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[2]_B_ALU[2])
                                                      0.165     3.840 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[2]
                         net (fo=1, routed)           0.000     3.840    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<2>
    DSP48E2_X2Y33        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[2]_ALU_OUT[14])
                                                      0.541     4.381 f  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     4.381    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<14>
    DSP48E2_X2Y33        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.109     4.490 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[14]
                         net (fo=34, routed)          0.418     4.908    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[14]
    DSP48E2_X2Y34        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[14]_C_DATA[14])
                                                      0.105     5.013 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                         net (fo=2, routed)           0.000     5.013    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<14>
    DSP48E2_X2Y34        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[14]_ALU_OUT[14])
                                                      0.585     5.598 f  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     5.598    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<14>
    DSP48E2_X2Y34        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.109     5.707 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[14]
                         net (fo=34, routed)          0.483     6.190    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[18]
    DSP48E2_X2Y35        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[18]_C_DATA[18])
                                                      0.105     6.295 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[18]
                         net (fo=2, routed)           0.000     6.295    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<18>
    DSP48E2_X2Y35        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[18]_ALU_OUT[24])
                                                      0.585     6.880 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[24]
                         net (fo=1, routed)           0.000     6.880    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<24>
    DSP48E2_X2Y35        DSP_OUTPUT                                   r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.441    11.913    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK
    DSP48E2_X2Y35        DSP_OUTPUT                                   r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.150    12.062    
                         clock uncertainty           -0.159    11.903    
    DSP48E2_X2Y35        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[24])
                                                      0.015    11.918    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.918    
                         arrival time                          -6.880    
  -------------------------------------------------------------------
                         slack                                  5.039    

Slack (MET) :             5.039ns  (required time - arrival time)
  Source:                 design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[25]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 2.675ns (53.552%)  route 2.320ns (46.448%))
  Logic Levels:           10  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_C_DATA=2 DSP_OUTPUT=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 11.913 - 10.312 ) 
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.686ns (routing 0.591ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.441ns (routing 0.533ns, distribution 0.908ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.686     1.885    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/aclk
    SLICE_X31Y89         FDRE                                         r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.963 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[67]/Q
                         net (fo=78, routed)          0.821     2.784    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/round_op_pr[0]
    SLICE_X27Y82         LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.133     2.917 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/i_no_versal_es1_workaround.DSP_i_11__2/O
                         net (fo=6, routed)           0.383     3.300    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/XFix_signed[56]
    SLICE_X27Y82         LUT5 (Prop_G5LUT_SLICEL_I3_O)
                                                      0.160     3.460 f  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/p_0_out_inferred__1/i_no_versal_es1_workaround.DSP_i_4/O
                         net (fo=1, routed)           0.215     3.675    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[2]
    DSP48E2_X2Y33        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[2]_B_ALU[2])
                                                      0.165     3.840 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[2]
                         net (fo=1, routed)           0.000     3.840    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<2>
    DSP48E2_X2Y33        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[2]_ALU_OUT[14])
                                                      0.541     4.381 f  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     4.381    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<14>
    DSP48E2_X2Y33        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.109     4.490 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[14]
                         net (fo=34, routed)          0.418     4.908    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[14]
    DSP48E2_X2Y34        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[14]_C_DATA[14])
                                                      0.105     5.013 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                         net (fo=2, routed)           0.000     5.013    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<14>
    DSP48E2_X2Y34        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[14]_ALU_OUT[14])
                                                      0.585     5.598 f  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     5.598    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<14>
    DSP48E2_X2Y34        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.109     5.707 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[14]
                         net (fo=34, routed)          0.483     6.190    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[18]
    DSP48E2_X2Y35        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[18]_C_DATA[18])
                                                      0.105     6.295 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[18]
                         net (fo=2, routed)           0.000     6.295    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<18>
    DSP48E2_X2Y35        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[18]_ALU_OUT[25])
                                                      0.585     6.880 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[25]
                         net (fo=1, routed)           0.000     6.880    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<25>
    DSP48E2_X2Y35        DSP_OUTPUT                                   r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.441    11.913    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK
    DSP48E2_X2Y35        DSP_OUTPUT                                   r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.150    12.062    
                         clock uncertainty           -0.159    11.903    
    DSP48E2_X2Y35        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[25])
                                                      0.015    11.918    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.918    
                         arrival time                          -6.880    
  -------------------------------------------------------------------
                         slack                                  5.039    

Slack (MET) :             5.039ns  (required time - arrival time)
  Source:                 design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[26]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 2.675ns (53.552%)  route 2.320ns (46.448%))
  Logic Levels:           10  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_C_DATA=2 DSP_OUTPUT=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 11.913 - 10.312 ) 
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.686ns (routing 0.591ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.441ns (routing 0.533ns, distribution 0.908ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.686     1.885    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/aclk
    SLICE_X31Y89         FDRE                                         r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.963 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[67]/Q
                         net (fo=78, routed)          0.821     2.784    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/round_op_pr[0]
    SLICE_X27Y82         LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.133     2.917 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/i_no_versal_es1_workaround.DSP_i_11__2/O
                         net (fo=6, routed)           0.383     3.300    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/XFix_signed[56]
    SLICE_X27Y82         LUT5 (Prop_G5LUT_SLICEL_I3_O)
                                                      0.160     3.460 f  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/p_0_out_inferred__1/i_no_versal_es1_workaround.DSP_i_4/O
                         net (fo=1, routed)           0.215     3.675    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[2]
    DSP48E2_X2Y33        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[2]_B_ALU[2])
                                                      0.165     3.840 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[2]
                         net (fo=1, routed)           0.000     3.840    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<2>
    DSP48E2_X2Y33        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[2]_ALU_OUT[14])
                                                      0.541     4.381 f  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     4.381    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<14>
    DSP48E2_X2Y33        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.109     4.490 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[14]
                         net (fo=34, routed)          0.418     4.908    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[14]
    DSP48E2_X2Y34        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[14]_C_DATA[14])
                                                      0.105     5.013 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                         net (fo=2, routed)           0.000     5.013    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<14>
    DSP48E2_X2Y34        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[14]_ALU_OUT[14])
                                                      0.585     5.598 f  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     5.598    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<14>
    DSP48E2_X2Y34        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.109     5.707 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[14]
                         net (fo=34, routed)          0.483     6.190    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[18]
    DSP48E2_X2Y35        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[18]_C_DATA[18])
                                                      0.105     6.295 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[18]
                         net (fo=2, routed)           0.000     6.295    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<18>
    DSP48E2_X2Y35        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[18]_ALU_OUT[26])
                                                      0.585     6.880 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[26]
                         net (fo=1, routed)           0.000     6.880    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<26>
    DSP48E2_X2Y35        DSP_OUTPUT                                   r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.441    11.913    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK
    DSP48E2_X2Y35        DSP_OUTPUT                                   r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.150    12.062    
                         clock uncertainty           -0.159    11.903    
    DSP48E2_X2Y35        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[26])
                                                      0.015    11.918    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.918    
                         arrival time                          -6.880    
  -------------------------------------------------------------------
                         slack                                  5.039    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.058ns (33.721%)  route 0.114ns (66.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.864ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.452ns (routing 0.533ns, distribution 0.919ns)
  Clock Net Delay (Destination): 1.665ns (routing 0.591ns, distribution 1.074ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.452     1.612    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X6Y139         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y139         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.670 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]/Q
                         net (fo=1, routed)           0.114     1.784    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Q[59]
    SLICE_X8Y136         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.665     1.864    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X8Y136         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[31]/C
                         clock pessimism             -0.151     1.713    
    SLICE_X8Y136         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.775    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_298/sdiv_42ns_24s_42_46_1_U110/gesture_model_sdiv_42ns_24s_42_46_1_divider_u/loop[23].divisor_tmp_reg[24][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_298/sdiv_42ns_24s_42_46_1_U110/gesture_model_sdiv_42ns_24s_42_46_1_divider_u/loop[24].divisor_tmp_reg[25][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.059ns (45.382%)  route 0.071ns (54.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.864ns
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Net Delay (Source):      1.446ns (routing 0.533ns, distribution 0.913ns)
  Clock Net Delay (Destination): 1.665ns (routing 0.591ns, distribution 1.074ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.446     1.606    design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_298/sdiv_42ns_24s_42_46_1_U110/gesture_model_sdiv_42ns_24s_42_46_1_divider_u/ap_clk
    SLICE_X21Y48         FDRE                                         r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_298/sdiv_42ns_24s_42_46_1_U110/gesture_model_sdiv_42ns_24s_42_46_1_divider_u/loop[23].divisor_tmp_reg[24][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.665 r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_298/sdiv_42ns_24s_42_46_1_U110/gesture_model_sdiv_42ns_24s_42_46_1_divider_u/loop[23].divisor_tmp_reg[24][3]/Q
                         net (fo=2, routed)           0.071     1.736    design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_298/sdiv_42ns_24s_42_46_1_U110/gesture_model_sdiv_42ns_24s_42_46_1_divider_u/loop[23].divisor_tmp_reg[24]_48[3]
    SLICE_X21Y47         FDRE                                         r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_298/sdiv_42ns_24s_42_46_1_U110/gesture_model_sdiv_42ns_24s_42_46_1_divider_u/loop[24].divisor_tmp_reg[25][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.665     1.864    design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_298/sdiv_42ns_24s_42_46_1_U110/gesture_model_sdiv_42ns_24s_42_46_1_divider_u/ap_clk
    SLICE_X21Y47         FDRE                                         r  design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_298/sdiv_42ns_24s_42_46_1_U110/gesture_model_sdiv_42ns_24s_42_46_1_divider_u/loop[24].divisor_tmp_reg[25][3]/C
                         clock pessimism             -0.200     1.664    
    SLICE_X21Y47         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.726    design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_298/sdiv_42ns_24s_42_46_1_U110/gesture_model_sdiv_42ns_24s_42_46_1_divider_u/loop[24].divisor_tmp_reg[25][3]
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/gesture_model_0/inst/batch_normalization_0_U0/sdiv_43s_24s_43_47_1_U23/gesture_model_sdiv_43s_24s_43_47_1_divider_u/loop[35].divisor_tmp_reg[36][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/gesture_model_0/inst/batch_normalization_0_U0/sdiv_43s_24s_43_47_1_U23/gesture_model_sdiv_43s_24s_43_47_1_divider_u/loop[36].divisor_tmp_reg[37][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.058ns (33.642%)  route 0.114ns (66.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.474ns (routing 0.533ns, distribution 0.941ns)
  Clock Net Delay (Destination): 1.686ns (routing 0.591ns, distribution 1.095ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.474     1.634    design_1_i/gesture_model_0/inst/batch_normalization_0_U0/sdiv_43s_24s_43_47_1_U23/gesture_model_sdiv_43s_24s_43_47_1_divider_u/ap_clk
    SLICE_X24Y162        FDRE                                         r  design_1_i/gesture_model_0/inst/batch_normalization_0_U0/sdiv_43s_24s_43_47_1_U23/gesture_model_sdiv_43s_24s_43_47_1_divider_u/loop[35].divisor_tmp_reg[36][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y162        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.692 r  design_1_i/gesture_model_0/inst/batch_normalization_0_U0/sdiv_43s_24s_43_47_1_U23/gesture_model_sdiv_43s_24s_43_47_1_divider_u/loop[35].divisor_tmp_reg[36][5]/Q
                         net (fo=2, routed)           0.114     1.807    design_1_i/gesture_model_0/inst/batch_normalization_0_U0/sdiv_43s_24s_43_47_1_U23/gesture_model_sdiv_43s_24s_43_47_1_divider_u/loop[35].divisor_tmp_reg[36]_71[5]
    SLICE_X22Y161        FDRE                                         r  design_1_i/gesture_model_0/inst/batch_normalization_0_U0/sdiv_43s_24s_43_47_1_U23/gesture_model_sdiv_43s_24s_43_47_1_divider_u/loop[36].divisor_tmp_reg[37][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.686     1.885    design_1_i/gesture_model_0/inst/batch_normalization_0_U0/sdiv_43s_24s_43_47_1_U23/gesture_model_sdiv_43s_24s_43_47_1_divider_u/ap_clk
    SLICE_X22Y161        FDRE                                         r  design_1_i/gesture_model_0/inst/batch_normalization_0_U0/sdiv_43s_24s_43_47_1_U23/gesture_model_sdiv_43s_24s_43_47_1_divider_u/loop[36].divisor_tmp_reg[37][5]/C
                         clock pessimism             -0.151     1.734    
    SLICE_X22Y161        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     1.796    design_1_i/gesture_model_0/inst/batch_normalization_0_U0/sdiv_43s_24s_43_47_1_U23/gesture_model_sdiv_43s_24s_43_47_1_divider_u/loop[36].divisor_tmp_reg[37][5]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.061ns (29.926%)  route 0.143ns (70.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.824ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      1.409ns (routing 0.533ns, distribution 0.876ns)
  Clock Net Delay (Destination): 1.625ns (routing 0.591ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.409     1.569    design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X12Y113        FDRE                                         r  design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y113        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.630 r  design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=23, routed)          0.143     1.773    design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRH0
    SLICE_X14Y114        RAMD32                                       r  design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.625     1.824    design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X14Y114        RAMD32                                       r  design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA/CLK
                         clock pessimism             -0.147     1.677    
    SLICE_X14Y114        RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR0)
                                                      0.085     1.762    design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.061ns (29.926%)  route 0.143ns (70.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.824ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      1.409ns (routing 0.533ns, distribution 0.876ns)
  Clock Net Delay (Destination): 1.625ns (routing 0.591ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.409     1.569    design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X12Y113        FDRE                                         r  design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y113        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.630 r  design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=23, routed)          0.143     1.773    design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRH0
    SLICE_X14Y114        RAMD32                                       r  design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.625     1.824    design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X14Y114        RAMD32                                       r  design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA_D1/CLK
                         clock pessimism             -0.147     1.677    
    SLICE_X14Y114        RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR0)
                                                      0.085     1.762    design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.061ns (29.926%)  route 0.143ns (70.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.824ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      1.409ns (routing 0.533ns, distribution 0.876ns)
  Clock Net Delay (Destination): 1.625ns (routing 0.591ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.409     1.569    design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X12Y113        FDRE                                         r  design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y113        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.630 r  design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=23, routed)          0.143     1.773    design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRH0
    SLICE_X14Y114        RAMD32                                       r  design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.625     1.824    design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X14Y114        RAMD32                                       r  design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB/CLK
                         clock pessimism             -0.147     1.677    
    SLICE_X14Y114        RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR0)
                                                      0.085     1.762    design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.061ns (29.926%)  route 0.143ns (70.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.824ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      1.409ns (routing 0.533ns, distribution 0.876ns)
  Clock Net Delay (Destination): 1.625ns (routing 0.591ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.409     1.569    design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X12Y113        FDRE                                         r  design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y113        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.630 r  design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=23, routed)          0.143     1.773    design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRH0
    SLICE_X14Y114        RAMD32                                       r  design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.625     1.824    design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X14Y114        RAMD32                                       r  design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB_D1/CLK
                         clock pessimism             -0.147     1.677    
    SLICE_X14Y114        RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR0)
                                                      0.085     1.762    design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.061ns (29.926%)  route 0.143ns (70.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.824ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      1.409ns (routing 0.533ns, distribution 0.876ns)
  Clock Net Delay (Destination): 1.625ns (routing 0.591ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.409     1.569    design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X12Y113        FDRE                                         r  design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y113        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.630 r  design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=23, routed)          0.143     1.773    design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRH0
    SLICE_X14Y114        RAMD32                                       r  design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.625     1.824    design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X14Y114        RAMD32                                       r  design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC/CLK
                         clock pessimism             -0.147     1.677    
    SLICE_X14Y114        RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR0)
                                                      0.085     1.762    design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.061ns (29.926%)  route 0.143ns (70.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.824ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      1.409ns (routing 0.533ns, distribution 0.876ns)
  Clock Net Delay (Destination): 1.625ns (routing 0.591ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.409     1.569    design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X12Y113        FDRE                                         r  design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y113        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.630 r  design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=23, routed)          0.143     1.773    design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRH0
    SLICE_X14Y114        RAMD32                                       r  design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.625     1.824    design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X14Y114        RAMD32                                       r  design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC_D1/CLK
                         clock pessimism             -0.147     1.677    
    SLICE_X14Y114        RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR0)
                                                      0.085     1.762    design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMD/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.061ns (29.926%)  route 0.143ns (70.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.824ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      1.409ns (routing 0.533ns, distribution 0.876ns)
  Clock Net Delay (Destination): 1.625ns (routing 0.591ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.409     1.569    design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X12Y113        FDRE                                         r  design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y113        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.630 r  design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=23, routed)          0.143     1.773    design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRH0
    SLICE_X14Y114        RAMD32                                       r  design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.625     1.824    design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X14Y114        RAMD32                                       r  design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMD/CLK
                         clock pessimism             -0.147     1.677    
    SLICE_X14Y114        RAMD32 (Hold_D5LUT_SLICEM_CLK_WADR0)
                                                      0.085     1.762    design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMD
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.156 }
Period(ns):         10.312
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP2ACLK     n/a            3.000         10.312      7.312      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     PS8/SAXIGP6RCLK     n/a            3.000         10.312      7.312      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6RCLK
Min Period        n/a     PS8/SAXIGP6WCLK     n/a            3.000         10.312      7.312      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.312      8.743      RAMB36_X1Y29  design_1_i/gesture_model_0/inst/batch_norm_out_0_V_U/gen_buffer[0].gesture_model_batch_norm_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         10.312      8.743      RAMB18_X2Y56  design_1_i/gesture_model_0/inst/batch_norm_out_0_V_U/gen_buffer[0].gesture_model_batch_norm_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.312      8.743      RAMB36_X2Y29  design_1_i/gesture_model_0/inst/batch_norm_out_0_V_U/gen_buffer[1].gesture_model_batch_norm_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         10.312      8.743      RAMB18_X2Y57  design_1_i/gesture_model_0/inst/batch_norm_out_0_V_U/gen_buffer[1].gesture_model_batch_norm_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.312      8.743      RAMB36_X3Y26  design_1_i/gesture_model_0/inst/conv1d_out_0_V_U/gesture_model_conv1d_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.312      8.743      RAMB36_X3Y27  design_1_i/gesture_model_0/inst/conv1d_out_0_V_U/gesture_model_conv1d_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.312      8.743      RAMB36_X3Y28  design_1_i/gesture_model_0/inst/conv1d_out_0_V_U/gesture_model_conv1d_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg_bram_2/CLKARDCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK     n/a            1.500         5.156       3.656      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK     n/a            1.500         5.156       3.656      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    PS8/SAXIGP6RCLK     n/a            1.500         5.156       3.656      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6RCLK
Low Pulse Width   Fast    PS8/SAXIGP6RCLK     n/a            1.500         5.156       3.656      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6RCLK
Low Pulse Width   Slow    PS8/SAXIGP6WCLK     n/a            1.500         5.156       3.656      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6WCLK
Low Pulse Width   Fast    PS8/SAXIGP6WCLK     n/a            1.500         5.156       3.656      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6WCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.156       4.614      RAMB36_X1Y24  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.156       4.614      RAMB36_X1Y24  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.156       4.614      RAMB36_X1Y24  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.156       4.614      RAMB36_X1Y24  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK     n/a            1.500         5.156       3.656      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK     n/a            1.500         5.156       3.656      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    PS8/SAXIGP6RCLK     n/a            1.500         5.156       3.656      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6RCLK
High Pulse Width  Fast    PS8/SAXIGP6RCLK     n/a            1.500         5.156       3.656      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6RCLK
High Pulse Width  Slow    PS8/SAXIGP6WCLK     n/a            1.500         5.156       3.656      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6WCLK
High Pulse Width  Fast    PS8/SAXIGP6WCLK     n/a            1.500         5.156       3.656      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6WCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.156       4.614      RAMB36_X1Y24  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.156       4.614      RAMB36_X1Y24  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.156       4.614      RAMB36_X1Y24  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.156       4.614      RAMB36_X1Y24  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.151ns  (logic 0.152ns (13.206%)  route 0.999ns (86.794%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.440ns (routing 0.533ns, distribution 0.907ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.715     0.715    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X14Y157        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     0.867 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.284     1.151    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X14Y157        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.440     1.600    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X14Y157        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.548ns  (logic 0.061ns (11.131%)  route 0.487ns (88.869%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.021ns (routing 0.365ns, distribution 0.656ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.372     0.372    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X14Y157        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.061     0.433 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.115     0.548    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X14Y157        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.021     1.159    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X14Y157        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.809ns  (logic 0.202ns (7.191%)  route 2.607ns (92.809%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.580ns
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.651ns (routing 0.591ns, distribution 1.060ns)
  Clock Net Delay (Destination): 1.420ns (routing 0.533ns, distribution 0.887ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.651     1.850    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y158        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y158        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.929 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=577, routed)         2.458     4.387    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X18Y106        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     4.510 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.149     4.659    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X18Y106        FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.420     1.580    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X18Y106        FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.075ns  (logic 0.079ns (7.351%)  route 0.996ns (92.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.594ns (routing 0.591ns, distribution 1.003ns)
  Clock Net Delay (Destination): 1.415ns (routing 0.533ns, distribution 0.882ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.594     1.793    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y104        FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y104        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.872 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.996     2.868    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X8Y116         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.415     1.575    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X8Y116         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.075ns  (logic 0.079ns (7.351%)  route 0.996ns (92.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.594ns (routing 0.591ns, distribution 1.003ns)
  Clock Net Delay (Destination): 1.415ns (routing 0.533ns, distribution 0.882ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.594     1.793    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y104        FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y104        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.872 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.996     2.868    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X8Y116         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.415     1.575    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X8Y116         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.075ns  (logic 0.079ns (7.351%)  route 0.996ns (92.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.594ns (routing 0.591ns, distribution 1.003ns)
  Clock Net Delay (Destination): 1.415ns (routing 0.533ns, distribution 0.882ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.594     1.793    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y104        FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y104        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.872 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.996     2.868    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X8Y116         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.415     1.575    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X8Y116         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.047ns  (logic 0.079ns (7.546%)  route 0.968ns (92.454%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.594ns (routing 0.591ns, distribution 1.003ns)
  Clock Net Delay (Destination): 1.403ns (routing 0.533ns, distribution 0.870ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.594     1.793    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y104        FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y104        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.872 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.968     2.840    design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X11Y109        FDCE                                         f  design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.403     1.563    design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X11Y109        FDCE                                         r  design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.047ns  (logic 0.079ns (7.546%)  route 0.968ns (92.454%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.594ns (routing 0.591ns, distribution 1.003ns)
  Clock Net Delay (Destination): 1.403ns (routing 0.533ns, distribution 0.870ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.594     1.793    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y104        FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y104        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.872 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.968     2.840    design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X11Y109        FDCE                                         f  design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.403     1.563    design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X11Y109        FDCE                                         r  design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.047ns  (logic 0.079ns (7.546%)  route 0.968ns (92.454%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.594ns (routing 0.591ns, distribution 1.003ns)
  Clock Net Delay (Destination): 1.403ns (routing 0.533ns, distribution 0.870ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.594     1.793    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y104        FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y104        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.872 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.968     2.840    design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X11Y109        FDCE                                         f  design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.403     1.563    design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X11Y109        FDCE                                         r  design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.998ns  (logic 0.079ns (7.918%)  route 0.919ns (92.082%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.594ns (routing 0.591ns, distribution 1.003ns)
  Clock Net Delay (Destination): 1.412ns (routing 0.533ns, distribution 0.879ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.594     1.793    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y104        FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y104        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.872 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.919     2.791    design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X13Y113        FDCE                                         f  design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.412     1.572    design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X13Y113        FDCE                                         r  design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.998ns  (logic 0.079ns (7.918%)  route 0.919ns (92.082%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.594ns (routing 0.591ns, distribution 1.003ns)
  Clock Net Delay (Destination): 1.412ns (routing 0.533ns, distribution 0.879ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.594     1.793    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y104        FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y104        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.872 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.919     2.791    design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X13Y113        FDCE                                         f  design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.412     1.572    design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X13Y113        FDCE                                         r  design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.998ns  (logic 0.079ns (7.918%)  route 0.919ns (92.082%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.594ns (routing 0.591ns, distribution 1.003ns)
  Clock Net Delay (Destination): 1.412ns (routing 0.533ns, distribution 0.879ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.594     1.793    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y104        FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y104        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.872 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.919     2.791    design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X13Y113        FDCE                                         f  design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.412     1.572    design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X13Y113        FDCE                                         r  design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.039ns (14.167%)  route 0.236ns (85.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.158ns
    Source Clock Delay      (SCD):    1.014ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.903ns (routing 0.324ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.020ns (routing 0.365ns, distribution 0.655ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       0.903     1.014    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y158        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y158        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.053 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=577, routed)         0.236     1.289    design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X6Y149         FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.020     1.158    design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X6Y149         FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.039ns (13.994%)  route 0.240ns (86.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.165ns
    Source Clock Delay      (SCD):    1.014ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.903ns (routing 0.324ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.027ns (routing 0.365ns, distribution 0.662ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       0.903     1.014    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y158        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y158        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.053 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=577, routed)         0.240     1.292    design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X8Y144         FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.027     1.165    design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X8Y144         FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.039ns (12.600%)  route 0.271ns (87.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.136ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.878ns (routing 0.324ns, distribution 0.554ns)
  Clock Net Delay (Destination): 0.998ns (routing 0.365ns, distribution 0.633ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       0.878     0.989    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y104        FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y104        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.028 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.271     1.299    design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X6Y103         FDCE                                         f  design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       0.998     1.136    design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X6Y103         FDCE                                         r  design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.039ns (12.600%)  route 0.271ns (87.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.136ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.878ns (routing 0.324ns, distribution 0.554ns)
  Clock Net Delay (Destination): 0.998ns (routing 0.365ns, distribution 0.633ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       0.878     0.989    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y104        FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y104        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.028 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.271     1.299    design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X6Y103         FDCE                                         f  design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       0.998     1.136    design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X6Y103         FDCE                                         r  design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.039ns (12.600%)  route 0.271ns (87.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.136ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.878ns (routing 0.324ns, distribution 0.554ns)
  Clock Net Delay (Destination): 0.998ns (routing 0.365ns, distribution 0.633ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       0.878     0.989    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y104        FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y104        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.028 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.271     1.299    design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X6Y103         FDCE                                         f  design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       0.998     1.136    design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X6Y103         FDCE                                         r  design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.343ns  (logic 0.039ns (11.355%)  route 0.304ns (88.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.128ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.878ns (routing 0.324ns, distribution 0.554ns)
  Clock Net Delay (Destination): 0.990ns (routing 0.365ns, distribution 0.625ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       0.878     0.989    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y104        FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y104        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.028 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.304     1.332    design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y98          FDCE                                         f  design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       0.990     1.128    design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y98          FDCE                                         r  design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.343ns  (logic 0.039ns (11.355%)  route 0.304ns (88.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.128ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.878ns (routing 0.324ns, distribution 0.554ns)
  Clock Net Delay (Destination): 0.990ns (routing 0.365ns, distribution 0.625ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       0.878     0.989    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y104        FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y104        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.028 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.304     1.332    design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y98          FDCE                                         f  design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       0.990     1.128    design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y98          FDCE                                         r  design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.343ns  (logic 0.039ns (11.355%)  route 0.304ns (88.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.128ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.878ns (routing 0.324ns, distribution 0.554ns)
  Clock Net Delay (Destination): 0.990ns (routing 0.365ns, distribution 0.625ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       0.878     0.989    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y104        FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y104        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.028 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.304     1.332    design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y98          FDCE                                         f  design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       0.990     1.128    design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y98          FDCE                                         r  design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.039ns (11.346%)  route 0.305ns (88.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.139ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.878ns (routing 0.324ns, distribution 0.554ns)
  Clock Net Delay (Destination): 1.001ns (routing 0.365ns, distribution 0.636ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       0.878     0.989    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y104        FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y104        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.028 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.305     1.333    design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X10Y112        FDCE                                         f  design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.001     1.139    design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X10Y112        FDCE                                         r  design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.039ns (11.346%)  route 0.305ns (88.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.139ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.878ns (routing 0.324ns, distribution 0.554ns)
  Clock Net Delay (Destination): 1.001ns (routing 0.365ns, distribution 0.636ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       0.878     0.989    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y104        FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y104        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.028 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.305     1.333    design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X10Y112        FDCE                                         f  design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.001     1.139    design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X10Y112        FDCE                                         r  design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay           165 Endpoints
Min Delay           165 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[47]
                            (internal pin)
  Destination:            design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.219ns  (logic 1.066ns (33.111%)  route 2.153ns (66.889%))
  Logic Levels:           5  (DSP_ALU=1 DSP_OUTPUT=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.557ns (routing 0.533ns, distribution 1.024ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y26        DSP_C_DATA                   0.000     0.000 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[47]
                         net (fo=2, routed)           0.000     0.000    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<47>
    DSP48E2_X3Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[47]_ALU_OUT[47])
                                                      0.585     0.585 f  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     0.585    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     0.694 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=12, routed)          0.863     1.557    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X32Y67         LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.133     1.690 f  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/opt_has_pipe.first_q[62]_i_5/O
                         net (fo=2, routed)           0.163     1.853    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.first_q_reg[50]_0
    SLICE_X31Y67         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.090     1.943 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.first_q[62]_i_3/O
                         net (fo=2, routed)           0.118     2.061    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q_reg[50]
    SLICE_X31Y65         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.149     2.210 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/result_delay/i_pipe/opt_has_pipe.first_q[50]_i_1/O
                         net (fo=51, routed)          1.010     3.219    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[50]_0
    SLICE_X38Y61         FDRE                                         r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.557     1.717    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/aclk
    SLICE_X38Y61         FDRE                                         r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[19]/C

Slack:                    inf
  Source:                 design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[47]
                            (internal pin)
  Destination:            design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.219ns  (logic 1.066ns (33.111%)  route 2.153ns (66.889%))
  Logic Levels:           5  (DSP_ALU=1 DSP_OUTPUT=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.557ns (routing 0.533ns, distribution 1.024ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y26        DSP_C_DATA                   0.000     0.000 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[47]
                         net (fo=2, routed)           0.000     0.000    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<47>
    DSP48E2_X3Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[47]_ALU_OUT[47])
                                                      0.585     0.585 f  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     0.585    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     0.694 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=12, routed)          0.863     1.557    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X32Y67         LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.133     1.690 f  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/opt_has_pipe.first_q[62]_i_5/O
                         net (fo=2, routed)           0.163     1.853    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.first_q_reg[50]_0
    SLICE_X31Y67         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.090     1.943 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.first_q[62]_i_3/O
                         net (fo=2, routed)           0.118     2.061    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q_reg[50]
    SLICE_X31Y65         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.149     2.210 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/result_delay/i_pipe/opt_has_pipe.first_q[50]_i_1/O
                         net (fo=51, routed)          1.010     3.219    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[50]_0
    SLICE_X38Y61         FDRE                                         r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.557     1.717    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/aclk
    SLICE_X38Y61         FDRE                                         r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[20]/C

Slack:                    inf
  Source:                 design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[47]
                            (internal pin)
  Destination:            design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.219ns  (logic 1.066ns (33.111%)  route 2.153ns (66.889%))
  Logic Levels:           5  (DSP_ALU=1 DSP_OUTPUT=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.557ns (routing 0.533ns, distribution 1.024ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y26        DSP_C_DATA                   0.000     0.000 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[47]
                         net (fo=2, routed)           0.000     0.000    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<47>
    DSP48E2_X3Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[47]_ALU_OUT[47])
                                                      0.585     0.585 f  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     0.585    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     0.694 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=12, routed)          0.863     1.557    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X32Y67         LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.133     1.690 f  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/opt_has_pipe.first_q[62]_i_5/O
                         net (fo=2, routed)           0.163     1.853    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.first_q_reg[50]_0
    SLICE_X31Y67         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.090     1.943 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.first_q[62]_i_3/O
                         net (fo=2, routed)           0.118     2.061    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q_reg[50]
    SLICE_X31Y65         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.149     2.210 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/result_delay/i_pipe/opt_has_pipe.first_q[50]_i_1/O
                         net (fo=51, routed)          1.010     3.219    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[50]_0
    SLICE_X38Y61         FDRE                                         r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.557     1.717    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/aclk
    SLICE_X38Y61         FDRE                                         r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[23]/C

Slack:                    inf
  Source:                 design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[47]
                            (internal pin)
  Destination:            design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.219ns  (logic 1.066ns (33.111%)  route 2.153ns (66.889%))
  Logic Levels:           5  (DSP_ALU=1 DSP_OUTPUT=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.557ns (routing 0.533ns, distribution 1.024ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y26        DSP_C_DATA                   0.000     0.000 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[47]
                         net (fo=2, routed)           0.000     0.000    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<47>
    DSP48E2_X3Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[47]_ALU_OUT[47])
                                                      0.585     0.585 f  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     0.585    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     0.694 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=12, routed)          0.863     1.557    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X32Y67         LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.133     1.690 f  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/opt_has_pipe.first_q[62]_i_5/O
                         net (fo=2, routed)           0.163     1.853    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.first_q_reg[50]_0
    SLICE_X31Y67         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.090     1.943 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.first_q[62]_i_3/O
                         net (fo=2, routed)           0.118     2.061    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q_reg[50]
    SLICE_X31Y65         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.149     2.210 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/result_delay/i_pipe/opt_has_pipe.first_q[50]_i_1/O
                         net (fo=51, routed)          1.010     3.219    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[50]_0
    SLICE_X38Y61         FDRE                                         r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.557     1.717    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/aclk
    SLICE_X38Y61         FDRE                                         r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[25]/C

Slack:                    inf
  Source:                 design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[47]
                            (internal pin)
  Destination:            design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.219ns  (logic 1.066ns (33.111%)  route 2.153ns (66.889%))
  Logic Levels:           5  (DSP_ALU=1 DSP_OUTPUT=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.557ns (routing 0.533ns, distribution 1.024ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y26        DSP_C_DATA                   0.000     0.000 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[47]
                         net (fo=2, routed)           0.000     0.000    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<47>
    DSP48E2_X3Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[47]_ALU_OUT[47])
                                                      0.585     0.585 f  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     0.585    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     0.694 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=12, routed)          0.863     1.557    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X32Y67         LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.133     1.690 f  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/opt_has_pipe.first_q[62]_i_5/O
                         net (fo=2, routed)           0.163     1.853    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.first_q_reg[50]_0
    SLICE_X31Y67         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.090     1.943 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.first_q[62]_i_3/O
                         net (fo=2, routed)           0.118     2.061    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q_reg[50]
    SLICE_X31Y65         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.149     2.210 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/result_delay/i_pipe/opt_has_pipe.first_q[50]_i_1/O
                         net (fo=51, routed)          1.010     3.219    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[50]_0
    SLICE_X38Y61         FDRE                                         r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.557     1.717    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/aclk
    SLICE_X38Y61         FDRE                                         r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[26]/C

Slack:                    inf
  Source:                 design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[47]
                            (internal pin)
  Destination:            design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[41]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.219ns  (logic 1.066ns (33.111%)  route 2.153ns (66.889%))
  Logic Levels:           5  (DSP_ALU=1 DSP_OUTPUT=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.557ns (routing 0.533ns, distribution 1.024ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y26        DSP_C_DATA                   0.000     0.000 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[47]
                         net (fo=2, routed)           0.000     0.000    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<47>
    DSP48E2_X3Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[47]_ALU_OUT[47])
                                                      0.585     0.585 f  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     0.585    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     0.694 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=12, routed)          0.863     1.557    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X32Y67         LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.133     1.690 f  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/opt_has_pipe.first_q[62]_i_5/O
                         net (fo=2, routed)           0.163     1.853    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.first_q_reg[50]_0
    SLICE_X31Y67         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.090     1.943 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.first_q[62]_i_3/O
                         net (fo=2, routed)           0.118     2.061    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q_reg[50]
    SLICE_X31Y65         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.149     2.210 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/result_delay/i_pipe/opt_has_pipe.first_q[50]_i_1/O
                         net (fo=51, routed)          1.010     3.219    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[50]_0
    SLICE_X38Y61         FDRE                                         r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[41]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.557     1.717    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/aclk
    SLICE_X38Y61         FDRE                                         r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[41]/C

Slack:                    inf
  Source:                 design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[47]
                            (internal pin)
  Destination:            design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.219ns  (logic 1.066ns (33.111%)  route 2.153ns (66.889%))
  Logic Levels:           5  (DSP_ALU=1 DSP_OUTPUT=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.557ns (routing 0.533ns, distribution 1.024ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y26        DSP_C_DATA                   0.000     0.000 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[47]
                         net (fo=2, routed)           0.000     0.000    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<47>
    DSP48E2_X3Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[47]_ALU_OUT[47])
                                                      0.585     0.585 f  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     0.585    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     0.694 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=12, routed)          0.863     1.557    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X32Y67         LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.133     1.690 f  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/opt_has_pipe.first_q[62]_i_5/O
                         net (fo=2, routed)           0.163     1.853    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.first_q_reg[50]_0
    SLICE_X31Y67         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.090     1.943 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.first_q[62]_i_3/O
                         net (fo=2, routed)           0.118     2.061    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q_reg[50]
    SLICE_X31Y65         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.149     2.210 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/result_delay/i_pipe/opt_has_pipe.first_q[50]_i_1/O
                         net (fo=51, routed)          1.010     3.219    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[50]_0
    SLICE_X38Y61         FDRE                                         r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.557     1.717    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/aclk
    SLICE_X38Y61         FDRE                                         r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[47]
                            (internal pin)
  Destination:            design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.164ns  (logic 1.066ns (33.694%)  route 2.098ns (66.306%))
  Logic Levels:           5  (DSP_ALU=1 DSP_OUTPUT=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.567ns (routing 0.533ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y26        DSP_C_DATA                   0.000     0.000 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[47]
                         net (fo=2, routed)           0.000     0.000    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<47>
    DSP48E2_X3Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[47]_ALU_OUT[47])
                                                      0.585     0.585 f  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     0.585    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     0.694 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=12, routed)          0.863     1.557    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X32Y67         LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.133     1.690 f  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/opt_has_pipe.first_q[62]_i_5/O
                         net (fo=2, routed)           0.163     1.853    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.first_q_reg[50]_0
    SLICE_X31Y67         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.090     1.943 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.first_q[62]_i_3/O
                         net (fo=2, routed)           0.118     2.061    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q_reg[50]
    SLICE_X31Y65         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.149     2.210 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/result_delay/i_pipe/opt_has_pipe.first_q[50]_i_1/O
                         net (fo=51, routed)          0.954     3.164    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[50]_0
    SLICE_X39Y62         FDRE                                         r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.567     1.727    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/aclk
    SLICE_X39Y62         FDRE                                         r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[30]/C

Slack:                    inf
  Source:                 design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[47]
                            (internal pin)
  Destination:            design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[39]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.164ns  (logic 1.066ns (33.694%)  route 2.098ns (66.306%))
  Logic Levels:           5  (DSP_ALU=1 DSP_OUTPUT=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.567ns (routing 0.533ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y26        DSP_C_DATA                   0.000     0.000 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[47]
                         net (fo=2, routed)           0.000     0.000    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<47>
    DSP48E2_X3Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[47]_ALU_OUT[47])
                                                      0.585     0.585 f  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     0.585    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     0.694 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=12, routed)          0.863     1.557    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X32Y67         LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.133     1.690 f  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/opt_has_pipe.first_q[62]_i_5/O
                         net (fo=2, routed)           0.163     1.853    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.first_q_reg[50]_0
    SLICE_X31Y67         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.090     1.943 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.first_q[62]_i_3/O
                         net (fo=2, routed)           0.118     2.061    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q_reg[50]
    SLICE_X31Y65         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.149     2.210 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/result_delay/i_pipe/opt_has_pipe.first_q[50]_i_1/O
                         net (fo=51, routed)          0.954     3.164    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[50]_0
    SLICE_X39Y62         FDRE                                         r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[39]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.567     1.727    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/aclk
    SLICE_X39Y62         FDRE                                         r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[39]/C

Slack:                    inf
  Source:                 design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[47]
                            (internal pin)
  Destination:            design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[32]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.141ns  (logic 1.066ns (33.937%)  route 2.075ns (66.063%))
  Logic Levels:           5  (DSP_ALU=1 DSP_OUTPUT=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.568ns (routing 0.533ns, distribution 1.035ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y26        DSP_C_DATA                   0.000     0.000 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[47]
                         net (fo=2, routed)           0.000     0.000    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<47>
    DSP48E2_X3Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[47]_ALU_OUT[47])
                                                      0.585     0.585 f  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     0.585    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     0.694 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=12, routed)          0.863     1.557    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X32Y67         LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.133     1.690 f  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/opt_has_pipe.first_q[62]_i_5/O
                         net (fo=2, routed)           0.163     1.853    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.first_q_reg[50]_0
    SLICE_X31Y67         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.090     1.943 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.first_q[62]_i_3/O
                         net (fo=2, routed)           0.118     2.061    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q_reg[50]
    SLICE_X31Y65         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.149     2.210 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/result_delay/i_pipe/opt_has_pipe.first_q[50]_i_1/O
                         net (fo=51, routed)          0.931     3.141    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[50]_0
    SLICE_X39Y64         FDRE                                         r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[32]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.568     1.728    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/aclk
    SLICE_X39Y64         FDRE                                         r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[32]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[42]
                            (internal pin)
  Destination:            design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.211ns  (logic 0.132ns (62.559%)  route 0.079ns (37.441%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.014ns (routing 0.365ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y27        DSP_C_DATA                   0.000     0.000 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[42]
                         net (fo=2, routed)           0.000     0.000    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<42>
    DSP48E2_X2Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[42]_ALU_OUT[42])
                                                      0.102     0.102 f  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[42]
                         net (fo=1, routed)           0.000     0.102    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<42>
    DSP48E2_X2Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[42]_P[42])
                                                      0.030     0.132 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[42]
                         net (fo=1, routed)           0.079     0.211    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.p_i_lo_delay/i_pipe/P[42]
    SLICE_X28Y65         FDRE                                         r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.014     1.152    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.p_i_lo_delay/i_pipe/aclk
    SLICE_X28Y65         FDRE                                         r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[42]/C

Slack:                    inf
  Source:                 design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                            (internal pin)
  Destination:            design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.214ns  (logic 0.132ns (61.682%)  route 0.082ns (38.318%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.051ns (routing 0.365ns, distribution 0.686ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y27        DSP_C_DATA                   0.000     0.000 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                         net (fo=2, routed)           0.000     0.000    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<14>
    DSP48E2_X2Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[14]_ALU_OUT[14])
                                                      0.102     0.102 f  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     0.102    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<14>
    DSP48E2_X2Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.030     0.132 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           0.082     0.214    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.p_i_lo_delay/i_pipe/P[14]
    SLICE_X29Y66         FDRE                                         r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.051     1.189    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.p_i_lo_delay/i_pipe/aclk
    SLICE_X29Y66         FDRE                                         r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[17]
                            (internal pin)
  Destination:            design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.221ns  (logic 0.132ns (59.729%)  route 0.089ns (40.271%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.065ns (routing 0.365ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y27        DSP_C_DATA                   0.000     0.000 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[17]
                         net (fo=2, routed)           0.000     0.000    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<17>
    DSP48E2_X2Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[17]_ALU_OUT[17])
                                                      0.102     0.102 f  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     0.102    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<17>
    DSP48E2_X2Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.030     0.132 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[17]
                         net (fo=1, routed)           0.089     0.221    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.p_i_lo_delay/i_pipe/P[17]
    SLICE_X30Y67         FDRE                                         r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.065     1.203    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.p_i_lo_delay/i_pipe/aclk
    SLICE_X30Y67         FDRE                                         r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[17]/C

Slack:                    inf
  Source:                 design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[33]
                            (internal pin)
  Destination:            design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.223ns  (logic 0.132ns (59.193%)  route 0.091ns (40.807%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.056ns (routing 0.365ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y27        DSP_C_DATA                   0.000     0.000 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[33]
                         net (fo=2, routed)           0.000     0.000    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<33>
    DSP48E2_X2Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[33]_ALU_OUT[33])
                                                      0.102     0.102 f  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[33]
                         net (fo=1, routed)           0.000     0.102    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<33>
    DSP48E2_X2Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[33]_P[33])
                                                      0.030     0.132 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[33]
                         net (fo=1, routed)           0.091     0.223    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.p_i_lo_delay/i_pipe/P[33]
    SLICE_X29Y69         FDRE                                         r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.056     1.194    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.p_i_lo_delay/i_pipe/aclk
    SLICE_X29Y69         FDRE                                         r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[33]/C

Slack:                    inf
  Source:                 design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[12]
                            (internal pin)
  Destination:            design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.226ns  (logic 0.132ns (58.407%)  route 0.094ns (41.593%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.051ns (routing 0.365ns, distribution 0.686ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y27        DSP_C_DATA                   0.000     0.000 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[12]
                         net (fo=2, routed)           0.000     0.000    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<12>
    DSP48E2_X2Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[12]_ALU_OUT[12])
                                                      0.102     0.102 f  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     0.102    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<12>
    DSP48E2_X2Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[12]_P[12])
                                                      0.030     0.132 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[12]
                         net (fo=1, routed)           0.094     0.226    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.p_i_lo_delay/i_pipe/P[12]
    SLICE_X29Y66         FDRE                                         r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.051     1.189    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.p_i_lo_delay/i_pipe/aclk
    SLICE_X29Y66         FDRE                                         r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[47]
                            (internal pin)
  Destination:            design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.230ns  (logic 0.132ns (57.391%)  route 0.098ns (42.609%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.061ns (routing 0.365ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y27        DSP_C_DATA                   0.000     0.000 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[47]
                         net (fo=2, routed)           0.000     0.000    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<47>
    DSP48E2_X2Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[47]_ALU_OUT[47])
                                                      0.102     0.102 f  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     0.102    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.030     0.132 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=1, routed)           0.098     0.230    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.p_i_lo_delay/i_pipe/P[47]
    SLICE_X30Y67         FDRE                                         r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.061     1.199    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.p_i_lo_delay/i_pipe/aclk
    SLICE_X30Y67         FDRE                                         r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[47]/C

Slack:                    inf
  Source:                 design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[2]
                            (internal pin)
  Destination:            design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.231ns  (logic 0.132ns (57.143%)  route 0.099ns (42.857%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.014ns (routing 0.365ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y27        DSP_C_DATA                   0.000     0.000 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[2]
                         net (fo=2, routed)           0.000     0.000    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<2>
    DSP48E2_X2Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[2]_ALU_OUT[2])
                                                      0.102     0.102 f  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     0.102    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<2>
    DSP48E2_X2Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.030     0.132 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[2]
                         net (fo=1, routed)           0.099     0.231    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.p_i_lo_delay/i_pipe/P[2]
    SLICE_X28Y65         FDRE                                         r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.014     1.152    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.p_i_lo_delay/i_pipe/aclk
    SLICE_X28Y65         FDRE                                         r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[36]
                            (internal pin)
  Destination:            design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.232ns  (logic 0.132ns (56.897%)  route 0.100ns (43.103%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.055ns (routing 0.365ns, distribution 0.690ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y27        DSP_C_DATA                   0.000     0.000 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[36]
                         net (fo=2, routed)           0.000     0.000    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<36>
    DSP48E2_X2Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[36]_ALU_OUT[36])
                                                      0.102     0.102 f  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[36]
                         net (fo=1, routed)           0.000     0.102    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<36>
    DSP48E2_X2Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[36]_P[36])
                                                      0.030     0.132 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[36]
                         net (fo=1, routed)           0.100     0.232    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.p_i_lo_delay/i_pipe/P[36]
    SLICE_X29Y70         FDRE                                         r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.055     1.193    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.p_i_lo_delay/i_pipe/aclk
    SLICE_X29Y70         FDRE                                         r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[36]/C

Slack:                    inf
  Source:                 design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[46]
                            (internal pin)
  Destination:            design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.234ns  (logic 0.132ns (56.410%)  route 0.102ns (43.590%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.051ns (routing 0.365ns, distribution 0.686ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y27        DSP_C_DATA                   0.000     0.000 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[46]
                         net (fo=2, routed)           0.000     0.000    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<46>
    DSP48E2_X2Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[46]_ALU_OUT[46])
                                                      0.102     0.102 f  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[46]
                         net (fo=1, routed)           0.000     0.102    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<46>
    DSP48E2_X2Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[46]_P[46])
                                                      0.030     0.132 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[46]
                         net (fo=1, routed)           0.102     0.234    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.p_i_lo_delay/i_pipe/P[46]
    SLICE_X29Y66         FDRE                                         r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.051     1.189    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.p_i_lo_delay/i_pipe/aclk
    SLICE_X29Y66         FDRE                                         r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[46]/C

Slack:                    inf
  Source:                 design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[21]
                            (internal pin)
  Destination:            design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.132ns (56.170%)  route 0.103ns (43.830%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.055ns (routing 0.365ns, distribution 0.690ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y27        DSP_C_DATA                   0.000     0.000 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[21]
                         net (fo=2, routed)           0.000     0.000    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<21>
    DSP48E2_X2Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[21]_ALU_OUT[21])
                                                      0.102     0.102 f  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[21]
                         net (fo=1, routed)           0.000     0.102    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<21>
    DSP48E2_X2Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[21]_P[21])
                                                      0.030     0.132 r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[21]
                         net (fo=1, routed)           0.103     0.235    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.p_i_lo_delay/i_pipe/P[21]
    SLICE_X29Y68         FDRE                                         r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24834, routed)       1.055     1.193    design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.p_i_lo_delay/i_pipe/aclk
    SLICE_X29Y68         FDRE                                         r  design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[21]/C





