# Parallel-Adder-4bit
4-bit Parallel Adder implemented in Verilog HDL and simulated in Quartus Prime. The design uses four cascaded full adders to perform binary addition with carry propagation and supports FPGA implementation.
