/*

Xilinx Vivado v2018.2 (64-bit) [Major: 2018, Minor: 2]
SW Build: 2258646 on Thu Jun 14 20:02:38 MDT 2018
IP Build: 2256618 on Thu Jun 14 22:10:49 MDT 2018

Process ID: 20304
License: Customer

Current time: 	Tue Apr 26 11:20:46 PKT 2022
Time zone: 	Pakistan Time (Asia/Karachi)

OS: CentOS Linux release 7.9.2009 (Core)
OS Version: 3.10.0-1160.59.1.el7.x86_64
OS Architecture: amd64
Available processors (cores): 72

Display: :1022.0
Screen size: 1920x1080
Screen resolution (DPI): 96
Available screens: 1
Available disk space: 157 GB
Default font: family=Dialog,name=Dialog,style=plain,size=12

Java version: 	1.8.0_112 64-bit
Java home: 	/opt/Xilinx/Vivado/2018.2/tps/lnx64/jre
Java executable location: 	/opt/Xilinx/Vivado/2018.2/tps/lnx64/jre/bin/java
Java initial memory (-Xms): 	128 MB
Java maximum memory (-Xmx):	 2 GB


User name: 	komal.inayat
User home directory: /home/users/komal.inayat
User working directory: /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip
User country: 	US
User language: 	en
User locale: 	en_US

RDI_BASEROOT: /opt/Xilinx/Vivado
HDI_APPROOT: /opt/Xilinx/Vivado/2018.2
RDI_DATADIR: /opt/Xilinx/Vivado/2018.2/data
RDI_BINDIR: /opt/Xilinx/Vivado/2018.2/bin

Vivado preferences file location: /home/users/komal.inayat/.Xilinx/Vivado/2018.2/vivado.xml
Vivado preferences directory: /home/users/komal.inayat/.Xilinx/Vivado/2018.2/
Vivado layouts directory: /home/users/komal.inayat/.Xilinx/Vivado/2018.2/layouts
PlanAhead jar file location: 	/opt/Xilinx/Vivado/2018.2/lib/classes/planAhead.jar
Vivado log file location: 	/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/vivado.log
Vivado journal file location: 	/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/vivado.jou
Engine tmp dir: 	./.Xil/Vivado-20304-khyber

Xilinx Environment Variables
----------------------------
XILINX: /opt/Xilinx/Vivado/2018.2/ids_lite/ISE
XILINXD_LICENSE_FILE: /opt/Xilinx/vivado2018+IPs.lic
XILINX_DSP: /opt/Xilinx/Vivado/2018.2/ids_lite/ISE
XILINX_PLANAHEAD: /opt/Xilinx/Vivado/2018.2
XILINX_SDK: /opt/Xilinx/SDK/2018.2
XILINX_VIVADO: /opt/Xilinx/Vivado/2018.2
XILINX_VIVADO_HLS: /opt/Xilinx/Vivado/2018.2


GUI allocated memory:	198 MB
GUI max memory:		3,052 MB
Engine allocated memory: 5,144 MB

Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

*/

// TclEventType: START_GUI
// Tcl Message: start_gui 
// [GUI Memory]: 55 MB (+54833kb) [00:00:07]
// [Engine Memory]: 5,144 MB (+5242227kb) [00:00:07]
selectButton(PAResourceEtoH.GettingStartedView_CREATE_NEW_PROJECT, "Create Project"); // x (w, ck)
// Run Command: PAResourceCommand.PACommandNames_NEW_PROJECT
// [GUI Memory]: 62 MB (+5110kb) [00:00:10]
// [GUI Memory]: 69 MB (+3552kb) [00:00:10]
// [GUI Memory]: 73 MB (+1016kb) [00:00:13]
// f (ck): New Project: addNotify
// HMemoryUtils.trashcanNow. Engine heap size: 5,187 MB. GUI used memory: 33 MB. Current time: 4/26/22 11:20:51 AM PKT
selectButton("NEXT", "Next >"); // JButton (j, f)
selectButton(PAResourceOtoP.ProjectNameChooser_CHOOSE_PROJECT_LOCATION, (String) null); // q (ak, f)
// Elapsed time: 10 seconds
setFolderChooser("/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl");
selectButton("NEXT", "Next >"); // JButton (j, f)
selectButton("NEXT", "Next >"); // JButton (j, f)
// HMemoryUtils.trashcanNow. Engine heap size: 5,203 MB. GUI used memory: 35 MB. Current time: 4/26/22 11:21:09 AM PKT
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, f)
setFileChooser("/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl.sv");
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, f)
String[] filenames31467 = {"/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/aes.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/aes_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/aes_reg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/ast_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/dut.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/edn_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/entropy_src_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/entropy_src_reg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_arb.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_core_reg_top.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_erase.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_info_cfg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_lcmgr.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_mem_reg_top.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_prim_reg_top.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_prog.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_rd.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_reg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_region_cfg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_mp.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_mp_data_region_sel.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_phy.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_phy_core.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_phy_erase.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_phy_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_phy_prog.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_phy_rd.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_phy_rd_buffers.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_phy_scramble.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/jtag_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/keccak_2share.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/keccak_round.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/keymgr_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/keymgr_reg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/lc_ctrl_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/otp_ctrl_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/otp_ctrl_reg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_alert_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_alert_sender.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_arbiter_tree.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_buf.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_cipher_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_count.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_count_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_diff_decode.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_edge_detector.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_fifo_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_flash.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_flop.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_flop_2sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_generic_buf.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_generic_flash.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_generic_flash_bank.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_generic_flop.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_generic_flop_2sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_generic_ram_1p.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_gf_mult.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_intr_hw.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_lc_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_lfsr.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_mubi_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_prince.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_pulse_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_ram_1p.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_ram_1p_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_reg_cdc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_sec_anchor_buf.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_secded_hamming_72_64_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_secded_hamming_76_68_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_secded_hamming_76_68_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_secded_inv_39_32_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_secded_inv_39_32_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_secded_inv_64_57_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_secded_inv_64_57_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_secded_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_slicer.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_sparse_fsm_flop.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg_arb.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg_ext.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg_shadow.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_sync_reqack.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_util_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/pwrmgr_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/pwrmgr_reg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/sha3.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/sha3_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/sha3pad.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_adapter_reg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_adapter_sram.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_cmd_intg_chk.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_data_integ_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_data_integ_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_err.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_err_resp.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_fifo_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_rsp_intg_gen.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/top_pkg.sv"};
setFileChooser(filenames31467);
selectButton("NEXT", "Next >"); // JButton (j, f)
selectButton("NEXT", "Next >"); // JButton (j, f)
selectComboBox(PAResourceEtoH.FPGAChooser_FAMILY, "Artix-7", 1); // u (B, f)
selectComboBox(PAResourceEtoH.FPGAChooser_PACKAGE, "fgg676", 12); // u (B, f)
selectTable(PAResourceEtoH.FPGAChooser_FPGA_TABLE, "xc7a100tfgg676-1 ; 676 ; 300 ; 63400 ; 126800 ; 135 ; 0 ; 240 ; 8 ; 8 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 6 ;  ;  ;  ;  ; 0.95 ; 0.95 ; 1.05", 8, "xc7a100tfgg676-1", 0); // v (O, f)
selectButton("NEXT", "Next >"); // JButton (j, f)
// bx (f):  Create Project : addNotify
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_NEW
// Tcl Message: create_project project_3 /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/project_3 -part xc7a100tfgg676-1 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified 
// Tcl Message: INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'. 
// TclEventType: PROJECT_NEW
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: create_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 6448.875 ; gain = 68.957 ; free physical = 25319 ; free virtual = 410656 
// TclEventType: FILE_SET_CHANGE
selectButton("FINISH", "Finish"); // JButton (j, f)
// 'g' command handler elapsed time: 44 seconds
dismissDialog("Create Project"); // bx (f)
dismissDialog("New Project"); // f (ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
// HMemoryUtils.trashcanNow. Engine heap size: 5,303 MB. GUI used memory: 39 MB. Current time: 4/26/22 11:21:34 AM PKT
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// [GUI Memory]: 79 MB (+1688kb) [00:01:05]
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// HMemoryUtils.trashcanNow. Engine heap size: 5,395 MB. GUI used memory: 41 MB. Current time: 4/26/22 11:21:54 AM PKT
// TclEventType: FILE_SET_CHANGE
// [GUI Memory]: 84 MB (+1320kb) [00:03:42]
// TclEventType: FILE_SET_CHANGE
// PAPropertyPanels.initPanels (dut.sv) elapsed time: 0.2s
// Elapsed time: 201 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, flash_ctrl (dut.sv)]", 9, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, flash_ctrl (dut.sv)]", 9, false, false, false, false, true, false); // B (D, ck) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // aa (aj, ck)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // aa (aj, ck)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // aa (aj, ck)
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // aa (aj, ck)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ad (aj, ck)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (ck): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (ck)
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/dut.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/dut.sv 
// TclEventType: DG_ANALYSIS_MSG_RESET
// [Engine Memory]: 5,413 MB (+12326kb) [00:04:23]
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 18 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, keccak_round (keccak_round.sv)]", 3, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, keccak_round (keccak_round.sv)]", 3, true, false, false, false, true, false); // B (D, ck) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // aa (aj, ck)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // aa (aj, ck)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // aa (aj, ck)
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // aa (aj, ck)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ad (aj, ck)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (ck): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (ck)
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/keccak_round.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/keccak_round.sv 
// TclEventType: DG_ANALYSIS_MSG_RESET
// HMemoryUtils.trashcanNow. Engine heap size: 5,429 MB. GUI used memory: 42 MB. Current time: 4/26/22 11:25:24 AM PKT
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 31 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_slicer (prim_slicer.sv)]", 4, false, false, false, false, true, false); // B (D, ck) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // aa (aj, ck)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // aa (aj, ck)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // aa (aj, ck)
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // aa (aj, ck)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ad (aj, ck)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (ck): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (ck)
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_slicer.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_slicer.sv 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 11 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12, true); // u (O, ck) - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_RTL_DESIGN
// bx (ck):  Open Elaborated Design : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: synth_design -rtl -name rtl_1 
// Tcl Message: Command: synth_design -rtl -name rtl_1 Starting synth_design Using part: xc7a100tfgg676-1 Top: flash_ctrl 
// HMemoryUtils.trashcanNow. Engine heap size: 5,478 MB. GUI used memory: 43 MB. Current time: 4/26/22 11:26:13 AM PKT
// [Engine Memory]: 5,688 MB (+5216kb) [00:05:46]
// TclEventType: ELABORATE_FINISH
// HMemoryUtils.trashcanNow. Engine heap size: 5,709 MB. GUI used memory: 42 MB. Current time: 4/26/22 11:26:53 AM PKT
// HMemoryUtils.trashcanNow. Engine heap size: 5,733 MB. GUI used memory: 42 MB. Current time: 4/26/22 11:27:13 AM PKT
// [Engine Memory]: 6,031 MB (+60774kb) [00:06:41]
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 6,036 MB. GUI used memory: 42 MB. Current time: 4/26/22 11:27:20 AM PKT
// [GUI Memory]: 93 MB (+5508kb) [00:06:43]
// TclEventType: DESIGN_NEW
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi::loadEngineXgd elapsed time: 1.1s
// Schematic: addNotify
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: CURR_DESIGN_SET
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 6642.988 ; gain = 34.266 ; free physical = 26136 ; free virtual = 411279 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'flash_ctrl' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl.sv:10] 
// Tcl Message: 	Parameter AlertAsyncOn bound to: 2'b11  	Parameter RndCnstAddrKey bound to: 128'b01011101011100000111111110001010001011010000000111010100000000001001001010001111101001101001000111000110101001101110000010100100  	Parameter RndCnstDataKey bound to: 128'b00111001100101010011011000011000111100101100101001101111011001110100101011110011100111110110010010010111010111101010000111110101  	Parameter RndCnstLfsrSeed bound to: -1462835326 - type: integer  	Parameter RndCnstLfsrPerm bound to: 160'b1101011000001011110001111101100001100100010001011101101010010011010001111110000011001100110111010000010110110010100000011101111110010101001000111000101110110101  	Parameter IsFatal bound to: 2'b10  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_alert_sender' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_alert_sender.sv:32] 
// Tcl Message: 	Parameter IsFatal bound to: 1'b0  	Parameter AsyncOn bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_diff_decode' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_diff_decode.sv:19] 
// Tcl Message: 	Parameter AsyncOn bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_flop_2sync.sv:13] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000000000  	Parameter ResetValue bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_generic_flop_2sync.sv:9] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000000000  	Parameter ResetValue bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_generic_flop.sv:7] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000000000  	Parameter ResetValue bound to: 1'b0  
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000000000  	Parameter ResetValue bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_generic_flop_2sync.sv:9] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000000000  	Parameter ResetValue bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_generic_flop.sv:7] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000000000  	Parameter ResetValue bound to: 1'b1  
// Tcl Message: 	Parameter Width bound to: 1 - type: integer  	Parameter Impl bound to: 0 - type: integer  
// Tcl Message: 	Parameter IsFatal bound to: 1'b1  	Parameter AsyncOn bound to: 1'b1  
// Tcl Message: 	Parameter AW bound to: 32'sb00000000000000000000000000001001  	Parameter DW bound to: 32'sb00000000000000000000000000100000  	Parameter DBW bound to: 32'sb00000000000000000000000000000100  
// Tcl Message: 	Parameter EnableRspIntgGen bound to: 1'b1  	Parameter EnableDataIntgGen bound to: 1'b1  
// Tcl Message: 	Parameter N bound to: 32'b00000000000000000000000000000011  	Parameter HReqPass bound to: 1'b1  	Parameter HRspPass bound to: 1'b1  	Parameter DReqPass bound to: 3'b111  	Parameter DRspPass bound to: 3'b111  	Parameter HReqDepth bound to: 4'b0000  	Parameter HRspDepth bound to: 4'b0000  	Parameter DReqDepth bound to: 12'b000000000000  	Parameter DRspDepth bound to: 12'b000000000000  	Parameter NWD bound to: 32'b00000000000000000000000000000010  	Parameter MaxOutstanding bound to: 32'sb00000000000000000000000100000000  	Parameter OutstandingW bound to: 32'sb00000000000000000000000000001001  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'tlul_fifo_sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_fifo_sync.sv:9] 
// Tcl Message: 	Parameter ReqPass bound to: 1'b1  	Parameter RspPass bound to: 1'b1  	Parameter ReqDepth bound to: 32'b00000000000000000000000000000000  	Parameter RspDepth bound to: 32'b00000000000000000000000000000000  	Parameter SpareReqW bound to: 32'b00000000000000000000000000000001  	Parameter SpareRspW bound to: 32'b00000000000000000000000000000001  	Parameter REQFIFO_WIDTH bound to: 32'b00000000000000000000000001101100  	Parameter RSPFIFO_WIDTH bound to: 32'b00000000000000000000000001000001  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_fifo_sync.sv:6] 
// Tcl Message: 	Parameter Width bound to: 32'b00000000000000000000000001101100  	Parameter Pass bound to: 1'b1  	Parameter Depth bound to: 32'b00000000000000000000000000000000  	Parameter OutputZeroIfEmpty bound to: 1'b1  	Parameter DepthWNorm bound to: 32'b00000000000000000000000000000000  	Parameter DepthW bound to: 32'b00000000000000000000000000000001  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync' (16#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_fifo_sync.sv:6] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_fifo_sync.sv:6] 
// Tcl Message: 	Parameter Width bound to: 32'b00000000000000000000000001000001  	Parameter Pass bound to: 1'b1  	Parameter Depth bound to: 32'b00000000000000000000000000000000  	Parameter OutputZeroIfEmpty bound to: 1'b1  	Parameter DepthWNorm bound to: 32'b00000000000000000000000000000000  	Parameter DepthW bound to: 32'b00000000000000000000000000000001  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized0' (16#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_fifo_sync.sv:6] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'tlul_fifo_sync' (17#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_fifo_sync.sv:9] INFO: [Synth 8-6157] synthesizing module 'tlul_fifo_sync__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_fifo_sync.sv:9] 
// Tcl Message: 	Parameter ReqPass bound to: 1'b1  	Parameter RspPass bound to: 1'b1  	Parameter ReqDepth bound to: 0 - type: integer  	Parameter RspDepth bound to: 0 - type: integer  	Parameter SpareReqW bound to: 32'b00000000000000000000000000000010  	Parameter SpareRspW bound to: 32'b00000000000000000000000000000001  	Parameter REQFIFO_WIDTH bound to: 32'b00000000000000000000000001101101  	Parameter RSPFIFO_WIDTH bound to: 32'b00000000000000000000000001000001  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_fifo_sync.sv:6] 
// Tcl Message: 	Parameter Width bound to: 32'b00000000000000000000000001101101  	Parameter Pass bound to: 1'b1  	Parameter Depth bound to: 0 - type: integer  	Parameter OutputZeroIfEmpty bound to: 1'b1  	Parameter DepthWNorm bound to: 32'b00000000000000000000000000000000  	Parameter DepthW bound to: 32'b00000000000000000000000000000001  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized1' (17#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_fifo_sync.sv:6] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'tlul_fifo_sync__parameterized0' (17#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_fifo_sync.sv:9] INFO: [Synth 8-6157] synthesizing module 'tlul_err_resp' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_err_resp.sv:6] 
// Tcl Message: 	Parameter TL_AIW bound to: 32'sb00000000000000000000000000001000  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'tlul_err_resp' (18#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_err_resp.sv:6] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'tlul_socket_1n' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:35] INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_core_reg_top.sv:122] INFO: [Synth 8-6157] synthesizing module 'tlul_adapter_reg' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_adapter_reg.sv:10] 
// Tcl Message: 	Parameter RegAw bound to: 32'sb00000000000000000000000000001001  	Parameter EnableDataIntgGen bound to: 32'sb00000000000000000000000000000000  	Parameter RegDw bound to: 32'sb00000000000000000000000000100000  	Parameter RegBw bound to: 32'sb00000000000000000000000000000100  	Parameter IW bound to: 32'sb00000000000000000000000000001000  	Parameter SZW bound to: 32'sb00000000000000000000000000000010  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'tlul_err' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_err.sv:7] 
// Tcl Message: 	Parameter IW bound to: 32'sb00000000000000000000000000001000  	Parameter SZW bound to: 32'sb00000000000000000000000000000010  	Parameter DW bound to: 32'sb00000000000000000000000000100000  	Parameter MW bound to: 32'sb00000000000000000000000000000100  	Parameter SubAW bound to: 32'sb00000000000000000000000000000010  
// Tcl Message: INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_err.sv:52] INFO: [Synth 8-6155] done synthesizing module 'tlul_err' (20#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_err.sv:7] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'tlul_adapter_reg' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_adapter_reg.sv:10] INFO: [Synth 8-6157] synthesizing module 'prim_subreg' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000001  	Parameter SWACCESS bound to: 3'b011  	Parameter RESVAL bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg' (22#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000001  	Parameter SWACCESS bound to: 3'b000  	Parameter RESVAL bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized0' (22#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg_ext.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000000001  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext' (23#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg_ext.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000100  	Parameter SWACCESS bound to: 3'b101  	Parameter RESVAL bound to: 4'b0101  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized1' (23#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000100000  	Parameter SWACCESS bound to: 3'b000  	Parameter RESVAL bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized2' (23#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000001  	Parameter SWACCESS bound to: 3'b100  	Parameter RESVAL bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized3' (23#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized4' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000010  	Parameter SWACCESS bound to: 3'b000  	Parameter RESVAL bound to: 2'b00  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized4' (23#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized5' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000001100  	Parameter SWACCESS bound to: 3'b000  	Parameter RESVAL bound to: 12'b000000000000  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized5' (23#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized6' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000010100  	Parameter SWACCESS bound to: 3'b000  	Parameter RESVAL bound to: 20'b00000000000000000000  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized6' (23#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized7' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000001  	Parameter SWACCESS bound to: 3'b101  	Parameter RESVAL bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized7' (23#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg_shadow' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg_shadow.sv:8] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000001  	Parameter SwAccess bound to: 3'b000  	Parameter RESVAL bound to: 1'b0  	Parameter InvertedSwAccess bound to: 3'b000  	Parameter StagedSwAccess bound to: 3'b000  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_subreg_arb' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg_arb.sv:3] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000001  	Parameter SWACCESS bound to: 3'b000  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_arb' (24#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg_arb.sv:3] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized8' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000001  	Parameter SWACCESS bound to: 3'b000  	Parameter RESVAL bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized8' (24#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7] INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_shadow' (25#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg_shadow.sv:8] INFO: [Synth 8-6157] synthesizing module 'prim_subreg_shadow__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg_shadow.sv:8] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000001001  	Parameter SwAccess bound to: 3'b000  	Parameter RESVAL bound to: 9'b000000000  	Parameter InvertedSwAccess bound to: 3'b000  	Parameter StagedSwAccess bound to: 3'b000  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_subreg_arb__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg_arb.sv:3] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000001001  	Parameter SWACCESS bound to: 3'b000  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_arb__parameterized0' (25#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg_arb.sv:3] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized9' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000001001  	Parameter SWACCESS bound to: 3'b000  	Parameter RESVAL bound to: 9'b111111111  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized9' (25#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized10' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000001001  	Parameter SWACCESS bound to: 3'b000  	Parameter RESVAL bound to: 9'b000000000  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized10' (25#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7] INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_shadow__parameterized0' (25#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg_shadow.sv:8] INFO: [Synth 8-6157] synthesizing module 'prim_subreg_shadow__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg_shadow.sv:8] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000001010  	Parameter SwAccess bound to: 3'b000  	Parameter RESVAL bound to: 10'b0000000000  	Parameter InvertedSwAccess bound to: 3'b000  	Parameter StagedSwAccess bound to: 3'b000  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_subreg_arb__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg_arb.sv:3] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000001010  	Parameter SWACCESS bound to: 3'b000  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_arb__parameterized1' (25#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg_arb.sv:3] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized11' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000001010  	Parameter SWACCESS bound to: 3'b000  	Parameter RESVAL bound to: 10'b1111111111  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized11' (25#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized12' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000001010  	Parameter SWACCESS bound to: 3'b000  	Parameter RESVAL bound to: 10'b0000000000  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized12' (25#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7] INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_shadow__parameterized1' (25#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg_shadow.sv:8] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized13' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000001  	Parameter SWACCESS bound to: 3'b001  	Parameter RESVAL bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized13' (25#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized14' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000001  	Parameter SWACCESS bound to: 3'b001  	Parameter RESVAL bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized14' (25#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized15' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000010100  	Parameter SWACCESS bound to: 3'b001  	Parameter RESVAL bound to: 20'b00000000000000000000  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized15' (25#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized16' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000001000  	Parameter SWACCESS bound to: 3'b000  	Parameter RESVAL bound to: 8'b00000000  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized16' (25#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized17' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000101  	Parameter SWACCESS bound to: 3'b000  	Parameter RESVAL bound to: 5'b01111  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized17' (25#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7] INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_core_reg_top.sv:12949] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'flash_ctrl_core_reg_top' (26#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_core_reg_top.sv:8] INFO: [Synth 8-6157] synthesizing module 'flash_ctrl_region_cfg' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_region_cfg.sv:11] 
// Tcl Message: 	Parameter InfoBits bound to: 32'sb00000000000000000000000011010010  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'flash_ctrl_info_cfg' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_info_cfg.sv:9] 
// Tcl Message: 	Parameter Bank bound to: 1'b0  	Parameter InfoSel bound to: 2'b00  	Parameter CfgBitWidth bound to: 32'sb00000000000000000000000000000111  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'flash_ctrl_info_cfg' (27#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_info_cfg.sv:9] INFO: [Synth 8-6157] synthesizing module 'flash_ctrl_info_cfg__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_info_cfg.sv:9] 
// Tcl Message: 	Parameter Bank bound to: 1'b0  	Parameter InfoSel bound to: 2'b01  	Parameter CfgBitWidth bound to: 32'sb00000000000000000000000000000111  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'flash_ctrl_info_cfg__parameterized0' (27#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_info_cfg.sv:9] INFO: [Synth 8-6157] synthesizing module 'flash_ctrl_info_cfg__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_info_cfg.sv:9] 
// Tcl Message: 	Parameter Bank bound to: 1'b0  	Parameter InfoSel bound to: 2'b10  	Parameter CfgBitWidth bound to: 32'sb00000000000000000000000000000111  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'flash_ctrl_info_cfg__parameterized1' (27#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_info_cfg.sv:9] INFO: [Synth 8-6157] synthesizing module 'flash_ctrl_info_cfg__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_info_cfg.sv:9] 
// Tcl Message: 	Parameter Bank bound to: 1'b1  	Parameter InfoSel bound to: 2'b00  	Parameter CfgBitWidth bound to: 32'sb00000000000000000000000000000111  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'flash_ctrl_info_cfg__parameterized2' (27#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_info_cfg.sv:9] INFO: [Synth 8-6157] synthesizing module 'flash_ctrl_info_cfg__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_info_cfg.sv:9] 
// Tcl Message: 	Parameter Bank bound to: 1'b1  	Parameter InfoSel bound to: 2'b01  	Parameter CfgBitWidth bound to: 32'sb00000000000000000000000000000111  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'flash_ctrl_info_cfg__parameterized3' (27#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_info_cfg.sv:9] INFO: [Synth 8-6157] synthesizing module 'flash_ctrl_info_cfg__parameterized4' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_info_cfg.sv:9] 
// Tcl Message: 	Parameter Bank bound to: 1'b1  	Parameter InfoSel bound to: 2'b10  	Parameter CfgBitWidth bound to: 32'sb00000000000000000000000000000111  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'flash_ctrl_info_cfg__parameterized4' (27#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_info_cfg.sv:9] INFO: [Synth 8-6157] synthesizing module 'prim_lc_sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_lc_sync.sv:12] 
// Tcl Message: 	Parameter NumCopies bound to: 32'sb00000000000000000000000000000001  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_flop_2sync.sv:13] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000100  	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000000011  	Parameter ResetValue bound to: 4'b0101  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_generic_flop_2sync.sv:9] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000100  	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000000011  	Parameter ResetValue bound to: 4'b0101  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_generic_flop.sv:7] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000100  	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000000011  	Parameter ResetValue bound to: 4'b0101  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_lfsr' (30#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_lfsr.sv:28] INFO: [Synth 8-6157] synthesizing module 'flash_ctrl_arb' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_arb.sv:14] 
// Tcl Message: 	Parameter StateWidth bound to: 32'sb00000000000000000000000000001010  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_sparse_fsm_flop.sv:6] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000001010  	Parameter ResetValue bound to: 10'b1010101011  	Parameter EnableAlertTriggerSVA bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_flop.sv:16] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000001010  	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000001001  	Parameter ResetValue bound to: 10'b1010101011  	Parameter Impl bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_generic_flop.sv:7] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000001010  	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000001001  	Parameter ResetValue bound to: 10'b1010101011  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_sparse_fsm_flop.sv:6] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000001011  	Parameter ResetValue bound to: 11'b01010101111  	Parameter EnableAlertTriggerSVA bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_flop.sv:16] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000001011  	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000001010  	Parameter ResetValue bound to: 11'b01010101111  	Parameter Impl bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_generic_flop.sv:7] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000001011  	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000001010  	Parameter ResetValue bound to: 11'b01010101111  
// Tcl Message: 	Parameter NumCopies bound to: 3 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_lc_sync__parameterized0' (33#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_lc_sync.sv:12] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_sync_reqack' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_sync_reqack.sv:26] INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_flop_2sync.sv:13] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000000000  	Parameter ResetValue bound to: 1'b0  
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000001010  	Parameter ResetValue bound to: 10'b1101000011  	Parameter EnableAlertTriggerSVA bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_flop.sv:16] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000001010  	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000001001  	Parameter ResetValue bound to: 10'b1101000011  	Parameter Impl bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized4' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_generic_flop.sv:7] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000001010  	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000001001  	Parameter ResetValue bound to: 10'b1101000011  
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000001001  	Parameter OutSelDnCnt bound to: 1'b0  	Parameter CntStyle bound to: 1'b1  	Parameter EnableAlertTriggerSVA bound to: 1'b1  	Parameter CntCopies bound to: 32'sb00000000000000000000000000000010  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_buf.sv:16] 
// Tcl Message: 	Parameter Width bound to: 9 - type: integer  	Parameter Impl bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized0' (34#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_buf.sv:16] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_flop.sv:16] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000001001  	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000001000  	Parameter ResetValue bound to: 9'b000000000  	Parameter Impl bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized5' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_generic_flop.sv:7] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000001001  	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000001000  	Parameter ResetValue bound to: 9'b000000000  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized5' (34#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_generic_flop.sv:7] INFO: [Synth 8-6155] done synthesizing module 'prim_flop__parameterized2' (34#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_flop.sv:16] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_count' (35#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_count.sv:36] INFO: [Synth 8-6157] synthesizing module 'prim_count__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_count.sv:36] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000001010  	Parameter OutSelDnCnt bound to: 1'b0  	Parameter CntStyle bound to: 1'b0  	Parameter EnableAlertTriggerSVA bound to: 1'b1  	Parameter CntCopies bound to: 32'sb00000000000000000000000000000001  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_buf.sv:16] 
// Tcl Message: 	Parameter Width bound to: 10 - type: integer  	Parameter Impl bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized1' (35#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_buf.sv:16] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_flop.sv:16] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000001010  	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000001001  	Parameter ResetValue bound to: 10'b0000000000  	Parameter Impl bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized6' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_generic_flop.sv:7] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000001010  	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000001001  	Parameter ResetValue bound to: 10'b0000000000  
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000100  	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000000011  	Parameter ResetValue bound to: 4'b1010  	Parameter Impl bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized7' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_generic_flop.sv:7] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000100  	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000000011  	Parameter ResetValue bound to: 4'b1010  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized7' (35#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_generic_flop.sv:7] INFO: [Synth 8-6155] done synthesizing module 'prim_flop__parameterized4' (35#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_flop.sv:16] INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_lcmgr.sv:662] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'flash_ctrl_lcmgr' (36#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_lcmgr.sv:8] INFO: [Synth 8-6157] synthesizing module 'tlul_adapter_sram' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_adapter_sram.sv:13] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_fifo_sync.sv:6] 
// Tcl Message: 	Parameter Width bound to: 32'b00000000000000000000000000001101  	Parameter Pass bound to: 1'b0  	Parameter Depth bound to: 32'b00000000000000000000000000000001  	Parameter OutputZeroIfEmpty bound to: 1'b1  	Parameter DepthWNorm bound to: 32'b00000000000000000000000000000001  	Parameter DepthW bound to: 32'b00000000000000000000000000000001  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized2' (36#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_fifo_sync.sv:6] INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_fifo_sync.sv:6] 
// Tcl Message: 	Parameter Width bound to: 32'b00000000000000000000000000000101  	Parameter Pass bound to: 1'b0  	Parameter Depth bound to: 32'b00000000000000000000000000000001  	Parameter OutputZeroIfEmpty bound to: 1'b1  	Parameter DepthWNorm bound to: 32'b00000000000000000000000000000001  	Parameter DepthW bound to: 32'b00000000000000000000000000000001  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized3' (36#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_fifo_sync.sv:6] INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized4' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_fifo_sync.sv:6] 
// Tcl Message: 	Parameter Width bound to: 32'b00000000000000000000000000100001  	Parameter Pass bound to: 1'b1  	Parameter Depth bound to: 32'b00000000000000000000000000000001  	Parameter OutputZeroIfEmpty bound to: 1'b1  	Parameter DepthWNorm bound to: 32'b00000000000000000000000000000001  	Parameter DepthW bound to: 32'b00000000000000000000000000000001  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized4' (36#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_fifo_sync.sv:6] INFO: [Synth 8-6155] done synthesizing module 'tlul_adapter_sram' (37#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_adapter_sram.sv:13] INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized5' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_fifo_sync.sv:6] 
// Tcl Message: 	Parameter Width bound to: 32'b00000000000000000000000000100000  	Parameter Pass bound to: 1'b1  	Parameter Depth bound to: 32'b00000000000000000000000000010000  	Parameter OutputZeroIfEmpty bound to: 1'b1  	Parameter DepthWNorm bound to: 32'b00000000000000000000000000000101  	Parameter DepthW bound to: 32'b00000000000000000000000000000101  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized5' (37#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_fifo_sync.sv:6] INFO: [Synth 8-6157] synthesizing module 'flash_ctrl_prog' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_prog.sv:8] 
// Tcl Message: 	Parameter WindowWidth bound to: 32'sb00000000000000000000000000001011  
// Tcl Message: INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_prog.sv:120] INFO: [Synth 8-226] default block is never used [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_prog.sv:120] INFO: [Synth 8-6155] done synthesizing module 'flash_ctrl_prog' (38#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_prog.sv:8] INFO: [Synth 8-6157] synthesizing module 'tlul_adapter_sram__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_adapter_sram.sv:13] 
// Tcl Message: 	Parameter WordsBitWidth bound to: 32'sb00000000000000000000000000001001  	Parameter PagesBitWidth bound to: 32'sb00000000000000000000000000001000  	Parameter PageAddrMask bound to: 18'b111111111000000000  	Parameter BankAddrMask bound to: 18'b100000000000000000  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'flash_ctrl_erase' (40#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_erase.sv:8] INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl.sv:642] 
// Tcl Message: 	Parameter ArbCnt bound to: 32'b00000000000000000000000000000100  	Parameter CntWidth bound to: 32'sb00000000000000000000000000000011  	Parameter MaxIdx bound to: 32'sb00000000000000000000000000000001  	Parameter PlainDataEccWidth bound to: 32'sb00000000000000000000000001001000  
// Tcl Message: INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_phy_prog.sv:128] INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_phy_core.sv:162] 
// Tcl Message: INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_phy_erase.sv:47] INFO: [Synth 8-226] default block is never used [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_phy_erase.sv:47] 
// Tcl Message: INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_generic_flash_bank.sv:249] 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 6852.246 ; gain = 243.523 ; free physical = 25954 ; free virtual = 411109 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 6852.246 ; gain = 243.523 ; free physical = 25963 ; free virtual = 411120 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 6852.246 ; gain = 243.523 ; free physical = 25963 ; free virtual = 411120 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Device 21-403] Loading part xc7a100tfgg676-1 INFO: [Project 1-570] Preparing netlist for logic optimization INFO: [Opt 31-141] Inserted 88 OBUFs to IO ports without IO buffers. 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.  
// Tcl Message: RTL Elaboration Complete:  : Time (s): cpu = 00:01:11 ; elapsed = 00:01:18 . Memory (MB): peak = 7850.746 ; gain = 1242.023 ; free physical = 25144 ; free virtual = 410606 
// Tcl Message: 235 Infos, 270 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Tcl Message: synth_design: Time (s): cpu = 00:01:11 ; elapsed = 00:01:18 . Memory (MB): peak = 7850.746 ; gain = 1242.023 ; free physical = 25144 ; free virtual = 410606 
// 'dP' command handler elapsed time: 78 seconds
// Elapsed time: 78 seconds
dismissDialog("Open Elaborated Design"); // bx (ck)
// [GUI Memory]: 100 MB (+1682kb) [00:07:07]
// Elapsed time: 185 seconds
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // V (q, ck)
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // aa (ck)
selectMenuItem(PAResourceCommand.PACommandNames_CLOSE_PROJECT, "Close Project"); // ad (ck)
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // V (q, ck)
// Run Command: PAResourceCommand.PACommandNames_CLOSE_PROJECT
// A (ck): Close Project: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (A)
// bx (ck):  Close Project : addNotify
dismissDialog("Close Project"); // A (ck)
// TclEventType: PROJECT_CLOSE
// HMemoryUtils.trashcanNow. Engine heap size: 6,150 MB. GUI used memory: 66 MB. Current time: 4/26/22 11:30:36 AM PKT
// Engine heap size: 6,150 MB. GUI used memory: 67 MB. Current time: 4/26/22 11:30:36 AM PKT
// Tcl Message: close_project 
// TclEventType: DESIGN_CLOSE
dismissDialog("Close Project"); // bx (ck)
selectButton(PAResourceEtoH.GettingStartedView_CREATE_NEW_PROJECT, "Create Project"); // x (w, ck)
// Run Command: PAResourceCommand.PACommandNames_NEW_PROJECT
// f (ck): New Project: addNotify
selectButton("NEXT", "Next >"); // JButton (j, f)
selectButton(PAResourceOtoP.ProjectNameChooser_CHOOSE_PROJECT_LOCATION, (String) null); // q (ak, f)
setFolderChooser("/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio");
selectButton("NEXT", "Next >"); // JButton (j, f)
selectButton("NEXT", "Next >"); // JButton (j, f)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, f)
String[] filenames16706 = {"/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/ast_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/edn_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/entropy_src_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/flash_ctrl_erase.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/flash_ctrl_info_cfg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/flash_ctrl_lcmgr.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/flash_ctrl_mem_reg_top.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/flash_ctrl_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/flash_ctrl_prim_reg_top.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/flash_ctrl_reg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/flash_ctrl_region_cfg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/flash_phy_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/gpio.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/gpio_reg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/gpio_reg_top.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/jtag_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/lc_ctrl_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/otp_ctrl_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/otp_ctrl_reg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_alert_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_alert_sender.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_arbiter_ppc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_arbiter_tree.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_buf.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_cipher_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_count.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_count_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_diff_decode.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_edge_detector.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_fifo_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_filter_ctr.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_flash.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_flop.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_flop_2sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_generic_buf.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_generic_flash.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_generic_flash_bank.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_generic_flop.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_generic_flop_2sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_generic_ram_1p.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_gf_mult.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_intr_hw.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_lc_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_lfsr.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_mubi_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_prince.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_pulse_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_ram_1p.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_ram_1p_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_reg_cdc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_sec_anchor_buf.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_secded_hamming_72_64_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_secded_hamming_76_68_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_secded_hamming_76_68_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_secded_inv_39_32_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_secded_inv_39_32_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_secded_inv_64_57_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_secded_inv_64_57_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_secded_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_sparse_fsm_flop.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_subreg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_subreg_arb.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_subreg_ext.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_subreg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_subreg_shadow.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_sync_reqack.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_util_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/pwrmgr_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/pwrmgr_reg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/tlul_adapter_reg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/tlul_adapter_sram.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/tlul_cmd_intg_chk.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/tlul_data_integ_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/tlul_data_integ_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/tlul_err.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/tlul_err_resp.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/tlul_fifo_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/tlul_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/tlul_rsp_intg_gen.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/tlul_socket_1n.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/top_pkg.sv"};
setFileChooser(filenames16706);
selectButton("NEXT", "Next >"); // JButton (j, f)
selectButton("NEXT", "Next >"); // JButton (j, f)
selectComboBox(PAResourceEtoH.FPGAChooser_FAMILY, "Artix-7", 1); // u (B, f)
selectComboBox(PAResourceEtoH.FPGAChooser_PACKAGE, "fgg676", 12); // u (B, f)
selectTable(PAResourceEtoH.FPGAChooser_FPGA_TABLE, "xc7a100tfgg676-1 ; 676 ; 300 ; 63400 ; 126800 ; 135 ; 0 ; 240 ; 8 ; 8 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 6 ;  ;  ;  ;  ; 0.95 ; 0.95 ; 1.05", 8, "xc7a100tfgg676-1", 0); // v (O, f)
selectButton("NEXT", "Next >"); // JButton (j, f)
// bx (f):  Create Project : addNotify
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_NEW
// Tcl Message: create_project project_1 /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/project_1 -part xc7a100tfgg676-1 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified 
// Tcl Message: INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'. 
// TclEventType: PROJECT_NEW
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: FILE_SET_CHANGE
selectButton("FINISH", "Finish"); // JButton (j, f)
// 'g' command handler elapsed time: 32 seconds
// [GUI Memory]: 105 MB (+723kb) [00:10:32]
dismissDialog("Create Project"); // bx (f)
dismissDialog("New Project"); // f (ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_ANALYSIS_MSG_RESET
// RDIResource.RDIViews_PROPERTIES: Properties: close view
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// [GUI Memory]: 114 MB (+4145kb) [00:10:57]
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 226 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_secded_hamming_76_68_enc (prim_secded_hamming_76_68_enc.sv)]", 21, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_secded_hamming_76_68_enc (prim_secded_hamming_76_68_enc.sv)]", 21, false, false, false, false, true, false); // B (D, ck) - Popup Trigger
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ad (aj, Popup.HeavyWeightWindow)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (ck): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (ck)
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_secded_hamming_76_68_enc.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_secded_hamming_76_68_enc.sv 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: FILE_SET_CHANGE
// [GUI Memory]: 122 MB (+2196kb) [00:15:13]
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 86 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, tlul_err_resp (tlul_err_resp.sv)]", 11, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, tlul_err_resp (tlul_err_resp.sv)]", 11, false, false, false, false, true, false); // B (D, ck) - Popup Trigger
selectMenuItem(PAResourceCommand.PACommandNames_SRC_ENABLE, "Enable File"); // ad (aj, Popup.HeavyWeightWindow)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ad (aj, Popup.HeavyWeightWindow)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (ck): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (ck)
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/tlul_err_resp.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/tlul_err_resp.sv 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 30 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_generic_flash_bank (prim_generic_flash_bank.sv)]", 3, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_generic_flash_bank (prim_generic_flash_bank.sv)]", 3, true, false, false, false, true, false); // B (D, ck) - Popup Trigger - Node
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ad (aj, ck)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (ck): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (ck)
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_generic_flash_bank.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_generic_flash_bank.sv 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 44 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_fifo_sync (prim_fifo_sync.sv)]", 4, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_fifo_sync (prim_fifo_sync.sv)]", 4, false, false, false, false, true, false); // B (D, ck) - Popup Trigger
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ad (aj, ck)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (ck): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (ck)
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_fifo_sync.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_fifo_sync.sv 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 17 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_generic_ram_1p (prim_generic_ram_1p.sv)]", 3, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_generic_ram_1p (prim_generic_ram_1p.sv)]", 3, false, false, false, false, true, false); // B (D, ck) - Popup Trigger
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ad (aj, ck)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (ck): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (ck)
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_generic_ram_1p.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_generic_ram_1p.sv 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 172 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12, true); // u (O, ck) - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_RTL_DESIGN
// bx (ck):  Open Elaborated Design : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: synth_design -rtl -name rtl_1 
// Tcl Message: Command: synth_design -rtl -name rtl_1 Starting synth_design Using part: xc7a100tfgg676-1 Top: gpio 
// TclEventType: ELABORATE_FINISH
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 6,179 MB. GUI used memory: 50 MB. Current time: 4/26/22 11:41:10 AM PKT
// TclEventType: DESIGN_NEW
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Schematic: addNotify
// TclEventType: CURR_DESIGN_SET
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 7850.746 ; gain = 0.000 ; free physical = 14347 ; free virtual = 409840 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'gpio' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/gpio.sv:8] 
// Tcl Message: 	Parameter AlertAsyncOn bound to: 1'b1  	Parameter GpioAsyncOn bound to: 1'b1  	Parameter CntWidth bound to: 32'b00000000000000000000000000000100  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_filter_ctr' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_filter_ctr.sv:15] 
// Tcl Message: 	Parameter AsyncOn bound to: 1'b1  	Parameter CntWidth bound to: 32'b00000000000000000000000000000100  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_flop_2sync.sv:13] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000000000  	Parameter ResetValue bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_generic_flop_2sync.sv:9] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000000000  	Parameter ResetValue bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_generic_flop.sv:7] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000000000  	Parameter ResetValue bound to: 1'b0  
// Tcl Message: 	Parameter IsFatal bound to: 1'b1  	Parameter AsyncOn bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_diff_decode' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_diff_decode.sv:19] 
// Tcl Message: 	Parameter AsyncOn bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_flop_2sync.sv:13] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000000000  	Parameter ResetValue bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync__parameterized0' (4#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_flop_2sync.sv:13] INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_flop_2sync.sv:13] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000000000  	Parameter ResetValue bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_generic_flop_2sync.sv:9] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000000000  	Parameter ResetValue bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_generic_flop.sv:7] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000000000  	Parameter ResetValue bound to: 1'b1  
// Tcl Message: 	Parameter Width bound to: 1 - type: integer  	Parameter Impl bound to: 0 - type: integer  
// Tcl Message: 	Parameter Width bound to: 32'b00000000000000000000000000100000  	Parameter FlopOutput bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_intr_hw' (9#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_intr_hw.sv:10] INFO: [Synth 8-6157] synthesizing module 'gpio_reg_top' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/gpio_reg_top.sv:8] 
// Tcl Message: 	Parameter AW bound to: 32'sb00000000000000000000000000000110  	Parameter DW bound to: 32'sb00000000000000000000000000100000  	Parameter DBW bound to: 32'sb00000000000000000000000000000100  
// Tcl Message: 	Parameter EnableRspIntgGen bound to: 1'b1  	Parameter EnableDataIntgGen bound to: 1'b1  
// Tcl Message: 	Parameter RegAw bound to: 32'sb00000000000000000000000000000110  	Parameter EnableDataIntgGen bound to: 32'sb00000000000000000000000000000000  	Parameter RegDw bound to: 32'sb00000000000000000000000000100000  	Parameter RegBw bound to: 32'sb00000000000000000000000000000100  	Parameter IW bound to: 32'sb00000000000000000000000000001000  	Parameter SZW bound to: 32'sb00000000000000000000000000000010  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'tlul_err' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/tlul_err.sv:7] 
// Tcl Message: 	Parameter IW bound to: 32'sb00000000000000000000000000001000  	Parameter SZW bound to: 32'sb00000000000000000000000000000010  	Parameter DW bound to: 32'sb00000000000000000000000000100000  	Parameter MW bound to: 32'sb00000000000000000000000000000100  	Parameter SubAW bound to: 32'sb00000000000000000000000000000010  
// Tcl Message: INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/tlul_err.sv:52] INFO: [Synth 8-6155] done synthesizing module 'tlul_err' (18#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/tlul_err.sv:7] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'tlul_adapter_reg' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/tlul_adapter_reg.sv:10] INFO: [Synth 8-6157] synthesizing module 'prim_subreg' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000100000  	Parameter SwAccess bound to: 3'b011  	Parameter RESVAL bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg' (20#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000100000  	Parameter SwAccess bound to: 3'b000  	Parameter RESVAL bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized0' (20#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_subreg_ext.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000100000  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_subreg_ext.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_subreg_ext.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000000001  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized0' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_subreg_ext.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000100000  	Parameter SwAccess bound to: 3'b001  	Parameter RESVAL bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized1' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_subreg_ext.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000010000  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized1' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_subreg_ext.sv:7] INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/gpio_reg_top.sv:662] INFO: [Synth 8-6155] done synthesizing module 'gpio_reg_top' (22#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/gpio_reg_top.sv:8] INFO: [Synth 8-6155] done synthesizing module 'gpio' (23#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/gpio.sv:8] 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 7850.746 ; gain = 0.000 ; free physical = 14536 ; free virtual = 410011 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 7850.746 ; gain = 0.000 ; free physical = 14589 ; free virtual = 410059 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 7850.746 ; gain = 0.000 ; free physical = 14588 ; free virtual = 410058 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers. 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.  
// Tcl Message: RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 7850.746 ; gain = 0.000 ; free physical = 14704 ; free virtual = 410151 
// Tcl Message: 72 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Tcl Message: synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 7850.746 ; gain = 0.000 ; free physical = 14704 ; free virtual = 410151 
// 'dP' command handler elapsed time: 9 seconds
dismissDialog("Open Elaborated Design"); // bx (ck)
// Elapsed time: 12 seconds
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // V (q, ck)
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // aa (ck)
selectMenuItem(PAResourceCommand.PACommandNames_CLOSE_PROJECT, "Close Project"); // ad (ck)
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // V (q, ck)
// Run Command: PAResourceCommand.PACommandNames_CLOSE_PROJECT
// A (ck): Close Project: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (A)
// bx (ck):  Close Project : addNotify
dismissDialog("Close Project"); // A (ck)
// TclEventType: PROJECT_CLOSE
// HMemoryUtils.trashcanNow. Engine heap size: 6,197 MB. GUI used memory: 69 MB. Current time: 4/26/22 11:41:27 AM PKT
// Engine heap size: 6,197 MB. GUI used memory: 72 MB. Current time: 4/26/22 11:41:27 AM PKT
// Tcl Message: close_project 
// TclEventType: DESIGN_CLOSE
dismissDialog("Close Project"); // bx (ck)
selectButton(PAResourceEtoH.GettingStartedView_CREATE_NEW_PROJECT, "Create Project"); // x (w, ck)
// Run Command: PAResourceCommand.PACommandNames_NEW_PROJECT
// f (ck): New Project: addNotify
selectButton("NEXT", "Next >"); // JButton (j, f)
selectButton("NEXT", "Next >"); // JButton (j, f)
selectButton("NEXT", "Next >"); // JButton (j, f)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, f)
dismissFileChooser();
selectButton("CANCEL", "Cancel"); // JButton (j, f)
// 'g' command handler elapsed time: 13 seconds
dismissDialog("New Project"); // f (ck)
selectButton(PAResourceEtoH.GettingStartedView_CREATE_NEW_PROJECT, "Create Project"); // x (w, ck)
// Run Command: PAResourceCommand.PACommandNames_NEW_PROJECT
// f (ck): New Project: addNotify
selectButton("NEXT", "Next >"); // JButton (j, f)
selectButton("NEXT", "Next >"); // JButton (j, f)
selectButton("BACK", "< Back"); // JButton (j, f)
selectButton(PAResourceOtoP.ProjectNameChooser_CHOOSE_PROJECT_LOCATION, (String) null); // q (ak, f)
setFolderChooser("/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac");
selectButton("NEXT", "Next >"); // JButton (j, f)
selectButton("NEXT", "Next >"); // JButton (j, f)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, f)
String[] filenames29306 = {"/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/ast_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/edn_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/entropy_src_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/flash_ctrl_erase.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/flash_ctrl_info_cfg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/flash_ctrl_lcmgr.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/flash_ctrl_mem_reg_top.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/flash_ctrl_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/flash_ctrl_prim_reg_top.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/flash_ctrl_reg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/flash_ctrl_region_cfg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/flash_phy_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/hmac.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/hmac_core.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/hmac_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/hmac_reg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/hmac_reg_top.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/jtag_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/lc_ctrl_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/otp_ctrl_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/otp_ctrl_reg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_alert_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_alert_sender.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_arbiter_tree.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_buf.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_cipher_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_count.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_count_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_diff_decode.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_edge_detector.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_fifo_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_filter_ctr.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_flash.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_flop.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_flop_2sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_generic_buf.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_generic_flash.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_generic_flash_bank.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_generic_flop.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_generic_flop_2sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_generic_ram_1p.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_gf_mult.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_intr_hw.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_lc_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_lfsr.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_mubi_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_packer.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_prince.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_pulse_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_ram_1p.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_ram_1p_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_reg_cdc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_sec_anchor_buf.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_secded_hamming_72_64_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_secded_hamming_76_68_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_secded_hamming_76_68_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_secded_inv_39_32_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_secded_inv_39_32_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_secded_inv_64_57_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_secded_inv_64_57_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_secded_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_sparse_fsm_flop.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_subreg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_subreg_arb.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_subreg_ext.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_subreg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_subreg_shadow.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_sync_reqack.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_util_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/pwrmgr_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/pwrmgr_reg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/sha2.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/sha2_pad.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/tlul_adapter_reg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/tlul_adapter_sram.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/tlul_cmd_intg_chk.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/tlul_data_integ_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/tlul_data_integ_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/tlul_err.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/tlul_err_resp.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/tlul_fifo_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/tlul_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/tlul_rsp_intg_gen.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/tlul_socket_1n.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/top_pkg.sv"};
setFileChooser(filenames29306);
selectButton("NEXT", "Next >"); // JButton (j, f)
selectButton("NEXT", "Next >"); // JButton (j, f)
selectComboBox(PAResourceEtoH.FPGAChooser_FAMILY, "Artix-7", 1); // u (B, f)
selectComboBox(PAResourceEtoH.FPGAChooser_PACKAGE, "fgg676", 12); // u (B, f)
selectTable(PAResourceEtoH.FPGAChooser_FPGA_TABLE, "xc7a100tfgg676-1 ; 676 ; 300 ; 63400 ; 126800 ; 135 ; 0 ; 240 ; 8 ; 8 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 6 ;  ;  ;  ;  ; 0.95 ; 0.95 ; 1.05", 8, "xc7a100tfgg676-1", 0); // v (O, f)
selectButton("NEXT", "Next >"); // JButton (j, f)
// bx (f):  Create Project : addNotify
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_NEW
// Tcl Message: create_project project_1 /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/project_1 -part xc7a100tfgg676-1 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified 
// Tcl Message: INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'. 
// TclEventType: PROJECT_NEW
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: FILE_SET_CHANGE
selectButton("FINISH", "Finish"); // JButton (j, f)
// 'g' command handler elapsed time: 32 seconds
dismissDialog("Create Project"); // bx (f)
dismissDialog("New Project"); // f (ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// RDIResource.RDIViews_PROPERTIES: Properties: close view
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 19 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, hmac (hmac.sv)]", 2, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, hmac (hmac.sv)]", 2, true, false, false, false, true, false); // B (D, ck) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // aa (aj, ck)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // aa (aj, ck)
selectMenuItem(PAResourceCommand.PACommandNames_SET_AS_TOP, "Set as Top"); // ad (aj, ck)
// Run Command: PAResourceCommand.PACommandNames_SET_AS_TOP
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: set_property top hmac [current_fileset] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// [GUI Memory]: 129 MB (+769kb) [00:22:37]
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 122 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_secded_hamming_72_64_enc (prim_secded_hamming_72_64_enc.sv)]", 18, false, false, false, false, true, false); // B (D, ck) - Popup Trigger
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_secded_hamming_72_64_enc (prim_secded_hamming_72_64_enc.sv)]", 18, false, false, false, false, true, false); // B (D, ck) - Popup Trigger
selectMenuItem(PAResourceCommand.PACommandNames_SRC_ENABLE, "Enable File"); // ad (aj, Popup.HeavyWeightWindow)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ad (aj, Popup.HeavyWeightWindow)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (ck): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (ck)
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_secded_hamming_72_64_enc.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_secded_hamming_72_64_enc.sv 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 68 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_subreg_arb (prim_subreg_arb.sv)]", 9, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_subreg_arb (prim_subreg_arb.sv)]", 9, false, false, false, false, true, false); // B (D, ck) - Popup Trigger
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ad (aj, Popup.HeavyWeightWindow)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (ck): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (ck)
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_subreg_arb.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_subreg_arb.sv 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 21 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_flop (prim_flop.sv)]", 4, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_flop (prim_flop.sv)]", 4, true, false, false, false, true, false); // B (D, ck) - Popup Trigger - Node
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ad (aj, ck)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (ck): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (ck)
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_flop.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_flop.sv 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 10 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_ram_1p (prim_ram_1p.sv)]", 3, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_ram_1p (prim_ram_1p.sv)]", 3, true, false, false, false, true, false); // B (D, ck) - Popup Trigger - Node
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ad (aj, ck)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (ck): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (ck)
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_ram_1p.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_ram_1p.sv 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 18 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_generic_ram_1p (prim_generic_ram_1p.sv)]", 3, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_generic_ram_1p (prim_generic_ram_1p.sv)]", 3, false, false, false, false, true, false); // B (D, ck) - Popup Trigger
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ad (aj, ck)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (ck): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (ck)
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_generic_ram_1p.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_generic_ram_1p.sv 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 139 seconds
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // V (q, ck)
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // aa (ck)
selectMenuItem(PAResourceCommand.PACommandNames_CLOSE_PROJECT, "Close Project"); // ad (ck)
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // V (q, ck)
// Run Command: PAResourceCommand.PACommandNames_CLOSE_PROJECT
// A (ck): Close Project: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (A)
// bx (ck):  Close Project : addNotify
// TclEventType: PROJECT_CLOSE
dismissDialog("Close Project"); // A (ck)
// HMemoryUtils.trashcanNow. Engine heap size: 5,998 MB. GUI used memory: 56 MB. Current time: 4/26/22 11:49:11 AM PKT
// Tcl Message: close_project 
dismissDialog("Close Project"); // bx (ck)
selectButton(PAResourceEtoH.GettingStartedView_CREATE_NEW_PROJECT, "Create Project"); // x (w, ck)
// Run Command: PAResourceCommand.PACommandNames_NEW_PROJECT
// f (ck): New Project: addNotify
selectButton("NEXT", "Next >"); // JButton (j, f)
selectButton(PAResourceOtoP.ProjectNameChooser_CHOOSE_PROJECT_LOCATION, (String) null); // q (ak, f)
setFolderChooser("/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c");
selectButton("NEXT", "Next >"); // JButton (j, f)
selectButton("NEXT", "Next >"); // JButton (j, f)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, f)
String[] filenames17995 = {"/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/i2c.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/i2c_core.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/i2c_fsm.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/i2c_reg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/i2c_reg_top.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/jtag_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/lc_ctrl_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/otp_ctrl_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/otp_ctrl_reg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_alert_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_alert_sender.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_arbiter_tree.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_assert.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_assert_dummy_macros.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_buf.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_cipher_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_count.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_count_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_diff_decode.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_edge_detector.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_fifo_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_filter_ctr.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_flash.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_flop.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_flop_2sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_generic_buf.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_generic_flash.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_generic_flash_bank.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_generic_flop.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_generic_flop_2sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_generic_ram_1p.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_gf_mult.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_intr_hw.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_lc_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_lfsr.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_mubi_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_packer.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_prince.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_pulse_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_ram_1p.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_ram_1p_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_reg_cdc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_sec_anchor_buf.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_secded_hamming_72_64_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_secded_hamming_76_68_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_secded_hamming_76_68_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_secded_inv_39_32_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_secded_inv_39_32_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_secded_inv_64_57_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_secded_inv_64_57_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_secded_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_sparse_fsm_flop.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_subreg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_subreg_arb.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_subreg_ext.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_subreg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_subreg_shadow.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_sync_reqack.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_util_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/pwrmgr_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/pwrmgr_reg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/sha2.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/sha2_pad.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/tlul_adapter_reg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/tlul_adapter_sram.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/tlul_cmd_intg_chk.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/tlul_data_integ_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/tlul_data_integ_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/tlul_err.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/tlul_err_resp.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/tlul_fifo_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/tlul_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/tlul_rsp_intg_gen.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/tlul_socket_1n.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/top_pkg.sv"};
setFileChooser(filenames17995);
selectButton("NEXT", "Next >"); // JButton (j, f)
selectButton("NEXT", "Next >"); // JButton (j, f)
selectComboBox(PAResourceEtoH.FPGAChooser_FAMILY, "Artix-7", 1); // u (B, f)
selectComboBox(PAResourceEtoH.FPGAChooser_PACKAGE, "fgg676", 12); // u (B, f)
selectTable(PAResourceEtoH.FPGAChooser_FPGA_TABLE, "xc7a100tfgg676-1 ; 676 ; 300 ; 63400 ; 126800 ; 135 ; 0 ; 240 ; 8 ; 8 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 6 ;  ;  ;  ;  ; 0.95 ; 0.95 ; 1.05", 8, "xc7a100tfgg676-1", 0); // v (O, f)
selectButton("NEXT", "Next >"); // JButton (j, f)
// bx (f):  Create Project : addNotify
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_NEW
// Tcl Message: create_project project_1 /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/project_1 -part xc7a100tfgg676-1 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified 
// Tcl Message: INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'. 
// TclEventType: PROJECT_NEW
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: FILE_SET_CHANGE
selectButton("FINISH", "Finish"); // JButton (j, f)
// 'g' command handler elapsed time: 24 seconds
dismissDialog("Create Project"); // bx (f)
dismissDialog("New Project"); // f (ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
// RDIResource.RDIViews_PROPERTIES: Properties: close view
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 15 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, i2c (i2c.sv)]", 5, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, i2c (i2c.sv)]", 5, true, false, false, false, true, false); // B (D, ck) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // aa (aj, ck)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // aa (aj, ck)
selectMenuItem(PAResourceCommand.PACommandNames_SET_AS_TOP, "Set as Top"); // ad (aj, ck)
// Run Command: PAResourceCommand.PACommandNames_SET_AS_TOP
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: set_property top i2c [current_fileset] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 84 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, tlul_socket_1n (tlul_socket_1n.sv)]", 3, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, tlul_socket_1n (tlul_socket_1n.sv)]", 3, true, false, false, false, true, false); // B (D, ck) - Popup Trigger - Node
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ad (aj, ck)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (ck): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (ck)
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/tlul_socket_1n.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/tlul_socket_1n.sv 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 73 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_sync_reqack (prim_sync_reqack.sv)]", 4, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_sync_reqack (prim_sync_reqack.sv)]", 4, true, false, false, false, true, false); // B (D, ck) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // aa (aj, ck)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ad (aj, ck)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (ck): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (ck)
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_sync_reqack.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_sync_reqack.sv 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 16 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, tlul_adapter_sram (tlul_adapter_sram.sv)]", 4, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, tlul_adapter_sram (tlul_adapter_sram.sv)]", 4, true, false, false, false, true, false); // B (D, ck) - Popup Trigger - Node
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ad (aj, ck)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (ck): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (ck)
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/tlul_adapter_sram.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/tlul_adapter_sram.sv 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 10 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_ram_1p (prim_ram_1p.sv)]", 3, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_ram_1p (prim_ram_1p.sv)]", 3, true, false, false, false, true, false); // B (D, ck) - Popup Trigger - Node
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ad (aj, ck)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (ck): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (ck)
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_ram_1p.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_ram_1p.sv 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 22 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_generic_ram_1p (prim_generic_ram_1p.sv)]", 3, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_generic_ram_1p (prim_generic_ram_1p.sv)]", 3, false, false, false, false, true, false); // B (D, ck) - Popup Trigger
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ad (aj, ck)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (ck): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (ck)
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_generic_ram_1p.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_generic_ram_1p.sv 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12, true); // u (O, ck) - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_RTL_DESIGN
// bx (ck):  Open Elaborated Design : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: synth_design -rtl -name rtl_1 
// Tcl Message: Command: synth_design -rtl -name rtl_1 Starting synth_design Using part: xc7a100tfgg676-1 Top: i2c 
// TclEventType: ELABORATE_FINISH
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 6,251 MB. GUI used memory: 60 MB. Current time: 4/26/22 11:53:57 AM PKT
// TclEventType: DESIGN_NEW
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Schematic: addNotify
// TclEventType: CURR_DESIGN_SET
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 7850.746 ; gain = 0.000 ; free physical = 17129 ; free virtual = 412933 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'i2c' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/i2c.sv:7] 
// Tcl Message: 	Parameter AlertAsyncOn bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_alert_sender' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_alert_sender.sv:32] 
// Tcl Message: 	Parameter IsFatal bound to: 1'b1  	Parameter AsyncOn bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_diff_decode' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_diff_decode.sv:19] 
// Tcl Message: 	Parameter AsyncOn bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_flop_2sync.sv:13] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000000000  	Parameter ResetValue bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_generic_flop_2sync.sv:9] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000000000  	Parameter ResetValue bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_generic_flop.sv:7] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000000000  	Parameter ResetValue bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop' (1#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_generic_flop.sv:7] INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync' (2#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_generic_flop_2sync.sv:9] INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync' (3#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_flop_2sync.sv:13] INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_flop_2sync.sv:13] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000000000  	Parameter ResetValue bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_generic_flop_2sync.sv:9] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000000000  	Parameter ResetValue bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_generic_flop.sv:7] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000000000  	Parameter ResetValue bound to: 1'b1  
// Tcl Message: 	Parameter Width bound to: 1 - type: integer  	Parameter Impl bound to: 0 - type: integer  
// Tcl Message: 	Parameter AW bound to: 32'sb00000000000000000000000000000111  	Parameter DW bound to: 32'sb00000000000000000000000000100000  	Parameter DBW bound to: 32'sb00000000000000000000000000000100  
// Tcl Message: 	Parameter EnableRspIntgGen bound to: 1'b1  	Parameter EnableDataIntgGen bound to: 1'b1  
// Tcl Message: 	Parameter RegAw bound to: 32'sb00000000000000000000000000000111  	Parameter EnableDataIntgGen bound to: 32'sb00000000000000000000000000000000  	Parameter RegDw bound to: 32'sb00000000000000000000000000100000  	Parameter RegBw bound to: 32'sb00000000000000000000000000000100  	Parameter IW bound to: 32'sb00000000000000000000000000001000  	Parameter SZW bound to: 32'sb00000000000000000000000000000010  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'tlul_err' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/tlul_err.sv:7] 
// Tcl Message: 	Parameter IW bound to: 32'sb00000000000000000000000000001000  	Parameter SZW bound to: 32'sb00000000000000000000000000000010  	Parameter DW bound to: 32'sb00000000000000000000000000100000  	Parameter MW bound to: 32'sb00000000000000000000000000000100  	Parameter SubAW bound to: 32'sb00000000000000000000000000000010  
// Tcl Message: INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/tlul_err.sv:52] INFO: [Synth 8-6155] done synthesizing module 'tlul_err' (16#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/tlul_err.sv:7] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'tlul_adapter_reg' (17#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/tlul_adapter_reg.sv:10] INFO: [Synth 8-6157] synthesizing module 'prim_subreg' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000001  	Parameter SwAccess bound to: 3'b011  	Parameter RESVAL bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg' (18#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000001  	Parameter SwAccess bound to: 3'b000  	Parameter RESVAL bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized0' (18#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_subreg_ext.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000000001  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_subreg_ext.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_subreg_ext.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000001000  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized0' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_subreg_ext.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000001000  	Parameter SwAccess bound to: 3'b010  	Parameter RESVAL bound to: 8'b00000000  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized1' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000001  	Parameter SwAccess bound to: 3'b010  	Parameter RESVAL bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized2' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000011  	Parameter SwAccess bound to: 3'b000  	Parameter RESVAL bound to: 3'b000  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized3' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized4' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000010  	Parameter SwAccess bound to: 3'b000  	Parameter RESVAL bound to: 2'b00  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized4' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_subreg_ext.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000000111  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized1' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_subreg_ext.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_subreg_ext.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000010000  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized2' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_subreg_ext.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized5' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000010000  	Parameter SwAccess bound to: 3'b000  	Parameter RESVAL bound to: 16'b0000000000000000  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized5' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized6' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000011111  	Parameter SwAccess bound to: 3'b000  	Parameter RESVAL bound to: 31'b0000000000000000000000000000000  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized6' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized7' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000111  	Parameter SwAccess bound to: 3'b000  	Parameter RESVAL bound to: 7'b0000000  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized7' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_subreg_ext.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000000010  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized3' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_subreg_ext.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized8' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000100000  	Parameter SwAccess bound to: 3'b000  	Parameter RESVAL bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized8' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_subreg.sv:7] INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/i2c_reg_top.sv:2912] INFO: [Synth 8-6155] done synthesizing module 'i2c_reg_top' (20#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/i2c_reg_top.sv:8] INFO: [Synth 8-6157] synthesizing module 'i2c_core' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/i2c_core.sv:7] 
// Tcl Message: 	Parameter FifoDepth bound to: 32'sb00000000000000000000000001000000  
// Tcl Message: INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/i2c_core.sv:246] INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/i2c_core.sv:257] INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_fifo_sync.sv:6] 
// Tcl Message: 	Parameter Width bound to: 32'b00000000000000000000000000001101  	Parameter Pass bound to: 1'b1  	Parameter Depth bound to: 32'b00000000000000000000000001000000  	Parameter OutputZeroIfEmpty bound to: 1'b1  	Parameter DepthWNorm bound to: 32'b00000000000000000000000000000111  	Parameter DepthW bound to: 32'b00000000000000000000000000000111  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_fifo_sync.sv:6] INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_fifo_sync.sv:6] 
// Tcl Message: 	Parameter Width bound to: 32'b00000000000000000000000000001000  	Parameter Pass bound to: 1'b0  	Parameter Depth bound to: 32'b00000000000000000000000001000000  	Parameter OutputZeroIfEmpty bound to: 1'b1  	Parameter DepthWNorm bound to: 32'b00000000000000000000000000000111  	Parameter DepthW bound to: 32'b00000000000000000000000000000111  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized0' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_fifo_sync.sv:6] INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_fifo_sync.sv:6] 
// Tcl Message: 	Parameter Width bound to: 32'b00000000000000000000000000001000  	Parameter Pass bound to: 1'b1  	Parameter Depth bound to: 32'b00000000000000000000000001000000  	Parameter OutputZeroIfEmpty bound to: 1'b1  	Parameter DepthWNorm bound to: 32'b00000000000000000000000000000111  	Parameter DepthW bound to: 32'b00000000000000000000000000000111  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized1' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_fifo_sync.sv:6] INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_fifo_sync.sv:6] 
// Tcl Message: 	Parameter Width bound to: 32'b00000000000000000000000000001010  	Parameter Pass bound to: 1'b0  	Parameter Depth bound to: 32'b00000000000000000000000001000000  	Parameter OutputZeroIfEmpty bound to: 1'b1  	Parameter DepthWNorm bound to: 32'b00000000000000000000000000000111  	Parameter DepthW bound to: 32'b00000000000000000000000000000111  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized2' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_fifo_sync.sv:6] INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_flop_2sync.sv:13] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000000000  	Parameter ResetValue bound to: 1'b1  
// Tcl Message: 	Parameter Width bound to: 32'b00000000000000000000000000000001  	Parameter FlopOutput bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_intr_hw' (23#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_intr_hw.sv:10] INFO: [Synth 8-6155] done synthesizing module 'i2c_core' (24#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/i2c_core.sv:7] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'i2c' (25#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/i2c.sv:7] 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 7850.746 ; gain = 0.000 ; free physical = 17076 ; free virtual = 412909 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 7850.746 ; gain = 0.000 ; free physical = 17061 ; free virtual = 412902 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 7850.746 ; gain = 0.000 ; free physical = 17061 ; free virtual = 412902 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers. 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.  
// Tcl Message: RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 7850.746 ; gain = 0.000 ; free physical = 16945 ; free virtual = 412801 
// Tcl Message: 105 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Tcl Message: synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 7850.746 ; gain = 0.000 ; free physical = 16945 ; free virtual = 412801 
// 'dP' command handler elapsed time: 11 seconds
// Elapsed time: 12 seconds
dismissDialog("Open Elaborated Design"); // bx (ck)
// Elapsed time: 111 seconds
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // V (q, ck)
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // aa (ck)
selectMenuItem(PAResourceCommand.PACommandNames_CLOSE_PROJECT, "Close Project"); // ad (ck)
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // V (q, ck)
// Run Command: PAResourceCommand.PACommandNames_CLOSE_PROJECT
// A (ck): Close Project: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (A)
// bx (ck):  Close Project : addNotify
dismissDialog("Close Project"); // A (ck)
// TclEventType: PROJECT_CLOSE
// HMemoryUtils.trashcanNow. Engine heap size: 6,259 MB. GUI used memory: 81 MB. Current time: 4/26/22 11:55:52 AM PKT
// Engine heap size: 6,259 MB. GUI used memory: 83 MB. Current time: 4/26/22 11:55:52 AM PKT
// Tcl Message: close_project 
// TclEventType: DESIGN_CLOSE
dismissDialog("Close Project"); // bx (ck)
selectButton(PAResourceEtoH.GettingStartedView_CREATE_NEW_PROJECT, "Create Project"); // x (w, ck)
// Run Command: PAResourceCommand.PACommandNames_NEW_PROJECT
// f (ck): New Project: addNotify
selectButton("NEXT", "Next >"); // JButton (j, f)
selectButton(PAResourceOtoP.ProjectNameChooser_CHOOSE_PROJECT_LOCATION, (String) null); // q (ak, f)
setFolderChooser("/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr");
selectButton("NEXT", "Next >"); // JButton (j, f)
selectButton("NEXT", "Next >"); // JButton (j, f)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, f)
String[] filenames2600 = {"/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/ast_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/edn_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/edn_reg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/entropy_src_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/flash_ctrl_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/flash_ctrl_reg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/flash_phy_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/jtag_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/keccak_2share.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/keccak_round.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/keymgr.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/keymgr_cfg_en.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/keymgr_ctrl.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/keymgr_input_checks.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/keymgr_kmac_if.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/keymgr_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/keymgr_reg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/keymgr_reg_top.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/keymgr_reseed_ctrl.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/keymgr_sideload_key.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/keymgr_sideload_key_ctrl.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/kmac_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/lc_ctrl_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/lc_ctrl_state_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/otp_ctrl_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/otp_ctrl_reg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_alert_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_alert_sender.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_arbiter_tree.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_buf.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_cipher_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_count.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_count_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_diff_decode.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_edge_detector.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_fifo_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_filter_ctr.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_flash.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_flop.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_flop_2sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_generic_buf.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_generic_flash.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_generic_flash_bank.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_generic_flop.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_generic_flop_2sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_generic_ram_1p.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_gf_mult.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_intr_hw.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_lc_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_lfsr.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_msb_extend.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_mubi4_sender.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_mubi4_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_mubi_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_prince.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_pulse_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_ram_1p.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_ram_1p_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_reg_cdc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_sec_anchor_buf.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_secded_hamming_72_64_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_secded_hamming_76_68_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_secded_hamming_76_68_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_secded_inv_39_32_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_secded_inv_39_32_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_secded_inv_64_57_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_secded_inv_64_57_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_secded_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_slicer.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_sparse_fsm_flop.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_subreg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_subreg_arb.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_subreg_ext.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_subreg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_subreg_shadow.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_sync_reqack.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_util_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/pwrmgr_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/pwrmgr_reg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/rom_ctrl_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/sha3.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/sha3_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/sha3pad.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/tlul_adapter_reg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/tlul_adapter_sram.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/tlul_cmd_intg_chk.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/tlul_data_integ_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/tlul_data_integ_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/tlul_err.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/tlul_err_resp.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/tlul_fifo_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/tlul_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/tlul_rsp_intg_gen.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/tlul_socket_1n.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/top_pkg.sv"};
setFileChooser(filenames2600);
selectButton("NEXT", "Next >"); // JButton (j, f)
selectButton("NEXT", "Next >"); // JButton (j, f)
selectComboBox(PAResourceEtoH.FPGAChooser_FAMILY, "Artix-7", 1); // u (B, f)
selectComboBox(PAResourceEtoH.FPGAChooser_PACKAGE, "fgg676", 12); // u (B, f)
selectTable(PAResourceEtoH.FPGAChooser_FPGA_TABLE, "xc7a100tfgg676-1 ; 676 ; 300 ; 63400 ; 126800 ; 135 ; 0 ; 240 ; 8 ; 8 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 6 ;  ;  ;  ;  ; 0.95 ; 0.95 ; 1.05", 8, "xc7a100tfgg676-1", 0); // v (O, f)
selectButton("NEXT", "Next >"); // JButton (j, f)
// bx (f):  Create Project : addNotify
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_NEW
// Tcl Message: create_project project_1 /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/project_1 -part xc7a100tfgg676-1 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified 
// Tcl Message: INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'. 
// TclEventType: PROJECT_NEW
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: FILE_SET_CHANGE
selectButton("FINISH", "Finish"); // JButton (j, f)
// 'g' command handler elapsed time: 26 seconds
dismissDialog("Create Project"); // bx (f)
dismissDialog("New Project"); // f (ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
// RDIResource.RDIViews_PROPERTIES: Properties: close view
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 125 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_secded_hamming_76_68_enc (prim_secded_hamming_76_68_enc.sv)]", 16, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_secded_hamming_76_68_enc (prim_secded_hamming_76_68_enc.sv)]", 16, false, false, false, false, true, false); // B (D, ck) - Popup Trigger
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ad (aj, Popup.HeavyWeightWindow)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (ck): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (ck)
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_secded_hamming_76_68_enc.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_secded_hamming_76_68_enc.sv 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: FILE_SET_CHANGE
// [GUI Memory]: 136 MB (+574kb) [00:38:24]
// Elapsed time: 33 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, keccak_2share (keccak_2share.sv)]", 4, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, keccak_2share (keccak_2share.sv)]", 4, false, false, false, false, true, false); // B (D, ck) - Popup Trigger
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ad (aj, ck)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (ck): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (ck)
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/keccak_2share.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/keccak_2share.sv 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 36 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_generic_flash_bank (prim_generic_flash_bank.sv)]", 3, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_generic_flash_bank (prim_generic_flash_bank.sv)]", 3, true, false, false, false, true, false); // B (D, ck) - Popup Trigger - Node
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // aa (aj, ck)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // aa (aj, ck)
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // aa (aj, ck)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ad (aj, ck)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (ck): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (ck)
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_generic_flash_bank.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_generic_flash_bank.sv 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 33 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_ram_1p (prim_ram_1p.sv)]", 3, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_ram_1p (prim_ram_1p.sv)]", 3, true, false, false, false, true, false); // B (D, ck) - Popup Trigger - Node
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ad (aj, ck)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (ck): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (ck)
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_ram_1p.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_ram_1p.sv 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 10 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_generic_ram_1p (prim_generic_ram_1p.sv)]", 3, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_generic_ram_1p (prim_generic_ram_1p.sv)]", 3, false, false, false, false, true, false); // B (D, ck) - Popup Trigger
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ad (aj, ck)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (ck): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (ck)
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_generic_ram_1p.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_generic_ram_1p.sv 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 161 seconds
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // V (q, ck)
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // aa (ck)
selectMenuItem(PAResourceCommand.PACommandNames_CLOSE_PROJECT, "Close Project"); // ad (ck)
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // V (q, ck)
// Run Command: PAResourceCommand.PACommandNames_CLOSE_PROJECT
// A (ck): Close Project: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (A)
// bx (ck):  Close Project : addNotify
// TclEventType: PROJECT_CLOSE
dismissDialog("Close Project"); // A (ck)
// HMemoryUtils.trashcanNow. Engine heap size: 6,006 MB. GUI used memory: 64 MB. Current time: 4/26/22 12:03:16 PM PKT
// Tcl Message: close_project 
dismissDialog("Close Project"); // bx (ck)
selectButton(PAResourceEtoH.GettingStartedView_CREATE_NEW_PROJECT, "Create Project"); // x (w, ck)
// Run Command: PAResourceCommand.PACommandNames_NEW_PROJECT
// f (ck): New Project: addNotify
selectButton("NEXT", "Next >"); // JButton (j, f)
selectButton(PAResourceOtoP.ProjectNameChooser_CHOOSE_PROJECT_LOCATION, (String) null); // q (ak, f)
setFolderChooser("/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl");
selectButton("NEXT", "Next >"); // JButton (j, f)
selectButton("NEXT", "Next >"); // JButton (j, f)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, f)
String[] filenames28884 = {"/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/alert_handler_reg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/cluster_clock_inverter.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/dmi_cdc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/dmi_jtag.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/dmi_jtag_tap.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/fifo_async.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/jtag_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/kmac_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/lc_ctrl.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/lc_ctrl_fsm.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/lc_ctrl_kmac_if.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/lc_ctrl_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/lc_ctrl_reg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/lc_ctrl_reg_top.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/lc_ctrl_signal_decode.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/lc_ctrl_state_decode.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/lc_ctrl_state_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/lc_ctrl_state_transition.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/otp_ctrl_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/otp_ctrl_reg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/prim_alert_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/prim_alert_sender.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/prim_buf.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/prim_clock_mux2.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/prim_count.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/prim_count_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/prim_diff_decode.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/prim_esc_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/prim_esc_receiver.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/prim_flop.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/prim_flop_2sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/prim_generic_buf.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/prim_generic_clock_mux2.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/prim_generic_flop.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/prim_generic_flop_2sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/prim_lc_sender.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/prim_lc_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/prim_mubi4_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/prim_mubi4_sender.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/prim_mubi4_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/prim_mubi_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/prim_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/prim_sec_anchor_buf.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/prim_sec_anchor_flop.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/prim_secded_inv_39_32_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/prim_secded_inv_39_32_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/prim_secded_inv_64_57_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/prim_secded_inv_64_57_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/prim_secded_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/prim_sparse_fsm_flop.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/prim_subreg_ext.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/prim_sync_reqack.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/prim_sync_reqack_data.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/prim_util_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/pulp_clock_mux2.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/pwrmgr_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/pwrmgr_reg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/sha3_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/tlul_adapter_host.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/tlul_adapter_reg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/tlul_cmd_intg_chk.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/tlul_data_integ_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/tlul_data_integ_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/tlul_err.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/tlul_err_resp.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/tlul_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/tlul_rsp_intg_gen.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/top_pkg.sv"};
setFileChooser(filenames28884);
selectButton("NEXT", "Next >"); // JButton (j, f)
selectButton("NEXT", "Next >"); // JButton (j, f)
selectComboBox(PAResourceEtoH.FPGAChooser_FAMILY, "Artix-7", 1); // u (B, f)
selectComboBox(PAResourceEtoH.FPGAChooser_PACKAGE, "fgg676", 12); // u (B, f)
selectTable(PAResourceEtoH.FPGAChooser_FPGA_TABLE, "xc7a100tfgg676-1 ; 676 ; 300 ; 63400 ; 126800 ; 135 ; 0 ; 240 ; 8 ; 8 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 6 ;  ;  ;  ;  ; 0.95 ; 0.95 ; 1.05", 8, "xc7a100tfgg676-1", 0); // v (O, f)
selectButton("NEXT", "Next >"); // JButton (j, f)
// bx (f):  Create Project : addNotify
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_NEW
// Tcl Message: create_project project_1 /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/project_1 -part xc7a100tfgg676-1 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified 
// Tcl Message: INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'. 
// TclEventType: PROJECT_NEW
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: FILE_SET_CHANGE
selectButton("FINISH", "Finish"); // JButton (j, f)
// 'g' command handler elapsed time: 29 seconds
dismissDialog("Create Project"); // bx (f)
dismissDialog("New Project"); // f (ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
// RDIResource.RDIViews_PROPERTIES: Properties: close view
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 29 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, tlul_err_resp (tlul_err_resp.sv)]", 4, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, tlul_err_resp (tlul_err_resp.sv)]", 4, false, false, false, false, true, false); // B (D, ck) - Popup Trigger
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ad (aj, ck)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (ck): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (ck)
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/tlul_err_resp.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/tlul_err_resp.sv 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 45 seconds
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // V (q, ck)
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // aa (ck)
selectMenuItem(PAResourceCommand.PACommandNames_CLOSE_PROJECT, "Close Project"); // ad (ck)
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // V (q, ck)
// Run Command: PAResourceCommand.PACommandNames_CLOSE_PROJECT
// A (ck): Close Project: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (A)
// bx (ck):  Close Project : addNotify
// TclEventType: PROJECT_CLOSE
dismissDialog("Close Project"); // A (ck)
// HMemoryUtils.trashcanNow. Engine heap size: 6,008 MB. GUI used memory: 66 MB. Current time: 4/26/22 12:05:12 PM PKT
// Tcl Message: close_project 
dismissDialog("Close Project"); // bx (ck)
selectButton(PAResourceEtoH.GettingStartedView_CREATE_NEW_PROJECT, "Create Project"); // x (w, ck)
// Run Command: PAResourceCommand.PACommandNames_NEW_PROJECT
// f (ck): New Project: addNotify
selectButton("NEXT", "Next >"); // JButton (j, f)
selectButton(PAResourceOtoP.ProjectNameChooser_CHOOSE_PROJECT_LOCATION, (String) null); // q (ak, f)
setFolderChooser("/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn");
selectButton("NEXT", "Next >"); // JButton (j, f)
selectButton("NEXT", "Next >"); // JButton (j, f)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, f)
String[] filenames8343 = {"/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/edn_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/entropy_src_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/keymgr_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/keymgr_reg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/lc_ctrl_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/lc_ctrl_state_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/otbn.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/otbn_alu_base.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/otbn_alu_bignum.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/otbn_controller.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/otbn_core.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/otbn_core_model.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/otbn_decoder.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/otbn_instruction_fetch.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/otbn_loop_controller.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/otbn_lsu.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/otbn_mac_bignum.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/otbn_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/otbn_reg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/otbn_reg_top.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/otbn_rf_base.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/otbn_rf_base_ff.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/otbn_rf_base_fpga.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/otbn_rf_bignum.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/otbn_rf_bignum_ff.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/otbn_rf_bignum_fpga.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/otbn_rnd.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/otbn_scramble_ctrl.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/otbn_stack.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/otbn_start_stop_control.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/otp_ctrl_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/otp_ctrl_reg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_alert_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_alert_sender.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_buf.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_cipher_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_clock_mux2.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_count.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_count_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_crc32.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_diff_decode.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_edn_req.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_esc_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_esc_receiver.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_fifo_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_flop.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_flop_2sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_generic_buf.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_generic_clock_mux2.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_generic_flop.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_generic_flop_2sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_generic_ram_1p.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_intr_hw.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_lc_sender.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_lc_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_mubi4_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_mubi4_sender.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_mubi4_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_mubi_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_packer_fifo.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_prince.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_pulse_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_ram_1p.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_ram_1p_adv.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_ram_1p_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_ram_1p_scr.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_reg_cdc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_sec_anchor_buf.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_sec_anchor_flop.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_secded_inv_39_32_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_secded_inv_39_32_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_secded_inv_64_57_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_secded_inv_64_57_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_secded_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_sparse_fsm_flop.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_subreg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_subreg_ext.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_subreg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_subst_perm.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_sync_reqack.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_sync_reqack_data.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_util_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_xoshiro256pp.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/pulp_clock_mux2.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/pwrmgr_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/pwrmgr_reg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/sha3_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/tlul_adapter_host.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/tlul_adapter_reg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/tlul_adapter_sram.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/tlul_cmd_intg_chk.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/tlul_data_integ_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/tlul_data_integ_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/tlul_err.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/tlul_err_resp.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/tlul_fifo_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/tlul_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/tlul_rsp_intg_gen.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/tlul_socket_1n.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/top_pkg.sv"};
setFileChooser(filenames8343);
selectButton("NEXT", "Next >"); // JButton (j, f)
selectButton("NEXT", "Next >"); // JButton (j, f)
selectComboBox(PAResourceEtoH.FPGAChooser_FAMILY, "Artix-7", 1); // u (B, f)
selectComboBox(PAResourceEtoH.FPGAChooser_PACKAGE, "fgg676", 12); // u (B, f)
selectTable(PAResourceEtoH.FPGAChooser_FPGA_TABLE, "xc7a100tfgg676-1 ; 676 ; 300 ; 63400 ; 126800 ; 135 ; 0 ; 240 ; 8 ; 8 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 6 ;  ;  ;  ;  ; 0.95 ; 0.95 ; 1.05", 8, "xc7a100tfgg676-1", 0); // v (O, f)
selectButton("NEXT", "Next >"); // JButton (j, f)
// bx (f):  Create Project : addNotify
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_NEW
// Tcl Message: create_project project_1 /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/project_1 -part xc7a100tfgg676-1 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified 
// Tcl Message: INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'. 
// TclEventType: PROJECT_NEW
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: FILE_SET_CHANGE
selectButton("FINISH", "Finish"); // JButton (j, f)
// 'g' command handler elapsed time: 27 seconds
dismissDialog("Create Project"); // bx (f)
dismissDialog("New Project"); // f (ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// RDIResource.RDIViews_PROPERTIES: Properties: close view
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 268 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, tlul_adapter_host (tlul_adapter_host.sv)]", 11, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, tlul_adapter_host (tlul_adapter_host.sv)]", 11, false, false, false, false, true, false); // B (D, ck) - Popup Trigger
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ad (aj, Popup.HeavyWeightWindow)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (ck): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (ck)
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/tlul_adapter_host.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/tlul_adapter_host.sv 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 51 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_sec_anchor_flop (prim_sec_anchor_flop.sv)]", 6, true, false, false, false, true, false); // B (D, ck) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // aa (aj, ck)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // aa (aj, ck)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // aa (aj, ck)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ad (aj, ck)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (ck): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (ck)
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_sec_anchor_flop.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_sec_anchor_flop.sv 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 27 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_generic_clock_mux2 (prim_generic_clock_mux2.sv)]", 3, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_generic_clock_mux2 (prim_generic_clock_mux2.sv)]", 3, false, false, false, false, true, false); // B (D, ck) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // aa (aj, ck)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // aa (aj, ck)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // aa (aj, ck)
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // aa (aj, ck)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ad (aj, ck)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (ck): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (ck)
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_generic_clock_mux2.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_generic_clock_mux2.sv 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // V (q, ck)
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // aa (ck)
selectMenu(PAResourceItoN.MainMenuMgr_CHECKPOINT, "Checkpoint"); // aa (ck)
selectMenuItem(PAResourceCommand.PACommandNames_CLOSE_PROJECT, "Close Project"); // ad (ck)
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // V (q, ck)
// Run Command: PAResourceCommand.PACommandNames_CLOSE_PROJECT
// A (ck): Close Project: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (A)
// bx (ck):  Close Project : addNotify
// TclEventType: PROJECT_CLOSE
dismissDialog("Close Project"); // A (ck)
// HMemoryUtils.trashcanNow. Engine heap size: 6,008 MB. GUI used memory: 68 MB. Current time: 4/26/22 12:11:53 PM PKT
// Tcl Message: close_project 
dismissDialog("Close Project"); // bx (ck)
// Elapsed time: 10 seconds
selectButton(PAResourceEtoH.GettingStartedView_CREATE_NEW_PROJECT, "Create Project"); // x (w, ck)
// Run Command: PAResourceCommand.PACommandNames_NEW_PROJECT
// f (ck): New Project: addNotify
selectButton("NEXT", "Next >"); // JButton (j, f)
selectButton(PAResourceOtoP.ProjectNameChooser_CHOOSE_PROJECT_LOCATION, (String) null); // q (ak, f)
setFolderChooser("/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl");
selectButton("NEXT", "Next >"); // JButton (j, f)
selectButton("NEXT", "Next >"); // JButton (j, f)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, f)
String[] filenames27314 = {"/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/ast_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/edn_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/edn_reg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/entropy_src_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/lc_ctrl_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/lc_ctrl_state_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/otp_ctrl.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/otp_ctrl_core_reg_top.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/otp_ctrl_dai.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/otp_ctrl_ecc_reg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/otp_ctrl_kdi.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/otp_ctrl_lci.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/otp_ctrl_lfsr_timer.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/otp_ctrl_part_buf.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/otp_ctrl_part_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/otp_ctrl_part_unbuf.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/otp_ctrl_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/otp_ctrl_prim_reg_top.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/otp_ctrl_reg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/otp_ctrl_reg_top.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/otp_ctrl_scrmbl.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/otp_ctrl_token_const.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_alert_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_alert_sender.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_arbiter_fixed.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_arbiter_tree.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_buf.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_cipher_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_clock_mux2.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_count.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_count_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_crc32.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_diff_decode.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_double_lfsr.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_edn_req.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_esc_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_esc_receiver.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_fifo_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_flop.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_flop_2sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_generic_buf.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_generic_clock_mux2.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_generic_flop.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_generic_flop_2sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_generic_otp.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_generic_ram_1p.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_intr_hw.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_lc_sender.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_lc_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_lfsr.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_mubi4_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_mubi4_sender.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_mubi4_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_mubi8_sender.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_mubi_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_otp.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_otp_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_packer_fifo.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_present.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_prince.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_pulse_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_ram_1p.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_ram_1p_adv.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_ram_1p_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_ram_1p_scr.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_reg_cdc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_sec_anchor_buf.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_sec_anchor_flop.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_secded_inv_39_32_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_secded_inv_39_32_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_secded_inv_64_57_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_secded_inv_64_57_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_secded_inv_72_64_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_secded_inv_72_64_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_secded_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_sparse_fsm_flop.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_subreg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_subreg_ext.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_subreg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_subst_perm.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_sync_reqack.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_sync_reqack_data.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_util_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_xoshiro256pp.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/pulp_clock_mux2.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/pwrmgr_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/pwrmgr_reg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/sha3_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/tlul_adapter_host.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/tlul_adapter_reg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/tlul_adapter_sram.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/tlul_cmd_intg_chk.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/tlul_data_integ_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/tlul_data_integ_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/tlul_err.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/tlul_err_resp.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/tlul_fifo_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/tlul_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/tlul_rsp_intg_gen.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/tlul_socket_1n.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/top_pkg.sv"};
setFileChooser(filenames27314);
selectButton("NEXT", "Next >"); // JButton (j, f)
selectButton("NEXT", "Next >"); // JButton (j, f)
selectComboBox(PAResourceEtoH.FPGAChooser_FAMILY, "Artix-7", 1); // u (B, f)
selectComboBox(PAResourceEtoH.FPGAChooser_PACKAGE, "fgg676", 12); // u (B, f)
selectTable(PAResourceEtoH.FPGAChooser_FPGA_TABLE, "xc7a100tfgg676-1 ; 676 ; 300 ; 63400 ; 126800 ; 135 ; 0 ; 240 ; 8 ; 8 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 6 ;  ;  ;  ;  ; 0.95 ; 0.95 ; 1.05", 8, "xc7a100tfgg676-1", 0); // v (O, f)
selectButton("NEXT", "Next >"); // JButton (j, f)
// bx (f):  Create Project : addNotify
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_NEW
// Tcl Message: create_project project_1 /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/project_1 -part xc7a100tfgg676-1 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified 
// Tcl Message: INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'. 
// TclEventType: PROJECT_NEW
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: FILE_SET_CHANGE
selectButton("FINISH", "Finish"); // JButton (j, f)
// 'g' command handler elapsed time: 27 seconds
dismissDialog("Create Project"); // bx (f)
dismissDialog("New Project"); // f (ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
// RDIResource.RDIViews_PROPERTIES: Properties: close view
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed time: 18 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, otp_ctrl (otp_ctrl.sv)]", 2, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, otp_ctrl (otp_ctrl.sv)]", 2, true, false, false, false, true, false); // B (D, ck) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // aa (aj, ck)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // aa (aj, ck)
selectMenuItem(PAResourceCommand.PACommandNames_SET_AS_TOP, "Set as Top"); // ad (aj, ck)
// Run Command: PAResourceCommand.PACommandNames_SET_AS_TOP
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: set_property top otp_ctrl [current_fileset] 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 329 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_pulse_sync (prim_pulse_sync.sv)]", 10, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_pulse_sync (prim_pulse_sync.sv)]", 10, true, false, false, false, true, false); // B (D, ck) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // aa (aj, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // aa (aj, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // aa (aj, Popup.HeavyWeightWindow)
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // aa (aj, Popup.HeavyWeightWindow)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ad (aj, Popup.HeavyWeightWindow)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (ck): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (ck)
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_pulse_sync.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_pulse_sync.sv 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 154 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_prince (prim_prince.sv)]", 8, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_prince (prim_prince.sv)]", 8, false, false, false, false, true, false); // B (D, ck) - Popup Trigger
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ad (aj, Popup.HeavyWeightWindow)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (ck): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (ck)
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_prince.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_prince.sv 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 53 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_ram_1p (prim_ram_1p.sv)]", 6, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_ram_1p (prim_ram_1p.sv)]", 6, true, false, false, false, true, false); // B (D, ck) - Popup Trigger - Node
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ad (aj, Popup.HeavyWeightWindow)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (ck): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (ck)
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_ram_1p.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_ram_1p.sv 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 24 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_generic_ram_1p (prim_generic_ram_1p.sv)]", 6, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_generic_ram_1p (prim_generic_ram_1p.sv)]", 6, false, false, false, false, true, false); // B (D, ck) - Popup Trigger
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ad (aj, ck)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (ck): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (ck)
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_generic_ram_1p.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_generic_ram_1p.sv 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, otp_ctrl (otp_ctrl.sv)]", 2); // B (D, ck)
maximizeFrame(PAResourceOtoP.PAViews_SOURCES, "Sources"); // aw (aE, ck)
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 99 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, otp_ctrl_token_const (otp_ctrl_token_const.sv)]", 56, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, otp_ctrl_token_const (otp_ctrl_token_const.sv)]", 56, true, false, false, false, true, false); // B (D, ck) - Popup Trigger - Node
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // aa (aj, Popup.HeavyWeightWindow)
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // aa (aj, Popup.HeavyWeightWindow)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ad (aj, Popup.HeavyWeightWindow)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (ck): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (ck)
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/otp_ctrl_token_const.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/otp_ctrl_token_const.sv 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 14 seconds
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // V (q, ck)
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // aa (ck)
selectMenuItem(PAResourceCommand.PACommandNames_CLOSE_PROJECT, "Close Project"); // ad (ck)
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // V (q, ck)
// Run Command: PAResourceCommand.PACommandNames_CLOSE_PROJECT
// A (ck): Close Project: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (A)
// bx (ck):  Close Project : addNotify
// TclEventType: PROJECT_CLOSE
dismissDialog("Close Project"); // A (ck)
// HMemoryUtils.trashcanNow. Engine heap size: 6,008 MB. GUI used memory: 73 MB. Current time: 4/26/22 12:24:29 PM PKT
// Tcl Message: close_project 
dismissDialog("Close Project"); // bx (ck)
// Elapsed time: 1001 seconds
selectButton(PAResourceEtoH.GettingStartedView_CREATE_NEW_PROJECT, "Create Project"); // x (w, ck)
// Run Command: PAResourceCommand.PACommandNames_NEW_PROJECT
// f (ck): New Project: addNotify
selectButton("NEXT", "Next >"); // JButton (j, f)
selectButton(PAResourceOtoP.ProjectNameChooser_CHOOSE_PROJECT_LOCATION, (String) null); // q (ak, f)
setFolderChooser("/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen");
selectButton("NEXT", "Next >"); // JButton (j, f)
selectButton("NEXT", "Next >"); // JButton (j, f)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, f)
String[] filenames26037 = {"/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/aes_mix_single_column.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/aes_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/aes_reg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/ast_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/edn_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/edn_reg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/entropy_src_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/lc_ctrl_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/lc_ctrl_state_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/pattgen.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/pattgen_chan.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/pattgen_core.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/pattgen_ctrl_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/pattgen_reg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/pattgen_reg_top.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_alert_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_alert_sender.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_arbiter_fixed.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_arbiter_tree.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_buf.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_cipher_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_clock_mux2.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_count.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_count_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_crc32.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_diff_decode.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_double_lfsr.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_edn_req.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_esc_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_esc_receiver.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_fifo_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_flop.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_flop_2sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_generic_buf.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_generic_clock_mux2.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_generic_flop.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_generic_flop_2sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_generic_otp.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_generic_ram_1p.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_intr_hw.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_lc_sender.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_lc_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_lfsr.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_mubi4_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_mubi4_sender.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_mubi4_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_mubi8_sender.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_mubi_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_otp.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_otp_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_packer_fifo.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_present.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_prince.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_pulse_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_ram_1p.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_ram_1p_adv.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_ram_1p_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_ram_1p_scr.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_reg_cdc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_sec_anchor_buf.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_sec_anchor_flop.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_secded_inv_39_32_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_secded_inv_39_32_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_secded_inv_64_57_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_secded_inv_64_57_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_secded_inv_72_64_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_secded_inv_72_64_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_secded_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_sparse_fsm_flop.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_subreg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_subreg_ext.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_subreg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_subst_perm.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_sync_reqack.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_sync_reqack_data.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_util_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_xoshiro256pp.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/pulp_clock_mux2.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/pwrmgr_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/pwrmgr_reg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/sha3_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/tlul_adapter_host.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/tlul_adapter_reg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/tlul_adapter_sram.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/tlul_cmd_intg_chk.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/tlul_data_integ_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/tlul_data_integ_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/tlul_err.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/tlul_err_resp.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/tlul_fifo_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/tlul_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/tlul_rsp_intg_gen.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/tlul_socket_1n.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/top_pkg.sv"};
setFileChooser(filenames26037);
selectButton("NEXT", "Next >"); // JButton (j, f)
selectButton("NEXT", "Next >"); // JButton (j, f)
selectComboBox(PAResourceEtoH.FPGAChooser_FAMILY, "Artix-7", 1); // u (B, f)
selectComboBox(PAResourceEtoH.FPGAChooser_PACKAGE, "fgg676", 12); // u (B, f)
selectTable(PAResourceEtoH.FPGAChooser_FPGA_TABLE, "xc7a100tfgg676-1 ; 676 ; 300 ; 63400 ; 126800 ; 135 ; 0 ; 240 ; 8 ; 8 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 6 ;  ;  ;  ;  ; 0.95 ; 0.95 ; 1.05", 8, "xc7a100tfgg676-1", 0); // v (O, f)
selectButton("NEXT", "Next >"); // JButton (j, f)
// bx (f):  Create Project : addNotify
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_NEW
// Tcl Message: create_project project_1 /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/project_1 -part xc7a100tfgg676-1 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified 
// Tcl Message: INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'. 
// TclEventType: PROJECT_NEW
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: FILE_SET_CHANGE
selectButton("FINISH", "Finish"); // JButton (j, f)
// 'g' command handler elapsed time: 29 seconds
dismissDialog("Create Project"); // bx (f)
dismissDialog("New Project"); // f (ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// RDIResource.RDIViews_PROPERTIES: Properties: close view
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_ANALYSIS_MSG_RESET
// Elapsed time: 14 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pattgen (pattgen.sv)]", 9, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pattgen (pattgen.sv)]", 9, true, false, false, false, true, false); // B (D, ck) - Popup Trigger - Node
// TclEventType: DG_GRAPH_GENERATED
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // aa (aj, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // aa (aj, Popup.HeavyWeightWindow)
selectMenuItem(PAResourceCommand.PACommandNames_SET_AS_TOP, "Set as Top"); // ad (aj, Popup.HeavyWeightWindow)
// Run Command: PAResourceCommand.PACommandNames_SET_AS_TOP
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: set_property top pattgen [current_fileset] 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 214 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_ram_1p_scr (prim_ram_1p_scr.sv)]", 2, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_ram_1p_scr (prim_ram_1p_scr.sv)]", 2, true, false, false, false, true, false); // B (D, ck) - Popup Trigger - Node
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ad (aj, ck)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (ck): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (ck)
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_ram_1p_scr.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_ram_1p_scr.sv 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 93 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_packer_fifo (prim_packer_fifo.sv)]", 12, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_packer_fifo (prim_packer_fifo.sv)]", 12, false, false, false, false, true, false); // B (D, ck) - Popup Trigger
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ad (aj, Popup.HeavyWeightWindow)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (ck): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (ck)
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_packer_fifo.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_packer_fifo.sv 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 32 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_fifo_sync (prim_fifo_sync.sv)]", 5, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_fifo_sync (prim_fifo_sync.sv)]", 5, false, false, false, false, true, false); // B (D, ck) - Popup Trigger
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ad (aj, ck)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (ck): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (ck)
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_fifo_sync.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_fifo_sync.sv 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 15 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_generic_ram_1p (prim_generic_ram_1p.sv)]", 3, false, false, false, false, true, false); // B (D, ck) - Popup Trigger
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ad (aj, ck)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (ck): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (ck)
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_generic_ram_1p.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_generic_ram_1p.sv 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 121 seconds
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // V (q, ck)
selectMenuItem(PAResourceCommand.PACommandNames_CLOSE_PROJECT, "Close Project"); // ad (ck)
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // V (q, ck)
// Run Command: PAResourceCommand.PACommandNames_CLOSE_PROJECT
// A (ck): Close Project: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (A)
// bx (ck):  Close Project : addNotify
// TclEventType: PROJECT_CLOSE
dismissDialog("Close Project"); // A (ck)
// HMemoryUtils.trashcanNow. Engine heap size: 6,008 MB. GUI used memory: 76 MB. Current time: 4/26/22 12:50:05 PM PKT
// Tcl Message: close_project 
dismissDialog("Close Project"); // bx (ck)
selectButton(PAResourceEtoH.GettingStartedView_CREATE_NEW_PROJECT, "Create Project"); // x (w, ck)
// Run Command: PAResourceCommand.PACommandNames_NEW_PROJECT
// f (ck): New Project: addNotify
selectButton("NEXT", "Next >"); // JButton (j, f)
selectButton(PAResourceOtoP.ProjectNameChooser_CHOOSE_PROJECT_LOCATION, (String) null); // q (ak, f)
setFolderChooser("/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux");
selectButton("NEXT", "Next >"); // JButton (j, f)
selectButton("NEXT", "Next >"); // JButton (j, f)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, f)
String[] filenames19260 = {"/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/edn_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/edn_reg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/entropy_src_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/jtag_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/lc_ctrl_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/lc_ctrl_state_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/pinmux.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/pinmux_jtag_breakout.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/pinmux_jtag_buf.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/pinmux_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/pinmux_reg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/pinmux_reg_top.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/pinmux_strap_sampling.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/pinmux_wkup.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_alert_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_alert_sender.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_arbiter_fixed.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_arbiter_tree.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_buf.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_cipher_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_clock_buf.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_clock_mux2.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_count.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_count_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_crc32.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_diff_decode.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_double_lfsr.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_edn_req.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_esc_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_esc_receiver.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_fifo_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_filter.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_flop.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_flop_2sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_generic_buf.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_generic_clock_buf.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_generic_clock_mux2.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_generic_flop.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_generic_flop_2sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_generic_otp.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_generic_pad_attr.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_generic_ram_1p.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_intr_hw.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_lc_sender.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_lc_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_lfsr.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_mubi4_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_mubi4_sender.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_mubi4_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_mubi8_sender.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_mubi_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_otp.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_otp_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_packer_fifo.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_pad_attr.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_pad_wrapper_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_present.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_prince.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_pulse_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_ram_1p.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_ram_1p_adv.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_ram_1p_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_ram_1p_scr.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_reg_cdc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_sec_anchor_buf.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_sec_anchor_flop.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_secded_inv_39_32_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_secded_inv_39_32_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_secded_inv_64_57_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_secded_inv_64_57_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_secded_inv_72_64_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_secded_inv_72_64_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_secded_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_sparse_fsm_flop.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_subreg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_subreg_ext.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_subreg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_subst_perm.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_sync_reqack.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_sync_reqack_data.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_util_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_xoshiro256pp.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/pulp_clock_mux2.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/pwrmgr_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/pwrmgr_reg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/sha3_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/tlul_adapter_host.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/tlul_adapter_reg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/tlul_adapter_sram.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/tlul_cmd_intg_chk.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/tlul_data_integ_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/tlul_data_integ_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/tlul_err.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/tlul_err_resp.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/tlul_fifo_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/tlul_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/tlul_rsp_intg_gen.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/tlul_socket_1n.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/top_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/usbdev_aon_wake.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/usbdev_pkg.sv"};
setFileChooser(filenames19260);
selectButton("NEXT", "Next >"); // JButton (j, f)
selectButton("NEXT", "Next >"); // JButton (j, f)
selectComboBox(PAResourceEtoH.FPGAChooser_FAMILY, "Artix-7", 1); // u (B, f)
selectComboBox(PAResourceEtoH.FPGAChooser_PACKAGE, "fgg676", 12); // u (B, f)
selectTable(PAResourceEtoH.FPGAChooser_FPGA_TABLE, "xc7a100tfgg676-1 ; 676 ; 300 ; 63400 ; 126800 ; 135 ; 0 ; 240 ; 8 ; 8 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 6 ;  ;  ;  ;  ; 0.95 ; 0.95 ; 1.05", 8, "xc7a100tfgg676-1", 0); // v (O, f)
selectButton("NEXT", "Next >"); // JButton (j, f)
// bx (f):  Create Project : addNotify
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_NEW
// Tcl Message: create_project project_1 /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/project_1 -part xc7a100tfgg676-1 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified 
// Tcl Message: INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'. 
// TclEventType: PROJECT_NEW
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: FILE_SET_CHANGE
selectButton("FINISH", "Finish"); // JButton (j, f)
// 'g' command handler elapsed time: 29 seconds
dismissDialog("Create Project"); // bx (f)
dismissDialog("New Project"); // f (ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
// RDIResource.RDIViews_PROPERTIES: Properties: close view
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 207 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, tlul_adapter_host (tlul_adapter_host.sv)]", 26, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, tlul_adapter_host (tlul_adapter_host.sv)]", 26, false, false, false, false, true, false); // B (D, ck) - Popup Trigger
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ad (aj, Popup.HeavyWeightWindow)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (ck): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (ck)
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/tlul_adapter_host.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/tlul_adapter_host.sv 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 73 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_ram_1p_adv (prim_ram_1p_adv.sv)]", 5, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_ram_1p_adv (prim_ram_1p_adv.sv)]", 5, true, false, false, false, true, false); // B (D, ck) - Popup Trigger - Node
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ad (aj, ck)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (ck): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (ck)
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_ram_1p_adv.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_ram_1p_adv.sv 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 82 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_fifo_sync (prim_fifo_sync.sv)]", 4, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_fifo_sync (prim_fifo_sync.sv)]", 4, false, false, false, false, true, false); // B (D, ck) - Popup Trigger
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ad (aj, ck)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (ck): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (ck)
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_fifo_sync.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_fifo_sync.sv 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 140 seconds
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // V (q, ck)
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // aa (ck)
selectMenuItem(PAResourceCommand.PACommandNames_CLOSE_PROJECT, "Close Project"); // ad (ck)
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // V (q, ck)
// Run Command: PAResourceCommand.PACommandNames_CLOSE_PROJECT
// A (ck): Close Project: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (A)
// bx (ck):  Close Project : addNotify
// TclEventType: PROJECT_CLOSE
dismissDialog("Close Project"); // A (ck)
// HMemoryUtils.trashcanNow. Engine heap size: 6,008 MB. GUI used memory: 80 MB. Current time: 4/26/22 12:59:10 PM PKT
// Tcl Message: close_project 
dismissDialog("Close Project"); // bx (ck)
// Elapsed time: 10 seconds
selectButton(PAResourceEtoH.GettingStartedView_CREATE_NEW_PROJECT, "Create Project"); // x (w, ck)
// Run Command: PAResourceCommand.PACommandNames_NEW_PROJECT
// f (ck): New Project: addNotify
selectButton("NEXT", "Next >"); // JButton (j, f)
selectButton(PAResourceOtoP.ProjectNameChooser_CHOOSE_PROJECT_LOCATION, (String) null); // q (ak, f)
setFolderChooser("/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim");
selectButton("NEXT", "Next >"); // JButton (j, f)
selectButton("NEXT", "Next >"); // JButton (j, f)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, f)
String[] filenames14219 = {"/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/edn_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/entropy_src_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/lc_ctrl_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/otp_ctrl_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/otp_ctrl_reg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_alert_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_alert_receiver.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_alert_sender.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_arbiter_fixed.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_arbiter_ppc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_arbiter_tree.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_assert.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_assert_dummy_macros.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_assert_standard_macros.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_assert_yosys_macros.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_buf.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_cdc_rand_delay.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_cipher_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_clock_buf.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_clock_div.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_clock_gating.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_clock_gating_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_clock_inv.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_clock_meas.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_clock_mux2.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_clock_timeout.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_count.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_count_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_crc32.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_diff_decode.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_dom_and_2share.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_double_lfsr.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_edge_detector.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_edn_req.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_esc_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_esc_receiver.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_esc_sender.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_fifo_async.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_fifo_async_sram_adapter.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_fifo_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_filter.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_filter_ctr.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_flop.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_flop_2sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_gate_gen.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_generic_buf.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_generic_clock_buf.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_generic_clock_gating.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_generic_clock_inv.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_generic_clock_mux2.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_generic_flop.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_generic_flop_2sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_generic_ram_1p.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_generic_ram_2p.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_generic_rom.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_gf_mult.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_intr_hw.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_keccak.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_lc_combine.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_lc_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_lc_sender.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_lc_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_lfsr.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_max_tree.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_msb_extend.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_mubi12_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_mubi12_sender.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_mubi12_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_mubi16_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_mubi16_sender.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_mubi16_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_mubi4_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_mubi4_sender.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_mubi4_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_mubi8_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_mubi8_sender.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_mubi8_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_mubi_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_multibit_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_otp_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_packer.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_packer_fifo.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_pad_wrapper_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_present.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_prince.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_pulse_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_ram_1p.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_ram_1p_adv.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_ram_1p_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_ram_1p_scr.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_ram_2p.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_ram_2p_adv.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_ram_2p_async_adv.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_ram_2p_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_reg_cdc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_rom.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_rom_adv.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_rom_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_sec_anchor_buf.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_sec_anchor_flop.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_22_16_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_22_16_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_28_22_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_28_22_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_39_32_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_39_32_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_64_57_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_64_57_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_72_64_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_72_64_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_hamming_22_16_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_hamming_22_16_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_hamming_39_32_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_hamming_39_32_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_hamming_72_64_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_hamming_72_64_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_hamming_76_68_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_hamming_76_68_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_inv_22_16_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_inv_22_16_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_inv_28_22_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_inv_28_22_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_inv_39_32_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_inv_39_32_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_inv_64_57_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_inv_64_57_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_inv_72_64_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_inv_72_64_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_inv_hamming_22_16_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_inv_hamming_22_16_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_inv_hamming_39_32_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_inv_hamming_39_32_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_inv_hamming_72_64_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_inv_hamming_72_64_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_inv_hamming_76_68_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_inv_hamming_76_68_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_slicer.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_sparse_fsm_flop.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_sram_arbiter.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_subreg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_subreg_arb.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_subreg_async.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_subreg_cdc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_subreg_ext.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_subreg_ext_async.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_subreg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_subreg_shadow.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_subst_perm.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_sync_reqack.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_sync_reqack_data.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_sync_slow_fast.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_util_get_scramble_params.svh", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_util_memload.svh", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_util_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_xoshiro256pp.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/tlul_adapter_reg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/tlul_cmd_intg_chk.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/tlul_data_integ_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/tlul_data_integ_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/tlul_err.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/tlul_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/tlul_rsp_intg_gen.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/top_pkg.sv"};
setFileChooser(filenames14219);
selectButton("NEXT", "Next >"); // JButton (j, f)
selectButton("NEXT", "Next >"); // JButton (j, f)
selectComboBox(PAResourceEtoH.FPGAChooser_FAMILY, "Artix-7", 1); // u (B, f)
selectComboBox(PAResourceEtoH.FPGAChooser_PACKAGE, "fgg676", 12); // u (B, f)
selectTable(PAResourceEtoH.FPGAChooser_FPGA_TABLE, "xc7a100tfgg676-1 ; 676 ; 300 ; 63400 ; 126800 ; 135 ; 0 ; 240 ; 8 ; 8 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 6 ;  ;  ;  ;  ; 0.95 ; 0.95 ; 1.05", 8, "xc7a100tfgg676-1", 0); // v (O, f)
selectButton("NEXT", "Next >"); // JButton (j, f)
// bx (f):  Create Project : addNotify
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_NEW
// Tcl Message: create_project project_1 /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/project_1 -part xc7a100tfgg676-1 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified 
// Tcl Message: INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'. 
// TclEventType: PROJECT_NEW
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files -norecurse {/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_util_get_scramble_params.svh /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_util_memload.svh} 
// TclEventType: FILE_SET_CHANGE
selectButton("FINISH", "Finish"); // JButton (j, f)
// 'g' command handler elapsed time: 27 seconds
dismissDialog("Create Project"); // bx (f)
dismissDialog("New Project"); // f (ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
// RDIResource.RDIViews_PROPERTIES: Properties: close view
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_GENERATED
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 288 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_secded_22_16_enc (prim_secded_22_16_enc.sv)]", 60, false, false, false, false, true, false); // B (D, ck) - Popup Trigger
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ad (aj, Popup.HeavyWeightWindow)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (ck): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (ck)
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_22_16_enc.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_22_16_enc.sv 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 302 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_lc_dec (prim_lc_dec.sv)]", 18, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_lc_dec (prim_lc_dec.sv)]", 18, true, false, false, false, true, false); // B (D, ck) - Popup Trigger - Node
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ad (aj, ck)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (ck): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (ck)
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_lc_dec.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_lc_dec.sv 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 109 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_clock_gating (prim_clock_gating.sv)]", 19, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_clock_gating (prim_clock_gating.sv)]", 19, true, false, false, false, true, false); // B (D, ck) - Popup Trigger - Node
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ad (aj, ck)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (ck): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (ck)
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_clock_gating.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_clock_gating.sv 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 130 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_clock_timeout (prim_clock_timeout.sv)]", 18, true, false, false, false, true, false); // B (D, ck) - Popup Trigger - Node
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ad (aj, Popup.HeavyWeightWindow)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (ck): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (ck)
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_clock_timeout.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_clock_timeout.sv 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: FILE_SET_CHANGE
// [GUI Memory]: 146 MB (+3156kb) [01:53:52]
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 113 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_count (prim_count.sv)]", 7, true); // B (D, ck) - Node
// Elapsed time: 33 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_mubi16_sync (prim_mubi16_sync.sv)]", 3); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_mubi12_sync (prim_mubi12_sync.sv)]", 24, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_mubi12_sync (prim_mubi12_sync.sv)]", 24, true, false, false, false, true, false); // B (D, ck) - Popup Trigger - Node
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ad (aj, ck)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (ck): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (ck)
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_mubi12_sync.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_mubi12_sync.sv 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 56 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_ram_1p_adv (prim_ram_1p_adv.sv)]", 23, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_ram_1p_adv (prim_ram_1p_adv.sv)]", 23, true, false, false, false, true, false); // B (D, ck) - Popup Trigger - Node
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ad (aj, Popup.HeavyWeightWindow)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (ck): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (ck)
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_ram_1p_adv.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_ram_1p_adv.sv 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 33 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_secded_inv_22_16_dec (prim_secded_inv_22_16_dec.sv)]", 24, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_secded_inv_22_16_dec (prim_secded_inv_22_16_dec.sv)]", 24, false, false, false, false, true, false); // B (D, ck) - Popup Trigger
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ad (aj, ck)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (ck): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (ck)
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_inv_22_16_dec.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_inv_22_16_dec.sv 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 11 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_ram_1p (prim_ram_1p.sv)]", 23, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_ram_1p (prim_ram_1p.sv)]", 23, true, false, false, false, true, false); // B (D, ck) - Popup Trigger - Node
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ad (aj, Popup.HeavyWeightWindow)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (ck): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (ck)
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_ram_1p.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_ram_1p.sv 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
