<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="MemoriaDeInstruciones.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MemoriaDeDatosTestBench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MemoriaDeDatosTestBench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="MemoriaDeDatosTestBench_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MemoriaDeDatosTestBench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MemoriaDeInstrucciones1VHDL.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MemoriaDeInstrucciones1VHDL.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="MemoriaDeInstrucciones1VHDL.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="MemoriaDeInstrucciones1VHDL.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MemoriaDeInstrucciones1VHDL.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="MemoriaDeInstrucciones1VHDL.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MemoriaDeInstrucciones1VHDL.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MemoriaDeInstrucciones1VHDL.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MemoriaDeInstrucciones1VHDL_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MemoriaDeInstrucciones1VHDL_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MemoriaDeInstrucciones1VHDL_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1516754668" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1516754668">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516754668" xil_pn:in_ck="4564895469315799465" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1516754668">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MemoriaDeDatosTestBench.vhd"/>
      <outfile xil_pn:name="MemoriaDeInstrucciones1VHDL.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1516754371" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-2162498456182507516" xil_pn:start_ts="1516754371">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516754371" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3454304204628290430" xil_pn:start_ts="1516754371">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516752696" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6063199463825276139" xil_pn:start_ts="1516752696">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516754672" xil_pn:in_ck="4564895469315799465" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1516754672">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MemoriaDeDatosTestBench.vhd"/>
      <outfile xil_pn:name="MemoriaDeInstrucciones1VHDL.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1516754675" xil_pn:in_ck="4564895469315799465" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4883491140975071272" xil_pn:start_ts="1516754672">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MemoriaDeDatosTestBench_beh.prj"/>
      <outfile xil_pn:name="MemoriaDeDatosTestBench_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1516754719" xil_pn:in_ck="81598322504638493" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="95126246125544725" xil_pn:start_ts="1516754719">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MemoriaDeDatosTestBench_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1516750441" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1516750441">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516750441" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3092771243846202532" xil_pn:start_ts="1516750441">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516750441" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6063199463825276139" xil_pn:start_ts="1516750441">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516750441" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1516750441">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516750441" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5555995900182967710" xil_pn:start_ts="1516750441">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516750441" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1516750441">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516750441" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7701160994508202805" xil_pn:start_ts="1516750441">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516752450" xil_pn:in_ck="-4830904238764594197" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-2502534873006932028" xil_pn:start_ts="1516752441">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MemoriaDeInstrucciones1VHDL.lso"/>
      <outfile xil_pn:name="MemoriaDeInstrucciones1VHDL.ngc"/>
      <outfile xil_pn:name="MemoriaDeInstrucciones1VHDL.ngr"/>
      <outfile xil_pn:name="MemoriaDeInstrucciones1VHDL.prj"/>
      <outfile xil_pn:name="MemoriaDeInstrucciones1VHDL.stx"/>
      <outfile xil_pn:name="MemoriaDeInstrucciones1VHDL.syr"/>
      <outfile xil_pn:name="MemoriaDeInstrucciones1VHDL.xst"/>
      <outfile xil_pn:name="MemoriaDeInstrucciones1VHDL_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
