$date
	Sun Apr 09 21:08:38 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module and_gate_tb $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module gatetb $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! f $end
$var wire 1 $ w_1 $end
$scope module and1 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ f $end
$var wire 1 % gnd $end
$var wire 1 & vdd $end
$var wire 1 ' w_n $end
$upscope $end
$scope module not1 $end
$var wire 1 $ a $end
$var wire 1 ( gnd $end
$var wire 1 ) vdd $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1)
0(
z'
1&
0%
1$
0#
0"
0!
$end
#1
0'
1#
#2
z'
0#
0!
1$
1"
#3
1!
0$
0'
1#
#4
