###############################################################
#  Generated by:      Cadence Innovus 21.14-s109_1
#  OS:                Linux x86_64(Host ID vlsipool-k05)
#  Generated on:      Fri Feb 14 22:41:33 2025
#  Design:            PE_prowess
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -outDir /net/badwater/z/hyunwon/Documents/TSMC_Prowess/tsmc28/apr_small/reports
###############################################################

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.042  | -0.042  |  0.028  |  0.001  |
|           TNS (ns):| -2.343  | -2.343  |  0.000  |  0.000  |
|    Violating Paths:|   143   |   143   |    0    |    0    |
|          All Paths:|  4245   |  2427   |   52    |  1798   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     15 (15)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.038%
       (98.734% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
