-- -------------------------------------------------------------
-- 
-- File Name: C:\Users\valen\Documents\repos\UZ\ultrazohm_sw\ip_cores\uz_inverter_3ph\hdl_prj\hdlsrc\uz_inverter_3phgm\uz_inverter_3ph_src_nfp_mul_single.vhd
-- Created: 2022-05-17 08:28:44
-- 
-- Generated by MATLAB 9.11 and HDL Coder 3.19
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: uz_inverter_3ph_src_nfp_mul_single
-- Source Path: dot_product_1/nfp_mul_single
-- Hierarchy Level: 2
-- 
-- {Latency Strategy = "Min", Denormal Handling = "off"}
-- {Mantissa Multiply Strategy = "FullMultiplier"}
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.uz_inverter_3ph_src_uz_inverter_3ph_pkg.ALL;

ENTITY uz_inverter_3ph_src_nfp_mul_single IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        enb                               :   IN    std_logic;
        nfp_in1                           :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        nfp_in2                           :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        nfp_out                           :   OUT   std_logic_vector(31 DOWNTO 0)  -- ufix32
        );
END uz_inverter_3ph_src_nfp_mul_single;


ARCHITECTURE rtl OF uz_inverter_3ph_src_nfp_mul_single IS

  -- Signals
  SIGNAL nfp_in2_unsigned                 : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL BS                               : std_logic;  -- ufix1
  SIGNAL BE                               : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL BM                               : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL Compare_To_Constant1_out1        : std_logic;
  SIGNAL Delay16_out1                     : std_logic;
  SIGNAL Compare_To_Zero3_out1            : std_logic;
  SIGNAL Delay14_out1                     : std_logic;
  SIGNAL Logical_Operator1_out1           : std_logic;
  SIGNAL nfp_in1_unsigned                 : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL AS                               : std_logic;  -- ufix1
  SIGNAL AE                               : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL AM                               : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL Compare_To_Constant_out1         : std_logic;
  SIGNAL Delay21_out1                     : std_logic;
  SIGNAL Compare_To_Zero2_out1            : std_logic;
  SIGNAL Delay19_out1                     : std_logic;
  SIGNAL Logical_Operator_out1            : std_logic;
  SIGNAL Delay3_out1                      : std_logic;
  SIGNAL Delay7_out1                      : std_logic;
  SIGNAL Logical_Operator_out1_1          : std_logic;
  SIGNAL Switch_out1                      : std_logic;
  SIGNAL Switch1_out1                     : std_logic;
  SIGNAL Delay29_reg                      : std_logic_vector(0 TO 2);  -- ufix1 [3]
  SIGNAL Delay29_reg_next                 : std_logic_vector(0 TO 2);  -- ufix1 [3]
  SIGNAL Delay29_out1                     : std_logic;
  SIGNAL Delay_reg                        : std_logic_vector(0 TO 1);  -- ufix1 [2]
  SIGNAL Delay_reg_next                   : std_logic_vector(0 TO 1);  -- ufix1 [2]
  SIGNAL Delay_out1                       : std_logic;
  SIGNAL Constant8_out1                   : std_logic;  -- ufix1
  SIGNAL Constant7_out1                   : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Relational_Operator_relop1       : std_logic;
  SIGNAL Delay4_out1                      : std_logic;
  SIGNAL Logical_Operator2_out1           : std_logic;
  SIGNAL Logical_Operator_out1_2          : std_logic;  -- ufix1
  SIGNAL Add_out1                         : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Delay3_out1_1                    : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Add_add_cast                     : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL Constant6_out1                   : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Compare_To_Zero_out1             : std_logic;
  SIGNAL Delay23_out1                     : std_logic;
  SIGNAL Constant1_out1                   : std_logic;  -- ufix1
  SIGNAL Constant_out1                    : std_logic;  -- ufix1
  SIGNAL Switch1_out1_1                   : std_logic;  -- ufix1
  SIGNAL Delay6_out1                      : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL Bit_Concat_out1                  : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL Constant5_out1                   : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL Switch_out1_1                    : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL Delay2_out1                      : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL Logical_Operator3_out1           : std_logic;
  SIGNAL Compare_To_Zero1_out1            : std_logic;
  SIGNAL Delay20_out1                     : std_logic;
  SIGNAL Constant3_out1                   : std_logic;  -- ufix1
  SIGNAL Constant2_out1                   : std_logic;  -- ufix1
  SIGNAL Switch2_out1                     : std_logic;  -- ufix1
  SIGNAL Logical_Operator_out1_3          : std_logic;
  SIGNAL Delay8_out1                      : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL Bit_Concat1_out1                 : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL Constant4_out1                   : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL Switch3_out1                     : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL Delay1_out1                      : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL Product_out1                     : unsigned(47 DOWNTO 0);  -- ufix48
  SIGNAL Delay4_reg                       : vector_of_unsigned48(0 TO 1);  -- ufix48 [2]
  SIGNAL Delay4_reg_next                  : vector_of_unsigned48(0 TO 1);  -- ufix48 [2]
  SIGNAL Delay4_out1_1                    : unsigned(47 DOWNTO 0);  -- ufix48
  SIGNAL Constant1_out1_1                 : std_logic;
  SIGNAL Bit_Concat_out1_1                : unsigned(48 DOWNTO 0);  -- ufix49
  SIGNAL Bit_Slice1_out1                  : std_logic;  -- ufix1
  SIGNAL Logical_Operator1_out1_1         : std_logic;
  SIGNAL Delay3_out1_2                    : std_logic;
  SIGNAL Logical_Operator3_out1_1         : std_logic;
  SIGNAL Logical_Operator_out1_4          : std_logic;
  SIGNAL Delay1_out1_1                    : std_logic;
  SIGNAL Logical_Operator2_out1_1         : std_logic;
  SIGNAL Delay11_reg                      : std_logic_vector(0 TO 1);  -- ufix1 [2]
  SIGNAL Delay11_reg_next                 : std_logic_vector(0 TO 1);  -- ufix1 [2]
  SIGNAL Delay11_out1                     : std_logic;
  SIGNAL Delay4_out1_2                    : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Delay5_out1                      : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Subtract_out1                    : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL Delay_out1_1                     : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL Constant2_out1_1                 : unsigned(6 DOWNTO 0);  -- ufix7
  SIGNAL Constant1_out1_2                 : std_logic;
  SIGNAL Constant3_out1_1                 : std_logic;
  SIGNAL Switch_out1_2                    : std_logic;
  SIGNAL Bit_Concat1_out1_1               : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch1_out1_2                   : std_logic;
  SIGNAL Bit_Concat_out1_2                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Add1_out1                        : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL Delay2_out1_1                    : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL Subtract2_sub_cast               : signed(31 DOWNTO 0);  -- sfix32
  SIGNAL Subtract2_sub_cast_1             : signed(31 DOWNTO 0);  -- sfix32
  SIGNAL Subtract2_sub_temp               : signed(31 DOWNTO 0);  -- sfix32
  SIGNAL Subtract2_out1                   : signed(9 DOWNTO 0);  -- sfix10
  SIGNAL Constant4_out1_1                 : signed(9 DOWNTO 0);  -- sfix10
  SIGNAL Switch2_out1_1                   : signed(9 DOWNTO 0);  -- sfix10
  SIGNAL Delay10_reg                      : vector_of_signed10(0 TO 1);  -- sfix10 [2]
  SIGNAL Delay10_reg_next                 : vector_of_signed10(0 TO 1);  -- sfix10 [2]
  SIGNAL Delay10_out1                     : signed(9 DOWNTO 0);  -- sfix10
  SIGNAL Constant_out1_1                  : signed(9 DOWNTO 0);  -- sfix10
  SIGNAL Switch1_out1_3                   : signed(9 DOWNTO 0);  -- sfix10
  SIGNAL Add_add_cast_1                   : signed(31 DOWNTO 0);  -- sfix32
  SIGNAL Add_add_temp                     : signed(31 DOWNTO 0);  -- sfix32
  SIGNAL Add_out1_1                       : signed(9 DOWNTO 0);  -- sfix10
  SIGNAL Compare_To_Constant_out1_1       : std_logic;
  SIGNAL Constant1_out1_3                 : signed(9 DOWNTO 0);  -- sfix10
  SIGNAL Switch2_out1_2                   : signed(9 DOWNTO 0);  -- sfix10
  SIGNAL Delay18_out1                     : signed(9 DOWNTO 0);  -- sfix10
  SIGNAL Compare_To_Constant1_out1_1      : std_logic;
  SIGNAL Logical_Operator1_out1_2         : std_logic;
  SIGNAL Logical_Operator4_out1           : std_logic;
  SIGNAL Logical_Operator7_out1           : std_logic;
  SIGNAL Logical_Operator5_out1           : std_logic;
  SIGNAL Logical_Operator6_out1           : std_logic;
  SIGNAL Logical_Operator8_out1           : std_logic;
  SIGNAL Inf_Zero_out1                    : std_logic;
  SIGNAL Logical_Operator2_out1_2         : std_logic;
  SIGNAL Logical_Operator10_out1          : std_logic;
  SIGNAL Delay22_reg                      : std_logic_vector(0 TO 2);  -- ufix1 [3]
  SIGNAL Delay22_reg_next                 : std_logic_vector(0 TO 2);  -- ufix1 [3]
  SIGNAL Delay22_out1                     : std_logic;
  SIGNAL Delay13_out1                     : std_logic;
  SIGNAL Logical_Operator_out1_5          : std_logic;
  SIGNAL Compare_To_Constant_out1_2       : std_logic;
  SIGNAL Constant1_out1_4                 : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Shift_out1                   : unsigned(48 DOWNTO 0);  -- ufix49
  SIGNAL Switch_out1_3                    : unsigned(48 DOWNTO 0);  -- ufix49
  SIGNAL Bit_Slice_out1                   : unsigned(47 DOWNTO 0);  -- ufix48
  SIGNAL Bit_Slice2_out1                  : unsigned(1 DOWNTO 0);  -- ufix2
  SIGNAL Bit_Slice4_out1                  : std_logic;  -- ufix1
  SIGNAL Bit_Slice1_out1_1                : unsigned(21 DOWNTO 0);  -- ufix22
  SIGNAL Bit_Reduce_out1                  : std_logic;  -- ufix1
  SIGNAL Bit_Slice5_out1                  : std_logic;  -- ufix1
  SIGNAL Bit_Slice3_out1                  : std_logic;  -- ufix1
  SIGNAL Logical_Operator1_out1_3         : std_logic;
  SIGNAL Logical_Operator_out1_6          : std_logic;
  SIGNAL Delay1_out1_2                    : std_logic;
  SIGNAL Bit_Slice1_out1_2                : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL Bit_Slice1_out1_3                : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL Bit_Slice1_out1_dtc              : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL Constant_out1_2                  : std_logic;
  SIGNAL Add_add_cast_2                   : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL Add_out1_2                       : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL Switch_out1_4                    : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL Bit_Slice2_out1_1                : std_logic;  -- ufix1
  SIGNAL Add1_add_cast                    : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL Add1_out1_1                      : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Add_add_cast_3                   : signed(31 DOWNTO 0);  -- sfix32
  SIGNAL Add_add_temp_1                   : signed(31 DOWNTO 0);  -- sfix32
  SIGNAL Add_out1_3                       : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Constant1_out1_5                 : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch1_out1_4                   : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Constant4_out1_2                 : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch4_out1                     : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch6_out1                     : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Delay1_out1_3                    : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice4_out1_1                : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL Bit_Shift_out1_1                 : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL Switch1_out1_5                   : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL Constant2_out1_2                 : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL Switch2_out1_3                   : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL Constant5_out1_1                 : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL Bit_Set_out1                     : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL Switch7_out1                     : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL Switch5_out1                     : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL Delay2_out1_2                    : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL nfp_out_pack                     : unsigned(31 DOWNTO 0);  -- ufix32

BEGIN
  nfp_in2_unsigned <= unsigned(nfp_in2);

  -- Split 32 bit word into FP sign, exponent, mantissa
  BS <= nfp_in2_unsigned(31);
  BE <= nfp_in2_unsigned(30 DOWNTO 23);
  BM <= nfp_in2_unsigned(22 DOWNTO 0);

  
  Compare_To_Constant1_out1 <= '1' WHEN BE = to_unsigned(16#FF#, 8) ELSE
      '0';

  Delay16_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay16_out1 <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay16_out1 <= Compare_To_Constant1_out1;
      END IF;
    END IF;
  END PROCESS Delay16_process;


  
  Compare_To_Zero3_out1 <= '1' WHEN BM /= to_unsigned(16#000000#, 23) ELSE
      '0';

  Delay14_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay14_out1 <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay14_out1 <= Compare_To_Zero3_out1;
      END IF;
    END IF;
  END PROCESS Delay14_process;


  Logical_Operator1_out1 <= Delay16_out1 AND Delay14_out1;

  nfp_in1_unsigned <= unsigned(nfp_in1);

  -- Split 32 bit word into FP sign, exponent, mantissa
  AS <= nfp_in1_unsigned(31);
  AE <= nfp_in1_unsigned(30 DOWNTO 23);
  AM <= nfp_in1_unsigned(22 DOWNTO 0);

  
  Compare_To_Constant_out1 <= '1' WHEN AE = to_unsigned(16#FF#, 8) ELSE
      '0';

  Delay21_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay21_out1 <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay21_out1 <= Compare_To_Constant_out1;
      END IF;
    END IF;
  END PROCESS Delay21_process;


  
  Compare_To_Zero2_out1 <= '1' WHEN AM /= to_unsigned(16#000000#, 23) ELSE
      '0';

  Delay19_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay19_out1 <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay19_out1 <= Compare_To_Zero2_out1;
      END IF;
    END IF;
  END PROCESS Delay19_process;


  Logical_Operator_out1 <= Delay21_out1 AND Delay19_out1;

  Delay3_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay3_out1 <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay3_out1 <= AS;
      END IF;
    END IF;
  END PROCESS Delay3_process;


  Delay7_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay7_out1 <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay7_out1 <= BS;
      END IF;
    END IF;
  END PROCESS Delay7_process;


  Logical_Operator_out1_1 <= Delay3_out1 XOR Delay7_out1;

  
  Switch_out1 <= Logical_Operator_out1_1 WHEN Logical_Operator_out1 = '0' ELSE
      Delay3_out1;

  
  Switch1_out1 <= Switch_out1 WHEN Logical_Operator1_out1 = '0' ELSE
      Delay7_out1;

  Delay29_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay29_reg(0) <= '0';
      Delay29_reg(1) <= '0';
      Delay29_reg(2) <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay29_reg(0) <= Delay29_reg_next(0);
        Delay29_reg(1) <= Delay29_reg_next(1);
        Delay29_reg(2) <= Delay29_reg_next(2);
      END IF;
    END IF;
  END PROCESS Delay29_process;

  Delay29_out1 <= Delay29_reg(2);
  Delay29_reg_next(0) <= Switch1_out1;
  Delay29_reg_next(1) <= Delay29_reg(0);
  Delay29_reg_next(2) <= Delay29_reg(1);

  Delay_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay_reg(0) <= '0';
      Delay_reg(1) <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_reg(0) <= Delay_reg_next(0);
        Delay_reg(1) <= Delay_reg_next(1);
      END IF;
    END IF;
  END PROCESS Delay_process;

  Delay_out1 <= Delay_reg(1);
  Delay_reg_next(0) <= Delay29_out1;
  Delay_reg_next(1) <= Delay_reg(0);

  Constant8_out1 <= '1';

  Constant7_out1 <= to_unsigned(16#06#, 8);

  Delay4_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay4_out1 <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay4_out1 <= Relational_Operator_relop1;
      END IF;
    END IF;
  END PROCESS Delay4_process;


  Logical_Operator2_out1 <=  NOT Delay4_out1;

  Logical_Operator_out1_2 <= Constant8_out1 AND Logical_Operator2_out1;

  Delay3_1_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay3_out1_1 <= to_unsigned(16#00#, 8);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay3_out1_1 <= Add_out1;
      END IF;
    END IF;
  END PROCESS Delay3_1_process;


  Add_add_cast <= '0' & '0' & '0' & '0' & '0' & '0' & '0' & Logical_Operator_out1_2;
  Add_out1 <= Delay3_out1_1 + Add_add_cast;

  
  Relational_Operator_relop1 <= '1' WHEN Add_out1 >= Constant7_out1 ELSE
      '0';

  Constant6_out1 <= to_unsigned(16#00#, 8);

  
  Compare_To_Zero_out1 <= '1' WHEN AE = to_unsigned(16#00#, 8) ELSE
      '0';

  Delay23_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay23_out1 <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay23_out1 <= Compare_To_Zero_out1;
      END IF;
    END IF;
  END PROCESS Delay23_process;


  Constant1_out1 <= '1';

  Constant_out1 <= '0';

  
  Switch1_out1_1 <= Constant1_out1 WHEN Delay23_out1 = '0' ELSE
      Constant_out1;

  Delay6_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay6_out1 <= to_unsigned(16#000000#, 23);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay6_out1 <= AM;
      END IF;
    END IF;
  END PROCESS Delay6_process;


  Bit_Concat_out1 <= Switch1_out1_1 & Delay6_out1;

  Constant5_out1 <= to_unsigned(16#800000#, 24);

  
  Switch_out1_1 <= Bit_Concat_out1 WHEN Logical_Operator1_out1 = '0' ELSE
      Constant5_out1;

  Delay2_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay2_out1 <= to_unsigned(16#000000#, 24);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay2_out1 <= Switch_out1_1;
      END IF;
    END IF;
  END PROCESS Delay2_process;


  Logical_Operator3_out1 <=  NOT Logical_Operator1_out1;

  
  Compare_To_Zero1_out1 <= '1' WHEN BE = to_unsigned(16#00#, 8) ELSE
      '0';

  Delay20_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay20_out1 <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay20_out1 <= Compare_To_Zero1_out1;
      END IF;
    END IF;
  END PROCESS Delay20_process;


  Constant3_out1 <= '1';

  Constant2_out1 <= '0';

  
  Switch2_out1 <= Constant3_out1 WHEN Delay20_out1 = '0' ELSE
      Constant2_out1;

  Logical_Operator_out1_3 <= Logical_Operator_out1 AND Logical_Operator3_out1;

  Delay8_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay8_out1 <= to_unsigned(16#000000#, 23);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay8_out1 <= BM;
      END IF;
    END IF;
  END PROCESS Delay8_process;


  Bit_Concat1_out1 <= Switch2_out1 & Delay8_out1;

  Constant4_out1 <= to_unsigned(16#800000#, 24);

  
  Switch3_out1 <= Bit_Concat1_out1 WHEN Logical_Operator_out1_3 = '0' ELSE
      Constant4_out1;

  Delay1_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay1_out1 <= to_unsigned(16#000000#, 24);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay1_out1 <= Switch3_out1;
      END IF;
    END IF;
  END PROCESS Delay1_process;


  Product_out1 <= Delay2_out1 * Delay1_out1;

  Delay4_1_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay4_reg(0) <= to_unsigned(0, 48);
      Delay4_reg(1) <= to_unsigned(0, 48);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay4_reg(0) <= Delay4_reg_next(0);
        Delay4_reg(1) <= Delay4_reg_next(1);
      END IF;
    END IF;
  END PROCESS Delay4_1_process;

  Delay4_out1_1 <= Delay4_reg(1);
  Delay4_reg_next(0) <= Product_out1;
  Delay4_reg_next(1) <= Delay4_reg(0);

  Constant1_out1_1 <= '0';

  Bit_Concat_out1_1 <= Delay4_out1_1 & Constant1_out1_1;

  Bit_Slice1_out1 <= Bit_Concat_out1_1(48);

  Logical_Operator1_out1_1 <= Delay21_out1 OR Delay16_out1;

  Delay3_2_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay3_out1_2 <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay3_out1_2 <= Logical_Operator1_out1_1;
      END IF;
    END IF;
  END PROCESS Delay3_2_process;


  Logical_Operator3_out1_1 <=  NOT Delay3_out1_2;

  Logical_Operator_out1_4 <= Delay23_out1 OR Delay20_out1;

  Delay1_1_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay1_out1_1 <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay1_out1_1 <= Logical_Operator_out1_4;
      END IF;
    END IF;
  END PROCESS Delay1_1_process;


  Logical_Operator2_out1_1 <= Logical_Operator3_out1_1 AND Delay1_out1_1;

  Delay11_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay11_reg(0) <= '0';
      Delay11_reg(1) <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay11_reg(0) <= Delay11_reg_next(0);
        Delay11_reg(1) <= Delay11_reg_next(1);
      END IF;
    END IF;
  END PROCESS Delay11_process;

  Delay11_out1 <= Delay11_reg(1);
  Delay11_reg_next(0) <= Logical_Operator2_out1_1;
  Delay11_reg_next(1) <= Delay11_reg(0);

  Delay4_2_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay4_out1_2 <= to_unsigned(16#00#, 8);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay4_out1_2 <= AE;
      END IF;
    END IF;
  END PROCESS Delay4_2_process;


  Delay5_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay5_out1 <= to_unsigned(16#00#, 8);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay5_out1 <= BE;
      END IF;
    END IF;
  END PROCESS Delay5_process;


  Subtract_out1 <= resize(resize(Delay4_out1_2, 32) + resize(Delay5_out1, 32), 9);

  Delay_1_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay_out1_1 <= to_unsigned(16#000#, 9);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_out1_1 <= Subtract_out1;
      END IF;
    END IF;
  END PROCESS Delay_1_process;


  Constant2_out1_1 <= to_unsigned(16#3F#, 7);

  Constant1_out1_2 <= '1';

  Constant3_out1_1 <= '0';

  
  Switch_out1_2 <= Constant1_out1_2 WHEN Delay23_out1 = '0' ELSE
      Constant3_out1_1;

  Bit_Concat1_out1_1 <= Constant2_out1_1 & Switch_out1_2;

  
  Switch1_out1_2 <= Constant1_out1_2 WHEN Delay20_out1 = '0' ELSE
      Constant3_out1_1;

  Bit_Concat_out1_2 <= Constant2_out1_1 & Switch1_out1_2;

  Add1_out1 <= resize(resize(Bit_Concat1_out1_1, 32) + resize(Bit_Concat_out1_2, 32), 9);

  Delay2_1_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay2_out1_1 <= to_unsigned(16#000#, 9);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay2_out1_1 <= Add1_out1;
      END IF;
    END IF;
  END PROCESS Delay2_1_process;


  Subtract2_sub_cast <= signed(resize(Delay_out1_1, 32));
  Subtract2_sub_cast_1 <= signed(resize(Delay2_out1_1, 32));
  Subtract2_sub_temp <= Subtract2_sub_cast - Subtract2_sub_cast_1;
  Subtract2_out1 <= Subtract2_sub_temp(9 DOWNTO 0);

  Constant4_out1_1 <= to_signed(16#0FF#, 10);

  
  Switch2_out1_1 <= Subtract2_out1 WHEN Delay3_out1_2 = '0' ELSE
      Constant4_out1_1;

  Delay10_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay10_reg(0) <= to_signed(16#000#, 10);
      Delay10_reg(1) <= to_signed(16#000#, 10);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay10_reg(0) <= Delay10_reg_next(0);
        Delay10_reg(1) <= Delay10_reg_next(1);
      END IF;
    END IF;
  END PROCESS Delay10_process;

  Delay10_out1 <= Delay10_reg(1);
  Delay10_reg_next(0) <= Switch2_out1_1;
  Delay10_reg_next(1) <= Delay10_reg(0);

  Constant_out1_1 <= to_signed(-16#1FF#, 10);

  
  Switch1_out1_3 <= Delay10_out1 WHEN Delay11_out1 = '0' ELSE
      Constant_out1_1;

  Add_add_cast_1 <= '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & Bit_Slice1_out1;
  Add_add_temp <= Add_add_cast_1 + resize(Switch1_out1_3, 32);
  Add_out1_1 <= Add_add_temp(9 DOWNTO 0);

  
  Compare_To_Constant_out1_1 <= '1' WHEN Add_out1_1 > to_signed(-16#07F#, 10) ELSE
      '0';

  Constant1_out1_3 <= to_signed(-16#080#, 10);

  
  Switch2_out1_2 <= Constant1_out1_3 WHEN Compare_To_Constant_out1_1 = '0' ELSE
      Add_out1_1;

  Delay18_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay18_out1 <= to_signed(16#000#, 10);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay18_out1 <= Switch2_out1_2;
      END IF;
    END IF;
  END PROCESS Delay18_process;


  
  Compare_To_Constant1_out1_1 <= '1' WHEN Delay18_out1 > to_signed(16#07F#, 10) ELSE
      '0';

  Logical_Operator1_out1_2 <=  NOT Delay14_out1;

  Logical_Operator4_out1 <= Logical_Operator1_out1_2 AND Delay20_out1;

  Logical_Operator7_out1 <= Logical_Operator4_out1 AND Delay21_out1;

  Logical_Operator5_out1 <=  NOT Delay19_out1;

  Logical_Operator6_out1 <= Logical_Operator5_out1 AND Delay23_out1;

  Logical_Operator8_out1 <= Logical_Operator6_out1 AND Delay16_out1;

  Inf_Zero_out1 <= Logical_Operator7_out1 OR Logical_Operator8_out1;

  Logical_Operator2_out1_2 <= Logical_Operator_out1 OR Logical_Operator1_out1;

  Logical_Operator10_out1 <= Inf_Zero_out1 OR Logical_Operator2_out1_2;

  Delay22_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay22_reg(0) <= '0';
      Delay22_reg(1) <= '0';
      Delay22_reg(2) <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay22_reg(0) <= Delay22_reg_next(0);
        Delay22_reg(1) <= Delay22_reg_next(1);
        Delay22_reg(2) <= Delay22_reg_next(2);
      END IF;
    END IF;
  END PROCESS Delay22_process;

  Delay22_out1 <= Delay22_reg(2);
  Delay22_reg_next(0) <= Logical_Operator10_out1;
  Delay22_reg_next(1) <= Delay22_reg(0);
  Delay22_reg_next(2) <= Delay22_reg(1);

  Delay13_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay13_out1 <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay13_out1 <= Delay22_out1;
      END IF;
    END IF;
  END PROCESS Delay13_process;


  Logical_Operator_out1_5 <= Compare_To_Constant1_out1_1 OR Delay13_out1;

  
  Compare_To_Constant_out1_2 <= '1' WHEN Delay18_out1 < to_signed(-16#07F#, 10) ELSE
      '0';

  Constant1_out1_4 <= to_unsigned(16#7F#, 8);

  Bit_Shift_out1 <= Bit_Concat_out1_1 srl 1;

  
  Switch_out1_3 <= Bit_Concat_out1_1 WHEN Bit_Slice1_out1 = '0' ELSE
      Bit_Shift_out1;

  Bit_Slice_out1 <= Switch_out1_3(47 DOWNTO 0);

  Bit_Slice2_out1 <= Bit_Slice_out1(23 DOWNTO 22);

  Bit_Slice4_out1 <= Bit_Slice2_out1(0);

  Bit_Slice1_out1_1 <= Bit_Slice_out1(21 DOWNTO 0);

  Bit_Reduce_out1 <= (Bit_Slice1_out1_1(21) OR Bit_Slice1_out1_1(20) OR Bit_Slice1_out1_1(19) OR Bit_Slice1_out1_1(18) OR Bit_Slice1_out1_1(17) OR Bit_Slice1_out1_1(16) OR Bit_Slice1_out1_1(15) OR Bit_Slice1_out1_1(14) OR Bit_Slice1_out1_1(13) OR Bit_Slice1_out1_1(12) OR Bit_Slice1_out1_1(11) OR Bit_Slice1_out1_1(10) OR Bit_Slice1_out1_1(9) OR Bit_Slice1_out1_1(8) OR Bit_Slice1_out1_1(7) OR Bit_Slice1_out1_1(6) OR Bit_Slice1_out1_1(5) OR Bit_Slice1_out1_1(4) OR Bit_Slice1_out1_1(3) OR Bit_Slice1_out1_1(2) OR Bit_Slice1_out1_1(1) OR Bit_Slice1_out1_1(0));

  Bit_Slice5_out1 <= Bit_Slice2_out1(1);

  Bit_Slice3_out1 <= Bit_Slice_out1(24);

  Logical_Operator1_out1_3 <= Bit_Slice3_out1 OR (Bit_Slice4_out1 OR Bit_Reduce_out1);

  Logical_Operator_out1_6 <= Bit_Slice5_out1 AND Logical_Operator1_out1_3;

  Delay1_2_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay1_out1_2 <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay1_out1_2 <= Logical_Operator_out1_6;
      END IF;
    END IF;
  END PROCESS Delay1_2_process;


  Bit_Slice1_out1_2 <= Bit_Slice_out1(46 DOWNTO 24);

  reduced_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Bit_Slice1_out1_3 <= to_unsigned(16#000000#, 23);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Bit_Slice1_out1_3 <= Bit_Slice1_out1_2;
      END IF;
    END IF;
  END PROCESS reduced_process;


  Bit_Slice1_out1_dtc <= resize(Bit_Slice1_out1_3, 24);

  Constant_out1_2 <= '1';

  Add_add_cast_2 <= '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & Constant_out1_2;
  Add_out1_2 <= resize(resize(Bit_Slice1_out1_3, 32) + Add_add_cast_2, 24);

  
  Switch_out1_4 <= Bit_Slice1_out1_dtc WHEN Delay1_out1_2 = '0' ELSE
      Add_out1_2;

  Bit_Slice2_out1_1 <= Switch_out1_4(23);

  Add1_add_cast <= '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & Bit_Slice2_out1_1;
  Add1_out1_1 <= resize(resize(Constant1_out1_4, 32) + Add1_add_cast, 8);

  Add_add_cast_3 <= signed(resize(Add1_out1_1, 32));
  Add_add_temp_1 <= Add_add_cast_3 + resize(Delay18_out1, 32);
  Add_out1_3 <= unsigned(Add_add_temp_1(7 DOWNTO 0));

  Constant1_out1_5 <= to_unsigned(16#00#, 8);

  
  Switch1_out1_4 <= Add_out1_3 WHEN Compare_To_Constant_out1_2 = '0' ELSE
      Constant1_out1_5;

  Constant4_out1_2 <= to_unsigned(16#FF#, 8);

  
  Switch4_out1 <= Switch1_out1_4 WHEN Logical_Operator_out1_5 = '0' ELSE
      Constant4_out1_2;

  
  Switch6_out1 <= Constant6_out1 WHEN Relational_Operator_relop1 = '0' ELSE
      Switch4_out1;

  Delay1_3_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay1_out1_3 <= to_unsigned(16#00#, 8);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay1_out1_3 <= Switch6_out1;
      END IF;
    END IF;
  END PROCESS Delay1_3_process;


  Bit_Slice4_out1_1 <= Switch_out1_4(22 DOWNTO 0);

  Bit_Shift_out1_1 <= Bit_Slice4_out1_1 srl 1;

  
  Switch1_out1_5 <= Bit_Slice4_out1_1 WHEN Bit_Slice2_out1_1 = '0' ELSE
      Bit_Shift_out1_1;

  Constant2_out1_2 <= to_unsigned(16#000000#, 23);

  
  Switch2_out1_3 <= Switch1_out1_5 WHEN Compare_To_Constant_out1_2 = '0' ELSE
      Constant2_out1_2;

  Constant5_out1_1 <= to_unsigned(16#000000#, 23);

  Bit_Set_out1 <= Switch2_out1_3 OR to_unsigned(16#400000#, 23);

  
  Switch7_out1 <= Constant5_out1_1 WHEN Delay13_out1 = '0' ELSE
      Bit_Set_out1;

  
  Switch5_out1 <= Switch2_out1_3 WHEN Logical_Operator_out1_5 = '0' ELSE
      Switch7_out1;

  Delay2_2_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay2_out1_2 <= to_unsigned(16#000000#, 23);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay2_out1_2 <= Switch5_out1;
      END IF;
    END IF;
  END PROCESS Delay2_2_process;


  -- Combine FP sign, exponent, mantissa into 32 bit word
  nfp_out_pack <= Delay_out1 & Delay1_out1_3 & Delay2_out1_2;

  nfp_out <= std_logic_vector(nfp_out_pack);

END rtl;

