
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
 "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
 <head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
  <title>MIPS: Add 48-bit VA space (and 4-level page tables) for 4K pages. - Patchwork</title>
  <link rel="stylesheet" type="text/css" href="/static/css/style.css"/>
  <script type="text/javascript" src="/static/js/common.js"></script>
  <script type="text/javascript" src="/static/js/jquery-1.10.1.min.js"></script>

 </head>
 <body>
  <div id="title">
  <h1 style="float: left;">
     <a
      href="/">Patchwork</a>
    MIPS: Add 48-bit VA space (and 4-level page tables) for 4K pages.</h1>
  <div id="auth">

     <a href="/user/login/">login</a>
     <br/>
     <a href="/register/">register</a>
     <br/>
     <a href="/mail/">mail settings</a>

   </div>
   <div style="clear: both;"></div>
  </div>
  <div id="nav">
   <div id="navleft">
   
    <strong>Project</strong>: LKML
     :
     <a href="/project/LKML/list/"
      >patches</a>
     :
     <a href="/project/LKML/"
      >project info</a>
    
     :
     <a href="/"
     >other projects</a>
     
    
   </div>
   <div id="navright">
    <a href="/help/about/">about</a>
   </div>
   <div style="clear: both"></div>
  </div>

  <div id="content">

<script language="JavaScript" type="text/javascript">
function toggle_headers(link_id, headers_id)
{
    var link = document.getElementById(link_id)
    var headers = document.getElementById(headers_id)

    var hidden = headers.style['display'] == 'none';

    if (hidden) {
        link.innerHTML = 'hide';
        headers.style['display'] = 'block';
    } else {
        link.innerHTML = 'show';
        headers.style['display'] = 'none';
    }

}
</script>

<table class="patchmeta">
 <tr>
  <th>Submitter</th>
  <td><a href="/project/LKML/list/?submitter=31592">David Daney</a></td>
 </tr>
 <tr>
  <th>Date</th>
  <td>Feb. 17, 2017, 1:27 a.m.</td>
 </tr>
 <tr>
  <th>Message ID</th>
  <td>&lt;20170217012734.19256-1-david.daney@cavium.com&gt;</td>
 </tr>
 <tr>
  <th>Download</th>
  <td>
   <a href="/patch/9578593/mbox/"
   >mbox</a>
|
   <a href="/patch/9578593/raw/"
   >patch</a>

   </td>
 </tr>
 <tr>
  <th>Permalink</th>
  <td><a href="/patch/9578593/">/patch/9578593/</a>
 </tr>
  <tr>
   <th>State</th>
   <td>New</td>
  </tr>


 <tr>
  <th>Headers</th>
  <td><a id="togglepatchheaders"
   href="javascript:toggle_headers('togglepatchheaders', 'patchheaders')"
   >show</a>
   <div id="patchheaders" class="patchheaders" style="display:none;">
    <pre>Return-Path: &lt;linux-kernel-owner@kernel.org&gt;
Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org
	[172.30.200.125])
	by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id
	9A4A36049F for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Fri, 17 Feb 2017 01:27:46 +0000 (UTC)
Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 7A4BE28697
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Fri, 17 Feb 2017 01:27:46 +0000 (UTC)
Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486)
	id 6BA2B28691; Fri, 17 Feb 2017 01:27:46 +0000 (UTC)
X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on
	pdx-wl-mail.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-6.9 required=2.0 tests=BAYES_00,DKIM_SIGNED,
	DKIM_VALID,RCVD_IN_DNSWL_HI autolearn=ham version=3.3.1
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 3702028691
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Fri, 17 Feb 2017 01:27:45 +0000 (UTC)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S1755039AbdBQB1n (ORCPT
	&lt;rfc822;patchwork-LKML@patchwork.kernel.org&gt;);
	Thu, 16 Feb 2017 20:27:43 -0500
Received: from mail-sn1nam01on0089.outbound.protection.outlook.com
	([104.47.32.89]:6141
	&quot;EHLO NAM01-SN1-obe.outbound.protection.outlook.com&quot;
	rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP
	id S1754512AbdBQB1l (ORCPT &lt;rfc822;linux-kernel@vger.kernel.org&gt;);
	Thu, 16 Feb 2017 20:27:41 -0500
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
	d=CAVIUMNETWORKS.onmicrosoft.com; s=selector1-cavium-com;
	h=From:Date:Subject:Message-ID:Content-Type:MIME-Version;
	bh=TBUsL9V/SptuDaCeB018YIrsj4o5inezl/Jqebkr/DE=;
	b=TSe1C+vgKi56QRQ8vd4azOiAdW5WIhRrR8uS32lmN+ls5msOS6XLWsHNWOLxfw4gI7IijJl0ECGdNLHytA4opGYjB40I4t4TOzuYVbxfP5owLzjX1D6T+dVf30P8ReWDbT0iVPQlye5DWNLEIP3/deG7Bnc2tHDFPxMOWGTe+AQ=
Authentication-Results: spf=none (sender IP is )
	smtp.mailfrom=David.Daney@cavium.com; 
Received: from ddl.caveonetworks.com (50.233.148.156) by
	BLUPR0701MB1972.namprd07.prod.outlook.com (10.163.121.23) with
	Microsoft SMTP Server (version=TLS1_2,
	cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384_P384) id
	15.1.919.13; Fri, 17 Feb 2017 01:27:38 +0000
From: David Daney &lt;david.daney@cavium.com&gt;
To: linux-mips@linux-mips.org, ralf@linux-mips.org,
	James Hogan &lt;james.hogan@imgtec.com&gt;
Cc: linux-kernel@vger.kernel.org, Alex Belits &lt;alex.belits@cavium.com&gt;,
	David Daney &lt;david.daney@cavium.com&gt;
Subject: [PATCH] MIPS: Add 48-bit VA space (and 4-level page tables) for 4K
	pages.
Date: Thu, 16 Feb 2017 17:27:34 -0800
Message-Id: &lt;20170217012734.19256-1-david.daney@cavium.com&gt;
X-Mailer: git-send-email 2.9.3
MIME-Version: 1.0
Content-Type: text/plain
X-Originating-IP: [50.233.148.156]
X-ClientProxiedBy: SN1PR0701CA0020.namprd07.prod.outlook.com (10.162.96.30)
	To
	BLUPR0701MB1972.namprd07.prod.outlook.com (10.163.121.23)
X-MS-Office365-Filtering-Correlation-Id: e9965b2d-5240-4177-2bdb-08d456d42950
X-Microsoft-Antispam: UriScan:; BCL:0; PCL:0; RULEID:(22001);
	SRVR:BLUPR0701MB1972; 
X-Microsoft-Exchange-Diagnostics: 1; BLUPR0701MB1972;
	3:wvsXj0yF+hAuHOFoeph4ip2UU3Q4BleZQ9OlcvsWbwFrGjhXrDcZ3Sgx/ic4cDbeZ4JFgFlQTLcjOnkiRO8wmzYjuGodMXJ9bOp7jM4hAf3TMIgVYWk/Duyuw7fB5Q/IwfSaN14conW9mhRTCUw+rKL9XyhKQXdpzZZC3c5Q3O6ck+RuXffp2JktuMIFHwzZ/a1qXW6O2wsavSjF2MRvbBk2J9FC1CeD8mDjiewbgCAANpysaNA0Twc+C3dAYrVUBLKqGmxQ3P9RM8ooyLukwQ==;
	25:EmrDfI3kVZMrSH8s3Z4QFb5zrGIV2seyVwL5VsXHFwE5hGDI2Cyse9RdRk2QW/dS6BcQbCn8ipdqlICnNeJtWFOIPFfSvuZI2yKStT9gIA3ESjuno9fvtpvtXVRjmqKHl3WdwDehfOfEkOCujOdWfoMTYN/t7s7ZEZR2fSXnlG9GYmfzEKJbr9o2fXkm2FJPYew/wUEaz/fZ6yenDzup3DZWmKkqtgLjxnI3AD9LRz5lQPMwjARa6rq5UTYkRbO0FUlIpzKd8KuYXtgHgYASwdmg/5dNgq6tA1LwRaF+yZxF2hZd6hgkCzz4frI60lgIsDVl8ZT0EZXxXvvS1ZNvcSYIQD2ss4/pPOXQpMzI0xrFxTwrqLLbNv1GdGu0Em6VQm9lw22WYzo9xSkFbPMTyH6LgZtLc6OugtSxx0fJQjt3lOcVe05w6tF+3OaI8SUIoOv5U7WjZfpJGXhvDB8ALg==
X-Microsoft-Exchange-Diagnostics: 1; BLUPR0701MB1972;
	31:dhWPZJc47AY0MsJWq46k6b5SbNYBraHn0Uq2hOx743rMT8LHmArKTrJtctzNIVpqgx0Bq0AZV3kYozbXGoc1StO95R+DPJCX/dedgs8uTQetepsqFLkvMLuJQoP1gxhXzP7Ka0Pp9OmFe2iS6TsmhSTQGRkgg5rewW0iz7EUPXhbw9uUxSX6AGy9AGsnHHE1n9PFzZyKVRYYEIBljBpz/wTWFC3SbrETC+S8COBbSz5z3mdE3RMTPiEAFBF1Cgib;
	20:oLUEFuixOhxmNahuXEjybDcyDvZWiyVHJ/yJJZBFjg+OyjeqaGGFMX3QmIAsWH2ILPgiCftRd3fVowYBOGfMn/1P7tXZUKm35tFFMP3c8coVR4Ds6UF6k+WHiEnwqJqygAx7h8xvgZpVb0dHlX1Ka4mHCMB2exKMUD8EMdqam9bL9oacmi4ieg1e5cGZRAe4YjSFR5aufY0iu67VUzxb2FX1u2hHXJHP4m+cee1bGNzojWTPHiOyWeDBc1cIzg19FaJIHiN3tF/MTdeg9y7Q2m7gnIxoMIgozgRaP+J7EojW7kNW4DWZfU3gR5F7Zyp00/5MWApmfApeLGZbafuf03nmFHEz8IRIkZZkGkvPrUWzbxB1r9KbfP2BbaUCGf/OtmOv1zppxXusayBhTftA2fCzEpzcQmImmqByTHPn8rR/EqRrNARrINfHQoz4bCH1BiyGWJPKWdx9DlvBnEcj6Z49PMTlDK8RZBPsUbE1uN1wvYq7U0VlR8+JF3KoF4gl
X-Microsoft-Antispam-PRVS: &lt;BLUPR0701MB1972577925CA6067DD4FB710975D0@BLUPR0701MB1972.namprd07.prod.outlook.com&gt;
X-Exchange-Antispam-Report-Test: UriScan:;
X-Exchange-Antispam-Report-CFA-Test: BCL:0; PCL:0;
	RULEID:(6040375)(601004)(2401047)(5005006)(8121501046)(10201501046)(3002001)(6041248)(20161123562025)(20161123564025)(20161123558025)(20161123555025)(20161123560025)(6072148);
	SRVR:BLUPR0701MB1972; BCL:0; PCL:0; RULEID:;
	SRVR:BLUPR0701MB1972; 
X-Microsoft-Exchange-Diagnostics: 1; BLUPR0701MB1972;
	4:wCXXSsnCxFxUirc+6z4S7SuspbHuggokncf3QxQINcknzhpvW4LH/ihkGKGkWNdHteWO904ZftSwYTFpsqn3kZ0NGF/owOFKbhXOrcKi0cLlCTgFgvSI56GWs0pIJ3U7p6PANAaIgD5YpgWkpWDvuVgXC54o4DMgV6EXXFGeqaYwOzhj7eS3WVu+OaWHy+oOZe4N+YA+iKmBcF1nFUjNrJtlV4Komla6FsZ78htqGjs4zHWDRp1TZ1PB+/6jKoh60CjefVHOUYiC6uO8kg4UARWcGn/fyWSo9F3AJEEmKcQe/+bLEKbHIvjaqG0jHxRh5ocXn0nUs/R0tQtC16ZIHFu+umWBuL6uDF/H8o+z7p4AayUP40tOecVEQ5CGJIkGhIiZi+fOVnZvmYLK9cj7V63SLgk6vgDwtGXW8fE2Fckmzo7/4kdaXbtKQeQVHcNaVfVoExyCOP7JETWcPGl/W8BWudCBRfHjrLqe2N5gwhhLyQTmhMoBrIVCaINjfK9518Zn0m0e4oz9Hm7InXXgdA2iCbZfdvEg6w1z6bwSnFSTPH894x9pgoqXhflse0EKWq65R8gouyVDwNsu70+IVIyTKams5gH4Hvki0076etA=
X-Forefront-PRVS: 02213C82F8
X-Forefront-Antispam-Report: SFV:NSPM;
	SFS:(10009020)(4630300001)(6009001)(7916002)(39450400003)(189002)(199003)(25786008)(8676002)(69596002)(54906002)(6506006)(6116002)(68736007)(81156014)(50986999)(3846002)(6512007)(50226002)(81166006)(4326007)(106356001)(389900003)(50466002)(48376002)(105586002)(53936002)(2906002)(1076002)(101416001)(5003940100001)(42186005)(53416004)(36756003)(189998001)(6486002)(305945005)(66066001)(6916009)(6666003)(7736002)(97736004)(47776003)(33646002)(38730400002)(110136004)(86362001)(5660300001)(107886003)(92566002);
	DIR:OUT; SFP:1101; SCL:1; SRVR:BLUPR0701MB1972;
	H:ddl.caveonetworks.com; FPR:; SPF:None; PTR:InfoNoRecords;
	MX:1; A:1; LANG:en; 
Received-SPF: None (protection.outlook.com: cavium.com does not designate
	permitted sender hosts)
X-Microsoft-Exchange-Diagnostics: =?us-ascii?Q?1; BLUPR0701MB1972;
	23:uz5zt+vws7Vz9qVXb32PzLDZ25H4+Q8enCd960Q?=
	=?us-ascii?Q?swYojw6CnlUrCmgkPyv1KvGg83H6/q8j5EpPV1p+s/R50pj92nwxzqAA8eYj?=
	=?us-ascii?Q?LmOxQoex0OrD/I3DECw14Tcepb1Jb2629N2uicDhe/1bdoRKge4dqxo2IMZM?=
	=?us-ascii?Q?iF8yolL8SWrbMOoZ5s0j1T6oSZDF01TwHyqe2MdJEMOnHIrS583aKSNcqFRl?=
	=?us-ascii?Q?AwUHcVyQwZ8HxqPg1JgvrowtezDjyu0X6K+iVDl9ihq9pZv2GWomLHMAm15+?=
	=?us-ascii?Q?0swg7LVlWUU1E7lg2/xDI9fykMkemTQEUamfbhITibVP87tSHMYkGs39GY7t?=
	=?us-ascii?Q?EjwVSsBpSIFYP4q5OLmggHLr5EWwAAbHTKSYAY4DchuoK3DGjz/Wzto8JBJE?=
	=?us-ascii?Q?PuW4kQYiL0dkrnaCREvm5WSaOzRSUMOOeEuJCA33bfdJWXij1UfbYT8WAcZJ?=
	=?us-ascii?Q?dp4wJXnQNMFaHmPY1GxUYqD0R3KFRJMCpB/d69E89WNfzc0z6dGPxNzlLDFp?=
	=?us-ascii?Q?7Ukk4HrPtpmbP2u41F+HLOEmyLwxCHIpTVFej/8cMR/987HVsOJd8MXRfgJk?=
	=?us-ascii?Q?MqhYI8s1ukpEwxpJc7aMmS7e9OuY/fzfktUSehx7FGb8GZQowPc9ZFVtuyh3?=
	=?us-ascii?Q?P3mFGTs0XQ6jGMK/LkNoD6//Sjpc9uUNLJAz+FkxCBcnjfUbBySr1J8dufG9?=
	=?us-ascii?Q?AjBrJglETZXqrUrFDNZIlMKTt5pKKW+buWybL7i4TwEfUT5Haw5B1+V73l/e?=
	=?us-ascii?Q?MV2iyYil9PiP7pVOSQ6CWXKnUGsrc9yr3ZUv7pQjXs8JYoj97DYyEv8N6rCk?=
	=?us-ascii?Q?BRWFOQX/4LsfUYn5FLSXEbJs4VHhLIC5VjPF5Fw5e8porbJeHd3Lo1zI4u9T?=
	=?us-ascii?Q?7YfTuPYWio9SdD2ksCVQMc0/BlVhjulWBelFYkDyRw0vphxZmDyWQS25DJSk?=
	=?us-ascii?Q?G7/5uJwOH+iX/B1oM5kkIkOxyfBNoaXPhB0X/MIO9XOQdgVBBeWz8sAgXzd0?=
	=?us-ascii?Q?XdHmMNbi7pE0HNIwml90cJVDHby3sX8TtSPkD9iqIDyF4f+owe+Om2wU5e+Z?=
	=?us-ascii?Q?dSxtaVFFnZwZYYNGbgrBP1nfBL9slfmY1k0snxlPsXjdtTul8iKH7IHBQwaH?=
	=?us-ascii?Q?5oZlRRYxJdj5qN2TlAjtaVc86pXneidGLMOrjMxBcw/kj1q0OcX4fbCB+Teu?=
	=?us-ascii?Q?ynf0SDE9NHoa/fPY=3D?=
X-Microsoft-Exchange-Diagnostics: 1; BLUPR0701MB1972;
	6:ZRNgmWRapMwcDETpJLnItTDlbw6tIjldv1k9TErG6MMOif9O1XPfksc7TK6oKt4AJHh4/cptx+JecbXcB01HdQbYwuJjLRvJ794hovFBStKWD6xETUAKT5wcdaA1oS+xWX5wuSfAo0x0Hc4BqZza88LizT60Vgnj4nFuTN2LbhHgEjgut0nWEKWF+exs5calPJQlJl0j232hKw6waEpkoRIKBd+ZzzTNXaljhcurTDUTMdsqxoEaAwZhAOFTwV75b3T+6+5bqBeOlVXueI23NJ8I9wOM7ymBtYtOhVBfLRhpe4lOnqodbAu6kqC+thnk1+CUVQgvyBjQ6+Lo/+AN7pdJY6WzTiEKwPBU5urkggXMG4JHyZtk2R7iyb4kaDwhhQjf/GTJOpyQPNP8e3/XhA==;
	5:jpHCZqQifGyg5F+nq48Lp+4UEstQh1Nm8kF4ZrZHiwpopXEp1Dwa0duTP/Lyf5cF3c9KcANOthln2D/gpECEWCiQn8p6bFTuMHh76C8u8Tl43X3N34D0+89SZB7ULLXagCstq1zZacscgTBozH9vfA==;
	24:/ZtlUQiTfouVwtdjljUC4ARmmq3tqRzN1eM8j2dwKiZVLKMkMYVcb3jw/xa8G365dBuEcDg9urLLTO3bkytU6JskmrQOq1tfIE0NLpT7lxY=
SpamDiagnosticOutput: 1:99
SpamDiagnosticMetadata: NSPM
X-Microsoft-Exchange-Diagnostics: 1; BLUPR0701MB1972;
	7:9qlGZDfDgcMy5IxoGkvH8rI9cI0hsuujS2bQjIV+HMa+/AZSlr99J4IaydWUQw9clHDU85RoVmUF3/c9+rtATnpSV/8EgRqt2YeB5ZLild26KezpjZOIsagALsx0ybFAlspV9UD8WX4sbzh7y7mH/kzmj7+ckEj2u/gv1H8RhfX33GtGFSVLfuvqnS6LMrBHxL7ewEvirddAHNBVV1h3LqyYlf1uOpTfxJ89nY+IuSKNyYngQkXkGFAHHNe66U0MuarJQgcddYUZit93Fy76a+u9AhH0NjTxebCYx+Z1Lx30Hq+gKuJ9pPLHm8VGUMOozLhRILMQ0WEBppvGBxbmkA==
X-OriginatorOrg: cavium.com
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 17 Feb 2017 01:27:38.6482
	(UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-Transport-CrossTenantHeadersStamped: BLUPR0701MB1972
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: &lt;linux-kernel.vger.kernel.org&gt;
X-Mailing-List: linux-kernel@vger.kernel.org
X-Virus-Scanned: ClamAV using ClamSMTP
</pre>
   </div>
  </td>
 </tr>
</table>

<div class="patchforms">





 <div style="clear: both;">
 </div>
</div>



<h2>Comments</h2>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=31592">David Daney</a> - Feb. 17, 2017, 1:27 a.m.</div>
<pre class="content">
<span class="from">From: Alex Belits &lt;alex.belits@cavium.com&gt;</span>

Some users must have 4K pages while needing a 48-bit VA space size.
The cleanest way do do this is to go to a 4-level page table for this
case.  Each page table level using order-0 pages adds 9 bits to the
VA size (at 4K pages, so for four levels we get 9 * 4 + 12 == 48-bits.

For the 4K page size case only we add support functions for the PUD
level of the page table tree, also the TLB exception handlers get an
extra level of tree walk.
<span class="signed-off-by">
Signed-off-by: Alex Belits &lt;alex.belits@cavium.com&gt;</span>
[david.daney@cavium.com] Forward port to v4.10
<span class="signed-off-by">Signed-off-by: David Daney &lt;david.daney@cavium.com&gt;</span>
---
 arch/mips/Kconfig                  | 13 +++---
 arch/mips/include/asm/pgalloc.h    | 26 +++++++++++
 arch/mips/include/asm/pgtable-64.h | 88 +++++++++++++++++++++++++++++++++++---
 arch/mips/mm/init.c                |  3 ++
 arch/mips/mm/pgtable-64.c          | 33 ++++++++++++--
 arch/mips/mm/tlbex.c               | 22 ++++++++++
 6 files changed, 172 insertions(+), 13 deletions(-)
</pre>
</div>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=487">Ralf Baechle</a> - March 15, 2017, 1:34 p.m.</div>
<pre class="content">
On Thu, Feb 16, 2017 at 05:27:34PM -0800, David Daney wrote:
<span class="quote">
&gt; From: Alex Belits &lt;alex.belits@cavium.com&gt;</span>
<span class="quote">&gt; </span>
<span class="quote">&gt; Some users must have 4K pages while needing a 48-bit VA space size.</span>
<span class="quote">&gt; The cleanest way do do this is to go to a 4-level page table for this</span>
<span class="quote">&gt; case.  Each page table level using order-0 pages adds 9 bits to the</span>
<span class="quote">&gt; VA size (at 4K pages, so for four levels we get 9 * 4 + 12 == 48-bits.</span>
<span class="quote">&gt; </span>
<span class="quote">&gt; For the 4K page size case only we add support functions for the PUD</span>
<span class="quote">&gt; level of the page table tree, also the TLB exception handlers get an</span>
<span class="quote">&gt; extra level of tree walk.</span>
<span class="quote">&gt; </span>
<span class="quote">&gt; Signed-off-by: Alex Belits &lt;alex.belits@cavium.com&gt;</span>
<span class="quote">&gt; [david.daney@cavium.com] Forward port to v4.10</span>
<span class="quote">&gt; Signed-off-by: David Daney &lt;david.daney@cavium.com&gt;</span>

Thanks folks, queued for 4.12.

While the need for 48-bit address space is not so surprising, the need
for the combination of 4K pages and 48-bit address space is!

I had some minor merge conflicts so it would be good if you could take
a look if https://git.linux-mips.org/cgit/ralf/upstream-sfr.git/commit/?id=afba1896993a0b74aa2ad3076d594e455b3af301
looks good.

  Ralf
</pre>
</div>



<h2>Patch</h2>
<div class="patch">
<pre class="content">
<span class="p_header">diff --git a/arch/mips/Kconfig b/arch/mips/Kconfig</span>
<span class="p_header">index b3c5bde..cd83512 100644</span>
<span class="p_header">--- a/arch/mips/Kconfig</span>
<span class="p_header">+++ b/arch/mips/Kconfig</span>
<span class="p_chunk">@@ -2113,10 +2113,13 @@</span> <span class="p_context"> config MIPS_VA_BITS_48</span>
 	bool &quot;48 bits virtual memory&quot;
 	depends on 64BIT
 	help
<span class="p_del">-	  Support a maximum at least 48 bits of application virtual memory.</span>
<span class="p_del">-	  Default is 40 bits or less, depending on the CPU.</span>
<span class="p_del">-	  This option result in a small memory overhead for page tables.</span>
<span class="p_del">-	  This option is only supported with 16k and 64k page sizes.</span>
<span class="p_add">+	  Support a maximum at least 48 bits of application virtual</span>
<span class="p_add">+	  memory.  Default is 40 bits or less, depending on the CPU.</span>
<span class="p_add">+	  For page sizes 16k and above, this option results in a small</span>
<span class="p_add">+	  memory overhead for page tables.  For 4k page size, a fourth</span>
<span class="p_add">+	  level of page tables is added which imposes both a memory</span>
<span class="p_add">+	  overhead as well as slower TLB fault handling.</span>
<span class="p_add">+</span>
 	  If unsure, say N.
 
 choice
<span class="p_chunk">@@ -2126,7 +2129,6 @@</span> <span class="p_context"> choice</span>
 config PAGE_SIZE_4KB
 	bool &quot;4kB&quot;
 	depends on !CPU_LOONGSON2 &amp;&amp; !CPU_LOONGSON3
<span class="p_del">-	depends on !MIPS_VA_BITS_48</span>
 	help
 	 This option select the standard 4kB Linux page size.  On some
 	 R3000-family processors this is the only available page size.  Using
<span class="p_chunk">@@ -2977,6 +2979,7 @@</span> <span class="p_context"> config HAVE_LATENCYTOP_SUPPORT</span>
 
 config PGTABLE_LEVELS
 	int
<span class="p_add">+	default 4 if PAGE_SIZE_4KB &amp;&amp; MIPS_VA_BITS_48</span>
 	default 3 if 64BIT &amp;&amp; !PAGE_SIZE_64KB
 	default 2
 
<span class="p_header">diff --git a/arch/mips/include/asm/pgalloc.h b/arch/mips/include/asm/pgalloc.h</span>
<span class="p_header">index a03e869..4fb20ff 100644</span>
<span class="p_header">--- a/arch/mips/include/asm/pgalloc.h</span>
<span class="p_header">+++ b/arch/mips/include/asm/pgalloc.h</span>
<span class="p_chunk">@@ -124,6 +124,32 @@</span> <span class="p_context"> static inline void pmd_free(struct mm_struct *mm, pmd_t *pmd)</span>
 
 #endif
 
<span class="p_add">+#ifndef __PAGETABLE_PUD_FOLDED</span>
<span class="p_add">+</span>
<span class="p_add">+static inline pud_t *pud_alloc_one(struct mm_struct *mm, unsigned long address)</span>
<span class="p_add">+{</span>
<span class="p_add">+	pud_t *pud;</span>
<span class="p_add">+</span>
<span class="p_add">+	pud = (pud_t *) __get_free_pages(GFP_KERNEL|__GFP_REPEAT, PUD_ORDER);</span>
<span class="p_add">+	if (pud)</span>
<span class="p_add">+		pud_init((unsigned long)pud, (unsigned long)invalid_pmd_table);</span>
<span class="p_add">+	return pud;</span>
<span class="p_add">+}</span>
<span class="p_add">+</span>
<span class="p_add">+static inline void pud_free(struct mm_struct *mm, pud_t *pud)</span>
<span class="p_add">+{</span>
<span class="p_add">+	free_pages((unsigned long)pud, PUD_ORDER);</span>
<span class="p_add">+}</span>
<span class="p_add">+</span>
<span class="p_add">+static inline void pgd_populate(struct mm_struct *mm, pgd_t *pgd, pud_t *pud)</span>
<span class="p_add">+{</span>
<span class="p_add">+	set_pgd(pgd, __pgd((unsigned long)pud));</span>
<span class="p_add">+}</span>
<span class="p_add">+</span>
<span class="p_add">+#define __pud_free_tlb(tlb, x, addr)	pud_free((tlb)-&gt;mm, x)</span>
<span class="p_add">+</span>
<span class="p_add">+#endif /* __PAGETABLE_PUD_FOLDED */</span>
<span class="p_add">+</span>
 #define check_pgt_cache()	do { } while (0)
 
 extern void pagetable_init(void);
<span class="p_header">diff --git a/arch/mips/include/asm/pgtable-64.h b/arch/mips/include/asm/pgtable-64.h</span>
<span class="p_header">index 514cbc0..a19d17d 100644</span>
<span class="p_header">--- a/arch/mips/include/asm/pgtable-64.h</span>
<span class="p_header">+++ b/arch/mips/include/asm/pgtable-64.h</span>
<span class="p_chunk">@@ -19,7 +19,7 @@</span> <span class="p_context"></span>
 
 #if defined(CONFIG_PAGE_SIZE_64KB) &amp;&amp; !defined(CONFIG_MIPS_VA_BITS_48)
 #include &lt;asm-generic/pgtable-nopmd.h&gt;
<span class="p_del">-#else</span>
<span class="p_add">+#elif !(defined(CONFIG_PAGE_SIZE_4KB) &amp;&amp; defined(CONFIG_MIPS_VA_BITS_48))</span>
 #include &lt;asm-generic/pgtable-nopud.h&gt;
 #endif
 
<span class="p_chunk">@@ -53,9 +53,18 @@</span> <span class="p_context"></span>
 #define PMD_SIZE	(1UL &lt;&lt; PMD_SHIFT)
 #define PMD_MASK	(~(PMD_SIZE-1))
 
<span class="p_add">+# ifdef __PAGETABLE_PUD_FOLDED</span>
<span class="p_add">+# define PGDIR_SHIFT	(PMD_SHIFT + (PAGE_SHIFT + PMD_ORDER - 3))</span>
<span class="p_add">+# endif</span>
<span class="p_add">+#endif</span>
 
<span class="p_del">-#define PGDIR_SHIFT	(PMD_SHIFT + (PAGE_SHIFT + PMD_ORDER - 3))</span>
<span class="p_add">+#ifndef __PAGETABLE_PUD_FOLDED</span>
<span class="p_add">+#define PUD_SHIFT	(PMD_SHIFT + (PAGE_SHIFT + PMD_ORDER - 3))</span>
<span class="p_add">+#define PUD_SIZE	(1UL &lt;&lt; PUD_SHIFT)</span>
<span class="p_add">+#define PUD_MASK	(~(PUD_SIZE-1))</span>
<span class="p_add">+#define PGDIR_SHIFT	(PUD_SHIFT + (PAGE_SHIFT + PUD_ORDER - 3))</span>
 #endif
<span class="p_add">+</span>
 #define PGDIR_SIZE	(1UL &lt;&lt; PGDIR_SHIFT)
 #define PGDIR_MASK	(~(PGDIR_SIZE-1))
 
<span class="p_chunk">@@ -78,8 +87,13 @@</span> <span class="p_context"></span>
  * of virtual address space.
  */
 #ifdef CONFIG_PAGE_SIZE_4KB
<span class="p_del">-#define PGD_ORDER		1</span>
<span class="p_del">-#define PUD_ORDER		aieeee_attempt_to_allocate_pud</span>
<span class="p_add">+# ifdef CONFIG_MIPS_VA_BITS_48</span>
<span class="p_add">+#  define PGD_ORDER		0</span>
<span class="p_add">+#  define PUD_ORDER		0</span>
<span class="p_add">+# else</span>
<span class="p_add">+#  define PGD_ORDER		1</span>
<span class="p_add">+#  define PUD_ORDER		aieeee_attempt_to_allocate_pud</span>
<span class="p_add">+# endif</span>
 #define PMD_ORDER		0
 #define PTE_ORDER		0
 #endif
<span class="p_chunk">@@ -117,6 +131,9 @@</span> <span class="p_context"></span>
 #endif
 
 #define PTRS_PER_PGD	((PAGE_SIZE &lt;&lt; PGD_ORDER) / sizeof(pgd_t))
<span class="p_add">+#ifndef __PAGETABLE_PUD_FOLDED</span>
<span class="p_add">+#define PTRS_PER_PUD	((PAGE_SIZE &lt;&lt; PUD_ORDER) / sizeof(pud_t))</span>
<span class="p_add">+#endif</span>
 #ifndef __PAGETABLE_PMD_FOLDED
 #define PTRS_PER_PMD	((PAGE_SIZE &lt;&lt; PMD_ORDER) / sizeof(pmd_t))
 #endif
<span class="p_chunk">@@ -133,7 +150,7 @@</span> <span class="p_context"></span>
 #define VMALLOC_START		(MAP_BASE + (2 * PAGE_SIZE))
 #define VMALLOC_END	\
 	(MAP_BASE + \
<span class="p_del">-	 min(PTRS_PER_PGD * PTRS_PER_PMD * PTRS_PER_PTE * PAGE_SIZE, \</span>
<span class="p_add">+	 min(PTRS_PER_PGD * PTRS_PER_PUD * PTRS_PER_PMD * PTRS_PER_PTE * PAGE_SIZE, \</span>
 	     (1UL &lt;&lt; cpu_vmbits)) - (1UL &lt;&lt; 32))
 
 #if defined(CONFIG_MODULES) &amp;&amp; defined(KBUILD_64BIT_SYM32) &amp;&amp; \
<span class="p_chunk">@@ -149,12 +166,72 @@</span> <span class="p_context"></span>
 #define pmd_ERROR(e) \
 	printk(&quot;%s:%d: bad pmd %016lx.\n&quot;, __FILE__, __LINE__, pmd_val(e))
 #endif
<span class="p_add">+#ifndef __PAGETABLE_PUD_FOLDED</span>
<span class="p_add">+#define pud_ERROR(e) \</span>
<span class="p_add">+	printk(&quot;%s:%d: bad pud %016lx.\n&quot;, __FILE__, __LINE__, pud_val(e))</span>
<span class="p_add">+#endif</span>
 #define pgd_ERROR(e) \
 	printk(&quot;%s:%d: bad pgd %016lx.\n&quot;, __FILE__, __LINE__, pgd_val(e))
 
 extern pte_t invalid_pte_table[PTRS_PER_PTE];
 extern pte_t empty_bad_page_table[PTRS_PER_PTE];
 
<span class="p_add">+#ifndef __PAGETABLE_PUD_FOLDED</span>
<span class="p_add">+/*</span>
<span class="p_add">+ * For 4-level pagetables we defines these ourselves, for 3-level the</span>
<span class="p_add">+ * definitions are below, for 2-level the</span>
<span class="p_add">+ * definitions are supplied by &lt;asm-generic/pgtable-nopmd.h&gt;.</span>
<span class="p_add">+ */</span>
<span class="p_add">+typedef struct { unsigned long pud; } pud_t;</span>
<span class="p_add">+#define pud_val(x)	((x).pud)</span>
<span class="p_add">+#define __pud(x)	((pud_t) { (x) })</span>
<span class="p_add">+</span>
<span class="p_add">+extern pud_t invalid_pud_table[PTRS_PER_PUD];</span>
<span class="p_add">+</span>
<span class="p_add">+/*</span>
<span class="p_add">+ * Empty pgd entries point to the invalid_pud_table.</span>
<span class="p_add">+ */</span>
<span class="p_add">+static inline int pgd_none(pgd_t pgd)</span>
<span class="p_add">+{</span>
<span class="p_add">+	return pgd_val(pgd) == (unsigned long)invalid_pud_table;</span>
<span class="p_add">+}</span>
<span class="p_add">+</span>
<span class="p_add">+static inline int pgd_bad(pgd_t pgd)</span>
<span class="p_add">+{</span>
<span class="p_add">+	if (unlikely(pgd_val(pgd) &amp; ~PAGE_MASK))</span>
<span class="p_add">+		return 1;</span>
<span class="p_add">+</span>
<span class="p_add">+	return 0;</span>
<span class="p_add">+}</span>
<span class="p_add">+</span>
<span class="p_add">+static inline int pgd_present(pgd_t pgd)</span>
<span class="p_add">+{</span>
<span class="p_add">+	return pgd_val(pgd) != (unsigned long)invalid_pud_table;</span>
<span class="p_add">+}</span>
<span class="p_add">+</span>
<span class="p_add">+static inline void pgd_clear(pgd_t *pgdp)</span>
<span class="p_add">+{</span>
<span class="p_add">+	pgd_val(*pgdp) = (unsigned long)invalid_pud_table;</span>
<span class="p_add">+}</span>
<span class="p_add">+</span>
<span class="p_add">+#define pud_index(address)	(((address) &gt;&gt; PUD_SHIFT) &amp; (PTRS_PER_PUD - 1))</span>
<span class="p_add">+</span>
<span class="p_add">+static inline unsigned long pgd_page_vaddr(pgd_t pgd)</span>
<span class="p_add">+{</span>
<span class="p_add">+	return pgd_val(pgd);</span>
<span class="p_add">+}</span>
<span class="p_add">+</span>
<span class="p_add">+static inline pud_t *pud_offset(pgd_t *pgd, unsigned long address)</span>
<span class="p_add">+{</span>
<span class="p_add">+	return (pud_t *)pgd_page_vaddr(*pgd) + pud_index(address);</span>
<span class="p_add">+}</span>
<span class="p_add">+</span>
<span class="p_add">+static inline void set_pgd(pgd_t *pgd, pgd_t pgdval)</span>
<span class="p_add">+{</span>
<span class="p_add">+	*pgd = pgdval;</span>
<span class="p_add">+}</span>
<span class="p_add">+</span>
<span class="p_add">+#endif</span>
 
 #ifndef __PAGETABLE_PMD_FOLDED
 /*
<span class="p_chunk">@@ -280,6 +357,7 @@</span> <span class="p_context"> static inline pmd_t *pmd_offset(pud_t * pud, unsigned long address)</span>
  * Initialize a new pgd / pmd table with invalid pointers.
  */
 extern void pgd_init(unsigned long page);
<span class="p_add">+extern void pud_init(unsigned long page, unsigned long pagetable);</span>
 extern void pmd_init(unsigned long page, unsigned long pagetable);
 
 /*
<span class="p_header">diff --git a/arch/mips/mm/init.c b/arch/mips/mm/init.c</span>
<span class="p_header">index e86ebcf..b1000b8 100644</span>
<span class="p_header">--- a/arch/mips/mm/init.c</span>
<span class="p_header">+++ b/arch/mips/mm/init.c</span>
<span class="p_chunk">@@ -536,6 +536,9 @@</span> <span class="p_context"> unsigned long pgd_current[NR_CPUS];</span>
  * it in the linker script.
  */
 pgd_t swapper_pg_dir[_PTRS_PER_PGD] __section(.bss..swapper_pg_dir);
<span class="p_add">+#ifndef __PAGETABLE_PUD_FOLDED</span>
<span class="p_add">+pud_t invalid_pud_table[PTRS_PER_PUD] __page_aligned_bss;</span>
<span class="p_add">+#endif</span>
 #ifndef __PAGETABLE_PMD_FOLDED
 pmd_t invalid_pmd_table[PTRS_PER_PMD] __page_aligned_bss;
 #endif
<span class="p_header">diff --git a/arch/mips/mm/pgtable-64.c b/arch/mips/mm/pgtable-64.c</span>
<span class="p_header">index ce4473e..335e3c9 100644</span>
<span class="p_header">--- a/arch/mips/mm/pgtable-64.c</span>
<span class="p_header">+++ b/arch/mips/mm/pgtable-64.c</span>
<span class="p_chunk">@@ -18,10 +18,12 @@</span> <span class="p_context"> void pgd_init(unsigned long page)</span>
 	unsigned long *p, *end;
 	unsigned long entry;
 
<span class="p_del">-#ifdef __PAGETABLE_PMD_FOLDED</span>
<span class="p_del">-	entry = (unsigned long)invalid_pte_table;</span>
<span class="p_del">-#else</span>
<span class="p_add">+#if !defined(__PAGETABLE_PUD_FOLDED)</span>
<span class="p_add">+	entry = (unsigned long)invalid_pud_table;</span>
<span class="p_add">+#elif !defined(__PAGETABLE_PMD_FOLDED)</span>
 	entry = (unsigned long)invalid_pmd_table;
<span class="p_add">+#else</span>
<span class="p_add">+	entry = (unsigned long)invalid_pte_table;</span>
 #endif
 
 	p = (unsigned long *) page;
<span class="p_chunk">@@ -62,6 +64,28 @@</span> <span class="p_context"> void pmd_init(unsigned long addr, unsigned long pagetable)</span>
 }
 #endif
 
<span class="p_add">+#ifndef __PAGETABLE_PUD_FOLDED</span>
<span class="p_add">+void pud_init(unsigned long addr, unsigned long pagetable)</span>
<span class="p_add">+{</span>
<span class="p_add">+	unsigned long *p, *end;</span>
<span class="p_add">+</span>
<span class="p_add">+	p = (unsigned long *)addr;</span>
<span class="p_add">+	end = p + PTRS_PER_PUD;</span>
<span class="p_add">+</span>
<span class="p_add">+	do {</span>
<span class="p_add">+		p[0] = pagetable;</span>
<span class="p_add">+		p[1] = pagetable;</span>
<span class="p_add">+		p[2] = pagetable;</span>
<span class="p_add">+		p[3] = pagetable;</span>
<span class="p_add">+		p[4] = pagetable;</span>
<span class="p_add">+		p += 8;</span>
<span class="p_add">+		p[-3] = pagetable;</span>
<span class="p_add">+		p[-2] = pagetable;</span>
<span class="p_add">+		p[-1] = pagetable;</span>
<span class="p_add">+	} while (p != end);</span>
<span class="p_add">+}</span>
<span class="p_add">+#endif</span>
<span class="p_add">+</span>
 pmd_t mk_pmd(struct page *page, pgprot_t prot)
 {
 	pmd_t pmd;
<span class="p_chunk">@@ -85,6 +109,9 @@</span> <span class="p_context"> void __init pagetable_init(void)</span>
 
 	/* Initialize the entire pgd.  */
 	pgd_init((unsigned long)swapper_pg_dir);
<span class="p_add">+#ifndef __PAGETABLE_PUD_FOLDED</span>
<span class="p_add">+	pud_init((unsigned long)invalid_pud_table, (unsigned long)invalid_pmd_table);</span>
<span class="p_add">+#endif</span>
 #ifndef __PAGETABLE_PMD_FOLDED
 	pmd_init((unsigned long)invalid_pmd_table, (unsigned long)invalid_pte_table);
 #endif
<span class="p_header">diff --git a/arch/mips/mm/tlbex.c b/arch/mips/mm/tlbex.c</span>
<span class="p_header">index 55ce396..be30ed4 100644</span>
<span class="p_header">--- a/arch/mips/mm/tlbex.c</span>
<span class="p_header">+++ b/arch/mips/mm/tlbex.c</span>
<span class="p_chunk">@@ -851,6 +851,13 @@</span> <span class="p_context"> build_get_pmde64(u32 **p, struct uasm_label **l, struct uasm_reloc **r,</span>
 
 	uasm_i_andi(p, tmp, tmp, (PTRS_PER_PGD - 1)&lt;&lt;3);
 	uasm_i_daddu(p, ptr, ptr, tmp); /* add in pgd offset */
<span class="p_add">+#ifndef __PAGETABLE_PUD_FOLDED</span>
<span class="p_add">+	uasm_i_dmfc0(p, tmp, C0_BADVADDR); /* get faulting address */</span>
<span class="p_add">+	uasm_i_ld(p, ptr, 0, ptr); /* get pud pointer */</span>
<span class="p_add">+	uasm_i_dsrl_safe(p, tmp, tmp, PUD_SHIFT - 3); /* get pud offset in bytes */</span>
<span class="p_add">+	uasm_i_andi(p, tmp, tmp, (PTRS_PER_PUD - 1) &lt;&lt; 3);</span>
<span class="p_add">+	uasm_i_daddu(p, ptr, ptr, tmp); /* add in pud offset */</span>
<span class="p_add">+#endif</span>
 #ifndef __PAGETABLE_PMD_FOLDED
 	uasm_i_dmfc0(p, tmp, C0_BADVADDR); /* get faulting address */
 	uasm_i_ld(p, ptr, 0, ptr); /* get pmd pointer */
<span class="p_chunk">@@ -1167,6 +1174,21 @@</span> <span class="p_context"> build_fast_tlb_refill_handler (u32 **p, struct uasm_label **l,</span>
 		uasm_i_ld(p, LOC_PTEP, 0, ptr); /* get pmd pointer */
 	}
 
<span class="p_add">+#ifndef __PAGETABLE_PUD_FOLDED</span>
<span class="p_add">+	/* get pud offset in bytes */</span>
<span class="p_add">+	uasm_i_dsrl_safe(p, scratch, tmp, PUD_SHIFT - 3);</span>
<span class="p_add">+	uasm_i_andi(p, scratch, scratch, (PTRS_PER_PUD - 1) &lt;&lt; 3);</span>
<span class="p_add">+</span>
<span class="p_add">+	if (use_lwx_insns()) {</span>
<span class="p_add">+		UASM_i_LWX(p, ptr, scratch, ptr);</span>
<span class="p_add">+	} else {</span>
<span class="p_add">+		uasm_i_daddu(p, ptr, ptr, scratch); /* add in pmd offset */</span>
<span class="p_add">+		UASM_i_LW(p, ptr, 0, ptr);</span>
<span class="p_add">+	}</span>
<span class="p_add">+	/* ptr contains a pointer to PMD entry */</span>
<span class="p_add">+	/* tmp contains the address */</span>
<span class="p_add">+#endif</span>
<span class="p_add">+</span>
 #ifndef __PAGETABLE_PMD_FOLDED
 	/* get pmd offset in bytes */
 	uasm_i_dsrl_safe(p, scratch, tmp, PMD_SHIFT - 3);

</pre>
</div>




  </div>
  <div id="footer">
   <a href="http://jk.ozlabs.org/projects/patchwork/">patchwork</a>
   patch tracking system
  </div>
 </body>
</html>



