[2025-09-17 00:13:41] START suite=qualcomm_srv trace=srv81_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv81_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2790886 heartbeat IPC: 3.583 cumulative IPC: 3.583 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5360459 cumulative IPC: 3.731 (Simulation time: 00 hr 01 min 18 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5360459 cumulative IPC: 3.731 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5360460 heartbeat IPC: 3.892 cumulative IPC: 5 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 14903970 heartbeat IPC: 1.048 cumulative IPC: 1.048 (Simulation time: 00 hr 02 min 34 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 24194435 heartbeat IPC: 1.076 cumulative IPC: 1.062 (Simulation time: 00 hr 03 min 45 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 33405101 heartbeat IPC: 1.086 cumulative IPC: 1.07 (Simulation time: 00 hr 04 min 59 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 42673561 heartbeat IPC: 1.079 cumulative IPC: 1.072 (Simulation time: 00 hr 06 min 08 sec)
Heartbeat CPU 0 instructions: 70000015 cycles: 51912855 heartbeat IPC: 1.082 cumulative IPC: 1.074 (Simulation time: 00 hr 07 min 22 sec)
Heartbeat CPU 0 instructions: 80000018 cycles: 61085631 heartbeat IPC: 1.09 cumulative IPC: 1.077 (Simulation time: 00 hr 08 min 34 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv81_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000018 cycles: 70130534 heartbeat IPC: 1.106 cumulative IPC: 1.081 (Simulation time: 00 hr 09 min 47 sec)
Heartbeat CPU 0 instructions: 100000019 cycles: 79168500 heartbeat IPC: 1.106 cumulative IPC: 1.084 (Simulation time: 00 hr 10 min 55 sec)
Heartbeat CPU 0 instructions: 110000022 cycles: 88442638 heartbeat IPC: 1.078 cumulative IPC: 1.083 (Simulation time: 00 hr 12 min 01 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 92150671 cumulative IPC: 1.085 (Simulation time: 00 hr 13 min 11 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 92150671 cumulative IPC: 1.085 (Simulation time: 00 hr 13 min 11 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv81_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.085 instructions: 100000000 cycles: 92150671
CPU 0 Branch Prediction Accuracy: 92.13% MPKI: 14.06 Average ROB Occupancy at Mispredict: 29.47
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.06798
BRANCH_INDIRECT: 0.3397
BRANCH_CONDITIONAL: 12.37
BRANCH_DIRECT_CALL: 0.4116
BRANCH_INDIRECT_CALL: 0.4903
BRANCH_RETURN: 0.3853


====Backend Stall Breakdown====
ROB_STALL: 247017
LQ_STALL: 0
SQ_STALL: 893909


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 133.83807
REPLAY_LOAD: 62.76824
NON_REPLAY_LOAD: 28.198282

== Total ==
ADDR_TRANS: 47111
REPLAY_LOAD: 29250
NON_REPLAY_LOAD: 170656

== Counts ==
ADDR_TRANS: 352
REPLAY_LOAD: 466
NON_REPLAY_LOAD: 6052

cpu0->cpu0_STLB TOTAL        ACCESS:    2155469 HIT:    2119679 MISS:      35790 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2155469 HIT:    2119679 MISS:      35790 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 138.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9299761 HIT:    8396563 MISS:     903198 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7519295 HIT:    6807229 MISS:     712066 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     587135 HIT:     477831 MISS:     109304 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1115525 HIT:    1087912 MISS:      27613 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      77806 HIT:      23591 MISS:      54215 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 38.62 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15412013 HIT:    7712967 MISS:    7699046 MSHR_MERGE:    1892670
cpu0->cpu0_L1I LOAD         ACCESS:   15412013 HIT:    7712967 MISS:    7699046 MSHR_MERGE:    1892670
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.78 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30256676 HIT:   26140310 MISS:    4116366 MSHR_MERGE:    1738505
cpu0->cpu0_L1D LOAD         ACCESS:   16635677 HIT:   14386650 MISS:    2249027 MSHR_MERGE:     536109
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13533669 HIT:   11744287 MISS:    1789382 MSHR_MERGE:    1202245
cpu0->cpu0_L1D TRANSLATION  ACCESS:      87330 HIT:       9373 MISS:      77957 MSHR_MERGE:        151
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 20.51 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12682459 HIT:   10530425 MISS:    2152034 MSHR_MERGE:    1085853
cpu0->cpu0_ITLB LOAD         ACCESS:   12682459 HIT:   10530425 MISS:    2152034 MSHR_MERGE:    1085853
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.497 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28715467 HIT:   27253145 MISS:    1462322 MSHR_MERGE:     373034
cpu0->cpu0_DTLB LOAD         ACCESS:   28715467 HIT:   27253145 MISS:    1462322 MSHR_MERGE:     373034
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.999 cycles
cpu0->LLC TOTAL        ACCESS:    1049540 HIT:     954558 MISS:      94982 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     712066 HIT:     645032 MISS:      67034 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     109304 HIT:      99722 MISS:       9582 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     173955 HIT:     173240 MISS:        715 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      54215 HIT:      36564 MISS:      17651 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 101.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1800
  ROW_BUFFER_MISS:      92457
  AVG DBUS CONGESTED CYCLE: 4.331
Channel 0 WQ ROW_BUFFER_HIT:        898
  ROW_BUFFER_MISS:       7130
  FULL:          0
Channel 0 REFRESHES ISSUED:       7679

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       572470       563486        54864        10384
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           19         3647         4951         2113
  STLB miss resolved @ L2C                0         2320         6360         9091         5324
  STLB miss resolved @ LLC                0          647         7271        17471        12380
  STLB miss resolved @ MEM                0            0         2550         8917        13680

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             196819        53355      1454854       113535          725
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            8         2779          667           82
  STLB miss resolved @ L2C                0         2247         7753         2527           42
  STLB miss resolved @ LLC                0           12         4992         2387           98
  STLB miss resolved @ MEM                0            0          598          511          371
[2025-09-17 00:26:52] END   suite=qualcomm_srv trace=srv81_ap (rc=0)
