# 32bitARM_like_CPU_design

## CPUs Instruction set  

Istruction types:

Data Processing: ADD SUB AND ORR 

Memory Operation: STR and LDR 

Branch: B 

Conditional mnemonics from ARM LRM: 

![mnemonics](https://github.com/user-attachments/assets/e8a8261a-a35b-4f18-aeb7-ca446522d544)
ref: Digital Design and Computer Architecture ARM edition by Harris


## Micro Architecture : 

![WhatsApp Image 2024-12-02 at 18 05 23_78d8007b](https://github.com/user-attachments/assets/6bb2e541-1912-4ee8-b1e5-d6959ad55d76)


## 

























