


############################################################################
## 
##  Xilinx, Inc. 2006            www.xilinx.com 
##  Tue Jul 18 09:59:55 2006
##  Generated by mig version 1.6 released on July 14 2006
##  
############################################################################
##  File name :       mem.ucf
## 
##  Description :     Constraints file
##                    targetted to xc5vlx50t-ff1136
##
############################################################################ 

############################################################################

# Clock constraints                                                        #

############################################################################

NET "mem_infrastructure/SYS_CLK_IN" TNM_NET =  "SYS_CLK";
TIMESPEC "TS_SYS_CLK" = PERIOD "SYS_CLK" 4.900 ns HIGH 50 %;

############################################################################

########################################################################

# Controller 0#
# Memory Device DDR2 SDRAM->DIMMS->MT9HTF6472Y-667#
########################################################################


######################################################################################################
# I/O STANDARDS
######################################################################################################
NET  "cntrl0_DDR2_DQ[*]"                                    IOSTANDARD = SSTL18_II;
NET  "cntrl0_DDR2_A[*]"                                     IOSTANDARD = SSTL18_II;
NET  "cntrl0_DDR2_BA[*]"                                    IOSTANDARD = SSTL18_II;
NET  "cntrl0_DDR2_RAS_N"                                    IOSTANDARD = SSTL18_II;
NET  "cntrl0_DDR2_CAS_N"                                    IOSTANDARD = SSTL18_II;
NET  "cntrl0_DDR2_WE_N"                                     IOSTANDARD = SSTL18_II;
NET  "cntrl0_DDR2_RESET_N"                                  IOSTANDARD = SSTL18_II;
NET  "cntrl0_DDR2_CS_N[*]"                                  IOSTANDARD = SSTL18_II;
NET  "cntrl0_DDR2_ODT[*]"                                   IOSTANDARD = SSTL18_II;
NET  "cntrl0_DDR2_CKE[*]"                                   IOSTANDARD = SSTL18_II;
NET  "cntrl0_DDR2_DM[*]"                                    IOSTANDARD = SSTL18_II;
NET  "SYS_CLK_P"                                            IOSTANDARD = LVPECL_25;
NET  "SYS_CLK_N"                                            IOSTANDARD = LVPECL_25;
NET  "CLK200_P"                                             IOSTANDARD = LVPECL_25;
NET  "CLK200_N"                                             IOSTANDARD = LVPECL_25;
NET  "SYS_RESET_IN"                                         IOSTANDARD = LVCMOS18;
NET  "cntrl0_ERROR"                                         IOSTANDARD = LVCMOS18;
NET  "cntrl0_ERROR_REG"                                     IOSTANDARD = LVCMOS18;
NET  "cntrl0_CALIBRATE"                                     IOSTANDARD = LVCMOS18;
NET  "cntrl0_DDR2_DQS[*]"                                   IOSTANDARD = DIFF_SSTL18_II_DCI;
NET  "cntrl0_DDR2_DQS_N[*]"                                 IOSTANDARD = DIFF_SSTL18_II_DCI;
NET  "cntrl0_DDR2_CK[*]"                                    IOSTANDARD = DIFF_SSTL18_II;
NET  "cntrl0_DDR2_CK_N[*]"                                  IOSTANDARD = DIFF_SSTL18_II;


###############################################################################
# Define FPGA clock to ODDRs using an explicit FROM-TO constraint (that
# overrides the PERIOD constraint of FPGA clock). Do this to get around the 
# 8.2i bug where tool analyzes inputs to ODDR in SAME_EDGE mode using both 
# the rising and falling edge of the clock (should only be rising). 
# Ideally, a better solution would be to use the FALLING and RISING keywords 
# to specifically tag as a TIG (false path) the path from rising edge of 
# FPGA clock to falling edge of ODDR (and preserve the rising FPGA clock -> 
# rising ODDR clock path and let the PERIOD constraint on FPGA clock handle it)
# Doesn't seem to work, maybe the tool isn't doing the right thing (e.g. see
# AR21096), or maybe I'm an idiot. Or maybe both. Whatever, seems to work.
###############################################################################

# Group all primitives that are connected to BUFG clock output (should grab 
# only synchronous elements in most designs)
NET  "clk_90" TNM = "TNM_SYS_CLK_BUFG";


INST "mem_top_0/phy_0/data_path_iobs_0/dqs_inst*" TNM = "TNM_ODDR";




# Now specify that total path (includes clk-to-out, route delay, setup time, 
# clock uncertainty, clock skew, etc) must meet the same PERIOD timing as
# that specified for the BUFG clock. This is basically repeating what the
# original PERIOD constraint does, except that it overrides it, and forces 
# ALL paths from flops clocked by CLK_SYS_BUFG to the ODDR flops to be less
# than the period constraint, whether or not they are rising->rising, or 
# rising->falling edge paths (these are the same physical paths, the delay 
# on them is the same, just that the tool tries to meet half cycle timing on 
# the rising->fallling edge paths if we just use a PERIOD constraint here)
# With the FROM-TO override, the tool will no longer try to meet half cycle 
# time for the rising->falling case.  
TIMESPEC "TS_SYS_CLK_ODDR" = FROM "TNM_SYS_CLK_BUFG" TO "TNM_ODDR" "TS_SYS_CLK"; 

###############################################################################
# Location and timing constraints for squelch circuit. Note these will change
# if the MIG constraints change
###############################################################################

NET "cntrl0_DDR2_DQS[0]"     TNM_NET = "TNM_DQS_0";
TIMESPEC "TS_DQS_0" = PERIOD "TNM_DQS_0" 4.9 ns HIGH 50%;
NET "cntrl0_DDR2_DQS[1]"     TNM_NET = "TNM_DQS_1";
TIMESPEC "TS_DQS_1" = PERIOD "TNM_DQS_1" 4.9 ns HIGH 50%;
NET "cntrl0_DDR2_DQS[2]"     TNM_NET = "TNM_DQS_2";
TIMESPEC "TS_DQS_2" = PERIOD "TNM_DQS_2" 4.9 ns HIGH 50%;
NET "cntrl0_DDR2_DQS[3]"     TNM_NET = "TNM_DQS_3";
TIMESPEC "TS_DQS_3" = PERIOD "TNM_DQS_3" 4.9 ns HIGH 50%;
NET "cntrl0_DDR2_DQS[4]"     TNM_NET = "TNM_DQS_4";
TIMESPEC "TS_DQS_4" = PERIOD "TNM_DQS_4" 4.9 ns HIGH 50%;
NET "cntrl0_DDR2_DQS[5]"     TNM_NET = "TNM_DQS_5";
TIMESPEC "TS_DQS_5" = PERIOD "TNM_DQS_5" 4.9 ns HIGH 50%;
NET "cntrl0_DDR2_DQS[6]"     TNM_NET = "TNM_DQS_6";
TIMESPEC "TS_DQS_6" = PERIOD "TNM_DQS_6" 4.9 ns HIGH 50%;
NET "cntrl0_DDR2_DQS[7]"     TNM_NET = "TNM_DQS_7";
TIMESPEC "TS_DQS_7" = PERIOD "TNM_DQS_7" 4.9 ns HIGH 50%;










######################################################################################################
# Location Constraints
######################################################################################################






NET  "cntrl0_DDR2_DQ[0]"                                     LOC = "W24" ; 
NET  "cntrl0_DDR2_DQ[1]"                                     LOC = "V24" ; 
NET  "cntrl0_DDR2_DQ[2]"                                     LOC = "Y26" ; 
NET  "cntrl0_DDR2_DQ[3]"                                     LOC = "W26" ; 
NET  "cntrl0_DDR2_DQ[4]"                                     LOC = "V25" ; 
NET  "cntrl0_DDR2_DQ[5]"                                     LOC = "W25" ; 
NET  "cntrl0_DDR2_DQ[6]"                                     LOC = "Y27" ; 
NET  "cntrl0_DDR2_DQ[7]"                                     LOC = "W27" ; 
NET  "cntrl0_DDR2_DQ[8]"                                     LOC = "V28" ; 
NET  "cntrl0_DDR2_DQ[9]"                                     LOC = "V27" ; 
NET  "cntrl0_DDR2_DQ[10]"                                    LOC = "W31" ; 
NET  "cntrl0_DDR2_DQ[11]"                                    LOC = "Y31" ; 
NET  "cntrl0_DDR2_DQ[12]"                                    LOC = "W29" ; 
NET  "cntrl0_DDR2_DQ[13]"                                    LOC = "V29" ; 
NET  "cntrl0_DDR2_DQ[14]"                                    LOC = "Y28" ; 
NET  "cntrl0_DDR2_DQ[15]"                                    LOC = "Y29" ; 
NET  "cntrl0_DDR2_DQ[16]"                                    LOC = "AC29" ; 
NET  "cntrl0_DDR2_DQ[17]"                                    LOC = "AF31" ; 
NET  "cntrl0_DDR2_DQ[18]"                                    LOC = "AJ31" ; 
NET  "cntrl0_DDR2_DQ[19]"                                    LOC = "AK31" ; 
NET  "cntrl0_DDR2_DQ[20]"                                    LOC = "AF29" ; 
NET  "cntrl0_DDR2_DQ[21]"                                    LOC = "AF30" ; 
NET  "cntrl0_DDR2_DQ[22]"                                    LOC = "AJ30" ; 
NET  "cntrl0_DDR2_DQ[23]"                                    LOC = "AH30" ; 
NET  "cntrl0_DDR2_DQ[24]"                                    LOC = "AA25" ; 
NET  "cntrl0_DDR2_DQ[25]"                                    LOC = "AA26" ; 
NET  "cntrl0_DDR2_DQ[26]"                                    LOC = "AB27" ; 
NET  "cntrl0_DDR2_DQ[27]"                                    LOC = "AC27" ; 
NET  "cntrl0_DDR2_DQ[28]"                                    LOC = "Y24" ; 
NET  "cntrl0_DDR2_DQ[29]"                                    LOC = "AA24" ; 
NET  "cntrl0_DDR2_DQ[30]"                                    LOC = "AB25" ; 
NET  "cntrl0_DDR2_DQ[31]"                                    LOC = "AB26" ; 
NET  "cntrl0_DDR2_DQ[32]"                                    LOC = "AB28" ; 
NET  "cntrl0_DDR2_DQ[33]"                                    LOC = "AA28" ; 
NET  "cntrl0_DDR2_DQ[34]"                                    LOC = "AG28" ; 
NET  "cntrl0_DDR2_DQ[35]"                                    LOC = "AH28" ; 
NET  "cntrl0_DDR2_DQ[36]"                                    LOC = "AH28" ; 
NET  "cntrl0_DDR2_DQ[36]"                                    LOC = "AK26" ; 
NET  "cntrl0_DDR2_DQ[37]"                                    LOC = "AF28" ; 
NET  "cntrl0_DDR2_DQ[38]"                                    LOC = "AE28" ; 
NET  "cntrl0_DDR2_DQ[39]"                                    LOC = "AJ27" ; 
NET  "cntrl0_DDR2_DQ[40]"                                    LOC = "AG25" ; 
NET  "cntrl0_DDR2_DQ[41]"                                    LOC = "AG27" ; 
NET  "cntrl0_DDR2_DQ[42]"                                    LOC = "AE27" ; 
NET  "cntrl0_DDR2_DQ[43]"                                    LOC = "AE26" ; 
NET  "cntrl0_DDR2_DQ[44]"                                    LOC = "AC25" ; 
NET  "cntrl0_DDR2_DQ[45]"                                    LOC = "AC24" ; 
NET  "cntrl0_DDR2_DQ[46]"                                    LOC = "AD26" ; 
NET  "cntrl0_DDR2_DQ[47]"                                    LOC = "AD25" ; 
NET  "cntrl0_DDR2_DQ[48]"                                    LOC = "AN14" ; 
NET  "cntrl0_DDR2_DQ[49]"                                    LOC = "AP14" ; 
NET  "cntrl0_DDR2_DQ[50]"                                    LOC = "AB10" ; 
NET  "cntrl0_DDR2_DQ[51]"                                    LOC = "AA10" ; 
NET  "cntrl0_DDR2_DQ[52]"                                    LOC = "AN13" ; 
NET  "cntrl0_DDR2_DQ[53]"                                    LOC = "AM13" ; 
NET  "cntrl0_DDR2_DQ[54]"                                    LOC = "AA8" ; 
NET  "cntrl0_DDR2_DQ[55]"                                    LOC = "AA9" ; 
NET  "cntrl0_DDR2_DQ[56]"                                    LOC = "AC8" ; 
NET  "cntrl0_DDR2_DQ[57]"                                    LOC = "AB8" ; 
NET  "cntrl0_DDR2_DQ[58]"                                    LOC = "AM12" ; 
NET  "cntrl0_DDR2_DQ[59]"                                    LOC = "AM11" ; 
NET  "cntrl0_DDR2_DQ[60]"                                    LOC = "AC10" ; 
NET  "cntrl0_DDR2_DQ[61]"                                    LOC = "AC9" ; 
NET  "cntrl0_DDR2_DQ[62]"                                    LOC = "AK9" ; 
NET  "cntrl0_DDR2_DQ[63]"                                    LOC = "AF9" ; 
NET  "cntrl0_DDR2_A[12]"                                     LOC = "AH19" ; 
NET  "cntrl0_DDR2_A[11]"                                     LOC = "AH20" ; 
NET  "cntrl0_DDR2_A[10]"                                     LOC = "AG15" ; 
NET  "cntrl0_DDR2_A[9]"                                      LOC = "AH15" ; 
NET  "cntrl0_DDR2_A[8]"                                     LOC = "AG20" ; 
NET  "cntrl0_DDR2_A[7]"                                     LOC = "AG16" ; 
NET  "cntrl0_DDR2_A[6]"                                     LOC = "AH17" ; 
NET  "cntrl0_DDR2_A[5]"                                     LOC = "AH22" ; 
NET  "cntrl0_DDR2_A[4]"                                     LOC = "AG22" ; 
NET  "cntrl0_DDR2_A[3]"                                     LOC = "AG17" ; 
NET  "cntrl0_DDR2_A[2]"                                     LOC = "AH18" ; 
NET  "cntrl0_DDR2_A[1]"                                     LOC = "AF18" ; 
NET  "cntrl0_DDR2_A[0]"                                     LOC = "AE18" ; 
NET  "cntrl0_DDR2_BA[1]"                                    LOC = "AH13" ; 
NET  "cntrl0_DDR2_BA[0]"                                    LOC = "AH14" ; 
NET  "cntrl0_DDR2_RAS_N"                                    LOC = "AG13" ; 
NET  "cntrl0_DDR2_CAS_N"                                    LOC = "AH12" ; 
NET  "cntrl0_DDR2_WE_N"                                     LOC = "AF19" ; 
NET  "cntrl0_DDR2_RESET_N"                                   LOC = "AE14" ; 
NET  "cntrl0_DDR2_CS_N[0]"                                   LOC = "AG18" ; 
NET  "cntrl0_DDR2_ODT[0]"                                    LOC = "AG30" ; 
NET  "cntrl0_DDR2_CKE[0]"                                    LOC = "AG8" ; 
NET  "cntrl0_DDR2_DM[0]"                                     LOC = "V30" ; 
NET  "cntrl0_DDR2_DM[1]"                                     LOC = "AD30" ; 
NET  "cntrl0_DDR2_DM[2]"                                     LOC = "AH29" ; 
NET  "cntrl0_DDR2_DM[3]"                                     LOC = "AC28" ; 
NET  "cntrl0_DDR2_DM[4]"                                     LOC = "AF24" ; 
NET  "cntrl0_DDR2_DM[5]"                                     LOC = "AD24" ; 
NET  "cntrl0_DDR2_DM[6]"                                     LOC = "AP12" ; 
NET  "cntrl0_DDR2_DM[7]"                                     LOC = "AJ9" ; 
 
NET  "SYS_CLK_P"                                      LOC = "H19" ; 
NET  "SYS_CLK_N"                                      LOC = "H20" ; 
NET  "CLK200_P"                                       LOC = "K17" ; 
NET  "CLK200_N"                                       LOC = "L18" ; 
NET  "SYS_RESET_IN"                                   LOC = "AF20" ; 
NET  "cntrl0_ERROR"                                          LOC = "G8" ; 	      #LED MIDDLE
NET  "cntrl0_ERROR_REG"                                      LOC = "H8" ; 	      #LED FRONT
NET  "cntrl0_CALIBRATE"                                      LOC = "G10" ; 	      #LED BACK
NET  "cntrl0_ERROR"                                          LOC = "G8" ; 
NET  "cntrl0_DDR2_DQS[0]"                                    LOC = "AB31" ; 
NET  "cntrl0_DDR2_DQS_N[0]"                                  LOC = "AA31" ; 
NET  "cntrl0_DDR2_DQS[1]"                                    LOC = "AB30" ; 
NET  "cntrl0_DDR2_DQS_N[1]"                                  LOC = "AC30" ; 
NET  "cntrl0_DDR2_DQS[2]"                                    LOC = "AA29" ; 
NET  "cntrl0_DDR2_DQS_N[2]"                                  LOC = "AA30" ; 
NET  "cntrl0_DDR2_DQS[3]"                                    LOC = "AK29" ; 
NET  "cntrl0_DDR2_DQS_N[3]"                                  LOC = "AJ29" ; 
NET  "cntrl0_DDR2_DQS[4]"                                    LOC = "AK28" ; 
NET  "cntrl0_DDR2_DQS_N[4]"                                  LOC = "AK27" ; 
NET  "cntrl0_DDR2_DQS[5]"                                    LOC = "AH27" ; 
NET  "cntrl0_DDR2_DQS_N[5]"                                  LOC = "AJ26" ; 
NET  "cntrl0_DDR2_DQS[6]"                                    LOC = "AD10" ; 
NET  "cntrl0_DDR2_DQS_N[6]"                                  LOC = "AD11" ; 
NET  "cntrl0_DDR2_DQS[7]"                                    LOC = "AK11" ; 
NET  "cntrl0_DDR2_DQS_N[7]"                                  LOC = "AJ11" ; 

NET  "cntrl0_DDR2_CK[0]"                                     LOC = "AH9" ; 
NET  "cntrl0_DDR2_CK_N[0]"                                   LOC = "AH10" ; 
NET  "cntrl0_DDR2_CK[1]"                                     LOC = "AG10" ; 
NET  "cntrl0_DDR2_CK_N[1]"                                   LOC = "AG11" ; 

