$date
	Wed Aug 26 00:50:25 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module SR_SIPO_tb $end
$var wire 8 ! q [8:1] $end
$var reg 1 " clk $end
$var reg 1 # inp $end
$var reg 1 $ reset $end
$scope module srSIPO $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ reset $end
$var wire 8 % q [8:1] $end
$scope module dff_1 $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ reset $end
$var wire 4 & q [4:1] $end
$scope module dff_1 $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ reset $end
$var reg 1 ' q $end
$upscope $end
$scope module dff_2 $end
$var wire 1 " clk $end
$var wire 1 ( d $end
$var wire 1 $ reset $end
$var reg 1 ) q $end
$upscope $end
$scope module dff_3 $end
$var wire 1 " clk $end
$var wire 1 * d $end
$var wire 1 $ reset $end
$var reg 1 + q $end
$upscope $end
$scope module dff_4 $end
$var wire 1 " clk $end
$var wire 1 , d $end
$var wire 1 $ reset $end
$var reg 1 - q $end
$upscope $end
$upscope $end
$scope module dff_2 $end
$var wire 1 " clk $end
$var wire 1 . d $end
$var wire 1 $ reset $end
$var wire 4 / q [4:1] $end
$scope module dff_1 $end
$var wire 1 " clk $end
$var wire 1 . d $end
$var wire 1 $ reset $end
$var reg 1 0 q $end
$upscope $end
$scope module dff_2 $end
$var wire 1 " clk $end
$var wire 1 1 d $end
$var wire 1 $ reset $end
$var reg 1 2 q $end
$upscope $end
$scope module dff_3 $end
$var wire 1 " clk $end
$var wire 1 3 d $end
$var wire 1 $ reset $end
$var reg 1 4 q $end
$upscope $end
$scope module dff_4 $end
$var wire 1 " clk $end
$var wire 1 5 d $end
$var wire 1 $ reset $end
$var reg 1 6 q $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x6
x5
x4
x3
x2
x1
x0
bx /
x.
x-
x,
x+
x*
x)
0(
0'
bx0 &
bx0 %
0$
0#
0"
bx0 !
$end
#5
1"
#10
0*
1(
0)
bx01 !
bx01 %
bx01 &
1'
1#
0"
#15
1"
#20
0(
1*
0,
0'
1)
bx010 !
bx010 %
bx010 &
0+
0#
0"
#25
1"
#30
0.
1,
0*
1(
0-
1+
0)
bx0101 !
bx0101 %
b101 &
1'
1#
0"
#35
1"
#40
0(
1*
0,
1.
01
0'
1)
0+
b1010 &
1-
bx01010 !
bx01010 %
bx0 /
00
0#
0"
#45
1"
#50
03
11
0.
1,
0*
1(
02
bx01 /
10
0-
1+
0)
bx010101 !
bx010101 %
b101 &
1'
1#
0"
#55
1"
#60
0(
1*
0,
1.
01
13
05
0'
1)
0+
b1010 &
1-
00
12
bx0101010 !
bx0101010 %
bx010 /
04
0#
0"
#65
1"
#70
15
03
11
0.
1,
0*
1(
06
14
02
b101 /
10
0-
1+
0)
b1010101 !
b1010101 %
b101 &
1'
1#
0"
#75
1"
#80
0(
1*
0,
1.
01
13
05
0'
1)
0+
b1010 &
1-
00
12
04
b10101010 !
b10101010 %
b1010 /
16
0#
0"
#85
1"
#90
15
03
11
0.
1,
0*
1(
06
14
02
b101 /
10
0-
1+
0)
b1010101 !
b1010101 %
b101 &
1'
1#
0"
#95
1"
#100
0(
1*
0,
1.
01
13
05
0'
1)
0+
b1010 &
1-
00
12
04
b10101010 !
b10101010 %
b1010 /
16
0#
0"
