;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 8/18/2017 3:40:07 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2001  	537001980
0x0004	0x39090000  	14601
0x0008	0x38B10000  	14513
0x000C	0x38B10000  	14513
0x0010	0x38B10000  	14513
0x0014	0x38B10000  	14513
0x0018	0x38B10000  	14513
0x001C	0x38B10000  	14513
0x0020	0x38B10000  	14513
0x0024	0x38B10000  	14513
0x0028	0x38B10000  	14513
0x002C	0x38B10000  	14513
0x0030	0x38B10000  	14513
0x0034	0x38B10000  	14513
0x0038	0x38B10000  	14513
0x003C	0x38B10000  	14513
0x0040	0x38B10000  	14513
0x0044	0x38B10000  	14513
0x0048	0x38B10000  	14513
0x004C	0x38B10000  	14513
0x0050	0x38B10000  	14513
0x0054	0x38B10000  	14513
0x0058	0x38B10000  	14513
0x005C	0x38B10000  	14513
0x0060	0x38B10000  	14513
0x0064	0x38B10000  	14513
0x0068	0x38B10000  	14513
0x006C	0x38B10000  	14513
0x0070	0x38B10000  	14513
0x0074	0x38B10000  	14513
0x0078	0x38B10000  	14513
0x007C	0x38B10000  	14513
0x0080	0x38B10000  	14513
0x0084	0x38B10000  	14513
0x0088	0x38B10000  	14513
0x008C	0x38B10000  	14513
0x0090	0x38B10000  	14513
0x0094	0x38B10000  	14513
0x0098	0x38B10000  	14513
0x009C	0x38B10000  	14513
0x00A0	0x38B10000  	14513
0x00A4	0x38B10000  	14513
0x00A8	0x38B10000  	14513
0x00AC	0x38B10000  	14513
0x00B0	0x38B10000  	14513
0x00B4	0x38B10000  	14513
0x00B8	0x38B10000  	14513
0x00BC	0x38B10000  	14513
0x00C0	0x38B10000  	14513
0x00C4	0x38B10000  	14513
0x00C8	0x38B10000  	14513
0x00CC	0x38B10000  	14513
0x00D0	0x38B10000  	14513
0x00D4	0x38B10000  	14513
0x00D8	0x38B10000  	14513
0x00DC	0x38B10000  	14513
0x00E0	0x38B10000  	14513
0x00E4	0x38B10000  	14513
0x00E8	0x38B10000  	14513
0x00EC	0x38B10000  	14513
0x00F0	0x38B10000  	14513
0x00F4	0x38B10000  	14513
0x00F8	0x38B10000  	14513
0x00FC	0x38B10000  	14513
0x0100	0x38B10000  	14513
0x0104	0x38B10000  	14513
0x0108	0x38B10000  	14513
0x010C	0x38B10000  	14513
0x0110	0x38B10000  	14513
0x0114	0x38B10000  	14513
0x0118	0x38B10000  	14513
0x011C	0x38B10000  	14513
0x0120	0x38B10000  	14513
0x0124	0x38B10000  	14513
0x0128	0x38B10000  	14513
0x012C	0x38B10000  	14513
0x0130	0x38B10000  	14513
0x0134	0x38B10000  	14513
0x0138	0x38B10000  	14513
0x013C	0x38B10000  	14513
0x0140	0x38B10000  	14513
0x0144	0x38B10000  	14513
0x0148	0x38B10000  	14513
0x014C	0x38B10000  	14513
0x0150	0x38B10000  	14513
0x0154	0x38B10000  	14513
0x0158	0x38B10000  	14513
0x015C	0x38B10000  	14513
0x0160	0x38B10000  	14513
0x0164	0x38B10000  	14513
0x0168	0x38B10000  	14513
0x016C	0x38B10000  	14513
0x0170	0x38B10000  	14513
0x0174	0x38B10000  	14513
0x0178	0x38B10000  	14513
0x017C	0x38B10000  	14513
0x0180	0x38B10000  	14513
0x0184	0x38B10000  	14513
; end of ____SysVT
_main:
;ROV.c, 972 :: 		void main(){
0x3908	0xF000F872  BL	14832
0x390C	0xF7FFFFD4  BL	14520
0x3910	0xF000FFD0  BL	18612
0x3914	0xF7FFFFE6  BL	14564
0x3918	0xF000FF7E  BL	18456
;ROV.c, 985 :: 		init_LEVI();
0x391C	0xF7FFFE4C  BL	_init_LEVI+0
;ROV.c, 986 :: 		PWM_TIM4_Set_Duty(INIT,_PWM_NON_INVERTED, _PWM_CHANNEL4);
0x3920	0x2203    MOVS	R2, #3
0x3922	0x2100    MOVS	R1, #0
0x3924	0xF6401093  MOVW	R0, #2451
0x3928	0xF7FFFE06  BL	_PWM_TIM4_Set_Duty+0
;ROV.c, 987 :: 		Delay_ms(2000);
0x392C	0xF24E07FE  MOVW	R7, #57598
0x3930	0xF2C057F5  MOVT	R7, #1525
0x3934	0xBF00    NOP
0x3936	0xBF00    NOP
L_main55:
0x3938	0x1E7F    SUBS	R7, R7, #1
0x393A	0xD1FD    BNE	L_main55
0x393C	0xBF00    NOP
0x393E	0xBF00    NOP
0x3940	0xBF00    NOP
;ROV.c, 995 :: 		init_DESNI();
0x3942	0xF7FFFF63  BL	_init_DESNI+0
;ROV.c, 996 :: 		PWM_TIM3_Set_Duty(INIT,_PWM_NON_INVERTED, _PWM_CHANNEL3);
0x3946	0x2202    MOVS	R2, #2
0x3948	0x2100    MOVS	R1, #0
0x394A	0xF6401093  MOVW	R0, #2451
0x394E	0xF7FFFF4D  BL	_PWM_TIM3_Set_Duty+0
;ROV.c, 997 :: 		Delay_ms(2000);
0x3952	0xF24E07FE  MOVW	R7, #57598
0x3956	0xF2C057F5  MOVT	R7, #1525
L_main57:
0x395A	0x1E7F    SUBS	R7, R7, #1
0x395C	0xD1FD    BNE	L_main57
0x395E	0xBF00    NOP
0x3960	0xBF00    NOP
0x3962	0xBF00    NOP
0x3964	0xBF00    NOP
0x3966	0xBF00    NOP
;ROV.c, 1005 :: 		init_THRUSTER();
0x3968	0xF7FFFF64  BL	_init_THRUSTER+0
;ROV.c, 1006 :: 		PWM_TIM4_Set_Duty(INIT,_PWM_NON_INVERTED, _PWM_CHANNEL3);
0x396C	0x2202    MOVS	R2, #2
0x396E	0x2100    MOVS	R1, #0
0x3970	0xF6401093  MOVW	R0, #2451
0x3974	0xF7FFFDE0  BL	_PWM_TIM4_Set_Duty+0
;ROV.c, 1007 :: 		Delay_ms(2000);
0x3978	0xF24E07FE  MOVW	R7, #57598
0x397C	0xF2C057F5  MOVT	R7, #1525
L_main59:
0x3980	0x1E7F    SUBS	R7, R7, #1
0x3982	0xD1FD    BNE	L_main59
0x3984	0xBF00    NOP
0x3986	0xBF00    NOP
0x3988	0xBF00    NOP
0x398A	0xBF00    NOP
0x398C	0xBF00    NOP
;ROV.c, 1013 :: 		init_SVETLO();
0x398E	0xF7FFFF7B  BL	_init_SVETLO+0
;ROV.c, 1018 :: 		init_P2Click();
0x3992	0xF7FFFF63  BL	_init_P2Click+0
;ROV.c, 1025 :: 		GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_LOW);
0x3996	0xF24001FF  MOVW	R1, #255
0x399A	0x480F    LDR	R0, [PC, #60]
0x399C	0xF7FFFE4A  BL	_GPIO_Digital_Input+0
;ROV.c, 1026 :: 		GPIO_Digital_Output(&GPIOE_BASE, _GPIO_PINMASK_HIGH);
0x39A0	0xF64F7100  MOVW	R1, #65280
0x39A4	0x480D    LDR	R0, [PC, #52]
0x39A6	0xF7FFF889  BL	_GPIO_Digital_Output+0
;ROV.c, 1027 :: 		GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_HIGH);
0x39AA	0xF64F7100  MOVW	R1, #65280
0x39AE	0x480C    LDR	R0, [PC, #48]
0x39B0	0xF7FFF884  BL	_GPIO_Digital_Output+0
;ROV.c, 1032 :: 		&_GPIO_MODULE_SPI3_PC10_11_12);
0x39B4	0x4A0B    LDR	R2, [PC, #44]
;ROV.c, 1031 :: 		_SPI_MSB_FIRST | _SPI_SS_DISABLE | _SPI_SSM_ENABLE | _SPI_SSI_1,
0x39B6	0xF2403104  MOVW	R1, #772
;ROV.c, 1029 :: 		SPI3_Init_Advanced(_SPI_FPCLK_DIV4, _SPI_MASTER  | _SPI_8_BIT |
0x39BA	0x2001    MOVS	R0, #1
;ROV.c, 1032 :: 		&_GPIO_MODULE_SPI3_PC10_11_12);
0x39BC	0xF7FFFE10  BL	_SPI3_Init_Advanced+0
;ROV.c, 1035 :: 		SPI_Ethernet_Init(MAC, IP, Spi_Ethernet_FULLDUPLEX) ;
0x39C0	0x2201    MOVS	R2, #1
0x39C2	0x4909    LDR	R1, [PC, #36]
0x39C4	0x4809    LDR	R0, [PC, #36]
0x39C6	0xF7FFFE41  BL	_SPI_Ethernet_Init+0
;ROV.c, 1040 :: 		ADC();
0x39CA	0xF7FFFEDB  BL	_ADC+0
;ROV.c, 1044 :: 		while(1) {
L_main61:
;ROV.c, 1053 :: 		SPI_Ethernet_doPacket() ;
0x39CE	0xF7FFFEE7  BL	_SPI_Ethernet_doPacket+0
;ROV.c, 1056 :: 		}
0x39D2	0xE7FC    B	L_main61
;ROV.c, 1059 :: 		}
L_end_main:
L__main_end_loop:
0x39D4	0xE7FE    B	L__main_end_loop
0x39D6	0xBF00    NOP
0x39D8	0x08004002  	GPIOC_BASE+0
0x39DC	0x10004002  	GPIOE_BASE+0
0x39E0	0x0C004002  	GPIOD_BASE+0
0x39E4	0x45AC0000  	__GPIO_MODULE_SPI3_PC10_11_12+0
0x39E8	0x001E2000  	_IP+0
0x39EC	0x00182000  	_MAC+0
; end of _main
___CC2DW:
;__Lib_System_4XX.c, 43 :: 		
0x3558	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 45 :: 		
L_loopDW:
;__Lib_System_4XX.c, 46 :: 		
0x355A	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_4XX.c, 47 :: 		
0x355E	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_4XX.c, 48 :: 		
0x3562	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 49 :: 		
0x3566	0xD1F8    BNE	L_loopDW
;__Lib_System_4XX.c, 51 :: 		
L_end___CC2DW:
0x3568	0xB001    ADD	SP, SP, #4
0x356A	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_4XX.c, 85 :: 		
0x34FC	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 87 :: 		
0x34FE	0xF04F0900  MOV	R9, #0
;__Lib_System_4XX.c, 88 :: 		
0x3502	0xF04F0C00  MOV	R12, #0
;__Lib_System_4XX.c, 89 :: 		
0x3506	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_4XX.c, 90 :: 		
0x350A	0xDC04    BGT	L_loopFZs
;__Lib_System_4XX.c, 91 :: 		
0x350C	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_4XX.c, 92 :: 		
0x3510	0xDB01    BLT	L_loopFZs
;__Lib_System_4XX.c, 93 :: 		
0x3512	0x46D4    MOV	R12, R10
;__Lib_System_4XX.c, 94 :: 		
0x3514	0x46EA    MOV	R10, SP
;__Lib_System_4XX.c, 95 :: 		
L_loopFZs:
;__Lib_System_4XX.c, 96 :: 		
0x3516	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_4XX.c, 97 :: 		
0x351A	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 98 :: 		
0x351E	0xD1FA    BNE	L_loopFZs
;__Lib_System_4XX.c, 99 :: 		
0x3520	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_4XX.c, 100 :: 		
0x3524	0xDD05    BLE	L_norep
;__Lib_System_4XX.c, 101 :: 		
0x3526	0x46E2    MOV	R10, R12
;__Lib_System_4XX.c, 102 :: 		
0x3528	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_4XX.c, 103 :: 		
0x352C	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_4XX.c, 104 :: 		
0x3530	0xE7F1    B	L_loopFZs
;__Lib_System_4XX.c, 105 :: 		
L_norep:
;__Lib_System_4XX.c, 107 :: 		
L_end___FillZeros:
0x3532	0xB001    ADD	SP, SP, #4
0x3534	0x4770    BX	LR
; end of ___FillZeros
_init_LEVI:
;ROV.c, 320 :: 		void init_LEVI()
0x35B8	0xB081    SUB	SP, SP, #4
0x35BA	0xF8CDE000  STR	LR, [SP, #0]
;ROV.c, 322 :: 		pwm_period = PWM_TIM4_Init(50);
0x35BE	0x2032    MOVS	R0, #50
0x35C0	0xF7FFFADC  BL	_PWM_TIM4_Init+0
0x35C4	0x4904    LDR	R1, [PC, #16]
0x35C6	0x8008    STRH	R0, [R1, #0]
;ROV.c, 325 :: 		PWM_TIM4_Start(_PWM_CHANNEL4, &_GPIO_MODULE_TIM4_CH4_PB9);
0x35C8	0x4904    LDR	R1, [PC, #16]
0x35CA	0x2003    MOVS	R0, #3
0x35CC	0xF7FFFB40  BL	_PWM_TIM4_Start+0
;ROV.c, 327 :: 		}
L_end_init_LEVI:
0x35D0	0xF8DDE000  LDR	LR, [SP, #0]
0x35D4	0xB001    ADD	SP, SP, #4
0x35D6	0x4770    BX	LR
0x35D8	0x004E2000  	_pwm_period+0
0x35DC	0x45400000  	__GPIO_MODULE_TIM4_CH4_PB9+0
; end of _init_LEVI
_PWM_TIM4_Init:
;__Lib_PWM_1234589_12_10_11_13_14.c, 254 :: 		
; freq_hz start address is: 0 (R0)
0x2B7C	0xB081    SUB	SP, SP, #4
0x2B7E	0xF8CDE000  STR	LR, [SP, #0]
; freq_hz end address is: 0 (R0)
; freq_hz start address is: 0 (R0)
;__Lib_PWM_1234589_12_10_11_13_14.c, 255 :: 		
0x2B82	0x4601    MOV	R1, R0
; freq_hz end address is: 0 (R0)
0x2B84	0x4803    LDR	R0, [PC, #12]
0x2B86	0xF7FFFDC7  BL	__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init+0
;__Lib_PWM_1234589_12_10_11_13_14.c, 256 :: 		
L_end_PWM_TIM4_Init:
0x2B8A	0xF8DDE000  LDR	LR, [SP, #0]
0x2B8E	0xB001    ADD	SP, SP, #4
0x2B90	0x4770    BX	LR
0x2B92	0xBF00    NOP
0x2B94	0x08004000  	TIM4_CR1+0
; end of _PWM_TIM4_Init
__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init:
;__Lib_PWM_1234589_12_10_11_13_14.c, 35 :: 		
; freq_hz start address is: 4 (R1)
; PWM_Base start address is: 0 (R0)
0x2718	0xB081    SUB	SP, SP, #4
0x271A	0xF8CDE000  STR	LR, [SP, #0]
0x271E	0x460C    MOV	R4, R1
0x2720	0x4601    MOV	R1, R0
; freq_hz end address is: 4 (R1)
; PWM_Base end address is: 0 (R0)
; PWM_Base start address is: 4 (R1)
; freq_hz start address is: 16 (R4)
;__Lib_PWM_1234589_12_10_11_13_14.c, 39 :: 		
0x2722	0xF06F02FF  MVN	R2, #255
0x2726	0xEA010202  AND	R2, R1, R2, LSL #0
; _PWM_Base start address is: 0 (R0)
0x272A	0x4610    MOV	R0, R2
;__Lib_PWM_1234589_12_10_11_13_14.c, 41 :: 		
0x272C	0xE03B    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init0
; _PWM_Base end address is: 0 (R0)
;__Lib_PWM_1234589_12_10_11_13_14.c, 43 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init2:
;__Lib_PWM_1234589_12_10_11_13_14.c, 44 :: 		
0x272E	0x2301    MOVS	R3, #1
0x2730	0xB25B    SXTB	R3, R3
0x2732	0x4A41    LDR	R2, [PC, #260]
0x2734	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 45 :: 		
0x2736	0xE05A    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 48 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init3:
;__Lib_PWM_1234589_12_10_11_13_14.c, 49 :: 		
0x2738	0x2301    MOVS	R3, #1
0x273A	0xB25B    SXTB	R3, R3
0x273C	0x4A3F    LDR	R2, [PC, #252]
0x273E	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 50 :: 		
0x2740	0xE055    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 53 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init4:
;__Lib_PWM_1234589_12_10_11_13_14.c, 54 :: 		
0x2742	0x2301    MOVS	R3, #1
0x2744	0xB25B    SXTB	R3, R3
0x2746	0x4A3E    LDR	R2, [PC, #248]
0x2748	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 55 :: 		
0x274A	0xE050    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 58 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init5:
;__Lib_PWM_1234589_12_10_11_13_14.c, 59 :: 		
0x274C	0x2301    MOVS	R3, #1
0x274E	0xB25B    SXTB	R3, R3
0x2750	0x4A3C    LDR	R2, [PC, #240]
0x2752	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 60 :: 		
0x2754	0xE04B    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 63 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init6:
;__Lib_PWM_1234589_12_10_11_13_14.c, 64 :: 		
0x2756	0x2301    MOVS	R3, #1
0x2758	0xB25B    SXTB	R3, R3
0x275A	0x4A3B    LDR	R2, [PC, #236]
0x275C	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 65 :: 		
0x275E	0xE046    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 68 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init7:
;__Lib_PWM_1234589_12_10_11_13_14.c, 69 :: 		
0x2760	0x2301    MOVS	R3, #1
0x2762	0xB25B    SXTB	R3, R3
0x2764	0x4A39    LDR	R2, [PC, #228]
0x2766	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 70 :: 		
0x2768	0xE041    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 73 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init8:
;__Lib_PWM_1234589_12_10_11_13_14.c, 74 :: 		
0x276A	0x2301    MOVS	R3, #1
0x276C	0xB25B    SXTB	R3, R3
0x276E	0x4A38    LDR	R2, [PC, #224]
0x2770	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 75 :: 		
0x2772	0xE03C    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 78 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init9:
;__Lib_PWM_1234589_12_10_11_13_14.c, 79 :: 		
0x2774	0x2301    MOVS	R3, #1
0x2776	0xB25B    SXTB	R3, R3
0x2778	0x4A36    LDR	R2, [PC, #216]
0x277A	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 80 :: 		
0x277C	0xE037    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 83 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init10:
;__Lib_PWM_1234589_12_10_11_13_14.c, 84 :: 		
0x277E	0x2301    MOVS	R3, #1
0x2780	0xB25B    SXTB	R3, R3
0x2782	0x4A35    LDR	R2, [PC, #212]
0x2784	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 85 :: 		
0x2786	0xE032    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 88 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init11:
;__Lib_PWM_1234589_12_10_11_13_14.c, 89 :: 		
0x2788	0x2301    MOVS	R3, #1
0x278A	0xB25B    SXTB	R3, R3
0x278C	0x4A33    LDR	R2, [PC, #204]
0x278E	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 90 :: 		
0x2790	0xE02D    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 93 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init12:
;__Lib_PWM_1234589_12_10_11_13_14.c, 94 :: 		
0x2792	0x2301    MOVS	R3, #1
0x2794	0xB25B    SXTB	R3, R3
0x2796	0x4A32    LDR	R2, [PC, #200]
0x2798	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 95 :: 		
0x279A	0xE028    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 98 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init13:
;__Lib_PWM_1234589_12_10_11_13_14.c, 99 :: 		
0x279C	0x2301    MOVS	R3, #1
0x279E	0xB25B    SXTB	R3, R3
0x27A0	0x4A30    LDR	R2, [PC, #192]
0x27A2	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 100 :: 		
0x27A4	0xE023    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 102 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init0:
; _PWM_Base start address is: 0 (R0)
0x27A6	0x4A30    LDR	R2, [PC, #192]
0x27A8	0x4290    CMP	R0, R2
0x27AA	0xD0C0    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init2
0x27AC	0xF1B04F80  CMP	R0, #1073741824
0x27B0	0xD0C2    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init3
0x27B2	0x4A2E    LDR	R2, [PC, #184]
0x27B4	0x4290    CMP	R0, R2
0x27B6	0xD0C4    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init4
0x27B8	0x4A2D    LDR	R2, [PC, #180]
0x27BA	0x4290    CMP	R0, R2
0x27BC	0xD0C6    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init5
0x27BE	0x4A2D    LDR	R2, [PC, #180]
0x27C0	0x4290    CMP	R0, R2
0x27C2	0xD0C8    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init6
0x27C4	0x4A2C    LDR	R2, [PC, #176]
0x27C6	0x4290    CMP	R0, R2
0x27C8	0xD0CA    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init7
0x27CA	0x4A2C    LDR	R2, [PC, #176]
0x27CC	0x4290    CMP	R0, R2
0x27CE	0xD0CC    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init8
0x27D0	0x4A2B    LDR	R2, [PC, #172]
0x27D2	0x4290    CMP	R0, R2
0x27D4	0xD0CE    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init9
0x27D6	0x4A2B    LDR	R2, [PC, #172]
0x27D8	0x4290    CMP	R0, R2
0x27DA	0xD0D0    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init10
0x27DC	0x4A2A    LDR	R2, [PC, #168]
0x27DE	0x4290    CMP	R0, R2
0x27E0	0xD0D2    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init11
0x27E2	0x4A2A    LDR	R2, [PC, #168]
0x27E4	0x4290    CMP	R0, R2
0x27E6	0xD0D4    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init12
0x27E8	0x4A29    LDR	R2, [PC, #164]
0x27EA	0x4290    CMP	R0, R2
0x27EC	0xD0D6    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init13
; _PWM_Base end address is: 0 (R0)
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1:
;__Lib_PWM_1234589_12_10_11_13_14.c, 104 :: 		
0x27EE	0xF7FEFECB  BL	_Get_Fosc_kHz+0
; clk start address is: 0 (R0)
;__Lib_PWM_1234589_12_10_11_13_14.c, 106 :: 		
0x27F2	0x680B    LDR	R3, [R1, #0]
0x27F4	0xF06F0210  MVN	R2, #16
0x27F8	0xEA030202  AND	R2, R3, R2, LSL #0
0x27FC	0x600A    STR	R2, [R1, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 108 :: 		
0x27FE	0xF24032E8  MOVW	R2, #1000
0x2802	0x4342    MULS	R2, R0, R2
; clk end address is: 0 (R0)
0x2804	0xFBB2F3F4  UDIV	R3, R2, R4
; freq_hz end address is: 16 (R4)
; per_reg start address is: 0 (R0)
0x2808	0x4618    MOV	R0, R3
;__Lib_PWM_1234589_12_10_11_13_14.c, 109 :: 		
0x280A	0xF64F72FF  MOVW	R2, #65535
0x280E	0xFBB3F2F2  UDIV	R2, R3, R2
; prescaler start address is: 16 (R4)
0x2812	0x4614    MOV	R4, R2
;__Lib_PWM_1234589_12_10_11_13_14.c, 110 :: 		
0x2814	0xF2010328  ADDW	R3, R1, #40
0x2818	0xB292    UXTH	R2, R2
0x281A	0x601A    STR	R2, [R3, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 112 :: 		
0x281C	0x1C62    ADDS	R2, R4, #1
; prescaler end address is: 16 (R4)
0x281E	0xFBB0F2F2  UDIV	R2, R0, R2
0x2822	0x4610    MOV	R0, R2
;__Lib_PWM_1234589_12_10_11_13_14.c, 114 :: 		
0x2824	0xF201032C  ADDW	R3, R1, #44
; PWM_Base end address is: 4 (R1)
0x2828	0xB292    UXTH	R2, R2
0x282A	0x601A    STR	R2, [R3, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 116 :: 		
0x282C	0xB280    UXTH	R0, R0
; per_reg end address is: 0 (R0)
;__Lib_PWM_1234589_12_10_11_13_14.c, 117 :: 		
L_end_PWM_TIMx_Init:
0x282E	0xF8DDE000  LDR	LR, [SP, #0]
0x2832	0xB001    ADD	SP, SP, #4
0x2834	0x4770    BX	LR
0x2836	0xBF00    NOP
0x2838	0x08804247  	RCC_APB2ENR+0
0x283C	0x08004247  	RCC_APB1ENR+0
0x2840	0x08044247  	RCC_APB1ENR+0
0x2844	0x08084247  	RCC_APB1ENR+0
0x2848	0x080C4247  	RCC_APB1ENR+0
0x284C	0x08844247  	RCC_APB2ENR+0
0x2850	0x08C04247  	RCC_APB2ENR+0
0x2854	0x08C44247  	RCC_APB2ENR+0
0x2858	0x08C84247  	RCC_APB2ENR+0
0x285C	0x08184247  	RCC_APB1ENR+0
0x2860	0x081C4247  	RCC_APB1ENR+0
0x2864	0x08204247  	RCC_APB1ENR+0
0x2868	0x00004001  	#1073807360
0x286C	0x04004000  	#1073742848
0x2870	0x08004000  	#1073743872
0x2874	0x0C004000  	#1073744896
0x2878	0x04004001  	#1073808384
0x287C	0x40004001  	#1073823744
0x2880	0x44004001  	#1073824768
0x2884	0x48004001  	#1073825792
0x2888	0x18004000  	#1073747968
0x288C	0x1C004000  	#1073748992
0x2890	0x20004000  	#1073750016
; end of __Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x1588	0x4801    LDR	R0, [PC, #4]
0x158A	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x158C	0x4770    BX	LR
0x158E	0xBF00    NOP
0x1590	0x00802000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_PWM_TIM4_Start:
;__Lib_PWM_1234589_12_10_11_13_14.c, 262 :: 		
; module start address is: 4 (R1)
; channel start address is: 0 (R0)
0x2C50	0xB081    SUB	SP, SP, #4
0x2C52	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 4 (R1)
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
; module start address is: 4 (R1)
;__Lib_PWM_1234589_12_10_11_13_14.c, 263 :: 		
0x2C56	0x460A    MOV	R2, R1
; module end address is: 4 (R1)
0x2C58	0xB2C1    UXTB	R1, R0
; channel end address is: 0 (R0)
0x2C5A	0x4803    LDR	R0, [PC, #12]
0x2C5C	0xF7FFFE1A  BL	__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start+0
;__Lib_PWM_1234589_12_10_11_13_14.c, 264 :: 		
L_end_PWM_TIM4_Start:
0x2C60	0xF8DDE000  LDR	LR, [SP, #0]
0x2C64	0xB001    ADD	SP, SP, #4
0x2C66	0x4770    BX	LR
0x2C68	0x08004000  	TIM4_CR1+0
; end of _PWM_TIM4_Start
__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start:
;__Lib_PWM_1234589_12_10_11_13_14.c, 139 :: 		
; module start address is: 8 (R2)
; channel start address is: 4 (R1)
; PWM_Base start address is: 0 (R0)
0x2894	0xB083    SUB	SP, SP, #12
0x2896	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 8 (R2)
; channel end address is: 4 (R1)
; PWM_Base end address is: 0 (R0)
; PWM_Base start address is: 0 (R0)
; channel start address is: 4 (R1)
; module start address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 142 :: 		
0x289A	0xF88D1004  STRB	R1, [SP, #4]
; module end address is: 8 (R2)
0x289E	0x9002    STR	R0, [SP, #8]
0x28A0	0x4610    MOV	R0, R2
0x28A2	0xF7FEFD3F  BL	_GPIO_Alternate_Function_Enable+0
0x28A6	0x9802    LDR	R0, [SP, #8]
0x28A8	0xF89D1004  LDRB	R1, [SP, #4]
;__Lib_PWM_1234589_12_10_11_13_14.c, 145 :: 		
0x28AC	0xF2000320  ADDW	R3, R0, #32
0x28B0	0x681A    LDR	R2, [R3, #0]
; tmpLong start address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 146 :: 		
0x28B2	0x008C    LSLS	R4, R1, #2
0x28B4	0xB224    SXTH	R4, R4
0x28B6	0xF04F0301  MOV	R3, #1
0x28BA	0x40A3    LSLS	R3, R4
0x28BC	0x431A    ORRS	R2, R3
;__Lib_PWM_1234589_12_10_11_13_14.c, 147 :: 		
0x28BE	0xF2000320  ADDW	R3, R0, #32
0x28C2	0x601A    STR	R2, [R3, #0]
; tmpLong end address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 150 :: 		
0x28C4	0xF2000444  ADDW	R4, R0, #68
0x28C8	0x6823    LDR	R3, [R4, #0]
0x28CA	0xF4434300  ORR	R3, R3, #32768
0x28CE	0x6023    STR	R3, [R4, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 152 :: 		
0x28D0	0xF2000218  ADDW	R2, R0, #24
; tmpLongPtr start address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 154 :: 		
0x28D4	0x2901    CMP	R1, #1
0x28D6	0xD901    BLS	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start19
;__Lib_PWM_1234589_12_10_11_13_14.c, 155 :: 		
0x28D8	0x1D12    ADDS	R2, R2, #4
; tmpLongPtr end address is: 8 (R2)
0x28DA	0xE7FF    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start16
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start19:
;__Lib_PWM_1234589_12_10_11_13_14.c, 154 :: 		
;__Lib_PWM_1234589_12_10_11_13_14.c, 155 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start16:
;__Lib_PWM_1234589_12_10_11_13_14.c, 157 :: 		
; tmpLongPtr start address is: 8 (R2)
0x28DC	0x084B    LSRS	R3, R1, #1
0x28DE	0xB2DB    UXTB	R3, R3
0x28E0	0x005B    LSLS	R3, R3, #1
0x28E2	0xB21B    SXTH	R3, R3
0x28E4	0x428B    CMP	R3, R1
0x28E6	0xD00A    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start17
; channel end address is: 4 (R1)
;__Lib_PWM_1234589_12_10_11_13_14.c, 159 :: 		
0x28E8	0x6814    LDR	R4, [R2, #0]
0x28EA	0xF46F53D8  MVN	R3, #6912
0x28EE	0xEA040303  AND	R3, R4, R3, LSL #0
0x28F2	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 161 :: 		
0x28F4	0x6813    LDR	R3, [R2, #0]
0x28F6	0xF44343C0  ORR	R3, R3, #24576
0x28FA	0x6013    STR	R3, [R2, #0]
; tmpLongPtr end address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 162 :: 		
0x28FC	0xE009    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start18
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start17:
;__Lib_PWM_1234589_12_10_11_13_14.c, 165 :: 		
; tmpLongPtr start address is: 8 (R2)
0x28FE	0x6814    LDR	R4, [R2, #0]
0x2900	0xF06F031B  MVN	R3, #27
0x2904	0xEA040303  AND	R3, R4, R3, LSL #0
0x2908	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 167 :: 		
0x290A	0x6813    LDR	R3, [R2, #0]
0x290C	0xF0430360  ORR	R3, R3, #96
0x2910	0x6013    STR	R3, [R2, #0]
; tmpLongPtr end address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 168 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start18:
;__Lib_PWM_1234589_12_10_11_13_14.c, 171 :: 		
0x2912	0x6803    LDR	R3, [R0, #0]
0x2914	0xF0430301  ORR	R3, R3, #1
0x2918	0x6003    STR	R3, [R0, #0]
; PWM_Base end address is: 0 (R0)
;__Lib_PWM_1234589_12_10_11_13_14.c, 172 :: 		
L_end_PWM_TIMx_Start:
0x291A	0xF8DDE000  LDR	LR, [SP, #0]
0x291E	0xB003    ADD	SP, SP, #12
0x2920	0x4770    BX	LR
; end of __Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F4xx.c, 223 :: 		
; module start address is: 0 (R0)
0x1324	0xB083    SUB	SP, SP, #12
0x1326	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 226 :: 		
; i start address is: 16 (R4)
0x132A	0x2400    MOVS	R4, #0
; module end address is: 0 (R0)
; i end address is: 16 (R4)
;__Lib_GPIO_32F4xx.c, 227 :: 		
L_GPIO_Alternate_Function_Enable66:
; i start address is: 16 (R4)
; module start address is: 0 (R0)
0x132C	0x00A1    LSLS	R1, R4, #2
0x132E	0x1841    ADDS	R1, R0, R1
0x1330	0x6809    LDR	R1, [R1, #0]
0x1332	0xF1B13FFF  CMP	R1, #-1
0x1336	0xD014    BEQ	L_GPIO_Alternate_Function_Enable67
;__Lib_GPIO_32F4xx.c, 228 :: 		
0x1338	0xF2000134  ADDW	R1, R0, #52
0x133C	0x00A3    LSLS	R3, R4, #2
0x133E	0x18C9    ADDS	R1, R1, R3
0x1340	0x6809    LDR	R1, [R1, #0]
0x1342	0x460A    MOV	R2, R1
0x1344	0x18C1    ADDS	R1, R0, R3
0x1346	0x6809    LDR	R1, [R1, #0]
0x1348	0x9001    STR	R0, [SP, #4]
0x134A	0xF8AD4008  STRH	R4, [SP, #8]
0x134E	0x4608    MOV	R0, R1
0x1350	0x4611    MOV	R1, R2
0x1352	0xF7FFFE01  BL	__Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function+0
0x1356	0xF8BD4008  LDRH	R4, [SP, #8]
0x135A	0x9801    LDR	R0, [SP, #4]
;__Lib_GPIO_32F4xx.c, 229 :: 		
0x135C	0x1C64    ADDS	R4, R4, #1
0x135E	0xB2A4    UXTH	R4, R4
;__Lib_GPIO_32F4xx.c, 230 :: 		
; module end address is: 0 (R0)
; i end address is: 16 (R4)
0x1360	0xE7E4    B	L_GPIO_Alternate_Function_Enable66
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F4xx.c, 231 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x1362	0xF8DDE000  LDR	LR, [SP, #0]
0x1366	0xB003    ADD	SP, SP, #12
0x1368	0x4770    BX	LR
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function:
;__Lib_GPIO_32F4xx.c, 190 :: 		
; configs start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x0F58	0xB083    SUB	SP, SP, #12
0x0F5A	0xF8CDE000  STR	LR, [SP, #0]
0x0F5E	0x4604    MOV	R4, R0
; configs end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 16 (R4)
; configs start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 195 :: 		
0x0F60	0xF00403FF  AND	R3, R4, #255
0x0F64	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x0F66	0x4610    MOV	R0, R2
;__Lib_GPIO_32F4xx.c, 196 :: 		
0x0F68	0xF003020F  AND	R2, R3, #15
; pin start address is: 48 (R12)
0x0F6C	0x4694    MOV	R12, R2
;__Lib_GPIO_32F4xx.c, 197 :: 		
0x0F6E	0x0A22    LSRS	R2, R4, #8
; af_pin end address is: 16 (R4)
0x0F70	0xF002020F  AND	R2, R2, #15
; af start address is: 44 (R11)
0x0F74	0x4693    MOV	R11, R2
;__Lib_GPIO_32F4xx.c, 199 :: 		
0x0F76	0xE01A    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function54
; port end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 200 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function56:
0x0F78	0x4A2D    LDR	R2, [PC, #180]
0x0F7A	0x9202    STR	R2, [SP, #8]
0x0F7C	0xE029    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 201 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function57:
0x0F7E	0x4A2D    LDR	R2, [PC, #180]
0x0F80	0x9202    STR	R2, [SP, #8]
0x0F82	0xE026    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 202 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function58:
0x0F84	0x4A2C    LDR	R2, [PC, #176]
0x0F86	0x9202    STR	R2, [SP, #8]
0x0F88	0xE023    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 203 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function59:
0x0F8A	0x4A2C    LDR	R2, [PC, #176]
0x0F8C	0x9202    STR	R2, [SP, #8]
0x0F8E	0xE020    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 204 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function60:
0x0F90	0x4A2B    LDR	R2, [PC, #172]
0x0F92	0x9202    STR	R2, [SP, #8]
0x0F94	0xE01D    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 205 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function61:
0x0F96	0x4A2B    LDR	R2, [PC, #172]
0x0F98	0x9202    STR	R2, [SP, #8]
0x0F9A	0xE01A    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 206 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function62:
0x0F9C	0x4A2A    LDR	R2, [PC, #168]
0x0F9E	0x9202    STR	R2, [SP, #8]
0x0FA0	0xE017    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 207 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function63:
0x0FA2	0x4A2A    LDR	R2, [PC, #168]
0x0FA4	0x9202    STR	R2, [SP, #8]
0x0FA6	0xE014    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 208 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function64:
0x0FA8	0x4A29    LDR	R2, [PC, #164]
0x0FAA	0x9202    STR	R2, [SP, #8]
0x0FAC	0xE011    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 209 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function54:
; port start address is: 0 (R0)
0x0FAE	0x2800    CMP	R0, #0
0x0FB0	0xD0E2    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function56
0x0FB2	0x2801    CMP	R0, #1
0x0FB4	0xD0E3    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function57
0x0FB6	0x2802    CMP	R0, #2
0x0FB8	0xD0E4    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function58
0x0FBA	0x2803    CMP	R0, #3
0x0FBC	0xD0E5    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function59
0x0FBE	0x2804    CMP	R0, #4
0x0FC0	0xD0E6    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function60
0x0FC2	0x2805    CMP	R0, #5
0x0FC4	0xD0E7    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function61
0x0FC6	0x2806    CMP	R0, #6
0x0FC8	0xD0E8    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function62
0x0FCA	0x2807    CMP	R0, #7
0x0FCC	0xD0E9    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function63
0x0FCE	0x2808    CMP	R0, #8
0x0FD0	0xD0EA    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function64
; port end address is: 0 (R0)
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55:
;__Lib_GPIO_32F4xx.c, 211 :: 		
0x0FD2	0x2201    MOVS	R2, #1
0x0FD4	0xB212    SXTH	R2, R2
0x0FD6	0xFA02F20C  LSL	R2, R2, R12
0x0FDA	0xF8AD2004  STRH	R2, [SP, #4]
; configs end address is: 4 (R1)
0x0FDE	0x9802    LDR	R0, [SP, #8]
0x0FE0	0x460A    MOV	R2, R1
0x0FE2	0xF8BD1004  LDRH	R1, [SP, #4]
0x0FE6	0xF7FFF98F  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 213 :: 		
0x0FEA	0x9A02    LDR	R2, [SP, #8]
0x0FEC	0xF2020120  ADDW	R1, R2, #32
; tmp_ptr start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 214 :: 		
0x0FF0	0xF1BC0F07  CMP	R12, #7
0x0FF4	0xD908    BLS	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function90
;__Lib_GPIO_32F4xx.c, 215 :: 		
0x0FF6	0x1D0A    ADDS	R2, R1, #4
; tmp_ptr end address is: 4 (R1)
; tmp_ptr start address is: 0 (R0)
0x0FF8	0x4610    MOV	R0, R2
;__Lib_GPIO_32F4xx.c, 216 :: 		
0x0FFA	0xF1AC0208  SUB	R2, R12, #8
; pin end address is: 48 (R12)
; pin start address is: 4 (R1)
0x0FFE	0x4611    MOV	R1, R2
; tmp_ptr end address is: 0 (R0)
; pin end address is: 4 (R1)
0x1000	0x9101    STR	R1, [SP, #4]
0x1002	0x4601    MOV	R1, R0
0x1004	0x9801    LDR	R0, [SP, #4]
;__Lib_GPIO_32F4xx.c, 217 :: 		
0x1006	0xE000    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function65
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function90:
;__Lib_GPIO_32F4xx.c, 214 :: 		
0x1008	0x4660    MOV	R0, R12
;__Lib_GPIO_32F4xx.c, 217 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function65:
;__Lib_GPIO_32F4xx.c, 218 :: 		
; pin start address is: 0 (R0)
; tmp_ptr start address is: 4 (R1)
0x100A	0x0083    LSLS	R3, R0, #2
0x100C	0xF04F020F  MOV	R2, #15
0x1010	0x409A    LSLS	R2, R3
0x1012	0x43D3    MVN	R3, R2
0x1014	0x680A    LDR	R2, [R1, #0]
0x1016	0x401A    ANDS	R2, R3
0x1018	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 219 :: 		
0x101A	0x0082    LSLS	R2, R0, #2
; pin end address is: 0 (R0)
0x101C	0xFA0BF302  LSL	R3, R11, R2
; af end address is: 44 (R11)
0x1020	0x680A    LDR	R2, [R1, #0]
0x1022	0x431A    ORRS	R2, R3
0x1024	0x600A    STR	R2, [R1, #0]
; tmp_ptr end address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 220 :: 		
L_end_GPIO_Config_Pin_Alternate_Function:
0x1026	0xF8DDE000  LDR	LR, [SP, #0]
0x102A	0xB003    ADD	SP, SP, #12
0x102C	0x4770    BX	LR
0x102E	0xBF00    NOP
0x1030	0x00004002  	#1073872896
0x1034	0x04004002  	#1073873920
0x1038	0x08004002  	#1073874944
0x103C	0x0C004002  	#1073875968
0x1040	0x10004002  	#1073876992
0x1044	0x14004002  	#1073878016
0x1048	0x18004002  	#1073879040
0x104C	0x1C004002  	#1073880064
0x1050	0x20004002  	#1073881088
; end of __Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function
_GPIO_Config:
;__Lib_GPIO_32F4xx.c, 74 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0308	0xB084    SUB	SP, SP, #16
0x030A	0xF8CDE000  STR	LR, [SP, #0]
0x030E	0xB28D    UXTH	R5, R1
0x0310	0x4616    MOV	R6, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 20 (R5)
; config start address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 75 :: 		
;__Lib_GPIO_32F4xx.c, 76 :: 		
;__Lib_GPIO_32F4xx.c, 80 :: 		
0x0312	0x4B86    LDR	R3, [PC, #536]
0x0314	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 28 (R7)
0x0318	0x461F    MOV	R7, R3
;__Lib_GPIO_32F4xx.c, 82 :: 		
0x031A	0x4618    MOV	R0, R3
0x031C	0xF7FFFF34  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F4xx.c, 85 :: 		
0x0320	0xF1B50FFF  CMP	R5, #255
0x0324	0xD120    BNE	L_GPIO_Config22
;__Lib_GPIO_32F4xx.c, 86 :: 		
0x0326	0x683C    LDR	R4, [R7, #0]
;__Lib_GPIO_32F4xx.c, 87 :: 		
0x0328	0x4B81    LDR	R3, [PC, #516]
0x032A	0xEA040303  AND	R3, R4, R3, LSL #0
; tmp start address is: 0 (R0)
0x032E	0x4618    MOV	R0, R3
;__Lib_GPIO_32F4xx.c, 88 :: 		
0x0330	0x4B80    LDR	R3, [PC, #512]
0x0332	0x429E    CMP	R6, R3
0x0334	0xD114    BNE	L_GPIO_Config23
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 89 :: 		
0x0336	0xF2455355  MOVW	R3, #21845
0x033A	0xEA400303  ORR	R3, R0, R3, LSL #0
; tmp end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 90 :: 		
0x033E	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 91 :: 		
0x0340	0x1D3D    ADDS	R5, R7, #4
0x0342	0x682C    LDR	R4, [R5, #0]
0x0344	0xF06F03FF  MVN	R3, #255
0x0348	0xEA040303  AND	R3, R4, R3, LSL #0
0x034C	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 92 :: 		
0x034E	0xF2070508  ADDW	R5, R7, #8
; port end address is: 28 (R7)
0x0352	0x682C    LDR	R4, [R5, #0]
0x0354	0xF64F73FF  MOVW	R3, #65535
0x0358	0xEA440303  ORR	R3, R4, R3, LSL #0
0x035C	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 93 :: 		
0x035E	0xE0E1    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 94 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F4xx.c, 95 :: 		
; port start address is: 28 (R7)
; tmp start address is: 0 (R0)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x0360	0x2E42    CMP	R6, #66
0x0362	0xD101    BNE	L_GPIO_Config24
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 96 :: 		
0x0364	0x6038    STR	R0, [R7, #0]
; tmp end address is: 0 (R0)
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 97 :: 		
0x0366	0xE0DD    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 98 :: 		
L_GPIO_Config24:
;__Lib_GPIO_32F4xx.c, 99 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config22:
;__Lib_GPIO_32F4xx.c, 101 :: 		
0x0368	0xF64F73FF  MOVW	R3, #65535
0x036C	0x429D    CMP	R5, R3
0x036E	0xD113    BNE	L_GPIO_Config25
;__Lib_GPIO_32F4xx.c, 102 :: 		
0x0370	0x4B70    LDR	R3, [PC, #448]
0x0372	0x429E    CMP	R6, R3
0x0374	0xD10B    BNE	L_GPIO_Config26
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 103 :: 		
0x0376	0xF04F3355  MOV	R3, #1431655765
0x037A	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 104 :: 		
0x037C	0x1D3C    ADDS	R4, R7, #4
0x037E	0x2300    MOVS	R3, #0
0x0380	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 105 :: 		
0x0382	0xF2070408  ADDW	R4, R7, #8
; port end address is: 28 (R7)
0x0386	0xF04F33FF  MOV	R3, #-1
0x038A	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 106 :: 		
0x038C	0xE0CA    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 107 :: 		
L_GPIO_Config26:
;__Lib_GPIO_32F4xx.c, 108 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x038E	0x2E42    CMP	R6, #66
0x0390	0xD102    BNE	L_GPIO_Config27
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 109 :: 		
0x0392	0x2300    MOVS	R3, #0
0x0394	0x603B    STR	R3, [R7, #0]
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 110 :: 		
0x0396	0xE0C5    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 111 :: 		
L_GPIO_Config27:
;__Lib_GPIO_32F4xx.c, 112 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config25:
;__Lib_GPIO_32F4xx.c, 114 :: 		
0x0398	0xF0060301  AND	R3, R6, #1
0x039C	0xB10B    CBZ	R3, L_GPIO_Config28
;__Lib_GPIO_32F4xx.c, 115 :: 		
; mode start address is: 0 (R0)
0x039E	0x2003    MOVS	R0, #3
; mode end address is: 0 (R0)
0x03A0	0xE00A    B	L_GPIO_Config29
L_GPIO_Config28:
;__Lib_GPIO_32F4xx.c, 116 :: 		
0x03A2	0xF0060308  AND	R3, R6, #8
0x03A6	0xB10B    CBZ	R3, L_GPIO_Config30
;__Lib_GPIO_32F4xx.c, 117 :: 		
; mode start address is: 0 (R0)
0x03A8	0x2002    MOVS	R0, #2
; mode end address is: 0 (R0)
0x03AA	0xE005    B	L_GPIO_Config31
L_GPIO_Config30:
;__Lib_GPIO_32F4xx.c, 118 :: 		
0x03AC	0xF0060304  AND	R3, R6, #4
0x03B0	0xB10B    CBZ	R3, L_GPIO_Config32
;__Lib_GPIO_32F4xx.c, 119 :: 		
; mode start address is: 0 (R0)
0x03B2	0x2001    MOVS	R0, #1
; mode end address is: 0 (R0)
0x03B4	0xE000    B	L_GPIO_Config33
L_GPIO_Config32:
;__Lib_GPIO_32F4xx.c, 121 :: 		
; mode start address is: 0 (R0)
0x03B6	0x2000    MOVS	R0, #0
; mode end address is: 0 (R0)
L_GPIO_Config33:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config31:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config29:
;__Lib_GPIO_32F4xx.c, 123 :: 		
; mode start address is: 0 (R0)
0x03B8	0xF4062301  AND	R3, R6, #528384
0x03BC	0xB10B    CBZ	R3, L_GPIO_Config34
;__Lib_GPIO_32F4xx.c, 124 :: 		
; speed start address is: 4 (R1)
0x03BE	0x2103    MOVS	R1, #3
; speed end address is: 4 (R1)
0x03C0	0xE00A    B	L_GPIO_Config35
L_GPIO_Config34:
;__Lib_GPIO_32F4xx.c, 125 :: 		
0x03C2	0xF4066300  AND	R3, R6, #2048
0x03C6	0xB10B    CBZ	R3, L_GPIO_Config36
;__Lib_GPIO_32F4xx.c, 126 :: 		
; speed start address is: 4 (R1)
0x03C8	0x2102    MOVS	R1, #2
; speed end address is: 4 (R1)
0x03CA	0xE005    B	L_GPIO_Config37
L_GPIO_Config36:
;__Lib_GPIO_32F4xx.c, 127 :: 		
0x03CC	0xF4066380  AND	R3, R6, #1024
0x03D0	0xB10B    CBZ	R3, L_GPIO_Config38
;__Lib_GPIO_32F4xx.c, 128 :: 		
; speed start address is: 4 (R1)
0x03D2	0x2101    MOVS	R1, #1
; speed end address is: 4 (R1)
0x03D4	0xE000    B	L_GPIO_Config39
L_GPIO_Config38:
;__Lib_GPIO_32F4xx.c, 130 :: 		
; speed start address is: 4 (R1)
0x03D6	0x2100    MOVS	R1, #0
; speed end address is: 4 (R1)
L_GPIO_Config39:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config37:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config35:
;__Lib_GPIO_32F4xx.c, 132 :: 		
; speed start address is: 4 (R1)
0x03D8	0xF0060320  AND	R3, R6, #32
0x03DC	0xB10B    CBZ	R3, L_GPIO_Config40
;__Lib_GPIO_32F4xx.c, 133 :: 		
; otype start address is: 8 (R2)
0x03DE	0x2201    MOVS	R2, #1
; otype end address is: 8 (R2)
0x03E0	0xE000    B	L_GPIO_Config41
L_GPIO_Config40:
;__Lib_GPIO_32F4xx.c, 135 :: 		
; otype start address is: 8 (R2)
0x03E2	0x2200    MOVS	R2, #0
; otype end address is: 8 (R2)
L_GPIO_Config41:
;__Lib_GPIO_32F4xx.c, 137 :: 		
; otype start address is: 8 (R2)
0x03E4	0xF4067380  AND	R3, R6, #256
0x03E8	0xB10B    CBZ	R3, L_GPIO_Config42
;__Lib_GPIO_32F4xx.c, 138 :: 		
; pull start address is: 12 (R3)
0x03EA	0x2302    MOVS	R3, #2
; pull end address is: 12 (R3)
0x03EC	0xE005    B	L_GPIO_Config43
L_GPIO_Config42:
;__Lib_GPIO_32F4xx.c, 139 :: 		
0x03EE	0xF0060380  AND	R3, R6, #128
0x03F2	0xB10B    CBZ	R3, L_GPIO_Config44
;__Lib_GPIO_32F4xx.c, 140 :: 		
; pull start address is: 12 (R3)
0x03F4	0x2301    MOVS	R3, #1
; pull end address is: 12 (R3)
0x03F6	0xE000    B	L_GPIO_Config45
L_GPIO_Config44:
;__Lib_GPIO_32F4xx.c, 142 :: 		
; pull start address is: 12 (R3)
0x03F8	0x2300    MOVS	R3, #0
; pull end address is: 12 (R3)
L_GPIO_Config45:
; pull start address is: 12 (R3)
; pull end address is: 12 (R3)
L_GPIO_Config43:
;__Lib_GPIO_32F4xx.c, 146 :: 		
; pull start address is: 12 (R3)
; pinpos start address is: 40 (R10)
0x03FA	0xF2400A00  MOVW	R10, #0
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
; mode end address is: 0 (R0)
; speed end address is: 4 (R1)
; otype end address is: 8 (R2)
; pull end address is: 12 (R3)
; pinpos end address is: 40 (R10)
0x03FE	0x9201    STR	R2, [SP, #4]
0x0400	0xFA1FF985  UXTH	R9, R5
0x0404	0x46B0    MOV	R8, R6
0x0406	0x4606    MOV	R6, R0
0x0408	0x4618    MOV	R0, R3
0x040A	0x460A    MOV	R2, R1
0x040C	0x9901    LDR	R1, [SP, #4]
L_GPIO_Config46:
; pinpos start address is: 40 (R10)
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
; pull start address is: 0 (R0)
; pull end address is: 0 (R0)
; otype start address is: 4 (R1)
; otype end address is: 4 (R1)
; speed start address is: 8 (R2)
; speed end address is: 8 (R2)
; mode start address is: 24 (R6)
; mode end address is: 24 (R6)
; port start address is: 28 (R7)
; port end address is: 28 (R7)
; config start address is: 32 (R8)
; config end address is: 32 (R8)
; pin_mask start address is: 36 (R9)
; pin_mask end address is: 36 (R9)
0x040E	0xF1BA0F10  CMP	R10, #16
0x0412	0xF0808087  BCS	L_GPIO_Config47
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
;__Lib_GPIO_32F4xx.c, 148 :: 		
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; port start address is: 28 (R7)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
0x0416	0xF04F0301  MOV	R3, #1
0x041A	0xFA03F40A  LSL	R4, R3, R10
;__Lib_GPIO_32F4xx.c, 150 :: 		
0x041E	0xEA090304  AND	R3, R9, R4, LSL #0
;__Lib_GPIO_32F4xx.c, 152 :: 		
0x0422	0x42A3    CMP	R3, R4
0x0424	0xF040807B  BNE	L_GPIO_Config49
;__Lib_GPIO_32F4xx.c, 154 :: 		
0x0428	0xEA4F044A  LSL	R4, R10, #1
0x042C	0xF04F0303  MOV	R3, #3
0x0430	0x40A3    LSLS	R3, R4
0x0432	0x43DC    MVN	R4, R3
0x0434	0x683B    LDR	R3, [R7, #0]
0x0436	0x4023    ANDS	R3, R4
0x0438	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 155 :: 		
0x043A	0xEA4F034A  LSL	R3, R10, #1
0x043E	0xFA06F403  LSL	R4, R6, R3
0x0442	0x683B    LDR	R3, [R7, #0]
0x0444	0x4323    ORRS	R3, R4
0x0446	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 157 :: 		
0x0448	0xF008030C  AND	R3, R8, #12
0x044C	0xB33B    CBZ	R3, L_GPIO_Config50
;__Lib_GPIO_32F4xx.c, 160 :: 		
0x044E	0xF2070508  ADDW	R5, R7, #8
0x0452	0xEA4F044A  LSL	R4, R10, #1
0x0456	0xF04F0303  MOV	R3, #3
0x045A	0x40A3    LSLS	R3, R4
0x045C	0x43DC    MVN	R4, R3
0x045E	0x682B    LDR	R3, [R5, #0]
0x0460	0x4023    ANDS	R3, R4
0x0462	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 161 :: 		
0x0464	0xF2070508  ADDW	R5, R7, #8
0x0468	0xEA4F034A  LSL	R3, R10, #1
0x046C	0xFA02F403  LSL	R4, R2, R3
0x0470	0x682B    LDR	R3, [R5, #0]
0x0472	0x4323    ORRS	R3, R4
0x0474	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 164 :: 		
0x0476	0x1D3D    ADDS	R5, R7, #4
0x0478	0xFA1FF48A  UXTH	R4, R10
0x047C	0xF04F0301  MOV	R3, #1
0x0480	0x40A3    LSLS	R3, R4
0x0482	0x43DC    MVN	R4, R3
0x0484	0x682B    LDR	R3, [R5, #0]
0x0486	0x4023    ANDS	R3, R4
0x0488	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 165 :: 		
0x048A	0x1D3D    ADDS	R5, R7, #4
0x048C	0xFA1FF48A  UXTH	R4, R10
0x0490	0xB28B    UXTH	R3, R1
0x0492	0xFA03F404  LSL	R4, R3, R4
0x0496	0xB2A4    UXTH	R4, R4
0x0498	0x682B    LDR	R3, [R5, #0]
0x049A	0x4323    ORRS	R3, R4
0x049C	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 166 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F4xx.c, 169 :: 		
0x049E	0xF207050C  ADDW	R5, R7, #12
0x04A2	0xFA1FF38A  UXTH	R3, R10
0x04A6	0x005C    LSLS	R4, R3, #1
0x04A8	0xB2A4    UXTH	R4, R4
0x04AA	0xF04F0303  MOV	R3, #3
0x04AE	0x40A3    LSLS	R3, R4
0x04B0	0x43DC    MVN	R4, R3
0x04B2	0x682B    LDR	R3, [R5, #0]
0x04B4	0x4023    ANDS	R3, R4
0x04B6	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 170 :: 		
0x04B8	0xF207050C  ADDW	R5, R7, #12
0x04BC	0xEA4F034A  LSL	R3, R10, #1
0x04C0	0xFA00F403  LSL	R4, R0, R3
0x04C4	0x682B    LDR	R3, [R5, #0]
0x04C6	0x4323    ORRS	R3, R4
0x04C8	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 172 :: 		
0x04CA	0xF0080308  AND	R3, R8, #8
0x04CE	0xB333    CBZ	R3, L_GPIO_Config51
;__Lib_GPIO_32F4xx.c, 173 :: 		
0x04D0	0xF4080370  AND	R3, R8, #15728640
0x04D4	0x0D1B    LSRS	R3, R3, #20
0x04D6	0xF88D300C  STRB	R3, [SP, #12]
;__Lib_GPIO_32F4xx.c, 174 :: 		
0x04DA	0xF1BA0F07  CMP	R10, #7
0x04DE	0xD905    BLS	L_GPIO_Config52
;__Lib_GPIO_32F4xx.c, 175 :: 		
0x04E0	0xF2070324  ADDW	R3, R7, #36
0x04E4	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 176 :: 		
0x04E6	0xF1AA0508  SUB	R5, R10, #8
; pos start address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 177 :: 		
; pos end address is: 20 (R5)
0x04EA	0xE003    B	L_GPIO_Config53
L_GPIO_Config52:
;__Lib_GPIO_32F4xx.c, 178 :: 		
0x04EC	0xF2070320  ADDW	R3, R7, #32
0x04F0	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 179 :: 		
; pos start address is: 20 (R5)
0x04F2	0x4655    MOV	R5, R10
; pos end address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 180 :: 		
L_GPIO_Config53:
;__Lib_GPIO_32F4xx.c, 181 :: 		
; pos start address is: 20 (R5)
0x04F4	0x00AC    LSLS	R4, R5, #2
0x04F6	0xF04F030F  MOV	R3, #15
0x04FA	0x40A3    LSLS	R3, R4
0x04FC	0x43DC    MVN	R4, R3
0x04FE	0x9B02    LDR	R3, [SP, #8]
0x0500	0x681B    LDR	R3, [R3, #0]
0x0502	0xEA030404  AND	R4, R3, R4, LSL #0
0x0506	0x9B02    LDR	R3, [SP, #8]
0x0508	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 182 :: 		
0x050A	0xF89D400C  LDRB	R4, [SP, #12]
0x050E	0x00AB    LSLS	R3, R5, #2
; pos end address is: 20 (R5)
0x0510	0x409C    LSLS	R4, R3
0x0512	0x9B02    LDR	R3, [SP, #8]
0x0514	0x681B    LDR	R3, [R3, #0]
0x0516	0xEA430404  ORR	R4, R3, R4, LSL #0
0x051A	0x9B02    LDR	R3, [SP, #8]
0x051C	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 183 :: 		
L_GPIO_Config51:
;__Lib_GPIO_32F4xx.c, 185 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F4xx.c, 146 :: 		
0x051E	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F4xx.c, 186 :: 		
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
; pinpos end address is: 40 (R10)
0x0522	0xE774    B	L_GPIO_Config46
L_GPIO_Config47:
;__Lib_GPIO_32F4xx.c, 187 :: 		
L_end_GPIO_Config:
0x0524	0xF8DDE000  LDR	LR, [SP, #0]
0x0528	0xB004    ADD	SP, SP, #16
0x052A	0x4770    BX	LR
0x052C	0xFC00FFFF  	#-1024
0x0530	0x0000FFFF  	#-65536
0x0534	0x00140008  	#524308
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F4xx.c, 26 :: 		
; gpio_port start address is: 0 (R0)
0x0188	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 28 :: 		
0x018A	0x491E    LDR	R1, [PC, #120]
0x018C	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x0190	0x4608    MOV	R0, R1
;__Lib_GPIO_32F4xx.c, 29 :: 		
; pos start address is: 8 (R2)
0x0192	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F4xx.c, 30 :: 		
0x0194	0xE012    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F4xx.c, 31 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x0196	0x2001    MOVS	R0, #1
; pos end address is: 0 (R0)
0x0198	0xE02C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 32 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x019A	0x2002    MOVS	R0, #2
; pos end address is: 0 (R0)
0x019C	0xE02A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 33 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x019E	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x01A0	0xE028    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 34 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x01A2	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x01A4	0xE026    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 35 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x01A6	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x01A8	0xE024    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 36 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x01AA	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x01AC	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 37 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x01AE	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x01B0	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 38 :: 		
L_GPIO_Clk_Enable9:
; pos start address is: 0 (R0)
0x01B2	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x01B4	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 39 :: 		
L_GPIO_Clk_Enable10:
; pos start address is: 0 (R0)
0x01B6	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x01BA	0xE01B    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 40 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x01BC	0x4912    LDR	R1, [PC, #72]
0x01BE	0x4288    CMP	R0, R1
0x01C0	0xD0E9    BEQ	L_GPIO_Clk_Enable2
0x01C2	0x4912    LDR	R1, [PC, #72]
0x01C4	0x4288    CMP	R0, R1
0x01C6	0xD0E8    BEQ	L_GPIO_Clk_Enable3
0x01C8	0x4911    LDR	R1, [PC, #68]
0x01CA	0x4288    CMP	R0, R1
0x01CC	0xD0E7    BEQ	L_GPIO_Clk_Enable4
0x01CE	0x4911    LDR	R1, [PC, #68]
0x01D0	0x4288    CMP	R0, R1
0x01D2	0xD0E6    BEQ	L_GPIO_Clk_Enable5
0x01D4	0x4910    LDR	R1, [PC, #64]
0x01D6	0x4288    CMP	R0, R1
0x01D8	0xD0E5    BEQ	L_GPIO_Clk_Enable6
0x01DA	0x4910    LDR	R1, [PC, #64]
0x01DC	0x4288    CMP	R0, R1
0x01DE	0xD0E4    BEQ	L_GPIO_Clk_Enable7
0x01E0	0x490F    LDR	R1, [PC, #60]
0x01E2	0x4288    CMP	R0, R1
0x01E4	0xD0E3    BEQ	L_GPIO_Clk_Enable8
0x01E6	0x490F    LDR	R1, [PC, #60]
0x01E8	0x4288    CMP	R0, R1
0x01EA	0xD0E2    BEQ	L_GPIO_Clk_Enable9
0x01EC	0x490E    LDR	R1, [PC, #56]
0x01EE	0x4288    CMP	R0, R1
0x01F0	0xD0E1    BEQ	L_GPIO_Clk_Enable10
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x01F2	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F4xx.c, 42 :: 		
; pos start address is: 0 (R0)
0x01F4	0x490D    LDR	R1, [PC, #52]
0x01F6	0x6809    LDR	R1, [R1, #0]
0x01F8	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x01FC	0x490B    LDR	R1, [PC, #44]
0x01FE	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 43 :: 		
L_end_GPIO_Clk_Enable:
0x0200	0xB001    ADD	SP, SP, #4
0x0202	0x4770    BX	LR
0x0204	0xFC00FFFF  	#-1024
0x0208	0x00004002  	#1073872896
0x020C	0x04004002  	#1073873920
0x0210	0x08004002  	#1073874944
0x0214	0x0C004002  	#1073875968
0x0218	0x10004002  	#1073876992
0x021C	0x14004002  	#1073878016
0x0220	0x18004002  	#1073879040
0x0224	0x1C004002  	#1073880064
0x0228	0x20004002  	#1073881088
0x022C	0x38304002  	RCC_AHB1ENR+0
; end of _GPIO_Clk_Enable
_PWM_TIM4_Set_Duty:
;__Lib_PWM_1234589_12_10_11_13_14.c, 258 :: 		
; channel start address is: 8 (R2)
; inverted start address is: 4 (R1)
; duty_ratio start address is: 0 (R0)
0x3538	0xB081    SUB	SP, SP, #4
0x353A	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 8 (R2)
; inverted end address is: 4 (R1)
; duty_ratio end address is: 0 (R0)
; duty_ratio start address is: 0 (R0)
; inverted start address is: 4 (R1)
; channel start address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 259 :: 		
0x353E	0xB2D3    UXTB	R3, R2
; channel end address is: 8 (R2)
0x3540	0xB2CA    UXTB	R2, R1
; inverted end address is: 4 (R1)
0x3542	0xB281    UXTH	R1, R0
; duty_ratio end address is: 0 (R0)
0x3544	0x4803    LDR	R0, [PC, #12]
0x3546	0xF7FFFB51  BL	__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty+0
;__Lib_PWM_1234589_12_10_11_13_14.c, 260 :: 		
L_end_PWM_TIM4_Set_Duty:
0x354A	0xF8DDE000  LDR	LR, [SP, #0]
0x354E	0xB001    ADD	SP, SP, #4
0x3550	0x4770    BX	LR
0x3552	0xBF00    NOP
0x3554	0x08004000  	TIM4_CR1+0
; end of _PWM_TIM4_Set_Duty
__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty:
;__Lib_PWM_1234589_12_10_11_13_14.c, 121 :: 		
; channel start address is: 12 (R3)
; inverted start address is: 8 (R2)
; duty_ratio start address is: 4 (R1)
; PWM_Base start address is: 0 (R0)
0x2BEC	0xB081    SUB	SP, SP, #4
0x2BEE	0xB2D5    UXTB	R5, R2
; channel end address is: 12 (R3)
; inverted end address is: 8 (R2)
; duty_ratio end address is: 4 (R1)
; PWM_Base end address is: 0 (R0)
; PWM_Base start address is: 0 (R0)
; duty_ratio start address is: 4 (R1)
; inverted start address is: 20 (R5)
; channel start address is: 12 (R3)
;__Lib_PWM_1234589_12_10_11_13_14.c, 126 :: 		
0x2BF0	0xF2000420  ADDW	R4, R0, #32
0x2BF4	0x6822    LDR	R2, [R4, #0]
; tmpLong start address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 127 :: 		
0x2BF6	0x2D01    CMP	R5, #1
0x2BF8	0xD108    BNE	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty14
; inverted end address is: 20 (R5)
;__Lib_PWM_1234589_12_10_11_13_14.c, 128 :: 		
0x2BFA	0x009C    LSLS	R4, R3, #2
0x2BFC	0xB224    SXTH	R4, R4
0x2BFE	0x1C65    ADDS	R5, R4, #1
0x2C00	0xB22D    SXTH	R5, R5
0x2C02	0xF04F0401  MOV	R4, #1
0x2C06	0x40AC    LSLS	R4, R5
0x2C08	0x4322    ORRS	R2, R4
0x2C0A	0xE008    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty15
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty14:
;__Lib_PWM_1234589_12_10_11_13_14.c, 130 :: 		
0x2C0C	0x009C    LSLS	R4, R3, #2
0x2C0E	0xB224    SXTH	R4, R4
0x2C10	0x1C65    ADDS	R5, R4, #1
0x2C12	0xB22D    SXTH	R5, R5
0x2C14	0xF04F0401  MOV	R4, #1
0x2C18	0x40AC    LSLS	R4, R5
0x2C1A	0x43E4    MVN	R4, R4
0x2C1C	0x4022    ANDS	R2, R4
; tmpLong end address is: 8 (R2)
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty15:
;__Lib_PWM_1234589_12_10_11_13_14.c, 131 :: 		
; tmpLong start address is: 8 (R2)
0x2C1E	0xF2000420  ADDW	R4, R0, #32
0x2C22	0x6022    STR	R2, [R4, #0]
; tmpLong end address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 134 :: 		
0x2C24	0xF2000534  ADDW	R5, R0, #52
; PWM_Base end address is: 0 (R0)
0x2C28	0x009C    LSLS	R4, R3, #2
; channel end address is: 12 (R3)
0x2C2A	0x192C    ADDS	R4, R5, R4
0x2C2C	0x6021    STR	R1, [R4, #0]
; duty_ratio end address is: 4 (R1)
;__Lib_PWM_1234589_12_10_11_13_14.c, 135 :: 		
L_end_PWM_TIMx_Set_Duty:
0x2C2E	0xB001    ADD	SP, SP, #4
0x2C30	0x4770    BX	LR
; end of __Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty
_init_DESNI:
;ROV.c, 332 :: 		void init_DESNI()
0x380C	0xB081    SUB	SP, SP, #4
0x380E	0xF8CDE000  STR	LR, [SP, #0]
;ROV.c, 334 :: 		pwm_period = PWM_TIM3_Init(50);
0x3812	0x2032    MOVS	R0, #50
0x3814	0xF7FFF9DC  BL	_PWM_TIM3_Init+0
0x3818	0x4904    LDR	R1, [PC, #16]
0x381A	0x8008    STRH	R0, [R1, #0]
;ROV.c, 337 :: 		PWM_TIM3_Start(_PWM_CHANNEL3, &_GPIO_MODULE_TIM3_CH3_PB0);
0x381C	0x4904    LDR	R1, [PC, #16]
0x381E	0x2002    MOVS	R0, #2
0x3820	0xF7FFF9C8  BL	_PWM_TIM3_Start+0
;ROV.c, 339 :: 		}
L_end_init_DESNI:
0x3824	0xF8DDE000  LDR	LR, [SP, #0]
0x3828	0xB001    ADD	SP, SP, #4
0x382A	0x4770    BX	LR
0x382C	0x004E2000  	_pwm_period+0
0x3830	0x46840000  	__GPIO_MODULE_TIM3_CH3_PB0+0
; end of _init_DESNI
_PWM_TIM3_Init:
;__Lib_PWM_1234589_12_10_11_13_14.c, 234 :: 		
; freq_hz start address is: 0 (R0)
0x2BD0	0xB081    SUB	SP, SP, #4
0x2BD2	0xF8CDE000  STR	LR, [SP, #0]
; freq_hz end address is: 0 (R0)
; freq_hz start address is: 0 (R0)
;__Lib_PWM_1234589_12_10_11_13_14.c, 235 :: 		
0x2BD6	0x4601    MOV	R1, R0
; freq_hz end address is: 0 (R0)
0x2BD8	0x4803    LDR	R0, [PC, #12]
0x2BDA	0xF7FFFD9D  BL	__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init+0
;__Lib_PWM_1234589_12_10_11_13_14.c, 236 :: 		
L_end_PWM_TIM3_Init:
0x2BDE	0xF8DDE000  LDR	LR, [SP, #0]
0x2BE2	0xB001    ADD	SP, SP, #4
0x2BE4	0x4770    BX	LR
0x2BE6	0xBF00    NOP
0x2BE8	0x04004000  	TIM3_CR1+0
; end of _PWM_TIM3_Init
_PWM_TIM3_Start:
;__Lib_PWM_1234589_12_10_11_13_14.c, 242 :: 		
; module start address is: 4 (R1)
; channel start address is: 0 (R0)
0x2BB4	0xB081    SUB	SP, SP, #4
0x2BB6	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 4 (R1)
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
; module start address is: 4 (R1)
;__Lib_PWM_1234589_12_10_11_13_14.c, 243 :: 		
0x2BBA	0x460A    MOV	R2, R1
; module end address is: 4 (R1)
0x2BBC	0xB2C1    UXTB	R1, R0
; channel end address is: 0 (R0)
0x2BBE	0x4803    LDR	R0, [PC, #12]
0x2BC0	0xF7FFFE68  BL	__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start+0
;__Lib_PWM_1234589_12_10_11_13_14.c, 244 :: 		
L_end_PWM_TIM3_Start:
0x2BC4	0xF8DDE000  LDR	LR, [SP, #0]
0x2BC8	0xB001    ADD	SP, SP, #4
0x2BCA	0x4770    BX	LR
0x2BCC	0x04004000  	TIM3_CR1+0
; end of _PWM_TIM3_Start
_PWM_TIM3_Set_Duty:
;__Lib_PWM_1234589_12_10_11_13_14.c, 238 :: 		
; channel start address is: 8 (R2)
; inverted start address is: 4 (R1)
; duty_ratio start address is: 0 (R0)
0x37EC	0xB081    SUB	SP, SP, #4
0x37EE	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 8 (R2)
; inverted end address is: 4 (R1)
; duty_ratio end address is: 0 (R0)
; duty_ratio start address is: 0 (R0)
; inverted start address is: 4 (R1)
; channel start address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 239 :: 		
0x37F2	0xB2D3    UXTB	R3, R2
; channel end address is: 8 (R2)
0x37F4	0xB2CA    UXTB	R2, R1
; inverted end address is: 4 (R1)
0x37F6	0xB281    UXTH	R1, R0
; duty_ratio end address is: 0 (R0)
0x37F8	0x4803    LDR	R0, [PC, #12]
0x37FA	0xF7FFF9F7  BL	__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty+0
;__Lib_PWM_1234589_12_10_11_13_14.c, 240 :: 		
L_end_PWM_TIM3_Set_Duty:
0x37FE	0xF8DDE000  LDR	LR, [SP, #0]
0x3802	0xB001    ADD	SP, SP, #4
0x3804	0x4770    BX	LR
0x3806	0xBF00    NOP
0x3808	0x04004000  	TIM3_CR1+0
; end of _PWM_TIM3_Set_Duty
_init_THRUSTER:
;ROV.c, 344 :: 		void init_THRUSTER()
0x3834	0xB081    SUB	SP, SP, #4
0x3836	0xF8CDE000  STR	LR, [SP, #0]
;ROV.c, 346 :: 		pwm_period = PWM_TIM4_Init(50);
0x383A	0x2032    MOVS	R0, #50
0x383C	0xF7FFF99E  BL	_PWM_TIM4_Init+0
0x3840	0x4904    LDR	R1, [PC, #16]
0x3842	0x8008    STRH	R0, [R1, #0]
;ROV.c, 349 :: 		PWM_TIM4_Start(_PWM_CHANNEL3, &_GPIO_MODULE_TIM4_CH3_PB8);
0x3844	0x4904    LDR	R1, [PC, #16]
0x3846	0x2002    MOVS	R0, #2
0x3848	0xF7FFFA02  BL	_PWM_TIM4_Start+0
;ROV.c, 351 :: 		}
L_end_init_THRUSTER:
0x384C	0xF8DDE000  LDR	LR, [SP, #0]
0x3850	0xB001    ADD	SP, SP, #4
0x3852	0x4770    BX	LR
0x3854	0x004E2000  	_pwm_period+0
0x3858	0x46F00000  	__GPIO_MODULE_TIM4_CH3_PB8+0
; end of _init_THRUSTER
_init_SVETLO:
;ROV.c, 355 :: 		void init_SVETLO()
0x3888	0xB081    SUB	SP, SP, #4
0x388A	0xF8CDE000  STR	LR, [SP, #0]
;ROV.c, 357 :: 		pwm_period = PWM_TIM9_Init(50);
0x388E	0x2032    MOVS	R0, #50
0x3890	0xF7FFF9D0  BL	_PWM_TIM9_Init+0
0x3894	0x4904    LDR	R1, [PC, #16]
0x3896	0x8008    STRH	R0, [R1, #0]
;ROV.c, 360 :: 		PWM_TIM9_Start(_PWM_CHANNEL1, &_GPIO_MODULE_TIM9_CH1_PE5);
0x3898	0x4904    LDR	R1, [PC, #16]
0x389A	0x2000    MOVS	R0, #0
0x389C	0xF7FFF97C  BL	_PWM_TIM9_Start+0
;ROV.c, 362 :: 		}
L_end_init_SVETLO:
0x38A0	0xF8DDE000  LDR	LR, [SP, #0]
0x38A4	0xB001    ADD	SP, SP, #4
0x38A6	0x4770    BX	LR
0x38A8	0x004E2000  	_pwm_period+0
0x38AC	0x44D40000  	__GPIO_MODULE_TIM9_CH1_PE5+0
; end of _init_SVETLO
_PWM_TIM9_Init:
;__Lib_PWM_1234589_12_10_11_13_14.c, 314 :: 		
; freq_hz start address is: 0 (R0)
0x2C34	0xB081    SUB	SP, SP, #4
0x2C36	0xF8CDE000  STR	LR, [SP, #0]
; freq_hz end address is: 0 (R0)
; freq_hz start address is: 0 (R0)
;__Lib_PWM_1234589_12_10_11_13_14.c, 315 :: 		
0x2C3A	0x4601    MOV	R1, R0
; freq_hz end address is: 0 (R0)
0x2C3C	0x4803    LDR	R0, [PC, #12]
0x2C3E	0xF7FFFD6B  BL	__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init+0
;__Lib_PWM_1234589_12_10_11_13_14.c, 316 :: 		
L_end_PWM_TIM9_Init:
0x2C42	0xF8DDE000  LDR	LR, [SP, #0]
0x2C46	0xB001    ADD	SP, SP, #4
0x2C48	0x4770    BX	LR
0x2C4A	0xBF00    NOP
0x2C4C	0x40004001  	TIM9_CR1+0
; end of _PWM_TIM9_Init
_PWM_TIM9_Start:
;__Lib_PWM_1234589_12_10_11_13_14.c, 322 :: 		
; module start address is: 4 (R1)
; channel start address is: 0 (R0)
0x2B98	0xB081    SUB	SP, SP, #4
0x2B9A	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 4 (R1)
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
; module start address is: 4 (R1)
;__Lib_PWM_1234589_12_10_11_13_14.c, 323 :: 		
0x2B9E	0x460A    MOV	R2, R1
; module end address is: 4 (R1)
0x2BA0	0xB2C1    UXTB	R1, R0
; channel end address is: 0 (R0)
0x2BA2	0x4803    LDR	R0, [PC, #12]
0x2BA4	0xF7FFFE76  BL	__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start+0
;__Lib_PWM_1234589_12_10_11_13_14.c, 324 :: 		
L_end_PWM_TIM9_Start:
0x2BA8	0xF8DDE000  LDR	LR, [SP, #0]
0x2BAC	0xB001    ADD	SP, SP, #4
0x2BAE	0x4770    BX	LR
0x2BB0	0x40004001  	TIM9_CR1+0
; end of _PWM_TIM9_Start
_init_P2Click:
;ROV.c, 369 :: 		void init_P2Click(){
0x385C	0xB081    SUB	SP, SP, #4
0x385E	0xF8CDE000  STR	LR, [SP, #0]
;ROV.c, 371 :: 		GPIO_Digital_Output(&GPIOE_ODR, _GPIO_PINMASK_11);
0x3862	0xF6400100  MOVW	R1, #2048
0x3866	0x4806    LDR	R0, [PC, #24]
0x3868	0xF7FFF928  BL	_GPIO_Digital_Output+0
;ROV.c, 376 :: 		&_GPIO_MODULE_SPI2_PB13_14_15);
0x386C	0x4A05    LDR	R2, [PC, #20]
;ROV.c, 375 :: 		_SPI_MSB_FIRST | _SPI_SS_DISABLE | _SPI_SSM_ENABLE | _SPI_SSI_1,
0x386E	0xF2403105  MOVW	R1, #773
;ROV.c, 373 :: 		SPI2_Init_Advanced(_SPI_FPCLK_DIV16, _SPI_MASTER | _SPI_8_BIT |
0x3872	0x2003    MOVS	R0, #3
;ROV.c, 376 :: 		&_GPIO_MODULE_SPI2_PB13_14_15);
0x3874	0xF7FFF94A  BL	_SPI2_Init_Advanced+0
;ROV.c, 378 :: 		}
L_end_init_P2Click:
0x3878	0xF8DDE000  LDR	LR, [SP, #0]
0x387C	0xB001    ADD	SP, SP, #4
0x387E	0x4770    BX	LR
0x3880	0x10144002  	GPIOE_ODR+0
0x3884	0x46180000  	__GPIO_MODULE_SPI2_PB13_14_15+0
; end of _init_P2Click
_GPIO_Digital_Output:
;__Lib_GPIO_32F4xx.c, 233 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x2ABC	0xB081    SUB	SP, SP, #4
0x2ABE	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 234 :: 		
0x2AC2	0x4A04    LDR	R2, [PC, #16]
0x2AC4	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x2AC6	0xF7FDFC1F  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 235 :: 		
L_end_GPIO_Digital_Output:
0x2ACA	0xF8DDE000  LDR	LR, [SP, #0]
0x2ACE	0xB001    ADD	SP, SP, #4
0x2AD0	0x4770    BX	LR
0x2AD2	0xBF00    NOP
0x2AD4	0x00140008  	#524308
; end of _GPIO_Digital_Output
_SPI2_Init_Advanced:
;__Lib_SPI_123.c, 107 :: 		
; module start address is: 8 (R2)
0x2B0C	0xB083    SUB	SP, SP, #12
0x2B0E	0xF8CDE000  STR	LR, [SP, #0]
0x2B12	0xF88D0004  STRB	R0, [SP, #4]
0x2B16	0x9102    STR	R1, [SP, #8]
; module end address is: 8 (R2)
; module start address is: 8 (R2)
;__Lib_SPI_123.c, 108 :: 		
0x2B18	0x4C0B    LDR	R4, [PC, #44]
0x2B1A	0x4B0C    LDR	R3, [PC, #48]
0x2B1C	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 109 :: 		
0x2B1E	0x4C0C    LDR	R4, [PC, #48]
0x2B20	0x4B0C    LDR	R3, [PC, #48]
0x2B22	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 111 :: 		
0x2B24	0x2401    MOVS	R4, #1
0x2B26	0xB264    SXTB	R4, R4
0x2B28	0x4B0B    LDR	R3, [PC, #44]
0x2B2A	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 112 :: 		
0x2B2C	0x4610    MOV	R0, R2
; module end address is: 8 (R2)
0x2B2E	0xF7FEFBF9  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_SPI_123.c, 114 :: 		
0x2B32	0x9A02    LDR	R2, [SP, #8]
0x2B34	0xF89D1004  LDRB	R1, [SP, #4]
0x2B38	0x4808    LDR	R0, [PC, #32]
0x2B3A	0xF7FFFF37  BL	__Lib_SPI_123_SPIx_Init_Advanced+0
;__Lib_SPI_123.c, 115 :: 		
L_end_SPI2_Init_Advanced:
0x2B3E	0xF8DDE000  LDR	LR, [SP, #0]
0x2B42	0xB003    ADD	SP, SP, #12
0x2B44	0x4770    BX	LR
0x2B46	0xBF00    NOP
0x2B48	0x34C50000  	_SPI2_Read+0
0x2B4C	0x00842000  	_SPI_Rd_Ptr+0
0x2B50	0xFFFFFFFF  	_SPI2_Write+0
0x2B54	0x01082000  	_SPI_Wr_Ptr+0
0x2B58	0x08384247  	RCC_APB1ENR+0
0x2B5C	0x38004000  	SPI2_CR1+0
; end of _SPI2_Init_Advanced
__Lib_SPI_123_SPIx_Init_Advanced:
;__Lib_SPI_123.c, 53 :: 		
; config start address is: 8 (R2)
; clock_divider start address is: 4 (R1)
; base start address is: 0 (R0)
0x29AC	0xB081    SUB	SP, SP, #4
; config end address is: 8 (R2)
; clock_divider end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; clock_divider start address is: 4 (R1)
; config start address is: 8 (R2)
;__Lib_SPI_123.c, 56 :: 		
0x29AE	0x2300    MOVS	R3, #0
0x29B0	0x6003    STR	R3, [R0, #0]
;__Lib_SPI_123.c, 58 :: 		
0x29B2	0x00CB    LSLS	R3, R1, #3
0x29B4	0xB29B    UXTH	R3, R3
; clock_divider end address is: 4 (R1)
0x29B6	0xEA420303  ORR	R3, R2, R3, LSL #0
;__Lib_SPI_123.c, 60 :: 		
0x29BA	0x6804    LDR	R4, [R0, #0]
0x29BC	0xB29B    UXTH	R3, R3
0x29BE	0xEA440303  ORR	R3, R4, R3, LSL #0
0x29C2	0x6003    STR	R3, [R0, #0]
;__Lib_SPI_123.c, 61 :: 		
0x29C4	0x1D05    ADDS	R5, R0, #4
0x29C6	0x1413    ASRS	R3, R2, #16
; config end address is: 8 (R2)
0x29C8	0x461C    MOV	R4, R3
0x29CA	0x682B    LDR	R3, [R5, #0]
0x29CC	0xF3640382  BFI	R3, R4, #2, #1
0x29D0	0x602B    STR	R3, [R5, #0]
;__Lib_SPI_123.c, 63 :: 		
0x29D2	0xF200051C  ADDW	R5, R0, #28
0x29D6	0x2400    MOVS	R4, #0
0x29D8	0x682B    LDR	R3, [R5, #0]
0x29DA	0xF36423CB  BFI	R3, R4, #11, #1
0x29DE	0x602B    STR	R3, [R5, #0]
;__Lib_SPI_123.c, 64 :: 		
0x29E0	0x2401    MOVS	R4, #1
0x29E2	0x6803    LDR	R3, [R0, #0]
0x29E4	0xF3641386  BFI	R3, R4, #6, #1
0x29E8	0x6003    STR	R3, [R0, #0]
; base end address is: 0 (R0)
;__Lib_SPI_123.c, 65 :: 		
L_end_SPIx_Init_Advanced:
0x29EA	0xB001    ADD	SP, SP, #4
0x29EC	0x4770    BX	LR
; end of __Lib_SPI_123_SPIx_Init_Advanced
_GPIO_Digital_Input:
;__Lib_GPIO_32F4xx.c, 237 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x3634	0xB081    SUB	SP, SP, #4
0x3636	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 238 :: 		
0x363A	0xF04F0242  MOV	R2, #66
0x363E	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x3640	0xF7FCFE62  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 239 :: 		
L_end_GPIO_Digital_Input:
0x3644	0xF8DDE000  LDR	LR, [SP, #0]
0x3648	0xB001    ADD	SP, SP, #4
0x364A	0x4770    BX	LR
; end of _GPIO_Digital_Input
_SPI3_Init_Advanced:
;__Lib_SPI_123.c, 133 :: 		
; module start address is: 8 (R2)
0x35E0	0xB083    SUB	SP, SP, #12
0x35E2	0xF8CDE000  STR	LR, [SP, #0]
0x35E6	0xF88D0004  STRB	R0, [SP, #4]
0x35EA	0x9102    STR	R1, [SP, #8]
; module end address is: 8 (R2)
; module start address is: 8 (R2)
;__Lib_SPI_123.c, 134 :: 		
0x35EC	0x4C0B    LDR	R4, [PC, #44]
0x35EE	0x4B0C    LDR	R3, [PC, #48]
0x35F0	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 135 :: 		
0x35F2	0x4C0C    LDR	R4, [PC, #48]
0x35F4	0x4B0C    LDR	R3, [PC, #48]
0x35F6	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 137 :: 		
0x35F8	0x2401    MOVS	R4, #1
0x35FA	0xB264    SXTB	R4, R4
0x35FC	0x4B0B    LDR	R3, [PC, #44]
0x35FE	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 138 :: 		
0x3600	0x4610    MOV	R0, R2
; module end address is: 8 (R2)
0x3602	0xF7FDFE8F  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_SPI_123.c, 140 :: 		
0x3606	0x9A02    LDR	R2, [SP, #8]
0x3608	0xF89D1004  LDRB	R1, [SP, #4]
0x360C	0x4808    LDR	R0, [PC, #32]
0x360E	0xF7FFF9CD  BL	__Lib_SPI_123_SPIx_Init_Advanced+0
;__Lib_SPI_123.c, 141 :: 		
L_end_SPI3_Init_Advanced:
0x3612	0xF8DDE000  LDR	LR, [SP, #0]
0x3616	0xB003    ADD	SP, SP, #12
0x3618	0x4770    BX	LR
0x361A	0xBF00    NOP
0x361C	0x31DD0000  	_SPI3_Read+0
0x3620	0x00842000  	_SPI_Rd_Ptr+0
0x3624	0xFFFFFFFF  	_SPI3_Write+0
0x3628	0x01082000  	_SPI_Wr_Ptr+0
0x362C	0x083C4247  	RCC_APB1ENR+0
0x3630	0x3C004000  	SPI3_CR1+0
; end of _SPI3_Init_Advanced
_SPI_Ethernet_Init:
;__Lib_EthEnc28j60.c, 268 :: 		
0x364C	0xB084    SUB	SP, SP, #16
0x364E	0xF8CDE000  STR	LR, [SP, #0]
0x3652	0x9001    STR	R0, [SP, #4]
0x3654	0x9102    STR	R1, [SP, #8]
0x3656	0xF88D200C  STRB	R2, [SP, #12]
;__Lib_EthEnc28j60.c, 273 :: 		
0x365A	0xF2410014  MOVW	R0, #lo_addr(SPI_Ethernet_Rst+0)
;__Lib_EthEnc28j60.c, 274 :: 		
0x365E	0xF2C40002  MOVT	R0, #hi_addr(SPI_Ethernet_Rst+0)
;__Lib_EthEnc28j60.c, 275 :: 		
0x3662	0xF04F0101  MOV	R1, #1
;__Lib_EthEnc28j60.c, 276 :: 		
0x3666	0xEA4F11C1  LSL	R1, R1, BitPos(SPI_Ethernet_Rst+0)
;__Lib_EthEnc28j60.c, 278 :: 		
0x366A	0x4A40    LDR	R2, [PC, #256]
0x366C	0xB289    UXTH	R1, R1
0x366E	0xF7FCFE4B  BL	_GPIO_Config+0
;__Lib_EthEnc28j60.c, 279 :: 		
0x3672	0x2401    MOVS	R4, #1
0x3674	0xB264    SXTB	R4, R4
0x3676	0x4B3E    LDR	R3, [PC, #248]
0x3678	0x601C    STR	R4, [R3, #0]
;__Lib_EthEnc28j60.c, 283 :: 		
0x367A	0xF2410014  MOVW	R0, #lo_addr(SPI_Ethernet_CS+0)
;__Lib_EthEnc28j60.c, 284 :: 		
0x367E	0xF2C40002  MOVT	R0, #hi_addr(SPI_Ethernet_CS+0)
;__Lib_EthEnc28j60.c, 285 :: 		
0x3682	0xF04F0101  MOV	R1, #1
;__Lib_EthEnc28j60.c, 286 :: 		
0x3686	0xEA4F2101  LSL	R1, R1, BitPos(SPI_Ethernet_CS+0)
;__Lib_EthEnc28j60.c, 288 :: 		
0x368A	0x4A38    LDR	R2, [PC, #224]
0x368C	0xB289    UXTH	R1, R1
0x368E	0xF7FCFE3B  BL	_GPIO_Config+0
;__Lib_EthEnc28j60.c, 289 :: 		
0x3692	0xF7FEF955  BL	_Delay_1us+0
0x3696	0xF7FEF953  BL	_Delay_1us+0
0x369A	0xF7FEF951  BL	_Delay_1us+0
0x369E	0x2401    MOVS	R4, #1
0x36A0	0xB264    SXTB	R4, R4
0x36A2	0x4B34    LDR	R3, [PC, #208]
0x36A4	0x601C    STR	R4, [R3, #0]
;__Lib_EthEnc28j60.c, 291 :: 		
0x36A6	0xF7FFFDA7  BL	_SPI_Ethernet_delay+0
;__Lib_EthEnc28j60.c, 293 :: 		
0x36AA	0x2401    MOVS	R4, #1
0x36AC	0xB264    SXTB	R4, R4
0x36AE	0x4B30    LDR	R3, [PC, #192]
0x36B0	0x601C    STR	R4, [R3, #0]
;__Lib_EthEnc28j60.c, 294 :: 		
0x36B2	0xF7FFFDA1  BL	_SPI_Ethernet_delay+0
;__Lib_EthEnc28j60.c, 295 :: 		
0x36B6	0x2400    MOVS	R4, #0
0x36B8	0xB264    SXTB	R4, R4
0x36BA	0x4B2D    LDR	R3, [PC, #180]
0x36BC	0x601C    STR	R4, [R3, #0]
;__Lib_EthEnc28j60.c, 296 :: 		
0x36BE	0xF7FFFD9B  BL	_SPI_Ethernet_delay+0
;__Lib_EthEnc28j60.c, 297 :: 		
0x36C2	0x2401    MOVS	R4, #1
0x36C4	0xB264    SXTB	R4, R4
0x36C6	0x4B2A    LDR	R3, [PC, #168]
0x36C8	0x601C    STR	R4, [R3, #0]
;__Lib_EthEnc28j60.c, 298 :: 		
0x36CA	0xF7FFFD95  BL	_SPI_Ethernet_delay+0
;__Lib_EthEnc28j60.c, 300 :: 		
0x36CE	0x2400    MOVS	R4, #0
0x36D0	0xB264    SXTB	R4, R4
0x36D2	0x4B28    LDR	R3, [PC, #160]
0x36D4	0x601C    STR	R4, [R3, #0]
;__Lib_EthEnc28j60.c, 301 :: 		
0x36D6	0x20FF    MOVS	R0, #255
0x36D8	0x4C27    LDR	R4, [PC, #156]
0x36DA	0x6824    LDR	R4, [R4, #0]
0x36DC	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 302 :: 		
0x36DE	0xF7FEF92F  BL	_Delay_1us+0
0x36E2	0xF7FEF92D  BL	_Delay_1us+0
0x36E6	0xF7FEF92B  BL	_Delay_1us+0
0x36EA	0x2401    MOVS	R4, #1
0x36EC	0xB264    SXTB	R4, R4
0x36EE	0x4B21    LDR	R3, [PC, #132]
0x36F0	0x601C    STR	R4, [R3, #0]
;__Lib_EthEnc28j60.c, 303 :: 		
0x36F2	0xF7FFFD81  BL	_SPI_Ethernet_delay+0
;__Lib_EthEnc28j60.c, 305 :: 		
0x36F6	0x2206    MOVS	R2, #6
0x36F8	0xB212    SXTH	R2, R2
0x36FA	0x9901    LDR	R1, [SP, #4]
0x36FC	0x481F    LDR	R0, [PC, #124]
0x36FE	0xF7FFFD5B  BL	_memcpy+0
;__Lib_EthEnc28j60.c, 306 :: 		
0x3702	0x2204    MOVS	R2, #4
0x3704	0xB212    SXTH	R2, R2
0x3706	0x9902    LDR	R1, [SP, #8]
0x3708	0x481D    LDR	R0, [PC, #116]
0x370A	0xF7FFFD55  BL	_memcpy+0
;__Lib_EthEnc28j60.c, 309 :: 		
0x370E	0x2101    MOVS	R1, #1
0x3710	0x201F    MOVS	R0, #31
0x3712	0xF7FFFE63  BL	_SPI_Ethernet_clearBitReg+0
0x3716	0x2102    MOVS	R1, #2
0x3718	0x201F    MOVS	R0, #31
0x371A	0xF7FFFE5F  BL	_SPI_Ethernet_clearBitReg+0
;__Lib_EthEnc28j60.c, 312 :: 		
0x371E	0x2100    MOVS	R1, #0
0x3720	0x2008    MOVS	R0, #8
0x3722	0xF7FFFE83  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 313 :: 		
0x3726	0xF64111AD  MOVW	R1, #6573
0x372A	0x200A    MOVS	R0, #10
0x372C	0xF7FFFE7E  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 314 :: 		
0x3730	0xF64111AD  MOVW	R1, #6573
0x3734	0x200C    MOVS	R0, #12
0x3736	0xF7FFFE79  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 317 :: 		
0x373A	0x2100    MOVS	R1, #0
0x373C	0x2000    MOVS	R0, #0
0x373E	0xF7FFFE75  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 320 :: 		
0x3742	0xF64111AE  MOVW	R1, #6574
0x3746	0x2004    MOVS	R0, #4
0x3748	0xF7FFFE70  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 329 :: 		
0x374C	0x2101    MOVS	R1, #1
0x374E	0x201F    MOVS	R0, #31
0x3750	0xF7FFFE44  BL	_SPI_Ethernet_clearBitReg+0
0x3754	0x2102    MOVS	R1, #2
0x3756	0x201F    MOVS	R0, #31
0x3758	0xF7FFFD60  BL	_SPI_Ethernet_setBitReg+0
;__Lib_EthEnc28j60.c, 338 :: 		
0x375C	0xF89D000C  LDRB	R0, [SP, #12]
0x3760	0xF7FFFD84  BL	_SPI_Ethernet_Init2+0
;__Lib_EthEnc28j60.c, 339 :: 		
L_end_SPI_Ethernet_Init:
0x3764	0xF8DDE000  LDR	LR, [SP, #0]
0x3768	0xB004    ADD	SP, SP, #16
0x376A	0x4770    BX	LR
0x376C	0x00140008  	#524308
0x3770	0x029C4242  	SPI_Ethernet_Rst+0
0x3774	0x02A04242  	SPI_Ethernet_CS+0
0x3778	0x00842000  	_SPI_Rd_Ptr+0
0x377C	0x00982000  	_SPI_Ethernet_macAddr+0
0x3780	0x008E2000  	_SPI_Ethernet_ipAddr+0
; end of _SPI_Ethernet_Init
_ADC1_Get_Sample:
;__Lib_ADC_123_32F20x_16ch.c, 180 :: 		
; channel start address is: 0 (R0)
0x2B60	0xB081    SUB	SP, SP, #4
0x2B62	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
;__Lib_ADC_123_32F20x_16ch.c, 181 :: 		
0x2B66	0xB281    UXTH	R1, R0
; channel end address is: 0 (R0)
0x2B68	0x4803    LDR	R0, [PC, #12]
0x2B6A	0xF7FFFEDB  BL	__Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample+0
;__Lib_ADC_123_32F20x_16ch.c, 188 :: 		
L_end_ADC1_Get_Sample:
0x2B6E	0xF8DDE000  LDR	LR, [SP, #0]
0x2B72	0xB001    ADD	SP, SP, #4
0x2B74	0x4770    BX	LR
0x2B76	0xBF00    NOP
0x2B78	0x20004001  	ADC1_SR+0
; end of _ADC1_Get_Sample
__Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample:
;__Lib_ADC_123_32F20x_16ch.c, 167 :: 		
; channel start address is: 4 (R1)
; base start address is: 0 (R0)
0x2924	0xB081    SUB	SP, SP, #4
0x2926	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; channel start address is: 4 (R1)
;__Lib_ADC_123_32F20x_16ch.c, 168 :: 		
0x292A	0xF2000434  ADDW	R4, R0, #52
0x292E	0x090A    LSRS	R2, R1, #4
0x2930	0xB292    UXTH	R2, R2
0x2932	0xB293    UXTH	R3, R2
0x2934	0x6822    LDR	R2, [R4, #0]
0x2936	0xF3631204  BFI	R2, R3, #4, #1
0x293A	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 169 :: 		
0x293C	0xF2000434  ADDW	R4, R0, #52
0x2940	0x08CA    LSRS	R2, R1, #3
0x2942	0xB292    UXTH	R2, R2
0x2944	0xB293    UXTH	R3, R2
0x2946	0x6822    LDR	R2, [R4, #0]
0x2948	0xF36302C3  BFI	R2, R3, #3, #1
0x294C	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 170 :: 		
0x294E	0xF2000434  ADDW	R4, R0, #52
0x2952	0x088A    LSRS	R2, R1, #2
0x2954	0xB292    UXTH	R2, R2
0x2956	0xB293    UXTH	R3, R2
0x2958	0x6822    LDR	R2, [R4, #0]
0x295A	0xF3630282  BFI	R2, R3, #2, #1
0x295E	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 171 :: 		
0x2960	0xF2000434  ADDW	R4, R0, #52
0x2964	0x084A    LSRS	R2, R1, #1
0x2966	0xB292    UXTH	R2, R2
0x2968	0xB293    UXTH	R3, R2
0x296A	0x6822    LDR	R2, [R4, #0]
0x296C	0xF3630241  BFI	R2, R3, #1, #1
0x2970	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 172 :: 		
0x2972	0xF2000434  ADDW	R4, R0, #52
0x2976	0xB28B    UXTH	R3, R1
; channel end address is: 4 (R1)
0x2978	0x6822    LDR	R2, [R4, #0]
0x297A	0xF3630200  BFI	R2, R3, #0, #1
0x297E	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 173 :: 		
0x2980	0xF2000408  ADDW	R4, R0, #8
0x2984	0x2301    MOVS	R3, #1
0x2986	0x6822    LDR	R2, [R4, #0]
0x2988	0xF363729E  BFI	R2, R3, #30, #1
0x298C	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 174 :: 		
0x298E	0xF7FEFFD7  BL	_Delay_1us+0
; base end address is: 0 (R0)
;__Lib_ADC_123_32F20x_16ch.c, 175 :: 		
L___Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample22:
; base start address is: 0 (R0)
0x2992	0x6803    LDR	R3, [R0, #0]
0x2994	0xF3C30240  UBFX	R2, R3, #1, #1
0x2998	0xB902    CBNZ	R2, L___Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample23
0x299A	0xE7FA    B	L___Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample22
L___Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample23:
;__Lib_ADC_123_32F20x_16ch.c, 176 :: 		
0x299C	0xF200024C  ADDW	R2, R0, #76
; base end address is: 0 (R0)
0x29A0	0x6812    LDR	R2, [R2, #0]
0x29A2	0xB290    UXTH	R0, R2
;__Lib_ADC_123_32F20x_16ch.c, 177 :: 		
L_end_ADCx_Get_Sample:
0x29A4	0xF8DDE000  LDR	LR, [SP, #0]
0x29A8	0xB001    ADD	SP, SP, #4
0x29AA	0x4770    BX	LR
; end of __Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample
_Delay_1us:
;__Lib_Delays.c, 13 :: 		void Delay_1us() {
;__Lib_Delays.c, 14 :: 		Delay_us(1);
0x1940	0xF2400730  MOVW	R7, #48
0x1944	0xF2C00700  MOVT	R7, #0
L_Delay_1us0:
0x1948	0x1E7F    SUBS	R7, R7, #1
0x194A	0xD1FD    BNE	L_Delay_1us0
0x194C	0xBF00    NOP
0x194E	0xBF00    NOP
0x1950	0xBF00    NOP
0x1952	0xBF00    NOP
0x1954	0xBF00    NOP
;__Lib_Delays.c, 15 :: 		}
L_end_Delay_1us:
0x1956	0x4770    BX	LR
; end of _Delay_1us
_ADC2_Get_Sample:
;__Lib_ADC_123_32F20x_16ch.c, 262 :: 		
; channel start address is: 0 (R0)
0x34E0	0xB081    SUB	SP, SP, #4
0x34E2	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
;__Lib_ADC_123_32F20x_16ch.c, 263 :: 		
0x34E6	0xB281    UXTH	R1, R0
; channel end address is: 0 (R0)
0x34E8	0x4803    LDR	R0, [PC, #12]
0x34EA	0xF7FFFA1B  BL	__Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample+0
;__Lib_ADC_123_32F20x_16ch.c, 270 :: 		
L_end_ADC2_Get_Sample:
0x34EE	0xF8DDE000  LDR	LR, [SP, #0]
0x34F2	0xB001    ADD	SP, SP, #4
0x34F4	0x4770    BX	LR
0x34F6	0xBF00    NOP
0x34F8	0x21004001  	ADC2_SR+0
; end of _ADC2_Get_Sample
_ADC3_Get_Sample:
;__Lib_ADC_123_32F20x_16ch.c, 345 :: 		
; channel start address is: 0 (R0)
0x348C	0xB081    SUB	SP, SP, #4
0x348E	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
;__Lib_ADC_123_32F20x_16ch.c, 346 :: 		
0x3492	0xB281    UXTH	R1, R0
; channel end address is: 0 (R0)
0x3494	0x4803    LDR	R0, [PC, #12]
0x3496	0xF7FFFA45  BL	__Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample+0
;__Lib_ADC_123_32F20x_16ch.c, 353 :: 		
L_end_ADC3_Get_Sample:
0x349A	0xF8DDE000  LDR	LR, [SP, #0]
0x349E	0xB001    ADD	SP, SP, #4
0x34A0	0x4770    BX	LR
0x34A2	0xBF00    NOP
0x34A4	0x22004001  	ADC3_SR+0
; end of _ADC3_Get_Sample
_SPI1_Read:
;__Lib_SPI_123.c, 74 :: 		
; data_out start address is: 0 (R0)
0x34A8	0xB081    SUB	SP, SP, #4
0x34AA	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 75 :: 		
0x34AE	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x34B0	0x4803    LDR	R0, [PC, #12]
0x34B2	0xF7FFF8D5  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 76 :: 		
L_end_SPI1_Read:
0x34B6	0xF8DDE000  LDR	LR, [SP, #0]
0x34BA	0xB001    ADD	SP, SP, #4
0x34BC	0x4770    BX	LR
0x34BE	0xBF00    NOP
0x34C0	0x30004001  	SPI1_CR1+0
; end of _SPI1_Read
__Lib_SPI_123_SPIx_Read:
;__Lib_SPI_123.c, 67 :: 		
; data_out start address is: 4 (R1)
; base start address is: 0 (R0)
0x2660	0xB081    SUB	SP, SP, #4
; data_out end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; data_out start address is: 4 (R1)
;__Lib_SPI_123.c, 68 :: 		
0x2662	0xF200020C  ADDW	R2, R0, #12
0x2666	0x6011    STR	R1, [R2, #0]
; data_out end address is: 4 (R1)
; base end address is: 0 (R0)
;__Lib_SPI_123.c, 69 :: 		
L___Lib_SPI_123_SPIx_Read0:
; base start address is: 0 (R0)
0x2668	0xF2000208  ADDW	R2, R0, #8
0x266C	0x6813    LDR	R3, [R2, #0]
0x266E	0xF3C30200  UBFX	R2, R3, #0, #1
0x2672	0xB902    CBNZ	R2, L___Lib_SPI_123_SPIx_Read1
;__Lib_SPI_123.c, 70 :: 		
0x2674	0xE7F8    B	L___Lib_SPI_123_SPIx_Read0
L___Lib_SPI_123_SPIx_Read1:
;__Lib_SPI_123.c, 71 :: 		
0x2676	0xF200020C  ADDW	R2, R0, #12
; base end address is: 0 (R0)
0x267A	0x6812    LDR	R2, [R2, #0]
0x267C	0xB290    UXTH	R0, R2
;__Lib_SPI_123.c, 72 :: 		
L_end_SPIx_Read:
0x267E	0xB001    ADD	SP, SP, #4
0x2680	0x4770    BX	LR
; end of __Lib_SPI_123_SPIx_Read
_SPI2_Read:
;__Lib_SPI_123.c, 99 :: 		
; data_out start address is: 0 (R0)
0x34C4	0xB081    SUB	SP, SP, #4
0x34C6	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 100 :: 		
0x34CA	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x34CC	0x4803    LDR	R0, [PC, #12]
0x34CE	0xF7FFF8C7  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 101 :: 		
L_end_SPI2_Read:
0x34D2	0xF8DDE000  LDR	LR, [SP, #0]
0x34D6	0xB001    ADD	SP, SP, #4
0x34D8	0x4770    BX	LR
0x34DA	0xBF00    NOP
0x34DC	0x38004000  	SPI2_CR1+0
; end of _SPI2_Read
_SPI3_Read:
;__Lib_SPI_123.c, 125 :: 		
; data_out start address is: 0 (R0)
0x31DC	0xB081    SUB	SP, SP, #4
0x31DE	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 126 :: 		
0x31E2	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x31E4	0x4803    LDR	R0, [PC, #12]
0x31E6	0xF7FFFA3B  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 127 :: 		
L_end_SPI3_Read:
0x31EA	0xF8DDE000  LDR	LR, [SP, #0]
0x31EE	0xB001    ADD	SP, SP, #4
0x31F0	0x4770    BX	LR
0x31F2	0xBF00    NOP
0x31F4	0x3C004000  	SPI3_CR1+0
; end of _SPI3_Read
_SPI_Ethernet_delay:
;__Lib_EthEnc28j60.c, 2966 :: 		
0x31F8	0xB081    SUB	SP, SP, #4
0x31FA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_EthEnc28j60.c, 2970 :: 		
; i start address is: 4 (R1)
0x31FE	0x2100    MOVS	R1, #0
; i end address is: 4 (R1)
L_SPI_Ethernet_delay267:
; i start address is: 4 (R1)
0x3200	0x29C8    CMP	R1, #200
0x3202	0xD206    BCS	L_SPI_Ethernet_delay268
;__Lib_EthEnc28j60.c, 2972 :: 		
0x3204	0xF7FFFA20  BL	_Delay_500us+0
;__Lib_EthEnc28j60.c, 2973 :: 		
0x3208	0xF7FFFA1E  BL	_Delay_500us+0
;__Lib_EthEnc28j60.c, 2970 :: 		
0x320C	0x1C49    ADDS	R1, R1, #1
0x320E	0xB289    UXTH	R1, R1
;__Lib_EthEnc28j60.c, 2974 :: 		
; i end address is: 4 (R1)
0x3210	0xE7F6    B	L_SPI_Ethernet_delay267
L_SPI_Ethernet_delay268:
;__Lib_EthEnc28j60.c, 2975 :: 		
L_end_SPI_Ethernet_delay:
0x3212	0xF8DDE000  LDR	LR, [SP, #0]
0x3216	0xB001    ADD	SP, SP, #4
0x3218	0x4770    BX	LR
; end of _SPI_Ethernet_delay
_Delay_500us:
;__Lib_Delays.c, 33 :: 		void Delay_500us() {
;__Lib_Delays.c, 34 :: 		Delay_us(498);
0x2648	0xF2461742  MOVW	R7, #24898
0x264C	0xF2C00700  MOVT	R7, #0
L_Delay_500us10:
0x2650	0x1E7F    SUBS	R7, R7, #1
0x2652	0xD1FD    BNE	L_Delay_500us10
0x2654	0xBF00    NOP
0x2656	0xBF00    NOP
0x2658	0xBF00    NOP
0x265A	0xBF00    NOP
0x265C	0xBF00    NOP
;__Lib_Delays.c, 35 :: 		}
L_end_Delay_500us:
0x265E	0x4770    BX	LR
; end of _Delay_500us
_memcpy:
;__Lib_CString.c, 44 :: 		
; n start address is: 8 (R2)
; s1 start address is: 4 (R1)
; d1 start address is: 0 (R0)
0x31B8	0xB081    SUB	SP, SP, #4
0x31BA	0x460B    MOV	R3, R1
0x31BC	0x4601    MOV	R1, R0
; n end address is: 8 (R2)
; s1 end address is: 4 (R1)
; d1 end address is: 0 (R0)
; d1 start address is: 4 (R1)
; s1 start address is: 12 (R3)
; n start address is: 8 (R2)
;__Lib_CString.c, 48 :: 		
; ss start address is: 0 (R0)
0x31BE	0x4618    MOV	R0, R3
; s1 end address is: 12 (R3)
;__Lib_CString.c, 49 :: 		
; dd start address is: 20 (R5)
0x31C0	0x460D    MOV	R5, R1
; d1 end address is: 4 (R1)
; dd end address is: 20 (R5)
; ss end address is: 0 (R0)
;__Lib_CString.c, 50 :: 		
L_memcpy7:
; dd start address is: 20 (R5)
; ss start address is: 0 (R0)
; n start address is: 8 (R2)
; d1 start address is: 4 (R1)
0x31C2	0xB214    SXTH	R4, R2
0x31C4	0x1E53    SUBS	R3, R2, #1
0x31C6	0xB21A    SXTH	R2, R3
; n end address is: 8 (R2)
0x31C8	0xB124    CBZ	R4, L_memcpy8
; n end address is: 8 (R2)
;__Lib_CString.c, 51 :: 		
; n start address is: 8 (R2)
0x31CA	0x7803    LDRB	R3, [R0, #0]
0x31CC	0x702B    STRB	R3, [R5, #0]
0x31CE	0x1C6D    ADDS	R5, R5, #1
0x31D0	0x1C40    ADDS	R0, R0, #1
; n end address is: 8 (R2)
; dd end address is: 20 (R5)
; ss end address is: 0 (R0)
0x31D2	0xE7F6    B	L_memcpy7
L_memcpy8:
;__Lib_CString.c, 53 :: 		
0x31D4	0x4608    MOV	R0, R1
; d1 end address is: 4 (R1)
;__Lib_CString.c, 54 :: 		
L_end_memcpy:
0x31D6	0xB001    ADD	SP, SP, #4
0x31D8	0x4770    BX	LR
; end of _memcpy
_SPI_Ethernet_clearBitReg:
;__Lib_EthEnc28j60.c, 2867 :: 		
; mask start address is: 4 (R1)
; addr start address is: 0 (R0)
0x33DC	0xB082    SUB	SP, SP, #8
0x33DE	0xF8CDE000  STR	LR, [SP, #0]
0x33E2	0xF88D1004  STRB	R1, [SP, #4]
0x33E6	0xB2C1    UXTB	R1, R0
; mask end address is: 4 (R1)
; addr end address is: 0 (R0)
; addr start address is: 4 (R1)
; mask start address is: 0 (R0)
;__Lib_EthEnc28j60.c, 2869 :: 		
0x33E8	0x2300    MOVS	R3, #0
0x33EA	0xB25B    SXTB	R3, R3
0x33EC	0x4A0D    LDR	R2, [PC, #52]
0x33EE	0x6013    STR	R3, [R2, #0]
;__Lib_EthEnc28j60.c, 2870 :: 		
0x33F0	0xF04104A0  ORR	R4, R1, #160
0x33F4	0xB2E4    UXTB	R4, R4
; addr end address is: 4 (R1)
0x33F6	0xB2E0    UXTB	R0, R4
0x33F8	0x4C0B    LDR	R4, [PC, #44]
0x33FA	0x6824    LDR	R4, [R4, #0]
0x33FC	0x47A0    BLX	R4
0x33FE	0xF89D0004  LDRB	R0, [SP, #4]
;__Lib_EthEnc28j60.c, 2871 :: 		
; mask end address is: 0 (R0)
0x3402	0x4C09    LDR	R4, [PC, #36]
0x3404	0x6824    LDR	R4, [R4, #0]
0x3406	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 2872 :: 		
0x3408	0xF7FEFA9A  BL	_Delay_1us+0
0x340C	0xF7FEFA98  BL	_Delay_1us+0
0x3410	0xF7FEFA96  BL	_Delay_1us+0
0x3414	0x2301    MOVS	R3, #1
0x3416	0xB25B    SXTB	R3, R3
0x3418	0x4A02    LDR	R2, [PC, #8]
0x341A	0x6013    STR	R3, [R2, #0]
;__Lib_EthEnc28j60.c, 2873 :: 		
L_end_SPI_Ethernet_clearBitReg:
0x341C	0xF8DDE000  LDR	LR, [SP, #0]
0x3420	0xB002    ADD	SP, SP, #8
0x3422	0x4770    BX	LR
0x3424	0x02A04242  	SPI_Ethernet_CS+0
0x3428	0x00842000  	_SPI_Rd_Ptr+0
; end of _SPI_Ethernet_clearBitReg
_SPI_Ethernet_writeAddr:
;__Lib_EthEnc28j60.c, 2886 :: 		
; addr start address is: 0 (R0)
0x342C	0xB082    SUB	SP, SP, #8
0x342E	0xF8CDE000  STR	LR, [SP, #0]
0x3432	0xF8AD1004  STRH	R1, [SP, #4]
; addr end address is: 0 (R0)
; addr start address is: 0 (R0)
;__Lib_EthEnc28j60.c, 2888 :: 		
0x3436	0x2300    MOVS	R3, #0
0x3438	0xB25B    SXTB	R3, R3
0x343A	0x4A12    LDR	R2, [PC, #72]
0x343C	0x6013    STR	R3, [R2, #0]
;__Lib_EthEnc28j60.c, 2889 :: 		
0x343E	0xF0400440  ORR	R4, R0, #64
0x3442	0xB2E4    UXTB	R4, R4
; addr end address is: 0 (R0)
0x3444	0xB2E0    UXTB	R0, R4
0x3446	0x4C10    LDR	R4, [PC, #64]
0x3448	0x6824    LDR	R4, [R4, #0]
0x344A	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 2890 :: 		
0x344C	0xF8BD0004  LDRH	R0, [SP, #4]
0x3450	0x4C0D    LDR	R4, [PC, #52]
0x3452	0x6824    LDR	R4, [R4, #0]
0x3454	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 2891 :: 		
0x3456	0xAA01    ADD	R2, SP, #4
0x3458	0x1C52    ADDS	R2, R2, #1
0x345A	0x7812    LDRB	R2, [R2, #0]
0x345C	0xB2D4    UXTB	R4, R2
0x345E	0xB2A0    UXTH	R0, R4
0x3460	0x4C09    LDR	R4, [PC, #36]
0x3462	0x6824    LDR	R4, [R4, #0]
0x3464	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 2892 :: 		
0x3466	0xF7FEFA6B  BL	_Delay_1us+0
0x346A	0xF7FEFA69  BL	_Delay_1us+0
0x346E	0xF7FEFA67  BL	_Delay_1us+0
0x3472	0x2301    MOVS	R3, #1
0x3474	0xB25B    SXTB	R3, R3
0x3476	0x4A03    LDR	R2, [PC, #12]
0x3478	0x6013    STR	R3, [R2, #0]
;__Lib_EthEnc28j60.c, 2893 :: 		
L_end_SPI_Ethernet_writeAddr:
0x347A	0xF8DDE000  LDR	LR, [SP, #0]
0x347E	0xB002    ADD	SP, SP, #8
0x3480	0x4770    BX	LR
0x3482	0xBF00    NOP
0x3484	0x02A04242  	SPI_Ethernet_CS+0
0x3488	0x00842000  	_SPI_Rd_Ptr+0
; end of _SPI_Ethernet_writeAddr
_SPI_Ethernet_setBitReg:
;__Lib_EthEnc28j60.c, 2848 :: 		
; mask start address is: 4 (R1)
; addr start address is: 0 (R0)
0x321C	0xB082    SUB	SP, SP, #8
0x321E	0xF8CDE000  STR	LR, [SP, #0]
0x3222	0xF88D1004  STRB	R1, [SP, #4]
0x3226	0xB2C1    UXTB	R1, R0
; mask end address is: 4 (R1)
; addr end address is: 0 (R0)
; addr start address is: 4 (R1)
; mask start address is: 0 (R0)
;__Lib_EthEnc28j60.c, 2850 :: 		
0x3228	0x2300    MOVS	R3, #0
0x322A	0xB25B    SXTB	R3, R3
0x322C	0x4A0D    LDR	R2, [PC, #52]
0x322E	0x6013    STR	R3, [R2, #0]
;__Lib_EthEnc28j60.c, 2851 :: 		
0x3230	0xF0410480  ORR	R4, R1, #128
0x3234	0xB2E4    UXTB	R4, R4
; addr end address is: 4 (R1)
0x3236	0xB2E0    UXTB	R0, R4
0x3238	0x4C0B    LDR	R4, [PC, #44]
0x323A	0x6824    LDR	R4, [R4, #0]
0x323C	0x47A0    BLX	R4
0x323E	0xF89D0004  LDRB	R0, [SP, #4]
;__Lib_EthEnc28j60.c, 2852 :: 		
; mask end address is: 0 (R0)
0x3242	0x4C09    LDR	R4, [PC, #36]
0x3244	0x6824    LDR	R4, [R4, #0]
0x3246	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 2853 :: 		
0x3248	0xF7FEFB7A  BL	_Delay_1us+0
0x324C	0xF7FEFB78  BL	_Delay_1us+0
0x3250	0xF7FEFB76  BL	_Delay_1us+0
0x3254	0x2301    MOVS	R3, #1
0x3256	0xB25B    SXTB	R3, R3
0x3258	0x4A02    LDR	R2, [PC, #8]
0x325A	0x6013    STR	R3, [R2, #0]
;__Lib_EthEnc28j60.c, 2854 :: 		
L_end_SPI_Ethernet_setBitReg:
0x325C	0xF8DDE000  LDR	LR, [SP, #0]
0x3260	0xB002    ADD	SP, SP, #8
0x3262	0x4770    BX	LR
0x3264	0x02A04242  	SPI_Ethernet_CS+0
0x3268	0x00842000  	_SPI_Rd_Ptr+0
; end of _SPI_Ethernet_setBitReg
_SPI_Ethernet_Init2:
;__Lib_EthEnc28j60.c, 341 :: 		
0x326C	0xB083    SUB	SP, SP, #12
0x326E	0xF8CDE000  STR	LR, [SP, #0]
0x3272	0xF88D0008  STRB	R0, [SP, #8]
;__Lib_EthEnc28j60.c, 350 :: 		
0x3276	0xF89D1008  LDRB	R1, [SP, #8]
0x327A	0xB111    CBZ	R1, L_SPI_Ethernet_Init23
; ?FLOC___SPI_Ethernet_Init2?T16 start address is: 0 (R0)
0x327C	0x200D    MOVS	R0, #13
0x327E	0xB240    SXTB	R0, R0
; ?FLOC___SPI_Ethernet_Init2?T16 end address is: 0 (R0)
0x3280	0xE001    B	L_SPI_Ethernet_Init24
L_SPI_Ethernet_Init23:
; ?FLOC___SPI_Ethernet_Init2?T16 start address is: 0 (R0)
0x3282	0x2005    MOVS	R0, #5
0x3284	0xB240    SXTB	R0, R0
; ?FLOC___SPI_Ethernet_Init2?T16 end address is: 0 (R0)
L_SPI_Ethernet_Init24:
; ?FLOC___SPI_Ethernet_Init2?T16 start address is: 0 (R0)
0x3286	0xB2C1    UXTB	R1, R0
; ?FLOC___SPI_Ethernet_Init2?T16 end address is: 0 (R0)
0x3288	0x2000    MOVS	R0, #0
0x328A	0xF7FFFA1D  BL	_SPI_Ethernet_writeReg+0
;__Lib_EthEnc28j60.c, 357 :: 		
0x328E	0xF89D1008  LDRB	R1, [SP, #8]
0x3292	0xB111    CBZ	R1, L_SPI_Ethernet_Init25
; ?FLOC___SPI_Ethernet_Init2?T17 start address is: 0 (R0)
0x3294	0x2031    MOVS	R0, #49
0x3296	0xB240    SXTB	R0, R0
; ?FLOC___SPI_Ethernet_Init2?T17 end address is: 0 (R0)
0x3298	0xE001    B	L_SPI_Ethernet_Init26
L_SPI_Ethernet_Init25:
; ?FLOC___SPI_Ethernet_Init2?T17 start address is: 0 (R0)
0x329A	0x2030    MOVS	R0, #48
0x329C	0xB240    SXTB	R0, R0
; ?FLOC___SPI_Ethernet_Init2?T17 end address is: 0 (R0)
L_SPI_Ethernet_Init26:
; ?FLOC___SPI_Ethernet_Init2?T17 start address is: 0 (R0)
0x329E	0xB2C1    UXTB	R1, R0
; ?FLOC___SPI_Ethernet_Init2?T17 end address is: 0 (R0)
0x32A0	0x2002    MOVS	R0, #2
0x32A2	0xF7FFFA11  BL	_SPI_Ethernet_writeReg+0
;__Lib_EthEnc28j60.c, 366 :: 		
0x32A6	0xF24051EE  MOVW	R1, #1518
0x32AA	0x200A    MOVS	R0, #10
0x32AC	0xF000F8BE  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 371 :: 		
0x32B0	0xF89D1008  LDRB	R1, [SP, #8]
0x32B4	0xB111    CBZ	R1, L_SPI_Ethernet_Init27
; ?FLOC___SPI_Ethernet_Init2?T18 start address is: 0 (R0)
0x32B6	0x2015    MOVS	R0, #21
0x32B8	0xB240    SXTB	R0, R0
; ?FLOC___SPI_Ethernet_Init2?T18 end address is: 0 (R0)
0x32BA	0xE001    B	L_SPI_Ethernet_Init28
L_SPI_Ethernet_Init27:
; ?FLOC___SPI_Ethernet_Init2?T18 start address is: 0 (R0)
0x32BC	0x2012    MOVS	R0, #18
0x32BE	0xB240    SXTB	R0, R0
; ?FLOC___SPI_Ethernet_Init2?T18 end address is: 0 (R0)
L_SPI_Ethernet_Init28:
; ?FLOC___SPI_Ethernet_Init2?T18 start address is: 0 (R0)
0x32C0	0xB2C1    UXTB	R1, R0
; ?FLOC___SPI_Ethernet_Init2?T18 end address is: 0 (R0)
0x32C2	0x2004    MOVS	R0, #4
0x32C4	0xF7FFFA00  BL	_SPI_Ethernet_writeReg+0
;__Lib_EthEnc28j60.c, 376 :: 		
0x32C8	0x2112    MOVS	R1, #18
0x32CA	0x2006    MOVS	R0, #6
0x32CC	0xF7FFF9FC  BL	_SPI_Ethernet_writeReg+0
;__Lib_EthEnc28j60.c, 381 :: 		
0x32D0	0xF89D1008  LDRB	R1, [SP, #8]
0x32D4	0xB919    CBNZ	R1, L_SPI_Ethernet_Init29
;__Lib_EthEnc28j60.c, 382 :: 		
0x32D6	0x210C    MOVS	R1, #12
0x32D8	0x2007    MOVS	R0, #7
0x32DA	0xF7FFF9F5  BL	_SPI_Ethernet_writeReg+0
L_SPI_Ethernet_Init29:
;__Lib_EthEnc28j60.c, 397 :: 		
0x32DE	0xF89D1008  LDRB	R1, [SP, #8]
0x32E2	0xB919    CBNZ	R1, L_SPI_Ethernet_Init210
;__Lib_EthEnc28j60.c, 398 :: 		
0x32E4	0x213F    MOVS	R1, #63
0x32E6	0x2009    MOVS	R0, #9
0x32E8	0xF7FFF9EE  BL	_SPI_Ethernet_writeReg+0
L_SPI_Ethernet_Init210:
;__Lib_EthEnc28j60.c, 403 :: 		
0x32EC	0x2101    MOVS	R1, #1
0x32EE	0x201F    MOVS	R0, #31
0x32F0	0xF7FFFF94  BL	_SPI_Ethernet_setBitReg+0
0x32F4	0x2102    MOVS	R1, #2
0x32F6	0x201F    MOVS	R0, #31
0x32F8	0xF7FFFF90  BL	_SPI_Ethernet_setBitReg+0
;__Lib_EthEnc28j60.c, 406 :: 		
0x32FC	0x492F    LDR	R1, [PC, #188]
0x32FE	0x7809    LDRB	R1, [R1, #0]
0x3300	0x2004    MOVS	R0, #4
0x3302	0xF7FFF9E1  BL	_SPI_Ethernet_writeReg+0
;__Lib_EthEnc28j60.c, 407 :: 		
0x3306	0x492E    LDR	R1, [PC, #184]
0x3308	0x7809    LDRB	R1, [R1, #0]
0x330A	0x2005    MOVS	R0, #5
0x330C	0xF7FFF9DC  BL	_SPI_Ethernet_writeReg+0
;__Lib_EthEnc28j60.c, 408 :: 		
0x3310	0x492C    LDR	R1, [PC, #176]
0x3312	0x7809    LDRB	R1, [R1, #0]
0x3314	0x2002    MOVS	R0, #2
0x3316	0xF7FFF9D7  BL	_SPI_Ethernet_writeReg+0
;__Lib_EthEnc28j60.c, 409 :: 		
0x331A	0x492B    LDR	R1, [PC, #172]
0x331C	0x7809    LDRB	R1, [R1, #0]
0x331E	0x2003    MOVS	R0, #3
0x3320	0xF7FFF9D2  BL	_SPI_Ethernet_writeReg+0
;__Lib_EthEnc28j60.c, 410 :: 		
0x3324	0x4929    LDR	R1, [PC, #164]
0x3326	0x7809    LDRB	R1, [R1, #0]
0x3328	0x2000    MOVS	R0, #0
0x332A	0xF7FFF9CD  BL	_SPI_Ethernet_writeReg+0
;__Lib_EthEnc28j60.c, 411 :: 		
0x332E	0x4928    LDR	R1, [PC, #160]
0x3330	0x7809    LDRB	R1, [R1, #0]
0x3332	0x2001    MOVS	R0, #1
0x3334	0xF7FFF9C8  BL	_SPI_Ethernet_writeReg+0
;__Lib_EthEnc28j60.c, 417 :: 		
0x3338	0x2100    MOVS	R1, #0
0x333A	0x2015    MOVS	R0, #21
0x333C	0xF7FFF9C4  BL	_SPI_Ethernet_writeReg+0
;__Lib_EthEnc28j60.c, 425 :: 		
0x3340	0x2012    MOVS	R0, #18
0x3342	0xF7FFF99F  BL	_SPI_Ethernet_readReg+0
0x3346	0x4923    LDR	R1, [PC, #140]
0x3348	0x8008    STRH	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 431 :: 		
0x334A	0xF10D0206  ADD	R2, SP, #6
0x334E	0xA901    ADD	R1, SP, #4
0x3350	0x2000    MOVS	R0, #0
0x3352	0xF7FFFB87  BL	_SPI_Ethernet_readPHY+0
;__Lib_EthEnc28j60.c, 432 :: 		
0x3356	0xF8BD1004  LDRH	R1, [SP, #4]
0x335A	0xF00102FE  AND	R2, R1, #254
0x335E	0xB292    UXTH	R2, R2
0x3360	0xF89D1008  LDRB	R1, [SP, #8]
0x3364	0xB111    CBZ	R1, L_SPI_Ethernet_Init211
; ?FLOC___SPI_Ethernet_Init2?T36 start address is: 0 (R0)
0x3366	0x2001    MOVS	R0, #1
0x3368	0xB240    SXTB	R0, R0
; ?FLOC___SPI_Ethernet_Init2?T36 end address is: 0 (R0)
0x336A	0xE001    B	L_SPI_Ethernet_Init212
L_SPI_Ethernet_Init211:
; ?FLOC___SPI_Ethernet_Init2?T36 start address is: 0 (R0)
0x336C	0x2000    MOVS	R0, #0
0x336E	0xB240    SXTB	R0, R0
; ?FLOC___SPI_Ethernet_Init2?T36 end address is: 0 (R0)
L_SPI_Ethernet_Init212:
; ?FLOC___SPI_Ethernet_Init2?T36 start address is: 0 (R0)
0x3370	0xEA420100  ORR	R1, R2, R0, LSL #0
; ?FLOC___SPI_Ethernet_Init2?T36 end address is: 0 (R0)
0x3374	0xF8BD2006  LDRH	R2, [SP, #6]
0x3378	0xB2C9    UXTB	R1, R1
0x337A	0x2000    MOVS	R0, #0
0x337C	0xF7FFFB48  BL	_SPI_Ethernet_writePHY+0
;__Lib_EthEnc28j60.c, 435 :: 		
0x3380	0x2200    MOVS	R2, #0
0x3382	0x2101    MOVS	R1, #1
0x3384	0x2010    MOVS	R0, #16
0x3386	0xF7FFFB43  BL	_SPI_Ethernet_writePHY+0
;__Lib_EthEnc28j60.c, 445 :: 		
0x338A	0x2104    MOVS	R1, #4
0x338C	0x201F    MOVS	R0, #31
0x338E	0xF7FFFF45  BL	_SPI_Ethernet_setBitReg+0
;__Lib_EthEnc28j60.c, 446 :: 		
0x3392	0xF7FFFF31  BL	_SPI_Ethernet_delay+0
;__Lib_EthEnc28j60.c, 450 :: 		
0x3396	0x223C    MOVS	R2, #60
0x3398	0xB212    SXTH	R2, R2
0x339A	0x2100    MOVS	R1, #0
0x339C	0x480E    LDR	R0, [PC, #56]
0x339E	0xF7FFFB27  BL	_memset+0
;__Lib_EthEnc28j60.c, 453 :: 		
0x33A2	0x2101    MOVS	R1, #1
0x33A4	0x201F    MOVS	R0, #31
0x33A6	0xF000F819  BL	_SPI_Ethernet_clearBitReg+0
0x33AA	0x2102    MOVS	R1, #2
0x33AC	0x201F    MOVS	R0, #31
0x33AE	0xF000F815  BL	_SPI_Ethernet_clearBitReg+0
;__Lib_EthEnc28j60.c, 454 :: 		
L_end_SPI_Ethernet_Init2:
0x33B2	0xF8DDE000  LDR	LR, [SP, #0]
0x33B6	0xB003    ADD	SP, SP, #12
0x33B8	0x4770    BX	LR
0x33BA	0xBF00    NOP
0x33BC	0x00982000  	_SPI_Ethernet_macAddr+0
0x33C0	0x00992000  	_SPI_Ethernet_macAddr+1
0x33C4	0x009A2000  	_SPI_Ethernet_macAddr+2
0x33C8	0x009B2000  	_SPI_Ethernet_macAddr+3
0x33CC	0x009C2000  	_SPI_Ethernet_macAddr+4
0x33D0	0x009D2000  	_SPI_Ethernet_macAddr+5
0x33D4	0x00962000  	__Lib_EthEnc28j60_enc_hwRev+0
0x33D8	0x00A42000  	_SPI_Ethernet_arpCache+0
; end of _SPI_Ethernet_Init2
_SPI_Ethernet_writeReg:
;__Lib_EthEnc28j60.c, 2829 :: 		
; v start address is: 4 (R1)
; addr start address is: 0 (R0)
0x26C8	0xB082    SUB	SP, SP, #8
0x26CA	0xF8CDE000  STR	LR, [SP, #0]
0x26CE	0xF88D1004  STRB	R1, [SP, #4]
0x26D2	0xB2C1    UXTB	R1, R0
; v end address is: 4 (R1)
; addr end address is: 0 (R0)
; addr start address is: 4 (R1)
; v start address is: 0 (R0)
;__Lib_EthEnc28j60.c, 2831 :: 		
0x26D4	0x2300    MOVS	R3, #0
0x26D6	0xB25B    SXTB	R3, R3
0x26D8	0x4A0D    LDR	R2, [PC, #52]
0x26DA	0x6013    STR	R3, [R2, #0]
;__Lib_EthEnc28j60.c, 2832 :: 		
0x26DC	0xF0410440  ORR	R4, R1, #64
0x26E0	0xB2E4    UXTB	R4, R4
; addr end address is: 4 (R1)
0x26E2	0xB2E0    UXTB	R0, R4
0x26E4	0x4C0B    LDR	R4, [PC, #44]
0x26E6	0x6824    LDR	R4, [R4, #0]
0x26E8	0x47A0    BLX	R4
0x26EA	0xF89D0004  LDRB	R0, [SP, #4]
;__Lib_EthEnc28j60.c, 2833 :: 		
; v end address is: 0 (R0)
0x26EE	0x4C09    LDR	R4, [PC, #36]
0x26F0	0x6824    LDR	R4, [R4, #0]
0x26F2	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 2834 :: 		
0x26F4	0xF7FFF924  BL	_Delay_1us+0
0x26F8	0xF7FFF922  BL	_Delay_1us+0
0x26FC	0xF7FFF920  BL	_Delay_1us+0
0x2700	0x2301    MOVS	R3, #1
0x2702	0xB25B    SXTB	R3, R3
0x2704	0x4A02    LDR	R2, [PC, #8]
0x2706	0x6013    STR	R3, [R2, #0]
;__Lib_EthEnc28j60.c, 2835 :: 		
L_end_SPI_Ethernet_writeReg:
0x2708	0xF8DDE000  LDR	LR, [SP, #0]
0x270C	0xB002    ADD	SP, SP, #8
0x270E	0x4770    BX	LR
0x2710	0x02A04242  	SPI_Ethernet_CS+0
0x2714	0x00842000  	_SPI_Rd_Ptr+0
; end of _SPI_Ethernet_writeReg
_SPI_Ethernet_readReg:
;__Lib_EthEnc28j60.c, 2807 :: 		
; addr start address is: 0 (R0)
0x2684	0xB081    SUB	SP, SP, #4
0x2686	0xF8CDE000  STR	LR, [SP, #0]
; addr end address is: 0 (R0)
; addr start address is: 0 (R0)
;__Lib_EthEnc28j60.c, 2811 :: 		
0x268A	0x2200    MOVS	R2, #0
0x268C	0xB252    SXTB	R2, R2
0x268E	0x490C    LDR	R1, [PC, #48]
0x2690	0x600A    STR	R2, [R1, #0]
;__Lib_EthEnc28j60.c, 2812 :: 		
; addr end address is: 0 (R0)
0x2692	0x4C0C    LDR	R4, [PC, #48]
0x2694	0x6824    LDR	R4, [R4, #0]
0x2696	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 2813 :: 		
0x2698	0x2000    MOVS	R0, #0
0x269A	0x4C0A    LDR	R4, [PC, #40]
0x269C	0x6824    LDR	R4, [R4, #0]
0x269E	0x47A0    BLX	R4
; v start address is: 0 (R0)
0x26A0	0xB2C0    UXTB	R0, R0
;__Lib_EthEnc28j60.c, 2814 :: 		
0x26A2	0xF7FFF94D  BL	_Delay_1us+0
0x26A6	0xF7FFF94B  BL	_Delay_1us+0
0x26AA	0xF7FFF949  BL	_Delay_1us+0
0x26AE	0x2201    MOVS	R2, #1
0x26B0	0xB252    SXTB	R2, R2
0x26B2	0x4903    LDR	R1, [PC, #12]
0x26B4	0x600A    STR	R2, [R1, #0]
;__Lib_EthEnc28j60.c, 2815 :: 		
; v end address is: 0 (R0)
;__Lib_EthEnc28j60.c, 2816 :: 		
L_end_SPI_Ethernet_readReg:
0x26B6	0xF8DDE000  LDR	LR, [SP, #0]
0x26BA	0xB001    ADD	SP, SP, #4
0x26BC	0x4770    BX	LR
0x26BE	0xBF00    NOP
0x26C0	0x02A04242  	SPI_Ethernet_CS+0
0x26C4	0x00842000  	_SPI_Rd_Ptr+0
; end of _SPI_Ethernet_readReg
_SPI_Ethernet_readPHY:
;__Lib_EthEnc28j60.c, 2947 :: 		
0x2A64	0xB084    SUB	SP, SP, #16
0x2A66	0xF8CDE000  STR	LR, [SP, #0]
0x2A6A	0xF88D0004  STRB	R0, [SP, #4]
0x2A6E	0x9102    STR	R1, [SP, #8]
0x2A70	0x9203    STR	R2, [SP, #12]
;__Lib_EthEnc28j60.c, 2949 :: 		
0x2A72	0x2101    MOVS	R1, #1
0x2A74	0x201F    MOVS	R0, #31
0x2A76	0xF000FCB1  BL	_SPI_Ethernet_clearBitReg+0
0x2A7A	0x2102    MOVS	R1, #2
0x2A7C	0x201F    MOVS	R0, #31
0x2A7E	0xF000FBCD  BL	_SPI_Ethernet_setBitReg+0
;__Lib_EthEnc28j60.c, 2950 :: 		
0x2A82	0xF89D1004  LDRB	R1, [SP, #4]
0x2A86	0x2014    MOVS	R0, #20
0x2A88	0xF7FFFE1E  BL	_SPI_Ethernet_writeReg+0
;__Lib_EthEnc28j60.c, 2951 :: 		
0x2A8C	0x2101    MOVS	R1, #1
0x2A8E	0x2012    MOVS	R0, #18
0x2A90	0xF000FBC4  BL	_SPI_Ethernet_setBitReg+0
;__Lib_EthEnc28j60.c, 2952 :: 		
0x2A94	0xF000FBB0  BL	_SPI_Ethernet_delay+0
;__Lib_EthEnc28j60.c, 2953 :: 		
0x2A98	0x2101    MOVS	R1, #1
0x2A9A	0x2012    MOVS	R0, #18
0x2A9C	0xF000FC9E  BL	_SPI_Ethernet_clearBitReg+0
;__Lib_EthEnc28j60.c, 2954 :: 		
0x2AA0	0x2018    MOVS	R0, #24
0x2AA2	0xF7FFFDEF  BL	_SPI_Ethernet_readReg+0
0x2AA6	0x9B03    LDR	R3, [SP, #12]
0x2AA8	0x7018    STRB	R0, [R3, #0]
;__Lib_EthEnc28j60.c, 2955 :: 		
0x2AAA	0x2019    MOVS	R0, #25
0x2AAC	0xF7FFFDEA  BL	_SPI_Ethernet_readReg+0
0x2AB0	0x9B02    LDR	R3, [SP, #8]
0x2AB2	0x7018    STRB	R0, [R3, #0]
;__Lib_EthEnc28j60.c, 2956 :: 		
L_end_SPI_Ethernet_readPHY:
0x2AB4	0xF8DDE000  LDR	LR, [SP, #0]
0x2AB8	0xB004    ADD	SP, SP, #16
0x2ABA	0x4770    BX	LR
; end of _SPI_Ethernet_readPHY
_SPI_Ethernet_writePHY:
;__Lib_EthEnc28j60.c, 2925 :: 		
0x2A10	0xB084    SUB	SP, SP, #16
0x2A12	0xF8CDE000  STR	LR, [SP, #0]
0x2A16	0xF88D0004  STRB	R0, [SP, #4]
0x2A1A	0xF88D1008  STRB	R1, [SP, #8]
0x2A1E	0xF88D200C  STRB	R2, [SP, #12]
;__Lib_EthEnc28j60.c, 2927 :: 		
0x2A22	0x2101    MOVS	R1, #1
0x2A24	0x201F    MOVS	R0, #31
0x2A26	0xF000FCD9  BL	_SPI_Ethernet_clearBitReg+0
0x2A2A	0x2102    MOVS	R1, #2
0x2A2C	0x201F    MOVS	R0, #31
0x2A2E	0xF000FBF5  BL	_SPI_Ethernet_setBitReg+0
;__Lib_EthEnc28j60.c, 2928 :: 		
0x2A32	0xF89D1004  LDRB	R1, [SP, #4]
0x2A36	0x2014    MOVS	R0, #20
0x2A38	0xF7FFFE46  BL	_SPI_Ethernet_writeReg+0
;__Lib_EthEnc28j60.c, 2929 :: 		
0x2A3C	0xF000FBDC  BL	_SPI_Ethernet_delay+0
;__Lib_EthEnc28j60.c, 2930 :: 		
0x2A40	0xF89D100C  LDRB	R1, [SP, #12]
0x2A44	0x2016    MOVS	R0, #22
0x2A46	0xF7FFFE3F  BL	_SPI_Ethernet_writeReg+0
;__Lib_EthEnc28j60.c, 2931 :: 		
0x2A4A	0xF000FBD5  BL	_SPI_Ethernet_delay+0
;__Lib_EthEnc28j60.c, 2932 :: 		
0x2A4E	0xF89D1008  LDRB	R1, [SP, #8]
0x2A52	0x2017    MOVS	R0, #23
0x2A54	0xF7FFFE38  BL	_SPI_Ethernet_writeReg+0
;__Lib_EthEnc28j60.c, 2933 :: 		
0x2A58	0xF000FBCE  BL	_SPI_Ethernet_delay+0
;__Lib_EthEnc28j60.c, 2934 :: 		
L_end_SPI_Ethernet_writePHY:
0x2A5C	0xF8DDE000  LDR	LR, [SP, #0]
0x2A60	0xB004    ADD	SP, SP, #16
0x2A62	0x4770    BX	LR
; end of _SPI_Ethernet_writePHY
_memset:
;__Lib_CString.c, 84 :: 		
; n start address is: 8 (R2)
; character start address is: 4 (R1)
; p1 start address is: 0 (R0)
0x29F0	0xB081    SUB	SP, SP, #4
0x29F2	0xB213    SXTH	R3, R2
0x29F4	0x4602    MOV	R2, R0
0x29F6	0xB2C8    UXTB	R0, R1
; n end address is: 8 (R2)
; character end address is: 4 (R1)
; p1 end address is: 0 (R0)
; p1 start address is: 8 (R2)
; character start address is: 0 (R0)
; n start address is: 12 (R3)
;__Lib_CString.c, 87 :: 		
; pp start address is: 4 (R1)
0x29F8	0x4611    MOV	R1, R2
; n end address is: 12 (R3)
; p1 end address is: 8 (R2)
; pp end address is: 4 (R1)
0x29FA	0xB21D    SXTH	R5, R3
;__Lib_CString.c, 88 :: 		
L_memset20:
; pp start address is: 4 (R1)
; n start address is: 20 (R5)
; n start address is: 20 (R5)
; character start address is: 0 (R0)
; character end address is: 0 (R0)
; p1 start address is: 8 (R2)
0x29FC	0xB22C    SXTH	R4, R5
0x29FE	0x1E6B    SUBS	R3, R5, #1
0x2A00	0xB21D    SXTH	R5, R3
; n end address is: 20 (R5)
0x2A02	0xB114    CBZ	R4, L_memset21
; character end address is: 0 (R0)
; n end address is: 20 (R5)
;__Lib_CString.c, 89 :: 		
; n start address is: 20 (R5)
; character start address is: 0 (R0)
0x2A04	0x7008    STRB	R0, [R1, #0]
0x2A06	0x1C49    ADDS	R1, R1, #1
; character end address is: 0 (R0)
; n end address is: 20 (R5)
; pp end address is: 4 (R1)
0x2A08	0xE7F8    B	L_memset20
L_memset21:
;__Lib_CString.c, 90 :: 		
0x2A0A	0x4610    MOV	R0, R2
; p1 end address is: 8 (R2)
;__Lib_CString.c, 91 :: 		
L_end_memset:
0x2A0C	0xB001    ADD	SP, SP, #4
0x2A0E	0x4770    BX	LR
; end of _memset
_ADC:
;ROV.c, 717 :: 		void ADC (){
0x3784	0xB081    SUB	SP, SP, #4
0x3786	0xF8CDE000  STR	LR, [SP, #0]
;ROV.c, 718 :: 		ADC_Set_Input_Channel(_ADC_CHANNEL_3);
0x378A	0xF2400008  MOVW	R0, #8
0x378E	0xF7FFFA6D  BL	_ADC_Set_Input_Channel+0
;ROV.c, 719 :: 		ADC1_Init ();
0x3792	0xF7FFF9A1  BL	_ADC1_Init+0
;ROV.c, 722 :: 		}
L_end_ADC:
0x3796	0xF8DDE000  LDR	LR, [SP, #0]
0x379A	0xB001    ADD	SP, SP, #4
0x379C	0x4770    BX	LR
; end of _ADC
_ADC_Set_Input_Channel:
;__Lib_ADC_123_32F20x_16ch.c, 44 :: 		
; input_mask start address is: 0 (R0)
0x2C6C	0xB081    SUB	SP, SP, #4
0x2C6E	0xF8CDE000  STR	LR, [SP, #0]
0x2C72	0xFA1FFB80  UXTH	R11, R0
; input_mask end address is: 0 (R0)
; input_mask start address is: 44 (R11)
;__Lib_ADC_123_32F20x_16ch.c, 45 :: 		
0x2C76	0xF3CB0100  UBFX	R1, R11, #0, #1
0x2C7A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel0
;__Lib_ADC_123_32F20x_16ch.c, 46 :: 		
0x2C7C	0xF2400101  MOVW	R1, #1
0x2C80	0x4853    LDR	R0, [PC, #332]
0x2C82	0xF7FFF869  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel0:
;__Lib_ADC_123_32F20x_16ch.c, 47 :: 		
0x2C86	0xF3CB0140  UBFX	R1, R11, #1, #1
0x2C8A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel1
;__Lib_ADC_123_32F20x_16ch.c, 48 :: 		
0x2C8C	0xF2400102  MOVW	R1, #2
0x2C90	0x484F    LDR	R0, [PC, #316]
0x2C92	0xF7FFF861  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel1:
;__Lib_ADC_123_32F20x_16ch.c, 49 :: 		
0x2C96	0xF3CB0180  UBFX	R1, R11, #2, #1
0x2C9A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel2
;__Lib_ADC_123_32F20x_16ch.c, 50 :: 		
0x2C9C	0xF2400104  MOVW	R1, #4
0x2CA0	0x484B    LDR	R0, [PC, #300]
0x2CA2	0xF7FFF859  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel2:
;__Lib_ADC_123_32F20x_16ch.c, 51 :: 		
0x2CA6	0xF3CB01C0  UBFX	R1, R11, #3, #1
0x2CAA	0xB121    CBZ	R1, L_ADC_Set_Input_Channel3
;__Lib_ADC_123_32F20x_16ch.c, 52 :: 		
0x2CAC	0xF2400108  MOVW	R1, #8
0x2CB0	0x4847    LDR	R0, [PC, #284]
0x2CB2	0xF7FFF851  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel3:
;__Lib_ADC_123_32F20x_16ch.c, 53 :: 		
0x2CB6	0xF3CB1100  UBFX	R1, R11, #4, #1
0x2CBA	0xB149    CBZ	R1, L_ADC_Set_Input_Channel4
;__Lib_ADC_123_32F20x_16ch.c, 54 :: 		
0x2CBC	0xF2400110  MOVW	R1, #16
0x2CC0	0x4843    LDR	R0, [PC, #268]
0x2CC2	0xF7FFF849  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 55 :: 		
0x2CC6	0xF2400140  MOVW	R1, #64
0x2CCA	0x4842    LDR	R0, [PC, #264]
0x2CCC	0xF7FFF844  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 56 :: 		
L_ADC_Set_Input_Channel4:
;__Lib_ADC_123_32F20x_16ch.c, 57 :: 		
0x2CD0	0xF3CB1140  UBFX	R1, R11, #5, #1
0x2CD4	0xB149    CBZ	R1, L_ADC_Set_Input_Channel5
;__Lib_ADC_123_32F20x_16ch.c, 58 :: 		
0x2CD6	0xF2400120  MOVW	R1, #32
0x2CDA	0x483D    LDR	R0, [PC, #244]
0x2CDC	0xF7FFF83C  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 59 :: 		
0x2CE0	0xF2400180  MOVW	R1, #128
0x2CE4	0x483B    LDR	R0, [PC, #236]
0x2CE6	0xF7FFF837  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 60 :: 		
L_ADC_Set_Input_Channel5:
;__Lib_ADC_123_32F20x_16ch.c, 61 :: 		
0x2CEA	0xF3CB1180  UBFX	R1, R11, #6, #1
0x2CEE	0xB149    CBZ	R1, L_ADC_Set_Input_Channel6
;__Lib_ADC_123_32F20x_16ch.c, 62 :: 		
0x2CF0	0xF2400140  MOVW	R1, #64
0x2CF4	0x4836    LDR	R0, [PC, #216]
0x2CF6	0xF7FFF82F  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 63 :: 		
0x2CFA	0xF2401100  MOVW	R1, #256
0x2CFE	0x4835    LDR	R0, [PC, #212]
0x2D00	0xF7FFF82A  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 64 :: 		
L_ADC_Set_Input_Channel6:
;__Lib_ADC_123_32F20x_16ch.c, 65 :: 		
0x2D04	0xF3CB11C0  UBFX	R1, R11, #7, #1
0x2D08	0xB149    CBZ	R1, L_ADC_Set_Input_Channel7
;__Lib_ADC_123_32F20x_16ch.c, 66 :: 		
0x2D0A	0xF2400180  MOVW	R1, #128
0x2D0E	0x4830    LDR	R0, [PC, #192]
0x2D10	0xF7FFF822  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 67 :: 		
0x2D14	0xF2402100  MOVW	R1, #512
0x2D18	0x482E    LDR	R0, [PC, #184]
0x2D1A	0xF7FFF81D  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 68 :: 		
L_ADC_Set_Input_Channel7:
;__Lib_ADC_123_32F20x_16ch.c, 69 :: 		
0x2D1E	0xF3CB2100  UBFX	R1, R11, #8, #1
0x2D22	0xB149    CBZ	R1, L_ADC_Set_Input_Channel8
;__Lib_ADC_123_32F20x_16ch.c, 70 :: 		
0x2D24	0xF2400101  MOVW	R1, #1
0x2D28	0x482B    LDR	R0, [PC, #172]
0x2D2A	0xF7FFF815  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 71 :: 		
0x2D2E	0xF2404100  MOVW	R1, #1024
0x2D32	0x4828    LDR	R0, [PC, #160]
0x2D34	0xF7FFF810  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 72 :: 		
L_ADC_Set_Input_Channel8:
;__Lib_ADC_123_32F20x_16ch.c, 73 :: 		
0x2D38	0xF3CB2140  UBFX	R1, R11, #9, #1
0x2D3C	0xB149    CBZ	R1, L_ADC_Set_Input_Channel9
;__Lib_ADC_123_32F20x_16ch.c, 74 :: 		
0x2D3E	0xF2400102  MOVW	R1, #2
0x2D42	0x4825    LDR	R0, [PC, #148]
0x2D44	0xF7FFF808  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 75 :: 		
0x2D48	0xF2400108  MOVW	R1, #8
0x2D4C	0x4821    LDR	R0, [PC, #132]
0x2D4E	0xF7FFF803  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 76 :: 		
L_ADC_Set_Input_Channel9:
;__Lib_ADC_123_32F20x_16ch.c, 77 :: 		
0x2D52	0xF3CB2180  UBFX	R1, R11, #10, #1
0x2D56	0xB121    CBZ	R1, L_ADC_Set_Input_Channel10
;__Lib_ADC_123_32F20x_16ch.c, 78 :: 		
0x2D58	0xF2400101  MOVW	R1, #1
0x2D5C	0x481F    LDR	R0, [PC, #124]
0x2D5E	0xF7FEFFFB  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel10:
;__Lib_ADC_123_32F20x_16ch.c, 79 :: 		
0x2D62	0xF3CB21C0  UBFX	R1, R11, #11, #1
0x2D66	0xB121    CBZ	R1, L_ADC_Set_Input_Channel11
;__Lib_ADC_123_32F20x_16ch.c, 80 :: 		
0x2D68	0xF2400102  MOVW	R1, #2
0x2D6C	0x481B    LDR	R0, [PC, #108]
0x2D6E	0xF7FEFFF3  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel11:
;__Lib_ADC_123_32F20x_16ch.c, 81 :: 		
0x2D72	0xF3CB3100  UBFX	R1, R11, #12, #1
0x2D76	0xB121    CBZ	R1, L_ADC_Set_Input_Channel12
;__Lib_ADC_123_32F20x_16ch.c, 82 :: 		
0x2D78	0xF2400104  MOVW	R1, #4
0x2D7C	0x4817    LDR	R0, [PC, #92]
0x2D7E	0xF7FEFFEB  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel12:
;__Lib_ADC_123_32F20x_16ch.c, 83 :: 		
0x2D82	0xF3CB3140  UBFX	R1, R11, #13, #1
0x2D86	0xB121    CBZ	R1, L_ADC_Set_Input_Channel13
;__Lib_ADC_123_32F20x_16ch.c, 84 :: 		
0x2D88	0xF2400108  MOVW	R1, #8
0x2D8C	0x4813    LDR	R0, [PC, #76]
0x2D8E	0xF7FEFFE3  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel13:
;__Lib_ADC_123_32F20x_16ch.c, 85 :: 		
0x2D92	0xF3CB3180  UBFX	R1, R11, #14, #1
0x2D96	0xB149    CBZ	R1, L_ADC_Set_Input_Channel14
;__Lib_ADC_123_32F20x_16ch.c, 86 :: 		
0x2D98	0xF2400110  MOVW	R1, #16
0x2D9C	0x480F    LDR	R0, [PC, #60]
0x2D9E	0xF7FEFFDB  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 87 :: 		
0x2DA2	0xF2400110  MOVW	R1, #16
0x2DA6	0x480B    LDR	R0, [PC, #44]
0x2DA8	0xF7FEFFD6  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 88 :: 		
L_ADC_Set_Input_Channel14:
;__Lib_ADC_123_32F20x_16ch.c, 89 :: 		
0x2DAC	0xF3CB31C0  UBFX	R1, R11, #15, #1
; input_mask end address is: 44 (R11)
0x2DB0	0xB149    CBZ	R1, L_ADC_Set_Input_Channel15
;__Lib_ADC_123_32F20x_16ch.c, 90 :: 		
0x2DB2	0xF2400120  MOVW	R1, #32
0x2DB6	0x4809    LDR	R0, [PC, #36]
0x2DB8	0xF7FEFFCE  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 91 :: 		
0x2DBC	0xF2400120  MOVW	R1, #32
0x2DC0	0x4804    LDR	R0, [PC, #16]
0x2DC2	0xF7FEFFC9  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 92 :: 		
L_ADC_Set_Input_Channel15:
;__Lib_ADC_123_32F20x_16ch.c, 93 :: 		
L_end_ADC_Set_Input_Channel:
0x2DC6	0xF8DDE000  LDR	LR, [SP, #0]
0x2DCA	0xB001    ADD	SP, SP, #4
0x2DCC	0x4770    BX	LR
0x2DCE	0xBF00    NOP
0x2DD0	0x00004002  	GPIOA_BASE+0
0x2DD4	0x14004002  	GPIOF_BASE+0
0x2DD8	0x04004002  	GPIOB_BASE+0
0x2DDC	0x08004002  	GPIOC_BASE+0
; end of _ADC_Set_Input_Channel
_GPIO_Analog_Input:
;__Lib_GPIO_32F4xx.c, 241 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x1D58	0xB081    SUB	SP, SP, #4
0x1D5A	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 242 :: 		
0x1D5E	0xF04F0201  MOV	R2, #1
0x1D62	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x1D64	0xF7FEFAD0  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 243 :: 		
L_end_GPIO_Analog_Input:
0x1D68	0xF8DDE000  LDR	LR, [SP, #0]
0x1D6C	0xB001    ADD	SP, SP, #4
0x1D6E	0x4770    BX	LR
; end of _GPIO_Analog_Input
_ADC1_Init:
;__Lib_ADC_123_32F20x_16ch.c, 190 :: 		
0x2AD8	0xB081    SUB	SP, SP, #4
0x2ADA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_ADC_123_32F20x_16ch.c, 191 :: 		
0x2ADE	0x4907    LDR	R1, [PC, #28]
0x2AE0	0x4807    LDR	R0, [PC, #28]
0x2AE2	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_123_32F20x_16ch.c, 193 :: 		
0x2AE4	0x2101    MOVS	R1, #1
0x2AE6	0xB249    SXTB	R1, R1
0x2AE8	0x4806    LDR	R0, [PC, #24]
0x2AEA	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_123_32F20x_16ch.c, 195 :: 		
0x2AEC	0x4806    LDR	R0, [PC, #24]
0x2AEE	0xF7FEFFF9  BL	__Lib_ADC_123_32F20x_16ch_ADCx_Init+0
;__Lib_ADC_123_32F20x_16ch.c, 228 :: 		
L_end_ADC1_Init:
0x2AF2	0xF8DDE000  LDR	LR, [SP, #0]
0x2AF6	0xB001    ADD	SP, SP, #4
0x2AF8	0x4770    BX	LR
0x2AFA	0xBF00    NOP
0x2AFC	0x2B610000  	_ADC1_Get_Sample+0
0x2B00	0x007C2000  	_ADC_Get_Sample_Ptr+0
0x2B04	0x08A04247  	RCC_APB2ENRbits+0
0x2B08	0x20004001  	ADC1_SR+0
; end of _ADC1_Init
__Lib_ADC_123_32F20x_16ch_ADCx_Init:
;__Lib_ADC_123_32F20x_16ch.c, 95 :: 		
; base start address is: 0 (R0)
0x1AE4	0xB086    SUB	SP, SP, #24
0x1AE6	0xF8CDE000  STR	LR, [SP, #0]
0x1AEA	0x4604    MOV	R4, R0
; base end address is: 0 (R0)
; base start address is: 16 (R4)
;__Lib_ADC_123_32F20x_16ch.c, 103 :: 		
0x1AEC	0xA901    ADD	R1, SP, #4
0x1AEE	0x4608    MOV	R0, R1
0x1AF0	0xF7FFFBB2  BL	_RCC_GetClocksFrequency+0
;__Lib_ADC_123_32F20x_16ch.c, 105 :: 		
0x1AF4	0x9A04    LDR	R2, [SP, #16]
0x1AF6	0x4939    LDR	R1, [PC, #228]
0x1AF8	0x428A    CMP	R2, R1
0x1AFA	0xD906    BLS	L___Lib_ADC_123_32F20x_16ch_ADCx_Init16
;__Lib_ADC_123_32F20x_16ch.c, 107 :: 		
0x1AFC	0x2201    MOVS	R2, #1
0x1AFE	0xB252    SXTB	R2, R2
0x1B00	0x4937    LDR	R1, [PC, #220]
0x1B02	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 108 :: 		
0x1B04	0x4937    LDR	R1, [PC, #220]
0x1B06	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 109 :: 		
0x1B08	0xE01F    B	L___Lib_ADC_123_32F20x_16ch_ADCx_Init17
L___Lib_ADC_123_32F20x_16ch_ADCx_Init16:
0x1B0A	0x9A04    LDR	R2, [SP, #16]
0x1B0C	0x4936    LDR	R1, [PC, #216]
0x1B0E	0x428A    CMP	R2, R1
0x1B10	0xD908    BLS	L___Lib_ADC_123_32F20x_16ch_ADCx_Init18
;__Lib_ADC_123_32F20x_16ch.c, 111 :: 		
0x1B12	0x2200    MOVS	R2, #0
0x1B14	0xB252    SXTB	R2, R2
0x1B16	0x4932    LDR	R1, [PC, #200]
0x1B18	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 112 :: 		
0x1B1A	0x2201    MOVS	R2, #1
0x1B1C	0xB252    SXTB	R2, R2
0x1B1E	0x4931    LDR	R1, [PC, #196]
0x1B20	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 113 :: 		
0x1B22	0xE012    B	L___Lib_ADC_123_32F20x_16ch_ADCx_Init19
L___Lib_ADC_123_32F20x_16ch_ADCx_Init18:
0x1B24	0x9A04    LDR	R2, [SP, #16]
0x1B26	0x4931    LDR	R1, [PC, #196]
0x1B28	0x428A    CMP	R2, R1
0x1B2A	0xD908    BLS	L___Lib_ADC_123_32F20x_16ch_ADCx_Init20
;__Lib_ADC_123_32F20x_16ch.c, 115 :: 		
0x1B2C	0x2201    MOVS	R2, #1
0x1B2E	0xB252    SXTB	R2, R2
0x1B30	0x492B    LDR	R1, [PC, #172]
0x1B32	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 116 :: 		
0x1B34	0x2200    MOVS	R2, #0
0x1B36	0xB252    SXTB	R2, R2
0x1B38	0x492A    LDR	R1, [PC, #168]
0x1B3A	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 117 :: 		
0x1B3C	0xE005    B	L___Lib_ADC_123_32F20x_16ch_ADCx_Init21
L___Lib_ADC_123_32F20x_16ch_ADCx_Init20:
;__Lib_ADC_123_32F20x_16ch.c, 119 :: 		
0x1B3E	0x2200    MOVS	R2, #0
0x1B40	0xB252    SXTB	R2, R2
0x1B42	0x4927    LDR	R1, [PC, #156]
0x1B44	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 120 :: 		
0x1B46	0x4927    LDR	R1, [PC, #156]
0x1B48	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 121 :: 		
L___Lib_ADC_123_32F20x_16ch_ADCx_Init21:
L___Lib_ADC_123_32F20x_16ch_ADCx_Init19:
L___Lib_ADC_123_32F20x_16ch_ADCx_Init17:
;__Lib_ADC_123_32F20x_16ch.c, 124 :: 		
0x1B4A	0x1D23    ADDS	R3, R4, #4
0x1B4C	0x681A    LDR	R2, [R3, #0]
0x1B4E	0x4928    LDR	R1, [PC, #160]
0x1B50	0xEA020101  AND	R1, R2, R1, LSL #0
0x1B54	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 126 :: 		
0x1B56	0xF2040308  ADDW	R3, R4, #8
0x1B5A	0x681A    LDR	R2, [R3, #0]
0x1B5C	0x4925    LDR	R1, [PC, #148]
0x1B5E	0xEA020101  AND	R1, R2, R1, LSL #0
0x1B62	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 134 :: 		
0x1B64	0x1D23    ADDS	R3, R4, #4
0x1B66	0x2200    MOVS	R2, #0
0x1B68	0x6819    LDR	R1, [R3, #0]
0x1B6A	0xF3622108  BFI	R1, R2, #8, #1
0x1B6E	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 137 :: 		
0x1B70	0xF2040308  ADDW	R3, R4, #8
0x1B74	0x2200    MOVS	R2, #0
0x1B76	0x6819    LDR	R1, [R3, #0]
0x1B78	0xF3620141  BFI	R1, R2, #1, #1
0x1B7C	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 139 :: 		
0x1B7E	0xF2040308  ADDW	R3, R4, #8
0x1B82	0x2200    MOVS	R2, #0
0x1B84	0x6819    LDR	R1, [R3, #0]
0x1B86	0xF36221CB  BFI	R1, R2, #11, #1
0x1B8A	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 147 :: 		
0x1B8C	0xF204032C  ADDW	R3, R4, #44
0x1B90	0x2200    MOVS	R2, #0
0x1B92	0x6819    LDR	R1, [R3, #0]
0x1B94	0xF3625114  BFI	R1, R2, #20, #1
0x1B98	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 148 :: 		
0x1B9A	0xF204032C  ADDW	R3, R4, #44
0x1B9E	0x2200    MOVS	R2, #0
0x1BA0	0x6819    LDR	R1, [R3, #0]
0x1BA2	0xF3625155  BFI	R1, R2, #21, #1
0x1BA6	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 149 :: 		
0x1BA8	0xF204032C  ADDW	R3, R4, #44
0x1BAC	0x2200    MOVS	R2, #0
0x1BAE	0x6819    LDR	R1, [R3, #0]
0x1BB0	0xF3625196  BFI	R1, R2, #22, #1
0x1BB4	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 150 :: 		
0x1BB6	0xF204032C  ADDW	R3, R4, #44
0x1BBA	0x2200    MOVS	R2, #0
0x1BBC	0x6819    LDR	R1, [R3, #0]
0x1BBE	0xF36251D7  BFI	R1, R2, #23, #1
0x1BC2	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 154 :: 		
0x1BC4	0xF2040308  ADDW	R3, R4, #8
; base end address is: 16 (R4)
0x1BC8	0x2201    MOVS	R2, #1
0x1BCA	0x6819    LDR	R1, [R3, #0]
0x1BCC	0xF3620100  BFI	R1, R2, #0, #1
0x1BD0	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 165 :: 		
L_end_ADCx_Init:
0x1BD2	0xF8DDE000  LDR	LR, [SP, #0]
0x1BD6	0xB006    ADD	SP, SP, #24
0x1BD8	0x4770    BX	LR
0x1BDA	0xBF00    NOP
0x1BDC	0x95000ABA  	#180000000
0x1BE0	0x60C04224  	ADC_CCR+0
0x1BE4	0x60C44224  	ADC_CCR+0
0x1BE8	0x0E000727  	#120000000
0x1BEC	0x87000393  	#60000000
0x1BF0	0xFEFFFFF0  	#-983297
0x1BF4	0xF7FDFFF1  	#-919555
; end of __Lib_ADC_123_32F20x_16ch_ADCx_Init
_RCC_GetClocksFrequency:
;__Lib_System_4XX.c, 389 :: 		
; RCC_Clocks start address is: 0 (R0)
0x1258	0xB082    SUB	SP, SP, #8
0x125A	0xF8CDE000  STR	LR, [SP, #0]
0x125E	0x4603    MOV	R3, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_4XX.c, 391 :: 		
;__Lib_System_4XX.c, 393 :: 		
0x1260	0x4619    MOV	R1, R3
0x1262	0x9101    STR	R1, [SP, #4]
0x1264	0xF000F990  BL	_Get_Fosc_kHz+0
0x1268	0xF24031E8  MOVW	R1, #1000
0x126C	0xFB00F201  MUL	R2, R0, R1
0x1270	0x9901    LDR	R1, [SP, #4]
0x1272	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 396 :: 		
0x1274	0x4917    LDR	R1, [PC, #92]
0x1276	0x6809    LDR	R1, [R1, #0]
0x1278	0xF00101F0  AND	R1, R1, #240
;__Lib_System_4XX.c, 397 :: 		
0x127C	0x090A    LSRS	R2, R1, #4
;__Lib_System_4XX.c, 398 :: 		
0x127E	0x4916    LDR	R1, [PC, #88]
0x1280	0x1889    ADDS	R1, R1, R2
0x1282	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x1284	0xB2C0    UXTB	R0, R0
;__Lib_System_4XX.c, 400 :: 		
0x1286	0x1D1A    ADDS	R2, R3, #4
0x1288	0x6819    LDR	R1, [R3, #0]
0x128A	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x128C	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 403 :: 		
0x128E	0x4911    LDR	R1, [PC, #68]
0x1290	0x6809    LDR	R1, [R1, #0]
0x1292	0xF40151E0  AND	R1, R1, #7168
;__Lib_System_4XX.c, 404 :: 		
0x1296	0x0A8A    LSRS	R2, R1, #10
;__Lib_System_4XX.c, 405 :: 		
0x1298	0x490F    LDR	R1, [PC, #60]
0x129A	0x1889    ADDS	R1, R1, R2
0x129C	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x129E	0xB2C0    UXTB	R0, R0
;__Lib_System_4XX.c, 407 :: 		
0x12A0	0xF2030208  ADDW	R2, R3, #8
0x12A4	0x1D19    ADDS	R1, R3, #4
0x12A6	0x6809    LDR	R1, [R1, #0]
0x12A8	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x12AA	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 410 :: 		
0x12AC	0x4909    LDR	R1, [PC, #36]
0x12AE	0x6809    LDR	R1, [R1, #0]
0x12B0	0xF4014160  AND	R1, R1, #57344
;__Lib_System_4XX.c, 411 :: 		
0x12B4	0x0B4A    LSRS	R2, R1, #13
;__Lib_System_4XX.c, 412 :: 		
0x12B6	0x4908    LDR	R1, [PC, #32]
0x12B8	0x1889    ADDS	R1, R1, R2
0x12BA	0x7809    LDRB	R1, [R1, #0]
; presc start address is: 0 (R0)
0x12BC	0xB2C8    UXTB	R0, R1
;__Lib_System_4XX.c, 414 :: 		
0x12BE	0xF203020C  ADDW	R2, R3, #12
0x12C2	0x1D19    ADDS	R1, R3, #4
; RCC_Clocks end address is: 12 (R3)
0x12C4	0x6809    LDR	R1, [R1, #0]
0x12C6	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x12C8	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 415 :: 		
L_end_RCC_GetClocksFrequency:
0x12CA	0xF8DDE000  LDR	LR, [SP, #0]
0x12CE	0xB002    ADD	SP, SP, #8
0x12D0	0x4770    BX	LR
0x12D2	0xBF00    NOP
0x12D4	0x38084002  	RCC_CFGR+0
0x12D8	0x003C2000  	__Lib_System_4XX_APBAHBPrescTable+0
; end of _RCC_GetClocksFrequency
_SPI_Ethernet_doPacket:
;__Lib_EthEnc28j60.c, 716 :: 		
0x37A0	0xB082    SUB	SP, SP, #8
0x37A2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_EthEnc28j60.c, 718 :: 		
0x37A6	0xF2400000  MOVW	R0, #0
0x37AA	0xF8AD0004  STRH	R0, [SP, #4]
;__Lib_EthEnc28j60.c, 719 :: 		
0x37AE	0x2101    MOVS	R1, #1
0x37B0	0x201F    MOVS	R0, #31
0x37B2	0xF7FFFD33  BL	_SPI_Ethernet_setBitReg+0
0x37B6	0x2102    MOVS	R1, #2
0x37B8	0x201F    MOVS	R0, #31
0x37BA	0xF7FFFE0F  BL	_SPI_Ethernet_clearBitReg+0
;__Lib_EthEnc28j60.c, 720 :: 		
0x37BE	0x2019    MOVS	R0, #25
0x37C0	0xF7FEFF60  BL	_SPI_Ethernet_readReg+0
0x37C4	0x2800    CMP	R0, #0
0x37C6	0xD903    BLS	L_SPI_Ethernet_doPacket16
;__Lib_EthEnc28j60.c, 722 :: 		
0x37C8	0xF7FFFB0A  BL	_SPI_Ethernet_readPacket+0
0x37CC	0xF8AD0004  STRH	R0, [SP, #4]
;__Lib_EthEnc28j60.c, 723 :: 		
L_SPI_Ethernet_doPacket16:
;__Lib_EthEnc28j60.c, 724 :: 		
0x37D0	0x2101    MOVS	R1, #1
0x37D2	0x201F    MOVS	R0, #31
0x37D4	0xF7FFFE02  BL	_SPI_Ethernet_clearBitReg+0
0x37D8	0x2102    MOVS	R1, #2
0x37DA	0x201F    MOVS	R0, #31
0x37DC	0xF7FFFDFE  BL	_SPI_Ethernet_clearBitReg+0
;__Lib_EthEnc28j60.c, 725 :: 		
0x37E0	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_EthEnc28j60.c, 726 :: 		
L_end_SPI_Ethernet_doPacket:
0x37E4	0xF8DDE000  LDR	LR, [SP, #0]
0x37E8	0xB002    ADD	SP, SP, #8
0x37EA	0x4770    BX	LR
; end of _SPI_Ethernet_doPacket
_SPI_Ethernet_readPacket:
;__Lib_EthEnc28j60.c, 741 :: 		
0x2DE0	0xB08D    SUB	SP, SP, #52
0x2DE2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_EthEnc28j60.c, 743 :: 		
0x2DE6	0xF2400000  MOVW	R0, #0
0x2DEA	0xF8AD0010  STRH	R0, [SP, #16]
;__Lib_EthEnc28j60.c, 750 :: 		
0x2DEE	0x2101    MOVS	R1, #1
0x2DF0	0xB249    SXTB	R1, R1
0x2DF2	0x48D9    LDR	R0, [PC, #868]
0x2DF4	0x6001    STR	R1, [R0, #0]
;__Lib_EthEnc28j60.c, 751 :: 		
0x2DF6	0x2100    MOVS	R1, #0
0x2DF8	0xB249    SXTB	R1, R1
0x2DFA	0x48D8    LDR	R0, [PC, #864]
0x2DFC	0x6001    STR	R1, [R0, #0]
;__Lib_EthEnc28j60.c, 753 :: 		
0x2DFE	0x2101    MOVS	R1, #1
0x2E00	0x201F    MOVS	R0, #31
0x2E02	0xF000FAEB  BL	_SPI_Ethernet_clearBitReg+0
0x2E06	0x2102    MOVS	R1, #2
0x2E08	0x201F    MOVS	R0, #31
0x2E0A	0xF000FAE7  BL	_SPI_Ethernet_clearBitReg+0
;__Lib_EthEnc28j60.c, 755 :: 		
0x2E0E	0x48D4    LDR	R0, [PC, #848]
0x2E10	0x900C    STR	R0, [SP, #48]
0x2E12	0x8800    LDRH	R0, [R0, #0]
0x2E14	0xB281    UXTH	R1, R0
0x2E16	0x2000    MOVS	R0, #0
0x2E18	0xF000FB08  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 757 :: 		
0x2E1C	0x2100    MOVS	R1, #0
0x2E1E	0xB249    SXTB	R1, R1
0x2E20	0x48D0    LDR	R0, [PC, #832]
0x2E22	0x6001    STR	R1, [R0, #0]
;__Lib_EthEnc28j60.c, 758 :: 		
0x2E24	0x203A    MOVS	R0, #58
0x2E26	0x4CD0    LDR	R4, [PC, #832]
0x2E28	0x940B    STR	R4, [SP, #44]
0x2E2A	0x6824    LDR	R4, [R4, #0]
0x2E2C	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 759 :: 		
0x2E2E	0x2000    MOVS	R0, #0
0x2E30	0x4CCD    LDR	R4, [PC, #820]
0x2E32	0x6824    LDR	R4, [R4, #0]
0x2E34	0x47A0    BLX	R4
0x2E36	0x49CA    LDR	R1, [PC, #808]
0x2E38	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 760 :: 		
0x2E3A	0x2000    MOVS	R0, #0
0x2E3C	0x9C0B    LDR	R4, [SP, #44]
0x2E3E	0x6824    LDR	R4, [R4, #0]
0x2E40	0x47A0    BLX	R4
0x2E42	0x49CA    LDR	R1, [PC, #808]
0x2E44	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 761 :: 		
0x2E46	0x2000    MOVS	R0, #0
0x2E48	0x9C0B    LDR	R4, [SP, #44]
0x2E4A	0x6824    LDR	R4, [R4, #0]
0x2E4C	0x47A0    BLX	R4
0x2E4E	0x49C8    LDR	R1, [PC, #800]
0x2E50	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 762 :: 		
0x2E52	0x2000    MOVS	R0, #0
0x2E54	0x9C0B    LDR	R4, [SP, #44]
0x2E56	0x6824    LDR	R4, [R4, #0]
0x2E58	0x47A0    BLX	R4
0x2E5A	0x49C6    LDR	R1, [PC, #792]
0x2E5C	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 763 :: 		
0x2E5E	0xF10D000E  ADD	R0, SP, #14
0x2E62	0x900A    STR	R0, [SP, #40]
0x2E64	0x9009    STR	R0, [SP, #36]
0x2E66	0x2000    MOVS	R0, #0
0x2E68	0x9C0B    LDR	R4, [SP, #44]
0x2E6A	0x6824    LDR	R4, [R4, #0]
0x2E6C	0x47A0    BLX	R4
0x2E6E	0x9909    LDR	R1, [SP, #36]
0x2E70	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 764 :: 		
0x2E72	0x980A    LDR	R0, [SP, #40]
0x2E74	0x1C40    ADDS	R0, R0, #1
0x2E76	0x9009    STR	R0, [SP, #36]
0x2E78	0x2000    MOVS	R0, #0
0x2E7A	0x9C0B    LDR	R4, [SP, #44]
0x2E7C	0x6824    LDR	R4, [R4, #0]
0x2E7E	0x47A0    BLX	R4
0x2E80	0x9909    LDR	R1, [SP, #36]
0x2E82	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 765 :: 		
0x2E84	0xF7FEFD5C  BL	_Delay_1us+0
0x2E88	0xF7FEFD5A  BL	_Delay_1us+0
0x2E8C	0xF7FEFD58  BL	_Delay_1us+0
0x2E90	0x2101    MOVS	R1, #1
0x2E92	0xB249    SXTB	R1, R1
0x2E94	0x48B3    LDR	R0, [PC, #716]
0x2E96	0x6001    STR	R1, [R0, #0]
;__Lib_EthEnc28j60.c, 767 :: 		
0x2E98	0x49B5    LDR	R1, [PC, #724]
0x2E9A	0x8808    LDRH	R0, [R1, #0]
0x2E9C	0x1F00    SUBS	R0, R0, #4
0x2E9E	0x8008    STRH	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 778 :: 		
0x2EA0	0x980C    LDR	R0, [SP, #48]
0x2EA2	0x8801    LDRH	R1, [R0, #0]
0x2EA4	0xF64110AD  MOVW	R0, #6573
0x2EA8	0x4281    CMP	R1, R0
0x2EAA	0xD81B    BHI	L__SPI_Ethernet_readPacket312
0x2EAC	0x48AC    LDR	R0, [PC, #688]
0x2EAE	0x7800    LDRB	R0, [R0, #0]
0x2EB0	0xF0000001  AND	R0, R0, #1
0x2EB4	0xB2C0    UXTB	R0, R0
0x2EB6	0xB9A8    CBNZ	R0, L__SPI_Ethernet_readPacket311
;__Lib_EthEnc28j60.c, 779 :: 		
0x2EB8	0xF10D000E  ADD	R0, SP, #14
0x2EBC	0x1C40    ADDS	R0, R0, #1
0x2EBE	0x7800    LDRB	R0, [R0, #0]
0x2EC0	0xF0000080  AND	R0, R0, #128
0x2EC4	0xB2C0    UXTB	R0, R0
0x2EC6	0xB968    CBNZ	R0, L__SPI_Ethernet_readPacket310
;__Lib_EthEnc28j60.c, 780 :: 		
0x2EC8	0x48A9    LDR	R0, [PC, #676]
0x2ECA	0x8801    LDRH	R1, [R0, #0]
0x2ECC	0xF24050EE  MOVW	R0, #1518
0x2ED0	0x4281    CMP	R1, R0
0x2ED2	0xD807    BHI	L__SPI_Ethernet_readPacket309
;__Lib_EthEnc28j60.c, 781 :: 		
0x2ED4	0xF10D000E  ADD	R0, SP, #14
0x2ED8	0x7800    LDRB	R0, [R0, #0]
0x2EDA	0xF0000080  AND	R0, R0, #128
0x2EDE	0xB2C0    UXTB	R0, R0
0x2EE0	0xB100    CBZ	R0, L__SPI_Ethernet_readPacket308
0x2EE2	0xE001    B	L_SPI_Ethernet_readPacket19
;__Lib_EthEnc28j60.c, 778 :: 		
L__SPI_Ethernet_readPacket312:
L__SPI_Ethernet_readPacket311:
;__Lib_EthEnc28j60.c, 779 :: 		
L__SPI_Ethernet_readPacket310:
;__Lib_EthEnc28j60.c, 780 :: 		
L__SPI_Ethernet_readPacket309:
;__Lib_EthEnc28j60.c, 781 :: 		
L__SPI_Ethernet_readPacket308:
;__Lib_EthEnc28j60.c, 784 :: 		
0x2EE4	0x2001    MOVS	R0, #1
0x2EE6	0xE160    B	L_end_SPI_Ethernet_readPacket
;__Lib_EthEnc28j60.c, 785 :: 		
L_SPI_Ethernet_readPacket19:
;__Lib_EthEnc28j60.c, 788 :: 		
0x2EE8	0xA803    ADD	R0, SP, #12
0x2EEA	0x900A    STR	R0, [SP, #40]
0x2EEC	0x9009    STR	R0, [SP, #36]
0x2EEE	0x2000    MOVS	R0, #0
0x2EF0	0xF7FFFBC8  BL	_SPI_Ethernet_readReg+0
0x2EF4	0x9909    LDR	R1, [SP, #36]
0x2EF6	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 789 :: 		
0x2EF8	0x980A    LDR	R0, [SP, #40]
0x2EFA	0x1C40    ADDS	R0, R0, #1
0x2EFC	0x9009    STR	R0, [SP, #36]
0x2EFE	0x2001    MOVS	R0, #1
0x2F00	0xF7FFFBC0  BL	_SPI_Ethernet_readReg+0
0x2F04	0x9909    LDR	R1, [SP, #36]
0x2F06	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 792 :: 		
0x2F08	0x4899    LDR	R0, [PC, #612]
0x2F0A	0x8801    LDRH	R1, [R0, #0]
0x2F0C	0xF8BD000C  LDRH	R0, [SP, #12]
0x2F10	0x1840    ADDS	R0, R0, R1
0x2F12	0x2301    MOVS	R3, #1
0x2F14	0xF64112AF  MOVW	R2, #6575
0x2F18	0xB281    UXTH	R1, R0
0x2F1A	0xF8BD000C  LDRH	R0, [SP, #12]
0x2F1E	0xF7FEFE8F  BL	_SPI_Ethernet_RAMcopy+0
;__Lib_EthEnc28j60.c, 795 :: 		
0x2F22	0xF10D000E  ADD	R0, SP, #14
0x2F26	0x900A    STR	R0, [SP, #40]
0x2F28	0x1C40    ADDS	R0, R0, #1
0x2F2A	0x9009    STR	R0, [SP, #36]
0x2F2C	0xF64110BB  MOVW	R0, #6587
0x2F30	0xF7FEF930  BL	_SPI_Ethernet_readMem+0
0x2F34	0x9909    LDR	R1, [SP, #36]
0x2F36	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 796 :: 		
0x2F38	0x980A    LDR	R0, [SP, #40]
0x2F3A	0x9009    STR	R0, [SP, #36]
0x2F3C	0xF7FEFE5C  BL	_SPI_Ethernet_getByte+0
0x2F40	0x9909    LDR	R1, [SP, #36]
0x2F42	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 801 :: 		
0x2F44	0xF8BD100E  LDRH	R1, [SP, #14]
0x2F48	0xF6400006  MOVW	R0, #2054
0x2F4C	0x4281    CMP	R1, R0
0x2F4E	0xD10B    BNE	L_SPI_Ethernet_readPacket20
;__Lib_EthEnc28j60.c, 803 :: 		
0x2F50	0x4889    LDR	R0, [PC, #548]
0x2F52	0x2207    MOVS	R2, #7
0x2F54	0x4601    MOV	R1, R0
0x2F56	0xF64110BD  MOVW	R0, #6589
0x2F5A	0xF7FFFA75  BL	_SPI_Ethernet_memcmp+0
0x2F5E	0x2800    CMP	R0, #0
0x2F60	0xD101    BNE	L_SPI_Ethernet_readPacket21
;__Lib_EthEnc28j60.c, 805 :: 		
0x2F62	0xF7FFFAC5  BL	_SPI_Ethernet_doARP+0
;__Lib_EthEnc28j60.c, 806 :: 		
L_SPI_Ethernet_readPacket21:
;__Lib_EthEnc28j60.c, 807 :: 		
0x2F66	0xE0EC    B	L_SPI_Ethernet_readPacket22
L_SPI_Ethernet_readPacket20:
;__Lib_EthEnc28j60.c, 808 :: 		
0x2F68	0xF8BD000E  LDRH	R0, [SP, #14]
0x2F6C	0xF5B06F00  CMP	R0, #2048
0x2F70	0xF04080E4  BNE	L_SPI_Ethernet_readPacket23
;__Lib_EthEnc28j60.c, 810 :: 		
0x2F74	0x2204    MOVS	R2, #4
0x2F76	0x4981    LDR	R1, [PC, #516]
0x2F78	0xF64110CD  MOVW	R0, #6605
0x2F7C	0xF7FFFA64  BL	_SPI_Ethernet_memcmp+0
0x2F80	0xB918    CBNZ	R0, L_SPI_Ethernet_readPacket24
;__Lib_EthEnc28j60.c, 811 :: 		
0x2F82	0x2101    MOVS	R1, #1
0x2F84	0xB249    SXTB	R1, R1
0x2F86	0x4875    LDR	R0, [PC, #468]
0x2F88	0x6001    STR	R1, [R0, #0]
L_SPI_Ethernet_readPacket24:
;__Lib_EthEnc28j60.c, 813 :: 		
0x2F8A	0x2204    MOVS	R2, #4
0x2F8C	0x497C    LDR	R1, [PC, #496]
0x2F8E	0xF64110CD  MOVW	R0, #6605
0x2F92	0xF7FFFA59  BL	_SPI_Ethernet_memcmp+0
0x2F96	0xB918    CBNZ	R0, L_SPI_Ethernet_readPacket25
;__Lib_EthEnc28j60.c, 814 :: 		
0x2F98	0x2101    MOVS	R1, #1
0x2F9A	0xB249    SXTB	R1, R1
0x2F9C	0x486F    LDR	R0, [PC, #444]
0x2F9E	0x6001    STR	R1, [R0, #0]
L_SPI_Ethernet_readPacket25:
;__Lib_EthEnc28j60.c, 816 :: 		
0x2FA0	0x2204    MOVS	R2, #4
0x2FA2	0x4978    LDR	R1, [PC, #480]
0x2FA4	0xF64110CD  MOVW	R0, #6605
0x2FA8	0xF7FFFA4E  BL	_SPI_Ethernet_memcmp+0
;__Lib_EthEnc28j60.c, 817 :: 		
0x2FAC	0xB130    CBZ	R0, L__SPI_Ethernet_readPacket314
0x2FAE	0x496B    LDR	R1, [PC, #428]
0x2FB0	0x6808    LDR	R0, [R1, #0]
0x2FB2	0xB918    CBNZ	R0, L__SPI_Ethernet_readPacket313
L__SPI_Ethernet_readPacket306:
;__Lib_EthEnc28j60.c, 820 :: 		
0x2FB4	0x2002    MOVS	R0, #2
0x2FB6	0xF8AD0010  STRH	R0, [SP, #16]
;__Lib_EthEnc28j60.c, 821 :: 		
0x2FBA	0xE0BE    B	L_SPI_Ethernet_readPacket29
;__Lib_EthEnc28j60.c, 817 :: 		
L__SPI_Ethernet_readPacket314:
L__SPI_Ethernet_readPacket313:
;__Lib_EthEnc28j60.c, 822 :: 		
0x2FBC	0xF64110BD  MOVW	R0, #6589
0x2FC0	0xF7FEF8E8  BL	_SPI_Ethernet_readMem+0
0x2FC4	0xF00000F0  AND	R0, R0, #240
0x2FC8	0xB2C0    UXTB	R0, R0
0x2FCA	0x2840    CMP	R0, #64
0x2FCC	0xD003    BEQ	L_SPI_Ethernet_readPacket30
;__Lib_EthEnc28j60.c, 825 :: 		
0x2FCE	0x2003    MOVS	R0, #3
0x2FD0	0xF8AD0010  STRH	R0, [SP, #16]
;__Lib_EthEnc28j60.c, 826 :: 		
0x2FD4	0xE0B1    B	L_SPI_Ethernet_readPacket31
L_SPI_Ethernet_readPacket30:
;__Lib_EthEnc28j60.c, 832 :: 		
0x2FD6	0xF64110BD  MOVW	R0, #6589
0x2FDA	0xF7FEF8DB  BL	_SPI_Ethernet_readMem+0
0x2FDE	0xF8AD000A  STRH	R0, [SP, #10]
;__Lib_EthEnc28j60.c, 833 :: 		
0x2FE2	0xF8BD000A  LDRH	R0, [SP, #10]
0x2FE6	0xF000000F  AND	R0, R0, #15
0x2FEA	0xB280    UXTH	R0, R0
;__Lib_EthEnc28j60.c, 834 :: 		
0x2FEC	0x0080    LSLS	R0, R0, #2
0x2FEE	0xF8AD000A  STRH	R0, [SP, #10]
;__Lib_EthEnc28j60.c, 837 :: 		
0x2FF2	0xF64110C3  MOVW	R0, #6595
0x2FF6	0xF7FEF8CD  BL	_SPI_Ethernet_readMem+0
0x2FFA	0xF00000BF  AND	R0, R0, #191
0x2FFE	0xB2C0    UXTB	R0, R0
0x3000	0x2800    CMP	R0, #0
0x3002	0xF040809A  BNE	L__SPI_Ethernet_readPacket318
0x3006	0xF64110C4  MOVW	R0, #6596
0x300A	0xF7FEF8C3  BL	_SPI_Ethernet_readMem+0
0x300E	0x2800    CMP	R0, #0
0x3010	0xF0408093  BNE	L__SPI_Ethernet_readPacket317
L__SPI_Ethernet_readPacket305:
;__Lib_EthEnc28j60.c, 842 :: 		
0x3014	0xF8BD100A  LDRH	R1, [SP, #10]
0x3018	0xF64110BD  MOVW	R0, #6589
0x301C	0x1840    ADDS	R0, R0, R1
0x301E	0xF8AD0008  STRH	R0, [SP, #8]
;__Lib_EthEnc28j60.c, 844 :: 		
0x3022	0xF64110C6  MOVW	R0, #6598
0x3026	0xF7FEF8B5  BL	_SPI_Ethernet_readMem+0
; proto start address is: 0 (R0)
;__Lib_EthEnc28j60.c, 846 :: 		
0x302A	0x2801    CMP	R0, #1
0x302C	0xD15E    BNE	L_SPI_Ethernet_readPacket35
; proto end address is: 0 (R0)
;__Lib_EthEnc28j60.c, 848 :: 		
0x302E	0xF8BD0008  LDRH	R0, [SP, #8]
0x3032	0xF7FEF8AF  BL	_SPI_Ethernet_readMem+0
0x3036	0x2808    CMP	R0, #8
0x3038	0xD157    BNE	L__SPI_Ethernet_readPacket316
0x303A	0xF8BD0008  LDRH	R0, [SP, #8]
0x303E	0x1C40    ADDS	R0, R0, #1
0x3040	0xF7FEF8A8  BL	_SPI_Ethernet_readMem+0
0x3044	0x2800    CMP	R0, #0
0x3046	0xD150    BNE	L__SPI_Ethernet_readPacket315
L__SPI_Ethernet_readPacket304:
;__Lib_EthEnc28j60.c, 850 :: 		
0x3048	0x2100    MOVS	R1, #0
0x304A	0xF8BD0008  LDRH	R0, [SP, #8]
0x304E	0xF7FEFA5B  BL	_SPI_Ethernet_writeMem+0
;__Lib_EthEnc28j60.c, 853 :: 		
0x3052	0xF7FEFA81  BL	_SPI_Ethernet_MACswap+0
;__Lib_EthEnc28j60.c, 854 :: 		
0x3056	0xF7FFFADD  BL	_SPI_Ethernet_IPswap+0
;__Lib_EthEnc28j60.c, 857 :: 		
0x305A	0x2200    MOVS	R2, #0
0x305C	0x2100    MOVS	R1, #0
0x305E	0xF64110C7  MOVW	R0, #6599
0x3062	0xF7FFF9E1  BL	_SPI_Ethernet_writeMemory+0
;__Lib_EthEnc28j60.c, 858 :: 		
0x3066	0xF8BD100A  LDRH	R1, [SP, #10]
0x306A	0xF64110BD  MOVW	R0, #6589
0x306E	0xF7FEFE7F  BL	_SPI_Ethernet_checksum+0
;__Lib_EthEnc28j60.c, 859 :: 		
0x3072	0x2016    MOVS	R0, #22
0x3074	0xF7FFFB06  BL	_SPI_Ethernet_readReg+0
0x3078	0xF88D0024  STRB	R0, [SP, #36]
0x307C	0x2017    MOVS	R0, #23
0x307E	0xF7FFFB01  BL	_SPI_Ethernet_readReg+0
0x3082	0xF89D1024  LDRB	R1, [SP, #36]
0x3086	0xB2CA    UXTB	R2, R1
0x3088	0xB2C1    UXTB	R1, R0
0x308A	0xF64110C7  MOVW	R0, #6599
0x308E	0xF7FFF9CB  BL	_SPI_Ethernet_writeMemory+0
;__Lib_EthEnc28j60.c, 862 :: 		
0x3092	0xF8BD0008  LDRH	R0, [SP, #8]
0x3096	0x1C80    ADDS	R0, R0, #2
0x3098	0x2200    MOVS	R2, #0
0x309A	0x2100    MOVS	R1, #0
0x309C	0xF7FFF9C4  BL	_SPI_Ethernet_writeMemory+0
;__Lib_EthEnc28j60.c, 863 :: 		
0x30A0	0xF8BD100A  LDRH	R1, [SP, #10]
0x30A4	0x4832    LDR	R0, [PC, #200]
0x30A6	0x8800    LDRH	R0, [R0, #0]
0x30A8	0x1A40    SUB	R0, R0, R1
0x30AA	0xB280    UXTH	R0, R0
0x30AC	0x380E    SUBS	R0, #14
0x30AE	0xB281    UXTH	R1, R0
0x30B0	0xF8BD0008  LDRH	R0, [SP, #8]
0x30B4	0xF7FEFE5C  BL	_SPI_Ethernet_checksum+0
;__Lib_EthEnc28j60.c, 864 :: 		
0x30B8	0x2016    MOVS	R0, #22
0x30BA	0xF7FFFAE3  BL	_SPI_Ethernet_readReg+0
0x30BE	0xF88D0024  STRB	R0, [SP, #36]
0x30C2	0x2017    MOVS	R0, #23
0x30C4	0xF7FFFADE  BL	_SPI_Ethernet_readReg+0
0x30C8	0xF8BD1008  LDRH	R1, [SP, #8]
0x30CC	0x1C8A    ADDS	R2, R1, #2
0x30CE	0xF89D1024  LDRB	R1, [SP, #36]
0x30D2	0xF88D0004  STRB	R0, [SP, #4]
0x30D6	0xB290    UXTH	R0, R2
0x30D8	0xB2CA    UXTB	R2, R1
0x30DA	0xF89D1004  LDRB	R1, [SP, #4]
0x30DE	0xF7FFF9A3  BL	_SPI_Ethernet_writeMemory+0
;__Lib_EthEnc28j60.c, 866 :: 		
0x30E2	0x4823    LDR	R0, [PC, #140]
0x30E4	0x8800    LDRH	R0, [R0, #0]
0x30E6	0xF7FEF941  BL	_SPI_Ethernet_TXpacket+0
;__Lib_EthEnc28j60.c, 848 :: 		
L__SPI_Ethernet_readPacket316:
L__SPI_Ethernet_readPacket315:
;__Lib_EthEnc28j60.c, 868 :: 		
0x30EA	0xE026    B	L_SPI_Ethernet_readPacket39
L_SPI_Ethernet_readPacket35:
;__Lib_EthEnc28j60.c, 869 :: 		
; proto start address is: 0 (R0)
0x30EC	0x2811    CMP	R0, #17
0x30EE	0xD108    BNE	L_SPI_Ethernet_readPacket40
; proto end address is: 0 (R0)
;__Lib_EthEnc28j60.c, 871 :: 		
0x30F0	0xF8BD2008  LDRH	R2, [SP, #8]
0x30F4	0xF8BD100A  LDRH	R1, [SP, #10]
0x30F8	0xF8BD000C  LDRH	R0, [SP, #12]
0x30FC	0xF7FEFE5A  BL	_SPI_Ethernet_doUDP+0
;__Lib_EthEnc28j60.c, 872 :: 		
0x3100	0xE01B    B	L_SPI_Ethernet_readPacket41
L_SPI_Ethernet_readPacket40:
;__Lib_EthEnc28j60.c, 873 :: 		
; proto start address is: 0 (R0)
0x3102	0x2806    CMP	R0, #6
0x3104	0xD119    BNE	L_SPI_Ethernet_readPacket42
; proto end address is: 0 (R0)
;__Lib_EthEnc28j60.c, 875 :: 		
0x3106	0xF8BD000C  LDRH	R0, [SP, #12]
0x310A	0x3010    ADDS	R0, #16
0x310C	0xF7FEF842  BL	_SPI_Ethernet_readMem+0
0x3110	0x0200    LSLS	R0, R0, #8
0x3112	0xF8AD0024  STRH	R0, [SP, #36]
0x3116	0xF7FEFD6F  BL	_SPI_Ethernet_getByte+0
0x311A	0xF9BD1024  LDRSH	R1, [SP, #36]
0x311E	0x1808    ADDS	R0, R1, R0
0x3120	0xB200    SXTH	R0, R0
0x3122	0xF200010E  ADDW	R1, R0, #14
0x3126	0x4812    LDR	R0, [PC, #72]
0x3128	0x8001    STRH	R1, [R0, #0]
;__Lib_EthEnc28j60.c, 876 :: 		
0x312A	0xF8BD2008  LDRH	R2, [SP, #8]
0x312E	0xF8BD100A  LDRH	R1, [SP, #10]
0x3132	0xF8BD000C  LDRH	R0, [SP, #12]
0x3136	0xF7FEFECF  BL	_SPI_Ethernet_doTCP+0
;__Lib_EthEnc28j60.c, 877 :: 		
L_SPI_Ethernet_readPacket42:
L_SPI_Ethernet_readPacket41:
L_SPI_Ethernet_readPacket39:
;__Lib_EthEnc28j60.c, 837 :: 		
L__SPI_Ethernet_readPacket318:
L__SPI_Ethernet_readPacket317:
;__Lib_EthEnc28j60.c, 879 :: 		
L_SPI_Ethernet_readPacket31:
L_SPI_Ethernet_readPacket29:
;__Lib_EthEnc28j60.c, 880 :: 		
0x313A	0xE002    B	L_SPI_Ethernet_readPacket43
L_SPI_Ethernet_readPacket23:
;__Lib_EthEnc28j60.c, 882 :: 		
0x313C	0x2004    MOVS	R0, #4
0x313E	0xF8AD0010  STRH	R0, [SP, #16]
L_SPI_Ethernet_readPacket43:
L_SPI_Ethernet_readPacket22:
;__Lib_EthEnc28j60.c, 885 :: 		
0x3142	0x2140    MOVS	R1, #64
0x3144	0x201E    MOVS	R0, #30
0x3146	0xF000F869  BL	_SPI_Ethernet_setBitReg+0
;__Lib_EthEnc28j60.c, 897 :: 		
0x314A	0x4805    LDR	R0, [PC, #20]
0x314C	0x8800    LDRH	R0, [R0, #0]
0x314E	0x1E41    SUBS	R1, R0, #1
0x3150	0xB289    UXTH	R1, R1
0x3152	0xF64110AD  MOVW	R0, #6573
0x3156	0xE017    B	#46
0x3158	0x06E02200  	__Lib_EthEnc28j60_flags+0
0x315C	0x06E42200  	__Lib_EthEnc28j60_flags+0
0x3160	0x004C2000  	SPI_Ethernet_readPacket_nextPtr_L0+0
0x3164	0x02A04242  	SPI_Ethernet_CS+0
0x3168	0x00842000  	_SPI_Rd_Ptr+0
0x316C	0x004D2000  	SPI_Ethernet_readPacket_nextPtr_L0+1
0x3170	0x00882000  	_SPI_Ethernet_pktLen+0
0x3174	0x00892000  	_SPI_Ethernet_pktLen+1
0x3178	0x00222000  	?lstr1___Lib_EthEnc28j60+0
0x317C	0x008A2000  	_SPI_Ethernet_subNetBroadCast+0
0x3180	0x002A2000  	_SPI_Ethernet_ff+0
0x3184	0x008E2000  	_SPI_Ethernet_ipAddr+0
0x3188	0x4281    CMP	R1, R0
0x318A	0xD905    BLS	L_SPI_Ethernet_readPacket44
;__Lib_EthEnc28j60.c, 899 :: 		
0x318C	0xF64111AD  MOVW	R1, #6573
0x3190	0x200C    MOVS	R0, #12
0x3192	0xF000F94B  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 900 :: 		
0x3196	0xE006    B	L_SPI_Ethernet_readPacket45
L_SPI_Ethernet_readPacket44:
;__Lib_EthEnc28j60.c, 903 :: 		
0x3198	0x4806    LDR	R0, [PC, #24]
0x319A	0x8800    LDRH	R0, [R0, #0]
0x319C	0x1E40    SUBS	R0, R0, #1
0x319E	0xB281    UXTH	R1, R0
0x31A0	0x200C    MOVS	R0, #12
0x31A2	0xF000F943  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 904 :: 		
L_SPI_Ethernet_readPacket45:
;__Lib_EthEnc28j60.c, 906 :: 		
0x31A6	0xF8BD0010  LDRH	R0, [SP, #16]
;__Lib_EthEnc28j60.c, 907 :: 		
L_end_SPI_Ethernet_readPacket:
0x31AA	0xF8DDE000  LDR	LR, [SP, #0]
0x31AE	0xB00D    ADD	SP, SP, #52
0x31B0	0x4770    BX	LR
0x31B2	0xBF00    NOP
0x31B4	0x004C2000  	SPI_Ethernet_readPacket_nextPtr_L0+0
; end of _SPI_Ethernet_readPacket
_SPI_Ethernet_RAMcopy:
;__Lib_EthEnc28j60.c, 2321 :: 		
; w start address is: 12 (R3)
0x1C40	0xB086    SUB	SP, SP, #24
0x1C42	0xF8CDE000  STR	LR, [SP, #0]
0x1C46	0xF8AD000C  STRH	R0, [SP, #12]
0x1C4A	0xB2D8    UXTB	R0, R3
0x1C4C	0xF8AD1010  STRH	R1, [SP, #16]
0x1C50	0xF8AD2014  STRH	R2, [SP, #20]
; w end address is: 12 (R3)
; w start address is: 0 (R0)
;__Lib_EthEnc28j60.c, 2323 :: 		
0x1C54	0xF2400400  MOVW	R4, #0
0x1C58	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_EthEnc28j60.c, 2326 :: 		
0x1C5C	0xF8BD4010  LDRH	R4, [SP, #16]
0x1C60	0x1E64    SUBS	R4, R4, #1
0x1C62	0xF8AD4010  STRH	R4, [SP, #16]
;__Lib_EthEnc28j60.c, 2328 :: 		
0x1C66	0xB188    CBZ	R0, L__SPI_Ethernet_RAMcopy272
; w end address is: 0 (R0)
0x1C68	0xF8BD5010  LDRH	R5, [SP, #16]
0x1C6C	0xF64114AD  MOVW	R4, #6573
0x1C70	0x42A5    CMP	R5, R4
0x1C72	0xD90B    BLS	L__SPI_Ethernet_RAMcopy271
L__SPI_Ethernet_RAMcopy270:
;__Lib_EthEnc28j60.c, 2330 :: 		
0x1C74	0xF8BD4008  LDRH	R4, [SP, #8]
0x1C78	0x1C64    ADDS	R4, R4, #1
0x1C7A	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_EthEnc28j60.c, 2331 :: 		
0x1C7E	0xF8BD5010  LDRH	R5, [SP, #16]
0x1C82	0xF64114AD  MOVW	R4, #6573
0x1C86	0x1B2C    SUB	R4, R5, R4
0x1C88	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_EthEnc28j60.c, 2328 :: 		
L__SPI_Ethernet_RAMcopy272:
L__SPI_Ethernet_RAMcopy271:
;__Lib_EthEnc28j60.c, 2335 :: 		
___SPI_Ethernet_RAMcopy_PART2:
;__Lib_EthEnc28j60.c, 2336 :: 		
0x1C8C	0xF8BD4008  LDRH	R4, [SP, #8]
0x1C90	0xB114    CBZ	R4, L_SPI_Ethernet_RAMcopy215
; ?FLOC___SPI_Ethernet_RAMcopy?T682 start address is: 0 (R0)
0x1C92	0xF64110AD  MOVW	R0, #6573
; ?FLOC___SPI_Ethernet_RAMcopy?T682 end address is: 0 (R0)
0x1C96	0xE001    B	L_SPI_Ethernet_RAMcopy216
L_SPI_Ethernet_RAMcopy215:
; ?FLOC___SPI_Ethernet_RAMcopy?T682 start address is: 0 (R0)
0x1C98	0xF8BD0010  LDRH	R0, [SP, #16]
; ?FLOC___SPI_Ethernet_RAMcopy?T682 end address is: 0 (R0)
L_SPI_Ethernet_RAMcopy216:
; ?FLOC___SPI_Ethernet_RAMcopy?T682 start address is: 0 (R0)
0x1C9C	0xF8BD400C  LDRH	R4, [SP, #12]
0x1CA0	0x4284    CMP	R4, R0
0x1CA2	0xD109    BNE	L_SPI_Ethernet_RAMcopy217
; ?FLOC___SPI_Ethernet_RAMcopy?T682 end address is: 0 (R0)
;__Lib_EthEnc28j60.c, 2338 :: 		
0x1CA4	0xF8BD000C  LDRH	R0, [SP, #12]
0x1CA8	0xF7FFFA74  BL	_SPI_Ethernet_readMem+0
0x1CAC	0xB2C1    UXTB	R1, R0
0x1CAE	0xF8BD0014  LDRH	R0, [SP, #20]
0x1CB2	0xF7FFFC29  BL	_SPI_Ethernet_writeMem+0
;__Lib_EthEnc28j60.c, 2339 :: 		
0x1CB6	0xE02A    B	L_SPI_Ethernet_RAMcopy218
L_SPI_Ethernet_RAMcopy217:
;__Lib_EthEnc28j60.c, 2342 :: 		
0x1CB8	0xF8BD100C  LDRH	R1, [SP, #12]
0x1CBC	0x2010    MOVS	R0, #16
0x1CBE	0xF001FBB5  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 2343 :: 		
0x1CC2	0xF8BD4008  LDRH	R4, [SP, #8]
0x1CC6	0xB124    CBZ	R4, L_SPI_Ethernet_RAMcopy219
0x1CC8	0xF64114AD  MOVW	R4, #6573
0x1CCC	0xF8AD4004  STRH	R4, [SP, #4]
0x1CD0	0xE003    B	L_SPI_Ethernet_RAMcopy220
L_SPI_Ethernet_RAMcopy219:
0x1CD2	0xF8BD4010  LDRH	R4, [SP, #16]
0x1CD6	0xF8AD4004  STRH	R4, [SP, #4]
L_SPI_Ethernet_RAMcopy220:
0x1CDA	0xF8BD1004  LDRH	R1, [SP, #4]
0x1CDE	0x2012    MOVS	R0, #18
0x1CE0	0xF001FBA4  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 2344 :: 		
0x1CE4	0xF8BD1014  LDRH	R1, [SP, #20]
0x1CE8	0x2014    MOVS	R0, #20
0x1CEA	0xF001FB9F  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 2345 :: 		
0x1CEE	0x2110    MOVS	R1, #16
0x1CF0	0x201F    MOVS	R0, #31
0x1CF2	0xF001FB73  BL	_SPI_Ethernet_clearBitReg+0
;__Lib_EthEnc28j60.c, 2346 :: 		
0x1CF6	0x2120    MOVS	R1, #32
0x1CF8	0x201F    MOVS	R0, #31
0x1CFA	0xF001FA8F  BL	_SPI_Ethernet_setBitReg+0
;__Lib_EthEnc28j60.c, 2347 :: 		
L_SPI_Ethernet_RAMcopy221:
0x1CFE	0x201F    MOVS	R0, #31
0x1D00	0xF000FCC0  BL	_SPI_Ethernet_readReg+0
0x1D04	0xF0000420  AND	R4, R0, #32
0x1D08	0xB2E4    UXTB	R4, R4
0x1D0A	0xB104    CBZ	R4, L_SPI_Ethernet_RAMcopy222
;__Lib_EthEnc28j60.c, 2348 :: 		
0x1D0C	0xE7F7    B	L_SPI_Ethernet_RAMcopy221
L_SPI_Ethernet_RAMcopy222:
;__Lib_EthEnc28j60.c, 2349 :: 		
L_SPI_Ethernet_RAMcopy218:
;__Lib_EthEnc28j60.c, 2351 :: 		
0x1D0E	0xF8BD4008  LDRH	R4, [SP, #8]
0x1D12	0xB1E4    CBZ	R4, L_SPI_Ethernet_RAMcopy223
;__Lib_EthEnc28j60.c, 2353 :: 		
0x1D14	0xF8BD500C  LDRH	R5, [SP, #12]
0x1D18	0xF8BD4010  LDRH	R4, [SP, #16]
0x1D1C	0x1B65    SUB	R5, R4, R5
0x1D1E	0xB2AD    UXTH	R5, R5
0x1D20	0xF8BD4006  LDRH	R4, [SP, #6]
0x1D24	0x1B2C    SUB	R4, R5, R4
0x1D26	0xB2A4    UXTH	R4, R4
0x1D28	0x1C65    ADDS	R5, R4, #1
0x1D2A	0xB2AD    UXTH	R5, R5
0x1D2C	0xF8BD4014  LDRH	R4, [SP, #20]
0x1D30	0x1964    ADDS	R4, R4, R5
0x1D32	0xF8AD4014  STRH	R4, [SP, #20]
;__Lib_EthEnc28j60.c, 2358 :: 		
0x1D36	0xF8BD4006  LDRH	R4, [SP, #6]
0x1D3A	0x1E64    SUBS	R4, R4, #1
0x1D3C	0xF8AD4010  STRH	R4, [SP, #16]
;__Lib_EthEnc28j60.c, 2359 :: 		
0x1D40	0x2400    MOVS	R4, #0
0x1D42	0xF8AD400C  STRH	R4, [SP, #12]
;__Lib_EthEnc28j60.c, 2360 :: 		
0x1D46	0x2400    MOVS	R4, #0
0x1D48	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_EthEnc28j60.c, 2361 :: 		
0x1D4C	0xE79E    B	___SPI_Ethernet_RAMcopy_PART2
;__Lib_EthEnc28j60.c, 2362 :: 		
L_SPI_Ethernet_RAMcopy223:
;__Lib_EthEnc28j60.c, 2363 :: 		
L_end_SPI_Ethernet_RAMcopy:
0x1D4E	0xF8DDE000  LDR	LR, [SP, #0]
0x1D52	0xB006    ADD	SP, SP, #24
0x1D54	0x4770    BX	LR
; end of _SPI_Ethernet_RAMcopy
_SPI_Ethernet_readMem:
;__Lib_EthEnc28j60.c, 2783 :: 		
; addr start address is: 0 (R0)
0x1194	0xB081    SUB	SP, SP, #4
0x1196	0xF8CDE000  STR	LR, [SP, #0]
; addr end address is: 0 (R0)
; addr start address is: 0 (R0)
;__Lib_EthEnc28j60.c, 2787 :: 		
0x119A	0xB281    UXTH	R1, R0
; addr end address is: 0 (R0)
0x119C	0x2000    MOVS	R0, #0
0x119E	0xF002F945  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 2789 :: 		
0x11A2	0x2200    MOVS	R2, #0
0x11A4	0xB252    SXTB	R2, R2
0x11A6	0x490C    LDR	R1, [PC, #48]
0x11A8	0x600A    STR	R2, [R1, #0]
;__Lib_EthEnc28j60.c, 2790 :: 		
0x11AA	0x203A    MOVS	R0, #58
0x11AC	0x4C0B    LDR	R4, [PC, #44]
0x11AE	0x6824    LDR	R4, [R4, #0]
0x11B0	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 2791 :: 		
0x11B2	0x2000    MOVS	R0, #0
0x11B4	0x4C09    LDR	R4, [PC, #36]
0x11B6	0x6824    LDR	R4, [R4, #0]
0x11B8	0x47A0    BLX	R4
; v start address is: 0 (R0)
0x11BA	0xB2C0    UXTB	R0, R0
;__Lib_EthEnc28j60.c, 2792 :: 		
0x11BC	0xF000FBC0  BL	_Delay_1us+0
0x11C0	0xF000FBBE  BL	_Delay_1us+0
0x11C4	0xF000FBBC  BL	_Delay_1us+0
0x11C8	0x2201    MOVS	R2, #1
0x11CA	0xB252    SXTB	R2, R2
0x11CC	0x4902    LDR	R1, [PC, #8]
0x11CE	0x600A    STR	R2, [R1, #0]
;__Lib_EthEnc28j60.c, 2794 :: 		
; v end address is: 0 (R0)
;__Lib_EthEnc28j60.c, 2795 :: 		
L_end_SPI_Ethernet_readMem:
0x11D0	0xF8DDE000  LDR	LR, [SP, #0]
0x11D4	0xB001    ADD	SP, SP, #4
0x11D6	0x4770    BX	LR
0x11D8	0x02A04242  	SPI_Ethernet_CS+0
0x11DC	0x00842000  	_SPI_Rd_Ptr+0
; end of _SPI_Ethernet_readMem
_SPI_Ethernet_writeMem:
;__Lib_EthEnc28j60.c, 2643 :: 		
; addr start address is: 0 (R0)
0x1508	0xB082    SUB	SP, SP, #8
0x150A	0xF8CDE000  STR	LR, [SP, #0]
0x150E	0xF88D1004  STRB	R1, [SP, #4]
; addr end address is: 0 (R0)
; addr start address is: 0 (R0)
;__Lib_EthEnc28j60.c, 2645 :: 		
0x1512	0xB281    UXTH	R1, R0
; addr end address is: 0 (R0)
0x1514	0x2002    MOVS	R0, #2
0x1516	0xF001FF89  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 2647 :: 		
0x151A	0x2300    MOVS	R3, #0
0x151C	0xB25B    SXTB	R3, R3
0x151E	0x4A0C    LDR	R2, [PC, #48]
0x1520	0x6013    STR	R3, [R2, #0]
;__Lib_EthEnc28j60.c, 2648 :: 		
0x1522	0x207A    MOVS	R0, #122
0x1524	0x4C0B    LDR	R4, [PC, #44]
0x1526	0x6824    LDR	R4, [R4, #0]
0x1528	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 2649 :: 		
0x152A	0xF89D0004  LDRB	R0, [SP, #4]
0x152E	0x4C09    LDR	R4, [PC, #36]
0x1530	0x6824    LDR	R4, [R4, #0]
0x1532	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 2650 :: 		
0x1534	0xF000FA04  BL	_Delay_1us+0
0x1538	0xF000FA02  BL	_Delay_1us+0
0x153C	0xF000FA00  BL	_Delay_1us+0
0x1540	0x2301    MOVS	R3, #1
0x1542	0xB25B    SXTB	R3, R3
0x1544	0x4A02    LDR	R2, [PC, #8]
0x1546	0x6013    STR	R3, [R2, #0]
;__Lib_EthEnc28j60.c, 2651 :: 		
L_end_SPI_Ethernet_writeMem:
0x1548	0xF8DDE000  LDR	LR, [SP, #0]
0x154C	0xB002    ADD	SP, SP, #8
0x154E	0x4770    BX	LR
0x1550	0x02A04242  	SPI_Ethernet_CS+0
0x1554	0x00842000  	_SPI_Rd_Ptr+0
; end of _SPI_Ethernet_writeMem
_SPI_Ethernet_getByte:
;__Lib_EthEnc28j60.c, 501 :: 		
0x1BF8	0xB081    SUB	SP, SP, #4
0x1BFA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_EthEnc28j60.c, 505 :: 		
0x1BFE	0x2100    MOVS	R1, #0
0x1C00	0xB249    SXTB	R1, R1
0x1C02	0x480D    LDR	R0, [PC, #52]
0x1C04	0x6001    STR	R1, [R0, #0]
;__Lib_EthEnc28j60.c, 506 :: 		
0x1C06	0x203A    MOVS	R0, #58
0x1C08	0x4C0C    LDR	R4, [PC, #48]
0x1C0A	0x6824    LDR	R4, [R4, #0]
0x1C0C	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 507 :: 		
0x1C0E	0x2000    MOVS	R0, #0
0x1C10	0x4C0A    LDR	R4, [PC, #40]
0x1C12	0x6824    LDR	R4, [R4, #0]
0x1C14	0x47A0    BLX	R4
; v start address is: 8 (R2)
0x1C16	0xB282    UXTH	R2, R0
;__Lib_EthEnc28j60.c, 508 :: 		
0x1C18	0xF7FFFE92  BL	_Delay_1us+0
0x1C1C	0xF7FFFE90  BL	_Delay_1us+0
0x1C20	0xF7FFFE8E  BL	_Delay_1us+0
0x1C24	0x2101    MOVS	R1, #1
0x1C26	0xB249    SXTB	R1, R1
0x1C28	0x4803    LDR	R0, [PC, #12]
0x1C2A	0x6001    STR	R1, [R0, #0]
;__Lib_EthEnc28j60.c, 510 :: 		
0x1C2C	0xB2D0    UXTB	R0, R2
; v end address is: 8 (R2)
;__Lib_EthEnc28j60.c, 511 :: 		
L_end_SPI_Ethernet_getByte:
0x1C2E	0xF8DDE000  LDR	LR, [SP, #0]
0x1C32	0xB001    ADD	SP, SP, #4
0x1C34	0x4770    BX	LR
0x1C36	0xBF00    NOP
0x1C38	0x02A04242  	SPI_Ethernet_CS+0
0x1C3C	0x00842000  	_SPI_Rd_Ptr+0
; end of _SPI_Ethernet_getByte
_SPI_Ethernet_memcmp:
;__Lib_EthEnc28j60.c, 2572 :: 		
0x2448	0xB089    SUB	SP, SP, #36
0x244A	0xF8CDE000  STR	LR, [SP, #0]
0x244E	0xF8AD0008  STRH	R0, [SP, #8]
0x2452	0x9103    STR	R1, [SP, #12]
0x2454	0xF88D2010  STRB	R2, [SP, #16]
;__Lib_EthEnc28j60.c, 2579 :: 		
0x2458	0xAB01    ADD	R3, SP, #4
0x245A	0x9308    STR	R3, [SP, #32]
0x245C	0x9307    STR	R3, [SP, #28]
0x245E	0x2000    MOVS	R0, #0
0x2460	0xF000F910  BL	_SPI_Ethernet_readReg+0
0x2464	0x9B07    LDR	R3, [SP, #28]
0x2466	0x7018    STRB	R0, [R3, #0]
;__Lib_EthEnc28j60.c, 2580 :: 		
0x2468	0x9B08    LDR	R3, [SP, #32]
0x246A	0x1C5B    ADDS	R3, R3, #1
0x246C	0x9307    STR	R3, [SP, #28]
0x246E	0x2001    MOVS	R0, #1
0x2470	0xF000F908  BL	_SPI_Ethernet_readReg+0
0x2474	0x9B07    LDR	R3, [SP, #28]
0x2476	0x7018    STRB	R0, [R3, #0]
;__Lib_EthEnc28j60.c, 2581 :: 		
0x2478	0xF8BD1008  LDRH	R1, [SP, #8]
0x247C	0x2000    MOVS	R0, #0
0x247E	0xF000FFD5  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 2583 :: 		
0x2482	0x2400    MOVS	R4, #0
0x2484	0xB264    SXTB	R4, R4
0x2486	0x4B18    LDR	R3, [PC, #96]
0x2488	0x601C    STR	R4, [R3, #0]
;__Lib_EthEnc28j60.c, 2584 :: 		
0x248A	0x203A    MOVS	R0, #58
0x248C	0x4C17    LDR	R4, [PC, #92]
0x248E	0x6824    LDR	R4, [R4, #0]
0x2490	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 2585 :: 		
L_SPI_Ethernet_memcmp253:
0x2492	0xF89D3010  LDRB	R3, [SP, #16]
0x2496	0xB18B    CBZ	R3, L_SPI_Ethernet_memcmp254
;__Lib_EthEnc28j60.c, 2587 :: 		
0x2498	0x2000    MOVS	R0, #0
0x249A	0x4C14    LDR	R4, [PC, #80]
0x249C	0x6824    LDR	R4, [R4, #0]
0x249E	0x47A0    BLX	R4
0x24A0	0x9B03    LDR	R3, [SP, #12]
0x24A2	0x781B    LDRB	R3, [R3, #0]
0x24A4	0x4298    CMP	R0, R3
0x24A6	0xD000    BEQ	L_SPI_Ethernet_memcmp255
;__Lib_EthEnc28j60.c, 2589 :: 		
0x24A8	0xE008    B	L_SPI_Ethernet_memcmp254
;__Lib_EthEnc28j60.c, 2590 :: 		
L_SPI_Ethernet_memcmp255:
;__Lib_EthEnc28j60.c, 2591 :: 		
0x24AA	0x9B03    LDR	R3, [SP, #12]
0x24AC	0x1C5B    ADDS	R3, R3, #1
0x24AE	0x9303    STR	R3, [SP, #12]
;__Lib_EthEnc28j60.c, 2592 :: 		
0x24B0	0xF89D3010  LDRB	R3, [SP, #16]
0x24B4	0x1E5B    SUBS	R3, R3, #1
0x24B6	0xF88D3010  STRB	R3, [SP, #16]
;__Lib_EthEnc28j60.c, 2593 :: 		
0x24BA	0xE7EA    B	L_SPI_Ethernet_memcmp253
L_SPI_Ethernet_memcmp254:
;__Lib_EthEnc28j60.c, 2594 :: 		
0x24BC	0xF7FFFA40  BL	_Delay_1us+0
0x24C0	0xF7FFFA3E  BL	_Delay_1us+0
0x24C4	0xF7FFFA3C  BL	_Delay_1us+0
0x24C8	0x2401    MOVS	R4, #1
0x24CA	0xB264    SXTB	R4, R4
0x24CC	0x4B06    LDR	R3, [PC, #24]
0x24CE	0x601C    STR	R4, [R3, #0]
;__Lib_EthEnc28j60.c, 2595 :: 		
0x24D0	0xF8BD1004  LDRH	R1, [SP, #4]
0x24D4	0x2000    MOVS	R0, #0
0x24D6	0xF000FFA9  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 2596 :: 		
0x24DA	0xF89D0010  LDRB	R0, [SP, #16]
;__Lib_EthEnc28j60.c, 2597 :: 		
L_end_SPI_Ethernet_memcmp:
0x24DE	0xF8DDE000  LDR	LR, [SP, #0]
0x24E2	0xB009    ADD	SP, SP, #36
0x24E4	0x4770    BX	LR
0x24E6	0xBF00    NOP
0x24E8	0x02A04242  	SPI_Ethernet_CS+0
0x24EC	0x00842000  	_SPI_Rd_Ptr+0
; end of _SPI_Ethernet_memcmp
_SPI_Ethernet_doARP:
;__Lib_EthEnc28j60.c, 917 :: 		
0x24F0	0xB083    SUB	SP, SP, #12
0x24F2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_EthEnc28j60.c, 919 :: 		
0x24F6	0xF64110C4  MOVW	R0, #6596
0x24FA	0xF7FEFE4B  BL	_SPI_Ethernet_readMem+0
0x24FE	0xF88D0008  STRB	R0, [SP, #8]
0x2502	0xE06F    B	L_SPI_Ethernet_doARP46
;__Lib_EthEnc28j60.c, 921 :: 		
L_SPI_Ethernet_doARP48:
;__Lib_EthEnc28j60.c, 925 :: 		
0x2504	0x2204    MOVS	R2, #4
0x2506	0x493D    LDR	R1, [PC, #244]
0x2508	0xF64110D5  MOVW	R0, #6613
0x250C	0xF7FFFF9C  BL	_SPI_Ethernet_memcmp+0
0x2510	0xBB38    CBNZ	R0, L_SPI_Ethernet_doARP49
;__Lib_EthEnc28j60.c, 927 :: 		
0x2512	0x2102    MOVS	R1, #2
0x2514	0xF64110C4  MOVW	R0, #6596
0x2518	0xF7FEFFF6  BL	_SPI_Ethernet_writeMem+0
;__Lib_EthEnc28j60.c, 928 :: 		
0x251C	0xF7FFF81C  BL	_SPI_Ethernet_MACswap+0
;__Lib_EthEnc28j60.c, 931 :: 		
0x2520	0x2300    MOVS	R3, #0
0x2522	0xF64112D5  MOVW	R2, #6613
0x2526	0xF64111CF  MOVW	R1, #6607
0x252A	0xF64110CB  MOVW	R0, #6603
0x252E	0xF7FFFB87  BL	_SPI_Ethernet_RAMcopy+0
;__Lib_EthEnc28j60.c, 932 :: 		
0x2532	0x2204    MOVS	R2, #4
0x2534	0x4931    LDR	R1, [PC, #196]
0x2536	0xF64110CB  MOVW	R0, #6603
0x253A	0xF7FEFBD5  BL	_SPI_Ethernet_memcpy+0
;__Lib_EthEnc28j60.c, 934 :: 		
0x253E	0x2300    MOVS	R3, #0
0x2540	0xF64112CF  MOVW	R2, #6607
0x2544	0xF64111CB  MOVW	R1, #6603
0x2548	0xF64110C5  MOVW	R0, #6597
0x254C	0xF7FFFB78  BL	_SPI_Ethernet_RAMcopy+0
;__Lib_EthEnc28j60.c, 935 :: 		
0x2550	0x2206    MOVS	R2, #6
0x2552	0x492B    LDR	R1, [PC, #172]
0x2554	0xF64110C5  MOVW	R0, #6597
0x2558	0xF7FEFBC6  BL	_SPI_Ethernet_memcpy+0
;__Lib_EthEnc28j60.c, 937 :: 		
0x255C	0x203C    MOVS	R0, #60
0x255E	0xF7FEFF05  BL	_SPI_Ethernet_TXpacket+0
;__Lib_EthEnc28j60.c, 938 :: 		
L_SPI_Ethernet_doARP49:
;__Lib_EthEnc28j60.c, 939 :: 		
0x2562	0xE046    B	L_SPI_Ethernet_doARP47
;__Lib_EthEnc28j60.c, 941 :: 		
L_SPI_Ethernet_doARP50:
;__Lib_EthEnc28j60.c, 945 :: 		
0x2564	0x2206    MOVS	R2, #6
0x2566	0x4926    LDR	R1, [PC, #152]
0x2568	0xF64110AF  MOVW	R0, #6575
0x256C	0xF7FFFF6C  BL	_SPI_Ethernet_memcmp+0
;__Lib_EthEnc28j60.c, 946 :: 		
0x2570	0x2800    CMP	R0, #0
0x2572	0xD136    BNE	L__SPI_Ethernet_doARP293
0x2574	0x4823    LDR	R0, [PC, #140]
0x2576	0x6800    LDR	R0, [R0, #0]
0x2578	0x2204    MOVS	R2, #4
0x257A	0x4601    MOV	R1, R0
0x257C	0xF64110CB  MOVW	R0, #6603
0x2580	0xF7FFFF62  BL	_SPI_Ethernet_memcmp+0
0x2584	0x2800    CMP	R0, #0
0x2586	0xD12C    BNE	L__SPI_Ethernet_doARP292
L__SPI_Ethernet_doARP291:
;__Lib_EthEnc28j60.c, 953 :: 		
0x2588	0x481F    LDR	R0, [PC, #124]
0x258A	0x9001    STR	R0, [SP, #4]
0x258C	0x8801    LDRH	R1, [R0, #0]
0x258E	0x2014    MOVS	R0, #20
0x2590	0x4341    MULS	R1, R0, R1
0x2592	0x481E    LDR	R0, [PC, #120]
0x2594	0x1840    ADDS	R0, R0, R1
0x2596	0x300C    ADDS	R0, #12
0x2598	0x2206    MOVS	R2, #6
0x259A	0xF64111C5  MOVW	R1, #6597
0x259E	0xF7FEFE1F  BL	_SPI_Ethernet_getBytes+0
;__Lib_EthEnc28j60.c, 955 :: 		
0x25A2	0x4818    LDR	R0, [PC, #96]
0x25A4	0x6802    LDR	R2, [R0, #0]
0x25A6	0x4818    LDR	R0, [PC, #96]
0x25A8	0x8801    LDRH	R1, [R0, #0]
0x25AA	0x2014    MOVS	R0, #20
0x25AC	0x4341    MULS	R1, R0, R1
0x25AE	0x4817    LDR	R0, [PC, #92]
0x25B0	0x1840    ADDS	R0, R0, R1
0x25B2	0x3008    ADDS	R0, #8
0x25B4	0x4611    MOV	R1, R2
0x25B6	0x2204    MOVS	R2, #4
0x25B8	0xB212    SXTH	R2, R2
0x25BA	0xF000FDFD  BL	_memcpy+0
;__Lib_EthEnc28j60.c, 958 :: 		
0x25BE	0x4812    LDR	R0, [PC, #72]
0x25C0	0x8801    LDRH	R1, [R0, #0]
0x25C2	0x2014    MOVS	R0, #20
0x25C4	0x4341    MULS	R1, R0, R1
0x25C6	0x4811    LDR	R0, [PC, #68]
0x25C8	0x1841    ADDS	R1, R0, R1
0x25CA	0x2001    MOVS	R0, #1
0x25CC	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 961 :: 		
0x25CE	0x9801    LDR	R0, [SP, #4]
0x25D0	0x8801    LDRH	R1, [R0, #0]
0x25D2	0x2014    MOVS	R0, #20
0x25D4	0x4341    MULS	R1, R0, R1
0x25D6	0x480D    LDR	R0, [PC, #52]
0x25D8	0x1840    ADDS	R0, R0, R1
0x25DA	0x1D01    ADDS	R1, R0, #4
0x25DC	0x480C    LDR	R0, [PC, #48]
0x25DE	0x6800    LDR	R0, [R0, #0]
0x25E0	0x6008    STR	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 946 :: 		
L__SPI_Ethernet_doARP293:
L__SPI_Ethernet_doARP292:
;__Lib_EthEnc28j60.c, 963 :: 		
0x25E2	0xE006    B	L_SPI_Ethernet_doARP47
;__Lib_EthEnc28j60.c, 964 :: 		
L_SPI_Ethernet_doARP46:
0x25E4	0xF89D0008  LDRB	R0, [SP, #8]
0x25E8	0x2801    CMP	R0, #1
0x25EA	0xF43FAF8B  BEQ	L_SPI_Ethernet_doARP48
0x25EE	0x2802    CMP	R0, #2
0x25F0	0xD0B8    BEQ	L_SPI_Ethernet_doARP50
L_SPI_Ethernet_doARP47:
;__Lib_EthEnc28j60.c, 965 :: 		
L_end_SPI_Ethernet_doARP:
0x25F2	0xF8DDE000  LDR	LR, [SP, #0]
0x25F6	0xB003    ADD	SP, SP, #12
0x25F8	0x4770    BX	LR
0x25FA	0xBF00    NOP
0x25FC	0x008E2000  	_SPI_Ethernet_ipAddr+0
0x2600	0x00982000  	_SPI_Ethernet_macAddr+0
0x2604	0x00A02000  	__Lib_EthEnc28j60_ipr+0
0x2608	0x00062000  	__Lib_EthEnc28j60_freeSlot+0
0x260C	0x00A42000  	_SPI_Ethernet_arpCache+0
0x2610	0x00302000  	_SPI_Ethernet_UserTimerSec+0
; end of _SPI_Ethernet_doARP
_SPI_Ethernet_MACswap:
;__Lib_EthEnc28j60.c, 2373 :: 		
0x1558	0xB081    SUB	SP, SP, #4
0x155A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_EthEnc28j60.c, 2375 :: 		
0x155E	0x2300    MOVS	R3, #0
0x1560	0xF64112AF  MOVW	R2, #6575
0x1564	0xF64111BB  MOVW	R1, #6587
0x1568	0xF64110B5  MOVW	R0, #6581
0x156C	0xF000FB68  BL	_SPI_Ethernet_RAMcopy+0
;__Lib_EthEnc28j60.c, 2376 :: 		
0x1570	0x2206    MOVS	R2, #6
0x1572	0x4904    LDR	R1, [PC, #16]
0x1574	0xF64110B5  MOVW	R0, #6581
0x1578	0xF7FFFBB6  BL	_SPI_Ethernet_memcpy+0
;__Lib_EthEnc28j60.c, 2377 :: 		
L_end_SPI_Ethernet_MACswap:
0x157C	0xF8DDE000  LDR	LR, [SP, #0]
0x1580	0xB001    ADD	SP, SP, #4
0x1582	0x4770    BX	LR
0x1584	0x00982000  	_SPI_Ethernet_macAddr+0
; end of _SPI_Ethernet_MACswap
_SPI_Ethernet_memcpy:
;__Lib_EthEnc28j60.c, 2610 :: 		
; addr start address is: 0 (R0)
0x0CE8	0xB083    SUB	SP, SP, #12
0x0CEA	0xF8CDE000  STR	LR, [SP, #0]
0x0CEE	0x9101    STR	R1, [SP, #4]
0x0CF0	0xF8AD2008  STRH	R2, [SP, #8]
; addr end address is: 0 (R0)
; addr start address is: 0 (R0)
;__Lib_EthEnc28j60.c, 2612 :: 		
0x0CF4	0xB281    UXTH	R1, R0
; addr end address is: 0 (R0)
0x0CF6	0x2002    MOVS	R0, #2
0x0CF8	0xF002FB98  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 2614 :: 		
0x0CFC	0x2400    MOVS	R4, #0
0x0CFE	0xB264    SXTB	R4, R4
0x0D00	0x4B13    LDR	R3, [PC, #76]
0x0D02	0x601C    STR	R4, [R3, #0]
;__Lib_EthEnc28j60.c, 2615 :: 		
0x0D04	0x207A    MOVS	R0, #122
0x0D06	0x4C13    LDR	R4, [PC, #76]
0x0D08	0x6824    LDR	R4, [R4, #0]
0x0D0A	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 2616 :: 		
L_SPI_Ethernet_memcpy256:
0x0D0C	0xF8BD3008  LDRH	R3, [SP, #8]
0x0D10	0xB17B    CBZ	R3, L_SPI_Ethernet_memcpy257
;__Lib_EthEnc28j60.c, 2618 :: 		
0x0D12	0x9B01    LDR	R3, [SP, #4]
0x0D14	0x781B    LDRB	R3, [R3, #0]
0x0D16	0xB2DC    UXTB	R4, R3
0x0D18	0xB2A0    UXTH	R0, R4
0x0D1A	0x4C0E    LDR	R4, [PC, #56]
0x0D1C	0x6824    LDR	R4, [R4, #0]
0x0D1E	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 2619 :: 		
0x0D20	0x9B01    LDR	R3, [SP, #4]
0x0D22	0x1C5B    ADDS	R3, R3, #1
0x0D24	0x9301    STR	R3, [SP, #4]
;__Lib_EthEnc28j60.c, 2620 :: 		
0x0D26	0xF8BD3008  LDRH	R3, [SP, #8]
0x0D2A	0x1E5B    SUBS	R3, R3, #1
0x0D2C	0xF8AD3008  STRH	R3, [SP, #8]
;__Lib_EthEnc28j60.c, 2621 :: 		
0x0D30	0xE7EC    B	L_SPI_Ethernet_memcpy256
L_SPI_Ethernet_memcpy257:
;__Lib_EthEnc28j60.c, 2622 :: 		
0x0D32	0xF000FE05  BL	_Delay_1us+0
0x0D36	0xF000FE03  BL	_Delay_1us+0
0x0D3A	0xF000FE01  BL	_Delay_1us+0
0x0D3E	0x2401    MOVS	R4, #1
0x0D40	0xB264    SXTB	R4, R4
0x0D42	0x4B03    LDR	R3, [PC, #12]
0x0D44	0x601C    STR	R4, [R3, #0]
;__Lib_EthEnc28j60.c, 2623 :: 		
L_end_SPI_Ethernet_memcpy:
0x0D46	0xF8DDE000  LDR	LR, [SP, #0]
0x0D4A	0xB003    ADD	SP, SP, #12
0x0D4C	0x4770    BX	LR
0x0D4E	0xBF00    NOP
0x0D50	0x02A04242  	SPI_Ethernet_CS+0
0x0D54	0x00842000  	_SPI_Rd_Ptr+0
; end of _SPI_Ethernet_memcpy
_SPI_Ethernet_TXpacket:
;__Lib_EthEnc28j60.c, 2401 :: 		
0x136C	0xB084    SUB	SP, SP, #16
0x136E	0xF8CDE000  STR	LR, [SP, #0]
0x1372	0xF8AD000C  STRH	R0, [SP, #12]
;__Lib_EthEnc28j60.c, 2405 :: 		
0x1376	0x2100    MOVS	R1, #0
0x1378	0xF64110AE  MOVW	R0, #6574
0x137C	0xF000F8C4  BL	_SPI_Ethernet_writeMem+0
;__Lib_EthEnc28j60.c, 2407 :: 		
0x1380	0xF8BD200C  LDRH	R2, [SP, #12]
0x1384	0xF64111AE  MOVW	R1, #6574
0x1388	0x1851    ADDS	R1, R2, R1
0x138A	0xF8AD100C  STRH	R1, [SP, #12]
;__Lib_EthEnc28j60.c, 2410 :: 		
0x138E	0x2006    MOVS	R0, #6
0x1390	0xF002F84C  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 2414 :: 		
0x1394	0x2180    MOVS	R1, #128
0x1396	0x201F    MOVS	R0, #31
0x1398	0xF001FF40  BL	_SPI_Ethernet_setBitReg+0
;__Lib_EthEnc28j60.c, 2415 :: 		
0x139C	0x2180    MOVS	R1, #128
0x139E	0x201F    MOVS	R0, #31
0x13A0	0xF002F81C  BL	_SPI_Ethernet_clearBitReg+0
;__Lib_EthEnc28j60.c, 2418 :: 		
0x13A4	0x4957    LDR	R1, [PC, #348]
0x13A6	0x8809    LDRH	R1, [R1, #0]
0x13A8	0x2905    CMP	R1, #5
0x13AA	0xD004    BEQ	L__SPI_Ethernet_TXpacket280
0x13AC	0x4955    LDR	R1, [PC, #340]
0x13AE	0x8809    LDRH	R1, [R1, #0]
0x13B0	0x2907    CMP	R1, #7
0x13B2	0xD000    BEQ	L__SPI_Ethernet_TXpacket279
0x13B4	0xE003    B	L_SPI_Ethernet_TXpacket226
L__SPI_Ethernet_TXpacket280:
L__SPI_Ethernet_TXpacket279:
;__Lib_EthEnc28j60.c, 2419 :: 		
0x13B6	0x210A    MOVS	R1, #10
0x13B8	0x201C    MOVS	R0, #28
0x13BA	0xF002F80F  BL	_SPI_Ethernet_clearBitReg+0
L_SPI_Ethernet_TXpacket226:
;__Lib_EthEnc28j60.c, 2421 :: 		
0x13BE	0x2108    MOVS	R1, #8
0x13C0	0x201F    MOVS	R0, #31
0x13C2	0xF001FF2B  BL	_SPI_Ethernet_setBitReg+0
;__Lib_EthEnc28j60.c, 2425 :: 		
0x13C6	0x494F    LDR	R1, [PC, #316]
0x13C8	0x8809    LDRH	R1, [R1, #0]
0x13CA	0x2905    CMP	R1, #5
0x13CC	0xD004    BEQ	L__SPI_Ethernet_TXpacket282
0x13CE	0x494D    LDR	R1, [PC, #308]
0x13D0	0x8809    LDRH	R1, [R1, #0]
0x13D2	0x2907    CMP	R1, #7
0x13D4	0xD000    BEQ	L__SPI_Ethernet_TXpacket281
0x13D6	0xE07A    B	L_SPI_Ethernet_TXpacket229
L__SPI_Ethernet_TXpacket282:
L__SPI_Ethernet_TXpacket281:
;__Lib_EthEnc28j60.c, 2427 :: 		
0x13D8	0xF2400100  MOVW	R1, #0
0x13DC	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_EthEnc28j60.c, 2429 :: 		
L_SPI_Ethernet_TXpacket230:
0x13E0	0x201C    MOVS	R0, #28
0x13E2	0xF001F94F  BL	_SPI_Ethernet_readReg+0
0x13E6	0xF000010A  AND	R1, R0, #10
0x13EA	0xB2C9    UXTB	R1, R1
0x13EC	0xB949    CBNZ	R1, L__SPI_Ethernet_TXpacket284
0x13EE	0xF8BD1008  LDRH	R1, [SP, #8]
0x13F2	0x1C49    ADDS	R1, R1, #1
0x13F4	0xB289    UXTH	R1, R1
0x13F6	0xF8AD1008  STRH	R1, [SP, #8]
0x13FA	0xF5B17F7A  CMP	R1, #1000
0x13FE	0xD200    BCS	L__SPI_Ethernet_TXpacket283
L__SPI_Ethernet_TXpacket276:
;__Lib_EthEnc28j60.c, 2430 :: 		
0x1400	0xE7EE    B	L_SPI_Ethernet_TXpacket230
;__Lib_EthEnc28j60.c, 2429 :: 		
L__SPI_Ethernet_TXpacket284:
L__SPI_Ethernet_TXpacket283:
;__Lib_EthEnc28j60.c, 2432 :: 		
0x1402	0x201C    MOVS	R0, #28
0x1404	0xF001F93E  BL	_SPI_Ethernet_readReg+0
0x1408	0xF0000102  AND	R1, R0, #2
0x140C	0xB2C9    UXTB	R1, R1
0x140E	0xB929    CBNZ	R1, L__SPI_Ethernet_TXpacket286
0x1410	0xF8BD1008  LDRH	R1, [SP, #8]
0x1414	0xF5B17F7A  CMP	R1, #1000
0x1418	0xD200    BCS	L__SPI_Ethernet_TXpacket285
0x141A	0xE057    B	L_SPI_Ethernet_TXpacket236
L__SPI_Ethernet_TXpacket286:
L__SPI_Ethernet_TXpacket285:
;__Lib_EthEnc28j60.c, 2439 :: 		
0x141C	0x2108    MOVS	R1, #8
0x141E	0x201F    MOVS	R0, #31
0x1420	0xF001FFDC  BL	_SPI_Ethernet_clearBitReg+0
;__Lib_EthEnc28j60.c, 2454 :: 		
0x1424	0xF8BD100C  LDRH	R1, [SP, #12]
0x1428	0x1D09    ADDS	R1, R1, #4
0x142A	0xB288    UXTH	R0, R1
0x142C	0xF7FFFEB2  BL	_SPI_Ethernet_readMem+0
0x1430	0xF8AD0006  STRH	R0, [SP, #6]
;__Lib_EthEnc28j60.c, 2459 :: 		
0x1434	0x2100    MOVS	R1, #0
0x1436	0xF8AD1004  STRH	R1, [SP, #4]
L_SPI_Ethernet_TXpacket237:
0x143A	0xF8BD1004  LDRH	R1, [SP, #4]
0x143E	0x2910    CMP	R1, #16
0x1440	0xD244    BCS	L_SPI_Ethernet_TXpacket238
;__Lib_EthEnc28j60.c, 2461 :: 		
0x1442	0x201C    MOVS	R0, #28
0x1444	0xF001F91E  BL	_SPI_Ethernet_readReg+0
0x1448	0xF0000102  AND	R1, R0, #2
0x144C	0xB2C9    UXTB	R1, R1
0x144E	0x2900    CMP	R1, #0
0x1450	0xD035    BEQ	L__SPI_Ethernet_TXpacket290
0x1452	0xF89D2006  LDRB	R2, [SP, #6]
0x1456	0xF3C21140  UBFX	R1, R2, #5, #1
0x145A	0xB381    CBZ	R1, L__SPI_Ethernet_TXpacket289
L__SPI_Ethernet_TXpacket274:
;__Lib_EthEnc28j60.c, 2464 :: 		
0x145C	0x2180    MOVS	R1, #128
0x145E	0x201F    MOVS	R0, #31
0x1460	0xF001FEDC  BL	_SPI_Ethernet_setBitReg+0
;__Lib_EthEnc28j60.c, 2465 :: 		
0x1464	0x2180    MOVS	R1, #128
0x1466	0x201F    MOVS	R0, #31
0x1468	0xF001FFB8  BL	_SPI_Ethernet_clearBitReg+0
;__Lib_EthEnc28j60.c, 2466 :: 		
0x146C	0x210A    MOVS	R1, #10
0x146E	0x201C    MOVS	R0, #28
0x1470	0xF001FFB4  BL	_SPI_Ethernet_clearBitReg+0
;__Lib_EthEnc28j60.c, 2470 :: 		
0x1474	0x2108    MOVS	R1, #8
0x1476	0x201F    MOVS	R0, #31
0x1478	0xF001FED0  BL	_SPI_Ethernet_setBitReg+0
;__Lib_EthEnc28j60.c, 2472 :: 		
0x147C	0x2100    MOVS	R1, #0
0x147E	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_EthEnc28j60.c, 2474 :: 		
L_SPI_Ethernet_TXpacket243:
0x1482	0x201C    MOVS	R0, #28
0x1484	0xF001F8FE  BL	_SPI_Ethernet_readReg+0
0x1488	0xF000010A  AND	R1, R0, #10
0x148C	0xB2C9    UXTB	R1, R1
0x148E	0xB949    CBNZ	R1, L__SPI_Ethernet_TXpacket288
0x1490	0xF8BD1008  LDRH	R1, [SP, #8]
0x1494	0x1C49    ADDS	R1, R1, #1
0x1496	0xB289    UXTH	R1, R1
0x1498	0xF8AD1008  STRH	R1, [SP, #8]
0x149C	0xF5B17F7A  CMP	R1, #1000
0x14A0	0xD200    BCS	L__SPI_Ethernet_TXpacket287
L__SPI_Ethernet_TXpacket273:
;__Lib_EthEnc28j60.c, 2475 :: 		
0x14A2	0xE7EE    B	L_SPI_Ethernet_TXpacket243
;__Lib_EthEnc28j60.c, 2474 :: 		
L__SPI_Ethernet_TXpacket288:
L__SPI_Ethernet_TXpacket287:
;__Lib_EthEnc28j60.c, 2478 :: 		
0x14A4	0x2108    MOVS	R1, #8
0x14A6	0x201F    MOVS	R0, #31
0x14A8	0xF001FF98  BL	_SPI_Ethernet_clearBitReg+0
;__Lib_EthEnc28j60.c, 2481 :: 		
0x14AC	0xF8BD100C  LDRH	R1, [SP, #12]
0x14B0	0x1D09    ADDS	R1, R1, #4
0x14B2	0xB288    UXTH	R0, R1
0x14B4	0xF7FFFE6E  BL	_SPI_Ethernet_readMem+0
0x14B8	0xF8AD0006  STRH	R0, [SP, #6]
;__Lib_EthEnc28j60.c, 2483 :: 		
0x14BC	0xE000    B	L_SPI_Ethernet_TXpacket247
;__Lib_EthEnc28j60.c, 2461 :: 		
L__SPI_Ethernet_TXpacket290:
L__SPI_Ethernet_TXpacket289:
;__Lib_EthEnc28j60.c, 2486 :: 		
0x14BE	0xE005    B	L_SPI_Ethernet_TXpacket238
;__Lib_EthEnc28j60.c, 2487 :: 		
L_SPI_Ethernet_TXpacket247:
;__Lib_EthEnc28j60.c, 2459 :: 		
0x14C0	0xF8BD1004  LDRH	R1, [SP, #4]
0x14C4	0x1C49    ADDS	R1, R1, #1
0x14C6	0xF8AD1004  STRH	R1, [SP, #4]
;__Lib_EthEnc28j60.c, 2488 :: 		
0x14CA	0xE7B6    B	L_SPI_Ethernet_TXpacket237
L_SPI_Ethernet_TXpacket238:
;__Lib_EthEnc28j60.c, 2492 :: 		
L_SPI_Ethernet_TXpacket236:
;__Lib_EthEnc28j60.c, 2493 :: 		
0x14CC	0xE007    B	L_SPI_Ethernet_TXpacket248
L_SPI_Ethernet_TXpacket229:
;__Lib_EthEnc28j60.c, 2495 :: 		
L_SPI_Ethernet_TXpacket249:
0x14CE	0x201F    MOVS	R0, #31
0x14D0	0xF001F8D8  BL	_SPI_Ethernet_readReg+0
0x14D4	0xF0000108  AND	R1, R0, #8
0x14D8	0xB2C9    UXTB	R1, R1
0x14DA	0xB101    CBZ	R1, L_SPI_Ethernet_TXpacket250
;__Lib_EthEnc28j60.c, 2496 :: 		
0x14DC	0xE7F7    B	L_SPI_Ethernet_TXpacket249
L_SPI_Ethernet_TXpacket250:
L_SPI_Ethernet_TXpacket248:
;__Lib_EthEnc28j60.c, 2499 :: 		
0x14DE	0x201D    MOVS	R0, #29
0x14E0	0xF001F8D0  BL	_SPI_Ethernet_readReg+0
0x14E4	0xF0000106  AND	R1, R0, #6
0x14E8	0xB2C9    UXTB	R1, R1
0x14EA	0xB111    CBZ	R1, L_SPI_Ethernet_TXpacket251
; ?FLOC___SPI_Ethernet_TXpacket?T722 start address is: 0 (R0)
0x14EC	0x2000    MOVS	R0, #0
0x14EE	0xB240    SXTB	R0, R0
; ?FLOC___SPI_Ethernet_TXpacket?T722 end address is: 0 (R0)
0x14F0	0xE001    B	L_SPI_Ethernet_TXpacket252
L_SPI_Ethernet_TXpacket251:
; ?FLOC___SPI_Ethernet_TXpacket?T722 start address is: 0 (R0)
0x14F2	0x2001    MOVS	R0, #1
0x14F4	0xB240    SXTB	R0, R0
; ?FLOC___SPI_Ethernet_TXpacket?T722 end address is: 0 (R0)
L_SPI_Ethernet_TXpacket252:
; ?FLOC___SPI_Ethernet_TXpacket?T722 start address is: 0 (R0)
0x14F6	0xB280    UXTH	R0, R0
0x14F8	0xB280    UXTH	R0, R0
; ?FLOC___SPI_Ethernet_TXpacket?T722 end address is: 0 (R0)
;__Lib_EthEnc28j60.c, 2559 :: 		
L_end_SPI_Ethernet_TXpacket:
0x14FA	0xF8DDE000  LDR	LR, [SP, #0]
0x14FE	0xB004    ADD	SP, SP, #16
0x1500	0x4770    BX	LR
0x1502	0xBF00    NOP
0x1504	0x00962000  	__Lib_EthEnc28j60_enc_hwRev+0
; end of _SPI_Ethernet_TXpacket
_SPI_Ethernet_getBytes:
;__Lib_EthEnc28j60.c, 527 :: 		
; addr start address is: 4 (R1)
0x11E0	0xB083    SUB	SP, SP, #12
0x11E2	0xF8CDE000  STR	LR, [SP, #0]
0x11E6	0x9001    STR	R0, [SP, #4]
0x11E8	0xB288    UXTH	R0, R1
0x11EA	0xF8AD2008  STRH	R2, [SP, #8]
; addr end address is: 4 (R1)
; addr start address is: 0 (R0)
;__Lib_EthEnc28j60.c, 529 :: 		
0x11EE	0xF64F73FF  MOVW	R3, #65535
0x11F2	0x4298    CMP	R0, R3
0x11F4	0xD003    BEQ	L_SPI_Ethernet_getBytes13
;__Lib_EthEnc28j60.c, 531 :: 		
0x11F6	0xB281    UXTH	R1, R0
; addr end address is: 0 (R0)
0x11F8	0x2000    MOVS	R0, #0
0x11FA	0xF002F917  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 532 :: 		
L_SPI_Ethernet_getBytes13:
;__Lib_EthEnc28j60.c, 534 :: 		
0x11FE	0x2400    MOVS	R4, #0
0x1200	0xB264    SXTB	R4, R4
0x1202	0x4B13    LDR	R3, [PC, #76]
0x1204	0x601C    STR	R4, [R3, #0]
;__Lib_EthEnc28j60.c, 535 :: 		
0x1206	0x203A    MOVS	R0, #58
0x1208	0x4C12    LDR	R4, [PC, #72]
0x120A	0x6824    LDR	R4, [R4, #0]
0x120C	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 536 :: 		
L_SPI_Ethernet_getBytes14:
0x120E	0xF8BD4008  LDRH	R4, [SP, #8]
0x1212	0xF8BD3008  LDRH	R3, [SP, #8]
0x1216	0x1E5B    SUBS	R3, R3, #1
0x1218	0xF8AD3008  STRH	R3, [SP, #8]
0x121C	0xB14C    CBZ	R4, L_SPI_Ethernet_getBytes15
;__Lib_EthEnc28j60.c, 538 :: 		
0x121E	0x2000    MOVS	R0, #0
0x1220	0x4C0C    LDR	R4, [PC, #48]
0x1222	0x6824    LDR	R4, [R4, #0]
0x1224	0x47A0    BLX	R4
0x1226	0x9B01    LDR	R3, [SP, #4]
0x1228	0x7018    STRB	R0, [R3, #0]
0x122A	0x9B01    LDR	R3, [SP, #4]
0x122C	0x1C5B    ADDS	R3, R3, #1
0x122E	0x9301    STR	R3, [SP, #4]
;__Lib_EthEnc28j60.c, 539 :: 		
0x1230	0xE7ED    B	L_SPI_Ethernet_getBytes14
L_SPI_Ethernet_getBytes15:
;__Lib_EthEnc28j60.c, 540 :: 		
0x1232	0xF000FB85  BL	_Delay_1us+0
0x1236	0xF000FB83  BL	_Delay_1us+0
0x123A	0xF000FB81  BL	_Delay_1us+0
0x123E	0x2401    MOVS	R4, #1
0x1240	0xB264    SXTB	R4, R4
0x1242	0x4B03    LDR	R3, [PC, #12]
0x1244	0x601C    STR	R4, [R3, #0]
;__Lib_EthEnc28j60.c, 541 :: 		
L_end_SPI_Ethernet_getBytes:
0x1246	0xF8DDE000  LDR	LR, [SP, #0]
0x124A	0xB003    ADD	SP, SP, #12
0x124C	0x4770    BX	LR
0x124E	0xBF00    NOP
0x1250	0x02A04242  	SPI_Ethernet_CS+0
0x1254	0x00842000  	_SPI_Rd_Ptr+0
; end of _SPI_Ethernet_getBytes
_SPI_Ethernet_IPswap:
;__Lib_EthEnc28j60.c, 2387 :: 		
0x2614	0xB081    SUB	SP, SP, #4
0x2616	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_EthEnc28j60.c, 2389 :: 		
0x261A	0x2300    MOVS	R3, #0
0x261C	0xF64112CD  MOVW	R2, #6605
0x2620	0xF64111CD  MOVW	R1, #6605
0x2624	0xF64110C9  MOVW	R0, #6601
0x2628	0xF7FFFB0A  BL	_SPI_Ethernet_RAMcopy+0
;__Lib_EthEnc28j60.c, 2390 :: 		
0x262C	0x2204    MOVS	R2, #4
0x262E	0x4904    LDR	R1, [PC, #16]
0x2630	0xF64110C9  MOVW	R0, #6601
0x2634	0xF7FEFB58  BL	_SPI_Ethernet_memcpy+0
;__Lib_EthEnc28j60.c, 2391 :: 		
L_end_SPI_Ethernet_IPswap:
0x2638	0xF8DDE000  LDR	LR, [SP, #0]
0x263C	0xB001    ADD	SP, SP, #4
0x263E	0x4770    BX	LR
0x2640	0x008E2000  	_SPI_Ethernet_ipAddr+0
; end of _SPI_Ethernet_IPswap
_SPI_Ethernet_writeMemory:
;__Lib_EthEnc28j60.c, 2637 :: 		
; v1 start address is: 4 (R1)
; addr start address is: 0 (R0)
0x2428	0xB082    SUB	SP, SP, #8
0x242A	0xF8CDE000  STR	LR, [SP, #0]
0x242E	0xF88D2004  STRB	R2, [SP, #4]
; v1 end address is: 4 (R1)
; addr end address is: 0 (R0)
; addr start address is: 0 (R0)
; v1 start address is: 4 (R1)
;__Lib_EthEnc28j60.c, 2639 :: 		
; v1 end address is: 4 (R1)
; addr end address is: 0 (R0)
0x2432	0xF7FFF869  BL	_SPI_Ethernet_writeMem+0
;__Lib_EthEnc28j60.c, 2640 :: 		
0x2436	0xF89D0004  LDRB	R0, [SP, #4]
0x243A	0xF7FEFF4F  BL	_SPI_Ethernet_putByte+0
;__Lib_EthEnc28j60.c, 2641 :: 		
L_end_SPI_Ethernet_writeMemory:
0x243E	0xF8DDE000  LDR	LR, [SP, #0]
0x2442	0xB002    ADD	SP, SP, #8
0x2444	0x4770    BX	LR
; end of _SPI_Ethernet_writeMemory
_SPI_Ethernet_putByte:
;__Lib_EthEnc28j60.c, 2672 :: 		
0x12DC	0xB082    SUB	SP, SP, #8
0x12DE	0xF8CDE000  STR	LR, [SP, #0]
0x12E2	0xF88D0004  STRB	R0, [SP, #4]
;__Lib_EthEnc28j60.c, 2674 :: 		
0x12E6	0x2200    MOVS	R2, #0
0x12E8	0xB252    SXTB	R2, R2
0x12EA	0x490C    LDR	R1, [PC, #48]
0x12EC	0x600A    STR	R2, [R1, #0]
;__Lib_EthEnc28j60.c, 2675 :: 		
0x12EE	0x207A    MOVS	R0, #122
0x12F0	0x4C0B    LDR	R4, [PC, #44]
0x12F2	0x6824    LDR	R4, [R4, #0]
0x12F4	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 2676 :: 		
0x12F6	0xF89D0004  LDRB	R0, [SP, #4]
0x12FA	0x4C09    LDR	R4, [PC, #36]
0x12FC	0x6824    LDR	R4, [R4, #0]
0x12FE	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 2677 :: 		
0x1300	0xF000FB1E  BL	_Delay_1us+0
0x1304	0xF000FB1C  BL	_Delay_1us+0
0x1308	0xF000FB1A  BL	_Delay_1us+0
0x130C	0x2201    MOVS	R2, #1
0x130E	0xB252    SXTB	R2, R2
0x1310	0x4902    LDR	R1, [PC, #8]
0x1312	0x600A    STR	R2, [R1, #0]
;__Lib_EthEnc28j60.c, 2678 :: 		
L_end_SPI_Ethernet_putByte:
0x1314	0xF8DDE000  LDR	LR, [SP, #0]
0x1318	0xB002    ADD	SP, SP, #8
0x131A	0x4770    BX	LR
0x131C	0x02A04242  	SPI_Ethernet_CS+0
0x1320	0x00842000  	_SPI_Rd_Ptr+0
; end of _SPI_Ethernet_putByte
_SPI_Ethernet_checksum:
;__Lib_EthEnc28j60.c, 2296 :: 		
; l start address is: 4 (R1)
; start start address is: 0 (R0)
0x1D70	0xB082    SUB	SP, SP, #8
0x1D72	0xF8CDE000  STR	LR, [SP, #0]
; l end address is: 4 (R1)
; start end address is: 0 (R0)
; start start address is: 0 (R0)
; l start address is: 4 (R1)
;__Lib_EthEnc28j60.c, 2300 :: 		
0x1D76	0x1842    ADDS	R2, R0, R1
0x1D78	0xB292    UXTH	R2, R2
; l end address is: 4 (R1)
0x1D7A	0x1E52    SUBS	R2, R2, #1
; stop start address is: 4 (R1)
0x1D7C	0xB291    UXTH	R1, R2
;__Lib_EthEnc28j60.c, 2302 :: 		
0x1D7E	0xF8AD1004  STRH	R1, [SP, #4]
; start end address is: 0 (R0)
0x1D82	0xB281    UXTH	R1, R0
0x1D84	0x2010    MOVS	R0, #16
0x1D86	0xF001FB51  BL	_SPI_Ethernet_writeAddr+0
0x1D8A	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_EthEnc28j60.c, 2303 :: 		
; stop end address is: 4 (R1)
0x1D8E	0x2012    MOVS	R0, #18
0x1D90	0xF001FB4C  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 2304 :: 		
0x1D94	0x2130    MOVS	R1, #48
0x1D96	0x201F    MOVS	R0, #31
0x1D98	0xF001FA40  BL	_SPI_Ethernet_setBitReg+0
;__Lib_EthEnc28j60.c, 2305 :: 		
L_SPI_Ethernet_checksum210:
0x1D9C	0x201F    MOVS	R0, #31
0x1D9E	0xF000FC71  BL	_SPI_Ethernet_readReg+0
0x1DA2	0xF0000220  AND	R2, R0, #32
0x1DA6	0xB2D2    UXTB	R2, R2
0x1DA8	0xB102    CBZ	R2, L_SPI_Ethernet_checksum211
0x1DAA	0xE7F7    B	L_SPI_Ethernet_checksum210
L_SPI_Ethernet_checksum211:
;__Lib_EthEnc28j60.c, 2306 :: 		
L_end_SPI_Ethernet_checksum:
0x1DAC	0xF8DDE000  LDR	LR, [SP, #0]
0x1DB0	0xB002    ADD	SP, SP, #8
0x1DB2	0x4770    BX	LR
; end of _SPI_Ethernet_checksum
_SPI_Ethernet_doUDP:
;__Lib_EthEnc28j60.c, 1365 :: 		
0x1DB4	0xB08C    SUB	SP, SP, #48
0x1DB6	0xF8CDE000  STR	LR, [SP, #0]
0x1DBA	0xF8AD0014  STRH	R0, [SP, #20]
0x1DBE	0xF88D1018  STRB	R1, [SP, #24]
0x1DC2	0xF8AD201C  STRH	R2, [SP, #28]
;__Lib_EthEnc28j60.c, 1373 :: 		
0x1DC6	0xAB03    ADD	R3, SP, #12
0x1DC8	0x930B    STR	R3, [SP, #44]
0x1DCA	0x1C5B    ADDS	R3, R3, #1
0x1DCC	0x930A    STR	R3, [SP, #40]
0x1DCE	0xF8BD001C  LDRH	R0, [SP, #28]
0x1DD2	0xF7FFF9DF  BL	_SPI_Ethernet_readMem+0
0x1DD6	0x9B0A    LDR	R3, [SP, #40]
0x1DD8	0x7018    STRB	R0, [R3, #0]
;__Lib_EthEnc28j60.c, 1374 :: 		
0x1DDA	0x9B0B    LDR	R3, [SP, #44]
0x1DDC	0x930A    STR	R3, [SP, #40]
0x1DDE	0xF7FFFF0B  BL	_SPI_Ethernet_getByte+0
0x1DE2	0x9B0A    LDR	R3, [SP, #40]
0x1DE4	0x7018    STRB	R0, [R3, #0]
;__Lib_EthEnc28j60.c, 1377 :: 		
0x1DE6	0xF10D030A  ADD	R3, SP, #10
0x1DEA	0x930B    STR	R3, [SP, #44]
0x1DEC	0x1C5B    ADDS	R3, R3, #1
0x1DEE	0x930A    STR	R3, [SP, #40]
0x1DF0	0xF7FFFF02  BL	_SPI_Ethernet_getByte+0
0x1DF4	0x9B0A    LDR	R3, [SP, #40]
0x1DF6	0x7018    STRB	R0, [R3, #0]
;__Lib_EthEnc28j60.c, 1378 :: 		
0x1DF8	0x9B0B    LDR	R3, [SP, #44]
0x1DFA	0x930A    STR	R3, [SP, #40]
0x1DFC	0xF7FFFEFC  BL	_SPI_Ethernet_getByte+0
0x1E00	0x9B0A    LDR	R3, [SP, #40]
0x1E02	0x7018    STRB	R0, [R3, #0]
;__Lib_EthEnc28j60.c, 1379 :: 		
0x1E04	0xF8BD300A  LDRH	R3, [SP, #10]
0x1E08	0xB903    CBNZ	R3, L_SPI_Ethernet_doUDP84
;__Lib_EthEnc28j60.c, 1381 :: 		
0x1E0A	0xE05F    B	L_end_SPI_Ethernet_doUDP
;__Lib_EthEnc28j60.c, 1382 :: 		
L_SPI_Ethernet_doUDP84:
;__Lib_EthEnc28j60.c, 1385 :: 		
0x1E0C	0xF10D030E  ADD	R3, SP, #14
0x1E10	0x930B    STR	R3, [SP, #44]
0x1E12	0x1C5B    ADDS	R3, R3, #1
0x1E14	0x930A    STR	R3, [SP, #40]
0x1E16	0xF7FFFEEF  BL	_SPI_Ethernet_getByte+0
0x1E1A	0x9B0A    LDR	R3, [SP, #40]
0x1E1C	0x7018    STRB	R0, [R3, #0]
;__Lib_EthEnc28j60.c, 1386 :: 		
0x1E1E	0x9B0B    LDR	R3, [SP, #44]
0x1E20	0x930A    STR	R3, [SP, #40]
0x1E22	0xF7FFFEE9  BL	_SPI_Ethernet_getByte+0
0x1E26	0x9B0A    LDR	R3, [SP, #40]
0x1E28	0x7018    STRB	R0, [R3, #0]
;__Lib_EthEnc28j60.c, 1389 :: 		
0x1E2A	0xAB04    ADD	R3, SP, #16
0x1E2C	0x2204    MOVS	R2, #4
0x1E2E	0xF64111C9  MOVW	R1, #6601
0x1E32	0x4618    MOV	R0, R3
0x1E34	0xF7FFF9D4  BL	_SPI_Ethernet_getBytes+0
;__Lib_EthEnc28j60.c, 1392 :: 		
0x1E38	0xF8BD301C  LDRH	R3, [SP, #28]
0x1E3C	0x3308    ADDS	R3, #8
0x1E3E	0xB299    UXTH	R1, R3
0x1E40	0x2002    MOVS	R0, #2
0x1E42	0xF001FAF3  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 1401 :: 		
0x1E46	0xF8BD3014  LDRH	R3, [SP, #20]
0x1E4A	0xF203040E  ADDW	R4, R3, #14
0x1E4E	0xB2A4    UXTH	R4, R4
0x1E50	0xF89D3018  LDRB	R3, [SP, #24]
0x1E54	0x18E3    ADDS	R3, R4, R3
0x1E56	0xB29B    UXTH	R3, R3
0x1E58	0x3308    ADDS	R3, #8
0x1E5A	0xB298    UXTH	R0, R3
0x1E5C	0xF7FFFD7C  BL	_SPI_Ethernet_setRxReadAddress+0
;__Lib_EthEnc28j60.c, 1409 :: 		
0x1E60	0xF8BD300C  LDRH	R3, [SP, #12]
0x1E64	0x2B35    CMP	R3, #53
0x1E66	0xD102    BNE	L_SPI_Ethernet_doUDP85
;__Lib_EthEnc28j60.c, 1411 :: 		
0x1E68	0xF7FFFD8A  BL	_SPI_Ethernet_doDNS+0
;__Lib_EthEnc28j60.c, 1412 :: 		
0x1E6C	0xE02E    B	L_SPI_Ethernet_doUDP86
L_SPI_Ethernet_doUDP85:
;__Lib_EthEnc28j60.c, 1413 :: 		
0x1E6E	0xF8BD300A  LDRH	R3, [SP, #10]
0x1E72	0x2B44    CMP	R3, #68
0x1E74	0xD102    BNE	L_SPI_Ethernet_doUDP87
;__Lib_EthEnc28j60.c, 1415 :: 		
0x1E76	0xF7FFFB8D  BL	_SPI_Ethernet_doDHCP+0
;__Lib_EthEnc28j60.c, 1416 :: 		
0x1E7A	0xE027    B	L_SPI_Ethernet_doUDP88
L_SPI_Ethernet_doUDP87:
;__Lib_EthEnc28j60.c, 1417 :: 		
0x1E7C	0x4D15    LDR	R5, [PC, #84]
0x1E7E	0xF8BD300E  LDRH	R3, [SP, #14]
0x1E82	0xF2A30408  SUBW	R4, R3, #8
0x1E86	0xAB04    ADD	R3, SP, #16
0x1E88	0xF8BD200A  LDRH	R2, [SP, #10]
0x1E8C	0xF8BD100C  LDRH	R1, [SP, #12]
0x1E90	0x4618    MOV	R0, R3
0x1E92	0xB2A3    UXTH	R3, R4
0x1E94	0xB420    PUSH	(R5)
0x1E96	0xF7FFFD4F  BL	_SPI_Ethernet_UserUDP+0
0x1E9A	0xB001    ADD	SP, SP, #4
0x1E9C	0xF8AD000E  STRH	R0, [SP, #14]
0x1EA0	0xB1A0    CBZ	R0, L_SPI_Ethernet_doUDP89
;__Lib_EthEnc28j60.c, 1421 :: 		
0x1EA2	0xAB01    ADD	R3, SP, #4
0x1EA4	0x2206    MOVS	R2, #6
0x1EA6	0xF64111B5  MOVW	R1, #6581
0x1EAA	0x4618    MOV	R0, R3
0x1EAC	0xF7FFF998  BL	_SPI_Ethernet_getBytes+0
;__Lib_EthEnc28j60.c, 1423 :: 		
0x1EB0	0xF8BD500E  LDRH	R5, [SP, #14]
0x1EB4	0xAC04    ADD	R4, SP, #16
0x1EB6	0xAB01    ADD	R3, SP, #4
0x1EB8	0xF8BD200A  LDRH	R2, [SP, #10]
0x1EBC	0x4621    MOV	R1, R4
0x1EBE	0x4618    MOV	R0, R3
0x1EC0	0xF8BD300C  LDRH	R3, [SP, #12]
0x1EC4	0xB420    PUSH	(R5)
0x1EC6	0xF7FEFBAF  BL	_SPI_Ethernet_sendUDP2+0
0x1ECA	0xB001    ADD	SP, SP, #4
;__Lib_EthEnc28j60.c, 1424 :: 		
L_SPI_Ethernet_doUDP89:
L_SPI_Ethernet_doUDP88:
L_SPI_Ethernet_doUDP86:
;__Lib_EthEnc28j60.c, 1425 :: 		
L_end_SPI_Ethernet_doUDP:
0x1ECC	0xF8DDE000  LDR	LR, [SP, #0]
0x1ED0	0xB00C    ADD	SP, SP, #48
0x1ED2	0x4770    BX	LR
0x1ED4	0x00372000  	__Lib_EthEnc28j60_flags+0
; end of _SPI_Ethernet_doUDP
_SPI_Ethernet_setRxReadAddress:
;__Lib_EthEnc28j60.c, 2906 :: 		
; addr start address is: 0 (R0)
0x1958	0xB081    SUB	SP, SP, #4
0x195A	0xF8CDE000  STR	LR, [SP, #0]
; addr end address is: 0 (R0)
; addr start address is: 0 (R0)
;__Lib_EthEnc28j60.c, 2908 :: 		
0x195E	0xF64111AD  MOVW	R1, #6573
0x1962	0x4288    CMP	R0, R1
0x1964	0xD904    BLS	L__SPI_Ethernet_setRxReadAddress294
;__Lib_EthEnc28j60.c, 2909 :: 		
0x1966	0xF64111AE  MOVW	R1, #6574
0x196A	0x1A40    SUB	R0, R0, R1
0x196C	0xB280    UXTH	R0, R0
; addr end address is: 0 (R0)
0x196E	0xE7FF    B	L_SPI_Ethernet_setRxReadAddress266
L__SPI_Ethernet_setRxReadAddress294:
;__Lib_EthEnc28j60.c, 2908 :: 		
;__Lib_EthEnc28j60.c, 2909 :: 		
L_SPI_Ethernet_setRxReadAddress266:
;__Lib_EthEnc28j60.c, 2910 :: 		
; addr start address is: 0 (R0)
0x1970	0xB281    UXTH	R1, R0
; addr end address is: 0 (R0)
0x1972	0x2000    MOVS	R0, #0
0x1974	0xF001FD5A  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 2912 :: 		
L_end_SPI_Ethernet_setRxReadAddress:
0x1978	0xF8DDE000  LDR	LR, [SP, #0]
0x197C	0xB001    ADD	SP, SP, #4
0x197E	0x4770    BX	LR
; end of _SPI_Ethernet_setRxReadAddress
_SPI_Ethernet_doDNS:
;__Lib_EthEnc28j60.c, 2089 :: 		
0x1980	0xB086    SUB	SP, SP, #24
0x1982	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_EthEnc28j60.c, 2096 :: 		
0x1986	0xF000F937  BL	_SPI_Ethernet_getByte+0
;__Lib_EthEnc28j60.c, 2097 :: 		
0x198A	0xF000F935  BL	_SPI_Ethernet_getByte+0
;__Lib_EthEnc28j60.c, 2102 :: 		
0x198E	0xA801    ADD	R0, SP, #4
0x1990	0x9005    STR	R0, [SP, #20]
0x1992	0x1C40    ADDS	R0, R0, #1
0x1994	0x9004    STR	R0, [SP, #16]
0x1996	0xF000F92F  BL	_SPI_Ethernet_getByte+0
0x199A	0x9904    LDR	R1, [SP, #16]
0x199C	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 2103 :: 		
0x199E	0x9805    LDR	R0, [SP, #20]
0x19A0	0x9004    STR	R0, [SP, #16]
0x19A2	0xF000F929  BL	_SPI_Ethernet_getByte+0
0x19A6	0x9904    LDR	R1, [SP, #16]
0x19A8	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 2108 :: 		
0x19AA	0xF10D0006  ADD	R0, SP, #6
0x19AE	0x9005    STR	R0, [SP, #20]
0x19B0	0x1C40    ADDS	R0, R0, #1
0x19B2	0x9004    STR	R0, [SP, #16]
0x19B4	0xF000F920  BL	_SPI_Ethernet_getByte+0
0x19B8	0x9904    LDR	R1, [SP, #16]
0x19BA	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 2109 :: 		
0x19BC	0x9805    LDR	R0, [SP, #20]
0x19BE	0x9004    STR	R0, [SP, #16]
0x19C0	0xF000F91A  BL	_SPI_Ethernet_getByte+0
0x19C4	0x9904    LDR	R1, [SP, #16]
0x19C6	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 2114 :: 		
0x19C8	0xA802    ADD	R0, SP, #8
0x19CA	0x9005    STR	R0, [SP, #20]
0x19CC	0x1C40    ADDS	R0, R0, #1
0x19CE	0x9004    STR	R0, [SP, #16]
0x19D0	0xF000F912  BL	_SPI_Ethernet_getByte+0
0x19D4	0x9904    LDR	R1, [SP, #16]
0x19D6	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 2115 :: 		
0x19D8	0x9805    LDR	R0, [SP, #20]
0x19DA	0x9004    STR	R0, [SP, #16]
0x19DC	0xF000F90C  BL	_SPI_Ethernet_getByte+0
0x19E0	0x9904    LDR	R1, [SP, #16]
0x19E2	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 2120 :: 		
0x19E4	0xF000F908  BL	_SPI_Ethernet_getByte+0
;__Lib_EthEnc28j60.c, 2121 :: 		
0x19E8	0xF000F906  BL	_SPI_Ethernet_getByte+0
;__Lib_EthEnc28j60.c, 2126 :: 		
0x19EC	0xF000F904  BL	_SPI_Ethernet_getByte+0
;__Lib_EthEnc28j60.c, 2127 :: 		
0x19F0	0xF000F902  BL	_SPI_Ethernet_getByte+0
;__Lib_EthEnc28j60.c, 2130 :: 		
L_SPI_Ethernet_doDNS184:
0x19F4	0xF8BD1006  LDRH	R1, [SP, #6]
0x19F8	0xF8BD0006  LDRH	R0, [SP, #6]
0x19FC	0x1E40    SUBS	R0, R0, #1
0x19FE	0xF8AD0006  STRH	R0, [SP, #6]
0x1A02	0xB161    CBZ	R1, L_SPI_Ethernet_doDNS185
;__Lib_EthEnc28j60.c, 2133 :: 		
L_SPI_Ethernet_doDNS186:
0x1A04	0xF000F8F8  BL	_SPI_Ethernet_getByte+0
0x1A08	0xB100    CBZ	R0, L_SPI_Ethernet_doDNS187
0x1A0A	0xE7FB    B	L_SPI_Ethernet_doDNS186
L_SPI_Ethernet_doDNS187:
;__Lib_EthEnc28j60.c, 2136 :: 		
0x1A0C	0xF000F8F4  BL	_SPI_Ethernet_getByte+0
;__Lib_EthEnc28j60.c, 2137 :: 		
0x1A10	0xF000F8F2  BL	_SPI_Ethernet_getByte+0
;__Lib_EthEnc28j60.c, 2138 :: 		
0x1A14	0xF000F8F0  BL	_SPI_Ethernet_getByte+0
;__Lib_EthEnc28j60.c, 2139 :: 		
0x1A18	0xF000F8EE  BL	_SPI_Ethernet_getByte+0
;__Lib_EthEnc28j60.c, 2140 :: 		
0x1A1C	0xE7EA    B	L_SPI_Ethernet_doDNS184
L_SPI_Ethernet_doDNS185:
;__Lib_EthEnc28j60.c, 2143 :: 		
L_SPI_Ethernet_doDNS188:
0x1A1E	0xF8BD1008  LDRH	R1, [SP, #8]
0x1A22	0xF8BD0008  LDRH	R0, [SP, #8]
0x1A26	0x1E40    SUBS	R0, R0, #1
0x1A28	0xF8AD0008  STRH	R0, [SP, #8]
0x1A2C	0x2900    CMP	R1, #0
0x1A2E	0xD04D    BEQ	L_SPI_Ethernet_doDNS189
;__Lib_EthEnc28j60.c, 2146 :: 		
0x1A30	0xF000F8E2  BL	_SPI_Ethernet_getByte+0
;__Lib_EthEnc28j60.c, 2147 :: 		
0x1A34	0xF000F8E0  BL	_SPI_Ethernet_getByte+0
;__Lib_EthEnc28j60.c, 2150 :: 		
0x1A38	0xA803    ADD	R0, SP, #12
0x1A3A	0x9005    STR	R0, [SP, #20]
0x1A3C	0x1C40    ADDS	R0, R0, #1
0x1A3E	0x9004    STR	R0, [SP, #16]
0x1A40	0xF000F8DA  BL	_SPI_Ethernet_getByte+0
0x1A44	0x9904    LDR	R1, [SP, #16]
0x1A46	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 2151 :: 		
0x1A48	0x9805    LDR	R0, [SP, #20]
0x1A4A	0x9004    STR	R0, [SP, #16]
0x1A4C	0xF000F8D4  BL	_SPI_Ethernet_getByte+0
0x1A50	0x9904    LDR	R1, [SP, #16]
0x1A52	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 2154 :: 		
0x1A54	0xF000F8D0  BL	_SPI_Ethernet_getByte+0
;__Lib_EthEnc28j60.c, 2155 :: 		
0x1A58	0xF000F8CE  BL	_SPI_Ethernet_getByte+0
;__Lib_EthEnc28j60.c, 2156 :: 		
0x1A5C	0xF000F8CC  BL	_SPI_Ethernet_getByte+0
;__Lib_EthEnc28j60.c, 2157 :: 		
0x1A60	0xF000F8CA  BL	_SPI_Ethernet_getByte+0
;__Lib_EthEnc28j60.c, 2158 :: 		
0x1A64	0xF000F8C8  BL	_SPI_Ethernet_getByte+0
;__Lib_EthEnc28j60.c, 2159 :: 		
0x1A68	0xF000F8C6  BL	_SPI_Ethernet_getByte+0
;__Lib_EthEnc28j60.c, 2162 :: 		
0x1A6C	0xF10D000A  ADD	R0, SP, #10
0x1A70	0x9005    STR	R0, [SP, #20]
0x1A72	0x1C40    ADDS	R0, R0, #1
0x1A74	0x9004    STR	R0, [SP, #16]
0x1A76	0xF000F8BF  BL	_SPI_Ethernet_getByte+0
0x1A7A	0x9904    LDR	R1, [SP, #16]
0x1A7C	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 2163 :: 		
0x1A7E	0x9805    LDR	R0, [SP, #20]
0x1A80	0x9004    STR	R0, [SP, #16]
0x1A82	0xF000F8B9  BL	_SPI_Ethernet_getByte+0
0x1A86	0x9904    LDR	R1, [SP, #16]
0x1A88	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 2165 :: 		
0x1A8A	0xF8BD000C  LDRH	R0, [SP, #12]
0x1A8E	0x2801    CMP	R0, #1
0x1A90	0xD110    BNE	L_SPI_Ethernet_doDNS190
;__Lib_EthEnc28j60.c, 2168 :: 		
0x1A92	0xF000F8B1  BL	_SPI_Ethernet_getByte+0
0x1A96	0x490F    LDR	R1, [PC, #60]
0x1A98	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 2169 :: 		
0x1A9A	0xF000F8AD  BL	_SPI_Ethernet_getByte+0
0x1A9E	0x490E    LDR	R1, [PC, #56]
0x1AA0	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 2170 :: 		
0x1AA2	0xF000F8A9  BL	_SPI_Ethernet_getByte+0
0x1AA6	0x490D    LDR	R1, [PC, #52]
0x1AA8	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 2171 :: 		
0x1AAA	0xF000F8A5  BL	_SPI_Ethernet_getByte+0
0x1AAE	0x490C    LDR	R1, [PC, #48]
0x1AB0	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 2172 :: 		
0x1AB2	0xE00B    B	L_SPI_Ethernet_doDNS189
;__Lib_EthEnc28j60.c, 2173 :: 		
L_SPI_Ethernet_doDNS190:
;__Lib_EthEnc28j60.c, 2177 :: 		
L_SPI_Ethernet_doDNS192:
0x1AB4	0xF8BD100A  LDRH	R1, [SP, #10]
0x1AB8	0xF8BD000A  LDRH	R0, [SP, #10]
0x1ABC	0x1E40    SUBS	R0, R0, #1
0x1ABE	0xF8AD000A  STRH	R0, [SP, #10]
0x1AC2	0xB111    CBZ	R1, L_SPI_Ethernet_doDNS193
;__Lib_EthEnc28j60.c, 2179 :: 		
0x1AC4	0xF000F898  BL	_SPI_Ethernet_getByte+0
;__Lib_EthEnc28j60.c, 2180 :: 		
0x1AC8	0xE7F4    B	L_SPI_Ethernet_doDNS192
L_SPI_Ethernet_doDNS193:
;__Lib_EthEnc28j60.c, 2182 :: 		
0x1ACA	0xE7A8    B	L_SPI_Ethernet_doDNS188
L_SPI_Ethernet_doDNS189:
;__Lib_EthEnc28j60.c, 2183 :: 		
L_end_SPI_Ethernet_doDNS:
0x1ACC	0xF8DDE000  LDR	LR, [SP, #0]
0x1AD0	0xB006    ADD	SP, SP, #24
0x1AD2	0x4770    BX	LR
0x1AD4	0x00922000  	_SPI_Ethernet_rmtIpAddr+0
0x1AD8	0x00932000  	_SPI_Ethernet_rmtIpAddr+1
0x1ADC	0x00942000  	_SPI_Ethernet_rmtIpAddr+2
0x1AE0	0x00952000  	_SPI_Ethernet_rmtIpAddr+3
; end of _SPI_Ethernet_doDNS
_SPI_Ethernet_doDHCP:
;__Lib_EthEnc28j60.c, 1624 :: 		
0x1594	0xB081    SUB	SP, SP, #4
0x1596	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_EthEnc28j60.c, 1628 :: 		
0x159A	0xE064    B	L_SPI_Ethernet_doDHCP99
;__Lib_EthEnc28j60.c, 1642 :: 		
L_SPI_Ethernet_doDHCP101:
;__Lib_EthEnc28j60.c, 1653 :: 		
0x159C	0x2204    MOVS	R2, #4
0x159E	0xB212    SXTH	R2, R2
0x15A0	0x2100    MOVS	R1, #0
0x15A2	0x483E    LDR	R0, [PC, #248]
0x15A4	0xF001FA24  BL	_memset+0
;__Lib_EthEnc28j60.c, 1655 :: 		
0x15A8	0x2100    MOVS	R1, #0
0x15AA	0x2001    MOVS	R0, #1
0x15AC	0xF7FFFAE8  BL	_SPI_Ethernet_DHCPmsg+0
;__Lib_EthEnc28j60.c, 1657 :: 		
0x15B0	0x483B    LDR	R0, [PC, #236]
0x15B2	0x6801    LDR	R1, [R0, #0]
0x15B4	0x483B    LDR	R0, [PC, #236]
0x15B6	0x6001    STR	R1, [R0, #0]
;__Lib_EthEnc28j60.c, 1658 :: 		
0x15B8	0x2103    MOVS	R1, #3
0x15BA	0x483B    LDR	R0, [PC, #236]
0x15BC	0x8001    STRH	R1, [R0, #0]
;__Lib_EthEnc28j60.c, 1661 :: 		
0x15BE	0xE069    B	L_SPI_Ethernet_doDHCP100
;__Lib_EthEnc28j60.c, 1663 :: 		
L_SPI_Ethernet_doDHCP102:
;__Lib_EthEnc28j60.c, 1664 :: 		
0x15C0	0x4838    LDR	R0, [PC, #224]
0x15C2	0x6800    LDR	R0, [R0, #0]
0x15C4	0x1D41    ADDS	R1, R0, #5
0x15C6	0x4836    LDR	R0, [PC, #216]
0x15C8	0x6800    LDR	R0, [R0, #0]
0x15CA	0x4288    CMP	R0, R1
0x15CC	0xD902    BLS	L_SPI_Ethernet_doDHCP103
;__Lib_EthEnc28j60.c, 1666 :: 		
0x15CE	0x2102    MOVS	R1, #2
0x15D0	0x4835    LDR	R0, [PC, #212]
0x15D2	0x8001    STRH	R1, [R0, #0]
;__Lib_EthEnc28j60.c, 1668 :: 		
L_SPI_Ethernet_doDHCP103:
;__Lib_EthEnc28j60.c, 1670 :: 		
0x15D4	0xF7FFF8FC  BL	_SPI_Ethernet_DHCPReceive+0
0x15D8	0x2802    CMP	R0, #2
0x15DA	0xD103    BNE	L_SPI_Ethernet_doDHCP104
;__Lib_EthEnc28j60.c, 1672 :: 		
0x15DC	0x2104    MOVS	R1, #4
0x15DE	0x4832    LDR	R0, [PC, #200]
0x15E0	0x8001    STRH	R1, [R0, #0]
;__Lib_EthEnc28j60.c, 1673 :: 		
0x15E2	0xE000    B	L_SPI_Ethernet_doDHCP105
L_SPI_Ethernet_doDHCP104:
;__Lib_EthEnc28j60.c, 1676 :: 		
0x15E4	0xE056    B	L_SPI_Ethernet_doDHCP100
;__Lib_EthEnc28j60.c, 1677 :: 		
L_SPI_Ethernet_doDHCP105:
;__Lib_EthEnc28j60.c, 1679 :: 		
L_SPI_Ethernet_doDHCP106:
;__Lib_EthEnc28j60.c, 1681 :: 		
0x15E6	0x4831    LDR	R0, [PC, #196]
0x15E8	0x8800    LDRH	R0, [R0, #0]
0x15EA	0xB2C1    UXTB	R1, R0
0x15EC	0x2003    MOVS	R0, #3
0x15EE	0xF7FFFAC7  BL	_SPI_Ethernet_DHCPmsg+0
;__Lib_EthEnc28j60.c, 1683 :: 		
0x15F2	0x482B    LDR	R0, [PC, #172]
0x15F4	0x6801    LDR	R1, [R0, #0]
0x15F6	0x482B    LDR	R0, [PC, #172]
0x15F8	0x6001    STR	R1, [R0, #0]
;__Lib_EthEnc28j60.c, 1684 :: 		
0x15FA	0x2105    MOVS	R1, #5
0x15FC	0x482A    LDR	R0, [PC, #168]
0x15FE	0x8001    STRH	R1, [R0, #0]
;__Lib_EthEnc28j60.c, 1687 :: 		
0x1600	0xE048    B	L_SPI_Ethernet_doDHCP100
;__Lib_EthEnc28j60.c, 1689 :: 		
L_SPI_Ethernet_doDHCP107:
;__Lib_EthEnc28j60.c, 1691 :: 		
0x1602	0xF7FFF8E5  BL	_SPI_Ethernet_DHCPReceive+0
; DHCPRecvReturnValue start address is: 4 (R1)
0x1606	0xB281    UXTH	R1, R0
;__Lib_EthEnc28j60.c, 1692 :: 		
0x1608	0x2806    CMP	R0, #6
0x160A	0xD103    BNE	L_SPI_Ethernet_doDHCP108
; DHCPRecvReturnValue end address is: 4 (R1)
;__Lib_EthEnc28j60.c, 1695 :: 		
0x160C	0x2104    MOVS	R1, #4
0x160E	0x4826    LDR	R0, [PC, #152]
0x1610	0x8001    STRH	R1, [R0, #0]
;__Lib_EthEnc28j60.c, 1696 :: 		
0x1612	0xE017    B	L_SPI_Ethernet_doDHCP109
L_SPI_Ethernet_doDHCP108:
;__Lib_EthEnc28j60.c, 1697 :: 		
; DHCPRecvReturnValue start address is: 4 (R1)
0x1614	0x2905    CMP	R1, #5
0x1616	0xD115    BNE	L_SPI_Ethernet_doDHCP110
; DHCPRecvReturnValue end address is: 4 (R1)
;__Lib_EthEnc28j60.c, 1706 :: 		
0x1618	0x4821    LDR	R0, [PC, #132]
0x161A	0x6801    LDR	R1, [R0, #0]
0x161C	0x4821    LDR	R0, [PC, #132]
0x161E	0x6001    STR	R1, [R0, #0]
;__Lib_EthEnc28j60.c, 1707 :: 		
0x1620	0x2106    MOVS	R1, #6
0x1622	0x4821    LDR	R0, [PC, #132]
0x1624	0x8001    STRH	R1, [R0, #0]
;__Lib_EthEnc28j60.c, 1709 :: 		
0x1626	0x2204    MOVS	R2, #4
0x1628	0xB212    SXTH	R2, R2
0x162A	0x4921    LDR	R1, [PC, #132]
0x162C	0x481B    LDR	R0, [PC, #108]
0x162E	0xF001FDC3  BL	_memcpy+0
;__Lib_EthEnc28j60.c, 1710 :: 		
0x1632	0x4A20    LDR	R2, [PC, #128]
0x1634	0x4920    LDR	R1, [PC, #128]
0x1636	0x4821    LDR	R0, [PC, #132]
0x1638	0xF7FFFA50  BL	_SPI_Ethernet_confNetwork+0
;__Lib_EthEnc28j60.c, 1712 :: 		
0x163C	0x2100    MOVS	R1, #0
0x163E	0x481B    LDR	R0, [PC, #108]
0x1640	0x8001    STRH	R1, [R0, #0]
;__Lib_EthEnc28j60.c, 1714 :: 		
0x1642	0xE027    B	L_end_SPI_Ethernet_doDHCP
;__Lib_EthEnc28j60.c, 1715 :: 		
L_SPI_Ethernet_doDHCP110:
L_SPI_Ethernet_doDHCP109:
;__Lib_EthEnc28j60.c, 1717 :: 		
0x1644	0xE026    B	L_SPI_Ethernet_doDHCP100
;__Lib_EthEnc28j60.c, 1719 :: 		
L_SPI_Ethernet_doDHCP111:
;__Lib_EthEnc28j60.c, 1724 :: 		
0x1646	0x4817    LDR	R0, [PC, #92]
0x1648	0x6800    LDR	R0, [R0, #0]
0x164A	0x1C41    ADDS	R1, R0, #1
0x164C	0x4814    LDR	R0, [PC, #80]
0x164E	0x6800    LDR	R0, [R0, #0]
0x1650	0x4288    CMP	R0, R1
0x1652	0xD307    BCC	L_SPI_Ethernet_doDHCP112
;__Lib_EthEnc28j60.c, 1726 :: 		
0x1654	0x491A    LDR	R1, [PC, #104]
0x1656	0x6808    LDR	R0, [R1, #0]
0x1658	0x1E40    SUBS	R0, R0, #1
0x165A	0x6008    STR	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 1735 :: 		
0x165C	0x4810    LDR	R0, [PC, #64]
0x165E	0x6801    LDR	R1, [R0, #0]
0x1660	0x4810    LDR	R0, [PC, #64]
0x1662	0x6001    STR	R1, [R0, #0]
;__Lib_EthEnc28j60.c, 1736 :: 		
L_SPI_Ethernet_doDHCP112:
;__Lib_EthEnc28j60.c, 1737 :: 		
0x1664	0xE016    B	L_SPI_Ethernet_doDHCP100
;__Lib_EthEnc28j60.c, 1738 :: 		
L_SPI_Ethernet_doDHCP99:
0x1666	0x4810    LDR	R0, [PC, #64]
0x1668	0x8800    LDRH	R0, [R0, #0]
0x166A	0x2802    CMP	R0, #2
0x166C	0xF43FAF96  BEQ	L_SPI_Ethernet_doDHCP101
0x1670	0x480D    LDR	R0, [PC, #52]
0x1672	0x8800    LDRH	R0, [R0, #0]
0x1674	0x2803    CMP	R0, #3
0x1676	0xF43FAFA3  BEQ	L_SPI_Ethernet_doDHCP102
0x167A	0x480B    LDR	R0, [PC, #44]
0x167C	0x8800    LDRH	R0, [R0, #0]
0x167E	0x2804    CMP	R0, #4
0x1680	0xF43FAFB1  BEQ	L_SPI_Ethernet_doDHCP106
0x1684	0x4808    LDR	R0, [PC, #32]
0x1686	0x8800    LDRH	R0, [R0, #0]
0x1688	0x2805    CMP	R0, #5
0x168A	0xD0BA    BEQ	L_SPI_Ethernet_doDHCP107
0x168C	0x4806    LDR	R0, [PC, #24]
0x168E	0x8800    LDRH	R0, [R0, #0]
0x1690	0x2806    CMP	R0, #6
0x1692	0xD0D8    BEQ	L_SPI_Ethernet_doDHCP111
L_SPI_Ethernet_doDHCP100:
;__Lib_EthEnc28j60.c, 1739 :: 		
L_end_SPI_Ethernet_doDHCP:
0x1694	0xF8DDE000  LDR	LR, [SP, #0]
0x1698	0xB001    ADD	SP, SP, #4
0x169A	0x4770    BX	LR
0x169C	0x008E2000  	_SPI_Ethernet_ipAddr+0
0x16A0	0x00302000  	_SPI_Ethernet_UserTimerSec+0
0x16A4	0x01042000  	__Lib_EthEnc28j60_tSec+0
0x16A8	0x00382000  	__Lib_EthEnc28j60_smDHCPState+0
0x16AC	0x003A2000  	__Lib_EthEnc28j60_DHCPrenew+0
0x16B0	0x00E42000  	__Lib_EthEnc28j60_tmpIpAddr+0
0x16B4	0x00F02000  	__Lib_EthEnc28j60_tmpDNS+0
0x16B8	0x00EC2000  	__Lib_EthEnc28j60_tmpGW+0
0x16BC	0x00E82000  	__Lib_EthEnc28j60_tmpNetMask+0
0x16C0	0x00E02000  	__Lib_EthEnc28j60_DHCPLeaseTime+0
; end of _SPI_Ethernet_doDHCP
_SPI_Ethernet_DHCPmsg:
;__Lib_EthEnc28j60.c, 1991 :: 		
0x0B80	0xB085    SUB	SP, SP, #20
0x0B82	0xF8CDE000  STR	LR, [SP, #0]
0x0B86	0xF88D000C  STRB	R0, [SP, #12]
0x0B8A	0xF88D1010  STRB	R1, [SP, #16]
;__Lib_EthEnc28j60.c, 1997 :: 		
0x0B8E	0x22F9    MOVS	R2, #249
0x0B90	0xF8AD2008  STRH	R2, [SP, #8]
;__Lib_EthEnc28j60.c, 1999 :: 		
0x0B94	0xF64111D9  MOVW	R1, #6617
0x0B98	0x2002    MOVS	R0, #2
0x0B9A	0xF002FC47  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 2006 :: 		
0x0B9E	0x210C    MOVS	R1, #12
0x0BA0	0x484A    LDR	R0, [PC, #296]
0x0BA2	0xF7FFFCD9  BL	_SPI_Ethernet_putConstBytes+0
;__Lib_EthEnc28j60.c, 2009 :: 		
0x0BA6	0xF89D200C  LDRB	R2, [SP, #12]
0x0BAA	0x2A03    CMP	R2, #3
0x0BAC	0xD107    BNE	L__SPI_Ethernet_DHCPmsg299
0x0BAE	0xF89D2010  LDRB	R2, [SP, #16]
0x0BB2	0xB122    CBZ	R2, L__SPI_Ethernet_DHCPmsg298
L__SPI_Ethernet_DHCPmsg297:
;__Lib_EthEnc28j60.c, 2010 :: 		
0x0BB4	0x2104    MOVS	R1, #4
0x0BB6	0x4846    LDR	R0, [PC, #280]
0x0BB8	0xF7FFFD02  BL	_SPI_Ethernet_putBytes+0
0x0BBC	0xE00E    B	L_SPI_Ethernet_DHCPmsg165
;__Lib_EthEnc28j60.c, 2009 :: 		
L__SPI_Ethernet_DHCPmsg299:
L__SPI_Ethernet_DHCPmsg298:
;__Lib_EthEnc28j60.c, 2012 :: 		
; i start address is: 16 (R4)
0x0BBE	0x2400    MOVS	R4, #0
; i end address is: 16 (R4)
0x0BC0	0xB2A0    UXTH	R0, R4
L_SPI_Ethernet_DHCPmsg166:
; i start address is: 0 (R0)
0x0BC2	0x2804    CMP	R0, #4
0x0BC4	0xD20A    BCS	L_SPI_Ethernet_DHCPmsg167
;__Lib_EthEnc28j60.c, 2014 :: 		
0x0BC6	0xF8AD0004  STRH	R0, [SP, #4]
0x0BCA	0x2000    MOVS	R0, #0
0x0BCC	0xF000FB86  BL	_SPI_Ethernet_putByte+0
0x0BD0	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_EthEnc28j60.c, 2012 :: 		
0x0BD4	0x1C44    ADDS	R4, R0, #1
0x0BD6	0xB2A4    UXTH	R4, R4
; i end address is: 0 (R0)
; i start address is: 16 (R4)
;__Lib_EthEnc28j60.c, 2015 :: 		
0x0BD8	0xB2A0    UXTH	R0, R4
; i end address is: 16 (R4)
0x0BDA	0xE7F2    B	L_SPI_Ethernet_DHCPmsg166
L_SPI_Ethernet_DHCPmsg167:
L_SPI_Ethernet_DHCPmsg165:
;__Lib_EthEnc28j60.c, 2017 :: 		
; i start address is: 16 (R4)
0x0BDC	0x2400    MOVS	R4, #0
; i end address is: 16 (R4)
0x0BDE	0xB2A0    UXTH	R0, R4
L_SPI_Ethernet_DHCPmsg169:
; i start address is: 0 (R0)
0x0BE0	0x280C    CMP	R0, #12
0x0BE2	0xD20A    BCS	L_SPI_Ethernet_DHCPmsg170
;__Lib_EthEnc28j60.c, 2019 :: 		
0x0BE4	0xF8AD0004  STRH	R0, [SP, #4]
0x0BE8	0x2000    MOVS	R0, #0
0x0BEA	0xF000FB77  BL	_SPI_Ethernet_putByte+0
0x0BEE	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_EthEnc28j60.c, 2017 :: 		
0x0BF2	0x1C44    ADDS	R4, R0, #1
0x0BF4	0xB2A4    UXTH	R4, R4
; i end address is: 0 (R0)
; i start address is: 16 (R4)
;__Lib_EthEnc28j60.c, 2020 :: 		
0x0BF6	0xB2A0    UXTH	R0, R4
; i end address is: 16 (R4)
0x0BF8	0xE7F2    B	L_SPI_Ethernet_DHCPmsg169
L_SPI_Ethernet_DHCPmsg170:
;__Lib_EthEnc28j60.c, 2027 :: 		
0x0BFA	0x2106    MOVS	R1, #6
0x0BFC	0x4835    LDR	R0, [PC, #212]
0x0BFE	0xF7FFFCDF  BL	_SPI_Ethernet_putBytes+0
;__Lib_EthEnc28j60.c, 2031 :: 		
; i start address is: 16 (R4)
0x0C02	0x2400    MOVS	R4, #0
; i end address is: 16 (R4)
0x0C04	0xB2A0    UXTH	R0, R4
L_SPI_Ethernet_DHCPmsg172:
; i start address is: 0 (R0)
0x0C06	0x28CA    CMP	R0, #202
0x0C08	0xD20A    BCS	L_SPI_Ethernet_DHCPmsg173
;__Lib_EthEnc28j60.c, 2033 :: 		
0x0C0A	0xF8AD0004  STRH	R0, [SP, #4]
0x0C0E	0x2000    MOVS	R0, #0
0x0C10	0xF000FB64  BL	_SPI_Ethernet_putByte+0
0x0C14	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_EthEnc28j60.c, 2031 :: 		
0x0C18	0x1C42    ADDS	R2, R0, #1
; i end address is: 0 (R0)
; i start address is: 16 (R4)
0x0C1A	0xB294    UXTH	R4, R2
;__Lib_EthEnc28j60.c, 2034 :: 		
0x0C1C	0xB2A0    UXTH	R0, R4
; i end address is: 16 (R4)
0x0C1E	0xE7F2    B	L_SPI_Ethernet_DHCPmsg172
L_SPI_Ethernet_DHCPmsg173:
;__Lib_EthEnc28j60.c, 2041 :: 		
0x0C20	0x2106    MOVS	R1, #6
0x0C22	0x482D    LDR	R0, [PC, #180]
0x0C24	0xF7FFFC98  BL	_SPI_Ethernet_putConstBytes+0
;__Lib_EthEnc28j60.c, 2044 :: 		
0x0C28	0xF89D000C  LDRB	R0, [SP, #12]
0x0C2C	0xF000FB56  BL	_SPI_Ethernet_putByte+0
;__Lib_EthEnc28j60.c, 2046 :: 		
0x0C30	0xF89D200C  LDRB	R2, [SP, #12]
0x0C34	0x2A03    CMP	R2, #3
0x0C36	0xD111    BNE	L__SPI_Ethernet_DHCPmsg301
0x0C38	0xF89D2010  LDRB	R2, [SP, #16]
0x0C3C	0xB972    CBNZ	R2, L__SPI_Ethernet_DHCPmsg300
L__SPI_Ethernet_DHCPmsg296:
;__Lib_EthEnc28j60.c, 2049 :: 		
0x0C3E	0x2036    MOVS	R0, #54
0x0C40	0xF000FB4C  BL	_SPI_Ethernet_putByte+0
;__Lib_EthEnc28j60.c, 2050 :: 		
0x0C44	0x2004    MOVS	R0, #4
0x0C46	0xF000FB49  BL	_SPI_Ethernet_putByte+0
;__Lib_EthEnc28j60.c, 2056 :: 		
0x0C4A	0x2104    MOVS	R1, #4
0x0C4C	0x4823    LDR	R0, [PC, #140]
0x0C4E	0xF7FFFCB7  BL	_SPI_Ethernet_putBytes+0
;__Lib_EthEnc28j60.c, 2057 :: 		
0x0C52	0xF8BD2008  LDRH	R2, [SP, #8]
0x0C56	0x1D92    ADDS	R2, R2, #6
0x0C58	0xF8AD2008  STRH	R2, [SP, #8]
;__Lib_EthEnc28j60.c, 2046 :: 		
L__SPI_Ethernet_DHCPmsg301:
L__SPI_Ethernet_DHCPmsg300:
;__Lib_EthEnc28j60.c, 2065 :: 		
0x0C5C	0x2105    MOVS	R1, #5
0x0C5E	0x4820    LDR	R0, [PC, #128]
0x0C60	0xF7FFFC7A  BL	_SPI_Ethernet_putConstBytes+0
;__Lib_EthEnc28j60.c, 2067 :: 		
0x0C64	0xF89D200C  LDRB	R2, [SP, #12]
0x0C68	0x2A03    CMP	R2, #3
0x0C6A	0xD11E    BNE	L__SPI_Ethernet_DHCPmsg303
0x0C6C	0xF89D2010  LDRB	R2, [SP, #16]
0x0C70	0xB9DA    CBNZ	R2, L__SPI_Ethernet_DHCPmsg302
L__SPI_Ethernet_DHCPmsg295:
;__Lib_EthEnc28j60.c, 2070 :: 		
0x0C72	0x2032    MOVS	R0, #50
0x0C74	0xF000FB32  BL	_SPI_Ethernet_putByte+0
;__Lib_EthEnc28j60.c, 2071 :: 		
0x0C78	0x2004    MOVS	R0, #4
0x0C7A	0xF000FB2F  BL	_SPI_Ethernet_putByte+0
;__Lib_EthEnc28j60.c, 2072 :: 		
; i start address is: 0 (R0)
0x0C7E	0x2000    MOVS	R0, #0
; i end address is: 0 (R0)
L_SPI_Ethernet_DHCPmsg181:
; i start address is: 0 (R0)
0x0C80	0x2804    CMP	R0, #4
0x0C82	0xD20D    BCS	L_SPI_Ethernet_DHCPmsg182
;__Lib_EthEnc28j60.c, 2074 :: 		
0x0C84	0x4A12    LDR	R2, [PC, #72]
0x0C86	0x1812    ADDS	R2, R2, R0
0x0C88	0x7812    LDRB	R2, [R2, #0]
0x0C8A	0xF8AD0004  STRH	R0, [SP, #4]
0x0C8E	0xB2D0    UXTB	R0, R2
0x0C90	0xF000FB24  BL	_SPI_Ethernet_putByte+0
0x0C94	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_EthEnc28j60.c, 2072 :: 		
0x0C98	0x1C42    ADDS	R2, R0, #1
; i end address is: 0 (R0)
; i start address is: 4 (R1)
0x0C9A	0xB291    UXTH	R1, R2
;__Lib_EthEnc28j60.c, 2075 :: 		
0x0C9C	0xB288    UXTH	R0, R1
; i end address is: 4 (R1)
0x0C9E	0xE7EF    B	L_SPI_Ethernet_DHCPmsg181
L_SPI_Ethernet_DHCPmsg182:
;__Lib_EthEnc28j60.c, 2076 :: 		
0x0CA0	0xF8BD2008  LDRH	R2, [SP, #8]
0x0CA4	0x1D92    ADDS	R2, R2, #6
0x0CA6	0xF8AD2008  STRH	R2, [SP, #8]
;__Lib_EthEnc28j60.c, 2067 :: 		
L__SPI_Ethernet_DHCPmsg303:
L__SPI_Ethernet_DHCPmsg302:
;__Lib_EthEnc28j60.c, 2080 :: 		
0x0CAA	0x20FF    MOVS	R0, #255
0x0CAC	0xF000FB16  BL	_SPI_Ethernet_putByte+0
;__Lib_EthEnc28j60.c, 2083 :: 		
0x0CB0	0xF8BD2008  LDRH	R2, [SP, #8]
0x0CB4	0xB404    PUSH	(R2)
0x0CB6	0x2343    MOVS	R3, #67
0x0CB8	0x2244    MOVS	R2, #68
0x0CBA	0x490A    LDR	R1, [PC, #40]
0x0CBC	0x4809    LDR	R0, [PC, #36]
0x0CBE	0xF7FFFCB3  BL	_SPI_Ethernet_sendUDP2+0
0x0CC2	0xB001    ADD	SP, SP, #4
;__Lib_EthEnc28j60.c, 2084 :: 		
L_end_SPI_Ethernet_DHCPmsg:
0x0CC4	0xF8DDE000  LDR	LR, [SP, #0]
0x0CC8	0xB005    ADD	SP, SP, #20
0x0CCA	0x4770    BX	LR
0x0CCC	0x47E10000  	__Lib_EthEnc28j60_dhcp_pkt_1+0
0x0CD0	0x00E42000  	__Lib_EthEnc28j60_tmpIpAddr+0
0x0CD4	0x00982000  	_SPI_Ethernet_macAddr+0
0x0CD8	0x480C0000  	__Lib_EthEnc28j60_dhcp_pkt_2+0
0x0CDC	0x00F42000  	__Lib_EthEnc28j60_DHCPServerID+0
0x0CE0	0x48120000  	__Lib_EthEnc28j60_dhcp_pkt_3+0
0x0CE4	0x002A2000  	_SPI_Ethernet_ff+0
; end of _SPI_Ethernet_DHCPmsg
_SPI_Ethernet_putConstBytes:
;__Lib_EthEnc28j60.c, 2713 :: 		
0x0558	0xB083    SUB	SP, SP, #12
0x055A	0xF8CDE000  STR	LR, [SP, #0]
0x055E	0x9001    STR	R0, [SP, #4]
0x0560	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_EthEnc28j60.c, 2715 :: 		
0x0564	0x2300    MOVS	R3, #0
0x0566	0xB25B    SXTB	R3, R3
0x0568	0x4A13    LDR	R2, [PC, #76]
0x056A	0x6013    STR	R3, [R2, #0]
;__Lib_EthEnc28j60.c, 2716 :: 		
0x056C	0x207A    MOVS	R0, #122
0x056E	0x4C13    LDR	R4, [PC, #76]
0x0570	0x6824    LDR	R4, [R4, #0]
0x0572	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 2717 :: 		
L_SPI_Ethernet_putConstBytes260:
0x0574	0xF8BD3008  LDRH	R3, [SP, #8]
0x0578	0xF8BD2008  LDRH	R2, [SP, #8]
0x057C	0x1E52    SUBS	R2, R2, #1
0x057E	0xF8AD2008  STRH	R2, [SP, #8]
0x0582	0xB153    CBZ	R3, L_SPI_Ethernet_putConstBytes261
;__Lib_EthEnc28j60.c, 2719 :: 		
0x0584	0x9A01    LDR	R2, [SP, #4]
0x0586	0x7812    LDRB	R2, [R2, #0]
0x0588	0xB2D4    UXTB	R4, R2
0x058A	0xB2A0    UXTH	R0, R4
0x058C	0x4C0B    LDR	R4, [PC, #44]
0x058E	0x6824    LDR	R4, [R4, #0]
0x0590	0x47A0    BLX	R4
0x0592	0x9A01    LDR	R2, [SP, #4]
0x0594	0x1C52    ADDS	R2, R2, #1
0x0596	0x9201    STR	R2, [SP, #4]
;__Lib_EthEnc28j60.c, 2720 :: 		
0x0598	0xE7EC    B	L_SPI_Ethernet_putConstBytes260
L_SPI_Ethernet_putConstBytes261:
;__Lib_EthEnc28j60.c, 2721 :: 		
0x059A	0xF001F9D1  BL	_Delay_1us+0
0x059E	0xF001F9CF  BL	_Delay_1us+0
0x05A2	0xF001F9CD  BL	_Delay_1us+0
0x05A6	0x2301    MOVS	R3, #1
0x05A8	0xB25B    SXTB	R3, R3
0x05AA	0x4A03    LDR	R2, [PC, #12]
0x05AC	0x6013    STR	R3, [R2, #0]
;__Lib_EthEnc28j60.c, 2722 :: 		
L_end_SPI_Ethernet_putConstBytes:
0x05AE	0xF8DDE000  LDR	LR, [SP, #0]
0x05B2	0xB003    ADD	SP, SP, #12
0x05B4	0x4770    BX	LR
0x05B6	0xBF00    NOP
0x05B8	0x02A04242  	SPI_Ethernet_CS+0
0x05BC	0x00842000  	_SPI_Rd_Ptr+0
; end of _SPI_Ethernet_putConstBytes
_SPI_Ethernet_putBytes:
;__Lib_EthEnc28j60.c, 2691 :: 		
0x05C0	0xB083    SUB	SP, SP, #12
0x05C2	0xF8CDE000  STR	LR, [SP, #0]
0x05C6	0x9001    STR	R0, [SP, #4]
0x05C8	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_EthEnc28j60.c, 2693 :: 		
0x05CC	0x2300    MOVS	R3, #0
0x05CE	0xB25B    SXTB	R3, R3
0x05D0	0x4A13    LDR	R2, [PC, #76]
0x05D2	0x6013    STR	R3, [R2, #0]
;__Lib_EthEnc28j60.c, 2694 :: 		
0x05D4	0x207A    MOVS	R0, #122
0x05D6	0x4C13    LDR	R4, [PC, #76]
0x05D8	0x6824    LDR	R4, [R4, #0]
0x05DA	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 2695 :: 		
L_SPI_Ethernet_putBytes258:
0x05DC	0xF8BD3008  LDRH	R3, [SP, #8]
0x05E0	0xF8BD2008  LDRH	R2, [SP, #8]
0x05E4	0x1E52    SUBS	R2, R2, #1
0x05E6	0xF8AD2008  STRH	R2, [SP, #8]
0x05EA	0xB153    CBZ	R3, L_SPI_Ethernet_putBytes259
;__Lib_EthEnc28j60.c, 2697 :: 		
0x05EC	0x9A01    LDR	R2, [SP, #4]
0x05EE	0x7812    LDRB	R2, [R2, #0]
0x05F0	0xB2D4    UXTB	R4, R2
0x05F2	0xB2A0    UXTH	R0, R4
0x05F4	0x4C0B    LDR	R4, [PC, #44]
0x05F6	0x6824    LDR	R4, [R4, #0]
0x05F8	0x47A0    BLX	R4
0x05FA	0x9A01    LDR	R2, [SP, #4]
0x05FC	0x1C52    ADDS	R2, R2, #1
0x05FE	0x9201    STR	R2, [SP, #4]
;__Lib_EthEnc28j60.c, 2698 :: 		
0x0600	0xE7EC    B	L_SPI_Ethernet_putBytes258
L_SPI_Ethernet_putBytes259:
;__Lib_EthEnc28j60.c, 2699 :: 		
0x0602	0xF001F99D  BL	_Delay_1us+0
0x0606	0xF001F99B  BL	_Delay_1us+0
0x060A	0xF001F999  BL	_Delay_1us+0
0x060E	0x2301    MOVS	R3, #1
0x0610	0xB25B    SXTB	R3, R3
0x0612	0x4A03    LDR	R2, [PC, #12]
0x0614	0x6013    STR	R3, [R2, #0]
;__Lib_EthEnc28j60.c, 2700 :: 		
L_end_SPI_Ethernet_putBytes:
0x0616	0xF8DDE000  LDR	LR, [SP, #0]
0x061A	0xB003    ADD	SP, SP, #12
0x061C	0x4770    BX	LR
0x061E	0xBF00    NOP
0x0620	0x02A04242  	SPI_Ethernet_CS+0
0x0624	0x00842000  	_SPI_Rd_Ptr+0
; end of _SPI_Ethernet_putBytes
_SPI_Ethernet_sendUDP2:
;__Lib_EthEnc28j60.c, 1430 :: 		
; destMac start address is: 0 (R0)
0x0628	0xB087    SUB	SP, SP, #28
0x062A	0xF8CDE000  STR	LR, [SP, #0]
0x062E	0x9102    STR	R1, [SP, #8]
0x0630	0xF8AD200C  STRH	R2, [SP, #12]
0x0634	0xF8AD3010  STRH	R3, [SP, #16]
; destMac end address is: 0 (R0)
; destMac start address is: 0 (R0)
0x0638	0xF8BD401C  LDRH	R4, [SP, #28]
0x063C	0xF8AD401C  STRH	R4, [SP, #28]
;__Lib_EthEnc28j60.c, 1439 :: 		
0x0640	0x2206    MOVS	R2, #6
0x0642	0x4601    MOV	R1, R0
; destMac end address is: 0 (R0)
0x0644	0xF64110AF  MOVW	R0, #6575
0x0648	0xF000FB4E  BL	_SPI_Ethernet_memcpy+0
;__Lib_EthEnc28j60.c, 1440 :: 		
0x064C	0x2106    MOVS	R1, #6
0x064E	0x485D    LDR	R0, [PC, #372]
0x0650	0xF7FFFFB6  BL	_SPI_Ethernet_putBytes+0
;__Lib_EthEnc28j60.c, 1441 :: 		
0x0654	0xF6400000  MOVW	R0, #2048
0x0658	0xF7FFFDEA  BL	_SPI_Ethernet_writeMemory2+0
;__Lib_EthEnc28j60.c, 1446 :: 		
0x065C	0xF8BD401C  LDRH	R4, [SP, #28]
0x0660	0x341C    ADDS	R4, #28
0x0662	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_EthEnc28j60.c, 1447 :: 		
0x0666	0xF2445000  MOVW	R0, #17664
0x066A	0xF7FFFDE1  BL	_SPI_Ethernet_writeMemory2+0
;__Lib_EthEnc28j60.c, 1448 :: 		
0x066E	0xF8BD0006  LDRH	R0, [SP, #6]
0x0672	0xF7FFFDDD  BL	_SPI_Ethernet_writeMemory2+0
;__Lib_EthEnc28j60.c, 1449 :: 		
0x0676	0x4C54    LDR	R4, [PC, #336]
0x0678	0x8824    LDRH	R4, [R4, #0]
0x067A	0xB2A0    UXTH	R0, R4
0x067C	0xF7FFFDD8  BL	_SPI_Ethernet_writeMemory2+0
0x0680	0x4D51    LDR	R5, [PC, #324]
0x0682	0x882C    LDRH	R4, [R5, #0]
0x0684	0x1C64    ADDS	R4, R4, #1
0x0686	0x802C    STRH	R4, [R5, #0]
;__Lib_EthEnc28j60.c, 1450 :: 		
0x0688	0x2000    MOVS	R0, #0
0x068A	0xF7FFFDD1  BL	_SPI_Ethernet_writeMemory2+0
;__Lib_EthEnc28j60.c, 1451 :: 		
0x068E	0xF2480011  MOVW	R0, #32785
0x0692	0xF7FFFDCD  BL	_SPI_Ethernet_writeMemory2+0
;__Lib_EthEnc28j60.c, 1452 :: 		
0x0696	0x2000    MOVS	R0, #0
0x0698	0xF7FFFDCA  BL	_SPI_Ethernet_writeMemory2+0
;__Lib_EthEnc28j60.c, 1453 :: 		
0x069C	0x2104    MOVS	R1, #4
0x069E	0x484B    LDR	R0, [PC, #300]
0x06A0	0xF7FFFF8E  BL	_SPI_Ethernet_putBytes+0
;__Lib_EthEnc28j60.c, 1454 :: 		
0x06A4	0x2104    MOVS	R1, #4
0x06A6	0x9802    LDR	R0, [SP, #8]
0x06A8	0xF7FFFF8A  BL	_SPI_Ethernet_putBytes+0
;__Lib_EthEnc28j60.c, 1459 :: 		
0x06AC	0xF8BD401C  LDRH	R4, [SP, #28]
0x06B0	0x3408    ADDS	R4, #8
0x06B2	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_EthEnc28j60.c, 1460 :: 		
0x06B6	0xF8BD000C  LDRH	R0, [SP, #12]
0x06BA	0xF7FFFDB9  BL	_SPI_Ethernet_writeMemory2+0
;__Lib_EthEnc28j60.c, 1461 :: 		
0x06BE	0xF8BD0010  LDRH	R0, [SP, #16]
0x06C2	0xF7FFFDB5  BL	_SPI_Ethernet_writeMemory2+0
;__Lib_EthEnc28j60.c, 1462 :: 		
0x06C6	0xF8BD0006  LDRH	R0, [SP, #6]
0x06CA	0xF7FFFDB1  BL	_SPI_Ethernet_writeMemory2+0
;__Lib_EthEnc28j60.c, 1463 :: 		
0x06CE	0x2000    MOVS	R0, #0
0x06D0	0xF7FFFDAE  BL	_SPI_Ethernet_writeMemory2+0
;__Lib_EthEnc28j60.c, 1468 :: 		
0x06D4	0x2114    MOVS	R1, #20
0x06D6	0xF64110BD  MOVW	R0, #6589
0x06DA	0xF001FB49  BL	_SPI_Ethernet_checksum+0
;__Lib_EthEnc28j60.c, 1469 :: 		
0x06DE	0x2016    MOVS	R0, #22
0x06E0	0xF001FFD0  BL	_SPI_Ethernet_readReg+0
0x06E4	0xF88D0018  STRB	R0, [SP, #24]
0x06E8	0x2017    MOVS	R0, #23
0x06EA	0xF001FFCB  BL	_SPI_Ethernet_readReg+0
0x06EE	0xF89D4018  LDRB	R4, [SP, #24]
0x06F2	0xB2E2    UXTB	R2, R4
0x06F4	0xB2C1    UXTB	R1, R0
0x06F6	0xF64110C7  MOVW	R0, #6599
0x06FA	0xF001FE95  BL	_SPI_Ethernet_writeMemory+0
;__Lib_EthEnc28j60.c, 1476 :: 		
0x06FE	0xF8BD4006  LDRH	R4, [SP, #6]
0x0702	0xF0040401  AND	R4, R4, #1
0x0706	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_EthEnc28j60.c, 1477 :: 		
0x070A	0xF8BD501C  LDRH	R5, [SP, #28]
0x070E	0xF64114D9  MOVW	R4, #6617
0x0712	0x1964    ADDS	R4, R4, R5
0x0714	0x2100    MOVS	R1, #0
0x0716	0xB2A0    UXTH	R0, R4
0x0718	0xF000FEF6  BL	_SPI_Ethernet_writeMem+0
;__Lib_EthEnc28j60.c, 1480 :: 		
0x071C	0xF8BD501C  LDRH	R5, [SP, #28]
0x0720	0xF64114D9  MOVW	R4, #6617
0x0724	0x1965    ADDS	R5, R4, R5
0x0726	0xB2AD    UXTH	R5, R5
0x0728	0xF8BD4004  LDRH	R4, [SP, #4]
0x072C	0x192C    ADDS	R4, R5, R4
0x072E	0x2300    MOVS	R3, #0
0x0730	0xB2A2    UXTH	R2, R4
0x0732	0xF64111D1  MOVW	R1, #6609
0x0736	0xF64110C9  MOVW	R0, #6601
0x073A	0xF001FA81  BL	_SPI_Ethernet_RAMcopy+0
;__Lib_EthEnc28j60.c, 1481 :: 		
0x073E	0xF8BD501C  LDRH	R5, [SP, #28]
0x0742	0xF64114D9  MOVW	R4, #6617
0x0746	0x1965    ADDS	R5, R4, R5
0x0748	0xB2AD    UXTH	R5, R5
0x074A	0xF8BD4004  LDRH	R4, [SP, #4]
0x074E	0x192C    ADDS	R4, R5, R4
0x0750	0xB2A4    UXTH	R4, R4
0x0752	0x3408    ADDS	R4, #8
0x0754	0x2211    MOVS	R2, #17
0x0756	0x2100    MOVS	R1, #0
0x0758	0xB2A0    UXTH	R0, R4
0x075A	0xF001FE65  BL	_SPI_Ethernet_writeMemory+0
;__Lib_EthEnc28j60.c, 1482 :: 		
0x075E	0xF10D0406  ADD	R4, SP, #6
0x0762	0x1C64    ADDS	R4, R4, #1
0x0764	0x7824    LDRB	R4, [R4, #0]
0x0766	0xB2E0    UXTB	R0, R4
0x0768	0xF000FDB8  BL	_SPI_Ethernet_putByte+0
;__Lib_EthEnc28j60.c, 1483 :: 		
0x076C	0xF8BD0006  LDRH	R0, [SP, #6]
0x0770	0xF000FDB4  BL	_SPI_Ethernet_putByte+0
;__Lib_EthEnc28j60.c, 1486 :: 		
0x0774	0xF8BD4006  LDRH	R4, [SP, #6]
0x0778	0xF204050C  ADDW	R5, R4, #12
0x077C	0xB2AD    UXTH	R5, R5
0x077E	0xF8BD4004  LDRH	R4, [SP, #4]
0x0782	0x192C    ADDS	R4, R5, R4
0x0784	0xB2A1    UXTH	R1, R4
0x0786	0xF64110D1  MOVW	R0, #6609
0x078A	0xF001FAF1  BL	_SPI_Ethernet_checksum+0
;__Lib_EthEnc28j60.c, 1487 :: 		
0x078E	0x2016    MOVS	R0, #22
0x0790	0xF001FF78  BL	_SPI_Ethernet_readReg+0
0x0794	0xF88D0018  STRB	R0, [SP, #24]
0x0798	0x2017    MOVS	R0, #23
0x079A	0xF001FF73  BL	_SPI_Ethernet_readReg+0
0x079E	0xF89D4018  LDRB	R4, [SP, #24]
0x07A2	0xB2E2    UXTB	R2, R4
0x07A4	0xB2C1    UXTB	R1, R0
0x07A6	0xF64110D7  MOVW	R0, #6615
0x07AA	0xF001FE3D  BL	_SPI_Ethernet_writeMemory+0
;__Lib_EthEnc28j60.c, 1492 :: 		
0x07AE	0xF8BD401C  LDRH	R4, [SP, #28]
0x07B2	0x342A    ADDS	R4, #42
0x07B4	0xB2A0    UXTH	R0, R4
0x07B6	0xF000FDD9  BL	_SPI_Ethernet_TXpacket+0
;__Lib_EthEnc28j60.c, 1493 :: 		
L_end_SPI_Ethernet_sendUDP2:
0x07BA	0xF8DDE000  LDR	LR, [SP, #0]
0x07BE	0xB007    ADD	SP, SP, #28
0x07C0	0x4770    BX	LR
0x07C2	0xBF00    NOP
0x07C4	0x00982000  	_SPI_Ethernet_macAddr+0
0x07C8	0x009E2000  	SPI_Ethernet_sendUDP2_idUniq_L0+0
0x07CC	0x008E2000  	_SPI_Ethernet_ipAddr+0
; end of _SPI_Ethernet_sendUDP2
_SPI_Ethernet_writeMemory2:
;__Lib_EthEnc28j60.c, 2653 :: 		
0x0230	0xB082    SUB	SP, SP, #8
0x0232	0xF8CDE000  STR	LR, [SP, #0]
0x0236	0xF8AD0004  STRH	R0, [SP, #4]
;__Lib_EthEnc28j60.c, 2655 :: 		
0x023A	0x2200    MOVS	R2, #0
0x023C	0xB252    SXTB	R2, R2
0x023E	0x4911    LDR	R1, [PC, #68]
0x0240	0x600A    STR	R2, [R1, #0]
;__Lib_EthEnc28j60.c, 2656 :: 		
0x0242	0x207A    MOVS	R0, #122
0x0244	0x4C10    LDR	R4, [PC, #64]
0x0246	0x6824    LDR	R4, [R4, #0]
0x0248	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 2657 :: 		
0x024A	0xA901    ADD	R1, SP, #4
0x024C	0x1C49    ADDS	R1, R1, #1
0x024E	0x7809    LDRB	R1, [R1, #0]
0x0250	0xB2CC    UXTB	R4, R1
0x0252	0xB2A0    UXTH	R0, R4
0x0254	0x4C0C    LDR	R4, [PC, #48]
0x0256	0x6824    LDR	R4, [R4, #0]
0x0258	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 2658 :: 		
0x025A	0xA901    ADD	R1, SP, #4
0x025C	0x7809    LDRB	R1, [R1, #0]
0x025E	0xB2CC    UXTB	R4, R1
0x0260	0xB2A0    UXTH	R0, R4
0x0262	0x4C09    LDR	R4, [PC, #36]
0x0264	0x6824    LDR	R4, [R4, #0]
0x0266	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 2659 :: 		
0x0268	0xF001FB6A  BL	_Delay_1us+0
0x026C	0xF001FB68  BL	_Delay_1us+0
0x0270	0xF001FB66  BL	_Delay_1us+0
0x0274	0x2201    MOVS	R2, #1
0x0276	0xB252    SXTB	R2, R2
0x0278	0x4902    LDR	R1, [PC, #8]
0x027A	0x600A    STR	R2, [R1, #0]
;__Lib_EthEnc28j60.c, 2660 :: 		
L_end_SPI_Ethernet_writeMemory2:
0x027C	0xF8DDE000  LDR	LR, [SP, #0]
0x0280	0xB002    ADD	SP, SP, #8
0x0282	0x4770    BX	LR
0x0284	0x02A04242  	SPI_Ethernet_CS+0
0x0288	0x00842000  	_SPI_Rd_Ptr+0
; end of _SPI_Ethernet_writeMemory2
_SPI_Ethernet_DHCPReceive:
;__Lib_EthEnc28j60.c, 1777 :: 		
0x07D0	0xB084    SUB	SP, SP, #16
0x07D2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_EthEnc28j60.c, 1787 :: 		
0x07D6	0x2000    MOVS	R0, #0
0x07D8	0xF8AD0008  STRH	R0, [SP, #8]
;__Lib_EthEnc28j60.c, 1795 :: 		
0x07DC	0x213C    MOVS	R1, #60
0x07DE	0x488C    LDR	R0, [PC, #560]
0x07E0	0x6001    STR	R1, [R0, #0]
;__Lib_EthEnc28j60.c, 1797 :: 		
0x07E2	0xF001FA09  BL	_SPI_Ethernet_getByte+0
; v start address is: 0 (R0)
;__Lib_EthEnc28j60.c, 1801 :: 		
0x07E6	0x2802    CMP	R0, #2
0x07E8	0xF04080F3  BNE	L_SPI_Ethernet_DHCPReceive113
; v end address is: 0 (R0)
;__Lib_EthEnc28j60.c, 1806 :: 		
; i start address is: 12 (R3)
0x07EC	0x2300    MOVS	R3, #0
; i end address is: 12 (R3)
0x07EE	0xB299    UXTH	R1, R3
L_SPI_Ethernet_DHCPReceive114:
; i start address is: 4 (R1)
0x07F0	0x290F    CMP	R1, #15
0x07F2	0xD209    BCS	L_SPI_Ethernet_DHCPReceive115
;__Lib_EthEnc28j60.c, 1808 :: 		
0x07F4	0xF8AD1004  STRH	R1, [SP, #4]
0x07F8	0xF001F9FE  BL	_SPI_Ethernet_getByte+0
0x07FC	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_EthEnc28j60.c, 1806 :: 		
0x0800	0x1C48    ADDS	R0, R1, #1
; i end address is: 4 (R1)
; i start address is: 12 (R3)
0x0802	0xB283    UXTH	R3, R0
;__Lib_EthEnc28j60.c, 1809 :: 		
0x0804	0xB299    UXTH	R1, R3
; i end address is: 12 (R3)
0x0806	0xE7F3    B	L_SPI_Ethernet_DHCPReceive114
L_SPI_Ethernet_DHCPReceive115:
;__Lib_EthEnc28j60.c, 1815 :: 		
0x0808	0x2204    MOVS	R2, #4
0x080A	0xF64F71FF  MOVW	R1, #65535
0x080E	0x4881    LDR	R0, [PC, #516]
0x0810	0xF000FCE6  BL	_SPI_Ethernet_getBytes+0
;__Lib_EthEnc28j60.c, 1820 :: 		
; i start address is: 8 (R2)
0x0814	0x2200    MOVS	R2, #0
; i end address is: 8 (R2)
0x0816	0xB291    UXTH	R1, R2
L_SPI_Ethernet_DHCPReceive117:
; i start address is: 4 (R1)
0x0818	0x2908    CMP	R1, #8
0x081A	0xD209    BCS	L_SPI_Ethernet_DHCPReceive118
;__Lib_EthEnc28j60.c, 1822 :: 		
0x081C	0xF8AD1004  STRH	R1, [SP, #4]
0x0820	0xF001F9EA  BL	_SPI_Ethernet_getByte+0
0x0824	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_EthEnc28j60.c, 1820 :: 		
0x0828	0x1C4A    ADDS	R2, R1, #1
0x082A	0xB292    UXTH	R2, R2
; i end address is: 4 (R1)
; i start address is: 8 (R2)
;__Lib_EthEnc28j60.c, 1823 :: 		
0x082C	0xB291    UXTH	R1, R2
; i end address is: 8 (R2)
0x082E	0xE7F3    B	L_SPI_Ethernet_DHCPReceive117
L_SPI_Ethernet_DHCPReceive118:
;__Lib_EthEnc28j60.c, 1828 :: 		
; i start address is: 8 (R2)
0x0830	0x2200    MOVS	R2, #0
; i end address is: 8 (R2)
0x0832	0xB291    UXTH	R1, R2
L_SPI_Ethernet_DHCPReceive120:
; i start address is: 4 (R1)
0x0834	0x2906    CMP	R1, #6
0x0836	0xD210    BCS	L_SPI_Ethernet_DHCPReceive121
;__Lib_EthEnc28j60.c, 1830 :: 		
0x0838	0xF8AD1004  STRH	R1, [SP, #4]
0x083C	0xF001F9DC  BL	_SPI_Ethernet_getByte+0
0x0840	0xF8BD1004  LDRH	R1, [SP, #4]
; v start address is: 8 (R2)
0x0844	0xB2C2    UXTB	R2, R0
;__Lib_EthEnc28j60.c, 1831 :: 		
0x0846	0x4874    LDR	R0, [PC, #464]
0x0848	0x1840    ADDS	R0, R0, R1
0x084A	0x7800    LDRB	R0, [R0, #0]
0x084C	0x4282    CMP	R2, R0
0x084E	0xD000    BEQ	L_SPI_Ethernet_DHCPReceive123
; i end address is: 4 (R1)
; v end address is: 8 (R2)
;__Lib_EthEnc28j60.c, 1833 :: 		
0x0850	0xE0D9    B	___SPI_Ethernet_DHCPReceive_UDPInvalid
;__Lib_EthEnc28j60.c, 1834 :: 		
L_SPI_Ethernet_DHCPReceive123:
;__Lib_EthEnc28j60.c, 1828 :: 		
; i start address is: 4 (R1)
0x0852	0x1C4A    ADDS	R2, R1, #1
0x0854	0xB292    UXTH	R2, R2
; i end address is: 4 (R1)
; i start address is: 8 (R2)
;__Lib_EthEnc28j60.c, 1835 :: 		
0x0856	0xB291    UXTH	R1, R2
; i end address is: 8 (R2)
0x0858	0xE7EC    B	L_SPI_Ethernet_DHCPReceive120
L_SPI_Ethernet_DHCPReceive121:
;__Lib_EthEnc28j60.c, 1840 :: 		
; i start address is: 8 (R2)
0x085A	0x2200    MOVS	R2, #0
; i end address is: 8 (R2)
0x085C	0xB291    UXTH	R1, R2
L_SPI_Ethernet_DHCPReceive124:
; i start address is: 4 (R1)
0x085E	0x29CE    CMP	R1, #206
0x0860	0xD209    BCS	L_SPI_Ethernet_DHCPReceive125
;__Lib_EthEnc28j60.c, 1842 :: 		
0x0862	0xF8AD1004  STRH	R1, [SP, #4]
0x0866	0xF001F9C7  BL	_SPI_Ethernet_getByte+0
0x086A	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_EthEnc28j60.c, 1840 :: 		
0x086E	0x1C48    ADDS	R0, R1, #1
; i end address is: 4 (R1)
; i start address is: 8 (R2)
0x0870	0xB282    UXTH	R2, R0
;__Lib_EthEnc28j60.c, 1843 :: 		
0x0872	0xB291    UXTH	R1, R2
; i end address is: 8 (R2)
0x0874	0xE7F3    B	L_SPI_Ethernet_DHCPReceive124
L_SPI_Ethernet_DHCPReceive125:
;__Lib_EthEnc28j60.c, 1845 :: 		
0x0876	0x2000    MOVS	R0, #0
0x0878	0xF8AD000A  STRH	R0, [SP, #10]
;__Lib_EthEnc28j60.c, 1846 :: 		
L_SPI_Ethernet_DHCPReceive127:
;__Lib_EthEnc28j60.c, 1848 :: 		
0x087C	0xF001F9BC  BL	_SPI_Ethernet_getByte+0
; v start address is: 0 (R0)
;__Lib_EthEnc28j60.c, 1850 :: 		
0x0880	0xE08F    B	L_SPI_Ethernet_DHCPReceive130
; v end address is: 0 (R0)
;__Lib_EthEnc28j60.c, 1852 :: 		
L_SPI_Ethernet_DHCPReceive132:
;__Lib_EthEnc28j60.c, 1853 :: 		
0x0882	0xF001F9B9  BL	_SPI_Ethernet_getByte+0
; v start address is: 0 (R0)
;__Lib_EthEnc28j60.c, 1855 :: 		
0x0886	0x2801    CMP	R0, #1
0x0888	0xD104    BNE	L_SPI_Ethernet_DHCPReceive133
; v end address is: 0 (R0)
;__Lib_EthEnc28j60.c, 1857 :: 		
0x088A	0xF001F9B5  BL	_SPI_Ethernet_getByte+0
0x088E	0xF8AD0008  STRH	R0, [SP, #8]
;__Lib_EthEnc28j60.c, 1858 :: 		
0x0892	0xE000    B	L_SPI_Ethernet_DHCPReceive134
L_SPI_Ethernet_DHCPReceive133:
;__Lib_EthEnc28j60.c, 1860 :: 		
0x0894	0xE0B7    B	___SPI_Ethernet_DHCPReceive_UDPInvalid
L_SPI_Ethernet_DHCPReceive134:
;__Lib_EthEnc28j60.c, 1861 :: 		
0x0896	0xE097    B	L_SPI_Ethernet_DHCPReceive131
;__Lib_EthEnc28j60.c, 1863 :: 		
L_SPI_Ethernet_DHCPReceive135:
;__Lib_EthEnc28j60.c, 1864 :: 		
0x0898	0xF001F9AE  BL	_SPI_Ethernet_getByte+0
; v start address is: 0 (R0)
;__Lib_EthEnc28j60.c, 1866 :: 		
0x089C	0x2804    CMP	R0, #4
0x089E	0xD106    BNE	L_SPI_Ethernet_DHCPReceive136
; v end address is: 0 (R0)
;__Lib_EthEnc28j60.c, 1868 :: 		
0x08A0	0x2204    MOVS	R2, #4
0x08A2	0xF64F71FF  MOVW	R1, #65535
0x08A6	0x485D    LDR	R0, [PC, #372]
0x08A8	0xF000FC9A  BL	_SPI_Ethernet_getBytes+0
;__Lib_EthEnc28j60.c, 1869 :: 		
0x08AC	0xE000    B	L_SPI_Ethernet_DHCPReceive137
L_SPI_Ethernet_DHCPReceive136:
;__Lib_EthEnc28j60.c, 1871 :: 		
0x08AE	0xE0AA    B	___SPI_Ethernet_DHCPReceive_UDPInvalid
L_SPI_Ethernet_DHCPReceive137:
;__Lib_EthEnc28j60.c, 1872 :: 		
0x08B0	0xE08A    B	L_SPI_Ethernet_DHCPReceive131
;__Lib_EthEnc28j60.c, 1874 :: 		
L_SPI_Ethernet_DHCPReceive138:
;__Lib_EthEnc28j60.c, 1875 :: 		
0x08B2	0xF001F9A1  BL	_SPI_Ethernet_getByte+0
; v start address is: 4 (R1)
0x08B6	0xB2C1    UXTB	R1, R0
;__Lib_EthEnc28j60.c, 1877 :: 		
0x08B8	0x2904    CMP	R1, #4
0x08BA	0xD30A    BCC	L_SPI_Ethernet_DHCPReceive139
;__Lib_EthEnc28j60.c, 1879 :: 		
0x08BC	0xF8AD1004  STRH	R1, [SP, #4]
0x08C0	0x2204    MOVS	R2, #4
0x08C2	0xF64F71FF  MOVW	R1, #65535
0x08C6	0x4856    LDR	R0, [PC, #344]
0x08C8	0xF000FC8A  BL	_SPI_Ethernet_getBytes+0
0x08CC	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_EthEnc28j60.c, 1880 :: 		
0x08D0	0xE000    B	L_SPI_Ethernet_DHCPReceive140
; v end address is: 4 (R1)
L_SPI_Ethernet_DHCPReceive139:
;__Lib_EthEnc28j60.c, 1882 :: 		
0x08D2	0xE098    B	___SPI_Ethernet_DHCPReceive_UDPInvalid
L_SPI_Ethernet_DHCPReceive140:
;__Lib_EthEnc28j60.c, 1887 :: 		
; v start address is: 4 (R1)
0x08D4	0x1F08    SUBS	R0, R1, #4
; v end address is: 4 (R1)
; v start address is: 16 (R4)
0x08D6	0xB284    UXTH	R4, R0
; v end address is: 16 (R4)
0x08D8	0xB2A2    UXTH	R2, R4
;__Lib_EthEnc28j60.c, 1888 :: 		
L_SPI_Ethernet_DHCPReceive141:
; v start address is: 8 (R2)
; v start address is: 8 (R2)
0x08DA	0xB291    UXTH	R1, R2
0x08DC	0x1E50    SUBS	R0, R2, #1
0x08DE	0xB282    UXTH	R2, R0
; v end address is: 8 (R2)
0x08E0	0xB131    CBZ	R1, L_SPI_Ethernet_DHCPReceive142
; v end address is: 8 (R2)
;__Lib_EthEnc28j60.c, 1889 :: 		
; v start address is: 8 (R2)
0x08E2	0xF8AD2004  STRH	R2, [SP, #4]
0x08E6	0xF001F987  BL	_SPI_Ethernet_getByte+0
0x08EA	0xF8BD2004  LDRH	R2, [SP, #4]
; v end address is: 8 (R2)
0x08EE	0xE7F4    B	L_SPI_Ethernet_DHCPReceive141
L_SPI_Ethernet_DHCPReceive142:
;__Lib_EthEnc28j60.c, 1890 :: 		
0x08F0	0xE06A    B	L_SPI_Ethernet_DHCPReceive131
;__Lib_EthEnc28j60.c, 1892 :: 		
L_SPI_Ethernet_DHCPReceive143:
;__Lib_EthEnc28j60.c, 1893 :: 		
0x08F2	0xF001F981  BL	_SPI_Ethernet_getByte+0
; v start address is: 4 (R1)
0x08F6	0xB2C1    UXTB	R1, R0
;__Lib_EthEnc28j60.c, 1895 :: 		
0x08F8	0x2904    CMP	R1, #4
0x08FA	0xD30A    BCC	L_SPI_Ethernet_DHCPReceive144
;__Lib_EthEnc28j60.c, 1897 :: 		
0x08FC	0xF8AD1004  STRH	R1, [SP, #4]
0x0900	0x2204    MOVS	R2, #4
0x0902	0xF64F71FF  MOVW	R1, #65535
0x0906	0x4847    LDR	R0, [PC, #284]
0x0908	0xF000FC6A  BL	_SPI_Ethernet_getBytes+0
0x090C	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_EthEnc28j60.c, 1898 :: 		
0x0910	0xE000    B	L_SPI_Ethernet_DHCPReceive145
; v end address is: 4 (R1)
L_SPI_Ethernet_DHCPReceive144:
;__Lib_EthEnc28j60.c, 1900 :: 		
0x0912	0xE078    B	___SPI_Ethernet_DHCPReceive_UDPInvalid
L_SPI_Ethernet_DHCPReceive145:
;__Lib_EthEnc28j60.c, 1905 :: 		
; v start address is: 4 (R1)
0x0914	0x1F0C    SUBS	R4, R1, #4
0x0916	0xB2A4    UXTH	R4, R4
; v end address is: 4 (R1)
; v start address is: 16 (R4)
; v end address is: 16 (R4)
0x0918	0xB2A2    UXTH	R2, R4
;__Lib_EthEnc28j60.c, 1906 :: 		
L_SPI_Ethernet_DHCPReceive146:
; v start address is: 8 (R2)
; v start address is: 8 (R2)
0x091A	0xB291    UXTH	R1, R2
0x091C	0x1E52    SUBS	R2, R2, #1
0x091E	0xB292    UXTH	R2, R2
; v end address is: 8 (R2)
0x0920	0xB131    CBZ	R1, L_SPI_Ethernet_DHCPReceive147
; v end address is: 8 (R2)
;__Lib_EthEnc28j60.c, 1907 :: 		
; v start address is: 8 (R2)
0x0922	0xF8AD2004  STRH	R2, [SP, #4]
0x0926	0xF001F967  BL	_SPI_Ethernet_getByte+0
0x092A	0xF8BD2004  LDRH	R2, [SP, #4]
; v end address is: 8 (R2)
0x092E	0xE7F4    B	L_SPI_Ethernet_DHCPReceive146
L_SPI_Ethernet_DHCPReceive147:
;__Lib_EthEnc28j60.c, 1908 :: 		
0x0930	0xE04A    B	L_SPI_Ethernet_DHCPReceive131
;__Lib_EthEnc28j60.c, 1910 :: 		
L_SPI_Ethernet_DHCPReceive148:
;__Lib_EthEnc28j60.c, 1911 :: 		
0x0932	0xF001F961  BL	_SPI_Ethernet_getByte+0
; v start address is: 0 (R0)
;__Lib_EthEnc28j60.c, 1913 :: 		
0x0936	0x2804    CMP	R0, #4
0x0938	0xD106    BNE	L_SPI_Ethernet_DHCPReceive149
; v end address is: 0 (R0)
;__Lib_EthEnc28j60.c, 1915 :: 		
0x093A	0xA803    ADD	R0, SP, #12
0x093C	0x2204    MOVS	R2, #4
0x093E	0xF64F71FF  MOVW	R1, #65535
0x0942	0xF000FC4D  BL	_SPI_Ethernet_getBytes+0
;__Lib_EthEnc28j60.c, 1916 :: 		
0x0946	0xE000    B	L_SPI_Ethernet_DHCPReceive150
L_SPI_Ethernet_DHCPReceive149:
;__Lib_EthEnc28j60.c, 1918 :: 		
0x0948	0xE05D    B	___SPI_Ethernet_DHCPReceive_UDPInvalid
L_SPI_Ethernet_DHCPReceive150:
;__Lib_EthEnc28j60.c, 1919 :: 		
0x094A	0xE03D    B	L_SPI_Ethernet_DHCPReceive131
;__Lib_EthEnc28j60.c, 1921 :: 		
L_SPI_Ethernet_DHCPReceive151:
;__Lib_EthEnc28j60.c, 1922 :: 		
0x094C	0x2001    MOVS	R0, #1
0x094E	0xF8AD000A  STRH	R0, [SP, #10]
;__Lib_EthEnc28j60.c, 1923 :: 		
0x0952	0xE039    B	L_SPI_Ethernet_DHCPReceive131
;__Lib_EthEnc28j60.c, 1925 :: 		
L_SPI_Ethernet_DHCPReceive152:
;__Lib_EthEnc28j60.c, 1926 :: 		
0x0954	0xF001F950  BL	_SPI_Ethernet_getByte+0
; v start address is: 0 (R0)
;__Lib_EthEnc28j60.c, 1928 :: 		
0x0958	0x2804    CMP	R0, #4
0x095A	0xD110    BNE	L_SPI_Ethernet_DHCPReceive153
; v end address is: 0 (R0)
;__Lib_EthEnc28j60.c, 1930 :: 		
0x095C	0x2204    MOVS	R2, #4
0x095E	0xF64F71FF  MOVW	R1, #65535
0x0962	0x482B    LDR	R0, [PC, #172]
0x0964	0xF000FC3C  BL	_SPI_Ethernet_getBytes+0
;__Lib_EthEnc28j60.c, 1936 :: 		
0x0968	0x4829    LDR	R0, [PC, #164]
0x096A	0x6800    LDR	R0, [R0, #0]
0x096C	0xF5B06FE1  CMP	R0, #1800
0x0970	0xD904    BLS	L_SPI_Ethernet_DHCPReceive154
;__Lib_EthEnc28j60.c, 1938 :: 		
0x0972	0x4927    LDR	R1, [PC, #156]
0x0974	0x6808    LDR	R0, [R1, #0]
0x0976	0xF5A060E1  SUB	R0, R0, #1800
0x097A	0x6008    STR	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 1939 :: 		
L_SPI_Ethernet_DHCPReceive154:
;__Lib_EthEnc28j60.c, 1941 :: 		
0x097C	0xE000    B	L_SPI_Ethernet_DHCPReceive155
L_SPI_Ethernet_DHCPReceive153:
;__Lib_EthEnc28j60.c, 1943 :: 		
0x097E	0xE042    B	___SPI_Ethernet_DHCPReceive_UDPInvalid
L_SPI_Ethernet_DHCPReceive155:
;__Lib_EthEnc28j60.c, 1944 :: 		
0x0980	0xE022    B	L_SPI_Ethernet_DHCPReceive131
;__Lib_EthEnc28j60.c, 1946 :: 		
L_SPI_Ethernet_DHCPReceive156:
;__Lib_EthEnc28j60.c, 1948 :: 		
0x0982	0xF001F939  BL	_SPI_Ethernet_getByte+0
; v start address is: 16 (R4)
0x0986	0xB2C4    UXTB	R4, R0
; v end address is: 16 (R4)
0x0988	0xB2A2    UXTH	R2, R4
;__Lib_EthEnc28j60.c, 1949 :: 		
L_SPI_Ethernet_DHCPReceive157:
; v start address is: 8 (R2)
; v start address is: 8 (R2)
0x098A	0xB291    UXTH	R1, R2
0x098C	0x1E52    SUBS	R2, R2, #1
0x098E	0xB292    UXTH	R2, R2
; v end address is: 8 (R2)
0x0990	0xB131    CBZ	R1, L_SPI_Ethernet_DHCPReceive158
; v end address is: 8 (R2)
;__Lib_EthEnc28j60.c, 1950 :: 		
; v start address is: 8 (R2)
0x0992	0xF8AD2004  STRH	R2, [SP, #4]
0x0996	0xF001F92F  BL	_SPI_Ethernet_getByte+0
0x099A	0xF8BD2004  LDRH	R2, [SP, #4]
; v end address is: 8 (R2)
0x099E	0xE7F4    B	L_SPI_Ethernet_DHCPReceive157
L_SPI_Ethernet_DHCPReceive158:
;__Lib_EthEnc28j60.c, 1951 :: 		
0x09A0	0xE012    B	L_SPI_Ethernet_DHCPReceive131
L_SPI_Ethernet_DHCPReceive130:
; v start address is: 0 (R0)
0x09A2	0x2835    CMP	R0, #53
0x09A4	0xF43FAF6D  BEQ	L_SPI_Ethernet_DHCPReceive132
0x09A8	0x2801    CMP	R0, #1
0x09AA	0xF43FAF75  BEQ	L_SPI_Ethernet_DHCPReceive135
0x09AE	0x2803    CMP	R0, #3
0x09B0	0xF43FAF7F  BEQ	L_SPI_Ethernet_DHCPReceive138
0x09B4	0x2806    CMP	R0, #6
0x09B6	0xD09C    BEQ	L_SPI_Ethernet_DHCPReceive143
0x09B8	0x2836    CMP	R0, #54
0x09BA	0xD0BA    BEQ	L_SPI_Ethernet_DHCPReceive148
0x09BC	0xF1B00FFF  CMP	R0, #255
0x09C0	0xD0C4    BEQ	L_SPI_Ethernet_DHCPReceive151
0x09C2	0x2833    CMP	R0, #51
0x09C4	0xD0C6    BEQ	L_SPI_Ethernet_DHCPReceive152
; v end address is: 0 (R0)
0x09C6	0xE7DC    B	L_SPI_Ethernet_DHCPReceive156
L_SPI_Ethernet_DHCPReceive131:
;__Lib_EthEnc28j60.c, 1952 :: 		
0x09C8	0xF8BD000A  LDRH	R0, [SP, #10]
0x09CC	0x2800    CMP	R0, #0
0x09CE	0xF43FAF55  BEQ	L_SPI_Ethernet_DHCPReceive127
;__Lib_EthEnc28j60.c, 1953 :: 		
L_SPI_Ethernet_DHCPReceive113:
;__Lib_EthEnc28j60.c, 1958 :: 		
0x09D2	0xF8BD0008  LDRH	R0, [SP, #8]
0x09D6	0x2802    CMP	R0, #2
0x09D8	0xD107    BNE	L_SPI_Ethernet_DHCPReceive159
;__Lib_EthEnc28j60.c, 1960 :: 		
0x09DA	0xA803    ADD	R0, SP, #12
0x09DC	0x2204    MOVS	R2, #4
0x09DE	0xB212    SXTH	R2, R2
0x09E0	0x4601    MOV	R1, R0
0x09E2	0x4811    LDR	R0, [PC, #68]
0x09E4	0xF002FBE8  BL	_memcpy+0
;__Lib_EthEnc28j60.c, 1961 :: 		
0x09E8	0xE00A    B	L_SPI_Ethernet_DHCPReceive160
L_SPI_Ethernet_DHCPReceive159:
;__Lib_EthEnc28j60.c, 1968 :: 		
0x09EA	0xA803    ADD	R0, SP, #12
0x09EC	0x2204    MOVS	R2, #4
0x09EE	0xB212    SXTH	R2, R2
0x09F0	0x4601    MOV	R1, R0
0x09F2	0x480D    LDR	R0, [PC, #52]
0x09F4	0xF7FFFC4A  BL	_memcmp+0
0x09F8	0xB110    CBZ	R0, L_SPI_Ethernet_DHCPReceive161
;__Lib_EthEnc28j60.c, 1970 :: 		
0x09FA	0x2000    MOVS	R0, #0
0x09FC	0xF8AD0008  STRH	R0, [SP, #8]
;__Lib_EthEnc28j60.c, 1971 :: 		
L_SPI_Ethernet_DHCPReceive161:
;__Lib_EthEnc28j60.c, 1972 :: 		
L_SPI_Ethernet_DHCPReceive160:
;__Lib_EthEnc28j60.c, 1975 :: 		
0x0A00	0xF8BD0008  LDRH	R0, [SP, #8]
0x0A04	0xE000    B	L_end_SPI_Ethernet_DHCPReceive
;__Lib_EthEnc28j60.c, 1977 :: 		
___SPI_Ethernet_DHCPReceive_UDPInvalid:
;__Lib_EthEnc28j60.c, 1979 :: 		
0x0A06	0x2000    MOVS	R0, #0
;__Lib_EthEnc28j60.c, 1981 :: 		
L_end_SPI_Ethernet_DHCPReceive:
0x0A08	0xF8DDE000  LDR	LR, [SP, #0]
0x0A0C	0xB004    ADD	SP, SP, #16
0x0A0E	0x4770    BX	LR
0x0A10	0x00E02000  	__Lib_EthEnc28j60_DHCPLeaseTime+0
0x0A14	0x00E42000  	__Lib_EthEnc28j60_tmpIpAddr+0
0x0A18	0x00982000  	_SPI_Ethernet_macAddr+0
0x0A1C	0x00E82000  	__Lib_EthEnc28j60_tmpNetMask+0
0x0A20	0x00EC2000  	__Lib_EthEnc28j60_tmpGW+0
0x0A24	0x00F02000  	__Lib_EthEnc28j60_tmpDNS+0
0x0A28	0x00F42000  	__Lib_EthEnc28j60_DHCPServerID+0
; end of _SPI_Ethernet_DHCPReceive
_memcmp:
;__Lib_CString.c, 30 :: 		
; n start address is: 8 (R2)
; s2 start address is: 4 (R1)
; s1 start address is: 0 (R0)
0x028C	0xB081    SUB	SP, SP, #4
; n end address is: 8 (R2)
; s2 end address is: 4 (R1)
; s1 end address is: 0 (R0)
; s1 start address is: 0 (R0)
; s2 start address is: 4 (R1)
; n start address is: 8 (R2)
0x028E	0xF8AD2000  STRH	R2, [SP, #0]
; s1 end address is: 0 (R0)
; n end address is: 8 (R2)
; s2 end address is: 4 (R1)
0x0292	0x4602    MOV	R2, R0
0x0294	0xF9BD0000  LDRSH	R0, [SP, #0]
;__Lib_CString.c, 31 :: 		
L_memcmp4:
; n start address is: 0 (R0)
; n start address is: 0 (R0)
; s2 start address is: 4 (R1)
; s1 start address is: 8 (R2)
0x0298	0xB204    SXTH	R4, R0
0x029A	0x1E43    SUBS	R3, R0, #1
0x029C	0xB218    SXTH	R0, R3
; n end address is: 0 (R0)
0x029E	0xB15C    CBZ	R4, L_memcmp5
; n end address is: 0 (R0)
;__Lib_CString.c, 32 :: 		
; n start address is: 0 (R0)
0x02A0	0x7814    LDRB	R4, [R2, #0]
0x02A2	0x780B    LDRB	R3, [R1, #0]
0x02A4	0x429C    CMP	R4, R3
0x02A6	0xD004    BEQ	L_memcmp6
; n end address is: 0 (R0)
;__Lib_CString.c, 33 :: 		
0x02A8	0x7814    LDRB	R4, [R2, #0]
; s1 end address is: 8 (R2)
0x02AA	0x780B    LDRB	R3, [R1, #0]
; s2 end address is: 4 (R1)
0x02AC	0x1AE3    SUB	R3, R4, R3
0x02AE	0xB218    SXTH	R0, R3
0x02B0	0xE004    B	L_end_memcmp
L_memcmp6:
;__Lib_CString.c, 37 :: 		
; s2 start address is: 4 (R1)
; s1 start address is: 8 (R2)
; n start address is: 0 (R0)
0x02B2	0x1C52    ADDS	R2, R2, #1
;__Lib_CString.c, 38 :: 		
0x02B4	0x1C49    ADDS	R1, R1, #1
;__Lib_CString.c, 39 :: 		
; n end address is: 0 (R0)
; s1 end address is: 8 (R2)
; s2 end address is: 4 (R1)
0x02B6	0xE7EF    B	L_memcmp4
L_memcmp5:
;__Lib_CString.c, 40 :: 		
0x02B8	0x2000    MOVS	R0, #0
0x02BA	0xB200    SXTH	R0, R0
;__Lib_CString.c, 41 :: 		
L_end_memcmp:
0x02BC	0xB001    ADD	SP, SP, #4
0x02BE	0x4770    BX	LR
; end of _memcmp
_SPI_Ethernet_confNetwork:
;__Lib_EthEnc28j60.c, 2277 :: 		
; dnsIpAddr start address is: 8 (R2)
; gwIpAddr start address is: 4 (R1)
; ipMask start address is: 0 (R0)
0x0ADC	0xB081    SUB	SP, SP, #4
0x0ADE	0xF8CDE000  STR	LR, [SP, #0]
0x0AE2	0x460E    MOV	R6, R1
0x0AE4	0x4617    MOV	R7, R2
; dnsIpAddr end address is: 8 (R2)
; gwIpAddr end address is: 4 (R1)
; ipMask end address is: 0 (R0)
; ipMask start address is: 0 (R0)
; gwIpAddr start address is: 24 (R6)
; dnsIpAddr start address is: 28 (R7)
;__Lib_EthEnc28j60.c, 2279 :: 		
0x0AE6	0x2204    MOVS	R2, #4
0x0AE8	0xB212    SXTH	R2, R2
0x0AEA	0x4601    MOV	R1, R0
; ipMask end address is: 0 (R0)
0x0AEC	0x480A    LDR	R0, [PC, #40]
0x0AEE	0xF002FB63  BL	_memcpy+0
;__Lib_EthEnc28j60.c, 2280 :: 		
0x0AF2	0x2204    MOVS	R2, #4
0x0AF4	0xB212    SXTH	R2, R2
0x0AF6	0x4631    MOV	R1, R6
; gwIpAddr end address is: 24 (R6)
0x0AF8	0x4808    LDR	R0, [PC, #32]
0x0AFA	0xF002FB5D  BL	_memcpy+0
;__Lib_EthEnc28j60.c, 2281 :: 		
0x0AFE	0x2204    MOVS	R2, #4
0x0B00	0xB212    SXTH	R2, R2
0x0B02	0x4639    MOV	R1, R7
; dnsIpAddr end address is: 28 (R7)
0x0B04	0x4806    LDR	R0, [PC, #24]
0x0B06	0xF002FB57  BL	_memcpy+0
;__Lib_EthEnc28j60.c, 2283 :: 		
0x0B0A	0x4806    LDR	R0, [PC, #24]
0x0B0C	0xF7FFFBD8  BL	__Lib_EthEnc28j60_mkSubnetBroadcast+0
;__Lib_EthEnc28j60.c, 2284 :: 		
L_end_SPI_Ethernet_confNetwork:
0x0B10	0xF8DDE000  LDR	LR, [SP, #0]
0x0B14	0xB001    ADD	SP, SP, #4
0x0B16	0x4770    BX	LR
0x0B18	0x00F82000  	_SPI_Ethernet_ipMask+0
0x0B1C	0x00FC2000  	_SPI_Ethernet_gwIpAddr+0
0x0B20	0x01002000  	_SPI_Ethernet_dnsIpAddr+0
0x0B24	0x008A2000  	_SPI_Ethernet_subNetBroadCast+0
; end of _SPI_Ethernet_confNetwork
__Lib_EthEnc28j60_mkSubnetBroadcast:
;__Lib_EthEnc28j60.c, 242 :: 		
; subbrdcst start address is: 0 (R0)
0x02C0	0xB081    SUB	SP, SP, #4
0x02C2	0xF8CDE000  STR	LR, [SP, #0]
0x02C6	0x4606    MOV	R6, R0
; subbrdcst end address is: 0 (R0)
; subbrdcst start address is: 24 (R6)
;__Lib_EthEnc28j60.c, 245 :: 		
0x02C8	0x2204    MOVS	R2, #4
0x02CA	0xB212    SXTH	R2, R2
0x02CC	0x490C    LDR	R1, [PC, #48]
0x02CE	0x4630    MOV	R0, R6
0x02D0	0xF002FF72  BL	_memcpy+0
;__Lib_EthEnc28j60.c, 247 :: 		
; i start address is: 0 (R0)
0x02D4	0x2000    MOVS	R0, #0
; subbrdcst end address is: 24 (R6)
; i end address is: 0 (R0)
0x02D6	0x4634    MOV	R4, R6
L___Lib_EthEnc28j60_mkSubnetBroadcast0:
; i start address is: 0 (R0)
; subbrdcst start address is: 16 (R4)
; subbrdcst start address is: 16 (R4)
; subbrdcst end address is: 16 (R4)
0x02D8	0x2803    CMP	R0, #3
0x02DA	0xD80D    BHI	L___Lib_EthEnc28j60_mkSubnetBroadcast1
; subbrdcst end address is: 16 (R4)
;__Lib_EthEnc28j60.c, 248 :: 		
; subbrdcst start address is: 16 (R4)
0x02DC	0x1823    ADDS	R3, R4, R0
0x02DE	0x781A    LDRB	R2, [R3, #0]
0x02E0	0x4908    LDR	R1, [PC, #32]
0x02E2	0x1809    ADDS	R1, R1, R0
0x02E4	0x7809    LDRB	R1, [R1, #0]
0x02E6	0xF08101FF  EOR	R1, R1, #255
0x02EA	0xB2C9    UXTB	R1, R1
0x02EC	0xEA420101  ORR	R1, R2, R1, LSL #0
0x02F0	0x7019    STRB	R1, [R3, #0]
;__Lib_EthEnc28j60.c, 247 :: 		
0x02F2	0x1C40    ADDS	R0, R0, #1
0x02F4	0xB2C0    UXTB	R0, R0
;__Lib_EthEnc28j60.c, 248 :: 		
; subbrdcst end address is: 16 (R4)
; i end address is: 0 (R0)
0x02F6	0xE7EF    B	L___Lib_EthEnc28j60_mkSubnetBroadcast0
L___Lib_EthEnc28j60_mkSubnetBroadcast1:
;__Lib_EthEnc28j60.c, 250 :: 		
L_end_mkSubnetBroadcast:
0x02F8	0xF8DDE000  LDR	LR, [SP, #0]
0x02FC	0xB001    ADD	SP, SP, #4
0x02FE	0x4770    BX	LR
0x0300	0x008E2000  	_SPI_Ethernet_ipAddr+0
0x0304	0x00F82000  	_SPI_Ethernet_ipMask+0
; end of __Lib_EthEnc28j60_mkSubnetBroadcast
_SPI_Ethernet_UserUDP:
;ROV.c, 946 :: 		TEthPktFlags *flags) {
; flags start address is: 16 (R4)
0x1938	0x9C00    LDR	R4, [SP, #0]
; flags end address is: 16 (R4)
;ROV.c, 948 :: 		return 0;
0x193A	0x2000    MOVS	R0, #0
;ROV.c, 951 :: 		}
L_end_SPI_Ethernet_UserUDP:
0x193C	0x4770    BX	LR
; end of _SPI_Ethernet_UserUDP
_SPI_Ethernet_doTCP:
;__Lib_EthEnc28j60.c, 1113 :: 		
0x1ED8	0xB093    SUB	SP, SP, #76
0x1EDA	0xF8CDE000  STR	LR, [SP, #0]
0x1EDE	0xF8AD0030  STRH	R0, [SP, #48]
0x1EE2	0xF8AD1034  STRH	R1, [SP, #52]
0x1EE6	0xF8AD2038  STRH	R2, [SP, #56]
;__Lib_EthEnc28j60.c, 1128 :: 		
0x1EEA	0xF10D030E  ADD	R3, SP, #14
0x1EEE	0x9312    STR	R3, [SP, #72]
0x1EF0	0x1C5B    ADDS	R3, R3, #1
0x1EF2	0x9311    STR	R3, [SP, #68]
0x1EF4	0xF8BD0038  LDRH	R0, [SP, #56]
0x1EF8	0xF7FFF94C  BL	_SPI_Ethernet_readMem+0
0x1EFC	0x9B11    LDR	R3, [SP, #68]
0x1EFE	0x7018    STRB	R0, [R3, #0]
;__Lib_EthEnc28j60.c, 1129 :: 		
0x1F00	0x9B12    LDR	R3, [SP, #72]
0x1F02	0x9311    STR	R3, [SP, #68]
0x1F04	0xF7FFFE78  BL	_SPI_Ethernet_getByte+0
0x1F08	0x9B11    LDR	R3, [SP, #68]
0x1F0A	0x7018    STRB	R0, [R3, #0]
;__Lib_EthEnc28j60.c, 1132 :: 		
0x1F0C	0xAB03    ADD	R3, SP, #12
0x1F0E	0x9312    STR	R3, [SP, #72]
0x1F10	0x1C5B    ADDS	R3, R3, #1
0x1F12	0x9311    STR	R3, [SP, #68]
0x1F14	0xF7FFFE70  BL	_SPI_Ethernet_getByte+0
0x1F18	0x9B11    LDR	R3, [SP, #68]
0x1F1A	0x7018    STRB	R0, [R3, #0]
;__Lib_EthEnc28j60.c, 1133 :: 		
0x1F1C	0x9B12    LDR	R3, [SP, #72]
0x1F1E	0x9311    STR	R3, [SP, #68]
0x1F20	0xF7FFFE6A  BL	_SPI_Ethernet_getByte+0
0x1F24	0x9B11    LDR	R3, [SP, #68]
0x1F26	0x7018    STRB	R0, [R3, #0]
;__Lib_EthEnc28j60.c, 1136 :: 		
0x1F28	0x2300    MOVS	R3, #0
0x1F2A	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_EthEnc28j60.c, 1137 :: 		
0x1F2E	0x2300    MOVS	R3, #0
0x1F30	0xF8AD301A  STRH	R3, [SP, #26]
;__Lib_EthEnc28j60.c, 1138 :: 		
0x1F34	0x2301    MOVS	R3, #1
0x1F36	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_EthEnc28j60.c, 1139 :: 		
0x1F3A	0x2300    MOVS	R3, #0
0x1F3C	0xF8AD3018  STRH	R3, [SP, #24]
;__Lib_EthEnc28j60.c, 1142 :: 		
0x1F40	0xF8BD3038  LDRH	R3, [SP, #56]
0x1F44	0x330C    ADDS	R3, #12
0x1F46	0xB298    UXTH	R0, R3
0x1F48	0xF7FFF924  BL	_SPI_Ethernet_readMem+0
0x1F4C	0x0884    LSRS	R4, R0, #2
0x1F4E	0xB2E4    UXTB	R4, R4
0x1F50	0xF64F73FC  MOVW	R3, #65532
0x1F54	0xEA040303  AND	R3, R4, R3, LSL #0
0x1F58	0xF8AD3012  STRH	R3, [SP, #18]
;__Lib_EthEnc28j60.c, 1145 :: 		
0x1F5C	0xF10D032A  ADD	R3, SP, #42
0x1F60	0x2204    MOVS	R2, #4
0x1F62	0xF64111C9  MOVW	R1, #6601
0x1F66	0x4618    MOV	R0, R3
0x1F68	0xF7FFF93A  BL	_SPI_Ethernet_getBytes+0
;__Lib_EthEnc28j60.c, 1148 :: 		
0x1F6C	0xF8BD3038  LDRH	R3, [SP, #56]
0x1F70	0x330D    ADDS	R3, #13
0x1F72	0xB298    UXTH	R0, R3
0x1F74	0xF7FFF90E  BL	_SPI_Ethernet_readMem+0
0x1F78	0xF000033F  AND	R3, R0, #63
0x1F7C	0xB2DB    UXTB	R3, R3
0x1F7E	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_EthEnc28j60.c, 1151 :: 		
0x1F82	0x4BF9    LDR	R3, [PC, #996]
0x1F84	0x881B    LDRH	R3, [R3, #0]
0x1F86	0xF2A3040E  SUBW	R4, R3, #14
0x1F8A	0xB2A4    UXTH	R4, R4
0x1F8C	0xF8BD3034  LDRH	R3, [SP, #52]
0x1F90	0x1AE4    SUB	R4, R4, R3
0x1F92	0xB2A4    UXTH	R4, R4
0x1F94	0xF8BD3012  LDRH	R3, [SP, #18]
0x1F98	0x1AE3    SUB	R3, R4, R3
0x1F9A	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_EthEnc28j60.c, 1154 :: 		
0x1F9E	0xF8BD3038  LDRH	R3, [SP, #56]
0x1FA2	0x1C9B    ADDS	R3, R3, #2
0x1FA4	0xB298    UXTH	R0, R3
0x1FA6	0xF7FFF8F5  BL	_SPI_Ethernet_readMem+0
0x1FAA	0xB2C1    UXTB	R1, R0
0x1FAC	0xF8BD0038  LDRH	R0, [SP, #56]
0x1FB0	0xF7FFFAAA  BL	_SPI_Ethernet_writeMem+0
;__Lib_EthEnc28j60.c, 1155 :: 		
0x1FB4	0xF8BD3038  LDRH	R3, [SP, #56]
0x1FB8	0x1CDB    ADDS	R3, R3, #3
0x1FBA	0xB298    UXTH	R0, R3
0x1FBC	0xF7FFF8EA  BL	_SPI_Ethernet_readMem+0
0x1FC0	0xF7FFF98C  BL	_SPI_Ethernet_putByte+0
;__Lib_EthEnc28j60.c, 1158 :: 		
0x1FC4	0xF8BD000E  LDRH	R0, [SP, #14]
0x1FC8	0xF7FEF932  BL	_SPI_Ethernet_writeMemory2+0
;__Lib_EthEnc28j60.c, 1161 :: 		
0x1FCC	0xF8BD3038  LDRH	R3, [SP, #56]
0x1FD0	0x1D1B    ADDS	R3, R3, #4
0x1FD2	0xB298    UXTH	R0, R3
0x1FD4	0xF7FFF8DE  BL	_SPI_Ethernet_readMem+0
0x1FD8	0xF88D0023  STRB	R0, [SP, #35]
;__Lib_EthEnc28j60.c, 1162 :: 		
0x1FDC	0xF7FFFE0C  BL	_SPI_Ethernet_getByte+0
0x1FE0	0xF88D0022  STRB	R0, [SP, #34]
;__Lib_EthEnc28j60.c, 1163 :: 		
0x1FE4	0xF7FFFE08  BL	_SPI_Ethernet_getByte+0
0x1FE8	0xF88D0021  STRB	R0, [SP, #33]
;__Lib_EthEnc28j60.c, 1164 :: 		
0x1FEC	0xF7FFFE04  BL	_SPI_Ethernet_getByte+0
0x1FF0	0xF88D0020  STRB	R0, [SP, #32]
;__Lib_EthEnc28j60.c, 1167 :: 		
0x1FF4	0xF7FFFE00  BL	_SPI_Ethernet_getByte+0
0x1FF8	0xF88D0027  STRB	R0, [SP, #39]
;__Lib_EthEnc28j60.c, 1168 :: 		
0x1FFC	0xF7FFFDFC  BL	_SPI_Ethernet_getByte+0
0x2000	0xF88D0026  STRB	R0, [SP, #38]
;__Lib_EthEnc28j60.c, 1169 :: 		
0x2004	0xF7FFFDF8  BL	_SPI_Ethernet_getByte+0
0x2008	0xF88D0025  STRB	R0, [SP, #37]
;__Lib_EthEnc28j60.c, 1170 :: 		
0x200C	0xF7FFFDF4  BL	_SPI_Ethernet_getByte+0
0x2010	0xF88D0024  STRB	R0, [SP, #36]
;__Lib_EthEnc28j60.c, 1172 :: 		
0x2014	0xF8BD3010  LDRH	R3, [SP, #16]
0x2018	0x2B02    CMP	R3, #2
0x201A	0xD128    BNE	L_SPI_Ethernet_doTCP72
;__Lib_EthEnc28j60.c, 1175 :: 		
0x201C	0x9B08    LDR	R3, [SP, #32]
0x201E	0x1C5B    ADDS	R3, R3, #1
0x2020	0x9309    STR	R3, [SP, #36]
;__Lib_EthEnc28j60.c, 1176 :: 		
0x2022	0x2312    MOVS	R3, #18
0x2024	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_EthEnc28j60.c, 1179 :: 		
0x2028	0x200C    MOVS	R0, #12
0x202A	0xF000FB2B  BL	_SPI_Ethernet_readReg+0
0x202E	0xF88D0020  STRB	R0, [SP, #32]
;__Lib_EthEnc28j60.c, 1180 :: 		
0x2032	0x200D    MOVS	R0, #13
0x2034	0xF000FB26  BL	_SPI_Ethernet_readReg+0
0x2038	0xF88D0021  STRB	R0, [SP, #33]
;__Lib_EthEnc28j60.c, 1181 :: 		
0x203C	0x2000    MOVS	R0, #0
0x203E	0xF000FB21  BL	_SPI_Ethernet_readReg+0
0x2042	0xF88D0022  STRB	R0, [SP, #34]
;__Lib_EthEnc28j60.c, 1182 :: 		
0x2046	0x2001    MOVS	R0, #1
0x2048	0xF000FB1C  BL	_SPI_Ethernet_readReg+0
0x204C	0xF88D0023  STRB	R0, [SP, #35]
;__Lib_EthEnc28j60.c, 1184 :: 		
0x2050	0xF8BD3014  LDRH	R3, [SP, #20]
0x2054	0x1C5B    ADDS	R3, R3, #1
0x2056	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_EthEnc28j60.c, 1186 :: 		
0x205A	0x2318    MOVS	R3, #24
0x205C	0xF8AD3012  STRH	R3, [SP, #18]
;__Lib_EthEnc28j60.c, 1187 :: 		
0x2060	0x2300    MOVS	R3, #0
0x2062	0xF8AD3018  STRH	R3, [SP, #24]
;__Lib_EthEnc28j60.c, 1189 :: 		
0x2066	0x2400    MOVS	R4, #0
0x2068	0x4BC0    LDR	R3, [PC, #768]
0x206A	0x801C    STRH	R4, [R3, #0]
;__Lib_EthEnc28j60.c, 1190 :: 		
0x206C	0xE03E    B	L_SPI_Ethernet_doTCP73
L_SPI_Ethernet_doTCP72:
;__Lib_EthEnc28j60.c, 1191 :: 		
0x206E	0xF8BD3010  LDRH	R3, [SP, #16]
0x2072	0x2B18    CMP	R3, #24
0x2074	0xD119    BNE	L_SPI_Ethernet_doTCP74
;__Lib_EthEnc28j60.c, 1196 :: 		
0x2076	0x9B08    LDR	R3, [SP, #32]
0x2078	0x9301    STR	R3, [SP, #4]
;__Lib_EthEnc28j60.c, 1197 :: 		
0x207A	0x9B09    LDR	R3, [SP, #36]
0x207C	0x9308    STR	R3, [SP, #32]
;__Lib_EthEnc28j60.c, 1198 :: 		
0x207E	0xF8BD4016  LDRH	R4, [SP, #22]
0x2082	0x9B01    LDR	R3, [SP, #4]
0x2084	0x191B    ADDS	R3, R3, R4
0x2086	0x9309    STR	R3, [SP, #36]
;__Lib_EthEnc28j60.c, 1200 :: 		
0x2088	0x2310    MOVS	R3, #16
0x208A	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_EthEnc28j60.c, 1202 :: 		
0x208E	0xF8BD3014  LDRH	R3, [SP, #20]
0x2092	0x1C5B    ADDS	R3, R3, #1
0x2094	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_EthEnc28j60.c, 1204 :: 		
0x2098	0x2314    MOVS	R3, #20
0x209A	0xF8AD3012  STRH	R3, [SP, #18]
;__Lib_EthEnc28j60.c, 1205 :: 		
0x209E	0xF8BD301A  LDRH	R3, [SP, #26]
0x20A2	0x1C5B    ADDS	R3, R3, #1
0x20A4	0xF8AD301A  STRH	R3, [SP, #26]
;__Lib_EthEnc28j60.c, 1206 :: 		
0x20A8	0xE020    B	L_SPI_Ethernet_doTCP75
L_SPI_Ethernet_doTCP74:
;__Lib_EthEnc28j60.c, 1207 :: 		
0x20AA	0xF8BD3010  LDRH	R3, [SP, #16]
0x20AE	0x2B11    CMP	R3, #17
0x20B0	0xD11C    BNE	L_SPI_Ethernet_doTCP76
;__Lib_EthEnc28j60.c, 1212 :: 		
; l start address is: 0 (R0)
0x20B2	0x9808    LDR	R0, [SP, #32]
;__Lib_EthEnc28j60.c, 1213 :: 		
0x20B4	0x9B09    LDR	R3, [SP, #36]
0x20B6	0x9308    STR	R3, [SP, #32]
;__Lib_EthEnc28j60.c, 1214 :: 		
0x20B8	0x1C43    ADDS	R3, R0, #1
; l end address is: 0 (R0)
0x20BA	0x9309    STR	R3, [SP, #36]
;__Lib_EthEnc28j60.c, 1215 :: 		
0x20BC	0x2310    MOVS	R3, #16
0x20BE	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_EthEnc28j60.c, 1217 :: 		
0x20C2	0xF8BD3014  LDRH	R3, [SP, #20]
0x20C6	0x1C5B    ADDS	R3, R3, #1
0x20C8	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_EthEnc28j60.c, 1219 :: 		
0x20CC	0x2314    MOVS	R3, #20
0x20CE	0xF8AD3012  STRH	R3, [SP, #18]
;__Lib_EthEnc28j60.c, 1220 :: 		
0x20D2	0x2300    MOVS	R3, #0
0x20D4	0xF8AD3018  STRH	R3, [SP, #24]
;__Lib_EthEnc28j60.c, 1223 :: 		
0x20D8	0x4BA5    LDR	R3, [PC, #660]
0x20DA	0x781B    LDRB	R3, [R3, #0]
0x20DC	0xB933    CBNZ	R3, L_SPI_Ethernet_doTCP77
;__Lib_EthEnc28j60.c, 1224 :: 		
0x20DE	0x4CA3    LDR	R4, [PC, #652]
0x20E0	0x8823    LDRH	R3, [R4, #0]
0x20E2	0x1C5B    ADDS	R3, R3, #1
0x20E4	0x8023    STRH	R3, [R4, #0]
;__Lib_EthEnc28j60.c, 1225 :: 		
0x20E6	0x2400    MOVS	R4, #0
0x20E8	0x4BA1    LDR	R3, [PC, #644]
0x20EA	0x701C    STRB	R4, [R3, #0]
;__Lib_EthEnc28j60.c, 1226 :: 		
L_SPI_Ethernet_doTCP77:
;__Lib_EthEnc28j60.c, 1227 :: 		
L_SPI_Ethernet_doTCP76:
L_SPI_Ethernet_doTCP75:
L_SPI_Ethernet_doTCP73:
;__Lib_EthEnc28j60.c, 1228 :: 		
0x20EC	0xF8BD3014  LDRH	R3, [SP, #20]
0x20F0	0x2B00    CMP	R3, #0
0x20F2	0xF000818B  BEQ	L_SPI_Ethernet_doTCP78
;__Lib_EthEnc28j60.c, 1233 :: 		
___SPI_Ethernet_doTCP_MORE2SEND:
;__Lib_EthEnc28j60.c, 1235 :: 		
0x20F6	0xF8BD3038  LDRH	R3, [SP, #56]
0x20FA	0x1D1B    ADDS	R3, R3, #4
0x20FC	0xF89D2022  LDRB	R2, [SP, #34]
0x2100	0xF89D1023  LDRB	R1, [SP, #35]
0x2104	0xB298    UXTH	R0, R3
0x2106	0xF000F98F  BL	_SPI_Ethernet_writeMemory+0
;__Lib_EthEnc28j60.c, 1236 :: 		
0x210A	0xF89D0021  LDRB	R0, [SP, #33]
0x210E	0xF7FFF8E5  BL	_SPI_Ethernet_putByte+0
;__Lib_EthEnc28j60.c, 1237 :: 		
0x2112	0xF89D0020  LDRB	R0, [SP, #32]
0x2116	0xF7FFF8E1  BL	_SPI_Ethernet_putByte+0
;__Lib_EthEnc28j60.c, 1241 :: 		
0x211A	0xF89D0027  LDRB	R0, [SP, #39]
0x211E	0xF7FFF8DD  BL	_SPI_Ethernet_putByte+0
;__Lib_EthEnc28j60.c, 1242 :: 		
0x2122	0xF89D0026  LDRB	R0, [SP, #38]
0x2126	0xF7FFF8D9  BL	_SPI_Ethernet_putByte+0
;__Lib_EthEnc28j60.c, 1243 :: 		
0x212A	0xF89D0025  LDRB	R0, [SP, #37]
0x212E	0xF7FFF8D5  BL	_SPI_Ethernet_putByte+0
;__Lib_EthEnc28j60.c, 1244 :: 		
0x2132	0xF89D0024  LDRB	R0, [SP, #36]
0x2136	0xF7FFF8D1  BL	_SPI_Ethernet_putByte+0
;__Lib_EthEnc28j60.c, 1247 :: 		
0x213A	0xF8BD3038  LDRH	R3, [SP, #56]
0x213E	0x330C    ADDS	R3, #12
0x2140	0xB298    UXTH	R0, R3
0x2142	0xF7FFF827  BL	_SPI_Ethernet_readMem+0
0x2146	0xF000030F  AND	R3, R0, #15
0x214A	0xB2DB    UXTB	R3, R3
0x214C	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_EthEnc28j60.c, 1248 :: 		
0x2150	0xF8BD3012  LDRH	R3, [SP, #18]
0x2154	0x009C    LSLS	R4, R3, #2
0x2156	0xB2A4    UXTH	R4, R4
0x2158	0xF8BD3028  LDRH	R3, [SP, #40]
0x215C	0xEA430404  ORR	R4, R3, R4, LSL #0
0x2160	0xF8AD4028  STRH	R4, [SP, #40]
;__Lib_EthEnc28j60.c, 1249 :: 		
0x2164	0xF8BD3038  LDRH	R3, [SP, #56]
0x2168	0x330C    ADDS	R3, #12
0x216A	0xB2E1    UXTB	R1, R4
0x216C	0xB298    UXTH	R0, R3
0x216E	0xF7FFF9CB  BL	_SPI_Ethernet_writeMem+0
;__Lib_EthEnc28j60.c, 1252 :: 		
0x2172	0xF8BD3038  LDRH	R3, [SP, #56]
0x2176	0x330D    ADDS	R3, #13
0x2178	0xB298    UXTH	R0, R3
0x217A	0xF7FFF80B  BL	_SPI_Ethernet_readMem+0
0x217E	0xF00003C0  AND	R3, R0, #192
0x2182	0xB2DB    UXTB	R3, R3
0x2184	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_EthEnc28j60.c, 1253 :: 		
0x2188	0xF8BD4010  LDRH	R4, [SP, #16]
0x218C	0xF8BD3028  LDRH	R3, [SP, #40]
0x2190	0xEA430404  ORR	R4, R3, R4, LSL #0
0x2194	0xF8AD4028  STRH	R4, [SP, #40]
;__Lib_EthEnc28j60.c, 1254 :: 		
0x2198	0xF8BD3038  LDRH	R3, [SP, #56]
0x219C	0x330D    ADDS	R3, #13
0x219E	0xB2E1    UXTB	R1, R4
0x21A0	0xB298    UXTH	R0, R3
0x21A2	0xF7FFF9B1  BL	_SPI_Ethernet_writeMem+0
;__Lib_EthEnc28j60.c, 1257 :: 		
0x21A6	0xF8BD3010  LDRH	R3, [SP, #16]
0x21AA	0x2B12    CMP	R3, #18
0x21AC	0xD115    BNE	L_SPI_Ethernet_doTCP79
;__Lib_EthEnc28j60.c, 1259 :: 		
0x21AE	0xF8BD3038  LDRH	R3, [SP, #56]
0x21B2	0x330E    ADDS	R3, #14
0x21B4	0x22EE    MOVS	R2, #238
0x21B6	0x2105    MOVS	R1, #5
0x21B8	0xB298    UXTH	R0, R3
0x21BA	0xF000F935  BL	_SPI_Ethernet_writeMemory+0
;__Lib_EthEnc28j60.c, 1263 :: 		
0x21BE	0xF8BD3038  LDRH	R3, [SP, #56]
0x21C2	0x3314    ADDS	R3, #20
0x21C4	0x2204    MOVS	R2, #4
0x21C6	0x2102    MOVS	R1, #2
0x21C8	0xB298    UXTH	R0, R3
0x21CA	0xF000F92D  BL	_SPI_Ethernet_writeMemory+0
;__Lib_EthEnc28j60.c, 1264 :: 		
0x21CE	0x2005    MOVS	R0, #5
0x21D0	0xF7FFF884  BL	_SPI_Ethernet_putByte+0
;__Lib_EthEnc28j60.c, 1265 :: 		
0x21D4	0x2078    MOVS	R0, #120
0x21D6	0xF7FFF881  BL	_SPI_Ethernet_putByte+0
;__Lib_EthEnc28j60.c, 1266 :: 		
L_SPI_Ethernet_doTCP79:
;__Lib_EthEnc28j60.c, 1269 :: 		
0x21DA	0xF8BD4034  LDRH	R4, [SP, #52]
0x21DE	0xF8BD3018  LDRH	R3, [SP, #24]
0x21E2	0x191C    ADDS	R4, R3, R4
0x21E4	0xB2A4    UXTH	R4, R4
0x21E6	0xF8BD3012  LDRH	R3, [SP, #18]
0x21EA	0x18E3    ADDS	R3, R4, R3
0x21EC	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_EthEnc28j60.c, 1272 :: 		
0x21F0	0xF8BD301C  LDRH	R3, [SP, #28]
0x21F4	0xB11B    CBZ	R3, L_SPI_Ethernet_doTCP80
;__Lib_EthEnc28j60.c, 1274 :: 		
0x21F6	0xF7FFF9AF  BL	_SPI_Ethernet_MACswap+0
;__Lib_EthEnc28j60.c, 1275 :: 		
0x21FA	0xF000FA0B  BL	_SPI_Ethernet_IPswap+0
;__Lib_EthEnc28j60.c, 1276 :: 		
L_SPI_Ethernet_doTCP80:
;__Lib_EthEnc28j60.c, 1279 :: 		
0x21FE	0xF10D0316  ADD	R3, SP, #22
0x2202	0x1C5B    ADDS	R3, R3, #1
0x2204	0x781B    LDRB	R3, [R3, #0]
0x2206	0xF8BD2016  LDRH	R2, [SP, #22]
0x220A	0xB2D9    UXTB	R1, R3
0x220C	0xF64110BF  MOVW	R0, #6591
0x2210	0xF000F90A  BL	_SPI_Ethernet_writeMemory+0
;__Lib_EthEnc28j60.c, 1282 :: 		
0x2214	0x2200    MOVS	R2, #0
0x2216	0x2100    MOVS	R1, #0
0x2218	0xF64110C7  MOVW	R0, #6599
0x221C	0xF000F904  BL	_SPI_Ethernet_writeMemory+0
;__Lib_EthEnc28j60.c, 1283 :: 		
0x2220	0xF8BD1034  LDRH	R1, [SP, #52]
0x2224	0xF64110BD  MOVW	R0, #6589
0x2228	0xF7FFFDA2  BL	_SPI_Ethernet_checksum+0
;__Lib_EthEnc28j60.c, 1284 :: 		
0x222C	0x2016    MOVS	R0, #22
0x222E	0xF000FA29  BL	_SPI_Ethernet_readReg+0
0x2232	0xF88D0044  STRB	R0, [SP, #68]
0x2236	0x2017    MOVS	R0, #23
0x2238	0xF000FA24  BL	_SPI_Ethernet_readReg+0
0x223C	0xF89D3044  LDRB	R3, [SP, #68]
0x2240	0xB2DA    UXTB	R2, R3
0x2242	0xB2C1    UXTB	R1, R0
0x2244	0xF64110C7  MOVW	R0, #6599
0x2248	0xF000F8EE  BL	_SPI_Ethernet_writeMemory+0
;__Lib_EthEnc28j60.c, 1287 :: 		
0x224C	0xF8BD4016  LDRH	R4, [SP, #22]
0x2250	0xF64113BD  MOVW	R3, #6589
0x2254	0x191B    ADDS	R3, R3, R4
0x2256	0xF8AD300A  STRH	R3, [SP, #10]
;__Lib_EthEnc28j60.c, 1289 :: 		
0x225A	0xF8BD3038  LDRH	R3, [SP, #56]
0x225E	0x3310    ADDS	R3, #16
0x2260	0x2200    MOVS	R2, #0
0x2262	0x2100    MOVS	R1, #0
0x2264	0xB298    UXTH	R0, R3
0x2266	0xF000F8DF  BL	_SPI_Ethernet_writeMemory+0
;__Lib_EthEnc28j60.c, 1292 :: 		
0x226A	0xF8BD3016  LDRH	R3, [SP, #22]
0x226E	0xF0030301  AND	R3, R3, #1
0x2272	0xF8AD3008  STRH	R3, [SP, #8]
;__Lib_EthEnc28j60.c, 1293 :: 		
0x2276	0x2100    MOVS	R1, #0
0x2278	0xF8BD000A  LDRH	R0, [SP, #10]
0x227C	0xF7FFF944  BL	_SPI_Ethernet_writeMem+0
;__Lib_EthEnc28j60.c, 1296 :: 		
0x2280	0xF8BD4008  LDRH	R4, [SP, #8]
0x2284	0xF8BD300A  LDRH	R3, [SP, #10]
0x2288	0x191B    ADDS	R3, R3, R4
0x228A	0xB29A    UXTH	R2, R3
0x228C	0x2300    MOVS	R3, #0
0x228E	0xF64111D1  MOVW	R1, #6609
0x2292	0xF64110C9  MOVW	R0, #6601
0x2296	0xF7FFFCD3  BL	_SPI_Ethernet_RAMcopy+0
;__Lib_EthEnc28j60.c, 1298 :: 		
0x229A	0xF8BD300A  LDRH	R3, [SP, #10]
0x229E	0xF2030408  ADDW	R4, R3, #8
0x22A2	0xB2A4    UXTH	R4, R4
0x22A4	0xF8BD3008  LDRH	R3, [SP, #8]
0x22A8	0x18E3    ADDS	R3, R4, R3
0x22AA	0x2206    MOVS	R2, #6
0x22AC	0x2100    MOVS	R1, #0
0x22AE	0xB298    UXTH	R0, R3
0x22B0	0xF000F8BA  BL	_SPI_Ethernet_writeMemory+0
;__Lib_EthEnc28j60.c, 1300 :: 		
0x22B4	0xF8BD4018  LDRH	R4, [SP, #24]
0x22B8	0xF8BD3012  LDRH	R3, [SP, #18]
0x22BC	0x191E    ADDS	R6, R3, R4
0x22BE	0xB2B6    UXTH	R6, R6
0x22C0	0x0A35    LSRS	R5, R6, #8
0x22C2	0xF8BD300A  LDRH	R3, [SP, #10]
0x22C6	0xF203040A  ADDW	R4, R3, #10
0x22CA	0xB2A4    UXTH	R4, R4
0x22CC	0xF8BD3008  LDRH	R3, [SP, #8]
0x22D0	0x18E3    ADDS	R3, R4, R3
0x22D2	0xB2F2    UXTB	R2, R6
0x22D4	0xB2E9    UXTB	R1, R5
0x22D6	0xB298    UXTH	R0, R3
0x22D8	0xF000F8A6  BL	_SPI_Ethernet_writeMemory+0
;__Lib_EthEnc28j60.c, 1303 :: 		
0x22DC	0xF8BD4018  LDRH	R4, [SP, #24]
0x22E0	0xF8BD3012  LDRH	R3, [SP, #18]
0x22E4	0x191B    ADDS	R3, R3, R4
0x22E6	0xB29B    UXTH	R3, R3
0x22E8	0xF203040C  ADDW	R4, R3, #12
0x22EC	0xB2A4    UXTH	R4, R4
0x22EE	0xF8BD3008  LDRH	R3, [SP, #8]
0x22F2	0x18E3    ADDS	R3, R4, R3
0x22F4	0xB299    UXTH	R1, R3
0x22F6	0xF8BD0038  LDRH	R0, [SP, #56]
0x22FA	0xF7FFFD39  BL	_SPI_Ethernet_checksum+0
;__Lib_EthEnc28j60.c, 1304 :: 		
0x22FE	0x2016    MOVS	R0, #22
0x2300	0xF000F9C0  BL	_SPI_Ethernet_readReg+0
0x2304	0xF88D0044  STRB	R0, [SP, #68]
0x2308	0x2017    MOVS	R0, #23
0x230A	0xF000F9BB  BL	_SPI_Ethernet_readReg+0
0x230E	0xF8BD3038  LDRH	R3, [SP, #56]
0x2312	0xF2030410  ADDW	R4, R3, #16
0x2316	0xF89D3044  LDRB	R3, [SP, #68]
0x231A	0xB2DA    UXTB	R2, R3
0x231C	0xB2C1    UXTB	R1, R0
0x231E	0xB2A0    UXTH	R0, R4
0x2320	0xF000F882  BL	_SPI_Ethernet_writeMemory+0
;__Lib_EthEnc28j60.c, 1306 :: 		
0x2324	0xF8BD3016  LDRH	R3, [SP, #22]
0x2328	0x330E    ADDS	R3, #14
0x232A	0xB298    UXTH	R0, R3
0x232C	0xF7FFF81E  BL	_SPI_Ethernet_TXpacket+0
;__Lib_EthEnc28j60.c, 1308 :: 		
0x2330	0xF8BD301A  LDRH	R3, [SP, #26]
0x2334	0x2B00    CMP	R3, #0
0x2336	0xD04E    BEQ	L_SPI_Ethernet_doTCP81
;__Lib_EthEnc28j60.c, 1310 :: 		
0x2338	0x2310    MOVS	R3, #16
0x233A	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_EthEnc28j60.c, 1312 :: 		
0x233E	0x2300    MOVS	R3, #0
0x2340	0xF8AD301A  STRH	R3, [SP, #26]
;__Lib_EthEnc28j60.c, 1316 :: 		
0x2344	0x2300    MOVS	R3, #0
0x2346	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_EthEnc28j60.c, 1319 :: 		
0x234A	0xF8BD4012  LDRH	R4, [SP, #18]
0x234E	0xF8BD3038  LDRH	R3, [SP, #56]
0x2352	0x191B    ADDS	R3, R3, R4
0x2354	0xB299    UXTH	R1, R3
0x2356	0x2002    MOVS	R0, #2
0x2358	0xF001F868  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 1322 :: 		
0x235C	0xF8BD3030  LDRH	R3, [SP, #48]
0x2360	0xF203040E  ADDW	R4, R3, #14
0x2364	0xF000B806  B	#12
0x2368	0x00882000  	_SPI_Ethernet_pktLen+0
0x236C	0x00342000  	__Lib_EthEnc28j60_closeTCP+0
0x2370	0x00362000  	__Lib_EthEnc28j60_waitTcp4FIN+0
0x2374	0xB2A4    UXTH	R4, R4
0x2376	0xF8BD3034  LDRH	R3, [SP, #52]
0x237A	0x18E4    ADDS	R4, R4, R3
0x237C	0xB2A4    UXTH	R4, R4
0x237E	0xF8BD3012  LDRH	R3, [SP, #18]
0x2382	0x18E3    ADDS	R3, R4, R3
0x2384	0xB298    UXTH	R0, R3
0x2386	0xF7FFFAE7  BL	_SPI_Ethernet_setRxReadAddress+0
;__Lib_EthEnc28j60.c, 1324 :: 		
0x238A	0x4C22    LDR	R4, [PC, #136]
0x238C	0x8823    LDRH	R3, [R4, #0]
0x238E	0x1C5B    ADDS	R3, R3, #1
0x2390	0x8023    STRH	R3, [R4, #0]
;__Lib_EthEnc28j60.c, 1327 :: 		
0x2392	0x4D21    LDR	R5, [PC, #132]
0x2394	0x4B21    LDR	R3, [PC, #132]
0x2396	0x881B    LDRH	R3, [R3, #0]
0x2398	0xF2A3040E  SUBW	R4, R3, #14
0x239C	0xB2A4    UXTH	R4, R4
0x239E	0xF8BD3034  LDRH	R3, [SP, #52]
0x23A2	0x1AE4    SUB	R4, R4, R3
0x23A4	0xB2A4    UXTH	R4, R4
0x23A6	0xF8BD3012  LDRH	R3, [SP, #18]
0x23AA	0x1AE4    SUB	R4, R4, R3
0x23AC	0xF10D032A  ADD	R3, SP, #42
0x23B0	0xF8BD200C  LDRH	R2, [SP, #12]
0x23B4	0xF8BD100E  LDRH	R1, [SP, #14]
0x23B8	0x4618    MOV	R0, R3
0x23BA	0xB2A3    UXTH	R3, R4
0x23BC	0xB420    PUSH	(R5)
0x23BE	0xF7FFF981  BL	_SPI_Ethernet_UserTCP+0
0x23C2	0xB001    ADD	SP, SP, #4
0x23C4	0xF8AD0018  STRH	R0, [SP, #24]
;__Lib_EthEnc28j60.c, 1329 :: 		
0x23C8	0x4C15    LDR	R4, [PC, #84]
0x23CA	0x6823    LDR	R3, [R4, #0]
0x23CC	0xB913    CBNZ	R3, L_SPI_Ethernet_doTCP82
;__Lib_EthEnc28j60.c, 1330 :: 		
0x23CE	0x2400    MOVS	R4, #0
0x23D0	0x4B10    LDR	R3, [PC, #64]
0x23D2	0x801C    STRH	R4, [R3, #0]
L_SPI_Ethernet_doTCP82:
;__Lib_EthEnc28j60.c, 1332 :: 		
0x23D4	0xE68F    B	___SPI_Ethernet_doTCP_MORE2SEND
;__Lib_EthEnc28j60.c, 1333 :: 		
L_SPI_Ethernet_doTCP81:
;__Lib_EthEnc28j60.c, 1334 :: 		
0x23D6	0x4B0F    LDR	R3, [PC, #60]
0x23D8	0x881B    LDRH	R3, [R3, #0]
0x23DA	0xB1BB    CBZ	R3, L_SPI_Ethernet_doTCP83
;__Lib_EthEnc28j60.c, 1336 :: 		
0x23DC	0xF8BD4018  LDRH	R4, [SP, #24]
0x23E0	0x9B08    LDR	R3, [SP, #32]
0x23E2	0x191B    ADDS	R3, R3, R4
0x23E4	0x9308    STR	R3, [SP, #32]
;__Lib_EthEnc28j60.c, 1337 :: 		
0x23E6	0x2311    MOVS	R3, #17
0x23E8	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_EthEnc28j60.c, 1339 :: 		
0x23EC	0x2400    MOVS	R4, #0
0x23EE	0x4B09    LDR	R3, [PC, #36]
0x23F0	0x801C    STRH	R4, [R3, #0]
;__Lib_EthEnc28j60.c, 1340 :: 		
0x23F2	0x2300    MOVS	R3, #0
0x23F4	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_EthEnc28j60.c, 1342 :: 		
0x23F8	0x2314    MOVS	R3, #20
0x23FA	0xF8AD3012  STRH	R3, [SP, #18]
;__Lib_EthEnc28j60.c, 1343 :: 		
0x23FE	0x2300    MOVS	R3, #0
0x2400	0xF8AD3018  STRH	R3, [SP, #24]
;__Lib_EthEnc28j60.c, 1345 :: 		
0x2404	0x2401    MOVS	R4, #1
0x2406	0x4B07    LDR	R3, [PC, #28]
0x2408	0x701C    STRB	R4, [R3, #0]
;__Lib_EthEnc28j60.c, 1347 :: 		
0x240A	0xE674    B	___SPI_Ethernet_doTCP_MORE2SEND
;__Lib_EthEnc28j60.c, 1348 :: 		
L_SPI_Ethernet_doTCP83:
;__Lib_EthEnc28j60.c, 1349 :: 		
L_SPI_Ethernet_doTCP78:
;__Lib_EthEnc28j60.c, 1350 :: 		
L_end_SPI_Ethernet_doTCP:
0x240C	0xF8DDE000  LDR	LR, [SP, #0]
0x2410	0xB013    ADD	SP, SP, #76
0x2412	0x4770    BX	LR
0x2414	0x00342000  	__Lib_EthEnc28j60_closeTCP+0
0x2418	0x00372000  	__Lib_EthEnc28j60_flags+0
0x241C	0x00882000  	_SPI_Ethernet_pktLen+0
0x2420	0x06E02200  	__Lib_EthEnc28j60_flags+0
0x2424	0x00362000  	__Lib_EthEnc28j60_waitTcp4FIN+0
; end of _SPI_Ethernet_doTCP
_SPI_Ethernet_UserTCP:
;ROV.c, 741 :: 		TEthPktFlags *flags) {
; Port start address is: 8 (R2)
0x16C4	0xB086    SUB	SP, SP, #24
0x16C6	0xF8CDE000  STR	LR, [SP, #0]
; Port end address is: 8 (R2)
; Port start address is: 8 (R2)
; flags start address is: 16 (R4)
0x16CA	0x9C06    LDR	R4, [SP, #24]
; flags end address is: 16 (R4)
;ROV.c, 744 :: 		unsigned int    len = 0 ;
0x16CC	0xF2400400  MOVW	R4, #0
0x16D0	0xF8AD4008  STRH	R4, [SP, #8]
;ROV.c, 749 :: 		if(Port != 80) {
0x16D4	0x2A50    CMP	R2, #80
0x16D6	0xD001    BEQ	L_SPI_Ethernet_UserTCP36
; Port end address is: 8 (R2)
;ROV.c, 750 :: 		return(0) ;
0x16D8	0x2000    MOVS	R0, #0
0x16DA	0xE102    B	L_end_SPI_Ethernet_UserTCP
;ROV.c, 751 :: 		}
L_SPI_Ethernet_UserTCP36:
;ROV.c, 754 :: 		for(i = 0 ; i < 10 ; i++) {
; i start address is: 8 (R2)
0x16DC	0x2200    MOVS	R2, #0
; i end address is: 8 (R2)
0x16DE	0xB291    UXTH	R1, R2
L_SPI_Ethernet_UserTCP37:
; i start address is: 4 (R1)
0x16E0	0x290A    CMP	R1, #10
0x16E2	0xD20E    BCS	L_SPI_Ethernet_UserTCP38
;ROV.c, 755 :: 		akcija[i] = SPI_Ethernet_getByte() ;
0x16E4	0x4C81    LDR	R4, [PC, #516]
0x16E6	0x1864    ADDS	R4, R4, R1
0x16E8	0x9405    STR	R4, [SP, #20]
0x16EA	0xF8AD1004  STRH	R1, [SP, #4]
0x16EE	0xF000FA83  BL	_SPI_Ethernet_getByte+0
0x16F2	0xF8BD1004  LDRH	R1, [SP, #4]
0x16F6	0x9C05    LDR	R4, [SP, #20]
0x16F8	0x7020    STRB	R0, [R4, #0]
;ROV.c, 754 :: 		for(i = 0 ; i < 10 ; i++) {
0x16FA	0x1C4C    ADDS	R4, R1, #1
; i end address is: 4 (R1)
; i start address is: 8 (R2)
0x16FC	0xB2A2    UXTH	R2, R4
;ROV.c, 756 :: 		}
0x16FE	0xB291    UXTH	R1, R2
; i end address is: 8 (R2)
0x1700	0xE7EE    B	L_SPI_Ethernet_UserTCP37
L_SPI_Ethernet_UserTCP38:
;ROV.c, 757 :: 		akcija[i] = 0 ;
; i start address is: 4 (R1)
0x1702	0x4C7A    LDR	R4, [PC, #488]
0x1704	0x1865    ADDS	R5, R4, R1
; i end address is: 4 (R1)
0x1706	0x2400    MOVS	R4, #0
0x1708	0x702C    STRB	R4, [R5, #0]
;ROV.c, 760 :: 		if(memcmp(akcija, httpMethod, 5)) {
0x170A	0x2205    MOVS	R2, #5
0x170C	0xB212    SXTH	R2, R2
0x170E	0x4978    LDR	R1, [PC, #480]
0x1710	0x4876    LDR	R0, [PC, #472]
0x1712	0xF7FEFDBB  BL	_memcmp+0
0x1716	0xB108    CBZ	R0, L_SPI_Ethernet_UserTCP40
;ROV.c, 761 :: 		return(0) ;
0x1718	0x2000    MOVS	R0, #0
0x171A	0xE0E2    B	L_end_SPI_Ethernet_UserTCP
;ROV.c, 762 :: 		}
L_SPI_Ethernet_UserTCP40:
;ROV.c, 766 :: 		if(akcija[5] == 's') {
0x171C	0x4C75    LDR	R4, [PC, #468]
0x171E	0x7824    LDRB	R4, [R4, #0]
0x1720	0x2C73    CMP	R4, #115
0x1722	0xF040806F  BNE	L_SPI_Ethernet_UserTCP41
;ROV.c, 768 :: 		len = putConstString(httpHeader) ;
0x1726	0x4874    LDR	R0, [PC, #464]
0x1728	0xF7FFFB6E  BL	_SPI_Ethernet_putConstString+0
0x172C	0xF8AD0008  STRH	R0, [SP, #8]
;ROV.c, 769 :: 		len += putConstString(httpMimeTypeScript);
0x1730	0x4872    LDR	R0, [PC, #456]
0x1732	0xF7FFFB69  BL	_SPI_Ethernet_putConstString+0
0x1736	0xF8BD4008  LDRH	R4, [SP, #8]
0x173A	0x1824    ADDS	R4, R4, R0
0x173C	0xF8AD4008  STRH	R4, [SP, #8]
;ROV.c, 776 :: 		len += putConstString("var PORTE=") ;
0x1740	0x4C6F    LDR	R4, [PC, #444]
0x1742	0x4620    MOV	R0, R4
0x1744	0xF7FFFB60  BL	_SPI_Ethernet_putConstString+0
0x1748	0xF8BD4008  LDRH	R4, [SP, #8]
0x174C	0x1824    ADDS	R4, R4, R0
0x174E	0xF8AD4008  STRH	R4, [SP, #8]
;ROV.c, 777 :: 		WordToStr(GPIOE_ODR >> 8, dyna) ;
0x1752	0x4C6C    LDR	R4, [PC, #432]
0x1754	0x6824    LDR	R4, [R4, #0]
0x1756	0x0A24    LSRS	R4, R4, #8
0x1758	0x496B    LDR	R1, [PC, #428]
0x175A	0xB2A0    UXTH	R0, R4
0x175C	0xF7FFFCBA  BL	_WordToStr+0
;ROV.c, 778 :: 		len += putString(dyna) ;
0x1760	0x4869    LDR	R0, [PC, #420]
0x1762	0xF7FFFCDF  BL	_SPI_Ethernet_putString+0
0x1766	0xF8BD4008  LDRH	R4, [SP, #8]
0x176A	0x1824    ADDS	R4, R4, R0
0x176C	0xF8AD4008  STRH	R4, [SP, #8]
;ROV.c, 779 :: 		len += putConstString(";") ;
0x1770	0x4C66    LDR	R4, [PC, #408]
0x1772	0x4620    MOV	R0, R4
0x1774	0xF7FFFB48  BL	_SPI_Ethernet_putConstString+0
0x1778	0xF8BD4008  LDRH	R4, [SP, #8]
0x177C	0x1824    ADDS	R4, R4, R0
0x177E	0xF8AD4008  STRH	R4, [SP, #8]
;ROV.c, 782 :: 		IntToStr(dubina, dyna) ;
0x1782	0x4C63    LDR	R4, [PC, #396]
0x1784	0x6824    LDR	R4, [R4, #0]
0x1786	0x4960    LDR	R1, [PC, #384]
0x1788	0xB220    SXTH	R0, R4
0x178A	0xF7FFFBAD  BL	_IntToStr+0
;ROV.c, 783 :: 		len += putConstString("var dub=") ;
0x178E	0x4C61    LDR	R4, [PC, #388]
0x1790	0x4620    MOV	R0, R4
0x1792	0xF7FFFB39  BL	_SPI_Ethernet_putConstString+0
0x1796	0xF8BD4008  LDRH	R4, [SP, #8]
0x179A	0x1824    ADDS	R4, R4, R0
0x179C	0xF8AD4008  STRH	R4, [SP, #8]
;ROV.c, 784 :: 		len += putString(dyna) ;
0x17A0	0x4859    LDR	R0, [PC, #356]
0x17A2	0xF7FFFCBF  BL	_SPI_Ethernet_putString+0
0x17A6	0xF8BD4008  LDRH	R4, [SP, #8]
0x17AA	0x1824    ADDS	R4, R4, R0
0x17AC	0xF8AD4008  STRH	R4, [SP, #8]
;ROV.c, 785 :: 		len += putConstString(";") ;
0x17B0	0x4C59    LDR	R4, [PC, #356]
0x17B2	0x4620    MOV	R0, R4
0x17B4	0xF7FFFB28  BL	_SPI_Ethernet_putConstString+0
0x17B8	0xF8BD4008  LDRH	R4, [SP, #8]
0x17BC	0x1824    ADDS	R4, R4, R0
0x17BE	0xF8AD4008  STRH	R4, [SP, #8]
;ROV.c, 788 :: 		IntToStr( temperatura, dyna) ;
0x17C2	0x4C56    LDR	R4, [PC, #344]
0x17C4	0x6824    LDR	R4, [R4, #0]
0x17C6	0x4950    LDR	R1, [PC, #320]
0x17C8	0xB220    SXTH	R0, R4
0x17CA	0xF7FFFB8D  BL	_IntToStr+0
;ROV.c, 789 :: 		len += putConstString("var TEMP= ") ;
0x17CE	0x4C54    LDR	R4, [PC, #336]
0x17D0	0x4620    MOV	R0, R4
0x17D2	0xF7FFFB19  BL	_SPI_Ethernet_putConstString+0
0x17D6	0xF8BD4008  LDRH	R4, [SP, #8]
0x17DA	0x1824    ADDS	R4, R4, R0
0x17DC	0xF8AD4008  STRH	R4, [SP, #8]
;ROV.c, 790 :: 		len += putString(dyna) ;
0x17E0	0x4849    LDR	R0, [PC, #292]
0x17E2	0xF7FFFC9F  BL	_SPI_Ethernet_putString+0
0x17E6	0xF8BD4008  LDRH	R4, [SP, #8]
0x17EA	0x1824    ADDS	R4, R4, R0
0x17EC	0xF8AD4008  STRH	R4, [SP, #8]
;ROV.c, 791 :: 		len += putConstString(";") ;
0x17F0	0x4C4C    LDR	R4, [PC, #304]
0x17F2	0x4620    MOV	R0, R4
0x17F4	0xF7FFFB08  BL	_SPI_Ethernet_putConstString+0
0x17F8	0xF8BD4008  LDRH	R4, [SP, #8]
0x17FC	0x1824    ADDS	R4, R4, R0
0x17FE	0xF8AD4008  STRH	R4, [SP, #8]
;ROV.c, 792 :: 		}
0x1802	0xE052    B	L_SPI_Ethernet_UserTCP42
L_SPI_Ethernet_UserTCP41:
;ROV.c, 794 :: 		else if(akcija[5] == 'b') {
0x1804	0x4C3B    LDR	R4, [PC, #236]
0x1806	0x7824    LDRB	R4, [R4, #0]
0x1808	0x2C62    CMP	R4, #98
0x180A	0xD14E    BNE	L_SPI_Ethernet_UserTCP43
;ROV.c, 795 :: 		unsigned long   bitMask = 0 ;
;ROV.c, 797 :: 		if(isdigit(akcija[6])) {
0x180C	0x4C46    LDR	R4, [PC, #280]
0x180E	0x7824    LDRB	R4, [R4, #0]
0x1810	0xB2E0    UXTB	R0, R4
0x1812	0xF7FFFB5D  BL	_isdigit+0
0x1816	0x2800    CMP	R0, #0
0x1818	0xD047    BEQ	L_SPI_Ethernet_UserTCP44
;ROV.c, 798 :: 		bitMask = akcija[6] - '0' ;
0x181A	0x4C43    LDR	R4, [PC, #268]
0x181C	0x7824    LDRB	R4, [R4, #0]
0x181E	0x3C30    SUBS	R4, #48
0x1820	0xB224    SXTH	R4, R4
0x1822	0x9403    STR	R4, [SP, #12]
;ROV.c, 800 :: 		if (bitMask == 8) {
0x1824	0x9C03    LDR	R4, [SP, #12]
0x1826	0x2C08    CMP	R4, #8
0x1828	0xD109    BNE	L_SPI_Ethernet_UserTCP45
;ROV.c, 801 :: 		len += putConstString(KAMERA) ;
0x182A	0x4C40    LDR	R4, [PC, #256]
0x182C	0x6824    LDR	R4, [R4, #0]
0x182E	0x4620    MOV	R0, R4
0x1830	0xF7FFFAEA  BL	_SPI_Ethernet_putConstString+0
0x1834	0xF8BD4008  LDRH	R4, [SP, #8]
0x1838	0x1824    ADDS	R4, R4, R0
0x183A	0xF8AD4008  STRH	R4, [SP, #8]
;ROV.c, 803 :: 		}
L_SPI_Ethernet_UserTCP45:
;ROV.c, 823 :: 		if (bitMask == 0) {
0x183E	0x9C03    LDR	R4, [SP, #12]
0x1840	0xB90C    CBNZ	R4, L_SPI_Ethernet_UserTCP46
;ROV.c, 825 :: 		Napred();
0x1842	0xF7FFFB19  BL	_Napred+0
;ROV.c, 830 :: 		}
L_SPI_Ethernet_UserTCP46:
;ROV.c, 835 :: 		if (bitMask == 4) {
0x1846	0x9C03    LDR	R4, [SP, #12]
0x1848	0x2C04    CMP	R4, #4
0x184A	0xD101    BNE	L_SPI_Ethernet_UserTCP47
;ROV.c, 837 :: 		Nazad();
0x184C	0xF7FFFC02  BL	_Nazad+0
;ROV.c, 841 :: 		}
L_SPI_Ethernet_UserTCP47:
;ROV.c, 846 :: 		if (bitMask == 2) {
0x1850	0x9C03    LDR	R4, [SP, #12]
0x1852	0x2C02    CMP	R4, #2
0x1854	0xD101    BNE	L_SPI_Ethernet_UserTCP48
;ROV.c, 848 :: 		Levo();
0x1856	0xF7FFF915  BL	_Levo+0
;ROV.c, 852 :: 		}
L_SPI_Ethernet_UserTCP48:
;ROV.c, 857 :: 		if (bitMask == 3) {
0x185A	0x9C03    LDR	R4, [SP, #12]
0x185C	0x2C03    CMP	R4, #3
0x185E	0xD101    BNE	L_SPI_Ethernet_UserTCP49
;ROV.c, 859 :: 		Desno();
0x1860	0xF7FFF8E4  BL	_Desno+0
;ROV.c, 863 :: 		}
L_SPI_Ethernet_UserTCP49:
;ROV.c, 868 :: 		if (bitMask == 6) {
0x1864	0x9C03    LDR	R4, [SP, #12]
0x1866	0x2C06    CMP	R4, #6
0x1868	0xD101    BNE	L_SPI_Ethernet_UserTCP50
;ROV.c, 870 :: 		Zaron();
0x186A	0xF7FFF95D  BL	_Zaron+0
;ROV.c, 874 :: 		}
L_SPI_Ethernet_UserTCP50:
;ROV.c, 879 :: 		if (bitMask == 5) {
0x186E	0x9C03    LDR	R4, [SP, #12]
0x1870	0x2C05    CMP	R4, #5
0x1872	0xD101    BNE	L_SPI_Ethernet_UserTCP51
;ROV.c, 881 :: 		Izron();
0x1874	0xF7FFFA70  BL	_Izron+0
;ROV.c, 885 :: 		}
L_SPI_Ethernet_UserTCP51:
;ROV.c, 890 :: 		if (bitMask == 1) {
0x1878	0x9C03    LDR	R4, [SP, #12]
0x187A	0x2C01    CMP	R4, #1
0x187C	0xD101    BNE	L_SPI_Ethernet_UserTCP52
;ROV.c, 892 :: 		Stop();
0x187E	0xF7FFFA97  BL	_Stop+0
;ROV.c, 896 :: 		}
L_SPI_Ethernet_UserTCP52:
;ROV.c, 902 :: 		if (bitMask == 7) {
0x1882	0x9C03    LDR	R4, [SP, #12]
0x1884	0x2C07    CMP	R4, #7
0x1886	0xD101    BNE	L_SPI_Ethernet_UserTCP53
;ROV.c, 904 :: 		Svetlo_ON();
0x1888	0xF7FFFC10  BL	_Svetlo_ON+0
;ROV.c, 908 :: 		}
L_SPI_Ethernet_UserTCP53:
;ROV.c, 920 :: 		bitMask = 1 << (bitMask + 8);
0x188C	0x9C03    LDR	R4, [SP, #12]
0x188E	0xF2040508  ADDW	R5, R4, #8
0x1892	0x2401    MOVS	R4, #1
0x1894	0xB224    SXTH	R4, R4
0x1896	0x40AC    LSLS	R4, R5
0x1898	0xB224    SXTH	R4, R4
0x189A	0x9403    STR	R4, [SP, #12]
;ROV.c, 921 :: 		GPIOE_ODR ^= bitMask ;
0x189C	0x9D03    LDR	R5, [SP, #12]
0x189E	0x4C19    LDR	R4, [PC, #100]
0x18A0	0x6824    LDR	R4, [R4, #0]
0x18A2	0xEA840505  EOR	R5, R4, R5, LSL #0
0x18A6	0x4C17    LDR	R4, [PC, #92]
0x18A8	0x6025    STR	R5, [R4, #0]
;ROV.c, 923 :: 		}
L_SPI_Ethernet_UserTCP44:
;ROV.c, 924 :: 		}
L_SPI_Ethernet_UserTCP43:
L_SPI_Ethernet_UserTCP42:
;ROV.c, 926 :: 		if(len == 0) {
0x18AA	0xF8BD4008  LDRH	R4, [SP, #8]
0x18AE	0xB9B4    CBNZ	R4, L_SPI_Ethernet_UserTCP54
;ROV.c, 927 :: 		len =  putConstString(httpHeader) ;
0x18B0	0x4811    LDR	R0, [PC, #68]
0x18B2	0xF7FFFAA9  BL	_SPI_Ethernet_putConstString+0
0x18B6	0xF8AD0008  STRH	R0, [SP, #8]
;ROV.c, 928 :: 		len += putConstString(httpMimeTypeHTML);
0x18BA	0x481D    LDR	R0, [PC, #116]
0x18BC	0xF7FFFAA4  BL	_SPI_Ethernet_putConstString+0
0x18C0	0xF8BD4008  LDRH	R4, [SP, #8]
0x18C4	0x1824    ADDS	R4, R4, R0
0x18C6	0xF8AD4008  STRH	R4, [SP, #8]
;ROV.c, 929 :: 		len += putConstString(GlavnaStranica) ;
0x18CA	0x4C1A    LDR	R4, [PC, #104]
0x18CC	0x6824    LDR	R4, [R4, #0]
0x18CE	0x4620    MOV	R0, R4
0x18D0	0xF7FFFA9A  BL	_SPI_Ethernet_putConstString+0
0x18D4	0xF8BD4008  LDRH	R4, [SP, #8]
0x18D8	0x1824    ADDS	R4, R4, R0
0x18DA	0xF8AD4008  STRH	R4, [SP, #8]
;ROV.c, 932 :: 		}
L_SPI_Ethernet_UserTCP54:
;ROV.c, 934 :: 		return(len) ;
0x18DE	0xF8BD0008  LDRH	R0, [SP, #8]
;ROV.c, 935 :: 		}
L_end_SPI_Ethernet_UserTCP:
0x18E2	0xF8DDE000  LDR	LR, [SP, #0]
0x18E6	0xB006    ADD	SP, SP, #24
0x18E8	0x4770    BX	LR
0x18EA	0xBF00    NOP
0x18EC	0x00562000  	_akcija+0
0x18F0	0x00002000  	_httpMethod+0
0x18F4	0x005B2000  	_akcija+5
0x18F8	0x47930000  	_httpHeader+0
0x18FC	0x47C80000  	_httpMimeTypeScript+0
0x1900	0x47F80000  	?lstr_3_ROV+0
0x1904	0x10144002  	GPIOE_ODR+0
0x1908	0x005B2000  	_dyna+0
0x190C	0x0EE60000  	?lstr_4_ROV+0
0x1910	0x00082000  	_dubina+0
0x1914	0x48030000  	?lstr_5_ROV+0
0x1918	0x136A0000  	?lstr_6_ROV+0
0x191C	0x000C2000  	_temperatura+0
0x1920	0x47ED0000  	?lstr_7_ROV+0
0x1924	0x0F560000  	?lstr_8_ROV+0
0x1928	0x005C2000  	_akcija+6
0x192C	0x00102000  	_KAMERA+0
0x1930	0x47D50000  	_httpMimeTypeHTML+0
0x1934	0x00142000  	_GlavnaStranica+0
; end of _SPI_Ethernet_UserTCP
_SPI_Ethernet_putConstString:
;__Lib_EthEnc28j60.c, 2759 :: 		
0x0E08	0xB084    SUB	SP, SP, #16
0x0E0A	0xF8CDE000  STR	LR, [SP, #0]
0x0E0E	0x9003    STR	R0, [SP, #12]
;__Lib_EthEnc28j60.c, 2762 :: 		
0x0E10	0xF2400100  MOVW	R1, #0
0x0E14	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_EthEnc28j60.c, 2763 :: 		
0x0E18	0x2200    MOVS	R2, #0
0x0E1A	0xB252    SXTB	R2, R2
0x0E1C	0x4914    LDR	R1, [PC, #80]
0x0E1E	0x600A    STR	R2, [R1, #0]
;__Lib_EthEnc28j60.c, 2764 :: 		
0x0E20	0x207A    MOVS	R0, #122
0x0E22	0x4C14    LDR	R4, [PC, #80]
0x0E24	0x6824    LDR	R4, [R4, #0]
0x0E26	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 2765 :: 		
L_SPI_Ethernet_putConstString264:
0x0E28	0x9A03    LDR	R2, [SP, #12]
0x0E2A	0x9903    LDR	R1, [SP, #12]
0x0E2C	0x1C49    ADDS	R1, R1, #1
0x0E2E	0x9103    STR	R1, [SP, #12]
0x0E30	0x7811    LDRB	R1, [R2, #0]
; temp start address is: 0 (R0)
0x0E32	0xB2C8    UXTB	R0, R1
0x0E34	0xB160    CBZ	R0, L_SPI_Ethernet_putConstString265
;__Lib_EthEnc28j60.c, 2767 :: 		
0x0E36	0xF8AD0004  STRH	R0, [SP, #4]
0x0E3A	0x4C0E    LDR	R4, [PC, #56]
0x0E3C	0x6824    LDR	R4, [R4, #0]
0x0E3E	0x47A0    BLX	R4
0x0E40	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_EthEnc28j60.c, 2768 :: 		
0x0E44	0xF8BD1008  LDRH	R1, [SP, #8]
0x0E48	0x1C49    ADDS	R1, R1, #1
0x0E4A	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_EthEnc28j60.c, 2769 :: 		
0x0E4E	0xE7EB    B	L_SPI_Ethernet_putConstString264
; temp end address is: 0 (R0)
L_SPI_Ethernet_putConstString265:
;__Lib_EthEnc28j60.c, 2770 :: 		
0x0E50	0xF000FD76  BL	_Delay_1us+0
0x0E54	0xF000FD74  BL	_Delay_1us+0
0x0E58	0xF000FD72  BL	_Delay_1us+0
0x0E5C	0x2201    MOVS	R2, #1
0x0E5E	0xB252    SXTB	R2, R2
0x0E60	0x4903    LDR	R1, [PC, #12]
0x0E62	0x600A    STR	R2, [R1, #0]
;__Lib_EthEnc28j60.c, 2771 :: 		
0x0E64	0xF8BD0008  LDRH	R0, [SP, #8]
;__Lib_EthEnc28j60.c, 2772 :: 		
L_end_SPI_Ethernet_putConstString:
0x0E68	0xF8DDE000  LDR	LR, [SP, #0]
0x0E6C	0xB004    ADD	SP, SP, #16
0x0E6E	0x4770    BX	LR
0x0E70	0x02A04242  	SPI_Ethernet_CS+0
0x0E74	0x00842000  	_SPI_Rd_Ptr+0
; end of _SPI_Ethernet_putConstString
_WordToStr:
;__Lib_Conversions.c, 114 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x10D4	0xB081    SUB	SP, SP, #4
0x10D6	0x460A    MOV	R2, R1
0x10D8	0xB281    UXTH	R1, R0
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 4 (R1)
; output start address is: 8 (R2)
;__Lib_Conversions.c, 119 :: 		
; len start address is: 0 (R0)
0x10DA	0x2000    MOVS	R0, #0
; input end address is: 4 (R1)
; output end address is: 8 (R2)
; len end address is: 0 (R0)
0x10DC	0xB28D    UXTH	R5, R1
0x10DE	0x4611    MOV	R1, R2
L_WordToStr11:
; len start address is: 0 (R0)
; output start address is: 4 (R1)
; input start address is: 20 (R5)
0x10E0	0x2805    CMP	R0, #5
0x10E2	0xD205    BCS	L_WordToStr12
;__Lib_Conversions.c, 120 :: 		
0x10E4	0x180B    ADDS	R3, R1, R0
0x10E6	0x2220    MOVS	R2, #32
0x10E8	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 119 :: 		
0x10EA	0x1C40    ADDS	R0, R0, #1
0x10EC	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 120 :: 		
0x10EE	0xE7F7    B	L_WordToStr11
L_WordToStr12:
;__Lib_Conversions.c, 121 :: 		
0x10F0	0x180B    ADDS	R3, R1, R0
0x10F2	0x2200    MOVS	R2, #0
0x10F4	0x701A    STRB	R2, [R3, #0]
0x10F6	0x1E40    SUBS	R0, R0, #1
0x10F8	0xB2C0    UXTB	R0, R0
; output end address is: 4 (R1)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 123 :: 		
L_WordToStr14:
;__Lib_Conversions.c, 124 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x10FA	0x180C    ADDS	R4, R1, R0
0x10FC	0x230A    MOVS	R3, #10
0x10FE	0xFBB5F2F3  UDIV	R2, R5, R3
0x1102	0xFB035212  MLS	R2, R3, R2, R5
0x1106	0xB292    UXTH	R2, R2
0x1108	0x3230    ADDS	R2, #48
0x110A	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 125 :: 		
0x110C	0x220A    MOVS	R2, #10
0x110E	0xFBB5F2F2  UDIV	R2, R5, R2
0x1112	0xB292    UXTH	R2, R2
0x1114	0xB295    UXTH	R5, R2
; input end address is: 20 (R5)
;__Lib_Conversions.c, 126 :: 		
0x1116	0xB902    CBNZ	R2, L_WordToStr16
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 127 :: 		
0x1118	0xE002    B	L_WordToStr15
L_WordToStr16:
;__Lib_Conversions.c, 128 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x111A	0x1E40    SUBS	R0, R0, #1
0x111C	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 129 :: 		
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
0x111E	0xE7EC    B	L_WordToStr14
L_WordToStr15:
;__Lib_Conversions.c, 130 :: 		
L_end_WordToStr:
0x1120	0xB001    ADD	SP, SP, #4
0x1122	0x4770    BX	LR
; end of _WordToStr
_SPI_Ethernet_putString:
;__Lib_EthEnc28j60.c, 2734 :: 		
0x1124	0xB084    SUB	SP, SP, #16
0x1126	0xF8CDE000  STR	LR, [SP, #0]
0x112A	0x9003    STR	R0, [SP, #12]
;__Lib_EthEnc28j60.c, 2737 :: 		
0x112C	0xF2400100  MOVW	R1, #0
0x1130	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_EthEnc28j60.c, 2738 :: 		
0x1134	0x2200    MOVS	R2, #0
0x1136	0xB252    SXTB	R2, R2
0x1138	0x4914    LDR	R1, [PC, #80]
0x113A	0x600A    STR	R2, [R1, #0]
;__Lib_EthEnc28j60.c, 2739 :: 		
0x113C	0x207A    MOVS	R0, #122
0x113E	0x4C14    LDR	R4, [PC, #80]
0x1140	0x6824    LDR	R4, [R4, #0]
0x1142	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 2740 :: 		
L_SPI_Ethernet_putString262:
0x1144	0x9A03    LDR	R2, [SP, #12]
0x1146	0x9903    LDR	R1, [SP, #12]
0x1148	0x1C49    ADDS	R1, R1, #1
0x114A	0x9103    STR	R1, [SP, #12]
0x114C	0x7811    LDRB	R1, [R2, #0]
; temp start address is: 0 (R0)
0x114E	0xB2C8    UXTB	R0, R1
0x1150	0xB160    CBZ	R0, L_SPI_Ethernet_putString263
;__Lib_EthEnc28j60.c, 2742 :: 		
0x1152	0xF8AD0004  STRH	R0, [SP, #4]
0x1156	0x4C0E    LDR	R4, [PC, #56]
0x1158	0x6824    LDR	R4, [R4, #0]
0x115A	0x47A0    BLX	R4
0x115C	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_EthEnc28j60.c, 2743 :: 		
0x1160	0xF8BD1008  LDRH	R1, [SP, #8]
0x1164	0x1C49    ADDS	R1, R1, #1
0x1166	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_EthEnc28j60.c, 2744 :: 		
0x116A	0xE7EB    B	L_SPI_Ethernet_putString262
; temp end address is: 0 (R0)
L_SPI_Ethernet_putString263:
;__Lib_EthEnc28j60.c, 2745 :: 		
0x116C	0xF000FBE8  BL	_Delay_1us+0
0x1170	0xF000FBE6  BL	_Delay_1us+0
0x1174	0xF000FBE4  BL	_Delay_1us+0
0x1178	0x2201    MOVS	R2, #1
0x117A	0xB252    SXTB	R2, R2
0x117C	0x4903    LDR	R1, [PC, #12]
0x117E	0x600A    STR	R2, [R1, #0]
;__Lib_EthEnc28j60.c, 2746 :: 		
0x1180	0xF8BD0008  LDRH	R0, [SP, #8]
;__Lib_EthEnc28j60.c, 2747 :: 		
L_end_SPI_Ethernet_putString:
0x1184	0xF8DDE000  LDR	LR, [SP, #0]
0x1188	0xB004    ADD	SP, SP, #16
0x118A	0x4770    BX	LR
0x118C	0x02A04242  	SPI_Ethernet_CS+0
0x1190	0x00842000  	_SPI_Rd_Ptr+0
; end of _SPI_Ethernet_putString
_IntToStr:
;__Lib_Conversions.c, 211 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x0EE8	0xB081    SUB	SP, SP, #4
0x0EEA	0xF8CDE000  STR	LR, [SP, #0]
0x0EEE	0x460E    MOV	R6, R1
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 0 (R0)
; output start address is: 24 (R6)
;__Lib_Conversions.c, 217 :: 		
; negative start address is: 4 (R1)
0x0EF0	0x2100    MOVS	R1, #0
;__Lib_Conversions.c, 218 :: 		
; inword start address is: 12 (R3)
0x0EF2	0xB283    UXTH	R3, R0
;__Lib_Conversions.c, 219 :: 		
0x0EF4	0x2800    CMP	R0, #0
0x0EF6	0xDA05    BGE	L__IntToStr165
; inword end address is: 12 (R3)
;__Lib_Conversions.c, 220 :: 		
0x0EF8	0x2101    MOVS	R1, #1
;__Lib_Conversions.c, 221 :: 		
0x0EFA	0x4240    RSBS	R0, R0, #0
0x0EFC	0xB280    UXTH	R0, R0
; input end address is: 0 (R0)
; inword start address is: 0 (R0)
0x0EFE	0xB280    UXTH	R0, R0
; negative end address is: 4 (R1)
; inword end address is: 0 (R0)
0x0F00	0xB28F    UXTH	R7, R1
;__Lib_Conversions.c, 222 :: 		
0x0F02	0xE001    B	L_IntToStr37
L__IntToStr165:
;__Lib_Conversions.c, 219 :: 		
0x0F04	0xB298    UXTH	R0, R3
0x0F06	0xB28F    UXTH	R7, R1
;__Lib_Conversions.c, 222 :: 		
L_IntToStr37:
;__Lib_Conversions.c, 223 :: 		
; inword start address is: 0 (R0)
; negative start address is: 28 (R7)
0x0F08	0x4631    MOV	R1, R6
; inword end address is: 0 (R0)
0x0F0A	0xF000F8E3  BL	_WordToStr+0
;__Lib_Conversions.c, 225 :: 		
; i start address is: 4 (R1)
0x0F0E	0x2106    MOVS	R1, #6
; output end address is: 24 (R6)
; negative end address is: 28 (R7)
; i end address is: 4 (R1)
0x0F10	0x4634    MOV	R4, R6
0x0F12	0xB2B8    UXTH	R0, R7
;__Lib_Conversions.c, 226 :: 		
L_IntToStr38:
; i start address is: 4 (R1)
; negative start address is: 0 (R0)
; output start address is: 16 (R4)
0x0F14	0x2900    CMP	R1, #0
0x0F16	0xD908    BLS	L_IntToStr39
;__Lib_Conversions.c, 227 :: 		
0x0F18	0x1863    ADDS	R3, R4, R1
0x0F1A	0x1E4A    SUBS	R2, R1, #1
0x0F1C	0xB292    UXTH	R2, R2
0x0F1E	0x18A2    ADDS	R2, R4, R2
0x0F20	0x7812    LDRB	R2, [R2, #0]
0x0F22	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 228 :: 		
0x0F24	0x1E49    SUBS	R1, R1, #1
0x0F26	0xB289    UXTH	R1, R1
;__Lib_Conversions.c, 229 :: 		
; i end address is: 4 (R1)
0x0F28	0xE7F4    B	L_IntToStr38
L_IntToStr39:
;__Lib_Conversions.c, 230 :: 		
0x0F2A	0x2220    MOVS	R2, #32
0x0F2C	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 231 :: 		
0x0F2E	0xB170    CBZ	R0, L_IntToStr40
; negative end address is: 0 (R0)
;__Lib_Conversions.c, 232 :: 		
; i start address is: 0 (R0)
0x0F30	0x2000    MOVS	R0, #0
; output end address is: 16 (R4)
; i end address is: 0 (R0)
0x0F32	0xB281    UXTH	R1, R0
0x0F34	0x4620    MOV	R0, R4
;__Lib_Conversions.c, 233 :: 		
L_IntToStr41:
; i start address is: 4 (R1)
; output start address is: 0 (R0)
0x0F36	0x1842    ADDS	R2, R0, R1
0x0F38	0x7812    LDRB	R2, [R2, #0]
0x0F3A	0x2A20    CMP	R2, #32
0x0F3C	0xD102    BNE	L_IntToStr42
0x0F3E	0x1C49    ADDS	R1, R1, #1
0x0F40	0xB289    UXTH	R1, R1
0x0F42	0xE7F8    B	L_IntToStr41
L_IntToStr42:
;__Lib_Conversions.c, 234 :: 		
0x0F44	0x1E4A    SUBS	R2, R1, #1
0x0F46	0xB292    UXTH	R2, R2
; i end address is: 4 (R1)
;__Lib_Conversions.c, 235 :: 		
0x0F48	0x1883    ADDS	R3, R0, R2
; output end address is: 0 (R0)
0x0F4A	0x222D    MOVS	R2, #45
0x0F4C	0x701A    STRB	R2, [R3, #0]
L_IntToStr40:
;__Lib_Conversions.c, 236 :: 		
L_end_IntToStr:
0x0F4E	0xF8DDE000  LDR	LR, [SP, #0]
0x0F52	0xB001    ADD	SP, SP, #4
0x0F54	0x4770    BX	LR
; end of _IntToStr
_isdigit:
;__Lib_CType.c, 23 :: 		
; character start address is: 0 (R0)
0x0ED0	0xB081    SUB	SP, SP, #4
; character end address is: 0 (R0)
; character start address is: 0 (R0)
;__Lib_CType.c, 24 :: 		
0x0ED2	0x2839    CMP	R0, #57
0x0ED4	0xD803    BHI	L_isdigit9
0x0ED6	0x2830    CMP	R0, #48
0x0ED8	0xD301    BCC	L_isdigit9
; character end address is: 0 (R0)
0x0EDA	0x2101    MOVS	R1, #1
0x0EDC	0xE000    B	L_isdigit8
L_isdigit9:
0x0EDE	0x2100    MOVS	R1, #0
L_isdigit8:
0x0EE0	0xB2C8    UXTB	R0, R1
;__Lib_CType.c, 25 :: 		
L_end_isdigit:
0x0EE2	0xB001    ADD	SP, SP, #4
0x0EE4	0x4770    BX	LR
; end of _isdigit
_Napred:
;ROV.c, 388 :: 		void Napred(){
0x0E78	0xB081    SUB	SP, SP, #4
0x0E7A	0xF8CDE000  STR	LR, [SP, #0]
;ROV.c, 393 :: 		LEVI=NAPRED;
0x0E7E	0xF640215A  MOVW	R1, #2650
0x0E82	0x4810    LDR	R0, [PC, #64]
0x0E84	0x8001    STRH	R1, [R0, #0]
;ROV.c, 395 :: 		DESNI=NAPRED;
0x0E86	0xF640215A  MOVW	R1, #2650
0x0E8A	0x480F    LDR	R0, [PC, #60]
0x0E8C	0x8001    STRH	R1, [R0, #0]
;ROV.c, 397 :: 		THRUSTER=STOP;
0x0E8E	0xF6401195  MOVW	R1, #2453
0x0E92	0x480E    LDR	R0, [PC, #56]
0x0E94	0x8001    STRH	R1, [R0, #0]
;ROV.c, 402 :: 		PWM_TIM4_Set_Duty(LEVI,_PWM_NON_INVERTED, _PWM_CHANNEL4);
0x0E96	0xF640205A  MOVW	R0, #2650
0x0E9A	0x2203    MOVS	R2, #3
0x0E9C	0x2100    MOVS	R1, #0
0x0E9E	0xF002FB4B  BL	_PWM_TIM4_Set_Duty+0
;ROV.c, 404 :: 		PWM_TIM3_Set_Duty(DESNI,_PWM_NON_INVERTED, _PWM_CHANNEL3);
0x0EA2	0x4809    LDR	R0, [PC, #36]
0x0EA4	0x8800    LDRH	R0, [R0, #0]
0x0EA6	0x2202    MOVS	R2, #2
0x0EA8	0x2100    MOVS	R1, #0
0x0EAA	0xF002FC9F  BL	_PWM_TIM3_Set_Duty+0
;ROV.c, 406 :: 		PWM_TIM4_Set_Duty(THRUSTER,_PWM_NON_INVERTED, _PWM_CHANNEL3);
0x0EAE	0x4807    LDR	R0, [PC, #28]
0x0EB0	0x8800    LDRH	R0, [R0, #0]
0x0EB2	0x2202    MOVS	R2, #2
0x0EB4	0x2100    MOVS	R1, #0
0x0EB6	0xF002FB3F  BL	_PWM_TIM4_Set_Duty+0
;ROV.c, 409 :: 		}
L_end_Napred:
0x0EBA	0xF8DDE000  LDR	LR, [SP, #0]
0x0EBE	0xB001    ADD	SP, SP, #4
0x0EC0	0x4770    BX	LR
0x0EC2	0xBF00    NOP
0x0EC4	0x00502000  	_LEVI+0
0x0EC8	0x00522000  	_DESNI+0
0x0ECC	0x00542000  	_THRUSTER+0
; end of _Napred
_Nazad:
;ROV.c, 413 :: 		void Nazad(){
0x1054	0xB081    SUB	SP, SP, #4
0x1056	0xF8CDE000  STR	LR, [SP, #0]
;ROV.c, 415 :: 		LEVI=NAZAD;
0x105A	0xF6401106  MOVW	R1, #2310
0x105E	0x4810    LDR	R0, [PC, #64]
0x1060	0x8001    STRH	R1, [R0, #0]
;ROV.c, 417 :: 		DESNI=NAZAD;
0x1062	0xF6401106  MOVW	R1, #2310
0x1066	0x480F    LDR	R0, [PC, #60]
0x1068	0x8001    STRH	R1, [R0, #0]
;ROV.c, 419 :: 		THRUSTER=STOP;
0x106A	0xF6401195  MOVW	R1, #2453
0x106E	0x480E    LDR	R0, [PC, #56]
0x1070	0x8001    STRH	R1, [R0, #0]
;ROV.c, 422 :: 		PWM_TIM4_Set_Duty(LEVI,_PWM_NON_INVERTED, _PWM_CHANNEL4);
0x1072	0xF6401006  MOVW	R0, #2310
0x1076	0x2203    MOVS	R2, #3
0x1078	0x2100    MOVS	R1, #0
0x107A	0xF002FA5D  BL	_PWM_TIM4_Set_Duty+0
;ROV.c, 424 :: 		PWM_TIM3_Set_Duty(DESNI,_PWM_NON_INVERTED, _PWM_CHANNEL3);
0x107E	0x4809    LDR	R0, [PC, #36]
0x1080	0x8800    LDRH	R0, [R0, #0]
0x1082	0x2202    MOVS	R2, #2
0x1084	0x2100    MOVS	R1, #0
0x1086	0xF002FBB1  BL	_PWM_TIM3_Set_Duty+0
;ROV.c, 426 :: 		PWM_TIM4_Set_Duty(THRUSTER,_PWM_NON_INVERTED, _PWM_CHANNEL3);
0x108A	0x4807    LDR	R0, [PC, #28]
0x108C	0x8800    LDRH	R0, [R0, #0]
0x108E	0x2202    MOVS	R2, #2
0x1090	0x2100    MOVS	R1, #0
0x1092	0xF002FA51  BL	_PWM_TIM4_Set_Duty+0
;ROV.c, 430 :: 		}
L_end_Nazad:
0x1096	0xF8DDE000  LDR	LR, [SP, #0]
0x109A	0xB001    ADD	SP, SP, #4
0x109C	0x4770    BX	LR
0x109E	0xBF00    NOP
0x10A0	0x00502000  	_LEVI+0
0x10A4	0x00522000  	_DESNI+0
0x10A8	0x00542000  	_THRUSTER+0
; end of _Nazad
_Levo:
;ROV.c, 434 :: 		void Levo(){
0x0A84	0xB081    SUB	SP, SP, #4
0x0A86	0xF8CDE000  STR	LR, [SP, #0]
;ROV.c, 436 :: 		LEVI=LEVO;
0x0A8A	0xF640215A  MOVW	R1, #2650
0x0A8E	0x4810    LDR	R0, [PC, #64]
0x0A90	0x8001    STRH	R1, [R0, #0]
;ROV.c, 438 :: 		DESNI=DESNO;
0x0A92	0xF6401106  MOVW	R1, #2310
0x0A96	0x480F    LDR	R0, [PC, #60]
0x0A98	0x8001    STRH	R1, [R0, #0]
;ROV.c, 440 :: 		THRUSTER=STOP;
0x0A9A	0xF6401195  MOVW	R1, #2453
0x0A9E	0x480E    LDR	R0, [PC, #56]
0x0AA0	0x8001    STRH	R1, [R0, #0]
;ROV.c, 444 :: 		PWM_TIM4_Set_Duty(LEVI,_PWM_NON_INVERTED, _PWM_CHANNEL4);
0x0AA2	0xF640205A  MOVW	R0, #2650
0x0AA6	0x2203    MOVS	R2, #3
0x0AA8	0x2100    MOVS	R1, #0
0x0AAA	0xF002FD45  BL	_PWM_TIM4_Set_Duty+0
;ROV.c, 446 :: 		PWM_TIM3_Set_Duty(DESNI,_PWM_NON_INVERTED, _PWM_CHANNEL3);
0x0AAE	0x4809    LDR	R0, [PC, #36]
0x0AB0	0x8800    LDRH	R0, [R0, #0]
0x0AB2	0x2202    MOVS	R2, #2
0x0AB4	0x2100    MOVS	R1, #0
0x0AB6	0xF002FE99  BL	_PWM_TIM3_Set_Duty+0
;ROV.c, 448 :: 		PWM_TIM4_Set_Duty(THRUSTER,_PWM_NON_INVERTED, _PWM_CHANNEL3);
0x0ABA	0x4807    LDR	R0, [PC, #28]
0x0ABC	0x8800    LDRH	R0, [R0, #0]
0x0ABE	0x2202    MOVS	R2, #2
0x0AC0	0x2100    MOVS	R1, #0
0x0AC2	0xF002FD39  BL	_PWM_TIM4_Set_Duty+0
;ROV.c, 452 :: 		}
L_end_Levo:
0x0AC6	0xF8DDE000  LDR	LR, [SP, #0]
0x0ACA	0xB001    ADD	SP, SP, #4
0x0ACC	0x4770    BX	LR
0x0ACE	0xBF00    NOP
0x0AD0	0x00502000  	_LEVI+0
0x0AD4	0x00522000  	_DESNI+0
0x0AD8	0x00542000  	_THRUSTER+0
; end of _Levo
_Desno:
;ROV.c, 456 :: 		void Desno(){
0x0A2C	0xB081    SUB	SP, SP, #4
0x0A2E	0xF8CDE000  STR	LR, [SP, #0]
;ROV.c, 458 :: 		LEVI=DESNO;
0x0A32	0xF6401106  MOVW	R1, #2310
0x0A36	0x4810    LDR	R0, [PC, #64]
0x0A38	0x8001    STRH	R1, [R0, #0]
;ROV.c, 460 :: 		DESNI=LEVO;
0x0A3A	0xF640215A  MOVW	R1, #2650
0x0A3E	0x480F    LDR	R0, [PC, #60]
0x0A40	0x8001    STRH	R1, [R0, #0]
;ROV.c, 462 :: 		THRUSTER=STOP;
0x0A42	0xF6401195  MOVW	R1, #2453
0x0A46	0x480E    LDR	R0, [PC, #56]
0x0A48	0x8001    STRH	R1, [R0, #0]
;ROV.c, 465 :: 		PWM_TIM4_Set_Duty(LEVI,_PWM_NON_INVERTED, _PWM_CHANNEL4);
0x0A4A	0xF6401006  MOVW	R0, #2310
0x0A4E	0x2203    MOVS	R2, #3
0x0A50	0x2100    MOVS	R1, #0
0x0A52	0xF002FD71  BL	_PWM_TIM4_Set_Duty+0
;ROV.c, 467 :: 		PWM_TIM3_Set_Duty(DESNI,_PWM_NON_INVERTED, _PWM_CHANNEL3);
0x0A56	0x4809    LDR	R0, [PC, #36]
0x0A58	0x8800    LDRH	R0, [R0, #0]
0x0A5A	0x2202    MOVS	R2, #2
0x0A5C	0x2100    MOVS	R1, #0
0x0A5E	0xF002FEC5  BL	_PWM_TIM3_Set_Duty+0
;ROV.c, 469 :: 		PWM_TIM4_Set_Duty(THRUSTER,_PWM_NON_INVERTED, _PWM_CHANNEL3);
0x0A62	0x4807    LDR	R0, [PC, #28]
0x0A64	0x8800    LDRH	R0, [R0, #0]
0x0A66	0x2202    MOVS	R2, #2
0x0A68	0x2100    MOVS	R1, #0
0x0A6A	0xF002FD65  BL	_PWM_TIM4_Set_Duty+0
;ROV.c, 473 :: 		}
L_end_Desno:
0x0A6E	0xF8DDE000  LDR	LR, [SP, #0]
0x0A72	0xB001    ADD	SP, SP, #4
0x0A74	0x4770    BX	LR
0x0A76	0xBF00    NOP
0x0A78	0x00502000  	_LEVI+0
0x0A7C	0x00522000  	_DESNI+0
0x0A80	0x00542000  	_THRUSTER+0
; end of _Desno
_Zaron:
;ROV.c, 477 :: 		void Zaron(){
0x0B28	0xB081    SUB	SP, SP, #4
0x0B2A	0xF8CDE000  STR	LR, [SP, #0]
;ROV.c, 479 :: 		LEVI=STOP;
0x0B2E	0xF6401195  MOVW	R1, #2453
0x0B32	0x4810    LDR	R0, [PC, #64]
0x0B34	0x8001    STRH	R1, [R0, #0]
;ROV.c, 481 :: 		DESNI=STOP;
0x0B36	0xF6401195  MOVW	R1, #2453
0x0B3A	0x480F    LDR	R0, [PC, #60]
0x0B3C	0x8001    STRH	R1, [R0, #0]
;ROV.c, 483 :: 		THRUSTER=ZARON;
0x0B3E	0xF640215A  MOVW	R1, #2650
0x0B42	0x480E    LDR	R0, [PC, #56]
0x0B44	0x8001    STRH	R1, [R0, #0]
;ROV.c, 487 :: 		PWM_TIM4_Set_Duty(LEVI,_PWM_NON_INVERTED, _PWM_CHANNEL4);
0x0B46	0xF6401095  MOVW	R0, #2453
0x0B4A	0x2203    MOVS	R2, #3
0x0B4C	0x2100    MOVS	R1, #0
0x0B4E	0xF002FCF3  BL	_PWM_TIM4_Set_Duty+0
;ROV.c, 489 :: 		PWM_TIM3_Set_Duty(DESNI,_PWM_NON_INVERTED, _PWM_CHANNEL3);
0x0B52	0x4809    LDR	R0, [PC, #36]
0x0B54	0x8800    LDRH	R0, [R0, #0]
0x0B56	0x2202    MOVS	R2, #2
0x0B58	0x2100    MOVS	R1, #0
0x0B5A	0xF002FE47  BL	_PWM_TIM3_Set_Duty+0
;ROV.c, 491 :: 		PWM_TIM4_Set_Duty(THRUSTER,_PWM_NON_INVERTED, _PWM_CHANNEL3);
0x0B5E	0x4807    LDR	R0, [PC, #28]
0x0B60	0x8800    LDRH	R0, [R0, #0]
0x0B62	0x2202    MOVS	R2, #2
0x0B64	0x2100    MOVS	R1, #0
0x0B66	0xF002FCE7  BL	_PWM_TIM4_Set_Duty+0
;ROV.c, 495 :: 		}
L_end_Zaron:
0x0B6A	0xF8DDE000  LDR	LR, [SP, #0]
0x0B6E	0xB001    ADD	SP, SP, #4
0x0B70	0x4770    BX	LR
0x0B72	0xBF00    NOP
0x0B74	0x00502000  	_LEVI+0
0x0B78	0x00522000  	_DESNI+0
0x0B7C	0x00542000  	_THRUSTER+0
; end of _Zaron
_Izron:
;ROV.c, 500 :: 		void Izron(){
0x0D58	0xB081    SUB	SP, SP, #4
0x0D5A	0xF8CDE000  STR	LR, [SP, #0]
;ROV.c, 502 :: 		LEVI=STOP;
0x0D5E	0xF6401195  MOVW	R1, #2453
0x0D62	0x4810    LDR	R0, [PC, #64]
0x0D64	0x8001    STRH	R1, [R0, #0]
;ROV.c, 504 :: 		DESNI=STOP;
0x0D66	0xF6401195  MOVW	R1, #2453
0x0D6A	0x480F    LDR	R0, [PC, #60]
0x0D6C	0x8001    STRH	R1, [R0, #0]
;ROV.c, 506 :: 		THRUSTER=IZRON;
0x0D6E	0xF6401106  MOVW	R1, #2310
0x0D72	0x480E    LDR	R0, [PC, #56]
0x0D74	0x8001    STRH	R1, [R0, #0]
;ROV.c, 510 :: 		PWM_TIM4_Set_Duty(LEVI,_PWM_NON_INVERTED, _PWM_CHANNEL4);
0x0D76	0xF6401095  MOVW	R0, #2453
0x0D7A	0x2203    MOVS	R2, #3
0x0D7C	0x2100    MOVS	R1, #0
0x0D7E	0xF002FBDB  BL	_PWM_TIM4_Set_Duty+0
;ROV.c, 512 :: 		PWM_TIM3_Set_Duty(DESNI,_PWM_NON_INVERTED, _PWM_CHANNEL3);
0x0D82	0x4809    LDR	R0, [PC, #36]
0x0D84	0x8800    LDRH	R0, [R0, #0]
0x0D86	0x2202    MOVS	R2, #2
0x0D88	0x2100    MOVS	R1, #0
0x0D8A	0xF002FD2F  BL	_PWM_TIM3_Set_Duty+0
;ROV.c, 514 :: 		PWM_TIM4_Set_Duty(THRUSTER,_PWM_NON_INVERTED, _PWM_CHANNEL3);
0x0D8E	0x4807    LDR	R0, [PC, #28]
0x0D90	0x8800    LDRH	R0, [R0, #0]
0x0D92	0x2202    MOVS	R2, #2
0x0D94	0x2100    MOVS	R1, #0
0x0D96	0xF002FBCF  BL	_PWM_TIM4_Set_Duty+0
;ROV.c, 518 :: 		}
L_end_Izron:
0x0D9A	0xF8DDE000  LDR	LR, [SP, #0]
0x0D9E	0xB001    ADD	SP, SP, #4
0x0DA0	0x4770    BX	LR
0x0DA2	0xBF00    NOP
0x0DA4	0x00502000  	_LEVI+0
0x0DA8	0x00522000  	_DESNI+0
0x0DAC	0x00542000  	_THRUSTER+0
; end of _Izron
_Stop:
;ROV.c, 522 :: 		void Stop(){
0x0DB0	0xB081    SUB	SP, SP, #4
0x0DB2	0xF8CDE000  STR	LR, [SP, #0]
;ROV.c, 524 :: 		LEVI=STOP;
0x0DB6	0xF6401195  MOVW	R1, #2453
0x0DBA	0x4810    LDR	R0, [PC, #64]
0x0DBC	0x8001    STRH	R1, [R0, #0]
;ROV.c, 526 :: 		DESNI=STOP;
0x0DBE	0xF6401195  MOVW	R1, #2453
0x0DC2	0x480F    LDR	R0, [PC, #60]
0x0DC4	0x8001    STRH	R1, [R0, #0]
;ROV.c, 528 :: 		THRUSTER=STOP;
0x0DC6	0xF6401195  MOVW	R1, #2453
0x0DCA	0x480E    LDR	R0, [PC, #56]
0x0DCC	0x8001    STRH	R1, [R0, #0]
;ROV.c, 531 :: 		PWM_TIM4_Set_Duty(LEVI,_PWM_NON_INVERTED, _PWM_CHANNEL4);
0x0DCE	0xF6401095  MOVW	R0, #2453
0x0DD2	0x2203    MOVS	R2, #3
0x0DD4	0x2100    MOVS	R1, #0
0x0DD6	0xF002FBAF  BL	_PWM_TIM4_Set_Duty+0
;ROV.c, 533 :: 		PWM_TIM3_Set_Duty(DESNI,_PWM_NON_INVERTED, _PWM_CHANNEL3);
0x0DDA	0x4809    LDR	R0, [PC, #36]
0x0DDC	0x8800    LDRH	R0, [R0, #0]
0x0DDE	0x2202    MOVS	R2, #2
0x0DE0	0x2100    MOVS	R1, #0
0x0DE2	0xF002FD03  BL	_PWM_TIM3_Set_Duty+0
;ROV.c, 535 :: 		PWM_TIM4_Set_Duty(THRUSTER,_PWM_NON_INVERTED, _PWM_CHANNEL3);
0x0DE6	0x4807    LDR	R0, [PC, #28]
0x0DE8	0x8800    LDRH	R0, [R0, #0]
0x0DEA	0x2202    MOVS	R2, #2
0x0DEC	0x2100    MOVS	R1, #0
0x0DEE	0xF002FBA3  BL	_PWM_TIM4_Set_Duty+0
;ROV.c, 539 :: 		}
L_end_Stop:
0x0DF2	0xF8DDE000  LDR	LR, [SP, #0]
0x0DF6	0xB001    ADD	SP, SP, #4
0x0DF8	0x4770    BX	LR
0x0DFA	0xBF00    NOP
0x0DFC	0x00502000  	_LEVI+0
0x0E00	0x00522000  	_DESNI+0
0x0E04	0x00542000  	_THRUSTER+0
; end of _Stop
_Svetlo_ON:
;ROV.c, 545 :: 		void Svetlo_ON() {
0x10AC	0xB081    SUB	SP, SP, #4
0x10AE	0xF8CDE000  STR	LR, [SP, #0]
;ROV.c, 547 :: 		SVETLO = UKLJUCENO;
0x10B2	0xF640215A  MOVW	R1, #2650
0x10B6	0x4806    LDR	R0, [PC, #24]
0x10B8	0x8001    STRH	R1, [R0, #0]
;ROV.c, 552 :: 		PWM_TIM9_Set_Duty(SVETLO,_PWM_NON_INVERTED, _PWM_CHANNEL1);
0x10BA	0xF640205A  MOVW	R0, #2650
0x10BE	0x2200    MOVS	R2, #0
0x10C0	0x2100    MOVS	R1, #0
0x10C2	0xF7FFFA39  BL	_PWM_TIM9_Set_Duty+0
;ROV.c, 554 :: 		}
L_end_Svetlo_ON:
0x10C6	0xF8DDE000  LDR	LR, [SP, #0]
0x10CA	0xB001    ADD	SP, SP, #4
0x10CC	0x4770    BX	LR
0x10CE	0xBF00    NOP
0x10D0	0x007A2000  	_SVETLO+0
; end of _Svetlo_ON
_PWM_TIM9_Set_Duty:
;__Lib_PWM_1234589_12_10_11_13_14.c, 318 :: 		
; channel start address is: 8 (R2)
; inverted start address is: 4 (R1)
; duty_ratio start address is: 0 (R0)
0x0538	0xB081    SUB	SP, SP, #4
0x053A	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 8 (R2)
; inverted end address is: 4 (R1)
; duty_ratio end address is: 0 (R0)
; duty_ratio start address is: 0 (R0)
; inverted start address is: 4 (R1)
; channel start address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 319 :: 		
0x053E	0xB2D3    UXTB	R3, R2
; channel end address is: 8 (R2)
0x0540	0xB2CA    UXTB	R2, R1
; inverted end address is: 4 (R1)
0x0542	0xB281    UXTH	R1, R0
; duty_ratio end address is: 0 (R0)
0x0544	0x4803    LDR	R0, [PC, #12]
0x0546	0xF002FB51  BL	__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty+0
;__Lib_PWM_1234589_12_10_11_13_14.c, 320 :: 		
L_end_PWM_TIM9_Set_Duty:
0x054A	0xF8DDE000  LDR	LR, [SP, #0]
0x054E	0xB001    ADD	SP, SP, #4
0x0550	0x4770    BX	LR
0x0552	0xBF00    NOP
0x0554	0x40004001  	TIM9_CR1+0
; end of _PWM_TIM9_Set_Duty
__Lib_System_4XX_InitialSetUpRCCRCC2:
;__Lib_System_4XX.c, 452 :: 		
0x39F0	0xB082    SUB	SP, SP, #8
0x39F2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_4XX.c, 455 :: 		
; ulRCC_CR start address is: 8 (R2)
0x39F6	0x4A92    LDR	R2, [PC, #584]
;__Lib_System_4XX.c, 456 :: 		
; ulRCC_PLLCFGR start address is: 12 (R3)
0x39F8	0x4B92    LDR	R3, [PC, #584]
;__Lib_System_4XX.c, 457 :: 		
; ulRCC_CFGR start address is: 16 (R4)
0x39FA	0x4C93    LDR	R4, [PC, #588]
;__Lib_System_4XX.c, 458 :: 		
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x39FC	0x4893    LDR	R0, [PC, #588]
;__Lib_System_4XX.c, 459 :: 		
; Fosc_kHz start address is: 4 (R1)
0x39FE	0x4994    LDR	R1, [PC, #592]
;__Lib_System_4XX.c, 461 :: 		
0x3A00	0x2803    CMP	R0, #3
0x3A02	0xF040803C  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC231
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 462 :: 		
0x3A06	0x4893    LDR	R0, [PC, #588]
0x3A08	0x4281    CMP	R1, R0
0x3A0A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC232
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 463 :: 		
0x3A0C	0x4892    LDR	R0, [PC, #584]
0x3A0E	0x6800    LDR	R0, [R0, #0]
0x3A10	0xF0400105  ORR	R1, R0, #5
0x3A14	0x4890    LDR	R0, [PC, #576]
0x3A16	0x6001    STR	R1, [R0, #0]
0x3A18	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC233
L___Lib_System_4XX_InitialSetUpRCCRCC232:
;__Lib_System_4XX.c, 464 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3A1A	0x4890    LDR	R0, [PC, #576]
0x3A1C	0x4281    CMP	R1, R0
0x3A1E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC234
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 465 :: 		
0x3A20	0x488D    LDR	R0, [PC, #564]
0x3A22	0x6800    LDR	R0, [R0, #0]
0x3A24	0xF0400104  ORR	R1, R0, #4
0x3A28	0x488B    LDR	R0, [PC, #556]
0x3A2A	0x6001    STR	R1, [R0, #0]
0x3A2C	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC235
L___Lib_System_4XX_InitialSetUpRCCRCC234:
;__Lib_System_4XX.c, 466 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3A2E	0x488C    LDR	R0, [PC, #560]
0x3A30	0x4281    CMP	R1, R0
0x3A32	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC236
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 467 :: 		
0x3A34	0x4888    LDR	R0, [PC, #544]
0x3A36	0x6800    LDR	R0, [R0, #0]
0x3A38	0xF0400103  ORR	R1, R0, #3
0x3A3C	0x4886    LDR	R0, [PC, #536]
0x3A3E	0x6001    STR	R1, [R0, #0]
0x3A40	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC237
L___Lib_System_4XX_InitialSetUpRCCRCC236:
;__Lib_System_4XX.c, 468 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3A42	0xF64E2060  MOVW	R0, #60000
0x3A46	0x4281    CMP	R1, R0
0x3A48	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC238
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 469 :: 		
0x3A4A	0x4883    LDR	R0, [PC, #524]
0x3A4C	0x6800    LDR	R0, [R0, #0]
0x3A4E	0xF0400102  ORR	R1, R0, #2
0x3A52	0x4881    LDR	R0, [PC, #516]
0x3A54	0x6001    STR	R1, [R0, #0]
0x3A56	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC239
L___Lib_System_4XX_InitialSetUpRCCRCC238:
;__Lib_System_4XX.c, 470 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3A58	0xF2475030  MOVW	R0, #30000
0x3A5C	0x4281    CMP	R1, R0
0x3A5E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC240
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 471 :: 		
0x3A60	0x487D    LDR	R0, [PC, #500]
0x3A62	0x6800    LDR	R0, [R0, #0]
0x3A64	0xF0400101  ORR	R1, R0, #1
0x3A68	0x487B    LDR	R0, [PC, #492]
0x3A6A	0x6001    STR	R1, [R0, #0]
0x3A6C	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC241
L___Lib_System_4XX_InitialSetUpRCCRCC240:
;__Lib_System_4XX.c, 473 :: 		
0x3A6E	0x487A    LDR	R0, [PC, #488]
0x3A70	0x6801    LDR	R1, [R0, #0]
0x3A72	0xF06F0007  MVN	R0, #7
0x3A76	0x4001    ANDS	R1, R0
0x3A78	0x4877    LDR	R0, [PC, #476]
0x3A7A	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC241:
L___Lib_System_4XX_InitialSetUpRCCRCC239:
L___Lib_System_4XX_InitialSetUpRCCRCC237:
L___Lib_System_4XX_InitialSetUpRCCRCC235:
L___Lib_System_4XX_InitialSetUpRCCRCC233:
;__Lib_System_4XX.c, 474 :: 		
0x3A7C	0xE10C    B	L___Lib_System_4XX_InitialSetUpRCCRCC242
L___Lib_System_4XX_InitialSetUpRCCRCC231:
;__Lib_System_4XX.c, 475 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x3A7E	0x2802    CMP	R0, #2
0x3A80	0xF0408046  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC243
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 476 :: 		
0x3A84	0x4877    LDR	R0, [PC, #476]
0x3A86	0x4281    CMP	R1, R0
0x3A88	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC244
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 477 :: 		
0x3A8A	0x4873    LDR	R0, [PC, #460]
0x3A8C	0x6800    LDR	R0, [R0, #0]
0x3A8E	0xF0400106  ORR	R1, R0, #6
0x3A92	0x4871    LDR	R0, [PC, #452]
0x3A94	0x6001    STR	R1, [R0, #0]
0x3A96	0xE03A    B	L___Lib_System_4XX_InitialSetUpRCCRCC245
L___Lib_System_4XX_InitialSetUpRCCRCC244:
;__Lib_System_4XX.c, 478 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3A98	0x4870    LDR	R0, [PC, #448]
0x3A9A	0x4281    CMP	R1, R0
0x3A9C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC246
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 479 :: 		
0x3A9E	0x486E    LDR	R0, [PC, #440]
0x3AA0	0x6800    LDR	R0, [R0, #0]
0x3AA2	0xF0400105  ORR	R1, R0, #5
0x3AA6	0x486C    LDR	R0, [PC, #432]
0x3AA8	0x6001    STR	R1, [R0, #0]
0x3AAA	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC247
L___Lib_System_4XX_InitialSetUpRCCRCC246:
;__Lib_System_4XX.c, 480 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3AAC	0x486E    LDR	R0, [PC, #440]
0x3AAE	0x4281    CMP	R1, R0
0x3AB0	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC248
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 481 :: 		
0x3AB2	0x4869    LDR	R0, [PC, #420]
0x3AB4	0x6800    LDR	R0, [R0, #0]
0x3AB6	0xF0400104  ORR	R1, R0, #4
0x3ABA	0x4867    LDR	R0, [PC, #412]
0x3ABC	0x6001    STR	R1, [R0, #0]
0x3ABE	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC249
L___Lib_System_4XX_InitialSetUpRCCRCC248:
;__Lib_System_4XX.c, 482 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3AC0	0x486A    LDR	R0, [PC, #424]
0x3AC2	0x4281    CMP	R1, R0
0x3AC4	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC250
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 483 :: 		
0x3AC6	0x4864    LDR	R0, [PC, #400]
0x3AC8	0x6800    LDR	R0, [R0, #0]
0x3ACA	0xF0400103  ORR	R1, R0, #3
0x3ACE	0x4862    LDR	R0, [PC, #392]
0x3AD0	0x6001    STR	R1, [R0, #0]
0x3AD2	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC251
L___Lib_System_4XX_InitialSetUpRCCRCC250:
;__Lib_System_4XX.c, 484 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3AD4	0xF64B3080  MOVW	R0, #48000
0x3AD8	0x4281    CMP	R1, R0
0x3ADA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC252
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 485 :: 		
0x3ADC	0x485E    LDR	R0, [PC, #376]
0x3ADE	0x6800    LDR	R0, [R0, #0]
0x3AE0	0xF0400102  ORR	R1, R0, #2
0x3AE4	0x485C    LDR	R0, [PC, #368]
0x3AE6	0x6001    STR	R1, [R0, #0]
0x3AE8	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC253
L___Lib_System_4XX_InitialSetUpRCCRCC252:
;__Lib_System_4XX.c, 486 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3AEA	0xF64550C0  MOVW	R0, #24000
0x3AEE	0x4281    CMP	R1, R0
0x3AF0	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC254
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 487 :: 		
0x3AF2	0x4859    LDR	R0, [PC, #356]
0x3AF4	0x6800    LDR	R0, [R0, #0]
0x3AF6	0xF0400101  ORR	R1, R0, #1
0x3AFA	0x4857    LDR	R0, [PC, #348]
0x3AFC	0x6001    STR	R1, [R0, #0]
0x3AFE	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC255
L___Lib_System_4XX_InitialSetUpRCCRCC254:
;__Lib_System_4XX.c, 489 :: 		
0x3B00	0x4855    LDR	R0, [PC, #340]
0x3B02	0x6801    LDR	R1, [R0, #0]
0x3B04	0xF06F0007  MVN	R0, #7
0x3B08	0x4001    ANDS	R1, R0
0x3B0A	0x4853    LDR	R0, [PC, #332]
0x3B0C	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC255:
L___Lib_System_4XX_InitialSetUpRCCRCC253:
L___Lib_System_4XX_InitialSetUpRCCRCC251:
L___Lib_System_4XX_InitialSetUpRCCRCC249:
L___Lib_System_4XX_InitialSetUpRCCRCC247:
L___Lib_System_4XX_InitialSetUpRCCRCC245:
;__Lib_System_4XX.c, 490 :: 		
0x3B0E	0xE0C3    B	L___Lib_System_4XX_InitialSetUpRCCRCC256
L___Lib_System_4XX_InitialSetUpRCCRCC243:
;__Lib_System_4XX.c, 491 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x3B10	0x2801    CMP	R0, #1
0x3B12	0xF0408051  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC257
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 492 :: 		
0x3B16	0x4851    LDR	R0, [PC, #324]
0x3B18	0x4281    CMP	R1, R0
0x3B1A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC258
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 493 :: 		
0x3B1C	0x484E    LDR	R0, [PC, #312]
0x3B1E	0x6800    LDR	R0, [R0, #0]
0x3B20	0xF0400107  ORR	R1, R0, #7
0x3B24	0x484C    LDR	R0, [PC, #304]
0x3B26	0x6001    STR	R1, [R0, #0]
0x3B28	0xE045    B	L___Lib_System_4XX_InitialSetUpRCCRCC259
L___Lib_System_4XX_InitialSetUpRCCRCC258:
;__Lib_System_4XX.c, 494 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3B2A	0x4851    LDR	R0, [PC, #324]
0x3B2C	0x4281    CMP	R1, R0
0x3B2E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC260
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 495 :: 		
0x3B30	0x4849    LDR	R0, [PC, #292]
0x3B32	0x6800    LDR	R0, [R0, #0]
0x3B34	0xF0400106  ORR	R1, R0, #6
0x3B38	0x4847    LDR	R0, [PC, #284]
0x3B3A	0x6001    STR	R1, [R0, #0]
0x3B3C	0xE03B    B	L___Lib_System_4XX_InitialSetUpRCCRCC261
L___Lib_System_4XX_InitialSetUpRCCRCC260:
;__Lib_System_4XX.c, 496 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3B3E	0x4848    LDR	R0, [PC, #288]
0x3B40	0x4281    CMP	R1, R0
0x3B42	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC262
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 497 :: 		
0x3B44	0x4844    LDR	R0, [PC, #272]
0x3B46	0x6800    LDR	R0, [R0, #0]
0x3B48	0xF0400105  ORR	R1, R0, #5
0x3B4C	0x4842    LDR	R0, [PC, #264]
0x3B4E	0x6001    STR	R1, [R0, #0]
0x3B50	0xE031    B	L___Lib_System_4XX_InitialSetUpRCCRCC263
L___Lib_System_4XX_InitialSetUpRCCRCC262:
;__Lib_System_4XX.c, 498 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3B52	0x4846    LDR	R0, [PC, #280]
0x3B54	0x4281    CMP	R1, R0
0x3B56	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC264
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 499 :: 		
0x3B58	0x483F    LDR	R0, [PC, #252]
0x3B5A	0x6800    LDR	R0, [R0, #0]
0x3B5C	0xF0400104  ORR	R1, R0, #4
0x3B60	0x483D    LDR	R0, [PC, #244]
0x3B62	0x6001    STR	R1, [R0, #0]
0x3B64	0xE027    B	L___Lib_System_4XX_InitialSetUpRCCRCC265
L___Lib_System_4XX_InitialSetUpRCCRCC264:
;__Lib_System_4XX.c, 500 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3B66	0xF24D20F0  MOVW	R0, #54000
0x3B6A	0x4281    CMP	R1, R0
0x3B6C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC266
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 501 :: 		
0x3B6E	0x483A    LDR	R0, [PC, #232]
0x3B70	0x6800    LDR	R0, [R0, #0]
0x3B72	0xF0400103  ORR	R1, R0, #3
0x3B76	0x4838    LDR	R0, [PC, #224]
0x3B78	0x6001    STR	R1, [R0, #0]
0x3B7A	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC267
L___Lib_System_4XX_InitialSetUpRCCRCC266:
;__Lib_System_4XX.c, 502 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3B7C	0xF64840A0  MOVW	R0, #36000
0x3B80	0x4281    CMP	R1, R0
0x3B82	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC268
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 503 :: 		
0x3B84	0x4834    LDR	R0, [PC, #208]
0x3B86	0x6800    LDR	R0, [R0, #0]
0x3B88	0xF0400102  ORR	R1, R0, #2
0x3B8C	0x4832    LDR	R0, [PC, #200]
0x3B8E	0x6001    STR	R1, [R0, #0]
0x3B90	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC269
L___Lib_System_4XX_InitialSetUpRCCRCC268:
;__Lib_System_4XX.c, 504 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3B92	0xF2446050  MOVW	R0, #18000
0x3B96	0x4281    CMP	R1, R0
0x3B98	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC270
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 505 :: 		
0x3B9A	0x482F    LDR	R0, [PC, #188]
0x3B9C	0x6800    LDR	R0, [R0, #0]
0x3B9E	0xF0400101  ORR	R1, R0, #1
0x3BA2	0x482D    LDR	R0, [PC, #180]
0x3BA4	0x6001    STR	R1, [R0, #0]
0x3BA6	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC271
L___Lib_System_4XX_InitialSetUpRCCRCC270:
;__Lib_System_4XX.c, 507 :: 		
0x3BA8	0x482B    LDR	R0, [PC, #172]
0x3BAA	0x6801    LDR	R1, [R0, #0]
0x3BAC	0xF06F0007  MVN	R0, #7
0x3BB0	0x4001    ANDS	R1, R0
0x3BB2	0x4829    LDR	R0, [PC, #164]
0x3BB4	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC271:
L___Lib_System_4XX_InitialSetUpRCCRCC269:
L___Lib_System_4XX_InitialSetUpRCCRCC267:
L___Lib_System_4XX_InitialSetUpRCCRCC265:
L___Lib_System_4XX_InitialSetUpRCCRCC263:
L___Lib_System_4XX_InitialSetUpRCCRCC261:
L___Lib_System_4XX_InitialSetUpRCCRCC259:
;__Lib_System_4XX.c, 508 :: 		
0x3BB6	0xE06F    B	L___Lib_System_4XX_InitialSetUpRCCRCC272
L___Lib_System_4XX_InitialSetUpRCCRCC257:
;__Lib_System_4XX.c, 509 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x3BB8	0x2800    CMP	R0, #0
0x3BBA	0xF040806D  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC273
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 510 :: 		
0x3BBE	0x482D    LDR	R0, [PC, #180]
0x3BC0	0x4281    CMP	R1, R0
0x3BC2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC274
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 511 :: 		
0x3BC4	0x4824    LDR	R0, [PC, #144]
0x3BC6	0x6800    LDR	R0, [R0, #0]
0x3BC8	0xF0400107  ORR	R1, R0, #7
0x3BCC	0x4822    LDR	R0, [PC, #136]
0x3BCE	0x6001    STR	R1, [R0, #0]
0x3BD0	0xE062    B	L___Lib_System_4XX_InitialSetUpRCCRCC275
L___Lib_System_4XX_InitialSetUpRCCRCC274:
;__Lib_System_4XX.c, 512 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3BD2	0x4825    LDR	R0, [PC, #148]
0x3BD4	0x4281    CMP	R1, R0
0x3BD6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC276
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 513 :: 		
0x3BD8	0x481F    LDR	R0, [PC, #124]
0x3BDA	0x6800    LDR	R0, [R0, #0]
0x3BDC	0xF0400106  ORR	R1, R0, #6
0x3BE0	0x481D    LDR	R0, [PC, #116]
0x3BE2	0x6001    STR	R1, [R0, #0]
0x3BE4	0xE058    B	L___Lib_System_4XX_InitialSetUpRCCRCC277
L___Lib_System_4XX_InitialSetUpRCCRCC276:
;__Lib_System_4XX.c, 514 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3BE6	0x4824    LDR	R0, [PC, #144]
0x3BE8	0x4281    CMP	R1, R0
0x3BEA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC278
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 515 :: 		
0x3BEC	0x481A    LDR	R0, [PC, #104]
0x3BEE	0x6800    LDR	R0, [R0, #0]
0x3BF0	0xF0400105  ORR	R1, R0, #5
0x3BF4	0x4818    LDR	R0, [PC, #96]
0x3BF6	0x6001    STR	R1, [R0, #0]
0x3BF8	0xE04E    B	L___Lib_System_4XX_InitialSetUpRCCRCC279
L___Lib_System_4XX_InitialSetUpRCCRCC278:
;__Lib_System_4XX.c, 516 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3BFA	0xF5B14F7A  CMP	R1, #64000
0x3BFE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC280
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 517 :: 		
0x3C00	0x4815    LDR	R0, [PC, #84]
0x3C02	0x6800    LDR	R0, [R0, #0]
0x3C04	0xF0400104  ORR	R1, R0, #4
0x3C08	0x4813    LDR	R0, [PC, #76]
0x3C0A	0x6001    STR	R1, [R0, #0]
0x3C0C	0xE044    B	L___Lib_System_4XX_InitialSetUpRCCRCC281
L___Lib_System_4XX_InitialSetUpRCCRCC280:
;__Lib_System_4XX.c, 518 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3C0E	0xF64B3080  MOVW	R0, #48000
0x3C12	0x4281    CMP	R1, R0
0x3C14	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC282
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 519 :: 		
0x3C16	0x4810    LDR	R0, [PC, #64]
0x3C18	0x6800    LDR	R0, [R0, #0]
0x3C1A	0xF0400103  ORR	R1, R0, #3
0x3C1E	0x480E    LDR	R0, [PC, #56]
0x3C20	0x6001    STR	R1, [R0, #0]
0x3C22	0xE039    B	L___Lib_System_4XX_InitialSetUpRCCRCC283
L___Lib_System_4XX_InitialSetUpRCCRCC282:
;__Lib_System_4XX.c, 520 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3C24	0xF5B14FFA  CMP	R1, #32000
0x3C28	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC284
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 521 :: 		
0x3C2A	0x480B    LDR	R0, [PC, #44]
0x3C2C	0x6800    LDR	R0, [R0, #0]
0x3C2E	0xF0400102  ORR	R1, R0, #2
0x3C32	0x4809    LDR	R0, [PC, #36]
0x3C34	0x6001    STR	R1, [R0, #0]
0x3C36	0xE02F    B	L___Lib_System_4XX_InitialSetUpRCCRCC285
L___Lib_System_4XX_InitialSetUpRCCRCC284:
;__Lib_System_4XX.c, 522 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3C38	0xF5B15F7A  CMP	R1, #16000
0x3C3C	0xD925    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC286
0x3C3E	0xE01D    B	#58
0x3C40	0x00800101  	#16842880
0x3C44	0x30100640  	#104869904
0x3C48	0x9402FD60  	#-44002302
0x3C4C	0x00030000  	#3
0x3C50	0x49F00002  	#150000
0x3C54	0x49F00002  	#150000
0x3C58	0x3C004002  	FLASH_ACR+0
0x3C5C	0xD4C00001  	#120000
0x3C60	0x5F900001  	#90000
0x3C64	0x32800002  	#144000
0x3C68	0x77000001  	#96000
0x3C6C	0x19400001  	#72000
0x3C70	0xA5E00001  	#108000
0x3C74	0xB5800001  	#112000
0x3C78	0x38800001  	#80000
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 523 :: 		
0x3C7C	0x482D    LDR	R0, [PC, #180]
0x3C7E	0x6800    LDR	R0, [R0, #0]
0x3C80	0xF0400101  ORR	R1, R0, #1
0x3C84	0x482B    LDR	R0, [PC, #172]
0x3C86	0x6001    STR	R1, [R0, #0]
0x3C88	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC287
L___Lib_System_4XX_InitialSetUpRCCRCC286:
;__Lib_System_4XX.c, 525 :: 		
0x3C8A	0x482A    LDR	R0, [PC, #168]
0x3C8C	0x6801    LDR	R1, [R0, #0]
0x3C8E	0xF06F0007  MVN	R0, #7
0x3C92	0x4001    ANDS	R1, R0
0x3C94	0x4827    LDR	R0, [PC, #156]
0x3C96	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC287:
L___Lib_System_4XX_InitialSetUpRCCRCC285:
L___Lib_System_4XX_InitialSetUpRCCRCC283:
L___Lib_System_4XX_InitialSetUpRCCRCC281:
L___Lib_System_4XX_InitialSetUpRCCRCC279:
L___Lib_System_4XX_InitialSetUpRCCRCC277:
L___Lib_System_4XX_InitialSetUpRCCRCC275:
;__Lib_System_4XX.c, 526 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC273:
L___Lib_System_4XX_InitialSetUpRCCRCC272:
L___Lib_System_4XX_InitialSetUpRCCRCC256:
L___Lib_System_4XX_InitialSetUpRCCRCC242:
;__Lib_System_4XX.c, 528 :: 		
0x3C98	0x2101    MOVS	R1, #1
0x3C9A	0xB249    SXTB	R1, R1
0x3C9C	0x4826    LDR	R0, [PC, #152]
0x3C9E	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 529 :: 		
0x3CA0	0x4826    LDR	R0, [PC, #152]
0x3CA2	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 531 :: 		
0x3CA4	0xF7FFFC62  BL	__Lib_System_4XX_SystemClockSetDefault+0
;__Lib_System_4XX.c, 533 :: 		
0x3CA8	0x4825    LDR	R0, [PC, #148]
0x3CAA	0x6003    STR	R3, [R0, #0]
; ulRCC_PLLCFGR end address is: 12 (R3)
;__Lib_System_4XX.c, 534 :: 		
0x3CAC	0x4825    LDR	R0, [PC, #148]
0x3CAE	0x6004    STR	R4, [R0, #0]
;__Lib_System_4XX.c, 535 :: 		
0x3CB0	0x4825    LDR	R0, [PC, #148]
0x3CB2	0xEA020100  AND	R1, R2, R0, LSL #0
0x3CB6	0x4825    LDR	R0, [PC, #148]
0x3CB8	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 537 :: 		
0x3CBA	0xF0020001  AND	R0, R2, #1
0x3CBE	0xB140    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC299
; ulRCC_CFGR end address is: 16 (R4)
; ulRCC_CR end address is: 8 (R2)
0x3CC0	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 538 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC289:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x3CC2	0x4822    LDR	R0, [PC, #136]
0x3CC4	0x6800    LDR	R0, [R0, #0]
0x3CC6	0xF0000002  AND	R0, R0, #2
0x3CCA	0x2800    CMP	R0, #0
0x3CCC	0xD100    BNE	L___Lib_System_4XX_InitialSetUpRCCRCC290
;__Lib_System_4XX.c, 539 :: 		
0x3CCE	0xE7F8    B	L___Lib_System_4XX_InitialSetUpRCCRCC289
L___Lib_System_4XX_InitialSetUpRCCRCC290:
;__Lib_System_4XX.c, 540 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x3CD0	0xE000    B	L___Lib_System_4XX_InitialSetUpRCCRCC288
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC299:
;__Lib_System_4XX.c, 537 :: 		
0x3CD2	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 540 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC288:
;__Lib_System_4XX.c, 542 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x3CD4	0xF4023080  AND	R0, R2, #65536
0x3CD8	0xB148    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2100
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_4XX.c, 543 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC292:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x3CDA	0x481C    LDR	R0, [PC, #112]
0x3CDC	0x6800    LDR	R0, [R0, #0]
0x3CDE	0xF4003000  AND	R0, R0, #131072
0x3CE2	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC293
;__Lib_System_4XX.c, 544 :: 		
0x3CE4	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC292
L___Lib_System_4XX_InitialSetUpRCCRCC293:
;__Lib_System_4XX.c, 545 :: 		
0x3CE6	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x3CE8	0x460A    MOV	R2, R1
0x3CEA	0x9901    LDR	R1, [SP, #4]
0x3CEC	0xE002    B	L___Lib_System_4XX_InitialSetUpRCCRCC291
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2100:
;__Lib_System_4XX.c, 542 :: 		
0x3CEE	0x9101    STR	R1, [SP, #4]
0x3CF0	0x4611    MOV	R1, R2
0x3CF2	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_4XX.c, 545 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC291:
;__Lib_System_4XX.c, 547 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x3CF4	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x3CF8	0xB170    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2101
;__Lib_System_4XX.c, 548 :: 		
0x3CFA	0x4814    LDR	R0, [PC, #80]
0x3CFC	0x6800    LDR	R0, [R0, #0]
0x3CFE	0xF0407180  ORR	R1, R0, #16777216
0x3D02	0x4812    LDR	R0, [PC, #72]
0x3D04	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x3D06	0x4611    MOV	R1, R2
;__Lib_System_4XX.c, 549 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC295:
; ulRCC_CFGR start address is: 4 (R1)
0x3D08	0x4810    LDR	R0, [PC, #64]
0x3D0A	0x6800    LDR	R0, [R0, #0]
0x3D0C	0xF0007000  AND	R0, R0, #33554432
0x3D10	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC296
;__Lib_System_4XX.c, 550 :: 		
0x3D12	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC295
L___Lib_System_4XX_InitialSetUpRCCRCC296:
;__Lib_System_4XX.c, 551 :: 		
0x3D14	0x460A    MOV	R2, R1
0x3D16	0xE7FF    B	L___Lib_System_4XX_InitialSetUpRCCRCC294
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_4XX_InitialSetUpRCCRCC2101:
;__Lib_System_4XX.c, 547 :: 		
;__Lib_System_4XX.c, 551 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC294:
;__Lib_System_4XX.c, 554 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC297:
; ulRCC_CFGR start address is: 8 (R2)
0x3D18	0x480A    LDR	R0, [PC, #40]
0x3D1A	0x6800    LDR	R0, [R0, #0]
0x3D1C	0xF000010C  AND	R1, R0, #12
0x3D20	0x0090    LSLS	R0, R2, #2
0x3D22	0xF000000C  AND	R0, R0, #12
0x3D26	0x4281    CMP	R1, R0
0x3D28	0xD000    BEQ	L___Lib_System_4XX_InitialSetUpRCCRCC298
;__Lib_System_4XX.c, 555 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x3D2A	0xE7F5    B	L___Lib_System_4XX_InitialSetUpRCCRCC297
L___Lib_System_4XX_InitialSetUpRCCRCC298:
;__Lib_System_4XX.c, 557 :: 		
L_end_InitialSetUpRCCRCC2:
0x3D2C	0xF8DDE000  LDR	LR, [SP, #0]
0x3D30	0xB002    ADD	SP, SP, #8
0x3D32	0x4770    BX	LR
0x3D34	0x3C004002  	FLASH_ACR+0
0x3D38	0x80204247  	FLASH_ACR+0
0x3D3C	0x80244247  	FLASH_ACR+0
0x3D40	0x38044002  	RCC_PLLCFGR+0
0x3D44	0x38084002  	RCC_CFGR+0
0x3D48	0xFFFF000F  	#1048575
0x3D4C	0x38004002  	RCC_CR+0
; end of __Lib_System_4XX_InitialSetUpRCCRCC2
__Lib_System_4XX_SystemClockSetDefault:
;__Lib_System_4XX.c, 431 :: 		
0x356C	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 434 :: 		
0x356E	0x480D    LDR	R0, [PC, #52]
0x3570	0x6800    LDR	R0, [R0, #0]
0x3572	0xF0400101  ORR	R1, R0, #1
0x3576	0x480B    LDR	R0, [PC, #44]
0x3578	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 437 :: 		
0x357A	0x2100    MOVS	R1, #0
0x357C	0x480A    LDR	R0, [PC, #40]
0x357E	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 440 :: 		
0x3580	0x4808    LDR	R0, [PC, #32]
0x3582	0x6801    LDR	R1, [R0, #0]
0x3584	0x4809    LDR	R0, [PC, #36]
0x3586	0x4001    ANDS	R1, R0
0x3588	0x4806    LDR	R0, [PC, #24]
0x358A	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 443 :: 		
0x358C	0x4908    LDR	R1, [PC, #32]
0x358E	0x4809    LDR	R0, [PC, #36]
0x3590	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 446 :: 		
0x3592	0x4804    LDR	R0, [PC, #16]
0x3594	0x6801    LDR	R1, [R0, #0]
0x3596	0xF46F2080  MVN	R0, #262144
0x359A	0x4001    ANDS	R1, R0
0x359C	0x4801    LDR	R0, [PC, #4]
0x359E	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 450 :: 		
L_end_SystemClockSetDefault:
0x35A0	0xB001    ADD	SP, SP, #4
0x35A2	0x4770    BX	LR
0x35A4	0x38004002  	RCC_CR+0
0x35A8	0x38084002  	RCC_CFGR+0
0x35AC	0xFFFFFEF6  	#-17367041
0x35B0	0x30102400  	#603992080
0x35B4	0x38044002  	RCC_PLLCFGR+0
; end of __Lib_System_4XX_SystemClockSetDefault
__Lib_System_4XX_InitialSetUpFosc:
;__Lib_System_4XX.c, 369 :: 		
0x38E4	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 370 :: 		
0x38E6	0x4904    LDR	R1, [PC, #16]
0x38E8	0x4804    LDR	R0, [PC, #16]
0x38EA	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 371 :: 		
0x38EC	0x4904    LDR	R1, [PC, #16]
0x38EE	0x4805    LDR	R0, [PC, #20]
0x38F0	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 372 :: 		
L_end_InitialSetUpFosc:
0x38F2	0xB001    ADD	SP, SP, #4
0x38F4	0x4770    BX	LR
0x38F6	0xBF00    NOP
0x38F8	0x49F00002  	#150000
0x38FC	0x00802000  	___System_CLOCK_IN_KHZ+0
0x3900	0x00030000  	#3
0x3904	0x010C2000  	__VOLTAGE_RANGE+0
; end of __Lib_System_4XX_InitialSetUpFosc
___GenExcept:
;__Lib_System_4XX.c, 314 :: 		
0x38B0	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 315 :: 		
L___GenExcept27:
0x38B2	0xE7FE    B	L___GenExcept27
;__Lib_System_4XX.c, 316 :: 		
L_end___GenExcept:
0x38B4	0xB001    ADD	SP, SP, #4
0x38B6	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_4XX.c, 347 :: 		
0x38B8	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 350 :: 		
0x38BA	0xF64E5088  MOVW	R0, #60808
;__Lib_System_4XX.c, 351 :: 		
0x38BE	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_4XX.c, 353 :: 		
0x38C2	0x6801    LDR	R1, [R0, #0]
;__Lib_System_4XX.c, 355 :: 		
0x38C4	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_4XX.c, 357 :: 		
0x38C8	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 359 :: 		
0x38CA	0xBF00    NOP
;__Lib_System_4XX.c, 360 :: 		
0x38CC	0xBF00    NOP
;__Lib_System_4XX.c, 361 :: 		
0x38CE	0xBF00    NOP
;__Lib_System_4XX.c, 362 :: 		
0x38D0	0xBF00    NOP
;__Lib_System_4XX.c, 364 :: 		
0x38D2	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_4XX.c, 365 :: 		
0x38D6	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_4XX.c, 366 :: 		
0x38DA	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_4XX.c, 367 :: 		
L_end___EnableFPU:
0x38DE	0xB001    ADD	SP, SP, #4
0x38E0	0x4770    BX	LR
; end of ___EnableFPU
0x4818	0xB500    PUSH	(R14)
0x481A	0xF8DFB024  LDR	R11, [PC, #36]
0x481E	0xF8DFA024  LDR	R10, [PC, #36]
0x4822	0xF8DFC024  LDR	R12, [PC, #36]
0x4826	0xF7FEFE97  BL	13656
0x482A	0xF8DFB020  LDR	R11, [PC, #32]
0x482E	0xF8DFA020  LDR	R10, [PC, #32]
0x4832	0xF8DFC020  LDR	R12, [PC, #32]
0x4836	0xF7FEFE8F  BL	13656
0x483A	0xBD00    POP	(R15)
0x483C	0x4770    BX	LR
0x483E	0xBF00    NOP
0x4840	0x00002000  	#536870912
0x4844	0x00372000  	#536870967
0x4848	0x475C0000  	#18268
0x484C	0x00382000  	#536870968
0x4850	0x004E2000  	#536870990
0x4854	0x47B20000  	#18354
0x48B4	0xB500    PUSH	(R14)
0x48B6	0xF8DFB010  LDR	R11, [PC, #16]
0x48BA	0xF8DFA010  LDR	R10, [PC, #16]
0x48BE	0xF7FEFE1D  BL	13564
0x48C2	0xBD00    POP	(R15)
0x48C4	0x4770    BX	LR
0x48C6	0xBF00    NOP
0x48C8	0x00002000  	#536870912
0x48CC	0x01102000  	#536871184
;ROV.c,0 :: ?lstr_4_ROV [2]
0x0EE6	0x003B ;?lstr_4_ROV+0
; end of ?lstr_4_ROV
;ROV.c,0 :: ?lstr_8_ROV [2]
0x0F56	0x003B ;?lstr_8_ROV+0
; end of ?lstr_8_ROV
;ROV.c,0 :: ?lstr_6_ROV [2]
0x136A	0x003B ;?lstr_6_ROV+0
; end of ?lstr_6_ROV
;,0 :: _initBlock_3 [1924]
; Containing: ?lstr_1_ROV [1333]
;             ?lstr_2_ROV [591]
0x3D50	0x74656D3C ;_initBlock_3+0 : ?lstr_1_ROV at 0x3D50
0x3D54	0x74682061 ;_initBlock_3+4
0x3D58	0x652D7074 ;_initBlock_3+8
0x3D5C	0x76697571 ;_initBlock_3+12
0x3D60	0x6572223D ;_initBlock_3+16
0x3D64	0x73657266 ;_initBlock_3+20
0x3D68	0x63202268 ;_initBlock_3+24
0x3D6C	0x65746E6F ;_initBlock_3+28
0x3D70	0x223D746E ;_initBlock_3+32
0x3D74	0x72753B36 ;_initBlock_3+36
0x3D78	0x74683D6C ;_initBlock_3+40
0x3D7C	0x2F3A7074 ;_initBlock_3+44
0x3D80	0x3239312F ;_initBlock_3+48
0x3D84	0x3836312E ;_initBlock_3+52
0x3D88	0x312E312E ;_initBlock_3+56
0x3D8C	0x3E223730 ;_initBlock_3+60
0x3D90	0x6D74683C ;_initBlock_3+64
0x3D94	0x683C3E6C ;_initBlock_3+68
0x3D98	0x3E646165 ;_initBlock_3+72
0x3D9C	0x7469743C ;_initBlock_3+76
0x3DA0	0x503E656C ;_initBlock_3+80
0x3DA4	0x4F4D444F ;_initBlock_3+84
0x3DA8	0x43494E52 ;_initBlock_3+88
0x3DAC	0x742F3C41 ;_initBlock_3+92
0x3DB0	0x656C7469 ;_initBlock_3+96
0x3DB4	0x74733C3E ;_initBlock_3+100
0x3DB8	0x3E656C79 ;_initBlock_3+104
0x3DBC	0x707B6123 ;_initBlock_3+108
0x3DC0	0x7469736F ;_initBlock_3+112
0x3DC4	0x3A6E6F69 ;_initBlock_3+116
0x3DC8	0x6F736261 ;_initBlock_3+120
0x3DCC	0x6574756C ;_initBlock_3+124
0x3DD0	0x706F743B ;_initBlock_3+128
0x3DD4	0x3032313A ;_initBlock_3+132
0x3DD8	0x6972203B ;_initBlock_3+136
0x3DDC	0x3A746867 ;_initBlock_3+140
0x3DE0	0x3B303231 ;_initBlock_3+144
0x3DE4	0x7B73237D ;_initBlock_3+148
0x3DE8	0x69736F70 ;_initBlock_3+152
0x3DEC	0x6E6F6974 ;_initBlock_3+156
0x3DF0	0x7362613A ;_initBlock_3+160
0x3DF4	0x74756C6F ;_initBlock_3+164
0x3DF8	0x6F743B65 ;_initBlock_3+168
0x3DFC	0x34313A70 ;_initBlock_3+172
0x3E00	0x69723B35 ;_initBlock_3+176
0x3E04	0x3A746867 ;_initBlock_3+180
0x3E08	0x3B303231 ;_initBlock_3+184
0x3E0C	0x7B64237D ;_initBlock_3+188
0x3E10	0x69736F70 ;_initBlock_3+192
0x3E14	0x6E6F6974 ;_initBlock_3+196
0x3E18	0x7362613A ;_initBlock_3+200
0x3E1C	0x74756C6F ;_initBlock_3+204
0x3E20	0x6F743B65 ;_initBlock_3+208
0x3E24	0x34313A70 ;_initBlock_3+212
0x3E28	0x69723B35 ;_initBlock_3+216
0x3E2C	0x3A746867 ;_initBlock_3+220
0x3E30	0x3B303531 ;_initBlock_3+224
0x3E34	0x7B66237D ;_initBlock_3+228
0x3E38	0x69736F70 ;_initBlock_3+232
0x3E3C	0x6E6F6974 ;_initBlock_3+236
0x3E40	0x7362613A ;_initBlock_3+240
0x3E44	0x74756C6F ;_initBlock_3+244
0x3E48	0x6F743B65 ;_initBlock_3+248
0x3E4C	0x34313A70 ;_initBlock_3+252
0x3E50	0x69723B35 ;_initBlock_3+256
0x3E54	0x3A746867 ;_initBlock_3+260
0x3E58	0x7D3B3538 ;_initBlock_3+264
0x3E5C	0x707B6723 ;_initBlock_3+268
0x3E60	0x7469736F ;_initBlock_3+272
0x3E64	0x3A6E6F69 ;_initBlock_3+276
0x3E68	0x6F736261 ;_initBlock_3+280
0x3E6C	0x6574756C ;_initBlock_3+284
0x3E70	0x706F743B ;_initBlock_3+288
0x3E74	0x3037313A ;_initBlock_3+292
0x3E78	0x6769723B ;_initBlock_3+296
0x3E7C	0x313A7468 ;_initBlock_3+300
0x3E80	0x7D3B3032 ;_initBlock_3+304
0x3E84	0x707B6823 ;_initBlock_3+308
0x3E88	0x7469736F ;_initBlock_3+312
0x3E8C	0x3A6E6F69 ;_initBlock_3+316
0x3E90	0x6F736261 ;_initBlock_3+320
0x3E94	0x6574756C ;_initBlock_3+324
0x3E98	0x706F743B ;_initBlock_3+328
0x3E9C	0x3039313A ;_initBlock_3+332
0x3EA0	0x6769723B ;_initBlock_3+336
0x3EA4	0x313A7468 ;_initBlock_3+340
0x3EA8	0x7D3B3536 ;_initBlock_3+344
0x3EAC	0x707B6A23 ;_initBlock_3+348
0x3EB0	0x7469736F ;_initBlock_3+352
0x3EB4	0x3A6E6F69 ;_initBlock_3+356
0x3EB8	0x6F736261 ;_initBlock_3+360
0x3EBC	0x6574756C ;_initBlock_3+364
0x3EC0	0x706F743B ;_initBlock_3+368
0x3EC4	0x3039313A ;_initBlock_3+372
0x3EC8	0x6769723B ;_initBlock_3+376
0x3ECC	0x343A7468 ;_initBlock_3+380
0x3ED0	0x237D3B30 ;_initBlock_3+384
0x3ED4	0x6F707B6B ;_initBlock_3+388
0x3ED8	0x69746973 ;_initBlock_3+392
0x3EDC	0x613A6E6F ;_initBlock_3+396
0x3EE0	0x6C6F7362 ;_initBlock_3+400
0x3EE4	0x3B657475 ;_initBlock_3+404
0x3EE8	0x3A706F74 ;_initBlock_3+408
0x3EEC	0x723B3039 ;_initBlock_3+412
0x3EF0	0x74686769 ;_initBlock_3+416
0x3EF4	0x3B30343A ;_initBlock_3+420
0x3EF8	0x7B6C237D ;_initBlock_3+424
0x3EFC	0x69736F70 ;_initBlock_3+428
0x3F00	0x6E6F6974 ;_initBlock_3+432
0x3F04	0x7362613A ;_initBlock_3+436
0x3F08	0x74756C6F ;_initBlock_3+440
0x3F0C	0x6F743B65 ;_initBlock_3+444
0x3F10	0x30353A70 ;_initBlock_3+448
0x3F14	0x6769723B ;_initBlock_3+452
0x3F18	0x343A7468 ;_initBlock_3+456
0x3F1C	0x3C7D3B30 ;_initBlock_3+460
0x3F20	0x7974732F ;_initBlock_3+464
0x3F24	0x3C3E656C ;_initBlock_3+468
0x3F28	0x6165682F ;_initBlock_3+472
0x3F2C	0x623C3E64 ;_initBlock_3+476
0x3F30	0x2079646F ;_initBlock_3+480
0x3F34	0x6F636762 ;_initBlock_3+484
0x3F38	0x3D726F6C ;_initBlock_3+488
0x3F3C	0x33622320 ;_initBlock_3+492
0x3F40	0x30303030 ;_initBlock_3+496
0x3F44	0x31683C3E ;_initBlock_3+500
0x3F48	0x65633C3E ;_initBlock_3+504
0x3F4C	0x7265746E ;_initBlock_3+508
0x3F50	0x444F503E ;_initBlock_3+512
0x3F54	0x4E524F4D ;_initBlock_3+516
0x3F58	0x20414349 ;_initBlock_3+520
0x3F5C	0x544E4F4B ;_initBlock_3+524
0x3F60	0x414C4F52 ;_initBlock_3+528
0x3F64	0x65632F3C ;_initBlock_3+532
0x3F68	0x7265746E ;_initBlock_3+536
0x3F6C	0x682F3C3E ;_initBlock_3+540
0x3F70	0x733C3E31 ;_initBlock_3+544
0x3F74	0x70697263 ;_initBlock_3+548
0x3F78	0x72732074 ;_initBlock_3+552
0x3F7C	0x732F3D63 ;_initBlock_3+556
0x3F80	0x732F3C3E ;_initBlock_3+560
0x3F84	0x70697263 ;_initBlock_3+564
0x3F88	0x623C3E74 ;_initBlock_3+568
0x3F8C	0x6F747475 ;_initBlock_3+572
0x3F90	0x6E6F206E ;_initBlock_3+576
0x3F94	0x63696C63 ;_initBlock_3+580
0x3F98	0x69773D6B ;_initBlock_3+584
0x3F9C	0x776F646E ;_initBlock_3+588
0x3FA0	0x636F6C2E ;_initBlock_3+592
0x3FA4	0x6F697461 ;_initBlock_3+596
0x3FA8	0x72682E6E ;_initBlock_3+600
0x3FAC	0x273D6665 ;_initBlock_3+604
0x3FB0	0x2730622F ;_initBlock_3+608
0x3FB4	0x3D646920 ;_initBlock_3+612
0x3FB8	0x75263E61 ;_initBlock_3+616
0x3FBC	0x3B727261 ;_initBlock_3+620
0x3FC0	0x75622F3C ;_initBlock_3+624
0x3FC4	0x6E6F7474 ;_initBlock_3+628
0x3FC8	0x72623C3E ;_initBlock_3+632
0x3FCC	0x72623C3E ;_initBlock_3+636
0x3FD0	0x75623C3E ;_initBlock_3+640
0x3FD4	0x6E6F7474 ;_initBlock_3+644
0x3FD8	0x636E6F20 ;_initBlock_3+648
0x3FDC	0x6B63696C ;_initBlock_3+652
0x3FE0	0x6E69773D ;_initBlock_3+656
0x3FE4	0x2E776F64 ;_initBlock_3+660
0x3FE8	0x61636F6C ;_initBlock_3+664
0x3FEC	0x6E6F6974 ;_initBlock_3+668
0x3FF0	0x6572682E ;_initBlock_3+672
0x3FF4	0x2F273D66 ;_initBlock_3+676
0x3FF8	0x20273162 ;_initBlock_3+680
0x3FFC	0x733D6469 ;_initBlock_3+684
0x4000	0x6843263E ;_initBlock_3+688
0x4004	0x2F3C3B69 ;_initBlock_3+692
0x4008	0x74747562 ;_initBlock_3+696
0x400C	0x3C3E6E6F ;_initBlock_3+700
0x4010	0x3C3E7262 ;_initBlock_3+704
0x4014	0x3C3E7262 ;_initBlock_3+708
0x4018	0x74747562 ;_initBlock_3+712
0x401C	0x6F206E6F ;_initBlock_3+716
0x4020	0x696C636E ;_initBlock_3+720
0x4024	0x773D6B63 ;_initBlock_3+724
0x4028	0x6F646E69 ;_initBlock_3+728
0x402C	0x6F6C2E77 ;_initBlock_3+732
0x4030	0x69746163 ;_initBlock_3+736
0x4034	0x682E6E6F ;_initBlock_3+740
0x4038	0x3D666572 ;_initBlock_3+744
0x403C	0x32622F27 ;_initBlock_3+748
0x4040	0x64692027 ;_initBlock_3+752
0x4044	0x263E643D ;_initBlock_3+756
0x4048	0x7272616C ;_initBlock_3+760
0x404C	0x622F3C3B ;_initBlock_3+764
0x4050	0x6F747475 ;_initBlock_3+768
0x4054	0x623C3E6E ;_initBlock_3+772
0x4058	0x623C3E72 ;_initBlock_3+776
0x405C	0x623C3E72 ;_initBlock_3+780
0x4060	0x6F747475 ;_initBlock_3+784
0x4064	0x6E6F206E ;_initBlock_3+788
0x4068	0x63696C63 ;_initBlock_3+792
0x406C	0x69773D6B ;_initBlock_3+796
0x4070	0x776F646E ;_initBlock_3+800
0x4074	0x636F6C2E ;_initBlock_3+804
0x4078	0x6F697461 ;_initBlock_3+808
0x407C	0x72682E6E ;_initBlock_3+812
0x4080	0x273D6665 ;_initBlock_3+816
0x4084	0x2733622F ;_initBlock_3+820
0x4088	0x3D646920 ;_initBlock_3+824
0x408C	0x72263E66 ;_initBlock_3+828
0x4090	0x3B727261 ;_initBlock_3+832
0x4094	0x75622F3C ;_initBlock_3+836
0x4098	0x6E6F7474 ;_initBlock_3+840
0x409C	0x72623C3E ;_initBlock_3+844
0x40A0	0x72623C3E ;_initBlock_3+848
0x40A4	0x75623C3E ;_initBlock_3+852
0x40A8	0x6E6F7474 ;_initBlock_3+856
0x40AC	0x636E6F20 ;_initBlock_3+860
0x40B0	0x6B63696C ;_initBlock_3+864
0x40B4	0x6E69773D ;_initBlock_3+868
0x40B8	0x2E776F64 ;_initBlock_3+872
0x40BC	0x61636F6C ;_initBlock_3+876
0x40C0	0x6E6F6974 ;_initBlock_3+880
0x40C4	0x6572682E ;_initBlock_3+884
0x40C8	0x2F273D66 ;_initBlock_3+888
0x40CC	0x20273462 ;_initBlock_3+892
0x40D0	0x673D6469 ;_initBlock_3+896
0x40D4	0x6164263E ;_initBlock_3+900
0x40D8	0x3C3B7272 ;_initBlock_3+904
0x40DC	0x7475622F ;_initBlock_3+908
0x40E0	0x3E6E6F74 ;_initBlock_3+912
0x40E4	0x3E72623C ;_initBlock_3+916
0x40E8	0x3E72623C ;_initBlock_3+920
0x40EC	0x7475623C ;_initBlock_3+924
0x40F0	0x206E6F74 ;_initBlock_3+928
0x40F4	0x6C636E6F ;_initBlock_3+932
0x40F8	0x3D6B6369 ;_initBlock_3+936
0x40FC	0x646E6977 ;_initBlock_3+940
0x4100	0x6C2E776F ;_initBlock_3+944
0x4104	0x7461636F ;_initBlock_3+948
0x4108	0x2E6E6F69 ;_initBlock_3+952
0x410C	0x66657268 ;_initBlock_3+956
0x4110	0x622F273D ;_initBlock_3+960
0x4114	0x69202735 ;_initBlock_3+964
0x4118	0x3E683D64 ;_initBlock_3+968
0x411C	0x4F525A49 ;_initBlock_3+972
0x4120	0x622F3C4E ;_initBlock_3+976
0x4124	0x6F747475 ;_initBlock_3+980
0x4128	0x623C3E6E ;_initBlock_3+984
0x412C	0x623C3E72 ;_initBlock_3+988
0x4130	0x623C3E72 ;_initBlock_3+992
0x4134	0x6F747475 ;_initBlock_3+996
0x4138	0x6E6F206E ;_initBlock_3+1000
0x413C	0x63696C63 ;_initBlock_3+1004
0x4140	0x69773D6B ;_initBlock_3+1008
0x4144	0x776F646E ;_initBlock_3+1012
0x4148	0x636F6C2E ;_initBlock_3+1016
0x414C	0x6F697461 ;_initBlock_3+1020
0x4150	0x72682E6E ;_initBlock_3+1024
0x4154	0x273D6665 ;_initBlock_3+1028
0x4158	0x2736622F ;_initBlock_3+1032
0x415C	0x3D646920 ;_initBlock_3+1036
0x4160	0x415A3E6A ;_initBlock_3+1040
0x4164	0x3C4E4F52 ;_initBlock_3+1044
0x4168	0x7475622F ;_initBlock_3+1048
0x416C	0x3E6E6F74 ;_initBlock_3+1052
0x4170	0x3E72623C ;_initBlock_3+1056
0x4174	0x3E72623C ;_initBlock_3+1060
0x4178	0x49425544 ;_initBlock_3+1064
0x417C	0x3C3A414E ;_initBlock_3+1068
0x4180	0x69726373 ;_initBlock_3+1072
0x4184	0x643E7470 ;_initBlock_3+1076
0x4188	0x6D75636F ;_initBlock_3+1080
0x418C	0x2E746E65 ;_initBlock_3+1084
0x4190	0x74697277 ;_initBlock_3+1088
0x4194	0x75642865 ;_initBlock_3+1092
0x4198	0x3C202962 ;_initBlock_3+1096
0x419C	0x7263732F ;_initBlock_3+1100
0x41A0	0x3E747069 ;_initBlock_3+1104
0x41A4	0x6D632020 ;_initBlock_3+1108
0x41A8	0x3E72623C ;_initBlock_3+1112
0x41AC	0x3E72623C ;_initBlock_3+1116
0x41B0	0x504D4554 ;_initBlock_3+1120
0x41B4	0x54415245 ;_initBlock_3+1124
0x41B8	0x20415255 ;_initBlock_3+1128
0x41BC	0x45444F56 ;_initBlock_3+1132
0x41C0	0x733C203A ;_initBlock_3+1136
0x41C4	0x70697263 ;_initBlock_3+1140
0x41C8	0x6F643E74 ;_initBlock_3+1144
0x41CC	0x656D7563 ;_initBlock_3+1148
0x41D0	0x772E746E ;_initBlock_3+1152
0x41D4	0x65746972 ;_initBlock_3+1156
0x41D8	0x4D455428 ;_initBlock_3+1160
0x41DC	0x3C202950 ;_initBlock_3+1164
0x41E0	0x7263732F ;_initBlock_3+1168
0x41E4	0x3E747069 ;_initBlock_3+1172
0x41E8	0x38232620 ;_initBlock_3+1176
0x41EC	0x3B313534 ;_initBlock_3+1180
0x41F0	0x7475623C ;_initBlock_3+1184
0x41F4	0x206E6F74 ;_initBlock_3+1188
0x41F8	0x6C636E6F ;_initBlock_3+1192
0x41FC	0x3D6B6369 ;_initBlock_3+1196
0x4200	0x646E6977 ;_initBlock_3+1200
0x4204	0x6C2E776F ;_initBlock_3+1204
0x4208	0x7461636F ;_initBlock_3+1208
0x420C	0x2E6E6F69 ;_initBlock_3+1212
0x4210	0x66657268 ;_initBlock_3+1216
0x4214	0x622F273D ;_initBlock_3+1220
0x4218	0x69202738 ;_initBlock_3+1224
0x421C	0x3E6C3D64 ;_initBlock_3+1228
0x4220	0x32312326 ;_initBlock_3+1232
0x4224	0x37343238 ;_initBlock_3+1236
0x4228	0x622F3C3B ;_initBlock_3+1240
0x422C	0x6F747475 ;_initBlock_3+1244
0x4230	0x623C3E6E ;_initBlock_3+1248
0x4234	0x623C3E72 ;_initBlock_3+1252
0x4238	0x623C3E72 ;_initBlock_3+1256
0x423C	0x6F747475 ;_initBlock_3+1260
0x4240	0x6E6F206E ;_initBlock_3+1264
0x4244	0x63696C63 ;_initBlock_3+1268
0x4248	0x69773D6B ;_initBlock_3+1272
0x424C	0x776F646E ;_initBlock_3+1276
0x4250	0x636F6C2E ;_initBlock_3+1280
0x4254	0x6F697461 ;_initBlock_3+1284
0x4258	0x72682E6E ;_initBlock_3+1288
0x425C	0x273D6665 ;_initBlock_3+1292
0x4260	0x2737622F ;_initBlock_3+1296
0x4264	0x3D646920 ;_initBlock_3+1300
0x4268	0x23263E6B ;_initBlock_3+1304
0x426C	0x34663178 ;_initBlock_3+1308
0x4270	0x3C3B3161 ;_initBlock_3+1312
0x4274	0x7475622F ;_initBlock_3+1316
0x4278	0x3E6E6F74 ;_initBlock_3+1320
0x427C	0x3E72623C ;_initBlock_3+1324
0x4280	0x3E72623C ;_initBlock_3+1328
0x4284	0x6F623C00 ;_initBlock_3+1332 : ?lstr_2_ROV at 0x4285
0x4288	0x3C3E7964 ;_initBlock_3+1336
0x428C	0x65646976 ;_initBlock_3+1340
0x4290	0x6469206F ;_initBlock_3+1344
0x4294	0x3C3E763D ;_initBlock_3+1348
0x4298	0x6469762F ;_initBlock_3+1352
0x429C	0x3C3E6F65 ;_initBlock_3+1356
0x42A0	0x69726373 ;_initBlock_3+1360
0x42A4	0x3B3E7470 ;_initBlock_3+1364
0x42A8	0x6E756628 ;_initBlock_3+1368
0x42AC	0x6F697463 ;_initBlock_3+1372
0x42B0	0x7B29286E ;_initBlock_3+1376
0x42B4	0x636E7566 ;_initBlock_3+1380
0x42B8	0x6E6F6974 ;_initBlock_3+1384
0x42BC	0x65737520 ;_initBlock_3+1388
0x42C0	0x64654D72 ;_initBlock_3+1392
0x42C4	0x29286169 ;_initBlock_3+1396
0x42C8	0x7465727B ;_initBlock_3+1400
0x42CC	0x206E7275 ;_initBlock_3+1404
0x42D0	0x6976616E ;_initBlock_3+1408
0x42D4	0x6F746167 ;_initBlock_3+1412
0x42D8	0x65672E72 ;_initBlock_3+1416
0x42DC	0x65735574 ;_initBlock_3+1420
0x42E0	0x64654D72 ;_initBlock_3+1424
0x42E4	0x3D206169 ;_initBlock_3+1428
0x42E8	0x76616E20 ;_initBlock_3+1432
0x42EC	0x74616769 ;_initBlock_3+1436
0x42F0	0x672E726F ;_initBlock_3+1440
0x42F4	0x73557465 ;_initBlock_3+1444
0x42F8	0x654D7265 ;_initBlock_3+1448
0x42FC	0x20616964 ;_initBlock_3+1452
0x4300	0x616E7C7C ;_initBlock_3+1456
0x4304	0x61676976 ;_initBlock_3+1460
0x4308	0x2E726F74 ;_initBlock_3+1464
0x430C	0x6B626577 ;_initBlock_3+1468
0x4310	0x65477469 ;_initBlock_3+1472
0x4314	0x65735574 ;_initBlock_3+1476
0x4318	0x64654D72 ;_initBlock_3+1480
0x431C	0x7C206169 ;_initBlock_3+1484
0x4320	0x76616E7C ;_initBlock_3+1488
0x4324	0x74616769 ;_initBlock_3+1492
0x4328	0x6D2E726F ;_initBlock_3+1496
0x432C	0x65477A6F ;_initBlock_3+1500
0x4330	0x65735574 ;_initBlock_3+1504
0x4334	0x64654D72 ;_initBlock_3+1508
0x4338	0x7C206169 ;_initBlock_3+1512
0x433C	0x76616E7C ;_initBlock_3+1516
0x4340	0x74616769 ;_initBlock_3+1520
0x4344	0x6D2E726F ;_initBlock_3+1524
0x4348	0x74654773 ;_initBlock_3+1528
0x434C	0x72657355 ;_initBlock_3+1532
0x4350	0x6964654D ;_initBlock_3+1536
0x4354	0x7C7C2061 ;_initBlock_3+1540
0x4358	0x6C756E20 ;_initBlock_3+1544
0x435C	0x697D3B6C ;_initBlock_3+1548
0x4360	0x75202866 ;_initBlock_3+1552
0x4364	0x4D726573 ;_initBlock_3+1556
0x4368	0x61696465 ;_initBlock_3+1560
0x436C	0x29202928 ;_initBlock_3+1564
0x4370	0x7261767B ;_initBlock_3+1568
0x4374	0x6E6F6320 ;_initBlock_3+1572
0x4378	0x61727473 ;_initBlock_3+1576
0x437C	0x73746E69 ;_initBlock_3+1580
0x4380	0x7B203D20 ;_initBlock_3+1584
0x4384	0x65646976 ;_initBlock_3+1588
0x4388	0x74203A6F ;_initBlock_3+1592
0x438C	0x2C657572 ;_initBlock_3+1596
0x4390	0x69647561 ;_initBlock_3+1600
0x4394	0x61663A6F ;_initBlock_3+1604
0x4398	0x7D65736C ;_initBlock_3+1608
0x439C	0x7261763B ;_initBlock_3+1612
0x43A0	0x64656D20 ;_initBlock_3+1616
0x43A4	0x3D206169 ;_initBlock_3+1620
0x43A8	0x76616E20 ;_initBlock_3+1624
0x43AC	0x74616769 ;_initBlock_3+1628
0x43B0	0x672E726F ;_initBlock_3+1632
0x43B4	0x73557465 ;_initBlock_3+1636
0x43B8	0x654D7265 ;_initBlock_3+1640
0x43BC	0x28616964 ;_initBlock_3+1644
0x43C0	0x736E6F63 ;_initBlock_3+1648
0x43C4	0x69617274 ;_initBlock_3+1652
0x43C8	0x2C73746E ;_initBlock_3+1656
0x43CC	0x6E756620 ;_initBlock_3+1660
0x43D0	0x6F697463 ;_initBlock_3+1664
0x43D4	0x7473286E ;_initBlock_3+1668
0x43D8	0x6D616572 ;_initBlock_3+1672
0x43DC	0x61767B29 ;_initBlock_3+1676
0x43E0	0x20762072 ;_initBlock_3+1680
0x43E4	0x6F64203D ;_initBlock_3+1684
0x43E8	0x656D7563 ;_initBlock_3+1688
0x43EC	0x672E746E ;_initBlock_3+1692
0x43F0	0x6C457465 ;_initBlock_3+1696
0x43F4	0x6E656D65 ;_initBlock_3+1700
0x43F8	0x49794274 ;_initBlock_3+1704
0x43FC	0x76272864 ;_initBlock_3+1708
0x4400	0x763B2927 ;_initBlock_3+1712
0x4404	0x75207261 ;_initBlock_3+1716
0x4408	0x3D206C72 ;_initBlock_3+1720
0x440C	0x6E697720 ;_initBlock_3+1724
0x4410	0x2E776F64 ;_initBlock_3+1728
0x4414	0x204C5255 ;_initBlock_3+1732
0x4418	0x77207C7C ;_initBlock_3+1736
0x441C	0x6F646E69 ;_initBlock_3+1740
0x4420	0x65772E77 ;_initBlock_3+1744
0x4424	0x74696B62 ;_initBlock_3+1748
0x4428	0x3B4C5255 ;_initBlock_3+1752
0x442C	0x72732E76 ;_initBlock_3+1756
0x4430	0x203D2063 ;_initBlock_3+1760
0x4434	0x206C7275 ;_initBlock_3+1764
0x4438	0x7275203F ;_initBlock_3+1768
0x443C	0x72632E6C ;_initBlock_3+1772
0x4440	0x65746165 ;_initBlock_3+1776
0x4444	0x656A624F ;_initBlock_3+1780
0x4448	0x52557463 ;_initBlock_3+1784
0x444C	0x7473284C ;_initBlock_3+1788
0x4450	0x6D616572 ;_initBlock_3+1792
0x4454	0x203A2029 ;_initBlock_3+1796
0x4458	0x65727473 ;_initBlock_3+1800
0x445C	0x763B6D61 ;_initBlock_3+1804
0x4460	0x616C702E ;_initBlock_3+1808
0x4464	0x3B292879 ;_initBlock_3+1812
0x4468	0x66202C7D ;_initBlock_3+1816
0x446C	0x74636E75 ;_initBlock_3+1820
0x4470	0x286E6F69 ;_initBlock_3+1824
0x4474	0x6F727265 ;_initBlock_3+1828
0x4478	0x637B2972 ;_initBlock_3+1832
0x447C	0x6F736E6F ;_initBlock_3+1836
0x4480	0x6C2E656C ;_initBlock_3+1840
0x4484	0x4528676F ;_initBlock_3+1844
0x4488	0x524F5252 ;_initBlock_3+1848
0x448C	0x6F633B29 ;_initBlock_3+1852
0x4490	0x6C6F736E ;_initBlock_3+1856
0x4494	0x6F6C2E65 ;_initBlock_3+1860
0x4498	0x72652867 ;_initBlock_3+1864
0x449C	0x29726F72 ;_initBlock_3+1868
0x44A0	0x3B297D3B ;_initBlock_3+1872
0x44A4	0x6C65207D ;_initBlock_3+1876
0x44A8	0x7B206573 ;_initBlock_3+1880
0x44AC	0x736E6F63 ;_initBlock_3+1884
0x44B0	0x2E656C6F ;_initBlock_3+1888
0x44B4	0x28676F6C ;_initBlock_3+1892
0x44B8	0x3B294F4B ;_initBlock_3+1896
0x44BC	0x28297D7D ;_initBlock_3+1900
0x44C0	0x2F3C3B29 ;_initBlock_3+1904
0x44C4	0x69726373 ;_initBlock_3+1908
0x44C8	0x3C3E7470 ;_initBlock_3+1912
0x44CC	0x646F622F ;_initBlock_3+1916
0x44D0	0x00203E79 ;_initBlock_3+1920
; end of _initBlock_3
;__Lib_GPIO_32F4xx_Defs.c,640 :: __GPIO_MODULE_TIM9_CH1_PE5 [108]
0x44D4	0x00000345 ;__GPIO_MODULE_TIM9_CH1_PE5+0
0x44D8	0xFFFFFFFF ;__GPIO_MODULE_TIM9_CH1_PE5+4
0x44DC	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+8
0x44E0	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+12
0x44E4	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+16
0x44E8	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+20
0x44EC	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+24
0x44F0	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+28
0x44F4	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+32
0x44F8	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+36
0x44FC	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+40
0x4500	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+44
0x4504	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+48
0x4508	0x00001018 ;__GPIO_MODULE_TIM9_CH1_PE5+52
0x450C	0xFFFFFFFF ;__GPIO_MODULE_TIM9_CH1_PE5+56
0x4510	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+60
0x4514	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+64
0x4518	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+68
0x451C	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+72
0x4520	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+76
0x4524	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+80
0x4528	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+84
0x452C	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+88
0x4530	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+92
0x4534	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+96
0x4538	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+100
0x453C	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+104
; end of __GPIO_MODULE_TIM9_CH1_PE5
;__Lib_GPIO_32F4xx_Defs.c,548 :: __GPIO_MODULE_TIM4_CH4_PB9 [108]
0x4540	0x00000219 ;__GPIO_MODULE_TIM4_CH4_PB9+0
0x4544	0xFFFFFFFF ;__GPIO_MODULE_TIM4_CH4_PB9+4
0x4548	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+8
0x454C	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+12
0x4550	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+16
0x4554	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+20
0x4558	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+24
0x455C	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+28
0x4560	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+32
0x4564	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+36
0x4568	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+40
0x456C	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+44
0x4570	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+48
0x4574	0x00001018 ;__GPIO_MODULE_TIM4_CH4_PB9+52
0x4578	0xFFFFFFFF ;__GPIO_MODULE_TIM4_CH4_PB9+56
0x457C	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+60
0x4580	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+64
0x4584	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+68
0x4588	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+72
0x458C	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+76
0x4590	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+80
0x4594	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+84
0x4598	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+88
0x459C	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+92
0x45A0	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+96
0x45A4	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+100
0x45A8	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+104
; end of __GPIO_MODULE_TIM4_CH4_PB9
;__Lib_GPIO_32F4xx_Defs.c,752 :: __GPIO_MODULE_SPI3_PC10_11_12 [108]
0x45AC	0x0000062A ;__GPIO_MODULE_SPI3_PC10_11_12+0
0x45B0	0x0000062B ;__GPIO_MODULE_SPI3_PC10_11_12+4
0x45B4	0x0000062C ;__GPIO_MODULE_SPI3_PC10_11_12+8
0x45B8	0xFFFFFFFF ;__GPIO_MODULE_SPI3_PC10_11_12+12
0x45BC	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+16
0x45C0	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+20
0x45C4	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+24
0x45C8	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+28
0x45CC	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+32
0x45D0	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+36
0x45D4	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+40
0x45D8	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+44
0x45DC	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+48
0x45E0	0x00001018 ;__GPIO_MODULE_SPI3_PC10_11_12+52
0x45E4	0x00001018 ;__GPIO_MODULE_SPI3_PC10_11_12+56
0x45E8	0x00001018 ;__GPIO_MODULE_SPI3_PC10_11_12+60
0x45EC	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+64
0x45F0	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+68
0x45F4	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+72
0x45F8	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+76
0x45FC	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+80
0x4600	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+84
0x4604	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+88
0x4608	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+92
0x460C	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+96
0x4610	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+100
0x4614	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+104
; end of __GPIO_MODULE_SPI3_PC10_11_12
;__Lib_GPIO_32F4xx_Defs.c,742 :: __GPIO_MODULE_SPI2_PB13_14_15 [108]
0x4618	0x0000051D ;__GPIO_MODULE_SPI2_PB13_14_15+0
0x461C	0x0000051E ;__GPIO_MODULE_SPI2_PB13_14_15+4
0x4620	0x0000051F ;__GPIO_MODULE_SPI2_PB13_14_15+8
0x4624	0xFFFFFFFF ;__GPIO_MODULE_SPI2_PB13_14_15+12
0x4628	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+16
0x462C	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+20
0x4630	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+24
0x4634	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+28
0x4638	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+32
0x463C	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+36
0x4640	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+40
0x4644	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+44
0x4648	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+48
0x464C	0x00001018 ;__GPIO_MODULE_SPI2_PB13_14_15+52
0x4650	0x00001018 ;__GPIO_MODULE_SPI2_PB13_14_15+56
0x4654	0x00001018 ;__GPIO_MODULE_SPI2_PB13_14_15+60
0x4658	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+64
0x465C	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+68
0x4660	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+72
0x4664	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+76
0x4668	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+80
0x466C	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+84
0x4670	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+88
0x4674	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+92
0x4678	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+96
0x467C	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+100
0x4680	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+104
; end of __GPIO_MODULE_SPI2_PB13_14_15
;__Lib_GPIO_32F4xx_Defs.c,504 :: __GPIO_MODULE_TIM3_CH3_PB0 [108]
0x4684	0x00000210 ;__GPIO_MODULE_TIM3_CH3_PB0+0
0x4688	0xFFFFFFFF ;__GPIO_MODULE_TIM3_CH3_PB0+4
0x468C	0x00000000 ;__GPIO_MODULE_TIM3_CH3_PB0+8
0x4690	0x00000000 ;__GPIO_MODULE_TIM3_CH3_PB0+12
0x4694	0x00000000 ;__GPIO_MODULE_TIM3_CH3_PB0+16
0x4698	0x00000000 ;__GPIO_MODULE_TIM3_CH3_PB0+20
0x469C	0x00000000 ;__GPIO_MODULE_TIM3_CH3_PB0+24
0x46A0	0x00000000 ;__GPIO_MODULE_TIM3_CH3_PB0+28
0x46A4	0x00000000 ;__GPIO_MODULE_TIM3_CH3_PB0+32
0x46A8	0x00000000 ;__GPIO_MODULE_TIM3_CH3_PB0+36
0x46AC	0x00000000 ;__GPIO_MODULE_TIM3_CH3_PB0+40
0x46B0	0x00000000 ;__GPIO_MODULE_TIM3_CH3_PB0+44
0x46B4	0x00000000 ;__GPIO_MODULE_TIM3_CH3_PB0+48
0x46B8	0x00001018 ;__GPIO_MODULE_TIM3_CH3_PB0+52
0x46BC	0xFFFFFFFF ;__GPIO_MODULE_TIM3_CH3_PB0+56
0x46C0	0x00000000 ;__GPIO_MODULE_TIM3_CH3_PB0+60
0x46C4	0x00000000 ;__GPIO_MODULE_TIM3_CH3_PB0+64
0x46C8	0x00000000 ;__GPIO_MODULE_TIM3_CH3_PB0+68
0x46CC	0x00000000 ;__GPIO_MODULE_TIM3_CH3_PB0+72
0x46D0	0x00000000 ;__GPIO_MODULE_TIM3_CH3_PB0+76
0x46D4	0x00000000 ;__GPIO_MODULE_TIM3_CH3_PB0+80
0x46D8	0x00000000 ;__GPIO_MODULE_TIM3_CH3_PB0+84
0x46DC	0x00000000 ;__GPIO_MODULE_TIM3_CH3_PB0+88
0x46E0	0x00000000 ;__GPIO_MODULE_TIM3_CH3_PB0+92
0x46E4	0x00000000 ;__GPIO_MODULE_TIM3_CH3_PB0+96
0x46E8	0x00000000 ;__GPIO_MODULE_TIM3_CH3_PB0+100
0x46EC	0x00000000 ;__GPIO_MODULE_TIM3_CH3_PB0+104
; end of __GPIO_MODULE_TIM3_CH3_PB0
;__Lib_GPIO_32F4xx_Defs.c,544 :: __GPIO_MODULE_TIM4_CH3_PB8 [108]
0x46F0	0x00000218 ;__GPIO_MODULE_TIM4_CH3_PB8+0
0x46F4	0xFFFFFFFF ;__GPIO_MODULE_TIM4_CH3_PB8+4
0x46F8	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PB8+8
0x46FC	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PB8+12
0x4700	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PB8+16
0x4704	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PB8+20
0x4708	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PB8+24
0x470C	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PB8+28
0x4710	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PB8+32
0x4714	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PB8+36
0x4718	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PB8+40
0x471C	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PB8+44
0x4720	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PB8+48
0x4724	0x00001018 ;__GPIO_MODULE_TIM4_CH3_PB8+52
0x4728	0xFFFFFFFF ;__GPIO_MODULE_TIM4_CH3_PB8+56
0x472C	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PB8+60
0x4730	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PB8+64
0x4734	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PB8+68
0x4738	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PB8+72
0x473C	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PB8+76
0x4740	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PB8+80
0x4744	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PB8+84
0x4748	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PB8+88
0x474C	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PB8+92
0x4750	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PB8+96
0x4754	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PB8+100
0x4758	0x00000000 ;__GPIO_MODULE_TIM4_CH3_PB8+104
; end of __GPIO_MODULE_TIM4_CH3_PB8
;ROV.c,0 :: ?ICS_httpMethod [6]
0x475C	0x20544547 ;?ICS_httpMethod+0
0x4760	0x002F ;?ICS_httpMethod+4
; end of ?ICS_httpMethod
;__Lib_EthEnc28j60.c,0 :: ?ICS__Lib_EthEnc28j60_freeSlot [2]
0x4762	0x0000 ;?ICS__Lib_EthEnc28j60_freeSlot+0
; end of ?ICS__Lib_EthEnc28j60_freeSlot
;ROV.c,0 :: ?ICS_dubina [4]
0x4764	0x00000000 ;?ICS_dubina+0
; end of ?ICS_dubina
;ROV.c,0 :: ?ICS_temperatura [4]
0x4768	0x00000000 ;?ICS_temperatura+0
; end of ?ICS_temperatura
;ROV.c,0 :: ?ICS_KAMERA [4]
0x476C	0x00004285 ;?ICS_KAMERA+0
; end of ?ICS_KAMERA
;ROV.c,0 :: ?ICS_GlavnaStranica [4]
0x4770	0x00003D50 ;?ICS_GlavnaStranica+0
; end of ?ICS_GlavnaStranica
;ROV.c,0 :: ?ICS_MAC [6]
0x4774	0x76A51400 ;?ICS_MAC+0
0x4778	0x3F19 ;?ICS_MAC+4
; end of ?ICS_MAC
;ROV.c,0 :: ?ICS_IP [4]
0x477A	0x6B01A8C0 ;?ICS_IP+0
; end of ?ICS_IP
;__Lib_EthEnc28j60.c,0 :: ?ICS?lstr1___Lib_EthEnc28j60 [8]
0x477E	0x00080100 ;?ICS?lstr1___Lib_EthEnc28j60+0
0x4782	0x00000406 ;?ICS?lstr1___Lib_EthEnc28j60+4
; end of ?ICS?lstr1___Lib_EthEnc28j60
;__Lib_EthEnc28j60.c,0 :: ?ICS_SPI_Ethernet_ff [6]
0x4786	0xFFFFFFFF ;?ICS_SPI_Ethernet_ff+0
0x478A	0xFFFF ;?ICS_SPI_Ethernet_ff+4
; end of ?ICS_SPI_Ethernet_ff
;__Lib_EthEnc28j60.c,0 :: ?ICS_SPI_Ethernet_UserTimerSec [4]
0x478C	0x00000000 ;?ICS_SPI_Ethernet_UserTimerSec+0
; end of ?ICS_SPI_Ethernet_UserTimerSec
;__Lib_EthEnc28j60.c,0 :: ?ICS__Lib_EthEnc28j60_closeTCP [2]
0x4790	0x0000 ;?ICS__Lib_EthEnc28j60_closeTCP+0
; end of ?ICS__Lib_EthEnc28j60_closeTCP
;,0 :: _initBlock_22 [32]
; Containing: ?ICS__Lib_EthEnc28j60_waitTcp4FIN [1]
;             httpHeader [31]
0x4792	0x54544800 ;_initBlock_22+0 : ?ICS__Lib_EthEnc28j60_waitTcp4FIN at 0x4792 : httpHeader at 0x4793
0x4796	0x2E312F50 ;_initBlock_22+4
0x479A	0x30322031 ;_initBlock_22+8
0x479E	0x4B4F2030 ;_initBlock_22+12
0x47A2	0x6E6F430A ;_initBlock_22+16
0x47A6	0x746E6574 ;_initBlock_22+20
0x47AA	0x7079742D ;_initBlock_22+24
0x47AE	0x00203A65 ;_initBlock_22+28
; end of _initBlock_22
;__Lib_EthEnc28j60.c,0 :: ?ICS__Lib_EthEnc28j60_smDHCPState [2]
0x47B2	0x0000 ;?ICS__Lib_EthEnc28j60_smDHCPState+0
; end of ?ICS__Lib_EthEnc28j60_smDHCPState
;__Lib_EthEnc28j60.c,0 :: ?ICS__Lib_EthEnc28j60_DHCPrenew [2]
0x47B4	0x0000 ;?ICS__Lib_EthEnc28j60_DHCPrenew+0
; end of ?ICS__Lib_EthEnc28j60_DHCPrenew
;__Lib_System_4XX.c,0 :: ?ICS__Lib_System_4XX_APBAHBPrescTable [16]
0x47B6	0x00000000 ;?ICS__Lib_System_4XX_APBAHBPrescTable+0
0x47BA	0x04030201 ;?ICS__Lib_System_4XX_APBAHBPrescTable+4
0x47BE	0x04030201 ;?ICS__Lib_System_4XX_APBAHBPrescTable+8
0x47C2	0x09080706 ;?ICS__Lib_System_4XX_APBAHBPrescTable+12
; end of ?ICS__Lib_System_4XX_APBAHBPrescTable
;__Lib_EthEnc28j60.c,0 :: ?ICSSPI_Ethernet_readPacket_nextPtr_L0 [2]
0x47C6	0x0000 ;?ICSSPI_Ethernet_readPacket_nextPtr_L0+0
; end of ?ICSSPI_Ethernet_readPacket_nextPtr_L0
;,0 :: _initBlock_27 [48]
; Containing: httpMimeTypeScript [13]
;             httpMimeTypeHTML [12]
;             dhcp_pkt_1 [12]
;             ?lstr_7_ROV [11]
0x47C8	0x74786574 ;_initBlock_27+0 : httpMimeTypeScript at 0x47C8
0x47CC	0x616C702F ;_initBlock_27+4
0x47D0	0x0A0A6E69 ;_initBlock_27+8
0x47D4	0x78657400 ;_initBlock_27+12 : httpMimeTypeHTML at 0x47D5
0x47D8	0x74682F74 ;_initBlock_27+16
0x47DC	0x0A0A6C6D ;_initBlock_27+20
0x47E0	0x06010100 ;_initBlock_27+24 : dhcp_pkt_1 at 0x47E1
0x47E4	0x34231200 ;_initBlock_27+28
0x47E8	0x80000045 ;_initBlock_27+32
0x47EC	0x72617600 ;_initBlock_27+36 : ?lstr_7_ROV at 0x47ED
0x47F0	0x4D455420 ;_initBlock_27+40
0x47F4	0x00203D50 ;_initBlock_27+44
; end of _initBlock_27
;,0 :: _initBlock_28 [20]
; Containing: ?lstr_3_ROV [11]
;             ?lstr_5_ROV [9]
0x47F8	0x20726176 ;_initBlock_28+0 : ?lstr_3_ROV at 0x47F8
0x47FC	0x54524F50 ;_initBlock_28+4
0x4800	0x76003D45 ;_initBlock_28+8 : ?lstr_5_ROV at 0x4803
0x4804	0x64207261 ;_initBlock_28+12
0x4808	0x003D6275 ;_initBlock_28+16
; end of _initBlock_28
;__Lib_EthEnc28j60.c,1988 :: __Lib_EthEnc28j60_dhcp_pkt_2 [6]
0x480C	0x63538263 ;__Lib_EthEnc28j60_dhcp_pkt_2+0
0x4810	0x0135 ;__Lib_EthEnc28j60_dhcp_pkt_2+4
; end of __Lib_EthEnc28j60_dhcp_pkt_2
;__Lib_EthEnc28j60.c,1989 :: __Lib_EthEnc28j60_dhcp_pkt_3 [5]
0x4812	0x03010337 ;__Lib_EthEnc28j60_dhcp_pkt_3+0
0x4816	0x06 ;__Lib_EthEnc28j60_dhcp_pkt_3+4
; end of __Lib_EthEnc28j60_dhcp_pkt_3
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0188     [168]    _GPIO_Clk_Enable
0x0230      [92]    _SPI_Ethernet_writeMemory2
0x028C      [52]    _memcmp
0x02C0      [72]    __Lib_EthEnc28j60_mkSubnetBroadcast
0x0308     [560]    _GPIO_Config
0x0538      [32]    _PWM_TIM9_Set_Duty
0x0558     [104]    _SPI_Ethernet_putConstBytes
0x05C0     [104]    _SPI_Ethernet_putBytes
0x0628     [424]    _SPI_Ethernet_sendUDP2
0x07D0     [604]    _SPI_Ethernet_DHCPReceive
0x0A2C      [88]    _Desno
0x0A84      [88]    _Levo
0x0ADC      [76]    _SPI_Ethernet_confNetwork
0x0B28      [88]    _Zaron
0x0B80     [360]    _SPI_Ethernet_DHCPmsg
0x0CE8     [112]    _SPI_Ethernet_memcpy
0x0D58      [88]    _Izron
0x0DB0      [88]    _Stop
0x0E08     [112]    _SPI_Ethernet_putConstString
0x0E78      [88]    _Napred
0x0ED0      [22]    _isdigit
0x0EE8     [110]    _IntToStr
0x0F58     [252]    __Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function
0x1054      [88]    _Nazad
0x10AC      [40]    _Svetlo_ON
0x10D4      [80]    _WordToStr
0x1124     [112]    _SPI_Ethernet_putString
0x1194      [76]    _SPI_Ethernet_readMem
0x11E0     [120]    _SPI_Ethernet_getBytes
0x1258     [132]    _RCC_GetClocksFrequency
0x12DC      [72]    _SPI_Ethernet_putByte
0x1324      [70]    _GPIO_Alternate_Function_Enable
0x136C     [412]    _SPI_Ethernet_TXpacket
0x1508      [80]    _SPI_Ethernet_writeMem
0x1558      [48]    _SPI_Ethernet_MACswap
0x1588      [12]    _Get_Fosc_kHz
0x1594     [304]    _SPI_Ethernet_doDHCP
0x16C4     [628]    _SPI_Ethernet_UserTCP
0x1938       [6]    _SPI_Ethernet_UserUDP
0x1940      [24]    _Delay_1us
0x1958      [40]    _SPI_Ethernet_setRxReadAddress
0x1980     [356]    _SPI_Ethernet_doDNS
0x1AE4     [276]    __Lib_ADC_123_32F20x_16ch_ADCx_Init
0x1BF8      [72]    _SPI_Ethernet_getByte
0x1C40     [278]    _SPI_Ethernet_RAMcopy
0x1D58      [24]    _GPIO_Analog_Input
0x1D70      [68]    _SPI_Ethernet_checksum
0x1DB4     [292]    _SPI_Ethernet_doUDP
0x1ED8    [1360]    _SPI_Ethernet_doTCP
0x2428      [30]    _SPI_Ethernet_writeMemory
0x2448     [168]    _SPI_Ethernet_memcmp
0x24F0     [292]    _SPI_Ethernet_doARP
0x2614      [48]    _SPI_Ethernet_IPswap
0x2648      [24]    _Delay_500us
0x2660      [34]    __Lib_SPI_123_SPIx_Read
0x2684      [68]    _SPI_Ethernet_readReg
0x26C8      [80]    _SPI_Ethernet_writeReg
0x2718     [380]    __Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init
0x2894     [142]    __Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start
0x2924     [136]    __Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample
0x29AC      [66]    __Lib_SPI_123_SPIx_Init_Advanced
0x29F0      [32]    _memset
0x2A10      [84]    _SPI_Ethernet_writePHY
0x2A64      [88]    _SPI_Ethernet_readPHY
0x2ABC      [28]    _GPIO_Digital_Output
0x2AD8      [52]    _ADC1_Init
0x2B0C      [84]    _SPI2_Init_Advanced
0x2B60      [28]    _ADC1_Get_Sample
0x2B7C      [28]    _PWM_TIM4_Init
0x2B98      [28]    _PWM_TIM9_Start
0x2BB4      [28]    _PWM_TIM3_Start
0x2BD0      [28]    _PWM_TIM3_Init
0x2BEC      [70]    __Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty
0x2C34      [28]    _PWM_TIM9_Init
0x2C50      [28]    _PWM_TIM4_Start
0x2C6C     [372]    _ADC_Set_Input_Channel
0x2DE0     [984]    _SPI_Ethernet_readPacket
0x31B8      [34]    _memcpy
0x31DC      [28]    _SPI3_Read
0x31F8      [34]    _SPI_Ethernet_delay
0x321C      [80]    _SPI_Ethernet_setBitReg
0x326C     [368]    _SPI_Ethernet_Init2
0x33DC      [80]    _SPI_Ethernet_clearBitReg
0x342C      [96]    _SPI_Ethernet_writeAddr
0x348C      [28]    _ADC3_Get_Sample
0x34A8      [28]    _SPI1_Read
0x34C4      [28]    _SPI2_Read
0x34E0      [28]    _ADC2_Get_Sample
0x34FC      [58]    ___FillZeros
0x3538      [32]    _PWM_TIM4_Set_Duty
0x3558      [20]    ___CC2DW
0x356C      [76]    __Lib_System_4XX_SystemClockSetDefault
0x35B8      [40]    _init_LEVI
0x35E0      [84]    _SPI3_Init_Advanced
0x3634      [24]    _GPIO_Digital_Input
0x364C     [312]    _SPI_Ethernet_Init
0x3784      [26]    _ADC
0x37A0      [76]    _SPI_Ethernet_doPacket
0x37EC      [32]    _PWM_TIM3_Set_Duty
0x380C      [40]    _init_DESNI
0x3834      [40]    _init_THRUSTER
0x385C      [44]    _init_P2Click
0x3888      [40]    _init_SVETLO
0x38B0       [8]    ___GenExcept
0x38B8      [42]    ___EnableFPU
0x38E4      [36]    __Lib_System_4XX_InitialSetUpFosc
0x3908     [232]    _main
0x39F0     [864]    __Lib_System_4XX_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [8]    FARG_LongDoubleToStr_dnum
0x0000       [4]    FARG_ceil_x
0x0000       [4]    FARG_fabs_d
0x0000       [4]    FARG_floor_x
0x0000       [4]    FARG_ldexp_value
0x0000       [4]    FARG___Lib_CMath_eval_poly_x
0x0000       [4]    FARG_frexp_value
0x0000       [4]    FARG_log10_x
0x0000       [4]    FARG_pow_x
0x0000       [4]    FARG_tan_x
0x0000       [4]    FARG_exp_x
0x0000       [4]    FARG_log_x
0x0000       [4]    FARG_sinh_x
0x0000       [4]    FARG_cosh_x
0x0000       [4]    FARG_tanh_x
0x0000       [4]    FARG_cos_f
0x0000       [4]    FARG_sqrt_x
0x0000       [4]    FARG_atan_f
0x0000       [4]    FARG_modf_val
0x0000       [4]    FARG_sin_f
0x0000       [4]    FARG_asin_x
0x0000       [4]    FARG_acos_x
0x0000       [4]    FARG_atan2_y
0x0000       [4]    FARG_FloatToStr_fnum
0x0004       [4]    FARG_atan2_x
0x0004       [4]    FARG_pow_y
0x20000000       [6]    _httpMethod
0x20000006       [2]    __Lib_EthEnc28j60_freeSlot
0x20000008       [4]    _dubina
0x2000000C       [4]    _temperatura
0x20000010       [4]    _KAMERA
0x20000014       [4]    _GlavnaStranica
0x20000018       [6]    _MAC
0x2000001E       [4]    _IP
0x20000022       [8]    ?lstr1___Lib_EthEnc28j60
0x2000002A       [6]    _SPI_Ethernet_ff
0x20000030       [4]    _SPI_Ethernet_UserTimerSec
0x20000034       [2]    __Lib_EthEnc28j60_closeTCP
0x20000036       [1]    __Lib_EthEnc28j60_waitTcp4FIN
0x20000037       [1]    __Lib_EthEnc28j60_flags
0x20000038       [2]    __Lib_EthEnc28j60_smDHCPState
0x2000003A       [2]    __Lib_EthEnc28j60_DHCPrenew
0x2000003C      [16]    __Lib_System_4XX_APBAHBPrescTable
0x2000004C       [2]    SPI_Ethernet_readPacket_nextPtr_L0
0x2000004E       [2]    _pwm_period
0x20000050       [2]    _LEVI
0x20000052       [2]    _DESNI
0x20000054       [2]    _THRUSTER
0x20000056       [5]    _akcija
0x2000005B      [30]    _dyna
0x2000007A       [2]    _SVETLO
0x2000007C       [4]    _ADC_Get_Sample_Ptr
0x20000080       [4]    ___System_CLOCK_IN_KHZ
0x20000084       [4]    _SPI_Rd_Ptr
0x20000088       [2]    _SPI_Ethernet_pktLen
0x2000008A       [4]    _SPI_Ethernet_subNetBroadCast
0x2000008E       [4]    _SPI_Ethernet_ipAddr
0x20000092       [4]    _SPI_Ethernet_rmtIpAddr
0x20000096       [2]    __Lib_EthEnc28j60_enc_hwRev
0x20000098       [6]    _SPI_Ethernet_macAddr
0x2000009E       [2]    SPI_Ethernet_sendUDP2_idUniq_L0
0x200000A0       [4]    __Lib_EthEnc28j60_ipr
0x200000A4      [60]    _SPI_Ethernet_arpCache
0x200000E0       [4]    __Lib_EthEnc28j60_DHCPLeaseTime
0x200000E4       [4]    __Lib_EthEnc28j60_tmpIpAddr
0x200000E8       [4]    __Lib_EthEnc28j60_tmpNetMask
0x200000EC       [4]    __Lib_EthEnc28j60_tmpGW
0x200000F0       [4]    __Lib_EthEnc28j60_tmpDNS
0x200000F4       [4]    __Lib_EthEnc28j60_DHCPServerID
0x200000F8       [4]    _SPI_Ethernet_ipMask
0x200000FC       [4]    _SPI_Ethernet_gwIpAddr
0x20000100       [4]    _SPI_Ethernet_dnsIpAddr
0x20000104       [4]    __Lib_EthEnc28j60_tSec
0x20000108       [4]    _SPI_Wr_Ptr
0x2000010C       [4]    __VOLTAGE_RANGE
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x0EE6       [2]    ?lstr_4_ROV
0x0F56       [2]    ?lstr_8_ROV
0x136A       [2]    ?lstr_6_ROV
0x3D50    [1333]    ?lstr_1_ROV
0x4285     [591]    ?lstr_2_ROV
0x44D4     [108]    __GPIO_MODULE_TIM9_CH1_PE5
0x4540     [108]    __GPIO_MODULE_TIM4_CH4_PB9
0x45AC     [108]    __GPIO_MODULE_SPI3_PC10_11_12
0x4618     [108]    __GPIO_MODULE_SPI2_PB13_14_15
0x4684     [108]    __GPIO_MODULE_TIM3_CH3_PB0
0x46F0     [108]    __GPIO_MODULE_TIM4_CH3_PB8
0x475C       [6]    ?ICS_httpMethod
0x4762       [2]    ?ICS__Lib_EthEnc28j60_freeSlot
0x4764       [4]    ?ICS_dubina
0x4768       [4]    ?ICS_temperatura
0x476C       [4]    ?ICS_KAMERA
0x4770       [4]    ?ICS_GlavnaStranica
0x4774       [6]    ?ICS_MAC
0x477A       [4]    ?ICS_IP
0x477E       [8]    ?ICS?lstr1___Lib_EthEnc28j60
0x4786       [6]    ?ICS_SPI_Ethernet_ff
0x478C       [4]    ?ICS_SPI_Ethernet_UserTimerSec
0x4790       [2]    ?ICS__Lib_EthEnc28j60_closeTCP
0x4792       [1]    ?ICS__Lib_EthEnc28j60_waitTcp4FIN
0x4793      [31]    _httpHeader
0x47B2       [2]    ?ICS__Lib_EthEnc28j60_smDHCPState
0x47B4       [2]    ?ICS__Lib_EthEnc28j60_DHCPrenew
0x47B6      [16]    ?ICS__Lib_System_4XX_APBAHBPrescTable
0x47C6       [2]    ?ICSSPI_Ethernet_readPacket_nextPtr_L0
0x47C8      [13]    _httpMimeTypeScript
0x47D5      [12]    _httpMimeTypeHTML
0x47E1      [12]    __Lib_EthEnc28j60_dhcp_pkt_1
0x47ED      [11]    ?lstr_7_ROV
0x47F8      [11]    ?lstr_3_ROV
0x4803       [9]    ?lstr_5_ROV
0x480C       [6]    __Lib_EthEnc28j60_dhcp_pkt_2
0x4812       [5]    __Lib_EthEnc28j60_dhcp_pkt_3
