Using mult_X=1, mult_Y=1, mult_Z=1, DEBUG_PRINTS=0
mkdir -p data
g++ -o generate_golden_int8.exe generate_golden_int8.cpp
./generate_golden_int8.exe
gen_golden :i =0i mult_X=1 mult_Y=1gene_golden_data : returning upon successfully executingv++ -c --mode hls --platform /tools/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/xilinx_vck190_base_202410_1.xpfm --config pl_kernels/s2mm.cfg
v++ -c --mode hls --platform /tools/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/xilinx_vck190_base_202410_1.xpfm --config pl_kernels/mm2s.cfg 

****** v++ v2024.1 (64-bit)
  **** SW Build 5074859 on 2024-05-20-23:21:20
  **** Start of session at: Sat May 17 12:53:54 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

Running Dispatch Server on port: 45505
INFO: [v++ 60-1548] Creating build summary session with primary output /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/s2mm.hlscompile_summary, at Sat May 17 12:53:57 2025
INFO: [v++ 82-10520] No user clocking directives found, hence PL frequency is being inferred from the platform. 312.500000Mhz will be used as PL frequency
INFO: [v++ 82-31] Launching vitis_hls: vitis_hls -nolog -run csynth -work_dir /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm -config /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/pl_kernels/s2mm.cfg -cmdlineconfig /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sat May 17 12:53:58 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'wes_2025_r_verma' on host 'waiter' (Linux_x86_64 version 5.15.0-138-generic) on Sat May 17 12:53:59 PDT 2025
INFO: [HLS 200-10] On os Ubuntu 22.04.5 LTS
INFO: [HLS 200-10] In directory '/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr'
INFO: [HLS 200-2005] Using work_dir /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=s2mm.cpp' from /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/pl_kernels/s2mm.cfg(3)
INFO: [HLS 200-10] Adding design file '/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/pl_kernels/s2mm.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.cflags=-I.' from /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/pl_kernels/s2mm.cfg(4)
INFO: [HLS 200-1465] Applying ini 'syn.top=s2mm' from /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/pl_kernels/s2mm.cfg(5)
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' from /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/pl_kernels/s2mm.cfg(2)
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1465] Applying ini 'package.ip.name=s2mm' from /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/pl_kernels/s2mm.cfg(6)
INFO: [HLS 200-1465] Applying ini 'package.output.file=s2mm.xo' from /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/pl_kernels/s2mm.cfg(9)
INFO: [HLS 200-1465] Applying ini 'package.output.format=xo' from /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/pl_kernels/s2mm.cfg(8)
INFO: [HLS 200-1465] Applying ini 'part=xcvc1902-vsva2197-2MP-e-S' from /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls/config.cmdline(2)
INFO: [HLS 200-1611] Setting target device to 'xcvc1902-vsva2197-2MP-e-S'
INFO: [HLS 200-1465] Applying ini 'clock=312.500000Mhz' from /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls/config.cmdline(7)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.2ns.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1.93 seconds. CPU system time: 0.35 seconds. Elapsed time: 2.2 seconds; current allocated memory: 339.852 MB.
INFO: [HLS 200-10] Analyzing design file 'pl_kernels/s2mm.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.48 seconds. CPU system time: 0.61 seconds. Elapsed time: 2.13 seconds; current allocated memory: 341.578 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 72 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 51 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 42 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 44 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 44 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 44 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 44 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 42 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 44 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 42 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 36 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 40 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'mem' for cosimulation. (pl_kernels/s2mm.cpp:14:0)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_23_1'(pl_kernels/s2mm.cpp:23:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pl_kernels/s2mm.cpp:23:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.27 seconds. CPU system time: 0.5 seconds. Elapsed time: 6.47 seconds; current allocated memory: 343.359 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 343.359 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 343.496 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 343.543 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 365.348 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 365.348 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 's2mm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 's2mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 77, loop 'VITIS_LOOP_23_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 365.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 365.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 's2mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 's2mm/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 's2mm/mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 's2mm/s_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 's2mm/s_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 's2mm/s_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 's2mm/s_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 's2mm/size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 's2mm' to 's_axilite & ap_ctrl_chain'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 's2mm' pipeline 'VITIS_LOOP_23_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'mem', 'size' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 's2mm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 365.348 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.04 seconds; current allocated memory: 365.348 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 365.953 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for s2mm.
INFO: [VLOG 209-307] Generating Verilog RTL for s2mm.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 428.08 MHz
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sat May 17 12:54:13 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls/hls_data.json outdir=/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls/impl/ip srcdir=/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls/impl/ip/misc
INFO: Copied 7 verilog file(s) to /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls/impl/ip/hdl/verilog
INFO: Copied 5 vhdl file(s) to /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls/impl/ip/drivers
INFO: Import ports from HDL: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls/impl/ip/hdl/vhdl/s2mm.vhd (s2mm)
INFO: Add axi4lite interface s_axi_control
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
INFO: Add axi4stream interface s
INFO: Add axi4full interface m_axi_gmem
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls/impl/ip/component.xml
Generating XO file: s2mm.xo in directory /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls/../../pl_kernels
Running: package_xo -xo_path /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls/../../pl_kernels/s2mm.xo -kernel_xml /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls/kernel.xml -kernel_name s2mm -ip_directory /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls/impl/ip -kernel_files /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls/../../pl_kernels/s2mm.cpp -hls_directory /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls/impl/misc/hls_files -kernel_json /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls/hls_data.json
INFO: Created IP archive /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/s2mm/hls/impl/ip/xilinx_com_hls_s2mm_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Sat May 17 12:54:19 2025...
INFO: [HLS 200-802] Generated output file pl_kernels/s2mm.xo
INFO: [HLS 200-112] Total CPU user time: 15.41 seconds. Total CPU system time: 2.25 seconds. Total elapsed time: 31.65 seconds; peak allocated memory: 370.434 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 35s

****** v++ v2024.1 (64-bit)
  **** SW Build 5074859 on 2024-05-20-23:21:20
  **** Start of session at: Sat May 17 12:54:31 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

Running Dispatch Server on port: 34929
INFO: [v++ 60-1548] Creating build summary session with primary output /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/mm2s.hlscompile_summary, at Sat May 17 12:54:33 2025
INFO: [v++ 82-10520] No user clocking directives found, hence PL frequency is being inferred from the platform. 312.500000Mhz will be used as PL frequency
INFO: [v++ 82-31] Launching vitis_hls: vitis_hls -nolog -run csynth -work_dir /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s -config /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/pl_kernels/mm2s.cfg -cmdlineconfig /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sat May 17 12:54:34 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'wes_2025_r_verma' on host 'waiter' (Linux_x86_64 version 5.15.0-138-generic) on Sat May 17 12:54:35 PDT 2025
INFO: [HLS 200-10] On os Ubuntu 22.04.5 LTS
INFO: [HLS 200-10] In directory '/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr'
INFO: [HLS 200-2005] Using work_dir /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=mm2s.cpp' from /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/pl_kernels/mm2s.cfg(3)
INFO: [HLS 200-10] Adding design file '/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/pl_kernels/mm2s.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.cflags=-I.' from /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/pl_kernels/mm2s.cfg(4)
INFO: [HLS 200-1465] Applying ini 'syn.top=mm2s' from /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/pl_kernels/mm2s.cfg(5)
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' from /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/pl_kernels/mm2s.cfg(2)
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1465] Applying ini 'package.ip.name=mm2s' from /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/pl_kernels/mm2s.cfg(6)
INFO: [HLS 200-1465] Applying ini 'package.output.file=mm2s.xo' from /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/pl_kernels/mm2s.cfg(9)
INFO: [HLS 200-1465] Applying ini 'package.output.format=xo' from /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/pl_kernels/mm2s.cfg(8)
INFO: [HLS 200-1465] Applying ini 'part=xcvc1902-vsva2197-2MP-e-S' from /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls/config.cmdline(2)
INFO: [HLS 200-1611] Setting target device to 'xcvc1902-vsva2197-2MP-e-S'
INFO: [HLS 200-1465] Applying ini 'clock=312.500000Mhz' from /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls/config.cmdline(7)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.2ns.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1.96 seconds. CPU system time: 0.31 seconds. Elapsed time: 2.16 seconds; current allocated memory: 339.852 MB.
INFO: [HLS 200-10] Analyzing design file 'pl_kernels/mm2s.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.4 seconds. CPU system time: 0.66 seconds. Elapsed time: 2.05 seconds; current allocated memory: 341.578 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 79 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 33 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 30 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 30 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 29 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 29 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 29 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 29 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 55 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 49 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 49 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 39 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 39 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 41 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 42 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'mem' for cosimulation. (pl_kernels/mm2s.cpp:14:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_27_1'(pl_kernels/mm2s.cpp:27:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pl_kernels/mm2s.cpp:27:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.28 seconds. CPU system time: 0.51 seconds. Elapsed time: 6.47 seconds; current allocated memory: 343.371 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 343.371 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 343.508 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 343.508 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 365.301 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 365.301 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mm2s' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mm2s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 77, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 365.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 365.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mm2s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mm2s/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mm2s/mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mm2s/s_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mm2s/s_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mm2s/s_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mm2s/s_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mm2s/size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mm2s' to 's_axilite & ap_ctrl_chain'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mm2s' pipeline 'VITIS_LOOP_27_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'mem', 'size' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mm2s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 365.301 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2 seconds; current allocated memory: 365.301 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.24 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.28 seconds; current allocated memory: 365.859 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mm2s.
INFO: [VLOG 209-307] Generating Verilog RTL for mm2s.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 428.08 MHz
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sat May 17 12:54:49 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls/hls_data.json outdir=/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls/impl/ip srcdir=/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls/impl/ip/misc
INFO: Copied 7 verilog file(s) to /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls/impl/ip/hdl/verilog
INFO: Copied 5 vhdl file(s) to /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls/impl/ip/drivers
INFO: Import ports from HDL: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls/impl/ip/hdl/vhdl/mm2s.vhd (mm2s)
INFO: Add axi4lite interface s_axi_control
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
INFO: Add axi4stream interface s
INFO: Add axi4full interface m_axi_gmem
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls/impl/ip/component.xml
Generating XO file: mm2s.xo in directory /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls/../../pl_kernels
Running: package_xo -xo_path /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls/../../pl_kernels/mm2s.xo -kernel_xml /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls/kernel.xml -kernel_name mm2s -ip_directory /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls/impl/ip -kernel_files /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls/../../pl_kernels/mm2s.cpp -hls_directory /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls/impl/misc/hls_files -kernel_json /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls/hls_data.json
INFO: Created IP archive /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/mm2s/hls/impl/ip/xilinx_com_hls_mm2s_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Sat May 17 12:54:55 2025...
INFO: [HLS 200-802] Generated output file pl_kernels/mm2s.xo
INFO: [HLS 200-112] Total CPU user time: 15.19 seconds. Total CPU system time: 2.23 seconds. Total elapsed time: 31.24 seconds; peak allocated memory: 370.406 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 34s
aiesimulator --profile --dump-vcd=tutorial --pkg-dir=./Work
                                           AI Engine Simulator
                                     Version 2024.1 (linux64-bit)
                                     SW Build 5073938 on 2024-05-20-09:38:44
                          Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
                          Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
AIEsim feature license is found.
INFO: Executing config: ./Work/config/scsim_config.json
[INFO]: If you are running trace or profile, Xilinx recommends to use --xlopt=0. This will give a greater visibility into the design. One can verify --xlopt level in the aiecompiler command line.
profile data for cores: All
set use_simple_noc to: 1
Loading device config from: /tools/Xilinx/Vitis/2024.1/aietools/data/devices/VC1902.json
Removed previously generated option file
 AIE_WORK_DIR = /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./Work
Initializing AIE driver...
Initializing ADF API...
XAIEFAL: INFO: Resource group Avail is created.
XAIEFAL: INFO: Resource group Static is created.
XAIEFAL: INFO: Resource group Generic is created.
IP-INFO: [ps_i4_ps_main] IP loaded.
Warning: ps_lib_path is empty, And supported simulators are XSIM, RIVIERA, XCELIUM, VCS and QUESTA

Info: DEVICE FILE: /tools/Xilinx/Vitis/2024.1/aietools/data/devices/VC1902.json

Info: AIE SOLUTION FILE: ./Work/arch/aieshim_solution.aiesol
[AIESIM_OPTIONS]: aiesim_options file path aiesimulator_output/aiesim_options.txt
[INFO]: Disable Unused Tiles
[INFO]: Xpe File: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/./Work/reports/graph.xpe
INFO  : Running AIE MTMODEL Simulation with 1 threads
ISS disables unused tiles
Optimized ISS Wrapper (R+W), r2p25
RPC SERVER MESSAGE
RPC SERVER MESSAGE iss rpc_server available on port 33819
RPC SERVER MESSAGE
INFO  : ROWS: 8 COLS: 50
Running Dispatch Server on port: 39173
Current Directory=/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr
--------------------------------------------------------------------------------------------------
SLAVE STREAM INFO:  | Port Name         | Port Width        | Stream Type       | Channel Index     
                    | S00_AXIS          | 128               | PL STREAM         | 188, 189          
                    | S01_AXIS          | 128               | PL STREAM         | 184, 185          
--------------------------------------------------------------------------------------------------
--------------------------------------------------------------------------------------------------
MASTER STREAM INFO: | Port Name         | Port Width        | Stream Type       | Channel Index     
                    | M00_AXIS          | 128               | PL STREAM         | 138, 139          
--------------------------------------------------------------------------------------------------
Enabled fast PM writes.
Enabled fast DM writes.
Info: (I702) default timescale unit used for tracing: 1 ps (tutorial.vcd)
[INFO]: Enabled Stream Switch Port Latency 
IP-INFO: Starting to send data from file: default case  ./data/matA0.txt
IP-INFO: AMD recommends using the CSV based file format for simulating PLIO based input and outputs which provides support for enhanced data control. For more details, please refer UG 1076 https://docs.xilinx.com/r/en-US/ug1076-ai-engine-environment/Simulation-Input-and-Output-Data-Streams 
IP-INFO: Starting to send data from file: default case  ./data/matB0.txt
Starting to receive data into file: aiesimulator_output/data/matC0.txt
IP-INFO: [ps_i4_ps_main] IP started.
me[::tl.aie_logical.aie_xtlm.math_engine.array.tile_23_1.cm.proc.iss] : Stack range [238464..239487] has been loaded from elf executable for stack memory DM_stack and stack pointer SP
me[::tl.aie_logical.aie_xtlm.math_engine.array.tile_23_1.cm.proc.iss] : Stack pointer SP for memory DM_stack has been initialised from elf executable to 238464
Loading elfs of graph mygraph...
Initializing graph mygraph...
MSG :   -1 : me[::tl.aie_logical.aie_xtlm.math_engine.array.tile_23_1.cm.proc.iss] : Stack range [238464..239487] has been loaded from elf executable for stack memory DM_stack and stack pointer SP : loadprogram (elf)
MSG :   -1 : me[::tl.aie_logical.aie_xtlm.math_engine.array.tile_23_1.cm.proc.iss] : Stack pointer SP for memory DM_stack has been initialised from elf executable to 238464 : loadprogram (elf)
Resetting cores of graph mygraph...
Configuring DMAs of graph mygraph...
Configuring PL-Interface for graph mygraph...
Set 10 iterations for the core(s) of graph mygraph
Enabling core(s) of graph mygraph
Waiting for core(s) of graph mygraph to finish execution ...
core(s) are done executing
Exiting!
Cores are done executing but the simulation will run for some more cycles to allow PLIO to be flushed
generate profile data for all cores
WARNING : WRN (-2) : me[::tl.aie_logical.aie_xtlm.math_engine.array.tile_23_1.cm.proc.iss] : Execution tracing should be enabled when requesting function details : in function chkapi_function_profiling
WRN :   -2 : me[::tl.aie_logical.aie_xtlm.math_engine.array.tile_23_1.cm.proc.iss] : Execution tracing should be enabled when requesting function details : chkapi_function_profiling
WRN :   -2 : me[::tl.aie_logical.aie_xtlm.math_engine.array.tile_23_1.cm.proc.iss] : Execution tracing should be enabled when requesting function details : chkapi_function_profiling
generate profile data for all cores
Stopping Simulator.

Info: /OSCI/SystemC: Simulation stopped by user.
--------------------------------------------------------------------------------------------------
Port Name           | Type              | Average Throughput
--------------------------------------------------------------------------------------------------
mygraph_A_0_        | IN                | 3169.886082 MBps  
mygraph_B_0_        | IN                | 3168.316832 MBps  
mygraph_C_0_        | OUT               | 4870.624049 MBps  
--------------------------------------------------------------------------------------------------

JSON file generated successfully!
IP-INFO: deleting ip PSIP_ps_i4 
IP-INFO: deleting packet ip 
IP-INFO: deleting packet ip 
IP-INFO: deleting packet ip 
[INFO] : Simulation Finished, Sim result: 0 Total Simulation time 6828800 ps
AIEsim feature license is released.
v++ -l -t hw_emu --platform /tools/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/xilinx_vck190_base_202410_1.xpfm pl_kernels/s2mm.xo pl_kernels/mm2s.xo  libadf.a --save-temps -g --config system.cfg -o tutorial.xsa || (echo "task: [xsa] failed error code: $?"; exit 1)
echo "COMPLETE: .xsa created."
Option Map File Used: '/tools/Xilinx/Vitis/2024.1/data/vitis/vpp/optMap.xml'

****** v++ v2024.1 (64-bit)
  **** SW Build 5074859 on 2024-05-20-23:21:20
  **** Start of session at: Sat May 17 12:55:17 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/reports/link
	Log files: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/logs/link
Running Dispatch Server on port: 37083
INFO: [v++ 60-1548] Creating build summary session with primary output /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/tutorial.xsa.link_summary, at Sat May 17 12:55:20 2025
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/reports/link/v++_link_tutorial_guidance.html', at Sat May 17 12:55:20 2025
INFO: [v++ 60-895]   Target platform: /tools/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/xilinx_vck190_base_202410_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/tools/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/hw_emu/hw_emu.xsa'
INFO: [v++ 60-629] Linking for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_vck190_base_202410_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [12:55:21] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/pl_kernels/s2mm.xo --xo /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/pl_kernels/mm2s.xo -keep /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/.Xil/v++-2975247-waiter/a0/hw.o --config /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/int/syslinkConfig.ini --xpfm /tools/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/xilinx_vck190_base_202410_1.xpfm --target emu --output_dir /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/int --temp_dir /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/run_link
INFO: [SYSTEM_LINK 82-128] Extracting .o file /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/.Xil/v++-2975247-waiter/a0/hw.o
INFO: [SYSTEM_LINK 82-38] [12:55:22] merge_aieprj started: /tools/Xilinx/Vitis/2024.1/bin/merge_aieprj --in-aieprj /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/sys_link/iprepo/temp/o0/system.aieprj --out-aieprj /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/int/system.aieprj --temp_dir /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/sys_link/aie/merge_temp
INFO: [SYSTEM_LINK 82-37] [12:55:23] merge_aieprj finished successfully
Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 465.035 ; gain = 0.000 ; free physical = 16538 ; free virtual = 163145
INFO: [SYSTEM_LINK 82-38] [12:55:23] aieshim_validator started: /tools/Xilinx/Vitis/2024.1/bin/aieshim_validator -x /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/sys_link/aie/shim_validation -g /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/sys_link/aie/system.aieprj -t /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/int/shim_validation.tcl
INFO: [SYSTEM_LINK 82-37] [12:55:23] aieshim_validator finished successfully
Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.69 . Memory (MB): peak = 465.035 ; gain = 0.000 ; free physical = 16532 ; free virtual = 163142
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/pl_kernels/s2mm.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/pl_kernels/mm2s.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [12:55:23] build_xd_ip_db started: /tools/Xilinx/Vitis/2024.1/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/sys_link/hw_emu.hpfm -clkid 2 -ip /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/sys_link/iprepo/xilinx_com_hls_s2mm_1_0,s2mm -ip /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/sys_link/iprepo/xilinx_com_hls_mm2s_1_0,mm2s -o /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [12:55:26] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 465.035 ; gain = 0.000 ; free physical = 16526 ; free virtual = 163143
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-101] Importing AIE connectivity graph
INFO: [SYSTEM_LINK 82-38] [12:55:26] aie_import started: /tools/Xilinx/Vitis/2024.1/bin/aie_import  --dpa_aie_mem_offload false -r /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -i /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/sys_link/aie/cfgraph.xml -o /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/sys_link/cfgraph/aie_cfgraph.xml -c /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/sys_link/cfgraph/aie_comp.xml -f /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/sys_link/cfgraph/aie_fcnmap.xml
INFO: [SYSTEM_LINK 82-37] [12:55:27] aie_import finished successfully
Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.75 . Memory (MB): peak = 465.035 ; gain = 0.000 ; free physical = 16525 ; free virtual = 163144
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [12:55:30] cfgen started: /tools/Xilinx/Vitis/2024.1/bin/cfgen  -nk mm2s:2:mm2s_1,mm2s_2 -nk s2mm:1:s2mm -sc mm2s_1.s:ai_engine_0.mygraph_A_0_ -sc mm2s_2.s:ai_engine_0.mygraph_B_0_ -sc ai_engine_0.mygraph_C_0_:s2mm.s -dpa_mem_offload false -dpa_aie_mem_offload false -dmclkid 2 -r /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -i /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/sys_link/cfgraph/aie_cfgraph.xml -o /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: mm2s, num: 2  {mm2s_1 mm2s_2}
INFO: [CFGEN 83-0]   kernel: s2mm, num: 1  {s2mm}
INFO: [CFGEN 83-0] Stream Specs: 
INFO: [CFGEN 83-0]   mm2s_1.s => ai_engine_0.mygraph_A_0_
INFO: [CFGEN 83-0]   mm2s_2.s => ai_engine_0.mygraph_B_0_
INFO: [CFGEN 83-0]   ai_engine_0.mygraph_C_0_ => s2mm.s
INFO: [CFGEN 83-2226] Inferring mapping for argument mm2s_1.mem to DDR
INFO: [CFGEN 83-2226] Inferring mapping for argument mm2s_2.mem to DDR
INFO: [CFGEN 83-2226] Inferring mapping for argument s2mm.mem to DDR
INFO: [SYSTEM_LINK 82-37] [12:55:32] cfgen finished successfully
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 465.035 ; gain = 0.000 ; free physical = 16524 ; free virtual = 163146
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [12:55:32] cf2bd started: /tools/Xilinx/Vitis/2024.1/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/sys_link/_sysl/.xsd --temp_dir /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/sys_link --output_dir /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [12:55:33] cf2bd finished successfully
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 465.035 ; gain = 0.000 ; free physical = 16513 ; free virtual = 163142
INFO: [v++ 60-1441] [12:55:34] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 477.801 ; gain = 0.000 ; free physical = 16573 ; free virtual = 163203
INFO: [v++ 60-1443] [12:55:34] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/int/sdsl.dat -rtd /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/int/cf2sw.rtd -nofilter /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/int/cf2sw_full.rtd -xclbin /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/int/xclbin_orig.xml -o /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/run_link
INFO: [v++ 60-1441] [12:55:36] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 477.801 ; gain = 0.000 ; free physical = 16572 ; free virtual = 163205
INFO: [v++ 60-1443] [12:55:36] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/run_link
INFO: [v++ 60-1441] [12:55:36] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.12 . Memory (MB): peak = 477.801 ; gain = 0.000 ; free physical = 16565 ; free virtual = 163198
INFO: [v++ 60-1443] [12:55:36] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw_emu -f /tools/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/xilinx_vck190_base_202410_1.xpfm -s -g --remote_ip_cache /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/.ipcache --output_dir /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/int --log_dir /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/logs/link --report_dir /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/reports/link --config /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/int/vplConfig.ini -k /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link --emulation_mode debug_waveform --no-info --iprepo /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/int/xo/ip_repo/xilinx_com_hls_mm2s_1_0 --iprepo /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/int/xo/ip_repo/xilinx_com_hls_s2mm_1_0 --messageDb /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/run_link/vpl.pb /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/run_link

****** vpl v2024.1 (64-bit)
  **** SW Build 5074859 on 2024-05-20-23:21:20
  **** Start of session at: Sat May 17 12:55:37 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_vck190_base_202410_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/vivado/vpl/.local/hw_platform
[12:55:42] Run vpl: Step create_project: Started
Creating Vivado project.
[12:55:52] Run vpl: Step create_project: Completed
[12:55:52] Run vpl: Step create_bd: Started
[12:56:05] Run vpl: Step create_bd: Completed
[12:56:05] Run vpl: Step update_bd: Started
[12:56:08] Run vpl: Step update_bd: Completed
[12:56:08] Run vpl: Step generate_target: Started
[12:57:23] Run vpl: Step generate_target: RUNNING...
[12:57:56] Run vpl: Step generate_target: Completed
[12:57:56] Run vpl: Step config_hw_emu.gen_scripts: Started
[12:58:21] Run vpl: Step config_hw_emu.gen_scripts: Completed
[12:58:21] Run vpl: Step config_hw_emu.compile: Started
[12:58:47] Run vpl: Step config_hw_emu.compile: Completed
[12:58:47] Run vpl: Step config_hw_emu.elaborate: Started
Check VPL, containing 4 checks, has run: 0 errors
[12:59:33] Run vpl: Step config_hw_emu.elaborate: Completed
[12:59:34] Run vpl: FINISHED. Run Status: config_hw_emu.elaborate Complete!
INFO: [v++ 60-1441] [12:59:34] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:04 ; elapsed = 00:03:58 . Memory (MB): peak = 477.801 ; gain = 0.000 ; free physical = 15351 ; free virtual = 163310
INFO: [v++ 60-1443] [12:59:34] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/run_link
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/int/address_map.xml -sdsl /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/int/sdsl.dat -xclbin /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/int/xclbin_orig.xml -rtd /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/int/tutorial.rtd -o /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/int/tutorial.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
WARNING: [v++ 60-1455] Debuggable symbols are not generated successfully, clean up /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/int/consolidated.cf
INFO: [v++ 60-1441] [12:59:37] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 477.801 ; gain = 0.000 ; free physical = 15330 ; free virtual = 163320
INFO: [v++ 60-1443] [12:59:37] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section PDI:RAW:/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/run_link/../int/vpl_gen_fixed_presynth.pdi --add-section DEBUG_IP_LAYOUT:JSON:/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/int/behav.xse --force --target hw_emu --key-value SYS:dfx_enable:false --add-section :JSON:/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/int/tutorial.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/int/tutorial_xml.rtd --add-section BUILD_METADATA:JSON:/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/int/tutorial_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/int/tutorial.xml --add-section SYSTEM_METADATA:RAW:/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/int/systemDiagramModelSlrBaseAddress.json --add-section AIE_METADATA:JSON:/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/int/aie_control_config.json --key-value SYS:PlatformVBNV:xilinx.com_xd_xilinx_vck190_base_202410_1_202410_1 --output /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/int/tutorial.xclbin
INFO: [v++ 60-1454] Run Directory: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/run_link
XRT Build Version: 2.17.319 (2024.1)
       Build Date: 2024-05-20 03:18:29
          Hash ID: a75e9843c875bac0f52d34a1763e39e16fb3c9a7
Creating a default 'in-memory' xclbin image.

Section: 'PDI'(18) was successfully added.
Size   : 439840 bytes
Format : RAW
File   : '/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/run_link/../int/vpl_gen_fixed_presynth.pdi'

Section: 'DEBUG_IP_LAYOUT'(9) was successfully added.
Size   : 1592 bytes
Format : JSON
File   : '/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/int/debug_ip_layout.rtd'

Section: 'BITSTREAM'(0) was successfully added.
Size   : 31511346 bytes
Format : RAW
File   : '/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/int/behav.xse'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'
WARNING: Skipping CLOCK_FREQ_TOPOLOGY section for count size is zero.
WARNING: Section 'CLOCK_FREQ_TOPOLOGY' content is empty.  No data in the given JSON file.

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was empty.  No action taken.
Format : JSON
File   : '/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/int/tutorial_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 3301 bytes
Format : JSON
File   : '/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/int/tutorial_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 5076 bytes
Format : RAW
File   : '/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/int/tutorial.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 33574 bytes
Format : RAW
File   : '/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'AIE_METADATA'(25) was successfully added.
Size   : 1852 bytes
Format : JSON
File   : '/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/int/aie_control_config.json'
Successfully wrote (32009851 bytes) to the output file: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/int/tutorial.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [12:59:37] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.11 . Memory (MB): peak = 477.801 ; gain = 0.000 ; free physical = 15299 ; free virtual = 163321
INFO: [v++ 60-1443] [12:59:37] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/int/tutorial.xclbin.info --input /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/int/tutorial.xclbin
INFO: [v++ 60-1454] Run Directory: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/run_link
INFO: [v++ 60-1441] [12:59:38] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.23 . Memory (MB): peak = 477.801 ; gain = 0.000 ; free physical = 15299 ; free virtual = 163322
INFO: [v++ 60-1443] [12:59:38] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/link/run_link
INFO: [v++ 60-1441] [12:59:38] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 477.801 ; gain = 0.000 ; free physical = 15300 ; free virtual = 163323
Check POST-VPL, containing 1 checks, has run: 0 errors
INFO: [v++ 82-3844] Successfully added runtime data to ./tutorial.xsa
INFO: [v++ 60-586] Created tutorial.xsa
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/reports/link/v++_link_tutorial_guidance.html
	Steps Log File: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the Vitis Unified IDE to visualize and navigate the reports. Run the following command. 
    vitis -a/ --analyze /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/tutorial.xsa.link_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 4m 23s
INFO: [v++ 60-1653] Closing dispatch client.
COMPLETE: .xsa created.
cd ./sw 
g++ -Wall -c -std=c++17 -Wno-int-to-pointer-cast --sysroot=/home/wes_2025_r_verma/capstone_project/xilinx-versal-common-v2024.1  -I/home/wes_2025_r_verma/capstone_project/xilinx-versal-common-v2024.1/usr/include/xrt -I/home/wes_2025_r_verma/capstone_project/xilinx-versal-common-v2024.1/usr/include -o host.o host.cpp
g++ *.o -lxrt_coreutil -L/opt/xilinx/xrt/lib --sysroot=/home/wes_2025_r_verma/capstone_project/xilinx-versal-common-v2024.1 -std=c++17 -o host.exe
echo "COMPLETE: Host application created."
COMPLETE: Host application created.
cd ./sw
v++ -p -t hw_emu \
	-f /tools/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/xilinx_vck190_base_202410_1.xpfm \
	--package.rootfs=/home/wes_2025_r_verma/capstone_project/xilinx-versal-common-v2024.1/rootfs.ext4 \
	--package.image_format=ext4 \
	--package.boot_mode=sd \
	--package.kernel_image=/home/wes_2025_r_verma/capstone_project/xilinx-versal-common-v2024.1/Image \
	--package.defer_aie_run \
	--package.sd_file embedded_exec.sh \
	--package.sd_file host.exe ../tutorial.xsa ../libadf.a
echo "COMPLETE: emulation package created."
Option Map File Used: '/tools/Xilinx/Vitis/2024.1/data/vitis/vpp/optMap.xml'

****** v++ v2024.1 (64-bit)
  **** SW Build 5074859 on 2024-05-20-23:21:20
  **** Start of session at: Sat May 17 12:59:41 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ package can be found at:
	Reports: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/sw/_x/reports/package
	Log files: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/sw/_x/logs/package
Running Dispatch Server on port: 42905
INFO: [v++ 60-1548] Creating build summary session with primary output ./v++.package_summary, at Sat May 17 12:59:43 2025
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/sw/_x/reports/package/v++_package_a_guidance.html', at Sat May 17 12:59:43 2025
INFO: [v++ 60-895]   Target platform: /tools/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/xilinx_vck190_base_202410_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/tools/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/hw/hw.xsa'
INFO: [v++ 60-2256] Packaging for hardware emulation
ERROR: [v++ 60-2254] File specified by package.sd_file option is not valid: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended_dma_1_burst_opr/sw/host.exe
ERROR: [v++ 60-702] Failed to finish packaging
INFO: [v++ 60-1653] Closing dispatch client.
COMPLETE: emulation package created.
#golden aie sim
#grep -v '^T' "aiesimulator_output/data/matC0.txt" > "data/matC0_sim.txt"
#diff -w "data/matC0_sim.txt" "data/matC0.txt" > /dev/null  && echo "\n\n Success: Outputs match\n\n" || echo "\n\nError: Output does not match\n\n"
