<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>NMSIS-Core: CSR_MCACHECTL_Type Union Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="nmsis_logo_small.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">NMSIS-Core
   &#160;<span id="projectnumber">Version 1.4.0</span>
   </div>
   <div id="projectbrief">NMSIS-Core support for Nuclei processor-based devices</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('unionCSR__MCACHECTL__Type.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CSR_MCACHECTL_Type Union Reference<div class="ingroups"><a class="el" href="group__NMSIS__Core__Registers.html">Register Define and Type Definitions</a> &raquo; <a class="el" href="group__NMSIS__Core__Base__Registers.html">Base Register Define and Type Definitions</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Union type to access MCACHE_CTL CSR register.  
 <a href="unionCSR__MCACHECTL__Type.html#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a591c3ed92950787aef0ea2c4e49932b2"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a4f5677201039f2826dac4b0727cab6f1"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a>&#160;&#160;&#160;<a class="el" href="unionCSR__MCACHECTL__Type.html#a7398a02e986db63fe68ffdc03ad87cc6">ic_en</a>:1</td></tr>
<tr class="memdesc:a4f5677201039f2826dac4b0727cab6f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 0 I-Cache enable  <a href="structCSR__MCACHECTL__Type_1_1_0d9.html#a4f5677201039f2826dac4b0727cab6f1">More...</a><br /></td></tr>
<tr class="separator:a4f5677201039f2826dac4b0727cab6f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d98b89fc3e1bef5a52934c1cde79f02"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a>&#160;&#160;&#160;<a class="el" href="unionCSR__MCACHECTL__Type.html#a1b0609a9cc0d369b71cb1b444905d8b8">ic_scpd_mod</a>:1</td></tr>
<tr class="memdesc:a5d98b89fc3e1bef5a52934c1cde79f02"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 1 Scratchpad mode, 0: Scratchpad as ICache Data RAM, 1: Scratchpad as ILM SRAM  <a href="structCSR__MCACHECTL__Type_1_1_0d9.html#a5d98b89fc3e1bef5a52934c1cde79f02">More...</a><br /></td></tr>
<tr class="separator:a5d98b89fc3e1bef5a52934c1cde79f02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0aadabfe20507faeb5544f6d25a4564"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a>&#160;&#160;&#160;<a class="el" href="unionCSR__MCACHECTL__Type.html#a86e99f8eeffa4d51b4947d0f2f458397">ic_ecc_en</a>:1</td></tr>
<tr class="memdesc:af0aadabfe20507faeb5544f6d25a4564"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 2 I-Cache ECC enable  <a href="structCSR__MCACHECTL__Type_1_1_0d9.html#af0aadabfe20507faeb5544f6d25a4564">More...</a><br /></td></tr>
<tr class="separator:af0aadabfe20507faeb5544f6d25a4564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9834077ae6a4b13b57a037b467c3be80"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a>&#160;&#160;&#160;<a class="el" href="unionCSR__MCACHECTL__Type.html#ac62d18e3aea0b24660201b2e029cdb6c">ic_ecc_excp_en</a>:1</td></tr>
<tr class="memdesc:a9834077ae6a4b13b57a037b467c3be80"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 3 I-Cache 2bit ECC error exception enable  <a href="structCSR__MCACHECTL__Type_1_1_0d9.html#a9834077ae6a4b13b57a037b467c3be80">More...</a><br /></td></tr>
<tr class="separator:a9834077ae6a4b13b57a037b467c3be80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accabefec9d6c4d56dfa8bba406628702"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a>&#160;&#160;&#160;<a class="el" href="unionCSR__MCACHECTL__Type.html#a356268c2e14a2b979923b4e247cc4f7e">ic_rwtecc</a>:1</td></tr>
<tr class="memdesc:accabefec9d6c4d56dfa8bba406628702"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 4 Control I-Cache Tag Ram ECC code injection  <a href="structCSR__MCACHECTL__Type_1_1_0d9.html#accabefec9d6c4d56dfa8bba406628702">More...</a><br /></td></tr>
<tr class="separator:accabefec9d6c4d56dfa8bba406628702"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b5afc2cdb473f787874c699c70e97e4"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a>&#160;&#160;&#160;<a class="el" href="unionCSR__MCACHECTL__Type.html#a4a87581325e9c55c525ad1c7a179c2a4">ic_rwdecc</a>:1</td></tr>
<tr class="memdesc:a7b5afc2cdb473f787874c699c70e97e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 5 Control I-Cache Data Ram ECC code injection  <a href="structCSR__MCACHECTL__Type_1_1_0d9.html#a7b5afc2cdb473f787874c699c70e97e4">More...</a><br /></td></tr>
<tr class="separator:a7b5afc2cdb473f787874c699c70e97e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd87ede9a6f77716352beb7ae2803c24"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a>&#160;&#160;&#160;<a class="el" href="unionCSR__MCACHECTL__Type.html#a28fed72b496a3d61941c95598978327c">ic_pf_en</a>:1</td></tr>
<tr class="memdesc:acd87ede9a6f77716352beb7ae2803c24"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 6 I-Cache prefetch enable  <a href="structCSR__MCACHECTL__Type_1_1_0d9.html#acd87ede9a6f77716352beb7ae2803c24">More...</a><br /></td></tr>
<tr class="separator:acd87ede9a6f77716352beb7ae2803c24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7c5fe0571f58dd842f6fa55820158b1"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a>&#160;&#160;&#160;<a class="el" href="unionCSR__MCACHECTL__Type.html#a85eaf0126000911c1cb12da40412d5e5">ic_cancel_en</a>:1</td></tr>
<tr class="memdesc:af7c5fe0571f58dd842f6fa55820158b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 7 I-Cache change flow canceling enable control  <a href="structCSR__MCACHECTL__Type_1_1_0d9.html#af7c5fe0571f58dd842f6fa55820158b1">More...</a><br /></td></tr>
<tr class="separator:af7c5fe0571f58dd842f6fa55820158b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f7349800da2436128941f1075ed7afd"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a>&#160;&#160;&#160;<a class="el" href="unionCSR__MCACHECTL__Type.html#a5618bb37716349bf2885dd2eb2540737">ic_ecc_chk_en</a>:1</td></tr>
<tr class="memdesc:a4f7349800da2436128941f1075ed7afd"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 8 I-Cache check ECC codes enable  <a href="structCSR__MCACHECTL__Type_1_1_0d9.html#a4f7349800da2436128941f1075ed7afd">More...</a><br /></td></tr>
<tr class="separator:a4f7349800da2436128941f1075ed7afd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10ab4698bf2fff6cf3cd2b789d2e9a80"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a>&#160;&#160;&#160;<a class="el" href="unionCSR__MCACHECTL__Type.html#abb80ed9438f86f2e25bf4fb0c039b14b">ic_prefetch_en</a>:1</td></tr>
<tr class="memdesc:a10ab4698bf2fff6cf3cd2b789d2e9a80"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 9 I-Cache CMO prefetch enable control  <a href="structCSR__MCACHECTL__Type_1_1_0d9.html#a10ab4698bf2fff6cf3cd2b789d2e9a80">More...</a><br /></td></tr>
<tr class="separator:a10ab4698bf2fff6cf3cd2b789d2e9a80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad0b8e8b8751706de35287fd535f923f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a>&#160;&#160;&#160;<a class="el" href="unionCSR__MCACHECTL__Type.html#a10016c0cdac820ddaabb46614a5ffae8">ic_burst_type</a>:1</td></tr>
<tr class="memdesc:aad0b8e8b8751706de35287fd535f923f"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 10 I-Cache Burst type control  <a href="structCSR__MCACHECTL__Type_1_1_0d9.html#aad0b8e8b8751706de35287fd535f923f">More...</a><br /></td></tr>
<tr class="separator:aad0b8e8b8751706de35287fd535f923f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dbdc11a966748d77c35cfa2435630d9"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a>&#160;&#160;&#160;<a class="el" href="unionCSR__MCACHECTL__Type.html#a4f186396041a45e5192b2884946694c3">_reserved0</a>:5</td></tr>
<tr class="memdesc:a5dbdc11a966748d77c35cfa2435630d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 11..15 Reserved  <a href="structCSR__MCACHECTL__Type_1_1_0d9.html#a5dbdc11a966748d77c35cfa2435630d9">More...</a><br /></td></tr>
<tr class="separator:a5dbdc11a966748d77c35cfa2435630d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5dc102d2c7bee5bd33c8130eda035a8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a>&#160;&#160;&#160;<a class="el" href="unionCSR__MCACHECTL__Type.html#acb7d5418b6e9562883657c691d998989">dc_en</a>:1</td></tr>
<tr class="memdesc:aa5dc102d2c7bee5bd33c8130eda035a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 16 DCache enable  <a href="structCSR__MCACHECTL__Type_1_1_0d9.html#aa5dc102d2c7bee5bd33c8130eda035a8">More...</a><br /></td></tr>
<tr class="separator:aa5dc102d2c7bee5bd33c8130eda035a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09571d1cd9891371288760b934fc48d8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a>&#160;&#160;&#160;<a class="el" href="unionCSR__MCACHECTL__Type.html#ac1d1cb9764a25b7c6cdc3cc691b8cbf6">dc_ecc_en</a>:1</td></tr>
<tr class="memdesc:a09571d1cd9891371288760b934fc48d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 17 D-Cache ECC enable  <a href="structCSR__MCACHECTL__Type_1_1_0d9.html#a09571d1cd9891371288760b934fc48d8">More...</a><br /></td></tr>
<tr class="separator:a09571d1cd9891371288760b934fc48d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1e498594eec6f446972cb33de808e6a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a>&#160;&#160;&#160;<a class="el" href="unionCSR__MCACHECTL__Type.html#a84b8a5a58cf75f886b21a90763ec2f86">dc_ecc_excp_en</a>:1</td></tr>
<tr class="memdesc:af1e498594eec6f446972cb33de808e6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 18 D-Cache 2bit ECC error exception enable  <a href="structCSR__MCACHECTL__Type_1_1_0d9.html#af1e498594eec6f446972cb33de808e6a">More...</a><br /></td></tr>
<tr class="separator:af1e498594eec6f446972cb33de808e6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdce9a75c9dda6f090d853b1d1d1f5a1"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a>&#160;&#160;&#160;<a class="el" href="unionCSR__MCACHECTL__Type.html#a2ca3c9c38e7cc9afdb16ed1bdb135951">dc_rwtecc</a>:1</td></tr>
<tr class="memdesc:abdce9a75c9dda6f090d853b1d1d1f5a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 19 Control D-Cache Tag Ram ECC code injection  <a href="structCSR__MCACHECTL__Type_1_1_0d9.html#abdce9a75c9dda6f090d853b1d1d1f5a1">More...</a><br /></td></tr>
<tr class="separator:abdce9a75c9dda6f090d853b1d1d1f5a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2cb2ce1adc2e9caa8462a37c62351c7"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a>&#160;&#160;&#160;<a class="el" href="unionCSR__MCACHECTL__Type.html#a0ab28a3d063e3e969cf0a73ca1a2832b">dc_rwdecc</a>:1</td></tr>
<tr class="memdesc:ad2cb2ce1adc2e9caa8462a37c62351c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 20 Control D-Cache Data Ram ECC code injection  <a href="structCSR__MCACHECTL__Type_1_1_0d9.html#ad2cb2ce1adc2e9caa8462a37c62351c7">More...</a><br /></td></tr>
<tr class="separator:ad2cb2ce1adc2e9caa8462a37c62351c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68e280955ed217c6cb6177cd4ed64ca1"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a>&#160;&#160;&#160;<a class="el" href="unionCSR__MCACHECTL__Type.html#afb3da891baf7ac0238c17cc4134e90ea">dc_ecc_chk_en</a>:1</td></tr>
<tr class="memdesc:a68e280955ed217c6cb6177cd4ed64ca1"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 21 D-Cache check ECC codes enable  <a href="structCSR__MCACHECTL__Type_1_1_0d9.html#a68e280955ed217c6cb6177cd4ed64ca1">More...</a><br /></td></tr>
<tr class="separator:a68e280955ed217c6cb6177cd4ed64ca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab87010d5ca782397e4a2e7142898a571"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a>&#160;&#160;&#160;<a class="el" href="unionCSR__MCACHECTL__Type.html#a49666e7789f362cead3d7c9a39eea575">dc_prefetch_en</a>:1</td></tr>
<tr class="memdesc:ab87010d5ca782397e4a2e7142898a571"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 22 D-Cache CMO prefetch enable control  <a href="structCSR__MCACHECTL__Type_1_1_0d9.html#ab87010d5ca782397e4a2e7142898a571">More...</a><br /></td></tr>
<tr class="separator:ab87010d5ca782397e4a2e7142898a571"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4086e8a694db563401f63fb8f610038"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a>&#160;&#160;&#160;<a class="el" href="unionCSR__MCACHECTL__Type.html#a08264ca4c4b572c8bcd6b3bca9116f00">dc_burst_type</a>:1</td></tr>
<tr class="memdesc:af4086e8a694db563401f63fb8f610038"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 23 D-Cache Burst type control  <a href="structCSR__MCACHECTL__Type_1_1_0d9.html#af4086e8a694db563401f63fb8f610038">More...</a><br /></td></tr>
<tr class="separator:af4086e8a694db563401f63fb8f610038"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad49fcd7ee6c8b14428e4e7b5517a893d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a>&#160;&#160;&#160;<a class="el" href="unionCSR__MCACHECTL__Type.html#a73cc081f5608c93a0afc796f9512a84a">_reserved1</a>:<a class="el" href="group__NMSIS__Core__Registers.html#ga768dc3bf3c5e4e75e117c4a053b6d0f7">__RISCV_XLEN</a>-24</td></tr>
<tr class="memdesc:ad49fcd7ee6c8b14428e4e7b5517a893d"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 24..XLEN-1 Reserved  <a href="structCSR__MCACHECTL__Type_1_1_0d9.html#ad49fcd7ee6c8b14428e4e7b5517a893d">More...</a><br /></td></tr>
<tr class="separator:ad49fcd7ee6c8b14428e4e7b5517a893d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a591c3ed92950787aef0ea2c4e49932b2"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionCSR__MCACHECTL__Type.html#a591c3ed92950787aef0ea2c4e49932b2">b</a></td></tr>
<tr class="memdesc:a591c3ed92950787aef0ea2c4e49932b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure used for bit access.  <a href="unionCSR__MCACHECTL__Type.html#a591c3ed92950787aef0ea2c4e49932b2">More...</a><br /></td></tr>
<tr class="separator:a591c3ed92950787aef0ea2c4e49932b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b815d0133f4cd0dee7a321028800caf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionCSR__MCACHECTL__Type.html#a4b815d0133f4cd0dee7a321028800caf">d</a></td></tr>
<tr class="memdesc:a4b815d0133f4cd0dee7a321028800caf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type used for csr data access.  <a href="unionCSR__MCACHECTL__Type.html#a4b815d0133f4cd0dee7a321028800caf">More...</a><br /></td></tr>
<tr class="separator:a4b815d0133f4cd0dee7a321028800caf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Union type to access MCACHE_CTL CSR register. </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00269">269</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a4f186396041a45e5192b2884946694c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f186396041a45e5192b2884946694c3">&#9670;&nbsp;</a></span>_reserved0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a> CSR_MCACHECTL_Type::_reserved0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 11..15 Reserved </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00282">282</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="a73cc081f5608c93a0afc796f9512a84a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73cc081f5608c93a0afc796f9512a84a">&#9670;&nbsp;</a></span>_reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a> CSR_MCACHECTL_Type::_reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 24..XLEN-1 Reserved </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00291">291</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="a591c3ed92950787aef0ea2c4e49932b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a591c3ed92950787aef0ea2c4e49932b2">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }  CSR_MCACHECTL_Type::b</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Structure used for bit access. </p>

</div>
</div>
<a id="a4b815d0133f4cd0dee7a321028800caf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b815d0133f4cd0dee7a321028800caf">&#9670;&nbsp;</a></span>d</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a> CSR_MCACHECTL_Type::d</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Type used for csr data access. </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00293">293</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="a08264ca4c4b572c8bcd6b3bca9116f00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08264ca4c4b572c8bcd6b3bca9116f00">&#9670;&nbsp;</a></span>dc_burst_type</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a> CSR_MCACHECTL_Type::dc_burst_type</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 23 D-Cache Burst type control </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00290">290</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="afb3da891baf7ac0238c17cc4134e90ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb3da891baf7ac0238c17cc4134e90ea">&#9670;&nbsp;</a></span>dc_ecc_chk_en</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a> CSR_MCACHECTL_Type::dc_ecc_chk_en</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 21 D-Cache check ECC codes enable </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00288">288</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="ac1d1cb9764a25b7c6cdc3cc691b8cbf6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1d1cb9764a25b7c6cdc3cc691b8cbf6">&#9670;&nbsp;</a></span>dc_ecc_en</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a> CSR_MCACHECTL_Type::dc_ecc_en</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 17 D-Cache ECC enable </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00284">284</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="a84b8a5a58cf75f886b21a90763ec2f86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84b8a5a58cf75f886b21a90763ec2f86">&#9670;&nbsp;</a></span>dc_ecc_excp_en</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a> CSR_MCACHECTL_Type::dc_ecc_excp_en</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 18 D-Cache 2bit ECC error exception enable </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00285">285</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="acb7d5418b6e9562883657c691d998989"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb7d5418b6e9562883657c691d998989">&#9670;&nbsp;</a></span>dc_en</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a> CSR_MCACHECTL_Type::dc_en</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 16 DCache enable </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00283">283</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="a49666e7789f362cead3d7c9a39eea575"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49666e7789f362cead3d7c9a39eea575">&#9670;&nbsp;</a></span>dc_prefetch_en</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a> CSR_MCACHECTL_Type::dc_prefetch_en</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 22 D-Cache CMO prefetch enable control </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00289">289</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="a0ab28a3d063e3e969cf0a73ca1a2832b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ab28a3d063e3e969cf0a73ca1a2832b">&#9670;&nbsp;</a></span>dc_rwdecc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a> CSR_MCACHECTL_Type::dc_rwdecc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 20 Control D-Cache Data Ram ECC code injection </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00287">287</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="a2ca3c9c38e7cc9afdb16ed1bdb135951"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ca3c9c38e7cc9afdb16ed1bdb135951">&#9670;&nbsp;</a></span>dc_rwtecc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a> CSR_MCACHECTL_Type::dc_rwtecc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 19 Control D-Cache Tag Ram ECC code injection </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00286">286</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="a10016c0cdac820ddaabb46614a5ffae8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10016c0cdac820ddaabb46614a5ffae8">&#9670;&nbsp;</a></span>ic_burst_type</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a> CSR_MCACHECTL_Type::ic_burst_type</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 10 I-Cache Burst type control </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00281">281</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="a85eaf0126000911c1cb12da40412d5e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85eaf0126000911c1cb12da40412d5e5">&#9670;&nbsp;</a></span>ic_cancel_en</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a> CSR_MCACHECTL_Type::ic_cancel_en</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 7 I-Cache change flow canceling enable control </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00278">278</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="a5618bb37716349bf2885dd2eb2540737"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5618bb37716349bf2885dd2eb2540737">&#9670;&nbsp;</a></span>ic_ecc_chk_en</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a> CSR_MCACHECTL_Type::ic_ecc_chk_en</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 8 I-Cache check ECC codes enable </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00279">279</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="a86e99f8eeffa4d51b4947d0f2f458397"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86e99f8eeffa4d51b4947d0f2f458397">&#9670;&nbsp;</a></span>ic_ecc_en</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a> CSR_MCACHECTL_Type::ic_ecc_en</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 2 I-Cache ECC enable </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00273">273</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="ac62d18e3aea0b24660201b2e029cdb6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac62d18e3aea0b24660201b2e029cdb6c">&#9670;&nbsp;</a></span>ic_ecc_excp_en</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a> CSR_MCACHECTL_Type::ic_ecc_excp_en</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 3 I-Cache 2bit ECC error exception enable </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00274">274</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="a7398a02e986db63fe68ffdc03ad87cc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7398a02e986db63fe68ffdc03ad87cc6">&#9670;&nbsp;</a></span>ic_en</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a> CSR_MCACHECTL_Type::ic_en</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 0 I-Cache enable </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00271">271</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="a28fed72b496a3d61941c95598978327c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28fed72b496a3d61941c95598978327c">&#9670;&nbsp;</a></span>ic_pf_en</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a> CSR_MCACHECTL_Type::ic_pf_en</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 6 I-Cache prefetch enable </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00277">277</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="abb80ed9438f86f2e25bf4fb0c039b14b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb80ed9438f86f2e25bf4fb0c039b14b">&#9670;&nbsp;</a></span>ic_prefetch_en</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a> CSR_MCACHECTL_Type::ic_prefetch_en</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 9 I-Cache CMO prefetch enable control </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00280">280</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="a4a87581325e9c55c525ad1c7a179c2a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a87581325e9c55c525ad1c7a179c2a4">&#9670;&nbsp;</a></span>ic_rwdecc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a> CSR_MCACHECTL_Type::ic_rwdecc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 5 Control I-Cache Data Ram ECC code injection </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00276">276</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="a356268c2e14a2b979923b4e247cc4f7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a356268c2e14a2b979923b4e247cc4f7e">&#9670;&nbsp;</a></span>ic_rwtecc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a> CSR_MCACHECTL_Type::ic_rwtecc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 4 Control I-Cache Tag Ram ECC code injection </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00275">275</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="a1b0609a9cc0d369b71cb1b444905d8b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b0609a9cc0d369b71cb1b444905d8b8">&#9670;&nbsp;</a></span>ic_scpd_mod</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a> CSR_MCACHECTL_Type::ic_scpd_mod</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 1 Scratchpad mode, 0: Scratchpad as ICache Data RAM, 1: Scratchpad as ILM SRAM </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00272">272</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="unionCSR__MCACHECTL__Type.html">CSR_MCACHECTL_Type</a></li>
    <li class="footer">Generated on Wed May 14 2025 05:43:11 for NMSIS-Core by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
