// Seed: 1015864074
module module_0 (
    output tri1 id_0,
    input tri id_1,
    input uwire id_2,
    output wor id_3,
    input supply1 id_4,
    input tri1 id_5
);
  assign id_0 = id_4;
  always_comb #id_7 begin : LABEL_0
    assign id_7 = 1;
  end
  assign module_1.type_12 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    input  tri   id_1,
    input  uwire id_2
    , id_9,
    input  tri1  id_3,
    input  wor   id_4,
    input  tri0  id_5,
    output uwire id_6,
    input  wand  id_7
);
  assign id_9#(.id_5(1)) = 1;
  assign id_9 = 1;
  wire id_10;
  wire id_11;
  module_0 modCall_1 (
      id_6,
      id_2,
      id_1,
      id_6,
      id_7,
      id_1
  );
endmodule
