// Seed: 40427633
module module_0 (
    output tri1 id_0,
    input  tri0 id_1,
    input  tri  id_2,
    input  tri0 id_3
);
  assign id_0 = (id_3);
  assign id_0 = id_3;
  wire id_5;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    input wor id_0,
    input wand id_1,
    input supply0 id_2,
    input tri id_3,
    output uwire id_4,
    output supply0 id_5,
    output supply0 id_6,
    input supply1 id_7,
    output wor id_8,
    input wand id_9,
    input supply1 id_10,
    input tri1 id_11,
    output uwire id_12,
    input wand id_13,
    output tri1 id_14,
    input wor id_15,
    input uwire id_16
);
  assign id_14 = 1;
  assign id_5  = id_10;
  module_0(
      id_6, id_11, id_3, id_16
  );
  wire id_18;
endmodule
